/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.03
Build    : 1.0.17
Hash     : 7566e6a
Date     : Mar 20 2024
Type     : Engineering
Log Time   : Wed Mar 20 05:54:21 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)


-- Executing script file `filt_ppd.ys' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../.././rtl/ff.v
Parsing Verilog input from `../../../../.././rtl/ff.v' to AST representation.
Generating RTLIL representation for module `\ff'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../.././rtl/commutator.v
Parsing Verilog input from `../../../../.././rtl/commutator.v' to AST representation.
Generating RTLIL representation for module `\commutator'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../.././rtl/shift_register.v
Parsing Verilog input from `../../../../.././rtl/shift_register.v' to AST representation.
Generating RTLIL representation for module `\shift_register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../.././rtl/mul_add.v
Parsing Verilog input from `../../../../.././rtl/mul_add.v' to AST representation.
Generating RTLIL representation for module `\mul_add'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/results_dir/.././rtl/filt_ppd.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/19-march/Validation/RTL_testcases/DSP_new_designs/filt_ppd/results_dir/.././rtl/filt_ppd.v' to AST representation.
Generating RTLIL representation for module `\filt_ppd'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

7.1. Analyzing design hierarchy..
Top module:  \filt_ppd
Used module:     \mul_add
Used module:         \ff
Used module:     \commutator
Parameter \gp_data_width = 8

7.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ff'.
Parameter \gp_data_width = 8
Generating RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Parameter \gp_data_width = 8
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Parameter \gp_data_width = 8
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Parameter \gp_data_width = 8
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Parameter \gp_data_width = 8
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Parameter \gp_data_width = 8
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Parameter \gp_data_width = 8
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Parameter \gp_data_width = 8
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Reprocessing module commutator because instantiated module $paramod\ff\gp_data_width=s32'00000000000000000000000000001000 has become available.
Generating RTLIL representation for module `\commutator'.
Parameter \gp_data_width = 28

7.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ff'.
Parameter \gp_data_width = 28
Generating RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011100'.
Reprocessing module mul_add because instantiated module $paramod\ff\gp_data_width=s32'00000000000000000000000000011100 has become available.
Generating RTLIL representation for module `\mul_add'.
Parameter \gp_idata_width = 6
Parameter \gp_decimation_factor = 31
Parameter \gp_coeff_length = 53
Parameter \gp_coeff_width = 16
Parameter \gp_tf_df = 0
Parameter \gp_ccw = 0
Parameter \gp_odata_width = 28

7.4. Executing AST frontend in derive mode using pre-parsed AST for module `\mul_add'.
Parameter \gp_idata_width = 6
Parameter \gp_decimation_factor = 31
Parameter \gp_coeff_length = 53
Parameter \gp_coeff_width = 16
Parameter \gp_tf_df = 0
Parameter \gp_ccw = 0
Parameter \gp_odata_width = 28
Generating RTLIL representation for module `$paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add'.
Parameter \gp_ccw = 1
Parameter \gp_idata_width = 6
Parameter \gp_decimation_factor = 31
Parameter \gp_reg_oup = 1
Parameter \gp_phase = 0

7.5. Executing AST frontend in derive mode using pre-parsed AST for module `\commutator'.
Parameter \gp_ccw = 1
Parameter \gp_idata_width = 6
Parameter \gp_decimation_factor = 31
Parameter \gp_reg_oup = 1
Parameter \gp_phase = 0
Generating RTLIL representation for module `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator'.

7.6. Analyzing design hierarchy..
Top module:  \filt_ppd
Used module:     $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add
Used module:         \ff
Used module:     $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator
Parameter \gp_data_width = 6

7.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ff'.
Parameter \gp_data_width = 6
Generating RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Reprocessing module $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add because instantiated module $paramod\ff\gp_data_width=s32'00000000000000000000000000000110 has become available.
Generating RTLIL representation for module `$paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Reprocessing module $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator because instantiated module $paramod\ff\gp_data_width=s32'00000000000000000000000000000110 has become available.
Generating RTLIL representation for module `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator'.

7.8. Analyzing design hierarchy..
Top module:  \filt_ppd
Used module:     $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add
Used module:         \ff
Used module:     $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.
Parameter \gp_data_width = 6
Found cached RTLIL representation for module `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110'.

7.9. Analyzing design hierarchy..
Top module:  \filt_ppd
Used module:     $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000000110
Used module:     $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator

7.10. Analyzing design hierarchy..
Top module:  \filt_ppd
Used module:     $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000000110
Used module:     $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator
Removing unused module `\mul_add'.
Removing unused module `\commutator'.
Removing unused module `$paramod\ff\gp_data_width=s32'00000000000000000000000000011100'.
Removing unused module `\shift_register'.
Removing unused module `$paramod\ff\gp_data_width=s32'00000000000000000000000000001000'.
Removing unused module `\ff'.
Removed 6 unused modules.

8. Executing synth_rs pass: v0.4.218

8.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

8.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v' to AST representation.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v:10.1-19.10.
Generating RTLIL representation for module `\CARRY'.
Successfully finished Verilog frontend.

8.3. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v' to AST representation.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:20.1-34.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:48.1-62.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:81.1-97.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:115.1-131.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:150.1-166.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/llatches_sim.v:184.1-200.10.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\LATCHSRE'.
Generating RTLIL representation for module `\LATCHNSRE'.
Successfully finished Verilog frontend.

8.4. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v' to AST representation.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFRE'.
Successfully finished Verilog frontend.

8.5. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v' to AST representation.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v:11.1-25.10.
Generating RTLIL representation for module `\DFFNRE'.
Successfully finished Verilog frontend.

8.6. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v' to AST representation.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v:10.1-20.10.
Generating RTLIL representation for module `\LUT1'.
Successfully finished Verilog frontend.

8.7. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v' to AST representation.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v:10.1-21.10.
Generating RTLIL representation for module `\LUT2'.
Successfully finished Verilog frontend.

8.8. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v' to AST representation.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v:10.1-22.10.
Generating RTLIL representation for module `\LUT3'.
Successfully finished Verilog frontend.

8.9. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v' to AST representation.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v:11.1-25.10.
Generating RTLIL representation for module `\LUT4'.
Successfully finished Verilog frontend.

8.10. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v' to AST representation.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v:10.1-24.10.
Generating RTLIL representation for module `\LUT5'.
Successfully finished Verilog frontend.

8.11. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v' to AST representation.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v:10.1-25.10.
Generating RTLIL representation for module `\LUT6'.
Successfully finished Verilog frontend.

8.12. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v' to AST representation.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v:10.1-17.10.
Generating RTLIL representation for module `\CLK_BUF'.
Successfully finished Verilog frontend.

8.13. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v' to AST representation.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v:10.1-22.10.
Generating RTLIL representation for module `\O_BUF'.
Successfully finished Verilog frontend.

8.14. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v' to AST representation.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:10.1-324.10.
Generating RTLIL representation for module `\DSP38'.
/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v:0: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

8.15. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v' to AST representation.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:2.1-29.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:33.1-84.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\RS_DSP3'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/bram_map_rs.v:116.1-149.10.
Generating RTLIL representation for module `\DSP19X2'.
Successfully finished Verilog frontend.

8.16. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v' to AST representation.
Generating RTLIL representation for module `\TDP_BRAM18'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:112.1-540.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:542.1-951.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_sim.v:953.1-1356.10.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

8.17. Executing HIERARCHY pass (managing design hierarchy).

8.17.1. Analyzing design hierarchy..
Top module:  \filt_ppd
Used module:     $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000000110
Used module:     $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator

8.17.2. Analyzing design hierarchy..
Top module:  \filt_ppd
Used module:     $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add
Used module:         $paramod\ff\gp_data_width=s32'00000000000000000000000000000110
Used module:     $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator
Removed 0 unused modules.

8.18. Executing PROC pass (convert processes to netlists).

8.18.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.18.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../../../../.././rtl/commutator.v:126$617 in module $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.
Marked 1 switch rules as full_case in process $proc$../../../../.././rtl/ff.v:19$377 in module $paramod\ff\gp_data_width=s32'00000000000000000000000000000110.
Removed a total of 0 dead cases.

8.18.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.18.4. Executing PROC_INIT pass (extract init attributes).

8.18.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \i_rst_an in `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.$proc$../../../../.././rtl/commutator.v:126$617'.
Found async reset \i_rst_an in `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110.$proc$../../../../.././rtl/ff.v:19$377'.

8.18.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

8.18.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.$proc$../../../../.././rtl/commutator.v:126$617'.
     1/3: $0\r_ring_cnt[30:0] [30:1]
     2/3: $0\r_ring_cnt[30:0] [0]
     3/3: $0\r_done[0:0]
Creating decoders for process `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110.$proc$../../../../.././rtl/ff.v:19$377'.
     1/1: $0\r_data[5:0]

8.18.8. Executing PROC_DLATCH pass (convert process syncs to latches).

8.18.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.\r_ring_cnt' using process `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.$proc$../../../../.././rtl/commutator.v:126$617'.
  created $adff cell `$procdff$635' with positive edge clock and negative level reset.
Creating register for signal `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.\r_done' using process `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.$proc$../../../../.././rtl/commutator.v:126$617'.
  created $adff cell `$procdff$636' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110.\r_data' using process `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110.$proc$../../../../.././rtl/ff.v:19$377'.
  created $adff cell `$procdff$637' with positive edge clock and negative level reset.

8.18.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

8.18.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.$proc$../../../../.././rtl/commutator.v:126$617'.
Removing empty process `$paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.$proc$../../../../.././rtl/commutator.v:126$617'.
Found and cleaned up 1 empty switch in `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110.$proc$../../../../.././rtl/ff.v:19$377'.
Removing empty process `$paramod\ff\gp_data_width=s32'00000000000000000000000000000110.$proc$../../../../.././rtl/ff.v:19$377'.
Cleaned up 3 empty switches.

8.18.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add.
<suppressed ~8 debug messages>
Optimizing module $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.
<suppressed ~1 debug messages>
Optimizing module $paramod\ff\gp_data_width=s32'00000000000000000000000000000110.
Optimizing module filt_ppd.

8.19. Executing DEMUXMAP pass.

8.20. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$1a3ece39f02f31bc43094e9b5d84ac4aa0432525\commutator.
Deleting now unused module $paramod$84a401753a2763b45f82d555d922fe6b4f8ab6db\mul_add.
Deleting now unused module $paramod\ff\gp_data_width=s32'00000000000000000000000000000110.
<suppressed ~95 debug messages>

8.21. Executing DEMUXMAP pass.

8.22. Executing TRIBUF pass.

8.23. Executing TRIBUF pass.

8.24. Executing DEMINOUT pass (demote inout ports to input or output).

8.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.
<suppressed ~1 debug messages>

8.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 112 unused cells and 559 unused wires.
<suppressed ~137 debug messages>

8.27. Executing CHECK pass (checking for obvious problems).
Checking module filt_ppd...
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[26] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[25] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[24] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[23] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[22] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[21] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[20] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[19] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[18] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[17] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[16] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[15] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[14] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[13] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[12] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[11] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[10] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[9] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[8] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[7] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[6] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[5] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[4] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[3] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[2] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[1] [0] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [15] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [14] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [13] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [12] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [11] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [10] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [9] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [8] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [7] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [6] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [5] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [4] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [3] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [2] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [1] is used but has no driver.
Warning: Wire filt_ppd.\ppd_mul_add.c_coeff[0] [0] is used but has no driver.
Found and reported 432 problems.

8.28. Printing statistics.

=== filt_ppd ===

   Number of wires:                684
   Number of wire bits:           7491
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                282
     $add                           52
     $adff                          86
     $logic_not                      1
     $mul                           53
     $mux                           90

8.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~87 debug messages>

8.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.34. Executing OPT_SHARE pass.

8.35. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=86, #solve=0, #remove=0, time=0.01 sec.]

8.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.38. Executing FSM pass (extract and optimize FSM).

8.38.1. Executing FSM_DETECT pass (finding FSMs in design).

8.38.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.38.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.38.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.38.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.38.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.38.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.39. Executing WREDUCE pass (reducing word size of cells).
Removed top 5 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:123$524 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:123$524 ($add).
Removed top 4 bits (of 27) from port Y of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:123$524 ($add).
Removed top 5 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$503 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$503 ($add).
Removed top 4 bits (of 27) from port Y of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$503 ($add).
Removed top 4 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$504 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$504 ($add).
Removed top 3 bits (of 27) from port Y of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$504 ($add).
Removed top 3 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$505 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$505 ($add).
Removed top 2 bits (of 27) from port Y of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$505 ($add).
Removed top 2 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$506 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$506 ($add).
Removed top 1 bits (of 27) from port Y of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$506 ($add).
Removed top 1 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$507 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$507 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$508 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$509 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$510 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$511 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$512 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$513 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$514 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$515 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$516 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$517 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$518 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$519 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$520 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$521 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$522 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523 ($add).
Removed top 4 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$525 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$525 ($add).
Removed top 3 bits (of 27) from port Y of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$525 ($add).
Removed top 3 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$526 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$526 ($add).
Removed top 2 bits (of 27) from port Y of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$526 ($add).
Removed top 2 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$527 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$527 ($add).
Removed top 1 bits (of 27) from port Y of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$527 ($add).
Removed top 1 bits (of 27) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$528 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$528 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$529 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$530 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$531 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$532 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$533 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$534 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$535 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$536 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$537 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$538 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$539 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$540 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$541 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$542 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$543 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$544 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$545 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$546 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$547 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$548 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$549 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$550 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$551 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$552 ($add).
Removed top 5 bits (of 27) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553 ($add).
Removed top 1 bits (of 28) from port A of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:209$554 ($add).
Removed top 1 bits (of 28) from port B of cell filt_ppd.$flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:209$554 ($add).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$441 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$442 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$443 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$444 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$445 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$446 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$447 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$448 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$449 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$450 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$451 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$452 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$453 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$454 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$455 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$456 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$457 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$458 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$459 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$460 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$461 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$462 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$463 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$464 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$465 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$466 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$467 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$468 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$469 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$470 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$471 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$472 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$473 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$474 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$475 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$476 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$477 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$478 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$479 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$480 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$481 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$482 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$483 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$484 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$485 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$486 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$487 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$488 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$489 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$490 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$491 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$492 ($mul).
Removed top 16 bits (of 22) from port A of cell filt_ppd.$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$493 ($mul).

8.40. Executing PEEPOPT pass (run peephole optimizers).

8.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.42. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.43. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.44. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~87 debug messages>

8.45. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.46. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.47. Executing OPT_SHARE pass.

8.48. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_mul_add.\g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data, Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.\g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.$procdff$637 ($adff) from module filt_ppd (D = \i_data, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data).
Adding EN signal on $flatten\ppd_commutator.$procdff$636 ($adff) from module filt_ppd (D = \ppd_commutator.w_done, Q = \ppd_commutator.r_done).
Adding EN signal on $flatten\ppd_commutator.$procdff$635 ($adff) from module filt_ppd (D = $flatten\ppd_commutator.$procmux$627_Y, Q = \ppd_commutator.r_ring_cnt [0]).
Adding EN signal on $flatten\ppd_commutator.$procdff$635 ($adff) from module filt_ppd (D = \ppd_commutator.r_ring_cnt [29:0], Q = \ppd_commutator.r_ring_cnt [30:1]).
[#visit=87, #solve=0, #remove=0, time=0.01 sec.]

8.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 88 unused cells and 87 unused wires.
<suppressed ~89 debug messages>

8.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.51. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

8.52. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.53. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.54. Executing OPT_SHARE pass.

8.55. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=87, #solve=0, #remove=0, time=0.00 sec.]

8.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 2

8.58. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.59. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

8.61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.63. Executing OPT_SHARE pass.

8.64. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=87, #solve=0, #remove=0, time=0.00 sec.]

8.65. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.66. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.67. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.68. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

8.70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.72. Executing OPT_SHARE pass.

8.73. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=87, #solve=0, #remove=0, time=0.00 sec.]

8.74. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=87, #solve=350, #remove=0, time=0.01 sec.]

8.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.77. Executing WREDUCE pass (reducing word size of cells).

8.78. Executing PEEPOPT pass (run peephole optimizers).

8.79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.80. Executing DEMUXMAP pass.

8.81. Printing statistics.

=== filt_ppd ===

   Number of wires:                599
   Number of wire bits:           6927
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $add                           52
     $adffe                         87
     $logic_not                      1
     $mul                           53
     $mux                            2
     $not                            1
     $reduce_and                     1

8.82. Executing RS_DSP_MULTADD pass.

8.83. Executing WREDUCE pass (reducing word size of cells).

8.84. Executing RS_DSP_MACC pass.

8.85. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.86. Executing TECHMAP pass (map to technology primitives).

8.86.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~110 debug messages>

8.87. Printing statistics.

=== filt_ppd ===

   Number of wires:                758
   Number of wire bits:           9259
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $__soft_mul                    53
     $add                           52
     $adffe                         87
     $logic_not                      1
     $mux                            2
     $not                            1
     $reduce_and                     1

8.88. Executing TECHMAP pass (map to technology primitives).

8.88.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp_check_maxwidth.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.88.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~110 debug messages>

8.89. Printing statistics.

=== filt_ppd ===

   Number of wires:                917
   Number of wire bits:          11591
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                197
     $__soft_mul                    53
     $add                           52
     $adffe                         87
     $logic_not                      1
     $mux                            2
     $not                            1
     $reduce_and                     1

8.90. Executing TECHMAP pass (map to technology primitives).

8.90.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.90.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~110 debug messages>

8.91. Executing TECHMAP pass (map to technology primitives).

8.91.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

8.91.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~515 debug messages>

8.92. Executing TECHMAP pass (map to technology primitives).

8.92.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

8.92.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~164 debug messages>

8.93. Executing RS_DSP_SIMD pass.
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$458.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$484.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$458.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$484.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$474.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$479.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$474.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$479.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$485.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$483.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$485.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$483.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$447.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$464.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$447.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$464.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$471.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$470.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$471.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$470.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$465.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$466.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$465.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$466.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$482.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$473.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$482.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$473.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$472.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$463.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$472.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$463.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$462.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$469.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$462.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$469.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$459.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$476.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$459.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$476.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$446.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$441.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$446.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$441.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$491.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$486.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$491.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$486.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$489.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$490.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$489.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$490.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$493.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$442.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$493.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$442.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$443.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$444.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$443.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$444.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$448.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$449.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$448.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$449.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$450.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$451.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$450.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$451.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$452.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$453.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$452.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$453.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$454.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$455.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$454.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$455.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$456.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$445.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$456.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$445.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$468.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$467.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$468.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$467.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$478.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$460.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$478.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$460.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$461.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$492.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$461.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$492.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$477.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$480.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$477.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$480.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$481.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$475.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$481.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$475.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$487.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$488.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$487.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$488.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA[0].mul (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$447.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$493.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$447.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$493.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$490.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$489.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$490.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$489.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$474.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$488.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$474.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$488.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$487.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$475.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$487.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$475.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$481.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$480.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$481.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$480.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$459.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$477.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$459.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$477.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$484.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$463.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$484.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$463.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$467.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$469.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$467.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$469.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$466.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$445.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$466.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$445.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$456.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$455.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$456.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$455.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$454.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$453.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$454.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$453.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$452.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$451.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$452.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$451.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$450.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$449.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$450.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$449.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$448.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$443.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$448.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$443.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$446.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$442.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$446.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$442.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$491.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$441.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$491.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$441.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$444.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$486.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$444.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$486.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$468.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$460.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$468.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$460.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$461.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$462.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$461.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$462.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$472.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$473.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$472.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$473.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$482.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$458.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$482.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$458.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$470.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$471.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$470.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$471.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$464.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$483.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$464.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$483.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$476.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$457.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$476.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$457.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$465.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$478.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$465.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$478.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)
 SIMD: $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$492.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) + $flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$485.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (dsp_t1_10x9x32_cfg_params) => simd_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$492.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last_$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$485.genblk1.genblk1.genblk1.genblk1.genblk1.sliceA.last (RS_DSP3)

8.94. Executing TECHMAP pass (map to technology primitives).

8.94.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

8.94.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~39 debug messages>

8.95. Executing TECHMAP pass (map to technology primitives).

8.95.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

8.95.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~86 debug messages>

8.96. Executing rs_pack_dsp_regs pass.
<suppressed ~1260 debug messages>

8.97. Executing RS_DSP_IO_REGS pass.

8.98. Executing TECHMAP pass (map to technology primitives).

8.98.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP_MULTACC'.
Generating RTLIL representation for module `\RS_DSP_MULT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP_MULTACC_REGIN_REGOUT'.
Successfully finished Verilog frontend.

8.98.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~14 debug messages>

8.99. Executing TECHMAP pass (map to technology primitives).

8.99.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp19x2_map.v' to AST representation.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC'.
Generating RTLIL representation for module `\RS_DSPX2_MULT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSPX2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3'.
Successfully finished Verilog frontend.

8.99.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~80 debug messages>

8.100. Printing statistics.

=== filt_ppd ===

   Number of wires:               4309
   Number of wire bits:         210427
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                251
     $add                          105
     $adffe                         87
     $logic_not                      1
     $mux                            2
     $not                            1
     $reduce_and                     1
     DSP19X2                        54

8.101. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module filt_ppd:
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$467.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$466.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$465.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$464.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$463.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$462.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$461.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$460.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$486.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$459.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$458.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$457.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$485.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$456.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$490.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$455.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$484.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$454.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$453.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$483.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$452.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$451.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$482.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$450.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$489.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$449.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$481.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$448.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$447.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$480.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$446.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$445.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$493.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$444.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$479.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$443.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$442.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$441.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:123$524 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$503 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$504 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$505 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$506 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$507 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$508 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$509 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$510 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$511 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$512 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$513 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$514 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$515 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$516 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$517 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$518 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$519 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$520 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$521 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$522 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$525 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$526 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$527 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$528 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$529 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$530 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$531 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$532 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$533 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$534 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$535 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$536 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$537 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$538 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$539 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$540 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$541 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$542 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$543 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$544 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$545 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$546 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$547 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$548 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$549 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$550 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$551 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$552 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553 ($add).
  creating $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:209$554 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$488.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$478.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$477.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$491.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$476.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$475.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$474.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$473.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$487.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$472.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$471.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$470.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$469.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$492.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  creating $macc model for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$468.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943 ($add).
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$552 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$551 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$550 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$549 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$548 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$547 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$546 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$545 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$544 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$543 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$542 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$541 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$540 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$539 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$538 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$537 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$536 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$535 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$534 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$533 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$532 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$531 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$530 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$529 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$528 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$527 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$526 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$525 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:123$524 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$522 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$521 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$520 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$519 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$518 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$517 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$516 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$515 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$514 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$513 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$512 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$511 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$510 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$509 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$508 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$507 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$506 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$505 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$504 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$503 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$553 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:209$554.
  merging $macc model for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:125$523 into $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:209$554.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$488.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$478.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$477.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$491.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$476.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$475.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$474.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$473.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$487.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$472.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$471.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$470.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$469.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$492.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$468.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$441.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$442.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$443.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$479.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$444.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$493.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$445.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$446.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$480.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$447.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$448.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$481.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$449.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$489.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$450.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$482.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$451.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$452.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$483.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$453.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$454.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$484.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$455.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$490.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$456.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$485.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$457.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$458.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$459.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$486.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$460.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$461.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$462.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$463.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$464.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$465.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$466.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $alu model for $macc $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$467.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943.
  creating $macc cell for $flatten\ppd_mul_add.$add$../../../../.././rtl/mul_add.v:209$554: $auto$alumacc.cc:365:replace_macc$1266
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$467.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1267
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$466.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1270
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$465.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1273
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$464.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1276
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$463.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1279
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$462.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1282
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$461.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1285
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$460.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1288
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$486.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1291
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$459.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1294
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$458.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1297
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$457.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1300
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$485.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1303
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$456.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1306
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$490.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1309
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$455.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1312
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$484.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1315
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$454.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1318
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$453.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1321
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$483.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1324
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$452.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1327
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$451.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1330
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$482.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1333
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$450.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1336
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$489.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1339
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$449.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1342
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$481.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1345
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$448.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1348
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$447.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1351
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$480.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1354
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$446.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1357
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$445.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1360
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$493.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1363
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$444.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1366
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$479.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1369
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$443.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1372
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$442.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1375
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:106$441.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1378
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$468.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1381
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$492.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1384
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$469.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1387
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$470.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1390
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$471.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1393
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$472.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1396
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$487.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1399
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$473.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1402
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$474.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1405
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$475.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1408
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$476.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1411
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$491.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1414
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$477.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1417
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$478.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1420
  creating $alu cell for $techmap$flatten\ppd_mul_add.$mul$../../../../.././rtl/mul_add.v:108$488.$add$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/mul2dsp.v:194$943: $auto$alumacc.cc:485:replace_alu$1423
  created 53 $alu and 1 $macc cells.

8.102. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.104. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

8.105. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.106. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.107. Executing OPT_SHARE pass.

8.108. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=87, #solve=0, #remove=0, time=0.03 sec.]

8.109. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 51 unused cells and 3442 unused wires.
<suppressed ~52 debug messages>

8.110. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.111. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

8.112. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.114. Executing OPT_SHARE pass.

8.115. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=87, #solve=0, #remove=0, time=0.01 sec.]

8.116. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.117. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 2

8.118. Printing statistics.

=== filt_ppd ===

   Number of wires:                973
   Number of wire bits:          13805
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                200
     $adffe                         87
     $alu                           53
     $logic_not                      1
     $macc                           1
     $mux                            2
     $not                            1
     $reduce_and                     1
     DSP19X2                        54

8.119. Executing MEMORY pass.

8.119.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.119.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

8.119.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

8.119.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

8.119.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

8.119.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.119.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.119.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

8.119.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.119.10. Executing MEMORY_COLLECT pass (generating $mem cells).

8.120. Printing statistics.

=== filt_ppd ===

   Number of wires:                973
   Number of wire bits:          13805
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                200
     $adffe                         87
     $alu                           53
     $logic_not                      1
     $macc                           1
     $mux                            2
     $not                            1
     $reduce_and                     1
     DSP19X2                        54

8.121. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~2 debug messages>

8.122. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.123. Executing MEMORY_LIBMAP pass (mapping memories to cells).

8.124. Executing MEMORY_LIBMAP pass (mapping memories to cells).

8.125. Executing Rs_BRAM_Split pass.

8.126. Executing TECHMAP pass (map to technology primitives).

8.126.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_SDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

8.126.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

8.127. Executing TECHMAP pass (map to technology primitives).

8.127.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v' to AST representation.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Successfully finished Verilog frontend.

8.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

8.128. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

8.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.131. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

8.132. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.134. Executing OPT_SHARE pass.

8.135. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=87, #solve=0, #remove=0, time=0.01 sec.]

8.136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.137. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.138. Executing PMUXTREE pass.

8.139. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~2 debug messages>

8.140. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8.141. Executing TECHMAP pass (map to technology primitives).

8.141.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.141.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

8.141.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper maccmap for cells of type $macc.
  add \ppd_mul_add.w_mul [703:682] (22 bits, signed)
  add { \ppd_mul_add.w_add_tree [242] \ppd_mul_add.w_add_tree [236:216] } (22 bits, signed)
  add \ppd_mul_add.w_mul [1363:1342] (22 bits, signed)
  add \ppd_mul_add.w_mul [1341:1320] (22 bits, signed)
  add \ppd_mul_add.w_mul [1319:1298] (22 bits, signed)
  add \ppd_mul_add.w_mul [1297:1276] (22 bits, signed)
  add \ppd_mul_add.w_mul [1275:1254] (22 bits, signed)
  add \ppd_mul_add.w_mul [1253:1232] (22 bits, signed)
  add \ppd_mul_add.w_mul [1231:1210] (22 bits, signed)
  add \ppd_mul_add.w_mul [1209:1188] (22 bits, signed)
  add \ppd_mul_add.w_mul [1187:1166] (22 bits, signed)
  add \ppd_mul_add.w_mul [1165:1144] (22 bits, signed)
  add \ppd_mul_add.w_mul [1143:1122] (22 bits, signed)
  add \ppd_mul_add.w_mul [1121:1100] (22 bits, signed)
  add \ppd_mul_add.w_mul [1099:1078] (22 bits, signed)
  add \ppd_mul_add.w_mul [1077:1056] (22 bits, signed)
  add \ppd_mul_add.w_mul [1055:1034] (22 bits, signed)
  add \ppd_mul_add.w_mul [1033:1012] (22 bits, signed)
  add \ppd_mul_add.w_mul [1011:990] (22 bits, signed)
  add \ppd_mul_add.w_mul [989:968] (22 bits, signed)
  add \ppd_mul_add.w_mul [967:946] (22 bits, signed)
  add \ppd_mul_add.w_mul [945:924] (22 bits, signed)
  add \ppd_mul_add.w_mul [923:902] (22 bits, signed)
  add \ppd_mul_add.w_mul [901:880] (22 bits, signed)
  add \ppd_mul_add.w_mul [879:858] (22 bits, signed)
  add \ppd_mul_add.w_mul [857:836] (22 bits, signed)
  add \ppd_mul_add.w_mul [835:814] (22 bits, signed)
  add \ppd_mul_add.w_mul [813:792] (22 bits, signed)
  add \ppd_mul_add.w_mul [791:770] (22 bits, signed)
  add \ppd_mul_add.w_mul [769:748] (22 bits, signed)
  add \ppd_mul_add.w_mul [747:726] (22 bits, signed)
  add \ppd_mul_add.w_mul [725:704] (22 bits, signed)
  add \ppd_mul_add.w_mul [681:660] (22 bits, signed)
  add \ppd_mul_add.w_mul [659:638] (22 bits, signed)
  add \ppd_mul_add.w_mul [637:616] (22 bits, signed)
  add \ppd_mul_add.w_mul [615:594] (22 bits, signed)
  add \ppd_mul_add.w_mul [593:572] (22 bits, signed)
  add \ppd_mul_add.w_mul [571:550] (22 bits, signed)
  add \ppd_mul_add.w_mul [549:528] (22 bits, signed)
  add \ppd_mul_add.w_mul [527:506] (22 bits, signed)
  add \ppd_mul_add.w_mul [505:484] (22 bits, signed)
  add \ppd_mul_add.w_mul [483:462] (22 bits, signed)
  add \ppd_mul_add.w_mul [461:440] (22 bits, signed)
  add \ppd_mul_add.w_mul [439:418] (22 bits, signed)
  add \ppd_mul_add.w_mul [417:396] (22 bits, signed)
  add \ppd_mul_add.w_mul [395:374] (22 bits, signed)
  add \ppd_mul_add.w_mul [373:352] (22 bits, signed)
  add \ppd_mul_add.w_mul [351:330] (22 bits, signed)
  add \ppd_mul_add.w_mul [329:308] (22 bits, signed)
  add \ppd_mul_add.w_mul [307:286] (22 bits, signed)
  add \ppd_mul_add.w_mul [285:264] (22 bits, signed)
  add \ppd_mul_add.w_mul [263:242] (22 bits, signed)
  add \ppd_mul_add.w_mul [241:220] (22 bits, signed)
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~6214 debug messages>

8.142. Printing statistics.

=== filt_ppd ===

   Number of wires:               6739
   Number of wire bits:         120621
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              18620
     $_AND_                       6875
     $_DFFE_PN0P_                  536
     $_MUX_                       1196
     $_NOT_                       1196
     $_OR_                        3467
     $_XOR_                       5296
     DSP19X2                        54

8.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.
<suppressed ~5106 debug messages>

8.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
<suppressed ~4209 debug messages>
Removed a total of 1403 cells.

8.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.148. Executing OPT_SHARE pass.

8.149. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.10 sec.]

8.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 1638 unused cells and 3891 unused wires.
<suppressed ~1639 debug messages>

8.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.152. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.153. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.154. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.155. Executing OPT_SHARE pass.

8.156. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.08 sec.]

8.157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.158. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 2

8.159. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.
<suppressed ~613 debug messages>

8.160. Executing TECHMAP pass (map to technology primitives).

8.160.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.160.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

Dumping port properties into 'port_info.json' file.

8.161. Printing statistics.

=== filt_ppd ===

   Number of wires:               2848
   Number of wire bits:          24627
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10474
     $_AND_                       4181
     $_DFFE_PN0P_                  536
     $_MUX_                          1
     $_OR_                        2078
     $_XOR_                       3624
     DSP19X2                        54

8.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.163. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.164. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.165. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.166. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.167. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.08 sec.]

8.168. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.169. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.170. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.171. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.172. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.173. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.174. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.175. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.08 sec.]

8.176. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.177. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.178. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.179. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.180. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.181. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.182. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.183. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.08 sec.]

8.184. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=350, #remove=0, time=0.09 sec.]

8.185. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.186. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.187. Printing statistics.

=== filt_ppd ===

   Number of wires:               2848
   Number of wire bits:          24627
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              10474
     $_AND_                       4181
     $_DFFE_PN0P_                  536
     $_MUX_                          1
     $_OR_                        2078
     $_XOR_                       3624
     DSP19X2                        54

   Number of Generic REGs:          536

ABC-DFF iteration : 1

8.188. Executing ABC pass (technology mapping using ABC).

8.188.1. Summary of detected clock domains:
  62 cells in clk=\i_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$727, arst=!\i_rst_an, srst={ }
  2 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  10224 cells in clk=\ppd_commutator.r_done, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [9], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [8], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [7], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [6], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [5], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [4], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [3], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [30], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [2], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [29], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [28], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [27], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [26], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [25], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [24], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [23], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [22], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [21], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [20], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [1], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [19], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [18], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [17], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [16], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [15], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [14], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [13], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [12], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [11], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [10], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [0], en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 34

8.188.2. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_done, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 10170 gates and 11840 wires to a netlist network with 1670 inputs and 346 outputs (dfl=1).

8.188.2.1. Executing ABC.
[Time = 0.80 sec.]

8.188.3. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$727, asynchronously reset by !\i_rst_an
Extracted 62 gates and 65 wires to a netlist network with 2 inputs and 32 outputs (dfl=1).

8.188.3.1. Executing ABC.
[Time = 0.11 sec.]

8.188.4. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo15, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.4.1. Executing ABC.
[Time = 0.06 sec.]

8.188.5. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo21, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.5.1. Executing ABC.
[Time = 0.06 sec.]

8.188.6. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo20, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.6.1. Executing ABC.
[Time = 0.05 sec.]

8.188.7. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo19, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.7.1. Executing ABC.
[Time = 0.05 sec.]

8.188.8. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo00, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.8.1. Executing ABC.
[Time = 0.05 sec.]

8.188.9. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo18, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.9.1. Executing ABC.
[Time = 0.06 sec.]

8.188.10. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo17, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.10.1. Executing ABC.
[Time = 0.06 sec.]

8.188.11. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo16, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.11.1. Executing ABC.
[Time = 0.05 sec.]

8.188.12. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.12.1. Executing ABC.
[Time = 0.05 sec.]

8.188.13. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo14, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.13.1. Executing ABC.
[Time = 0.05 sec.]

8.188.14. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo13, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.14.1. Executing ABC.
[Time = 0.05 sec.]

8.188.15. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo12, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.15.1. Executing ABC.
[Time = 0.05 sec.]

8.188.16. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo11, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.16.1. Executing ABC.
[Time = 0.05 sec.]

8.188.17. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo10, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.17.1. Executing ABC.
[Time = 0.05 sec.]

8.188.18. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo09, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.18.1. Executing ABC.
[Time = 0.06 sec.]

8.188.19. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_ring_cnt [0], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.19.1. Executing ABC.
[Time = 0.05 sec.]

8.188.20. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.20.1. Executing ABC.
[Time = 0.05 sec.]

8.188.21. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.21.1. Executing ABC.
[Time = 0.05 sec.]

8.188.22. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo25, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.22.1. Executing ABC.
[Time = 0.05 sec.]

8.188.23. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.23.1. Executing ABC.
[Time = 0.05 sec.]

8.188.24. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.24.1. Executing ABC.
[Time = 0.05 sec.]

8.188.25. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo28, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.25.1. Executing ABC.
[Time = 0.05 sec.]

8.188.26. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo01, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.26.1. Executing ABC.
[Time = 0.05 sec.]

8.188.27. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo29, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.27.1. Executing ABC.
[Time = 0.05 sec.]

8.188.28. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo02, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.28.1. Executing ABC.
[Time = 0.05 sec.]

8.188.29. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo03, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.29.1. Executing ABC.
[Time = 0.05 sec.]

8.188.30. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo04, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.30.1. Executing ABC.
[Time = 0.05 sec.]

8.188.31. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo05, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.31.1. Executing ABC.
[Time = 0.05 sec.]

8.188.32. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo06, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.32.1. Executing ABC.
[Time = 0.06 sec.]

8.188.33. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo07, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.33.1. Executing ABC.
[Time = 0.05 sec.]

8.188.34. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$31481$lo08, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.188.34.1. Executing ABC.
[Time = 0.05 sec.]

8.188.35. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

8.188.35.1. Executing ABC.
[Time = 0.05 sec.]

8.189. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.190. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.191. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.192. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.193. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.194. Executing OPT_SHARE pass.

8.195. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.09 sec.]

8.196. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 5481 unused wires.
<suppressed ~1 debug messages>

8.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 2

8.198. Executing ABC pass (technology mapping using ABC).

8.198.1. Summary of detected clock domains:
  4 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=\i_clk, en=$abc$31481$auto$opt_dff.cc:220:make_patterns_logic$727, arst=!\i_rst_an, srst={ }
  10274 cells in clk=\ppd_commutator.r_done, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 34

8.198.2. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_done, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 10220 gates and 11890 wires to a netlist network with 1670 inputs and 346 outputs (dfl=1).

8.198.2.1. Executing ABC.
[Time = 0.75 sec.]

8.198.3. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $abc$31481$auto$opt_dff.cc:220:make_patterns_logic$727, asynchronously reset by !\i_rst_an
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 32 outputs (dfl=1).

8.198.3.1. Executing ABC.
[Time = 0.06 sec.]

8.198.4. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo10, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.4.1. Executing ABC.
[Time = 0.05 sec.]

8.198.5. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo09, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.5.1. Executing ABC.
[Time = 0.05 sec.]

8.198.6. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo11, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.6.1. Executing ABC.
[Time = 0.05 sec.]

8.198.7. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo12, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.7.1. Executing ABC.
[Time = 0.05 sec.]

8.198.8. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo13, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.8.1. Executing ABC.
[Time = 0.05 sec.]

8.198.9. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo14, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.9.1. Executing ABC.
[Time = 0.05 sec.]

8.198.10. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.10.1. Executing ABC.
[Time = 0.06 sec.]

8.198.11. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo16, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.11.1. Executing ABC.
[Time = 0.05 sec.]

8.198.12. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo17, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.12.1. Executing ABC.
[Time = 0.05 sec.]

8.198.13. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo18, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.13.1. Executing ABC.
[Time = 0.05 sec.]

8.198.14. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo00, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.14.1. Executing ABC.
[Time = 0.05 sec.]

8.198.15. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo19, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.15.1. Executing ABC.
[Time = 0.05 sec.]

8.198.16. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo20, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.16.1. Executing ABC.
[Time = 0.05 sec.]

8.198.17. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo21, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.17.1. Executing ABC.
[Time = 0.05 sec.]

8.198.18. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo15, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.18.1. Executing ABC.
[Time = 0.05 sec.]

8.198.19. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo01, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.19.1. Executing ABC.
[Time = 0.06 sec.]

8.198.20. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo08, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.20.1. Executing ABC.
[Time = 0.05 sec.]

8.198.21. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo07, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.21.1. Executing ABC.
[Time = 0.05 sec.]

8.198.22. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo06, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.22.1. Executing ABC.
[Time = 0.05 sec.]

8.198.23. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo05, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.23.1. Executing ABC.
[Time = 0.06 sec.]

8.198.24. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo04, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.24.1. Executing ABC.
[Time = 0.05 sec.]

8.198.25. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo03, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.25.1. Executing ABC.
[Time = 0.06 sec.]

8.198.26. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo02, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.26.1. Executing ABC.
[Time = 0.05 sec.]

8.198.27. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo29, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.27.1. Executing ABC.
[Time = 0.06 sec.]

8.198.28. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo28, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.28.1. Executing ABC.
[Time = 0.06 sec.]

8.198.29. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.29.1. Executing ABC.
[Time = 0.06 sec.]

8.198.30. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.30.1. Executing ABC.
[Time = 0.05 sec.]

8.198.31. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo25, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.31.1. Executing ABC.
[Time = 0.06 sec.]

8.198.32. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.32.1. Executing ABC.
[Time = 0.05 sec.]

8.198.33. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$43073$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.33.1. Executing ABC.
[Time = 0.05 sec.]

8.198.34. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.198.34.1. Executing ABC.
[Time = 0.05 sec.]

8.198.35. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs (dfl=1).

8.198.35.1. Executing ABC.
[Time = 0.06 sec.]

8.199. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.200. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.201. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.202. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.203. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.204. Executing OPT_SHARE pass.

8.205. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.09 sec.]

8.206. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 13403 unused wires.
<suppressed ~1 debug messages>

8.207. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 3

8.208. Executing ABC pass (technology mapping using ABC).

8.208.1. Summary of detected clock domains:
  4 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=\i_clk, en=$abc$31481$auto$opt_dff.cc:220:make_patterns_logic$727, arst=!\i_rst_an, srst={ }
  10290 cells in clk=\ppd_commutator.r_done, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 34

8.208.2. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_done, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 10236 gates and 11906 wires to a netlist network with 1670 inputs and 346 outputs (dfl=2).

8.208.2.1. Executing ABC.
[Time = 2.43 sec.]

8.208.3. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $abc$31481$auto$opt_dff.cc:220:make_patterns_logic$727, asynchronously reset by !\i_rst_an
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 32 outputs (dfl=2).

8.208.3.1. Executing ABC.
[Time = 0.07 sec.]

8.208.4. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo21, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.4.1. Executing ABC.
[Time = 0.05 sec.]

8.208.5. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo15, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.5.1. Executing ABC.
[Time = 0.07 sec.]

8.208.6. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo20, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.6.1. Executing ABC.
[Time = 0.06 sec.]

8.208.7. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo19, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.7.1. Executing ABC.
[Time = 0.05 sec.]

8.208.8. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo00, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.8.1. Executing ABC.
[Time = 0.05 sec.]

8.208.9. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo18, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.9.1. Executing ABC.
[Time = 0.05 sec.]

8.208.10. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo17, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.10.1. Executing ABC.
[Time = 0.05 sec.]

8.208.11. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo16, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.11.1. Executing ABC.
[Time = 0.05 sec.]

8.208.12. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.12.1. Executing ABC.
[Time = 0.05 sec.]

8.208.13. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo14, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.13.1. Executing ABC.
[Time = 0.07 sec.]

8.208.14. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo13, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.14.1. Executing ABC.
[Time = 0.05 sec.]

8.208.15. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo12, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.15.1. Executing ABC.
[Time = 0.06 sec.]

8.208.16. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo11, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.16.1. Executing ABC.
[Time = 0.05 sec.]

8.208.17. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo09, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.17.1. Executing ABC.
[Time = 0.05 sec.]

8.208.18. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo10, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.18.1. Executing ABC.
[Time = 0.05 sec.]

8.208.19. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo02, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.19.1. Executing ABC.
[Time = 0.05 sec.]

8.208.20. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.20.1. Executing ABC.
[Time = 0.06 sec.]

8.208.21. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.21.1. Executing ABC.
[Time = 0.05 sec.]

8.208.22. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.22.1. Executing ABC.
[Time = 0.05 sec.]

8.208.23. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo25, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.23.1. Executing ABC.
[Time = 0.05 sec.]

8.208.24. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.24.1. Executing ABC.
[Time = 0.05 sec.]

8.208.25. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.25.1. Executing ABC.
[Time = 0.07 sec.]

8.208.26. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo28, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.26.1. Executing ABC.
[Time = 0.05 sec.]

8.208.27. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo29, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.27.1. Executing ABC.
[Time = 0.05 sec.]

8.208.28. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo03, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.28.1. Executing ABC.
[Time = 0.05 sec.]

8.208.29. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo04, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.29.1. Executing ABC.
[Time = 0.05 sec.]

8.208.30. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo05, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.30.1. Executing ABC.
[Time = 0.05 sec.]

8.208.31. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo06, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.31.1. Executing ABC.
[Time = 0.05 sec.]

8.208.32. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo07, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.32.1. Executing ABC.
[Time = 0.05 sec.]

8.208.33. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo08, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.33.1. Executing ABC.
[Time = 0.05 sec.]

8.208.34. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$53758$lo01, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.208.34.1. Executing ABC.
[Time = 0.05 sec.]

8.208.35. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

8.208.35.1. Executing ABC.
[Time = 0.06 sec.]

8.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.210. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.211. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.212. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.213. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.214. Executing OPT_SHARE pass.

8.215. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.09 sec.]

8.216. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 13419 unused wires.
<suppressed ~1 debug messages>

8.217. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

ABC-DFF iteration : 4

8.218. Executing ABC pass (technology mapping using ABC).

8.218.1. Summary of detected clock domains:
  4 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  60 cells in clk=\i_clk, en=$abc$31481$auto$opt_dff.cc:220:make_patterns_logic$727, arst=!\i_rst_an, srst={ }
  9384 cells in clk=\ppd_commutator.r_done, en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 34

8.218.2. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_done, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 9330 gates and 11000 wires to a netlist network with 1670 inputs and 346 outputs (dfl=2).

8.218.2.1. Executing ABC.
[Time = 2.64 sec.]

8.218.3. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $abc$31481$auto$opt_dff.cc:220:make_patterns_logic$727, asynchronously reset by !\i_rst_an
Extracted 60 gates and 63 wires to a netlist network with 3 inputs and 32 outputs (dfl=2).

8.218.3.1. Executing ABC.
[Time = 0.06 sec.]

8.218.4. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo09, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.4.1. Executing ABC.
[Time = 0.05 sec.]

8.218.5. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo10, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.5.1. Executing ABC.
[Time = 0.05 sec.]

8.218.6. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo11, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.6.1. Executing ABC.
[Time = 0.05 sec.]

8.218.7. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo12, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.7.1. Executing ABC.
[Time = 0.05 sec.]

8.218.8. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo13, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.8.1. Executing ABC.
[Time = 0.05 sec.]

8.218.9. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo14, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.9.1. Executing ABC.
[Time = 0.05 sec.]

8.218.10. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.10.1. Executing ABC.
[Time = 0.05 sec.]

8.218.11. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo16, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.11.1. Executing ABC.
[Time = 0.06 sec.]

8.218.12. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo17, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.12.1. Executing ABC.
[Time = 0.05 sec.]

8.218.13. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo18, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.13.1. Executing ABC.
[Time = 0.05 sec.]

8.218.14. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo00, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.14.1. Executing ABC.
[Time = 0.05 sec.]

8.218.15. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo19, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.15.1. Executing ABC.
[Time = 0.05 sec.]

8.218.16. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo20, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.16.1. Executing ABC.
[Time = 0.05 sec.]

8.218.17. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo15, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.17.1. Executing ABC.
[Time = 0.05 sec.]

8.218.18. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo21, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.18.1. Executing ABC.
[Time = 0.05 sec.]

8.218.19. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo28, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.19.1. Executing ABC.
[Time = 0.05 sec.]

8.218.20. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo01, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.20.1. Executing ABC.
[Time = 0.05 sec.]

8.218.21. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo08, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.21.1. Executing ABC.
[Time = 0.05 sec.]

8.218.22. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo07, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.22.1. Executing ABC.
[Time = 0.05 sec.]

8.218.23. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo06, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.23.1. Executing ABC.
[Time = 0.05 sec.]

8.218.24. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo05, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.24.1. Executing ABC.
[Time = 0.05 sec.]

8.218.25. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo04, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.25.1. Executing ABC.
[Time = 0.05 sec.]

8.218.26. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo03, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.26.1. Executing ABC.
[Time = 0.05 sec.]

8.218.27. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo29, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.27.1. Executing ABC.
[Time = 0.05 sec.]

8.218.28. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.28.1. Executing ABC.
[Time = 0.05 sec.]

8.218.29. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.29.1. Executing ABC.
[Time = 0.05 sec.]

8.218.30. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo25, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.30.1. Executing ABC.
[Time = 0.05 sec.]

8.218.31. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.31.1. Executing ABC.
[Time = 0.05 sec.]

8.218.32. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.32.1. Executing ABC.
[Time = 0.05 sec.]

8.218.33. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.33.1. Executing ABC.
[Time = 0.05 sec.]

8.218.34. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$64441$lo02, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=2).

8.218.34.1. Executing ABC.
[Time = 0.05 sec.]

8.218.35. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs (dfl=2).

8.218.35.1. Executing ABC.
[Time = 0.05 sec.]

8.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.220. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.221. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.222. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.223. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.224. Executing OPT_SHARE pass.

8.225. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.09 sec.]

8.226. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 12513 unused wires.
<suppressed ~1 debug messages>

8.227. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1
select with DFL2 synthesis (thresh-logic=0.920000, thresh_dff=0.980000)

8.228. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
   Number of Generic REGs:          536

ABC-DFF iteration : 1

8.229. Executing ABC pass (technology mapping using ABC).

8.229.1. Summary of detected clock domains:
  62 cells in clk=\i_clk, en=$auto$opt_dff.cc:220:make_patterns_logic$727, arst=!\i_rst_an, srst={ }
  2 cells in clk=\i_clk, en=\i_ena, arst=!\i_rst_an, srst={ }
  10224 cells in clk=\ppd_commutator.r_done, en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [9], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [8], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [7], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [6], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [5], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [4], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [3], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [30], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [2], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [29], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [28], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [27], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [26], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [25], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [24], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [23], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [22], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [21], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [20], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [1], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [19], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [18], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [17], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [16], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [15], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [14], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [13], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [12], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [11], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [10], en=\i_ena, arst=!\i_rst_an, srst={ }
  6 cells in clk=\ppd_commutator.r_ring_cnt [0], en=\i_ena, arst=!\i_rst_an, srst={ }

  #logic partitions = 34

8.229.2. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_done, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 10170 gates and 11840 wires to a netlist network with 1670 inputs and 346 outputs (dfl=1).

8.229.2.1. Executing ABC.
[Time = 0.78 sec.]

8.229.3. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by $auto$opt_dff.cc:220:make_patterns_logic$727, asynchronously reset by !\i_rst_an
Extracted 62 gates and 65 wires to a netlist network with 2 inputs and 32 outputs (dfl=1).

8.229.3.1. Executing ABC.
[Time = 0.08 sec.]

8.229.4. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo15, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.4.1. Executing ABC.
[Time = 0.05 sec.]

8.229.5. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo21, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.5.1. Executing ABC.
[Time = 0.05 sec.]

8.229.6. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo20, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.6.1. Executing ABC.
[Time = 0.05 sec.]

8.229.7. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo19, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.7.1. Executing ABC.
[Time = 0.05 sec.]

8.229.8. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo00, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.8.1. Executing ABC.
[Time = 0.05 sec.]

8.229.9. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo18, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.9.1. Executing ABC.
[Time = 0.05 sec.]

8.229.10. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo17, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.10.1. Executing ABC.
[Time = 0.05 sec.]

8.229.11. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo16, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.11.1. Executing ABC.
[Time = 0.05 sec.]

8.229.12. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo23, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.12.1. Executing ABC.
[Time = 0.05 sec.]

8.229.13. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo14, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.13.1. Executing ABC.
[Time = 0.05 sec.]

8.229.14. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo13, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.14.1. Executing ABC.
[Time = 0.05 sec.]

8.229.15. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo12, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.15.1. Executing ABC.
[Time = 0.05 sec.]

8.229.16. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo11, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.16.1. Executing ABC.
[Time = 0.05 sec.]

8.229.17. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo10, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.17.1. Executing ABC.
[Time = 0.06 sec.]

8.229.18. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo09, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.18.1. Executing ABC.
[Time = 0.05 sec.]

8.229.19. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_ring_cnt [0], enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.19.1. Executing ABC.
[Time = 0.05 sec.]

8.229.20. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo22, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.20.1. Executing ABC.
[Time = 0.05 sec.]

8.229.21. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo24, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.21.1. Executing ABC.
[Time = 0.05 sec.]

8.229.22. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo25, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.22.1. Executing ABC.
[Time = 0.05 sec.]

8.229.23. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo26, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.23.1. Executing ABC.
[Time = 0.05 sec.]

8.229.24. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo27, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.24.1. Executing ABC.
[Time = 0.06 sec.]

8.229.25. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo28, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.25.1. Executing ABC.
[Time = 0.05 sec.]

8.229.26. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo01, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.26.1. Executing ABC.
[Time = 0.05 sec.]

8.229.27. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo29, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.27.1. Executing ABC.
[Time = 0.05 sec.]

8.229.28. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo02, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.28.1. Executing ABC.
[Time = 0.05 sec.]

8.229.29. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo03, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.29.1. Executing ABC.
[Time = 0.05 sec.]

8.229.30. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo04, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.30.1. Executing ABC.
[Time = 0.05 sec.]

8.229.31. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo05, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.31.1. Executing ABC.
[Time = 0.05 sec.]

8.229.32. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo06, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.32.1. Executing ABC.
[Time = 0.05 sec.]

8.229.33. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo07, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.33.1. Executing ABC.
[Time = 0.05 sec.]

8.229.34. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$76016$lo08, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 6 outputs (dfl=1).

8.229.34.1. Executing ABC.
[Time = 0.05 sec.]

8.229.35. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, enabled by \i_ena, asynchronously reset by !\i_rst_an
Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 2 outputs (dfl=1).

8.229.35.1. Executing ABC.
[Time = 0.05 sec.]

8.230. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.10 sec.]

8.231. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.232. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 5481 unused wires.
<suppressed ~1 debug messages>

8.233. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.11 sec.]

8.234. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.235. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.236. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.10 sec.]

8.237. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.238. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.239. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 2

8.240. Executing ABC pass (technology mapping using ABC).

8.240.1. Summary of detected clock domains:
  10592 cells in clk=\ppd_commutator.r_done, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  12 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  96 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

8.240.2. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_done, asynchronously reset by !\i_rst_an
Extracted 10538 gates and 12209 wires to a netlist network with 1671 inputs and 346 outputs (dfl=1).

8.240.2.1. Executing ABC.
[Time = 0.81 sec.]

8.240.3. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 96 gates and 97 wires to a netlist network with 1 inputs and 32 outputs (dfl=1).

8.240.3.1. Executing ABC.
[Time = 0.08 sec.]

8.240.4. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo23, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.4.1. Executing ABC.
[Time = 0.07 sec.]

8.240.5. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo24, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.5.1. Executing ABC.
[Time = 0.07 sec.]

8.240.6. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo25, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.6.1. Executing ABC.
[Time = 0.07 sec.]

8.240.7. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo26, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.7.1. Executing ABC.
[Time = 0.07 sec.]

8.240.8. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo27, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.8.1. Executing ABC.
[Time = 0.07 sec.]

8.240.9. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo28, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.9.1. Executing ABC.
[Time = 0.07 sec.]

8.240.10. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo29, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.10.1. Executing ABC.
[Time = 0.07 sec.]

8.240.11. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo02, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.11.1. Executing ABC.
[Time = 0.07 sec.]

8.240.12. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo30, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.12.1. Executing ABC.
[Time = 0.07 sec.]

8.240.13. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo03, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.13.1. Executing ABC.
[Time = 0.07 sec.]

8.240.14. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo04, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.14.1. Executing ABC.
[Time = 0.07 sec.]

8.240.15. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo05, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.15.1. Executing ABC.
[Time = 0.07 sec.]

8.240.16. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo06, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.16.1. Executing ABC.
[Time = 0.07 sec.]

8.240.17. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo07, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.17.1. Executing ABC.
[Time = 0.07 sec.]

8.240.18. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo00, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.18.1. Executing ABC.
[Time = 0.07 sec.]

8.240.19. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo09, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.19.1. Executing ABC.
[Time = 0.07 sec.]

8.240.20. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo22, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.20.1. Executing ABC.
[Time = 0.07 sec.]

8.240.21. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo21, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.21.1. Executing ABC.
[Time = 0.08 sec.]

8.240.22. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo20, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.22.1. Executing ABC.
[Time = 0.07 sec.]

8.240.23. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo19, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.23.1. Executing ABC.
[Time = 0.07 sec.]

8.240.24. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo18, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.24.1. Executing ABC.
[Time = 0.07 sec.]

8.240.25. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo17, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.25.1. Executing ABC.
[Time = 0.07 sec.]

8.240.26. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo08, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.26.1. Executing ABC.
[Time = 0.07 sec.]

8.240.27. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo15, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.27.1. Executing ABC.
[Time = 0.10 sec.]

8.240.28. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo14, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.28.1. Executing ABC.
[Time = 0.08 sec.]

8.240.29. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo13, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.29.1. Executing ABC.
[Time = 0.07 sec.]

8.240.30. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo31, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.30.1. Executing ABC.
[Time = 0.10 sec.]

8.240.31. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo12, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.31.1. Executing ABC.
[Time = 0.07 sec.]

8.240.32. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo11, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.32.1. Executing ABC.
[Time = 0.07 sec.]

8.240.33. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo10, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.33.1. Executing ABC.
[Time = 0.07 sec.]

8.240.34. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$88679$lo16, asynchronously reset by !\i_rst_an
Extracted 12 gates and 19 wires to a netlist network with 7 inputs and 6 outputs (dfl=1).

8.240.34.1. Executing ABC.
[Time = 0.07 sec.]

8.241. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.11 sec.]

8.242. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.243. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 13431 unused wires.
<suppressed ~1 debug messages>

8.244. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.10 sec.]

8.245. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.246. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.247. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$89378$auto$blifparse.cc:362:parse_blif$89384 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89378$auto$blifparse.cc:362:parse_blif$89383 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89378$auto$blifparse.cc:362:parse_blif$89382 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89378$auto$blifparse.cc:362:parse_blif$89381 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89378$auto$blifparse.cc:362:parse_blif$89380 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89378$auto$blifparse.cc:362:parse_blif$89379 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89359$auto$blifparse.cc:362:parse_blif$89365 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89359$auto$blifparse.cc:362:parse_blif$89364 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89359$auto$blifparse.cc:362:parse_blif$89363 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89359$auto$blifparse.cc:362:parse_blif$89362 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89359$auto$blifparse.cc:362:parse_blif$89361 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89359$auto$blifparse.cc:362:parse_blif$89360 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89340$auto$blifparse.cc:362:parse_blif$89346 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89340$auto$blifparse.cc:362:parse_blif$89345 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89340$auto$blifparse.cc:362:parse_blif$89344 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89340$auto$blifparse.cc:362:parse_blif$89343 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89340$auto$blifparse.cc:362:parse_blif$89342 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89340$auto$blifparse.cc:362:parse_blif$89341 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89321$auto$blifparse.cc:362:parse_blif$89327 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89321$auto$blifparse.cc:362:parse_blif$89326 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89321$auto$blifparse.cc:362:parse_blif$89325 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89321$auto$blifparse.cc:362:parse_blif$89324 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89321$auto$blifparse.cc:362:parse_blif$89323 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89321$auto$blifparse.cc:362:parse_blif$89322 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89302$auto$blifparse.cc:362:parse_blif$89308 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89302$auto$blifparse.cc:362:parse_blif$89307 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89302$auto$blifparse.cc:362:parse_blif$89306 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89302$auto$blifparse.cc:362:parse_blif$89305 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89302$auto$blifparse.cc:362:parse_blif$89304 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89302$auto$blifparse.cc:362:parse_blif$89303 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89283$auto$blifparse.cc:362:parse_blif$89289 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89283$auto$blifparse.cc:362:parse_blif$89288 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89283$auto$blifparse.cc:362:parse_blif$89287 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89283$auto$blifparse.cc:362:parse_blif$89286 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89283$auto$blifparse.cc:362:parse_blif$89285 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89283$auto$blifparse.cc:362:parse_blif$89284 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89264$auto$blifparse.cc:362:parse_blif$89270 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89264$auto$blifparse.cc:362:parse_blif$89269 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89264$auto$blifparse.cc:362:parse_blif$89268 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89264$auto$blifparse.cc:362:parse_blif$89267 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89264$auto$blifparse.cc:362:parse_blif$89266 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89264$auto$blifparse.cc:362:parse_blif$89265 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89245$auto$blifparse.cc:362:parse_blif$89251 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89245$auto$blifparse.cc:362:parse_blif$89250 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89245$auto$blifparse.cc:362:parse_blif$89249 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89245$auto$blifparse.cc:362:parse_blif$89248 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89245$auto$blifparse.cc:362:parse_blif$89247 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89245$auto$blifparse.cc:362:parse_blif$89246 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89226$auto$blifparse.cc:362:parse_blif$89232 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89226$auto$blifparse.cc:362:parse_blif$89231 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89226$auto$blifparse.cc:362:parse_blif$89230 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89226$auto$blifparse.cc:362:parse_blif$89229 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89226$auto$blifparse.cc:362:parse_blif$89228 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89226$auto$blifparse.cc:362:parse_blif$89227 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89207$auto$blifparse.cc:362:parse_blif$89213 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89207$auto$blifparse.cc:362:parse_blif$89212 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89207$auto$blifparse.cc:362:parse_blif$89211 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89207$auto$blifparse.cc:362:parse_blif$89210 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89207$auto$blifparse.cc:362:parse_blif$89209 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89207$auto$blifparse.cc:362:parse_blif$89208 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89188$auto$blifparse.cc:362:parse_blif$89194 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89188$auto$blifparse.cc:362:parse_blif$89193 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89188$auto$blifparse.cc:362:parse_blif$89192 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89188$auto$blifparse.cc:362:parse_blif$89191 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89188$auto$blifparse.cc:362:parse_blif$89190 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89188$auto$blifparse.cc:362:parse_blif$89189 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89169$auto$blifparse.cc:362:parse_blif$89175 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89169$auto$blifparse.cc:362:parse_blif$89174 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89169$auto$blifparse.cc:362:parse_blif$89173 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89169$auto$blifparse.cc:362:parse_blif$89172 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89169$auto$blifparse.cc:362:parse_blif$89171 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89169$auto$blifparse.cc:362:parse_blif$89170 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89150$auto$blifparse.cc:362:parse_blif$89156 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89150$auto$blifparse.cc:362:parse_blif$89155 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89150$auto$blifparse.cc:362:parse_blif$89154 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89150$auto$blifparse.cc:362:parse_blif$89153 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89150$auto$blifparse.cc:362:parse_blif$89152 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89150$auto$blifparse.cc:362:parse_blif$89151 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89131$auto$blifparse.cc:362:parse_blif$89137 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89131$auto$blifparse.cc:362:parse_blif$89136 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89131$auto$blifparse.cc:362:parse_blif$89135 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89131$auto$blifparse.cc:362:parse_blif$89134 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89131$auto$blifparse.cc:362:parse_blif$89133 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89131$auto$blifparse.cc:362:parse_blif$89132 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89112$auto$blifparse.cc:362:parse_blif$89118 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89112$auto$blifparse.cc:362:parse_blif$89117 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89112$auto$blifparse.cc:362:parse_blif$89116 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89112$auto$blifparse.cc:362:parse_blif$89115 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89112$auto$blifparse.cc:362:parse_blif$89114 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89112$auto$blifparse.cc:362:parse_blif$89113 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89093$auto$blifparse.cc:362:parse_blif$89099 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89093$auto$blifparse.cc:362:parse_blif$89098 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89093$auto$blifparse.cc:362:parse_blif$89097 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89093$auto$blifparse.cc:362:parse_blif$89096 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89093$auto$blifparse.cc:362:parse_blif$89095 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89093$auto$blifparse.cc:362:parse_blif$89094 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89074$auto$blifparse.cc:362:parse_blif$89080 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89074$auto$blifparse.cc:362:parse_blif$89079 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89074$auto$blifparse.cc:362:parse_blif$89078 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89074$auto$blifparse.cc:362:parse_blif$89077 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89074$auto$blifparse.cc:362:parse_blif$89076 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89074$auto$blifparse.cc:362:parse_blif$89075 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89055$auto$blifparse.cc:362:parse_blif$89061 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89055$auto$blifparse.cc:362:parse_blif$89060 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89055$auto$blifparse.cc:362:parse_blif$89059 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89055$auto$blifparse.cc:362:parse_blif$89058 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89055$auto$blifparse.cc:362:parse_blif$89057 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89055$auto$blifparse.cc:362:parse_blif$89056 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89036$auto$blifparse.cc:362:parse_blif$89042 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89036$auto$blifparse.cc:362:parse_blif$89041 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89036$auto$blifparse.cc:362:parse_blif$89040 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89036$auto$blifparse.cc:362:parse_blif$89039 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89036$auto$blifparse.cc:362:parse_blif$89038 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89036$auto$blifparse.cc:362:parse_blif$89037 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$89017$auto$blifparse.cc:362:parse_blif$89023 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$89017$auto$blifparse.cc:362:parse_blif$89022 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$89017$auto$blifparse.cc:362:parse_blif$89021 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$89017$auto$blifparse.cc:362:parse_blif$89020 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$89017$auto$blifparse.cc:362:parse_blif$89019 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$89017$auto$blifparse.cc:362:parse_blif$89018 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88998$auto$blifparse.cc:362:parse_blif$89004 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88998$auto$blifparse.cc:362:parse_blif$89003 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88998$auto$blifparse.cc:362:parse_blif$89002 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88998$auto$blifparse.cc:362:parse_blif$89001 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88998$auto$blifparse.cc:362:parse_blif$89000 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88998$auto$blifparse.cc:362:parse_blif$88999 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88979$auto$blifparse.cc:362:parse_blif$88985 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88979$auto$blifparse.cc:362:parse_blif$88984 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88979$auto$blifparse.cc:362:parse_blif$88983 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88979$auto$blifparse.cc:362:parse_blif$88982 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88979$auto$blifparse.cc:362:parse_blif$88981 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88979$auto$blifparse.cc:362:parse_blif$88980 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88960$auto$blifparse.cc:362:parse_blif$88966 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88960$auto$blifparse.cc:362:parse_blif$88965 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88960$auto$blifparse.cc:362:parse_blif$88964 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88960$auto$blifparse.cc:362:parse_blif$88963 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88960$auto$blifparse.cc:362:parse_blif$88962 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88960$auto$blifparse.cc:362:parse_blif$88961 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88941$auto$blifparse.cc:362:parse_blif$88947 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88941$auto$blifparse.cc:362:parse_blif$88946 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88941$auto$blifparse.cc:362:parse_blif$88945 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88941$auto$blifparse.cc:362:parse_blif$88944 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88941$auto$blifparse.cc:362:parse_blif$88943 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88941$auto$blifparse.cc:362:parse_blif$88942 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88922$auto$blifparse.cc:362:parse_blif$88928 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88922$auto$blifparse.cc:362:parse_blif$88927 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88922$auto$blifparse.cc:362:parse_blif$88926 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88922$auto$blifparse.cc:362:parse_blif$88925 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88922$auto$blifparse.cc:362:parse_blif$88924 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88922$auto$blifparse.cc:362:parse_blif$88923 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88903$auto$blifparse.cc:362:parse_blif$88909 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88903$auto$blifparse.cc:362:parse_blif$88908 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88903$auto$blifparse.cc:362:parse_blif$88907 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88903$auto$blifparse.cc:362:parse_blif$88906 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88903$auto$blifparse.cc:362:parse_blif$88905 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88903$auto$blifparse.cc:362:parse_blif$88904 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88884$auto$blifparse.cc:362:parse_blif$88890 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88884$auto$blifparse.cc:362:parse_blif$88889 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88884$auto$blifparse.cc:362:parse_blif$88888 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88884$auto$blifparse.cc:362:parse_blif$88887 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88884$auto$blifparse.cc:362:parse_blif$88886 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88884$auto$blifparse.cc:362:parse_blif$88885 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88865$auto$blifparse.cc:362:parse_blif$88871 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88865$auto$blifparse.cc:362:parse_blif$88870 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88865$auto$blifparse.cc:362:parse_blif$88869 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88865$auto$blifparse.cc:362:parse_blif$88868 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88865$auto$blifparse.cc:362:parse_blif$88867 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88865$auto$blifparse.cc:362:parse_blif$88866 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88846$auto$blifparse.cc:362:parse_blif$88852 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88846$auto$blifparse.cc:362:parse_blif$88851 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88846$auto$blifparse.cc:362:parse_blif$88850 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88846$auto$blifparse.cc:362:parse_blif$88849 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88846$auto$blifparse.cc:362:parse_blif$88848 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88846$auto$blifparse.cc:362:parse_blif$88847 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88827$auto$blifparse.cc:362:parse_blif$88833 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88827$auto$blifparse.cc:362:parse_blif$88832 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88827$auto$blifparse.cc:362:parse_blif$88831 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88827$auto$blifparse.cc:362:parse_blif$88830 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88827$auto$blifparse.cc:362:parse_blif$88829 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88827$auto$blifparse.cc:362:parse_blif$88828 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88808$auto$blifparse.cc:362:parse_blif$88814 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$88808$auto$blifparse.cc:362:parse_blif$88813 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$88808$auto$blifparse.cc:362:parse_blif$88812 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$88808$auto$blifparse.cc:362:parse_blif$88811 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$88808$auto$blifparse.cc:362:parse_blif$88810 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$88808$auto$blifparse.cc:362:parse_blif$88809 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88711 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88710 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88709 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88708 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88707 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88706 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88705 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88704 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88703 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88702 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88701 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88700 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88699 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88698 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88697 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88696 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88695 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88694 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88693 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88692 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88691 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88690 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88689 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88688 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88687 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88686 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88685 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88684 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88683 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88682 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88681 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.r_done).
Adding EN signal on $abc$88679$auto$blifparse.cc:362:parse_blif$88680 ($_DFF_PN0_) from module filt_ppd (D = $abc$88679$new_n160_, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78125 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78124 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78123 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78122 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78121 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78120 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78119 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78118 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78117 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78116 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78115 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78114 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78113 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78112 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78111 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78110 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78109 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78108 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78107 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78106 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78105 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78104 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78103 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78102 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78101 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78100 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78099 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78098 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78097 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78096 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78095 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78094 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78093 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78092 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78091 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78090 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78089 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78088 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78087 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78086 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78085 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78084 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78083 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78082 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78081 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78080 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78079 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78078 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78077 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78076 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78075 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78074 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78073 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78072 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78071 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78070 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78069 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78068 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78067 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78066 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78065 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78064 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78063 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78062 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78061 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78060 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78059 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78058 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78057 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78056 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78055 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78054 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78053 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78052 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78051 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78050 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78049 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78048 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78047 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78046 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78045 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78044 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78043 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78042 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78041 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78040 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78039 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78038 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78037 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78036 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78035 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78034 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78033 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78032 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78031 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78030 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78029 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78028 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78027 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78026 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78025 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78024 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78023 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78022 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78021 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78020 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78019 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78018 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78017 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78016 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78015 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78014 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78013 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78012 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78011 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78010 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78009 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78008 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78007 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78006 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78005 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78004 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78003 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78002 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78001 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$78000 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77999 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77998 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77997 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77996 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77995 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77994 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77993 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77992 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77991 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77990 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77989 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77988 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77987 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77986 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77985 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77984 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77983 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77982 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77981 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77980 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77979 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77978 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77977 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77976 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77975 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77974 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77973 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77972 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77971 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77970 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77969 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77968 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77967 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77966 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77965 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77964 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77963 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77962 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77961 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77960 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77959 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77958 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77957 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77956 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77955 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77954 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77953 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77952 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77951 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77950 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77949 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77948 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77947 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77946 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77945 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77944 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77943 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77942 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77941 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77940 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77939 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77938 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77937 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77936 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77935 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77934 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77933 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77932 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77931 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77930 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77929 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77928 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77927 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77926 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77925 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77924 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77923 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77922 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77921 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77920 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77919 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77918 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77917 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77916 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77915 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77914 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77913 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77912 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77911 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77910 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77909 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77908 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77907 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77906 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77905 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77904 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77903 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77902 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77901 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77900 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77899 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77898 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77897 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77896 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77895 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77894 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77893 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77892 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77891 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77890 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77889 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77888 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77887 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77886 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77885 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77884 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77883 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77882 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77881 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77880 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77879 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77878 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77877 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77876 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77875 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77874 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77873 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77872 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77871 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77870 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77869 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77868 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77867 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77866 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77865 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77864 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77863 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77862 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77861 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77860 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77859 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77858 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77857 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77856 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77855 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77854 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77853 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77852 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77851 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77850 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77849 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77848 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77847 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77846 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77845 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77844 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77843 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77842 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77841 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77840 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77839 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77838 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77837 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77836 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77835 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77834 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77833 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77832 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77831 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77830 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77829 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77828 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77827 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77826 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77825 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77824 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77823 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77822 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77821 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77820 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77819 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77818 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77817 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77816 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77815 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77814 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77813 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77812 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77811 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77810 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77809 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$77807$auto$blifparse.cc:362:parse_blif$77808 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
[#visit=536, #solve=0, #remove=0, time=0.09 sec.]

8.248. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.249. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 536 unused cells and 536 unused wires.
<suppressed ~537 debug messages>

8.250. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 3

8.251. Executing ABC pass (technology mapping using ABC).

8.251.1. Summary of detected clock domains:
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  96 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }
  10421 cells in clk=\ppd_commutator.r_done, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

8.251.2. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_done, asynchronously reset by !\i_rst_an
Extracted 10367 gates and 12038 wires to a netlist network with 1671 inputs and 346 outputs (dfl=2).

8.251.2.1. Executing ABC.
[Time = 2.45 sec.]

8.251.3. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 96 gates and 97 wires to a netlist network with 1 inputs and 32 outputs (dfl=2).

8.251.3.1. Executing ABC.
[Time = 0.09 sec.]

8.251.4. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo14, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.4.1. Executing ABC.
[Time = 0.08 sec.]

8.251.5. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo15, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.5.1. Executing ABC.
[Time = 0.08 sec.]

8.251.6. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo13, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.6.1. Executing ABC.
[Time = 0.08 sec.]

8.251.7. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo12, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.7.1. Executing ABC.
[Time = 0.08 sec.]

8.251.8. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo11, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.8.1. Executing ABC.
[Time = 0.08 sec.]

8.251.9. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo10, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.9.1. Executing ABC.
[Time = 0.08 sec.]

8.251.10. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo09, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.10.1. Executing ABC.
[Time = 0.08 sec.]

8.251.11. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo08, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.11.1. Executing ABC.
[Time = 0.08 sec.]

8.251.12. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo07, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.12.1. Executing ABC.
[Time = 0.09 sec.]

8.251.13. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo06, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.13.1. Executing ABC.
[Time = 0.08 sec.]

8.251.14. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo05, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.14.1. Executing ABC.
[Time = 0.07 sec.]

8.251.15. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo04, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.15.1. Executing ABC.
[Time = 0.08 sec.]

8.251.16. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo03, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.16.1. Executing ABC.
[Time = 0.08 sec.]

8.251.17. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo02, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.17.1. Executing ABC.
[Time = 0.08 sec.]

8.251.18. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo01, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.18.1. Executing ABC.
[Time = 0.08 sec.]

8.251.19. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo31, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.19.1. Executing ABC.
[Time = 0.08 sec.]

8.251.20. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo16, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.20.1. Executing ABC.
[Time = 0.08 sec.]

8.251.21. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo17, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.21.1. Executing ABC.
[Time = 0.08 sec.]

8.251.22. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo18, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.22.1. Executing ABC.
[Time = 0.08 sec.]

8.251.23. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo19, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.23.1. Executing ABC.
[Time = 0.08 sec.]

8.251.24. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo20, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.24.1. Executing ABC.
[Time = 0.08 sec.]

8.251.25. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo21, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.25.1. Executing ABC.
[Time = 0.08 sec.]

8.251.26. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo22, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.26.1. Executing ABC.
[Time = 0.08 sec.]

8.251.27. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo23, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.27.1. Executing ABC.
[Time = 0.08 sec.]

8.251.28. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo24, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.28.1. Executing ABC.
[Time = 0.08 sec.]

8.251.29. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo25, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.29.1. Executing ABC.
[Time = 0.08 sec.]

8.251.30. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo26, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.30.1. Executing ABC.
[Time = 0.08 sec.]

8.251.31. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo27, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.31.1. Executing ABC.
[Time = 0.08 sec.]

8.251.32. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo28, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.32.1. Executing ABC.
[Time = 0.08 sec.]

8.251.33. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo29, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.33.1. Executing ABC.
[Time = 0.08 sec.]

8.251.34. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$100969$lo30, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.251.34.1. Executing ABC.
[Time = 0.08 sec.]

8.252. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.14 sec.]

8.253. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.254. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 13818 unused wires.
<suppressed ~1 debug messages>

8.255. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.10 sec.]

8.256. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.257. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.258. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91323 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91322 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91321 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91320 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91319 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91318 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91317 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91316 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91315 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91314 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91313 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91312 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91311 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91310 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91309 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91308 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91307 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91306 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91305 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91304 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91303 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91302 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91301 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91300 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91299 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91298 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91297 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91296 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91295 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91294 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91293 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91292 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91291 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91290 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91289 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91288 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91287 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91286 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91285 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91284 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91283 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91282 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91281 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91280 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91279 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91278 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91277 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91276 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91275 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91274 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91273 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91272 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91271 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91270 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91269 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91268 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91267 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91266 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91265 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91264 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91263 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91262 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91261 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91260 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91259 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91258 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91257 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91256 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91255 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91254 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91253 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91252 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91251 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91250 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91249 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91248 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91247 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91246 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91245 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91244 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91243 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91242 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91241 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91240 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91239 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91238 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91237 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91236 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91235 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91234 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91233 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91232 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91231 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91230 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91229 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91228 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91227 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91226 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91225 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91224 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91223 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91222 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91221 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91220 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91219 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91218 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91217 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91216 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91215 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91214 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91213 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91212 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91211 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91210 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91209 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91208 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91207 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91206 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91205 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91204 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91203 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91202 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91201 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91200 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91199 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91198 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91197 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91196 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91195 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91194 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91193 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91192 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91191 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91190 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91189 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91188 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91187 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91186 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91185 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91184 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91183 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91182 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91181 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91180 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91179 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91178 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91177 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91176 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91175 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91174 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91173 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91172 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91171 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91170 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91169 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91168 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91167 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91166 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91165 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91164 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91163 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91162 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91161 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91160 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91159 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91158 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91157 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91156 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91155 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91154 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91153 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91152 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91151 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91150 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91149 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91148 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91147 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91146 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91145 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91144 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91143 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91142 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91141 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91140 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91139 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91138 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91137 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91136 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91135 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91134 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91133 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91132 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91131 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91130 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91129 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91128 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91127 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91126 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91125 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91124 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91123 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91122 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91121 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91120 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91119 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91118 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91117 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91116 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91115 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91114 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91113 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91112 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91111 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91110 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91109 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91108 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91107 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91106 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91105 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91104 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91103 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91102 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91101 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91100 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91099 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91098 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91097 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91096 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91095 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91094 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91093 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91092 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91091 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91090 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91089 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91088 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91087 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91086 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91085 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91084 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91083 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91082 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91081 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91080 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91079 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91078 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91077 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91076 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91075 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91074 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91073 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91072 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91071 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91070 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91069 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91068 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91067 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91066 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91065 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91064 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91063 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91062 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91061 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91060 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91059 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91058 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91057 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91056 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91055 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91054 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91053 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91052 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91051 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91050 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91049 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91048 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91047 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91046 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91045 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91044 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91043 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91042 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91041 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91040 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91039 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91038 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91037 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91036 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91035 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91034 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91033 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91032 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91031 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91030 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91029 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91028 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91027 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91026 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91025 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91024 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91023 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91022 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91021 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91020 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91019 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91018 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91017 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91016 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91015 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91014 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91013 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91012 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91011 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91010 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91009 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91008 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91007 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$91005$auto$blifparse.cc:362:parse_blif$91006 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$101850$auto$blifparse.cc:362:parse_blif$101856 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101850$auto$blifparse.cc:362:parse_blif$101855 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101850$auto$blifparse.cc:362:parse_blif$101854 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101850$auto$blifparse.cc:362:parse_blif$101853 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101850$auto$blifparse.cc:362:parse_blif$101852 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101850$auto$blifparse.cc:362:parse_blif$101851 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101825$auto$blifparse.cc:362:parse_blif$101831 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101825$auto$blifparse.cc:362:parse_blif$101830 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101825$auto$blifparse.cc:362:parse_blif$101829 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101825$auto$blifparse.cc:362:parse_blif$101828 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101825$auto$blifparse.cc:362:parse_blif$101827 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101825$auto$blifparse.cc:362:parse_blif$101826 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101800$auto$blifparse.cc:362:parse_blif$101806 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101800$auto$blifparse.cc:362:parse_blif$101805 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101800$auto$blifparse.cc:362:parse_blif$101804 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101800$auto$blifparse.cc:362:parse_blif$101803 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101800$auto$blifparse.cc:362:parse_blif$101802 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101800$auto$blifparse.cc:362:parse_blif$101801 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101775$auto$blifparse.cc:362:parse_blif$101781 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101775$auto$blifparse.cc:362:parse_blif$101780 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101775$auto$blifparse.cc:362:parse_blif$101779 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101775$auto$blifparse.cc:362:parse_blif$101778 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101775$auto$blifparse.cc:362:parse_blif$101777 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101775$auto$blifparse.cc:362:parse_blif$101776 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101750$auto$blifparse.cc:362:parse_blif$101756 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101750$auto$blifparse.cc:362:parse_blif$101755 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101750$auto$blifparse.cc:362:parse_blif$101754 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101750$auto$blifparse.cc:362:parse_blif$101753 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101750$auto$blifparse.cc:362:parse_blif$101752 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101750$auto$blifparse.cc:362:parse_blif$101751 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101725$auto$blifparse.cc:362:parse_blif$101731 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101725$auto$blifparse.cc:362:parse_blif$101730 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101725$auto$blifparse.cc:362:parse_blif$101729 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101725$auto$blifparse.cc:362:parse_blif$101728 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101725$auto$blifparse.cc:362:parse_blif$101727 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101725$auto$blifparse.cc:362:parse_blif$101726 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101700$auto$blifparse.cc:362:parse_blif$101706 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101700$auto$blifparse.cc:362:parse_blif$101705 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101700$auto$blifparse.cc:362:parse_blif$101704 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101700$auto$blifparse.cc:362:parse_blif$101703 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101700$auto$blifparse.cc:362:parse_blif$101702 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101700$auto$blifparse.cc:362:parse_blif$101701 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101675$auto$blifparse.cc:362:parse_blif$101681 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101675$auto$blifparse.cc:362:parse_blif$101680 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101675$auto$blifparse.cc:362:parse_blif$101679 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101675$auto$blifparse.cc:362:parse_blif$101678 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101675$auto$blifparse.cc:362:parse_blif$101677 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101675$auto$blifparse.cc:362:parse_blif$101676 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101650$auto$blifparse.cc:362:parse_blif$101656 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101650$auto$blifparse.cc:362:parse_blif$101655 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101650$auto$blifparse.cc:362:parse_blif$101654 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101650$auto$blifparse.cc:362:parse_blif$101653 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101650$auto$blifparse.cc:362:parse_blif$101652 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101650$auto$blifparse.cc:362:parse_blif$101651 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101625$auto$blifparse.cc:362:parse_blif$101631 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101625$auto$blifparse.cc:362:parse_blif$101630 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101625$auto$blifparse.cc:362:parse_blif$101629 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101625$auto$blifparse.cc:362:parse_blif$101628 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101625$auto$blifparse.cc:362:parse_blif$101627 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101625$auto$blifparse.cc:362:parse_blif$101626 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101600$auto$blifparse.cc:362:parse_blif$101606 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101600$auto$blifparse.cc:362:parse_blif$101605 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101600$auto$blifparse.cc:362:parse_blif$101604 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101600$auto$blifparse.cc:362:parse_blif$101603 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101600$auto$blifparse.cc:362:parse_blif$101602 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101600$auto$blifparse.cc:362:parse_blif$101601 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101575$auto$blifparse.cc:362:parse_blif$101581 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101575$auto$blifparse.cc:362:parse_blif$101580 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101575$auto$blifparse.cc:362:parse_blif$101579 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101575$auto$blifparse.cc:362:parse_blif$101578 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101575$auto$blifparse.cc:362:parse_blif$101577 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101575$auto$blifparse.cc:362:parse_blif$101576 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101550$auto$blifparse.cc:362:parse_blif$101556 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101550$auto$blifparse.cc:362:parse_blif$101555 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101550$auto$blifparse.cc:362:parse_blif$101554 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101550$auto$blifparse.cc:362:parse_blif$101553 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101550$auto$blifparse.cc:362:parse_blif$101552 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101550$auto$blifparse.cc:362:parse_blif$101551 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101525$auto$blifparse.cc:362:parse_blif$101531 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101525$auto$blifparse.cc:362:parse_blif$101530 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101525$auto$blifparse.cc:362:parse_blif$101529 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101525$auto$blifparse.cc:362:parse_blif$101528 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101525$auto$blifparse.cc:362:parse_blif$101527 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101525$auto$blifparse.cc:362:parse_blif$101526 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101500$auto$blifparse.cc:362:parse_blif$101506 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101500$auto$blifparse.cc:362:parse_blif$101505 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101500$auto$blifparse.cc:362:parse_blif$101504 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101500$auto$blifparse.cc:362:parse_blif$101503 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101500$auto$blifparse.cc:362:parse_blif$101502 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101500$auto$blifparse.cc:362:parse_blif$101501 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101475$auto$blifparse.cc:362:parse_blif$101481 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101475$auto$blifparse.cc:362:parse_blif$101480 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101475$auto$blifparse.cc:362:parse_blif$101479 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101475$auto$blifparse.cc:362:parse_blif$101478 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101475$auto$blifparse.cc:362:parse_blif$101477 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101475$auto$blifparse.cc:362:parse_blif$101476 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101450$auto$blifparse.cc:362:parse_blif$101456 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101450$auto$blifparse.cc:362:parse_blif$101455 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101450$auto$blifparse.cc:362:parse_blif$101454 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101450$auto$blifparse.cc:362:parse_blif$101453 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101450$auto$blifparse.cc:362:parse_blif$101452 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101450$auto$blifparse.cc:362:parse_blif$101451 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101425$auto$blifparse.cc:362:parse_blif$101431 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101425$auto$blifparse.cc:362:parse_blif$101430 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101425$auto$blifparse.cc:362:parse_blif$101429 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101425$auto$blifparse.cc:362:parse_blif$101428 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101425$auto$blifparse.cc:362:parse_blif$101427 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101425$auto$blifparse.cc:362:parse_blif$101426 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101400$auto$blifparse.cc:362:parse_blif$101406 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101400$auto$blifparse.cc:362:parse_blif$101405 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101400$auto$blifparse.cc:362:parse_blif$101404 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101400$auto$blifparse.cc:362:parse_blif$101403 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101400$auto$blifparse.cc:362:parse_blif$101402 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101400$auto$blifparse.cc:362:parse_blif$101401 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101375$auto$blifparse.cc:362:parse_blif$101381 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101375$auto$blifparse.cc:362:parse_blif$101380 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101375$auto$blifparse.cc:362:parse_blif$101379 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101375$auto$blifparse.cc:362:parse_blif$101378 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101375$auto$blifparse.cc:362:parse_blif$101377 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101375$auto$blifparse.cc:362:parse_blif$101376 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101350$auto$blifparse.cc:362:parse_blif$101356 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101350$auto$blifparse.cc:362:parse_blif$101355 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101350$auto$blifparse.cc:362:parse_blif$101354 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101350$auto$blifparse.cc:362:parse_blif$101353 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101350$auto$blifparse.cc:362:parse_blif$101352 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101350$auto$blifparse.cc:362:parse_blif$101351 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101325$auto$blifparse.cc:362:parse_blif$101331 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101325$auto$blifparse.cc:362:parse_blif$101330 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101325$auto$blifparse.cc:362:parse_blif$101329 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101325$auto$blifparse.cc:362:parse_blif$101328 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101325$auto$blifparse.cc:362:parse_blif$101327 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101325$auto$blifparse.cc:362:parse_blif$101326 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101300$auto$blifparse.cc:362:parse_blif$101306 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101300$auto$blifparse.cc:362:parse_blif$101305 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101300$auto$blifparse.cc:362:parse_blif$101304 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101300$auto$blifparse.cc:362:parse_blif$101303 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101300$auto$blifparse.cc:362:parse_blif$101302 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101300$auto$blifparse.cc:362:parse_blif$101301 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101275$auto$blifparse.cc:362:parse_blif$101281 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101275$auto$blifparse.cc:362:parse_blif$101280 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101275$auto$blifparse.cc:362:parse_blif$101279 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101275$auto$blifparse.cc:362:parse_blif$101278 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101275$auto$blifparse.cc:362:parse_blif$101277 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101275$auto$blifparse.cc:362:parse_blif$101276 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101250$auto$blifparse.cc:362:parse_blif$101256 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101250$auto$blifparse.cc:362:parse_blif$101255 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101250$auto$blifparse.cc:362:parse_blif$101254 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101250$auto$blifparse.cc:362:parse_blif$101253 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101250$auto$blifparse.cc:362:parse_blif$101252 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101250$auto$blifparse.cc:362:parse_blif$101251 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101225$auto$blifparse.cc:362:parse_blif$101231 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101225$auto$blifparse.cc:362:parse_blif$101230 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101225$auto$blifparse.cc:362:parse_blif$101229 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101225$auto$blifparse.cc:362:parse_blif$101228 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101225$auto$blifparse.cc:362:parse_blif$101227 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101225$auto$blifparse.cc:362:parse_blif$101226 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101200$auto$blifparse.cc:362:parse_blif$101206 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101200$auto$blifparse.cc:362:parse_blif$101205 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101200$auto$blifparse.cc:362:parse_blif$101204 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101200$auto$blifparse.cc:362:parse_blif$101203 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101200$auto$blifparse.cc:362:parse_blif$101202 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101200$auto$blifparse.cc:362:parse_blif$101201 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101175$auto$blifparse.cc:362:parse_blif$101181 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101175$auto$blifparse.cc:362:parse_blif$101180 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101175$auto$blifparse.cc:362:parse_blif$101179 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101175$auto$blifparse.cc:362:parse_blif$101178 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101175$auto$blifparse.cc:362:parse_blif$101177 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101175$auto$blifparse.cc:362:parse_blif$101176 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101150$auto$blifparse.cc:362:parse_blif$101156 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101150$auto$blifparse.cc:362:parse_blif$101155 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101150$auto$blifparse.cc:362:parse_blif$101154 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101150$auto$blifparse.cc:362:parse_blif$101153 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101150$auto$blifparse.cc:362:parse_blif$101152 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101150$auto$blifparse.cc:362:parse_blif$101151 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101125$auto$blifparse.cc:362:parse_blif$101131 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101125$auto$blifparse.cc:362:parse_blif$101130 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101125$auto$blifparse.cc:362:parse_blif$101129 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101125$auto$blifparse.cc:362:parse_blif$101128 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101125$auto$blifparse.cc:362:parse_blif$101127 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101125$auto$blifparse.cc:362:parse_blif$101126 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$101100$auto$blifparse.cc:362:parse_blif$101106 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$101100$auto$blifparse.cc:362:parse_blif$101105 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$101100$auto$blifparse.cc:362:parse_blif$101104 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$101100$auto$blifparse.cc:362:parse_blif$101103 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$101100$auto$blifparse.cc:362:parse_blif$101102 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$101100$auto$blifparse.cc:362:parse_blif$101101 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$101000 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100999 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100998 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100997 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100996 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100995 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100994 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100993 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100992 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100991 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100990 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100989 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100988 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100987 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100986 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100985 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100984 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100983 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100982 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100981 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100980 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100979 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100978 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100977 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100976 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100975 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100974 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100973 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100972 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100971 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$100969$auto$blifparse.cc:362:parse_blif$100970 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.r_done).
[#visit=536, #solve=0, #remove=0, time=0.10 sec.]

8.259. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.260. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 535 unused cells and 535 unused wires.
<suppressed ~536 debug messages>

8.261. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

ABC-DFF iteration : 4

8.262. Executing ABC pass (technology mapping using ABC).

8.262.1. Summary of detected clock domains:
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  18 cells in clk=\ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, en={ }, arst=!\i_rst_an, srst={ }
  98 cells in clk=\i_clk, en={ }, arst=!\i_rst_an, srst={ }
  9513 cells in clk=\ppd_commutator.r_done, en={ }, arst=!\i_rst_an, srst={ }

  #logic partitions = 33

8.262.2. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \ppd_commutator.r_done, asynchronously reset by !\i_rst_an
Extracted 9459 gates and 11130 wires to a netlist network with 1671 inputs and 346 outputs (dfl=2).

8.262.2.1. Executing ABC.
[Time = 2.38 sec.]

8.262.3. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \i_clk, asynchronously reset by !\i_rst_an
Extracted 98 gates and 99 wires to a netlist network with 1 inputs and 32 outputs (dfl=2).

8.262.3.1. Executing ABC.
[Time = 0.64 sec.]

8.262.4. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo14, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.4.1. Executing ABC.
[Time = 0.15 sec.]

8.262.5. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo15, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.5.1. Executing ABC.
[Time = 0.16 sec.]

8.262.6. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo13, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.6.1. Executing ABC.
[Time = 0.15 sec.]

8.262.7. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo12, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.7.1. Executing ABC.
[Time = 0.14 sec.]

8.262.8. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo11, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.8.1. Executing ABC.
[Time = 0.17 sec.]

8.262.9. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo10, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.9.1. Executing ABC.
[Time = 0.13 sec.]

8.262.10. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo09, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.10.1. Executing ABC.
[Time = 0.16 sec.]

8.262.11. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo08, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.11.1. Executing ABC.
[Time = 0.08 sec.]

8.262.12. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo07, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.12.1. Executing ABC.
[Time = 0.08 sec.]

8.262.13. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo06, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.13.1. Executing ABC.
[Time = 0.08 sec.]

8.262.14. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo05, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.14.1. Executing ABC.
[Time = 0.07 sec.]

8.262.15. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo04, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.15.1. Executing ABC.
[Time = 0.08 sec.]

8.262.16. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo03, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.16.1. Executing ABC.
[Time = 0.08 sec.]

8.262.17. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo02, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.17.1. Executing ABC.
[Time = 0.08 sec.]

8.262.18. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo01, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.18.1. Executing ABC.
[Time = 0.08 sec.]

8.262.19. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo31, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.19.1. Executing ABC.
[Time = 0.08 sec.]

8.262.20. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo16, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.20.1. Executing ABC.
[Time = 0.08 sec.]

8.262.21. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo17, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.21.1. Executing ABC.
[Time = 0.08 sec.]

8.262.22. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo18, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.22.1. Executing ABC.
[Time = 0.08 sec.]

8.262.23. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo19, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.23.1. Executing ABC.
[Time = 0.08 sec.]

8.262.24. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo20, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.24.1. Executing ABC.
[Time = 0.11 sec.]

8.262.25. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo21, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.25.1. Executing ABC.
[Time = 0.11 sec.]

8.262.26. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo22, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.26.1. Executing ABC.
[Time = 0.11 sec.]

8.262.27. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo23, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.27.1. Executing ABC.
[Time = 0.11 sec.]

8.262.28. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo24, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.28.1. Executing ABC.
[Time = 0.07 sec.]

8.262.29. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo25, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.29.1. Executing ABC.
[Time = 0.08 sec.]

8.262.30. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo26, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.30.1. Executing ABC.
[Time = 0.11 sec.]

8.262.31. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo27, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.31.1. Executing ABC.
[Time = 0.08 sec.]

8.262.32. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo28, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.32.1. Executing ABC.
[Time = 0.11 sec.]

8.262.33. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo29, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.33.1. Executing ABC.
[Time = 0.08 sec.]

8.262.34. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: $abc$113450$lo30, asynchronously reset by !\i_rst_an
Extracted 18 gates and 31 wires to a netlist network with 13 inputs and 12 outputs (dfl=2).

8.262.34.1. Executing ABC.
[Time = 0.08 sec.]

8.263. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.10 sec.]

8.264. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.265. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 12912 unused wires.
<suppressed ~1 debug messages>

8.266. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.08 sec.]

8.267. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.268. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.269. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$114331$auto$blifparse.cc:362:parse_blif$114337 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114331$auto$blifparse.cc:362:parse_blif$114336 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114331$auto$blifparse.cc:362:parse_blif$114335 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114331$auto$blifparse.cc:362:parse_blif$114334 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114331$auto$blifparse.cc:362:parse_blif$114333 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114331$auto$blifparse.cc:362:parse_blif$114332 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114306$auto$blifparse.cc:362:parse_blif$114312 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114306$auto$blifparse.cc:362:parse_blif$114311 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114306$auto$blifparse.cc:362:parse_blif$114310 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114306$auto$blifparse.cc:362:parse_blif$114309 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114306$auto$blifparse.cc:362:parse_blif$114308 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114306$auto$blifparse.cc:362:parse_blif$114307 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114281$auto$blifparse.cc:362:parse_blif$114287 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114281$auto$blifparse.cc:362:parse_blif$114286 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114281$auto$blifparse.cc:362:parse_blif$114285 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114281$auto$blifparse.cc:362:parse_blif$114284 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114281$auto$blifparse.cc:362:parse_blif$114283 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114281$auto$blifparse.cc:362:parse_blif$114282 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114256$auto$blifparse.cc:362:parse_blif$114262 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114256$auto$blifparse.cc:362:parse_blif$114261 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114256$auto$blifparse.cc:362:parse_blif$114260 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114256$auto$blifparse.cc:362:parse_blif$114259 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114256$auto$blifparse.cc:362:parse_blif$114258 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114256$auto$blifparse.cc:362:parse_blif$114257 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114231$auto$blifparse.cc:362:parse_blif$114237 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114231$auto$blifparse.cc:362:parse_blif$114236 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114231$auto$blifparse.cc:362:parse_blif$114235 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114231$auto$blifparse.cc:362:parse_blif$114234 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114231$auto$blifparse.cc:362:parse_blif$114233 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114231$auto$blifparse.cc:362:parse_blif$114232 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114206$auto$blifparse.cc:362:parse_blif$114212 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114206$auto$blifparse.cc:362:parse_blif$114211 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114206$auto$blifparse.cc:362:parse_blif$114210 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114206$auto$blifparse.cc:362:parse_blif$114209 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114206$auto$blifparse.cc:362:parse_blif$114208 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114206$auto$blifparse.cc:362:parse_blif$114207 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114181$auto$blifparse.cc:362:parse_blif$114187 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114181$auto$blifparse.cc:362:parse_blif$114186 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114181$auto$blifparse.cc:362:parse_blif$114185 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114181$auto$blifparse.cc:362:parse_blif$114184 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114181$auto$blifparse.cc:362:parse_blif$114183 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114181$auto$blifparse.cc:362:parse_blif$114182 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114156$auto$blifparse.cc:362:parse_blif$114162 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114156$auto$blifparse.cc:362:parse_blif$114161 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114156$auto$blifparse.cc:362:parse_blif$114160 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114156$auto$blifparse.cc:362:parse_blif$114159 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114156$auto$blifparse.cc:362:parse_blif$114158 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114156$auto$blifparse.cc:362:parse_blif$114157 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114131$auto$blifparse.cc:362:parse_blif$114137 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114131$auto$blifparse.cc:362:parse_blif$114136 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114131$auto$blifparse.cc:362:parse_blif$114135 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114131$auto$blifparse.cc:362:parse_blif$114134 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114131$auto$blifparse.cc:362:parse_blif$114133 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114131$auto$blifparse.cc:362:parse_blif$114132 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114106$auto$blifparse.cc:362:parse_blif$114112 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114106$auto$blifparse.cc:362:parse_blif$114111 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114106$auto$blifparse.cc:362:parse_blif$114110 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114106$auto$blifparse.cc:362:parse_blif$114109 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114106$auto$blifparse.cc:362:parse_blif$114108 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114106$auto$blifparse.cc:362:parse_blif$114107 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114081$auto$blifparse.cc:362:parse_blif$114087 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114081$auto$blifparse.cc:362:parse_blif$114086 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114081$auto$blifparse.cc:362:parse_blif$114085 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114081$auto$blifparse.cc:362:parse_blif$114084 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114081$auto$blifparse.cc:362:parse_blif$114083 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114081$auto$blifparse.cc:362:parse_blif$114082 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114056$auto$blifparse.cc:362:parse_blif$114062 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114056$auto$blifparse.cc:362:parse_blif$114061 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114056$auto$blifparse.cc:362:parse_blif$114060 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114056$auto$blifparse.cc:362:parse_blif$114059 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114056$auto$blifparse.cc:362:parse_blif$114058 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114056$auto$blifparse.cc:362:parse_blif$114057 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114031$auto$blifparse.cc:362:parse_blif$114037 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114031$auto$blifparse.cc:362:parse_blif$114036 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114031$auto$blifparse.cc:362:parse_blif$114035 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114031$auto$blifparse.cc:362:parse_blif$114034 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114031$auto$blifparse.cc:362:parse_blif$114033 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114031$auto$blifparse.cc:362:parse_blif$114032 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$114006$auto$blifparse.cc:362:parse_blif$114012 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$114006$auto$blifparse.cc:362:parse_blif$114011 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$114006$auto$blifparse.cc:362:parse_blif$114010 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$114006$auto$blifparse.cc:362:parse_blif$114009 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$114006$auto$blifparse.cc:362:parse_blif$114008 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$114006$auto$blifparse.cc:362:parse_blif$114007 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113981$auto$blifparse.cc:362:parse_blif$113987 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113981$auto$blifparse.cc:362:parse_blif$113986 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113981$auto$blifparse.cc:362:parse_blif$113985 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113981$auto$blifparse.cc:362:parse_blif$113984 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113981$auto$blifparse.cc:362:parse_blif$113983 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113981$auto$blifparse.cc:362:parse_blif$113982 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113956$auto$blifparse.cc:362:parse_blif$113962 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113956$auto$blifparse.cc:362:parse_blif$113961 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113956$auto$blifparse.cc:362:parse_blif$113960 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113956$auto$blifparse.cc:362:parse_blif$113959 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113956$auto$blifparse.cc:362:parse_blif$113958 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113956$auto$blifparse.cc:362:parse_blif$113957 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113931$auto$blifparse.cc:362:parse_blif$113937 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113931$auto$blifparse.cc:362:parse_blif$113936 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113931$auto$blifparse.cc:362:parse_blif$113935 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113931$auto$blifparse.cc:362:parse_blif$113934 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113931$auto$blifparse.cc:362:parse_blif$113933 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113931$auto$blifparse.cc:362:parse_blif$113932 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113906$auto$blifparse.cc:362:parse_blif$113912 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113906$auto$blifparse.cc:362:parse_blif$113911 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113906$auto$blifparse.cc:362:parse_blif$113910 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113906$auto$blifparse.cc:362:parse_blif$113909 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113906$auto$blifparse.cc:362:parse_blif$113908 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113906$auto$blifparse.cc:362:parse_blif$113907 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113881$auto$blifparse.cc:362:parse_blif$113887 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113881$auto$blifparse.cc:362:parse_blif$113886 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113881$auto$blifparse.cc:362:parse_blif$113885 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113881$auto$blifparse.cc:362:parse_blif$113884 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113881$auto$blifparse.cc:362:parse_blif$113883 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113881$auto$blifparse.cc:362:parse_blif$113882 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113856$auto$blifparse.cc:362:parse_blif$113862 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113856$auto$blifparse.cc:362:parse_blif$113861 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113856$auto$blifparse.cc:362:parse_blif$113860 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113856$auto$blifparse.cc:362:parse_blif$113859 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113856$auto$blifparse.cc:362:parse_blif$113858 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113856$auto$blifparse.cc:362:parse_blif$113857 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113831$auto$blifparse.cc:362:parse_blif$113837 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113831$auto$blifparse.cc:362:parse_blif$113836 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113831$auto$blifparse.cc:362:parse_blif$113835 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113831$auto$blifparse.cc:362:parse_blif$113834 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113831$auto$blifparse.cc:362:parse_blif$113833 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113831$auto$blifparse.cc:362:parse_blif$113832 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113806$auto$blifparse.cc:362:parse_blif$113812 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113806$auto$blifparse.cc:362:parse_blif$113811 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113806$auto$blifparse.cc:362:parse_blif$113810 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113806$auto$blifparse.cc:362:parse_blif$113809 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113806$auto$blifparse.cc:362:parse_blif$113808 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113806$auto$blifparse.cc:362:parse_blif$113807 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113781$auto$blifparse.cc:362:parse_blif$113787 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113781$auto$blifparse.cc:362:parse_blif$113786 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113781$auto$blifparse.cc:362:parse_blif$113785 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113781$auto$blifparse.cc:362:parse_blif$113784 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113781$auto$blifparse.cc:362:parse_blif$113783 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113781$auto$blifparse.cc:362:parse_blif$113782 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113756$auto$blifparse.cc:362:parse_blif$113762 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113756$auto$blifparse.cc:362:parse_blif$113761 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113756$auto$blifparse.cc:362:parse_blif$113760 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113756$auto$blifparse.cc:362:parse_blif$113759 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113756$auto$blifparse.cc:362:parse_blif$113758 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113756$auto$blifparse.cc:362:parse_blif$113757 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113731$auto$blifparse.cc:362:parse_blif$113737 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113731$auto$blifparse.cc:362:parse_blif$113736 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113731$auto$blifparse.cc:362:parse_blif$113735 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113731$auto$blifparse.cc:362:parse_blif$113734 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113731$auto$blifparse.cc:362:parse_blif$113733 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113731$auto$blifparse.cc:362:parse_blif$113732 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113706$auto$blifparse.cc:362:parse_blif$113712 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113706$auto$blifparse.cc:362:parse_blif$113711 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113706$auto$blifparse.cc:362:parse_blif$113710 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113706$auto$blifparse.cc:362:parse_blif$113709 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113706$auto$blifparse.cc:362:parse_blif$113708 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113706$auto$blifparse.cc:362:parse_blif$113707 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113681$auto$blifparse.cc:362:parse_blif$113687 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113681$auto$blifparse.cc:362:parse_blif$113686 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113681$auto$blifparse.cc:362:parse_blif$113685 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113681$auto$blifparse.cc:362:parse_blif$113684 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113681$auto$blifparse.cc:362:parse_blif$113683 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113681$auto$blifparse.cc:362:parse_blif$113682 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113656$auto$blifparse.cc:362:parse_blif$113662 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113656$auto$blifparse.cc:362:parse_blif$113661 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113656$auto$blifparse.cc:362:parse_blif$113660 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113656$auto$blifparse.cc:362:parse_blif$113659 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113656$auto$blifparse.cc:362:parse_blif$113658 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113656$auto$blifparse.cc:362:parse_blif$113657 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113631$auto$blifparse.cc:362:parse_blif$113637 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113631$auto$blifparse.cc:362:parse_blif$113636 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113631$auto$blifparse.cc:362:parse_blif$113635 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113631$auto$blifparse.cc:362:parse_blif$113634 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113631$auto$blifparse.cc:362:parse_blif$113633 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113631$auto$blifparse.cc:362:parse_blif$113632 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113606$auto$blifparse.cc:362:parse_blif$113612 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113606$auto$blifparse.cc:362:parse_blif$113611 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113606$auto$blifparse.cc:362:parse_blif$113610 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113606$auto$blifparse.cc:362:parse_blif$113609 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113606$auto$blifparse.cc:362:parse_blif$113608 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113606$auto$blifparse.cc:362:parse_blif$113607 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113581$auto$blifparse.cc:362:parse_blif$113587 ($_DFF_PN0_) from module filt_ppd (D = \i_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0]).
Adding EN signal on $abc$113581$auto$blifparse.cc:362:parse_blif$113586 ($_DFF_PN0_) from module filt_ppd (D = \i_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1]).
Adding EN signal on $abc$113581$auto$blifparse.cc:362:parse_blif$113585 ($_DFF_PN0_) from module filt_ppd (D = \i_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2]).
Adding EN signal on $abc$113581$auto$blifparse.cc:362:parse_blif$113584 ($_DFF_PN0_) from module filt_ppd (D = \i_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3]).
Adding EN signal on $abc$113581$auto$blifparse.cc:362:parse_blif$113583 ($_DFF_PN0_) from module filt_ppd (D = \i_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4]).
Adding EN signal on $abc$113581$auto$blifparse.cc:362:parse_blif$113582 ($_DFF_PN0_) from module filt_ppd (D = \i_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5]).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113481 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113480 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113479 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113478 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113477 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113476 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113475 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113474 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113473 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113472 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113471 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113470 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113469 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113468 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113467 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113466 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113465 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113464 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113463 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113462 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113461 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113460 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113459 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113458 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113457 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113456 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113455 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113454 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113453 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113452 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk).
Adding EN signal on $abc$113450$auto$blifparse.cc:362:parse_blif$113451 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk, Q = \ppd_commutator.r_done).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103798 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103797 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103796 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103795 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103794 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103793 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[0].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103792 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103791 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103790 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103789 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103788 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103787 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103786 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103785 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103784 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103783 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103782 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103781 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103780 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103779 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103778 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103777 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103776 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103775 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103774 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103773 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103772 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103771 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103770 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103769 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103768 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103767 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103766 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103765 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103764 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103763 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103762 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103761 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103760 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103759 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103758 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103757 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103756 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103755 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103754 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103753 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103752 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103751 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103750 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103749 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103748 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103747 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103746 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103745 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103744 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103743 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103742 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103741 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103740 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103739 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103738 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103737 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103736 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103735 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103734 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103733 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103732 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103731 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103730 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103729 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103728 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103727 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[1].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103726 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103725 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103724 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103723 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103722 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103721 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103720 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103719 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103718 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103717 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103716 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103715 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103714 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103713 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103712 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103711 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103710 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103709 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103708 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103707 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103706 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103705 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103704 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103703 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103702 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103701 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103700 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103699 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103698 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103697 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103696 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103695 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103694 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103693 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103692 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103691 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103690 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103689 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103688 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103687 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103686 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103685 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103684 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103683 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103682 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103681 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103680 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103679 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103678 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103677 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103676 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103675 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103674 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103673 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103672 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103671 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103670 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103669 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103668 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103667 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103666 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103665 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103664 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103663 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103662 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103661 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[2].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103660 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103659 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103658 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103657 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103656 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103655 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103654 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103653 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103652 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103651 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103650 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103649 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[3].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103648 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103647 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103646 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103645 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103644 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103643 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[4].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103642 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103641 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103640 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103639 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103638 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103637 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[5].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103636 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103635 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103634 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103633 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103632 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103631 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[6].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103630 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103629 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103628 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103627 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103626 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103625 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[7].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103624 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103623 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103622 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103621 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103620 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103619 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[8].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103618 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [0], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103617 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [1], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103616 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [2], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103615 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [3], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103614 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [4], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103613 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.r_data [5], Q = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103612 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103611 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103610 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103609 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103608 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103607 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[10].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[10].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103606 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103605 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103604 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103603 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103602 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103601 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[11].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[11].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103600 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103599 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103598 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103597 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103596 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103595 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[12].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[12].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103594 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103593 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103592 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103591 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103590 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103589 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[13].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[13].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103588 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103587 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103586 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103585 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103584 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103583 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[14].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[14].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103582 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103581 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103580 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103579 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103578 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103577 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[15].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[15].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103576 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103575 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103574 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103573 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103572 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103571 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[16].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[16].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103570 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103569 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103568 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103567 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103566 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103565 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[17].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[17].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103564 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103563 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103562 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103561 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103560 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103559 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[18].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[18].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103558 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103557 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103556 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103555 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103554 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103553 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[19].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[19].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103552 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103551 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103550 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103549 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103548 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103547 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[20].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[20].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103546 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103545 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103544 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103543 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103542 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103541 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[21].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[21].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103540 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103539 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103538 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103537 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103536 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103535 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[22].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[22].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103534 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103533 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103532 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103531 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103530 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103529 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[23].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[23].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103528 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103527 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103526 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103525 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103524 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103523 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[24].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[24].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103522 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103521 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103520 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103519 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103518 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103517 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[25].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[25].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103516 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103515 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103514 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103513 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103512 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103511 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[26].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[26].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103510 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103509 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103508 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103507 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103506 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103505 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[27].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[27].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103504 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103503 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103502 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103501 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103500 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103499 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[28].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[28].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103498 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103497 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103496 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103495 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103494 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103493 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[29].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[29].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103492 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103491 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103490 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103489 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103488 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103487 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[30].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[30].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103486 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [0], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [0]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103485 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [1], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [1]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103484 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [2], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [2]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103483 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [3], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [3]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103482 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [4], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [4]).
Adding EN signal on $abc$103480$auto$blifparse.cc:362:parse_blif$103481 ($_DFF_PN0_) from module filt_ppd (D = \ppd_commutator.g_commutator_ccw.g_reg_comm_oup.g_ff[9].REG_COMMUTATOR_OUP_DATA.r_data [5], Q = \ppd_mul_add.g_mul_inp_df.g_mul_inp_df_loop[9].g_mul_inp_df_remain_cols.CCW_DF_ff.r_data [5]).
[#visit=536, #solve=0, #remove=0, time=0.09 sec.]

8.270. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.271. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 535 unused cells and 535 unused wires.
<suppressed ~536 debug messages>

8.272. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).
select with DFL1 synthesis (thresh_logic=0.920000, thresh_dff=0.980000)

8.273. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.
select CE keep strategy (thresh_logic=0.920000, thresh_dff=0.980000, dfl=2)

8.274. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.275. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.276. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.277. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.278. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.279. Executing OPT_SHARE pass.

8.280. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.10 sec.]

8.281. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.282. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.283. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.284. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.285. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.286. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.287. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.288. Executing OPT_SHARE pass.

8.289. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.09 sec.]

8.290. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.291. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.292. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.293. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.294. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.295. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.296. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.297. Executing OPT_SHARE pass.

8.298. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.09 sec.]

8.299. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=350, #remove=0, time=0.10 sec.]

8.300. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.301. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.302. Executing BMUXMAP pass.

8.303. Executing DEMUXMAP pass.

8.304. Executing ABC pass (technology mapping using ABC).

8.304.1. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Extracted 9042 gates and 10558 wires to a netlist network with 1516 inputs and 30 outputs (dfl=1).

8.304.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs = 1516  #Luts =  2923  Max Lvl =  17  Avg Lvl =  11.00  [   0.27 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1516  #Luts =  3065  Max Lvl =  13  Avg Lvl =   9.57  [  10.35 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1516  #Luts =  3065  Max Lvl =  13  Avg Lvl =   9.57  [  21.39 sec. at Pass 2]{map}[6]
DE:   #PIs = 1516  #Luts =  3065  Max Lvl =  13  Avg Lvl =   9.57  [  18.06 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1516  #Luts =  2941  Max Lvl =  13  Avg Lvl =   9.70  [  28.24 sec. at Pass 4]{map}[16]
DE:   #PIs = 1516  #Luts =  2919  Max Lvl =  13  Avg Lvl =   9.60  [  20.83 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1516  #Luts =  2919  Max Lvl =  13  Avg Lvl =   9.60  [  27.01 sec. at Pass 6]{map}[16]
DE:   #PIs = 1516  #Luts =  2919  Max Lvl =  13  Avg Lvl =   9.60  [  19.84 sec. at Pass 7]{postMap}[16]
DE:   #PIs = 1516  #Luts =  2919  Max Lvl =  13  Avg Lvl =   9.60  [  26.75 sec. at Pass 8]{map}[16]
DE:   #PIs = 1516  #Luts =  2895  Max Lvl =  13  Avg Lvl =   9.67  [  34.25 sec. at Pass 9]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2895  Max Lvl =  13  Avg Lvl =   9.67  [  31.22 sec. at Pass 10]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2895  Max Lvl =  13  Avg Lvl =   9.67  [  30.04 sec. at Pass 10]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2895  Max Lvl =  13  Avg Lvl =   9.67  [  25.19 sec. at Pass 11]{postMap}[16]
DE:   #PIs = 1516  #Luts =  2895  Max Lvl =  13  Avg Lvl =   9.67  [  28.18 sec. at Pass 12]{map}[16]
DE:   #PIs = 1516  #Luts =  2825  Max Lvl =  13  Avg Lvl =   9.43  [  35.98 sec. at Pass 13]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  37.79 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  33.00 sec. at Pass 14]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  21.02 sec. at Pass 15]{postMap}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  25.20 sec. at Pass 16]{map}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  23.50 sec. at Pass 17]{postMap}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  32.32 sec. at Pass 18]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  31.97 sec. at Pass 19]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  33.08 sec. at Pass 19]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2808  Max Lvl =  13  Avg Lvl =   9.47  [  26.87 sec. at Pass 20]{finalMap}[16]
DE:   
DE:   total time =  622.43 sec.
[Time = 624.68 sec.]

8.305. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.306. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.307. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.308. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.309. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.310. Executing OPT_SHARE pass.

8.311. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.04 sec.]

8.312. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 10558 unused wires.
<suppressed ~1 debug messages>

8.313. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.314. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

8.315. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.316. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.317. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.318. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.319. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.320. Executing OPT_SHARE pass.

8.321. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.04 sec.]

8.322. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.323. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.324. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.325. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.326. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.327. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.328. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.329. Executing OPT_SHARE pass.

8.330. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=0, #remove=0, time=0.04 sec.]

8.331. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=536, #solve=350, #remove=0, time=0.05 sec.]

8.332. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..

8.333. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.334. Printing statistics.

=== filt_ppd ===

   Number of wires:               3643
   Number of wire bits:          15097
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3398
     $_DFFE_PN0P_                  536
     $lut                         2808
     DSP19X2                        54

8.335. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

8.336. Executing RS_DFFSR_CONV pass.

8.337. Printing statistics.

=== filt_ppd ===

   Number of wires:               3643
   Number of wire bits:          15097
   Number of public wires:         595
   Number of public wire bits:    6923
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3398
     $_DFFE_PN0P_                  536
     $lut                         2808
     DSP19X2                        54

8.338. Executing TECHMAP pass (map to technology primitives).

8.338.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.338.2. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_PP0_'.
Generating RTLIL representation for module `\$_DLATCH_PN0_'.
Generating RTLIL representation for module `\$_DLATCH_NP0_'.
Generating RTLIL representation for module `\$_DLATCH_NN0_'.
Generating RTLIL representation for module `\$_DLATCH_PP1_'.
Generating RTLIL representation for module `\$_DLATCH_PN1_'.
Generating RTLIL representation for module `\$_DLATCH_NP1_'.
Generating RTLIL representation for module `\$_DLATCH_NN1_'.
Successfully finished Verilog frontend.

8.338.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
No more expansions possible.
<suppressed ~3464 debug messages>

8.339. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.
<suppressed ~49754 debug messages>

8.340. Executing SIMPLEMAP pass (map simple cells to gate primitives).

8.341. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.342. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
<suppressed ~88797 debug messages>
Removed a total of 29599 cells.

8.343. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.40 sec.]

8.344. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 7788 unused wires.
<suppressed ~1 debug messages>

8.345. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.
<suppressed ~611 debug messages>

8.346. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

8.347. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.348. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.349. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.350. Executing OPT_SHARE pass.

8.351. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.27 sec.]

8.352. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 61 unused wires.
<suppressed ~1 debug messages>

8.353. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.354. Executing TECHMAP pass (map to technology primitives).

8.354.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.354.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

8.355. Executing ABC pass (technology mapping using ABC).

8.355.1. Extracting gate netlist of module `\filt_ppd' to `<abc-temp-dir>/input.blif'..
Extracted 20477 gates and 21995 wires to a netlist network with 1516 inputs and 30 outputs (dfl=1).

8.355.1.1. Executing ABC.
DE:   Version : 7.6
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [   0.44 sec. at Pass 0]{firstMap}[1]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  13.63 sec. at Pass 1]{initMapFlow}[2]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  22.70 sec. at Pass 2]{map}[6]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  19.90 sec. at Pass 3]{postMap}[12]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  25.02 sec. at Pass 4]{map}[16]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  27.22 sec. at Pass 5]{postMap}[16]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  37.62 sec. at Pass 6]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  37.50 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  37.95 sec. at Pass 7]{pushMap}[16]
DE:   #PIs = 1516  #Luts =  2836  Max Lvl =  13  Avg Lvl =   9.47  [  21.90 sec. at Pass 8]{finalMap}[16]
DE:   
DE:   total time =  243.95 sec.
[Time = 248.58 sec.]

8.356. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

8.357. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.358. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \filt_ppd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.359. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \filt_ppd.
Performed a total of 0 changes.

8.360. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\filt_ppd'.
Removed a total of 0 cells.

8.361. Executing OPT_SHARE pass.

8.362. Executing OPT_DFF pass (perform DFF optimizations).
[#visit=0, #solve=0, #remove=0, time=0.08 sec.]

8.363. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 12448 unused wires.
<suppressed ~1 debug messages>

8.364. Executing OPT_EXPR pass (perform const folding).
Optimizing module filt_ppd.

RUN-OPT ITERATIONS DONE : 1

8.365. Executing HIERARCHY pass (managing design hierarchy).

8.365.1. Analyzing design hierarchy..
Top module:  \filt_ppd

8.365.2. Analyzing design hierarchy..
Top module:  \filt_ppd
Removed 0 unused modules.

8.366. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \filt_ppd..
Removed 0 unused cells and 471 unused wires.
<suppressed ~471 debug messages>

8.367. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cells_map1.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__IO_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

8.368. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Replacing existing blackbox module `\BOOT_CLOCK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:9.1-14.10.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Replacing existing blackbox module `\CARRY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:24.1-31.10.
Generating RTLIL representation for module `\CARRY'.
Replacing existing blackbox module `\CLK_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:41.1-46.10.
Generating RTLIL representation for module `\CLK_BUF'.
Replacing existing blackbox module `\DFFNRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:56.1-64.10.
Generating RTLIL representation for module `\DFFNRE'.
Replacing existing blackbox module `\DFFRE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:74.1-82.10.
Generating RTLIL representation for module `\DFFRE'.
Replacing existing blackbox module `\DSP19X2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:92.1-126.10.
Generating RTLIL representation for module `\DSP19X2'.
Replacing existing blackbox module `\DSP38' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:136.1-162.10.
Generating RTLIL representation for module `\DSP38'.
Replacing existing blackbox module `\FIFO18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:172.1-219.10.
Generating RTLIL representation for module `\FIFO18KX2'.
Replacing existing blackbox module `\FIFO36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:229.1-254.10.
Generating RTLIL representation for module `\FIFO36K'.
Replacing existing blackbox module `\I_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:264.1-274.10.
Generating RTLIL representation for module `\I_BUF'.
Replacing existing blackbox module `\I_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:284.1-296.10.
Generating RTLIL representation for module `\I_BUF_DS'.
Replacing existing blackbox module `\I_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:306.1-313.10.
Generating RTLIL representation for module `\I_DDR'.
Replacing existing blackbox module `\I_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:323.1-334.10.
Generating RTLIL representation for module `\I_DELAY'.
Replacing existing blackbox module `\I_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:344.1-362.10.
Generating RTLIL representation for module `\I_SERDES'.
Replacing existing blackbox module `\LUT1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:372.1-378.10.
Generating RTLIL representation for module `\LUT1'.
Replacing existing blackbox module `\LUT2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:388.1-394.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing blackbox module `\LUT3' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:404.1-410.10.
Generating RTLIL representation for module `\LUT3'.
Replacing existing blackbox module `\LUT4' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:420.1-426.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\LUT5' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:436.1-442.10.
Generating RTLIL representation for module `\LUT5'.
Replacing existing blackbox module `\LUT6' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:452.1-458.10.
Generating RTLIL representation for module `\LUT6'.
Replacing existing blackbox module `\O_BUF' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:468.1-480.10.
Generating RTLIL representation for module `\O_BUF'.
Replacing existing blackbox module `\O_BUFT' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:490.1-502.10.
Generating RTLIL representation for module `\O_BUFT'.
Replacing existing blackbox module `\O_BUFT_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:512.1-524.10.
Generating RTLIL representation for module `\O_BUFT_DS'.
Replacing existing blackbox module `\O_BUF_DS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:534.1-546.10.
Generating RTLIL representation for module `\O_BUF_DS'.
Replacing existing blackbox module `\O_DDR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:556.1-563.10.
Generating RTLIL representation for module `\O_DDR'.
Replacing existing blackbox module `\O_DELAY' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:573.1-584.10.
Generating RTLIL representation for module `\O_DELAY'.
Replacing existing blackbox module `\O_SERDES' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:594.1-610.10.
Generating RTLIL representation for module `\O_SERDES'.
Replacing existing blackbox module `\O_SERDES_CLK' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:620.1-629.10.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Replacing existing blackbox module `\PLL' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:639.1-654.10.
Generating RTLIL representation for module `\PLL'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_M' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:664.1-678.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AHB_S' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:688.1-705.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M0' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:715.1-754.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Replacing existing blackbox module `\SOC_FPGA_INTF_AXI_M1' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:764.1-803.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Replacing existing blackbox module `\SOC_FPGA_INTF_DMA' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:813.1-819.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Replacing existing blackbox module `\SOC_FPGA_INTF_IRQ' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:829.1-835.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Replacing existing blackbox module `\SOC_FPGA_INTF_JTAG' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:845.1-853.10.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Replacing existing blackbox module `\SOC_FPGA_TEMPERATURE' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:863.1-871.10.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Replacing existing blackbox module `\TDP_RAM18KX2' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:881.1-934.10.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Replacing existing blackbox module `\TDP_RAM36K' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:944.1-973.10.
Generating RTLIL representation for module `\TDP_RAM36K'.
Replacing existing blackbox module `\LATCH' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:990.1-995.10.
Generating RTLIL representation for module `\LATCH'.
Replacing existing blackbox module `\LATCHN' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1003.1-1008.10.
Generating RTLIL representation for module `\LATCHN'.
Replacing existing blackbox module `\LATCHR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1017.1-1023.10.
Generating RTLIL representation for module `\LATCHR'.
Replacing existing blackbox module `\LATCHS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1031.1-1037.10.
Generating RTLIL representation for module `\LATCHS'.
Replacing existing blackbox module `\LATCHNR' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1046.1-1052.10.
Generating RTLIL representation for module `\LATCHNR'.
Replacing existing blackbox module `\LATCHNS' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1061.1-1067.10.
Generating RTLIL representation for module `\LATCHNS'.
Replacing existing blackbox module `\BRAM2x18_TDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1072.1-1122.10.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Replacing existing blackbox module `\BRAM2x18_SDP' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1127.1-1161.10.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Replacing existing blackbox module `\_$_mem_v2_asymmetric' at /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v:1166.1-1212.12.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

8.369. Executing CLKBUFMAP pass (inserting clock buffers).
Inserting rs__CLK_BUF on filt_ppd.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[0].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[10].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[11].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[12].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[13].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[14].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[15].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[16].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[17].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[18].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[19].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[1].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[20].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[21].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[22].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[23].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[24].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[25].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[26].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[27].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[28].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[29].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[2].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[30].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[3].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[4].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[5].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[6].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[7].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[8].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.g_commutator_ccw.g_reg_comm_inp[9].REG_COMMUTATOR_INP_DATA.i_clk[0].
Inserting rs__CLK_BUF on filt_ppd.ppd_commutator.r_done[0].

8.370. Executing TECHMAP pass (map to technology primitives).

8.370.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

8.370.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~39 debug messages>

8.371. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port filt_ppd.i_clk using rs__I_BUF.
Mapping port filt_ppd.i_data using rs__I_BUF.
Mapping port filt_ppd.i_ena using rs__I_BUF.
Mapping port filt_ppd.i_rst_an using rs__I_BUF.
Mapping port filt_ppd.o_data using rs__O_BUF.

8.372. Executing TECHMAP pass (map to technology primitives).

8.372.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v' to AST representation.
Generating RTLIL representation for module `\rs__CLK_BUF'.
Generating RTLIL representation for module `\rs__I_BUF'.
Generating RTLIL representation for module `\rs__O_BUF'.
Generating RTLIL representation for module `\rs__O_BUFT'.
Successfully finished Verilog frontend.

8.372.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~43 debug messages>

8.373. Printing statistics.

=== filt_ppd ===

   Number of wires:               3416
   Number of wire bits:          12038
   Number of public wires:         124
   Number of public wire bits:    3588
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3496
     $lut                         2836
     CLK_BUF                        33
     DFFRE                         536
     DSP19X2                        54
     I_BUF                           9
     O_BUF                          28

8.374. Executing TECHMAP pass (map to technology primitives).

8.374.1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v
Parsing Verilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

8.374.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~12498 debug messages>

8.375. Printing statistics.

=== filt_ppd ===

   Number of wires:               9088
   Number of wire bits:          28365
   Number of public wires:         124
   Number of public wire bits:    3588
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3496
     CLK_BUF                        33
     DFFRE                         536
     DSP19X2                        54
     I_BUF                           9
     LUT2                          134
     LUT3                          542
     LUT4                          347
     LUT5                          669
     LUT6                         1144
     O_BUF                          28

   Number of LUTs:                2836
   Number of REGs:                 536
   Number of CARRY ADDERs:           0

9. Executing Verilog backend.
Dumping module `\filt_ppd'.

10. Executing BLIF backend.

11. Executing Verilog backend.
Dumping module `\filt_ppd'.
Dumping module `\interface_filt_ppd'.

12. Executing BLIF backend.

13. Executing Verilog backend.
Dumping module `\filt_ppd'.
Dumping module `\interface_filt_ppd'.

14. Executing BLIF backend.

15. Executing Verilog backend.
Dumping module `\fabric_filt_ppd'.

16. Executing BLIF backend.

Warnings: 433 unique messages, 433 total
End of script. Logfile hash: d8355515f1, CPU: user 70.02s system 4.73s, MEM: 306.76 MB peak
Yosys 0.18+10 (git sha1 22058a10a, gcc 11.2.1 -fPIC -Os)
Time spent: 99% 10x abc (11061 sec), 0% 71x opt_expr (21 sec), ...
