
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118998                       # Number of seconds simulated
sim_ticks                                118998152525                       # Number of ticks simulated
final_tick                               1176856973838                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54180                       # Simulator instruction rate (inst/s)
host_op_rate                                    68493                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2929432                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891972                       # Number of bytes of host memory used
host_seconds                                 40621.58                       # Real time elapsed on the host
sim_insts                                  2200857517                       # Number of instructions simulated
sim_ops                                    2782288562                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1429248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       912000                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2344192                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1218688                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1218688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst            9                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         7125                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18314                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9521                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9521                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst         9681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12010674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7663985                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19699398                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst         9681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              24740                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10241235                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10241235                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10241235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst         9681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12010674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7663985                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               29940633                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142854926                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23173512                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19082731                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933736                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9380949                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669035                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437716                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87684                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104514163                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128044658                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23173512                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11106751                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27192481                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6266249                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4741568                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12108463                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1575085                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    140748678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.108196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.549752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113556197     80.68%     80.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783869      1.98%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365422      1.68%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2381296      1.69%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266262      1.61%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125081      0.80%     88.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779169      0.55%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1977949      1.41%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13513433      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    140748678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.162217                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.896327                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103345037                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6154943                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26845539                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109138                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294012                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731424                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6455                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154453172                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294012                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103859080                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3656966                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1346059                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26430112                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1162441                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153002859                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1475                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399941                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       621477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        14609                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214069290                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713158564                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713158564                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45810065                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33827                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17805                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3791920                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15189379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       309103                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1685324                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149143611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33827                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139205256                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108694                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25191029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57159465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    140748678                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.989034                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.585187                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83375213     59.24%     59.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23719614     16.85%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11953426      8.49%     84.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808725      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6900736      4.90%     95.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2707215      1.92%     96.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3068288      2.18%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119820      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95641      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    140748678                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976708     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157396     12.04%     86.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172785     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114969971     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012573      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14361255     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845435      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139205256                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.974452                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1306889                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009388                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420574773                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174369138                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135090280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140512145                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201534                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2977250                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1387                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160883                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294012                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2991171                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248033                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149177438                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1162981                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15189379                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902553                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17805                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        197862                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13071                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1151051                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085768                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236819                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136829432                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110990                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2375824                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21954939                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294786                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843949                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.957821                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135096728                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135090280                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81521347                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221153867                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.945647                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368618                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26762697                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958800                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136454666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.897162                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.712878                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87357431     64.02%     64.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22503162     16.49%     80.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811201      7.92%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4815799      3.53%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763887      2.76%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537615      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1561531      1.14%     96.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096174      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3007866      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136454666                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3007866                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282631413                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302663513                       # The number of ROB writes
system.switch_cpus0.timesIdled                  55569                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2106248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.428549                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.428549                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.700011                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.700011                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618318247                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186409085                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145819806                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142854926                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22215091                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18312536                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1984871                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9117054                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8521182                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2332169                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87754                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108306925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             122023705                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22215091                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10853351                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25507824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5868872                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3046267                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12564657                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1643249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140711965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.064936                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.485041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115204141     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1326292      0.94%     82.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1878565      1.34%     84.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2465323      1.75%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2764372      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2055114      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1182285      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1743858      1.24%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12092015      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140711965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.155508                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.854179                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107115695                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4636043                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25051094                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58417                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3850715                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3549005                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          241                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147261515                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3850715                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107854703                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1050082                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2258132                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24373490                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1324837                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     146281116                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          661                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        266741                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       547995                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          533                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    203996132                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    683399923                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    683399923                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166723599                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        37272533                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38710                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22435                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4002793                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13904221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7225048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119473                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1576645                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142175811                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38671                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133076208                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27182                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20421810                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48176513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6123                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140711965                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.945735                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.505712                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84396356     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22684957     16.12%     76.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12566871      8.93%     85.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8101817      5.76%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7434361      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2962910      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1801587      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       514306      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       248800      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140711965                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63825     22.68%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     22.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         94090     33.44%     56.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       123492     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111724877     83.96%     83.96% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2028992      1.52%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16275      0.01%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12137396      9.12%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7168668      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133076208                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.931548                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             281407                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    407172970                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    162636617                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130533177                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     133357615                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       322658                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2902182                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          139                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          325                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173095                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           89                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3850715                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         790979                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       107780                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142214482                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1322441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13904221                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7225048                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22397                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         82112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          325                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1167856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1118985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2286841                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    131276200                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11971571                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1800008                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19138529                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18395293                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7166958                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.918948                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             130533365                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130533177                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76456559                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207696338                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.913746                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368117                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97641711                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120005868                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22216901                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32548                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2017347                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    136861250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.876843                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.683713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88215108     64.46%     64.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23388904     17.09%     81.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9187468      6.71%     88.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4727396      3.45%     91.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4123572      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1981377      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1715958      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       808817      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2712650      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    136861250                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97641711                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120005868                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18053992                       # Number of memory references committed
system.switch_cpus1.commit.loads             11002039                       # Number of loads committed
system.switch_cpus1.commit.membars              16274                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17211573                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108169081                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2448629                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2712650                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           276371369                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          288296294                       # The number of ROB writes
system.switch_cpus1.timesIdled                  45374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2142961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97641711                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120005868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97641711                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.463052                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.463052                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683503                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683503                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591531051                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      181111581                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      137933407                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32548                       # number of misc regfile writes
system.l2.replacements                          18314                       # number of replacements
system.l2.tagsinuse                      32767.981002                       # Cycle average of tags in use
system.l2.total_refs                          1475073                       # Total number of references to valid blocks.
system.l2.sampled_refs                          51082                       # Sample count of references to valid blocks.
system.l2.avg_refs                          28.876571                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2437.616164                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.711136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5657.036660                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.030566                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3449.641920                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          12061.997573                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9139.946982                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.074390                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.172639                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000398                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.105275                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.368103                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.278929                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        85750                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        43977                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  129727                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51847                       # number of Writeback hits
system.l2.Writeback_hits::total                 51847                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        85750                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        43977                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129727                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        85750                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        43977                       # number of overall hits
system.l2.overall_hits::total                  129727                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         7121                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 18310                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         7125                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18314                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11166                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         7125                       # number of overall misses
system.l2.overall_misses::total                 18314                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1602779                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2274992062                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2368548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1432443311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3711406700                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       722162                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        722162                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1602779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2274992062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2368548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1433165473                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3712128862                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1602779                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2274992062                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2368548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1433165473                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3712128862                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96916                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51098                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              148037                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51847                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51847                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96916                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               148041                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96916                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              148041                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.115213                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.139360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.123685                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.115213                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.139427                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123709                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.115213                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.139427                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123709                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 178086.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 203742.796167                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       169182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 201157.605814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202698.345167                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 180540.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 180540.500000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 178086.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 203742.796167                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       169182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 201146.031298                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202693.505624                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 178086.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 203742.796167                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       169182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 201146.031298                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202693.505624                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9521                       # number of writebacks
system.l2.writebacks::total                      9521                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         7121                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            18310                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         7125                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         7125                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18314                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1078883                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1624728776                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1551480                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1017377167                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2644736306                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       489095                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       489095                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1078883                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1624728776                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1551480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1017866262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2645225401                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1078883                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1624728776                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1551480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1017866262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2645225401                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.115213                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.139360                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.123685                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.115213                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.139427                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123709                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.115213                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.139427                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123709                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119875.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 145506.786316                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       110820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 142869.985536                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144442.179465                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 122273.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122273.750000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 119875.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 145506.786316                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst       110820                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 142858.422737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144437.337611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 119875.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 145506.786316                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst       110820                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 142858.422737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144437.337611                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               548.997443                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012116115                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   549                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843563.051002                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     8.997443                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.014419                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.879804                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12108454                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12108454                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12108454                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12108454                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12108454                       # number of overall hits
system.cpu0.icache.overall_hits::total       12108454                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst            9                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst            9                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst            9                       # number of overall misses
system.cpu0.icache.overall_misses::total            9                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1771979                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1771979                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1771979                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1771979                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1771979                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1771979                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12108463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12108463                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12108463                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12108463                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12108463                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12108463                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 196886.555556                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 196886.555556                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 196886.555556                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 196886.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 196886.555556                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 196886.555556                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst            9                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst            9                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1677679                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1677679                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1677679                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1677679                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1677679                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1677679                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 186408.777778                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 186408.777778                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 186408.777778                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 186408.777778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 186408.777778                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 186408.777778                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96916                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191228522                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97172                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1967.938521                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.505527                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.494473                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916037                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083963                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963890                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963890                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709445                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17343                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17343                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18673335                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18673335                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18673335                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18673335                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       400948                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       400948                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       401028                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        401028                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       401028                       # number of overall misses
system.cpu0.dcache.overall_misses::total       401028                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  37108116214                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37108116214                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6350324                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6350324                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  37114466538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  37114466538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  37114466538                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  37114466538                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364838                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364838                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17343                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19074363                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19074363                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19074363                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19074363                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035280                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035280                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021024                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021024                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021024                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021024                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 92550.944796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92550.944796                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79379.050000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79379.050000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92548.317170                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92548.317170                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92548.317170                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92548.317170                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26552                       # number of writebacks
system.cpu0.dcache.writebacks::total            26552                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304032                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304032                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304112                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304112                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304112                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96916                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96916                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96916                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96916                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96916                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8093398649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8093398649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8093398649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8093398649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8093398649                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8093398649                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008528                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83509.416907                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 83509.416907                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 83509.416907                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 83509.416907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 83509.416907                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 83509.416907                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.995893                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015788062                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2043839.158954                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995893                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12564641                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12564641                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12564641                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12564641                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12564641                       # number of overall hits
system.cpu1.icache.overall_hits::total       12564641                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2872459                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2872459                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2872459                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2872459                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2872459                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2872459                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12564657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12564657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12564657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12564657                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12564657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12564657                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 179528.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 179528.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 179528.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 179528.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 179528.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 179528.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2484948                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2484948                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2484948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2484948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2484948                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2484948                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 177496.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 177496.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 177496.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 177496.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 177496.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 177496.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51102                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172434592                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51358                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3357.502083                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.215524                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.784476                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910998                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089002                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8916417                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8916417                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7015557                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7015557                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17183                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17183                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16274                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16274                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15931974                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15931974                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15931974                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15931974                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       148381                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       148381                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2861                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2861                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       151242                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151242                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       151242                       # number of overall misses
system.cpu1.dcache.overall_misses::total       151242                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  15426758773                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  15426758773                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    431187363                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    431187363                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  15857946136                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  15857946136                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  15857946136                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  15857946136                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9064798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9064798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7018418                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7018418                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16274                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16083216                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16083216                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16083216                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16083216                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016369                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016369                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009404                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009404                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009404                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009404                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103967.211253                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103967.211253                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 150712.115694                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 150712.115694                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 104851.470729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 104851.470729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 104851.470729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 104851.470729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1216755                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 101396.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        25295                       # number of writebacks
system.cpu1.dcache.writebacks::total            25295                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97283                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97283                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2857                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2857                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100140                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100140                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100140                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100140                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51098                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51098                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51102                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51102                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51102                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51102                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4379712396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4379712396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       755362                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       755362                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4380467758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4380467758                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4380467758                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4380467758                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003177                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003177                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003177                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003177                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85712.012134                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 85712.012134                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 188840.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 188840.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 85720.084498                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85720.084498                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 85720.084498                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85720.084498                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
