Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bcdf4c0e7cab4b9fb3c0580e9a59177f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Multipler_tb_behav xil_defaultlib.Multipler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'b' [C:/home/github/LogicDesign/Lab2-Advanced/Problem_3_4/Lab2-Advanced/Lab2-Advanced.srcs/sources_1/new/Gates_Interface.v:66]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v:22]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'a' [C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v:25]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c0' [C:/Users/lawre/Downloads/Lab2_TeamX_Multiplier_4bit.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NAND_Implement
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.WIRE
Compiling module xil_defaultlib.HalfAdder
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.Multiplier_4bit_default
Compiling module xil_defaultlib.Multipler_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Multipler_tb_behav
