// Seed: 723676162
module module_0 (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input wor id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    input wor id_8,
    output wor id_9,
    output supply0 id_10,
    output tri id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri0 id_14
);
  logic id_16;
  always @(1, id_6) if (1) disable id_17;
  logic id_18;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3
);
  logic id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_3,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.id_14 = 0;
endmodule
