$date
	Sun Oct 23 09:17:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#767811
b10101 !
1"
#767814
b10101 &
b10101 %
1$
#767815
0"
#767818
b1000000 &
b1000000 %
#767822
b100000 &
b100000 %
#767826
b10000 &
b10000 %
#767830
b1000 &
b1000 %
#767834
b100 &
b100 %
#767838
b10 &
b10 %
#767842
b1 &
b1 %
1#
#767846
b0 &
0#
b0 %
0$
#1791008
b11100 !
1"
#1791010
b11100 &
b11100 %
1$
#1791011
0"
#1791014
b1110 &
b1110 %
#1791018
b111 &
b111 %
#1791022
b10110 &
b10110 %
#1791026
b1011 &
b1011 %
#1791030
b100010 &
b100010 %
#1791034
b10001 &
b10001 %
#1791038
b110100 &
b110100 %
#1791042
b11010 &
b11010 %
#1791046
b1101 &
b1101 %
#1791050
b101000 &
b101000 %
#1791054
b10100 &
b10100 %
#1791058
b1010 &
b1010 %
#1791062
b101 &
b101 %
#1791066
b10000 &
b10000 %
#1791070
b1000 &
b1000 %
#1791074
b100 &
b100 %
#1791078
b10 &
b10 %
#1791082
b1 &
b1 %
1#
#1791086
b0 &
0#
b0 %
0$
#2752809
b1000 !
1"
#2752810
b1000 &
b1000 %
1$
#2752811
0"
#2752814
b100 &
b100 %
#2752818
b10 &
b10 %
#2752822
b1 &
1#
b1 %
#2752826
b0 &
b0 %
0#
0$
#4500012
