Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Sun Jul 14 23:30:40 2024
| Host              : Zhengzb-ThinkPad running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check       3456        
LUTAR-1    Warning   LUT drives async reset alert    67          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.256        0.000                      0                31291        0.011        0.000                      0                31291        3.500        0.000                       0                 11512  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.256        0.000                      0                26532        0.011        0.000                      0                26532        3.500        0.000                       0                 11512  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 6.122        0.000                      0                 4759        0.158        0.000                      0                 4759  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pl_0                    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 3.009ns (48.329%)  route 3.217ns (51.671%))
  Logic Levels:           10  (CARRY8=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.256ns (routing 1.584ns, distribution 1.672ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.450ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.256     3.523    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      1.259     4.782 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTBDOUT[26]
                         net (fo=33, routed)          2.180     6.962    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[13]
    SLICE_X26Y147        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.150 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     7.163    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X26Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.442 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.361     7.803    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[4]
    SLICE_X27Y147        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.884 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6/O
                         net (fo=1, routed)           0.015     7.899    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6_n_0
    SLICE_X27Y147        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     8.118 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/CO[7]
                         net (fo=1, routed)           0.030     8.148    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_n_0
    SLICE_X27Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.262 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/O[3]
                         net (fo=1, routed)           0.208     8.470    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[11]
    SLICE_X27Y145        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     8.657 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_4/O
                         net (fo=1, routed)           0.015     8.672    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_4_n_0
    SLICE_X27Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     8.904 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.934    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X27Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     9.040 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/O[1]
                         net (fo=3, routed)           0.316     9.356    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15[17]
    SLICE_X26Y143        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     9.506 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3/O
                         net (fo=1, routed)           0.015     9.521    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.194     9.715 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[7]
                         net (fo=1, routed)           0.034     9.749    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[23]
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.662    12.878    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.243    13.122    
                         clock uncertainty           -0.160    12.961    
    SLICE_X26Y143        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    13.005    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  3.256    

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.212ns  (logic 2.995ns (48.213%)  route 3.217ns (51.787%))
  Logic Levels:           10  (CARRY8=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.256ns (routing 1.584ns, distribution 1.672ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.450ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.256     3.523    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      1.259     4.782 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTBDOUT[26]
                         net (fo=33, routed)          2.180     6.962    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[13]
    SLICE_X26Y147        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.150 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     7.163    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X26Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.442 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.361     7.803    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[4]
    SLICE_X27Y147        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.884 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6/O
                         net (fo=1, routed)           0.015     7.899    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6_n_0
    SLICE_X27Y147        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.219     8.118 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/CO[7]
                         net (fo=1, routed)           0.030     8.148    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_n_0
    SLICE_X27Y148        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.262 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry__0/O[3]
                         net (fo=1, routed)           0.208     8.470    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[11]
    SLICE_X27Y145        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     8.657 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_4/O
                         net (fo=1, routed)           0.015     8.672    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_i_4_n_0
    SLICE_X27Y145        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     8.904 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.934    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0_n_0
    SLICE_X27Y146        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     9.040 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__1/O[1]
                         net (fo=3, routed)           0.316     9.356    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15[17]
    SLICE_X26Y143        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.150     9.506 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3/O
                         net (fo=1, routed)           0.015     9.521    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1_i_3_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.701 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[6]
                         net (fo=1, routed)           0.034     9.735    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[22]
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.662    12.878    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.243    13.122    
                         clock uncertainty           -0.160    12.961    
    SLICE_X26Y143        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.044    13.005    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  3.270    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 3.404ns (54.147%)  route 2.883ns (45.853%))
  Logic Levels:           11  (CARRY8=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.113ns (routing 1.584ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.450ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.113     3.380    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[29])
                                                      1.289     4.669 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTADOUT[29]
                         net (fo=19, routed)          1.042     5.711    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X22Y119        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     5.899 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     5.912    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X22Y119        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     6.238 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.504     6.742    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X23Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.927 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.013     6.940    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_5_n_0
    SLICE_X23Y118        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.160 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.030     7.190    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X23Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.283 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.620     7.904    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5__0[10]
    SLICE_X22Y117        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     8.041 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_9/O
                         net (fo=1, routed)           0.014     8.055    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_9_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     8.333 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.363    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.477 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.531     9.008    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp13__0[19]
    SLICE_X24Y119        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     9.236 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.021     9.257    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X24Y119        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.432 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.462    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X24Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     9.633 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[7]
                         net (fo=1, routed)           0.034     9.667    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[23]
    SLICE_X24Y120        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.684    12.900    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y120        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]/C
                         clock pessimism              0.243    13.143    
                         clock uncertainty           -0.160    12.983    
    SLICE_X24Y120        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    13.027    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][31]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 2.924ns (47.788%)  route 3.195ns (52.212%))
  Logic Levels:           10  (CARRY8=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.256ns (routing 1.584ns, distribution 1.672ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.450ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.256     3.523    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      1.259     4.782 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTBDOUT[26]
                         net (fo=33, routed)          2.180     6.962    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[13]
    SLICE_X26Y147        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.150 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     7.163    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X26Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.442 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.361     7.803    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[4]
    SLICE_X27Y147        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.884 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6/O
                         net (fo=1, routed)           0.015     7.899    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6_n_0
    SLICE_X27Y147        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     8.177 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/O[5]
                         net (fo=1, routed)           0.201     8.378    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[5]
    SLICE_X27Y144        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.436 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1/O
                         net (fo=1, routed)           0.015     8.451    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.623 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry/CO[7]
                         net (fo=1, routed)           0.030     8.653    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_n_0
    SLICE_X27Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.731 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/O[0]
                         net (fo=1, routed)           0.306     9.037    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15[8]
    SLICE_X26Y142        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.138     9.175 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.011     9.186    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     9.418 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.448    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     9.609 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[5]
                         net (fo=1, routed)           0.033     9.642    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[21]
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.662    12.878    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.243    13.122    
                         clock uncertainty           -0.160    12.961    
    SLICE_X26Y143        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.044    13.005    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 3.394ns (54.083%)  route 2.882ns (45.917%))
  Logic Levels:           11  (CARRY8=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.113ns (routing 1.584ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.450ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.113     3.380    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[29])
                                                      1.289     4.669 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTADOUT[29]
                         net (fo=19, routed)          1.042     5.711    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X22Y119        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     5.899 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     5.912    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X22Y119        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     6.238 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.504     6.742    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X23Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.927 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.013     6.940    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_5_n_0
    SLICE_X23Y118        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.160 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.030     7.190    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X23Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.283 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.620     7.904    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5__0[10]
    SLICE_X22Y117        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     8.041 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_9/O
                         net (fo=1, routed)           0.014     8.055    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_9_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     8.333 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.363    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.477 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.531     9.008    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp13__0[19]
    SLICE_X24Y119        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     9.236 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.021     9.257    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X24Y119        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.432 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.462    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X24Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     9.623 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[5]
                         net (fo=1, routed)           0.033     9.656    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[21]
    SLICE_X24Y120        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.684    12.900    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y120        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]/C
                         clock pessimism              0.243    13.143    
                         clock uncertainty           -0.160    12.983    
    SLICE_X24Y120        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    13.026    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][29]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.390ns (54.045%)  route 2.883ns (45.955%))
  Logic Levels:           11  (CARRY8=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.113ns (routing 1.584ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.450ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.113     3.380    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[29])
                                                      1.289     4.669 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTADOUT[29]
                         net (fo=19, routed)          1.042     5.711    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X22Y119        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     5.899 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     5.912    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X22Y119        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     6.238 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.504     6.742    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X23Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.927 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.013     6.940    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_5_n_0
    SLICE_X23Y118        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.160 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.030     7.190    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X23Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.283 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.620     7.904    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5__0[10]
    SLICE_X22Y117        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     8.041 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_9/O
                         net (fo=1, routed)           0.014     8.055    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_9_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     8.333 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.363    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.477 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.531     9.008    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp13__0[19]
    SLICE_X24Y119        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     9.236 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.021     9.257    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X24Y119        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.432 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.462    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X24Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     9.619 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[6]
                         net (fo=1, routed)           0.034     9.653    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[22]
    SLICE_X24Y120        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.684    12.900    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y120        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]/C
                         clock pessimism              0.243    13.143    
                         clock uncertainty           -0.160    12.983    
    SLICE_X24Y120        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    13.026    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][30]
  -------------------------------------------------------------------
                         required time                         13.026    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.076ns  (logic 2.882ns (47.435%)  route 3.194ns (52.565%))
  Logic Levels:           10  (CARRY8=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.256ns (routing 1.584ns, distribution 1.672ns)
  Clock Net Delay (Destination): 2.662ns (routing 1.450ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.256     3.523    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      1.259     4.782 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTBDOUT[26]
                         net (fo=33, routed)          2.180     6.962    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[13]
    SLICE_X26Y147        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.150 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     7.163    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X26Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.442 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.361     7.803    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[4]
    SLICE_X27Y147        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.884 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6/O
                         net (fo=1, routed)           0.015     7.899    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6_n_0
    SLICE_X27Y147        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     8.177 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/O[5]
                         net (fo=1, routed)           0.201     8.378    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[5]
    SLICE_X27Y144        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.436 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1/O
                         net (fo=1, routed)           0.015     8.451    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.623 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry/CO[7]
                         net (fo=1, routed)           0.030     8.653    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_n_0
    SLICE_X27Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.731 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/O[0]
                         net (fo=1, routed)           0.306     9.037    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15[8]
    SLICE_X26Y142        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.138     9.175 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.011     9.186    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     9.418 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.448    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     9.567 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[4]
                         net (fo=1, routed)           0.032     9.599    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[20]
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.662    12.878    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.243    13.122    
                         clock uncertainty           -0.160    12.961    
    SLICE_X26Y143        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.044    13.005    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.005    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.407ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.073ns  (logic 2.877ns (47.377%)  route 3.196ns (52.623%))
  Logic Levels:           10  (CARRY8=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.256ns (routing 1.584ns, distribution 1.672ns)
  Clock Net Delay (Destination): 2.659ns (routing 1.450ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.256     3.523    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      1.259     4.782 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTBDOUT[26]
                         net (fo=33, routed)          2.180     6.962    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[13]
    SLICE_X26Y147        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.150 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     7.163    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X26Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.442 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.361     7.803    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[4]
    SLICE_X27Y147        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.884 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6/O
                         net (fo=1, routed)           0.015     7.899    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6_n_0
    SLICE_X27Y147        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     8.177 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/O[5]
                         net (fo=1, routed)           0.201     8.378    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[5]
    SLICE_X27Y144        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.436 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1/O
                         net (fo=1, routed)           0.015     8.451    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.623 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry/CO[7]
                         net (fo=1, routed)           0.030     8.653    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_n_0
    SLICE_X27Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.731 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/O[0]
                         net (fo=1, routed)           0.306     9.037    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15[8]
    SLICE_X26Y142        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.138     9.175 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.011     9.186    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     9.418 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.448    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     9.562 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[3]
                         net (fo=1, routed)           0.034     9.596    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[19]
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.659    12.875    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]/C
                         clock pessimism              0.243    13.119    
                         clock uncertainty           -0.160    12.958    
    SLICE_X26Y143        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    13.002    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][27]
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  3.407    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 3.352ns (53.782%)  route 2.881ns (46.218%))
  Logic Levels:           11  (CARRY8=7 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.380ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.113ns (routing 1.584ns, distribution 1.529ns)
  Clock Net Delay (Destination): 2.684ns (routing 1.450ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.113     3.380    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[29])
                                                      1.289     4.669 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTADOUT[29]
                         net (fo=19, routed)          1.042     5.711    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[0]
    SLICE_X22Y119        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     5.899 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     5.912    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X22Y119        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     6.238 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[5]
                         net (fo=2, routed)           0.504     6.742    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[5]
    SLICE_X23Y118        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.185     6.927 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.013     6.940    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_i_5_n_0
    SLICE_X23Y118        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     7.160 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.030     7.190    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry_n_0
    SLICE_X23Y119        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.093     7.283 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0/O[2]
                         net (fo=2, routed)           0.620     7.904    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5__0[10]
    SLICE_X22Y117        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     8.041 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_9/O
                         net (fo=1, routed)           0.014     8.055    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_i_9_n_0
    SLICE_X22Y117        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.278     8.333 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0/CO[7]
                         net (fo=1, routed)           0.030     8.363    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__0_n_0
    SLICE_X22Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     8.477 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__103_carry__1/O[3]
                         net (fo=2, routed)           0.531     9.008    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp13__0[19]
    SLICE_X24Y119        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     9.236 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1/O
                         net (fo=1, routed)           0.021     9.257    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_1_n_0
    SLICE_X24Y119        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.432 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.462    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X24Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119     9.581 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[4]
                         net (fo=1, routed)           0.032     9.613    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[20]
    SLICE_X24Y120        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.684    12.900    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X24Y120        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]/C
                         clock pessimism              0.243    13.143    
                         clock uncertainty           -0.160    12.983    
    SLICE_X24Y120        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    13.027    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[11].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][28]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.064ns  (logic 2.869ns (47.315%)  route 3.195ns (52.685%))
  Logic Levels:           10  (CARRY8=6 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.523ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.256ns (routing 1.584ns, distribution 1.672ns)
  Clock Net Delay (Destination): 2.659ns (routing 1.450ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.256     3.523    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X1Y24         RAMB36E2                                     r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y24         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[26])
                                                      1.259     4.782 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_bram_fcweight/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/DOUTBDOUT[26]
                         net (fo=33, routed)          2.180     6.962    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/B[13]
    SLICE_X26Y147        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.188     7.150 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.muxcy0_i_1/O
                         net (fo=1, routed)           0.013     7.163    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[1].ppadd.b_is_even.stageN.lut_sig
    SLICE_X26Y147        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.279     7.442 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[6].carrychain[0].ppadd.b_is_even.stageLSB.muxcy00_CARRY4_CARRY8/O[4]
                         net (fo=2, routed)           0.361     7.803    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[6]_6[4]
    SLICE_X27Y147        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     7.884 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6/O
                         net (fo=1, routed)           0.015     7.899    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry_i_6_n_0
    SLICE_X27Y147        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.278     8.177 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__215_carry/O[5]
                         net (fo=1, routed)           0.201     8.378    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp11[5]
    SLICE_X27Y144        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     8.436 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1/O
                         net (fo=1, routed)           0.015     8.451    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_i_1_n_0
    SLICE_X27Y144        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.172     8.623 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry/CO[7]
                         net (fo=1, routed)           0.030     8.653    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry_n_0
    SLICE_X27Y145        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     8.731 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__267_carry__0/O[0]
                         net (fo=1, routed)           0.306     9.037    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp15[8]
    SLICE_X26Y142        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.138     9.175 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4/O
                         net (fo=1, routed)           0.011     9.186    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_i_4_n_0
    SLICE_X26Y142        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.232     9.418 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0/CO[7]
                         net (fo=1, routed)           0.030     9.448    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__0_n_0
    SLICE_X26Y143        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.106     9.554 r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__325_carry__1/O[1]
                         net (fo=1, routed)           0.033     9.587    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp17[17]
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.659    12.875    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X26Y143        FDRE                                         r  design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]/C
                         clock pessimism              0.243    13.119    
                         clock uncertainty           -0.160    12.958    
    SLICE_X26Y143        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.044    13.002    design_1_i/Accelerator_0/inst/inst_FC_layer/inst_multiplier_list/multiplier_list_2[15].mult/mult/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][25]
  -------------------------------------------------------------------
                         required time                         13.002    
                         arrival time                          -9.587    
  -------------------------------------------------------------------
                         slack                                  3.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.111ns (52.358%)  route 0.101ns (47.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.889ns (routing 1.450ns, distribution 1.439ns)
  Clock Net Delay (Destination): 3.123ns (routing 1.584ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.889     3.105    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X1Y120         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     3.216 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/Q
                         net (fo=1, routed)           0.101     3.317    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[3]
    SLICE_X1Y119         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.123     3.390    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X1Y119         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]/C
                         clock pessimism             -0.185     3.205    
    SLICE_X1Y119         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     3.307    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.317    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/dout12_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/dout11_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.112ns (44.861%)  route 0.138ns (55.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.812ns (routing 1.450ns, distribution 1.362ns)
  Clock Net Delay (Destination): 3.130ns (routing 1.584ns, distribution 1.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.812     3.028    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/clk
    SLICE_X17Y7          FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/dout12_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y7          FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     3.140 r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/dout12_reg[10]/Q
                         net (fo=2, routed)           0.138     3.278    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/dout12_reg[15]_0[10]
    SLICE_X14Y6          FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/dout11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.130     3.397    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/clk
    SLICE_X14Y6          FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/dout11_reg[10]/C
                         clock pessimism             -0.234     3.163    
    SLICE_X14Y6          FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.266    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/dout11_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.266    
                         arrival time                           3.278    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.112ns (46.547%)  route 0.129ns (53.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.808ns (routing 1.450ns, distribution 1.358ns)
  Clock Net Delay (Destination): 3.118ns (routing 1.584ns, distribution 1.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.808     3.024    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X17Y14         FDRE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y14         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.136 r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/Q
                         net (fo=6, routed)           0.129     3.265    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[6]
    SLICE_X18Y14         FDRE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.118     3.385    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X18Y14         FDRE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.234     3.150    
    SLICE_X18Y14         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.251    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.251    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/dout10_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/sf_ram0_layer2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.112ns (45.051%)  route 0.137ns (54.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.828ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      2.612ns (routing 1.450ns, distribution 1.162ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.584ns, distribution 1.338ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.612     2.828    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/clk
    SLICE_X32Y32         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/dout10_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     2.940 r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/dout10_reg[15]/Q
                         net (fo=16, routed)          0.137     3.077    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/sf_ram0_layer2/U0/i_synth/i_bb_inst/d[15]
    SLICE_X34Y30         SRL16E                                       r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/sf_ram0_layer2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.922     3.189    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/sf_ram0_layer2/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y30         SRL16E                                       r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/sf_ram0_layer2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]_srl10/CLK
                         clock pessimism             -0.230     2.959    
    SLICE_X34Y30         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.104     3.063    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/Data_Shift0/sf_ram0_layer2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][15]_srl10
  -------------------------------------------------------------------
                         required time                         -3.063    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/dout21_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/dout20_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.805%)  route 0.113ns (50.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.800ns (routing 1.450ns, distribution 1.350ns)
  Clock Net Delay (Destination): 3.096ns (routing 1.584ns, distribution 1.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.800     3.016    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/clk
    SLICE_X13Y80         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/dout21_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y80         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.112     3.128 r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/dout21_reg[0]/Q
                         net (fo=2, routed)           0.113     3.241    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/dout21_reg[15]_0[0]
    SLICE_X12Y80         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/dout20_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.096     3.363    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/clk
    SLICE_X12Y80         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/dout20_reg[0]/C
                         clock pessimism             -0.240     3.123    
    SLICE_X12Y80         FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.226    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[7].inst_ConvPE/Data_Shift0/dout20_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                           3.241    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/dout22_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/dout21_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.112ns (43.708%)  route 0.144ns (56.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.785ns (routing 1.450ns, distribution 1.335ns)
  Clock Net Delay (Destination): 3.106ns (routing 1.584ns, distribution 1.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.785     3.001    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/clk
    SLICE_X21Y20         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/dout22_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     3.113 r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/dout22_reg[1]/Q
                         net (fo=2, routed)           0.144     3.257    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/Q[1]
    SLICE_X19Y20         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/dout21_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.106     3.373    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/clk
    SLICE_X19Y20         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/dout21_reg[1]/C
                         clock pessimism             -0.234     3.138    
    SLICE_X19Y20         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.241    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[3].inst_ConvPE/Weight_Shift0/dout21_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.257    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.112ns (51.376%)  route 0.106ns (48.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.889ns (routing 1.450ns, distribution 1.439ns)
  Clock Net Delay (Destination): 3.123ns (routing 1.584ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.889     3.105    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X1Y120         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.217 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/Q
                         net (fo=1, routed)           0.106     3.323    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[7]
    SLICE_X1Y119         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.123     3.390    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X1Y119         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]/C
                         clock pessimism             -0.185     3.205    
    SLICE_X1Y119         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     3.307    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.323    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/dout01_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.114ns (51.584%)  route 0.107ns (48.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.332ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      2.778ns (routing 1.450ns, distribution 1.328ns)
  Clock Net Delay (Destination): 3.065ns (routing 1.584ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.778     2.994    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/clk
    SLICE_X20Y35         FDRE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.108 r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/inst_pooling_shift2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][12]/Q
                         net (fo=1, routed)           0.107     3.215    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/shift_dout2[12]
    SLICE_X19Y35         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/dout01_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.065     3.332    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/clk
    SLICE_X19Y35         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/dout01_reg[12]/C
                         clock pessimism             -0.235     3.097    
    SLICE_X19Y35         FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.198    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Relu_MaxPooling_list/relu_pooling[0].inst_Relu_MaxPooling/dout01_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout10_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.111ns (38.100%)  route 0.180ns (61.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.848ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Net Delay (Source):      2.632ns (routing 1.450ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.987ns (routing 1.584ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.632     2.848    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/clk
    SLICE_X37Y53         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     2.959 r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[6]/Q
                         net (fo=2, routed)           0.180     3.139    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[15]_0[6]
    SLICE_X41Y53         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout10_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.987     3.254    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/clk
    SLICE_X41Y53         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout10_reg[6]/C
                         clock pessimism             -0.233     3.021    
    SLICE_X41Y53         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.101     3.122    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout10_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.122    
                         arrival time                           3.139    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/dout20_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/sf_ram1_layer2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][9]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.115ns (56.566%)  route 0.088ns (43.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.254ns
    Source Clock Delay      (SCD):    2.849ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Net Delay (Source):      2.633ns (routing 1.450ns, distribution 1.183ns)
  Clock Net Delay (Destination): 2.987ns (routing 1.584ns, distribution 1.403ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.633     2.849    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/clk
    SLICE_X31Y65         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/dout20_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.115     2.964 r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/dout20_reg[9]/Q
                         net (fo=2, routed)           0.088     3.053    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/sf_ram1_layer2/U0/i_synth/i_bb_inst/d[9]
    SLICE_X31Y66         SRL16E                                       r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/sf_ram1_layer2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][9]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.987     3.254    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/sf_ram1_layer2/U0/i_synth/i_bb_inst/clk
    SLICE_X31Y66         SRL16E                                       r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/sf_ram1_layer2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][9]_srl10/CLK
                         clock pessimism             -0.289     2.965    
    SLICE_X31Y66         SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.070     3.035    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[6].inst_ConvPE/Data_Shift0/sf_ram1_layer2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[9][9]_srl10
  -------------------------------------------------------------------
                         required time                         -3.035    
                         arrival time                           3.053    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y7   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_BiasList_input/bias_input/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y7   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_BiasList_input/bias_input/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y10  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_BiasList_input/bias_input/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB36_X0Y10  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_BiasList_input/bias_input/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB18_X0Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.709         10.000      8.291      RAMB18_X0Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.709         10.000      8.291      RAMB18_X0Y8   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[1].inst_ConvPE/Data_Correct0/fifo0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/sf_ram0_layer1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/sf_ram0_layer1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/sf_ram0_layer1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/sf_ram0_layer1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl15/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/sf_ram0_layer1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/sf_ram0_layer1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/sf_ram0_layer1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X12Y4   design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[0].inst_ConvPE/Data_Shift0/sf_ram0_layer1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][10]_srl15/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        6.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Shift0/dout21_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 0.157ns (4.655%)  route 3.216ns (95.345%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.450ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.640     6.725    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Shift0/SINIT
    SLICE_X35Y57         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Shift0/dout21_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.651    12.867    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Shift0/clk
    SLICE_X35Y57         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Shift0/dout21_reg[12]/C
                         clock pessimism              0.233    13.100    
                         clock uncertainty           -0.160    12.940    
    SLICE_X35Y57         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.093    12.847    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Data_Shift0/dout21_reg[12]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/rom_win_raddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.157ns (4.666%)  route 3.208ns (95.334%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.450ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.632     6.717    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/AR[0]
    SLICE_X29Y52         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/rom_win_raddr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.643    12.859    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/clk
    SLICE_X29Y52         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/rom_win_raddr_reg[0]/C
                         clock pessimism              0.233    13.092    
                         clock uncertainty           -0.160    12.932    
    SLICE_X29Y52         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.839    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_Acc_Controller/rom_win_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage1_out_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.157ns (4.666%)  route 3.208ns (95.334%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.450ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.632     6.717    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/SINIT
    SLICE_X29Y51         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage1_out_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.643    12.859    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/clk
    SLICE_X29Y51         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage1_out_reg[0]/C
                         clock pessimism              0.233    13.092    
                         clock uncertainty           -0.160    12.932    
    SLICE_X29Y51         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    12.839    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage1_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage1_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.157ns (4.666%)  route 3.208ns (95.334%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.450ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.632     6.717    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/SINIT
    SLICE_X29Y51         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage1_out_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.643    12.859    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/clk
    SLICE_X29Y51         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage1_out_reg[13]/C
                         clock pessimism              0.233    13.092    
                         clock uncertainty           -0.160    12.932    
    SLICE_X29Y51         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    12.839    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage2_out_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.157ns (4.666%)  route 3.208ns (95.334%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.450ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.632     6.717    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/SINIT
    SLICE_X29Y52         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage2_out_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.643    12.859    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/clk
    SLICE_X29Y52         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage2_out_reg[11]/C
                         clock pessimism              0.233    13.092    
                         clock uncertainty           -0.160    12.932    
    SLICE_X29Y52         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    12.839    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage2_out_reg[11]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage2_out_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.157ns (4.666%)  route 3.208ns (95.334%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.450ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.632     6.717    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/SINIT
    SLICE_X29Y52         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage2_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.643    12.859    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/clk
    SLICE_X29Y52         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage2_out_reg[14]/C
                         clock pessimism              0.233    13.092    
                         clock uncertainty           -0.160    12.932    
    SLICE_X29Y52         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    12.839    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage2_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage3_out_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.365ns  (logic 0.157ns (4.666%)  route 3.208ns (95.334%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.859ns = ( 12.859 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.643ns (routing 1.450ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.632     6.717    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/SINIT
    SLICE_X29Y52         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage3_out_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.643    12.859    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/clk
    SLICE_X29Y52         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage3_out_reg[14]/C
                         clock pessimism              0.233    13.092    
                         clock uncertainty           -0.160    12.932    
    SLICE_X29Y52         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.093    12.839    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[4].inst_ConvPE/stage3_out_reg[14]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.157ns (4.658%)  route 3.214ns (95.342%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.450ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.638     6.723    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/SINIT
    SLICE_X38Y53         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.651    12.867    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/clk
    SLICE_X38Y53         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[0]/C
                         clock pessimism              0.233    13.100    
                         clock uncertainty           -0.160    12.940    
    SLICE_X38Y53         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.093    12.847    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[0]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.157ns (4.658%)  route 3.214ns (95.342%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.450ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.638     6.723    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/SINIT
    SLICE_X38Y53         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.651    12.867    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/clk
    SLICE_X38Y53         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[11]/C
                         clock pessimism              0.233    13.100    
                         clock uncertainty           -0.160    12.940    
    SLICE_X38Y53         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.093    12.847    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[11]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  6.124    

Slack (MET) :             6.124ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 0.157ns (4.658%)  route 3.214ns (95.342%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.867ns = ( 12.867 - 10.000 ) 
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.651ns (routing 1.450ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.638     6.723    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/SINIT
    SLICE_X38Y53         FDCE                                         f  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.651    12.867    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/clk
    SLICE_X38Y53         FDCE                                         r  design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[1]/C
                         clock pessimism              0.233    13.100    
                         clock uncertainty           -0.160    12.940    
    SLICE_X38Y53         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.093    12.847    design_1_i/Accelerator_0/inst/inst_Conv_layer/inst_ConvPE_list/conv_pe[5].inst_ConvPE/Weight_Shift0/dout11_reg[1]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -6.723    
  -------------------------------------------------------------------
                         slack                                  6.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.120ns (46.942%)  route 0.136ns (53.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.971ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y120         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.918     2.105    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y120         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.121     1.984    
    SLICE_X0Y120         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.966    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.120ns (46.942%)  route 0.136ns (53.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.971ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y120         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.918     2.105    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y120         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.121     1.984    
    SLICE_X0Y120         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.966    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.120ns (46.942%)  route 0.136ns (53.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.971ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y120         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.918     2.105    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y120         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.121     1.984    
    SLICE_X0Y120         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.018     1.966    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.120ns (46.942%)  route 0.136ns (53.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.918ns (routing 0.971ns, distribution 0.947ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y120         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.918     2.105    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y120         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.121     1.984    
    SLICE_X0Y120         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.018     1.966    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.120ns (46.942%)  route 0.136ns (53.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.971ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y120         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.914     2.101    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y120         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.121     1.980    
    SLICE_X0Y120         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.120ns (46.942%)  route 0.136ns (53.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.971ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y120         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.914     2.101    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y120         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.121     1.980    
    SLICE_X0Y120         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.120ns (46.942%)  route 0.136ns (53.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.971ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y120         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.914     2.101    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y120         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.121     1.980    
    SLICE_X0Y120         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.120ns (46.942%)  route 0.136ns (53.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.914ns (routing 0.971ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.110     2.124    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X0Y120         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.914     2.101    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y120         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.121     1.980    
    SLICE_X0Y120         FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     1.962    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.120ns (39.557%)  route 0.183ns (60.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.971ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.157     2.172    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y120         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.928     2.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y120         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.121     1.994    
    SLICE_X2Y120         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     1.976    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.120ns (39.557%)  route 0.183ns (60.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.869ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)
  Clock Net Delay (Destination): 1.928ns (routing 0.971ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X0Y117         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.952 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     1.978    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X0Y117         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.015 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.157     2.172    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X2Y120         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.928     2.115    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X2Y120         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.121     1.994    
    SLICE_X2Y120         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.018     1.976    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.195    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.825ns  (logic 0.149ns (5.274%)  route 2.676ns (94.726%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.810ns (routing 1.450ns, distribution 1.360ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           2.218     2.218    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y56         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.149     2.367 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.458     2.825    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y56         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.810     3.026    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y56         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.076ns (6.835%)  route 1.036ns (93.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.871ns (routing 0.971ns, distribution 0.900ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.904     0.904    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X13Y56         LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.076     0.980 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.132     1.112    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X13Y56         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.871     2.058    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X13Y56         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.345ns  (logic 0.157ns (4.694%)  route 3.188ns (95.306%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.450ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.612     6.698    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y115         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.835     3.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y115         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.345ns  (logic 0.157ns (4.694%)  route 3.188ns (95.306%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.835ns (routing 1.450ns, distribution 1.385ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.612     6.698    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y115         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.835     3.051    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y115         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 0.157ns (4.708%)  route 3.178ns (95.292%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.450ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.602     6.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y117         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.824     3.040    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y117         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.335ns  (logic 0.157ns (4.708%)  route 3.178ns (95.292%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.450ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.602     6.688    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y117         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.824     3.040    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y117         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.325ns  (logic 0.157ns (4.722%)  route 3.168ns (95.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.592     6.678    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y110         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.829     3.045    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y110         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.325ns  (logic 0.157ns (4.722%)  route 3.168ns (95.278%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.045ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.086ns (routing 1.584ns, distribution 1.502ns)
  Clock Net Delay (Destination): 2.829ns (routing 1.450ns, distribution 1.379ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.086     3.353    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.466 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           1.576     5.042    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     5.086 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        1.592     6.678    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y110         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.829     3.045    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y110         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.105ns (6.356%)  route 1.547ns (93.644%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.886ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.711     1.862    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.702     2.646    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.669 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        0.845     3.514    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y110         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.883     2.070    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y110         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.105ns (6.356%)  route 1.547ns (93.644%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.886ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.971ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.711     1.862    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.702     2.646    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.669 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        0.845     3.514    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y110         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.883     2.070    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y110         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.105ns (6.337%)  route 1.552ns (93.663%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.886ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.711     1.862    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.702     2.646    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.669 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        0.850     3.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y117         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.876     2.063    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y117         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.657ns  (logic 0.105ns (6.337%)  route 1.552ns (93.663%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.886ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.711     1.862    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.702     2.646    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.669 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        0.850     3.519    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y117         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.876     2.063    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y117         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.660ns  (logic 0.105ns (6.325%)  route 1.555ns (93.675%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.886ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.971ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.711     1.862    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.702     2.646    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.669 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        0.853     3.522    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y115         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.890     2.077    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y115         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.660ns  (logic 0.105ns (6.325%)  route 1.555ns (93.675%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.711ns (routing 0.886ns, distribution 0.825ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.971ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.711     1.862    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y53         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y53         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.944 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.702     2.646    design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]_bufg_place
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     2.669 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=7113, routed)        0.853     3.522    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X8Y115         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.890     2.077    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X8Y115         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[28]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.030ns  (logic 0.333ns (10.992%)  route 2.697ns (89.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         2.041     5.493    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y98          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     5.713 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[28]_i_1/O
                         net (fo=2, routed)           0.655     6.369    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[28]/CLR
    SLICE_X4Y97          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[28]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.983ns  (logic 0.306ns (10.258%)  route 2.677ns (89.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         2.099     5.551    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y94          LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     5.744 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[11]_i_1/O
                         net (fo=2, routed)           0.578     6.322    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]/CLR
    SLICE_X3Y93          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.858ns  (logic 0.306ns (10.708%)  route 2.552ns (89.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         2.095     5.547    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y98          LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     5.740 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[29]_i_1/O
                         net (fo=2, routed)           0.456     6.197    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/CLR
    SLICE_X8Y97          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[25]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.781ns  (logic 0.333ns (11.976%)  route 2.448ns (88.024%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         2.052     5.504    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y99          LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.220     5.724 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[25]_i_1/O
                         net (fo=2, routed)           0.395     6.120    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[25]/CLR
    SLICE_X4Y99          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[25]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[21]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.689ns  (logic 0.204ns (7.586%)  route 2.485ns (92.414%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         2.028     5.480    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y102         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     5.571 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[21]_i_1/O
                         net (fo=2, routed)           0.457     6.028    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[21]/CLR
    SLICE_X3Y102         LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[21]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[26]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.657ns  (logic 0.206ns (7.754%)  route 2.451ns (92.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         2.037     5.489    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y99          LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     5.582 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[26]_i_1/O
                         net (fo=2, routed)           0.414     5.996    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[26]/CLR
    SLICE_X5Y100         LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[26]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.652ns  (logic 0.333ns (12.555%)  route 2.319ns (87.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         2.046     5.498    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X4Y94          LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     5.718 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[10]_i_1/O
                         net (fo=2, routed)           0.273     5.991    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/CLR
    SLICE_X4Y94          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.631ns  (logic 0.306ns (11.633%)  route 2.325ns (88.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         1.906     5.358    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y102         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.193     5.551 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[20]_i_1/O
                         net (fo=2, routed)           0.418     5.970    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]/CLR
    SLICE_X5Y101         LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.601ns  (logic 0.246ns (9.459%)  route 2.355ns (90.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         1.994     5.446    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X3Y83          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     5.579 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[13]_i_1/O
                         net (fo=2, routed)           0.361     5.940    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]/CLR
    SLICE_X5Y82          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]/L7/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.547ns  (logic 0.204ns (8.009%)  route 2.343ns (91.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.072ns (routing 1.584ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       3.072     3.339    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X17Y52         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y52         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.113     3.452 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=338, routed)         1.940     5.392    design_1_i/DMA_Controller_0/inst/inst_Controller/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X5Y102         LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     5.483 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[19]_i_1/O
                         net (fo=2, routed)           0.403     5.886    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]/CLR
    SLICE_X5Y102         LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]/L7/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[9]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.137ns (46.014%)  route 0.161ns (53.986%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X3Y95          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.953 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[9]/Q
                         net (fo=5, routed)           0.060     2.012    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[9]
    SLICE_X3Y94          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.053     2.065 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[9]_i_1/O
                         net (fo=2, routed)           0.101     2.166    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[9]/CLR
    SLICE_X3Y94          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[9]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.150ns (46.984%)  route 0.169ns (53.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.886ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.708     1.859    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X4Y95          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.083     1.942 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[10]/Q
                         net (fo=5, routed)           0.078     2.020    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[10]
    SLICE_X4Y94          LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.067     2.087 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[10]_i_1/O
                         net (fo=2, routed)           0.091     2.178    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/CLR
    SLICE_X4Y94          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.107ns (34.726%)  route 0.201ns (65.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.722ns (routing 0.886ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.722     1.873    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X3Y100         FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.957 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[24]/Q
                         net (fo=5, routed)           0.067     2.023    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[24]
    SLICE_X3Y103         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.023     2.046 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[24]_i_1/O
                         net (fo=2, routed)           0.134     2.181    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]/CLR
    SLICE_X4Y101         LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.125ns (38.820%)  route 0.197ns (61.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.720     1.871    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X3Y98          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     1.955 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[27]/Q
                         net (fo=5, routed)           0.102     2.057    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[27]
    SLICE_X5Y99          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.041     2.098 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[27]_i_1/O
                         net (fo=2, routed)           0.095     2.193    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]/CLR
    SLICE_X5Y99          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.137ns (41.516%)  route 0.193ns (58.484%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.715     1.866    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X6Y95          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.950 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[7]/Q
                         net (fo=5, routed)           0.092     2.042    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[7]
    SLICE_X6Y92          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.053     2.095 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[7]_i_1/O
                         net (fo=2, routed)           0.101     2.196    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]/CLR
    SLICE_X6Y92          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.143ns (42.910%)  route 0.190ns (57.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.712     1.863    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X0Y102         FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     1.948 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[23]/Q
                         net (fo=5, routed)           0.057     2.004    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[23]
    SLICE_X1Y102         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.058     2.062 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[23]_i_1/O
                         net (fo=2, routed)           0.134     2.196    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]/CLR
    SLICE_X3Y103         LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[25]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.132ns (40.346%)  route 0.195ns (59.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.720     1.871    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X3Y98          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.955 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[25]/Q
                         net (fo=5, routed)           0.060     2.015    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[25]
    SLICE_X4Y99          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.048     2.063 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[25]_i_1/O
                         net (fo=2, routed)           0.135     2.198    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[25]/CLR
    SLICE_X4Y99          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[25]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.147ns (40.134%)  route 0.219ns (59.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.708ns (routing 0.886ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.708     1.859    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X7Y96          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.942 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[1]/Q
                         net (fo=5, routed)           0.102     2.043    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[1]
    SLICE_X9Y95          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.064     2.107 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[1]_i_1/O
                         net (fo=2, routed)           0.118     2.225    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]/CLR
    SLICE_X9Y94          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.130ns (36.211%)  route 0.229ns (63.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.720ns (routing 0.886ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.720     1.871    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X3Y98          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.084     1.955 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[29]/Q
                         net (fo=5, routed)           0.068     2.023    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[29]
    SLICE_X4Y98          LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.046     2.069 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[29]_i_1/O
                         net (fo=2, routed)           0.161     2.230    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/CLR
    SLICE_X8Y97          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/L7/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[30]/L7/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.152ns (41.888%)  route 0.211ns (58.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.718ns (routing 0.886ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.718     1.869    design_1_i/DMA_Controller_0/inst/inst_Controller/M00_AXI_ACLK
    SLICE_X3Y98          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.953 r  design_1_i/DMA_Controller_0/inst/inst_Controller/slv_reg3_reg[30]/Q
                         net (fo=5, routed)           0.123     2.076    design_1_i/DMA_Controller_0/inst/inst_Controller/Q[30]
    SLICE_X8Y98          LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.068     2.144 f  design_1_i/DMA_Controller_0/inst/inst_Controller/Read_BASE_ADDR[30]_i_1/O
                         net (fo=2, routed)           0.088     2.231    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[30]/CLR
    SLICE_X9Y98          LDCE                                         f  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[30]/L7/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.301ns  (logic 0.543ns (41.737%)  route 0.758ns (58.263%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]/L7/G
    SLICE_X9Y94          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.173     0.173 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]/L7/Q
                         net (fo=1, routed)           0.069     0.242    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]/S0
    SLICE_X9Y94          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     0.463 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[1]/L3/O
                         net (fo=1, routed)           0.594     1.057    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[1]
    SLICE_X4Y87          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149     1.206 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[1]_i_1/O
                         net (fo=1, routed)           0.095     1.301    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[1]_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.819     3.035    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X4Y87          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[3]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.218ns  (logic 0.545ns (44.745%)  route 0.673ns (55.255%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.824ns (routing 1.450ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[3]/L7/G
    SLICE_X9Y92          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.173     0.173 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[3]/L7/Q
                         net (fo=1, routed)           0.069     0.242    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[3]/S0
    SLICE_X9Y92          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     0.463 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[3]/L3/O
                         net (fo=1, routed)           0.508     0.971    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[3]
    SLICE_X5Y87          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     1.122 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[3]_i_1/O
                         net (fo=1, routed)           0.096     1.218    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[3]_i_1_n_0
    SLICE_X5Y87          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.824     3.040    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X5Y87          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.218ns  (logic 0.546ns (44.828%)  route 0.672ns (55.172%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]/L7/G
    SLICE_X5Y101         LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.172     0.172 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]/L7/Q
                         net (fo=1, routed)           0.063     0.235    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]/S0
    SLICE_X5Y101         LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.186     0.421 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[20]/L3/O
                         net (fo=1, routed)           0.542     0.963    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[20]
    SLICE_X3Y90          LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.188     1.151 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[20]_i_1/O
                         net (fo=1, routed)           0.067     1.218    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[20]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.816     3.032    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[22]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.209ns  (logic 0.577ns (47.725%)  route 0.632ns (52.275%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.809ns (routing 1.450ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[22]/L7/G
    SLICE_X1Y102         LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.172     0.172 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[22]/L7/Q
                         net (fo=1, routed)           0.072     0.244    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[22]/S0
    SLICE_X1Y102         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.220     0.464 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[22]/L3/O
                         net (fo=1, routed)           0.464     0.928    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[22]
    SLICE_X4Y92          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.185     1.113 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[22]_i_1/O
                         net (fo=1, routed)           0.096     1.209    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[22]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.809     3.025    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X4Y92          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.183ns  (logic 0.582ns (49.197%)  route 0.601ns (50.803%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]/L7/G
    SLICE_X6Y92          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.173     0.173 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]/L7/Q
                         net (fo=1, routed)           0.069     0.242    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]/S0
    SLICE_X6Y92          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     0.463 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[7]/L3/O
                         net (fo=1, routed)           0.451     0.914    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[7]
    SLICE_X4Y87          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     1.102 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[7]_i_1/O
                         net (fo=1, routed)           0.081     1.183    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[7]_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.819     3.035    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X4Y87          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.157ns  (logic 0.509ns (43.993%)  route 0.648ns (56.007%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.809ns (routing 1.450ns, distribution 1.359ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/L7/G
    SLICE_X8Y97          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.172     0.172 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/L7/Q
                         net (fo=1, routed)           0.118     0.290    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/S0
    SLICE_X8Y97          LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.185     0.475 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[29]/L3/O
                         net (fo=1, routed)           0.449     0.924    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[29]
    SLICE_X4Y92          LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.152     1.076 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[29]_i_1/O
                         net (fo=1, routed)           0.081     1.157    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[29]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.809     3.025    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X4Y92          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.116ns  (logic 0.476ns (42.652%)  route 0.640ns (57.348%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]/L7/G
    SLICE_X5Y102         LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.172     0.172 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]/L7/Q
                         net (fo=1, routed)           0.063     0.235    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]/S0
    SLICE_X5Y102         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.154     0.389 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[19]/L3/O
                         net (fo=1, routed)           0.508     0.897    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[19]
    SLICE_X3Y90          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     1.047 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[19]_i_1/O
                         net (fo=1, routed)           0.069     1.116    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[19]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.816     3.032    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.110ns  (logic 0.531ns (47.838%)  route 0.579ns (52.162%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]/L7/G
    SLICE_X3Y103         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.173     0.173 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]/L7/Q
                         net (fo=1, routed)           0.069     0.242    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]/S0
    SLICE_X3Y103         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.221     0.463 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[23]/L3/O
                         net (fo=1, routed)           0.443     0.906    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[23]
    SLICE_X3Y90          LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.137     1.043 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[23]_i_1/O
                         net (fo=1, routed)           0.067     1.110    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[23]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.816     3.032    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.108ns  (logic 0.529ns (47.744%)  route 0.579ns (52.256%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.822ns (routing 1.450ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]/L7/G
    SLICE_X5Y82          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.172     0.172 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]/L7/Q
                         net (fo=1, routed)           0.239     0.411    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]/S0
    SLICE_X5Y83          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.137     0.548 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[13]/L3/O
                         net (fo=1, routed)           0.245     0.793    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[13]
    SLICE_X5Y89          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.220     1.013 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[13]_i_1/O
                         net (fo=1, routed)           0.095     1.108    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[13]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.822     3.038    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X5Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[14]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.072ns  (logic 0.548ns (51.119%)  route 0.524ns (48.881%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.819ns (routing 1.450ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[14]/L7/G
    SLICE_X3Y84          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.173     0.173 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[14]/L7/Q
                         net (fo=1, routed)           0.130     0.303    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[14]/S0
    SLICE_X3Y84          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.224     0.527 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[14]/L3/O
                         net (fo=1, routed)           0.298     0.825    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[14]
    SLICE_X4Y87          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.151     0.976 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[14]_i_1/O
                         net (fo=1, routed)           0.096     1.072    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[14]_i_1_n_0
    SLICE_X4Y87          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       2.819     3.035    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X4Y87          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[17]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.220ns (69.182%)  route 0.098ns (30.818%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[17]/L7/G
    SLICE_X6Y89          LDCE (EnToQ_AFF2_SLICEL_G_Q)
                                                      0.108     0.108 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[17]/L7/Q
                         net (fo=1, routed)           0.047     0.155    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[17]/S0
    SLICE_X5Y89          LUT3 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.021     0.176 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[17]/L3/O
                         net (fo=1, routed)           0.028     0.204    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[17]
    SLICE_X5Y89          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.091     0.295 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[17]_i_1/O
                         net (fo=1, routed)           0.023     0.318    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[17]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.876     2.063    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X5Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.181ns (54.030%)  route 0.154ns (45.970%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/L7/G
    SLICE_X4Y94          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.106     0.106 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/L7/Q
                         net (fo=1, routed)           0.025     0.131    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/S0
    SLICE_X4Y94          LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     0.168 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[10]/L3/O
                         net (fo=1, routed)           0.110     0.278    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[10]
    SLICE_X3Y90          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.038     0.316 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[10]_i_1/O
                         net (fo=1, routed)           0.019     0.335    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[10]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.877     2.064    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[12]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.206ns (59.710%)  route 0.139ns (40.290%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.873ns (routing 0.971ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[12]/L7/G
    SLICE_X3Y85          LDCE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.107     0.107 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[12]/L7/Q
                         net (fo=1, routed)           0.050     0.157    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[12]/S0
    SLICE_X3Y85          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.022     0.179 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[12]/L3/O
                         net (fo=1, routed)           0.070     0.249    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[12]
    SLICE_X3Y89          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.077     0.326 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[12]_i_1/O
                         net (fo=1, routed)           0.019     0.345    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[12]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.873     2.060    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X3Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[16]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.196ns (52.128%)  route 0.180ns (47.872%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.873ns (routing 0.971ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[16]/L7/G
    SLICE_X6Y87          LDCE (EnToQ_AFF2_SLICEL_G_Q)
                                                      0.108     0.108 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[16]/L7/Q
                         net (fo=1, routed)           0.068     0.176    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[16]/S0
    SLICE_X6Y87          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.067     0.243 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[16]/L3/O
                         net (fo=1, routed)           0.092     0.335    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[16]
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.021     0.356 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[16]_i_1/O
                         net (fo=1, routed)           0.020     0.376    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[16]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.873     2.060    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X3Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.220ns (55.980%)  route 0.173ns (44.020%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.870ns (routing 0.971ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]/L7/G
    SLICE_X4Y101         LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.106     0.106 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]/L7/Q
                         net (fo=1, routed)           0.050     0.156    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]/S0
    SLICE_X4Y101         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.077     0.233 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[24]/L3/O
                         net (fo=1, routed)           0.094     0.327    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[24]
    SLICE_X4Y93          LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     0.364 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[24]_i_1/O
                         net (fo=1, routed)           0.029     0.393    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[24]_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.870     2.057    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X4Y93          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[24]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.393ns  (logic 0.230ns (58.524%)  route 0.163ns (41.476%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.867ns (routing 0.971ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]/L7/G
    SLICE_X5Y99          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.106     0.106 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]/L7/Q
                         net (fo=1, routed)           0.033     0.139    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]/S0
    SLICE_X5Y99          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.103     0.242 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[27]/L3/O
                         net (fo=1, routed)           0.107     0.349    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[27]
    SLICE_X4Y92          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     0.370 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[27]_i_1/O
                         net (fo=1, routed)           0.023     0.393    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[27]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.867     2.054    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X4Y92          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[27]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[15]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.626%)  route 0.148ns (37.374%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.873ns (routing 0.971ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[15]/L7/G
    SLICE_X3Y88          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.106     0.106 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[15]/L7/Q
                         net (fo=1, routed)           0.024     0.130    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[15]/S0
    SLICE_X3Y88          LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.038     0.168 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[15]/L3/O
                         net (fo=1, routed)           0.106     0.274    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[15]
    SLICE_X3Y89          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.104     0.378 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[15]_i_1/O
                         net (fo=1, routed)           0.018     0.396    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[15]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.873     2.060    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X3Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.299ns (74.564%)  route 0.102ns (25.436%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]/L7/G
    SLICE_X3Y93          LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.106     0.106 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]/L7/Q
                         net (fo=1, routed)           0.032     0.138    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]/S0
    SLICE_X3Y93          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.103     0.241 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[11]/L3/O
                         net (fo=1, routed)           0.052     0.293    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[11]
    SLICE_X3Y90          LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.090     0.383 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[11]_i_1/O
                         net (fo=1, routed)           0.018     0.401    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[11]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.877     2.064    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X3Y90          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[31]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.230ns (57.357%)  route 0.171ns (42.643%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.869ns (routing 0.971ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[31]/L7/G
    SLICE_X7Y98          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.106     0.106 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[31]/L7/Q
                         net (fo=1, routed)           0.033     0.139    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[31]/S0
    SLICE_X7Y98          LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.103     0.242 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[31]/L3/O
                         net (fo=1, routed)           0.118     0.360    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[31]
    SLICE_X4Y92          LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.021     0.381 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[31]_i_2/O
                         net (fo=1, routed)           0.020     0.401    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[31]_i_2_n_0
    SLICE_X4Y92          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.869     2.056    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X4Y92          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[6]/L7/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.204ns (50.246%)  route 0.202ns (49.754%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.876ns (routing 0.971ns, distribution 0.905ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          LDCE                         0.000     0.000 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[6]/L7/G
    SLICE_X8Y89          LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.106     0.106 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[6]/L7/Q
                         net (fo=1, routed)           0.030     0.136    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[6]/S0
    SLICE_X8Y89          LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.077     0.213 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/Read_BASE_ADDR_reg[6]/L3/O
                         net (fo=1, routed)           0.149     0.362    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Q[6]
    SLICE_X5Y89          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.021     0.383 r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[6]_i_1/O
                         net (fo=1, routed)           0.023     0.406    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr[6]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=11912, routed)       1.876     2.063    design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/M00_AXI_ACLK
    SLICE_X5Y89          FDRE                                         r  design_1_i/DMA_Controller_0/inst/inst_dataFIFO/i1/Read_addr_reg[6]/C





