Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at core_sys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at core_sys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at core_sys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at core_sys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/core_sys/synthesis/submodules/core_sys_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at Sync_Gen.v(1): object "SYNC" differs only in case from object "sync" in the same scope File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/lib/Sync_Gen.v Line: 1
Info (10281): Verilog HDL Declaration information at Txt_Renderer.v(230): object "th" differs only in case from object "TH" in the same scope File: /run/media/felucco/DATA/Documenti/Universita/EdSE/Quartus_Proj/HPS_Text_Renderer/Txt_Renderer.v Line: 230
