INFO: [HLS 200-10] Running 'S:/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Hevos' on host 'desktop-75mlgfj' (Windows NT_amd64 version 6.2) on Fri Dec 02 13:24:45 +0100 2022
INFO: [HLS 200-10] In directory 'S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS'
Sourcing Tcl script 'S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/csim.tcl'
INFO: [HLS 200-1510] Running: source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/csim.tcl
INFO: [HLS 200-1510] Running: open_project Radix 
INFO: [HLS 200-10] Opening project 'S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix'.
INFO: [HLS 200-1510] Running: set_top radix 
INFO: [HLS 200-1510] Running: add_files ../../Code/radix/radix.h 
INFO: [HLS 200-10] Adding design file '../../Code/radix/radix.h' to the project
INFO: [HLS 200-1510] Running: add_files ../../Code/radix/radix.c 
INFO: [HLS 200-10] Adding design file '../../Code/radix/radix.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../../Code/radix/tb.c -cflags -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file '../../Code/radix/tb.c' to the project
INFO: [HLS 200-1510] Running: open_solution radix01 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Radix/radix01/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name radix radix 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
Running Dispatch Server on port: 61606
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Generating csim.exe
Makefile.rules:322: recipe for target 'csim.exe' failed
S:/Xilinx/Vitis_HLS/2022.2/tps/win64/msys64/mingw64/bin/../lib/gcc/x86_64-w64-mingw32/6.2.0/../../../../x86_64-w64-mingw32/lib/../lib/libmingw32.a(lib64_libmingw32_a-crt0_c.o): In function `main':
C:/repo/mingw-w64-crt-git/src/mingw-w64/mingw-w64-crt/crt/crt0_c.c:18: undefined reference to `WinMain'
collect2.exe: error: ld returned 1 exit status
make: *** [csim.exe] Error 1
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 0.227 MB.
5
    while executing
"source S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/csim.tcl"
    invoked from within
"hls::main S:/Dokumenter/Skole/CS-Master/CS4110/Project/HLS/Radix/radix01/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.082 seconds; peak allocated memory: 676.977 MB.
