NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_reg_shared_access_seq",{160:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype160\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_shared_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of a shared register by writing through each address map then reading it via every other address maps in which the register is readable and the backdoor, making sure that the resulting value matches the mirrored value.</div></div>",162:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype162\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">uvm_reg rg</div></div><div class=\"TTSummary\">The register to be tested</div></div>"});