<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1286" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1286{left:576px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t2_1286{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1286{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1286{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1286{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_1286{left:359px;bottom:950px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1286{left:69px;bottom:861px;letter-spacing:0.13px;}
#t8_1286{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t9_1286{left:69px;bottom:820px;letter-spacing:-0.17px;word-spacing:-0.85px;}
#ta_1286{left:69px;bottom:804px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_1286{left:69px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_1286{left:69px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#td_1286{left:69px;bottom:745px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#te_1286{left:69px;bottom:729px;letter-spacing:-0.13px;word-spacing:-0.87px;}
#tf_1286{left:583px;bottom:735px;}
#tg_1286{left:598px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#th_1286{left:69px;bottom:712px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ti_1286{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tj_1286{left:69px;bottom:671px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#tk_1286{left:69px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tl_1286{left:69px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tm_1286{left:69px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#tn_1286{left:352px;bottom:619px;}
#to_1286{left:363px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tp_1286{left:69px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_1286{left:69px;bottom:579px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_1286{left:69px;bottom:553px;}
#ts_1286{left:95px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#tt_1286{left:95px;bottom:539px;letter-spacing:-0.24px;word-spacing:-0.37px;}
#tu_1286{left:69px;bottom:513px;}
#tv_1286{left:95px;bottom:516px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#tw_1286{left:95px;bottom:499px;letter-spacing:-0.19px;word-spacing:-0.45px;}
#tx_1286{left:69px;bottom:475px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#ty_1286{left:701px;bottom:482px;}
#tz_1286{left:717px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t10_1286{left:69px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_1286{left:69px;bottom:441px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t12_1286{left:69px;bottom:402px;letter-spacing:0.13px;}
#t13_1286{left:69px;bottom:377px;letter-spacing:-0.11px;}
#t14_1286{left:212px;bottom:377px;letter-spacing:-0.11px;}
#t15_1286{left:90px;bottom:359px;letter-spacing:-0.11px;}
#t16_1286{left:117px;bottom:341px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t17_1286{left:117px;bottom:322px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t18_1286{left:90px;bottom:304px;letter-spacing:-0.11px;}
#t19_1286{left:117px;bottom:286px;letter-spacing:-0.12px;}
#t1a_1286{left:69px;bottom:267px;letter-spacing:-0.11px;}
#t1b_1286{left:69px;bottom:227px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1c_1286{left:69px;bottom:203px;letter-spacing:-0.16px;}
#t1d_1286{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t1e_1286{left:225px;bottom:1065px;letter-spacing:-0.13px;}
#t1f_1286{left:396px;bottom:1065px;letter-spacing:-0.11px;}
#t1g_1286{left:396px;bottom:1050px;letter-spacing:-0.09px;}
#t1h_1286{left:434px;bottom:1065px;letter-spacing:-0.1px;}
#t1i_1286{left:434px;bottom:1050px;letter-spacing:-0.15px;}
#t1j_1286{left:507px;bottom:1065px;letter-spacing:-0.15px;}
#t1k_1286{left:507px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1l_1286{left:579px;bottom:1065px;letter-spacing:-0.12px;}
#t1m_1286{left:74px;bottom:1027px;letter-spacing:-0.13px;}
#t1n_1286{left:225px;bottom:1027px;letter-spacing:-0.15px;}
#t1o_1286{left:396px;bottom:1027px;letter-spacing:-0.1px;}
#t1p_1286{left:434px;bottom:1027px;letter-spacing:-0.09px;}
#t1q_1286{left:507px;bottom:1027px;letter-spacing:-0.13px;}
#t1r_1286{left:579px;bottom:1027px;letter-spacing:-0.11px;}
#t1s_1286{left:579px;bottom:1010px;letter-spacing:-0.13px;}
#t1t_1286{left:87px;bottom:929px;letter-spacing:-0.15px;}
#t1u_1286{left:196px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1v_1286{left:373px;bottom:929px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1w_1286{left:549px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1x_1286{left:727px;bottom:929px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1y_1286{left:97px;bottom:904px;letter-spacing:-0.1px;}
#t1z_1286{left:217px;bottom:904px;letter-spacing:-0.15px;}
#t20_1286{left:394px;bottom:904px;letter-spacing:-0.16px;}
#t21_1286{left:570px;bottom:904px;letter-spacing:-0.15px;}
#t22_1286{left:748px;bottom:904px;letter-spacing:-0.16px;}
#t23_1286{left:69px;bottom:116px;letter-spacing:-0.16px;}
#t24_1286{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1286{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1286{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1286{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1286{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1286{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1286{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_1286{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s8_1286{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_1286{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1286" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1286Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1286" style="-webkit-user-select: none;"><object width="935" height="1210" data="1286/1286.svg" type="image/svg+xml" id="pdf1286" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1286" class="t s1_1286">RDTSCP—Read Time-Stamp Counter and Processor ID </span>
<span id="t2_1286" class="t s2_1286">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1286" class="t s1_1286">4-552 </span><span id="t4_1286" class="t s1_1286">Vol. 2B </span>
<span id="t5_1286" class="t s3_1286">RDTSCP—Read Time-Stamp Counter and Processor ID </span>
<span id="t6_1286" class="t s4_1286">Instruction Operand Encoding </span>
<span id="t7_1286" class="t s4_1286">Description </span>
<span id="t8_1286" class="t s5_1286">Reads the current value of the processor’s time-stamp counter (a 64-bit MSR) into the EDX:EAX registers and also </span>
<span id="t9_1286" class="t s5_1286">reads the value of the IA32_TSC_AUX MSR (address C0000103H) into the ECX register. The EDX register is loaded </span>
<span id="ta_1286" class="t s5_1286">with the high-order 32 bits of the IA32_TSC MSR; the EAX register is loaded with the low-order 32 bits of the </span>
<span id="tb_1286" class="t s5_1286">IA32_TSC MSR; and the ECX register is loaded with the low-order 32-bits of IA32_TSC_AUX MSR. On processors </span>
<span id="tc_1286" class="t s5_1286">that support the Intel 64 architecture, the high-order 32 bits of each of RAX, RDX, and RCX are cleared. </span>
<span id="td_1286" class="t s5_1286">The processor monotonically increments the time-stamp counter MSR every clock cycle and resets it to 0 whenever </span>
<span id="te_1286" class="t s5_1286">the processor is reset. See “Time Stamp Counter” in Chapter 18 of the Intel </span>
<span id="tf_1286" class="t s6_1286">® </span>
<span id="tg_1286" class="t s5_1286">64 and IA-32 Architectures Software </span>
<span id="th_1286" class="t s5_1286">Developer’s Manual, Volume 3B, for specific details of the time stamp counter behavior. </span>
<span id="ti_1286" class="t s5_1286">The time stamp disable (TSD) flag in register CR4 restricts the use of the RDTSCP instruction as follows. When the </span>
<span id="tj_1286" class="t s5_1286">flag is clear, the RDTSCP instruction can be executed at any privilege level; when the flag is set, the instruction can </span>
<span id="tk_1286" class="t s5_1286">only be executed at privilege level 0. </span>
<span id="tl_1286" class="t s5_1286">The RDTSCP instruction is not a serializing instruction, but it does wait until all previous instructions have executed </span>
<span id="tm_1286" class="t s5_1286">and all previous loads are globally visible. </span>
<span id="tn_1286" class="t s6_1286">1 </span>
<span id="to_1286" class="t s5_1286">But it does not wait for previous stores to be globally visible, and subse- </span>
<span id="tp_1286" class="t s5_1286">quent instructions may begin execution before the read operation is performed. The following items may guide </span>
<span id="tq_1286" class="t s5_1286">software seeking to order executions of RDTSCP: </span>
<span id="tr_1286" class="t s7_1286">• </span><span id="ts_1286" class="t s5_1286">If software requires RDTSCP to be executed only after all previous stores are globally visible, it can execute </span>
<span id="tt_1286" class="t s5_1286">MFENCE immediately before RDTSCP. </span>
<span id="tu_1286" class="t s7_1286">• </span><span id="tv_1286" class="t s5_1286">If software requires RDTSCP to be executed prior to execution of any subsequent instruction (including any </span>
<span id="tw_1286" class="t s5_1286">memory accesses), it can execute LFENCE immediately after RDTSCP. </span>
<span id="tx_1286" class="t s5_1286">See “Changes to Instruction Behavior in VMX Non-Root Operation” in Chapter 26 of the Intel </span>
<span id="ty_1286" class="t s6_1286">® </span>
<span id="tz_1286" class="t s5_1286">64 and IA-32 Archi- </span>
<span id="t10_1286" class="t s5_1286">tectures Software Developer’s Manual, Volume 3C, for more information about the behavior of this instruction in </span>
<span id="t11_1286" class="t s5_1286">VMX non-root operation. </span>
<span id="t12_1286" class="t s4_1286">Operation </span>
<span id="t13_1286" class="t s8_1286">IF (CR4.TSD = 0) or (CPL </span><span id="t14_1286" class="t s8_1286">= 0) or (CR0.PE = 0) </span>
<span id="t15_1286" class="t s8_1286">THEN </span>
<span id="t16_1286" class="t s8_1286">EDX:EAX := TimeStampCounter; </span>
<span id="t17_1286" class="t s8_1286">ECX := IA32_TSC_AUX[31:0]; </span>
<span id="t18_1286" class="t s8_1286">ELSE (* CR4.TSD = 1 and (CPL = 1, 2, or 3) and CR0.PE = 1 *) </span>
<span id="t19_1286" class="t s8_1286">#GP(0); </span>
<span id="t1a_1286" class="t s8_1286">FI; </span>
<span id="t1b_1286" class="t s4_1286">Flags Affected </span>
<span id="t1c_1286" class="t s5_1286">None. </span>
<span id="t1d_1286" class="t s9_1286">Opcode* </span><span id="t1e_1286" class="t s9_1286">Instruction </span><span id="t1f_1286" class="t s9_1286">Op/ </span>
<span id="t1g_1286" class="t s9_1286">En </span>
<span id="t1h_1286" class="t s9_1286">64-Bit </span>
<span id="t1i_1286" class="t s9_1286">Mode </span>
<span id="t1j_1286" class="t s9_1286">Compat/ </span>
<span id="t1k_1286" class="t s9_1286">Leg Mode </span>
<span id="t1l_1286" class="t s9_1286">Description </span>
<span id="t1m_1286" class="t s8_1286">0F 01 F9 </span><span id="t1n_1286" class="t s8_1286">RDTSCP </span><span id="t1o_1286" class="t s8_1286">ZO </span><span id="t1p_1286" class="t s8_1286">Valid </span><span id="t1q_1286" class="t s8_1286">Valid </span><span id="t1r_1286" class="t s8_1286">Read 64-bit time-stamp counter and </span>
<span id="t1s_1286" class="t s8_1286">IA32_TSC_AUX value into EDX:EAX and ECX. </span>
<span id="t1t_1286" class="t s9_1286">Op/En </span><span id="t1u_1286" class="t s9_1286">Operand 1 </span><span id="t1v_1286" class="t s9_1286">Operand 2 </span><span id="t1w_1286" class="t s9_1286">Operand 3 </span><span id="t1x_1286" class="t s9_1286">Operand 4 </span>
<span id="t1y_1286" class="t s8_1286">ZO </span><span id="t1z_1286" class="t s8_1286">N/A </span><span id="t20_1286" class="t s8_1286">N/A </span><span id="t21_1286" class="t s8_1286">N/A </span><span id="t22_1286" class="t s8_1286">N/A </span>
<span id="t23_1286" class="t s8_1286">1. </span><span id="t24_1286" class="t s8_1286">A load is considered to become globally visible when the value to be loaded is determined. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
