// Seed: 1545796503
module module_0 (
    input tri id_0,
    output tri id_1,
    input wor id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    output tri0 id_11
);
  id_13(
      .id_0(id_1)
  );
  assign module_1.type_1 = 0;
  assign id_1 = 1;
  assign id_1 = id_7 - 1;
  assign id_9 = id_5;
  assign id_1 = -1;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri1 id_4,
    output wor id_5,
    input wor id_6
);
  assign id_1.id_2 = id_2 ? 1'h0 : 1'b0;
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_6,
      id_2,
      id_3,
      id_6,
      id_5,
      id_6,
      id_6,
      id_3,
      id_0,
      id_5
  );
endmodule
