-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Sun Jun 16 23:50:01 2024
-- Host        : Tey running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_v_demosaic_0_0_sim_netlist.vhdl
-- Design      : design_1_v_demosaic_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Block_entry_split_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \ap_return_preg_reg[15]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Block_entry_split_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Block_entry_split_proc is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(0),
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(10),
      Q => ap_return_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(11),
      Q => ap_return_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(12),
      Q => ap_return_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(13),
      Q => ap_return_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(14),
      Q => ap_return_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(15),
      Q => ap_return_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(1),
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(2),
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(3),
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(4),
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(5),
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(6),
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(7),
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(8),
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_return_preg_reg[15]_0\,
      D => Q(9),
      Q => ap_return_preg(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_CTRL_s_axi is
  port (
    interrupt : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_width_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_height_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_width_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \int_height_reg[10]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \int_height_reg[8]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \int_height_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \int_bayer_phase_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_bayer_phase_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_Block_entry_split_proc_U0_ap_ready : out STD_LOGIC;
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg : out STD_LOGIC;
    \int_height_reg[0]_0\ : out STD_LOGIC;
    \int_height_reg[15]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \int_width_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_width_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    \cmp59_i_reg_545_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cmp59_i_reg_545_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp59_i_reg_465_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopHeight_reg_536_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \loopWidth_reg_541_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Block_entry_split_proc_U0_ap_continue : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm[2]_i_2__1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln228_reg_199_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \icmp_ln228_reg_199_reg[0]_0\ : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_ready : in STD_LOGIC;
    \int_isr_reg[0]_0\ : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_CTRL_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_4_n_5\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_2_n_5 : STD_LOGIC;
  signal int_bayer_phase0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_bayer_phase[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_bayer_phase_reg[15]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_height_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \loopHeight_reg_377[10]_i_3_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_377[6]_i_2_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_441[10]_i_3_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_382[10]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_382[6]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_446[10]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_446[9]_i_2_n_5\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_loopHeight_reg_536_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_loopHeight_reg_536_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_loopWidth_reg_541_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_loopWidth_reg_541_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair32";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ap_return_preg[15]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1 : label is "soft_lutpair24";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp59_i_reg_545_reg[0]_i_1\ : label is 14;
  attribute SOFT_HLUTNM of \icmp_ln228_reg_199[0]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_bayer_phase[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_bayer_phase[11]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_bayer_phase[12]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_bayer_phase[13]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_bayer_phase[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_bayer_phase[15]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_bayer_phase[1]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_bayer_phase[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_bayer_phase[3]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_bayer_phase[4]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_bayer_phase[5]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_bayer_phase[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_bayer_phase[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_bayer_phase[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_bayer_phase[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \loopHeight_reg_377[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \loopHeight_reg_377[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \loopHeight_reg_377[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \loopHeight_reg_377[6]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \loopHeight_reg_377[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \loopHeight_reg_377[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \loopHeight_reg_377[9]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \loopHeight_reg_441[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \loopHeight_reg_441[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \loopHeight_reg_441[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \loopHeight_reg_441[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \loopHeight_reg_441[6]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \loopHeight_reg_441[7]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \loopHeight_reg_441[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \loopHeight_reg_441[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \loopWidth_reg_382[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \loopWidth_reg_382[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \loopWidth_reg_382[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \loopWidth_reg_382[6]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \loopWidth_reg_382[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \loopWidth_reg_382[9]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[10]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[10]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[1]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[2]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[7]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \loopWidth_reg_446[9]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \rdata[2]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rdata[3]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair43";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  ap_start <= \^ap_start\;
  \int_bayer_phase_reg[15]_1\(15 downto 0) <= \^int_bayer_phase_reg[15]_1\(15 downto 0);
  \int_height_reg[15]_0\(15 downto 0) <= \^int_height_reg[15]_0\(15 downto 0);
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_CTRL_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA30BA3F"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => s_axi_CTRL_AWVALID,
      I2 => \^fsm_onehot_wstate_reg[1]_0\,
      I3 => \^s_axi_ctrl_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_BREADY,
      I3 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(0),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(0),
      O => \int_bayer_phase_reg[15]_0\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(10),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(10),
      O => \int_bayer_phase_reg[15]_0\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(11),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(11),
      O => \int_bayer_phase_reg[15]_0\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(12),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(12),
      O => \int_bayer_phase_reg[15]_0\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(13),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(13),
      O => \int_bayer_phase_reg[15]_0\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(14),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(14),
      O => \int_bayer_phase_reg[15]_0\(14)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(15),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(15),
      O => \int_bayer_phase_reg[15]_0\(15)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(1),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(1),
      O => \int_bayer_phase_reg[15]_0\(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(2),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(2),
      O => \int_bayer_phase_reg[15]_0\(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(3),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(3),
      O => \int_bayer_phase_reg[15]_0\(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(4),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(4),
      O => \int_bayer_phase_reg[15]_0\(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(5),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(5),
      O => \int_bayer_phase_reg[15]_0\(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(6),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(6),
      O => \int_bayer_phase_reg[15]_0\(6)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(7),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(7),
      O => \int_bayer_phase_reg[15]_0\(7)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(8),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(8),
      O => \int_bayer_phase_reg[15]_0\(8)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_1\(9),
      I1 => ap_done_reg_reg,
      I2 => \^ap_start\,
      I3 => ap_done_reg,
      I4 => ap_return_preg(9),
      O => \int_bayer_phase_reg[15]_0\(9)
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      I1 => \ap_CS_fsm[2]_i_2__1\(0),
      I2 => \^int_height_reg[15]_0\(1),
      I3 => \ap_CS_fsm[2]_i_2__1\(1),
      I4 => \^int_height_reg[15]_0\(2),
      I5 => \ap_CS_fsm[2]_i_2__1\(2),
      O => \int_height_reg[0]_0\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(15),
      I1 => \ap_CS_fsm[2]_i_2__1\(3),
      O => \int_height_reg[15]_2\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_done_reg_reg,
      I2 => ap_done_reg,
      I3 => ap_rst_n,
      I4 => Block_entry_split_proc_U0_ap_continue,
      O => int_ap_start_reg_0
    );
\ap_return_preg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => \^ap_start\,
      I2 => ap_done_reg,
      O => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg
    );
ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ap_done_reg_reg,
      I1 => \^ap_start\,
      I2 => ap_done_reg,
      O => ap_sync_Block_entry_split_proc_U0_ap_ready
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => ap_rst_n_inv
    );
cmp59_i_fu_272_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => \cmp59_i_reg_465_reg[0]\(10),
      O => \int_height_reg[10]_0\(5)
    );
cmp59_i_fu_272_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(4),
      I1 => \cmp59_i_reg_465_reg[0]\(4),
      I2 => \^int_height_reg[15]_0\(5),
      I3 => \cmp59_i_reg_465_reg[0]\(5),
      O => \int_height_reg[8]_0\(2)
    );
cmp59_i_fu_272_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(2),
      I1 => \cmp59_i_reg_465_reg[0]\(2),
      I2 => \^int_height_reg[15]_0\(3),
      I3 => \cmp59_i_reg_465_reg[0]\(3),
      O => \int_height_reg[8]_0\(1)
    );
cmp59_i_fu_272_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      I1 => \cmp59_i_reg_465_reg[0]\(0),
      I2 => \^int_height_reg[15]_0\(1),
      I3 => \cmp59_i_reg_465_reg[0]\(1),
      O => \int_height_reg[8]_0\(0)
    );
cmp59_i_fu_272_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(8),
      I1 => \cmp59_i_reg_465_reg[0]\(8),
      I2 => \cmp59_i_reg_465_reg[0]\(9),
      I3 => \^int_height_reg[15]_0\(9),
      O => \int_height_reg[10]_0\(4)
    );
cmp59_i_fu_272_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(6),
      I1 => \cmp59_i_reg_465_reg[0]\(6),
      I2 => \cmp59_i_reg_465_reg[0]\(7),
      I3 => \^int_height_reg[15]_0\(7),
      O => \int_height_reg[10]_0\(3)
    );
cmp59_i_fu_272_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(4),
      I1 => \cmp59_i_reg_465_reg[0]\(4),
      I2 => \cmp59_i_reg_465_reg[0]\(5),
      I3 => \^int_height_reg[15]_0\(5),
      O => \int_height_reg[10]_0\(2)
    );
cmp59_i_fu_272_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(2),
      I1 => \cmp59_i_reg_465_reg[0]\(2),
      I2 => \cmp59_i_reg_465_reg[0]\(3),
      I3 => \^int_height_reg[15]_0\(3),
      O => \int_height_reg[10]_0\(1)
    );
cmp59_i_fu_272_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      I1 => \cmp59_i_reg_465_reg[0]\(0),
      I2 => \cmp59_i_reg_465_reg[0]\(1),
      I3 => \^int_height_reg[15]_0\(1),
      O => \int_height_reg[10]_0\(0)
    );
cmp59_i_fu_272_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(8),
      I1 => \cmp59_i_reg_465_reg[0]\(8),
      I2 => \^int_height_reg[15]_0\(9),
      I3 => \cmp59_i_reg_465_reg[0]\(9),
      O => \int_height_reg[8]_0\(4)
    );
cmp59_i_fu_272_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(6),
      I1 => \cmp59_i_reg_465_reg[0]\(6),
      I2 => \^int_height_reg[15]_0\(7),
      I3 => \cmp59_i_reg_465_reg[0]\(7),
      O => \int_height_reg[8]_0\(3)
    );
\cmp59_i_reg_545[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(7),
      I1 => \cmp59_i_reg_545_reg[0]\(7),
      I2 => \^int_height_reg[15]_0\(6),
      I3 => \cmp59_i_reg_545_reg[0]\(6),
      O => \cmp59_i_reg_545[0]_i_10_n_5\
    );
\cmp59_i_reg_545[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \cmp59_i_reg_545_reg[0]\(5),
      I2 => \^int_height_reg[15]_0\(4),
      I3 => \cmp59_i_reg_545_reg[0]\(4),
      O => \cmp59_i_reg_545[0]_i_11_n_5\
    );
\cmp59_i_reg_545[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \cmp59_i_reg_545_reg[0]\(3),
      I2 => \^int_height_reg[15]_0\(2),
      I3 => \cmp59_i_reg_545_reg[0]\(2),
      O => \cmp59_i_reg_545[0]_i_12_n_5\
    );
\cmp59_i_reg_545[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \cmp59_i_reg_545_reg[0]\(1),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \cmp59_i_reg_545_reg[0]\(0),
      O => \cmp59_i_reg_545[0]_i_13_n_5\
    );
\cmp59_i_reg_545[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => \cmp59_i_reg_545_reg[0]\(10),
      O => \cmp59_i_reg_545[0]_i_2_n_5\
    );
\cmp59_i_reg_545[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(9),
      I1 => \cmp59_i_reg_545_reg[0]\(9),
      I2 => \^int_height_reg[15]_0\(8),
      I3 => \cmp59_i_reg_545_reg[0]\(8),
      O => \cmp59_i_reg_545[0]_i_9_n_5\
    );
\cmp59_i_reg_545_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => CO(0),
      CO(4) => \cmp59_i_reg_545_reg[0]_i_1_n_8\,
      CO(3) => \cmp59_i_reg_545_reg[0]_i_1_n_9\,
      CO(2) => \cmp59_i_reg_545_reg[0]_i_1_n_10\,
      CO(1) => \cmp59_i_reg_545_reg[0]_i_1_n_11\,
      CO(0) => \cmp59_i_reg_545_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp59_i_reg_545[0]_i_2_n_5\,
      DI(4 downto 0) => DI(4 downto 0),
      O(7 downto 0) => \NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \cmp59_i_reg_545_reg[0]_0\(0),
      S(4) => \cmp59_i_reg_545[0]_i_9_n_5\,
      S(3) => \cmp59_i_reg_545[0]_i_10_n_5\,
      S(2) => \cmp59_i_reg_545[0]_i_11_n_5\,
      S(1) => \cmp59_i_reg_545[0]_i_12_n_5\,
      S(0) => \cmp59_i_reg_545[0]_i_13_n_5\
    );
\icmp_ln228_reg_199[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"707070FF70707070"
    )
        port map (
      I0 => \icmp_ln228_reg_199_reg[0]\(0),
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => \icmp_ln228_reg_199_reg[0]_0\,
      I3 => \icmp_ln228_reg_199[0]_i_2_n_5\,
      I4 => \icmp_ln228_reg_199[0]_i_3_n_5\,
      I5 => \icmp_ln228_reg_199[0]_i_4_n_5\,
      O => \ap_CS_fsm_reg[0]\
    );
\icmp_ln228_reg_199[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(3),
      O => \icmp_ln228_reg_199[0]_i_2_n_5\
    );
\icmp_ln228_reg_199[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(10),
      I3 => \^q\(7),
      O => \icmp_ln228_reg_199[0]_i_3_n_5\
    );
\icmp_ln228_reg_199[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => \icmp_ln228_reg_199_reg[0]\(0),
      I2 => \^q\(0),
      I3 => \^q\(9),
      I4 => \^q\(1),
      I5 => \^q\(5),
      O => \icmp_ln228_reg_199[0]_i_4_n_5\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_3_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => int_task_ap_done_i_2_n_5,
      I1 => p_3_in(7),
      I2 => ap_sync_ready,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start1,
      I3 => s_axi_CTRL_WDATA(0),
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \waddr_reg_n_5_[2]\,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => int_auto_restart_i_2_n_5,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => p_3_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_5_[3]\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \waddr_reg_n_5_[5]\,
      O => int_auto_restart_i_2_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_3_in(7),
      R => ap_rst_n_inv
    );
\int_bayer_phase[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_1\(0),
      O => int_bayer_phase0(0)
    );
\int_bayer_phase[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_1\(10),
      O => int_bayer_phase0(10)
    );
\int_bayer_phase[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_1\(11),
      O => int_bayer_phase0(11)
    );
\int_bayer_phase[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_1\(12),
      O => int_bayer_phase0(12)
    );
\int_bayer_phase[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_1\(13),
      O => int_bayer_phase0(13)
    );
\int_bayer_phase[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_1\(14),
      O => int_bayer_phase0(14)
    );
\int_bayer_phase[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \waddr_reg_n_5_[2]\,
      I5 => \waddr_reg_n_5_[5]\,
      O => \int_bayer_phase[15]_i_1_n_5\
    );
\int_bayer_phase[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_1\(15),
      O => int_bayer_phase0(15)
    );
\int_bayer_phase[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_1\(1),
      O => int_bayer_phase0(1)
    );
\int_bayer_phase[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_1\(2),
      O => int_bayer_phase0(2)
    );
\int_bayer_phase[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_1\(3),
      O => int_bayer_phase0(3)
    );
\int_bayer_phase[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_1\(4),
      O => int_bayer_phase0(4)
    );
\int_bayer_phase[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_1\(5),
      O => int_bayer_phase0(5)
    );
\int_bayer_phase[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_1\(6),
      O => int_bayer_phase0(6)
    );
\int_bayer_phase[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_bayer_phase_reg[15]_1\(7),
      O => int_bayer_phase0(7)
    );
\int_bayer_phase[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_1\(8),
      O => int_bayer_phase0(8)
    );
\int_bayer_phase[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_bayer_phase_reg[15]_1\(9),
      O => int_bayer_phase0(9)
    );
\int_bayer_phase_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(0),
      Q => \^int_bayer_phase_reg[15]_1\(0),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(10),
      Q => \^int_bayer_phase_reg[15]_1\(10),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(11),
      Q => \^int_bayer_phase_reg[15]_1\(11),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(12),
      Q => \^int_bayer_phase_reg[15]_1\(12),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(13),
      Q => \^int_bayer_phase_reg[15]_1\(13),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(14),
      Q => \^int_bayer_phase_reg[15]_1\(14),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(15),
      Q => \^int_bayer_phase_reg[15]_1\(15),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(1),
      Q => \^int_bayer_phase_reg[15]_1\(1),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(2),
      Q => \^int_bayer_phase_reg[15]_1\(2),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(3),
      Q => \^int_bayer_phase_reg[15]_1\(3),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(4),
      Q => \^int_bayer_phase_reg[15]_1\(4),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(5),
      Q => \^int_bayer_phase_reg[15]_1\(5),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(6),
      Q => \^int_bayer_phase_reg[15]_1\(6),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(7),
      Q => \^int_bayer_phase_reg[15]_1\(7),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(8),
      Q => \^int_bayer_phase_reg[15]_1\(8),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(9),
      Q => \^int_bayer_phase_reg[15]_1\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_auto_restart_i_2_n_5,
      I2 => \waddr_reg_n_5_[2]\,
      I3 => s_axi_CTRL_WSTRB(0),
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => ap_rst_n_inv
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(12),
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(13),
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(14),
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_CTRL_WVALID,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(15),
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^int_height_reg[15]_0\(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^int_height_reg[15]_0\(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => \^int_height_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => \^int_height_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => \^int_height_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \^int_height_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \^int_height_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \^int_height_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \^int_height_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => \^int_height_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => \^int_height_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => \^int_height_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => \^int_height_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => \^int_height_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => \^int_height_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => \^int_height_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => \^int_height_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => \^int_height_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[5]\,
      I3 => \waddr_reg_n_5_[4]\,
      I4 => \int_ier[1]_i_2_n_5\,
      I5 => \waddr_reg_n_5_[3]\,
      O => int_ier10_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(0),
      Q => \int_ier_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(1),
      Q => p_0_in,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => \int_isr_reg_n_5_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_isr_reg[0]_0\,
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \waddr_reg_n_5_[2]\,
      I5 => s_axi_CTRL_WSTRB(0),
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => ap_sync_ready,
      I3 => p_0_in,
      I4 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0AFFFF3A0A3A0A"
    )
        port map (
      I0 => \int_isr_reg[0]_0\,
      I1 => p_3_in(2),
      I2 => auto_restart_status_reg_n_5,
      I3 => ap_idle,
      I4 => int_task_ap_done_i_2_n_5,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => int_task_ap_done_i_3_n_5,
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => ar_hs,
      O => int_task_ap_done_i_2_n_5
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      O => int_task_ap_done_i_3_n_5
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(12),
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(13),
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(14),
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \waddr_reg_n_5_[2]\,
      I5 => \waddr_reg_n_5_[3]\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(15),
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \^q\(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => \^q\(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
loopHeight_fu_248_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      O => \int_height_reg[1]_0\(0)
    );
\loopHeight_reg_377[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(8),
      I1 => \^int_height_reg[15]_0\(6),
      I2 => \loopHeight_reg_377[10]_i_3_n_5\,
      I3 => \^int_height_reg[15]_0\(7),
      I4 => \^int_height_reg[15]_0\(9),
      I5 => \^int_height_reg[15]_0\(10),
      O => \int_height_reg[8]_1\(8)
    );
\loopHeight_reg_377[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \^int_height_reg[15]_0\(3),
      I2 => \^int_height_reg[15]_0\(1),
      I3 => \^int_height_reg[15]_0\(0),
      I4 => \^int_height_reg[15]_0\(2),
      I5 => \^int_height_reg[15]_0\(4),
      O => \loopHeight_reg_377[10]_i_3_n_5\
    );
\loopHeight_reg_377[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      I1 => \^int_height_reg[15]_0\(1),
      I2 => \^int_height_reg[15]_0\(2),
      O => \int_height_reg[8]_1\(0)
    );
\loopHeight_reg_377[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \^int_height_reg[15]_0\(0),
      I2 => \^int_height_reg[15]_0\(2),
      I3 => \^int_height_reg[15]_0\(3),
      O => \int_height_reg[8]_1\(1)
    );
\loopHeight_reg_377[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(2),
      I1 => \^int_height_reg[15]_0\(0),
      I2 => \^int_height_reg[15]_0\(1),
      I3 => \^int_height_reg[15]_0\(3),
      I4 => \^int_height_reg[15]_0\(4),
      O => \int_height_reg[8]_1\(2)
    );
\loopHeight_reg_377[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \^int_height_reg[15]_0\(1),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \^int_height_reg[15]_0\(2),
      I4 => \^int_height_reg[15]_0\(4),
      I5 => \^int_height_reg[15]_0\(5),
      O => \int_height_reg[8]_1\(3)
    );
\loopHeight_reg_377[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(4),
      I1 => \^int_height_reg[15]_0\(2),
      I2 => \loopHeight_reg_377[6]_i_2_n_5\,
      I3 => \^int_height_reg[15]_0\(3),
      I4 => \^int_height_reg[15]_0\(5),
      I5 => \^int_height_reg[15]_0\(6),
      O => \int_height_reg[8]_1\(4)
    );
\loopHeight_reg_377[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \^int_height_reg[15]_0\(0),
      O => \loopHeight_reg_377[6]_i_2_n_5\
    );
\loopHeight_reg_377[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \loopHeight_reg_377[10]_i_3_n_5\,
      I1 => \^int_height_reg[15]_0\(6),
      I2 => \^int_height_reg[15]_0\(7),
      O => \int_height_reg[8]_1\(5)
    );
\loopHeight_reg_377[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(6),
      I1 => \loopHeight_reg_377[10]_i_3_n_5\,
      I2 => \^int_height_reg[15]_0\(7),
      I3 => \^int_height_reg[15]_0\(8),
      O => \int_height_reg[8]_1\(6)
    );
\loopHeight_reg_377[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(7),
      I1 => \loopHeight_reg_377[10]_i_3_n_5\,
      I2 => \^int_height_reg[15]_0\(6),
      I3 => \^int_height_reg[15]_0\(8),
      I4 => \^int_height_reg[15]_0\(9),
      O => \int_height_reg[8]_1\(7)
    );
\loopHeight_reg_441[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      O => D(0)
    );
\loopHeight_reg_441[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => \^int_height_reg[15]_0\(8),
      I2 => \^int_height_reg[15]_0\(7),
      I3 => \loopHeight_reg_441[10]_i_3_n_5\,
      I4 => \^int_height_reg[15]_0\(6),
      I5 => \^int_height_reg[15]_0\(9),
      O => D(10)
    );
\loopHeight_reg_441[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(4),
      I1 => \^int_height_reg[15]_0\(2),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \^int_height_reg[15]_0\(1),
      I4 => \^int_height_reg[15]_0\(3),
      I5 => \^int_height_reg[15]_0\(5),
      O => \loopHeight_reg_441[10]_i_3_n_5\
    );
\loopHeight_reg_441[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      I1 => \^int_height_reg[15]_0\(1),
      O => D(1)
    );
\loopHeight_reg_441[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(2),
      I1 => \^int_height_reg[15]_0\(0),
      I2 => \^int_height_reg[15]_0\(1),
      O => D(2)
    );
\loopHeight_reg_441[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \^int_height_reg[15]_0\(1),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \^int_height_reg[15]_0\(2),
      O => D(3)
    );
\loopHeight_reg_441[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(4),
      I1 => \^int_height_reg[15]_0\(2),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \^int_height_reg[15]_0\(1),
      I4 => \^int_height_reg[15]_0\(3),
      O => D(4)
    );
\loopHeight_reg_441[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \^int_height_reg[15]_0\(3),
      I2 => \^int_height_reg[15]_0\(1),
      I3 => \^int_height_reg[15]_0\(0),
      I4 => \^int_height_reg[15]_0\(2),
      I5 => \^int_height_reg[15]_0\(4),
      O => D(5)
    );
\loopHeight_reg_441[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(6),
      I1 => \loopHeight_reg_441[10]_i_3_n_5\,
      O => D(6)
    );
\loopHeight_reg_441[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(7),
      I1 => \loopHeight_reg_441[10]_i_3_n_5\,
      I2 => \^int_height_reg[15]_0\(6),
      O => D(7)
    );
\loopHeight_reg_441[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(6),
      I1 => \loopHeight_reg_441[10]_i_3_n_5\,
      I2 => \^int_height_reg[15]_0\(7),
      I3 => \^int_height_reg[15]_0\(8),
      O => D(8)
    );
\loopHeight_reg_441[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(9),
      I1 => \^int_height_reg[15]_0\(6),
      I2 => \loopHeight_reg_441[10]_i_3_n_5\,
      I3 => \^int_height_reg[15]_0\(7),
      I4 => \^int_height_reg[15]_0\(8),
      O => D(9)
    );
\loopHeight_reg_536_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_536_reg[16]\(0),
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_loopHeight_reg_536_reg[16]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \int_height_reg[15]_1\(0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_loopHeight_reg_536_reg[16]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
loopWidth_fu_258_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \int_width_reg[1]_0\(0)
    );
\loopWidth_reg_281_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_281_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \int_width_reg[15]_1\(15),
      CO(6) => \NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \loopWidth_reg_281_reg[16]_i_2_n_7\,
      CO(4) => \loopWidth_reg_281_reg[16]_i_2_n_8\,
      CO(3) => \loopWidth_reg_281_reg[16]_i_2_n_9\,
      CO(2) => \loopWidth_reg_281_reg[16]_i_2_n_10\,
      CO(1) => \loopWidth_reg_281_reg[16]_i_2_n_11\,
      CO(0) => \loopWidth_reg_281_reg[16]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \int_width_reg[15]_1\(14 downto 8),
      S(7) => '1',
      S(6 downto 0) => \^q\(15 downto 9)
    );
\loopWidth_reg_281_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_281_reg[8]_i_1_n_5\,
      CO(6) => \loopWidth_reg_281_reg[8]_i_1_n_6\,
      CO(5) => \loopWidth_reg_281_reg[8]_i_1_n_7\,
      CO(4) => \loopWidth_reg_281_reg[8]_i_1_n_8\,
      CO(3) => \loopWidth_reg_281_reg[8]_i_1_n_9\,
      CO(2) => \loopWidth_reg_281_reg[8]_i_1_n_10\,
      CO(1) => \loopWidth_reg_281_reg[8]_i_1_n_11\,
      CO(0) => \loopWidth_reg_281_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_width_reg[15]_1\(7 downto 0),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\loopWidth_reg_382[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \loopWidth_reg_382[10]_i_2_n_5\,
      I3 => \^q\(7),
      I4 => \^q\(9),
      I5 => \^q\(10),
      O => \int_width_reg[8]_0\(8)
    );
\loopWidth_reg_382[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \loopWidth_reg_382[10]_i_2_n_5\
    );
\loopWidth_reg_382[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \int_width_reg[8]_0\(0)
    );
\loopWidth_reg_382[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \int_width_reg[8]_0\(1)
    );
\loopWidth_reg_382[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \int_width_reg[8]_0\(2)
    );
\loopWidth_reg_382[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \int_width_reg[8]_0\(3)
    );
\loopWidth_reg_382[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \loopWidth_reg_382[6]_i_2_n_5\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \int_width_reg[8]_0\(4)
    );
\loopWidth_reg_382[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \loopWidth_reg_382[6]_i_2_n_5\
    );
\loopWidth_reg_382[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \loopWidth_reg_382[10]_i_2_n_5\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \int_width_reg[8]_0\(5)
    );
\loopWidth_reg_382[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \loopWidth_reg_382[10]_i_2_n_5\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \int_width_reg[8]_0\(6)
    );
\loopWidth_reg_382[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \loopWidth_reg_382[10]_i_2_n_5\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      I4 => \^q\(9),
      O => \int_width_reg[8]_0\(7)
    );
\loopWidth_reg_446[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \int_width_reg[10]_0\(0)
    );
\loopWidth_reg_446[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \loopWidth_reg_446[10]_i_2_n_5\,
      O => \int_width_reg[10]_0\(10)
    );
\loopWidth_reg_446[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \loopWidth_reg_446[9]_i_2_n_5\,
      I4 => \^q\(6),
      O => \loopWidth_reg_446[10]_i_2_n_5\
    );
\loopWidth_reg_446[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \int_width_reg[10]_0\(1)
    );
\loopWidth_reg_446[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \int_width_reg[10]_0\(2)
    );
\loopWidth_reg_446[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \int_width_reg[10]_0\(3)
    );
\loopWidth_reg_446[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \int_width_reg[10]_0\(4)
    );
\loopWidth_reg_446[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \int_width_reg[10]_0\(5)
    );
\loopWidth_reg_446[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(6),
      I1 => \loopWidth_reg_446[9]_i_2_n_5\,
      I2 => \^q\(5),
      O => \int_width_reg[10]_0\(6)
    );
\loopWidth_reg_446[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \loopWidth_reg_446[9]_i_2_n_5\,
      I3 => \^q\(5),
      O => \int_width_reg[10]_0\(7)
    );
\loopWidth_reg_446[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \loopWidth_reg_446[9]_i_2_n_5\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \int_width_reg[10]_0\(8)
    );
\loopWidth_reg_446[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => \loopWidth_reg_446[9]_i_2_n_5\,
      I3 => \^q\(5),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \int_width_reg[10]_0\(9)
    );
\loopWidth_reg_446[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \loopWidth_reg_446[9]_i_2_n_5\
    );
\loopWidth_reg_541_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_541_reg[16]\(0),
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_loopWidth_reg_541_reg[16]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \int_width_reg[15]_0\(0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_loopWidth_reg_541_reg[16]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^int_height_reg[15]_0\(0),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_1\(0),
      I4 => \rdata[15]_i_4_n_5\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ap_start\,
      I1 => int_gie_reg_n_5,
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \int_ier_reg_n_5_[0]\,
      I4 => \rdata[15]_i_4_n_5\,
      I5 => \int_isr_reg_n_5_[0]\,
      O => \rdata[0]_i_3_n_5\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(10),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(10),
      I4 => \^q\(10),
      O => \rdata[10]_i_1_n_5\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(11),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(11),
      I4 => \^q\(11),
      O => \rdata[11]_i_1_n_5\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(12),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(12),
      I4 => \^q\(12),
      O => \rdata[12]_i_1_n_5\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(13),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(13),
      I4 => \^q\(13),
      O => \rdata[13]_i_1_n_5\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(14),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(14),
      I4 => \^q\(14),
      O => \rdata[14]_i_1_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARVALID,
      I5 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \rdata[15]_i_1_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      O => ar_hs
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(15),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(15),
      I4 => \^q\(15),
      O => \rdata[15]_i_3_n_5\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000010101"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(2),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_4_n_5\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000131"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(5),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(1),
      O => \rdata[15]_i_5_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^int_height_reg[15]_0\(1),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_1\(1),
      I4 => \rdata[15]_i_4_n_5\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \int_task_ap_done__0\,
      I1 => \rdata[15]_i_5_n_5\,
      I2 => p_0_in,
      I3 => \rdata[15]_i_4_n_5\,
      I4 => \int_isr_reg_n_5_[1]\,
      O => \rdata[1]_i_3_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => p_3_in(2),
      I1 => \rdata[9]_i_2_n_5\,
      I2 => \rdata[2]_i_2_n_5\,
      I3 => \rdata[15]_i_5_n_5\,
      I4 => \^int_bayer_phase_reg[15]_1\(2),
      I5 => \rdata[15]_i_4_n_5\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \rdata[15]_i_4_n_5\,
      I2 => \^int_height_reg[15]_0\(2),
      O => \rdata[2]_i_2_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => \int_ap_ready__0\,
      I1 => \rdata[9]_i_2_n_5\,
      I2 => \rdata[3]_i_2_n_5\,
      I3 => \rdata[15]_i_5_n_5\,
      I4 => \^int_bayer_phase_reg[15]_1\(3),
      I5 => \rdata[15]_i_4_n_5\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \rdata[15]_i_4_n_5\,
      I2 => \^int_height_reg[15]_0\(3),
      O => \rdata[3]_i_2_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(4),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(4),
      I4 => \^q\(4),
      O => \rdata[4]_i_1_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(5),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(5),
      I4 => \^q\(5),
      O => \rdata[5]_i_1_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(6),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(6),
      I4 => \^q\(6),
      O => \rdata[6]_i_1_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => p_3_in(7),
      I1 => \rdata[9]_i_2_n_5\,
      I2 => \rdata[7]_i_2_n_5\,
      I3 => \rdata[15]_i_5_n_5\,
      I4 => \^int_bayer_phase_reg[15]_1\(7),
      I5 => \rdata[15]_i_4_n_5\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \rdata[15]_i_4_n_5\,
      I2 => \^int_height_reg[15]_0\(7),
      O => \rdata[7]_i_2_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8A85808"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^int_bayer_phase_reg[15]_1\(8),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_height_reg[15]_0\(8),
      I4 => \^q\(8),
      O => \rdata[8]_i_1_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B833B80030003000"
    )
        port map (
      I0 => \^interrupt\,
      I1 => \rdata[9]_i_2_n_5\,
      I2 => \rdata[9]_i_3_n_5\,
      I3 => \rdata[15]_i_5_n_5\,
      I4 => \^int_bayer_phase_reg[15]_1\(9),
      I5 => \rdata[15]_i_4_n_5\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      O => \rdata[9]_i_2_n_5\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \rdata[15]_i_4_n_5\,
      I2 => \^int_height_reg[15]_0\(9),
      O => \rdata[9]_i_3_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_2_n_5\,
      I1 => \rdata[0]_i_3_n_5\,
      O => rdata(0),
      S => \rdata[9]_i_2_n_5\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_3_n_5\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_5\,
      I1 => \rdata[1]_i_3_n_5\,
      O => rdata(1),
      S => \rdata[9]_i_2_n_5\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\sub_i_i_fu_136_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \int_width_reg[11]_0\(2)
    );
\sub_i_i_fu_136_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \int_width_reg[11]_0\(1)
    );
\sub_i_i_fu_136_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \int_width_reg[11]_0\(0)
    );
sub_i_i_fu_136_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => S(7)
    );
sub_i_i_fu_136_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => S(6)
    );
sub_i_i_fu_136_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => S(5)
    );
sub_i_i_fu_136_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => S(4)
    );
sub_i_i_fu_136_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => S(3)
    );
sub_i_i_fu_136_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => S(2)
    );
sub_i_i_fu_136_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => S(1)
    );
sub_i_i_fu_136_p2_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => S(0)
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    B : out STD_LOGIC_VECTOR ( 8 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A : out STD_LOGIC_VECTOR ( 17 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC;
    q0_reg_6 : out STD_LOGIC;
    q0_reg_7 : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_8 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q1_reg_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q0_reg_9 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q0_reg_10 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CEP : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_9_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_13_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_12_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_5 : in STD_LOGIC;
    DSP_A_B_DATA_INST_6 : in STD_LOGIC;
    DSP_A_B_DATA_INST_7 : in STD_LOGIC;
    DSP_A_B_DATA_INST_8 : in STD_LOGIC;
    DSP_A_B_DATA_INST_9 : in STD_LOGIC;
    DSP_A_B_DATA_INST_10 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_19_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_19_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_19_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_19_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_19_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_19_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_19_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_19_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_18_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_18_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_18_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_18_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_18_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_18_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_18_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_18_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_17_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_17_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_17_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_17_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_17_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_17_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_17_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_17_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_16_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_16_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_16_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_16_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_16_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_16_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_16_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_16_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_15_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_15_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_15_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_15_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_15_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_31_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_15_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_15_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_15_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_14_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_14_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_14_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_14_3 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_14_4 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_14_5 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_14_6 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_14_7 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_31_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_13_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_13_2 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_29_0 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_29_1 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_29_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_11 : in STD_LOGIC;
    DSP_A_B_DATA_INST_12 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R is
  signal \^b\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal DIV1_TABLE_ce0_local : STD_LOGIC;
  signal \^doutadout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln501_1_reg_4228_reg_i_21_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_28_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_29_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_30_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_31_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_32_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_33_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_34_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_35_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_36_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_37_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_38_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_39_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_40_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_41_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_42_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_43_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_44_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_52_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_55_n_5 : STD_LOGIC;
  signal \^q0_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q0_reg_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \^q0_reg_3\ : STD_LOGIC;
  signal \^q0_reg_4\ : STD_LOGIC;
  signal \^q0_reg_5\ : STD_LOGIC;
  signal \^q0_reg_6\ : STD_LOGIC;
  signal \^q0_reg_8\ : STD_LOGIC;
  signal q0_reg_n_52 : STD_LOGIC;
  signal q1_reg_n_51 : STD_LOGIC;
  signal q1_reg_n_52 : STD_LOGIC;
  signal NLW_q0_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_q0_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_q1_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q1_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of q0_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of q0_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 9;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute OPT_MODIFIED of q1_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG of q1_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of q1_reg : label is 10240;
  attribute RTL_RAM_NAME of q1_reg : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q1_reg";
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end of q1_reg : label is 1023;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end of q1_reg : label is 9;
begin
  B(8 downto 0) <= \^b\(8 downto 0);
  DOUTADOUT(7 downto 0) <= \^doutadout\(7 downto 0);
  q0_reg_0(8 downto 0) <= \^q0_reg_0\(8 downto 0);
  q0_reg_1(7 downto 0) <= \^q0_reg_1\(7 downto 0);
  q0_reg_2 <= \^q0_reg_2\;
  q0_reg_3 <= \^q0_reg_3\;
  q0_reg_4 <= \^q0_reg_4\;
  q0_reg_5 <= \^q0_reg_5\;
  q0_reg_6 <= \^q0_reg_6\;
  q0_reg_8 <= \^q0_reg_8\;
g0_b0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(6),
      I1 => \^doutadout\(6),
      I2 => \^b\(6),
      O => \^q0_reg_6\
    );
g0_b0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(5),
      I1 => \^doutadout\(5),
      I2 => \^b\(5),
      O => \^q0_reg_5\
    );
g0_b0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(4),
      I1 => \^doutadout\(4),
      I2 => \^b\(4),
      O => \^q0_reg_4\
    );
g0_b0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(6),
      I1 => \^q0_reg_6\,
      I2 => \^q0_reg_0\(5),
      I3 => \^b\(5),
      I4 => \^doutadout\(5),
      O => DI(4)
    );
g0_b0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(3),
      I1 => \^doutadout\(3),
      I2 => \^b\(3),
      O => \^q0_reg_3\
    );
g0_b0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(2),
      I1 => \^doutadout\(2),
      I2 => \^b\(2),
      O => \^q0_reg_2\
    );
g0_b0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q0_reg_0\(7),
      I1 => \^doutadout\(7),
      I2 => \^b\(7),
      O => \^q0_reg_8\
    );
g0_b0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(5),
      I1 => \^q0_reg_5\,
      I2 => \^q0_reg_0\(4),
      I3 => \^b\(4),
      I4 => \^doutadout\(4),
      O => DI(3)
    );
g0_b0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(4),
      I1 => \^q0_reg_4\,
      I2 => \^q0_reg_0\(3),
      I3 => \^b\(3),
      I4 => \^doutadout\(3),
      O => DI(2)
    );
g0_b0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(3),
      I1 => \^q0_reg_3\,
      I2 => \^q0_reg_0\(2),
      I3 => \^b\(2),
      I4 => \^doutadout\(2),
      O => DI(1)
    );
g0_b0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(2),
      I1 => \^q0_reg_2\,
      I2 => \^q0_reg_0\(1),
      I3 => \^b\(1),
      I4 => \^doutadout\(1),
      O => DI(0)
    );
lshr_ln501_1_reg_4228_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055544454"
    )
        port map (
      I0 => O(1),
      I1 => O(0),
      I2 => DSP_A_B_DATA_INST_1,
      I3 => DSP_A_B_DATA_INST_2(1),
      I4 => DSP_A_B_DATA_INST_3,
      I5 => CO(0),
      O => A(9)
    );
lshr_ln501_1_reg_4228_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFB8"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => O(0),
      I2 => DSP_A_B_DATA_INST_0,
      I3 => O(1),
      I4 => CO(0),
      O => A(8)
    );
lshr_ln501_1_reg_4228_reg_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEAAAAFEAE"
    )
        port map (
      I0 => CO(0),
      I1 => DSP_A_B_DATA_INST_11,
      I2 => O(0),
      I3 => DSP_A_B_DATA_INST_12,
      I4 => O(1),
      I5 => lshr_ln501_1_reg_4228_reg_i_28_n_5,
      O => A(7)
    );
lshr_ln501_1_reg_4228_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_29_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_30_n_5,
      O => A(6),
      S => CO(0)
    );
lshr_ln501_1_reg_4228_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_31_n_5,
      I1 => CO(0),
      I2 => lshr_ln501_1_reg_4228_reg_i_32_n_5,
      I3 => O(1),
      I4 => lshr_ln501_1_reg_4228_reg_i_33_n_5,
      O => A(5)
    );
lshr_ln501_1_reg_4228_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_34_n_5,
      I1 => O(1),
      I2 => lshr_ln501_1_reg_4228_reg_i_35_n_5,
      I3 => CO(0),
      I4 => lshr_ln501_1_reg_4228_reg_i_36_n_5,
      O => A(4)
    );
lshr_ln501_1_reg_4228_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_37_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_38_n_5,
      O => A(3),
      S => CO(0)
    );
lshr_ln501_1_reg_4228_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_39_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_40_n_5,
      O => A(2),
      S => CO(0)
    );
lshr_ln501_1_reg_4228_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_41_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_42_n_5,
      O => A(1),
      S => CO(0)
    );
lshr_ln501_1_reg_4228_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_43_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_44_n_5,
      O => A(0),
      S => CO(0)
    );
lshr_ln501_1_reg_4228_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_10,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(17)
    );
lshr_ln501_1_reg_4228_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055544454"
    )
        port map (
      I0 => O(0),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => lshr_ln501_1_reg_4228_reg_i_9_0,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => lshr_ln501_1_reg_4228_reg_i_13_0,
      I5 => O(1),
      O => lshr_ln501_1_reg_4228_reg_i_21_n_5
    );
lshr_ln501_1_reg_4228_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005D"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(1),
      I1 => lshr_ln501_1_reg_4228_reg_i_12_0,
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => O(0),
      O => lshr_ln501_1_reg_4228_reg_i_28_n_5
    );
lshr_ln501_1_reg_4228_reg_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_52_n_5,
      I1 => O(1),
      I2 => lshr_ln501_1_reg_4228_reg_i_13_1,
      I3 => O(0),
      I4 => lshr_ln501_1_reg_4228_reg_i_13_2,
      O => lshr_ln501_1_reg_4228_reg_i_29_n_5
    );
lshr_ln501_1_reg_4228_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_9,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(16)
    );
lshr_ln501_1_reg_4228_reg_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055F7"
    )
        port map (
      I0 => O(0),
      I1 => DSP_A_B_DATA_INST_2(0),
      I2 => lshr_ln501_1_reg_4228_reg_i_13_0,
      I3 => DSP_A_B_DATA_INST_2(1),
      I4 => O(1),
      O => lshr_ln501_1_reg_4228_reg_i_30_n_5
    );
lshr_ln501_1_reg_4228_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045FFFF00450000"
    )
        port map (
      I0 => DSP_A_B_DATA_INST_2(1),
      I1 => lshr_ln501_1_reg_4228_reg_i_14_7,
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => O(0),
      I4 => O(1),
      I5 => lshr_ln501_1_reg_4228_reg_i_55_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_31_n_5
    );
lshr_ln501_1_reg_4228_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B38FFFF3B380000"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_14_4,
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => lshr_ln501_1_reg_4228_reg_i_14_5,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_14_6,
      O => lshr_ln501_1_reg_4228_reg_i_32_n_5
    );
lshr_ln501_1_reg_4228_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_14_0,
      I1 => lshr_ln501_1_reg_4228_reg_i_14_1,
      I2 => O(0),
      I3 => lshr_ln501_1_reg_4228_reg_i_14_2,
      I4 => DSP_A_B_DATA_INST_2(1),
      I5 => lshr_ln501_1_reg_4228_reg_i_14_3,
      O => lshr_ln501_1_reg_4228_reg_i_33_n_5
    );
lshr_ln501_1_reg_4228_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33303838"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_15_6,
      I1 => O(0),
      I2 => DSP_A_B_DATA_INST_2(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_15_7,
      I4 => DSP_A_B_DATA_INST_2(0),
      O => lshr_ln501_1_reg_4228_reg_i_34_n_5
    );
lshr_ln501_1_reg_4228_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC8CFFFFBC8C0000"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_15_4,
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => lshr_ln501_1_reg_4228_reg_i_31_0,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_15_5,
      O => lshr_ln501_1_reg_4228_reg_i_35_n_5
    );
lshr_ln501_1_reg_4228_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_15_0,
      I1 => lshr_ln501_1_reg_4228_reg_i_15_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_15_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_15_3,
      O => lshr_ln501_1_reg_4228_reg_i_36_n_5
    );
lshr_ln501_1_reg_4228_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_16_0,
      I1 => lshr_ln501_1_reg_4228_reg_i_16_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_16_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_16_3,
      O => lshr_ln501_1_reg_4228_reg_i_37_n_5
    );
lshr_ln501_1_reg_4228_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_16_4,
      I1 => lshr_ln501_1_reg_4228_reg_i_16_5,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_16_6,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_16_7,
      O => lshr_ln501_1_reg_4228_reg_i_38_n_5
    );
lshr_ln501_1_reg_4228_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_17_0,
      I1 => lshr_ln501_1_reg_4228_reg_i_17_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_17_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_17_3,
      O => lshr_ln501_1_reg_4228_reg_i_39_n_5
    );
lshr_ln501_1_reg_4228_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_8,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(15)
    );
lshr_ln501_1_reg_4228_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_17_4,
      I1 => lshr_ln501_1_reg_4228_reg_i_17_5,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_17_6,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_17_7,
      O => lshr_ln501_1_reg_4228_reg_i_40_n_5
    );
lshr_ln501_1_reg_4228_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_18_0,
      I1 => lshr_ln501_1_reg_4228_reg_i_18_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_18_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_18_3,
      O => lshr_ln501_1_reg_4228_reg_i_41_n_5
    );
lshr_ln501_1_reg_4228_reg_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_18_4,
      I1 => lshr_ln501_1_reg_4228_reg_i_18_5,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_18_6,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_18_7,
      O => lshr_ln501_1_reg_4228_reg_i_42_n_5
    );
lshr_ln501_1_reg_4228_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_19_0,
      I1 => lshr_ln501_1_reg_4228_reg_i_19_1,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_19_2,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_19_3,
      O => lshr_ln501_1_reg_4228_reg_i_43_n_5
    );
lshr_ln501_1_reg_4228_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_19_4,
      I1 => lshr_ln501_1_reg_4228_reg_i_19_5,
      I2 => O(1),
      I3 => lshr_ln501_1_reg_4228_reg_i_19_6,
      I4 => O(0),
      I5 => lshr_ln501_1_reg_4228_reg_i_19_7,
      O => lshr_ln501_1_reg_4228_reg_i_44_n_5
    );
lshr_ln501_1_reg_4228_reg_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^q0_reg_1\(7),
      I1 => \^q0_reg_8\,
      I2 => \^q0_reg_0\(6),
      I3 => \^b\(6),
      I4 => \^doutadout\(6),
      O => q0_reg_7(0)
    );
lshr_ln501_1_reg_4228_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \^b\(8),
      I1 => \^q0_reg_0\(8),
      I2 => \^q0_reg_0\(7),
      I3 => \^b\(7),
      I4 => \^doutadout\(7),
      O => S(0)
    );
lshr_ln501_1_reg_4228_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_7,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(14)
    );
lshr_ln501_1_reg_4228_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333330030BB30BB"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_29_0,
      I1 => O(0),
      I2 => lshr_ln501_1_reg_4228_reg_i_29_1,
      I3 => DSP_A_B_DATA_INST_2(1),
      I4 => lshr_ln501_1_reg_4228_reg_i_29_2,
      I5 => DSP_A_B_DATA_INST_2(0),
      O => lshr_ln501_1_reg_4228_reg_i_52_n_5
    );
lshr_ln501_1_reg_4228_reg_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCCB3B3"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_31_0,
      I1 => O(0),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => lshr_ln501_1_reg_4228_reg_i_31_1,
      I4 => DSP_A_B_DATA_INST_2(1),
      O => lshr_ln501_1_reg_4228_reg_i_55_n_5
    );
lshr_ln501_1_reg_4228_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_6,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(13)
    );
lshr_ln501_1_reg_4228_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_5,
      I3 => DSP_A_B_DATA_INST_2(0),
      I4 => O(0),
      I5 => CO(0),
      O => A(12)
    );
lshr_ln501_1_reg_4228_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => O(1),
      I1 => DSP_A_B_DATA_INST_2(1),
      I2 => DSP_A_B_DATA_INST_2(0),
      I3 => DSP_A_B_DATA_INST_4,
      I4 => O(0),
      I5 => CO(0),
      O => A(11)
    );
lshr_ln501_1_reg_4228_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_21_n_5,
      I1 => CO(0),
      O => A(10)
    );
q0_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => q0_reg_9(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => q0_reg_10(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_q0_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_q0_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_q0_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_q0_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000001111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 10) => NLW_q0_reg_DOUTADOUT_UNCONNECTED(15 downto 10),
      DOUTADOUT(9 downto 1) => \^q0_reg_0\(8 downto 0),
      DOUTADOUT(0) => q0_reg_n_52,
      DOUTBDOUT(15 downto 10) => NLW_q0_reg_DOUTBDOUT_UNCONNECTED(15 downto 10),
      DOUTBDOUT(9 downto 2) => \^q0_reg_1\(7 downto 0),
      DOUTBDOUT(1 downto 0) => NLW_q0_reg_DOUTBDOUT_UNCONNECTED(1 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_q0_reg_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DIV1_TABLE_ce0_local,
      ENBWREN => DIV1_TABLE_ce0_local,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => Q(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => q1_reg_0(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_q1_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_q1_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_q1_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_q1_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000001111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 10) => NLW_q1_reg_DOUTADOUT_UNCONNECTED(15 downto 10),
      DOUTADOUT(9 downto 2) => \^doutadout\(7 downto 0),
      DOUTADOUT(1) => q1_reg_n_51,
      DOUTADOUT(0) => q1_reg_n_52,
      DOUTBDOUT(15 downto 10) => NLW_q1_reg_DOUTBDOUT_UNCONNECTED(15 downto 10),
      DOUTBDOUT(9 downto 1) => \^b\(8 downto 0),
      DOUTBDOUT(0) => NLW_q1_reg_DOUTBDOUT_UNCONNECTED(0),
      DOUTPADOUTP(1 downto 0) => NLW_q1_reg_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => DIV1_TABLE_ce0_local,
      ENBWREN => DIV1_TABLE_ce0_local,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CEP,
      I1 => ap_enable_reg_pp0_iter4,
      O => DIV1_TABLE_ce0_local
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    linebuf_yuv_1_we0_local : out STD_LOGIC;
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_4 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_5 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_6 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_1_ce1_local : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_bram_0_7 : in STD_LOGIC;
    icmp_ln328_reg_3813 : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    \empty_129_fu_244_reg[0]\ : in STD_LOGIC;
    \empty_129_fu_244_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\ : in STD_LOGIC;
    cmp170_reg_686 : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    imgBayer_dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \g_2_reg_723_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_155_reg_713_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_157_reg_733_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W is
  signal \^linebuf_yuv_1_we0_local\ : STD_LOGIC;
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_129_fu_244[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \empty_129_fu_244[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \empty_129_fu_244[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \empty_129_fu_244[3]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \empty_129_fu_244[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \empty_129_fu_244[5]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \empty_129_fu_244[6]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \empty_129_fu_244[7]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \empty_129_fu_244[8]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \empty_129_fu_244[9]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \empty_155_reg_713[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \empty_155_reg_713[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \empty_155_reg_713[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \empty_155_reg_713[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \empty_155_reg_713[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \empty_155_reg_713[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \empty_155_reg_713[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \empty_155_reg_713[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \empty_155_reg_713[8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \empty_155_reg_713[9]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \g_2_reg_723[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \g_2_reg_723[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \g_2_reg_723[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \g_2_reg_723[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \g_2_reg_723[4]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \g_2_reg_723[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \g_2_reg_723[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \g_2_reg_723[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \g_2_reg_723[8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \g_2_reg_723[9]_i_2\ : label is "soft_lutpair85";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 19210;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1920;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 9;
begin
  linebuf_yuv_1_we0_local <= \^linebuf_yuv_1_we0_local\;
  ram_reg_bram_0_0(9 downto 0) <= \^ram_reg_bram_0_0\(9 downto 0);
\ap_phi_reg_pp0_iter2_empty_156_reg_819[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(0)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(1)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(2)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(3)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(4)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(5)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(6)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(7)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(8)
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      I4 => ram_reg_bram_0_7,
      O => ram_reg_bram_0_2(9)
    );
\empty_129_fu_244[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(0),
      O => ram_reg_bram_0_1(0)
    );
\empty_129_fu_244[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(1),
      O => ram_reg_bram_0_1(1)
    );
\empty_129_fu_244[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(2),
      O => ram_reg_bram_0_1(2)
    );
\empty_129_fu_244[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(3),
      O => ram_reg_bram_0_1(3)
    );
\empty_129_fu_244[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(4),
      O => ram_reg_bram_0_1(4)
    );
\empty_129_fu_244[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(5),
      O => ram_reg_bram_0_1(5)
    );
\empty_129_fu_244[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(6),
      O => ram_reg_bram_0_1(6)
    );
\empty_129_fu_244[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(7),
      O => ram_reg_bram_0_1(7)
    );
\empty_129_fu_244[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(8),
      O => ram_reg_bram_0_1(8)
    );
\empty_129_fu_244[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_129_fu_244_reg[0]\,
      I2 => \empty_129_fu_244_reg[9]\(9),
      O => ram_reg_bram_0_1(9)
    );
\empty_155_reg_713[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_155_reg_713_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(0)
    );
\empty_155_reg_713[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_155_reg_713_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(1)
    );
\empty_155_reg_713[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_155_reg_713_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(2)
    );
\empty_155_reg_713[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_155_reg_713_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(3)
    );
\empty_155_reg_713[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_155_reg_713_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(4)
    );
\empty_155_reg_713[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_155_reg_713_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(5)
    );
\empty_155_reg_713[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_155_reg_713_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(6)
    );
\empty_155_reg_713[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_155_reg_713_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(7)
    );
\empty_155_reg_713[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_155_reg_713_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(8)
    );
\empty_155_reg_713[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_155_reg_713_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_5(9)
    );
\empty_157_reg_733[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_157_reg_733_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(0)
    );
\empty_157_reg_733[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_157_reg_733_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(1)
    );
\empty_157_reg_733[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_157_reg_733_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(2)
    );
\empty_157_reg_733[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_157_reg_733_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(3)
    );
\empty_157_reg_733[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_157_reg_733_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(4)
    );
\empty_157_reg_733[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_157_reg_733_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(5)
    );
\empty_157_reg_733[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_157_reg_733_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(6)
    );
\empty_157_reg_733[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_157_reg_733_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(7)
    );
\empty_157_reg_733[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_157_reg_733_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(8)
    );
\empty_157_reg_733[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_157_reg_733_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_6(9)
    );
\g_2_reg_723[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \g_2_reg_723_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(0)
    );
\g_2_reg_723[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \g_2_reg_723_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(1)
    );
\g_2_reg_723[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \g_2_reg_723_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(2)
    );
\g_2_reg_723[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \g_2_reg_723_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(3)
    );
\g_2_reg_723[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \g_2_reg_723_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(4)
    );
\g_2_reg_723[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \g_2_reg_723_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(5)
    );
\g_2_reg_723[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \g_2_reg_723_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(6)
    );
\g_2_reg_723[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \g_2_reg_723_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(7)
    );
\g_2_reg_723[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \g_2_reg_723_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(8)
    );
\g_2_reg_723[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \g_2_reg_723_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\,
      O => ram_reg_bram_0_4(9)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => D(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 10) => B"0000000000000000000000",
      DINADIN(9 downto 0) => DINADIN(9 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000001111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 10) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 10),
      DOUTBDOUT(9 downto 0) => \^ram_reg_bram_0_0\(9 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^linebuf_yuv_1_we0_local\,
      ENBWREN => linebuf_yuv_1_ce1_local,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(0),
      I4 => imgBayer_dout(0),
      O => ram_reg_bram_0_3(0)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000200000002000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ram_reg_bram_0_7,
      I2 => icmp_ln328_reg_3813,
      I3 => ram_reg_bram_0_8,
      I4 => ram_reg_bram_0_9,
      I5 => imgBayer_empty_n,
      O => \^linebuf_yuv_1_we0_local\
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(9),
      I4 => imgBayer_dout(9),
      O => ram_reg_bram_0_3(9)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(8),
      I4 => imgBayer_dout(8),
      O => ram_reg_bram_0_3(8)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(7),
      I4 => imgBayer_dout(7),
      O => ram_reg_bram_0_3(7)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(6),
      I4 => imgBayer_dout(6),
      O => ram_reg_bram_0_3(6)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(5),
      I4 => imgBayer_dout(5),
      O => ram_reg_bram_0_3(5)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(4),
      I4 => imgBayer_dout(4),
      O => ram_reg_bram_0_3(4)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(3),
      I4 => imgBayer_dout(3),
      O => ram_reg_bram_0_3(3)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(2),
      I4 => imgBayer_dout(2),
      O => ram_reg_bram_0_3(2)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => ram_reg_bram_0_9,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_10(1),
      I4 => imgBayer_dout(1),
      O => ram_reg_bram_0_3(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_1_we0_local : in STD_LOGIC;
    linebuf_yuv_1_ce1_local : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_128_fu_240_reg[0]\ : in STD_LOGIC;
    \empty_128_fu_240_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln328_reg_3813 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\ : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    cmp170_reg_686 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    imgBayer_dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_159_reg_752_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 : entity is "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_128_fu_240[0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \empty_128_fu_240[1]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \empty_128_fu_240[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \empty_128_fu_240[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \empty_128_fu_240[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \empty_128_fu_240[5]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \empty_128_fu_240[6]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \empty_128_fu_240[7]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \empty_128_fu_240[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \empty_128_fu_240[9]_i_1\ : label is "soft_lutpair96";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 19210;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1920;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 9;
begin
  DOUTBDOUT(9 downto 0) <= \^doutbdout\(9 downto 0);
\ap_phi_reg_pp0_iter2_empty_160_reg_828[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(0)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(1)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(2)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(3)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(4)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(5)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(6)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(7)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(8)
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\,
      O => ram_reg_bram_0_0(9)
    );
\empty_128_fu_240[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(0),
      O => D(0)
    );
\empty_128_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(1),
      O => D(1)
    );
\empty_128_fu_240[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(2),
      O => D(2)
    );
\empty_128_fu_240[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(3),
      O => D(3)
    );
\empty_128_fu_240[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(4),
      O => D(4)
    );
\empty_128_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(5),
      O => D(5)
    );
\empty_128_fu_240[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(6),
      O => D(6)
    );
\empty_128_fu_240[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(7),
      O => D(7)
    );
\empty_128_fu_240[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(8),
      O => D(8)
    );
\empty_128_fu_240[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => \empty_128_fu_240_reg[0]\,
      I2 => \empty_128_fu_240_reg[9]\(9),
      O => D(9)
    );
\empty_159_reg_752[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \empty_159_reg_752_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(0)
    );
\empty_159_reg_752[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => \empty_159_reg_752_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(1)
    );
\empty_159_reg_752[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => \empty_159_reg_752_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(2)
    );
\empty_159_reg_752[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => \empty_159_reg_752_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(3)
    );
\empty_159_reg_752[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => \empty_159_reg_752_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(4)
    );
\empty_159_reg_752[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => \empty_159_reg_752_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(5)
    );
\empty_159_reg_752[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => \empty_159_reg_752_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(6)
    );
\empty_159_reg_752[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => \empty_159_reg_752_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(7)
    );
\empty_159_reg_752[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => \empty_159_reg_752_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(8)
    );
\empty_159_reg_752[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => \empty_159_reg_752_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\,
      O => ram_reg_bram_0_1(9)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 10) => B"0000000000000000000000",
      DINADIN(9 downto 0) => ram_reg_bram_0_2(9 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000001111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 10) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 10),
      DOUTBDOUT(9 downto 0) => \^doutbdout\(9 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => linebuf_yuv_1_we0_local,
      ENBWREN => linebuf_yuv_1_ce1_local,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(5),
      I4 => imgBayer_dout(5),
      O => DINADIN(5)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(4),
      I4 => imgBayer_dout(4),
      O => DINADIN(4)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(3),
      I4 => imgBayer_dout(3),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(2),
      I4 => imgBayer_dout(2),
      O => DINADIN(2)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(1),
      I4 => imgBayer_dout(1),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(0),
      I4 => imgBayer_dout(0),
      O => DINADIN(0)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(9),
      I4 => imgBayer_dout(9),
      O => DINADIN(9)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(8),
      I4 => imgBayer_dout(8),
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(7),
      I4 => imgBayer_dout(7),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA3A0"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => ram_reg_bram_0_3,
      I2 => cmp170_reg_686,
      I3 => ram_reg_bram_0_4(6),
      I4 => imgBayer_dout(6),
      O => DINADIN(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_4 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_yuv_1_we0_local : in STD_LOGIC;
    linebuf_yuv_1_ce1_local : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 9 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_127_fu_236_reg[0]\ : in STD_LOGIC;
    \empty_127_fu_236_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln328_reg_3813 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\ : in STD_LOGIC;
    \empty_163_reg_781_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_165_reg_791_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_162_reg_771_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 : entity is "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 is
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_127_fu_236[0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \empty_127_fu_236[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \empty_127_fu_236[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \empty_127_fu_236[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \empty_127_fu_236[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \empty_127_fu_236[5]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \empty_127_fu_236[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \empty_127_fu_236[7]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \empty_127_fu_236[8]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \empty_127_fu_236[9]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \empty_163_reg_781[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \empty_163_reg_781[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \empty_163_reg_781[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \empty_163_reg_781[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \empty_163_reg_781[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \empty_163_reg_781[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \empty_163_reg_781[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \empty_163_reg_781[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \empty_163_reg_781[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \empty_163_reg_781[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \empty_165_reg_791[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \empty_165_reg_791[1]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \empty_165_reg_791[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \empty_165_reg_791[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \empty_165_reg_791[4]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \empty_165_reg_791[5]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \empty_165_reg_791[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \empty_165_reg_791[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \empty_165_reg_791[8]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \empty_165_reg_791[9]_i_1\ : label is "soft_lutpair105";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 19210;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_3_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1920;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 9;
begin
  ram_reg_bram_0_0(9 downto 0) <= \^ram_reg_bram_0_0\(9 downto 0);
\ap_phi_reg_pp0_iter2_empty_164_reg_837[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(0)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(1)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(2)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(3)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(4)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(5)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(6)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(7)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(8)
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\,
      O => ram_reg_bram_0_1(9)
    );
\empty_127_fu_236[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(0),
      O => D(0)
    );
\empty_127_fu_236[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(1),
      O => D(1)
    );
\empty_127_fu_236[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(2),
      O => D(2)
    );
\empty_127_fu_236[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(3),
      O => D(3)
    );
\empty_127_fu_236[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(4),
      O => D(4)
    );
\empty_127_fu_236[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(5),
      O => D(5)
    );
\empty_127_fu_236[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(6),
      O => D(6)
    );
\empty_127_fu_236[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(7),
      O => D(7)
    );
\empty_127_fu_236[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(8),
      O => D(8)
    );
\empty_127_fu_236[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_127_fu_236_reg[0]\,
      I2 => \empty_127_fu_236_reg[9]\(9),
      O => D(9)
    );
\empty_162_reg_771[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_162_reg_771_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(0)
    );
\empty_162_reg_771[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_162_reg_771_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(1)
    );
\empty_162_reg_771[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_162_reg_771_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(2)
    );
\empty_162_reg_771[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_162_reg_771_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(3)
    );
\empty_162_reg_771[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_162_reg_771_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(4)
    );
\empty_162_reg_771[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_162_reg_771_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(5)
    );
\empty_162_reg_771[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_162_reg_771_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(6)
    );
\empty_162_reg_771[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_162_reg_771_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(7)
    );
\empty_162_reg_771[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_162_reg_771_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(8)
    );
\empty_162_reg_771[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_162_reg_771_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_4(9)
    );
\empty_163_reg_781[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_163_reg_781_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(0)
    );
\empty_163_reg_781[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_163_reg_781_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(1)
    );
\empty_163_reg_781[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_163_reg_781_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(2)
    );
\empty_163_reg_781[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_163_reg_781_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(3)
    );
\empty_163_reg_781[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_163_reg_781_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(4)
    );
\empty_163_reg_781[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_163_reg_781_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(5)
    );
\empty_163_reg_781[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_163_reg_781_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(6)
    );
\empty_163_reg_781[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_163_reg_781_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(7)
    );
\empty_163_reg_781[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_163_reg_781_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(8)
    );
\empty_163_reg_781[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_163_reg_781_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_2(9)
    );
\empty_165_reg_791[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_165_reg_791_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(0)
    );
\empty_165_reg_791[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_165_reg_791_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(1)
    );
\empty_165_reg_791[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_165_reg_791_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(2)
    );
\empty_165_reg_791[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_165_reg_791_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(3)
    );
\empty_165_reg_791[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_165_reg_791_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(4)
    );
\empty_165_reg_791[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_165_reg_791_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(5)
    );
\empty_165_reg_791[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_165_reg_791_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(6)
    );
\empty_165_reg_791[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_165_reg_791_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(7)
    );
\empty_165_reg_791[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_165_reg_791_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(8)
    );
\empty_165_reg_791[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_165_reg_791_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\,
      O => ram_reg_bram_0_3(9)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 10) => B"0000000000000000000000",
      DINADIN(9 downto 0) => DINADIN(9 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000001111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 10) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 10),
      DOUTBDOUT(9 downto 0) => \^ram_reg_bram_0_0\(9 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => linebuf_yuv_1_we0_local,
      ENBWREN => linebuf_yuv_1_ce1_local,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    linebuf_yuv_1_ce1_local : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter10_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \cmp84_reg_666_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    imgBayer_dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    icmp_ln328_reg_3813 : in STD_LOGIC;
    CEP : in STD_LOGIC;
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    tmp_53_reg_3872_pp0_iter9_reg : in STD_LOGIC;
    imgG_full_n : in STD_LOGIC;
    \empty_130_fu_248_reg[0]\ : in STD_LOGIC;
    \empty_130_fu_248_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_131_fu_252_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\ : in STD_LOGIC;
    cmp170_reg_686 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_152_reg_694_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16 : entity is "design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter10_reg\ : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read : STD_LOGIC;
  signal \^linebuf_yuv_1_ce1_local\ : STD_LOGIC;
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_130_fu_248[0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \empty_130_fu_248[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \empty_130_fu_248[2]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \empty_130_fu_248[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \empty_130_fu_248[4]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \empty_130_fu_248[5]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \empty_130_fu_248[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \empty_130_fu_248[7]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \empty_130_fu_248[8]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \empty_130_fu_248[9]_i_1\ : label is "soft_lutpair116";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 19210;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1920;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 9;
begin
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter10_reg <= \^ap_enable_reg_pp0_iter10_reg\;
  linebuf_yuv_1_ce1_local <= \^linebuf_yuv_1_ce1_local\;
  ram_reg_bram_0_0(9 downto 0) <= \^ram_reg_bram_0_0\(9 downto 0);
\ap_phi_reg_pp0_iter2_empty_153_reg_810[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(0)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(1)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(2)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(3)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(4)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(5)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(6)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(7)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(8)
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      I4 => ram_reg_bram_0_4,
      O => ram_reg_bram_0_1(9)
    );
\empty_130_fu_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(0),
      O => D(0)
    );
\empty_130_fu_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(1),
      O => D(1)
    );
\empty_130_fu_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(2),
      O => D(2)
    );
\empty_130_fu_248[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(3),
      O => D(3)
    );
\empty_130_fu_248[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(4),
      O => D(4)
    );
\empty_130_fu_248[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(5),
      O => D(5)
    );
\empty_130_fu_248[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(6),
      O => D(6)
    );
\empty_130_fu_248[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(7),
      O => D(7)
    );
\empty_130_fu_248[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(8),
      O => D(8)
    );
\empty_130_fu_248[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_130_fu_248_reg[0]\,
      I2 => \empty_130_fu_248_reg[9]\(9),
      O => D(9)
    );
\empty_131_fu_252[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(0),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(0),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(0),
      O => \cmp84_reg_666_reg[0]\(0)
    );
\empty_131_fu_252[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(1),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(1),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(1),
      O => \cmp84_reg_666_reg[0]\(1)
    );
\empty_131_fu_252[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(2),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(2),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(2),
      O => \cmp84_reg_666_reg[0]\(2)
    );
\empty_131_fu_252[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(3),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(3),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(3),
      O => \cmp84_reg_666_reg[0]\(3)
    );
\empty_131_fu_252[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(4),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(4),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(4),
      O => \cmp84_reg_666_reg[0]\(4)
    );
\empty_131_fu_252[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(5),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(5),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(5),
      O => \cmp84_reg_666_reg[0]\(5)
    );
\empty_131_fu_252[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(6),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(6),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(6),
      O => \cmp84_reg_666_reg[0]\(6)
    );
\empty_131_fu_252[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(7),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(7),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(7),
      O => \cmp84_reg_666_reg[0]\(7)
    );
\empty_131_fu_252[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(8),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(8),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(8),
      O => \cmp84_reg_666_reg[0]\(8)
    );
\empty_131_fu_252[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => imgBayer_dout(9),
      I1 => ram_reg_bram_0_3,
      I2 => \^ram_reg_bram_0_0\(9),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_131_fu_252_reg[9]\(9),
      O => \cmp84_reg_666_reg[0]\(9)
    );
\empty_152_reg_694[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => \empty_152_reg_694_reg[9]\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(0)
    );
\empty_152_reg_694[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => \empty_152_reg_694_reg[9]\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(1)
    );
\empty_152_reg_694[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => \empty_152_reg_694_reg[9]\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(2)
    );
\empty_152_reg_694[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => \empty_152_reg_694_reg[9]\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(3)
    );
\empty_152_reg_694[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => \empty_152_reg_694_reg[9]\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(4)
    );
\empty_152_reg_694[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => \empty_152_reg_694_reg[9]\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(5)
    );
\empty_152_reg_694[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => \empty_152_reg_694_reg[9]\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(6)
    );
\empty_152_reg_694[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => \empty_152_reg_694_reg[9]\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(7)
    );
\empty_152_reg_694[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => \empty_152_reg_694_reg[9]\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(8)
    );
\empty_152_reg_694[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => \empty_152_reg_694_reg[9]\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\,
      O => ram_reg_bram_0_2(9)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 10) => B"0000000000000000000000",
      DINADIN(9 downto 0) => imgBayer_dout(9 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000001111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 10) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 10),
      DOUTBDOUT(9 downto 0) => \^ram_reg_bram_0_0\(9 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read,
      ENBWREN => \^linebuf_yuv_1_ce1_local\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => ram_reg_bram_0_3,
      I1 => imgBayer_empty_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_bram_0_4,
      I4 => icmp_ln328_reg_3813,
      I5 => \^ap_enable_reg_pp0_iter10_reg\,
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(0),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(0),
      I4 => ram_reg_bram_0_6(0),
      I5 => addr(0),
      O => DINADIN(0)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDF000000000000"
    )
        port map (
      I0 => ram_reg_bram_0_3,
      I1 => imgBayer_empty_n,
      I2 => icmp_ln328_reg_3813,
      I3 => ram_reg_bram_0_4,
      I4 => \^ap_enable_reg_pp0_iter10_reg\,
      I5 => ap_enable_reg_pp0_iter1,
      O => \^wea\(0)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => tmp_53_reg_3872_pp0_iter9_reg,
      I2 => imgG_full_n,
      O => \^ap_enable_reg_pp0_iter10_reg\
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(9),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(9),
      I4 => ram_reg_bram_0_6(9),
      I5 => addr(0),
      O => DINADIN(9)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CEP,
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => \^linebuf_yuv_1_ce1_local\
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(8),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(8),
      I4 => ram_reg_bram_0_6(8),
      I5 => addr(0),
      O => DINADIN(8)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(7),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(7),
      I4 => ram_reg_bram_0_6(7),
      I5 => addr(0),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(6),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(6),
      I4 => ram_reg_bram_0_6(6),
      I5 => addr(0),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(5),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(5),
      I4 => ram_reg_bram_0_6(5),
      I5 => addr(0),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(4),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(4),
      I4 => ram_reg_bram_0_6(4),
      I5 => addr(0),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(3),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(3),
      I4 => ram_reg_bram_0_6(3),
      I5 => addr(0),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(2),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(2),
      I4 => ram_reg_bram_0_6(2),
      I5 => addr(0),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABA8ABABA8A8A"
    )
        port map (
      I0 => \^ram_reg_bram_0_0\(1),
      I1 => cmp170_reg_686,
      I2 => ram_reg_bram_0_3,
      I3 => ram_reg_bram_0_5(1),
      I4 => ram_reg_bram_0_6(1),
      I5 => addr(0),
      O => DINADIN(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \icmp_ln633_reg_2150_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln633_reg_2150_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    icmp_ln643_reg_2154 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_condition_268 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W is
  signal lineBuffer_1_we0_local : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 57630;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1920;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 57630;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 0;
  attribute ram_addr_end of ram_reg_bram_1 : label is 1920;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 18;
  attribute ram_slice_end of ram_reg_bram_1 : label is 29;
begin
  q1(29 downto 0) <= \^q1\(29 downto 0);
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(10),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(0),
      O => \icmp_ln633_reg_2150_reg[0]_0\(0)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(11),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(1),
      O => \icmp_ln633_reg_2150_reg[0]_0\(1)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(12),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(2),
      O => \icmp_ln633_reg_2150_reg[0]_0\(2)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(13),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(3),
      O => \icmp_ln633_reg_2150_reg[0]_0\(3)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(14),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(4),
      O => \icmp_ln633_reg_2150_reg[0]_0\(4)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(15),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(5),
      O => \icmp_ln633_reg_2150_reg[0]_0\(5)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(16),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(6),
      O => \icmp_ln633_reg_2150_reg[0]_0\(6)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(17),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(7),
      O => \icmp_ln633_reg_2150_reg[0]_0\(7)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(18),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(8),
      O => \icmp_ln633_reg_2150_reg[0]_0\(8)
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(19),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(9),
      O => \icmp_ln633_reg_2150_reg[0]_0\(9)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(20),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(21),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(22),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(23),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(24),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(25),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(5),
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(26),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(6),
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(27),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(7),
      O => D(7)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(28),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(8),
      O => D(8)
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(29),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => Q(9),
      O => D(9)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(0),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(0),
      O => \icmp_ln633_reg_2150_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(1),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(1),
      O => \icmp_ln633_reg_2150_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(2),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(2),
      O => \icmp_ln633_reg_2150_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(3),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(3),
      O => \icmp_ln633_reg_2150_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(4),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(4),
      O => \icmp_ln633_reg_2150_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(5),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(5),
      O => \icmp_ln633_reg_2150_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(6),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(6),
      O => \icmp_ln633_reg_2150_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(7),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(7),
      O => \icmp_ln633_reg_2150_reg[0]\(7)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(8),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(8),
      O => \icmp_ln633_reg_2150_reg[0]\(8)
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => ram_reg_bram_0_0,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(9),
      I3 => \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(9),
      O => \icmp_ln633_reg_2150_reg[0]\(9)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_1_0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_1_we0_local,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ap_condition_268,
      WEA(2) => ap_condition_268,
      WEA(1) => ap_condition_268,
      WEA(0) => ap_condition_268,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => icmp_ln643_reg_2154,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ram_reg_bram_0_0,
      I3 => ap_enable_reg_pp0_iter1,
      O => lineBuffer_1_we0_local
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_1_0(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => d0(29 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => \^q1\(29 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_1_we0_local,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ap_condition_268,
      WEA(2) => ap_condition_268,
      WEA(1) => ap_condition_268,
      WEA(0) => ap_condition_268,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 is
  port (
    ram_reg_bram_0_0 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC;
    ram_reg_bram_0_2 : out STD_LOGIC;
    ram_reg_bram_0_3 : out STD_LOGIC;
    ram_reg_bram_0_4 : out STD_LOGIC;
    ram_reg_bram_0_5 : out STD_LOGIC;
    ram_reg_bram_0_6 : out STD_LOGIC;
    ram_reg_bram_0_7 : out STD_LOGIC;
    ram_reg_bram_0_8 : out STD_LOGIC;
    ram_reg_bram_0_9 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_bram_0_10 : out STD_LOGIC;
    ram_reg_bram_0_11 : out STD_LOGIC;
    ram_reg_bram_1_0 : out STD_LOGIC;
    ram_reg_bram_1_1 : out STD_LOGIC;
    ram_reg_bram_1_2 : out STD_LOGIC;
    ram_reg_bram_1_3 : out STD_LOGIC;
    ram_reg_bram_1_4 : out STD_LOGIC;
    ram_reg_bram_1_5 : out STD_LOGIC;
    ram_reg_bram_1_6 : out STD_LOGIC;
    ram_reg_bram_1_7 : out STD_LOGIC;
    ram_reg_bram_1_8 : out STD_LOGIC;
    ram_reg_bram_1_9 : out STD_LOGIC;
    ram_reg_bram_1_10 : out STD_LOGIC;
    ram_reg_bram_1_11 : out STD_LOGIC;
    icmp_ln891_reg_1968 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_12 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_condition_219 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 : entity is "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 is
  signal \^q1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \ram_reg_bram_0_i_1__6_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 57630;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1920;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 57630;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 0;
  attribute ram_addr_end of ram_reg_bram_1 : label is 1920;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 18;
  attribute ram_slice_end of ram_reg_bram_1 : label is 29;
begin
  q1(29 downto 0) <= \^q1\(29 downto 0);
\ap_phi_reg_pp0_iter2_up_1_reg_492[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30222222"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(0),
      I1 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\,
      I2 => \^q1\(10),
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30222222"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(1),
      I1 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\,
      I2 => \^q1\(11),
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30222222"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(2),
      I1 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\,
      I2 => \^q1\(12),
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30222222"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(3),
      I1 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\,
      I2 => \^q1\(13),
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30222222"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(4),
      I1 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\,
      I2 => \^q1\(14),
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30222222"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(5),
      I1 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\,
      I2 => \^q1\(15),
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(16),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(6),
      O => ram_reg_bram_0_10
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(17),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(7),
      O => ram_reg_bram_0_11
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(18),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(8),
      O => ram_reg_bram_1_0
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(19),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(9),
      O => ram_reg_bram_1_1
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(20),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(0),
      O => ram_reg_bram_1_2
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(21),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(1),
      O => ram_reg_bram_1_3
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(22),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(2),
      O => ram_reg_bram_1_4
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(23),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(3),
      O => ram_reg_bram_1_5
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(24),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(4),
      O => ram_reg_bram_1_6
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(25),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(5),
      O => ram_reg_bram_1_7
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(26),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(6),
      O => ram_reg_bram_1_8
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(27),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(7),
      O => ram_reg_bram_1_9
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(28),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(8),
      O => ram_reg_bram_1_10
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(29),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(9),
      O => ram_reg_bram_1_11
    );
\ap_phi_reg_pp0_iter2_up_reg_501[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(0),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(0),
      O => ram_reg_bram_0_0
    );
\ap_phi_reg_pp0_iter2_up_reg_501[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(1),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(1),
      O => ram_reg_bram_0_1
    );
\ap_phi_reg_pp0_iter2_up_reg_501[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(2),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(2),
      O => ram_reg_bram_0_2
    );
\ap_phi_reg_pp0_iter2_up_reg_501[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(3),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(3),
      O => ram_reg_bram_0_3
    );
\ap_phi_reg_pp0_iter2_up_reg_501[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(4),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(4),
      O => ram_reg_bram_0_4
    );
\ap_phi_reg_pp0_iter2_up_reg_501[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(5),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(5),
      O => ram_reg_bram_0_5
    );
\ap_phi_reg_pp0_iter2_up_reg_501[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(6),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(6),
      O => ram_reg_bram_0_6
    );
\ap_phi_reg_pp0_iter2_up_reg_501[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(7),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(7),
      O => ram_reg_bram_0_7
    );
\ap_phi_reg_pp0_iter2_up_reg_501[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(8),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(8),
      O => ram_reg_bram_0_8
    );
\ap_phi_reg_pp0_iter2_up_reg_501[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(9),
      I1 => icmp_ln891_reg_1968,
      I2 => \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\,
      I3 => Q(9),
      O => ram_reg_bram_0_9
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_1_12(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__6_n_5\,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ap_condition_219,
      WEA(2) => ap_condition_219,
      WEA(1) => ap_condition_219,
      WEA(0) => ap_condition_219,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => E(0),
      I2 => \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\,
      I3 => icmp_ln891_reg_1968,
      O => \ram_reg_bram_0_i_1__6_n_5\
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_1_12(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => d0(29 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => \^q1\(29 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__6_n_5\,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ap_condition_219,
      WEA(2) => ap_condition_219,
      WEA(1) => ap_condition_219,
      WEA(0) => ap_condition_219,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_1_1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ce1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_condition_219 : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \icmp_ln891_reg_1968_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln891_reg_1968_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln891_reg_1968_reg[0]_1\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\ : in STD_LOGIC;
    icmp_ln891_reg_1968 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    and_ln1052_reg_2007_pp0_iter2_reg : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC;
    cmp203_i_reg_470 : in STD_LOGIC;
    ram_reg_bram_1_3 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_4 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_5 : in STD_LOGIC;
    \pix_7_reg_409_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \pix_8_reg_399_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \pix_reg_419_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_1_6 : in STD_LOGIC;
    ram_reg_bram_1_7 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_1_8 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12 : entity is "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_condition_219\ : STD_LOGIC;
  signal \^ce1\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_3_n_5\ : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln891_reg_1968[0]_i_3\ : label is "soft_lutpair282";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 57630;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1920;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__1\ : label is "soft_lutpair282";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 57630;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 0;
  attribute ram_addr_end of ram_reg_bram_1 : label is 1920;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 18;
  attribute ram_slice_end of ram_reg_bram_1 : label is 29;
begin
  E(0) <= \^e\(0);
  ap_condition_219 <= \^ap_condition_219\;
  ce1 <= \^ce1\;
  q1(29 downto 0) <= \^q1\(29 downto 0);
\ap_phi_reg_pp0_iter2_left_1_reg_465[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(10),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(0),
      O => ram_reg_bram_1_0(0)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(11),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(1),
      O => ram_reg_bram_1_0(1)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(12),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(2),
      O => ram_reg_bram_1_0(2)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(13),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(3),
      O => ram_reg_bram_1_0(3)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(14),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(4),
      O => ram_reg_bram_1_0(4)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(15),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(5),
      O => ram_reg_bram_1_0(5)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(16),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(6),
      O => ram_reg_bram_1_0(6)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(17),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(7),
      O => ram_reg_bram_1_0(7)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(18),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(8),
      O => ram_reg_bram_1_0(8)
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(19),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(9),
      O => ram_reg_bram_1_0(9)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(20),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(0),
      O => ram_reg_bram_1_1(0)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(21),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(1),
      O => ram_reg_bram_1_1(1)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(22),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(2),
      O => ram_reg_bram_1_1(2)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(23),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(3),
      O => ram_reg_bram_1_1(3)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(24),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(4),
      O => ram_reg_bram_1_1(4)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(25),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(5),
      O => ram_reg_bram_1_1(5)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(26),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(6),
      O => ram_reg_bram_1_1(6)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(27),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(7),
      O => ram_reg_bram_1_1(7)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(28),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(8),
      O => ram_reg_bram_1_1(8)
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(29),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(9),
      O => ram_reg_bram_1_1(9)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(0),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(1),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(2),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(3),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(4),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(5),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(5),
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(6),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(6),
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(7),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(7),
      O => D(7)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(8),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(8),
      O => D(8)
    );
\ap_phi_reg_pp0_iter2_left_reg_474[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => \^q1\(9),
      I1 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      I3 => icmp_ln891_reg_1968,
      I4 => Q(9),
      O => D(9)
    );
\icmp_ln891_reg_1968[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => and_ln1052_reg_2007_pp0_iter2_reg,
      I2 => imgRgb_full_n,
      I3 => imgRB_empty_n,
      I4 => \icmp_ln891_reg_1968[0]_i_3_n_5\,
      O => \^e\(0)
    );
\icmp_ln891_reg_1968[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ram_reg_bram_1_2,
      I2 => icmp_ln891_reg_1968,
      I3 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\,
      O => \icmp_ln891_reg_1968[0]_i_3_n_5\
    );
\pix_7_reg_409[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(10),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(0),
      O => \icmp_ln891_reg_1968_reg[0]\(0)
    );
\pix_7_reg_409[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(11),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(1),
      O => \icmp_ln891_reg_1968_reg[0]\(1)
    );
\pix_7_reg_409[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(12),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(2),
      O => \icmp_ln891_reg_1968_reg[0]\(2)
    );
\pix_7_reg_409[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(13),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(3),
      O => \icmp_ln891_reg_1968_reg[0]\(3)
    );
\pix_7_reg_409[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(14),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(4),
      O => \icmp_ln891_reg_1968_reg[0]\(4)
    );
\pix_7_reg_409[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(15),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(5),
      O => \icmp_ln891_reg_1968_reg[0]\(5)
    );
\pix_7_reg_409[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(16),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(6),
      O => \icmp_ln891_reg_1968_reg[0]\(6)
    );
\pix_7_reg_409[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(17),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(7),
      O => \icmp_ln891_reg_1968_reg[0]\(7)
    );
\pix_7_reg_409[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(18),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(8),
      O => \icmp_ln891_reg_1968_reg[0]\(8)
    );
\pix_7_reg_409[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(19),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_7_reg_409_reg[9]\(9),
      O => \icmp_ln891_reg_1968_reg[0]\(9)
    );
\pix_8_reg_399[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(20),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(0),
      O => \icmp_ln891_reg_1968_reg[0]_0\(0)
    );
\pix_8_reg_399[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(21),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(1),
      O => \icmp_ln891_reg_1968_reg[0]_0\(1)
    );
\pix_8_reg_399[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(22),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(2),
      O => \icmp_ln891_reg_1968_reg[0]_0\(2)
    );
\pix_8_reg_399[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(23),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(3),
      O => \icmp_ln891_reg_1968_reg[0]_0\(3)
    );
\pix_8_reg_399[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(24),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(4),
      O => \icmp_ln891_reg_1968_reg[0]_0\(4)
    );
\pix_8_reg_399[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(25),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(5),
      O => \icmp_ln891_reg_1968_reg[0]_0\(5)
    );
\pix_8_reg_399[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(26),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(6),
      O => \icmp_ln891_reg_1968_reg[0]_0\(6)
    );
\pix_8_reg_399[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(27),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(7),
      O => \icmp_ln891_reg_1968_reg[0]_0\(7)
    );
\pix_8_reg_399[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(28),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(8),
      O => \icmp_ln891_reg_1968_reg[0]_0\(8)
    );
\pix_8_reg_399[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(29),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_8_reg_399_reg[9]\(9),
      O => \icmp_ln891_reg_1968_reg[0]_0\(9)
    );
\pix_reg_419[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(0),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(0),
      O => \icmp_ln891_reg_1968_reg[0]_1\(0)
    );
\pix_reg_419[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(1),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(1),
      O => \icmp_ln891_reg_1968_reg[0]_1\(1)
    );
\pix_reg_419[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(2),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(2),
      O => \icmp_ln891_reg_1968_reg[0]_1\(2)
    );
\pix_reg_419[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(3),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(3),
      O => \icmp_ln891_reg_1968_reg[0]_1\(3)
    );
\pix_reg_419[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(4),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(4),
      O => \icmp_ln891_reg_1968_reg[0]_1\(4)
    );
\pix_reg_419[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(5),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(5),
      O => \icmp_ln891_reg_1968_reg[0]_1\(5)
    );
\pix_reg_419[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(6),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(6),
      O => \icmp_ln891_reg_1968_reg[0]_1\(6)
    );
\pix_reg_419[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(7),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(7),
      O => \icmp_ln891_reg_1968_reg[0]_1\(7)
    );
\pix_reg_419[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(8),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(8),
      O => \icmp_ln891_reg_1968_reg[0]_1\(8)
    );
\pix_reg_419[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1968,
      I1 => \^q1\(9),
      I2 => \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\,
      I3 => \pix_reg_419_reg[9]\(9),
      O => \icmp_ln891_reg_1968_reg[0]_1\(9)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_1_7(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => ram_reg_bram_1_8(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => ram_reg_bram_1_8(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_6,
      ENBWREN => \^ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ap_condition_219\,
      WEA(2) => \^ap_condition_219\,
      WEA(1) => \^ap_condition_219\,
      WEA(0) => \^ap_condition_219\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(15),
      I2 => ram_reg_bram_1_4(15),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(15),
      O => d0(15)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(14),
      I2 => ram_reg_bram_1_4(14),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(14),
      O => d0(14)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(13),
      I2 => ram_reg_bram_1_4(13),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(13),
      O => d0(13)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(12),
      I2 => ram_reg_bram_1_4(12),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(12),
      O => d0(12)
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(11),
      I2 => ram_reg_bram_1_4(11),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(11),
      O => d0(11)
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(10),
      I2 => ram_reg_bram_1_4(10),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(10),
      O => d0(10)
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(9),
      I2 => ram_reg_bram_1_4(9),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(9),
      O => d0(9)
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(8),
      I2 => ram_reg_bram_1_4(8),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(8),
      O => d0(8)
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(7),
      I2 => ram_reg_bram_1_4(7),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(7),
      O => d0(7)
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(6),
      I2 => ram_reg_bram_1_4(6),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(6),
      O => d0(6)
    );
\ram_reg_bram_0_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(5),
      I2 => ram_reg_bram_1_4(5),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(5),
      O => d0(5)
    );
\ram_reg_bram_0_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(4),
      I2 => ram_reg_bram_1_4(4),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(4),
      O => d0(4)
    );
\ram_reg_bram_0_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(3),
      I2 => ram_reg_bram_1_4(3),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(3),
      O => d0(3)
    );
\ram_reg_bram_0_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(2),
      I2 => ram_reg_bram_1_4(2),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(2),
      O => d0(2)
    );
\ram_reg_bram_0_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(1),
      I2 => ram_reg_bram_1_4(1),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(1),
      O => d0(1)
    );
\ram_reg_bram_0_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(0),
      I2 => ram_reg_bram_1_4(0),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(0),
      O => d0(0)
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => \^e\(0),
      O => \^ce1\
    );
\ram_reg_bram_0_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(17),
      I2 => ram_reg_bram_1_4(17),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(17),
      O => d0(17)
    );
\ram_reg_bram_0_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(16),
      I2 => ram_reg_bram_1_4(16),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(16),
      O => d0(16)
    );
\ram_reg_bram_0_i_32__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^e\(0),
      O => \^ap_condition_219\
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_1_7(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => ram_reg_bram_1_8(29 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => \^q1\(29 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_6,
      ENBWREN => \^ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ap_condition_219\,
      WEA(2) => \^ap_condition_219\,
      WEA(1) => \^ap_condition_219\,
      WEA(0) => \^ap_condition_219\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(20),
      I2 => ram_reg_bram_1_4(20),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(20),
      O => d0(20)
    );
\ram_reg_bram_1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(19),
      I2 => ram_reg_bram_1_4(19),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(19),
      O => d0(19)
    );
\ram_reg_bram_1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(18),
      I2 => ram_reg_bram_1_4(18),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(18),
      O => d0(18)
    );
\ram_reg_bram_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(29),
      I2 => ram_reg_bram_1_4(29),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(29),
      O => d0(29)
    );
\ram_reg_bram_1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(28),
      I2 => ram_reg_bram_1_4(28),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(28),
      O => d0(28)
    );
\ram_reg_bram_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(27),
      I2 => ram_reg_bram_1_4(27),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(27),
      O => d0(27)
    );
\ram_reg_bram_1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(26),
      I2 => ram_reg_bram_1_4(26),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(26),
      O => d0(26)
    );
\ram_reg_bram_1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(25),
      I2 => ram_reg_bram_1_4(25),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(25),
      O => d0(25)
    );
\ram_reg_bram_1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(24),
      I2 => ram_reg_bram_1_4(24),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(24),
      O => d0(24)
    );
\ram_reg_bram_1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(23),
      I2 => ram_reg_bram_1_4(23),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(23),
      O => d0(23)
    );
\ram_reg_bram_1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(22),
      I2 => ram_reg_bram_1_4(22),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(22),
      O => d0(22)
    );
\ram_reg_bram_1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => ram_reg_bram_1_3(21),
      I2 => ram_reg_bram_1_4(21),
      I3 => ram_reg_bram_1_5,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(21),
      O => d0(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 is
  port (
    ce1 : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_condition_268 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \icmp_ln633_reg_2150_reg[0]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln633_reg_2150_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    and_ln833_reg_2193_pp0_iter3_reg : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    \ap_loop_exit_ready_pp0_iter3_reg_reg__0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\ : in STD_LOGIC;
    icmp_ln643_reg_2154 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg_bram_1_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    address1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_1_4 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 : entity is "design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 is
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^ap_condition_268\ : STD_LOGIC;
  signal \^ce1\ : STD_LOGIC;
  signal lineBuffer_we0_local : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 57630;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1920;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__5\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__0\ : label is "soft_lutpair382";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 57630;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 0;
  attribute ram_addr_end of ram_reg_bram_1 : label is 1920;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 18;
  attribute ram_slice_end of ram_reg_bram_1 : label is 29;
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_condition_268 <= \^ap_condition_268\;
  ce1 <= \^ce1\;
  q1(29 downto 0) <= \^q1\(29 downto 0);
\ap_phi_reg_pp0_iter2_pix_3_reg_590[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(10),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(0),
      O => \icmp_ln633_reg_2150_reg[0]_0\(0)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(11),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(1),
      O => \icmp_ln633_reg_2150_reg[0]_0\(1)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(12),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(2),
      O => \icmp_ln633_reg_2150_reg[0]_0\(2)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(13),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(3),
      O => \icmp_ln633_reg_2150_reg[0]_0\(3)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(14),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(4),
      O => \icmp_ln633_reg_2150_reg[0]_0\(4)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(15),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(5),
      O => \icmp_ln633_reg_2150_reg[0]_0\(5)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(16),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(6),
      O => \icmp_ln633_reg_2150_reg[0]_0\(6)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(17),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(7),
      O => \icmp_ln633_reg_2150_reg[0]_0\(7)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(18),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(8),
      O => \icmp_ln633_reg_2150_reg[0]_0\(8)
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(19),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(9),
      O => \icmp_ln633_reg_2150_reg[0]_0\(9)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(20),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(0),
      O => \icmp_ln633_reg_2150_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(21),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(1),
      O => \icmp_ln633_reg_2150_reg[0]\(1)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(22),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(2),
      O => \icmp_ln633_reg_2150_reg[0]\(2)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(23),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(3),
      O => \icmp_ln633_reg_2150_reg[0]\(3)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(24),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(4),
      O => \icmp_ln633_reg_2150_reg[0]\(4)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(25),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(5),
      O => \icmp_ln633_reg_2150_reg[0]\(5)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(26),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(6),
      O => \icmp_ln633_reg_2150_reg[0]\(6)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(27),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(7),
      O => \icmp_ln633_reg_2150_reg[0]\(7)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(28),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(8),
      O => \icmp_ln633_reg_2150_reg[0]\(8)
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(29),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(9),
      O => \icmp_ln633_reg_2150_reg[0]\(9)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(0),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(1),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(2),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(3),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(4),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(5),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(5),
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(6),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(6),
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(7),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(7),
      O => D(7)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(8),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(8),
      O => D(8)
    );
\ap_phi_reg_pp0_iter2_pix_reg_600[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I1 => icmp_ln643_reg_2154,
      I2 => \^q1\(9),
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\,
      I4 => Q(9),
      O => D(9)
    );
\icmp_ln633_reg_2150[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F700F7F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => and_ln833_reg_2193_pp0_iter3_reg,
      I2 => imgRB_full_n,
      I3 => imgG_empty_n,
      I4 => \ap_loop_exit_ready_pp0_iter3_reg_reg__0\,
      O => \^ap_block_pp0_stage0_subdone\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_1_3(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => ram_reg_bram_1_4(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => ram_reg_bram_1_4(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_we0_local,
      ENBWREN => \^ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ap_condition_268\,
      WEA(2) => \^ap_condition_268\,
      WEA(1) => \^ap_condition_268\,
      WEA(0) => \^ap_condition_268\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(15),
      I2 => \SRL_SIG_reg[0]_0\(15),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(15),
      O => d0(15)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(14),
      I2 => \SRL_SIG_reg[0]_0\(14),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(14),
      O => d0(14)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(13),
      I2 => \SRL_SIG_reg[0]_0\(13),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(13),
      O => d0(13)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(12),
      I2 => \SRL_SIG_reg[0]_0\(12),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(12),
      O => d0(12)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(11),
      I2 => \SRL_SIG_reg[0]_0\(11),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(11),
      O => d0(11)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(10),
      I2 => \SRL_SIG_reg[0]_0\(10),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(10),
      O => d0(10)
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => icmp_ln643_reg_2154,
      I3 => \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\,
      I4 => ram_reg_bram_1_2,
      O => lineBuffer_we0_local
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(9),
      I2 => \SRL_SIG_reg[0]_0\(9),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(9),
      O => d0(9)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(8),
      I2 => \SRL_SIG_reg[0]_0\(8),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(8),
      O => d0(8)
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(7),
      I2 => \SRL_SIG_reg[0]_0\(7),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(7),
      O => d0(7)
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(6),
      I2 => \SRL_SIG_reg[0]_0\(6),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(6),
      O => d0(6)
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(5),
      I2 => \SRL_SIG_reg[0]_0\(5),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(5),
      O => d0(5)
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(4),
      I2 => \SRL_SIG_reg[0]_0\(4),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(4),
      O => d0(4)
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(3),
      I2 => \SRL_SIG_reg[0]_0\(3),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(3),
      O => d0(3)
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(2),
      I2 => \SRL_SIG_reg[0]_0\(2),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(2),
      O => d0(2)
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(1),
      I2 => \SRL_SIG_reg[0]_0\(1),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(1),
      O => d0(1)
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(0),
      I2 => \SRL_SIG_reg[0]_0\(0),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(0),
      O => d0(0)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => \^ce1\
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(17),
      I2 => \SRL_SIG_reg[0]_0\(17),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(17),
      O => d0(17)
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(16),
      I2 => \SRL_SIG_reg[0]_0\(16),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(16),
      O => d0(16)
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => \^ap_condition_268\
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_1_3(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => ram_reg_bram_1_4(29 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => \^q1\(29 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_we0_local,
      ENBWREN => \^ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ap_condition_268\,
      WEA(2) => \^ap_condition_268\,
      WEA(1) => \^ap_condition_268\,
      WEA(0) => \^ap_condition_268\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(29),
      I2 => \SRL_SIG_reg[0]_0\(29),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(29),
      O => d0(29)
    );
ram_reg_bram_1_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(20),
      I2 => \SRL_SIG_reg[0]_0\(20),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(20),
      O => d0(20)
    );
ram_reg_bram_1_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(19),
      I2 => \SRL_SIG_reg[0]_0\(19),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(19),
      O => d0(19)
    );
ram_reg_bram_1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(18),
      I2 => \SRL_SIG_reg[0]_0\(18),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(18),
      O => d0(18)
    );
ram_reg_bram_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(28),
      I2 => \SRL_SIG_reg[0]_0\(28),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(28),
      O => d0(28)
    );
ram_reg_bram_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(27),
      I2 => \SRL_SIG_reg[0]_0\(27),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(27),
      O => d0(27)
    );
ram_reg_bram_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(26),
      I2 => \SRL_SIG_reg[0]_0\(26),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(26),
      O => d0(26)
    );
ram_reg_bram_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(25),
      I2 => \SRL_SIG_reg[0]_0\(25),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(25),
      O => d0(25)
    );
ram_reg_bram_1_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(24),
      I2 => \SRL_SIG_reg[0]_0\(24),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(24),
      O => d0(24)
    );
ram_reg_bram_1_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(23),
      I2 => \SRL_SIG_reg[0]_0\(23),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(23),
      O => d0(23)
    );
ram_reg_bram_1_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(22),
      I2 => \SRL_SIG_reg[0]_0\(22),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(22),
      O => d0(22)
    );
ram_reg_bram_1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAFFFF44500000"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => ram_reg_bram_1_0(21),
      I2 => \SRL_SIG_reg[0]_0\(21),
      I3 => ram_reg_bram_1_1,
      I4 => ram_reg_bram_1_2,
      I5 => \^q1\(21),
      O => d0(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[0][9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    imgBayer_dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    cmp84_reg_666 : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 9 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d2_S_ShiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^srl_sig_reg[0][9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_146_fu_312[0]_i_2\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \empty_146_fu_312[1]_i_2\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \empty_146_fu_312[2]_i_2\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \empty_146_fu_312[3]_i_2\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \empty_146_fu_312[4]_i_2\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \empty_146_fu_312[5]_i_2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \empty_146_fu_312[6]_i_2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \empty_146_fu_312[7]_i_2\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \empty_146_fu_312[8]_i_2\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \empty_146_fu_312[9]_i_2\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair550";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \SRL_SIG_reg[0][9]_0\(9 downto 0) <= \^srl_sig_reg[0][9]_0\(9 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \^srl_sig_reg[0][9]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \^srl_sig_reg[0][9]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \^srl_sig_reg[0][9]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \^srl_sig_reg[0][9]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \^srl_sig_reg[0][9]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \^srl_sig_reg[0][9]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \^srl_sig_reg[0][9]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \^srl_sig_reg[0][9]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \^srl_sig_reg[0][9]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \^srl_sig_reg[0][9]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][9]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\empty_146_fu_312[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][9]_0\(0),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(0),
      O => \SRL_SIG_reg[1][0]_0\
    );
\empty_146_fu_312[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][9]_0\(1),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(1),
      O => \SRL_SIG_reg[1][1]_0\
    );
\empty_146_fu_312[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][9]_0\(2),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(2),
      O => \SRL_SIG_reg[1][2]_0\
    );
\empty_146_fu_312[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][9]_0\(3),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(3),
      O => \SRL_SIG_reg[1][3]_0\
    );
\empty_146_fu_312[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][9]_0\(4),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(4),
      O => \SRL_SIG_reg[1][4]_0\
    );
\empty_146_fu_312[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][9]_0\(5),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(5),
      O => \SRL_SIG_reg[1][5]_0\
    );
\empty_146_fu_312[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][9]_0\(6),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(6),
      O => \SRL_SIG_reg[1][6]_0\
    );
\empty_146_fu_312[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][9]_0\(7),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(7),
      O => \SRL_SIG_reg[1][7]_0\
    );
\empty_146_fu_312[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[0][9]_0\(8),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(8),
      O => \SRL_SIG_reg[1][8]_0\
    );
\empty_146_fu_312[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[0][9]_0\(9),
      I2 => ram_reg_bram_0,
      I3 => cmp84_reg_666,
      I4 => DOUTBDOUT(9),
      O => \SRL_SIG_reg[1][9]_0\
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][9]_0\(1),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(1)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][9]_0\(0),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(0)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[0][9]_0\(9),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(9)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[0][9]_0\(8),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(8)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][9]_0\(7),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(7)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][9]_0\(6),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(6)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][9]_0\(5),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(5)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][9]_0\(4),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(4)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][9]_0\(3),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(3)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][9]_0\(2),
      I2 => ram_reg_bram_0,
      O => imgBayer_dout(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \x_phase_reg_387_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg is
  signal \SRL_SIG_reg_n_5_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[0]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[10]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[11]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[12]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[13]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[14]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[2]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[3]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[4]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[5]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[6]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[7]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[8]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[9]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \x_phase_reg_387[0]_i_1\ : label is "soft_lutpair422";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg_n_5_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg_n_5_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg_n_5_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg_n_5_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg_n_5_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg_n_5_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg_n_5_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg_n_5_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg_n_5_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg_n_5_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg_n_5_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg_n_5_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg_n_5_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg_n_5_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg_n_5_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg_n_5_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][0]\,
      Q => \SRL_SIG_reg_n_5_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][10]\,
      Q => \SRL_SIG_reg_n_5_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][11]\,
      Q => \SRL_SIG_reg_n_5_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][12]\,
      Q => \SRL_SIG_reg_n_5_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][13]\,
      Q => \SRL_SIG_reg_n_5_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][14]\,
      Q => \SRL_SIG_reg_n_5_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][15]\,
      Q => \SRL_SIG_reg_n_5_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][1]\,
      Q => \SRL_SIG_reg_n_5_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][2]\,
      Q => \SRL_SIG_reg_n_5_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][3]\,
      Q => \SRL_SIG_reg_n_5_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][4]\,
      Q => \SRL_SIG_reg_n_5_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][5]\,
      Q => \SRL_SIG_reg_n_5_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][6]\,
      Q => \SRL_SIG_reg_n_5_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][7]\,
      Q => \SRL_SIG_reg_n_5_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][8]\,
      Q => \SRL_SIG_reg_n_5_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg_n_5_[0][9]\,
      Q => \SRL_SIG_reg_n_5_[1][9]\,
      R => '0'
    );
\trunc_ln870_1_i_reg_392[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][1]\,
      I1 => \SRL_SIG_reg_n_5_[0][1]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\trunc_ln870_1_i_reg_392[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][11]\,
      I1 => \SRL_SIG_reg_n_5_[0][11]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\trunc_ln870_1_i_reg_392[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][12]\,
      I1 => \SRL_SIG_reg_n_5_[0][12]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\trunc_ln870_1_i_reg_392[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][13]\,
      I1 => \SRL_SIG_reg_n_5_[0][13]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\trunc_ln870_1_i_reg_392[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][14]\,
      I1 => \SRL_SIG_reg_n_5_[0][14]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\trunc_ln870_1_i_reg_392[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][15]\,
      I1 => \SRL_SIG_reg_n_5_[0][15]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\trunc_ln870_1_i_reg_392[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][2]\,
      I1 => \SRL_SIG_reg_n_5_[0][2]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\trunc_ln870_1_i_reg_392[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][3]\,
      I1 => \SRL_SIG_reg_n_5_[0][3]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\trunc_ln870_1_i_reg_392[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][4]\,
      I1 => \SRL_SIG_reg_n_5_[0][4]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\trunc_ln870_1_i_reg_392[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][5]\,
      I1 => \SRL_SIG_reg_n_5_[0][5]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\trunc_ln870_1_i_reg_392[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][6]\,
      I1 => \SRL_SIG_reg_n_5_[0][6]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\trunc_ln870_1_i_reg_392[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][7]\,
      I1 => \SRL_SIG_reg_n_5_[0][7]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\trunc_ln870_1_i_reg_392[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][8]\,
      I1 => \SRL_SIG_reg_n_5_[0][8]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\trunc_ln870_1_i_reg_392[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][9]\,
      I1 => \SRL_SIG_reg_n_5_[0][9]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\trunc_ln870_1_i_reg_392[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][10]\,
      I1 => \SRL_SIG_reg_n_5_[0][10]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
\x_phase_reg_387[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][0]\,
      I1 => \SRL_SIG_reg_n_5_[0][0]\,
      I2 => \x_phase_reg_387_reg[0]\,
      O => \SRL_SIG_reg[1][0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 : entity is "design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg_n_5_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_5_[1][9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[10]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[11]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[12]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[13]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[14]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[1]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[2]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[3]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[4]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[5]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[6]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[7]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[8]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[9]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \x_phase_reg_451[0]_i_1\ : label is "soft_lutpair412";
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][15]_0\,
      I1 => \SRL_SIG_reg[0][15]_1\,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(0),
      Q => \SRL_SIG_reg_n_5_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(10),
      Q => \SRL_SIG_reg_n_5_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(11),
      Q => \SRL_SIG_reg_n_5_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(12),
      Q => \SRL_SIG_reg_n_5_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(13),
      Q => \SRL_SIG_reg_n_5_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(14),
      Q => \SRL_SIG_reg_n_5_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(15),
      Q => \SRL_SIG_reg_n_5_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(1),
      Q => \SRL_SIG_reg_n_5_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(2),
      Q => \SRL_SIG_reg_n_5_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(3),
      Q => \SRL_SIG_reg_n_5_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(4),
      Q => \SRL_SIG_reg_n_5_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(5),
      Q => \SRL_SIG_reg_n_5_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(6),
      Q => \SRL_SIG_reg_n_5_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(7),
      Q => \SRL_SIG_reg_n_5_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(8),
      Q => \SRL_SIG_reg_n_5_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(9),
      Q => \SRL_SIG_reg_n_5_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][0]\,
      Q => \SRL_SIG_reg_n_5_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][10]\,
      Q => \SRL_SIG_reg_n_5_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][11]\,
      Q => \SRL_SIG_reg_n_5_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][12]\,
      Q => \SRL_SIG_reg_n_5_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][13]\,
      Q => \SRL_SIG_reg_n_5_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][14]\,
      Q => \SRL_SIG_reg_n_5_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][15]\,
      Q => \SRL_SIG_reg_n_5_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][1]\,
      Q => \SRL_SIG_reg_n_5_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][2]\,
      Q => \SRL_SIG_reg_n_5_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][3]\,
      Q => \SRL_SIG_reg_n_5_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][4]\,
      Q => \SRL_SIG_reg_n_5_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][5]\,
      Q => \SRL_SIG_reg_n_5_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][6]\,
      Q => \SRL_SIG_reg_n_5_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][7]\,
      Q => \SRL_SIG_reg_n_5_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][8]\,
      Q => \SRL_SIG_reg_n_5_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_5_[0][9]\,
      Q => \SRL_SIG_reg_n_5_[1][9]\,
      R => '0'
    );
\trunc_ln622_1_i_reg_456[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][1]\,
      I1 => \SRL_SIG_reg_n_5_[0][1]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\trunc_ln622_1_i_reg_456[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][11]\,
      I1 => \SRL_SIG_reg_n_5_[0][11]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\trunc_ln622_1_i_reg_456[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][12]\,
      I1 => \SRL_SIG_reg_n_5_[0][12]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\trunc_ln622_1_i_reg_456[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][13]\,
      I1 => \SRL_SIG_reg_n_5_[0][13]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\trunc_ln622_1_i_reg_456[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][14]\,
      I1 => \SRL_SIG_reg_n_5_[0][14]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\trunc_ln622_1_i_reg_456[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][15]\,
      I1 => \SRL_SIG_reg_n_5_[0][15]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\trunc_ln622_1_i_reg_456[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][2]\,
      I1 => \SRL_SIG_reg_n_5_[0][2]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\trunc_ln622_1_i_reg_456[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][3]\,
      I1 => \SRL_SIG_reg_n_5_[0][3]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\trunc_ln622_1_i_reg_456[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][4]\,
      I1 => \SRL_SIG_reg_n_5_[0][4]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\trunc_ln622_1_i_reg_456[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][5]\,
      I1 => \SRL_SIG_reg_n_5_[0][5]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\trunc_ln622_1_i_reg_456[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][6]\,
      I1 => \SRL_SIG_reg_n_5_[0][6]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\trunc_ln622_1_i_reg_456[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][7]\,
      I1 => \SRL_SIG_reg_n_5_[0][7]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\trunc_ln622_1_i_reg_456[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][8]\,
      I1 => \SRL_SIG_reg_n_5_[0][8]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\trunc_ln622_1_i_reg_456[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][9]\,
      I1 => \SRL_SIG_reg_n_5_[0][9]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
\trunc_ln622_1_i_reg_456[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][10]\,
      I1 => \SRL_SIG_reg_n_5_[0][10]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\x_phase_reg_451[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg_n_5_[1][0]\,
      I1 => \SRL_SIG_reg_n_5_[0][0]\,
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg is
  port (
    push : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_entry_split_proc_U0_ap_continue : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[0]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[10]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[11]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[12]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[13]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[14]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[1]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[2]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[3]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[4]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[5]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[6]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[7]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[8]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_551[9]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \x_phase_reg_546[0]_i_1\ : label is "soft_lutpair538";
begin
  push <= \^push\;
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_continue,
      I1 => ap_start,
      I2 => \SRL_SIG_reg[0][15]_0\,
      I3 => ap_done_reg,
      O => \^push\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^push\,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\trunc_ln293_1_reg_551[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\trunc_ln293_1_reg_551[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\trunc_ln293_1_reg_551[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\trunc_ln293_1_reg_551[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\trunc_ln293_1_reg_551[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\trunc_ln293_1_reg_551[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\trunc_ln293_1_reg_551[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\trunc_ln293_1_reg_551[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\trunc_ln293_1_reg_551[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\trunc_ln293_1_reg_551[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\trunc_ln293_1_reg_551[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\trunc_ln293_1_reg_551[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\trunc_ln293_1_reg_551[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\trunc_ln293_1_reg_551[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
\trunc_ln293_1_reg_551[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\x_phase_reg_546[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr(0),
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[1][29]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[0][29]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[1][28]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][27]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][26]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][25]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][24]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][21]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][20]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][19]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][18]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][17]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][16]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    cmp59_i_reg_465 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^srl_sig_reg[0][29]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[0]_i_2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[1]_i_2\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[2]_i_2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[3]_i_2\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[4]_i_2\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[5]_i_2\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[6]_i_2\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[7]_i_2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[8]_i_2\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[9]_i_3\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[0]_i_2\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[1]_i_2\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[2]_i_2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[3]_i_2\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[4]_i_2\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[5]_i_2\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[6]_i_2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[7]_i_2\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[8]_i_2\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[9]_i_2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[0]_i_2\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[1]_i_2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[2]_i_2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[3]_i_2\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[4]_i_2\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[5]_i_2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[6]_i_2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[7]_i_2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[8]_i_2\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[9]_i_2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_12 : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_14 : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_1 : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_10 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_11 : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_12 : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_2 : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_3 : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_4 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_5 : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_6 : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_7 : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_8 : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_9 : label is "soft_lutpair468";
begin
  Q(29 downto 0) <= \^q\(29 downto 0);
  \SRL_SIG_reg[0][29]_0\(29 downto 0) <= \^srl_sig_reg[0][29]_0\(29 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(0),
      Q => \^srl_sig_reg[0][29]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(10),
      Q => \^srl_sig_reg[0][29]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(11),
      Q => \^srl_sig_reg[0][29]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(12),
      Q => \^srl_sig_reg[0][29]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(13),
      Q => \^srl_sig_reg[0][29]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(14),
      Q => \^srl_sig_reg[0][29]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(15),
      Q => \^srl_sig_reg[0][29]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(16),
      Q => \^srl_sig_reg[0][29]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(17),
      Q => \^srl_sig_reg[0][29]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(18),
      Q => \^srl_sig_reg[0][29]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(19),
      Q => \^srl_sig_reg[0][29]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(1),
      Q => \^srl_sig_reg[0][29]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(20),
      Q => \^srl_sig_reg[0][29]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(21),
      Q => \^srl_sig_reg[0][29]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(22),
      Q => \^srl_sig_reg[0][29]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(23),
      Q => \^srl_sig_reg[0][29]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(24),
      Q => \^srl_sig_reg[0][29]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(25),
      Q => \^srl_sig_reg[0][29]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(26),
      Q => \^srl_sig_reg[0][29]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(27),
      Q => \^srl_sig_reg[0][29]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(28),
      Q => \^srl_sig_reg[0][29]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(29),
      Q => \^srl_sig_reg[0][29]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(2),
      Q => \^srl_sig_reg[0][29]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(3),
      Q => \^srl_sig_reg[0][29]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(4),
      Q => \^srl_sig_reg[0][29]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(5),
      Q => \^srl_sig_reg[0][29]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(6),
      Q => \^srl_sig_reg[0][29]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(7),
      Q => \^srl_sig_reg[0][29]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(8),
      Q => \^srl_sig_reg[0][29]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => D(9),
      Q => \^srl_sig_reg[0][29]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(24),
      Q => \^q\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(25),
      Q => \^q\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(26),
      Q => \^q\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(27),
      Q => \^q\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(28),
      Q => \^q\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(29),
      Q => \^q\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_1\(0),
      D => \^srl_sig_reg[0][29]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^srl_sig_reg[0][29]_0\(20),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(20),
      O => \SRL_SIG_reg[1][20]_0\
    );
\p_0_0_01183_217801809_i_fu_192[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^srl_sig_reg[0][29]_0\(21),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(21),
      O => \SRL_SIG_reg[1][21]_0\
    );
\p_0_0_01183_217801809_i_fu_192[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^srl_sig_reg[0][29]_0\(22),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(22),
      O => \SRL_SIG_reg[1][22]_0\
    );
\p_0_0_01183_217801809_i_fu_192[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^srl_sig_reg[0][29]_0\(23),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(23),
      O => \SRL_SIG_reg[1][23]_0\
    );
\p_0_0_01183_217801809_i_fu_192[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^srl_sig_reg[0][29]_0\(24),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(24),
      O => \SRL_SIG_reg[1][24]_0\
    );
\p_0_0_01183_217801809_i_fu_192[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^srl_sig_reg[0][29]_0\(25),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(25),
      O => \SRL_SIG_reg[1][25]_0\
    );
\p_0_0_01183_217801809_i_fu_192[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^srl_sig_reg[0][29]_0\(26),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(26),
      O => \SRL_SIG_reg[1][26]_0\
    );
\p_0_0_01183_217801809_i_fu_192[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^srl_sig_reg[0][29]_0\(27),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(27),
      O => \SRL_SIG_reg[1][27]_0\
    );
\p_0_0_01183_217801809_i_fu_192[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^srl_sig_reg[0][29]_0\(28),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(28),
      O => \SRL_SIG_reg[1][28]_0\
    );
\p_0_0_01183_217801809_i_fu_192[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^srl_sig_reg[0][29]_0\(29),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(29),
      O => \SRL_SIG_reg[1][29]_0\
    );
\p_0_0_01184_217781807_i_fu_188[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^srl_sig_reg[0][29]_0\(10),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(10),
      O => \SRL_SIG_reg[1][10]_0\
    );
\p_0_0_01184_217781807_i_fu_188[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^srl_sig_reg[0][29]_0\(11),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(11),
      O => \SRL_SIG_reg[1][11]_0\
    );
\p_0_0_01184_217781807_i_fu_188[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^srl_sig_reg[0][29]_0\(12),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(12),
      O => \SRL_SIG_reg[1][12]_0\
    );
\p_0_0_01184_217781807_i_fu_188[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^srl_sig_reg[0][29]_0\(13),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(13),
      O => \SRL_SIG_reg[1][13]_0\
    );
\p_0_0_01184_217781807_i_fu_188[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^srl_sig_reg[0][29]_0\(14),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(14),
      O => \SRL_SIG_reg[1][14]_0\
    );
\p_0_0_01184_217781807_i_fu_188[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^srl_sig_reg[0][29]_0\(15),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(15),
      O => \SRL_SIG_reg[1][15]_0\
    );
\p_0_0_01184_217781807_i_fu_188[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^srl_sig_reg[0][29]_0\(16),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(16),
      O => \SRL_SIG_reg[1][16]_0\
    );
\p_0_0_01184_217781807_i_fu_188[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^srl_sig_reg[0][29]_0\(17),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(17),
      O => \SRL_SIG_reg[1][17]_0\
    );
\p_0_0_01184_217781807_i_fu_188[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^srl_sig_reg[0][29]_0\(18),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(18),
      O => \SRL_SIG_reg[1][18]_0\
    );
\p_0_0_01184_217781807_i_fu_188[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^srl_sig_reg[0][29]_0\(19),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(19),
      O => \SRL_SIG_reg[1][19]_0\
    );
\p_0_0_01185_217761805_i_fu_184[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][29]_0\(0),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(0),
      O => \SRL_SIG_reg[1][0]_0\
    );
\p_0_0_01185_217761805_i_fu_184[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][29]_0\(1),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(1),
      O => \SRL_SIG_reg[1][1]_0\
    );
\p_0_0_01185_217761805_i_fu_184[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][29]_0\(2),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(2),
      O => \SRL_SIG_reg[1][2]_0\
    );
\p_0_0_01185_217761805_i_fu_184[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][29]_0\(3),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(3),
      O => \SRL_SIG_reg[1][3]_0\
    );
\p_0_0_01185_217761805_i_fu_184[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][29]_0\(4),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(4),
      O => \SRL_SIG_reg[1][4]_0\
    );
\p_0_0_01185_217761805_i_fu_184[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][29]_0\(5),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(5),
      O => \SRL_SIG_reg[1][5]_0\
    );
\p_0_0_01185_217761805_i_fu_184[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][29]_0\(6),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(6),
      O => \SRL_SIG_reg[1][6]_0\
    );
\p_0_0_01185_217761805_i_fu_184[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][29]_0\(7),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(7),
      O => \SRL_SIG_reg[1][7]_0\
    );
\p_0_0_01185_217761805_i_fu_184[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[0][29]_0\(8),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(8),
      O => \SRL_SIG_reg[1][8]_0\
    );
\p_0_0_01185_217761805_i_fu_184[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[0][29]_0\(9),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_465,
      I4 => q1(9),
      O => \SRL_SIG_reg[1][9]_0\
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][29]_0\(7),
      I2 => ram_reg_bram_1,
      O => d0(7)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][29]_0\(6),
      I2 => ram_reg_bram_1,
      O => d0(6)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][29]_0\(5),
      I2 => ram_reg_bram_1,
      O => d0(5)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][29]_0\(4),
      I2 => ram_reg_bram_1,
      O => d0(4)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][29]_0\(3),
      I2 => ram_reg_bram_1,
      O => d0(3)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][29]_0\(2),
      I2 => ram_reg_bram_1,
      O => d0(2)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][29]_0\(1),
      I2 => ram_reg_bram_1,
      O => d0(1)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][29]_0\(0),
      I2 => ram_reg_bram_1,
      O => d0(0)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^srl_sig_reg[0][29]_0\(17),
      I2 => ram_reg_bram_1,
      O => d0(17)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^srl_sig_reg[0][29]_0\(16),
      I2 => ram_reg_bram_1,
      O => d0(16)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^srl_sig_reg[0][29]_0\(15),
      I2 => ram_reg_bram_1,
      O => d0(15)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^srl_sig_reg[0][29]_0\(14),
      I2 => ram_reg_bram_1,
      O => d0(14)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^srl_sig_reg[0][29]_0\(13),
      I2 => ram_reg_bram_1,
      O => d0(13)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^srl_sig_reg[0][29]_0\(12),
      I2 => ram_reg_bram_1,
      O => d0(12)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^srl_sig_reg[0][29]_0\(11),
      I2 => ram_reg_bram_1,
      O => d0(11)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^srl_sig_reg[0][29]_0\(10),
      I2 => ram_reg_bram_1,
      O => d0(10)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[0][29]_0\(9),
      I2 => ram_reg_bram_1,
      O => d0(9)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[0][29]_0\(8),
      I2 => ram_reg_bram_1,
      O => d0(8)
    );
ram_reg_bram_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^srl_sig_reg[0][29]_0\(29),
      I2 => ram_reg_bram_1,
      O => d0(29)
    );
ram_reg_bram_1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^srl_sig_reg[0][29]_0\(20),
      I2 => ram_reg_bram_1,
      O => d0(20)
    );
ram_reg_bram_1_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^srl_sig_reg[0][29]_0\(19),
      I2 => ram_reg_bram_1,
      O => d0(19)
    );
ram_reg_bram_1_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^srl_sig_reg[0][29]_0\(18),
      I2 => ram_reg_bram_1,
      O => d0(18)
    );
ram_reg_bram_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^srl_sig_reg[0][29]_0\(28),
      I2 => ram_reg_bram_1,
      O => d0(28)
    );
ram_reg_bram_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^srl_sig_reg[0][29]_0\(27),
      I2 => ram_reg_bram_1,
      O => d0(27)
    );
ram_reg_bram_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^srl_sig_reg[0][29]_0\(26),
      I2 => ram_reg_bram_1,
      O => d0(26)
    );
ram_reg_bram_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^srl_sig_reg[0][29]_0\(25),
      I2 => ram_reg_bram_1,
      O => d0(25)
    );
ram_reg_bram_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^srl_sig_reg[0][29]_0\(24),
      I2 => ram_reg_bram_1,
      O => d0(24)
    );
ram_reg_bram_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^srl_sig_reg[0][29]_0\(23),
      I2 => ram_reg_bram_1,
      O => d0(23)
    );
ram_reg_bram_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^srl_sig_reg[0][29]_0\(22),
      I2 => ram_reg_bram_1,
      O => d0(22)
    );
ram_reg_bram_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^srl_sig_reg[0][29]_0\(21),
      I2 => ram_reg_bram_1,
      O => d0(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6 is
  port (
    \SRL_SIG_reg[1][19]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[1][18]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][17]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][16]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][14]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][13]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][12]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][9]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][29]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][28]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][27]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][26]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][25]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][24]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][22]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][21]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][20]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    cmp59_i_reg_545 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][19]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][29]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][28]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][27]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][26]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][25]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][24]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][22]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][21]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][20]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6 : entity is "design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6 is
  signal \^d\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[0]_i_2\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[1]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[2]_i_2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[3]_i_2\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[4]_i_2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[5]_i_2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[6]_i_2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[7]_i_2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[8]_i_2\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[9]_i_2\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[0]_i_2\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[1]_i_2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[2]_i_2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[3]_i_2\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[4]_i_2\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[5]_i_2\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[6]_i_2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[7]_i_2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[8]_i_2\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[9]_i_3\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[0]_i_2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[1]_i_2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[2]_i_2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[3]_i_2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[4]_i_2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[5]_i_2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[6]_i_2\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[7]_i_2\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[8]_i_2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[9]_i_2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_12 : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_14 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_1 : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_10 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_11 : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_12 : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_2 : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_3 : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_4 : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_5 : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_6 : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_7 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_8 : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_9 : label is "soft_lutpair437";
begin
  D(29 downto 0) <= \^d\(29 downto 0);
  Q(29 downto 0) <= \^q\(29 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(0),
      Q => \^d\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(1),
      Q => \^d\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(2),
      Q => \^d\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(3),
      Q => \^d\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(4),
      Q => \^d\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(5),
      Q => \^d\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(6),
      Q => \^d\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(7),
      Q => \^d\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(8),
      Q => \^d\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\(9),
      Q => \^d\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][1]_0\,
      Q => \^d\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][20]_0\,
      Q => \^d\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][21]_0\,
      Q => \^d\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][22]_0\,
      Q => \^d\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][23]_0\,
      Q => \^d\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][24]_0\,
      Q => \^d\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][25]_0\,
      Q => \^d\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][26]_0\,
      Q => \^d\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][27]_0\,
      Q => \^d\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][28]_0\,
      Q => \^d\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\,
      Q => \^d\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][2]_0\,
      Q => \^d\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][3]_0\,
      Q => \^d\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][4]_0\,
      Q => \^d\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][5]_0\,
      Q => \^d\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][6]_0\,
      Q => \^d\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^d\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][8]_0\,
      Q => \^d\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\,
      Q => \^d\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(24),
      Q => \^q\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(25),
      Q => \^q\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(26),
      Q => \^q\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(27),
      Q => \^q\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(28),
      Q => \^q\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(29),
      Q => \^q\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(9),
      Q => \^q\(9),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^d\(0),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(0),
      O => \SRL_SIG_reg[1][0]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(1),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(1),
      O => \SRL_SIG_reg[1][1]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(2),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(2),
      O => \SRL_SIG_reg[1][2]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^d\(3),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(3),
      O => \SRL_SIG_reg[1][3]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(4),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(4),
      O => \SRL_SIG_reg[1][4]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^d\(5),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(5),
      O => \SRL_SIG_reg[1][5]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^d\(6),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(6),
      O => \SRL_SIG_reg[1][6]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^d\(7),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(7),
      O => \SRL_SIG_reg[1][7]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^d\(8),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(8),
      O => \SRL_SIG_reg[1][8]_0\
    );
\p_0_0_0_0_09081512_i_fu_248[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^d\(9),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(9),
      O => \SRL_SIG_reg[1][9]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^d\(10),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(10),
      O => \SRL_SIG_reg[1][10]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^d\(11),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(11),
      O => \SRL_SIG_reg[1][11]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^d\(12),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(12),
      O => \SRL_SIG_reg[1][12]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^d\(13),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(13),
      O => \SRL_SIG_reg[1][13]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^d\(14),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(14),
      O => \SRL_SIG_reg[1][14]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^d\(15),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(15),
      O => \SRL_SIG_reg[1][15]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^d\(16),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(16),
      O => \SRL_SIG_reg[1][16]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^d\(17),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(17),
      O => \SRL_SIG_reg[1][17]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^d\(18),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(18),
      O => \SRL_SIG_reg[1][18]_0\
    );
\p_0_1_0_0_09091514_i_fu_252[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^d\(19),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(19),
      O => \SRL_SIG_reg[1][19]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^d\(20),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(20),
      O => \SRL_SIG_reg[1][20]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^d\(21),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(21),
      O => \SRL_SIG_reg[1][21]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^d\(22),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(22),
      O => \SRL_SIG_reg[1][22]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^d\(23),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(23),
      O => \SRL_SIG_reg[1][23]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^d\(24),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(24),
      O => \SRL_SIG_reg[1][24]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^d\(25),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(25),
      O => \SRL_SIG_reg[1][25]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^d\(26),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(26),
      O => \SRL_SIG_reg[1][26]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^d\(27),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(27),
      O => \SRL_SIG_reg[1][27]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^d\(28),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(28),
      O => \SRL_SIG_reg[1][28]_0\
    );
\p_0_2_0_0_09101516_i_fu_256[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^d\(29),
      I2 => ram_reg_bram_1,
      I3 => cmp59_i_reg_545,
      I4 => q1(29),
      O => \SRL_SIG_reg[1][29]_0\
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^d\(7),
      I2 => ram_reg_bram_1,
      O => d0(7)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^d\(6),
      I2 => ram_reg_bram_1,
      O => d0(6)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^d\(5),
      I2 => ram_reg_bram_1,
      O => d0(5)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^d\(4),
      I2 => ram_reg_bram_1,
      O => d0(4)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^d\(3),
      I2 => ram_reg_bram_1,
      O => d0(3)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^d\(2),
      I2 => ram_reg_bram_1,
      O => d0(2)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^d\(1),
      I2 => ram_reg_bram_1,
      O => d0(1)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^d\(0),
      I2 => ram_reg_bram_1,
      O => d0(0)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(17),
      I1 => \^d\(17),
      I2 => ram_reg_bram_1,
      O => d0(17)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^d\(16),
      I2 => ram_reg_bram_1,
      O => d0(16)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^d\(15),
      I2 => ram_reg_bram_1,
      O => d0(15)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^d\(14),
      I2 => ram_reg_bram_1,
      O => d0(14)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^d\(13),
      I2 => ram_reg_bram_1,
      O => d0(13)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^d\(12),
      I2 => ram_reg_bram_1,
      O => d0(12)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^d\(11),
      I2 => ram_reg_bram_1,
      O => d0(11)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^d\(10),
      I2 => ram_reg_bram_1,
      O => d0(10)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^d\(9),
      I2 => ram_reg_bram_1,
      O => d0(9)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^d\(8),
      I2 => ram_reg_bram_1,
      O => d0(8)
    );
ram_reg_bram_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^d\(29),
      I2 => ram_reg_bram_1,
      O => d0(29)
    );
ram_reg_bram_1_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(20),
      I1 => \^d\(20),
      I2 => ram_reg_bram_1,
      O => d0(20)
    );
ram_reg_bram_1_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(19),
      I1 => \^d\(19),
      I2 => ram_reg_bram_1,
      O => d0(19)
    );
ram_reg_bram_1_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^d\(18),
      I2 => ram_reg_bram_1,
      O => d0(18)
    );
ram_reg_bram_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^d\(28),
      I2 => ram_reg_bram_1,
      O => d0(28)
    );
ram_reg_bram_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^d\(27),
      I2 => ram_reg_bram_1,
      O => d0(27)
    );
ram_reg_bram_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^d\(26),
      I2 => ram_reg_bram_1,
      O => d0(26)
    );
ram_reg_bram_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^d\(25),
      I2 => ram_reg_bram_1,
      O => d0(25)
    );
ram_reg_bram_1_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^d\(24),
      I2 => ram_reg_bram_1,
      O => d0(24)
    );
ram_reg_bram_1_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(23),
      I1 => \^d\(23),
      I2 => ram_reg_bram_1,
      O => d0(23)
    );
ram_reg_bram_1_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^d\(22),
      I2 => ram_reg_bram_1,
      O => d0(22)
    );
ram_reg_bram_1_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(21),
      I1 => \^d\(21),
      I2 => ram_reg_bram_1,
      O => d0(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg is
  port (
    \SRL_SIG_reg[1][29]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[0][29]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^srl_sig_reg[0][29]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \data_p2[23]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \data_p2[24]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \data_p2[25]_i_1\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \data_p2[26]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \data_p2[27]_i_1\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \data_p2[28]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \data_p2[29]_i_2\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1__0\ : label is "soft_lutpair571";
begin
  Q(29 downto 0) <= \^q\(29 downto 0);
  \SRL_SIG_reg[0][29]_0\(29 downto 0) <= \^srl_sig_reg[0][29]_0\(29 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \^srl_sig_reg[0][29]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \^srl_sig_reg[0][29]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \^srl_sig_reg[0][29]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \^srl_sig_reg[0][29]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \^srl_sig_reg[0][29]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \^srl_sig_reg[0][29]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \^srl_sig_reg[0][29]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \^srl_sig_reg[0][29]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \^srl_sig_reg[0][29]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \^srl_sig_reg[0][29]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \^srl_sig_reg[0][29]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \^srl_sig_reg[0][29]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \^srl_sig_reg[0][29]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \^srl_sig_reg[0][29]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \^srl_sig_reg[0][29]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \^srl_sig_reg[0][29]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => \^srl_sig_reg[0][29]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => \^srl_sig_reg[0][29]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => \^srl_sig_reg[0][29]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => \^srl_sig_reg[0][29]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => \^srl_sig_reg[0][29]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => \^srl_sig_reg[0][29]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \^srl_sig_reg[0][29]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \^srl_sig_reg[0][29]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \^srl_sig_reg[0][29]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \^srl_sig_reg[0][29]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \^srl_sig_reg[0][29]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \^srl_sig_reg[0][29]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \^srl_sig_reg[0][29]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \^srl_sig_reg[0][29]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(24),
      Q => \^q\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(25),
      Q => \^q\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(26),
      Q => \^q\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(27),
      Q => \^q\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(28),
      Q => \^q\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(29),
      Q => \^q\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][29]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(0),
      O => \SRL_SIG_reg[1][29]_0\(0)
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(10),
      O => \SRL_SIG_reg[1][29]_0\(10)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(11),
      O => \SRL_SIG_reg[1][29]_0\(11)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(12),
      O => \SRL_SIG_reg[1][29]_0\(12)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(13),
      O => \SRL_SIG_reg[1][29]_0\(13)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(14),
      O => \SRL_SIG_reg[1][29]_0\(14)
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(15),
      O => \SRL_SIG_reg[1][29]_0\(15)
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(16),
      O => \SRL_SIG_reg[1][29]_0\(16)
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(17),
      O => \SRL_SIG_reg[1][29]_0\(17)
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(18),
      O => \SRL_SIG_reg[1][29]_0\(18)
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(19),
      O => \SRL_SIG_reg[1][29]_0\(19)
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(1),
      O => \SRL_SIG_reg[1][29]_0\(1)
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(20),
      O => \SRL_SIG_reg[1][29]_0\(20)
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(21),
      O => \SRL_SIG_reg[1][29]_0\(21)
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(22),
      O => \SRL_SIG_reg[1][29]_0\(22)
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(23),
      O => \SRL_SIG_reg[1][29]_0\(23)
    );
\data_p2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(24),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(24),
      O => \SRL_SIG_reg[1][29]_0\(24)
    );
\data_p2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(25),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(25),
      O => \SRL_SIG_reg[1][29]_0\(25)
    );
\data_p2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(26),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(26),
      O => \SRL_SIG_reg[1][29]_0\(26)
    );
\data_p2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(27),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(27),
      O => \SRL_SIG_reg[1][29]_0\(27)
    );
\data_p2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(28),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(28),
      O => \SRL_SIG_reg[1][29]_0\(28)
    );
\data_p2[29]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(29),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(29),
      O => \SRL_SIG_reg[1][29]_0\(29)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(2),
      O => \SRL_SIG_reg[1][29]_0\(2)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(3),
      O => \SRL_SIG_reg[1][29]_0\(3)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(4),
      O => \SRL_SIG_reg[1][29]_0\(4)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(5),
      O => \SRL_SIG_reg[1][29]_0\(5)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(6),
      O => \SRL_SIG_reg[1][29]_0\(6)
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(7),
      O => \SRL_SIG_reg[1][29]_0\(7)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(8),
      O => \SRL_SIG_reg[1][29]_0\(8)
    );
\data_p2[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][29]_0\(9),
      O => \SRL_SIG_reg[1][29]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    push : in STD_LOGIC;
    \SRL_SIG_reg[0][29]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][19]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][18]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][17]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][16]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1 : entity is "design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 29 downto 0 );
begin
  D(29 downto 0) <= \^d\(29 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][10]_0\,
      Q => \^d\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][11]_0\,
      Q => \^d\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][12]_0\,
      Q => \^d\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][13]_0\,
      Q => \^d\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][14]_0\,
      Q => \^d\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\,
      Q => \^d\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][16]_0\,
      Q => \^d\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][17]_0\,
      Q => \^d\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][18]_0\,
      Q => \^d\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][19]_0\,
      Q => \^d\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(1),
      Q => \^d\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(10),
      Q => \^d\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(11),
      Q => \^d\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(12),
      Q => \^d\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(13),
      Q => \^d\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(14),
      Q => \^d\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(15),
      Q => \^d\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(16),
      Q => \^d\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(17),
      Q => \^d\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(18),
      Q => \^d\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(19),
      Q => \^d\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(2),
      Q => \^d\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(3),
      Q => \^d\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(4),
      Q => \^d\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(5),
      Q => \^d\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(6),
      Q => \^d\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(7),
      Q => \^d\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(8),
      Q => \^d\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][29]_0\(9),
      Q => \^d\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(0),
      Q => Q(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(10),
      Q => Q(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(11),
      Q => Q(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(12),
      Q => Q(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(13),
      Q => Q(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(14),
      Q => Q(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(15),
      Q => Q(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(16),
      Q => Q(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(17),
      Q => Q(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(18),
      Q => Q(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(19),
      Q => Q(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(1),
      Q => Q(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(20),
      Q => Q(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(21),
      Q => Q(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(22),
      Q => Q(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(23),
      Q => Q(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(24),
      Q => Q(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(25),
      Q => Q(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(26),
      Q => Q(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(27),
      Q => Q(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(28),
      Q => Q(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(29),
      Q => Q(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(2),
      Q => Q(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(3),
      Q => Q(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(4),
      Q => Q(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(5),
      Q => Q(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(6),
      Q => Q(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(7),
      Q => Q(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(8),
      Q => Q(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^d\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1159_reg_729_reg[0]\ : out STD_LOGIC;
    \icmp_ln1101_reg_721_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \conv2_i_i_lcssa687_load_reg_289_reg[6]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_110_reg[15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_110_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : in STD_LOGIC;
    \conv2_i_i_lcssa687_fu_76_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln1107_reg_725 : in STD_LOGIC;
    icmp_ln1101_reg_721 : in STD_LOGIC;
    \icmp_ln1159_reg_729_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln1159_reg_729_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    imgUnzip_full_n : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    trunc_ln1_fu_407_p4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_0_0_0480_1667_fu_126_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0482_1663_fu_118_reg[9]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \p_0_0_0480_1667_fu_126_reg[0]\ : in STD_LOGIC;
    \p_0_0_0482_1663_fu_118_reg[9]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \p_0_0_0481_1665_fu_122_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0482_1663_fu_118_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0483_1662_fu_114_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1101_reg_721_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln1107_fu_229_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^icmp_ln1101_reg_721_reg[0]\ : STD_LOGIC;
  signal \icmp_ln1159_reg_729[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_729[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_729[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_729[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_729[0]_i_6_n_5\ : STD_LOGIC;
  signal \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\ : STD_LOGIC;
  signal \x_fu_110[16]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_11_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_12_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_10\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_6\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa687_fu_76[0]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa687_fu_76[1]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa687_fu_76[2]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa687_fu_76[3]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa687_fu_76[4]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa687_fu_76[5]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa687_fu_76[6]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa687_fu_76[6]_i_2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1 : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_10 : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_11 : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_12 : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_13 : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_14 : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_15 : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_16 : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_17 : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_18 : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_19 : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_20 : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_7 : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_8 : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_9 : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \icmp_ln1159_reg_729[0]_i_5\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \p_0_0_0483_1662_fu_114[0]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \p_0_0_0483_1662_fu_114[1]_i_1\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \p_0_0_0483_1662_fu_114[2]_i_1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \p_0_0_0483_1662_fu_114[3]_i_1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \p_0_0_0483_1662_fu_114[4]_i_1\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \p_0_0_0483_1662_fu_114[5]_i_1\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \p_0_0_0483_1662_fu_114[6]_i_1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \p_0_0_0483_1662_fu_114[6]_i_2\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \x_fu_110[16]_i_1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \x_fu_110[16]_i_2\ : label is "soft_lutpair518";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_110_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_110_reg[8]_i_1\ : label is 35;
begin
  \icmp_ln1101_reg_721_reg[0]\ <= \^icmp_ln1101_reg_721_reg[0]\;
  \icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\ <= \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\;
\SRL_SIG[0][29]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => icmp_ln1101_reg_721,
      I1 => icmp_ln1107_reg_725,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => imgRgb_empty_n,
      O => \^icmp_ln1101_reg_721_reg[0]\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => SR(0),
      I1 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEAAAAEAEEEAEE"
    )
        port map (
      I0 => \conv2_i_i_lcssa687_fu_76_reg[0]\(0),
      I1 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      I2 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I1 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \ap_loop_init_int_i_1__5_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\conv2_i_i_lcssa687_fu_76[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(0),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_loop_init_int_reg_1(0)
    );
\conv2_i_i_lcssa687_fu_76[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(1),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_loop_init_int_reg_1(1)
    );
\conv2_i_i_lcssa687_fu_76[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(2),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_loop_init_int_reg_1(2)
    );
\conv2_i_i_lcssa687_fu_76[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(3),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_loop_init_int_reg_1(3)
    );
\conv2_i_i_lcssa687_fu_76[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(4),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_loop_init_int_reg_1(4)
    );
\conv2_i_i_lcssa687_fu_76[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(5),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_loop_init_int_reg_1(5)
    );
\conv2_i_i_lcssa687_fu_76[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A888"
    )
        port map (
      I0 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_loop_init_int,
      I3 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I4 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\conv2_i_i_lcssa687_fu_76[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(6),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_loop_init_int_reg_1(6)
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \conv2_i_i_lcssa687_fu_76_reg[0]\(0),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I3 => CO(0),
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln1101_fu_217_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(15),
      I1 => \icmp_ln1101_reg_721_reg[0]_0\(15),
      I2 => Q(16),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \icmp_ln1101_reg_721_reg[0]_0\(16),
      O => S(5)
    );
icmp_ln1101_fu_217_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(9)
    );
icmp_ln1101_fu_217_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(11)
    );
icmp_ln1101_fu_217_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(10)
    );
icmp_ln1101_fu_217_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(6)
    );
icmp_ln1101_fu_217_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(8)
    );
icmp_ln1101_fu_217_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(7)
    );
icmp_ln1101_fu_217_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(3)
    );
icmp_ln1101_fu_217_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(5)
    );
icmp_ln1101_fu_217_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(4)
    );
icmp_ln1101_fu_217_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(1)
    );
icmp_ln1101_fu_217_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1101_reg_721_reg[0]_0\(12),
      I1 => ap_sig_allocacmp_x_1(12),
      I2 => \icmp_ln1101_reg_721_reg[0]_0\(14),
      I3 => ap_sig_allocacmp_x_1(14),
      I4 => ap_sig_allocacmp_x_1(13),
      I5 => \icmp_ln1101_reg_721_reg[0]_0\(13),
      O => S(4)
    );
icmp_ln1101_fu_217_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(2)
    );
icmp_ln1101_fu_217_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1101_reg_721_reg[0]_0\(9),
      I1 => ap_sig_allocacmp_x_1(9),
      I2 => \icmp_ln1101_reg_721_reg[0]_0\(11),
      I3 => ap_sig_allocacmp_x_1(11),
      I4 => ap_sig_allocacmp_x_1(10),
      I5 => \icmp_ln1101_reg_721_reg[0]_0\(10),
      O => S(3)
    );
icmp_ln1101_fu_217_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1101_reg_721_reg[0]_0\(6),
      I1 => ap_sig_allocacmp_x_1(6),
      I2 => \icmp_ln1101_reg_721_reg[0]_0\(8),
      I3 => ap_sig_allocacmp_x_1(8),
      I4 => ap_sig_allocacmp_x_1(7),
      I5 => \icmp_ln1101_reg_721_reg[0]_0\(7),
      O => S(2)
    );
icmp_ln1101_fu_217_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \icmp_ln1101_reg_721_reg[0]_0\(3),
      I1 => ap_sig_allocacmp_x_1(3),
      I2 => \icmp_ln1101_reg_721_reg[0]_0\(5),
      I3 => ap_sig_allocacmp_x_1(5),
      I4 => ap_sig_allocacmp_x_1(4),
      I5 => \icmp_ln1101_reg_721_reg[0]_0\(4),
      O => S(1)
    );
icmp_ln1101_fu_217_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(0),
      I1 => \icmp_ln1101_reg_721_reg[0]_0\(0),
      I2 => \icmp_ln1101_reg_721_reg[0]_0\(1),
      I3 => ap_sig_allocacmp_x_1(1),
      I4 => \icmp_ln1101_reg_721_reg[0]_0\(2),
      I5 => ap_sig_allocacmp_x_1(2),
      O => S(0)
    );
icmp_ln1101_fu_217_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(12)
    );
icmp_ln1101_fu_217_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(14)
    );
icmp_ln1101_fu_217_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(13)
    );
\icmp_ln1107_fu_229_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(16),
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(0)
    );
icmp_ln1107_fu_229_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F00FF8F8F00"
    )
        port map (
      I0 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(15),
      I3 => icmp_ln1107_fu_229_p2_carry(15),
      I4 => icmp_ln1107_fu_229_p2_carry(14),
      I5 => Q(14),
      O => DI(7)
    );
icmp_ln1107_fu_229_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(13),
      I1 => icmp_ln1107_fu_229_p2_carry(13),
      I2 => Q(12),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => icmp_ln1107_fu_229_p2_carry(12),
      O => \x_fu_110_reg[15]\(6)
    );
icmp_ln1107_fu_229_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(11),
      I1 => icmp_ln1107_fu_229_p2_carry(11),
      I2 => Q(10),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => icmp_ln1107_fu_229_p2_carry(10),
      O => \x_fu_110_reg[15]\(5)
    );
icmp_ln1107_fu_229_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(9),
      I1 => icmp_ln1107_fu_229_p2_carry(9),
      I2 => Q(8),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => icmp_ln1107_fu_229_p2_carry(8),
      O => \x_fu_110_reg[15]\(4)
    );
icmp_ln1107_fu_229_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(7),
      I1 => icmp_ln1107_fu_229_p2_carry(7),
      I2 => Q(6),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => icmp_ln1107_fu_229_p2_carry(6),
      O => \x_fu_110_reg[15]\(3)
    );
icmp_ln1107_fu_229_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(5),
      I1 => icmp_ln1107_fu_229_p2_carry(5),
      I2 => Q(4),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => icmp_ln1107_fu_229_p2_carry(4),
      O => \x_fu_110_reg[15]\(2)
    );
icmp_ln1107_fu_229_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(3),
      I1 => icmp_ln1107_fu_229_p2_carry(3),
      I2 => Q(2),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => icmp_ln1107_fu_229_p2_carry(2),
      O => \x_fu_110_reg[15]\(1)
    );
icmp_ln1107_fu_229_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln1107_fu_229_p2_carry(1),
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => icmp_ln1107_fu_229_p2_carry(0),
      O => \x_fu_110_reg[15]\(0)
    );
icmp_ln1107_fu_229_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(13),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(13),
      I4 => icmp_ln1107_fu_229_p2_carry(12),
      I5 => Q(12),
      O => DI(6)
    );
icmp_ln1107_fu_229_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(11),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(11),
      I4 => icmp_ln1107_fu_229_p2_carry(10),
      I5 => Q(10),
      O => DI(5)
    );
icmp_ln1107_fu_229_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(9),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(9),
      I4 => icmp_ln1107_fu_229_p2_carry(8),
      I5 => Q(8),
      O => DI(4)
    );
icmp_ln1107_fu_229_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(7),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(7),
      I4 => icmp_ln1107_fu_229_p2_carry(6),
      I5 => Q(6),
      O => DI(3)
    );
icmp_ln1107_fu_229_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(5),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(5),
      I4 => icmp_ln1107_fu_229_p2_carry(4),
      I5 => Q(4),
      O => DI(2)
    );
icmp_ln1107_fu_229_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(3),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      I4 => icmp_ln1107_fu_229_p2_carry(2),
      I5 => Q(2),
      O => DI(1)
    );
icmp_ln1107_fu_229_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(1),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      I4 => icmp_ln1107_fu_229_p2_carry(0),
      I5 => Q(0),
      O => DI(0)
    );
icmp_ln1107_fu_229_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => Q(15),
      I1 => icmp_ln1107_fu_229_p2_carry(15),
      I2 => Q(14),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => icmp_ln1107_fu_229_p2_carry(14),
      O => \x_fu_110_reg[15]\(7)
    );
\icmp_ln1159_reg_729[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => \icmp_ln1159_reg_729_reg[0]_0\,
      I1 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I2 => \icmp_ln1159_reg_729[0]_i_2_n_5\,
      I3 => ap_sig_allocacmp_x_1(10),
      I4 => ap_sig_allocacmp_x_1(9),
      I5 => \icmp_ln1159_reg_729[0]_i_3_n_5\,
      O => \icmp_ln1159_reg_729_reg[0]\
    );
\icmp_ln1159_reg_729[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAFFAAFE"
    )
        port map (
      I0 => \icmp_ln1159_reg_729[0]_i_4_n_5\,
      I1 => Q(15),
      I2 => Q(16),
      I3 => \icmp_ln1159_reg_729[0]_i_5_n_5\,
      I4 => Q(0),
      I5 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      O => \icmp_ln1159_reg_729[0]_i_2_n_5\
    );
\icmp_ln1159_reg_729[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(13),
      I1 => Q(2),
      I2 => Q(12),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => Q(4),
      O => \icmp_ln1159_reg_729[0]_i_3_n_5\
    );
\icmp_ln1159_reg_729[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(3),
      I1 => \icmp_ln1159_reg_729[0]_i_5_n_5\,
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(8),
      I5 => \icmp_ln1159_reg_729[0]_i_6_n_5\,
      O => \icmp_ln1159_reg_729[0]_i_4_n_5\
    );
\icmp_ln1159_reg_729[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \icmp_ln1159_reg_729[0]_i_5_n_5\
    );
\icmp_ln1159_reg_729[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(1),
      I2 => Q(14),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => Q(7),
      O => \icmp_ln1159_reg_729[0]_i_6_n_5\
    );
\p_0_0_0480_1667_fu_126[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(0),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(10),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(10),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(0)
    );
\p_0_0_0480_1667_fu_126[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(1),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(11),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(11),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(1)
    );
\p_0_0_0480_1667_fu_126[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(2),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(12),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(12),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(2)
    );
\p_0_0_0480_1667_fu_126[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(3),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(13),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(13),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(3)
    );
\p_0_0_0480_1667_fu_126[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(4),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(14),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(14),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(4)
    );
\p_0_0_0480_1667_fu_126[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(5),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(15),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(15),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(5)
    );
\p_0_0_0480_1667_fu_126[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(6),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(16),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(16),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(6)
    );
\p_0_0_0480_1667_fu_126[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(7),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(17),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(17),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(7)
    );
\p_0_0_0480_1667_fu_126[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(8),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(18),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(18),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(8)
    );
\p_0_0_0480_1667_fu_126[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg[9]\(9),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(19),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(19),
      O => \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(9)
    );
\p_0_0_0481_1665_fu_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(0),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(0),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(0),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(0)
    );
\p_0_0_0481_1665_fu_122[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(1),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(1),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(1),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(1)
    );
\p_0_0_0481_1665_fu_122[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(2),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(2),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(2),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(2)
    );
\p_0_0_0481_1665_fu_122[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(3),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(3),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(3),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(3)
    );
\p_0_0_0481_1665_fu_122[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(4),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(4),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(4),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(4)
    );
\p_0_0_0481_1665_fu_122[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(5),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(5),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(5),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(5)
    );
\p_0_0_0481_1665_fu_122[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(6),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(6),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(6),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(6)
    );
\p_0_0_0481_1665_fu_122[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(7),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(7),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(7),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(7)
    );
\p_0_0_0481_1665_fu_122[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(8),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(8),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(8),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(8)
    );
\p_0_0_0481_1665_fu_122[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg[9]\(9),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(9),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(9),
      O => \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(9)
    );
\p_0_0_0482_1663_fu_118[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(0),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(20),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(20),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(0)
    );
\p_0_0_0482_1663_fu_118[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(1),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(21),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(21),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(1)
    );
\p_0_0_0482_1663_fu_118[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(2),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(22),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(22),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(2)
    );
\p_0_0_0482_1663_fu_118[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(3),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(23),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(23),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(3)
    );
\p_0_0_0482_1663_fu_118[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(4),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(24),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(24),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(4)
    );
\p_0_0_0482_1663_fu_118[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(5),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(25),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(25),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(5)
    );
\p_0_0_0482_1663_fu_118[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(6),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(26),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(26),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(6)
    );
\p_0_0_0482_1663_fu_118[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(7),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(27),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(27),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(7)
    );
\p_0_0_0482_1663_fu_118[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(8),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(28),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(28),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(8)
    );
\p_0_0_0482_1663_fu_118[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008800F80088"
    )
        port map (
      I0 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I4 => icmp_ln1107_reg_725,
      I5 => icmp_ln1101_reg_721,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(0)
    );
\p_0_0_0482_1663_fu_118[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80BFBFBF808080"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg[9]_1\(9),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0482_1663_fu_118_reg[9]\(29),
      I4 => \p_0_0_0480_1667_fu_126_reg[0]\,
      I5 => \p_0_0_0482_1663_fu_118_reg[9]_0\(29),
      O => \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(9)
    );
\p_0_0_0483_1662_fu_114[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1662_fu_114_reg[6]\(0),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => trunc_ln1_fu_407_p4(0),
      O => \conv2_i_i_lcssa687_load_reg_289_reg[6]\(0)
    );
\p_0_0_0483_1662_fu_114[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1662_fu_114_reg[6]\(1),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => trunc_ln1_fu_407_p4(1),
      O => \conv2_i_i_lcssa687_load_reg_289_reg[6]\(1)
    );
\p_0_0_0483_1662_fu_114[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1662_fu_114_reg[6]\(2),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => trunc_ln1_fu_407_p4(2),
      O => \conv2_i_i_lcssa687_load_reg_289_reg[6]\(2)
    );
\p_0_0_0483_1662_fu_114[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1662_fu_114_reg[6]\(3),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => trunc_ln1_fu_407_p4(3),
      O => \conv2_i_i_lcssa687_load_reg_289_reg[6]\(3)
    );
\p_0_0_0483_1662_fu_114[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1662_fu_114_reg[6]\(4),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => trunc_ln1_fu_407_p4(4),
      O => \conv2_i_i_lcssa687_load_reg_289_reg[6]\(4)
    );
\p_0_0_0483_1662_fu_114[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1662_fu_114_reg[6]\(5),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => trunc_ln1_fu_407_p4(5),
      O => \conv2_i_i_lcssa687_load_reg_289_reg[6]\(5)
    );
\p_0_0_0483_1662_fu_114[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I3 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      O => ap_enable_reg_pp0_iter2_reg(0)
    );
\p_0_0_0483_1662_fu_114[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1662_fu_114_reg[6]\(6),
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => trunc_ln1_fu_407_p4(6),
      O => \conv2_i_i_lcssa687_load_reg_289_reg[6]\(6)
    );
\x_fu_110[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      O => \x_fu_110_reg[16]\(0)
    );
\x_fu_110[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I3 => CO(0),
      O => ap_loop_init_int_reg_0(0)
    );
\x_fu_110[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[16]_i_10_n_5\
    );
\x_fu_110[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[16]_i_11_n_5\
    );
\x_fu_110[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[16]_i_12_n_5\
    );
\x_fu_110[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\,
      I1 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I2 => CO(0),
      O => E(0)
    );
\x_fu_110[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^icmp_ln1101_reg_721_reg[0]\,
      I1 => icmp_ln1159_reg_729_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => imgUnzip_full_n,
      O => \^icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\
    );
\x_fu_110[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(16)
    );
\x_fu_110[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(15)
    );
\x_fu_110[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[16]_i_7_n_5\
    );
\x_fu_110[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[16]_i_8_n_5\
    );
\x_fu_110[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[16]_i_9_n_5\
    );
\x_fu_110[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[8]_i_10_n_5\
    );
\x_fu_110[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_x_1(0)
    );
\x_fu_110[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[8]_i_3_n_5\
    );
\x_fu_110[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[8]_i_4_n_5\
    );
\x_fu_110[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[8]_i_5_n_5\
    );
\x_fu_110[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[8]_i_6_n_5\
    );
\x_fu_110[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[8]_i_7_n_5\
    );
\x_fu_110[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[8]_i_8_n_5\
    );
\x_fu_110[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      O => \x_fu_110[8]_i_9_n_5\
    );
\x_fu_110_reg[16]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_110_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \x_fu_110_reg[16]_i_3_n_6\,
      CO(5) => \x_fu_110_reg[16]_i_3_n_7\,
      CO(4) => \x_fu_110_reg[16]_i_3_n_8\,
      CO(3) => \x_fu_110_reg[16]_i_3_n_9\,
      CO(2) => \x_fu_110_reg[16]_i_3_n_10\,
      CO(1) => \x_fu_110_reg[16]_i_3_n_11\,
      CO(0) => \x_fu_110_reg[16]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_110_reg[16]\(16 downto 9),
      S(7 downto 6) => ap_sig_allocacmp_x_1(16 downto 15),
      S(5) => \x_fu_110[16]_i_7_n_5\,
      S(4) => \x_fu_110[16]_i_8_n_5\,
      S(3) => \x_fu_110[16]_i_9_n_5\,
      S(2) => \x_fu_110[16]_i_10_n_5\,
      S(1) => \x_fu_110[16]_i_11_n_5\,
      S(0) => \x_fu_110[16]_i_12_n_5\
    );
\x_fu_110_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_x_1(0),
      CI_TOP => '0',
      CO(7) => \x_fu_110_reg[8]_i_1_n_5\,
      CO(6) => \x_fu_110_reg[8]_i_1_n_6\,
      CO(5) => \x_fu_110_reg[8]_i_1_n_7\,
      CO(4) => \x_fu_110_reg[8]_i_1_n_8\,
      CO(3) => \x_fu_110_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_110_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_110_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_110_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_110_reg[16]\(8 downto 1),
      S(7) => \x_fu_110[8]_i_3_n_5\,
      S(6) => \x_fu_110[8]_i_4_n_5\,
      S(5) => \x_fu_110[8]_i_5_n_5\,
      S(4) => \x_fu_110[8]_i_6_n_5\,
      S(3) => \x_fu_110[8]_i_7_n_5\,
      S(2) => \x_fu_110[8]_i_8_n_5\,
      S(1) => \x_fu_110[8]_i_9_n_5\,
      S(0) => \x_fu_110[8]_i_10_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 is
  port (
    ap_done_cache : out STD_LOGIC;
    \cmp161_i_reg_1984_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln881_fu_578_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    address1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    and_ln1052_fu_640_p2 : out STD_LOGIC;
    icmp_ln1014_fu_628_p2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_cache_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \cmp161_i_reg_1984_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    icmp_ln891_reg_1968 : in STD_LOGIC;
    \p_0_0_0_0_011551706_i_fu_196_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_fu_172_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116317821793_i_fu_160_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116117861797_i_fu_168_reg[9]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \p_0_0_01185_217761805_i_fu_184_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01185_217761805_i_fu_184_reg[0]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[1]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[2]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[3]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[4]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[5]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[6]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[7]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[8]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[9]_0\ : in STD_LOGIC;
    \p_0_1_0_0_011561709_i_fu_200_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_011571712_i_fu_204_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_1_fu_176_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_2_fu_180_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116217841795_i_fu_164_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116117861797_i_fu_168_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01184_217781807_i_fu_188_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01184_217781807_i_fu_188_reg[0]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[1]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[2]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[3]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[4]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[5]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[6]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[7]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[8]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[9]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01183_217801809_i_fu_192_reg[0]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[1]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[2]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[3]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[4]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[5]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[6]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[7]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[8]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[9]_0\ : in STD_LOGIC;
    \icmp_ln881_reg_1964_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln891_reg_1968_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp203_i_reg_470 : in STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\ : in STD_LOGIC;
    x_phase_reg_387 : in STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \p_0_0_0_0_011551706_i_fu_196_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 : entity is "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_1984[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_1984[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_1984[0]_i_4_n_5\ : STD_LOGIC;
  signal \^icmp_ln881_fu_578_p2\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1964[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln891_reg_1968_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_33__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__0_n_5\ : STD_LOGIC;
  signal \NLW_icmp_ln891_reg_1968_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_icmp_ln891_reg_1968_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \cmp161_i_reg_1984[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \cmp161_i_reg_1984[0]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \cmp161_i_reg_1984[0]_i_4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1964[0]_i_10\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1964[0]_i_3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1964[0]_i_6\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1964[0]_i_7\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1964[0]_i_8\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1964[0]_i_9\ : label is "soft_lutpair235";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln891_reg_1968_reg[0]_i_2\ : label is 14;
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[1]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[2]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[3]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[4]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[5]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[6]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[7]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[8]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \p_0_0_0116117861797_i_fu_168[9]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[2]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[3]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[5]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[6]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[8]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \p_0_0_0116217841795_i_fu_164[9]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[3]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[5]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[7]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[8]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \p_0_0_0116317821793_i_fu_160[9]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[3]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[4]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[6]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[7]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[8]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[9]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801809_i_fu_192[9]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[0]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[1]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[3]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[4]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[5]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[8]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \p_0_0_01184_217781807_i_fu_188[9]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[4]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[5]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[6]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[7]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[8]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \p_0_0_01185_217761805_i_fu_184[9]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \p_0_2_0_0_011571712_i_fu_204[9]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \right_1_fu_176[0]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \right_1_fu_176[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \right_1_fu_176[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \right_1_fu_176[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \right_1_fu_176[4]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \right_1_fu_176[5]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \right_1_fu_176[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \right_1_fu_176[7]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \right_1_fu_176[8]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \right_1_fu_176[9]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \right_2_fu_180[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \right_2_fu_180[1]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \right_2_fu_180[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \right_2_fu_180[3]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \right_2_fu_180[4]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \right_2_fu_180[5]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \right_2_fu_180[6]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \right_2_fu_180[7]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \right_2_fu_180[8]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \right_2_fu_180[9]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \right_fu_172[0]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \right_fu_172[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \right_fu_172[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \right_fu_172[3]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \right_fu_172[4]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \right_fu_172[5]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \right_fu_172[6]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \right_fu_172[7]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \right_fu_172[8]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \right_fu_172[9]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \x_fu_156[10]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \x_fu_156[10]_i_2\ : label is "soft_lutpair231";
begin
  ap_done_cache <= \^ap_done_cache\;
  icmp_ln881_fu_578_p2 <= \^icmp_ln881_fu_578_p2\;
\and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => \cmp161_i_reg_1984[0]_i_2_n_5\,
      O => and_ln1052_fu_640_p2
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F88888F888"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \ap_CS_fsm_reg[3]_0\(0),
      I2 => \ap_CS_fsm_reg[3]_0\(2),
      I3 => \^ap_done_cache\,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ap_done_reg1,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEAEEEAEEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(1),
      I1 => \ap_CS_fsm_reg[3]_0\(2),
      I2 => \^ap_done_cache\,
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => \ap_CS_fsm_reg[3]\,
      I5 => E(0),
      O => \ap_CS_fsm_reg[2]\(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_1,
      Q => \^ap_done_cache\,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln881_fu_578_p2\,
      I1 => E(0),
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => E(0),
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp161_i_reg_1984[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \cmp161_i_reg_1984_reg[0]_0\,
      I1 => \cmp161_i_reg_1984[0]_i_2_n_5\,
      I2 => E(0),
      O => \cmp161_i_reg_1984_reg[0]\
    );
\cmp161_i_reg_1984[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044004404"
    )
        port map (
      I0 => \cmp161_i_reg_1984[0]_i_3_n_5\,
      I1 => \cmp161_i_reg_1984[0]_i_4_n_5\,
      I2 => ram_reg_bram_1(8),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => ram_reg_bram_1(10),
      I5 => ram_reg_bram_1(9),
      O => \cmp161_i_reg_1984[0]_i_2_n_5\
    );
\cmp161_i_reg_1984[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => ram_reg_bram_1(1),
      I1 => ram_reg_bram_1(0),
      I2 => ram_reg_bram_1(3),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => ram_reg_bram_1(2),
      O => \cmp161_i_reg_1984[0]_i_3_n_5\
    );
\cmp161_i_reg_1984[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF01"
    )
        port map (
      I0 => ram_reg_bram_1(6),
      I1 => ram_reg_bram_1(7),
      I2 => ram_reg_bram_1(5),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => ram_reg_bram_1(4),
      O => \cmp161_i_reg_1984[0]_i_4_n_5\
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \^icmp_ln881_fu_578_p2\,
      I1 => E(0),
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => \ap_CS_fsm_reg[3]_0\(1),
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1
    );
\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28288228"
    )
        port map (
      I0 => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\,
      I1 => x_phase_reg_387,
      I2 => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\(0),
      I3 => ram_reg_bram_1(0),
      I4 => \ram_reg_bram_0_i_33__1_n_5\,
      O => icmp_ln1014_fu_628_p2
    );
\icmp_ln881_reg_1964[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001001"
    )
        port map (
      I0 => \icmp_ln881_reg_1964[0]_i_2_n_5\,
      I1 => \icmp_ln881_reg_1964[0]_i_3_n_5\,
      I2 => \icmp_ln881_reg_1964_reg[0]\(5),
      I3 => \ram_reg_bram_0_i_36__0_n_5\,
      I4 => \icmp_ln881_reg_1964[0]_i_4_n_5\,
      I5 => \icmp_ln881_reg_1964[0]_i_5_n_5\,
      O => \^icmp_ln881_fu_578_p2\
    );
\icmp_ln881_reg_1964[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      O => \icmp_ln881_reg_1964[0]_i_10_n_5\
    );
\icmp_ln881_reg_1964[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => ram_reg_bram_1(10),
      I1 => \icmp_ln881_reg_1964_reg[0]\(10),
      I2 => ram_reg_bram_1(9),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => \icmp_ln881_reg_1964_reg[0]\(9),
      O => \icmp_ln881_reg_1964[0]_i_2_n_5\
    );
\icmp_ln881_reg_1964[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => ram_reg_bram_1(4),
      I1 => \icmp_ln881_reg_1964_reg[0]\(4),
      I2 => ram_reg_bram_1(3),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => \icmp_ln881_reg_1964_reg[0]\(3),
      O => \icmp_ln881_reg_1964[0]_i_3_n_5\
    );
\icmp_ln881_reg_1964[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \icmp_ln881_reg_1964[0]_i_6_n_5\,
      I1 => \icmp_ln881_reg_1964_reg[0]\(0),
      I2 => \icmp_ln881_reg_1964_reg[0]\(2),
      I3 => \icmp_ln881_reg_1964[0]_i_7_n_5\,
      I4 => \icmp_ln881_reg_1964_reg[0]\(1),
      I5 => \ram_reg_bram_0_i_38__0_n_5\,
      O => \icmp_ln881_reg_1964[0]_i_4_n_5\
    );
\icmp_ln881_reg_1964[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \icmp_ln881_reg_1964[0]_i_8_n_5\,
      I1 => \icmp_ln881_reg_1964_reg[0]\(6),
      I2 => \icmp_ln881_reg_1964_reg[0]\(7),
      I3 => \icmp_ln881_reg_1964[0]_i_9_n_5\,
      I4 => \icmp_ln881_reg_1964_reg[0]\(8),
      I5 => \icmp_ln881_reg_1964[0]_i_10_n_5\,
      O => \icmp_ln881_reg_1964[0]_i_5_n_5\
    );
\icmp_ln881_reg_1964[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      O => \icmp_ln881_reg_1964[0]_i_6_n_5\
    );
\icmp_ln881_reg_1964[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      O => \icmp_ln881_reg_1964[0]_i_7_n_5\
    );
\icmp_ln881_reg_1964[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      O => \icmp_ln881_reg_1964[0]_i_8_n_5\
    );
\icmp_ln881_reg_1964[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      O => \icmp_ln881_reg_1964[0]_i_9_n_5\
    );
\icmp_ln891_reg_1968[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \ram_reg_bram_0_i_33__1_n_5\,
      I1 => ram_reg_bram_1(10),
      I2 => \icmp_ln891_reg_1968_reg[0]\(10),
      O => \icmp_ln891_reg_1968[0]_i_10_n_5\
    );
\icmp_ln891_reg_1968[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(9),
      I1 => \icmp_ln891_reg_1968_reg[0]\(9),
      I2 => ram_reg_bram_1(8),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => \icmp_ln891_reg_1968_reg[0]\(8),
      O => \icmp_ln891_reg_1968[0]_i_11_n_5\
    );
\icmp_ln891_reg_1968[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => \icmp_ln891_reg_1968_reg[0]\(7),
      I2 => ram_reg_bram_1(6),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => \icmp_ln891_reg_1968_reg[0]\(6),
      O => \icmp_ln891_reg_1968[0]_i_12_n_5\
    );
\icmp_ln891_reg_1968[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(5),
      I1 => \icmp_ln891_reg_1968_reg[0]\(5),
      I2 => ram_reg_bram_1(4),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => \icmp_ln891_reg_1968_reg[0]\(4),
      O => \icmp_ln891_reg_1968[0]_i_13_n_5\
    );
\icmp_ln891_reg_1968[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => \icmp_ln891_reg_1968_reg[0]\(3),
      I2 => ram_reg_bram_1(2),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => \icmp_ln891_reg_1968_reg[0]\(2),
      O => \icmp_ln891_reg_1968[0]_i_14_n_5\
    );
\icmp_ln891_reg_1968[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(1),
      I1 => \icmp_ln891_reg_1968_reg[0]\(1),
      I2 => ram_reg_bram_1(0),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => \icmp_ln891_reg_1968_reg[0]\(0),
      O => \icmp_ln891_reg_1968[0]_i_15_n_5\
    );
\icmp_ln891_reg_1968[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \icmp_ln891_reg_1968_reg[0]\(10),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => ram_reg_bram_1(10),
      O => \icmp_ln891_reg_1968[0]_i_4_n_5\
    );
\icmp_ln891_reg_1968[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln891_reg_1968_reg[0]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => ram_reg_bram_1(9),
      I3 => \icmp_ln891_reg_1968_reg[0]\(8),
      I4 => ram_reg_bram_1(8),
      O => \icmp_ln891_reg_1968[0]_i_5_n_5\
    );
\icmp_ln891_reg_1968[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln891_reg_1968_reg[0]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => ram_reg_bram_1(7),
      I3 => \icmp_ln891_reg_1968_reg[0]\(6),
      I4 => ram_reg_bram_1(6),
      O => \icmp_ln891_reg_1968[0]_i_6_n_5\
    );
\icmp_ln891_reg_1968[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln891_reg_1968_reg[0]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => ram_reg_bram_1(5),
      I3 => \icmp_ln891_reg_1968_reg[0]\(4),
      I4 => ram_reg_bram_1(4),
      O => \icmp_ln891_reg_1968[0]_i_7_n_5\
    );
\icmp_ln891_reg_1968[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln891_reg_1968_reg[0]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => ram_reg_bram_1(3),
      I3 => \icmp_ln891_reg_1968_reg[0]\(2),
      I4 => ram_reg_bram_1(2),
      O => \icmp_ln891_reg_1968[0]_i_8_n_5\
    );
\icmp_ln891_reg_1968[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln891_reg_1968_reg[0]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => ram_reg_bram_1(1),
      I3 => \icmp_ln891_reg_1968_reg[0]\(0),
      I4 => ram_reg_bram_1(0),
      O => \icmp_ln891_reg_1968[0]_i_9_n_5\
    );
\icmp_ln891_reg_1968_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_icmp_ln891_reg_1968_reg[0]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => CO(0),
      CO(4) => \icmp_ln891_reg_1968_reg[0]_i_2_n_8\,
      CO(3) => \icmp_ln891_reg_1968_reg[0]_i_2_n_9\,
      CO(2) => \icmp_ln891_reg_1968_reg[0]_i_2_n_10\,
      CO(1) => \icmp_ln891_reg_1968_reg[0]_i_2_n_11\,
      CO(0) => \icmp_ln891_reg_1968_reg[0]_i_2_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \icmp_ln891_reg_1968[0]_i_4_n_5\,
      DI(4) => \icmp_ln891_reg_1968[0]_i_5_n_5\,
      DI(3) => \icmp_ln891_reg_1968[0]_i_6_n_5\,
      DI(2) => \icmp_ln891_reg_1968[0]_i_7_n_5\,
      DI(1) => \icmp_ln891_reg_1968[0]_i_8_n_5\,
      DI(0) => \icmp_ln891_reg_1968[0]_i_9_n_5\,
      O(7 downto 0) => \NLW_icmp_ln891_reg_1968_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \icmp_ln891_reg_1968[0]_i_10_n_5\,
      S(4) => \icmp_ln891_reg_1968[0]_i_11_n_5\,
      S(3) => \icmp_ln891_reg_1968[0]_i_12_n_5\,
      S(2) => \icmp_ln891_reg_1968[0]_i_13_n_5\,
      S(1) => \icmp_ln891_reg_1968[0]_i_14_n_5\,
      S(0) => \icmp_ln891_reg_1968[0]_i_15_n_5\
    );
\p_0_0_0116117861797_i_fu_168[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(20),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(0)
    );
\p_0_0_0116117861797_i_fu_168[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(21),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(1)
    );
\p_0_0_0116117861797_i_fu_168[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(22),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(2)
    );
\p_0_0_0116117861797_i_fu_168[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(23),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(3)
    );
\p_0_0_0116117861797_i_fu_168[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(24),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(4)
    );
\p_0_0_0116117861797_i_fu_168[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(25),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(5)
    );
\p_0_0_0116117861797_i_fu_168[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(26),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(6)
    );
\p_0_0_0116117861797_i_fu_168[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(27),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(7)
    );
\p_0_0_0116117861797_i_fu_168[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(28),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(8)
    );
\p_0_0_0116117861797_i_fu_168[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(29),
      O => \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(9)
    );
\p_0_0_0116217841795_i_fu_164[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(10),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(0)
    );
\p_0_0_0116217841795_i_fu_164[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(11),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(1)
    );
\p_0_0_0116217841795_i_fu_164[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(12),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(2)
    );
\p_0_0_0116217841795_i_fu_164[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(13),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(3)
    );
\p_0_0_0116217841795_i_fu_164[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(14),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(4)
    );
\p_0_0_0116217841795_i_fu_164[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(15),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(5)
    );
\p_0_0_0116217841795_i_fu_164[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(16),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(6)
    );
\p_0_0_0116217841795_i_fu_164[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(17),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(7)
    );
\p_0_0_0116217841795_i_fu_164[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(18),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(8)
    );
\p_0_0_0116217841795_i_fu_164[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116217841795_i_fu_164_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(19),
      O => \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(9)
    );
\p_0_0_0116317821793_i_fu_160[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(0),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(0)
    );
\p_0_0_0116317821793_i_fu_160[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(1),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(1)
    );
\p_0_0_0116317821793_i_fu_160[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(2),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(2)
    );
\p_0_0_0116317821793_i_fu_160[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(3),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(3)
    );
\p_0_0_0116317821793_i_fu_160[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(4),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(4)
    );
\p_0_0_0116317821793_i_fu_160[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(5),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(5)
    );
\p_0_0_0116317821793_i_fu_160[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(6),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(6)
    );
\p_0_0_0116317821793_i_fu_160[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(7),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(7)
    );
\p_0_0_0116317821793_i_fu_160[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(8),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(8)
    );
\p_0_0_0116317821793_i_fu_160[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0116317821793_i_fu_160_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_0116117861797_i_fu_168_reg[9]\(9),
      O => \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(9)
    );
\p_0_0_01183_217801809_i_fu_192[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[0]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(0)
    );
\p_0_0_01183_217801809_i_fu_192[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[1]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(1)
    );
\p_0_0_01183_217801809_i_fu_192[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[2]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(2)
    );
\p_0_0_01183_217801809_i_fu_192[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[3]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(3)
    );
\p_0_0_01183_217801809_i_fu_192[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[4]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(4)
    );
\p_0_0_01183_217801809_i_fu_192[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[5]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(5)
    );
\p_0_0_01183_217801809_i_fu_192[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[6]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(6)
    );
\p_0_0_01183_217801809_i_fu_192[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[7]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(7)
    );
\p_0_0_01183_217801809_i_fu_192[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[8]\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(8)
    );
\p_0_0_01183_217801809_i_fu_192[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCC0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => E(0),
      I2 => icmp_ln891_reg_1968,
      I3 => \p_0_0_0_0_011551706_i_fu_196_reg[0]\,
      I4 => \ram_reg_bram_0_i_33__1_n_5\,
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\p_0_0_01183_217801809_i_fu_192[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01183_217801809_i_fu_192_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01183_217801809_i_fu_192_reg[9]_0\,
      O => \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(9)
    );
\p_0_0_01184_217781807_i_fu_188[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[0]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(0)
    );
\p_0_0_01184_217781807_i_fu_188[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[1]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(1)
    );
\p_0_0_01184_217781807_i_fu_188[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[2]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(2)
    );
\p_0_0_01184_217781807_i_fu_188[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[3]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(3)
    );
\p_0_0_01184_217781807_i_fu_188[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[4]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(4)
    );
\p_0_0_01184_217781807_i_fu_188[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[5]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(5)
    );
\p_0_0_01184_217781807_i_fu_188[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[6]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(6)
    );
\p_0_0_01184_217781807_i_fu_188[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[7]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(7)
    );
\p_0_0_01184_217781807_i_fu_188[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[8]\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(8)
    );
\p_0_0_01184_217781807_i_fu_188[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01184_217781807_i_fu_188_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01184_217781807_i_fu_188_reg[9]_0\,
      O => \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(9)
    );
\p_0_0_01185_217761805_i_fu_184[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[0]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(0)
    );
\p_0_0_01185_217761805_i_fu_184[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[1]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(1)
    );
\p_0_0_01185_217761805_i_fu_184[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[2]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(2)
    );
\p_0_0_01185_217761805_i_fu_184[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[3]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(3)
    );
\p_0_0_01185_217761805_i_fu_184[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[4]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(4)
    );
\p_0_0_01185_217761805_i_fu_184[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[5]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(5)
    );
\p_0_0_01185_217761805_i_fu_184[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[6]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(6)
    );
\p_0_0_01185_217761805_i_fu_184[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[7]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(7)
    );
\p_0_0_01185_217761805_i_fu_184[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[8]\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(8)
    );
\p_0_0_01185_217761805_i_fu_184[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_01185_217761805_i_fu_184_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => \p_0_0_01185_217761805_i_fu_184_reg[9]_0\,
      O => \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(9)
    );
\p_0_0_0_0_011551706_i_fu_196[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(0),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(0),
      O => D(0)
    );
\p_0_0_0_0_011551706_i_fu_196[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(1),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(1),
      O => D(1)
    );
\p_0_0_0_0_011551706_i_fu_196[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(2),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(2),
      O => D(2)
    );
\p_0_0_0_0_011551706_i_fu_196[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(3),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(3),
      O => D(3)
    );
\p_0_0_0_0_011551706_i_fu_196[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(4),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(4),
      O => D(4)
    );
\p_0_0_0_0_011551706_i_fu_196[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(5),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(5),
      O => D(5)
    );
\p_0_0_0_0_011551706_i_fu_196[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(6),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(6),
      O => D(6)
    );
\p_0_0_0_0_011551706_i_fu_196[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(7),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(7),
      O => D(7)
    );
\p_0_0_0_0_011551706_i_fu_196[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(8),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(8),
      O => D(8)
    );
\p_0_0_0_0_011551706_i_fu_196[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => Q(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(9),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_0_0_0_011551706_i_fu_196_reg[9]\(9),
      O => D(9)
    );
\p_0_1_0_0_011561709_i_fu_200[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(10),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(0),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(0)
    );
\p_0_1_0_0_011561709_i_fu_200[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(11),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(1),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(1)
    );
\p_0_1_0_0_011561709_i_fu_200[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(12),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(2),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(2)
    );
\p_0_1_0_0_011561709_i_fu_200[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(13),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(3),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(3)
    );
\p_0_1_0_0_011561709_i_fu_200[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(14),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(4),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(4)
    );
\p_0_1_0_0_011561709_i_fu_200[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(15),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(5),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(5)
    );
\p_0_1_0_0_011561709_i_fu_200[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(16),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(6),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(6)
    );
\p_0_1_0_0_011561709_i_fu_200[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(17),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(7),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(7)
    );
\p_0_1_0_0_011561709_i_fu_200[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(18),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(8),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(8)
    );
\p_0_1_0_0_011561709_i_fu_200[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561709_i_fu_200_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(19),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(9),
      O => \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(9)
    );
\p_0_2_0_0_011571712_i_fu_204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(20),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(0),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(0)
    );
\p_0_2_0_0_011571712_i_fu_204[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(21),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(1),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(1)
    );
\p_0_2_0_0_011571712_i_fu_204[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(22),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(2),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(2)
    );
\p_0_2_0_0_011571712_i_fu_204[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(23),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(3),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(3)
    );
\p_0_2_0_0_011571712_i_fu_204[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(24),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(4),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(4)
    );
\p_0_2_0_0_011571712_i_fu_204[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(25),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(5),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(5)
    );
\p_0_2_0_0_011571712_i_fu_204[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(26),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(6),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(6)
    );
\p_0_2_0_0_011571712_i_fu_204[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(27),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(7),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(7)
    );
\p_0_2_0_0_011571712_i_fu_204[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(28),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(8),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(8)
    );
\p_0_2_0_0_011571712_i_fu_204[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CC08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => E(0),
      I2 => \p_0_0_0_0_011551706_i_fu_196_reg[0]\,
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      O => ap_enable_reg_pp0_iter1_reg(0)
    );
\p_0_2_0_0_011571712_i_fu_204[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571712_i_fu_204_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(29),
      I3 => \cmp161_i_reg_1984_reg[0]_0\,
      I4 => icmp_ln891_reg_1968,
      I5 => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(9),
      O => \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(9)
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => ram_reg_bram_1(0),
      I2 => \ram_reg_bram_0_i_33__1_n_5\,
      I3 => ram_reg_bram_1(1),
      I4 => ram_reg_bram_1(2),
      O => address1(3)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => ram_reg_bram_1(2),
      I1 => ram_reg_bram_1(1),
      I2 => \ram_reg_bram_0_i_33__1_n_5\,
      I3 => ram_reg_bram_1(0),
      O => address1(2)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ram_reg_bram_1(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => ram_reg_bram_1(1),
      O => address1(1)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ram_reg_bram_0_i_33__1_n_5\,
      I1 => ram_reg_bram_1(0),
      O => address1(0)
    );
\ram_reg_bram_0_i_33__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \ram_reg_bram_0_i_33__1_n_5\
    );
\ram_reg_bram_0_i_34__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \ram_reg_bram_0_i_33__1_n_5\,
      I3 => ram_reg_bram_1(5),
      I4 => ram_reg_bram_1(6),
      O => \ram_reg_bram_0_i_34__1_n_5\
    );
\ram_reg_bram_0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => ram_reg_bram_1(4),
      I1 => ram_reg_bram_1(2),
      I2 => ram_reg_bram_1(1),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => ram_reg_bram_1(0),
      I5 => ram_reg_bram_1(3),
      O => \ram_reg_bram_0_i_35__0_n_5\
    );
\ram_reg_bram_0_i_36__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      O => \ram_reg_bram_0_i_36__0_n_5\
    );
\ram_reg_bram_0_i_37__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      O => \ram_reg_bram_0_i_37__0_n_5\
    );
\ram_reg_bram_0_i_38__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      O => \ram_reg_bram_0_i_38__0_n_5\
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => ram_reg_bram_1(10),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => ram_reg_bram_1(8),
      I3 => \ram_reg_bram_0_i_34__1_n_5\,
      I4 => ram_reg_bram_1(9),
      O => address1(10)
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => \ram_reg_bram_0_i_33__1_n_5\,
      I1 => ram_reg_bram_1(9),
      I2 => \ram_reg_bram_0_i_34__1_n_5\,
      I3 => ram_reg_bram_1(8),
      O => address1(9)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => ram_reg_bram_1(8),
      I1 => ram_reg_bram_1(6),
      I2 => ram_reg_bram_1(5),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => \ram_reg_bram_0_i_35__0_n_5\,
      I5 => ram_reg_bram_1(7),
      O => address1(8)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \ram_reg_bram_0_i_33__1_n_5\,
      I3 => ram_reg_bram_1(5),
      I4 => ram_reg_bram_1(6),
      O => address1(7)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => ram_reg_bram_1(6),
      I1 => ram_reg_bram_1(5),
      I2 => \ram_reg_bram_0_i_33__1_n_5\,
      I3 => \ram_reg_bram_0_i_35__0_n_5\,
      O => address1(6)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ram_reg_bram_0_i_36__0_n_5\,
      I1 => \ram_reg_bram_0_i_37__0_n_5\,
      I2 => ram_reg_bram_1(0),
      I3 => \ram_reg_bram_0_i_38__0_n_5\,
      I4 => ram_reg_bram_1(2),
      I5 => ram_reg_bram_1(4),
      O => address1(5)
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => ram_reg_bram_1(4),
      I1 => ram_reg_bram_1(2),
      I2 => ram_reg_bram_1(1),
      I3 => \ram_reg_bram_0_i_33__1_n_5\,
      I4 => ram_reg_bram_1(0),
      I5 => ram_reg_bram_1(3),
      O => address1(4)
    );
\right_1_fu_176[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(10),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(0)
    );
\right_1_fu_176[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(11),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(1)
    );
\right_1_fu_176[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(12),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(2)
    );
\right_1_fu_176[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(13),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(3)
    );
\right_1_fu_176[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(14),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(4)
    );
\right_1_fu_176[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(15),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(5)
    );
\right_1_fu_176[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(16),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(6)
    );
\right_1_fu_176[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(17),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(7)
    );
\right_1_fu_176[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(18),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(8)
    );
\right_1_fu_176[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_1_fu_176_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(19),
      O => \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(9)
    );
\right_2_fu_180[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(20),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(0)
    );
\right_2_fu_180[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(21),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(1)
    );
\right_2_fu_180[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(22),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(2)
    );
\right_2_fu_180[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(23),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(3)
    );
\right_2_fu_180[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(24),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(4)
    );
\right_2_fu_180[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(25),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(5)
    );
\right_2_fu_180[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(26),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(6)
    );
\right_2_fu_180[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(27),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(7)
    );
\right_2_fu_180[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(28),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(8)
    );
\right_2_fu_180[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_2_fu_180_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(29),
      O => \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(9)
    );
\right_fu_172[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(0),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(0)
    );
\right_fu_172[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(1),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(1)
    );
\right_fu_172[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(2),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(2)
    );
\right_fu_172[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(3),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(3)
    );
\right_fu_172[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(4),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(4)
    );
\right_fu_172[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(5),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(5)
    );
\right_fu_172[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(6),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(6)
    );
\right_fu_172[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(7),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(7)
    );
\right_fu_172[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(8),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(8)
    );
\right_fu_172[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \right_fu_172_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => q1(9),
      O => \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(9)
    );
\x_fu_156[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln881_fu_578_p2\,
      I1 => \ram_reg_bram_0_i_33__1_n_5\,
      I2 => E(0),
      O => SR(0)
    );
\x_fu_156[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => E(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \^icmp_ln881_fu_578_p2\,
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \icmp_ln328_reg_3813_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln328_reg_3813_reg[0]_0\ : out STD_LOGIC;
    \cmp147_reg_3841_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln585_fu_1016_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_2 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_3 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_145_fu_308_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_146_fu_312_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_131_fu_252_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_4 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_5 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_6 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_7 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_8 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_9 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    icmp_ln439_fu_1010_p2 : out STD_LOGIC;
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready : out STD_LOGIC;
    \x_fu_232_reg[16]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \x_fu_232_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    \empty_135_fu_268_reg[0]\ : in STD_LOGIC;
    \empty_128_fu_240_reg[0]\ : in STD_LOGIC;
    icmp_ln328_reg_3813 : in STD_LOGIC;
    \empty_135_fu_268_reg[0]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter10 : in STD_LOGIC;
    tmp_53_reg_3872_pp0_iter9_reg : in STD_LOGIC;
    imgG_full_n : in STD_LOGIC;
    \cmp147_reg_3841_reg[0]_0\ : in STD_LOGIC;
    \cmp147_reg_3841_reg[0]_1\ : in STD_LOGIC;
    \cmp147_reg_3841_reg[0]_2\ : in STD_LOGIC;
    \cmp147_reg_3841_reg[0]_3\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \x_fu_232_reg[0]\ : in STD_LOGIC;
    out_y_reg_671 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_135_fu_268_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_136_fu_272_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_136_fu_272_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_137_fu_276_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_137_fu_276_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_143_fu_300_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_141_fu_292_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_141_fu_292_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_142_fu_296_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_142_fu_296_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_143_fu_300_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_143_fu_300_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_146_fu_312_reg[0]\ : in STD_LOGIC;
    \empty_144_fu_304_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_144_fu_304_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_146_fu_312_reg[1]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[2]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[3]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[4]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[5]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[6]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[7]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[8]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[9]_0\ : in STD_LOGIC;
    \empty_145_fu_308_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_145_fu_308_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_146_fu_312_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_146_fu_312_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_138_fu_280_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_138_fu_280_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_138_fu_280_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_139_fu_284_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_139_fu_284_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_132_fu_256_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_132_fu_256_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_132_fu_256_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_133_fu_260_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_133_fu_260_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_134_fu_264_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_134_fu_264_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_140_fu_288_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_140_fu_288_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln318_reg_3809_reg[0]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln318_reg_3809_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln328_reg_3813_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0\ : in STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\ : in STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    x_phase_reg_546 : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13 : entity is "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_NS_fsm1__0\ : STD_LOGIC;
  signal \^ap_done_cache\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_z : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \cmp147_reg_3841[0]_i_5_n_5\ : STD_LOGIC;
  signal \empty_140_fu_288[8]_i_2_n_5\ : STD_LOGIC;
  signal \empty_140_fu_288[9]_i_3_n_5\ : STD_LOGIC;
  signal \empty_140_fu_288[9]_i_4_n_5\ : STD_LOGIC;
  signal \empty_140_fu_288[9]_i_5_n_5\ : STD_LOGIC;
  signal \empty_140_fu_288[9]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_18_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_19_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_20_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_21_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_22_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809[0]_i_9_n_5\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln318_reg_3809_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_15_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_16_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_17_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_18_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_19_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813[0]_i_9_n_5\ : STD_LOGIC;
  signal \^icmp_ln328_reg_3813_reg[0]_0\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln328_reg_3813_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_3_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_i_19_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_20_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_21_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_22_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_23_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_24_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_25_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_27_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_28_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_29_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_30_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_31_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_33_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_34_n_5 : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_10\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_11\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_12\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_6\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_7\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_8\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_3__1_n_9\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_10\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_11\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_12\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_6\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_7\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_8\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_4__1_n_9\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_14_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_15_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_16_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_17_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_18_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_19_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_20_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_21_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_29_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_n_20\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_30_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_31_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_32_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_33_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_34_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_35_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_36_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_10\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_11\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_12\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_6\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_7\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_8\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_9\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_4_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_10\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_11\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_12\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_6\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_7\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_8\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_9\ : STD_LOGIC;
  signal \NLW_icmp_ln318_reg_3809_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_icmp_ln318_reg_3809_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln328_reg_3813_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_icmp_ln328_reg_3813_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln328_reg_3813_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ram_reg_bram_0_i_3__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \empty_140_fu_288[9]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_i_1 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_10\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_12\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_13\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_14\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_15\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_16\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_17\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_18\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_19\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_20\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_21\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_22\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \icmp_ln318_reg_3809[0]_i_9\ : label is "soft_lutpair75";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \icmp_ln328_reg_3813_reg[0]_i_1\ : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln328_reg_3813_reg[0]_i_2\ : label is 14;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ram_reg_bram_0_i_3__1\ : label is 35;
  attribute ADDER_THRESHOLD of \ram_reg_bram_0_i_4__1\ : label is 35;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair73";
  attribute ADDER_THRESHOLD of \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5\ : label is 35;
begin
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
  CO(0) <= \^co\(0);
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  ap_rst_n_0 <= \^ap_rst_n_0\;
  \icmp_ln328_reg_3813_reg[0]_0\ <= \^icmp_ln328_reg_3813_reg[0]_0\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => clear,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \ap_NS_fsm1__0\,
      I3 => \ap_CS_fsm_reg[1]\(2),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(2),
      I1 => \^ap_done_cache\,
      I2 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I3 => CEP,
      I4 => \ap_CS_fsm_reg[3]\,
      O => \ap_NS_fsm1__0\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEAEEEAEEEAE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => \ap_CS_fsm_reg[1]\(2),
      I2 => \^ap_done_cache\,
      I3 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I4 => CEP,
      I5 => \ap_CS_fsm_reg[3]\,
      O => \ap_CS_fsm_reg[2]\(1)
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => \^co\(0),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5DDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => CEP,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp147_reg_3841[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF00"
    )
        port map (
      I0 => \cmp147_reg_3841_reg[0]_0\,
      I1 => \cmp147_reg_3841_reg[0]_1\,
      I2 => \cmp147_reg_3841_reg[0]_2\,
      I3 => \cmp147_reg_3841_reg[0]_3\,
      I4 => CEP,
      I5 => \cmp147_reg_3841[0]_i_5_n_5\,
      O => \cmp147_reg_3841_reg[0]\
    );
\cmp147_reg_3841[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55510000"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_3_n_5\,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => tmp_53_reg_3872_pp0_iter9_reg,
      I3 => imgG_full_n,
      I4 => \^icmp_ln328_reg_3813_reg[0]_0\,
      O => \cmp147_reg_3841[0]_i_5_n_5\
    );
\empty_129_fu_244[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000000FBFF0000"
    )
        port map (
      I0 => imgBayer_empty_n,
      I1 => \empty_135_fu_268_reg[0]\,
      I2 => \empty_128_fu_240_reg[0]\,
      I3 => icmp_ln328_reg_3813,
      I4 => \empty_135_fu_268_reg[0]_0\,
      I5 => \^ap_loop_init_int_reg_0\,
      O => E(0)
    );
\empty_132_fu_256[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(0),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(0),
      O => ram_reg_bram_0_6(0)
    );
\empty_132_fu_256[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(1),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(1),
      O => ram_reg_bram_0_6(1)
    );
\empty_132_fu_256[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(2),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(2),
      O => ram_reg_bram_0_6(2)
    );
\empty_132_fu_256[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(3),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(3),
      O => ram_reg_bram_0_6(3)
    );
\empty_132_fu_256[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(4),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(4),
      O => ram_reg_bram_0_6(4)
    );
\empty_132_fu_256[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(5),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(5),
      O => ram_reg_bram_0_6(5)
    );
\empty_132_fu_256[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(6),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(6),
      O => ram_reg_bram_0_6(6)
    );
\empty_132_fu_256[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(7),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(7),
      O => ram_reg_bram_0_6(7)
    );
\empty_132_fu_256[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(8),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(8),
      O => ram_reg_bram_0_6(8)
    );
\empty_132_fu_256[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_132_fu_256_reg[9]_0\(9),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_132_fu_256_reg[9]_1\(9),
      O => ram_reg_bram_0_6(9)
    );
\empty_133_fu_260[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(0),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(0),
      O => ram_reg_bram_0_7(0)
    );
\empty_133_fu_260[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(1),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(1),
      O => ram_reg_bram_0_7(1)
    );
\empty_133_fu_260[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(2),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(2),
      O => ram_reg_bram_0_7(2)
    );
\empty_133_fu_260[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(3),
      O => ram_reg_bram_0_7(3)
    );
\empty_133_fu_260[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(4),
      O => ram_reg_bram_0_7(4)
    );
\empty_133_fu_260[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(5),
      O => ram_reg_bram_0_7(5)
    );
\empty_133_fu_260[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(6),
      O => ram_reg_bram_0_7(6)
    );
\empty_133_fu_260[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(7),
      O => ram_reg_bram_0_7(7)
    );
\empty_133_fu_260[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(8),
      O => ram_reg_bram_0_7(8)
    );
\empty_133_fu_260[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_133_fu_260_reg[9]\(9),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_133_fu_260_reg[9]_0\(9),
      O => ram_reg_bram_0_7(9)
    );
\empty_134_fu_264[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(0),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(0),
      O => ram_reg_bram_0_8(0)
    );
\empty_134_fu_264[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(1),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(1),
      O => ram_reg_bram_0_8(1)
    );
\empty_134_fu_264[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(2),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(2),
      O => ram_reg_bram_0_8(2)
    );
\empty_134_fu_264[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(3),
      O => ram_reg_bram_0_8(3)
    );
\empty_134_fu_264[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(4),
      O => ram_reg_bram_0_8(4)
    );
\empty_134_fu_264[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(5),
      O => ram_reg_bram_0_8(5)
    );
\empty_134_fu_264[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(6),
      O => ram_reg_bram_0_8(6)
    );
\empty_134_fu_264[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(7),
      O => ram_reg_bram_0_8(7)
    );
\empty_134_fu_264[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(8),
      O => ram_reg_bram_0_8(8)
    );
\empty_134_fu_264[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_132_fu_256_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_134_fu_264_reg[9]\(9),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_134_fu_264_reg[9]_0\(9),
      O => ram_reg_bram_0_8(9)
    );
\empty_135_fu_268[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(0),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(0),
      O => D(0)
    );
\empty_135_fu_268[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(1),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(1),
      O => D(1)
    );
\empty_135_fu_268[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(2),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(2),
      O => D(2)
    );
\empty_135_fu_268[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(3),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(3),
      O => D(3)
    );
\empty_135_fu_268[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(4),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(4),
      O => D(4)
    );
\empty_135_fu_268[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(5),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(5),
      O => D(5)
    );
\empty_135_fu_268[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(6),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(6),
      O => D(6)
    );
\empty_135_fu_268[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(7),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(7),
      O => D(7)
    );
\empty_135_fu_268[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(8),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(8),
      O => D(8)
    );
\empty_135_fu_268[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => Q(9),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_135_fu_268_reg[9]\(9),
      O => D(9)
    );
\empty_136_fu_272[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(0),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \empty_136_fu_272_reg[9]_0\(0),
      O => ram_reg_bram_0(0)
    );
\empty_136_fu_272[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(1),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \empty_136_fu_272_reg[9]_0\(1),
      O => ram_reg_bram_0(1)
    );
\empty_136_fu_272[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(2),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \empty_136_fu_272_reg[9]_0\(2),
      O => ram_reg_bram_0(2)
    );
\empty_136_fu_272[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_136_fu_272_reg[9]_0\(3),
      O => ram_reg_bram_0(3)
    );
\empty_136_fu_272[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_136_fu_272_reg[9]_0\(4),
      O => ram_reg_bram_0(4)
    );
\empty_136_fu_272[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_136_fu_272_reg[9]_0\(5),
      O => ram_reg_bram_0(5)
    );
\empty_136_fu_272[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_136_fu_272_reg[9]_0\(6),
      O => ram_reg_bram_0(6)
    );
\empty_136_fu_272[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_136_fu_272_reg[9]_0\(7),
      O => ram_reg_bram_0(7)
    );
\empty_136_fu_272[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_136_fu_272_reg[9]_0\(8),
      O => ram_reg_bram_0(8)
    );
\empty_136_fu_272[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_136_fu_272_reg[9]\(9),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_136_fu_272_reg[9]_0\(9),
      O => ram_reg_bram_0(9)
    );
\empty_137_fu_276[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(0),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \empty_137_fu_276_reg[9]_0\(0),
      O => ram_reg_bram_0_0(0)
    );
\empty_137_fu_276[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(1),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \empty_137_fu_276_reg[9]_0\(1),
      O => ram_reg_bram_0_0(1)
    );
\empty_137_fu_276[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(2),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \empty_137_fu_276_reg[9]_0\(2),
      O => ram_reg_bram_0_0(2)
    );
\empty_137_fu_276[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_137_fu_276_reg[9]_0\(3),
      O => ram_reg_bram_0_0(3)
    );
\empty_137_fu_276[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_137_fu_276_reg[9]_0\(4),
      O => ram_reg_bram_0_0(4)
    );
\empty_137_fu_276[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_137_fu_276_reg[9]_0\(5),
      O => ram_reg_bram_0_0(5)
    );
\empty_137_fu_276[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_137_fu_276_reg[9]_0\(6),
      O => ram_reg_bram_0_0(6)
    );
\empty_137_fu_276[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_137_fu_276_reg[9]_0\(7),
      O => ram_reg_bram_0_0(7)
    );
\empty_137_fu_276[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_137_fu_276_reg[9]_0\(8),
      O => ram_reg_bram_0_0(8)
    );
\empty_137_fu_276[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => DOUTBDOUT(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_137_fu_276_reg[9]\(9),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_137_fu_276_reg[9]_0\(9),
      O => ram_reg_bram_0_0(9)
    );
\empty_138_fu_280[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(0),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(0),
      O => ram_reg_bram_0_4(0)
    );
\empty_138_fu_280[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(1),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(1),
      O => ram_reg_bram_0_4(1)
    );
\empty_138_fu_280[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(2),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(2),
      O => ram_reg_bram_0_4(2)
    );
\empty_138_fu_280[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(3),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(3),
      O => ram_reg_bram_0_4(3)
    );
\empty_138_fu_280[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(4),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(4),
      O => ram_reg_bram_0_4(4)
    );
\empty_138_fu_280[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(5),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(5),
      O => ram_reg_bram_0_4(5)
    );
\empty_138_fu_280[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(6),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(6),
      O => ram_reg_bram_0_4(6)
    );
\empty_138_fu_280[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(7),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(7),
      O => ram_reg_bram_0_4(7)
    );
\empty_138_fu_280[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(8),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(8),
      O => ram_reg_bram_0_4(8)
    );
\empty_138_fu_280[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_138_fu_280_reg[9]_0\(9),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_138_fu_280_reg[9]_1\(9),
      O => ram_reg_bram_0_4(9)
    );
\empty_139_fu_284[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(0),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(0),
      O => ram_reg_bram_0_5(0)
    );
\empty_139_fu_284[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(1),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(1),
      O => ram_reg_bram_0_5(1)
    );
\empty_139_fu_284[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(2),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(2),
      O => ram_reg_bram_0_5(2)
    );
\empty_139_fu_284[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(3),
      O => ram_reg_bram_0_5(3)
    );
\empty_139_fu_284[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(4),
      O => ram_reg_bram_0_5(4)
    );
\empty_139_fu_284[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(5),
      O => ram_reg_bram_0_5(5)
    );
\empty_139_fu_284[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(6),
      O => ram_reg_bram_0_5(6)
    );
\empty_139_fu_284[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(7),
      O => ram_reg_bram_0_5(7)
    );
\empty_139_fu_284[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(8),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(8),
      O => ram_reg_bram_0_5(8)
    );
\empty_139_fu_284[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_139_fu_284_reg[9]\(9),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_139_fu_284_reg[9]_0\(9),
      O => ram_reg_bram_0_5(9)
    );
\empty_140_fu_288[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(0),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(0),
      O => ram_reg_bram_0_9(0)
    );
\empty_140_fu_288[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(1),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(1),
      O => ram_reg_bram_0_9(1)
    );
\empty_140_fu_288[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(2),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(2),
      O => ram_reg_bram_0_9(2)
    );
\empty_140_fu_288[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(3),
      O => ram_reg_bram_0_9(3)
    );
\empty_140_fu_288[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(4),
      O => ram_reg_bram_0_9(4)
    );
\empty_140_fu_288[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(5),
      O => ram_reg_bram_0_9(5)
    );
\empty_140_fu_288[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(6),
      O => ram_reg_bram_0_9(6)
    );
\empty_140_fu_288[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(7),
      O => ram_reg_bram_0_9(7)
    );
\empty_140_fu_288[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(8),
      O => ram_reg_bram_0_9(8)
    );
\empty_140_fu_288[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => \empty_140_fu_288[8]_i_2_n_5\
    );
\empty_140_fu_288[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000DF00FF00DF00"
    )
        port map (
      I0 => icmp_ln328_reg_3813,
      I1 => imgBayer_empty_n,
      I2 => \empty_135_fu_268_reg[0]\,
      I3 => \empty_135_fu_268_reg[0]_0\,
      I4 => \empty_128_fu_240_reg[0]\,
      I5 => \empty_140_fu_288[9]_i_3_n_5\,
      O => \icmp_ln328_reg_3813_reg[0]\(0)
    );
\empty_140_fu_288[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_138_fu_280_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_140_fu_288_reg[9]\(9),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_140_fu_288_reg[9]_0\(9),
      O => ram_reg_bram_0_9(9)
    );
\empty_140_fu_288[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => \empty_140_fu_288[9]_i_3_n_5\
    );
\empty_140_fu_288[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_3_n_5\,
      I1 => icmp_ln328_reg_3813,
      I2 => \cmp147_reg_3841_reg[0]_3\,
      O => \empty_140_fu_288[9]_i_4_n_5\
    );
\empty_140_fu_288[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln328_reg_3813,
      I1 => \cmp147_reg_3841_reg[0]_3\,
      I2 => \empty_140_fu_288[9]_i_3_n_5\,
      O => \empty_140_fu_288[9]_i_5_n_5\
    );
\empty_140_fu_288[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => \empty_140_fu_288[9]_i_6_n_5\
    );
\empty_141_fu_292[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(0),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(0),
      O => ram_reg_bram_0_1(0)
    );
\empty_141_fu_292[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(1),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(1),
      O => ram_reg_bram_0_1(1)
    );
\empty_141_fu_292[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(2),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(2),
      O => ram_reg_bram_0_1(2)
    );
\empty_141_fu_292[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(3),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(3),
      O => ram_reg_bram_0_1(3)
    );
\empty_141_fu_292[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(4),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(4),
      O => ram_reg_bram_0_1(4)
    );
\empty_141_fu_292[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(5),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(5),
      O => ram_reg_bram_0_1(5)
    );
\empty_141_fu_292[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(6),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(6),
      O => ram_reg_bram_0_1(6)
    );
\empty_141_fu_292[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(7),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(7),
      O => ram_reg_bram_0_1(7)
    );
\empty_141_fu_292[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(8),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(8),
      O => ram_reg_bram_0_1(8)
    );
\empty_141_fu_292[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_141_fu_292_reg[9]\(9),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      I5 => \empty_141_fu_292_reg[9]_0\(9),
      O => ram_reg_bram_0_1(9)
    );
\empty_142_fu_296[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(0),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(0),
      O => ram_reg_bram_0_2(0)
    );
\empty_142_fu_296[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(1),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(1),
      O => ram_reg_bram_0_2(1)
    );
\empty_142_fu_296[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(2),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(2),
      O => ram_reg_bram_0_2(2)
    );
\empty_142_fu_296[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(3),
      O => ram_reg_bram_0_2(3)
    );
\empty_142_fu_296[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(4),
      O => ram_reg_bram_0_2(4)
    );
\empty_142_fu_296[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(5),
      O => ram_reg_bram_0_2(5)
    );
\empty_142_fu_296[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(6),
      O => ram_reg_bram_0_2(6)
    );
\empty_142_fu_296[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(7),
      O => ram_reg_bram_0_2(7)
    );
\empty_142_fu_296[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(8),
      O => ram_reg_bram_0_2(8)
    );
\empty_142_fu_296[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_142_fu_296_reg[9]\(9),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_142_fu_296_reg[9]_0\(9),
      O => ram_reg_bram_0_2(9)
    );
\empty_143_fu_300[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(0),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(0),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(0),
      O => ram_reg_bram_0_3(0)
    );
\empty_143_fu_300[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(1),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(1),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(1),
      O => ram_reg_bram_0_3(1)
    );
\empty_143_fu_300[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(2),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(2),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(2),
      O => ram_reg_bram_0_3(2)
    );
\empty_143_fu_300[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(3),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(3),
      O => ram_reg_bram_0_3(3)
    );
\empty_143_fu_300[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(4),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(4),
      O => ram_reg_bram_0_3(4)
    );
\empty_143_fu_300[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(5),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(5),
      O => ram_reg_bram_0_3(5)
    );
\empty_143_fu_300[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(6),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(6),
      O => ram_reg_bram_0_3(6)
    );
\empty_143_fu_300[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(7),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(7),
      O => ram_reg_bram_0_3(7)
    );
\empty_143_fu_300[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(8),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(8),
      O => ram_reg_bram_0_3(8)
    );
\empty_143_fu_300[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_4_n_5\,
      I1 => \empty_143_fu_300_reg[9]\(9),
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_143_fu_300_reg[9]_0\(9),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_143_fu_300_reg[9]_1\(9),
      O => ram_reg_bram_0_3(9)
    );
\empty_144_fu_304[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[0]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(0),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(0),
      O => \empty_145_fu_308_reg[9]\(0)
    );
\empty_144_fu_304[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[1]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(1),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(1),
      O => \empty_145_fu_308_reg[9]\(1)
    );
\empty_144_fu_304[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[2]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(2),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(2),
      O => \empty_145_fu_308_reg[9]\(2)
    );
\empty_144_fu_304[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[3]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(3),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(3),
      O => \empty_145_fu_308_reg[9]\(3)
    );
\empty_144_fu_304[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[4]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(4),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(4),
      O => \empty_145_fu_308_reg[9]\(4)
    );
\empty_144_fu_304[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[5]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(5),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(5),
      O => \empty_145_fu_308_reg[9]\(5)
    );
\empty_144_fu_304[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[6]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(6),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(6),
      O => \empty_145_fu_308_reg[9]\(6)
    );
\empty_144_fu_304[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[7]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(7),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(7),
      O => \empty_145_fu_308_reg[9]\(7)
    );
\empty_144_fu_304[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[8]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(8),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(8),
      O => \empty_145_fu_308_reg[9]\(8)
    );
\empty_144_fu_304[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[9]_0\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_144_fu_304_reg[9]\(9),
      I4 => \empty_140_fu_288[9]_i_3_n_5\,
      I5 => \empty_144_fu_304_reg[9]_0\(9),
      O => \empty_145_fu_308_reg[9]\(9)
    );
\empty_145_fu_308[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[0]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(0),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(0),
      O => \empty_146_fu_312_reg[9]\(0)
    );
\empty_145_fu_308[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[1]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(1),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(1),
      O => \empty_146_fu_312_reg[9]\(1)
    );
\empty_145_fu_308[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[2]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(2),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(2),
      O => \empty_146_fu_312_reg[9]\(2)
    );
\empty_145_fu_308[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[3]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(3),
      O => \empty_146_fu_312_reg[9]\(3)
    );
\empty_145_fu_308[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[4]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(4),
      O => \empty_146_fu_312_reg[9]\(4)
    );
\empty_145_fu_308[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[5]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(5),
      O => \empty_146_fu_312_reg[9]\(5)
    );
\empty_145_fu_308[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[6]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(6),
      O => \empty_146_fu_312_reg[9]\(6)
    );
\empty_145_fu_308[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[7]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(7),
      O => \empty_146_fu_312_reg[9]\(7)
    );
\empty_145_fu_308[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[8]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(8),
      O => \empty_146_fu_312_reg[9]\(8)
    );
\empty_145_fu_308[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[9]_0\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_145_fu_308_reg[9]_0\(9),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_145_fu_308_reg[9]_1\(9),
      O => \empty_146_fu_312_reg[9]\(9)
    );
\empty_146_fu_312[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[0]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(0),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(0),
      O => \empty_131_fu_252_reg[9]\(0)
    );
\empty_146_fu_312[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[1]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(1),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(1),
      O => \empty_131_fu_252_reg[9]\(1)
    );
\empty_146_fu_312[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[2]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(2),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(2),
      O => \empty_131_fu_252_reg[9]\(2)
    );
\empty_146_fu_312[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[3]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(3),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(3),
      O => \empty_131_fu_252_reg[9]\(3)
    );
\empty_146_fu_312[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[4]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(4),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(4),
      O => \empty_131_fu_252_reg[9]\(4)
    );
\empty_146_fu_312[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[5]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(5),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(5),
      O => \empty_131_fu_252_reg[9]\(5)
    );
\empty_146_fu_312[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[6]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(6),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(6),
      O => \empty_131_fu_252_reg[9]\(6)
    );
\empty_146_fu_312[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[7]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(7),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(7),
      O => \empty_131_fu_252_reg[9]\(7)
    );
\empty_146_fu_312[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[8]\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(8),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(8),
      O => \empty_131_fu_252_reg[9]\(8)
    );
\empty_146_fu_312[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \empty_146_fu_312_reg[9]_0\,
      I1 => \empty_140_fu_288[9]_i_4_n_5\,
      I2 => \empty_140_fu_288[9]_i_5_n_5\,
      I3 => \empty_146_fu_312_reg[9]_1\(9),
      I4 => \empty_140_fu_288[8]_i_2_n_5\,
      I5 => \empty_146_fu_312_reg[9]_2\(9),
      O => \empty_131_fu_252_reg[9]\(9)
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(1),
      I1 => CEP,
      I2 => \^co\(0),
      I3 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
\icmp_ln318_reg_3809[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(13),
      O => \icmp_ln318_reg_3809[0]_i_10_n_5\
    );
\icmp_ln318_reg_3809[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(12),
      O => \icmp_ln318_reg_3809[0]_i_11_n_5\
    );
\icmp_ln318_reg_3809[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(11),
      O => \icmp_ln318_reg_3809[0]_i_12_n_5\
    );
\icmp_ln318_reg_3809[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(10),
      O => \icmp_ln318_reg_3809[0]_i_13_n_5\
    );
\icmp_ln318_reg_3809[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(9),
      O => \icmp_ln318_reg_3809[0]_i_14_n_5\
    );
\icmp_ln318_reg_3809[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(8),
      O => \icmp_ln318_reg_3809[0]_i_15_n_5\
    );
\icmp_ln318_reg_3809[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(7),
      O => \icmp_ln318_reg_3809[0]_i_16_n_5\
    );
\icmp_ln318_reg_3809[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(6),
      O => \icmp_ln318_reg_3809[0]_i_17_n_5\
    );
\icmp_ln318_reg_3809[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(5),
      O => \icmp_ln318_reg_3809[0]_i_18_n_5\
    );
\icmp_ln318_reg_3809[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(4),
      O => \icmp_ln318_reg_3809[0]_i_19_n_5\
    );
\icmp_ln318_reg_3809[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(3),
      O => \icmp_ln318_reg_3809[0]_i_20_n_5\
    );
\icmp_ln318_reg_3809[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(2),
      O => \icmp_ln318_reg_3809[0]_i_21_n_5\
    );
\icmp_ln318_reg_3809[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(1),
      O => \icmp_ln318_reg_3809[0]_i_22_n_5\
    );
\icmp_ln318_reg_3809[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(15),
      I1 => \icmp_ln318_reg_3809_reg[0]_0\(15),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \icmp_ln318_reg_3809_reg[0]\(16),
      I4 => \icmp_ln318_reg_3809_reg[0]_0\(16),
      O => \icmp_ln318_reg_3809[0]_i_3_n_5\
    );
\icmp_ln318_reg_3809[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]_0\(14),
      I1 => \icmp_ln318_reg_3809[0]_i_9_n_5\,
      I2 => \icmp_ln318_reg_3809_reg[0]_0\(13),
      I3 => \icmp_ln318_reg_3809[0]_i_10_n_5\,
      I4 => \icmp_ln318_reg_3809[0]_i_11_n_5\,
      I5 => \icmp_ln318_reg_3809_reg[0]_0\(12),
      O => \icmp_ln318_reg_3809[0]_i_4_n_5\
    );
\icmp_ln318_reg_3809[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]_0\(11),
      I1 => \icmp_ln318_reg_3809[0]_i_12_n_5\,
      I2 => \icmp_ln318_reg_3809_reg[0]_0\(10),
      I3 => \icmp_ln318_reg_3809[0]_i_13_n_5\,
      I4 => \icmp_ln318_reg_3809[0]_i_14_n_5\,
      I5 => \icmp_ln318_reg_3809_reg[0]_0\(9),
      O => \icmp_ln318_reg_3809[0]_i_5_n_5\
    );
\icmp_ln318_reg_3809[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]_0\(8),
      I1 => \icmp_ln318_reg_3809[0]_i_15_n_5\,
      I2 => \icmp_ln318_reg_3809_reg[0]_0\(7),
      I3 => \icmp_ln318_reg_3809[0]_i_16_n_5\,
      I4 => \icmp_ln318_reg_3809[0]_i_17_n_5\,
      I5 => \icmp_ln318_reg_3809_reg[0]_0\(6),
      O => \icmp_ln318_reg_3809[0]_i_6_n_5\
    );
\icmp_ln318_reg_3809[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]_0\(5),
      I1 => \icmp_ln318_reg_3809[0]_i_18_n_5\,
      I2 => \icmp_ln318_reg_3809_reg[0]_0\(4),
      I3 => \icmp_ln318_reg_3809[0]_i_19_n_5\,
      I4 => \icmp_ln318_reg_3809[0]_i_20_n_5\,
      I5 => \icmp_ln318_reg_3809_reg[0]_0\(3),
      O => \icmp_ln318_reg_3809[0]_i_7_n_5\
    );
\icmp_ln318_reg_3809[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]_0\(2),
      I1 => \icmp_ln318_reg_3809[0]_i_21_n_5\,
      I2 => \icmp_ln318_reg_3809_reg[0]_0\(1),
      I3 => \icmp_ln318_reg_3809[0]_i_22_n_5\,
      I4 => \^addrbwraddr\(0),
      I5 => \icmp_ln318_reg_3809_reg[0]_0\(0),
      O => \icmp_ln318_reg_3809[0]_i_8_n_5\
    );
\icmp_ln318_reg_3809[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(14),
      O => \icmp_ln318_reg_3809[0]_i_9_n_5\
    );
\icmp_ln318_reg_3809_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_icmp_ln318_reg_3809_reg[0]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \^co\(0),
      CO(4) => \icmp_ln318_reg_3809_reg[0]_i_2_n_8\,
      CO(3) => \icmp_ln318_reg_3809_reg[0]_i_2_n_9\,
      CO(2) => \icmp_ln318_reg_3809_reg[0]_i_2_n_10\,
      CO(1) => \icmp_ln318_reg_3809_reg[0]_i_2_n_11\,
      CO(0) => \icmp_ln318_reg_3809_reg[0]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln318_reg_3809_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \icmp_ln318_reg_3809[0]_i_3_n_5\,
      S(4) => \icmp_ln318_reg_3809[0]_i_4_n_5\,
      S(3) => \icmp_ln318_reg_3809[0]_i_5_n_5\,
      S(2) => \icmp_ln318_reg_3809[0]_i_6_n_5\,
      S(1) => \icmp_ln318_reg_3809[0]_i_7_n_5\,
      S(0) => \icmp_ln318_reg_3809[0]_i_8_n_5\
    );
\icmp_ln328_reg_3813[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(3),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(2),
      I2 => \icmp_ln318_reg_3809_reg[0]\(3),
      I3 => \icmp_ln318_reg_3809_reg[0]\(2),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_10_n_5\
    );
\icmp_ln328_reg_3813[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(1),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(0),
      I2 => \icmp_ln318_reg_3809_reg[0]\(1),
      I3 => \icmp_ln318_reg_3809_reg[0]\(0),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_11_n_5\
    );
\icmp_ln328_reg_3813[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(15),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(14),
      I2 => \icmp_ln318_reg_3809_reg[0]\(15),
      I3 => \icmp_ln318_reg_3809_reg[0]\(14),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_12_n_5\
    );
\icmp_ln328_reg_3813[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(13),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(12),
      I2 => \icmp_ln318_reg_3809_reg[0]\(13),
      I3 => \icmp_ln318_reg_3809_reg[0]\(12),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_13_n_5\
    );
\icmp_ln328_reg_3813[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(11),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(10),
      I2 => \icmp_ln318_reg_3809_reg[0]\(11),
      I3 => \icmp_ln318_reg_3809_reg[0]\(10),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_14_n_5\
    );
\icmp_ln328_reg_3813[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(9),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(8),
      I2 => \icmp_ln318_reg_3809_reg[0]\(9),
      I3 => \icmp_ln318_reg_3809_reg[0]\(8),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_15_n_5\
    );
\icmp_ln328_reg_3813[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(7),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(6),
      I2 => \icmp_ln318_reg_3809_reg[0]\(7),
      I3 => \icmp_ln318_reg_3809_reg[0]\(6),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_16_n_5\
    );
\icmp_ln328_reg_3813[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(5),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(4),
      I2 => \icmp_ln318_reg_3809_reg[0]\(5),
      I3 => \icmp_ln318_reg_3809_reg[0]\(4),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_17_n_5\
    );
\icmp_ln328_reg_3813[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(3),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(2),
      I2 => \icmp_ln318_reg_3809_reg[0]\(3),
      I3 => \icmp_ln318_reg_3809_reg[0]\(2),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_18_n_5\
    );
\icmp_ln328_reg_3813[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84211111"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(1),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(0),
      I2 => \icmp_ln318_reg_3809_reg[0]\(1),
      I3 => \icmp_ln318_reg_3809_reg[0]\(0),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_19_n_5\
    );
\icmp_ln328_reg_3813[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(16),
      O => \icmp_ln328_reg_3813[0]_i_3_n_5\
    );
\icmp_ln328_reg_3813[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(15),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(14),
      I2 => \icmp_ln318_reg_3809_reg[0]\(15),
      I3 => \icmp_ln318_reg_3809_reg[0]\(14),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_4_n_5\
    );
\icmp_ln328_reg_3813[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(13),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(12),
      I2 => \icmp_ln318_reg_3809_reg[0]\(13),
      I3 => \icmp_ln318_reg_3809_reg[0]\(12),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_5_n_5\
    );
\icmp_ln328_reg_3813[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(11),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(10),
      I2 => \icmp_ln318_reg_3809_reg[0]\(11),
      I3 => \icmp_ln318_reg_3809_reg[0]\(10),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_6_n_5\
    );
\icmp_ln328_reg_3813[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(9),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(8),
      I2 => \icmp_ln318_reg_3809_reg[0]\(9),
      I3 => \icmp_ln318_reg_3809_reg[0]\(8),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_7_n_5\
    );
\icmp_ln328_reg_3813[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(7),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(6),
      I2 => \icmp_ln318_reg_3809_reg[0]\(7),
      I3 => \icmp_ln318_reg_3809_reg[0]\(6),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_8_n_5\
    );
\icmp_ln328_reg_3813[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A8EEEEE"
    )
        port map (
      I0 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(5),
      I1 => \icmp_ln328_reg_3813_reg[0]_i_2_0\(4),
      I2 => \icmp_ln318_reg_3809_reg[0]\(5),
      I3 => \icmp_ln318_reg_3809_reg[0]\(4),
      I4 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln328_reg_3813[0]_i_9_n_5\
    );
\icmp_ln328_reg_3813_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln328_reg_3813_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_icmp_ln328_reg_3813_reg[0]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \x_fu_232_reg[16]_0\(0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln328_reg_3813_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \icmp_ln328_reg_3813[0]_i_3_n_5\
    );
\icmp_ln328_reg_3813_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \icmp_ln328_reg_3813_reg[0]_i_2_n_5\,
      CO(6) => \icmp_ln328_reg_3813_reg[0]_i_2_n_6\,
      CO(5) => \icmp_ln328_reg_3813_reg[0]_i_2_n_7\,
      CO(4) => \icmp_ln328_reg_3813_reg[0]_i_2_n_8\,
      CO(3) => \icmp_ln328_reg_3813_reg[0]_i_2_n_9\,
      CO(2) => \icmp_ln328_reg_3813_reg[0]_i_2_n_10\,
      CO(1) => \icmp_ln328_reg_3813_reg[0]_i_2_n_11\,
      CO(0) => \icmp_ln328_reg_3813_reg[0]_i_2_n_12\,
      DI(7) => \icmp_ln328_reg_3813[0]_i_4_n_5\,
      DI(6) => \icmp_ln328_reg_3813[0]_i_5_n_5\,
      DI(5) => \icmp_ln328_reg_3813[0]_i_6_n_5\,
      DI(4) => \icmp_ln328_reg_3813[0]_i_7_n_5\,
      DI(3) => \icmp_ln328_reg_3813[0]_i_8_n_5\,
      DI(2) => \icmp_ln328_reg_3813[0]_i_9_n_5\,
      DI(1) => \icmp_ln328_reg_3813[0]_i_10_n_5\,
      DI(0) => \icmp_ln328_reg_3813[0]_i_11_n_5\,
      O(7 downto 0) => \NLW_icmp_ln328_reg_3813_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln328_reg_3813[0]_i_12_n_5\,
      S(6) => \icmp_ln328_reg_3813[0]_i_13_n_5\,
      S(5) => \icmp_ln328_reg_3813[0]_i_14_n_5\,
      S(4) => \icmp_ln328_reg_3813[0]_i_15_n_5\,
      S(3) => \icmp_ln328_reg_3813[0]_i_16_n_5\,
      S(2) => \icmp_ln328_reg_3813[0]_i_17_n_5\,
      S(1) => \icmp_ln328_reg_3813[0]_i_18_n_5\,
      S(0) => \icmp_ln328_reg_3813[0]_i_19_n_5\
    );
\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0\,
      I1 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_3_n_5\,
      I2 => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\,
      O => icmp_ln439_fu_1010_p2
    );
\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110100110011001"
    )
        port map (
      I0 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0\(2),
      I1 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0\(1),
      I2 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0\(0),
      I3 => x_phase_reg_546,
      I4 => \icmp_ln318_reg_3809_reg[0]\(0),
      I5 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_3_n_5\
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(16),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_z(16)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(15),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_19_n_5
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(14),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_20_n_5
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(13),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_21_n_5
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(12),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_22_n_5
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(11),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_23_n_5
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(10),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_24_n_5
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(9),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_25_n_5
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(0),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_z(0)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(8),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_27_n_5
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(7),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_28_n_5
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(6),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_29_n_5
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(5),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_30_n_5
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(4),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_31_n_5
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(3),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_32_n_5
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(2),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_33_n_5
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(1),
      I1 => \^ap_loop_init_int_reg_0\,
      O => ram_reg_bram_0_i_34_n_5
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => \^ap_loop_init_int_reg_0\
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ram_reg_bram_0_i_4__1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_ram_reg_bram_0_i_3__1_CO_UNCONNECTED\(7),
      CO(6) => \ram_reg_bram_0_i_3__1_n_6\,
      CO(5) => \ram_reg_bram_0_i_3__1_n_7\,
      CO(4) => \ram_reg_bram_0_i_3__1_n_8\,
      CO(3) => \ram_reg_bram_0_i_3__1_n_9\,
      CO(2) => \ram_reg_bram_0_i_3__1_n_10\,
      CO(1) => \ram_reg_bram_0_i_3__1_n_11\,
      CO(0) => \ram_reg_bram_0_i_3__1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \x_fu_232_reg[16]\(5 downto 0),
      O(1 downto 0) => \^addrbwraddr\(10 downto 9),
      S(7) => ap_sig_allocacmp_z(16),
      S(6) => ram_reg_bram_0_i_19_n_5,
      S(5) => ram_reg_bram_0_i_20_n_5,
      S(4) => ram_reg_bram_0_i_21_n_5,
      S(3) => ram_reg_bram_0_i_22_n_5,
      S(2) => ram_reg_bram_0_i_23_n_5,
      S(1) => ram_reg_bram_0_i_24_n_5,
      S(0) => ram_reg_bram_0_i_25_n_5
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_z(0),
      CI_TOP => '0',
      CO(7) => \ram_reg_bram_0_i_4__1_n_5\,
      CO(6) => \ram_reg_bram_0_i_4__1_n_6\,
      CO(5) => \ram_reg_bram_0_i_4__1_n_7\,
      CO(4) => \ram_reg_bram_0_i_4__1_n_8\,
      CO(3) => \ram_reg_bram_0_i_4__1_n_9\,
      CO(2) => \ram_reg_bram_0_i_4__1_n_10\,
      CO(1) => \ram_reg_bram_0_i_4__1_n_11\,
      CO(0) => \ram_reg_bram_0_i_4__1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \^addrbwraddr\(8 downto 1),
      S(7) => ram_reg_bram_0_i_27_n_5,
      S(6) => ram_reg_bram_0_i_28_n_5,
      S(5) => ram_reg_bram_0_i_29_n_5,
      S(4) => ram_reg_bram_0_i_30_n_5,
      S(3) => ram_reg_bram_0_i_31_n_5,
      S(2) => ram_reg_bram_0_i_32_n_5,
      S(1) => ram_reg_bram_0_i_33_n_5,
      S(0) => ram_reg_bram_0_i_34_n_5
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(0),
      O => \^addrbwraddr\(0)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => out_y_reg_671(0),
      I1 => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_n_20\,
      O => or_ln585_fu_1016_p2(0)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(11),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(11)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(10),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(10)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(9),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(9)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(8),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(8)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(15),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_14_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(14),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_15_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(13),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_16_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(12),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_17_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(11),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_18_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(10),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_19_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_2_n_20\,
      S(7 downto 1) => B"0000000",
      S(0) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_4_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(9),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_20_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(8),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_21_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(7),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(7)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(6),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(6)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(5),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(5)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(4),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(4)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(3),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(3)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(2),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(2)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(1),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(1)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(7),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_29_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_5\,
      CI_TOP => '0',
      CO(7) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_5\,
      CO(6) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_6\,
      CO(5) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_7\,
      CO(4) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_8\,
      CO(3) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_9\,
      CO(2) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_10\,
      CO(1) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_11\,
      CO(0) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_n_12\,
      DI(7 downto 0) => ap_sig_allocacmp_z(15 downto 8),
      O(7 downto 0) => \NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_14_n_5\,
      S(6) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_15_n_5\,
      S(5) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_16_n_5\,
      S(4) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_17_n_5\,
      S(3) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_18_n_5\,
      S(2) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_19_n_5\,
      S(1) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_20_n_5\,
      S(0) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_21_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(6),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_30_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(5),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_31_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(4),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_32_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(3),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_33_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(2),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_34_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_6_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(1),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_35_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(0),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_36_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_140_fu_288[9]_i_3_n_5\,
      I1 => \icmp_ln318_reg_3809_reg[0]\(16),
      O => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_4_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_5\,
      CO(6) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_6\,
      CO(5) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_7\,
      CO(4) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_8\,
      CO(3) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_9\,
      CO(2) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_10\,
      CO(1) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_11\,
      CO(0) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_n_12\,
      DI(7 downto 1) => ap_sig_allocacmp_z(7 downto 1),
      DI(0) => '0',
      O(7 downto 0) => \NLW_tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_5_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_29_n_5\,
      S(6) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_30_n_5\,
      S(5) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_31_n_5\,
      S(4) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_32_n_5\,
      S(3) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_33_n_5\,
      S(2) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_34_n_5\,
      S(1) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_35_n_5\,
      S(0) => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_36_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(15),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(15)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(14),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(14)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(13),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(13)
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg[0]\(12),
      I1 => \empty_140_fu_288[9]_i_6_n_5\,
      O => ap_sig_allocacmp_z(12)
    );
\x_fu_232[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => tmp_53_reg_3872_pp0_iter9_reg,
      I2 => imgG_full_n,
      I3 => \^co\(0),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \^icmp_ln328_reg_3813_reg[0]_0\,
      O => SR(0)
    );
\x_fu_232[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FD0000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => tmp_53_reg_3872_pp0_iter9_reg,
      I2 => imgG_full_n,
      I3 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I4 => \^co\(0),
      I5 => \^icmp_ln328_reg_3813_reg[0]_0\,
      O => ap_enable_reg_pp0_iter10_reg(0)
    );
\x_fu_232[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => icmp_ln328_reg_3813,
      I1 => imgBayer_empty_n,
      I2 => \empty_135_fu_268_reg[0]\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \x_fu_232_reg[0]\,
      O => \^icmp_ln328_reg_3813_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 is
  port (
    \axi_last_fu_88_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_80_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \axi_last_2_reg_126_reg[0]\ : out STD_LOGIC;
    \j_fu_80_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    full_n_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_155_reg[0]\ : in STD_LOGIC;
    \eol_reg_155_reg[0]_0\ : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_p1_reg[0]\ : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY : in STD_LOGIC;
    \icmp_ln166_reg_273_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    imgBayer_full_n : in STD_LOGIC;
    \axi_data_fu_84_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \axi_data_fu_84_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_last_2_reg_126 : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    \eol_reg_155[0]_i_2_0\ : in STD_LOGIC;
    \j_fu_80_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_fu_80[10]_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 : entity is "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 is
  signal \ap_CS_fsm[6]_i_2_n_5\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal \axi_data_fu_84[9]_i_3_n_5\ : STD_LOGIC;
  signal \axi_data_fu_84[9]_i_4_n_5\ : STD_LOGIC;
  signal \eol_reg_155[0]_i_2_n_5\ : STD_LOGIC;
  signal \eol_reg_155[0]_i_3_n_5\ : STD_LOGIC;
  signal \eol_reg_155[0]_i_4_n_5\ : STD_LOGIC;
  signal icmp_ln166_fu_195_p2 : STD_LOGIC;
  signal \j_fu_80[10]_i_10_n_5\ : STD_LOGIC;
  signal \j_fu_80[10]_i_11_n_5\ : STD_LOGIC;
  signal \j_fu_80[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_80[10]_i_6_n_5\ : STD_LOGIC;
  signal \j_fu_80[10]_i_7_n_5\ : STD_LOGIC;
  signal \j_fu_80[10]_i_8_n_5\ : STD_LOGIC;
  signal \j_fu_80[10]_i_9_n_5\ : STD_LOGIC;
  signal \j_fu_80[6]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_80[8]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_80[8]_i_3_n_5\ : STD_LOGIC;
  signal \j_fu_80[9]_i_2_n_5\ : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_fu_84[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_fu_84[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_fu_84[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_fu_84[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_fu_84[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_fu_84[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_fu_84[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_fu_84[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_fu_84[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_fu_84[9]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \j_fu_80[10]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \j_fu_80[10]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \j_fu_80[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \j_fu_80[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \j_fu_80[5]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_80[8]_i_3\ : label is "soft_lutpair5";
begin
  push <= \^push\;
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \icmp_ln166_reg_273_reg[0]\(0),
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => imgBayer_full_n,
      O => \^push\
    );
ack_in_t_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000037043704"
    )
        port map (
      I0 => \eol_reg_155[0]_i_2_n_5\,
      I1 => Q(1),
      I2 => \axi_data_fu_84[9]_i_3_n_5\,
      I3 => \data_p1_reg[0]\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[5]\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0,
      I2 => \ap_CS_fsm[6]_i_2_n_5\,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => \ap_CS_fsm[6]_i_2_n_5\,
      I3 => Q(1),
      O => ap_done_cache_reg_0(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => imgBayer_full_n,
      I1 => \eol_reg_155[0]_i_3_n_5\,
      I2 => \icmp_ln166_reg_273_reg[0]\(0),
      I3 => \axi_data_fu_84[9]_i_3_n_5\,
      I4 => icmp_ln166_fu_195_p2,
      I5 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      O => \ap_CS_fsm[6]_i_2_n_5\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => icmp_ln166_fu_195_p2,
      I1 => \j_fu_80[10]_i_5_n_5\,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => \eol_reg_155[0]_i_2_n_5\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_rst_n,
      I4 => \ap_CS_fsm[6]_i_2_n_5\,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_80[10]_i_5_n_5\,
      I2 => ap_rst_n,
      I3 => \ap_CS_fsm[6]_i_2_n_5\,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_84[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(0),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(0),
      O => D(0)
    );
\axi_data_fu_84[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(1),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(1),
      O => D(1)
    );
\axi_data_fu_84[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(2),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(2),
      O => D(2)
    );
\axi_data_fu_84[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(3),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(3),
      O => D(3)
    );
\axi_data_fu_84[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(4),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(4),
      O => D(4)
    );
\axi_data_fu_84[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(5),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(5),
      O => D(5)
    );
\axi_data_fu_84[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(6),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(6),
      O => D(6)
    );
\axi_data_fu_84[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(7),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(7),
      O => D(7)
    );
\axi_data_fu_84[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(8),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(8),
      O => D(8)
    );
\axi_data_fu_84[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFB0000FB00FB00"
    )
        port map (
      I0 => imgBayer_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \icmp_ln166_reg_273_reg[0]\(0),
      I4 => \j_fu_80[8]_i_3_n_5\,
      I5 => \axi_data_fu_84[9]_i_3_n_5\,
      O => full_n_reg(0)
    );
\axi_data_fu_84[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_data_fu_84_reg[9]\(9),
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => \axi_data_fu_84_reg[9]_0\(9),
      O => D(9)
    );
\axi_data_fu_84[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBAAAFFFF"
    )
        port map (
      I0 => icmp_ln166_fu_195_p2,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \eol_reg_155_reg[0]\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I5 => \axi_data_fu_84[9]_i_4_n_5\,
      O => \axi_data_fu_84[9]_i_3_n_5\
    );
\axi_data_fu_84[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0D0D000D0D0D0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \SRL_SIG_reg[1][0]\,
      I2 => \eol_reg_155_reg[0]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I5 => \eol_reg_155[0]_i_2_0\,
      O => \axi_data_fu_84[9]_i_4_n_5\
    );
\axi_last_fu_88[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_2_reg_126,
      I1 => \axi_data_fu_84[9]_i_3_n_5\,
      I2 => s_axis_video_TLAST_int_regslice,
      O => \axi_last_2_reg_126_reg[0]\
    );
\eol_reg_155[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC0CCCCCCCAACCAA"
    )
        port map (
      I0 => \eol_reg_155_reg[0]\,
      I1 => \eol_reg_155_reg[0]_0\,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => \eol_reg_155[0]_i_2_n_5\,
      I4 => ap_loop_init_int,
      I5 => \eol_reg_155[0]_i_3_n_5\,
      O => \axi_last_fu_88_reg[0]\
    );
\eol_reg_155[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101FF0101"
    )
        port map (
      I0 => icmp_ln166_fu_195_p2,
      I1 => \eol_reg_155[0]_i_4_n_5\,
      I2 => \icmp_ln166_reg_273_reg[0]\(0),
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => imgBayer_full_n,
      O => \eol_reg_155[0]_i_2_n_5\
    );
\eol_reg_155[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \eol_reg_155[0]_i_3_n_5\
    );
\eol_reg_155[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB8FFFFFF00FF"
    )
        port map (
      I0 => \eol_reg_155[0]_i_2_0\,
      I1 => ap_loop_init_int,
      I2 => \eol_reg_155_reg[0]_0\,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => \eol_reg_155_reg[0]\,
      I5 => \eol_reg_155[0]_i_3_n_5\,
      O => \eol_reg_155[0]_i_4_n_5\
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0,
      I2 => \ap_CS_fsm[6]_i_2_n_5\,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      O => \ap_CS_fsm_reg[4]\
    );
\icmp_ln166_reg_273[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AAA8AFF00"
    )
        port map (
      I0 => icmp_ln166_fu_195_p2,
      I1 => imgBayer_full_n,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \SRL_SIG_reg[1][0]\,
      I4 => \icmp_ln166_reg_273_reg[0]\(0),
      I5 => \axi_data_fu_84[9]_i_3_n_5\,
      O => full_n_reg_0
    );
\j_fu_80[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_80_reg[10]_0\(0),
      O => \j_fu_80_reg[10]\(0)
    );
\j_fu_80[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln166_fu_195_p2,
      I1 => ap_loop_init_int,
      I2 => \j_fu_80[10]_i_5_n_5\,
      O => SR(0)
    );
\j_fu_80[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(6),
      I1 => \j_fu_80[10]_i_4_0\(6),
      I2 => \j_fu_80_reg[10]_0\(8),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I5 => \j_fu_80[10]_i_4_0\(8),
      O => \j_fu_80[10]_i_10_n_5\
    );
\j_fu_80[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(9),
      I1 => \j_fu_80[10]_i_4_0\(9),
      I2 => \j_fu_80_reg[10]_0\(7),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I5 => \j_fu_80[10]_i_4_0\(7),
      O => \j_fu_80[10]_i_11_n_5\
    );
\j_fu_80[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln166_fu_195_p2,
      I1 => \j_fu_80[10]_i_5_n_5\,
      O => \j_fu_80_reg[3]\(0)
    );
\j_fu_80[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA6AAA6AAA"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(10),
      I1 => \j_fu_80_reg[10]_0\(8),
      I2 => \j_fu_80[10]_i_6_n_5\,
      I3 => \j_fu_80_reg[10]_0\(9),
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      O => \j_fu_80_reg[10]\(10)
    );
\j_fu_80[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000202202"
    )
        port map (
      I0 => \j_fu_80[10]_i_7_n_5\,
      I1 => \j_fu_80[10]_i_8_n_5\,
      I2 => \j_fu_80_reg[10]_0\(3),
      I3 => \j_fu_80[8]_i_3_n_5\,
      I4 => \j_fu_80[10]_i_4_0\(3),
      I5 => \j_fu_80[10]_i_9_n_5\,
      O => icmp_ln166_fu_195_p2
    );
\j_fu_80[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FFFFFFFFFF"
    )
        port map (
      I0 => imgBayer_full_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \SRL_SIG_reg[1][0]\,
      I3 => \icmp_ln166_reg_273_reg[0]\(0),
      I4 => \axi_data_fu_84[9]_i_3_n_5\,
      I5 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      O => \j_fu_80[10]_i_5_n_5\
    );
\j_fu_80[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(7),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_80_reg[10]_0\(5),
      I4 => \j_fu_80[8]_i_2_n_5\,
      I5 => \j_fu_80_reg[10]_0\(6),
      O => \j_fu_80[10]_i_6_n_5\
    );
\j_fu_80[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000021440065"
    )
        port map (
      I0 => \j_fu_80[10]_i_4_0\(10),
      I1 => \j_fu_80[8]_i_3_n_5\,
      I2 => \j_fu_80_reg[10]_0\(10),
      I3 => \j_fu_80[10]_i_4_0\(2),
      I4 => \j_fu_80_reg[10]_0\(2),
      I5 => \j_fu_80[10]_i_10_n_5\,
      O => \j_fu_80[10]_i_7_n_5\
    );
\j_fu_80[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \j_fu_80[10]_i_4_0\(1),
      I1 => \j_fu_80[8]_i_3_n_5\,
      I2 => \j_fu_80_reg[10]_0\(1),
      I3 => \j_fu_80[10]_i_4_0\(0),
      I4 => \j_fu_80_reg[10]_0\(0),
      I5 => \j_fu_80[10]_i_11_n_5\,
      O => \j_fu_80[10]_i_8_n_5\
    );
\j_fu_80[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(4),
      I1 => \j_fu_80[10]_i_4_0\(4),
      I2 => \j_fu_80_reg[10]_0\(5),
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I5 => \j_fu_80[10]_i_4_0\(5),
      O => \j_fu_80[10]_i_9_n_5\
    );
\j_fu_80[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_80_reg[10]_0\(1),
      O => \j_fu_80_reg[10]\(1)
    );
\j_fu_80[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660AAA"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(2),
      I1 => \j_fu_80_reg[10]_0\(1),
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => \j_fu_80_reg[10]_0\(0),
      O => \j_fu_80_reg[10]\(2)
    );
\j_fu_80[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06660AAA0AAA0AAA"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(3),
      I1 => \j_fu_80_reg[10]_0\(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_80_reg[10]_0\(1),
      I5 => \j_fu_80_reg[10]_0\(2),
      O => \j_fu_80_reg[10]\(3)
    );
\j_fu_80[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(4),
      I1 => \j_fu_80_reg[10]_0\(2),
      I2 => \j_fu_80_reg[10]_0\(1),
      I3 => \j_fu_80[8]_i_3_n_5\,
      I4 => \j_fu_80_reg[10]_0\(0),
      I5 => \j_fu_80_reg[10]_0\(3),
      O => \j_fu_80_reg[10]\(4)
    );
\j_fu_80[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F707070"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \j_fu_80_reg[10]_0\(5),
      I3 => \j_fu_80[6]_i_2_n_5\,
      I4 => \j_fu_80_reg[10]_0\(4),
      O => \j_fu_80_reg[10]\(5)
    );
\j_fu_80[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA6AAA6AAA"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(6),
      I1 => \j_fu_80_reg[10]_0\(4),
      I2 => \j_fu_80[6]_i_2_n_5\,
      I3 => \j_fu_80_reg[10]_0\(5),
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      O => \j_fu_80_reg[10]\(6)
    );
\j_fu_80[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(3),
      I1 => \j_fu_80_reg[10]_0\(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_80_reg[10]_0\(1),
      I5 => \j_fu_80_reg[10]_0\(2),
      O => \j_fu_80[6]_i_2_n_5\
    );
\j_fu_80[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(7),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_80_reg[10]_0\(5),
      I4 => \j_fu_80[8]_i_2_n_5\,
      I5 => \j_fu_80_reg[10]_0\(6),
      O => \j_fu_80_reg[10]\(7)
    );
\j_fu_80[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(8),
      I1 => \j_fu_80_reg[10]_0\(6),
      I2 => \j_fu_80[8]_i_2_n_5\,
      I3 => \j_fu_80_reg[10]_0\(5),
      I4 => \j_fu_80[8]_i_3_n_5\,
      I5 => \j_fu_80_reg[10]_0\(7),
      O => \j_fu_80_reg[10]\(8)
    );
\j_fu_80[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(4),
      I1 => \j_fu_80_reg[10]_0\(2),
      I2 => \j_fu_80_reg[10]_0\(1),
      I3 => \j_fu_80[8]_i_3_n_5\,
      I4 => \j_fu_80_reg[10]_0\(0),
      I5 => \j_fu_80_reg[10]_0\(3),
      O => \j_fu_80[8]_i_2_n_5\
    );
\j_fu_80[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \j_fu_80[8]_i_3_n_5\
    );
\j_fu_80[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(9),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_80_reg[10]_0\(7),
      I4 => \j_fu_80[9]_i_2_n_5\,
      I5 => \j_fu_80_reg[10]_0\(8),
      O => \j_fu_80_reg[10]\(9)
    );
\j_fu_80[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \j_fu_80_reg[10]_0\(6),
      I1 => \j_fu_80_reg[10]_0\(4),
      I2 => \j_fu_80[6]_i_2_n_5\,
      I3 => \j_fu_80_reg[10]_0\(5),
      I4 => ap_loop_init_int,
      I5 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      O => \j_fu_80[9]_i_2_n_5\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^push\,
      I1 => \mOutPtr_reg[2]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : in STD_LOGIC;
    sof_reg_79 : in STD_LOGIC;
    \d_read_reg_22_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25 : entity is "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ack_in_t_i_3 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sof_reg_79[0]_i_1\ : label is "soft_lutpair3";
begin
ack_in_t_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2000000"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(1),
      I1 => sof_reg_79,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I4 => Q(0),
      O => \ap_CS_fsm_reg[2]\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBAAFBFFAAAAAAAA"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(0),
      I1 => sof_reg_79,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \d_read_reg_22_reg[0]\(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08A80808"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(1),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => sof_reg_79,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => sof_reg_79,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FF57F55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => sof_reg_79,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFAEAAAAAAAAAA"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(2),
      I1 => sof_reg_79,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \d_read_reg_22_reg[0]\(1),
      O => E(0)
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEAE"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I2 => sof_reg_79,
      I3 => ap_loop_init_int,
      O => \ap_CS_fsm_reg[1]\
    );
\sof_reg_79[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => Q(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sof_reg_79,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_26 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \data_p1_reg[0]\ : out STD_LOGIC;
    \axi_last_4_reg_99_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    eol_1_reg_110 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    axi_last_4_loc_fu_86 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_26 : entity is "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_26 is
  signal ap_block_state1_pp0_stage0_iter0 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \axi_last_4_loc_fu_86[0]_i_2_n_5\ : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ack_in_t_i_4 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \axi_data_2_fu_78[9]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_last_4_loc_fu_86[0]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_i_1 : label is "soft_lutpair2";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
ack_in_t_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20002A00"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I4 => eol_1_reg_110,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => p_3_in,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B080"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => eol_1_reg_110,
      O => p_3_in
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A8A8A8080808"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => eol_1_reg_110,
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => eol_1_reg_110,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFF55F755FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I5 => eol_1_reg_110,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_2_fu_78[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FF888888888888"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      I1 => Q(0),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => eol_1_reg_110,
      I4 => Q(2),
      I5 => ap_block_state1_pp0_stage0_iter0,
      O => E(0)
    );
\axi_data_2_fu_78[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCC808"
    )
        port map (
      I0 => eol_1_reg_110,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I4 => ap_loop_init_int_reg_1(0),
      O => ap_block_state1_pp0_stage0_iter0
    );
\axi_last_4_loc_fu_86[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => eol_1_reg_110,
      I1 => \axi_last_4_loc_fu_86[0]_i_2_n_5\,
      I2 => select_ln188_reg_380,
      I3 => p_3_in,
      I4 => Q(2),
      I5 => axi_last_4_loc_fu_86,
      O => \axi_last_4_reg_99_reg[0]\
    );
\axi_last_4_loc_fu_86[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      O => \axi_last_4_loc_fu_86[0]_i_2_n_5\
    );
\axi_last_4_reg_99[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08880000"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I5 => eol_1_reg_110,
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAFABA"
    )
        port map (
      I0 => Q(1),
      I1 => eol_1_reg_110,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      O => \ap_CS_fsm_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 is
  port (
    \sof_reg_88_reg[0]\ : out STD_LOGIC;
    \sof_2_reg_133_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln230_fu_153_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_fu_76_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_last_fu_169_p2 : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \sof_2_reg_133_reg[0]_0\ : in STD_LOGIC;
    and_ln228_reg_207 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : in STD_LOGIC;
    \sof_2_reg_133_reg[0]_1\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3 : in STD_LOGIC;
    \icmp_ln230_reg_197_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \j_fu_76_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \axi_last_reg_201_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 : entity is "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 is
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_5\ : STD_LOGIC;
  signal \axi_last_reg_201[0]_i_2_n_5\ : STD_LOGIC;
  signal \axi_last_reg_201[0]_i_3_n_5\ : STD_LOGIC;
  signal \axi_last_reg_201[0]_i_4_n_5\ : STD_LOGIC;
  signal \axi_last_reg_201[0]_i_5_n_5\ : STD_LOGIC;
  signal \axi_last_reg_201[0]_i_6_n_5\ : STD_LOGIC;
  signal \axi_last_reg_201[0]_i_7_n_5\ : STD_LOGIC;
  signal \^icmp_ln230_fu_153_p2\ : STD_LOGIC;
  signal \icmp_ln230_reg_197[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_197[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_197[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_197[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_197[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_197[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_197[0]_i_9_n_5\ : STD_LOGIC;
  signal \j_fu_76[10]_i_4_n_5\ : STD_LOGIC;
  signal \j_fu_76[10]_i_5_n_5\ : STD_LOGIC;
  signal \j_fu_76[6]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_76[9]_i_2_n_5\ : STD_LOGIC;
  signal \j_fu_76[9]_i_3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \axi_last_reg_201[0]_i_6\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_i_1 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_197[0]_i_7\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_197[0]_i_9\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \j_fu_76[0]_i_1\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \j_fu_76[10]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \j_fu_76[10]_i_2\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \j_fu_76[10]_i_3\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \j_fu_76[1]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \j_fu_76[2]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \j_fu_76[3]_i_1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \j_fu_76[5]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \j_fu_76[7]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \j_fu_76[8]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \j_fu_76[9]_i_2\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \j_fu_76[9]_i_3\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \sof_reg_88[0]_i_2\ : label is "soft_lutpair500";
begin
  icmp_ln230_fu_153_p2 <= \^icmp_ln230_fu_153_p2\;
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAFFBABAAAAAAAAA"
    )
        port map (
      I0 => SR(0),
      I1 => \j_fu_76[10]_i_4_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEFEFAAAAAAAA"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2(0),
      I1 => \j_fu_76[10]_i_4_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \j_fu_76[10]_i_4_n_5\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EC20"
    )
        port map (
      I0 => \^icmp_ln230_fu_153_p2\,
      I1 => \j_fu_76[10]_i_4_n_5\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \j_fu_76[10]_i_4_n_5\,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      O => \ap_loop_init_int_i_1__6_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_last_reg_201[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000002D0000"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(6),
      I1 => \j_fu_76[9]_i_3_n_5\,
      I2 => \axi_last_reg_201_reg[0]\(6),
      I3 => \axi_last_reg_201[0]_i_2_n_5\,
      I4 => \axi_last_reg_201[0]_i_3_n_5\,
      I5 => \axi_last_reg_201[0]_i_4_n_5\,
      O => axi_last_fu_169_p2
    );
\axi_last_reg_201[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(7),
      I1 => \axi_last_reg_201_reg[0]\(7),
      I2 => \j_fu_76_reg[10]_0\(8),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => \axi_last_reg_201_reg[0]\(8),
      O => \axi_last_reg_201[0]_i_2_n_5\
    );
\axi_last_reg_201[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000090005050009"
    )
        port map (
      I0 => \axi_last_reg_201_reg[0]\(10),
      I1 => \j_fu_76_reg[10]_0\(10),
      I2 => \axi_last_reg_201_reg[0]\(11),
      I3 => \j_fu_76_reg[10]_0\(9),
      I4 => \j_fu_76[9]_i_3_n_5\,
      I5 => \axi_last_reg_201_reg[0]\(9),
      O => \axi_last_reg_201[0]_i_3_n_5\
    );
\axi_last_reg_201[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \axi_last_reg_201[0]_i_5_n_5\,
      I1 => \axi_last_reg_201_reg[0]\(3),
      I2 => \axi_last_reg_201[0]_i_6_n_5\,
      I3 => \axi_last_reg_201_reg[0]\(0),
      I4 => \icmp_ln230_reg_197[0]_i_9_n_5\,
      I5 => \axi_last_reg_201[0]_i_7_n_5\,
      O => \axi_last_reg_201[0]_i_4_n_5\
    );
\axi_last_reg_201[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(5),
      I1 => \axi_last_reg_201_reg[0]\(5),
      I2 => \j_fu_76_reg[10]_0\(4),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => \axi_last_reg_201_reg[0]\(4),
      O => \axi_last_reg_201[0]_i_5_n_5\
    );
\axi_last_reg_201[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      O => \axi_last_reg_201[0]_i_6_n_5\
    );
\axi_last_reg_201[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(2),
      I1 => \axi_last_reg_201_reg[0]\(2),
      I2 => \j_fu_76_reg[10]_0\(1),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => \axi_last_reg_201_reg[0]\(1),
      O => \axi_last_reg_201[0]_i_7_n_5\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => \^icmp_ln230_fu_153_p2\,
      I1 => \j_fu_76[10]_i_4_n_5\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1
    );
\icmp_ln230_reg_197[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040000040004"
    )
        port map (
      I0 => \icmp_ln230_reg_197[0]_i_3_n_5\,
      I1 => \icmp_ln230_reg_197[0]_i_4_n_5\,
      I2 => \icmp_ln230_reg_197[0]_i_5_n_5\,
      I3 => \icmp_ln230_reg_197_reg[0]\(6),
      I4 => \j_fu_76[9]_i_3_n_5\,
      I5 => \j_fu_76_reg[10]_0\(6),
      O => \^icmp_ln230_fu_153_p2\
    );
\icmp_ln230_reg_197[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(10),
      I1 => \icmp_ln230_reg_197_reg[0]\(10),
      I2 => \j_fu_76_reg[10]_0\(9),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => \icmp_ln230_reg_197_reg[0]\(9),
      O => \icmp_ln230_reg_197[0]_i_3_n_5\
    );
\icmp_ln230_reg_197[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041000000000041"
    )
        port map (
      I0 => \icmp_ln230_reg_197[0]_i_6_n_5\,
      I1 => \icmp_ln230_reg_197_reg[0]\(5),
      I2 => \icmp_ln230_reg_197[0]_i_7_n_5\,
      I3 => \icmp_ln230_reg_197[0]_i_8_n_5\,
      I4 => \icmp_ln230_reg_197_reg[0]\(0),
      I5 => \icmp_ln230_reg_197[0]_i_9_n_5\,
      O => \icmp_ln230_reg_197[0]_i_4_n_5\
    );
\icmp_ln230_reg_197[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(8),
      I1 => \icmp_ln230_reg_197_reg[0]\(8),
      I2 => \j_fu_76_reg[10]_0\(7),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => \icmp_ln230_reg_197_reg[0]\(7),
      O => \icmp_ln230_reg_197[0]_i_5_n_5\
    );
\icmp_ln230_reg_197[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(4),
      I1 => \icmp_ln230_reg_197_reg[0]\(4),
      I2 => \j_fu_76_reg[10]_0\(3),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => \icmp_ln230_reg_197_reg[0]\(3),
      O => \icmp_ln230_reg_197[0]_i_6_n_5\
    );
\icmp_ln230_reg_197[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      O => \icmp_ln230_reg_197[0]_i_7_n_5\
    );
\icmp_ln230_reg_197[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(2),
      I1 => \icmp_ln230_reg_197_reg[0]\(2),
      I2 => \j_fu_76_reg[10]_0\(1),
      I3 => ap_loop_init_int,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => \icmp_ln230_reg_197_reg[0]\(1),
      O => \icmp_ln230_reg_197[0]_i_8_n_5\
    );
\icmp_ln230_reg_197[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      O => \icmp_ln230_reg_197[0]_i_9_n_5\
    );
\j_fu_76[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_76_reg[10]_0\(0),
      O => \j_fu_76_reg[10]\(0)
    );
\j_fu_76[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^icmp_ln230_fu_153_p2\,
      I1 => \j_fu_76[10]_i_4_n_5\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => ap_loop_init_int,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg(0)
    );
\j_fu_76[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \j_fu_76[10]_i_4_n_5\,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => \^icmp_ln230_fu_153_p2\,
      O => E(0)
    );
\j_fu_76[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(10),
      I1 => \j_fu_76[10]_i_5_n_5\,
      I2 => \j_fu_76_reg[10]_0\(9),
      I3 => ap_loop_init_int,
      O => \j_fu_76_reg[10]\(10)
    );
\j_fu_76[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F00"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => imgUnzip_empty_n,
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3,
      O => \j_fu_76[10]_i_4_n_5\
    );
\j_fu_76[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(8),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \j_fu_76_reg[10]_0\(6),
      I4 => \j_fu_76[9]_i_2_n_5\,
      I5 => \j_fu_76_reg[10]_0\(7),
      O => \j_fu_76[10]_i_5_n_5\
    );
\j_fu_76[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(0),
      I1 => ap_loop_init_int,
      I2 => \j_fu_76_reg[10]_0\(1),
      O => \j_fu_76_reg[10]\(1)
    );
\j_fu_76[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(2),
      I1 => \j_fu_76_reg[10]_0\(1),
      I2 => ap_loop_init_int,
      I3 => \j_fu_76_reg[10]_0\(0),
      O => \j_fu_76_reg[10]\(2)
    );
\j_fu_76[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(3),
      I1 => \j_fu_76_reg[10]_0\(0),
      I2 => ap_loop_init_int,
      I3 => \j_fu_76_reg[10]_0\(1),
      I4 => \j_fu_76_reg[10]_0\(2),
      O => \j_fu_76_reg[10]\(3)
    );
\j_fu_76[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(4),
      I1 => \j_fu_76_reg[10]_0\(2),
      I2 => \j_fu_76_reg[10]_0\(1),
      I3 => \j_fu_76[9]_i_3_n_5\,
      I4 => \j_fu_76_reg[10]_0\(0),
      I5 => \j_fu_76_reg[10]_0\(3),
      O => \j_fu_76_reg[10]\(4)
    );
\j_fu_76[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_76_reg[10]_0\(5),
      I2 => \j_fu_76[6]_i_2_n_5\,
      I3 => \j_fu_76_reg[10]_0\(4),
      O => \j_fu_76_reg[10]\(5)
    );
\j_fu_76[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(6),
      I1 => \j_fu_76_reg[10]_0\(5),
      I2 => ap_loop_init_int,
      I3 => \j_fu_76_reg[10]_0\(4),
      I4 => \j_fu_76[6]_i_2_n_5\,
      O => \j_fu_76_reg[10]\(6)
    );
\j_fu_76[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(3),
      I1 => \j_fu_76_reg[10]_0\(0),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_76_reg[10]_0\(1),
      I5 => \j_fu_76_reg[10]_0\(2),
      O => \j_fu_76[6]_i_2_n_5\
    );
\j_fu_76[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B444"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \j_fu_76_reg[10]_0\(7),
      I2 => \j_fu_76[9]_i_2_n_5\,
      I3 => \j_fu_76_reg[10]_0\(6),
      O => \j_fu_76_reg[10]\(7)
    );
\j_fu_76[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(8),
      I1 => ap_loop_init_int,
      I2 => \j_fu_76_reg[10]_0\(6),
      I3 => \j_fu_76[9]_i_2_n_5\,
      I4 => \j_fu_76_reg[10]_0\(7),
      O => \j_fu_76_reg[10]\(8)
    );
\j_fu_76[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \j_fu_76_reg[10]_0\(9),
      I1 => \j_fu_76_reg[10]_0\(7),
      I2 => \j_fu_76[9]_i_2_n_5\,
      I3 => \j_fu_76_reg[10]_0\(6),
      I4 => \j_fu_76[9]_i_3_n_5\,
      I5 => \j_fu_76_reg[10]_0\(8),
      O => \j_fu_76_reg[10]\(9)
    );
\j_fu_76[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08880000"
    )
        port map (
      I0 => \j_fu_76[6]_i_2_n_5\,
      I1 => \j_fu_76_reg[10]_0\(4),
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \j_fu_76_reg[10]_0\(5),
      O => \j_fu_76[9]_i_2_n_5\
    );
\j_fu_76[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \j_fu_76[9]_i_3_n_5\
    );
\sof_2_reg_133[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAA8AAA"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      I1 => \j_fu_76[10]_i_4_n_5\,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \sof_2_reg_133_reg[0]_0\,
      I5 => \sof_2_reg_133_reg[0]_1\,
      O => \sof_2_reg_133_reg[0]\
    );
\sof_reg_88[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCACACA"
    )
        port map (
      I0 => \sof_2_reg_133_reg[0]_0\,
      I1 => and_ln228_reg_207,
      I2 => ap_NS_fsm1,
      I3 => Q(0),
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      O => \sof_reg_88_reg[0]\
    );
\sof_reg_88[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \j_fu_76[10]_i_4_n_5\,
      O => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 is
  port (
    \cmp161_i_reg_2170_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln633_fu_842_p2 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    address1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    and_ln833_fu_904_p2 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln772_fu_892_p2 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \cmp161_i_reg_2170_reg[0]_0\ : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_0_0948_21437_i_fu_280_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    icmp_ln643_reg_2154 : in STD_LOGIC;
    \p_0_0_0950_114941505_i_fu_236_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \p_0_0_0948_114981509_i_fu_244_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_21437_i_fu_280_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_21437_i_fu_280_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_21437_i_fu_280_reg[1]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[2]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[3]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[4]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[5]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[6]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[7]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[8]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[9]_1\ : in STD_LOGIC;
    \p_0_2_0_0_09101516_i_fu_256_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0950_21431_i_fu_272_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0950_21431_i_fu_272_reg[0]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0950_21431_i_fu_272_reg[1]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[2]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[3]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[4]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[5]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[6]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[7]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[8]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[9]_1\ : in STD_LOGIC;
    \p_0_0_0_0_09081512_i_fu_248_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09481407_i_fu_268_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09481407_i_fu_268_reg[9]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \p_0_0_09481407_i_fu_268_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_09161504_i_fu_232_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09501401_i_fu_260_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09501401_i_fu_260_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0_0_09141500_i_fu_224_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09491404_i_fu_264_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09491404_i_fu_264_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_09151502_i_fu_228_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_21434_i_fu_276_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_21434_i_fu_276_reg[0]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_21434_i_fu_276_reg[1]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[2]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[3]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[4]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[5]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[6]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[7]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[8]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[9]_1\ : in STD_LOGIC;
    \p_0_0_0949_114961507_i_fu_240_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_09091514_i_fu_252_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln633_reg_2150_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln643_reg_2154_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    x_phase_reg_451 : in STD_LOGIC;
    \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 : entity is "design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2170[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2170[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2170[0]_i_4_n_5\ : STD_LOGIC;
  signal \^icmp_ln633_fu_842_p2\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_9_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_33__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__1_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_i_36_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_37_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_38_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_39_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \cmp161_i_reg_2170[0]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \cmp161_i_reg_2170[0]_i_3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \cmp161_i_reg_2170[0]_i_4\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2150[0]_i_10\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2150[0]_i_11\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2150[0]_i_12\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2150[0]_i_5\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2150[0]_i_8\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2150[0]_i_9\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[1]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[2]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[3]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[4]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[5]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[6]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[7]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[8]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \p_0_0_0948_114981509_i_fu_244[9]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[0]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[2]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[3]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[4]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[5]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[6]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[7]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[8]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \p_0_0_0949_114961507_i_fu_240[9]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \p_0_0_0949_21434_i_fu_276[9]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[1]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[2]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[3]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[4]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[5]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[6]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[7]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[8]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \p_0_0_0950_114941505_i_fu_236[9]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[0]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[1]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[2]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[3]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[4]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[5]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[6]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[7]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[8]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081512_i_fu_248[9]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[0]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[1]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[2]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[3]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[4]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[5]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[6]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[7]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[8]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141500_i_fu_224[9]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[1]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[2]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[3]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[4]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[5]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[6]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[7]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[8]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[9]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091514_i_fu_252[9]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[0]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[1]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[2]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[3]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[4]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[5]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[6]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[7]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[8]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151502_i_fu_228[9]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[0]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[1]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[2]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[3]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[4]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[5]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[6]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[7]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[8]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101516_i_fu_256[9]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[0]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[1]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[2]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[3]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[4]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[5]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[6]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[7]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[8]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161504_i_fu_232[9]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__3\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__0\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_37 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_38 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_39 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \x_fu_220[10]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \x_fu_220[10]_i_2\ : label is "soft_lutpair332";
begin
  icmp_ln633_fu_842_p2 <= \^icmp_ln633_fu_842_p2\;
\and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => \cmp161_i_reg_2170[0]_i_2_n_5\,
      O => and_ln833_fu_904_p2
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAABFBFAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln633_fu_842_p2\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp161_i_reg_2170[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \cmp161_i_reg_2170_reg[0]_0\,
      I1 => \cmp161_i_reg_2170[0]_i_2_n_5\,
      I2 => ap_block_pp0_stage0_subdone,
      O => \cmp161_i_reg_2170_reg[0]\
    );
\cmp161_i_reg_2170[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400440044004404"
    )
        port map (
      I0 => \cmp161_i_reg_2170[0]_i_3_n_5\,
      I1 => \cmp161_i_reg_2170[0]_i_4_n_5\,
      I2 => ram_reg_bram_1(8),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => ram_reg_bram_1(10),
      I5 => ram_reg_bram_1(9),
      O => \cmp161_i_reg_2170[0]_i_2_n_5\
    );
\cmp161_i_reg_2170[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => ram_reg_bram_1(1),
      I1 => ram_reg_bram_1(0),
      I2 => ram_reg_bram_1(2),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => ram_reg_bram_1(3),
      O => \cmp161_i_reg_2170[0]_i_3_n_5\
    );
\cmp161_i_reg_2170[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FF01"
    )
        port map (
      I0 => ram_reg_bram_1(6),
      I1 => ram_reg_bram_1(7),
      I2 => ram_reg_bram_1(5),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => ram_reg_bram_1(4),
      O => \cmp161_i_reg_2170[0]_i_4_n_5\
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \^icmp_ln633_fu_842_p2\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I3 => Q(0),
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1
    );
\icmp_ln633_reg_2150[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      O => \icmp_ln633_reg_2150[0]_i_10_n_5\
    );
\icmp_ln633_reg_2150[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      O => \icmp_ln633_reg_2150[0]_i_11_n_5\
    );
\icmp_ln633_reg_2150[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      O => \icmp_ln633_reg_2150[0]_i_12_n_5\
    );
\icmp_ln633_reg_2150[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001001"
    )
        port map (
      I0 => \icmp_ln633_reg_2150[0]_i_4_n_5\,
      I1 => \icmp_ln633_reg_2150[0]_i_5_n_5\,
      I2 => \icmp_ln633_reg_2150_reg[0]\(5),
      I3 => ram_reg_bram_0_i_37_n_5,
      I4 => \icmp_ln633_reg_2150[0]_i_6_n_5\,
      I5 => \icmp_ln633_reg_2150[0]_i_7_n_5\,
      O => \^icmp_ln633_fu_842_p2\
    );
\icmp_ln633_reg_2150[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => ram_reg_bram_1(10),
      I1 => \icmp_ln633_reg_2150_reg[0]\(10),
      I2 => ram_reg_bram_1(9),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => \icmp_ln633_reg_2150_reg[0]\(9),
      O => \icmp_ln633_reg_2150[0]_i_4_n_5\
    );
\icmp_ln633_reg_2150[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => \icmp_ln633_reg_2150_reg[0]\(3),
      I2 => ram_reg_bram_1(4),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => \icmp_ln633_reg_2150_reg[0]\(4),
      O => \icmp_ln633_reg_2150[0]_i_5_n_5\
    );
\icmp_ln633_reg_2150[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF6FF66FF6FFFF"
    )
        port map (
      I0 => \icmp_ln633_reg_2150[0]_i_8_n_5\,
      I1 => \icmp_ln633_reg_2150_reg[0]\(0),
      I2 => \icmp_ln633_reg_2150_reg[0]\(2),
      I3 => \icmp_ln633_reg_2150[0]_i_9_n_5\,
      I4 => \icmp_ln633_reg_2150_reg[0]\(1),
      I5 => ram_reg_bram_0_i_38_n_5,
      O => \icmp_ln633_reg_2150[0]_i_6_n_5\
    );
\icmp_ln633_reg_2150[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \icmp_ln633_reg_2150_reg[0]\(7),
      I1 => \icmp_ln633_reg_2150[0]_i_10_n_5\,
      I2 => \icmp_ln633_reg_2150_reg[0]\(8),
      I3 => \icmp_ln633_reg_2150[0]_i_11_n_5\,
      I4 => \icmp_ln633_reg_2150[0]_i_12_n_5\,
      I5 => \icmp_ln633_reg_2150_reg[0]\(6),
      O => \icmp_ln633_reg_2150[0]_i_7_n_5\
    );
\icmp_ln633_reg_2150[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      O => \icmp_ln633_reg_2150[0]_i_8_n_5\
    );
\icmp_ln633_reg_2150[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      O => \icmp_ln633_reg_2150[0]_i_9_n_5\
    );
icmp_ln643_fu_864_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2154_reg[0]\(10),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ram_reg_bram_1(10),
      O => DI(5)
    );
icmp_ln643_fu_864_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(5),
      I1 => \icmp_ln643_reg_2154_reg[0]\(5),
      I2 => ram_reg_bram_1(4),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => \icmp_ln643_reg_2154_reg[0]\(4),
      O => S(2)
    );
icmp_ln643_fu_864_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => \icmp_ln643_reg_2154_reg[0]\(3),
      I2 => ram_reg_bram_1(2),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => \icmp_ln643_reg_2154_reg[0]\(2),
      O => S(1)
    );
icmp_ln643_fu_864_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(1),
      I1 => \icmp_ln643_reg_2154_reg[0]\(1),
      I2 => ram_reg_bram_1(0),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => \icmp_ln643_reg_2154_reg[0]\(0),
      O => S(0)
    );
icmp_ln643_fu_864_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2154_reg[0]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ram_reg_bram_1(9),
      I3 => \icmp_ln643_reg_2154_reg[0]\(8),
      I4 => ram_reg_bram_1(8),
      O => DI(4)
    );
icmp_ln643_fu_864_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2154_reg[0]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ram_reg_bram_1(7),
      I3 => \icmp_ln643_reg_2154_reg[0]\(6),
      I4 => ram_reg_bram_1(6),
      O => DI(3)
    );
icmp_ln643_fu_864_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2154_reg[0]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ram_reg_bram_1(5),
      I3 => \icmp_ln643_reg_2154_reg[0]\(4),
      I4 => ram_reg_bram_1(4),
      O => DI(2)
    );
icmp_ln643_fu_864_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2154_reg[0]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ram_reg_bram_1(3),
      I3 => \icmp_ln643_reg_2154_reg[0]\(2),
      I4 => ram_reg_bram_1(2),
      O => DI(1)
    );
icmp_ln643_fu_864_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2A2FBA2"
    )
        port map (
      I0 => \icmp_ln643_reg_2154_reg[0]\(1),
      I1 => ram_reg_bram_1(1),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => \icmp_ln643_reg_2154_reg[0]\(0),
      I4 => ram_reg_bram_1(0),
      O => DI(0)
    );
icmp_ln643_fu_864_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \ram_reg_bram_0_i_34__0_n_5\,
      I1 => ram_reg_bram_1(10),
      I2 => \icmp_ln643_reg_2154_reg[0]\(10),
      O => S(5)
    );
icmp_ln643_fu_864_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(9),
      I1 => \icmp_ln643_reg_2154_reg[0]\(9),
      I2 => ram_reg_bram_1(8),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => \icmp_ln643_reg_2154_reg[0]\(8),
      O => S(4)
    );
icmp_ln643_fu_864_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => \icmp_ln643_reg_2154_reg[0]\(7),
      I2 => ram_reg_bram_1(6),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => \icmp_ln643_reg_2154_reg[0]\(6),
      O => S(3)
    );
\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006696"
    )
        port map (
      I0 => x_phase_reg_451,
      I1 => \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0\(0),
      I2 => ram_reg_bram_1(0),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0_0\,
      O => icmp_ln772_fu_892_p2
    );
\p_0_0_09481407_i_fu_268[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(20),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(0),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(0)
    );
\p_0_0_09481407_i_fu_268[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(21),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(1),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(1)
    );
\p_0_0_09481407_i_fu_268[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(22),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(2),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(2)
    );
\p_0_0_09481407_i_fu_268[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(23),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(3),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(3)
    );
\p_0_0_09481407_i_fu_268[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(24),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(4),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(4)
    );
\p_0_0_09481407_i_fu_268[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(25),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(5),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(5)
    );
\p_0_0_09481407_i_fu_268[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(26),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(6),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(6)
    );
\p_0_0_09481407_i_fu_268[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(27),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(7),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(7)
    );
\p_0_0_09481407_i_fu_268[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(28),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(8),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(8)
    );
\p_0_0_09481407_i_fu_268[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481407_i_fu_268_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(29),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09481407_i_fu_268_reg[9]_1\(9),
      O => \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(9)
    );
\p_0_0_0948_114981509_i_fu_244[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(20),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(0)
    );
\p_0_0_0948_114981509_i_fu_244[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(21),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(1)
    );
\p_0_0_0948_114981509_i_fu_244[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(22),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(2)
    );
\p_0_0_0948_114981509_i_fu_244[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(23),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(3)
    );
\p_0_0_0948_114981509_i_fu_244[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(24),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(4)
    );
\p_0_0_0948_114981509_i_fu_244[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(25),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(5)
    );
\p_0_0_0948_114981509_i_fu_244[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(26),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(6)
    );
\p_0_0_0948_114981509_i_fu_244[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(27),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(7)
    );
\p_0_0_0948_114981509_i_fu_244[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(28),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(8)
    );
\p_0_0_0948_114981509_i_fu_244[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114981509_i_fu_244_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(29),
      O => \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(9)
    );
\p_0_0_0948_21437_i_fu_280[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[0]_0\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(0),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(0)
    );
\p_0_0_0948_21437_i_fu_280[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[1]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(1),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(1)
    );
\p_0_0_0948_21437_i_fu_280[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[2]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(2),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(2)
    );
\p_0_0_0948_21437_i_fu_280[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[3]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(3),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(3)
    );
\p_0_0_0948_21437_i_fu_280[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[4]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(4),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(4)
    );
\p_0_0_0948_21437_i_fu_280[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[5]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(5),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(5)
    );
\p_0_0_0948_21437_i_fu_280[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[6]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(6),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(6)
    );
\p_0_0_0948_21437_i_fu_280[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[7]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(7),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(7)
    );
\p_0_0_0948_21437_i_fu_280[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[8]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(8),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(8)
    );
\p_0_0_0948_21437_i_fu_280[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[9]_1\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(9),
      O => \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(9)
    );
\p_0_0_09491404_i_fu_264[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(10),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(0),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(0)
    );
\p_0_0_09491404_i_fu_264[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(11),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(1),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(1)
    );
\p_0_0_09491404_i_fu_264[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(12),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(2),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(2)
    );
\p_0_0_09491404_i_fu_264[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(13),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(3),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(3)
    );
\p_0_0_09491404_i_fu_264[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(14),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(4),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(4)
    );
\p_0_0_09491404_i_fu_264[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(15),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(5),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(5)
    );
\p_0_0_09491404_i_fu_264[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(16),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(6),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(6)
    );
\p_0_0_09491404_i_fu_264[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(17),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(7),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(7)
    );
\p_0_0_09491404_i_fu_264[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(18),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(8),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(8)
    );
\p_0_0_09491404_i_fu_264[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491404_i_fu_264_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(19),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09491404_i_fu_264_reg[9]_0\(9),
      O => \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(9)
    );
\p_0_0_0949_114961507_i_fu_240[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(10),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(0)
    );
\p_0_0_0949_114961507_i_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(11),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(1)
    );
\p_0_0_0949_114961507_i_fu_240[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(12),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(2)
    );
\p_0_0_0949_114961507_i_fu_240[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(13),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(3)
    );
\p_0_0_0949_114961507_i_fu_240[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(14),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(4)
    );
\p_0_0_0949_114961507_i_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(15),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(5)
    );
\p_0_0_0949_114961507_i_fu_240[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(16),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(6)
    );
\p_0_0_0949_114961507_i_fu_240[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(17),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(7)
    );
\p_0_0_0949_114961507_i_fu_240[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(18),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(8)
    );
\p_0_0_0949_114961507_i_fu_240[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114961507_i_fu_240_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(19),
      O => \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(9)
    );
\p_0_0_0949_21434_i_fu_276[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[0]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(0),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(0)
    );
\p_0_0_0949_21434_i_fu_276[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[1]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(1),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(1)
    );
\p_0_0_0949_21434_i_fu_276[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[2]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(2),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(2)
    );
\p_0_0_0949_21434_i_fu_276[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[3]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(3),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(3)
    );
\p_0_0_0949_21434_i_fu_276[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[4]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(4),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(4)
    );
\p_0_0_0949_21434_i_fu_276[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[5]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(5),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(5)
    );
\p_0_0_0949_21434_i_fu_276[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[6]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(6),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(6)
    );
\p_0_0_0949_21434_i_fu_276[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[7]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(7),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(7)
    );
\p_0_0_0949_21434_i_fu_276[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[8]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(8),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(8)
    );
\p_0_0_0949_21434_i_fu_276[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => ap_block_pp0_stage0_subdone,
      O => E(0)
    );
\p_0_0_0949_21434_i_fu_276[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[9]_1\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(9),
      O => \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(9)
    );
\p_0_0_09501401_i_fu_260[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(0),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(0),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(0)
    );
\p_0_0_09501401_i_fu_260[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(1),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(1),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(1)
    );
\p_0_0_09501401_i_fu_260[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(2),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(2),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(2)
    );
\p_0_0_09501401_i_fu_260[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(3),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(3),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(3)
    );
\p_0_0_09501401_i_fu_260[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(4),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(4),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(4)
    );
\p_0_0_09501401_i_fu_260[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(5),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(5),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(5)
    );
\p_0_0_09501401_i_fu_260[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(6),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(6),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(6)
    );
\p_0_0_09501401_i_fu_260[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(7),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(7),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(7)
    );
\p_0_0_09501401_i_fu_260[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(8),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(8),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(8)
    );
\p_0_0_09501401_i_fu_260[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501401_i_fu_260_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(9),
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_09501401_i_fu_260_reg[9]_0\(9),
      O => \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(9)
    );
\p_0_0_0950_114941505_i_fu_236[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(0),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(0)
    );
\p_0_0_0950_114941505_i_fu_236[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(1),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(1)
    );
\p_0_0_0950_114941505_i_fu_236[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(2),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(2)
    );
\p_0_0_0950_114941505_i_fu_236[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(3),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(3)
    );
\p_0_0_0950_114941505_i_fu_236[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(4),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(4)
    );
\p_0_0_0950_114941505_i_fu_236[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(5),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(5)
    );
\p_0_0_0950_114941505_i_fu_236[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(6),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(6)
    );
\p_0_0_0950_114941505_i_fu_236[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(7),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(7)
    );
\p_0_0_0950_114941505_i_fu_236[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(8),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(8)
    );
\p_0_0_0950_114941505_i_fu_236[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114941505_i_fu_236_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => q1(9),
      O => \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(9)
    );
\p_0_0_0950_21431_i_fu_272[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[0]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(0),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(0)
    );
\p_0_0_0950_21431_i_fu_272[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[1]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(1),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(1)
    );
\p_0_0_0950_21431_i_fu_272[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[2]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(2),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(2)
    );
\p_0_0_0950_21431_i_fu_272[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[3]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(3),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(3)
    );
\p_0_0_0950_21431_i_fu_272[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[4]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(4),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(4)
    );
\p_0_0_0950_21431_i_fu_272[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[5]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(5),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(5)
    );
\p_0_0_0950_21431_i_fu_272[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[6]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(6),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(6)
    );
\p_0_0_0950_21431_i_fu_272[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[7]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(7),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(7)
    );
\p_0_0_0950_21431_i_fu_272[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[8]\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(8),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(8)
    );
\p_0_0_0950_21431_i_fu_272[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[9]_1\,
      I3 => icmp_ln643_reg_2154,
      I4 => \cmp161_i_reg_2170_reg[0]_0\,
      I5 => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(9),
      O => \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(9)
    );
\p_0_0_0_0_09081512_i_fu_248[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[0]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(0)
    );
\p_0_0_0_0_09081512_i_fu_248[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[1]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(1)
    );
\p_0_0_0_0_09081512_i_fu_248[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[2]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(2)
    );
\p_0_0_0_0_09081512_i_fu_248[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[3]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(3)
    );
\p_0_0_0_0_09081512_i_fu_248[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[4]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(4)
    );
\p_0_0_0_0_09081512_i_fu_248[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[5]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(5)
    );
\p_0_0_0_0_09081512_i_fu_248[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[6]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(6)
    );
\p_0_0_0_0_09081512_i_fu_248[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[7]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(7)
    );
\p_0_0_0_0_09081512_i_fu_248[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[8]\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(8)
    );
\p_0_0_0_0_09081512_i_fu_248[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081512_i_fu_248_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0950_21431_i_fu_272_reg[9]_1\,
      O => \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(9)
    );
\p_0_0_0_0_09141500_i_fu_224[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(0),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(0)
    );
\p_0_0_0_0_09141500_i_fu_224[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(1),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(1)
    );
\p_0_0_0_0_09141500_i_fu_224[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(2),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(2)
    );
\p_0_0_0_0_09141500_i_fu_224[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(3),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(3)
    );
\p_0_0_0_0_09141500_i_fu_224[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(4),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(4)
    );
\p_0_0_0_0_09141500_i_fu_224[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(5),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(5)
    );
\p_0_0_0_0_09141500_i_fu_224[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(6),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(6)
    );
\p_0_0_0_0_09141500_i_fu_224[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(7),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(7)
    );
\p_0_0_0_0_09141500_i_fu_224[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(8),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(8)
    );
\p_0_0_0_0_09141500_i_fu_224[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141500_i_fu_224_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(9),
      O => \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(9)
    );
\p_0_1_0_0_09091514_i_fu_252[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[0]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(0)
    );
\p_0_1_0_0_09091514_i_fu_252[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[1]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(1)
    );
\p_0_1_0_0_09091514_i_fu_252[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[2]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(2)
    );
\p_0_1_0_0_09091514_i_fu_252[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[3]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(3)
    );
\p_0_1_0_0_09091514_i_fu_252[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[4]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(4)
    );
\p_0_1_0_0_09091514_i_fu_252[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[5]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(5)
    );
\p_0_1_0_0_09091514_i_fu_252[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[6]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(6)
    );
\p_0_1_0_0_09091514_i_fu_252[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[7]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(7)
    );
\p_0_1_0_0_09091514_i_fu_252[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[8]\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(8)
    );
\p_0_1_0_0_09091514_i_fu_252[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \p_0_0_0948_21437_i_fu_280_reg[0]\,
      I2 => icmp_ln643_reg_2154,
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => ap_block_pp0_stage0_subdone,
      O => ap_enable_reg_pp0_iter1_reg(0)
    );
\p_0_1_0_0_09091514_i_fu_252[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09091514_i_fu_252_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0949_21434_i_fu_276_reg[9]_1\,
      O => \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(9)
    );
\p_0_1_0_0_09151502_i_fu_228[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(10),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(0)
    );
\p_0_1_0_0_09151502_i_fu_228[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(11),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(1)
    );
\p_0_1_0_0_09151502_i_fu_228[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(12),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(2)
    );
\p_0_1_0_0_09151502_i_fu_228[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(13),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(3)
    );
\p_0_1_0_0_09151502_i_fu_228[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(14),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(4)
    );
\p_0_1_0_0_09151502_i_fu_228[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(15),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(5)
    );
\p_0_1_0_0_09151502_i_fu_228[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(16),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(6)
    );
\p_0_1_0_0_09151502_i_fu_228[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(17),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(7)
    );
\p_0_1_0_0_09151502_i_fu_228[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(18),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(8)
    );
\p_0_1_0_0_09151502_i_fu_228[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151502_i_fu_228_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(19),
      O => \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(9)
    );
\p_0_2_0_0_09101516_i_fu_256[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[0]_0\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(0)
    );
\p_0_2_0_0_09101516_i_fu_256[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[1]\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(1)
    );
\p_0_2_0_0_09101516_i_fu_256[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[2]\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(2)
    );
\p_0_2_0_0_09101516_i_fu_256[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[3]\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(3)
    );
\p_0_2_0_0_09101516_i_fu_256[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[4]\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(4)
    );
\p_0_2_0_0_09101516_i_fu_256[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[5]\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(5)
    );
\p_0_2_0_0_09101516_i_fu_256[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[6]\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(6)
    );
\p_0_2_0_0_09101516_i_fu_256[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[7]\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(7)
    );
\p_0_2_0_0_09101516_i_fu_256[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[8]\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(8)
    );
\p_0_2_0_0_09101516_i_fu_256[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101516_i_fu_256_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_0948_21437_i_fu_280_reg[9]_1\,
      O => \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(9)
    );
\p_0_2_0_0_09161504_i_fu_232[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(0),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(20),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(0)
    );
\p_0_2_0_0_09161504_i_fu_232[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(1),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(21),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(1)
    );
\p_0_2_0_0_09161504_i_fu_232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(2),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(22),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(2)
    );
\p_0_2_0_0_09161504_i_fu_232[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(23),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(3)
    );
\p_0_2_0_0_09161504_i_fu_232[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(4),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(24),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(4)
    );
\p_0_2_0_0_09161504_i_fu_232[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(25),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(5)
    );
\p_0_2_0_0_09161504_i_fu_232[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(6),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(26),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(6)
    );
\p_0_2_0_0_09161504_i_fu_232[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(7),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(27),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(7)
    );
\p_0_2_0_0_09161504_i_fu_232[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(8),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(28),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(8)
    );
\p_0_2_0_0_09161504_i_fu_232[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161504_i_fu_232_reg[9]\(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => \p_0_0_09481407_i_fu_268_reg[9]_0\(29),
      O => \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(9)
    );
\ram_reg_bram_0_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => ram_reg_bram_1(2),
      I2 => ram_reg_bram_1(1),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => ram_reg_bram_1(0),
      O => address1(3)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => ram_reg_bram_1(2),
      I1 => ram_reg_bram_1(0),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => ram_reg_bram_1(1),
      O => address1(2)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => ram_reg_bram_1(0),
      I1 => ram_reg_bram_1(1),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      O => address1(1)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ram_reg_bram_0_i_34__0_n_5\,
      I1 => ram_reg_bram_1(0),
      O => address1(0)
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_1(8),
      I1 => ram_reg_bram_1(5),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => ram_reg_bram_0_i_36_n_5,
      I4 => ram_reg_bram_1(6),
      I5 => ram_reg_bram_1(7),
      O => \ram_reg_bram_0_i_33__0_n_5\
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \ram_reg_bram_0_i_34__0_n_5\
    );
\ram_reg_bram_0_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_1(4),
      I1 => ram_reg_bram_1(2),
      I2 => ram_reg_bram_0_i_38_n_5,
      I3 => ram_reg_bram_1(0),
      I4 => ram_reg_bram_0_i_39_n_5,
      I5 => ram_reg_bram_0_i_37_n_5,
      O => \ram_reg_bram_0_i_35__1_n_5\
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ram_reg_bram_1(0),
      I3 => ram_reg_bram_1(1),
      I4 => ram_reg_bram_1(2),
      I5 => ram_reg_bram_1(4),
      O => ram_reg_bram_0_i_36_n_5
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(5),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      O => ram_reg_bram_0_i_37_n_5
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ram_reg_bram_0_i_34__0_n_5\,
      I1 => ram_reg_bram_1(1),
      O => ram_reg_bram_0_i_38_n_5
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      O => ram_reg_bram_0_i_39_n_5
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"009A"
    )
        port map (
      I0 => ram_reg_bram_1(10),
      I1 => \ram_reg_bram_0_i_33__0_n_5\,
      I2 => ram_reg_bram_1(9),
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      O => address1(10)
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222122222222222"
    )
        port map (
      I0 => ram_reg_bram_1(9),
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ram_reg_bram_1(7),
      I3 => ram_reg_bram_1(6),
      I4 => \ram_reg_bram_0_i_35__1_n_5\,
      I5 => ram_reg_bram_1(8),
      O => address1(9)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A060A0A0A0A0A0A"
    )
        port map (
      I0 => ram_reg_bram_1(8),
      I1 => ram_reg_bram_1(5),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => ram_reg_bram_0_i_36_n_5,
      I4 => ram_reg_bram_1(6),
      I5 => ram_reg_bram_1(7),
      O => address1(8)
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A600AA"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => ram_reg_bram_1(6),
      I2 => ram_reg_bram_0_i_36_n_5,
      I3 => \ram_reg_bram_0_i_34__0_n_5\,
      I4 => ram_reg_bram_1(5),
      O => address1(7)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A06"
    )
        port map (
      I0 => ram_reg_bram_1(6),
      I1 => ram_reg_bram_1(5),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => ram_reg_bram_0_i_36_n_5,
      O => address1(6)
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_37_n_5,
      I1 => ram_reg_bram_1(4),
      I2 => ram_reg_bram_1(2),
      I3 => ram_reg_bram_0_i_38_n_5,
      I4 => ram_reg_bram_1(0),
      I5 => ram_reg_bram_0_i_39_n_5,
      O => address1(5)
    );
\ram_reg_bram_0_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => ram_reg_bram_1(4),
      I1 => ram_reg_bram_1(3),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => ram_reg_bram_1(0),
      I4 => ram_reg_bram_1(1),
      I5 => ram_reg_bram_1(2),
      O => address1(4)
    );
\x_fu_220[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln633_fu_842_p2\,
      I1 => \ram_reg_bram_0_i_34__0_n_5\,
      I2 => ap_block_pp0_stage0_subdone,
      O => SR(0)
    );
\x_fu_220[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I2 => \^icmp_ln633_fu_842_p2\,
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => DSP_ALU_INST(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(13),
      B(16) => B(13),
      B(15) => B(13),
      B(14) => B(13),
      B(13 downto 0) => B(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(23),
      C(46) => DSP_ALU_INST_0(23),
      C(45) => DSP_ALU_INST_0(23),
      C(44) => DSP_ALU_INST_0(23),
      C(43) => DSP_ALU_INST_0(23),
      C(42) => DSP_ALU_INST_0(23),
      C(41) => DSP_ALU_INST_0(23),
      C(40) => DSP_ALU_INST_0(23),
      C(39) => DSP_ALU_INST_0(23),
      C(38) => DSP_ALU_INST_0(23),
      C(37) => DSP_ALU_INST_0(23),
      C(36) => DSP_ALU_INST_0(23),
      C(35) => DSP_ALU_INST_0(23),
      C(34) => DSP_ALU_INST_0(23),
      C(33) => DSP_ALU_INST_0(23),
      C(32) => DSP_ALU_INST_0(23),
      C(31) => DSP_ALU_INST_0(23),
      C(30) => DSP_ALU_INST_0(23),
      C(29) => DSP_ALU_INST_0(23),
      C(28) => DSP_ALU_INST_0(23),
      C(27) => DSP_ALU_INST_0(23),
      C(26) => DSP_ALU_INST_0(23),
      C(25) => DSP_ALU_INST_0(23),
      C(24) => DSP_ALU_INST_0(23),
      C(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEP,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEP,
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEP,
      CEP => CEP,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_20 is
  port (
    CEB1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\ : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    icmp_ln328_reg_3813 : in STD_LOGIC;
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\ : in STD_LOGIC;
    \g_reg_4263_reg[15]_i_11_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_20 : entity is "design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_20 is
  signal \^ceb1\ : STD_LOGIC;
  signal add_ln504_2_fu_3338_p2 : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \g_reg_4263[15]_i_10_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_13_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_15_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_16_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_17_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_18_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_19_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_20_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_21_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_22_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_23_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_24_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_25_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_26_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_27_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_28_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_29_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_2_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_30_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_31_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_32_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_33_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_34_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_35_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_3_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_4_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_7_n_5\ : STD_LOGIC;
  signal \g_reg_4263[15]_i_8_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_10_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_11_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_12_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_13_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_17_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_18_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_19_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_20_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_21_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_22_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_23_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_24_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_26_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_27_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_28_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_29_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_2_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_30_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_31_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_32_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_33_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_34_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_35_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_36_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_37_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_38_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_39_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_3_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_40_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_41_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_42_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_43_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_44_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_45_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_46_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_47_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_48_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_4_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_5_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_6_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_7_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_8_n_5\ : STD_LOGIC;
  signal \g_reg_4263[7]_i_9_n_5\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_11_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_12_n_10\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_12_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_12_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_12_n_5\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_12_n_6\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_12_n_7\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_12_n_8\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_12_n_9\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_14_n_10\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_14_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_14_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_14_n_5\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_14_n_6\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_14_n_7\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_14_n_8\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_14_n_9\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \g_reg_4263_reg[15]_i_9_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_14_n_10\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_14_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_14_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_14_n_5\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_14_n_6\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_14_n_8\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_14_n_9\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_15_n_10\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_15_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_15_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_15_n_5\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_15_n_6\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_15_n_7\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_15_n_8\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_15_n_9\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_16_n_10\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_16_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_16_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_16_n_5\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_16_n_6\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_16_n_7\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_16_n_8\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_16_n_9\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_25_n_10\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_25_n_11\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_25_n_12\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_25_n_5\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_25_n_6\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_25_n_7\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_25_n_8\ : STD_LOGIC;
  signal \g_reg_4263_reg[7]_i_25_n_9\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_109 : STD_LOGIC;
  signal p_reg_reg_n_110 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal sext_ln504_7_fu_3412_p1 : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal sub_ln504_fu_3356_p2 : STD_LOGIC_VECTOR ( 25 downto 13 );
  signal \NLW_g_reg_4263_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_g_reg_4263_reg[15]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_g_reg_4263_reg[15]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_g_reg_4263_reg[15]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_g_reg_4263_reg[15]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_g_reg_4263_reg[7]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_g_reg_4263_reg[7]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \g_reg_4263[15]_i_13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \g_reg_4263[15]_i_15\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \g_reg_4263[7]_i_11\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \g_reg_4263[7]_i_12\ : label is "soft_lutpair118";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \g_reg_4263_reg[15]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \g_reg_4263_reg[15]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \g_reg_4263_reg[7]_i_14\ : label is 35;
  attribute ADDER_THRESHOLD of \g_reg_4263_reg[7]_i_16\ : label is 35;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEB1 <= \^ceb1\;
\g_reg_4263[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(22),
      I1 => sub_ln504_fu_3356_p2(20),
      I2 => \g_reg_4263[7]_i_10_n_5\,
      I3 => sub_ln504_fu_3356_p2(19),
      I4 => sub_ln504_fu_3356_p2(21),
      I5 => sub_ln504_fu_3356_p2(23),
      O => \g_reg_4263[15]_i_10_n_5\
    );
\g_reg_4263[15]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(21),
      I1 => sub_ln504_fu_3356_p2(19),
      I2 => \g_reg_4263[7]_i_10_n_5\,
      I3 => sub_ln504_fu_3356_p2(20),
      I4 => sub_ln504_fu_3356_p2(22),
      O => \g_reg_4263[15]_i_13_n_5\
    );
\g_reg_4263[15]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(20),
      I1 => \g_reg_4263[7]_i_10_n_5\,
      I2 => sub_ln504_fu_3356_p2(19),
      I3 => sub_ln504_fu_3356_p2(21),
      O => \g_reg_4263[15]_i_15_n_5\
    );
\g_reg_4263[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(19),
      I1 => \g_reg_4263[7]_i_10_n_5\,
      I2 => sub_ln504_fu_3356_p2(20),
      O => \g_reg_4263[15]_i_16_n_5\
    );
\g_reg_4263[15]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(24),
      O => \g_reg_4263[15]_i_17_n_5\
    );
\g_reg_4263[15]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_reg_reg_n_86,
      O => \g_reg_4263[15]_i_18_n_5\
    );
\g_reg_4263[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_86,
      I1 => \g_reg_4263_reg[15]_i_11_0\(24),
      O => \g_reg_4263[15]_i_19_n_5\
    );
\g_reg_4263[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(25),
      I1 => sub_ln504_fu_3356_p2(24),
      I2 => \g_reg_4263[15]_i_10_n_5\,
      I3 => \g_reg_4263_reg[15]_i_11_n_11\,
      O => \g_reg_4263[15]_i_2_n_5\
    );
\g_reg_4263[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_87,
      I1 => \g_reg_4263_reg[15]_i_11_0\(23),
      O => \g_reg_4263[15]_i_20_n_5\
    );
\g_reg_4263[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_88,
      I1 => \g_reg_4263_reg[15]_i_11_0\(22),
      O => \g_reg_4263[15]_i_21_n_5\
    );
\g_reg_4263[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_89,
      I1 => \g_reg_4263_reg[15]_i_11_0\(21),
      O => \g_reg_4263[15]_i_22_n_5\
    );
\g_reg_4263[15]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_90,
      I1 => \g_reg_4263_reg[15]_i_11_0\(20),
      O => \g_reg_4263[15]_i_23_n_5\
    );
\g_reg_4263[15]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_91,
      I1 => \g_reg_4263_reg[15]_i_11_0\(19),
      O => \g_reg_4263[15]_i_24_n_5\
    );
\g_reg_4263[15]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_92,
      I1 => \g_reg_4263_reg[15]_i_11_0\(18),
      O => \g_reg_4263[15]_i_25_n_5\
    );
\g_reg_4263[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_93,
      I1 => \g_reg_4263_reg[15]_i_11_0\(17),
      O => \g_reg_4263[15]_i_26_n_5\
    );
\g_reg_4263[15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_94,
      I1 => \g_reg_4263_reg[15]_i_11_0\(16),
      O => \g_reg_4263[15]_i_27_n_5\
    );
\g_reg_4263[15]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(23),
      O => \g_reg_4263[15]_i_28_n_5\
    );
\g_reg_4263[15]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(22),
      O => \g_reg_4263[15]_i_29_n_5\
    );
\g_reg_4263[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1101"
    )
        port map (
      I0 => \g_reg_4263_reg[15]_i_11_n_11\,
      I1 => sub_ln504_fu_3356_p2(25),
      I2 => \g_reg_4263[15]_i_10_n_5\,
      I3 => sub_ln504_fu_3356_p2(24),
      O => \g_reg_4263[15]_i_3_n_5\
    );
\g_reg_4263[15]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(21),
      O => \g_reg_4263[15]_i_30_n_5\
    );
\g_reg_4263[15]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(20),
      O => \g_reg_4263[15]_i_31_n_5\
    );
\g_reg_4263[15]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(19),
      O => \g_reg_4263[15]_i_32_n_5\
    );
\g_reg_4263[15]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(18),
      O => \g_reg_4263[15]_i_33_n_5\
    );
\g_reg_4263[15]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(17),
      O => \g_reg_4263[15]_i_34_n_5\
    );
\g_reg_4263[15]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(16),
      O => \g_reg_4263[15]_i_35_n_5\
    );
\g_reg_4263[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0059"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(25),
      I1 => \g_reg_4263[15]_i_10_n_5\,
      I2 => sub_ln504_fu_3356_p2(24),
      I3 => \g_reg_4263_reg[15]_i_11_n_11\,
      O => \g_reg_4263[15]_i_4_n_5\
    );
\g_reg_4263[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(24),
      I1 => \g_reg_4263_reg[15]_i_11_n_11\,
      I2 => \g_reg_4263[15]_i_10_n_5\,
      I3 => sub_ln504_fu_3356_p2(24),
      O => sext_ln504_7_fu_3412_p1(11)
    );
\g_reg_4263[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(23),
      I1 => \g_reg_4263_reg[15]_i_11_n_11\,
      I2 => \g_reg_4263[15]_i_13_n_5\,
      I3 => sub_ln504_fu_3356_p2(23),
      O => sext_ln504_7_fu_3412_p1(10)
    );
\g_reg_4263[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06F6F909"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(22),
      I1 => \g_reg_4263[15]_i_15_n_5\,
      I2 => \g_reg_4263_reg[15]_i_11_n_11\,
      I3 => add_ln504_2_fu_3338_p2(22),
      I4 => Q(9),
      O => \g_reg_4263[15]_i_7_n_5\
    );
\g_reg_4263[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06F6F909"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(21),
      I1 => \g_reg_4263[15]_i_16_n_5\,
      I2 => \g_reg_4263_reg[15]_i_11_n_11\,
      I3 => add_ln504_2_fu_3338_p2(21),
      I4 => Q(8),
      O => \g_reg_4263[15]_i_8_n_5\
    );
\g_reg_4263[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(17),
      I1 => sub_ln504_fu_3356_p2(15),
      I2 => sub_ln504_fu_3356_p2(14),
      I3 => sub_ln504_fu_3356_p2(13),
      I4 => sub_ln504_fu_3356_p2(16),
      I5 => sub_ln504_fu_3356_p2(18),
      O => \g_reg_4263[7]_i_10_n_5\
    );
\g_reg_4263[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(16),
      I1 => sub_ln504_fu_3356_p2(13),
      I2 => sub_ln504_fu_3356_p2(14),
      I3 => sub_ln504_fu_3356_p2(15),
      I4 => sub_ln504_fu_3356_p2(17),
      O => \g_reg_4263[7]_i_11_n_5\
    );
\g_reg_4263[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(15),
      I1 => sub_ln504_fu_3356_p2(14),
      I2 => sub_ln504_fu_3356_p2(13),
      I3 => sub_ln504_fu_3356_p2(16),
      O => \g_reg_4263[7]_i_12_n_5\
    );
\g_reg_4263[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(13),
      I1 => sub_ln504_fu_3356_p2(14),
      I2 => sub_ln504_fu_3356_p2(15),
      O => \g_reg_4263[7]_i_13_n_5\
    );
\g_reg_4263[7]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(15),
      O => \g_reg_4263[7]_i_17_n_5\
    );
\g_reg_4263[7]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(14),
      O => \g_reg_4263[7]_i_18_n_5\
    );
\g_reg_4263[7]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(13),
      O => \g_reg_4263[7]_i_19_n_5\
    );
\g_reg_4263[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A6FFA6FF590059"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(20),
      I1 => \g_reg_4263[7]_i_10_n_5\,
      I2 => sub_ln504_fu_3356_p2(19),
      I3 => \g_reg_4263_reg[15]_i_11_n_11\,
      I4 => add_ln504_2_fu_3338_p2(20),
      I5 => Q(7),
      O => \g_reg_4263[7]_i_2_n_5\
    );
\g_reg_4263[7]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(12),
      O => \g_reg_4263[7]_i_20_n_5\
    );
\g_reg_4263[7]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(11),
      O => \g_reg_4263[7]_i_21_n_5\
    );
\g_reg_4263[7]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(10),
      O => \g_reg_4263[7]_i_22_n_5\
    );
\g_reg_4263[7]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(9),
      O => \g_reg_4263[7]_i_23_n_5\
    );
\g_reg_4263[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(8),
      O => \g_reg_4263[7]_i_24_n_5\
    );
\g_reg_4263[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_95,
      I1 => \g_reg_4263_reg[15]_i_11_0\(15),
      O => \g_reg_4263[7]_i_26_n_5\
    );
\g_reg_4263[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_96,
      I1 => \g_reg_4263_reg[15]_i_11_0\(14),
      O => \g_reg_4263[7]_i_27_n_5\
    );
\g_reg_4263[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_97,
      I1 => \g_reg_4263_reg[15]_i_11_0\(13),
      O => \g_reg_4263[7]_i_28_n_5\
    );
\g_reg_4263[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_98,
      I1 => \g_reg_4263_reg[15]_i_11_0\(12),
      O => \g_reg_4263[7]_i_29_n_5\
    );
\g_reg_4263[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06F6F909"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(19),
      I1 => \g_reg_4263[7]_i_10_n_5\,
      I2 => \g_reg_4263_reg[15]_i_11_n_11\,
      I3 => add_ln504_2_fu_3338_p2(19),
      I4 => Q(6),
      O => \g_reg_4263[7]_i_3_n_5\
    );
\g_reg_4263[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_99,
      I1 => \g_reg_4263_reg[15]_i_11_0\(11),
      O => \g_reg_4263[7]_i_30_n_5\
    );
\g_reg_4263[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_100,
      I1 => \g_reg_4263_reg[15]_i_11_0\(10),
      O => \g_reg_4263[7]_i_31_n_5\
    );
\g_reg_4263[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_101,
      I1 => \g_reg_4263_reg[15]_i_11_0\(9),
      O => \g_reg_4263[7]_i_32_n_5\
    );
\g_reg_4263[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_102,
      I1 => \g_reg_4263_reg[15]_i_11_0\(8),
      O => \g_reg_4263[7]_i_33_n_5\
    );
\g_reg_4263[7]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(7),
      O => \g_reg_4263[7]_i_34_n_5\
    );
\g_reg_4263[7]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(6),
      O => \g_reg_4263[7]_i_35_n_5\
    );
\g_reg_4263[7]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(5),
      O => \g_reg_4263[7]_i_36_n_5\
    );
\g_reg_4263[7]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(4),
      O => \g_reg_4263[7]_i_37_n_5\
    );
\g_reg_4263[7]_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(3),
      O => \g_reg_4263[7]_i_38_n_5\
    );
\g_reg_4263[7]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(2),
      O => \g_reg_4263[7]_i_39_n_5\
    );
\g_reg_4263[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06F6F909"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(18),
      I1 => \g_reg_4263[7]_i_11_n_5\,
      I2 => \g_reg_4263_reg[15]_i_11_n_11\,
      I3 => add_ln504_2_fu_3338_p2(18),
      I4 => Q(5),
      O => \g_reg_4263[7]_i_4_n_5\
    );
\g_reg_4263[7]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_fu_3338_p2(1),
      O => \g_reg_4263[7]_i_40_n_5\
    );
\g_reg_4263[7]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_103,
      I1 => \g_reg_4263_reg[15]_i_11_0\(7),
      O => \g_reg_4263[7]_i_41_n_5\
    );
\g_reg_4263[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_104,
      I1 => \g_reg_4263_reg[15]_i_11_0\(6),
      O => \g_reg_4263[7]_i_42_n_5\
    );
\g_reg_4263[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_105,
      I1 => \g_reg_4263_reg[15]_i_11_0\(5),
      O => \g_reg_4263[7]_i_43_n_5\
    );
\g_reg_4263[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_106,
      I1 => \g_reg_4263_reg[15]_i_11_0\(4),
      O => \g_reg_4263[7]_i_44_n_5\
    );
\g_reg_4263[7]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_107,
      I1 => \g_reg_4263_reg[15]_i_11_0\(3),
      O => \g_reg_4263[7]_i_45_n_5\
    );
\g_reg_4263[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_108,
      I1 => \g_reg_4263_reg[15]_i_11_0\(2),
      O => \g_reg_4263[7]_i_46_n_5\
    );
\g_reg_4263[7]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_109,
      I1 => \g_reg_4263_reg[15]_i_11_0\(1),
      O => \g_reg_4263[7]_i_47_n_5\
    );
\g_reg_4263[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_reg_reg_n_110,
      I1 => \g_reg_4263_reg[15]_i_11_0\(0),
      O => \g_reg_4263[7]_i_48_n_5\
    );
\g_reg_4263[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06F6F909"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(17),
      I1 => \g_reg_4263[7]_i_12_n_5\,
      I2 => \g_reg_4263_reg[15]_i_11_n_11\,
      I3 => add_ln504_2_fu_3338_p2(17),
      I4 => Q(4),
      O => \g_reg_4263[7]_i_5_n_5\
    );
\g_reg_4263[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06F6F909"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(16),
      I1 => \g_reg_4263[7]_i_13_n_5\,
      I2 => \g_reg_4263_reg[15]_i_11_n_11\,
      I3 => add_ln504_2_fu_3338_p2(16),
      I4 => Q(3),
      O => \g_reg_4263[7]_i_6_n_5\
    );
\g_reg_4263[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A9FFA9FF560056"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(15),
      I1 => sub_ln504_fu_3356_p2(14),
      I2 => sub_ln504_fu_3356_p2(13),
      I3 => \g_reg_4263_reg[15]_i_11_n_11\,
      I4 => add_ln504_2_fu_3338_p2(15),
      I5 => Q(2),
      O => \g_reg_4263[7]_i_7_n_5\
    );
\g_reg_4263[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09F9F606"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(14),
      I1 => sub_ln504_fu_3356_p2(13),
      I2 => \g_reg_4263_reg[15]_i_11_n_11\,
      I3 => add_ln504_2_fu_3338_p2(14),
      I4 => Q(1),
      O => \g_reg_4263[7]_i_8_n_5\
    );
\g_reg_4263[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => sub_ln504_fu_3356_p2(13),
      I1 => \g_reg_4263_reg[15]_i_11_n_11\,
      I2 => add_ln504_2_fu_3338_p2(13),
      I3 => Q(0),
      O => \g_reg_4263[7]_i_9_n_5\
    );
\g_reg_4263_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \g_reg_4263_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_g_reg_4263_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \g_reg_4263_reg[15]_i_1_n_6\,
      CO(5) => \g_reg_4263_reg[15]_i_1_n_7\,
      CO(4) => \g_reg_4263_reg[15]_i_1_n_8\,
      CO(3) => \g_reg_4263_reg[15]_i_1_n_9\,
      CO(2) => \g_reg_4263_reg[15]_i_1_n_10\,
      CO(1) => \g_reg_4263_reg[15]_i_1_n_11\,
      CO(0) => \g_reg_4263_reg[15]_i_1_n_12\,
      DI(7 downto 2) => B"010000",
      DI(1 downto 0) => Q(9 downto 8),
      O(7 downto 0) => D(15 downto 8),
      S(7) => '1',
      S(6) => \g_reg_4263[15]_i_2_n_5\,
      S(5) => \g_reg_4263[15]_i_3_n_5\,
      S(4) => \g_reg_4263[15]_i_4_n_5\,
      S(3 downto 2) => sext_ln504_7_fu_3412_p1(11 downto 10),
      S(1) => \g_reg_4263[15]_i_7_n_5\,
      S(0) => \g_reg_4263[15]_i_8_n_5\
    );
\g_reg_4263_reg[15]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \g_reg_4263_reg[15]_i_12_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_g_reg_4263_reg[15]_i_11_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \g_reg_4263_reg[15]_i_11_n_11\,
      CO(0) => \NLW_g_reg_4263_reg[15]_i_11_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \g_reg_4263[15]_i_18_n_5\,
      O(7 downto 1) => \NLW_g_reg_4263_reg[15]_i_11_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln504_2_fu_3338_p2(24),
      S(7 downto 1) => B"0000001",
      S(0) => \g_reg_4263[15]_i_19_n_5\
    );
\g_reg_4263_reg[15]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \g_reg_4263_reg[7]_i_15_n_5\,
      CI_TOP => '0',
      CO(7) => \g_reg_4263_reg[15]_i_12_n_5\,
      CO(6) => \g_reg_4263_reg[15]_i_12_n_6\,
      CO(5) => \g_reg_4263_reg[15]_i_12_n_7\,
      CO(4) => \g_reg_4263_reg[15]_i_12_n_8\,
      CO(3) => \g_reg_4263_reg[15]_i_12_n_9\,
      CO(2) => \g_reg_4263_reg[15]_i_12_n_10\,
      CO(1) => \g_reg_4263_reg[15]_i_12_n_11\,
      CO(0) => \g_reg_4263_reg[15]_i_12_n_12\,
      DI(7) => p_reg_reg_n_87,
      DI(6) => p_reg_reg_n_88,
      DI(5) => p_reg_reg_n_89,
      DI(4) => p_reg_reg_n_90,
      DI(3) => p_reg_reg_n_91,
      DI(2) => p_reg_reg_n_92,
      DI(1) => p_reg_reg_n_93,
      DI(0) => p_reg_reg_n_94,
      O(7 downto 0) => add_ln504_2_fu_3338_p2(23 downto 16),
      S(7) => \g_reg_4263[15]_i_20_n_5\,
      S(6) => \g_reg_4263[15]_i_21_n_5\,
      S(5) => \g_reg_4263[15]_i_22_n_5\,
      S(4) => \g_reg_4263[15]_i_23_n_5\,
      S(3) => \g_reg_4263[15]_i_24_n_5\,
      S(2) => \g_reg_4263[15]_i_25_n_5\,
      S(1) => \g_reg_4263[15]_i_26_n_5\,
      S(0) => \g_reg_4263[15]_i_27_n_5\
    );
\g_reg_4263_reg[15]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => \g_reg_4263_reg[7]_i_14_n_5\,
      CI_TOP => '0',
      CO(7) => \g_reg_4263_reg[15]_i_14_n_5\,
      CO(6) => \g_reg_4263_reg[15]_i_14_n_6\,
      CO(5) => \g_reg_4263_reg[15]_i_14_n_7\,
      CO(4) => \g_reg_4263_reg[15]_i_14_n_8\,
      CO(3) => \g_reg_4263_reg[15]_i_14_n_9\,
      CO(2) => \g_reg_4263_reg[15]_i_14_n_10\,
      CO(1) => \g_reg_4263_reg[15]_i_14_n_11\,
      CO(0) => \g_reg_4263_reg[15]_i_14_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sub_ln504_fu_3356_p2(23 downto 16),
      S(7) => \g_reg_4263[15]_i_28_n_5\,
      S(6) => \g_reg_4263[15]_i_29_n_5\,
      S(5) => \g_reg_4263[15]_i_30_n_5\,
      S(4) => \g_reg_4263[15]_i_31_n_5\,
      S(3) => \g_reg_4263[15]_i_32_n_5\,
      S(2) => \g_reg_4263[15]_i_33_n_5\,
      S(1) => \g_reg_4263[15]_i_34_n_5\,
      S(0) => \g_reg_4263[15]_i_35_n_5\
    );
\g_reg_4263_reg[15]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => \g_reg_4263_reg[15]_i_14_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_g_reg_4263_reg[15]_i_9_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \g_reg_4263_reg[15]_i_9_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_g_reg_4263_reg[15]_i_9_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln504_fu_3356_p2(25 downto 24),
      S(7 downto 2) => B"000000",
      S(1) => \g_reg_4263_reg[15]_i_11_n_11\,
      S(0) => \g_reg_4263[15]_i_17_n_5\
    );
\g_reg_4263_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \g_reg_4263_reg[7]_i_1_n_5\,
      CO(6) => \g_reg_4263_reg[7]_i_1_n_6\,
      CO(5) => \g_reg_4263_reg[7]_i_1_n_7\,
      CO(4) => \g_reg_4263_reg[7]_i_1_n_8\,
      CO(3) => \g_reg_4263_reg[7]_i_1_n_9\,
      CO(2) => \g_reg_4263_reg[7]_i_1_n_10\,
      CO(1) => \g_reg_4263_reg[7]_i_1_n_11\,
      CO(0) => \g_reg_4263_reg[7]_i_1_n_12\,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => D(7 downto 0),
      S(7) => \g_reg_4263[7]_i_2_n_5\,
      S(6) => \g_reg_4263[7]_i_3_n_5\,
      S(5) => \g_reg_4263[7]_i_4_n_5\,
      S(4) => \g_reg_4263[7]_i_5_n_5\,
      S(3) => \g_reg_4263[7]_i_6_n_5\,
      S(2) => \g_reg_4263[7]_i_7_n_5\,
      S(1) => \g_reg_4263[7]_i_8_n_5\,
      S(0) => \g_reg_4263[7]_i_9_n_5\
    );
\g_reg_4263_reg[7]_i_14\: unisim.vcomponents.CARRY8
     port map (
      CI => \g_reg_4263_reg[7]_i_16_n_5\,
      CI_TOP => '0',
      CO(7) => \g_reg_4263_reg[7]_i_14_n_5\,
      CO(6) => \g_reg_4263_reg[7]_i_14_n_6\,
      CO(5) => \g_reg_4263_reg[7]_i_14_n_7\,
      CO(4) => \g_reg_4263_reg[7]_i_14_n_8\,
      CO(3) => \g_reg_4263_reg[7]_i_14_n_9\,
      CO(2) => \g_reg_4263_reg[7]_i_14_n_10\,
      CO(1) => \g_reg_4263_reg[7]_i_14_n_11\,
      CO(0) => \g_reg_4263_reg[7]_i_14_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 5) => sub_ln504_fu_3356_p2(15 downto 13),
      O(4 downto 0) => \NLW_g_reg_4263_reg[7]_i_14_O_UNCONNECTED\(4 downto 0),
      S(7) => \g_reg_4263[7]_i_17_n_5\,
      S(6) => \g_reg_4263[7]_i_18_n_5\,
      S(5) => \g_reg_4263[7]_i_19_n_5\,
      S(4) => \g_reg_4263[7]_i_20_n_5\,
      S(3) => \g_reg_4263[7]_i_21_n_5\,
      S(2) => \g_reg_4263[7]_i_22_n_5\,
      S(1) => \g_reg_4263[7]_i_23_n_5\,
      S(0) => \g_reg_4263[7]_i_24_n_5\
    );
\g_reg_4263_reg[7]_i_15\: unisim.vcomponents.CARRY8
     port map (
      CI => \g_reg_4263_reg[7]_i_25_n_5\,
      CI_TOP => '0',
      CO(7) => \g_reg_4263_reg[7]_i_15_n_5\,
      CO(6) => \g_reg_4263_reg[7]_i_15_n_6\,
      CO(5) => \g_reg_4263_reg[7]_i_15_n_7\,
      CO(4) => \g_reg_4263_reg[7]_i_15_n_8\,
      CO(3) => \g_reg_4263_reg[7]_i_15_n_9\,
      CO(2) => \g_reg_4263_reg[7]_i_15_n_10\,
      CO(1) => \g_reg_4263_reg[7]_i_15_n_11\,
      CO(0) => \g_reg_4263_reg[7]_i_15_n_12\,
      DI(7) => p_reg_reg_n_95,
      DI(6) => p_reg_reg_n_96,
      DI(5) => p_reg_reg_n_97,
      DI(4) => p_reg_reg_n_98,
      DI(3) => p_reg_reg_n_99,
      DI(2) => p_reg_reg_n_100,
      DI(1) => p_reg_reg_n_101,
      DI(0) => p_reg_reg_n_102,
      O(7 downto 0) => add_ln504_2_fu_3338_p2(15 downto 8),
      S(7) => \g_reg_4263[7]_i_26_n_5\,
      S(6) => \g_reg_4263[7]_i_27_n_5\,
      S(5) => \g_reg_4263[7]_i_28_n_5\,
      S(4) => \g_reg_4263[7]_i_29_n_5\,
      S(3) => \g_reg_4263[7]_i_30_n_5\,
      S(2) => \g_reg_4263[7]_i_31_n_5\,
      S(1) => \g_reg_4263[7]_i_32_n_5\,
      S(0) => \g_reg_4263[7]_i_33_n_5\
    );
\g_reg_4263_reg[7]_i_16\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \g_reg_4263_reg[7]_i_16_n_5\,
      CO(6) => \g_reg_4263_reg[7]_i_16_n_6\,
      CO(5) => \g_reg_4263_reg[7]_i_16_n_7\,
      CO(4) => \g_reg_4263_reg[7]_i_16_n_8\,
      CO(3) => \g_reg_4263_reg[7]_i_16_n_9\,
      CO(2) => \g_reg_4263_reg[7]_i_16_n_10\,
      CO(1) => \g_reg_4263_reg[7]_i_16_n_11\,
      CO(0) => \g_reg_4263_reg[7]_i_16_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7 downto 0) => \NLW_g_reg_4263_reg[7]_i_16_O_UNCONNECTED\(7 downto 0),
      S(7) => \g_reg_4263[7]_i_34_n_5\,
      S(6) => \g_reg_4263[7]_i_35_n_5\,
      S(5) => \g_reg_4263[7]_i_36_n_5\,
      S(4) => \g_reg_4263[7]_i_37_n_5\,
      S(3) => \g_reg_4263[7]_i_38_n_5\,
      S(2) => \g_reg_4263[7]_i_39_n_5\,
      S(1) => \g_reg_4263[7]_i_40_n_5\,
      S(0) => add_ln504_2_fu_3338_p2(0)
    );
\g_reg_4263_reg[7]_i_25\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \g_reg_4263_reg[7]_i_25_n_5\,
      CO(6) => \g_reg_4263_reg[7]_i_25_n_6\,
      CO(5) => \g_reg_4263_reg[7]_i_25_n_7\,
      CO(4) => \g_reg_4263_reg[7]_i_25_n_8\,
      CO(3) => \g_reg_4263_reg[7]_i_25_n_9\,
      CO(2) => \g_reg_4263_reg[7]_i_25_n_10\,
      CO(1) => \g_reg_4263_reg[7]_i_25_n_11\,
      CO(0) => \g_reg_4263_reg[7]_i_25_n_12\,
      DI(7) => p_reg_reg_n_103,
      DI(6) => p_reg_reg_n_104,
      DI(5) => p_reg_reg_n_105,
      DI(4) => p_reg_reg_n_106,
      DI(3) => p_reg_reg_n_107,
      DI(2) => p_reg_reg_n_108,
      DI(1) => p_reg_reg_n_109,
      DI(0) => p_reg_reg_n_110,
      O(7 downto 0) => add_ln504_2_fu_3338_p2(7 downto 0),
      S(7) => \g_reg_4263[7]_i_41_n_5\,
      S(6) => \g_reg_4263[7]_i_42_n_5\,
      S(5) => \g_reg_4263[7]_i_43_n_5\,
      S(4) => \g_reg_4263[7]_i_44_n_5\,
      S(3) => \g_reg_4263[7]_i_45_n_5\,
      S(2) => \g_reg_4263[7]_i_46_n_5\,
      S(1) => \g_reg_4263[7]_i_47_n_5\,
      S(0) => \g_reg_4263[7]_i_48_n_5\
    );
\icmp_ln318_reg_3809[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00000000"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\,
      I3 => imgBayer_empty_n,
      I4 => icmp_ln328_reg_3813,
      I5 => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\,
      O => \^ceb1\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => P(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(13),
      B(16) => B(13),
      B(15) => B(13),
      B(14) => B(13),
      B(13 downto 0) => B(13 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST(23),
      C(46) => DSP_ALU_INST(23),
      C(45) => DSP_ALU_INST(23),
      C(44) => DSP_ALU_INST(23),
      C(43) => DSP_ALU_INST(23),
      C(42) => DSP_ALU_INST(23),
      C(41) => DSP_ALU_INST(23),
      C(40) => DSP_ALU_INST(23),
      C(39) => DSP_ALU_INST(23),
      C(38) => DSP_ALU_INST(23),
      C(37) => DSP_ALU_INST(23),
      C(36) => DSP_ALU_INST(23),
      C(35) => DSP_ALU_INST(23),
      C(34) => DSP_ALU_INST(23),
      C(33) => DSP_ALU_INST(23),
      C(32) => DSP_ALU_INST(23),
      C(31) => DSP_ALU_INST(23),
      C(30) => DSP_ALU_INST(23),
      C(29) => DSP_ALU_INST(23),
      C(28) => DSP_ALU_INST(23),
      C(27) => DSP_ALU_INST(23),
      C(26) => DSP_ALU_INST(23),
      C(25) => DSP_ALU_INST(23),
      C(24) => DSP_ALU_INST(23),
      C(23 downto 0) => DSP_ALU_INST(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ceb1\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => \^ceb1\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ceb1\,
      CEP => \^ceb1\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24) => p_reg_reg_n_86,
      P(23) => p_reg_reg_n_87,
      P(22) => p_reg_reg_n_88,
      P(21) => p_reg_reg_n_89,
      P(20) => p_reg_reg_n_90,
      P(19) => p_reg_reg_n_91,
      P(18) => p_reg_reg_n_92,
      P(17) => p_reg_reg_n_93,
      P(16) => p_reg_reg_n_94,
      P(15) => p_reg_reg_n_95,
      P(14) => p_reg_reg_n_96,
      P(13) => p_reg_reg_n_97,
      P(12) => p_reg_reg_n_98,
      P(11) => p_reg_reg_n_99,
      P(10) => p_reg_reg_n_100,
      P(9) => p_reg_reg_n_101,
      P(8) => p_reg_reg_n_102,
      P(7) => p_reg_reg_n_103,
      P(6) => p_reg_reg_n_104,
      P(5) => p_reg_reg_n_105,
      P(4) => p_reg_reg_n_106,
      P(3) => p_reg_reg_n_107,
      P(2) => p_reg_reg_n_108,
      P(1) => p_reg_reg_n_109,
      P(0) => p_reg_reg_n_110,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => DSP_ALU_INST(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEP,
      CEA2 => CEP,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1_18 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    A : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1_18 : entity is "design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1_18 is
  signal tmp_product_n_86 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(13),
      A(28) => A(13),
      A(27) => A(13),
      A(26) => A(13),
      A(25) => A(13),
      A(24) => A(13),
      A(23) => A(13),
      A(22) => A(13),
      A(21) => A(13),
      A(20) => A(13),
      A(19) => A(13),
      A(18) => A(13),
      A(17) => A(13),
      A(16) => A(13),
      A(15) => A(13),
      A(14) => A(13),
      A(13 downto 0) => A(13 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => DSP_ALU_INST(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEP,
      CEA2 => CEP,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_tmp_product_P_UNCONNECTED(47 downto 25),
      P(24) => tmp_product_n_86,
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    q0_reg : out STD_LOGIC;
    q0_reg_0 : out STD_LOGIC;
    q0_reg_1 : out STD_LOGIC;
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC;
    q0_reg_6 : out STD_LOGIC;
    q0_reg_7 : out STD_LOGIC;
    q0_reg_8 : out STD_LOGIC;
    q0_reg_9 : out STD_LOGIC;
    q0_reg_10 : out STD_LOGIC;
    q0_reg_11 : out STD_LOGIC;
    q0_reg_12 : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 8 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    O : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1 is
  signal g0_b8_n_5 : STD_LOGIC;
  signal g0_b9_n_5 : STD_LOGIC;
  signal g1_b8_n_5 : STD_LOGIC;
  signal g1_b9_n_5 : STD_LOGIC;
  signal g2_b8_n_5 : STD_LOGIC;
  signal g3_b8_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_48_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_49_n_5 : STD_LOGIC;
  signal \^q0_reg_0\ : STD_LOGIC;
  signal \^q0_reg_2\ : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g0_b14 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of g0_b16 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of g0_b17 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of g1_b10 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of lshr_ln501_1_reg_4228_reg_i_23 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of lshr_ln501_1_reg_4228_reg_i_24 : label is "soft_lutpair121";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  q0_reg_0 <= \^q0_reg_0\;
  q0_reg_2 <= \^q0_reg_2\;
g0_b10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FF81F1CCBBD3F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_3
    );
g0_b11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF03C76977"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_4
    );
g0_b12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF003F1B9F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_5
    );
g0_b13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0757"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_6
    );
g0_b14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F7"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => q0_reg_10
    );
g0_b15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000F7"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_7
    );
g0_b16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => q0_reg_9
    );
g0_b17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => q0_reg_8
    );
g0_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E31992BAC195B1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b8_n_5
    );
g0_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F078E7655125D7"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b9_n_5
    );
g1_b10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000007FF"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => \^q0_reg_0\
    );
g1_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0003FF803FC07C1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b8_n_5
    );
g1_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007FFFC003FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b9_n_5
    );
g2_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8000007FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b8_n_5
    );
g2_b9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FFFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => \^q0_reg_2\
    );
g3_b8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001FFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b8_n_5
    );
lshr_ln501_1_reg_4228_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b9_n_5,
      I1 => g1_b9_n_5,
      O => q0_reg_12,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg_2\,
      I1 => O(6),
      O => q0_reg_1
    );
lshr_ln501_1_reg_4228_reg_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => O(6),
      I1 => \^q0_reg_0\,
      I2 => O(7),
      O => q0_reg
    );
lshr_ln501_1_reg_4228_reg_i_25: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_48_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_49_n_5,
      O => q0_reg_11,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b8_n_5,
      I1 => g1_b8_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_48_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b8_n_5,
      I1 => g3_b8_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_49_n_5,
      S => O(6)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(17),
      A(28) => A(17),
      A(27) => A(17),
      A(26) => A(17),
      A(25) => A(17),
      A(24) => A(17),
      A(23) => A(17),
      A(22) => A(17),
      A(21) => A(17),
      A(20) => A(17),
      A(19) => A(17),
      A(18) => A(17),
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => B(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_tmp_product_P_UNCONNECTED(47 downto 28),
      P(27) => tmp_product_n_83,
      P(26) => tmp_product_n_84,
      P(25) => tmp_product_n_85,
      P(24) => tmp_product_n_86,
      P(23) => tmp_product_n_87,
      P(22) => tmp_product_n_88,
      P(21) => tmp_product_n_89,
      P(20) => tmp_product_n_90,
      P(19) => tmp_product_n_91,
      P(18) => tmp_product_n_92,
      P(17 downto 8) => P(9 downto 0),
      P(7) => tmp_product_n_103,
      P(6) => tmp_product_n_104,
      P(5) => tmp_product_n_105,
      P(4) => tmp_product_n_106,
      P(3) => tmp_product_n_107,
      P(2) => tmp_product_n_108,
      P(1) => tmp_product_n_109,
      P(0) => tmp_product_n_110,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1_19 is
  port (
    P : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CEA2 : out STD_LOGIC;
    q0_reg : out STD_LOGIC;
    q0_reg_0 : out STD_LOGIC;
    q0_reg_1 : out STD_LOGIC;
    q0_reg_2 : out STD_LOGIC;
    q0_reg_3 : out STD_LOGIC;
    q0_reg_4 : out STD_LOGIC;
    q0_reg_5 : out STD_LOGIC;
    q0_reg_6 : out STD_LOGIC;
    q0_reg_7 : out STD_LOGIC;
    q0_reg_8 : out STD_LOGIC;
    q0_reg_9 : out STD_LOGIC;
    q0_reg_10 : out STD_LOGIC;
    q0_reg_11 : out STD_LOGIC;
    q0_reg_12 : out STD_LOGIC;
    q0_reg_13 : out STD_LOGIC;
    q0_reg_14 : out STD_LOGIC;
    q0_reg_15 : out STD_LOGIC;
    q0_reg_16 : out STD_LOGIC;
    q0_reg_17 : out STD_LOGIC;
    q0_reg_18 : out STD_LOGIC;
    q0_reg_19 : out STD_LOGIC;
    q0_reg_20 : out STD_LOGIC;
    q0_reg_21 : out STD_LOGIC;
    q0_reg_22 : out STD_LOGIC;
    q0_reg_23 : out STD_LOGIC;
    q0_reg_24 : out STD_LOGIC;
    q0_reg_25 : out STD_LOGIC;
    q0_reg_26 : out STD_LOGIC;
    q0_reg_27 : out STD_LOGIC;
    q0_reg_28 : out STD_LOGIC;
    q0_reg_29 : out STD_LOGIC;
    q0_reg_30 : out STD_LOGIC;
    q0_reg_31 : out STD_LOGIC;
    q0_reg_32 : out STD_LOGIC;
    q0_reg_33 : out STD_LOGIC;
    q0_reg_34 : out STD_LOGIC;
    q0_reg_35 : out STD_LOGIC;
    q0_reg_36 : out STD_LOGIC;
    q0_reg_37 : out STD_LOGIC;
    q0_reg_38 : out STD_LOGIC;
    q0_reg_39 : out STD_LOGIC;
    q0_reg_40 : out STD_LOGIC;
    q0_reg_41 : out STD_LOGIC;
    q0_reg_42 : out STD_LOGIC;
    q0_reg_43 : out STD_LOGIC;
    q0_reg_44 : out STD_LOGIC;
    q0_reg_45 : out STD_LOGIC;
    q0_reg_46 : out STD_LOGIC;
    q0_reg_47 : out STD_LOGIC;
    q0_reg_48 : out STD_LOGIC;
    q0_reg_49 : out STD_LOGIC;
    q0_reg_50 : out STD_LOGIC;
    q0_reg_51 : out STD_LOGIC;
    q0_reg_52 : out STD_LOGIC;
    q0_reg_53 : out STD_LOGIC;
    q0_reg_54 : out STD_LOGIC;
    q0_reg_55 : out STD_LOGIC;
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 8 downto 0 );
    A : in STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lshr_ln501_1_reg_4228_reg_i_40 : in STD_LOGIC;
    lshr_ln501_1_reg_4228_reg_i_36 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1_19 : entity is "design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1_19 is
  signal \^cea2\ : STD_LOGIC;
  signal g0_b0_n_5 : STD_LOGIC;
  signal g0_b1_n_5 : STD_LOGIC;
  signal g0_b2_n_5 : STD_LOGIC;
  signal g0_b3_n_5 : STD_LOGIC;
  signal g0_b4_n_5 : STD_LOGIC;
  signal g0_b5_n_5 : STD_LOGIC;
  signal g0_b6_n_5 : STD_LOGIC;
  signal g0_b7_n_5 : STD_LOGIC;
  signal g10_b0_n_5 : STD_LOGIC;
  signal g10_b1_n_5 : STD_LOGIC;
  signal g10_b2_n_5 : STD_LOGIC;
  signal g10_b3_n_5 : STD_LOGIC;
  signal g10_b4_n_5 : STD_LOGIC;
  signal g11_b0_n_5 : STD_LOGIC;
  signal g11_b1_n_5 : STD_LOGIC;
  signal g11_b2_n_5 : STD_LOGIC;
  signal g11_b3_n_5 : STD_LOGIC;
  signal g11_b4_n_5 : STD_LOGIC;
  signal g11_b5_n_5 : STD_LOGIC;
  signal g12_b0_n_5 : STD_LOGIC;
  signal g12_b1_n_5 : STD_LOGIC;
  signal g12_b2_n_5 : STD_LOGIC;
  signal g12_b3_n_5 : STD_LOGIC;
  signal g12_b4_n_5 : STD_LOGIC;
  signal g13_b0_n_5 : STD_LOGIC;
  signal g13_b1_n_5 : STD_LOGIC;
  signal g13_b2_n_5 : STD_LOGIC;
  signal g13_b3_n_5 : STD_LOGIC;
  signal g13_b4_n_5 : STD_LOGIC;
  signal g14_b0_n_5 : STD_LOGIC;
  signal g14_b1_n_5 : STD_LOGIC;
  signal g14_b2_n_5 : STD_LOGIC;
  signal g14_b3_n_5 : STD_LOGIC;
  signal g14_b4_n_5 : STD_LOGIC;
  signal g15_b0_n_5 : STD_LOGIC;
  signal g15_b1_n_5 : STD_LOGIC;
  signal g15_b2_n_5 : STD_LOGIC;
  signal g15_b3_n_5 : STD_LOGIC;
  signal g16_b0_n_5 : STD_LOGIC;
  signal g16_b1_n_5 : STD_LOGIC;
  signal g16_b2_n_5 : STD_LOGIC;
  signal g16_b3_n_5 : STD_LOGIC;
  signal g17_b0_n_5 : STD_LOGIC;
  signal g17_b1_n_5 : STD_LOGIC;
  signal g17_b2_n_5 : STD_LOGIC;
  signal g17_b3_n_5 : STD_LOGIC;
  signal g17_b4_n_5 : STD_LOGIC;
  signal g18_b0_n_5 : STD_LOGIC;
  signal g18_b1_n_5 : STD_LOGIC;
  signal g18_b2_n_5 : STD_LOGIC;
  signal g18_b3_n_5 : STD_LOGIC;
  signal g18_b4_n_5 : STD_LOGIC;
  signal g19_b0_n_5 : STD_LOGIC;
  signal g19_b1_n_5 : STD_LOGIC;
  signal g19_b2_n_5 : STD_LOGIC;
  signal g19_b3_n_5 : STD_LOGIC;
  signal g19_b4_n_5 : STD_LOGIC;
  signal g1_b0_n_5 : STD_LOGIC;
  signal g1_b1_n_5 : STD_LOGIC;
  signal g1_b2_n_5 : STD_LOGIC;
  signal g1_b3_n_5 : STD_LOGIC;
  signal g1_b4_n_5 : STD_LOGIC;
  signal g1_b5_n_5 : STD_LOGIC;
  signal g1_b6_n_5 : STD_LOGIC;
  signal g1_b7_n_5 : STD_LOGIC;
  signal g20_b0_n_5 : STD_LOGIC;
  signal g20_b1_n_5 : STD_LOGIC;
  signal g20_b2_n_5 : STD_LOGIC;
  signal g21_b0_n_5 : STD_LOGIC;
  signal g21_b1_n_5 : STD_LOGIC;
  signal g21_b2_n_5 : STD_LOGIC;
  signal g22_b0_n_5 : STD_LOGIC;
  signal g22_b1_n_5 : STD_LOGIC;
  signal g22_b2_n_5 : STD_LOGIC;
  signal g22_b3_n_5 : STD_LOGIC;
  signal g23_b0_n_5 : STD_LOGIC;
  signal g23_b1_n_5 : STD_LOGIC;
  signal g23_b2_n_5 : STD_LOGIC;
  signal g23_b3_n_5 : STD_LOGIC;
  signal g24_b0_n_5 : STD_LOGIC;
  signal g24_b1_n_5 : STD_LOGIC;
  signal g24_b2_n_5 : STD_LOGIC;
  signal g24_b3_n_5 : STD_LOGIC;
  signal g25_b0_n_5 : STD_LOGIC;
  signal g25_b1_n_5 : STD_LOGIC;
  signal g26_b0_n_5 : STD_LOGIC;
  signal g26_b1_n_5 : STD_LOGIC;
  signal g26_b2_n_5 : STD_LOGIC;
  signal g26_b3_n_5 : STD_LOGIC;
  signal g27_b0_n_5 : STD_LOGIC;
  signal g27_b1_n_5 : STD_LOGIC;
  signal g27_b2_n_5 : STD_LOGIC;
  signal g28_b0_n_5 : STD_LOGIC;
  signal g28_b1_n_5 : STD_LOGIC;
  signal g28_b3_n_5 : STD_LOGIC;
  signal g29_b0_n_5 : STD_LOGIC;
  signal g29_b1_n_5 : STD_LOGIC;
  signal g2_b0_n_5 : STD_LOGIC;
  signal g2_b1_n_5 : STD_LOGIC;
  signal g2_b2_n_5 : STD_LOGIC;
  signal g2_b3_n_5 : STD_LOGIC;
  signal g2_b4_n_5 : STD_LOGIC;
  signal g2_b5_n_5 : STD_LOGIC;
  signal g2_b6_n_5 : STD_LOGIC;
  signal g2_b7_n_5 : STD_LOGIC;
  signal g30_b0_n_5 : STD_LOGIC;
  signal g30_b1_n_5 : STD_LOGIC;
  signal g30_b2_n_5 : STD_LOGIC;
  signal g31_b0_n_5 : STD_LOGIC;
  signal g31_b1_n_5 : STD_LOGIC;
  signal g3_b0_n_5 : STD_LOGIC;
  signal g3_b1_n_5 : STD_LOGIC;
  signal g3_b2_n_5 : STD_LOGIC;
  signal g3_b3_n_5 : STD_LOGIC;
  signal g3_b4_n_5 : STD_LOGIC;
  signal g3_b5_n_5 : STD_LOGIC;
  signal g3_b6_n_5 : STD_LOGIC;
  signal g3_b7_n_5 : STD_LOGIC;
  signal g4_b0_n_5 : STD_LOGIC;
  signal g4_b1_n_5 : STD_LOGIC;
  signal g4_b2_n_5 : STD_LOGIC;
  signal g4_b3_n_5 : STD_LOGIC;
  signal g4_b4_n_5 : STD_LOGIC;
  signal g4_b5_n_5 : STD_LOGIC;
  signal g4_b6_n_5 : STD_LOGIC;
  signal g4_b7_n_5 : STD_LOGIC;
  signal g5_b0_n_5 : STD_LOGIC;
  signal g5_b1_n_5 : STD_LOGIC;
  signal g5_b2_n_5 : STD_LOGIC;
  signal g5_b3_n_5 : STD_LOGIC;
  signal g5_b4_n_5 : STD_LOGIC;
  signal g5_b5_n_5 : STD_LOGIC;
  signal g5_b6_n_5 : STD_LOGIC;
  signal g6_b0_n_5 : STD_LOGIC;
  signal g6_b1_n_5 : STD_LOGIC;
  signal g6_b2_n_5 : STD_LOGIC;
  signal g6_b3_n_5 : STD_LOGIC;
  signal g6_b4_n_5 : STD_LOGIC;
  signal g6_b5_n_5 : STD_LOGIC;
  signal g6_b6_n_5 : STD_LOGIC;
  signal g6_b7_n_5 : STD_LOGIC;
  signal g7_b0_n_5 : STD_LOGIC;
  signal g7_b1_n_5 : STD_LOGIC;
  signal g7_b2_n_5 : STD_LOGIC;
  signal g7_b3_n_5 : STD_LOGIC;
  signal g7_b4_n_5 : STD_LOGIC;
  signal g7_b5_n_5 : STD_LOGIC;
  signal g7_b6_n_5 : STD_LOGIC;
  signal g8_b0_n_5 : STD_LOGIC;
  signal g8_b1_n_5 : STD_LOGIC;
  signal g8_b2_n_5 : STD_LOGIC;
  signal g8_b3_n_5 : STD_LOGIC;
  signal g8_b4_n_5 : STD_LOGIC;
  signal g8_b5_n_5 : STD_LOGIC;
  signal g9_b0_n_5 : STD_LOGIC;
  signal g9_b1_n_5 : STD_LOGIC;
  signal g9_b2_n_5 : STD_LOGIC;
  signal g9_b3_n_5 : STD_LOGIC;
  signal g9_b4_n_5 : STD_LOGIC;
  signal g9_b5_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_100_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_101_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_102_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_103_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_104_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_105_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_106_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_107_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_108_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_109_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_110_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_111_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_112_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_113_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_114_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_115_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_116_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_117_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_118_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_119_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_120_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_121_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_122_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_123_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_124_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_125_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_126_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_127_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_128_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_129_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_130_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_131_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_132_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_133_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_134_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_135_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_136_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_137_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_138_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_139_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_140_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_141_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_142_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_143_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_144_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_145_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_146_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_147_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_148_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_149_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_150_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_151_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_152_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_153_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_154_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_155_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_156_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_157_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_158_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_159_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_50_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_51_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_98_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_99_n_5 : STD_LOGIC;
  signal \^q0_reg\ : STD_LOGIC;
  signal \^q0_reg_2\ : STD_LOGIC;
  signal \^q0_reg_5\ : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 28 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g12_b5 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of g12_b6 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of g23_b3 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of g23_b4 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of g27_b2 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of g30_b2 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of g5_b7 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of g6_b6 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of g6_b7 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of g9_b6 : label is "soft_lutpair123";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  CEA2 <= \^cea2\;
  q0_reg <= \^q0_reg\;
  q0_reg_2 <= \^q0_reg_2\;
  q0_reg_5 <= \^q0_reg_5\;
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF13B79B2AFD1B9F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b0_n_5
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EE4404775750F57"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b1_n_5
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46CB10272A8BFF3F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b2_n_5
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"29848325A94301F7"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b3_n_5
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1AFD0B551213191F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b4_n_5
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"065606714F1F4557"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b5_n_5
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB67FED92E2DB7BF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b6_n_5
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66D2AB611BED2377"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g0_b7_n_5
    );
g10_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCD99326CDB26D9"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b0_n_5
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C3C78F1E3C71E38"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b1_n_5
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC03F80FE03F01F8"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b2_n_5
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFF8001FFF0007"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b3_n_5
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8000000FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g10_b4_n_5
    );
g10_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF80000000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => \^q0_reg\
    );
g11_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98CCE66666666666"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b0_n_5
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"783C1E1E1E1E1E1E"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b1_n_5
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F803FE01FE01FE01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b2_n_5
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFE0001FFFE00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b3_n_5
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE00000001FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b4_n_5
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g11_b5_n_5
    );
g12_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C6318C6318CE6331"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b0_n_5
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1F07C1F07C1E0F0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b1_n_5
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FF003FF003FE00F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b2_n_5
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00000FFFFE000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b3_n_5
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0000000001FFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g12_b4_n_5
    );
g12_b5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => q0_reg_8
    );
g12_b6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FFF"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => q0_reg_7
    );
g13_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71C71C638E31C639"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b0_n_5
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC0FC1F81F03E07"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b1_n_5
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFC003FF800FFE00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b2_n_5
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFFFF800001FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b3_n_5
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g13_b4_n_5
    );
g14_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3C78E1C70E38F1C"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b0_n_5
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FC07E03F01F80FC"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b1_n_5
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003FFE000FFF8003"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b2_n_5
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FFFFFF8000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b3_n_5
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g14_b4_n_5
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_0
    );
g15_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E1E1E3C3878F1"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g15_b0_n_5
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE01FE03F807F0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g15_b1_n_5
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFE0007FFF0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g15_b2_n_5
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFF0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g15_b3_n_5
    );
g16_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0783C3C1E1E1E1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g16_b0_n_5
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF803FC01FE01FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g16_b1_n_5
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFC0001FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g16_b2_n_5
    );
g16_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g16_b3_n_5
    );
g17_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1F07C3E0F87C1E0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b0_n_5
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00FFC01FF803FE0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b1_n_5
    );
g17_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFC00007FFFE0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b2_n_5
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000003FFFFFFFFE0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b3_n_5
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000001F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g17_b4_n_5
    );
g18_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1F83F07E0F83F07"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b0_n_5
    );
g18_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C007FF001FF800FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b1_n_5
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00000FFFFF80000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b2_n_5
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FFFFFFFFFF80000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b3_n_5
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF80000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g18_b4_n_5
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000007FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_1
    );
g19_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E07E07E07E07E0F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b0_n_5
    );
g19_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FFE001FFE001FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b1_n_5
    );
g19_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE000001FFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b2_n_5
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFE00000000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b3_n_5
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FFFFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g19_b4_n_5
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"285EDCB892801A35"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b0_n_5
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1A9E506FA1088E35"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b1_n_5
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"064B601AC0AFAEB1"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b2_n_5
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C6D55300653199"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b3_n_5
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA94999C001C9521"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b4_n_5
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"664DB4B55556D9C1"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b5_n_5
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E3C738CCCCDB4AB"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b6_n_5
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FC0F83C3C38C67"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g1_b7_n_5
    );
g20_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC07F03F81FC0FC0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g20_b0_n_5
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000FFF8003FFC0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g20_b1_n_5
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFFFFF8000003F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g20_b2_n_5
    );
g21_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F80FF01FC07F01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g21_b0_n_5
    );
g21_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8000FFFC000FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g21_b1_n_5
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007FFFFFFC00000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g21_b2_n_5
    );
g22_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE01FE01FE01FC"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g22_b0_n_5
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0001FFFE0003"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g22_b1_n_5
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g22_b2_n_5
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000001FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g22_b3_n_5
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE00FF803FC03FE"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g23_b0_n_5
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE00007FFFC0001"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g23_b1_n_5
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFFFFC0000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g23_b2_n_5
    );
g23_b3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g23_b3_n_5
    );
g23_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000001FF"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => q0_reg_9
    );
g24_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"801FF003FE00FF80"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g24_b0_n_5
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000FFFFE00007F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g24_b1_n_5
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFE000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g24_b2_n_5
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g24_b3_n_5
    );
g25_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F001FF801FF801FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g25_b0_n_5
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFF800007FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g25_b1_n_5
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8000000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => \^q0_reg_2\
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007FFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_3
    );
g26_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E003FF800FFE003F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g26_b0_n_5
    );
g26_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000007FFFFE0000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g26_b1_n_5
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E00000000001FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g26_b2_n_5
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g26_b3_n_5
    );
g27_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF000FFF001FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g27_b0_n_5
    );
g27_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F81F"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => g27_b1_n_5
    );
g27_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => O(2),
      I1 => O(3),
      I2 => O(4),
      I3 => O(5),
      O => g27_b2_n_5
    );
g28_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8003FFE000FFF0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g28_b0_n_5
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFE000000F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g28_b1_n_5
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0000000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g28_b3_n_5
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => q0_reg_4
    );
g29_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FFF0003FFE000F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g29_b0_n_5
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FFFFFFE0000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g29_b1_n_5
    );
g2_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C03AAC06A7EAFB9"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b0_n_5
    );
g2_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700066554C7E6521"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b1_n_5
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80001E33252B49C1"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b2_n_5
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAB5A49B38E01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b3_n_5
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99999936DB695AAB"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b4_n_5
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"787878F1C718C667"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b5_n_5
    );
g2_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F807F80FC0F83E1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b6_n_5
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFF8003FF801FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g2_b7_n_5
    );
g30_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFFE0003FFF00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g30_b0_n_5
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001FFFFFFF00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g30_b1_n_5
    );
g30_b2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => O(3),
      I1 => O(4),
      I2 => O(5),
      O => g30_b2_n_5
    );
g31_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFE0003FFFC"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g31_b0_n_5
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFC"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g31_b1_n_5
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E64B5699801CD5"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b0_n_5
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E38CDB4AAA966"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b1_n_5
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAB5296D9333187"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b2_n_5
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666C9B24B696B52"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b3_n_5
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E3871C718E731"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b4_n_5
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE07F03F07E0F0"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b5_n_5
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFF000FFE00F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b6_n_5
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000FFFFFE000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g3_b7_n_5
    );
g4_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"925A9556B4998E01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b0_n_5
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2493266738E1F001"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b1_n_5
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"92496D2D6A54AAAB"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b2_n_5
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71C71CE319CC6667"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b3_n_5
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F03F03E0F83C1E1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b4_n_5
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000FFE007FC01FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b5_n_5
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFE00003FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b6_n_5
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001FFFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g4_b7_n_5
    );
g5_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F8000003E1E3999"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b0_n_5
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AAAAAAAAB54AD2D"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b1_n_5
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C666666666CD9B64"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b2_n_5
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C1E1E1E1E1C3871C"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b3_n_5
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE01FE01FC07F03"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b4_n_5
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0001FFFC000FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b5_n_5
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFFFFFC00000"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g5_b6_n_5
    );
g5_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF800"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => \^q0_reg_5\
    );
g6_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DB26CCCCC639E3C"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b0_n_5
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB6925A5A5294A95"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b1_n_5
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"38E71C639CE7398C"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b2_n_5
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F81F03E07C1F0783"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b3_n_5
    );
g6_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF001FFC00FF80"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b4_n_5
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFC00007F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g6_b5_n_5
    );
g6_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g6_b6_n_5
    );
g6_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001FFF"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g6_b7_n_5
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA954AD4A5A5B"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b0_n_5
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666664CD9B26C936"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b1_n_5
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E1E1C3C78E1C70E"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b2_n_5
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FE03FC07E03F01"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b3_n_5
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFC001FFF00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g7_b4_n_5
    );
g7_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFF0"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => g7_b5_n_5
    );
g7_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => O(3),
      I1 => O(4),
      I2 => O(5),
      O => g7_b6_n_5
    );
g8_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AD6A54A955AAAAAB"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b0_n_5
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CE63398CC666667"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b1_n_5
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"83E1F0783C1E1E1F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b2_n_5
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FE00FF803FE01FF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b3_n_5
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001FFFF80001FFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b4_n_5
    );
g8_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000007FFFFFFFF"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g8_b5_n_5
    );
g9_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2492492DA4B4B4B5"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b0_n_5
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E38E38E39C738C73"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b1_n_5
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F81F81F83F07C0F"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b2_n_5
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8007FF800FFC00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b3_n_5
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8000007FFFFC00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b4_n_5
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007FFFFFFFFFFC00"
    )
        port map (
      I0 => O(0),
      I1 => O(1),
      I2 => O(2),
      I3 => O(3),
      I4 => O(4),
      I5 => O(5),
      O => g9_b5_n_5
    );
g9_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001F"
    )
        port map (
      I0 => O(1),
      I1 => O(2),
      I2 => O(3),
      I3 => O(4),
      I4 => O(5),
      O => q0_reg_6
    );
lshr_ln501_1_reg_4228_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CEP,
      I1 => ap_enable_reg_pp0_iter5,
      O => \^cea2\
    );
lshr_ln501_1_reg_4228_reg_i_100: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b4_n_5,
      I1 => g9_b4_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_100_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_101: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b4_n_5,
      I1 => g11_b4_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_101_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_102: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b4_n_5,
      I1 => g5_b4_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_102_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_103: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b4_n_5,
      I1 => g7_b4_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_103_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_104: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b4_n_5,
      I1 => g1_b4_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_104_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_105: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b4_n_5,
      I1 => g3_b4_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_105_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_106: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b3_n_5,
      I1 => g13_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_106_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_107: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b3_n_5,
      I1 => g15_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_107_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_108: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b3_n_5,
      I1 => g9_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_108_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_109: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b3_n_5,
      I1 => g11_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_109_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_110: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b3_n_5,
      I1 => g5_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_110_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_111: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b3_n_5,
      I1 => g7_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_111_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_112: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b3_n_5,
      I1 => g1_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_112_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_113: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b3_n_5,
      I1 => g3_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_113_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_114: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b3_n_5,
      I1 => g17_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_114_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_115: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b3_n_5,
      I1 => g19_b3_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_115_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_116: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b2_n_5,
      I1 => g13_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_116_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_117: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b2_n_5,
      I1 => g15_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_117_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_118: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b2_n_5,
      I1 => g9_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_118_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_119: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b2_n_5,
      I1 => g11_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_119_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_120: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b2_n_5,
      I1 => g5_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_120_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_121: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b2_n_5,
      I1 => g7_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_121_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_122: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b2_n_5,
      I1 => g1_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_122_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_123: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b2_n_5,
      I1 => g3_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_123_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_124: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b2_n_5,
      I1 => g21_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_124_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_125: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b2_n_5,
      I1 => g23_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_125_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_126: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b2_n_5,
      I1 => g17_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_126_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_127: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b2_n_5,
      I1 => g19_b2_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_127_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_128: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b1_n_5,
      I1 => g13_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_128_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_129: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b1_n_5,
      I1 => g15_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_129_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_130: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b1_n_5,
      I1 => g9_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_130_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_131: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b1_n_5,
      I1 => g11_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_131_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_132: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b1_n_5,
      I1 => g5_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_132_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_133: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b1_n_5,
      I1 => g7_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_133_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_134: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b1_n_5,
      I1 => g1_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_134_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_135: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b1_n_5,
      I1 => g3_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_135_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_136: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b1_n_5,
      I1 => g29_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_136_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_137: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b1_n_5,
      I1 => g31_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_137_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_138: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b1_n_5,
      I1 => g25_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_138_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_139: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b1_n_5,
      I1 => g27_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_139_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_140: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b1_n_5,
      I1 => g21_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_140_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_141: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b1_n_5,
      I1 => g23_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_141_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_142: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b1_n_5,
      I1 => g17_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_142_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_143: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b1_n_5,
      I1 => g19_b1_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_143_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_144: unisim.vcomponents.MUXF7
     port map (
      I0 => g12_b0_n_5,
      I1 => g13_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_144_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_145: unisim.vcomponents.MUXF7
     port map (
      I0 => g14_b0_n_5,
      I1 => g15_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_145_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_146: unisim.vcomponents.MUXF7
     port map (
      I0 => g8_b0_n_5,
      I1 => g9_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_146_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_147: unisim.vcomponents.MUXF7
     port map (
      I0 => g10_b0_n_5,
      I1 => g11_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_147_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_148: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b0_n_5,
      I1 => g5_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_148_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_149: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b0_n_5,
      I1 => g7_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_149_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_150: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b0_n_5,
      I1 => g1_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_150_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_151: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b0_n_5,
      I1 => g3_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_151_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_152: unisim.vcomponents.MUXF7
     port map (
      I0 => g28_b0_n_5,
      I1 => g29_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_152_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_153: unisim.vcomponents.MUXF7
     port map (
      I0 => g30_b0_n_5,
      I1 => g31_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_153_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_154: unisim.vcomponents.MUXF7
     port map (
      I0 => g24_b0_n_5,
      I1 => g25_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_154_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_155: unisim.vcomponents.MUXF7
     port map (
      I0 => g26_b0_n_5,
      I1 => g27_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_155_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_156: unisim.vcomponents.MUXF7
     port map (
      I0 => g20_b0_n_5,
      I1 => g21_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_156_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_157: unisim.vcomponents.MUXF7
     port map (
      I0 => g22_b0_n_5,
      I1 => g23_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_157_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_158: unisim.vcomponents.MUXF7
     port map (
      I0 => g16_b0_n_5,
      I1 => g17_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_158_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_159: unisim.vcomponents.MUXF7
     port map (
      I0 => g18_b0_n_5,
      I1 => g19_b0_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_159_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_26: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_50_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_51_n_5,
      O => q0_reg_54,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g6_b7_n_5,
      I1 => O(7),
      I2 => \^q0_reg_5\,
      I3 => O(6),
      I4 => g4_b7_n_5,
      O => q0_reg_55
    );
lshr_ln501_1_reg_4228_reg_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b7_n_5,
      I1 => g1_b7_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_50_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_51: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b7_n_5,
      I1 => g3_b7_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_51_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g7_b6_n_5,
      I1 => g6_b6_n_5,
      I2 => O(7),
      I3 => g5_b6_n_5,
      I4 => O(6),
      I5 => g4_b6_n_5,
      O => q0_reg_53
    );
lshr_ln501_1_reg_4228_reg_i_54: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_98_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_99_n_5,
      O => q0_reg_52,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g11_b5_n_5,
      I1 => \^q0_reg\,
      I2 => O(7),
      I3 => g9_b5_n_5,
      I4 => O(6),
      I5 => g8_b5_n_5,
      O => q0_reg_51
    );
lshr_ln501_1_reg_4228_reg_i_57: unisim.vcomponents.MUXF7
     port map (
      I0 => g6_b5_n_5,
      I1 => g7_b5_n_5,
      O => q0_reg_50,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_58: unisim.vcomponents.MUXF7
     port map (
      I0 => g4_b5_n_5,
      I1 => g5_b5_n_5,
      O => q0_reg_49,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_59: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b5_n_5,
      I1 => g3_b5_n_5,
      O => q0_reg_48,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_60: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b5_n_5,
      I1 => g1_b5_n_5,
      O => q0_reg_47,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => g19_b4_n_5,
      I1 => g18_b4_n_5,
      I2 => O(7),
      I3 => g17_b4_n_5,
      I4 => O(6),
      O => q0_reg_46
    );
lshr_ln501_1_reg_4228_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_36,
      I1 => g14_b4_n_5,
      I2 => O(7),
      I3 => g13_b4_n_5,
      I4 => O(6),
      I5 => g12_b4_n_5,
      O => q0_reg_45
    );
lshr_ln501_1_reg_4228_reg_i_63: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_100_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_101_n_5,
      O => q0_reg_44,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_64: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_102_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_103_n_5,
      O => q0_reg_43,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_65: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_104_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_105_n_5,
      O => q0_reg_42,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_66: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_106_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_107_n_5,
      O => q0_reg_37,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_67: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_108_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_109_n_5,
      O => q0_reg_36,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_68: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_110_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_111_n_5,
      O => q0_reg_35,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_69: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_112_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_113_n_5,
      O => q0_reg_34,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_70: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3B38"
    )
        port map (
      I0 => g7_b6_n_5,
      I1 => O(7),
      I2 => O(6),
      I3 => g28_b3_n_5,
      O => q0_reg_41
    );
lshr_ln501_1_reg_4228_reg_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => g26_b3_n_5,
      I1 => O(7),
      I2 => \^q0_reg_2\,
      I3 => O(6),
      I4 => g24_b3_n_5,
      O => q0_reg_40
    );
lshr_ln501_1_reg_4228_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g23_b3_n_5,
      I1 => g22_b3_n_5,
      I2 => O(7),
      I3 => \^q0_reg_5\,
      I4 => O(6),
      I5 => g13_b4_n_5,
      O => q0_reg_39
    );
lshr_ln501_1_reg_4228_reg_i_73: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_114_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_115_n_5,
      O => q0_reg_38,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_74: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_116_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_117_n_5,
      O => q0_reg_29,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_75: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_118_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_119_n_5,
      O => q0_reg_28,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_76: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_120_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_121_n_5,
      O => q0_reg_27,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_77: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_122_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_123_n_5,
      O => q0_reg_26,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_40,
      I1 => g30_b2_n_5,
      I2 => O(7),
      I3 => g22_b3_n_5,
      I4 => O(6),
      I5 => g28_b3_n_5,
      O => q0_reg_33
    );
lshr_ln501_1_reg_4228_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => g27_b2_n_5,
      I1 => g26_b2_n_5,
      I2 => O(7),
      I3 => \^q0_reg_2\,
      I4 => O(6),
      I5 => g24_b2_n_5,
      O => q0_reg_32
    );
lshr_ln501_1_reg_4228_reg_i_80: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_124_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_125_n_5,
      O => q0_reg_31,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_81: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_126_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_127_n_5,
      O => q0_reg_30,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_82: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_128_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_129_n_5,
      O => q0_reg_21,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_83: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_130_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_131_n_5,
      O => q0_reg_20,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_84: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_132_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_133_n_5,
      O => q0_reg_19,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_85: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_134_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_135_n_5,
      O => q0_reg_18,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_86: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_136_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_137_n_5,
      O => q0_reg_25,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_87: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_138_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_139_n_5,
      O => q0_reg_24,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_88: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_140_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_141_n_5,
      O => q0_reg_23,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_89: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_142_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_143_n_5,
      O => q0_reg_22,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_90: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_144_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_145_n_5,
      O => q0_reg_13,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_91: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_146_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_147_n_5,
      O => q0_reg_12,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_92: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_148_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_149_n_5,
      O => q0_reg_11,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_93: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_150_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_151_n_5,
      O => q0_reg_10,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_94: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_152_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_153_n_5,
      O => q0_reg_17,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_95: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_154_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_155_n_5,
      O => q0_reg_16,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_96: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_156_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_157_n_5,
      O => q0_reg_15,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_97: unisim.vcomponents.MUXF8
     port map (
      I0 => lshr_ln501_1_reg_4228_reg_i_158_n_5,
      I1 => lshr_ln501_1_reg_4228_reg_i_159_n_5,
      O => q0_reg_14,
      S => O(7)
    );
lshr_ln501_1_reg_4228_reg_i_98: unisim.vcomponents.MUXF7
     port map (
      I0 => g0_b6_n_5,
      I1 => g1_b6_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_98_n_5,
      S => O(6)
    );
lshr_ln501_1_reg_4228_reg_i_99: unisim.vcomponents.MUXF7
     port map (
      I0 => g2_b6_n_5,
      I1 => g3_b6_n_5,
      O => lshr_ln501_1_reg_4228_reg_i_99_n_5,
      S => O(6)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => A(17),
      A(28) => A(17),
      A(27) => A(17),
      A(26) => A(17),
      A(25) => A(17),
      A(24) => A(17),
      A(23) => A(17),
      A(22) => A(17),
      A(21) => A(17),
      A(20) => A(17),
      A(19) => A(17),
      A(18) => A(17),
      A(17 downto 0) => A(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => DSP_ALU_INST(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^cea2\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => CEP,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 28) => NLW_tmp_product_P_UNCONNECTED(47 downto 28),
      P(27) => tmp_product_n_83,
      P(26) => tmp_product_n_84,
      P(25) => tmp_product_n_85,
      P(24) => tmp_product_n_86,
      P(23) => tmp_product_n_87,
      P(22) => tmp_product_n_88,
      P(21) => tmp_product_n_89,
      P(20) => tmp_product_n_90,
      P(19) => tmp_product_n_91,
      P(18) => tmp_product_n_92,
      P(17 downto 8) => P(9 downto 0),
      P(7) => tmp_product_n_103,
      P(6) => tmp_product_n_104,
      P(5) => tmp_product_n_105,
      P(4) => tmp_product_n_106,
      P(3) => tmp_product_n_107,
      P(2) => tmp_product_n_108,
      P(1) => tmp_product_n_109,
      P(0) => tmp_product_n_110,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s_21 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    xor_ln188_fu_239_p2 : out STD_LOGIC;
    cmp10251_fu_233_p2 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s_21 : entity is "design_1_v_demosaic_0_0_reg_unsigned_short_s";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s_21 is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \xor_ln188_reg_358[0]_i_2_n_5\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\cmp10251_reg_353[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \xor_ln188_reg_358[0]_i_2_n_5\,
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      I4 => \^q\(10),
      I5 => \^q\(9),
      O => cmp10251_fu_233_p2
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[10]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\xor_ln188_reg_358[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \xor_ln188_reg_358[0]_i_2_n_5\,
      O => xor_ln188_fu_239_p2
    );
\xor_ln188_reg_358[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \xor_ln188_reg_358[0]_i_2_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    ack_in_t_reg_1 : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ack_in_t_i_1_n_5 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[9]_i_2_n_5\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_5\ : STD_LOGIC;
  signal \state[1]_i_1_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair14";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of ack_in_t_i_1 : label is "soft_lutpair14";
begin
  Q(0) <= \^q\(0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => ack_in_t_reg_1,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => s_axis_video_TVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => ack_in_t_reg_1,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF00CF"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ack_in_t_reg_1,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^ack_in_t_reg_0\,
      O => ack_in_t_i_1_n_5
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_5,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[0]\,
      O => \data_p1[0]_i_1__0_n_5\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[1]\,
      O => \data_p1[1]_i_1__0_n_5\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[2]\,
      O => \data_p1[2]_i_1__0_n_5\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[3]\,
      O => \data_p1[3]_i_1__0_n_5\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[4]\,
      O => \data_p1[4]_i_1__0_n_5\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[5]\,
      O => \data_p1[5]_i_1__0_n_5\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[6]\,
      O => \data_p1[6]_i_1__0_n_5\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[7]\,
      O => \data_p1[7]_i_1__0_n_5\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[8]\,
      O => \data_p1[8]_i_1__0_n_5\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B08"
    )
        port map (
      I0 => ack_in_t_reg_1,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TVALID,
      O => load_p1
    );
\data_p1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => s_axis_video_TDATA(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p2_reg_n_5_[9]\,
      O => \data_p1[9]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_5\,
      Q => \data_p1_reg[9]_0\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_2_n_5\,
      Q => \data_p1_reg[9]_0\(9),
      R => '0'
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => s_axis_video_TVALID,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(0),
      Q => \data_p2_reg_n_5_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(1),
      Q => \data_p2_reg_n_5_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(2),
      Q => \data_p2_reg_n_5_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(3),
      Q => \data_p2_reg_n_5_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(4),
      Q => \data_p2_reg_n_5_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(5),
      Q => \data_p2_reg_n_5_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(6),
      Q => \data_p2_reg_n_5_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(7),
      Q => \data_p2_reg_n_5_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(8),
      Q => \data_p2_reg_n_5_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(9),
      Q => \data_p2_reg_n_5_[9]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFC0DF00"
    )
        port map (
      I0 => ack_in_t_reg_1,
      I1 => s_axis_video_TVALID,
      I2 => state(1),
      I3 => \^q\(0),
      I4 => \^ack_in_t_reg_0\,
      O => \state[0]_i_1_n_5\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ack_in_t_reg_1,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => s_axis_video_TVALID,
      O => \state[1]_i_1_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_5\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1\ : entity is "design_1_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1\ is
  signal \ack_in_t_i_1__4_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair510";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__4\ : label is "soft_lutpair510";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TLAST(0) <= \^m_axis_video_tlast\(0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => E(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => m_axis_video_TREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => E(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => m_axis_video_TREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0F05"
    )
        port map (
      I0 => \state__0\(0),
      I1 => E(0),
      I2 => \state__0\(1),
      I3 => m_axis_video_TREADY,
      I4 => \^ack_in_t_reg_0\,
      O => \ack_in_t_i_1__4_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__4_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFABFFEF20A80020"
    )
        port map (
      I0 => \data_p1[0]_i_2__2_n_5\,
      I1 => \state__0\(0),
      I2 => E(0),
      I3 => \state__0\(1),
      I4 => m_axis_video_TREADY,
      I5 => \^m_axis_video_tlast\(0),
      O => \data_p1[0]_i_1__4_n_5\
    );
\data_p1[0]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^data_p2\,
      O => \data_p1[0]_i_2__2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__4_n_5\,
      Q => \^m_axis_video_tlast\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_2\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_2\ : entity is "design_1_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_2\ is
  signal \ack_in_t_i_1__3_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair511";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair511";
begin
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TUSER(0) <= \^m_axis_video_tuser\(0);
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => E(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => m_axis_video_TREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => E(0),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => m_axis_video_TREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0F05"
    )
        port map (
      I0 => \state__0\(0),
      I1 => E(0),
      I2 => \state__0\(1),
      I3 => m_axis_video_TREADY,
      I4 => \^ack_in_t_reg_0\,
      O => \ack_in_t_i_1__3_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFABFFEF20A80020"
    )
        port map (
      I0 => \data_p1[0]_i_2__1_n_5\,
      I1 => \state__0\(0),
      I2 => E(0),
      I3 => \state__0\(1),
      I4 => m_axis_video_TREADY,
      I5 => \^m_axis_video_tuser\(0),
      O => \data_p1[0]_i_1__3_n_5\
    );
\data_p1[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \^data_p2\,
      O => \data_p1[0]_i_2__1_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__3_n_5\,
      Q => \^m_axis_video_tuser\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_22\ is
  port (
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \data_p1_reg[0]_0\ : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_22\ : entity is "design_1_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_22\ is
  signal \ack_in_t_i_1__1_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2__0_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video_tlast_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__1\ : label is "soft_lutpair15";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__1\ : label is "soft_lutpair15";
begin
  s_axis_video_TLAST_int_regslice <= \^s_axis_video_tlast_int_regslice\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[0]_0\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AF80508"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ack_in_t_reg_n_5,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \data_p1_reg[0]_0\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73303"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p1_reg[0]_0\,
      I4 => ack_in_t_reg_n_5,
      O => \ack_in_t_i_1__1_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFEEFFF2A022000"
    )
        port map (
      I0 => \data_p1[0]_i_2__0_n_5\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p1_reg[0]_0\,
      I4 => s_axis_video_TVALID,
      I5 => \^s_axis_video_tlast_int_regslice\,
      O => \data_p1[0]_i_1__2_n_5\
    );
\data_p1[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TLAST(0),
      O => \data_p1[0]_i_2__0_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__2_n_5\,
      Q => \^s_axis_video_tlast_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => data_p2,
      O => \data_p2[0]_i_1__1_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__1_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_23\ is
  port (
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \data_p1_reg[0]_1\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_23\ : entity is "design_1_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_23\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_23\ is
  signal \ack_in_t_i_1__0_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_5\ : STD_LOGIC;
  signal \^data_p1_reg[0]_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__0\ : label is "soft_lutpair16";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__0\ : label is "soft_lutpair16";
begin
  \data_p1_reg[0]_0\ <= \^data_p1_reg[0]_0\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[0]_1\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AF80508"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => ack_in_t_reg_n_5,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \data_p1_reg[0]_1\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF73303"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p1_reg[0]_1\,
      I4 => ack_in_t_reg_n_5,
      O => \ack_in_t_i_1__0_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFEEFFF2A022000"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_5\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \data_p1_reg[0]_1\,
      I4 => s_axis_video_TVALID,
      I5 => \^data_p1_reg[0]_0\,
      O => \data_p1[0]_i_1__1_n_5\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TUSER(0),
      O => \data_p1[0]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__1_n_5\,
      Q => \^data_p1_reg[0]_0\,
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => data_p2,
      O => \data_p2[0]_i_1__0_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__0_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized2\ is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    empty_n_reg : out STD_LOGIC;
    m_axis_video_TREADY_0 : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \data_p1_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[29]_1\ : in STD_LOGIC;
    \data_p1_reg[29]_2\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[29]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized2\ : entity is "design_1_v_demosaic_0_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized2\ is
  signal \ack_in_t_i_1__2_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[29]_i_2_n_5\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[24]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[25]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[26]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[27]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[28]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[29]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[9]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  signal \^m_axis_video_tvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair508";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair509";
begin
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
  m_axis_video_TVALID <= \^m_axis_video_tvalid\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => E(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => m_axis_video_TREADY,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E12"
    )
        port map (
      I0 => E(0),
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => m_axis_video_TREADY,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFF00F3"
    )
        port map (
      I0 => E(0),
      I1 => \state__0\(0),
      I2 => m_axis_video_TREADY,
      I3 => \state__0\(1),
      I4 => \^m_axis_video_tready_int_regslice\,
      O => \ack_in_t_i_1__2_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_5\,
      Q => \^m_axis_video_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F44F4444"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => Q(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => Q(2),
      I5 => m_axis_video_TREADY,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F44FF444444"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\,
      I1 => Q(1),
      I2 => m_axis_video_TREADY,
      I3 => Q(2),
      I4 => \state__0\(0),
      I5 => \state__0\(1),
      O => D(1)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(0),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(0),
      O => \data_p1[0]_i_1_n_5\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[10]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(10),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(10),
      O => \data_p1[10]_i_1_n_5\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[11]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(11),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(11),
      O => \data_p1[11]_i_1_n_5\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[12]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(12),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(12),
      O => \data_p1[12]_i_1_n_5\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[13]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(13),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(13),
      O => \data_p1[13]_i_1_n_5\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[14]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(14),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(14),
      O => \data_p1[14]_i_1_n_5\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[15]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(15),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(15),
      O => \data_p1[15]_i_1_n_5\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[16]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(16),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(16),
      O => \data_p1[16]_i_1_n_5\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[17]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(17),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(17),
      O => \data_p1[17]_i_1_n_5\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[18]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(18),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(18),
      O => \data_p1[18]_i_1_n_5\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[19]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(19),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(19),
      O => \data_p1[19]_i_1_n_5\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(1),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(1),
      O => \data_p1[1]_i_1_n_5\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[20]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(20),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(20),
      O => \data_p1[20]_i_1_n_5\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[21]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(21),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(21),
      O => \data_p1[21]_i_1_n_5\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[22]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(22),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(22),
      O => \data_p1[22]_i_1_n_5\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[23]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(23),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(23),
      O => \data_p1[23]_i_1_n_5\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[24]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(24),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(24),
      O => \data_p1[24]_i_1_n_5\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[25]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(25),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(25),
      O => \data_p1[25]_i_1_n_5\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[26]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(26),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(26),
      O => \data_p1[26]_i_1_n_5\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[27]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(27),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(27),
      O => \data_p1[27]_i_1_n_5\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[28]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(28),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(28),
      O => \data_p1[28]_i_1_n_5\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4E04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => E(0),
      I2 => \state__0\(1),
      I3 => m_axis_video_TREADY,
      O => load_p1
    );
\data_p1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[29]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(29),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(29),
      O => \data_p1[29]_i_2_n_5\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(2),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(2),
      O => \data_p1[2]_i_1_n_5\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(3),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(3),
      O => \data_p1[3]_i_1_n_5\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(4),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(4),
      O => \data_p1[4]_i_1_n_5\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(5),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(5),
      O => \data_p1[5]_i_1_n_5\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(6),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(6),
      O => \data_p1[6]_i_1_n_5\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(7),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(7),
      O => \data_p1[7]_i_1_n_5\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[8]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(8),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(8),
      O => \data_p1[8]_i_1_n_5\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[9]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \data_p1_reg[29]_0\(9),
      I4 => \data_p1_reg[29]_1\,
      I5 => \data_p1_reg[29]_2\(9),
      O => \data_p1[9]_i_1_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_5\,
      Q => m_axis_video_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_5\,
      Q => m_axis_video_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_5\,
      Q => m_axis_video_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_5\,
      Q => m_axis_video_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_5\,
      Q => m_axis_video_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_5\,
      Q => m_axis_video_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_5\,
      Q => m_axis_video_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_5\,
      Q => m_axis_video_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_5\,
      Q => m_axis_video_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_5\,
      Q => m_axis_video_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_5\,
      Q => m_axis_video_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_5\,
      Q => m_axis_video_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_5\,
      Q => m_axis_video_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_5\,
      Q => m_axis_video_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_5\,
      Q => m_axis_video_TDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_5\,
      Q => m_axis_video_TDATA(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_5\,
      Q => m_axis_video_TDATA(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_5\,
      Q => m_axis_video_TDATA(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_5\,
      Q => m_axis_video_TDATA(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_5\,
      Q => m_axis_video_TDATA(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_5\,
      Q => m_axis_video_TDATA(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_2_n_5\,
      Q => m_axis_video_TDATA(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_5\,
      Q => m_axis_video_TDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_5\,
      Q => m_axis_video_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_5\,
      Q => m_axis_video_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_5\,
      Q => m_axis_video_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_5\,
      Q => m_axis_video_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1_n_5\,
      Q => m_axis_video_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_5\,
      Q => m_axis_video_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_5\,
      Q => m_axis_video_TDATA(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(0),
      Q => \data_p2_reg_n_5_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(10),
      Q => \data_p2_reg_n_5_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(11),
      Q => \data_p2_reg_n_5_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(12),
      Q => \data_p2_reg_n_5_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(13),
      Q => \data_p2_reg_n_5_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(14),
      Q => \data_p2_reg_n_5_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(15),
      Q => \data_p2_reg_n_5_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(16),
      Q => \data_p2_reg_n_5_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(17),
      Q => \data_p2_reg_n_5_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(18),
      Q => \data_p2_reg_n_5_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(19),
      Q => \data_p2_reg_n_5_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(1),
      Q => \data_p2_reg_n_5_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(20),
      Q => \data_p2_reg_n_5_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(21),
      Q => \data_p2_reg_n_5_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(22),
      Q => \data_p2_reg_n_5_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(23),
      Q => \data_p2_reg_n_5_[23]\,
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(24),
      Q => \data_p2_reg_n_5_[24]\,
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(25),
      Q => \data_p2_reg_n_5_[25]\,
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(26),
      Q => \data_p2_reg_n_5_[26]\,
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(27),
      Q => \data_p2_reg_n_5_[27]\,
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(28),
      Q => \data_p2_reg_n_5_[28]\,
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(29),
      Q => \data_p2_reg_n_5_[29]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(2),
      Q => \data_p2_reg_n_5_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(3),
      Q => \data_p2_reg_n_5_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(4),
      Q => \data_p2_reg_n_5_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(5),
      Q => \data_p2_reg_n_5_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(6),
      Q => \data_p2_reg_n_5_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(7),
      Q => \data_p2_reg_n_5_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(8),
      Q => \data_p2_reg_n_5_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[29]_0\(9),
      Q => \data_p2_reg_n_5_[9]\,
      R => '0'
    );
\full_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A008200"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => Q(2),
      I4 => m_axis_video_TREADY,
      O => empty_n_reg
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C80C"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => Q(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => m_axis_video_TREADY_0
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FC4C"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^m_axis_video_tvalid\,
      I2 => state(1),
      I3 => E(0),
      O => \state[0]_i_1__0_n_5\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => state(1),
      I1 => E(0),
      I2 => m_axis_video_TREADY,
      I3 => \^m_axis_video_tvalid\,
      O => \state[1]_i_1__0_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_5\,
      Q => \^m_axis_video_tvalid\,
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0 is
  port (
    DebayerRandBatG_U0_ap_start : out STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : out STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0 is
  signal \^debayerrandbatg_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \full_n_i_1__2_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_5\ : STD_LOGIC;
  signal \^start_for_debayerrandbatg_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair496";
begin
  DebayerRandBatG_U0_ap_start <= \^debayerrandbatg_u0_ap_start\;
  start_for_DebayerRandBatG_U0_full_n <= \^start_for_debayerrandbatg_u0_full_n\;
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^debayerrandbatg_u0_ap_start\,
      O => \empty_n_i_1__2_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_5\,
      Q => \^debayerrandbatg_u0_ap_start\,
      R => full_n_reg_0
    );
\full_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_debayerrandbatg_u0_full_n\,
      O => \full_n_i_1__2_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_5\,
      Q => \^start_for_debayerrandbatg_u0_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => mOutPtr(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__0_n_5\,
      Q => mOutPtr(1),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 is
  port (
    DebayerRatBorBatR_U0_ap_start : out STD_LOGIC;
    start_for_DebayerRatBorBatR_U0_full_n : out STD_LOGIC;
    Debayer_U0_ap_idle : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    \y_fu_74_reg[16]\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \pop__0\ : in STD_LOGIC;
    int_ap_idle_i_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_i_3_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 is
  signal \^debayerratborbatr_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \full_n_i_1__1_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_5_n_5 : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_5\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_debayerratborbatr_u0_full_n\ : STD_LOGIC;
  signal \^start_once_reg_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair497";
begin
  DebayerRatBorBatR_U0_ap_start <= \^debayerratborbatr_u0_ap_start\;
  start_for_DebayerRatBorBatR_U0_full_n <= \^start_for_debayerratborbatr_u0_full_n\;
  start_once_reg_reg <= \^start_once_reg_reg\;
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^debayerratborbatr_u0_ap_start\,
      O => \empty_n_i_1__1_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_5\,
      Q => \^debayerratborbatr_u0_ap_start\,
      R => \mOutPtr_reg[0]_0\
    );
\full_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_debayerratborbatr_u0_full_n\,
      O => \full_n_i_1__1_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_5\,
      Q => \^start_for_debayerratborbatr_u0_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => int_ap_idle_i_5_n_5,
      I1 => int_ap_idle_i_3(0),
      I2 => int_ap_idle_i_3_0(0),
      I3 => DebayerRandBatG_U0_ap_start,
      I4 => Q(0),
      I5 => \^start_once_reg_reg\,
      O => Debayer_U0_ap_idle
    );
int_ap_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^debayerratborbatr_u0_ap_start\,
      I1 => start_for_DebayerRandBatG_U0_full_n,
      I2 => start_once_reg_0,
      O => int_ap_idle_i_5_n_5
    );
\loopHeight_reg_536[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \y_fu_74_reg[16]\,
      I1 => start_for_ZipperRemoval_U0_full_n,
      I2 => Debayer_U0_ap_start,
      I3 => \^start_for_debayerratborbatr_u0_full_n\,
      I4 => start_once_reg,
      O => \^start_once_reg_reg\
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_6_in,
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2_n_5\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008880"
    )
        port map (
      I0 => \^start_for_debayerratborbatr_u0_full_n\,
      I1 => Debayer_U0_ap_start,
      I2 => start_for_ZipperRemoval_U0_full_n,
      I3 => \y_fu_74_reg[16]\,
      I4 => start_once_reg,
      I5 => \pop__0\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__1_n_5\,
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => mOutPtr(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__1_n_5\,
      D => \mOutPtr[1]_i_2_n_5\,
      Q => mOutPtr(1),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_start : in STD_LOGIC;
    Debayer_U0_ap_idle : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \full_n_i_1__10_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_5\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair578";
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00FFFFBF00BF00"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => empty_n_reg_1,
      I3 => \^multipixstream2axivideo_u0_ap_start\,
      I4 => start_once_reg,
      I5 => empty_n_reg_2,
      O => \empty_n_i_1__10_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => start_once_reg,
      I3 => ZipperRemoval_U0_ap_start,
      I4 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I5 => full_n_reg_0,
      O => \full_n_i_1__10_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_5\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040000000400"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => int_ap_idle_reg(0),
      I2 => Debayer_U0_ap_start,
      I3 => Debayer_U0_ap_idle,
      I4 => ap_start,
      I5 => int_ap_idle_reg_0,
      O => empty_n_reg_0
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__10_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => ZipperRemoval_U0_ap_start,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => empty_n_reg_1,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__2_n_5\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => ZipperRemoval_U0_ap_start,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => empty_n_reg_1,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__6_n_5\,
      D => \mOutPtr[0]_i_1__10_n_5\,
      Q => mOutPtr(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__6_n_5\,
      D => \mOutPtr[1]_i_2__2_n_5\,
      Q => mOutPtr(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0 is
  port (
    ZipperRemoval_U0_ap_start : out STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0 is
  signal \^zipperremoval_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__8_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_5\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_zipperremoval_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair579";
begin
  ZipperRemoval_U0_ap_start <= \^zipperremoval_u0_ap_start\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  start_for_ZipperRemoval_U0_full_n <= \^start_for_zipperremoval_u0_full_n\;
\empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      I3 => full_n,
      I4 => \^zipperremoval_u0_ap_start\,
      O => \empty_n_i_1__8_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_5\,
      Q => \^zipperremoval_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0B0F0"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \^start_for_zipperremoval_u0_full_n\,
      I3 => Debayer_U0_ap_start,
      I4 => \mOutPtr_reg[0]_0\,
      I5 => \mOutPtr_reg[0]_1\,
      O => \full_n_i_1__8_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_5\,
      Q => \^start_for_zipperremoval_u0_full_n\,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000040004000"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => int_ap_idle_reg(0),
      I2 => int_ap_idle_reg_0,
      I3 => Q(0),
      I4 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I5 => ap_start,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^zipperremoval_u0_ap_start\,
      I1 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I2 => start_once_reg,
      O => \^empty_n_reg_0\
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__9_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^start_for_zipperremoval_u0_full_n\,
      I1 => Debayer_U0_ap_start,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg[0]_1\,
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__1_n_5\
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^start_for_zipperremoval_u0_full_n\,
      I1 => Debayer_U0_ap_start,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg[0]_1\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__5_n_5\,
      D => \mOutPtr[0]_i_1__9_n_5\,
      Q => mOutPtr(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__5_n_5\,
      D => \mOutPtr[1]_i_2__1_n_5\,
      Q => mOutPtr(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol is
  port (
    ap_loop_init_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \axi_last_4_reg_99_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    axi_last_4_loc_fu_86 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol is
  signal eol_1_reg_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
begin
\axi_last_4_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => eol_1_reg_110,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_26
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1(0) => ap_loop_init_int_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      \axi_last_4_reg_99_reg[0]\ => \axi_last_4_reg_99_reg[0]_0\,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      eol_1_reg_110 => eol_1_reg_110,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln188_reg_380 => select_ln188_reg_380
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start is
  port (
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \axi_last_4_loc_fu_86_reg[0]\ : out STD_LOGIC;
    \sof_reg_79_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : in STD_LOGIC;
    \axi_last_2_reg_126_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_last_4_loc_fu_86 : in STD_LOGIC;
    axi_last_2_reg_126 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start is
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out : STD_LOGIC;
  signal \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\ : STD_LOGIC;
  signal sof_reg_79 : STD_LOGIC;
begin
  grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY <= \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\;
\axi_last_2_reg_126[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => axi_last_4_loc_fu_86,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out,
      I2 => \axi_last_2_reg_126_reg[0]\(3),
      I3 => \axi_last_2_reg_126_reg[0]\(2),
      I4 => axi_last_2_reg_126,
      O => \axi_last_4_loc_fu_86_reg[0]\
    );
\axi_last_fu_50_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      D => s_axis_video_TLAST_int_regslice,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \d_read_reg_22_reg[0]\(2 downto 0) => \axi_last_2_reg_126_reg[0]\(2 downto 0),
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      sof_reg_79 => sof_reg_79
    );
\sof_reg_79_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      D => \sof_reg_79_reg[0]_0\,
      Q => sof_reg_79,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \eol_reg_155_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \axi_data_fu_84_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_p1_reg[0]\ : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY : in STD_LOGIC;
    \icmp_ln166_reg_273_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgBayer_full_n : in STD_LOGIC;
    \axi_data_fu_84_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \axi_data_fu_84_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_last_2_reg_126 : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    \eol_reg_155[0]_i_2\ : in STD_LOGIC;
    \j_fu_80[10]_i_4\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp10251_reg_353 : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \^axi_data_fu_84_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_last_fu_883_out : STD_LOGIC;
  signal \axi_last_fu_88_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\ : STD_LOGIC;
  signal \icmp_ln166_reg_273_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_201_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_80 : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  \axi_data_fu_84_reg[9]_0\(9 downto 0) <= \^axi_data_fu_84_reg[9]_0\(9 downto 0);
  grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out <= \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_2_fu_78[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(0),
      I5 => \^axi_data_fu_84_reg[9]_0\(0),
      O => \ap_CS_fsm_reg[8]\(0)
    );
\axi_data_2_fu_78[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(1),
      I5 => \^axi_data_fu_84_reg[9]_0\(1),
      O => \ap_CS_fsm_reg[8]\(1)
    );
\axi_data_2_fu_78[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(2),
      I5 => \^axi_data_fu_84_reg[9]_0\(2),
      O => \ap_CS_fsm_reg[8]\(2)
    );
\axi_data_2_fu_78[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(3),
      I5 => \^axi_data_fu_84_reg[9]_0\(3),
      O => \ap_CS_fsm_reg[8]\(3)
    );
\axi_data_2_fu_78[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(4),
      I5 => \^axi_data_fu_84_reg[9]_0\(4),
      O => \ap_CS_fsm_reg[8]\(4)
    );
\axi_data_2_fu_78[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(5),
      I5 => \^axi_data_fu_84_reg[9]_0\(5),
      O => \ap_CS_fsm_reg[8]\(5)
    );
\axi_data_2_fu_78[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(6),
      I5 => \^axi_data_fu_84_reg[9]_0\(6),
      O => \ap_CS_fsm_reg[8]\(6)
    );
\axi_data_2_fu_78[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(7),
      I5 => \^axi_data_fu_84_reg[9]_0\(7),
      O => \ap_CS_fsm_reg[8]\(7)
    );
\axi_data_2_fu_78[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(8),
      I5 => \^axi_data_fu_84_reg[9]_0\(8),
      O => \ap_CS_fsm_reg[8]\(8)
    );
\axi_data_2_fu_78[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_fu_84_reg[9]_2\(9),
      I5 => \^axi_data_fu_84_reg[9]_0\(9),
      O => \ap_CS_fsm_reg[8]\(9)
    );
\axi_data_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(0),
      Q => \^axi_data_fu_84_reg[9]_0\(0),
      R => '0'
    );
\axi_data_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(1),
      Q => \^axi_data_fu_84_reg[9]_0\(1),
      R => '0'
    );
\axi_data_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(2),
      Q => \^axi_data_fu_84_reg[9]_0\(2),
      R => '0'
    );
\axi_data_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(3),
      Q => \^axi_data_fu_84_reg[9]_0\(3),
      R => '0'
    );
\axi_data_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(4),
      Q => \^axi_data_fu_84_reg[9]_0\(4),
      R => '0'
    );
\axi_data_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(5),
      Q => \^axi_data_fu_84_reg[9]_0\(5),
      R => '0'
    );
\axi_data_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(6),
      Q => \^axi_data_fu_84_reg[9]_0\(6),
      R => '0'
    );
\axi_data_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(7),
      Q => \^axi_data_fu_84_reg[9]_0\(7),
      R => '0'
    );
\axi_data_fu_84_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(8),
      Q => \^axi_data_fu_84_reg[9]_0\(8),
      R => '0'
    );
\axi_data_fu_84_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => p_0_in(9),
      Q => \^axi_data_fu_84_reg[9]_0\(9),
      R => '0'
    );
\axi_last_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \axi_last_fu_88_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24
     port map (
      D(9 downto 0) => p_0_in(9 downto 0),
      E(0) => E(0),
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      \SRL_SIG_reg[1][0]\ => \icmp_ln166_reg_273_reg_n_5_[0]\,
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(1 downto 0) => D(1 downto 0),
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_fu_84_reg[9]\(9 downto 0) => \axi_data_fu_84_reg[9]_1\(9 downto 0),
      \axi_data_fu_84_reg[9]_0\(9 downto 0) => \axi_data_fu_84_reg[9]_2\(9 downto 0),
      axi_last_2_reg_126 => axi_last_2_reg_126,
      \axi_last_2_reg_126_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \axi_last_fu_88_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \eol_reg_155[0]_i_2_0\ => \eol_reg_155[0]_i_2\,
      \eol_reg_155_reg[0]\ => \axi_last_fu_88_reg_n_5_[0]\,
      \eol_reg_155_reg[0]_0\ => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      full_n_reg(0) => axi_last_fu_883_out,
      full_n_reg_0 => flow_control_loop_pipe_sequential_init_U_n_37,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_6,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
      \icmp_ln166_reg_273_reg[0]\(0) => \icmp_ln166_reg_273_reg[0]_0\(0),
      imgBayer_full_n => imgBayer_full_n,
      \j_fu_80[10]_i_4_0\(10 downto 0) => \j_fu_80[10]_i_4\(10 downto 0),
      \j_fu_80_reg[10]\(10 downto 0) => j_4_fu_201_p2(10 downto 0),
      \j_fu_80_reg[10]_0\(10) => \j_fu_80_reg_n_5_[10]\,
      \j_fu_80_reg[10]_0\(9) => \j_fu_80_reg_n_5_[9]\,
      \j_fu_80_reg[10]_0\(8) => \j_fu_80_reg_n_5_[8]\,
      \j_fu_80_reg[10]_0\(7) => \j_fu_80_reg_n_5_[7]\,
      \j_fu_80_reg[10]_0\(6) => \j_fu_80_reg_n_5_[6]\,
      \j_fu_80_reg[10]_0\(5) => \j_fu_80_reg_n_5_[5]\,
      \j_fu_80_reg[10]_0\(4) => \j_fu_80_reg_n_5_[4]\,
      \j_fu_80_reg[10]_0\(3) => \j_fu_80_reg_n_5_[3]\,
      \j_fu_80_reg[10]_0\(2) => \j_fu_80_reg_n_5_[2]\,
      \j_fu_80_reg[10]_0\(1) => \j_fu_80_reg_n_5_[1]\,
      \j_fu_80_reg[10]_0\(0) => \j_fu_80_reg_n_5_[0]\,
      \j_fu_80_reg[3]\(0) => j_fu_80,
      \mOutPtr_reg[2]\ => \mOutPtr_reg[2]\,
      push => push,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice
    );
\icmp_ln166_reg_273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => \icmp_ln166_reg_273_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(0),
      Q => \j_fu_80_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(10),
      Q => \j_fu_80_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(1),
      Q => \j_fu_80_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(2),
      Q => \j_fu_80_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(3),
      Q => \j_fu_80_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(4),
      Q => \j_fu_80_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(5),
      Q => \j_fu_80_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(6),
      Q => \j_fu_80_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(7),
      Q => \j_fu_80_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(8),
      Q => \j_fu_80_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(9),
      Q => \j_fu_80_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\select_ln188_reg_380[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I1 => cmp10251_reg_353,
      I2 => axi_last_2_reg_126,
      I3 => Q(2),
      I4 => select_ln188_reg_380,
      O => \eol_reg_155_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
  port (
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : out STD_LOGIC;
    ap_done_cache : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    we0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_9\ : out STD_LOGIC;
    \pix_reg_419_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_5_reg_2039_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_4_reg_2034_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_3_reg_2029_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[7]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[8]_0\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[9]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[7]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[8]_0\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[9]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[7]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[8]_0\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[9]_0\ : in STD_LOGIC;
    ram_reg_bram_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_fu_172_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116317821793_i_fu_160_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01185_217761805_i_fu_184_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_1_fu_176_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \right_2_fu_180_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116217841795_i_fu_164_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0116117861797_i_fu_168_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01184_217781807_i_fu_188_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_01183_217801809_i_fu_192_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln881_reg_1964_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln891_reg_1968_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp203_i_reg_470 : in STD_LOGIC;
    x_phase_reg_387 : in STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_2 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
  signal LineBufVal_4_fu_876_p4 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \SRL_SIG[0][19]_i_2_n_5\ : STD_LOGIC;
  signal add_ln1033_fu_1278_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln1034_fu_1372_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln1039_fu_1462_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln1040_fu_1552_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal and_ln1052_fu_640_p2 : STD_LOGIC;
  signal \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal and_ln1052_reg_2007_pp0_iter2_reg : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_condition_219 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter2_reg\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_down_1_reg_438 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_down_2_reg_429 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_down_reg_447 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_left_1_reg_465 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_left_2_reg_456 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_left_reg_474 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_up_1_reg_492 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_up_2_reg_483 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_up_reg_501 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal b_2_fu_1652_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \b_2_reg_2130[7]_i_10_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_11_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_12_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_14_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_16_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_17_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_19_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_20_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_21_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_22_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_23_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_24_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_25_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_26_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_27_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_28_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_29_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_2_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_31_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_32_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_33_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_34_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_35_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_37_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_38_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_39_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_3_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_40_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_41_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_42_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_43_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_44_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_46_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_47_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_48_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_49_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_4_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_50_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_51_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_52_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_53_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_54_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_55_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_57_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_58_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_59_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_5_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_60_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_61_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_62_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_63_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_64_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_66_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_67_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_68_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_69_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_6_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_70_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_71_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_72_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_73_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_75_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_76_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_77_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_78_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_79_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_7_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_80_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_81_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_82_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_83_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_84_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_85_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_86_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_87_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_88_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_89_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_8_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_90_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_91_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_92_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[7]_i_9_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_100_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_101_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_102_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_105_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_106_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_107_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_108_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_109_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_10_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_110_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_111_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_112_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_113_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_114_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_115_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_116_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_117_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_118_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_119_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_11_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_120_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_121_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_122_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_123_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_124_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_125_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_126_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_127_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_129_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_12_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_131_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_132_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_133_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_134_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_136_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_137_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_138_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_139_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_13_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_140_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_141_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_142_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_143_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_144_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_145_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_146_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_147_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_148_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_149_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_14_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_150_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_151_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_152_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_153_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_154_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_155_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_156_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_157_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_158_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_159_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_15_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_160_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_161_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_162_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_164_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_165_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_166_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_167_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_168_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_169_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_16_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_170_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_171_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_172_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_173_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_174_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_175_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_176_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_177_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_178_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_179_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_17_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_180_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_181_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_182_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_183_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_184_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_185_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_186_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_187_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_188_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_189_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_18_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_190_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_191_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_192_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_193_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_194_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_195_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_196_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_197_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_200_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_201_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_203_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_205_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_206_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_207_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_208_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_209_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_210_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_211_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_212_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_213_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_214_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_215_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_216_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_217_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_218_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_219_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_21_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_220_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_221_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_222_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_223_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_224_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_225_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_226_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_227_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_228_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_229_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_22_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_230_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_231_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_232_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_233_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_234_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_235_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_236_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_237_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_238_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_239_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_23_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_240_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_241_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_242_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_24_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_25_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_26_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_27_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_29_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_2_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_30_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_31_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_32_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_33_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_34_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_35_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_36_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_37_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_38_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_39_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_3_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_40_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_41_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_42_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_43_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_44_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_45_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_46_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_47_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_48_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_49_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_4_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_50_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_52_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_53_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_54_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_55_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_56_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_57_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_58_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_59_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_5_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_60_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_61_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_62_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_63_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_64_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_65_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_66_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_67_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_68_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_69_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_6_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_70_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_71_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_72_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_73_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_74_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_76_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_77_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_78_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_79_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_7_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_80_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_81_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_82_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_83_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_84_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_85_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_86_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_87_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_90_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_91_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_92_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_93_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_94_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_95_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_96_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_97_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_98_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130[9]_i_99_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_13_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_13_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_13_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_15_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_15_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_15_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_15_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_15_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_15_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_15_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_15_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_18_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_18_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_18_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_18_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_18_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_18_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_18_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_18_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_30_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_30_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_36_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_36_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_36_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_36_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_36_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_36_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_36_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_36_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_45_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_45_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_45_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_45_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_45_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_45_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_45_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_45_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_56_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_56_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_65_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_65_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_65_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_65_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_65_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_65_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_65_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_65_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_74_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_74_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_74_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_74_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_74_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_74_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_74_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[7]_i_74_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_103_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_103_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_103_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_103_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_103_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_103_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_103_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_103_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_104_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_104_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_104_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_104_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_104_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_104_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_104_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_104_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_128_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_128_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_128_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_128_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_128_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_128_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_128_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_128_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_130_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_130_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_135_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_135_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_163_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_163_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_198_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_198_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_198_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_198_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_198_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_198_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_198_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_198_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_199_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_199_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_199_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_199_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_199_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_199_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_199_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_199_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_19_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_19_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_19_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_19_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_19_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_19_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_19_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_19_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_1_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_202_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_202_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_204_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_204_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_20_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_20_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_20_n_18\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_20_n_19\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_20_n_20\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_20_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_28_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_28_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_13\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_14\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_15\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_16\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_17\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_18\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_19\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_20\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_51_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_75_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_75_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_88_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_88_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_89_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_89_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_89_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_89_n_5\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_89_n_6\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_89_n_7\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_89_n_8\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_89_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_8_n_10\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_8_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_8_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_8_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_9_n_11\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_9_n_12\ : STD_LOGIC;
  signal \b_2_reg_2130_reg[9]_i_9_n_9\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[0]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[1]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[2]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[3]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[4]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[5]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[6]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[7]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[8]\ : STD_LOGIC;
  signal \b_2_reg_2130_reg_n_5_[9]\ : STD_LOGIC;
  signal \cmp161_i_reg_1984_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal icmp_ln1014_fu_628_p2 : STD_LOGIC;
  signal \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln1014_reg_2000_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln881_fu_578_p2 : STD_LOGIC;
  signal icmp_ln881_reg_1964_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln881_reg_1964_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln891_fu_600_p2 : STD_LOGIC;
  signal icmp_ln891_reg_1968 : STD_LOGIC;
  signal lineBuffer_2_U_n_36 : STD_LOGIC;
  signal lineBuffer_2_U_n_37 : STD_LOGIC;
  signal lineBuffer_2_U_n_38 : STD_LOGIC;
  signal lineBuffer_2_U_n_39 : STD_LOGIC;
  signal lineBuffer_2_U_n_40 : STD_LOGIC;
  signal lineBuffer_2_U_n_41 : STD_LOGIC;
  signal lineBuffer_2_U_n_42 : STD_LOGIC;
  signal lineBuffer_2_U_n_43 : STD_LOGIC;
  signal lineBuffer_2_U_n_44 : STD_LOGIC;
  signal lineBuffer_2_U_n_45 : STD_LOGIC;
  signal lineBuffer_2_U_n_46 : STD_LOGIC;
  signal lineBuffer_2_U_n_47 : STD_LOGIC;
  signal lineBuffer_2_U_n_48 : STD_LOGIC;
  signal lineBuffer_2_U_n_49 : STD_LOGIC;
  signal lineBuffer_2_U_n_5 : STD_LOGIC;
  signal lineBuffer_2_U_n_50 : STD_LOGIC;
  signal lineBuffer_2_U_n_51 : STD_LOGIC;
  signal lineBuffer_2_U_n_52 : STD_LOGIC;
  signal lineBuffer_2_U_n_53 : STD_LOGIC;
  signal lineBuffer_2_U_n_54 : STD_LOGIC;
  signal lineBuffer_2_U_n_55 : STD_LOGIC;
  signal lineBuffer_2_U_n_56 : STD_LOGIC;
  signal lineBuffer_2_U_n_57 : STD_LOGIC;
  signal lineBuffer_2_U_n_58 : STD_LOGIC;
  signal lineBuffer_2_U_n_59 : STD_LOGIC;
  signal lineBuffer_2_U_n_60 : STD_LOGIC;
  signal lineBuffer_2_U_n_61 : STD_LOGIC;
  signal lineBuffer_2_U_n_62 : STD_LOGIC;
  signal lineBuffer_2_U_n_63 : STD_LOGIC;
  signal lineBuffer_2_U_n_64 : STD_LOGIC;
  signal lineBuffer_2_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal lineBuffer_2_ce1_local : STD_LOGIC;
  signal lineBuffer_2_q1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal lineBuffer_U_n_10 : STD_LOGIC;
  signal lineBuffer_U_n_100 : STD_LOGIC;
  signal lineBuffer_U_n_101 : STD_LOGIC;
  signal lineBuffer_U_n_102 : STD_LOGIC;
  signal lineBuffer_U_n_103 : STD_LOGIC;
  signal lineBuffer_U_n_104 : STD_LOGIC;
  signal lineBuffer_U_n_105 : STD_LOGIC;
  signal lineBuffer_U_n_106 : STD_LOGIC;
  signal lineBuffer_U_n_107 : STD_LOGIC;
  signal lineBuffer_U_n_108 : STD_LOGIC;
  signal lineBuffer_U_n_109 : STD_LOGIC;
  signal lineBuffer_U_n_11 : STD_LOGIC;
  signal lineBuffer_U_n_110 : STD_LOGIC;
  signal lineBuffer_U_n_111 : STD_LOGIC;
  signal lineBuffer_U_n_112 : STD_LOGIC;
  signal lineBuffer_U_n_113 : STD_LOGIC;
  signal lineBuffer_U_n_114 : STD_LOGIC;
  signal lineBuffer_U_n_115 : STD_LOGIC;
  signal lineBuffer_U_n_116 : STD_LOGIC;
  signal lineBuffer_U_n_117 : STD_LOGIC;
  signal lineBuffer_U_n_118 : STD_LOGIC;
  signal lineBuffer_U_n_119 : STD_LOGIC;
  signal lineBuffer_U_n_12 : STD_LOGIC;
  signal lineBuffer_U_n_120 : STD_LOGIC;
  signal lineBuffer_U_n_121 : STD_LOGIC;
  signal lineBuffer_U_n_122 : STD_LOGIC;
  signal lineBuffer_U_n_123 : STD_LOGIC;
  signal lineBuffer_U_n_124 : STD_LOGIC;
  signal lineBuffer_U_n_125 : STD_LOGIC;
  signal lineBuffer_U_n_126 : STD_LOGIC;
  signal lineBuffer_U_n_127 : STD_LOGIC;
  signal lineBuffer_U_n_13 : STD_LOGIC;
  signal lineBuffer_U_n_14 : STD_LOGIC;
  signal lineBuffer_U_n_45 : STD_LOGIC;
  signal lineBuffer_U_n_46 : STD_LOGIC;
  signal lineBuffer_U_n_47 : STD_LOGIC;
  signal lineBuffer_U_n_48 : STD_LOGIC;
  signal lineBuffer_U_n_49 : STD_LOGIC;
  signal lineBuffer_U_n_5 : STD_LOGIC;
  signal lineBuffer_U_n_50 : STD_LOGIC;
  signal lineBuffer_U_n_51 : STD_LOGIC;
  signal lineBuffer_U_n_52 : STD_LOGIC;
  signal lineBuffer_U_n_53 : STD_LOGIC;
  signal lineBuffer_U_n_54 : STD_LOGIC;
  signal lineBuffer_U_n_55 : STD_LOGIC;
  signal lineBuffer_U_n_56 : STD_LOGIC;
  signal lineBuffer_U_n_57 : STD_LOGIC;
  signal lineBuffer_U_n_58 : STD_LOGIC;
  signal lineBuffer_U_n_59 : STD_LOGIC;
  signal lineBuffer_U_n_6 : STD_LOGIC;
  signal lineBuffer_U_n_60 : STD_LOGIC;
  signal lineBuffer_U_n_61 : STD_LOGIC;
  signal lineBuffer_U_n_62 : STD_LOGIC;
  signal lineBuffer_U_n_63 : STD_LOGIC;
  signal lineBuffer_U_n_64 : STD_LOGIC;
  signal lineBuffer_U_n_7 : STD_LOGIC;
  signal lineBuffer_U_n_8 : STD_LOGIC;
  signal lineBuffer_U_n_9 : STD_LOGIC;
  signal lineBuffer_U_n_98 : STD_LOGIC;
  signal lineBuffer_U_n_99 : STD_LOGIC;
  signal lineBuffer_addr_reg_1972 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_0_0116117861797_i_fu_168 : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[7]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[8]\ : STD_LOGIC;
  signal \p_0_0_0116117861797_i_fu_168_reg_n_5_[9]\ : STD_LOGIC;
  signal p_0_0_0116217841795_i_fu_164 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0116317821793_i_fu_160 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01183_217801809_i_fu_192 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01184_217781807_i_fu_188 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01185_217761805_i_fu_184 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_011551706_i_fu_196 : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9]\ : STD_LOGIC;
  signal p_0_1_0_0_011561709_i_fu_200 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_2_0_0_011571712_i_fu_204__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal pix_7_reg_409 : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[0]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[1]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[2]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[3]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[4]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[5]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[6]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[7]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[8]\ : STD_LOGIC;
  signal \pix_7_reg_409_reg_n_5_[9]\ : STD_LOGIC;
  signal pix_8_reg_399 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pix_8_reg_399_pp0_iter2_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pix_reg_419__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pix_reg_419_pp0_iter2_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal r_2_reg_2125 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \r_2_reg_2125[7]_i_10_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_11_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_12_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_13_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_14_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_15_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_16_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_18_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_19_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_20_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_21_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_22_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_23_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_25_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_26_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_27_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_29_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_2_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_30_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_31_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_32_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_33_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_34_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_35_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_36_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_38_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_39_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_3_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_40_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_41_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_42_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_43_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_44_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_45_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_46_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_47_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_48_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_49_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_4_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_50_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_51_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_52_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_53_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_55_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_56_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_57_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_58_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_59_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_5_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_60_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_61_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_62_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_64_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_65_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_66_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_67_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_68_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_69_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_6_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_70_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_71_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_72_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_73_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_74_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_75_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_76_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_77_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_78_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_79_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_7_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_8_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125[7]_i_9_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_17_n_10\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_17_n_11\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_17_n_12\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_17_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_17_n_6\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_17_n_7\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_17_n_8\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_17_n_9\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_19\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_20\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_24_n_10\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_24_n_11\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_24_n_12\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_24_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_24_n_6\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_24_n_7\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_24_n_8\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_24_n_9\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_28_n_10\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_28_n_11\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_28_n_12\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_28_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_28_n_6\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_28_n_7\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_28_n_8\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_28_n_9\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_37_n_10\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_37_n_11\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_37_n_12\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_37_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_37_n_6\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_37_n_7\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_37_n_8\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_37_n_9\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_54_n_10\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_54_n_11\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_54_n_12\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_54_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_54_n_6\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_54_n_7\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_54_n_8\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_54_n_9\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_63_n_10\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_63_n_11\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_63_n_12\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_63_n_5\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_63_n_6\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_63_n_7\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_63_n_8\ : STD_LOGIC;
  signal \r_2_reg_2125_reg[7]_i_63_n_9\ : STD_LOGIC;
  signal right_1_fu_176 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal right_2_fu_180 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \right_fu_172__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1023_fu_964_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1024_fu_1004_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1025_fu_1044_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1026_fu_1084_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1027_fu_1124_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1028_fu_1164_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1033_1_fu_1264_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1033_fu_1258_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1034_1_fu_1358_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1034_fu_1352_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1039_1_fu_1448_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1039_fu_1442_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1040_1_fu_1538_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln1040_fu_1532_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_23_reg_2142 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_23_reg_2142[2]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_12_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_15_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_16_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_17_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_18_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_20_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_22_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_23_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_24_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_25_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_26_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_27_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_28_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_29_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_30_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_32_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_33_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_34_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_35_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_36_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_37_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_39_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_40_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_41_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_43_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_44_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_45_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_46_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142[2]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_19_n_11\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_19_n_12\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_19_n_9\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_15\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_16\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_17\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_18\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_19\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_20\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_21_n_10\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_21_n_12\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_31_n_10\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_31_n_12\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_38_n_10\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_38_n_12\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_42_n_10\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_42_n_12\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_7_n_11\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_7_n_12\ : STD_LOGIC;
  signal \tmp_23_reg_2142_reg[2]_i_7_n_9\ : STD_LOGIC;
  signal tmp_24_fu_1723_p3 : STD_LOGIC;
  signal tmp_25_reg_2147 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^we0\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[9]\ : STD_LOGIC;
  signal \NLW_b_2_reg_2130_reg[7]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[7]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_b_2_reg_2130_reg[7]_i_30_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[7]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[7]_i_56_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[7]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_b_2_reg_2130_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_b_2_reg_2130_reg[9]_i_130_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[9]_i_130_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_135_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[9]_i_135_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_163_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[9]_i_163_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_b_2_reg_2130_reg[9]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_b_2_reg_2130_reg[9]_i_202_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[9]_i_202_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_204_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[9]_i_204_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_28_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[9]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_75_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[9]_i_75_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_b_2_reg_2130_reg[9]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_b_2_reg_2130_reg[9]_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_b_2_reg_2130_reg[9]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_reg_2130_reg[9]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_31_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_38_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_42_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_23_reg_2142_reg[2]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_2007_pp0_iter1_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \b_2_reg_2130[7]_i_12\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \b_2_reg_2130[7]_i_16\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \b_2_reg_2130[7]_i_23\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \b_2_reg_2130[7]_i_24\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \b_2_reg_2130[7]_i_25\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \b_2_reg_2130[7]_i_26\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \b_2_reg_2130[7]_i_34\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \b_2_reg_2130[7]_i_35\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_100\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_101\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_102\ : label is "soft_lutpair307";
  attribute HLUTNM : string;
  attribute HLUTNM of \b_2_reg_2130[9]_i_113\ : label is "lutpair84";
  attribute HLUTNM of \b_2_reg_2130[9]_i_121\ : label is "lutpair84";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_125\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_126\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_127\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_131\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_132\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_133\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_134\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_140\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_141\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_144\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_145\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_151\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_152\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_183\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_184\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_186\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_187\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_191\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_192\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_193\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_194\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_195\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_200\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_201\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_58\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_62\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_63\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_64\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_66\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_67\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_68\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_71\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_76\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_77\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_78\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_79\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_80\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_81\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_83\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_84\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_90\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_94\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_95\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_97\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \b_2_reg_2130[9]_i_99\ : label is "soft_lutpair317";
  attribute srl_bus_name of \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_2000_pp0_iter1_reg_reg ";
  attribute srl_name of \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__0\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_0_0_01183_217801810_lcssa1846_i_fu_112[9]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_12\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_13\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_14\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_15\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_16\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_21\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_22\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_25\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \r_2_reg_2125[7]_i_26\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \tmp_23_reg_2142[2]_i_10\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \tmp_23_reg_2142[2]_i_15\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \tmp_23_reg_2142[2]_i_16\ : label is "soft_lutpair308";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_loop_exit_ready_pp0_iter2_reg <= \^ap_loop_exit_ready_pp0_iter2_reg\;
  q1(29 downto 0) <= \^q1\(29 downto 0);
  we0 <= \^we0\;
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(0),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[0]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_9\
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(1),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[1]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\
    );
\SRL_SIG[0][12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(2),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[2]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\
    );
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(3),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[3]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\
    );
\SRL_SIG[0][14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(4),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[4]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\
    );
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(5),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[5]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\
    );
\SRL_SIG[0][16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(6),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[6]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\
    );
\SRL_SIG[0][17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(7),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[7]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\
    );
\SRL_SIG[0][18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(8),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[8]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\
    );
\SRL_SIG[0][19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I1 => tmp_24_fu_1723_p3,
      I2 => pix_8_reg_399_pp0_iter2_reg(9),
      I3 => \SRL_SIG[0][19]_i_2_n_5\,
      I4 => \b_2_reg_2130_reg_n_5_[9]\,
      O => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\
    );
\SRL_SIG[0][19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => tmp_25_reg_2147(2),
      I1 => tmp_25_reg_2147(1),
      I2 => tmp_25_reg_2147(0),
      I3 => tmp_24_fu_1723_p3,
      O => \SRL_SIG[0][19]_i_2_n_5\
    );
\SRL_SIG[0][20]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(0),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(0),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(10)
    );
\SRL_SIG[0][21]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(1),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(1),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(11)
    );
\SRL_SIG[0][22]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(2),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(2),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(12)
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(3),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(3),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(13)
    );
\SRL_SIG[0][24]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(4),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(4),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(14)
    );
\SRL_SIG[0][25]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(5),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(5),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(15)
    );
\SRL_SIG[0][26]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(6),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(6),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(16)
    );
\SRL_SIG[0][27]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(7),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(7),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(17)
    );
\SRL_SIG[0][28]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(8),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(8),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(18)
    );
\SRL_SIG[0][29]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => and_ln1052_reg_2007_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => \ap_CS_fsm_reg[3]_0\(2),
      I4 => imgRgb_full_n,
      O => push
    );
\SRL_SIG[0][29]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_419_pp0_iter2_reg(9),
      I1 => icmp_ln1014_reg_2000_pp0_iter2_reg,
      I2 => tmp_23_reg_2142(3),
      I3 => p_1_in,
      I4 => r_2_reg_2125(9),
      O => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(19)
    );
\SRL_SIG[0][29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_23_reg_2142(3),
      I1 => tmp_23_reg_2142(0),
      I2 => tmp_23_reg_2142(1),
      I3 => tmp_23_reg_2142(2),
      O => p_1_in
    );
\and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => and_ln1052_fu_640_p2,
      Q => \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\and_ln1052_reg_2007_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \and_ln1052_reg_2007_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => and_ln1052_reg_2007_pp0_iter2_reg,
      R => '0'
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_loop_exit_ready_pp0_iter2_reg\,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => flow_control_loop_pipe_sequential_init_U_n_146,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => \^ap_loop_exit_ready_pp0_iter2_reg\,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(0),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(1),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[1]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(2),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[2]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(3),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[3]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(4),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[4]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(5),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[5]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(6),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[6]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(7),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(8),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[8]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01184_217781807_i_fu_188(9),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01184_217781807_i_fu_188_reg[9]_0\,
      O => \ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[8]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_1_reg_438_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_1_reg_438[9]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_1_reg_438(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(0),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(1),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[1]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(2),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[2]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(3),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[3]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(4),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[4]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(5),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[5]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(6),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[6]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(7),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(8),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[8]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01183_217801809_i_fu_192(9),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01183_217801809_i_fu_192_reg[9]_0\,
      O => \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[8]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_2_reg_429_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_2_reg_429[9]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_2_reg_429(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(0),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[0]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(1),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[1]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(2),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[2]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(3),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[3]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(4),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[4]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(5),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[5]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(6),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[6]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(7),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[7]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(8),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[8]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => p_0_0_01185_217761805_i_fu_184(9),
      I1 => icmp_ln891_reg_1968,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I3 => \cmp161_i_reg_1984_reg_n_5_[0]\,
      I4 => \p_0_0_01185_217761805_i_fu_184_reg[9]_0\,
      O => \ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[8]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_down_reg_447_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \ap_phi_reg_pp0_iter2_down_reg_447[9]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_down_reg_447(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_54,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_53,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_52,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_51,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_50,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_49,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_48,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_47,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_46,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_45,
      Q => ap_phi_reg_pp0_iter2_left_1_reg_465(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_64,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_63,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_62,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_61,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_60,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_59,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_58,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_57,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_56,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_55,
      Q => ap_phi_reg_pp0_iter2_left_2_reg_456(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_14,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_13,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_12,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_11,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_10,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_9,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_8,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_7,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_6,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_left_reg_474_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_U_n_5,
      Q => ap_phi_reg_pp0_iter2_left_reg_474(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_50,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_49,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_48,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_47,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_46,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_45,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_51,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(6),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_52,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(7),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_53,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(8),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_54,
      Q => ap_phi_reg_pp0_iter2_up_1_reg_492(9),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_55,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(0),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_56,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(1),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_57,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(2),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_58,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(3),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_59,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(4),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_60,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(5),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_61,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(6),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_62,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(7),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_63,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(8),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_64,
      Q => ap_phi_reg_pp0_iter2_up_2_reg_483(9),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_5,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(0),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_36,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(1),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_37,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(2),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_38,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(3),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_39,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(4),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_40,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(5),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_41,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(6),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_42,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(7),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_43,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(8),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_up_reg_501_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => lineBuffer_2_U_n_44,
      Q => ap_phi_reg_pp0_iter2_up_reg_501(9),
      R => \ap_phi_reg_pp0_iter2_up_2_reg_483[9]_i_1_n_5\
    );
\b_2_reg_2130[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80017FFE"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_33_n_5\,
      I1 => add_ln1034_fu_1372_p2(7),
      I2 => \b_2_reg_2130[9]_i_32_n_5\,
      I3 => add_ln1034_fu_1372_p2(6),
      I4 => add_ln1034_fu_1372_p2(8),
      I5 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      O => \b_2_reg_2130[7]_i_10_n_5\
    );
\b_2_reg_2130[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80017FFE"
    )
        port map (
      I0 => \b_2_reg_2130[7]_i_28_n_5\,
      I1 => add_ln1040_fu_1552_p2(7),
      I2 => \b_2_reg_2130[7]_i_29_n_5\,
      I3 => add_ln1040_fu_1552_p2(6),
      I4 => add_ln1040_fu_1552_p2(8),
      I5 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      O => \b_2_reg_2130[7]_i_11_n_5\
    );
\b_2_reg_2130[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF817E"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_33_n_5\,
      I1 => add_ln1034_fu_1372_p2(6),
      I2 => \b_2_reg_2130[9]_i_32_n_5\,
      I3 => add_ln1034_fu_1372_p2(7),
      I4 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      O => \b_2_reg_2130[7]_i_12_n_5\
    );
\b_2_reg_2130[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000002BFFFFFFD"
    )
        port map (
      I0 => \b_2_reg_2130[7]_i_34_n_5\,
      I1 => add_ln1040_fu_1552_p2(6),
      I2 => add_ln1040_fu_1552_p2(4),
      I3 => \b_2_reg_2130[7]_i_35_n_5\,
      I4 => add_ln1040_fu_1552_p2(5),
      I5 => add_ln1040_fu_1552_p2(7),
      O => \b_2_reg_2130[7]_i_14_n_5\
    );
\b_2_reg_2130[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41BE"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I1 => \b_2_reg_2130[9]_i_33_n_5\,
      I2 => \b_2_reg_2130[9]_i_32_n_5\,
      I3 => add_ln1034_fu_1372_p2(6),
      O => \b_2_reg_2130[7]_i_16_n_5\
    );
\b_2_reg_2130[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF4002BFFD"
    )
        port map (
      I0 => \b_2_reg_2130[7]_i_34_n_5\,
      I1 => add_ln1040_fu_1552_p2(5),
      I2 => \b_2_reg_2130[7]_i_35_n_5\,
      I3 => add_ln1040_fu_1552_p2(4),
      I4 => add_ln1040_fu_1552_p2(6),
      I5 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      O => \b_2_reg_2130[7]_i_17_n_5\
    );
\b_2_reg_2130[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => add_ln1034_fu_1372_p2(4),
      I1 => add_ln1034_fu_1372_p2(2),
      I2 => add_ln1034_fu_1372_p2(1),
      I3 => add_ln1034_fu_1372_p2(0),
      I4 => add_ln1034_fu_1372_p2(3),
      I5 => add_ln1034_fu_1372_p2(5),
      O => \b_2_reg_2130[7]_i_19_n_5\
    );
\b_2_reg_2130[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[7]\,
      I1 => \b_2_reg_2130[7]_i_10_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \b_2_reg_2130[7]_i_11_n_5\,
      O => \b_2_reg_2130[7]_i_2_n_5\
    );
\b_2_reg_2130[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF42BD"
    )
        port map (
      I0 => \b_2_reg_2130[7]_i_34_n_5\,
      I1 => add_ln1040_fu_1552_p2(4),
      I2 => \b_2_reg_2130[7]_i_35_n_5\,
      I3 => add_ln1040_fu_1552_p2(5),
      I4 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      O => \b_2_reg_2130[7]_i_20_n_5\
    );
\b_2_reg_2130[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000BFFFFFFF"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I1 => add_ln1034_fu_1372_p2(3),
      I2 => add_ln1034_fu_1372_p2(0),
      I3 => add_ln1034_fu_1372_p2(1),
      I4 => add_ln1034_fu_1372_p2(2),
      I5 => add_ln1034_fu_1372_p2(4),
      O => \b_2_reg_2130[7]_i_21_n_5\
    );
\b_2_reg_2130[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6333333333333333"
    )
        port map (
      I0 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      I1 => add_ln1040_fu_1552_p2(4),
      I2 => add_ln1040_fu_1552_p2(3),
      I3 => add_ln1040_fu_1552_p2(2),
      I4 => add_ln1040_fu_1552_p2(0),
      I5 => add_ln1040_fu_1552_p2(1),
      O => \b_2_reg_2130[7]_i_22_n_5\
    );
\b_2_reg_2130[7]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000BFFF"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I1 => add_ln1034_fu_1372_p2(1),
      I2 => add_ln1034_fu_1372_p2(0),
      I3 => add_ln1034_fu_1372_p2(2),
      I4 => add_ln1034_fu_1372_p2(3),
      O => \b_2_reg_2130[7]_i_23_n_5\
    );
\b_2_reg_2130[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55559555"
    )
        port map (
      I0 => add_ln1040_fu_1552_p2(3),
      I1 => add_ln1040_fu_1552_p2(2),
      I2 => add_ln1040_fu_1552_p2(1),
      I3 => add_ln1040_fu_1552_p2(0),
      I4 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      O => \b_2_reg_2130[7]_i_24_n_5\
    );
\b_2_reg_2130[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => add_ln1034_fu_1372_p2(2),
      I1 => add_ln1034_fu_1372_p2(0),
      I2 => add_ln1034_fu_1372_p2(1),
      I3 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      O => \b_2_reg_2130[7]_i_25_n_5\
    );
\b_2_reg_2130[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      I1 => add_ln1040_fu_1552_p2(1),
      I2 => add_ln1040_fu_1552_p2(0),
      O => \b_2_reg_2130[7]_i_26_n_5\
    );
\b_2_reg_2130[7]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => add_ln1034_fu_1372_p2(1),
      I1 => add_ln1034_fu_1372_p2(0),
      I2 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I3 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      O => \b_2_reg_2130[7]_i_27_n_5\
    );
\b_2_reg_2130[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => add_ln1040_fu_1552_p2(4),
      I1 => add_ln1040_fu_1552_p2(2),
      I2 => add_ln1040_fu_1552_p2(1),
      I3 => add_ln1040_fu_1552_p2(0),
      I4 => add_ln1040_fu_1552_p2(3),
      I5 => add_ln1040_fu_1552_p2(5),
      O => \b_2_reg_2130[7]_i_28_n_5\
    );
\b_2_reg_2130[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln1040_fu_1552_p2(5),
      I1 => add_ln1040_fu_1552_p2(3),
      I2 => add_ln1040_fu_1552_p2(0),
      I3 => add_ln1040_fu_1552_p2(1),
      I4 => add_ln1040_fu_1552_p2(2),
      I5 => add_ln1040_fu_1552_p2(4),
      O => \b_2_reg_2130[7]_i_29_n_5\
    );
\b_2_reg_2130[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A656A6A6565656A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[6]\,
      I1 => \b_2_reg_2130[7]_i_12_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      I4 => \b_2_reg_2130[7]_i_14_n_5\,
      I5 => add_ln1040_fu_1552_p2(7),
      O => \b_2_reg_2130[7]_i_3_n_5\
    );
\b_2_reg_2130[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_2_reg_2130_reg[7]_i_30_n_10\,
      I1 => \b_2_reg_2130_reg[7]_i_56_n_10\,
      O => \b_2_reg_2130[7]_i_31_n_5\
    );
\b_2_reg_2130[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(9),
      I1 => sub_ln1040_1_fu_1538_p2(9),
      O => \b_2_reg_2130[7]_i_32_n_5\
    );
\b_2_reg_2130[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(8),
      I1 => sub_ln1040_1_fu_1538_p2(8),
      O => \b_2_reg_2130[7]_i_33_n_5\
    );
\b_2_reg_2130[7]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => add_ln1040_fu_1552_p2(1),
      I1 => add_ln1040_fu_1552_p2(0),
      I2 => add_ln1040_fu_1552_p2(2),
      I3 => add_ln1040_fu_1552_p2(3),
      O => \b_2_reg_2130[7]_i_34_n_5\
    );
\b_2_reg_2130[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => add_ln1040_fu_1552_p2(3),
      I1 => add_ln1040_fu_1552_p2(0),
      I2 => add_ln1040_fu_1552_p2(1),
      I3 => add_ln1040_fu_1552_p2(2),
      O => \b_2_reg_2130[7]_i_35_n_5\
    );
\b_2_reg_2130[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(7),
      I1 => sub_ln1040_1_fu_1538_p2(7),
      O => \b_2_reg_2130[7]_i_37_n_5\
    );
\b_2_reg_2130[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(6),
      I1 => sub_ln1040_1_fu_1538_p2(6),
      O => \b_2_reg_2130[7]_i_38_n_5\
    );
\b_2_reg_2130[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(5),
      I1 => sub_ln1040_1_fu_1538_p2(5),
      O => \b_2_reg_2130[7]_i_39_n_5\
    );
\b_2_reg_2130[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[5]\,
      I1 => \b_2_reg_2130[7]_i_16_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \b_2_reg_2130[7]_i_17_n_5\,
      O => \b_2_reg_2130[7]_i_4_n_5\
    );
\b_2_reg_2130[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(4),
      I1 => sub_ln1040_1_fu_1538_p2(4),
      O => \b_2_reg_2130[7]_i_40_n_5\
    );
\b_2_reg_2130[7]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(3),
      I1 => sub_ln1040_1_fu_1538_p2(3),
      O => \b_2_reg_2130[7]_i_41_n_5\
    );
\b_2_reg_2130[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(2),
      I1 => sub_ln1040_1_fu_1538_p2(2),
      O => \b_2_reg_2130[7]_i_42_n_5\
    );
\b_2_reg_2130[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(1),
      I1 => sub_ln1040_1_fu_1538_p2(1),
      O => \b_2_reg_2130[7]_i_43_n_5\
    );
\b_2_reg_2130[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1040_fu_1532_p2(0),
      I1 => sub_ln1040_1_fu_1538_p2(0),
      O => \b_2_reg_2130[7]_i_44_n_5\
    );
\b_2_reg_2130[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(7),
      I1 => sub_ln1034_1_fu_1358_p2(7),
      O => \b_2_reg_2130[7]_i_46_n_5\
    );
\b_2_reg_2130[7]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(6),
      I1 => sub_ln1034_1_fu_1358_p2(6),
      O => \b_2_reg_2130[7]_i_47_n_5\
    );
\b_2_reg_2130[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(5),
      I1 => sub_ln1034_1_fu_1358_p2(5),
      O => \b_2_reg_2130[7]_i_48_n_5\
    );
\b_2_reg_2130[7]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(4),
      I1 => sub_ln1034_1_fu_1358_p2(4),
      O => \b_2_reg_2130[7]_i_49_n_5\
    );
\b_2_reg_2130[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555595A6AAAA95A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[4]\,
      I1 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I2 => add_ln1034_fu_1372_p2(5),
      I3 => \b_2_reg_2130[7]_i_19_n_5\,
      I4 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I5 => \b_2_reg_2130[7]_i_20_n_5\,
      O => \b_2_reg_2130[7]_i_5_n_5\
    );
\b_2_reg_2130[7]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(3),
      I1 => sub_ln1034_1_fu_1358_p2(3),
      O => \b_2_reg_2130[7]_i_50_n_5\
    );
\b_2_reg_2130[7]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(2),
      I1 => sub_ln1034_1_fu_1358_p2(2),
      O => \b_2_reg_2130[7]_i_51_n_5\
    );
\b_2_reg_2130[7]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(1),
      I1 => sub_ln1034_1_fu_1358_p2(1),
      O => \b_2_reg_2130[7]_i_52_n_5\
    );
\b_2_reg_2130[7]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(0),
      I1 => sub_ln1034_1_fu_1358_p2(0),
      O => \b_2_reg_2130[7]_i_53_n_5\
    );
\b_2_reg_2130[7]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(9),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(9),
      O => \b_2_reg_2130[7]_i_54_n_5\
    );
\b_2_reg_2130[7]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(8),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(8),
      O => \b_2_reg_2130[7]_i_55_n_5\
    );
\b_2_reg_2130[7]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(7),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(7),
      O => \b_2_reg_2130[7]_i_57_n_5\
    );
\b_2_reg_2130[7]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(6),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(6),
      O => \b_2_reg_2130[7]_i_58_n_5\
    );
\b_2_reg_2130[7]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(5),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(5),
      O => \b_2_reg_2130[7]_i_59_n_5\
    );
\b_2_reg_2130[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[3]\,
      I1 => \b_2_reg_2130[7]_i_21_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \b_2_reg_2130[7]_i_22_n_5\,
      O => \b_2_reg_2130[7]_i_6_n_5\
    );
\b_2_reg_2130[7]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(4),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(4),
      O => \b_2_reg_2130[7]_i_60_n_5\
    );
\b_2_reg_2130[7]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(3),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(3),
      O => \b_2_reg_2130[7]_i_61_n_5\
    );
\b_2_reg_2130[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(2),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(2),
      O => \b_2_reg_2130[7]_i_62_n_5\
    );
\b_2_reg_2130[7]_i_63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(1),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(1),
      O => \b_2_reg_2130[7]_i_63_n_5\
    );
\b_2_reg_2130[7]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(0),
      I1 => ap_phi_reg_pp0_iter2_up_2_reg_483(0),
      O => \b_2_reg_2130[7]_i_64_n_5\
    );
\b_2_reg_2130[7]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(7),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(7),
      O => \b_2_reg_2130[7]_i_66_n_5\
    );
\b_2_reg_2130[7]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(6),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(6),
      O => \b_2_reg_2130[7]_i_67_n_5\
    );
\b_2_reg_2130[7]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(5),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(5),
      O => \b_2_reg_2130[7]_i_68_n_5\
    );
\b_2_reg_2130[7]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(4),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(4),
      O => \b_2_reg_2130[7]_i_69_n_5\
    );
\b_2_reg_2130[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[2]\,
      I1 => \b_2_reg_2130[7]_i_23_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \b_2_reg_2130[7]_i_24_n_5\,
      O => \b_2_reg_2130[7]_i_7_n_5\
    );
\b_2_reg_2130[7]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(3),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(3),
      O => \b_2_reg_2130[7]_i_70_n_5\
    );
\b_2_reg_2130[7]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(2),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(2),
      O => \b_2_reg_2130[7]_i_71_n_5\
    );
\b_2_reg_2130[7]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(1),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(1),
      O => \b_2_reg_2130[7]_i_72_n_5\
    );
\b_2_reg_2130[7]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(0),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(0),
      O => \b_2_reg_2130[7]_i_73_n_5\
    );
\b_2_reg_2130[7]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(9),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(9),
      O => \b_2_reg_2130[7]_i_75_n_5\
    );
\b_2_reg_2130[7]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(8),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(8),
      O => \b_2_reg_2130[7]_i_76_n_5\
    );
\b_2_reg_2130[7]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(7),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(7),
      O => \b_2_reg_2130[7]_i_77_n_5\
    );
\b_2_reg_2130[7]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(6),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(6),
      O => \b_2_reg_2130[7]_i_78_n_5\
    );
\b_2_reg_2130[7]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(5),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(5),
      O => \b_2_reg_2130[7]_i_79_n_5\
    );
\b_2_reg_2130[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56A6A656"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[1]\,
      I1 => \b_2_reg_2130[7]_i_25_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => add_ln1040_fu_1552_p2(2),
      I4 => \b_2_reg_2130[7]_i_26_n_5\,
      O => \b_2_reg_2130[7]_i_8_n_5\
    );
\b_2_reg_2130[7]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(4),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(4),
      O => \b_2_reg_2130[7]_i_80_n_5\
    );
\b_2_reg_2130[7]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(3),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(3),
      O => \b_2_reg_2130[7]_i_81_n_5\
    );
\b_2_reg_2130[7]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(2),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(2),
      O => \b_2_reg_2130[7]_i_82_n_5\
    );
\b_2_reg_2130[7]_i_83\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(1),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(1),
      O => \b_2_reg_2130[7]_i_83_n_5\
    );
\b_2_reg_2130[7]_i_84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(0),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(0),
      O => \b_2_reg_2130[7]_i_84_n_5\
    );
\b_2_reg_2130[7]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(7),
      I1 => right_2_fu_180(7),
      O => \b_2_reg_2130[7]_i_85_n_5\
    );
\b_2_reg_2130[7]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(6),
      I1 => right_2_fu_180(6),
      O => \b_2_reg_2130[7]_i_86_n_5\
    );
\b_2_reg_2130[7]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(5),
      I1 => right_2_fu_180(5),
      O => \b_2_reg_2130[7]_i_87_n_5\
    );
\b_2_reg_2130[7]_i_88\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(4),
      I1 => right_2_fu_180(4),
      O => \b_2_reg_2130[7]_i_88_n_5\
    );
\b_2_reg_2130[7]_i_89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(3),
      I1 => right_2_fu_180(3),
      O => \b_2_reg_2130[7]_i_89_n_5\
    );
\b_2_reg_2130[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999A99999A9A999"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[0]\,
      I1 => \b_2_reg_2130[7]_i_27_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => add_ln1040_fu_1552_p2(1),
      I4 => add_ln1040_fu_1552_p2(0),
      I5 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      O => \b_2_reg_2130[7]_i_9_n_5\
    );
\b_2_reg_2130[7]_i_90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(2),
      I1 => right_2_fu_180(2),
      O => \b_2_reg_2130[7]_i_90_n_5\
    );
\b_2_reg_2130[7]_i_91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(1),
      I1 => right_2_fu_180(1),
      O => \b_2_reg_2130[7]_i_91_n_5\
    );
\b_2_reg_2130[7]_i_92\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(0),
      I1 => right_2_fu_180(0),
      O => \b_2_reg_2130[7]_i_92_n_5\
    );
\b_2_reg_2130[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add_ln1034_fu_1372_p2(9),
      I1 => add_ln1034_fu_1372_p2(7),
      I2 => \b_2_reg_2130[9]_i_32_n_5\,
      I3 => add_ln1034_fu_1372_p2(6),
      I4 => add_ln1034_fu_1372_p2(8),
      O => \b_2_reg_2130[9]_i_10_n_5\
    );
\b_2_reg_2130[9]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66696999"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_82_n_5\,
      I1 => \b_2_reg_2130[9]_i_81_n_5\,
      I2 => \b_2_reg_2130[9]_i_151_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_51_n_17\,
      I4 => \b_2_reg_2130[9]_i_150_n_5\,
      O => \b_2_reg_2130[9]_i_100_n_5\
    );
\b_2_reg_2130[9]_i_101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A6"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(1),
      I1 => sub_ln1026_fu_1084_p2(0),
      I2 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I3 => \b_2_reg_2130_reg[9]_i_51_n_19\,
      O => \b_2_reg_2130[9]_i_101_n_5\
    );
\b_2_reg_2130[9]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_19\,
      I1 => sub_ln1026_fu_1084_p2(1),
      I2 => sub_ln1026_fu_1084_p2(0),
      I3 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_102_n_5\
    );
\b_2_reg_2130[9]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      I1 => sub_ln1025_fu_1044_p2(0),
      I2 => sub_ln1025_fu_1044_p2(1),
      O => \b_2_reg_2130[9]_i_105_n_5\
    );
\b_2_reg_2130[9]_i_106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      I1 => sub_ln1028_fu_1164_p2(0),
      I2 => sub_ln1028_fu_1164_p2(1),
      O => \b_2_reg_2130[9]_i_106_n_5\
    );
\b_2_reg_2130[9]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A600FFA6"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(6),
      I1 => \b_2_reg_2130[9]_i_129_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      I3 => \b_2_reg_2130[9]_i_183_n_5\,
      I4 => \b_2_reg_2130[9]_i_184_n_5\,
      O => \b_2_reg_2130[9]_i_107_n_5\
    );
\b_2_reg_2130[9]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A600FFA6"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(5),
      I1 => \b_2_reg_2130[9]_i_185_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      I3 => \b_2_reg_2130[9]_i_186_n_5\,
      I4 => \b_2_reg_2130[9]_i_187_n_5\,
      O => \b_2_reg_2130[9]_i_108_n_5\
    );
\b_2_reg_2130[9]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_188_n_5\,
      I1 => \b_2_reg_2130[9]_i_189_n_5\,
      I2 => \b_2_reg_2130[9]_i_190_n_5\,
      O => \b_2_reg_2130[9]_i_109_n_5\
    );
\b_2_reg_2130[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000002"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_33_n_5\,
      I1 => add_ln1034_fu_1372_p2(8),
      I2 => add_ln1034_fu_1372_p2(6),
      I3 => \b_2_reg_2130[9]_i_32_n_5\,
      I4 => add_ln1034_fu_1372_p2(7),
      I5 => add_ln1034_fu_1372_p2(9),
      O => \b_2_reg_2130[9]_i_11_n_5\
    );
\b_2_reg_2130[9]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_191_n_5\,
      I1 => \b_2_reg_2130[9]_i_192_n_5\,
      I2 => \b_2_reg_2130[9]_i_193_n_5\,
      O => \b_2_reg_2130[9]_i_110_n_5\
    );
\b_2_reg_2130[9]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999A0000FFFF999A"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(2),
      I1 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      I2 => sub_ln1023_fu_964_p2(0),
      I3 => sub_ln1023_fu_964_p2(1),
      I4 => \b_2_reg_2130[9]_i_194_n_5\,
      I5 => \b_2_reg_2130[9]_i_195_n_5\,
      O => \b_2_reg_2130[9]_i_111_n_5\
    );
\b_2_reg_2130[9]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BB222BB2"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_196_n_5\,
      I1 => \b_2_reg_2130[9]_i_197_n_5\,
      I2 => sub_ln1023_fu_964_p2(0),
      I3 => sub_ln1023_fu_964_p2(1),
      I4 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      O => \b_2_reg_2130[9]_i_112_n_5\
    );
\b_2_reg_2130[9]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(0),
      I1 => sub_ln1024_fu_1004_p2(0),
      I2 => sub_ln1023_fu_964_p2(0),
      O => \b_2_reg_2130[9]_i_113_n_5\
    );
\b_2_reg_2130[9]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_107_n_5\,
      I1 => \b_2_reg_2130[9]_i_200_n_5\,
      I2 => \b_2_reg_2130[9]_i_131_n_5\,
      I3 => \b_2_reg_2130[9]_i_132_n_5\,
      O => \b_2_reg_2130[9]_i_114_n_5\
    );
\b_2_reg_2130[9]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969669666969969"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_108_n_5\,
      I1 => sub_ln1023_fu_964_p2(6),
      I2 => \b_2_reg_2130[9]_i_129_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      I4 => \b_2_reg_2130[9]_i_184_n_5\,
      I5 => \b_2_reg_2130[9]_i_183_n_5\,
      O => \b_2_reg_2130[9]_i_115_n_5\
    );
\b_2_reg_2130[9]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969669666969969"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_109_n_5\,
      I1 => sub_ln1023_fu_964_p2(5),
      I2 => \b_2_reg_2130[9]_i_185_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      I4 => \b_2_reg_2130[9]_i_187_n_5\,
      I5 => \b_2_reg_2130[9]_i_186_n_5\,
      O => \b_2_reg_2130[9]_i_116_n_5\
    );
\b_2_reg_2130[9]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B24D4DB24DB2B24D"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_191_n_5\,
      I1 => \b_2_reg_2130[9]_i_192_n_5\,
      I2 => \b_2_reg_2130[9]_i_193_n_5\,
      I3 => \b_2_reg_2130[9]_i_188_n_5\,
      I4 => \b_2_reg_2130[9]_i_190_n_5\,
      I5 => \b_2_reg_2130[9]_i_189_n_5\,
      O => \b_2_reg_2130[9]_i_117_n_5\
    );
\b_2_reg_2130[9]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_111_n_5\,
      I1 => \b_2_reg_2130[9]_i_191_n_5\,
      I2 => \b_2_reg_2130[9]_i_193_n_5\,
      I3 => \b_2_reg_2130[9]_i_192_n_5\,
      O => \b_2_reg_2130[9]_i_118_n_5\
    );
\b_2_reg_2130[9]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_112_n_5\,
      I1 => \b_2_reg_2130[9]_i_201_n_5\,
      I2 => \b_2_reg_2130[9]_i_194_n_5\,
      I3 => \b_2_reg_2130[9]_i_195_n_5\,
      O => \b_2_reg_2130[9]_i_119_n_5\
    );
\b_2_reg_2130[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE80000003"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_18_n_5\,
      I1 => add_ln1040_fu_1552_p2(8),
      I2 => \b_2_reg_2130[9]_i_17_n_5\,
      I3 => add_ln1040_fu_1552_p2(9),
      I4 => add_ln1040_fu_1552_p2(10),
      I5 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      O => \b_2_reg_2130[9]_i_12_n_5\
    );
\b_2_reg_2130[9]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696696969969669"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_113_n_5\,
      I1 => \b_2_reg_2130[9]_i_196_n_5\,
      I2 => \b_2_reg_2130[9]_i_197_n_5\,
      I3 => sub_ln1023_fu_964_p2(0),
      I4 => sub_ln1023_fu_964_p2(1),
      I5 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      O => \b_2_reg_2130[9]_i_120_n_5\
    );
\b_2_reg_2130[9]_i_121\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(0),
      I1 => sub_ln1024_fu_1004_p2(0),
      I2 => sub_ln1023_fu_964_p2(0),
      O => \b_2_reg_2130[9]_i_121_n_5\
    );
\b_2_reg_2130[9]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A59"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(9),
      I1 => sub_ln1023_fu_964_p2(8),
      I2 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      I3 => sub_ln1023_fu_964_p2(6),
      I4 => \b_2_reg_2130[9]_i_129_n_5\,
      I5 => sub_ln1023_fu_964_p2(7),
      O => \b_2_reg_2130[9]_i_122_n_5\
    );
\b_2_reg_2130[9]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A5A6"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(9),
      I1 => sub_ln1027_fu_1124_p2(8),
      I2 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      I3 => sub_ln1027_fu_1124_p2(6),
      I4 => \b_2_reg_2130[9]_i_203_n_5\,
      I5 => sub_ln1027_fu_1124_p2(7),
      O => \b_2_reg_2130[9]_i_123_n_5\
    );
\b_2_reg_2130[9]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A59"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(9),
      I1 => sub_ln1024_fu_1004_p2(8),
      I2 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      I3 => sub_ln1024_fu_1004_p2(6),
      I4 => \b_2_reg_2130[9]_i_205_n_5\,
      I5 => sub_ln1024_fu_1004_p2(7),
      O => \b_2_reg_2130[9]_i_124_n_5\
    );
\b_2_reg_2130[9]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(8),
      I1 => sub_ln1023_fu_964_p2(7),
      I2 => \b_2_reg_2130[9]_i_129_n_5\,
      I3 => sub_ln1023_fu_964_p2(6),
      I4 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      O => \b_2_reg_2130[9]_i_125_n_5\
    );
\b_2_reg_2130[9]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(8),
      I1 => sub_ln1027_fu_1124_p2(7),
      I2 => \b_2_reg_2130[9]_i_203_n_5\,
      I3 => sub_ln1027_fu_1124_p2(6),
      I4 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      O => \b_2_reg_2130[9]_i_126_n_5\
    );
\b_2_reg_2130[9]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(8),
      I1 => sub_ln1024_fu_1004_p2(7),
      I2 => \b_2_reg_2130[9]_i_205_n_5\,
      I3 => sub_ln1024_fu_1004_p2(6),
      I4 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      O => \b_2_reg_2130[9]_i_127_n_5\
    );
\b_2_reg_2130[9]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(5),
      I1 => sub_ln1023_fu_964_p2(3),
      I2 => sub_ln1023_fu_964_p2(0),
      I3 => sub_ln1023_fu_964_p2(1),
      I4 => sub_ln1023_fu_964_p2(2),
      I5 => sub_ln1023_fu_964_p2(4),
      O => \b_2_reg_2130[9]_i_129_n_5\
    );
\b_2_reg_2130[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4774"
    )
        port map (
      I0 => add_ln1034_fu_1372_p2(10),
      I1 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I2 => \b_2_reg_2130[9]_i_11_n_5\,
      I3 => \b_2_reg_2130[9]_i_34_n_5\,
      O => \b_2_reg_2130[9]_i_13_n_5\
    );
\b_2_reg_2130[9]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(7),
      I1 => sub_ln1027_fu_1124_p2(6),
      I2 => \b_2_reg_2130[9]_i_203_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      O => \b_2_reg_2130[9]_i_131_n_5\
    );
\b_2_reg_2130[9]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(7),
      I1 => sub_ln1024_fu_1004_p2(6),
      I2 => \b_2_reg_2130[9]_i_205_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      O => \b_2_reg_2130[9]_i_132_n_5\
    );
\b_2_reg_2130[9]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => sub_ln1028_fu_1164_p2(8),
      I1 => sub_ln1028_fu_1164_p2(7),
      I2 => \b_2_reg_2130[9]_i_216_n_5\,
      I3 => sub_ln1028_fu_1164_p2(6),
      I4 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      O => \b_2_reg_2130[9]_i_133_n_5\
    );
\b_2_reg_2130[9]_i_134\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(8),
      I1 => sub_ln1026_fu_1084_p2(7),
      I2 => \b_2_reg_2130[9]_i_139_n_5\,
      I3 => sub_ln1026_fu_1084_p2(6),
      I4 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_134_n_5\
    );
\b_2_reg_2130[9]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(5),
      I1 => sub_ln1025_fu_1044_p2(3),
      I2 => sub_ln1025_fu_1044_p2(0),
      I3 => sub_ln1025_fu_1044_p2(1),
      I4 => sub_ln1025_fu_1044_p2(2),
      I5 => sub_ln1025_fu_1044_p2(4),
      O => \b_2_reg_2130[9]_i_136_n_5\
    );
\b_2_reg_2130[9]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666665"
    )
        port map (
      I0 => sub_ln1028_fu_1164_p2(9),
      I1 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      I2 => sub_ln1028_fu_1164_p2(6),
      I3 => \b_2_reg_2130[9]_i_216_n_5\,
      I4 => sub_ln1028_fu_1164_p2(7),
      I5 => sub_ln1028_fu_1164_p2(8),
      O => \b_2_reg_2130[9]_i_137_n_5\
    );
\b_2_reg_2130[9]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A5A5A5A5A5A59"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(9),
      I1 => sub_ln1026_fu_1084_p2(8),
      I2 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I3 => sub_ln1026_fu_1084_p2(6),
      I4 => \b_2_reg_2130[9]_i_139_n_5\,
      I5 => sub_ln1026_fu_1084_p2(7),
      O => \b_2_reg_2130[9]_i_138_n_5\
    );
\b_2_reg_2130[9]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(5),
      I1 => sub_ln1026_fu_1084_p2(3),
      I2 => sub_ln1026_fu_1084_p2(0),
      I3 => sub_ln1026_fu_1084_p2(1),
      I4 => sub_ln1026_fu_1084_p2(2),
      I5 => sub_ln1026_fu_1084_p2(4),
      O => \b_2_reg_2130[9]_i_139_n_5\
    );
\b_2_reg_2130[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000001BFFFFFFE"
    )
        port map (
      I0 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      I1 => \b_2_reg_2130[9]_i_18_n_5\,
      I2 => add_ln1040_fu_1552_p2(9),
      I3 => \b_2_reg_2130[9]_i_17_n_5\,
      I4 => add_ln1040_fu_1552_p2(8),
      I5 => add_ln1040_fu_1552_p2(10),
      O => \b_2_reg_2130[9]_i_14_n_5\
    );
\b_2_reg_2130[9]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => sub_ln1028_fu_1164_p2(7),
      I1 => sub_ln1028_fu_1164_p2(6),
      I2 => \b_2_reg_2130[9]_i_216_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      O => \b_2_reg_2130[9]_i_140_n_5\
    );
\b_2_reg_2130[9]_i_141\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln1028_fu_1164_p2(6),
      I1 => \b_2_reg_2130[9]_i_216_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      O => \b_2_reg_2130[9]_i_141_n_5\
    );
\b_2_reg_2130[9]_i_142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(6),
      I1 => \b_2_reg_2130[9]_i_139_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_142_n_5\
    );
\b_2_reg_2130[9]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999A66666665"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_20_n_20\,
      I1 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      I2 => sub_ln1028_fu_1164_p2(6),
      I3 => \b_2_reg_2130[9]_i_216_n_5\,
      I4 => sub_ln1028_fu_1164_p2(7),
      I5 => sub_ln1028_fu_1164_p2(8),
      O => \b_2_reg_2130[9]_i_143_n_5\
    );
\b_2_reg_2130[9]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A9"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(7),
      I1 => sub_ln1026_fu_1084_p2(6),
      I2 => \b_2_reg_2130[9]_i_139_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_144_n_5\
    );
\b_2_reg_2130[9]_i_145\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999A6665"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_13\,
      I1 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      I2 => \b_2_reg_2130[9]_i_216_n_5\,
      I3 => sub_ln1028_fu_1164_p2(6),
      I4 => sub_ln1028_fu_1164_p2(7),
      O => \b_2_reg_2130[9]_i_145_n_5\
    );
\b_2_reg_2130[9]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(9),
      I1 => right_2_fu_180(9),
      O => \b_2_reg_2130[9]_i_146_n_5\
    );
\b_2_reg_2130[9]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(8),
      I1 => right_2_fu_180(8),
      O => \b_2_reg_2130[9]_i_147_n_5\
    );
\b_2_reg_2130[9]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAA9"
    )
        port map (
      I0 => sub_ln1028_fu_1164_p2(4),
      I1 => sub_ln1028_fu_1164_p2(3),
      I2 => sub_ln1028_fu_1164_p2(0),
      I3 => sub_ln1028_fu_1164_p2(1),
      I4 => sub_ln1028_fu_1164_p2(2),
      I5 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      O => \b_2_reg_2130[9]_i_148_n_5\
    );
\b_2_reg_2130[9]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAA9"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(4),
      I1 => sub_ln1026_fu_1084_p2(3),
      I2 => sub_ln1026_fu_1084_p2(0),
      I3 => sub_ln1026_fu_1084_p2(1),
      I4 => sub_ln1026_fu_1084_p2(2),
      I5 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_149_n_5\
    );
\b_2_reg_2130[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000017FFFFFFE"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_33_n_5\,
      I1 => add_ln1034_fu_1372_p2(8),
      I2 => add_ln1034_fu_1372_p2(6),
      I3 => \b_2_reg_2130[9]_i_32_n_5\,
      I4 => add_ln1034_fu_1372_p2(7),
      I5 => add_ln1034_fu_1372_p2(9),
      O => \b_2_reg_2130[9]_i_15_n_5\
    );
\b_2_reg_2130[9]_i_150\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(3),
      I1 => sub_ln1026_fu_1084_p2(2),
      I2 => sub_ln1026_fu_1084_p2(1),
      I3 => sub_ln1026_fu_1084_p2(0),
      I4 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_150_n_5\
    );
\b_2_reg_2130[9]_i_151\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln1028_fu_1164_p2(3),
      I1 => sub_ln1028_fu_1164_p2(2),
      I2 => sub_ln1028_fu_1164_p2(1),
      I3 => sub_ln1028_fu_1164_p2(0),
      I4 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      O => \b_2_reg_2130[9]_i_151_n_5\
    );
\b_2_reg_2130[9]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln1028_fu_1164_p2(2),
      I1 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      I2 => sub_ln1028_fu_1164_p2(0),
      I3 => sub_ln1028_fu_1164_p2(1),
      O => \b_2_reg_2130[9]_i_152_n_5\
    );
\b_2_reg_2130[9]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(9),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(9),
      O => \b_2_reg_2130[9]_i_153_n_5\
    );
\b_2_reg_2130[9]_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(8),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(8),
      O => \b_2_reg_2130[9]_i_154_n_5\
    );
\b_2_reg_2130[9]_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(7),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(7),
      O => \b_2_reg_2130[9]_i_155_n_5\
    );
\b_2_reg_2130[9]_i_156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(6),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(6),
      O => \b_2_reg_2130[9]_i_156_n_5\
    );
\b_2_reg_2130[9]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(5),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(5),
      O => \b_2_reg_2130[9]_i_157_n_5\
    );
\b_2_reg_2130[9]_i_158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(4),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(4),
      O => \b_2_reg_2130[9]_i_158_n_5\
    );
\b_2_reg_2130[9]_i_159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(3),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(3),
      O => \b_2_reg_2130[9]_i_159_n_5\
    );
\b_2_reg_2130[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4001BFFE"
    )
        port map (
      I0 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      I1 => \b_2_reg_2130[9]_i_18_n_5\,
      I2 => add_ln1040_fu_1552_p2(8),
      I3 => \b_2_reg_2130[9]_i_17_n_5\,
      I4 => add_ln1040_fu_1552_p2(9),
      O => \b_2_reg_2130[9]_i_16_n_5\
    );
\b_2_reg_2130[9]_i_160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(2),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(2),
      O => \b_2_reg_2130[9]_i_160_n_5\
    );
\b_2_reg_2130[9]_i_161\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(1),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(1),
      O => \b_2_reg_2130[9]_i_161_n_5\
    );
\b_2_reg_2130[9]_i_162\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(0),
      I1 => ap_phi_reg_pp0_iter2_down_1_reg_438(0),
      O => \b_2_reg_2130[9]_i_162_n_5\
    );
\b_2_reg_2130[9]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      I1 => sub_ln1028_fu_1164_p2(3),
      I2 => sub_ln1028_fu_1164_p2(0),
      I3 => sub_ln1028_fu_1164_p2(1),
      I4 => sub_ln1028_fu_1164_p2(2),
      I5 => sub_ln1028_fu_1164_p2(4),
      O => \b_2_reg_2130[9]_i_164_n_5\
    );
\b_2_reg_2130[9]_i_165\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(4),
      I1 => sub_ln1026_fu_1084_p2(2),
      I2 => sub_ln1026_fu_1084_p2(1),
      I3 => sub_ln1026_fu_1084_p2(0),
      I4 => sub_ln1026_fu_1084_p2(3),
      O => \b_2_reg_2130[9]_i_165_n_5\
    );
\b_2_reg_2130[9]_i_166\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(4),
      I1 => sub_ln1025_fu_1044_p2(2),
      I2 => sub_ln1025_fu_1044_p2(1),
      I3 => sub_ln1025_fu_1044_p2(0),
      I4 => sub_ln1025_fu_1044_p2(3),
      O => \b_2_reg_2130[9]_i_166_n_5\
    );
\b_2_reg_2130[9]_i_167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(7),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(7),
      O => \b_2_reg_2130[9]_i_167_n_5\
    );
\b_2_reg_2130[9]_i_168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(6),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(6),
      O => \b_2_reg_2130[9]_i_168_n_5\
    );
\b_2_reg_2130[9]_i_169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(5),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(5),
      O => \b_2_reg_2130[9]_i_169_n_5\
    );
\b_2_reg_2130[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => add_ln1040_fu_1552_p2(7),
      I1 => add_ln1040_fu_1552_p2(5),
      I2 => \b_2_reg_2130[7]_i_35_n_5\,
      I3 => add_ln1040_fu_1552_p2(4),
      I4 => add_ln1040_fu_1552_p2(6),
      O => \b_2_reg_2130[9]_i_17_n_5\
    );
\b_2_reg_2130[9]_i_170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(4),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(4),
      O => \b_2_reg_2130[9]_i_170_n_5\
    );
\b_2_reg_2130[9]_i_171\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(3),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(3),
      O => \b_2_reg_2130[9]_i_171_n_5\
    );
\b_2_reg_2130[9]_i_172\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(2),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(2),
      O => \b_2_reg_2130[9]_i_172_n_5\
    );
\b_2_reg_2130[9]_i_173\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(1),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(1),
      O => \b_2_reg_2130[9]_i_173_n_5\
    );
\b_2_reg_2130[9]_i_174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(0),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(0),
      O => \b_2_reg_2130[9]_i_174_n_5\
    );
\b_2_reg_2130[9]_i_175\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(7),
      I1 => right_1_fu_176(7),
      O => \b_2_reg_2130[9]_i_175_n_5\
    );
\b_2_reg_2130[9]_i_176\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(6),
      I1 => right_1_fu_176(6),
      O => \b_2_reg_2130[9]_i_176_n_5\
    );
\b_2_reg_2130[9]_i_177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(5),
      I1 => right_1_fu_176(5),
      O => \b_2_reg_2130[9]_i_177_n_5\
    );
\b_2_reg_2130[9]_i_178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(4),
      I1 => right_1_fu_176(4),
      O => \b_2_reg_2130[9]_i_178_n_5\
    );
\b_2_reg_2130[9]_i_179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(3),
      I1 => right_1_fu_176(3),
      O => \b_2_reg_2130[9]_i_179_n_5\
    );
\b_2_reg_2130[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000001"
    )
        port map (
      I0 => \b_2_reg_2130[7]_i_34_n_5\,
      I1 => add_ln1040_fu_1552_p2(6),
      I2 => add_ln1040_fu_1552_p2(4),
      I3 => \b_2_reg_2130[7]_i_35_n_5\,
      I4 => add_ln1040_fu_1552_p2(5),
      I5 => add_ln1040_fu_1552_p2(7),
      O => \b_2_reg_2130[9]_i_18_n_5\
    );
\b_2_reg_2130[9]_i_180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(2),
      I1 => right_1_fu_176(2),
      O => \b_2_reg_2130[9]_i_180_n_5\
    );
\b_2_reg_2130[9]_i_181\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(1),
      I1 => right_1_fu_176(1),
      O => \b_2_reg_2130[9]_i_181_n_5\
    );
\b_2_reg_2130[9]_i_182\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(0),
      I1 => right_1_fu_176(0),
      O => \b_2_reg_2130[9]_i_182_n_5\
    );
\b_2_reg_2130[9]_i_183\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(6),
      I1 => \b_2_reg_2130[9]_i_205_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      O => \b_2_reg_2130[9]_i_183_n_5\
    );
\b_2_reg_2130[9]_i_184\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(6),
      I1 => \b_2_reg_2130[9]_i_203_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      O => \b_2_reg_2130[9]_i_184_n_5\
    );
\b_2_reg_2130[9]_i_185\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(4),
      I1 => sub_ln1023_fu_964_p2(2),
      I2 => sub_ln1023_fu_964_p2(1),
      I3 => sub_ln1023_fu_964_p2(0),
      I4 => sub_ln1023_fu_964_p2(3),
      O => \b_2_reg_2130[9]_i_185_n_5\
    );
\b_2_reg_2130[9]_i_186\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(5),
      I1 => \b_2_reg_2130[9]_i_221_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      O => \b_2_reg_2130[9]_i_186_n_5\
    );
\b_2_reg_2130[9]_i_187\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(5),
      I1 => \b_2_reg_2130[9]_i_222_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      O => \b_2_reg_2130[9]_i_187_n_5\
    );
\b_2_reg_2130[9]_i_188\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAA9"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(4),
      I1 => sub_ln1023_fu_964_p2(3),
      I2 => sub_ln1023_fu_964_p2(0),
      I3 => sub_ln1023_fu_964_p2(1),
      I4 => sub_ln1023_fu_964_p2(2),
      I5 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      O => \b_2_reg_2130[9]_i_188_n_5\
    );
\b_2_reg_2130[9]_i_189\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAA9"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(4),
      I1 => sub_ln1024_fu_1004_p2(3),
      I2 => sub_ln1024_fu_1004_p2(0),
      I3 => sub_ln1024_fu_1004_p2(1),
      I4 => sub_ln1024_fu_1004_p2(2),
      I5 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      O => \b_2_reg_2130[9]_i_189_n_5\
    );
\b_2_reg_2130[9]_i_190\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAA9"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(4),
      I1 => sub_ln1027_fu_1124_p2(3),
      I2 => sub_ln1027_fu_1124_p2(0),
      I3 => sub_ln1027_fu_1124_p2(1),
      I4 => sub_ln1027_fu_1124_p2(2),
      I5 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      O => \b_2_reg_2130[9]_i_190_n_5\
    );
\b_2_reg_2130[9]_i_191\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(3),
      I1 => sub_ln1023_fu_964_p2(2),
      I2 => sub_ln1023_fu_964_p2(1),
      I3 => sub_ln1023_fu_964_p2(0),
      I4 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      O => \b_2_reg_2130[9]_i_191_n_5\
    );
\b_2_reg_2130[9]_i_192\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(3),
      I1 => sub_ln1024_fu_1004_p2(2),
      I2 => sub_ln1024_fu_1004_p2(1),
      I3 => sub_ln1024_fu_1004_p2(0),
      I4 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      O => \b_2_reg_2130[9]_i_192_n_5\
    );
\b_2_reg_2130[9]_i_193\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(3),
      I1 => sub_ln1027_fu_1124_p2(2),
      I2 => sub_ln1027_fu_1124_p2(1),
      I3 => sub_ln1027_fu_1124_p2(0),
      I4 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      O => \b_2_reg_2130[9]_i_193_n_5\
    );
\b_2_reg_2130[9]_i_194\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(2),
      I1 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      I2 => sub_ln1027_fu_1124_p2(0),
      I3 => sub_ln1027_fu_1124_p2(1),
      O => \b_2_reg_2130[9]_i_194_n_5\
    );
\b_2_reg_2130[9]_i_195\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(2),
      I1 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      I2 => sub_ln1024_fu_1004_p2(0),
      I3 => sub_ln1024_fu_1004_p2(1),
      O => \b_2_reg_2130[9]_i_195_n_5\
    );
\b_2_reg_2130[9]_i_196\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_202_n_10\,
      I1 => sub_ln1027_fu_1124_p2(0),
      I2 => sub_ln1027_fu_1124_p2(1),
      O => \b_2_reg_2130[9]_i_196_n_5\
    );
\b_2_reg_2130[9]_i_197\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_204_n_10\,
      I1 => sub_ln1024_fu_1004_p2(0),
      I2 => sub_ln1024_fu_1004_p2(1),
      O => \b_2_reg_2130[9]_i_197_n_5\
    );
\b_2_reg_2130[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B8B8B8"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_7_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I2 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I3 => add_ln1034_fu_1372_p2(10),
      I4 => \b_2_reg_2130[9]_i_10_n_5\,
      I5 => \b_2_reg_2130[9]_i_11_n_5\,
      O => \b_2_reg_2130[9]_i_2_n_5\
    );
\b_2_reg_2130[9]_i_200\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(7),
      I1 => sub_ln1023_fu_964_p2(6),
      I2 => \b_2_reg_2130[9]_i_129_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      O => \b_2_reg_2130[9]_i_200_n_5\
    );
\b_2_reg_2130[9]_i_201\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(2),
      I1 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      I2 => sub_ln1023_fu_964_p2(0),
      I3 => sub_ln1023_fu_964_p2(1),
      O => \b_2_reg_2130[9]_i_201_n_5\
    );
\b_2_reg_2130[9]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(5),
      I1 => sub_ln1027_fu_1124_p2(3),
      I2 => sub_ln1027_fu_1124_p2(0),
      I3 => sub_ln1027_fu_1124_p2(1),
      I4 => sub_ln1027_fu_1124_p2(2),
      I5 => sub_ln1027_fu_1124_p2(4),
      O => \b_2_reg_2130[9]_i_203_n_5\
    );
\b_2_reg_2130[9]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(5),
      I1 => sub_ln1024_fu_1004_p2(3),
      I2 => sub_ln1024_fu_1004_p2(0),
      I3 => sub_ln1024_fu_1004_p2(1),
      I4 => sub_ln1024_fu_1004_p2(2),
      I5 => sub_ln1024_fu_1004_p2(4),
      O => \b_2_reg_2130[9]_i_205_n_5\
    );
\b_2_reg_2130[9]_i_206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(7),
      I1 => \right_fu_172__0\(7),
      O => \b_2_reg_2130[9]_i_206_n_5\
    );
\b_2_reg_2130[9]_i_207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(6),
      I1 => \right_fu_172__0\(6),
      O => \b_2_reg_2130[9]_i_207_n_5\
    );
\b_2_reg_2130[9]_i_208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(5),
      I1 => \right_fu_172__0\(5),
      O => \b_2_reg_2130[9]_i_208_n_5\
    );
\b_2_reg_2130[9]_i_209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(4),
      I1 => \right_fu_172__0\(4),
      O => \b_2_reg_2130[9]_i_209_n_5\
    );
\b_2_reg_2130[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600000096969600"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_58_n_5\,
      I1 => \b_2_reg_2130[9]_i_59_n_5\,
      I2 => \b_2_reg_2130[9]_i_60_n_5\,
      I3 => \b_2_reg_2130[9]_i_61_n_5\,
      I4 => \b_2_reg_2130[9]_i_62_n_5\,
      I5 => \b_2_reg_2130[9]_i_63_n_5\,
      O => \b_2_reg_2130[9]_i_21_n_5\
    );
\b_2_reg_2130[9]_i_210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(3),
      I1 => \right_fu_172__0\(3),
      O => \b_2_reg_2130[9]_i_210_n_5\
    );
\b_2_reg_2130[9]_i_211\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(2),
      I1 => \right_fu_172__0\(2),
      O => \b_2_reg_2130[9]_i_211_n_5\
    );
\b_2_reg_2130[9]_i_212\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(1),
      I1 => \right_fu_172__0\(1),
      O => \b_2_reg_2130[9]_i_212_n_5\
    );
\b_2_reg_2130[9]_i_213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(0),
      I1 => \right_fu_172__0\(0),
      O => \b_2_reg_2130[9]_i_213_n_5\
    );
\b_2_reg_2130[9]_i_214\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(9),
      I1 => \right_fu_172__0\(9),
      O => \b_2_reg_2130[9]_i_214_n_5\
    );
\b_2_reg_2130[9]_i_215\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_reg_474(8),
      I1 => \right_fu_172__0\(8),
      O => \b_2_reg_2130[9]_i_215_n_5\
    );
\b_2_reg_2130[9]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln1028_fu_1164_p2(5),
      I1 => sub_ln1028_fu_1164_p2(3),
      I2 => sub_ln1028_fu_1164_p2(0),
      I3 => sub_ln1028_fu_1164_p2(1),
      I4 => sub_ln1028_fu_1164_p2(2),
      I5 => sub_ln1028_fu_1164_p2(4),
      O => \b_2_reg_2130[9]_i_216_n_5\
    );
\b_2_reg_2130[9]_i_217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(9),
      I1 => right_1_fu_176(9),
      O => \b_2_reg_2130[9]_i_217_n_5\
    );
\b_2_reg_2130[9]_i_218\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(8),
      I1 => right_1_fu_176(8),
      O => \b_2_reg_2130[9]_i_218_n_5\
    );
\b_2_reg_2130[9]_i_219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(9),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(9),
      O => \b_2_reg_2130[9]_i_219_n_5\
    );
\b_2_reg_2130[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6900000069696900"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_61_n_5\,
      I1 => \b_2_reg_2130[9]_i_62_n_5\,
      I2 => \b_2_reg_2130[9]_i_63_n_5\,
      I3 => \b_2_reg_2130[9]_i_64_n_5\,
      I4 => \b_2_reg_2130[9]_i_65_n_5\,
      I5 => \b_2_reg_2130[9]_i_66_n_5\,
      O => \b_2_reg_2130[9]_i_22_n_5\
    );
\b_2_reg_2130[9]_i_220\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_2_reg_483(8),
      I1 => ap_phi_reg_pp0_iter2_down_2_reg_429(8),
      O => \b_2_reg_2130[9]_i_220_n_5\
    );
\b_2_reg_2130[9]_i_221\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln1024_fu_1004_p2(4),
      I1 => sub_ln1024_fu_1004_p2(2),
      I2 => sub_ln1024_fu_1004_p2(1),
      I3 => sub_ln1024_fu_1004_p2(0),
      I4 => sub_ln1024_fu_1004_p2(3),
      O => \b_2_reg_2130[9]_i_221_n_5\
    );
\b_2_reg_2130[9]_i_222\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln1027_fu_1124_p2(4),
      I1 => sub_ln1027_fu_1124_p2(2),
      I2 => sub_ln1027_fu_1124_p2(1),
      I3 => sub_ln1027_fu_1124_p2(0),
      I4 => sub_ln1027_fu_1124_p2(3),
      O => \b_2_reg_2130[9]_i_222_n_5\
    );
\b_2_reg_2130[9]_i_223\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(7),
      I1 => right_2_fu_180(7),
      O => \b_2_reg_2130[9]_i_223_n_5\
    );
\b_2_reg_2130[9]_i_224\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(6),
      I1 => right_2_fu_180(6),
      O => \b_2_reg_2130[9]_i_224_n_5\
    );
\b_2_reg_2130[9]_i_225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(5),
      I1 => right_2_fu_180(5),
      O => \b_2_reg_2130[9]_i_225_n_5\
    );
\b_2_reg_2130[9]_i_226\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(4),
      I1 => right_2_fu_180(4),
      O => \b_2_reg_2130[9]_i_226_n_5\
    );
\b_2_reg_2130[9]_i_227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(3),
      I1 => right_2_fu_180(3),
      O => \b_2_reg_2130[9]_i_227_n_5\
    );
\b_2_reg_2130[9]_i_228\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(2),
      I1 => right_2_fu_180(2),
      O => \b_2_reg_2130[9]_i_228_n_5\
    );
\b_2_reg_2130[9]_i_229\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(1),
      I1 => right_2_fu_180(1),
      O => \b_2_reg_2130[9]_i_229_n_5\
    );
\b_2_reg_2130[9]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0069"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_66_n_5\,
      I1 => \b_2_reg_2130[9]_i_65_n_5\,
      I2 => \b_2_reg_2130[9]_i_64_n_5\,
      I3 => \b_2_reg_2130[9]_i_67_n_5\,
      O => \b_2_reg_2130[9]_i_23_n_5\
    );
\b_2_reg_2130[9]_i_230\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(0),
      I1 => right_2_fu_180(0),
      O => \b_2_reg_2130[9]_i_230_n_5\
    );
\b_2_reg_2130[9]_i_231\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(7),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(7),
      O => \b_2_reg_2130[9]_i_231_n_5\
    );
\b_2_reg_2130[9]_i_232\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(6),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(6),
      O => \b_2_reg_2130[9]_i_232_n_5\
    );
\b_2_reg_2130[9]_i_233\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(5),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(5),
      O => \b_2_reg_2130[9]_i_233_n_5\
    );
\b_2_reg_2130[9]_i_234\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(4),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(4),
      O => \b_2_reg_2130[9]_i_234_n_5\
    );
\b_2_reg_2130[9]_i_235\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(3),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(3),
      O => \b_2_reg_2130[9]_i_235_n_5\
    );
\b_2_reg_2130[9]_i_236\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(2),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(2),
      O => \b_2_reg_2130[9]_i_236_n_5\
    );
\b_2_reg_2130[9]_i_237\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(1),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(1),
      O => \b_2_reg_2130[9]_i_237_n_5\
    );
\b_2_reg_2130[9]_i_238\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(0),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(0),
      O => \b_2_reg_2130[9]_i_238_n_5\
    );
\b_2_reg_2130[9]_i_239\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(9),
      I1 => right_2_fu_180(9),
      O => \b_2_reg_2130[9]_i_239_n_5\
    );
\b_2_reg_2130[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444D4DDDBBB2B222"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_20_n_18\,
      I1 => \b_2_reg_2130[9]_i_68_n_5\,
      I2 => \b_2_reg_2130[9]_i_60_n_5\,
      I3 => \b_2_reg_2130[9]_i_59_n_5\,
      I4 => \b_2_reg_2130[9]_i_58_n_5\,
      I5 => \b_2_reg_2130_reg[9]_i_20_n_9\,
      O => \b_2_reg_2130[9]_i_24_n_5\
    );
\b_2_reg_2130[9]_i_240\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_2_reg_456(8),
      I1 => right_2_fu_180(8),
      O => \b_2_reg_2130[9]_i_240_n_5\
    );
\b_2_reg_2130[9]_i_241\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(9),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(9),
      O => \b_2_reg_2130[9]_i_241_n_5\
    );
\b_2_reg_2130[9]_i_242\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_reg_501(8),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(8),
      O => \b_2_reg_2130[9]_i_242_n_5\
    );
\b_2_reg_2130[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"422BBDD4BDD4422B"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_69_n_5\,
      I1 => \b_2_reg_2130[9]_i_58_n_5\,
      I2 => \b_2_reg_2130[9]_i_59_n_5\,
      I3 => \b_2_reg_2130[9]_i_60_n_5\,
      I4 => \b_2_reg_2130_reg[9]_i_20_n_18\,
      I5 => \b_2_reg_2130[9]_i_68_n_5\,
      O => \b_2_reg_2130[9]_i_25_n_5\
    );
\b_2_reg_2130[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"188EE771E771188E"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_70_n_5\,
      I1 => \b_2_reg_2130[9]_i_63_n_5\,
      I2 => \b_2_reg_2130[9]_i_62_n_5\,
      I3 => \b_2_reg_2130[9]_i_61_n_5\,
      I4 => \b_2_reg_2130[9]_i_71_n_5\,
      I5 => \b_2_reg_2130[9]_i_58_n_5\,
      O => \b_2_reg_2130[9]_i_26_n_5\
    );
\b_2_reg_2130[9]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E771188E"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_67_n_5\,
      I1 => \b_2_reg_2130[9]_i_66_n_5\,
      I2 => \b_2_reg_2130[9]_i_65_n_5\,
      I3 => \b_2_reg_2130[9]_i_64_n_5\,
      I4 => \b_2_reg_2130[9]_i_72_n_5\,
      O => \b_2_reg_2130[9]_i_27_n_5\
    );
\b_2_reg_2130[9]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_28_n_10\,
      I1 => \b_2_reg_2130_reg[9]_i_75_n_10\,
      O => \b_2_reg_2130[9]_i_29_n_5\
    );
\b_2_reg_2130[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBB8B88BB8B8"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_12_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I2 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I3 => add_ln1034_fu_1372_p2(10),
      I4 => \b_2_reg_2130[9]_i_10_n_5\,
      I5 => \b_2_reg_2130[9]_i_11_n_5\,
      O => \b_2_reg_2130[9]_i_3_n_5\
    );
\b_2_reg_2130[9]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(9),
      I1 => sub_ln1034_1_fu_1358_p2(9),
      O => \b_2_reg_2130[9]_i_30_n_5\
    );
\b_2_reg_2130[9]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1034_fu_1352_p2(8),
      I1 => sub_ln1034_1_fu_1358_p2(8),
      O => \b_2_reg_2130[9]_i_31_n_5\
    );
\b_2_reg_2130[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln1034_fu_1372_p2(5),
      I1 => add_ln1034_fu_1372_p2(3),
      I2 => add_ln1034_fu_1372_p2(0),
      I3 => add_ln1034_fu_1372_p2(1),
      I4 => add_ln1034_fu_1372_p2(2),
      I5 => add_ln1034_fu_1372_p2(4),
      O => \b_2_reg_2130[9]_i_32_n_5\
    );
\b_2_reg_2130[9]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => add_ln1034_fu_1372_p2(4),
      I1 => add_ln1034_fu_1372_p2(2),
      I2 => add_ln1034_fu_1372_p2(1),
      I3 => add_ln1034_fu_1372_p2(0),
      I4 => add_ln1034_fu_1372_p2(3),
      I5 => add_ln1034_fu_1372_p2(5),
      O => \b_2_reg_2130[9]_i_33_n_5\
    );
\b_2_reg_2130[9]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => add_ln1034_fu_1372_p2(10),
      I1 => add_ln1034_fu_1372_p2(8),
      I2 => add_ln1034_fu_1372_p2(6),
      I3 => \b_2_reg_2130[9]_i_32_n_5\,
      I4 => add_ln1034_fu_1372_p2(7),
      I5 => add_ln1034_fu_1372_p2(9),
      O => \b_2_reg_2130[9]_i_34_n_5\
    );
\b_2_reg_2130[9]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_76_n_5\,
      I1 => \b_2_reg_2130[9]_i_77_n_5\,
      O => \b_2_reg_2130[9]_i_35_n_5\
    );
\b_2_reg_2130[9]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_78_n_5\,
      I1 => \b_2_reg_2130[9]_i_79_n_5\,
      O => \b_2_reg_2130[9]_i_36_n_5\
    );
\b_2_reg_2130[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0069000069690069"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_80_n_5\,
      I1 => \b_2_reg_2130[9]_i_81_n_5\,
      I2 => \b_2_reg_2130[9]_i_82_n_5\,
      I3 => \b_2_reg_2130[9]_i_83_n_5\,
      I4 => \b_2_reg_2130[9]_i_84_n_5\,
      I5 => \b_2_reg_2130[9]_i_85_n_5\,
      O => \b_2_reg_2130[9]_i_37_n_5\
    );
\b_2_reg_2130[9]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_86_n_5\,
      I1 => \b_2_reg_2130[9]_i_87_n_5\,
      O => \b_2_reg_2130[9]_i_38_n_5\
    );
\b_2_reg_2130[9]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_86_n_5\,
      I1 => \b_2_reg_2130[9]_i_87_n_5\,
      O => \b_2_reg_2130[9]_i_39_n_5\
    );
\b_2_reg_2130[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8B8B8B8"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_7_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I2 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I3 => add_ln1034_fu_1372_p2(10),
      I4 => \b_2_reg_2130[9]_i_10_n_5\,
      I5 => \b_2_reg_2130[9]_i_11_n_5\,
      O => \b_2_reg_2130[9]_i_4_n_5\
    );
\b_2_reg_2130[9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAEF45104510BAEF"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_19\,
      I1 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I2 => sub_ln1026_fu_1084_p2(0),
      I3 => sub_ln1026_fu_1084_p2(1),
      I4 => \b_2_reg_2130[9]_i_90_n_5\,
      I5 => \b_2_reg_2130[9]_i_91_n_5\,
      O => \b_2_reg_2130[9]_i_40_n_5\
    );
\b_2_reg_2130[9]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I1 => sub_ln1026_fu_1084_p2(0),
      I2 => sub_ln1026_fu_1084_p2(1),
      I3 => \b_2_reg_2130_reg[9]_i_51_n_19\,
      I4 => \b_2_reg_2130[9]_i_92_n_5\,
      O => \b_2_reg_2130[9]_i_41_n_5\
    );
\b_2_reg_2130[9]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_20\,
      I1 => sub_ln1026_fu_1084_p2(0),
      O => \b_2_reg_2130[9]_i_42_n_5\
    );
\b_2_reg_2130[9]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71E78E18"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_77_n_5\,
      I1 => \b_2_reg_2130[9]_i_93_n_5\,
      I2 => \b_2_reg_2130[9]_i_94_n_5\,
      I3 => \b_2_reg_2130[9]_i_95_n_5\,
      I4 => \b_2_reg_2130[9]_i_96_n_5\,
      O => \b_2_reg_2130[9]_i_43_n_5\
    );
\b_2_reg_2130[9]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71E78E18"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_79_n_5\,
      I1 => \b_2_reg_2130[9]_i_97_n_5\,
      I2 => \b_2_reg_2130[9]_i_98_n_5\,
      I3 => \b_2_reg_2130[9]_i_99_n_5\,
      I4 => \b_2_reg_2130[9]_i_76_n_5\,
      O => \b_2_reg_2130[9]_i_44_n_5\
    );
\b_2_reg_2130[9]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_37_n_5\,
      I1 => \b_2_reg_2130[9]_i_79_n_5\,
      I2 => \b_2_reg_2130[9]_i_78_n_5\,
      O => \b_2_reg_2130[9]_i_45_n_5\
    );
\b_2_reg_2130[9]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"63C63963"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_86_n_5\,
      I1 => \b_2_reg_2130[9]_i_100_n_5\,
      I2 => \b_2_reg_2130[9]_i_83_n_5\,
      I3 => \b_2_reg_2130[9]_i_84_n_5\,
      I4 => \b_2_reg_2130[9]_i_85_n_5\,
      O => \b_2_reg_2130[9]_i_46_n_5\
    );
\b_2_reg_2130[9]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66969699"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_87_n_5\,
      I1 => \b_2_reg_2130[9]_i_86_n_5\,
      I2 => \b_2_reg_2130[9]_i_101_n_5\,
      I3 => \b_2_reg_2130[9]_i_90_n_5\,
      I4 => \b_2_reg_2130[9]_i_91_n_5\,
      O => \b_2_reg_2130[9]_i_47_n_5\
    );
\b_2_reg_2130[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566A6AA59556566"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_40_n_5\,
      I1 => \b_2_reg_2130[9]_i_102_n_5\,
      I2 => sub_ln1028_fu_1164_p2(0),
      I3 => sub_ln1025_fu_1044_p2(0),
      I4 => \b_2_reg_2130[9]_i_105_n_5\,
      I5 => \b_2_reg_2130[9]_i_106_n_5\,
      O => \b_2_reg_2130[9]_i_48_n_5\
    );
\b_2_reg_2130[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669969669969696"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_92_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_51_n_19\,
      I2 => sub_ln1026_fu_1084_p2(1),
      I3 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I4 => sub_ln1026_fu_1084_p2(0),
      I5 => \b_2_reg_2130_reg[9]_i_51_n_20\,
      O => \b_2_reg_2130[9]_i_49_n_5\
    );
\b_2_reg_2130[9]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[9]\,
      I1 => \b_2_reg_2130[9]_i_13_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \b_2_reg_2130[9]_i_14_n_5\,
      O => \b_2_reg_2130[9]_i_5_n_5\
    );
\b_2_reg_2130[9]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(0),
      I1 => \b_2_reg_2130_reg[9]_i_51_n_20\,
      I2 => sub_ln1025_fu_1044_p2(0),
      I3 => sub_ln1028_fu_1164_p2(0),
      O => \b_2_reg_2130[9]_i_50_n_5\
    );
\b_2_reg_2130[9]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_122_n_5\,
      I1 => \b_2_reg_2130[9]_i_123_n_5\,
      I2 => \b_2_reg_2130[9]_i_124_n_5\,
      O => \b_2_reg_2130[9]_i_52_n_5\
    );
\b_2_reg_2130[9]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_125_n_5\,
      I1 => \b_2_reg_2130[9]_i_126_n_5\,
      I2 => \b_2_reg_2130[9]_i_127_n_5\,
      O => \b_2_reg_2130[9]_i_53_n_5\
    );
\b_2_reg_2130[9]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA560000FFFFAA56"
    )
        port map (
      I0 => sub_ln1023_fu_964_p2(7),
      I1 => sub_ln1023_fu_964_p2(6),
      I2 => \b_2_reg_2130[9]_i_129_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_130_n_10\,
      I4 => \b_2_reg_2130[9]_i_131_n_5\,
      I5 => \b_2_reg_2130[9]_i_132_n_5\,
      O => \b_2_reg_2130[9]_i_54_n_5\
    );
\b_2_reg_2130[9]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_122_n_5\,
      I1 => \b_2_reg_2130[9]_i_123_n_5\,
      I2 => \b_2_reg_2130[9]_i_124_n_5\,
      O => \b_2_reg_2130[9]_i_55_n_5\
    );
\b_2_reg_2130[9]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_125_n_5\,
      I1 => \b_2_reg_2130[9]_i_126_n_5\,
      I2 => \b_2_reg_2130[9]_i_127_n_5\,
      I3 => \b_2_reg_2130[9]_i_122_n_5\,
      I4 => \b_2_reg_2130[9]_i_124_n_5\,
      I5 => \b_2_reg_2130[9]_i_123_n_5\,
      O => \b_2_reg_2130[9]_i_56_n_5\
    );
\b_2_reg_2130[9]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_54_n_5\,
      I1 => \b_2_reg_2130[9]_i_125_n_5\,
      I2 => \b_2_reg_2130[9]_i_126_n_5\,
      I3 => \b_2_reg_2130[9]_i_127_n_5\,
      O => \b_2_reg_2130[9]_i_57_n_5\
    );
\b_2_reg_2130[9]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_20_n_20\,
      I1 => \b_2_reg_2130[9]_i_133_n_5\,
      I2 => \b_2_reg_2130[9]_i_134_n_5\,
      O => \b_2_reg_2130[9]_i_58_n_5\
    );
\b_2_reg_2130[9]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5A5A5A5A5A5A5A6"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(9),
      I1 => sub_ln1025_fu_1044_p2(8),
      I2 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      I3 => sub_ln1025_fu_1044_p2(6),
      I4 => \b_2_reg_2130[9]_i_136_n_5\,
      I5 => sub_ln1025_fu_1044_p2(7),
      O => \b_2_reg_2130[9]_i_59_n_5\
    );
\b_2_reg_2130[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A656AAAAA656"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[8]\,
      I1 => \b_2_reg_2130[9]_i_15_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_9_n_9\,
      I3 => add_ln1034_fu_1372_p2(9),
      I4 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I5 => \b_2_reg_2130[9]_i_16_n_5\,
      O => \b_2_reg_2130[9]_i_6_n_5\
    );
\b_2_reg_2130[9]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_137_n_5\,
      I1 => \b_2_reg_2130[9]_i_138_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_20_n_19\,
      O => \b_2_reg_2130[9]_i_60_n_5\
    );
\b_2_reg_2130[9]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55A9FFFF000055A9"
    )
        port map (
      I0 => sub_ln1026_fu_1084_p2(7),
      I1 => sub_ln1026_fu_1084_p2(6),
      I2 => \b_2_reg_2130[9]_i_139_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I4 => \b_2_reg_2130[9]_i_140_n_5\,
      I5 => \b_2_reg_2130_reg[9]_i_51_n_13\,
      O => \b_2_reg_2130[9]_i_61_n_5\
    );
\b_2_reg_2130[9]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(8),
      I1 => sub_ln1025_fu_1044_p2(7),
      I2 => \b_2_reg_2130[9]_i_136_n_5\,
      I3 => sub_ln1025_fu_1044_p2(6),
      I4 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      O => \b_2_reg_2130[9]_i_62_n_5\
    );
\b_2_reg_2130[9]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_133_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_20_n_20\,
      I2 => \b_2_reg_2130[9]_i_134_n_5\,
      O => \b_2_reg_2130[9]_i_63_n_5\
    );
\b_2_reg_2130[9]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA56"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(7),
      I1 => sub_ln1025_fu_1044_p2(6),
      I2 => \b_2_reg_2130[9]_i_136_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      O => \b_2_reg_2130[9]_i_64_n_5\
    );
\b_2_reg_2130[9]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969969696966"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_140_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_51_n_13\,
      I2 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I3 => \b_2_reg_2130[9]_i_139_n_5\,
      I4 => sub_ln1026_fu_1084_p2(6),
      I5 => sub_ln1026_fu_1084_p2(7),
      O => \b_2_reg_2130[9]_i_65_n_5\
    );
\b_2_reg_2130[9]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"71711771"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_14\,
      I1 => \b_2_reg_2130[9]_i_141_n_5\,
      I2 => sub_ln1026_fu_1084_p2(6),
      I3 => \b_2_reg_2130[9]_i_139_n_5\,
      I4 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_66_n_5\
    );
\b_2_reg_2130[9]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEEB2882"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_93_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_51_n_14\,
      I2 => \b_2_reg_2130[9]_i_141_n_5\,
      I3 => \b_2_reg_2130[9]_i_142_n_5\,
      I4 => \b_2_reg_2130[9]_i_95_n_5\,
      O => \b_2_reg_2130[9]_i_67_n_5\
    );
\b_2_reg_2130[9]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_20_n_19\,
      I1 => \b_2_reg_2130[9]_i_137_n_5\,
      I2 => \b_2_reg_2130[9]_i_138_n_5\,
      O => \b_2_reg_2130[9]_i_68_n_5\
    );
\b_2_reg_2130[9]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"066F06066F6F066F"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_134_n_5\,
      I1 => \b_2_reg_2130[9]_i_143_n_5\,
      I2 => \b_2_reg_2130[9]_i_62_n_5\,
      I3 => \b_2_reg_2130[9]_i_144_n_5\,
      I4 => \b_2_reg_2130[9]_i_140_n_5\,
      I5 => \b_2_reg_2130_reg[9]_i_51_n_13\,
      O => \b_2_reg_2130[9]_i_69_n_5\
    );
\b_2_reg_2130[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \b_2_reg_2130_reg[7]_i_13_n_9\,
      I1 => add_ln1040_fu_1552_p2(10),
      I2 => add_ln1040_fu_1552_p2(9),
      I3 => \b_2_reg_2130[9]_i_17_n_5\,
      I4 => add_ln1040_fu_1552_p2(8),
      I5 => \b_2_reg_2130[9]_i_18_n_5\,
      O => \b_2_reg_2130[9]_i_7_n_5\
    );
\b_2_reg_2130[9]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17000017FF1717FF"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_14\,
      I1 => \b_2_reg_2130[9]_i_141_n_5\,
      I2 => \b_2_reg_2130[9]_i_142_n_5\,
      I3 => \b_2_reg_2130[9]_i_144_n_5\,
      I4 => \b_2_reg_2130[9]_i_145_n_5\,
      I5 => \b_2_reg_2130[9]_i_64_n_5\,
      O => \b_2_reg_2130[9]_i_70_n_5\
    );
\b_2_reg_2130[9]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_59_n_5\,
      I1 => \b_2_reg_2130[9]_i_137_n_5\,
      I2 => \b_2_reg_2130[9]_i_138_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_20_n_19\,
      O => \b_2_reg_2130[9]_i_71_n_5\
    );
\b_2_reg_2130[9]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_143_n_5\,
      I1 => \b_2_reg_2130[9]_i_134_n_5\,
      I2 => \b_2_reg_2130[9]_i_62_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_51_n_13\,
      I4 => \b_2_reg_2130[9]_i_140_n_5\,
      I5 => \b_2_reg_2130[9]_i_144_n_5\,
      O => \b_2_reg_2130[9]_i_72_n_5\
    );
\b_2_reg_2130[9]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(9),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(9),
      O => \b_2_reg_2130[9]_i_73_n_5\
    );
\b_2_reg_2130[9]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(8),
      I1 => ap_phi_reg_pp0_iter2_left_2_reg_456(8),
      O => \b_2_reg_2130[9]_i_74_n_5\
    );
\b_2_reg_2130[9]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_95_n_5\,
      I1 => \b_2_reg_2130[9]_i_142_n_5\,
      I2 => \b_2_reg_2130[9]_i_141_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_51_n_14\,
      I4 => \b_2_reg_2130[9]_i_93_n_5\,
      O => \b_2_reg_2130[9]_i_76_n_5\
    );
\b_2_reg_2130[9]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17FF0017"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_16\,
      I1 => \b_2_reg_2130[9]_i_148_n_5\,
      I2 => \b_2_reg_2130[9]_i_149_n_5\,
      I3 => \b_2_reg_2130[9]_i_98_n_5\,
      I4 => \b_2_reg_2130[9]_i_99_n_5\,
      O => \b_2_reg_2130[9]_i_77_n_5\
    );
\b_2_reg_2130[9]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99969666"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_99_n_5\,
      I1 => \b_2_reg_2130[9]_i_98_n_5\,
      I2 => \b_2_reg_2130[9]_i_149_n_5\,
      I3 => \b_2_reg_2130[9]_i_148_n_5\,
      I4 => \b_2_reg_2130_reg[9]_i_51_n_16\,
      O => \b_2_reg_2130[9]_i_78_n_5\
    );
\b_2_reg_2130[9]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222B2BBB"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_82_n_5\,
      I1 => \b_2_reg_2130[9]_i_81_n_5\,
      I2 => \b_2_reg_2130[9]_i_150_n_5\,
      I3 => \b_2_reg_2130_reg[9]_i_51_n_17\,
      I4 => \b_2_reg_2130[9]_i_151_n_5\,
      O => \b_2_reg_2130[9]_i_79_n_5\
    );
\b_2_reg_2130[9]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_150_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_51_n_17\,
      I2 => \b_2_reg_2130[9]_i_151_n_5\,
      O => \b_2_reg_2130[9]_i_80_n_5\
    );
\b_2_reg_2130[9]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_149_n_5\,
      I1 => \b_2_reg_2130[9]_i_148_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_51_n_16\,
      O => \b_2_reg_2130[9]_i_81_n_5\
    );
\b_2_reg_2130[9]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666666665"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(4),
      I1 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      I2 => sub_ln1025_fu_1044_p2(3),
      I3 => sub_ln1025_fu_1044_p2(0),
      I4 => sub_ln1025_fu_1044_p2(1),
      I5 => sub_ln1025_fu_1044_p2(2),
      O => \b_2_reg_2130[9]_i_82_n_5\
    );
\b_2_reg_2130[9]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(3),
      I1 => sub_ln1025_fu_1044_p2(2),
      I2 => sub_ln1025_fu_1044_p2(1),
      I3 => sub_ln1025_fu_1044_p2(0),
      I4 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      O => \b_2_reg_2130[9]_i_83_n_5\
    );
\b_2_reg_2130[9]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_151_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_51_n_17\,
      I2 => \b_2_reg_2130[9]_i_150_n_5\,
      O => \b_2_reg_2130[9]_i_84_n_5\
    );
\b_2_reg_2130[9]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2B2B2B22B2B2BB2"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_152_n_5\,
      I1 => \b_2_reg_2130_reg[9]_i_51_n_18\,
      I2 => sub_ln1026_fu_1084_p2(2),
      I3 => sub_ln1026_fu_1084_p2(0),
      I4 => sub_ln1026_fu_1084_p2(1),
      I5 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_85_n_5\
    );
\b_2_reg_2130[9]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_102_n_5\,
      I1 => sub_ln1025_fu_1044_p2(0),
      I2 => \b_2_reg_2130[9]_i_105_n_5\,
      I3 => sub_ln1028_fu_1164_p2(0),
      I4 => sub_ln1028_fu_1164_p2(1),
      O => \b_2_reg_2130[9]_i_86_n_5\
    );
\b_2_reg_2130[9]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_83_n_5\,
      I1 => \b_2_reg_2130[9]_i_84_n_5\,
      I2 => \b_2_reg_2130[9]_i_85_n_5\,
      O => \b_2_reg_2130[9]_i_87_n_5\
    );
\b_2_reg_2130[9]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(2),
      I1 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      I2 => sub_ln1025_fu_1044_p2(0),
      I3 => sub_ln1025_fu_1044_p2(1),
      O => \b_2_reg_2130[9]_i_90_n_5\
    );
\b_2_reg_2130[9]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB5454AB54ABAB54"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I1 => sub_ln1026_fu_1084_p2(1),
      I2 => sub_ln1026_fu_1084_p2(0),
      I3 => sub_ln1026_fu_1084_p2(2),
      I4 => \b_2_reg_2130[9]_i_152_n_5\,
      I5 => \b_2_reg_2130_reg[9]_i_51_n_18\,
      O => \b_2_reg_2130[9]_i_91_n_5\
    );
\b_2_reg_2130[9]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB48787B44B7878"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      I1 => sub_ln1025_fu_1044_p2(0),
      I2 => sub_ln1025_fu_1044_p2(1),
      I3 => \b_2_reg_2130_reg[9]_i_163_n_10\,
      I4 => sub_ln1028_fu_1164_p2(0),
      I5 => sub_ln1028_fu_1164_p2(1),
      O => \b_2_reg_2130[9]_i_92_n_5\
    );
\b_2_reg_2130[9]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D741D74141D7D741"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_15\,
      I1 => \b_2_reg_2130[9]_i_164_n_5\,
      I2 => sub_ln1028_fu_1164_p2(5),
      I3 => sub_ln1026_fu_1084_p2(5),
      I4 => \b_2_reg_2130[9]_i_165_n_5\,
      I5 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      O => \b_2_reg_2130[9]_i_93_n_5\
    );
\b_2_reg_2130[9]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4B44B"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I1 => \b_2_reg_2130[9]_i_139_n_5\,
      I2 => sub_ln1026_fu_1084_p2(6),
      I3 => \b_2_reg_2130[9]_i_141_n_5\,
      I4 => \b_2_reg_2130_reg[9]_i_51_n_14\,
      O => \b_2_reg_2130[9]_i_94_n_5\
    );
\b_2_reg_2130[9]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(6),
      I1 => \b_2_reg_2130[9]_i_136_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      O => \b_2_reg_2130[9]_i_95_n_5\
    );
\b_2_reg_2130[9]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \b_2_reg_2130[9]_i_64_n_5\,
      I1 => \b_2_reg_2130[9]_i_145_n_5\,
      I2 => \b_2_reg_2130[9]_i_144_n_5\,
      I3 => \b_2_reg_2130[9]_i_142_n_5\,
      I4 => \b_2_reg_2130[9]_i_141_n_5\,
      I5 => \b_2_reg_2130_reg[9]_i_51_n_14\,
      O => \b_2_reg_2130[9]_i_96_n_5\
    );
\b_2_reg_2130[9]_i_97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_51_n_16\,
      I1 => \b_2_reg_2130[9]_i_148_n_5\,
      I2 => \b_2_reg_2130[9]_i_149_n_5\,
      O => \b_2_reg_2130[9]_i_97_n_5\
    );
\b_2_reg_2130[9]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B4BB44BB4B44B"
    )
        port map (
      I0 => \b_2_reg_2130_reg[9]_i_88_n_10\,
      I1 => \b_2_reg_2130[9]_i_165_n_5\,
      I2 => sub_ln1026_fu_1084_p2(5),
      I3 => sub_ln1028_fu_1164_p2(5),
      I4 => \b_2_reg_2130[9]_i_164_n_5\,
      I5 => \b_2_reg_2130_reg[9]_i_51_n_15\,
      O => \b_2_reg_2130[9]_i_98_n_5\
    );
\b_2_reg_2130[9]_i_99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln1025_fu_1044_p2(5),
      I1 => \b_2_reg_2130[9]_i_166_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_135_n_10\,
      O => \b_2_reg_2130[9]_i_99_n_5\
    );
\b_2_reg_2130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(0),
      Q => \b_2_reg_2130_reg_n_5_[0]\,
      R => '0'
    );
\b_2_reg_2130_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(13),
      Q => tmp_24_fu_1723_p3,
      R => '0'
    );
\b_2_reg_2130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(1),
      Q => \b_2_reg_2130_reg_n_5_[1]\,
      R => '0'
    );
\b_2_reg_2130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(2),
      Q => \b_2_reg_2130_reg_n_5_[2]\,
      R => '0'
    );
\b_2_reg_2130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(3),
      Q => \b_2_reg_2130_reg_n_5_[3]\,
      R => '0'
    );
\b_2_reg_2130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(4),
      Q => \b_2_reg_2130_reg_n_5_[4]\,
      R => '0'
    );
\b_2_reg_2130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(5),
      Q => \b_2_reg_2130_reg_n_5_[5]\,
      R => '0'
    );
\b_2_reg_2130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(6),
      Q => \b_2_reg_2130_reg_n_5_[6]\,
      R => '0'
    );
\b_2_reg_2130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(7),
      Q => \b_2_reg_2130_reg_n_5_[7]\,
      R => '0'
    );
\b_2_reg_2130_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[7]_i_1_n_5\,
      CO(6) => \b_2_reg_2130_reg[7]_i_1_n_6\,
      CO(5) => \b_2_reg_2130_reg[7]_i_1_n_7\,
      CO(4) => \b_2_reg_2130_reg[7]_i_1_n_8\,
      CO(3) => \b_2_reg_2130_reg[7]_i_1_n_9\,
      CO(2) => \b_2_reg_2130_reg[7]_i_1_n_10\,
      CO(1) => \b_2_reg_2130_reg[7]_i_1_n_11\,
      CO(0) => \b_2_reg_2130_reg[7]_i_1_n_12\,
      DI(7) => \pix_7_reg_409_reg_n_5_[7]\,
      DI(6) => \pix_7_reg_409_reg_n_5_[6]\,
      DI(5) => \pix_7_reg_409_reg_n_5_[5]\,
      DI(4) => \pix_7_reg_409_reg_n_5_[4]\,
      DI(3) => \pix_7_reg_409_reg_n_5_[3]\,
      DI(2) => \pix_7_reg_409_reg_n_5_[2]\,
      DI(1) => \pix_7_reg_409_reg_n_5_[1]\,
      DI(0) => \pix_7_reg_409_reg_n_5_[0]\,
      O(7 downto 0) => b_2_fu_1652_p2(7 downto 0),
      S(7) => \b_2_reg_2130[7]_i_2_n_5\,
      S(6) => \b_2_reg_2130[7]_i_3_n_5\,
      S(5) => \b_2_reg_2130[7]_i_4_n_5\,
      S(4) => \b_2_reg_2130[7]_i_5_n_5\,
      S(3) => \b_2_reg_2130[7]_i_6_n_5\,
      S(2) => \b_2_reg_2130[7]_i_7_n_5\,
      S(1) => \b_2_reg_2130[7]_i_8_n_5\,
      S(0) => \b_2_reg_2130[7]_i_9_n_5\
    );
\b_2_reg_2130_reg[7]_i_13\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[7]_i_15_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_b_2_reg_2130_reg[7]_i_13_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \b_2_reg_2130_reg[7]_i_13_n_9\,
      CO(2) => \NLW_b_2_reg_2130_reg[7]_i_13_CO_UNCONNECTED\(2),
      CO(1) => \b_2_reg_2130_reg[7]_i_13_n_11\,
      CO(0) => \b_2_reg_2130_reg[7]_i_13_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \b_2_reg_2130_reg[7]_i_30_n_10\,
      DI(1 downto 0) => sub_ln1040_fu_1532_p2(9 downto 8),
      O(7 downto 3) => \NLW_b_2_reg_2130_reg[7]_i_13_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln1040_fu_1552_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \b_2_reg_2130[7]_i_31_n_5\,
      S(1) => \b_2_reg_2130[7]_i_32_n_5\,
      S(0) => \b_2_reg_2130[7]_i_33_n_5\
    );
\b_2_reg_2130_reg[7]_i_15\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[7]_i_15_n_5\,
      CO(6) => \b_2_reg_2130_reg[7]_i_15_n_6\,
      CO(5) => \b_2_reg_2130_reg[7]_i_15_n_7\,
      CO(4) => \b_2_reg_2130_reg[7]_i_15_n_8\,
      CO(3) => \b_2_reg_2130_reg[7]_i_15_n_9\,
      CO(2) => \b_2_reg_2130_reg[7]_i_15_n_10\,
      CO(1) => \b_2_reg_2130_reg[7]_i_15_n_11\,
      CO(0) => \b_2_reg_2130_reg[7]_i_15_n_12\,
      DI(7 downto 0) => sub_ln1040_fu_1532_p2(7 downto 0),
      O(7 downto 0) => add_ln1040_fu_1552_p2(7 downto 0),
      S(7) => \b_2_reg_2130[7]_i_37_n_5\,
      S(6) => \b_2_reg_2130[7]_i_38_n_5\,
      S(5) => \b_2_reg_2130[7]_i_39_n_5\,
      S(4) => \b_2_reg_2130[7]_i_40_n_5\,
      S(3) => \b_2_reg_2130[7]_i_41_n_5\,
      S(2) => \b_2_reg_2130[7]_i_42_n_5\,
      S(1) => \b_2_reg_2130[7]_i_43_n_5\,
      S(0) => \b_2_reg_2130[7]_i_44_n_5\
    );
\b_2_reg_2130_reg[7]_i_18\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[7]_i_18_n_5\,
      CO(6) => \b_2_reg_2130_reg[7]_i_18_n_6\,
      CO(5) => \b_2_reg_2130_reg[7]_i_18_n_7\,
      CO(4) => \b_2_reg_2130_reg[7]_i_18_n_8\,
      CO(3) => \b_2_reg_2130_reg[7]_i_18_n_9\,
      CO(2) => \b_2_reg_2130_reg[7]_i_18_n_10\,
      CO(1) => \b_2_reg_2130_reg[7]_i_18_n_11\,
      CO(0) => \b_2_reg_2130_reg[7]_i_18_n_12\,
      DI(7 downto 0) => sub_ln1034_fu_1352_p2(7 downto 0),
      O(7 downto 0) => add_ln1034_fu_1372_p2(7 downto 0),
      S(7) => \b_2_reg_2130[7]_i_46_n_5\,
      S(6) => \b_2_reg_2130[7]_i_47_n_5\,
      S(5) => \b_2_reg_2130[7]_i_48_n_5\,
      S(4) => \b_2_reg_2130[7]_i_49_n_5\,
      S(3) => \b_2_reg_2130[7]_i_50_n_5\,
      S(2) => \b_2_reg_2130[7]_i_51_n_5\,
      S(1) => \b_2_reg_2130[7]_i_52_n_5\,
      S(0) => \b_2_reg_2130[7]_i_53_n_5\
    );
\b_2_reg_2130_reg[7]_i_30\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[7]_i_36_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[7]_i_30_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[7]_i_30_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[7]_i_30_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[7]_i_30_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_up_1_reg_492(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[7]_i_30_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1040_fu_1532_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[7]_i_54_n_5\,
      S(0) => \b_2_reg_2130[7]_i_55_n_5\
    );
\b_2_reg_2130_reg[7]_i_36\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[7]_i_36_n_5\,
      CO(6) => \b_2_reg_2130_reg[7]_i_36_n_6\,
      CO(5) => \b_2_reg_2130_reg[7]_i_36_n_7\,
      CO(4) => \b_2_reg_2130_reg[7]_i_36_n_8\,
      CO(3) => \b_2_reg_2130_reg[7]_i_36_n_9\,
      CO(2) => \b_2_reg_2130_reg[7]_i_36_n_10\,
      CO(1) => \b_2_reg_2130_reg[7]_i_36_n_11\,
      CO(0) => \b_2_reg_2130_reg[7]_i_36_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_up_1_reg_492(7 downto 0),
      O(7 downto 0) => sub_ln1040_fu_1532_p2(7 downto 0),
      S(7) => \b_2_reg_2130[7]_i_57_n_5\,
      S(6) => \b_2_reg_2130[7]_i_58_n_5\,
      S(5) => \b_2_reg_2130[7]_i_59_n_5\,
      S(4) => \b_2_reg_2130[7]_i_60_n_5\,
      S(3) => \b_2_reg_2130[7]_i_61_n_5\,
      S(2) => \b_2_reg_2130[7]_i_62_n_5\,
      S(1) => \b_2_reg_2130[7]_i_63_n_5\,
      S(0) => \b_2_reg_2130[7]_i_64_n_5\
    );
\b_2_reg_2130_reg[7]_i_45\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[7]_i_45_n_5\,
      CO(6) => \b_2_reg_2130_reg[7]_i_45_n_6\,
      CO(5) => \b_2_reg_2130_reg[7]_i_45_n_7\,
      CO(4) => \b_2_reg_2130_reg[7]_i_45_n_8\,
      CO(3) => \b_2_reg_2130_reg[7]_i_45_n_9\,
      CO(2) => \b_2_reg_2130_reg[7]_i_45_n_10\,
      CO(1) => \b_2_reg_2130_reg[7]_i_45_n_11\,
      CO(0) => \b_2_reg_2130_reg[7]_i_45_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_left_1_reg_465(7 downto 0),
      O(7 downto 0) => sub_ln1034_fu_1352_p2(7 downto 0),
      S(7) => \b_2_reg_2130[7]_i_66_n_5\,
      S(6) => \b_2_reg_2130[7]_i_67_n_5\,
      S(5) => \b_2_reg_2130[7]_i_68_n_5\,
      S(4) => \b_2_reg_2130[7]_i_69_n_5\,
      S(3) => \b_2_reg_2130[7]_i_70_n_5\,
      S(2) => \b_2_reg_2130[7]_i_71_n_5\,
      S(1) => \b_2_reg_2130[7]_i_72_n_5\,
      S(0) => \b_2_reg_2130[7]_i_73_n_5\
    );
\b_2_reg_2130_reg[7]_i_56\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[7]_i_65_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[7]_i_56_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[7]_i_56_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[7]_i_56_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[7]_i_56_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_down_1_reg_438(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[7]_i_56_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1040_1_fu_1538_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[7]_i_75_n_5\,
      S(0) => \b_2_reg_2130[7]_i_76_n_5\
    );
\b_2_reg_2130_reg[7]_i_65\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[7]_i_65_n_5\,
      CO(6) => \b_2_reg_2130_reg[7]_i_65_n_6\,
      CO(5) => \b_2_reg_2130_reg[7]_i_65_n_7\,
      CO(4) => \b_2_reg_2130_reg[7]_i_65_n_8\,
      CO(3) => \b_2_reg_2130_reg[7]_i_65_n_9\,
      CO(2) => \b_2_reg_2130_reg[7]_i_65_n_10\,
      CO(1) => \b_2_reg_2130_reg[7]_i_65_n_11\,
      CO(0) => \b_2_reg_2130_reg[7]_i_65_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_down_1_reg_438(7 downto 0),
      O(7 downto 0) => sub_ln1040_1_fu_1538_p2(7 downto 0),
      S(7) => \b_2_reg_2130[7]_i_77_n_5\,
      S(6) => \b_2_reg_2130[7]_i_78_n_5\,
      S(5) => \b_2_reg_2130[7]_i_79_n_5\,
      S(4) => \b_2_reg_2130[7]_i_80_n_5\,
      S(3) => \b_2_reg_2130[7]_i_81_n_5\,
      S(2) => \b_2_reg_2130[7]_i_82_n_5\,
      S(1) => \b_2_reg_2130[7]_i_83_n_5\,
      S(0) => \b_2_reg_2130[7]_i_84_n_5\
    );
\b_2_reg_2130_reg[7]_i_74\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[7]_i_74_n_5\,
      CO(6) => \b_2_reg_2130_reg[7]_i_74_n_6\,
      CO(5) => \b_2_reg_2130_reg[7]_i_74_n_7\,
      CO(4) => \b_2_reg_2130_reg[7]_i_74_n_8\,
      CO(3) => \b_2_reg_2130_reg[7]_i_74_n_9\,
      CO(2) => \b_2_reg_2130_reg[7]_i_74_n_10\,
      CO(1) => \b_2_reg_2130_reg[7]_i_74_n_11\,
      CO(0) => \b_2_reg_2130_reg[7]_i_74_n_12\,
      DI(7 downto 0) => right_1_fu_176(7 downto 0),
      O(7 downto 0) => sub_ln1034_1_fu_1358_p2(7 downto 0),
      S(7) => \b_2_reg_2130[7]_i_85_n_5\,
      S(6) => \b_2_reg_2130[7]_i_86_n_5\,
      S(5) => \b_2_reg_2130[7]_i_87_n_5\,
      S(4) => \b_2_reg_2130[7]_i_88_n_5\,
      S(3) => \b_2_reg_2130[7]_i_89_n_5\,
      S(2) => \b_2_reg_2130[7]_i_90_n_5\,
      S(1) => \b_2_reg_2130[7]_i_91_n_5\,
      S(0) => \b_2_reg_2130[7]_i_92_n_5\
    );
\b_2_reg_2130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(8),
      Q => \b_2_reg_2130_reg_n_5_[8]\,
      R => '0'
    );
\b_2_reg_2130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(9),
      Q => \b_2_reg_2130_reg_n_5_[9]\,
      R => '0'
    );
\b_2_reg_2130_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_b_2_reg_2130_reg[9]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \b_2_reg_2130_reg[9]_i_1_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_1_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_1_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_1_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_1_n_12\,
      DI(7 downto 2) => B"000100",
      DI(1) => \pix_7_reg_409_reg_n_5_[9]\,
      DI(0) => \pix_7_reg_409_reg_n_5_[8]\,
      O(7 downto 6) => \NLW_b_2_reg_2130_reg[9]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => b_2_fu_1652_p2(13 downto 8),
      S(7 downto 5) => B"001",
      S(4) => \b_2_reg_2130[9]_i_2_n_5\,
      S(3) => \b_2_reg_2130[9]_i_3_n_5\,
      S(2) => \b_2_reg_2130[9]_i_4_n_5\,
      S(1) => \b_2_reg_2130[9]_i_5_n_5\,
      S(0) => \b_2_reg_2130[9]_i_6_n_5\
    );
\b_2_reg_2130_reg[9]_i_103\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[9]_i_103_n_5\,
      CO(6) => \b_2_reg_2130_reg[9]_i_103_n_6\,
      CO(5) => \b_2_reg_2130_reg[9]_i_103_n_7\,
      CO(4) => \b_2_reg_2130_reg[9]_i_103_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_103_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_103_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_103_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_103_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_up_2_reg_483(7 downto 0),
      O(7 downto 0) => sub_ln1028_fu_1164_p2(7 downto 0),
      S(7) => \b_2_reg_2130[9]_i_167_n_5\,
      S(6) => \b_2_reg_2130[9]_i_168_n_5\,
      S(5) => \b_2_reg_2130[9]_i_169_n_5\,
      S(4) => \b_2_reg_2130[9]_i_170_n_5\,
      S(3) => \b_2_reg_2130[9]_i_171_n_5\,
      S(2) => \b_2_reg_2130[9]_i_172_n_5\,
      S(1) => \b_2_reg_2130[9]_i_173_n_5\,
      S(0) => \b_2_reg_2130[9]_i_174_n_5\
    );
\b_2_reg_2130_reg[9]_i_104\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[9]_i_104_n_5\,
      CO(6) => \b_2_reg_2130_reg[9]_i_104_n_6\,
      CO(5) => \b_2_reg_2130_reg[9]_i_104_n_7\,
      CO(4) => \b_2_reg_2130_reg[9]_i_104_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_104_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_104_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_104_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_104_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_left_1_reg_465(7 downto 0),
      O(7 downto 0) => sub_ln1025_fu_1044_p2(7 downto 0),
      S(7) => \b_2_reg_2130[9]_i_175_n_5\,
      S(6) => \b_2_reg_2130[9]_i_176_n_5\,
      S(5) => \b_2_reg_2130[9]_i_177_n_5\,
      S(4) => \b_2_reg_2130[9]_i_178_n_5\,
      S(3) => \b_2_reg_2130[9]_i_179_n_5\,
      S(2) => \b_2_reg_2130[9]_i_180_n_5\,
      S(1) => \b_2_reg_2130[9]_i_181_n_5\,
      S(0) => \b_2_reg_2130[9]_i_182_n_5\
    );
\b_2_reg_2130_reg[9]_i_128\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[9]_i_128_n_5\,
      CO(6) => \b_2_reg_2130_reg[9]_i_128_n_6\,
      CO(5) => \b_2_reg_2130_reg[9]_i_128_n_7\,
      CO(4) => \b_2_reg_2130_reg[9]_i_128_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_128_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_128_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_128_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_128_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_left_reg_474(7 downto 0),
      O(7 downto 0) => sub_ln1023_fu_964_p2(7 downto 0),
      S(7) => \b_2_reg_2130[9]_i_206_n_5\,
      S(6) => \b_2_reg_2130[9]_i_207_n_5\,
      S(5) => \b_2_reg_2130[9]_i_208_n_5\,
      S(4) => \b_2_reg_2130[9]_i_209_n_5\,
      S(3) => \b_2_reg_2130[9]_i_210_n_5\,
      S(2) => \b_2_reg_2130[9]_i_211_n_5\,
      S(1) => \b_2_reg_2130[9]_i_212_n_5\,
      S(0) => \b_2_reg_2130[9]_i_213_n_5\
    );
\b_2_reg_2130_reg[9]_i_130\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[9]_i_128_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_130_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[9]_i_130_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[9]_i_130_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[9]_i_130_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_left_reg_474(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[9]_i_130_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1023_fu_964_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[9]_i_214_n_5\,
      S(0) => \b_2_reg_2130[9]_i_215_n_5\
    );
\b_2_reg_2130_reg[9]_i_135\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[9]_i_104_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_135_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[9]_i_135_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[9]_i_135_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[9]_i_135_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_left_1_reg_465(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[9]_i_135_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1025_fu_1044_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[9]_i_217_n_5\,
      S(0) => \b_2_reg_2130[9]_i_218_n_5\
    );
\b_2_reg_2130_reg[9]_i_163\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[9]_i_103_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_163_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[9]_i_163_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[9]_i_163_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[9]_i_163_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_up_2_reg_483(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[9]_i_163_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1028_fu_1164_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[9]_i_219_n_5\,
      S(0) => \b_2_reg_2130[9]_i_220_n_5\
    );
\b_2_reg_2130_reg[9]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[9]_i_19_n_5\,
      CO(6) => \b_2_reg_2130_reg[9]_i_19_n_6\,
      CO(5) => \b_2_reg_2130_reg[9]_i_19_n_7\,
      CO(4) => \b_2_reg_2130_reg[9]_i_19_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_19_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_19_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_19_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_19_n_12\,
      DI(7) => \b_2_reg_2130[9]_i_35_n_5\,
      DI(6) => \b_2_reg_2130[9]_i_36_n_5\,
      DI(5) => \b_2_reg_2130[9]_i_37_n_5\,
      DI(4) => \b_2_reg_2130[9]_i_38_n_5\,
      DI(3) => \b_2_reg_2130[9]_i_39_n_5\,
      DI(2) => \b_2_reg_2130[9]_i_40_n_5\,
      DI(1) => \b_2_reg_2130[9]_i_41_n_5\,
      DI(0) => \b_2_reg_2130[9]_i_42_n_5\,
      O(7 downto 0) => \NLW_b_2_reg_2130_reg[9]_i_19_O_UNCONNECTED\(7 downto 0),
      S(7) => \b_2_reg_2130[9]_i_43_n_5\,
      S(6) => \b_2_reg_2130[9]_i_44_n_5\,
      S(5) => \b_2_reg_2130[9]_i_45_n_5\,
      S(4) => \b_2_reg_2130[9]_i_46_n_5\,
      S(3) => \b_2_reg_2130[9]_i_47_n_5\,
      S(2) => \b_2_reg_2130[9]_i_48_n_5\,
      S(1) => \b_2_reg_2130[9]_i_49_n_5\,
      S(0) => \b_2_reg_2130[9]_i_50_n_5\
    );
\b_2_reg_2130_reg[9]_i_198\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[9]_i_198_n_5\,
      CO(6) => \b_2_reg_2130_reg[9]_i_198_n_6\,
      CO(5) => \b_2_reg_2130_reg[9]_i_198_n_7\,
      CO(4) => \b_2_reg_2130_reg[9]_i_198_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_198_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_198_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_198_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_198_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_left_2_reg_456(7 downto 0),
      O(7 downto 0) => sub_ln1027_fu_1124_p2(7 downto 0),
      S(7) => \b_2_reg_2130[9]_i_223_n_5\,
      S(6) => \b_2_reg_2130[9]_i_224_n_5\,
      S(5) => \b_2_reg_2130[9]_i_225_n_5\,
      S(4) => \b_2_reg_2130[9]_i_226_n_5\,
      S(3) => \b_2_reg_2130[9]_i_227_n_5\,
      S(2) => \b_2_reg_2130[9]_i_228_n_5\,
      S(1) => \b_2_reg_2130[9]_i_229_n_5\,
      S(0) => \b_2_reg_2130[9]_i_230_n_5\
    );
\b_2_reg_2130_reg[9]_i_199\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[9]_i_199_n_5\,
      CO(6) => \b_2_reg_2130_reg[9]_i_199_n_6\,
      CO(5) => \b_2_reg_2130_reg[9]_i_199_n_7\,
      CO(4) => \b_2_reg_2130_reg[9]_i_199_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_199_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_199_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_199_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_199_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_up_reg_501(7 downto 0),
      O(7 downto 0) => sub_ln1024_fu_1004_p2(7 downto 0),
      S(7) => \b_2_reg_2130[9]_i_231_n_5\,
      S(6) => \b_2_reg_2130[9]_i_232_n_5\,
      S(5) => \b_2_reg_2130[9]_i_233_n_5\,
      S(4) => \b_2_reg_2130[9]_i_234_n_5\,
      S(3) => \b_2_reg_2130[9]_i_235_n_5\,
      S(2) => \b_2_reg_2130[9]_i_236_n_5\,
      S(1) => \b_2_reg_2130[9]_i_237_n_5\,
      S(0) => \b_2_reg_2130[9]_i_238_n_5\
    );
\b_2_reg_2130_reg[9]_i_20\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[9]_i_51_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_b_2_reg_2130_reg[9]_i_20_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \b_2_reg_2130_reg[9]_i_20_n_9\,
      CO(2) => \NLW_b_2_reg_2130_reg[9]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \b_2_reg_2130_reg[9]_i_20_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_20_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \b_2_reg_2130[9]_i_52_n_5\,
      DI(1) => \b_2_reg_2130[9]_i_53_n_5\,
      DI(0) => \b_2_reg_2130[9]_i_54_n_5\,
      O(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_20_O_UNCONNECTED\(7 downto 3),
      O(2) => \b_2_reg_2130_reg[9]_i_20_n_18\,
      O(1) => \b_2_reg_2130_reg[9]_i_20_n_19\,
      O(0) => \b_2_reg_2130_reg[9]_i_20_n_20\,
      S(7 downto 3) => B"00001",
      S(2) => \b_2_reg_2130[9]_i_55_n_5\,
      S(1) => \b_2_reg_2130[9]_i_56_n_5\,
      S(0) => \b_2_reg_2130[9]_i_57_n_5\
    );
\b_2_reg_2130_reg[9]_i_202\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[9]_i_198_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_202_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[9]_i_202_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[9]_i_202_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[9]_i_202_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_left_2_reg_456(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[9]_i_202_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1027_fu_1124_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[9]_i_239_n_5\,
      S(0) => \b_2_reg_2130[9]_i_240_n_5\
    );
\b_2_reg_2130_reg[9]_i_204\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[9]_i_199_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_204_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[9]_i_204_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[9]_i_204_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[9]_i_204_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_up_reg_501(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[9]_i_204_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1024_fu_1004_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[9]_i_241_n_5\,
      S(0) => \b_2_reg_2130[9]_i_242_n_5\
    );
\b_2_reg_2130_reg[9]_i_28\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[7]_i_45_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_28_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[9]_i_28_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[9]_i_28_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[9]_i_28_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_left_1_reg_465(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[9]_i_28_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1034_fu_1352_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[9]_i_73_n_5\,
      S(0) => \b_2_reg_2130[9]_i_74_n_5\
    );
\b_2_reg_2130_reg[9]_i_51\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[9]_i_51_n_5\,
      CO(6) => \b_2_reg_2130_reg[9]_i_51_n_6\,
      CO(5) => \b_2_reg_2130_reg[9]_i_51_n_7\,
      CO(4) => \b_2_reg_2130_reg[9]_i_51_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_51_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_51_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_51_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_51_n_12\,
      DI(7) => \b_2_reg_2130[9]_i_107_n_5\,
      DI(6) => \b_2_reg_2130[9]_i_108_n_5\,
      DI(5) => \b_2_reg_2130[9]_i_109_n_5\,
      DI(4) => \b_2_reg_2130[9]_i_110_n_5\,
      DI(3) => \b_2_reg_2130[9]_i_111_n_5\,
      DI(2) => \b_2_reg_2130[9]_i_112_n_5\,
      DI(1) => \b_2_reg_2130[9]_i_113_n_5\,
      DI(0) => '0',
      O(7) => \b_2_reg_2130_reg[9]_i_51_n_13\,
      O(6) => \b_2_reg_2130_reg[9]_i_51_n_14\,
      O(5) => \b_2_reg_2130_reg[9]_i_51_n_15\,
      O(4) => \b_2_reg_2130_reg[9]_i_51_n_16\,
      O(3) => \b_2_reg_2130_reg[9]_i_51_n_17\,
      O(2) => \b_2_reg_2130_reg[9]_i_51_n_18\,
      O(1) => \b_2_reg_2130_reg[9]_i_51_n_19\,
      O(0) => \b_2_reg_2130_reg[9]_i_51_n_20\,
      S(7) => \b_2_reg_2130[9]_i_114_n_5\,
      S(6) => \b_2_reg_2130[9]_i_115_n_5\,
      S(5) => \b_2_reg_2130[9]_i_116_n_5\,
      S(4) => \b_2_reg_2130[9]_i_117_n_5\,
      S(3) => \b_2_reg_2130[9]_i_118_n_5\,
      S(2) => \b_2_reg_2130[9]_i_119_n_5\,
      S(1) => \b_2_reg_2130[9]_i_120_n_5\,
      S(0) => \b_2_reg_2130[9]_i_121_n_5\
    );
\b_2_reg_2130_reg[9]_i_75\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[7]_i_74_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_75_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[9]_i_75_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[9]_i_75_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[9]_i_75_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => right_1_fu_176(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[9]_i_75_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1034_1_fu_1358_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[9]_i_146_n_5\,
      S(0) => \b_2_reg_2130[9]_i_147_n_5\
    );
\b_2_reg_2130_reg[9]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[9]_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_b_2_reg_2130_reg[9]_i_8_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \b_2_reg_2130_reg[9]_i_8_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_8_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_8_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_8_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \b_2_reg_2130_reg[9]_i_20_n_9\,
      DI(2) => \b_2_reg_2130[9]_i_21_n_5\,
      DI(1) => \b_2_reg_2130[9]_i_22_n_5\,
      DI(0) => \b_2_reg_2130[9]_i_23_n_5\,
      O(7 downto 0) => \NLW_b_2_reg_2130_reg[9]_i_8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => \b_2_reg_2130[9]_i_24_n_5\,
      S(2) => \b_2_reg_2130[9]_i_25_n_5\,
      S(1) => \b_2_reg_2130[9]_i_26_n_5\,
      S(0) => \b_2_reg_2130[9]_i_27_n_5\
    );
\b_2_reg_2130_reg[9]_i_88\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[9]_i_89_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_88_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_reg_2130_reg[9]_i_88_n_10\,
      CO(1) => \NLW_b_2_reg_2130_reg[9]_i_88_CO_UNCONNECTED\(1),
      CO(0) => \b_2_reg_2130_reg[9]_i_88_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_up_1_reg_492(9 downto 8),
      O(7 downto 2) => \NLW_b_2_reg_2130_reg[9]_i_88_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1026_fu_1084_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \b_2_reg_2130[9]_i_153_n_5\,
      S(0) => \b_2_reg_2130[9]_i_154_n_5\
    );
\b_2_reg_2130_reg[9]_i_89\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \b_2_reg_2130_reg[9]_i_89_n_5\,
      CO(6) => \b_2_reg_2130_reg[9]_i_89_n_6\,
      CO(5) => \b_2_reg_2130_reg[9]_i_89_n_7\,
      CO(4) => \b_2_reg_2130_reg[9]_i_89_n_8\,
      CO(3) => \b_2_reg_2130_reg[9]_i_89_n_9\,
      CO(2) => \b_2_reg_2130_reg[9]_i_89_n_10\,
      CO(1) => \b_2_reg_2130_reg[9]_i_89_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_89_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_up_1_reg_492(7 downto 0),
      O(7 downto 0) => sub_ln1026_fu_1084_p2(7 downto 0),
      S(7) => \b_2_reg_2130[9]_i_155_n_5\,
      S(6) => \b_2_reg_2130[9]_i_156_n_5\,
      S(5) => \b_2_reg_2130[9]_i_157_n_5\,
      S(4) => \b_2_reg_2130[9]_i_158_n_5\,
      S(3) => \b_2_reg_2130[9]_i_159_n_5\,
      S(2) => \b_2_reg_2130[9]_i_160_n_5\,
      S(1) => \b_2_reg_2130[9]_i_161_n_5\,
      S(0) => \b_2_reg_2130[9]_i_162_n_5\
    );
\b_2_reg_2130_reg[9]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => \b_2_reg_2130_reg[7]_i_18_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_b_2_reg_2130_reg[9]_i_9_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \b_2_reg_2130_reg[9]_i_9_n_9\,
      CO(2) => \NLW_b_2_reg_2130_reg[9]_i_9_CO_UNCONNECTED\(2),
      CO(1) => \b_2_reg_2130_reg[9]_i_9_n_11\,
      CO(0) => \b_2_reg_2130_reg[9]_i_9_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \b_2_reg_2130_reg[9]_i_28_n_10\,
      DI(1 downto 0) => sub_ln1034_fu_1352_p2(9 downto 8),
      O(7 downto 3) => \NLW_b_2_reg_2130_reg[9]_i_9_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln1034_fu_1372_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \b_2_reg_2130[9]_i_29_n_5\,
      S(1) => \b_2_reg_2130[9]_i_30_n_5\,
      S(0) => \b_2_reg_2130[9]_i_31_n_5\
    );
\cmp161_i_reg_1984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \cmp161_i_reg_1984_reg_n_5_[0]\,
      R => '0'
    );
empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(2),
      I1 => \^we0\,
      I2 => imgRB_empty_n,
      I3 => push_2,
      O => p_6_in
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10
     port map (
      CO(0) => icmp_ln891_fu_600_p2,
      D(9) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(8) => flow_control_loop_pipe_sequential_init_U_n_10,
      D(7) => flow_control_loop_pipe_sequential_init_U_n_11,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_12,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_13,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_14,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      Q(9 downto 0) => Q(9 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      address1(10 downto 0) => lineBuffer_2_address1(10 downto 0),
      and_ln1052_fu_640_p2 => and_ln1052_fu_640_p2,
      \ap_CS_fsm_reg[1]\(0) => SR(0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[3]\ => \^ap_loop_exit_ready_pp0_iter2_reg\,
      \ap_CS_fsm_reg[3]_0\(2 downto 0) => \ap_CS_fsm_reg[3]_0\(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_cache_reg_1 => ap_done_cache_reg_0,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => p_0_0_0_0_011551706_i_fu_196,
      ap_enable_reg_pp0_iter1_reg_0(0) => p_0_0_0116117861797_i_fu_168,
      ap_rst_n => ap_rst_n,
      \cmp161_i_reg_1984_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \cmp161_i_reg_1984_reg[0]_0\ => \cmp161_i_reg_1984_reg_n_5_[0]\,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_145,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_146,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
      icmp_ln1014_fu_628_p2 => icmp_ln1014_fu_628_p2,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\ => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\(0) => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(0),
      icmp_ln881_fu_578_p2 => icmp_ln881_fu_578_p2,
      \icmp_ln881_reg_1964_reg[0]\(10 downto 0) => \icmp_ln881_reg_1964_reg[0]_0\(10 downto 0),
      icmp_ln891_reg_1968 => icmp_ln891_reg_1968,
      \icmp_ln891_reg_1968_reg[0]\(10 downto 0) => \icmp_ln891_reg_1968_reg[0]_0\(10 downto 0),
      \p_0_0_0116117861797_i_fu_168_reg[9]\(29 downto 0) => lineBuffer_2_q1(29 downto 0),
      \p_0_0_0116117861797_i_fu_168_reg[9]_0\(9 downto 0) => \p_0_0_0116117861797_i_fu_168_reg[9]_0\(9 downto 0),
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_99,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_100,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_101,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_102,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_103,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_104,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_105,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_106,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_107,
      \p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_108,
      \p_0_0_0116217841795_i_fu_164_reg[9]\(9 downto 0) => \p_0_0_0116217841795_i_fu_164_reg[9]_0\(9 downto 0),
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_89,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_90,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_91,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_92,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_93,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_94,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_95,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_96,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_97,
      \p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_98,
      \p_0_0_0116317821793_i_fu_160_reg[9]\(9 downto 0) => \p_0_0_0116317821793_i_fu_160_reg[9]_0\(9 downto 0),
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_29,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_30,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_0_01183_217801809_i_fu_192_reg[0]\ => \p_0_0_01183_217801809_i_fu_192_reg[0]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[1]\ => \p_0_0_01183_217801809_i_fu_192_reg[1]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[2]\ => \p_0_0_01183_217801809_i_fu_192_reg[2]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[3]\ => \p_0_0_01183_217801809_i_fu_192_reg[3]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[4]\ => \p_0_0_01183_217801809_i_fu_192_reg[4]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[5]\ => \p_0_0_01183_217801809_i_fu_192_reg[5]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[6]\ => \p_0_0_01183_217801809_i_fu_192_reg[6]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[7]\ => \p_0_0_01183_217801809_i_fu_192_reg[7]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[8]\ => \p_0_0_01183_217801809_i_fu_192_reg[8]_0\,
      \p_0_0_01183_217801809_i_fu_192_reg[9]\(9 downto 0) => \p_0_0_01183_217801809_i_fu_192_reg[9]_1\(9 downto 0),
      \p_0_0_01183_217801809_i_fu_192_reg[9]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[9]_0\,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_119,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_120,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_121,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_122,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_123,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_124,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_125,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_126,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_127,
      \p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_128,
      \p_0_0_01184_217781807_i_fu_188_reg[0]\ => \p_0_0_01184_217781807_i_fu_188_reg[0]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[1]\ => \p_0_0_01184_217781807_i_fu_188_reg[1]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[2]\ => \p_0_0_01184_217781807_i_fu_188_reg[2]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[3]\ => \p_0_0_01184_217781807_i_fu_188_reg[3]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[4]\ => \p_0_0_01184_217781807_i_fu_188_reg[4]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[5]\ => \p_0_0_01184_217781807_i_fu_188_reg[5]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[6]\ => \p_0_0_01184_217781807_i_fu_188_reg[6]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[7]\ => \p_0_0_01184_217781807_i_fu_188_reg[7]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[8]\ => \p_0_0_01184_217781807_i_fu_188_reg[8]_0\,
      \p_0_0_01184_217781807_i_fu_188_reg[9]\(9 downto 0) => \p_0_0_01184_217781807_i_fu_188_reg[9]_1\(9 downto 0),
      \p_0_0_01184_217781807_i_fu_188_reg[9]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[9]_0\,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_109,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_110,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_111,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_112,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_113,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_114,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      \p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_118,
      \p_0_0_01185_217761805_i_fu_184_reg[0]\ => \p_0_0_01185_217761805_i_fu_184_reg[0]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[1]\ => \p_0_0_01185_217761805_i_fu_184_reg[1]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[2]\ => \p_0_0_01185_217761805_i_fu_184_reg[2]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[3]\ => \p_0_0_01185_217761805_i_fu_184_reg[3]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[4]\ => \p_0_0_01185_217761805_i_fu_184_reg[4]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[5]\ => \p_0_0_01185_217761805_i_fu_184_reg[5]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[6]\ => \p_0_0_01185_217761805_i_fu_184_reg[6]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[7]\ => \p_0_0_01185_217761805_i_fu_184_reg[7]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[8]\ => \p_0_0_01185_217761805_i_fu_184_reg[8]_0\,
      \p_0_0_01185_217761805_i_fu_184_reg[9]\(9 downto 0) => \p_0_0_01185_217761805_i_fu_184_reg[9]_1\(9 downto 0),
      \p_0_0_01185_217761805_i_fu_184_reg[9]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[9]_0\,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_19,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_20,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_21,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_27,
      \p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      \p_0_0_0_0_011551706_i_fu_196_reg[0]\ => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      \p_0_0_0_0_011551706_i_fu_196_reg[9]\(9 downto 0) => \right_fu_172__0\(9 downto 0),
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_75,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_77,
      \p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_78,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_1_0_0_011561709_i_fu_200_reg[9]\(9 downto 0) => \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(9 downto 0),
      \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(9 downto 0) => right_1_fu_176(9 downto 0),
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_79,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_80,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_81,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_82,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_83,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_84,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_85,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_86,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_87,
      \p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_88,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_2_0_0_011571712_i_fu_204_reg[9]\(9 downto 0) => \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(9 downto 0),
      \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(9 downto 0) => right_2_fu_180(9 downto 0),
      q1(29 downto 0) => \^q1\(29 downto 0),
      ram_reg_bram_1(10) => \x_fu_156_reg_n_5_[10]\,
      ram_reg_bram_1(9) => \x_fu_156_reg_n_5_[9]\,
      ram_reg_bram_1(8) => \x_fu_156_reg_n_5_[8]\,
      ram_reg_bram_1(7) => \x_fu_156_reg_n_5_[7]\,
      ram_reg_bram_1(6) => \x_fu_156_reg_n_5_[6]\,
      ram_reg_bram_1(5) => \x_fu_156_reg_n_5_[5]\,
      ram_reg_bram_1(4) => \x_fu_156_reg_n_5_[4]\,
      ram_reg_bram_1(3) => \x_fu_156_reg_n_5_[3]\,
      ram_reg_bram_1(2) => \x_fu_156_reg_n_5_[2]\,
      ram_reg_bram_1(1) => \x_fu_156_reg_n_5_[1]\,
      ram_reg_bram_1(0) => \x_fu_156_reg_n_5_[0]\,
      \right_1_fu_176_reg[9]\(9 downto 0) => \right_1_fu_176_reg[9]_0\(9 downto 0),
      \right_2_fu_180_reg[9]\(9 downto 0) => \right_2_fu_180_reg[9]_0\(9 downto 0),
      \right_fu_172_reg[9]\(9 downto 0) => \right_fu_172_reg[9]_0\(9 downto 0),
      x_phase_reg_387 => x_phase_reg_387
    );
\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => \^ap_block_pp0_stage0_subdone\,
      CLK => ap_clk,
      D => icmp_ln1014_fu_628_p2,
      Q => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\,
      I1 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\,
      I2 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(8),
      I3 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(13),
      I4 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(2),
      I5 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(11),
      O => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\
    );
\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(10),
      I1 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(14),
      I2 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(7),
      I3 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(3),
      I4 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(12),
      I5 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(1),
      O => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\
    );
\icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(5),
      I1 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(9),
      I2 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(4),
      I3 => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(6),
      O => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\
    );
\icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln1014_reg_2000_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln881_reg_1964_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      Q => icmp_ln881_reg_1964_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln881_reg_1964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln881_fu_578_p2,
      Q => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln891_reg_1968_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => icmp_ln891_fu_600_p2,
      Q => icmp_ln891_reg_1968,
      R => '0'
    );
lineBuffer_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11
     port map (
      D(5) => lineBuffer_2_U_n_45,
      D(4) => lineBuffer_2_U_n_46,
      D(3) => lineBuffer_2_U_n_47,
      D(2) => lineBuffer_2_U_n_48,
      D(1) => lineBuffer_2_U_n_49,
      D(0) => lineBuffer_2_U_n_50,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      Q(9 downto 0) => p_0_0_0116317821793_i_fu_160(9 downto 0),
      address1(10 downto 0) => lineBuffer_2_address1(10 downto 0),
      ap_clk => ap_clk,
      ap_condition_219 => ap_condition_219,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[0]\ => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_up_1_reg_492_reg[9]\(9 downto 0) => p_0_0_0116217841795_i_fu_164(9 downto 0),
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(9) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[9]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(8) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[8]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(7) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[7]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(6) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[6]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(5) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[5]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(4) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[4]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(3) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[3]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(2) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[2]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(1) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[1]\,
      \ap_phi_reg_pp0_iter2_up_2_reg_483_reg[9]\(0) => \p_0_0_0116117861797_i_fu_168_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_up_reg_501_reg[0]\ => \cmp161_i_reg_1984_reg_n_5_[0]\,
      ce1 => lineBuffer_2_ce1_local,
      d0(29 downto 0) => LineBufVal_4_fu_876_p4(29 downto 0),
      icmp_ln891_reg_1968 => icmp_ln891_reg_1968,
      q1(29 downto 0) => lineBuffer_2_q1(29 downto 0),
      ram_reg_bram_0_0 => lineBuffer_2_U_n_5,
      ram_reg_bram_0_1 => lineBuffer_2_U_n_36,
      ram_reg_bram_0_10 => lineBuffer_2_U_n_51,
      ram_reg_bram_0_11 => lineBuffer_2_U_n_52,
      ram_reg_bram_0_2 => lineBuffer_2_U_n_37,
      ram_reg_bram_0_3 => lineBuffer_2_U_n_38,
      ram_reg_bram_0_4 => lineBuffer_2_U_n_39,
      ram_reg_bram_0_5 => lineBuffer_2_U_n_40,
      ram_reg_bram_0_6 => lineBuffer_2_U_n_41,
      ram_reg_bram_0_7 => lineBuffer_2_U_n_42,
      ram_reg_bram_0_8 => lineBuffer_2_U_n_43,
      ram_reg_bram_0_9 => lineBuffer_2_U_n_44,
      ram_reg_bram_1_0 => lineBuffer_2_U_n_53,
      ram_reg_bram_1_1 => lineBuffer_2_U_n_54,
      ram_reg_bram_1_10 => lineBuffer_2_U_n_63,
      ram_reg_bram_1_11 => lineBuffer_2_U_n_64,
      ram_reg_bram_1_12(10 downto 0) => lineBuffer_addr_reg_1972(10 downto 0),
      ram_reg_bram_1_2 => lineBuffer_2_U_n_55,
      ram_reg_bram_1_3 => lineBuffer_2_U_n_56,
      ram_reg_bram_1_4 => lineBuffer_2_U_n_57,
      ram_reg_bram_1_5 => lineBuffer_2_U_n_58,
      ram_reg_bram_1_6 => lineBuffer_2_U_n_59,
      ram_reg_bram_1_7 => lineBuffer_2_U_n_60,
      ram_reg_bram_1_8 => lineBuffer_2_U_n_61,
      ram_reg_bram_1_9 => lineBuffer_2_U_n_62
    );
\lineBuffer_2_addr_reg_1978_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(0),
      Q => lineBuffer_addr_reg_1972(0),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(10),
      Q => lineBuffer_addr_reg_1972(10),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(1),
      Q => lineBuffer_addr_reg_1972(1),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(2),
      Q => lineBuffer_addr_reg_1972(2),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(3),
      Q => lineBuffer_addr_reg_1972(3),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(4),
      Q => lineBuffer_addr_reg_1972(4),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(5),
      Q => lineBuffer_addr_reg_1972(5),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(6),
      Q => lineBuffer_addr_reg_1972(6),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(7),
      Q => lineBuffer_addr_reg_1972(7),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(8),
      Q => lineBuffer_addr_reg_1972(8),
      R => '0'
    );
\lineBuffer_2_addr_reg_1978_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => lineBuffer_2_address1(9),
      Q => lineBuffer_addr_reg_1972(9),
      R => '0'
    );
lineBuffer_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12
     port map (
      D(9) => lineBuffer_U_n_5,
      D(8) => lineBuffer_U_n_6,
      D(7) => lineBuffer_U_n_7,
      D(6) => lineBuffer_U_n_8,
      D(5) => lineBuffer_U_n_9,
      D(4) => lineBuffer_U_n_10,
      D(3) => lineBuffer_U_n_11,
      D(2) => lineBuffer_U_n_12,
      D(1) => lineBuffer_U_n_13,
      D(0) => lineBuffer_U_n_14,
      E(0) => \^ap_block_pp0_stage0_subdone\,
      Q(9) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9]\,
      Q(8) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8]\,
      Q(7) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7]\,
      Q(6) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6]\,
      Q(5) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5]\,
      Q(4) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4]\,
      Q(3) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3]\,
      Q(2) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2]\,
      Q(1) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1]\,
      Q(0) => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0]\,
      address1(10 downto 0) => lineBuffer_2_address1(10 downto 0),
      and_ln1052_reg_2007_pp0_iter2_reg => and_ln1052_reg_2007_pp0_iter2_reg,
      ap_clk => ap_clk,
      ap_condition_219 => ap_condition_219,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      \ap_phi_reg_pp0_iter2_left_1_reg_465_reg[9]\(9 downto 0) => p_0_1_0_0_011561709_i_fu_200(9 downto 0),
      \ap_phi_reg_pp0_iter2_left_2_reg_456_reg[9]\(9 downto 0) => \p_0_2_0_0_011571712_i_fu_204__0\(9 downto 0),
      \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]\ => \cmp161_i_reg_1984_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_left_reg_474_reg[0]_0\ => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      ce1 => lineBuffer_2_ce1_local,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      d0(29 downto 0) => LineBufVal_4_fu_876_p4(29 downto 0),
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      icmp_ln891_reg_1968 => icmp_ln891_reg_1968,
      \icmp_ln891_reg_1968_reg[0]\(9) => lineBuffer_U_n_98,
      \icmp_ln891_reg_1968_reg[0]\(8) => lineBuffer_U_n_99,
      \icmp_ln891_reg_1968_reg[0]\(7) => lineBuffer_U_n_100,
      \icmp_ln891_reg_1968_reg[0]\(6) => lineBuffer_U_n_101,
      \icmp_ln891_reg_1968_reg[0]\(5) => lineBuffer_U_n_102,
      \icmp_ln891_reg_1968_reg[0]\(4) => lineBuffer_U_n_103,
      \icmp_ln891_reg_1968_reg[0]\(3) => lineBuffer_U_n_104,
      \icmp_ln891_reg_1968_reg[0]\(2) => lineBuffer_U_n_105,
      \icmp_ln891_reg_1968_reg[0]\(1) => lineBuffer_U_n_106,
      \icmp_ln891_reg_1968_reg[0]\(0) => lineBuffer_U_n_107,
      \icmp_ln891_reg_1968_reg[0]_0\(9) => lineBuffer_U_n_108,
      \icmp_ln891_reg_1968_reg[0]_0\(8) => lineBuffer_U_n_109,
      \icmp_ln891_reg_1968_reg[0]_0\(7) => lineBuffer_U_n_110,
      \icmp_ln891_reg_1968_reg[0]_0\(6) => lineBuffer_U_n_111,
      \icmp_ln891_reg_1968_reg[0]_0\(5) => lineBuffer_U_n_112,
      \icmp_ln891_reg_1968_reg[0]_0\(4) => lineBuffer_U_n_113,
      \icmp_ln891_reg_1968_reg[0]_0\(3) => lineBuffer_U_n_114,
      \icmp_ln891_reg_1968_reg[0]_0\(2) => lineBuffer_U_n_115,
      \icmp_ln891_reg_1968_reg[0]_0\(1) => lineBuffer_U_n_116,
      \icmp_ln891_reg_1968_reg[0]_0\(0) => lineBuffer_U_n_117,
      \icmp_ln891_reg_1968_reg[0]_1\(9) => lineBuffer_U_n_118,
      \icmp_ln891_reg_1968_reg[0]_1\(8) => lineBuffer_U_n_119,
      \icmp_ln891_reg_1968_reg[0]_1\(7) => lineBuffer_U_n_120,
      \icmp_ln891_reg_1968_reg[0]_1\(6) => lineBuffer_U_n_121,
      \icmp_ln891_reg_1968_reg[0]_1\(5) => lineBuffer_U_n_122,
      \icmp_ln891_reg_1968_reg[0]_1\(4) => lineBuffer_U_n_123,
      \icmp_ln891_reg_1968_reg[0]_1\(3) => lineBuffer_U_n_124,
      \icmp_ln891_reg_1968_reg[0]_1\(2) => lineBuffer_U_n_125,
      \icmp_ln891_reg_1968_reg[0]_1\(1) => lineBuffer_U_n_126,
      \icmp_ln891_reg_1968_reg[0]_1\(0) => lineBuffer_U_n_127,
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \pix_7_reg_409_reg[9]\(9 downto 0) => right_1_fu_176(9 downto 0),
      \pix_8_reg_399_reg[9]\(9 downto 0) => right_2_fu_180(9 downto 0),
      \pix_reg_419_reg[9]\(9 downto 0) => \right_fu_172__0\(9 downto 0),
      q1(29 downto 0) => \^q1\(29 downto 0),
      ram_reg_bram_1_0(9) => lineBuffer_U_n_45,
      ram_reg_bram_1_0(8) => lineBuffer_U_n_46,
      ram_reg_bram_1_0(7) => lineBuffer_U_n_47,
      ram_reg_bram_1_0(6) => lineBuffer_U_n_48,
      ram_reg_bram_1_0(5) => lineBuffer_U_n_49,
      ram_reg_bram_1_0(4) => lineBuffer_U_n_50,
      ram_reg_bram_1_0(3) => lineBuffer_U_n_51,
      ram_reg_bram_1_0(2) => lineBuffer_U_n_52,
      ram_reg_bram_1_0(1) => lineBuffer_U_n_53,
      ram_reg_bram_1_0(0) => lineBuffer_U_n_54,
      ram_reg_bram_1_1(9) => lineBuffer_U_n_55,
      ram_reg_bram_1_1(8) => lineBuffer_U_n_56,
      ram_reg_bram_1_1(7) => lineBuffer_U_n_57,
      ram_reg_bram_1_1(6) => lineBuffer_U_n_58,
      ram_reg_bram_1_1(5) => lineBuffer_U_n_59,
      ram_reg_bram_1_1(4) => lineBuffer_U_n_60,
      ram_reg_bram_1_1(3) => lineBuffer_U_n_61,
      ram_reg_bram_1_1(2) => lineBuffer_U_n_62,
      ram_reg_bram_1_1(1) => lineBuffer_U_n_63,
      ram_reg_bram_1_1(0) => lineBuffer_U_n_64,
      ram_reg_bram_1_2 => ram_reg_bram_1,
      ram_reg_bram_1_3(29 downto 0) => ram_reg_bram_1_0(29 downto 0),
      ram_reg_bram_1_4(29 downto 0) => ram_reg_bram_1_1(29 downto 0),
      ram_reg_bram_1_5 => ram_reg_bram_1_2,
      ram_reg_bram_1_6 => \^we0\,
      ram_reg_bram_1_7(10 downto 0) => lineBuffer_addr_reg_1972(10 downto 0),
      ram_reg_bram_1_8(29 downto 0) => d0(29 downto 0)
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => push_2,
      I1 => imgRB_empty_n,
      I2 => \^we0\,
      I3 => \ap_CS_fsm_reg[3]_0\(2),
      O => E(0)
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => push_2,
      I1 => \ap_CS_fsm_reg[3]_0\(2),
      I2 => \^we0\,
      I3 => imgRB_empty_n,
      O => p_9_in
    );
\p_0_0_0116117861797_i_fu_168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[8]\,
      R => '0'
    );
\p_0_0_0116117861797_i_fu_168_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => \p_0_0_0116117861797_i_fu_168_reg_n_5_[9]\,
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[0]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[1]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[2]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[3]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[4]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[5]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[6]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[7]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[8]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0116117861797_i_load_reg_2023_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0116117861797_i_fu_168_reg_n_5_[9]\,
      Q => \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => p_0_0_0116217841795_i_fu_164(0),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => p_0_0_0116217841795_i_fu_164(1),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => p_0_0_0116217841795_i_fu_164(2),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => p_0_0_0116217841795_i_fu_164(3),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => p_0_0_0116217841795_i_fu_164(4),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => p_0_0_0116217841795_i_fu_164(5),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => p_0_0_0116217841795_i_fu_164(6),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => p_0_0_0116217841795_i_fu_164(7),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => p_0_0_0116217841795_i_fu_164(8),
      R => '0'
    );
\p_0_0_0116217841795_i_fu_164_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => p_0_0_0116217841795_i_fu_164(9),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(0),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(1),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(2),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(3),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(4),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(5),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(6),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(7),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(8),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0116217841795_i_load_reg_2017_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116217841795_i_fu_164(9),
      Q => \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => p_0_0_0116317821793_i_fu_160(0),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => p_0_0_0116317821793_i_fu_160(1),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => p_0_0_0116317821793_i_fu_160(2),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => p_0_0_0116317821793_i_fu_160(3),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => p_0_0_0116317821793_i_fu_160(4),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => p_0_0_0116317821793_i_fu_160(5),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => p_0_0_0116317821793_i_fu_160(6),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => p_0_0_0116317821793_i_fu_160(7),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => p_0_0_0116317821793_i_fu_160(8),
      R => '0'
    );
\p_0_0_0116317821793_i_fu_160_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => p_0_0_0116317821793_i_fu_160(9),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(0),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(1),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(2),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(3),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(4),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(5),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(6),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(7),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(8),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0116317821793_i_load_reg_2011_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_0116317821793_i_fu_160(9),
      Q => \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => p_0_0_01183_217801809_i_fu_192(0),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_127,
      Q => p_0_0_01183_217801809_i_fu_192(1),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_126,
      Q => p_0_0_01183_217801809_i_fu_192(2),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_125,
      Q => p_0_0_01183_217801809_i_fu_192(3),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => p_0_0_01183_217801809_i_fu_192(4),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => p_0_0_01183_217801809_i_fu_192(5),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => p_0_0_01183_217801809_i_fu_192(6),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_121,
      Q => p_0_0_01183_217801809_i_fu_192(7),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_120,
      Q => p_0_0_01183_217801809_i_fu_192(8),
      R => '0'
    );
\p_0_0_01183_217801809_i_fu_192_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => p_0_0_01183_217801809_i_fu_192(9),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(0),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(1),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(2),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(3),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(4),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(5),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(6),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(7),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(8),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_01183_217801809_i_load_reg_2056_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01183_217801809_i_fu_192(9),
      Q => \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(2),
      I1 => \^ap_loop_exit_ready_pp0_iter2_reg\,
      I2 => \^ap_block_pp0_stage0_subdone\,
      I3 => icmp_ln881_reg_1964_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\p_0_0_01184_217781807_i_fu_188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => p_0_0_01184_217781807_i_fu_188(0),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => p_0_0_01184_217781807_i_fu_188(1),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => p_0_0_01184_217781807_i_fu_188(2),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_115,
      Q => p_0_0_01184_217781807_i_fu_188(3),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_114,
      Q => p_0_0_01184_217781807_i_fu_188(4),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_113,
      Q => p_0_0_01184_217781807_i_fu_188(5),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => p_0_0_01184_217781807_i_fu_188(6),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => p_0_0_01184_217781807_i_fu_188(7),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => p_0_0_01184_217781807_i_fu_188(8),
      R => '0'
    );
\p_0_0_01184_217781807_i_fu_188_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => p_0_0_01184_217781807_i_fu_188(9),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(0),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(1),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(2),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(3),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(4),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(5),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(6),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(7),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(8),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_01184_217781807_i_load_reg_2050_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01184_217781807_i_fu_188(9),
      Q => \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => p_0_0_01185_217761805_i_fu_184(0),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => p_0_0_01185_217761805_i_fu_184(1),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => p_0_0_01185_217761805_i_fu_184(2),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => p_0_0_01185_217761805_i_fu_184(3),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => p_0_0_01185_217761805_i_fu_184(4),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => p_0_0_01185_217761805_i_fu_184(5),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => p_0_0_01185_217761805_i_fu_184(6),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => p_0_0_01185_217761805_i_fu_184(7),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => p_0_0_01185_217761805_i_fu_184(8),
      R => '0'
    );
\p_0_0_01185_217761805_i_fu_184_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => p_0_0_01185_217761805_i_fu_184(9),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(0),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(1),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(2),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(3),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(4),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(5),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(6),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(7),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(8),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_01185_217761805_i_load_reg_2044_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_0_01185_217761805_i_fu_184(9),
      Q => \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_fu_196_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9]\,
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[0]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[1]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[2]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[3]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[4]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[5]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[6]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[7]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[8]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0_0_011551706_i_load_reg_2062_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_0_0_0_011551706_i_fu_196_reg_n_5_[9]\,
      Q => \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(9),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => p_0_1_0_0_011561709_i_fu_200(0),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => p_0_1_0_0_011561709_i_fu_200(1),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => p_0_1_0_0_011561709_i_fu_200(2),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => p_0_1_0_0_011561709_i_fu_200(3),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => p_0_1_0_0_011561709_i_fu_200(4),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => p_0_1_0_0_011561709_i_fu_200(5),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => p_0_1_0_0_011561709_i_fu_200(6),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => p_0_1_0_0_011561709_i_fu_200(7),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => p_0_1_0_0_011561709_i_fu_200(8),
      R => '0'
    );
\p_0_1_0_0_011561709_i_fu_200_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => p_0_1_0_0_011561709_i_fu_200(9),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(0),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(0),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(1),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(1),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(2),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(2),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(3),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(3),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(4),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(4),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(5),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(5),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(6),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(6),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(7),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(7),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(8),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(8),
      R => '0'
    );
\p_0_1_0_0_011561709_i_load_reg_2068_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => p_0_1_0_0_011561709_i_fu_200(9),
      Q => \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(9),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(0),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(1),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(2),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(3),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(4),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(5),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(6),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(7),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(8),
      R => '0'
    );
\p_0_2_0_0_011571712_i_fu_204_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551706_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \p_0_2_0_0_011571712_i_fu_204__0\(9),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(0),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(0),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(1),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(1),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(2),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(2),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(3),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(3),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(4),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(4),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(5),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(5),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(6),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(6),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(7),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(7),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(8),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(8),
      R => '0'
    );
\p_0_2_0_0_011571712_i_load_reg_2074_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \p_0_2_0_0_011571712_i_fu_204__0\(9),
      Q => \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(9),
      R => '0'
    );
\pix_7_reg_409[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      O => pix_7_reg_409
    );
\pix_7_reg_409_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[0]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[1]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[2]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[3]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[4]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[5]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[6]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[7]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[8]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\pix_7_reg_409_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_7_reg_409_reg_n_5_[9]\,
      Q => \pix_reg_419_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\pix_7_reg_409_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_107,
      Q => \pix_7_reg_409_reg_n_5_[0]\,
      R => '0'
    );
\pix_7_reg_409_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_106,
      Q => \pix_7_reg_409_reg_n_5_[1]\,
      R => '0'
    );
\pix_7_reg_409_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_105,
      Q => \pix_7_reg_409_reg_n_5_[2]\,
      R => '0'
    );
\pix_7_reg_409_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_104,
      Q => \pix_7_reg_409_reg_n_5_[3]\,
      R => '0'
    );
\pix_7_reg_409_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_103,
      Q => \pix_7_reg_409_reg_n_5_[4]\,
      R => '0'
    );
\pix_7_reg_409_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_102,
      Q => \pix_7_reg_409_reg_n_5_[5]\,
      R => '0'
    );
\pix_7_reg_409_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_101,
      Q => \pix_7_reg_409_reg_n_5_[6]\,
      R => '0'
    );
\pix_7_reg_409_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_100,
      Q => \pix_7_reg_409_reg_n_5_[7]\,
      R => '0'
    );
\pix_7_reg_409_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_99,
      Q => \pix_7_reg_409_reg_n_5_[8]\,
      R => '0'
    );
\pix_7_reg_409_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_98,
      Q => \pix_7_reg_409_reg_n_5_[9]\,
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(0),
      Q => pix_8_reg_399_pp0_iter2_reg(0),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(1),
      Q => pix_8_reg_399_pp0_iter2_reg(1),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(2),
      Q => pix_8_reg_399_pp0_iter2_reg(2),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(3),
      Q => pix_8_reg_399_pp0_iter2_reg(3),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(4),
      Q => pix_8_reg_399_pp0_iter2_reg(4),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(5),
      Q => pix_8_reg_399_pp0_iter2_reg(5),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(6),
      Q => pix_8_reg_399_pp0_iter2_reg(6),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(7),
      Q => pix_8_reg_399_pp0_iter2_reg(7),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(8),
      Q => pix_8_reg_399_pp0_iter2_reg(8),
      R => '0'
    );
\pix_8_reg_399_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => pix_8_reg_399(9),
      Q => pix_8_reg_399_pp0_iter2_reg(9),
      R => '0'
    );
\pix_8_reg_399_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_117,
      Q => pix_8_reg_399(0),
      R => '0'
    );
\pix_8_reg_399_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_116,
      Q => pix_8_reg_399(1),
      R => '0'
    );
\pix_8_reg_399_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_115,
      Q => pix_8_reg_399(2),
      R => '0'
    );
\pix_8_reg_399_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_114,
      Q => pix_8_reg_399(3),
      R => '0'
    );
\pix_8_reg_399_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_113,
      Q => pix_8_reg_399(4),
      R => '0'
    );
\pix_8_reg_399_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_112,
      Q => pix_8_reg_399(5),
      R => '0'
    );
\pix_8_reg_399_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_111,
      Q => pix_8_reg_399(6),
      R => '0'
    );
\pix_8_reg_399_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_110,
      Q => pix_8_reg_399(7),
      R => '0'
    );
\pix_8_reg_399_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_109,
      Q => pix_8_reg_399(8),
      R => '0'
    );
\pix_8_reg_399_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_108,
      Q => pix_8_reg_399(9),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(0),
      Q => pix_reg_419_pp0_iter2_reg(0),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(1),
      Q => pix_reg_419_pp0_iter2_reg(1),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(2),
      Q => pix_reg_419_pp0_iter2_reg(2),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(3),
      Q => pix_reg_419_pp0_iter2_reg(3),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(4),
      Q => pix_reg_419_pp0_iter2_reg(4),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(5),
      Q => pix_reg_419_pp0_iter2_reg(5),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(6),
      Q => pix_reg_419_pp0_iter2_reg(6),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(7),
      Q => pix_reg_419_pp0_iter2_reg(7),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(8),
      Q => pix_reg_419_pp0_iter2_reg(8),
      R => '0'
    );
\pix_reg_419_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \pix_reg_419__0\(9),
      Q => pix_reg_419_pp0_iter2_reg(9),
      R => '0'
    );
\pix_reg_419_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_127,
      Q => \pix_reg_419__0\(0),
      R => '0'
    );
\pix_reg_419_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_126,
      Q => \pix_reg_419__0\(1),
      R => '0'
    );
\pix_reg_419_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_125,
      Q => \pix_reg_419__0\(2),
      R => '0'
    );
\pix_reg_419_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_124,
      Q => \pix_reg_419__0\(3),
      R => '0'
    );
\pix_reg_419_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_123,
      Q => \pix_reg_419__0\(4),
      R => '0'
    );
\pix_reg_419_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_122,
      Q => \pix_reg_419__0\(5),
      R => '0'
    );
\pix_reg_419_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_121,
      Q => \pix_reg_419__0\(6),
      R => '0'
    );
\pix_reg_419_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_120,
      Q => \pix_reg_419__0\(7),
      R => '0'
    );
\pix_reg_419_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_119,
      Q => \pix_reg_419__0\(8),
      R => '0'
    );
\pix_reg_419_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_409,
      D => lineBuffer_U_n_118,
      Q => \pix_reg_419__0\(9),
      R => '0'
    );
\r_2_reg_2125[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80017FFE"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_28_n_5\,
      I1 => add_ln1033_fu_1278_p2(7),
      I2 => \tmp_23_reg_2142[2]_i_29_n_5\,
      I3 => add_ln1033_fu_1278_p2(6),
      I4 => add_ln1033_fu_1278_p2(8),
      I5 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      O => \r_2_reg_2125[7]_i_10_n_5\
    );
\r_2_reg_2125[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80017FFE"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_26_n_5\,
      I1 => add_ln1039_fu_1462_p2(7),
      I2 => \tmp_23_reg_2142[2]_i_25_n_5\,
      I3 => add_ln1039_fu_1462_p2(6),
      I4 => add_ln1039_fu_1462_p2(8),
      I5 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      O => \r_2_reg_2125[7]_i_11_n_5\
    );
\r_2_reg_2125[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF817E"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_28_n_5\,
      I1 => add_ln1033_fu_1278_p2(6),
      I2 => \tmp_23_reg_2142[2]_i_29_n_5\,
      I3 => add_ln1033_fu_1278_p2(7),
      I4 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      O => \r_2_reg_2125[7]_i_12_n_5\
    );
\r_2_reg_2125[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF817E"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_26_n_5\,
      I1 => add_ln1039_fu_1462_p2(6),
      I2 => \tmp_23_reg_2142[2]_i_25_n_5\,
      I3 => add_ln1039_fu_1462_p2(7),
      I4 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      O => \r_2_reg_2125[7]_i_13_n_5\
    );
\r_2_reg_2125[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"41BE"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      I1 => \tmp_23_reg_2142[2]_i_28_n_5\,
      I2 => \tmp_23_reg_2142[2]_i_29_n_5\,
      I3 => add_ln1033_fu_1278_p2(6),
      O => \r_2_reg_2125[7]_i_14_n_5\
    );
\r_2_reg_2125[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F96"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_26_n_5\,
      I1 => \tmp_23_reg_2142[2]_i_25_n_5\,
      I2 => add_ln1039_fu_1462_p2(6),
      I3 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      O => \r_2_reg_2125[7]_i_15_n_5\
    );
\r_2_reg_2125[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \r_2_reg_2125[7]_i_27_n_5\,
      I1 => add_ln1033_fu_1278_p2(5),
      I2 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      O => \r_2_reg_2125[7]_i_16_n_5\
    );
\r_2_reg_2125[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => add_ln1039_fu_1462_p2(4),
      I1 => add_ln1039_fu_1462_p2(2),
      I2 => add_ln1039_fu_1462_p2(1),
      I3 => add_ln1039_fu_1462_p2(0),
      I4 => add_ln1039_fu_1462_p2(3),
      I5 => add_ln1039_fu_1462_p2(5),
      O => \r_2_reg_2125[7]_i_18_n_5\
    );
\r_2_reg_2125[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40000000BFFFFFFF"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      I1 => add_ln1033_fu_1278_p2(3),
      I2 => add_ln1033_fu_1278_p2(0),
      I3 => add_ln1033_fu_1278_p2(1),
      I4 => add_ln1033_fu_1278_p2(2),
      I5 => add_ln1033_fu_1278_p2(4),
      O => \r_2_reg_2125[7]_i_19_n_5\
    );
\r_2_reg_2125[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[7]\,
      I1 => \r_2_reg_2125[7]_i_10_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \r_2_reg_2125[7]_i_11_n_5\,
      O => \r_2_reg_2125[7]_i_2_n_5\
    );
\r_2_reg_2125[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6333333333333333"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I1 => add_ln1039_fu_1462_p2(4),
      I2 => add_ln1039_fu_1462_p2(0),
      I3 => add_ln1039_fu_1462_p2(1),
      I4 => add_ln1039_fu_1462_p2(2),
      I5 => add_ln1039_fu_1462_p2(3),
      O => \r_2_reg_2125[7]_i_20_n_5\
    );
\r_2_reg_2125[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000BFFF"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      I1 => add_ln1033_fu_1278_p2(1),
      I2 => add_ln1033_fu_1278_p2(0),
      I3 => add_ln1033_fu_1278_p2(2),
      I4 => add_ln1033_fu_1278_p2(3),
      O => \r_2_reg_2125[7]_i_21_n_5\
    );
\r_2_reg_2125[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF807F"
    )
        port map (
      I0 => add_ln1039_fu_1462_p2(2),
      I1 => add_ln1039_fu_1462_p2(1),
      I2 => add_ln1039_fu_1462_p2(0),
      I3 => add_ln1039_fu_1462_p2(3),
      I4 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      O => \r_2_reg_2125[7]_i_22_n_5\
    );
\r_2_reg_2125[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => add_ln1033_fu_1278_p2(0),
      I1 => add_ln1033_fu_1278_p2(1),
      O => \r_2_reg_2125[7]_i_23_n_5\
    );
\r_2_reg_2125[7]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I1 => add_ln1039_fu_1462_p2(0),
      I2 => add_ln1039_fu_1462_p2(1),
      I3 => add_ln1039_fu_1462_p2(2),
      O => \r_2_reg_2125[7]_i_25_n_5\
    );
\r_2_reg_2125[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"39"
    )
        port map (
      I0 => add_ln1033_fu_1278_p2(0),
      I1 => add_ln1033_fu_1278_p2(1),
      I2 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      O => \r_2_reg_2125[7]_i_26_n_5\
    );
\r_2_reg_2125[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000007FFFFFFF"
    )
        port map (
      I0 => add_ln1033_fu_1278_p2(4),
      I1 => add_ln1033_fu_1278_p2(2),
      I2 => add_ln1033_fu_1278_p2(1),
      I3 => add_ln1033_fu_1278_p2(0),
      I4 => add_ln1033_fu_1278_p2(3),
      I5 => add_ln1033_fu_1278_p2(5),
      O => \r_2_reg_2125[7]_i_27_n_5\
    );
\r_2_reg_2125[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(7),
      I1 => sub_ln1039_1_fu_1448_p2(7),
      O => \r_2_reg_2125[7]_i_29_n_5\
    );
\r_2_reg_2125[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[6]\,
      I1 => \r_2_reg_2125[7]_i_12_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \r_2_reg_2125[7]_i_13_n_5\,
      O => \r_2_reg_2125[7]_i_3_n_5\
    );
\r_2_reg_2125[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(6),
      I1 => sub_ln1039_1_fu_1448_p2(6),
      O => \r_2_reg_2125[7]_i_30_n_5\
    );
\r_2_reg_2125[7]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(5),
      I1 => sub_ln1039_1_fu_1448_p2(5),
      O => \r_2_reg_2125[7]_i_31_n_5\
    );
\r_2_reg_2125[7]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(4),
      I1 => sub_ln1039_1_fu_1448_p2(4),
      O => \r_2_reg_2125[7]_i_32_n_5\
    );
\r_2_reg_2125[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(3),
      I1 => sub_ln1039_1_fu_1448_p2(3),
      O => \r_2_reg_2125[7]_i_33_n_5\
    );
\r_2_reg_2125[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(2),
      I1 => sub_ln1039_1_fu_1448_p2(2),
      O => \r_2_reg_2125[7]_i_34_n_5\
    );
\r_2_reg_2125[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(1),
      I1 => sub_ln1039_1_fu_1448_p2(1),
      O => \r_2_reg_2125[7]_i_35_n_5\
    );
\r_2_reg_2125[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(0),
      I1 => sub_ln1039_1_fu_1448_p2(0),
      O => \r_2_reg_2125[7]_i_36_n_5\
    );
\r_2_reg_2125[7]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(7),
      I1 => sub_ln1033_1_fu_1264_p2(7),
      O => \r_2_reg_2125[7]_i_38_n_5\
    );
\r_2_reg_2125[7]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(6),
      I1 => sub_ln1033_1_fu_1264_p2(6),
      O => \r_2_reg_2125[7]_i_39_n_5\
    );
\r_2_reg_2125[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[5]\,
      I1 => \r_2_reg_2125[7]_i_14_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \r_2_reg_2125[7]_i_15_n_5\,
      O => \r_2_reg_2125[7]_i_4_n_5\
    );
\r_2_reg_2125[7]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(5),
      I1 => sub_ln1033_1_fu_1264_p2(5),
      O => \r_2_reg_2125[7]_i_40_n_5\
    );
\r_2_reg_2125[7]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(4),
      I1 => sub_ln1033_1_fu_1264_p2(4),
      O => \r_2_reg_2125[7]_i_41_n_5\
    );
\r_2_reg_2125[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(3),
      I1 => sub_ln1033_1_fu_1264_p2(3),
      O => \r_2_reg_2125[7]_i_42_n_5\
    );
\r_2_reg_2125[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(2),
      I1 => sub_ln1033_1_fu_1264_p2(2),
      O => \r_2_reg_2125[7]_i_43_n_5\
    );
\r_2_reg_2125[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(1),
      I1 => sub_ln1033_1_fu_1264_p2(1),
      O => \r_2_reg_2125[7]_i_44_n_5\
    );
\r_2_reg_2125[7]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(0),
      I1 => sub_ln1033_1_fu_1264_p2(0),
      O => \r_2_reg_2125[7]_i_45_n_5\
    );
\r_2_reg_2125[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(7),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(7),
      O => \r_2_reg_2125[7]_i_46_n_5\
    );
\r_2_reg_2125[7]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(6),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(6),
      O => \r_2_reg_2125[7]_i_47_n_5\
    );
\r_2_reg_2125[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(5),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(5),
      O => \r_2_reg_2125[7]_i_48_n_5\
    );
\r_2_reg_2125[7]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(4),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(4),
      O => \r_2_reg_2125[7]_i_49_n_5\
    );
\r_2_reg_2125[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6565656A6A656A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[4]\,
      I1 => \r_2_reg_2125[7]_i_16_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I4 => add_ln1039_fu_1462_p2(5),
      I5 => \r_2_reg_2125[7]_i_18_n_5\,
      O => \r_2_reg_2125[7]_i_5_n_5\
    );
\r_2_reg_2125[7]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(3),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(3),
      O => \r_2_reg_2125[7]_i_50_n_5\
    );
\r_2_reg_2125[7]_i_51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(2),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(2),
      O => \r_2_reg_2125[7]_i_51_n_5\
    );
\r_2_reg_2125[7]_i_52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(1),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(1),
      O => \r_2_reg_2125[7]_i_52_n_5\
    );
\r_2_reg_2125[7]_i_53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(0),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(0),
      O => \r_2_reg_2125[7]_i_53_n_5\
    );
\r_2_reg_2125[7]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(7),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(7),
      O => \r_2_reg_2125[7]_i_55_n_5\
    );
\r_2_reg_2125[7]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(6),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(6),
      O => \r_2_reg_2125[7]_i_56_n_5\
    );
\r_2_reg_2125[7]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(5),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(5),
      O => \r_2_reg_2125[7]_i_57_n_5\
    );
\r_2_reg_2125[7]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(4),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(4),
      O => \r_2_reg_2125[7]_i_58_n_5\
    );
\r_2_reg_2125[7]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(3),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(3),
      O => \r_2_reg_2125[7]_i_59_n_5\
    );
\r_2_reg_2125[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[3]\,
      I1 => \r_2_reg_2125[7]_i_19_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \r_2_reg_2125[7]_i_20_n_5\,
      O => \r_2_reg_2125[7]_i_6_n_5\
    );
\r_2_reg_2125[7]_i_60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(2),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(2),
      O => \r_2_reg_2125[7]_i_60_n_5\
    );
\r_2_reg_2125[7]_i_61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(1),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(1),
      O => \r_2_reg_2125[7]_i_61_n_5\
    );
\r_2_reg_2125[7]_i_62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(0),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(0),
      O => \r_2_reg_2125[7]_i_62_n_5\
    );
\r_2_reg_2125[7]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(7),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(7),
      O => \r_2_reg_2125[7]_i_64_n_5\
    );
\r_2_reg_2125[7]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(6),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(6),
      O => \r_2_reg_2125[7]_i_65_n_5\
    );
\r_2_reg_2125[7]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(5),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(5),
      O => \r_2_reg_2125[7]_i_66_n_5\
    );
\r_2_reg_2125[7]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(4),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(4),
      O => \r_2_reg_2125[7]_i_67_n_5\
    );
\r_2_reg_2125[7]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(3),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(3),
      O => \r_2_reg_2125[7]_i_68_n_5\
    );
\r_2_reg_2125[7]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(2),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(2),
      O => \r_2_reg_2125[7]_i_69_n_5\
    );
\r_2_reg_2125[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[2]\,
      I1 => \r_2_reg_2125[7]_i_21_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \r_2_reg_2125[7]_i_22_n_5\,
      O => \r_2_reg_2125[7]_i_7_n_5\
    );
\r_2_reg_2125[7]_i_70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(1),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(1),
      O => \r_2_reg_2125[7]_i_70_n_5\
    );
\r_2_reg_2125[7]_i_71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(0),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(0),
      O => \r_2_reg_2125[7]_i_71_n_5\
    );
\r_2_reg_2125[7]_i_72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(7),
      I1 => \right_fu_172__0\(7),
      O => \r_2_reg_2125[7]_i_72_n_5\
    );
\r_2_reg_2125[7]_i_73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(6),
      I1 => \right_fu_172__0\(6),
      O => \r_2_reg_2125[7]_i_73_n_5\
    );
\r_2_reg_2125[7]_i_74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(5),
      I1 => \right_fu_172__0\(5),
      O => \r_2_reg_2125[7]_i_74_n_5\
    );
\r_2_reg_2125[7]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(4),
      I1 => \right_fu_172__0\(4),
      O => \r_2_reg_2125[7]_i_75_n_5\
    );
\r_2_reg_2125[7]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(3),
      I1 => \right_fu_172__0\(3),
      O => \r_2_reg_2125[7]_i_76_n_5\
    );
\r_2_reg_2125[7]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(2),
      I1 => \right_fu_172__0\(2),
      O => \r_2_reg_2125[7]_i_77_n_5\
    );
\r_2_reg_2125[7]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(1),
      I1 => \right_fu_172__0\(1),
      O => \r_2_reg_2125[7]_i_78_n_5\
    );
\r_2_reg_2125[7]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(0),
      I1 => \right_fu_172__0\(0),
      O => \r_2_reg_2125[7]_i_79_n_5\
    );
\r_2_reg_2125[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A956AAAAA956"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[1]\,
      I1 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      I2 => \r_2_reg_2125[7]_i_23_n_5\,
      I3 => add_ln1033_fu_1278_p2(2),
      I4 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I5 => \r_2_reg_2125[7]_i_25_n_5\,
      O => \r_2_reg_2125[7]_i_8_n_5\
    );
\r_2_reg_2125[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A656A6A656A65656"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[0]\,
      I1 => \r_2_reg_2125[7]_i_26_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I4 => add_ln1039_fu_1462_p2(0),
      I5 => add_ln1039_fu_1462_p2(1),
      O => \r_2_reg_2125[7]_i_9_n_5\
    );
\r_2_reg_2125_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \r_2_reg_2125_reg[7]_i_1_n_20\,
      Q => r_2_reg_2125(0),
      R => '0'
    );
\r_2_reg_2125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \r_2_reg_2125_reg[7]_i_1_n_19\,
      Q => r_2_reg_2125(1),
      R => '0'
    );
\r_2_reg_2125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \r_2_reg_2125_reg[7]_i_1_n_18\,
      Q => r_2_reg_2125(2),
      R => '0'
    );
\r_2_reg_2125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \r_2_reg_2125_reg[7]_i_1_n_17\,
      Q => r_2_reg_2125(3),
      R => '0'
    );
\r_2_reg_2125_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \r_2_reg_2125_reg[7]_i_1_n_16\,
      Q => r_2_reg_2125(4),
      R => '0'
    );
\r_2_reg_2125_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \r_2_reg_2125_reg[7]_i_1_n_15\,
      Q => r_2_reg_2125(5),
      R => '0'
    );
\r_2_reg_2125_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \r_2_reg_2125_reg[7]_i_1_n_14\,
      Q => r_2_reg_2125(6),
      R => '0'
    );
\r_2_reg_2125_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \r_2_reg_2125_reg[7]_i_1_n_13\,
      Q => r_2_reg_2125(7),
      R => '0'
    );
\r_2_reg_2125_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \r_2_reg_2125_reg[7]_i_1_n_5\,
      CO(6) => \r_2_reg_2125_reg[7]_i_1_n_6\,
      CO(5) => \r_2_reg_2125_reg[7]_i_1_n_7\,
      CO(4) => \r_2_reg_2125_reg[7]_i_1_n_8\,
      CO(3) => \r_2_reg_2125_reg[7]_i_1_n_9\,
      CO(2) => \r_2_reg_2125_reg[7]_i_1_n_10\,
      CO(1) => \r_2_reg_2125_reg[7]_i_1_n_11\,
      CO(0) => \r_2_reg_2125_reg[7]_i_1_n_12\,
      DI(7) => \pix_7_reg_409_reg_n_5_[7]\,
      DI(6) => \pix_7_reg_409_reg_n_5_[6]\,
      DI(5) => \pix_7_reg_409_reg_n_5_[5]\,
      DI(4) => \pix_7_reg_409_reg_n_5_[4]\,
      DI(3) => \pix_7_reg_409_reg_n_5_[3]\,
      DI(2) => \pix_7_reg_409_reg_n_5_[2]\,
      DI(1) => \pix_7_reg_409_reg_n_5_[1]\,
      DI(0) => \pix_7_reg_409_reg_n_5_[0]\,
      O(7) => \r_2_reg_2125_reg[7]_i_1_n_13\,
      O(6) => \r_2_reg_2125_reg[7]_i_1_n_14\,
      O(5) => \r_2_reg_2125_reg[7]_i_1_n_15\,
      O(4) => \r_2_reg_2125_reg[7]_i_1_n_16\,
      O(3) => \r_2_reg_2125_reg[7]_i_1_n_17\,
      O(2) => \r_2_reg_2125_reg[7]_i_1_n_18\,
      O(1) => \r_2_reg_2125_reg[7]_i_1_n_19\,
      O(0) => \r_2_reg_2125_reg[7]_i_1_n_20\,
      S(7) => \r_2_reg_2125[7]_i_2_n_5\,
      S(6) => \r_2_reg_2125[7]_i_3_n_5\,
      S(5) => \r_2_reg_2125[7]_i_4_n_5\,
      S(4) => \r_2_reg_2125[7]_i_5_n_5\,
      S(3) => \r_2_reg_2125[7]_i_6_n_5\,
      S(2) => \r_2_reg_2125[7]_i_7_n_5\,
      S(1) => \r_2_reg_2125[7]_i_8_n_5\,
      S(0) => \r_2_reg_2125[7]_i_9_n_5\
    );
\r_2_reg_2125_reg[7]_i_17\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \r_2_reg_2125_reg[7]_i_17_n_5\,
      CO(6) => \r_2_reg_2125_reg[7]_i_17_n_6\,
      CO(5) => \r_2_reg_2125_reg[7]_i_17_n_7\,
      CO(4) => \r_2_reg_2125_reg[7]_i_17_n_8\,
      CO(3) => \r_2_reg_2125_reg[7]_i_17_n_9\,
      CO(2) => \r_2_reg_2125_reg[7]_i_17_n_10\,
      CO(1) => \r_2_reg_2125_reg[7]_i_17_n_11\,
      CO(0) => \r_2_reg_2125_reg[7]_i_17_n_12\,
      DI(7 downto 0) => sub_ln1039_fu_1442_p2(7 downto 0),
      O(7 downto 0) => add_ln1039_fu_1462_p2(7 downto 0),
      S(7) => \r_2_reg_2125[7]_i_29_n_5\,
      S(6) => \r_2_reg_2125[7]_i_30_n_5\,
      S(5) => \r_2_reg_2125[7]_i_31_n_5\,
      S(4) => \r_2_reg_2125[7]_i_32_n_5\,
      S(3) => \r_2_reg_2125[7]_i_33_n_5\,
      S(2) => \r_2_reg_2125[7]_i_34_n_5\,
      S(1) => \r_2_reg_2125[7]_i_35_n_5\,
      S(0) => \r_2_reg_2125[7]_i_36_n_5\
    );
\r_2_reg_2125_reg[7]_i_24\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \r_2_reg_2125_reg[7]_i_24_n_5\,
      CO(6) => \r_2_reg_2125_reg[7]_i_24_n_6\,
      CO(5) => \r_2_reg_2125_reg[7]_i_24_n_7\,
      CO(4) => \r_2_reg_2125_reg[7]_i_24_n_8\,
      CO(3) => \r_2_reg_2125_reg[7]_i_24_n_9\,
      CO(2) => \r_2_reg_2125_reg[7]_i_24_n_10\,
      CO(1) => \r_2_reg_2125_reg[7]_i_24_n_11\,
      CO(0) => \r_2_reg_2125_reg[7]_i_24_n_12\,
      DI(7 downto 0) => sub_ln1033_fu_1258_p2(7 downto 0),
      O(7 downto 0) => add_ln1033_fu_1278_p2(7 downto 0),
      S(7) => \r_2_reg_2125[7]_i_38_n_5\,
      S(6) => \r_2_reg_2125[7]_i_39_n_5\,
      S(5) => \r_2_reg_2125[7]_i_40_n_5\,
      S(4) => \r_2_reg_2125[7]_i_41_n_5\,
      S(3) => \r_2_reg_2125[7]_i_42_n_5\,
      S(2) => \r_2_reg_2125[7]_i_43_n_5\,
      S(1) => \r_2_reg_2125[7]_i_44_n_5\,
      S(0) => \r_2_reg_2125[7]_i_45_n_5\
    );
\r_2_reg_2125_reg[7]_i_28\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \r_2_reg_2125_reg[7]_i_28_n_5\,
      CO(6) => \r_2_reg_2125_reg[7]_i_28_n_6\,
      CO(5) => \r_2_reg_2125_reg[7]_i_28_n_7\,
      CO(4) => \r_2_reg_2125_reg[7]_i_28_n_8\,
      CO(3) => \r_2_reg_2125_reg[7]_i_28_n_9\,
      CO(2) => \r_2_reg_2125_reg[7]_i_28_n_10\,
      CO(1) => \r_2_reg_2125_reg[7]_i_28_n_11\,
      CO(0) => \r_2_reg_2125_reg[7]_i_28_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_up_1_reg_492(7 downto 0),
      O(7 downto 0) => sub_ln1039_fu_1442_p2(7 downto 0),
      S(7) => \r_2_reg_2125[7]_i_46_n_5\,
      S(6) => \r_2_reg_2125[7]_i_47_n_5\,
      S(5) => \r_2_reg_2125[7]_i_48_n_5\,
      S(4) => \r_2_reg_2125[7]_i_49_n_5\,
      S(3) => \r_2_reg_2125[7]_i_50_n_5\,
      S(2) => \r_2_reg_2125[7]_i_51_n_5\,
      S(1) => \r_2_reg_2125[7]_i_52_n_5\,
      S(0) => \r_2_reg_2125[7]_i_53_n_5\
    );
\r_2_reg_2125_reg[7]_i_37\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \r_2_reg_2125_reg[7]_i_37_n_5\,
      CO(6) => \r_2_reg_2125_reg[7]_i_37_n_6\,
      CO(5) => \r_2_reg_2125_reg[7]_i_37_n_7\,
      CO(4) => \r_2_reg_2125_reg[7]_i_37_n_8\,
      CO(3) => \r_2_reg_2125_reg[7]_i_37_n_9\,
      CO(2) => \r_2_reg_2125_reg[7]_i_37_n_10\,
      CO(1) => \r_2_reg_2125_reg[7]_i_37_n_11\,
      CO(0) => \r_2_reg_2125_reg[7]_i_37_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_left_1_reg_465(7 downto 0),
      O(7 downto 0) => sub_ln1033_fu_1258_p2(7 downto 0),
      S(7) => \r_2_reg_2125[7]_i_55_n_5\,
      S(6) => \r_2_reg_2125[7]_i_56_n_5\,
      S(5) => \r_2_reg_2125[7]_i_57_n_5\,
      S(4) => \r_2_reg_2125[7]_i_58_n_5\,
      S(3) => \r_2_reg_2125[7]_i_59_n_5\,
      S(2) => \r_2_reg_2125[7]_i_60_n_5\,
      S(1) => \r_2_reg_2125[7]_i_61_n_5\,
      S(0) => \r_2_reg_2125[7]_i_62_n_5\
    );
\r_2_reg_2125_reg[7]_i_54\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \r_2_reg_2125_reg[7]_i_54_n_5\,
      CO(6) => \r_2_reg_2125_reg[7]_i_54_n_6\,
      CO(5) => \r_2_reg_2125_reg[7]_i_54_n_7\,
      CO(4) => \r_2_reg_2125_reg[7]_i_54_n_8\,
      CO(3) => \r_2_reg_2125_reg[7]_i_54_n_9\,
      CO(2) => \r_2_reg_2125_reg[7]_i_54_n_10\,
      CO(1) => \r_2_reg_2125_reg[7]_i_54_n_11\,
      CO(0) => \r_2_reg_2125_reg[7]_i_54_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_down_1_reg_438(7 downto 0),
      O(7 downto 0) => sub_ln1039_1_fu_1448_p2(7 downto 0),
      S(7) => \r_2_reg_2125[7]_i_64_n_5\,
      S(6) => \r_2_reg_2125[7]_i_65_n_5\,
      S(5) => \r_2_reg_2125[7]_i_66_n_5\,
      S(4) => \r_2_reg_2125[7]_i_67_n_5\,
      S(3) => \r_2_reg_2125[7]_i_68_n_5\,
      S(2) => \r_2_reg_2125[7]_i_69_n_5\,
      S(1) => \r_2_reg_2125[7]_i_70_n_5\,
      S(0) => \r_2_reg_2125[7]_i_71_n_5\
    );
\r_2_reg_2125_reg[7]_i_63\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \r_2_reg_2125_reg[7]_i_63_n_5\,
      CO(6) => \r_2_reg_2125_reg[7]_i_63_n_6\,
      CO(5) => \r_2_reg_2125_reg[7]_i_63_n_7\,
      CO(4) => \r_2_reg_2125_reg[7]_i_63_n_8\,
      CO(3) => \r_2_reg_2125_reg[7]_i_63_n_9\,
      CO(2) => \r_2_reg_2125_reg[7]_i_63_n_10\,
      CO(1) => \r_2_reg_2125_reg[7]_i_63_n_11\,
      CO(0) => \r_2_reg_2125_reg[7]_i_63_n_12\,
      DI(7 downto 0) => right_1_fu_176(7 downto 0),
      O(7 downto 0) => sub_ln1033_1_fu_1264_p2(7 downto 0),
      S(7) => \r_2_reg_2125[7]_i_72_n_5\,
      S(6) => \r_2_reg_2125[7]_i_73_n_5\,
      S(5) => \r_2_reg_2125[7]_i_74_n_5\,
      S(4) => \r_2_reg_2125[7]_i_75_n_5\,
      S(3) => \r_2_reg_2125[7]_i_76_n_5\,
      S(2) => \r_2_reg_2125[7]_i_77_n_5\,
      S(1) => \r_2_reg_2125[7]_i_78_n_5\,
      S(0) => \r_2_reg_2125[7]_i_79_n_5\
    );
\r_2_reg_2125_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_23_reg_2142_reg[2]_i_1_n_20\,
      Q => r_2_reg_2125(8),
      R => '0'
    );
\r_2_reg_2125_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_23_reg_2142_reg[2]_i_1_n_19\,
      Q => r_2_reg_2125(9),
      R => '0'
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \icmp_ln881_reg_1964_reg_n_5_[0]\,
      I1 => icmp_ln891_reg_1968,
      I2 => ram_reg_bram_1,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^ap_block_pp0_stage0_subdone\,
      O => \^we0\
    );
\right_1_fu_176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => right_1_fu_176(0),
      R => '0'
    );
\right_1_fu_176_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => right_1_fu_176(1),
      R => '0'
    );
\right_1_fu_176_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => right_1_fu_176(2),
      R => '0'
    );
\right_1_fu_176_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => right_1_fu_176(3),
      R => '0'
    );
\right_1_fu_176_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => right_1_fu_176(4),
      R => '0'
    );
\right_1_fu_176_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => right_1_fu_176(5),
      R => '0'
    );
\right_1_fu_176_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => right_1_fu_176(6),
      R => '0'
    );
\right_1_fu_176_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => right_1_fu_176(7),
      R => '0'
    );
\right_1_fu_176_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => right_1_fu_176(8),
      R => '0'
    );
\right_1_fu_176_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => right_1_fu_176(9),
      R => '0'
    );
\right_2_fu_180_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => right_2_fu_180(0),
      R => '0'
    );
\right_2_fu_180_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => right_2_fu_180(1),
      R => '0'
    );
\right_2_fu_180_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => right_2_fu_180(2),
      R => '0'
    );
\right_2_fu_180_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => right_2_fu_180(3),
      R => '0'
    );
\right_2_fu_180_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => right_2_fu_180(4),
      R => '0'
    );
\right_2_fu_180_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => right_2_fu_180(5),
      R => '0'
    );
\right_2_fu_180_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => right_2_fu_180(6),
      R => '0'
    );
\right_2_fu_180_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => right_2_fu_180(7),
      R => '0'
    );
\right_2_fu_180_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => right_2_fu_180(8),
      R => '0'
    );
\right_2_fu_180_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => right_2_fu_180(9),
      R => '0'
    );
\right_3_reg_2029_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(0),
      Q => \right_3_reg_2029_reg[9]_0\(0),
      R => '0'
    );
\right_3_reg_2029_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(1),
      Q => \right_3_reg_2029_reg[9]_0\(1),
      R => '0'
    );
\right_3_reg_2029_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(2),
      Q => \right_3_reg_2029_reg[9]_0\(2),
      R => '0'
    );
\right_3_reg_2029_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(3),
      Q => \right_3_reg_2029_reg[9]_0\(3),
      R => '0'
    );
\right_3_reg_2029_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(4),
      Q => \right_3_reg_2029_reg[9]_0\(4),
      R => '0'
    );
\right_3_reg_2029_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(5),
      Q => \right_3_reg_2029_reg[9]_0\(5),
      R => '0'
    );
\right_3_reg_2029_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(6),
      Q => \right_3_reg_2029_reg[9]_0\(6),
      R => '0'
    );
\right_3_reg_2029_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(7),
      Q => \right_3_reg_2029_reg[9]_0\(7),
      R => '0'
    );
\right_3_reg_2029_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(8),
      Q => \right_3_reg_2029_reg[9]_0\(8),
      R => '0'
    );
\right_3_reg_2029_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => \right_fu_172__0\(9),
      Q => \right_3_reg_2029_reg[9]_0\(9),
      R => '0'
    );
\right_4_reg_2034_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(0),
      Q => \right_4_reg_2034_reg[9]_0\(0),
      R => '0'
    );
\right_4_reg_2034_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(1),
      Q => \right_4_reg_2034_reg[9]_0\(1),
      R => '0'
    );
\right_4_reg_2034_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(2),
      Q => \right_4_reg_2034_reg[9]_0\(2),
      R => '0'
    );
\right_4_reg_2034_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(3),
      Q => \right_4_reg_2034_reg[9]_0\(3),
      R => '0'
    );
\right_4_reg_2034_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(4),
      Q => \right_4_reg_2034_reg[9]_0\(4),
      R => '0'
    );
\right_4_reg_2034_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(5),
      Q => \right_4_reg_2034_reg[9]_0\(5),
      R => '0'
    );
\right_4_reg_2034_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(6),
      Q => \right_4_reg_2034_reg[9]_0\(6),
      R => '0'
    );
\right_4_reg_2034_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(7),
      Q => \right_4_reg_2034_reg[9]_0\(7),
      R => '0'
    );
\right_4_reg_2034_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(8),
      Q => \right_4_reg_2034_reg[9]_0\(8),
      R => '0'
    );
\right_4_reg_2034_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_1_fu_176(9),
      Q => \right_4_reg_2034_reg[9]_0\(9),
      R => '0'
    );
\right_5_reg_2039_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(0),
      Q => \right_5_reg_2039_reg[9]_0\(0),
      R => '0'
    );
\right_5_reg_2039_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(1),
      Q => \right_5_reg_2039_reg[9]_0\(1),
      R => '0'
    );
\right_5_reg_2039_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(2),
      Q => \right_5_reg_2039_reg[9]_0\(2),
      R => '0'
    );
\right_5_reg_2039_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(3),
      Q => \right_5_reg_2039_reg[9]_0\(3),
      R => '0'
    );
\right_5_reg_2039_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(4),
      Q => \right_5_reg_2039_reg[9]_0\(4),
      R => '0'
    );
\right_5_reg_2039_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(5),
      Q => \right_5_reg_2039_reg[9]_0\(5),
      R => '0'
    );
\right_5_reg_2039_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(6),
      Q => \right_5_reg_2039_reg[9]_0\(6),
      R => '0'
    );
\right_5_reg_2039_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(7),
      Q => \right_5_reg_2039_reg[9]_0\(7),
      R => '0'
    );
\right_5_reg_2039_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(8),
      Q => \right_5_reg_2039_reg[9]_0\(8),
      R => '0'
    );
\right_5_reg_2039_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_219,
      D => right_2_fu_180(9),
      Q => \right_5_reg_2039_reg[9]_0\(9),
      R => '0'
    );
\right_fu_172_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \right_fu_172__0\(0),
      R => '0'
    );
\right_fu_172_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \right_fu_172__0\(1),
      R => '0'
    );
\right_fu_172_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \right_fu_172__0\(2),
      R => '0'
    );
\right_fu_172_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \right_fu_172__0\(3),
      R => '0'
    );
\right_fu_172_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \right_fu_172__0\(4),
      R => '0'
    );
\right_fu_172_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \right_fu_172__0\(5),
      R => '0'
    );
\right_fu_172_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \right_fu_172__0\(6),
      R => '0'
    );
\right_fu_172_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \right_fu_172__0\(7),
      R => '0'
    );
\right_fu_172_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \right_fu_172__0\(8),
      R => '0'
    );
\right_fu_172_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117861797_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \right_fu_172__0\(9),
      R => '0'
    );
\tmp_23_reg_2142[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      I1 => add_ln1033_fu_1278_p2(10),
      I2 => \tmp_23_reg_2142[2]_i_27_n_5\,
      I3 => \tmp_23_reg_2142[2]_i_11_n_5\,
      O => \tmp_23_reg_2142[2]_i_10_n_5\
    );
\tmp_23_reg_2142[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000002"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_28_n_5\,
      I1 => add_ln1033_fu_1278_p2(8),
      I2 => add_ln1033_fu_1278_p2(6),
      I3 => \tmp_23_reg_2142[2]_i_29_n_5\,
      I4 => add_ln1033_fu_1278_p2(7),
      I5 => add_ln1033_fu_1278_p2(9),
      O => \tmp_23_reg_2142[2]_i_11_n_5\
    );
\tmp_23_reg_2142[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => add_ln1033_fu_1278_p2(10),
      I1 => add_ln1033_fu_1278_p2(8),
      I2 => add_ln1033_fu_1278_p2(6),
      I3 => \tmp_23_reg_2142[2]_i_29_n_5\,
      I4 => add_ln1033_fu_1278_p2(7),
      I5 => add_ln1033_fu_1278_p2(9),
      O => \tmp_23_reg_2142[2]_i_12_n_5\
    );
\tmp_23_reg_2142[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I1 => add_ln1039_fu_1462_p2(10),
      I2 => add_ln1039_fu_1462_p2(9),
      I3 => add_ln1039_fu_1462_p2(7),
      I4 => \tmp_23_reg_2142[2]_i_30_n_5\,
      I5 => add_ln1039_fu_1462_p2(8),
      O => \tmp_23_reg_2142[2]_i_13_n_5\
    );
\tmp_23_reg_2142[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_9_n_5\,
      I1 => add_ln1039_fu_1462_p2(9),
      I2 => add_ln1039_fu_1462_p2(7),
      I3 => \tmp_23_reg_2142[2]_i_30_n_5\,
      I4 => add_ln1039_fu_1462_p2(8),
      I5 => add_ln1039_fu_1462_p2(10),
      O => \tmp_23_reg_2142[2]_i_14_n_5\
    );
\tmp_23_reg_2142[2]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      I1 => add_ln1033_fu_1278_p2(10),
      I2 => \tmp_23_reg_2142[2]_i_27_n_5\,
      O => \tmp_23_reg_2142[2]_i_15_n_5\
    );
\tmp_23_reg_2142[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4774"
    )
        port map (
      I0 => add_ln1033_fu_1278_p2(10),
      I1 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      I2 => \tmp_23_reg_2142[2]_i_11_n_5\,
      I3 => \tmp_23_reg_2142[2]_i_12_n_5\,
      O => \tmp_23_reg_2142[2]_i_16_n_5\
    );
\tmp_23_reg_2142[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_9_n_5\,
      I1 => add_ln1039_fu_1462_p2(9),
      I2 => add_ln1039_fu_1462_p2(7),
      I3 => \tmp_23_reg_2142[2]_i_30_n_5\,
      I4 => add_ln1039_fu_1462_p2(8),
      I5 => add_ln1039_fu_1462_p2(10),
      O => \tmp_23_reg_2142[2]_i_17_n_5\
    );
\tmp_23_reg_2142[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800000017FFFFFFE"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_28_n_5\,
      I1 => add_ln1033_fu_1278_p2(8),
      I2 => add_ln1033_fu_1278_p2(6),
      I3 => \tmp_23_reg_2142[2]_i_29_n_5\,
      I4 => add_ln1033_fu_1278_p2(7),
      I5 => add_ln1033_fu_1278_p2(9),
      O => \tmp_23_reg_2142[2]_i_18_n_5\
    );
\tmp_23_reg_2142[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFFAEAA0000"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I1 => add_ln1039_fu_1462_p2(10),
      I2 => \tmp_23_reg_2142[2]_i_8_n_5\,
      I3 => \tmp_23_reg_2142[2]_i_9_n_5\,
      I4 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I5 => \tmp_23_reg_2142[2]_i_10_n_5\,
      O => \tmp_23_reg_2142[2]_i_2_n_5\
    );
\tmp_23_reg_2142[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444441BBBBBBBE"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I1 => \tmp_23_reg_2142[2]_i_35_n_5\,
      I2 => add_ln1039_fu_1462_p2(8),
      I3 => \tmp_23_reg_2142[2]_i_30_n_5\,
      I4 => add_ln1039_fu_1462_p2(7),
      I5 => add_ln1039_fu_1462_p2(9),
      O => \tmp_23_reg_2142[2]_i_20_n_5\
    );
\tmp_23_reg_2142[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_21_n_10\,
      I1 => \tmp_23_reg_2142_reg[2]_i_38_n_10\,
      O => \tmp_23_reg_2142[2]_i_22_n_5\
    );
\tmp_23_reg_2142[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(9),
      I1 => sub_ln1039_1_fu_1448_p2(9),
      O => \tmp_23_reg_2142[2]_i_23_n_5\
    );
\tmp_23_reg_2142[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1039_fu_1442_p2(8),
      I1 => sub_ln1039_1_fu_1448_p2(8),
      O => \tmp_23_reg_2142[2]_i_24_n_5\
    );
\tmp_23_reg_2142[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln1039_fu_1462_p2(5),
      I1 => add_ln1039_fu_1462_p2(3),
      I2 => add_ln1039_fu_1462_p2(0),
      I3 => add_ln1039_fu_1462_p2(1),
      I4 => add_ln1039_fu_1462_p2(2),
      I5 => add_ln1039_fu_1462_p2(4),
      O => \tmp_23_reg_2142[2]_i_25_n_5\
    );
\tmp_23_reg_2142[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => add_ln1039_fu_1462_p2(4),
      I1 => add_ln1039_fu_1462_p2(2),
      I2 => add_ln1039_fu_1462_p2(1),
      I3 => add_ln1039_fu_1462_p2(0),
      I4 => add_ln1039_fu_1462_p2(3),
      I5 => add_ln1039_fu_1462_p2(5),
      O => \tmp_23_reg_2142[2]_i_26_n_5\
    );
\tmp_23_reg_2142[2]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add_ln1033_fu_1278_p2(9),
      I1 => add_ln1033_fu_1278_p2(7),
      I2 => \tmp_23_reg_2142[2]_i_29_n_5\,
      I3 => add_ln1033_fu_1278_p2(6),
      I4 => add_ln1033_fu_1278_p2(8),
      O => \tmp_23_reg_2142[2]_i_27_n_5\
    );
\tmp_23_reg_2142[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => add_ln1033_fu_1278_p2(4),
      I1 => add_ln1033_fu_1278_p2(2),
      I2 => add_ln1033_fu_1278_p2(1),
      I3 => add_ln1033_fu_1278_p2(0),
      I4 => add_ln1033_fu_1278_p2(3),
      I5 => add_ln1033_fu_1278_p2(5),
      O => \tmp_23_reg_2142[2]_i_28_n_5\
    );
\tmp_23_reg_2142[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln1033_fu_1278_p2(5),
      I1 => add_ln1033_fu_1278_p2(3),
      I2 => add_ln1033_fu_1278_p2(0),
      I3 => add_ln1033_fu_1278_p2(1),
      I4 => add_ln1033_fu_1278_p2(2),
      I5 => add_ln1033_fu_1278_p2(4),
      O => \tmp_23_reg_2142[2]_i_29_n_5\
    );
\tmp_23_reg_2142[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFFF02222"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_11_n_5\,
      I1 => \tmp_23_reg_2142[2]_i_12_n_5\,
      I2 => \tmp_23_reg_2142[2]_i_13_n_5\,
      I3 => \tmp_23_reg_2142[2]_i_14_n_5\,
      I4 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I5 => \tmp_23_reg_2142[2]_i_15_n_5\,
      O => \tmp_23_reg_2142[2]_i_3_n_5\
    );
\tmp_23_reg_2142[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => add_ln1039_fu_1462_p2(6),
      I1 => add_ln1039_fu_1462_p2(4),
      I2 => add_ln1039_fu_1462_p2(2),
      I3 => \tmp_23_reg_2142[2]_i_39_n_5\,
      I4 => add_ln1039_fu_1462_p2(3),
      I5 => add_ln1039_fu_1462_p2(5),
      O => \tmp_23_reg_2142[2]_i_30_n_5\
    );
\tmp_23_reg_2142[2]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_31_n_10\,
      I1 => \tmp_23_reg_2142_reg[2]_i_42_n_10\,
      O => \tmp_23_reg_2142[2]_i_32_n_5\
    );
\tmp_23_reg_2142[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(9),
      I1 => sub_ln1033_1_fu_1264_p2(9),
      O => \tmp_23_reg_2142[2]_i_33_n_5\
    );
\tmp_23_reg_2142[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln1033_fu_1258_p2(8),
      I1 => sub_ln1033_1_fu_1264_p2(8),
      O => \tmp_23_reg_2142[2]_i_34_n_5\
    );
\tmp_23_reg_2142[2]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000002"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_26_n_5\,
      I1 => add_ln1039_fu_1462_p2(7),
      I2 => \tmp_23_reg_2142[2]_i_25_n_5\,
      I3 => add_ln1039_fu_1462_p2(6),
      I4 => add_ln1039_fu_1462_p2(8),
      O => \tmp_23_reg_2142[2]_i_35_n_5\
    );
\tmp_23_reg_2142[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(9),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(9),
      O => \tmp_23_reg_2142[2]_i_36_n_5\
    );
\tmp_23_reg_2142[2]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_up_1_reg_492(8),
      I1 => ap_phi_reg_pp0_iter2_up_reg_501(8),
      O => \tmp_23_reg_2142[2]_i_37_n_5\
    );
\tmp_23_reg_2142[2]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln1039_fu_1462_p2(0),
      I1 => add_ln1039_fu_1462_p2(1),
      O => \tmp_23_reg_2142[2]_i_39_n_5\
    );
\tmp_23_reg_2142[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAFFFFAEAA0000"
    )
        port map (
      I0 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I1 => add_ln1039_fu_1462_p2(10),
      I2 => \tmp_23_reg_2142[2]_i_8_n_5\,
      I3 => \tmp_23_reg_2142[2]_i_9_n_5\,
      I4 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I5 => \tmp_23_reg_2142[2]_i_10_n_5\,
      O => \tmp_23_reg_2142[2]_i_4_n_5\
    );
\tmp_23_reg_2142[2]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(9),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(9),
      O => \tmp_23_reg_2142[2]_i_40_n_5\
    );
\tmp_23_reg_2142[2]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_left_1_reg_465(8),
      I1 => ap_phi_reg_pp0_iter2_left_reg_474(8),
      O => \tmp_23_reg_2142[2]_i_41_n_5\
    );
\tmp_23_reg_2142[2]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(9),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(9),
      O => \tmp_23_reg_2142[2]_i_43_n_5\
    );
\tmp_23_reg_2142[2]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_down_1_reg_438(8),
      I1 => ap_phi_reg_pp0_iter2_down_reg_447(8),
      O => \tmp_23_reg_2142[2]_i_44_n_5\
    );
\tmp_23_reg_2142[2]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(9),
      I1 => \right_fu_172__0\(9),
      O => \tmp_23_reg_2142[2]_i_45_n_5\
    );
\tmp_23_reg_2142[2]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => right_1_fu_176(8),
      I1 => \right_fu_172__0\(8),
      O => \tmp_23_reg_2142[2]_i_46_n_5\
    );
\tmp_23_reg_2142[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A656A6565656A6"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[9]\,
      I1 => \tmp_23_reg_2142[2]_i_16_n_5\,
      I2 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I3 => \tmp_23_reg_2142[2]_i_17_n_5\,
      I4 => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      I5 => add_ln1039_fu_1462_p2(10),
      O => \tmp_23_reg_2142[2]_i_5_n_5\
    );
\tmp_23_reg_2142[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A656AAAAA656"
    )
        port map (
      I0 => \pix_7_reg_409_reg_n_5_[8]\,
      I1 => \tmp_23_reg_2142[2]_i_18_n_5\,
      I2 => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      I3 => add_ln1033_fu_1278_p2(9),
      I4 => \b_2_reg_2130_reg[9]_i_8_n_9\,
      I5 => \tmp_23_reg_2142[2]_i_20_n_5\,
      O => \tmp_23_reg_2142[2]_i_6_n_5\
    );
\tmp_23_reg_2142[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add_ln1039_fu_1462_p2(9),
      I1 => add_ln1039_fu_1462_p2(7),
      I2 => \tmp_23_reg_2142[2]_i_25_n_5\,
      I3 => add_ln1039_fu_1462_p2(6),
      I4 => add_ln1039_fu_1462_p2(8),
      O => \tmp_23_reg_2142[2]_i_8_n_5\
    );
\tmp_23_reg_2142[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000002"
    )
        port map (
      I0 => \tmp_23_reg_2142[2]_i_26_n_5\,
      I1 => add_ln1039_fu_1462_p2(8),
      I2 => add_ln1039_fu_1462_p2(6),
      I3 => \tmp_23_reg_2142[2]_i_25_n_5\,
      I4 => add_ln1039_fu_1462_p2(7),
      I5 => add_ln1039_fu_1462_p2(9),
      O => \tmp_23_reg_2142[2]_i_9_n_5\
    );
\tmp_23_reg_2142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_23_reg_2142_reg[2]_i_1_n_18\,
      Q => tmp_23_reg_2142(0),
      R => '0'
    );
\tmp_23_reg_2142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_23_reg_2142_reg[2]_i_1_n_17\,
      Q => tmp_23_reg_2142(1),
      R => '0'
    );
\tmp_23_reg_2142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_23_reg_2142_reg[2]_i_1_n_16\,
      Q => tmp_23_reg_2142(2),
      R => '0'
    );
\tmp_23_reg_2142_reg[2]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_2_reg_2125_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_23_reg_2142_reg[2]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_23_reg_2142_reg[2]_i_1_n_8\,
      CO(3) => \tmp_23_reg_2142_reg[2]_i_1_n_9\,
      CO(2) => \tmp_23_reg_2142_reg[2]_i_1_n_10\,
      CO(1) => \tmp_23_reg_2142_reg[2]_i_1_n_11\,
      CO(0) => \tmp_23_reg_2142_reg[2]_i_1_n_12\,
      DI(7 downto 2) => B"000100",
      DI(1) => \pix_7_reg_409_reg_n_5_[9]\,
      DI(0) => \pix_7_reg_409_reg_n_5_[8]\,
      O(7 downto 6) => \NLW_tmp_23_reg_2142_reg[2]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5) => \tmp_23_reg_2142_reg[2]_i_1_n_15\,
      O(4) => \tmp_23_reg_2142_reg[2]_i_1_n_16\,
      O(3) => \tmp_23_reg_2142_reg[2]_i_1_n_17\,
      O(2) => \tmp_23_reg_2142_reg[2]_i_1_n_18\,
      O(1) => \tmp_23_reg_2142_reg[2]_i_1_n_19\,
      O(0) => \tmp_23_reg_2142_reg[2]_i_1_n_20\,
      S(7 downto 5) => B"001",
      S(4) => \tmp_23_reg_2142[2]_i_2_n_5\,
      S(3) => \tmp_23_reg_2142[2]_i_3_n_5\,
      S(2) => \tmp_23_reg_2142[2]_i_4_n_5\,
      S(1) => \tmp_23_reg_2142[2]_i_5_n_5\,
      S(0) => \tmp_23_reg_2142[2]_i_6_n_5\
    );
\tmp_23_reg_2142_reg[2]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_2_reg_2125_reg[7]_i_24_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_23_reg_2142_reg[2]_i_19_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \tmp_23_reg_2142_reg[2]_i_19_n_9\,
      CO(2) => \NLW_tmp_23_reg_2142_reg[2]_i_19_CO_UNCONNECTED\(2),
      CO(1) => \tmp_23_reg_2142_reg[2]_i_19_n_11\,
      CO(0) => \tmp_23_reg_2142_reg[2]_i_19_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_23_reg_2142_reg[2]_i_31_n_10\,
      DI(1 downto 0) => sub_ln1033_fu_1258_p2(9 downto 8),
      O(7 downto 3) => \NLW_tmp_23_reg_2142_reg[2]_i_19_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln1033_fu_1278_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \tmp_23_reg_2142[2]_i_32_n_5\,
      S(1) => \tmp_23_reg_2142[2]_i_33_n_5\,
      S(0) => \tmp_23_reg_2142[2]_i_34_n_5\
    );
\tmp_23_reg_2142_reg[2]_i_21\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_2_reg_2125_reg[7]_i_28_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_23_reg_2142_reg[2]_i_21_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_23_reg_2142_reg[2]_i_21_n_10\,
      CO(1) => \NLW_tmp_23_reg_2142_reg[2]_i_21_CO_UNCONNECTED\(1),
      CO(0) => \tmp_23_reg_2142_reg[2]_i_21_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_up_1_reg_492(9 downto 8),
      O(7 downto 2) => \NLW_tmp_23_reg_2142_reg[2]_i_21_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1039_fu_1442_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_23_reg_2142[2]_i_36_n_5\,
      S(0) => \tmp_23_reg_2142[2]_i_37_n_5\
    );
\tmp_23_reg_2142_reg[2]_i_31\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_2_reg_2125_reg[7]_i_37_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_23_reg_2142_reg[2]_i_31_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_23_reg_2142_reg[2]_i_31_n_10\,
      CO(1) => \NLW_tmp_23_reg_2142_reg[2]_i_31_CO_UNCONNECTED\(1),
      CO(0) => \tmp_23_reg_2142_reg[2]_i_31_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_left_1_reg_465(9 downto 8),
      O(7 downto 2) => \NLW_tmp_23_reg_2142_reg[2]_i_31_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1033_fu_1258_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_23_reg_2142[2]_i_40_n_5\,
      S(0) => \tmp_23_reg_2142[2]_i_41_n_5\
    );
\tmp_23_reg_2142_reg[2]_i_38\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_2_reg_2125_reg[7]_i_54_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_23_reg_2142_reg[2]_i_38_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_23_reg_2142_reg[2]_i_38_n_10\,
      CO(1) => \NLW_tmp_23_reg_2142_reg[2]_i_38_CO_UNCONNECTED\(1),
      CO(0) => \tmp_23_reg_2142_reg[2]_i_38_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_down_1_reg_438(9 downto 8),
      O(7 downto 2) => \NLW_tmp_23_reg_2142_reg[2]_i_38_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1039_1_fu_1448_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_23_reg_2142[2]_i_43_n_5\,
      S(0) => \tmp_23_reg_2142[2]_i_44_n_5\
    );
\tmp_23_reg_2142_reg[2]_i_42\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_2_reg_2125_reg[7]_i_63_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_23_reg_2142_reg[2]_i_42_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_23_reg_2142_reg[2]_i_42_n_10\,
      CO(1) => \NLW_tmp_23_reg_2142_reg[2]_i_42_CO_UNCONNECTED\(1),
      CO(0) => \tmp_23_reg_2142_reg[2]_i_42_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => right_1_fu_176(9 downto 8),
      O(7 downto 2) => \NLW_tmp_23_reg_2142_reg[2]_i_42_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln1033_1_fu_1264_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_23_reg_2142[2]_i_45_n_5\,
      S(0) => \tmp_23_reg_2142[2]_i_46_n_5\
    );
\tmp_23_reg_2142_reg[2]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \r_2_reg_2125_reg[7]_i_17_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_tmp_23_reg_2142_reg[2]_i_7_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \tmp_23_reg_2142_reg[2]_i_7_n_9\,
      CO(2) => \NLW_tmp_23_reg_2142_reg[2]_i_7_CO_UNCONNECTED\(2),
      CO(1) => \tmp_23_reg_2142_reg[2]_i_7_n_11\,
      CO(0) => \tmp_23_reg_2142_reg[2]_i_7_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_23_reg_2142_reg[2]_i_21_n_10\,
      DI(1 downto 0) => sub_ln1039_fu_1442_p2(9 downto 8),
      O(7 downto 3) => \NLW_tmp_23_reg_2142_reg[2]_i_7_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln1039_fu_1462_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \tmp_23_reg_2142[2]_i_22_n_5\,
      S(1) => \tmp_23_reg_2142[2]_i_23_n_5\,
      S(0) => \tmp_23_reg_2142[2]_i_24_n_5\
    );
\tmp_23_reg_2142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => \tmp_23_reg_2142_reg[2]_i_1_n_15\,
      Q => tmp_23_reg_2142(3),
      R => '0'
    );
\tmp_25_reg_2147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(10),
      Q => tmp_25_reg_2147(0),
      R => '0'
    );
\tmp_25_reg_2147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(11),
      Q => tmp_25_reg_2147(1),
      R => '0'
    );
\tmp_25_reg_2147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_block_pp0_stage0_subdone\,
      D => b_2_fu_1652_p2(12),
      Q => tmp_25_reg_2147(2),
      R => '0'
    );
\x_fu_156_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(0),
      Q => \x_fu_156_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(10),
      Q => \x_fu_156_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(1),
      Q => \x_fu_156_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(2),
      Q => \x_fu_156_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(3),
      Q => \x_fu_156_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(4),
      Q => \x_fu_156_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(5),
      Q => \x_fu_156_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(6),
      Q => \x_fu_156_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(7),
      Q => \x_fu_156_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(8),
      Q => \x_fu_156_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\x_fu_156_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_145,
      D => lineBuffer_2_address1(9),
      Q => \x_fu_156_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg : out STD_LOGIC;
    \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgRB_full_n : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    ram_reg_bram_1 : in STD_LOGIC;
    \p_0_0_0950_114941505_i_fu_236_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_114981509_i_fu_244_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_21437_i_fu_280_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0948_21437_i_fu_280_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[7]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[8]_0\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[9]_1\ : in STD_LOGIC;
    \p_0_2_0_0_09101516_i_fu_256_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0950_21431_i_fu_272_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0950_21431_i_fu_272_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[7]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[8]_0\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[9]_1\ : in STD_LOGIC;
    \p_0_0_0_0_09081512_i_fu_248_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09481407_i_fu_268_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_2_0_0_09161504_i_fu_232_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09501401_i_fu_260_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0_0_09141500_i_fu_224_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_09491404_i_fu_264_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_09151502_i_fu_228_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_21434_i_fu_276_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0949_21434_i_fu_276_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[1]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[2]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[3]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[4]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[5]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[6]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[7]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[8]_0\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[9]_1\ : in STD_LOGIC;
    \p_0_0_0949_114961507_i_fu_240_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_1_0_0_09091514_i_fu_252_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln633_reg_2150_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \icmp_ln643_reg_2154_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    x_phase_reg_451 : in STD_LOGIC;
    \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_1 : in STD_LOGIC;
    red_i_reg_560 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
  signal CH_fu_1620_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal CH_reg_2367 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal CV_fu_1790_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal LineBufVal_2_fu_1176_p4 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \SRL_SIG[0][0]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][20]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][21]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][22]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][24]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][25]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][26]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][27]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][28]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_10_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_11_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_12_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_13_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_14_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_15_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_16_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_17_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_4_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_6_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_7_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_8_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][29]_i_9_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][2]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][5]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][6]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][8]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][9]_i_2_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_3_n_10\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_3_n_11\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_3_n_12\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_5_n_10\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_5_n_11\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_5_n_12\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_5_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_5_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_5_n_7\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_5_n_8\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][29]_i_5_n_9\ : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \add_ln820_1_fu_1732_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln820_1_fu_1732_p2__32_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_15_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_16_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_n_10\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_n_12\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_n_6\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_n_7\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_n_8\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__32_carry_n_9\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry__0_n_9\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_n_10\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_n_12\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_n_6\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_n_7\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_n_8\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2__65_carry_n_9\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln820_1_fu_1732_p2_carry__0_n_9\ : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_n_10 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_n_11 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_n_12 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_n_6 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_n_7 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_n_8 : STD_LOGIC;
  signal add_ln820_1_fu_1732_p2_carry_n_9 : STD_LOGIC;
  signal add_ln820_1_reg_2376 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal and_ln833_fu_904_p2 : STD_LOGIC;
  signal \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_n_5\ : STD_LOGIC;
  signal and_ln833_reg_2193_pp0_iter3_reg : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_268 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_downleft_1_reg_562 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_2_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_downleft_2_reg_553 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_downleft_reg_571 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_downleft_reg_571[9]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_pix_3_reg_590 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_4_reg_580 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_pix_reg_600 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_upleft_1_reg_619 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_upleft_2_reg_610 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_upleft_reg_628 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter3_b_1_reg_7500 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_b_1_reg_7500 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[8]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[9]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_r_1_reg_741 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2170_reg_n_5_[0]\ : STD_LOGIC;
  signal \enable_6_reg_2326[4]_i_1_n_5\ : STD_LOGIC;
  signal \enable_6_reg_2326_reg_n_5_[0]\ : STD_LOGIC;
  signal \enable_6_reg_2326_reg_n_5_[1]\ : STD_LOGIC;
  signal \enable_6_reg_2326_reg_n_5_[2]\ : STD_LOGIC;
  signal \enable_6_reg_2326_reg_n_5_[3]\ : STD_LOGIC;
  signal \enable_6_reg_2326_reg_n_5_[4]\ : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_10_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_11_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_12_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_13_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_14_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_15_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_16_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_17_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_18_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_19_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_1_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_20_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_21_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_22_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_2_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_3_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_4_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_5_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_6_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_7_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_8_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_i_9_n_5 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_n_10 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_n_11 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_n_12 : STD_LOGIC;
  signal enable_fu_1416_p2_carry_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_131 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_132 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_149 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_150 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_151 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_152 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_153 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_154 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_155 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_156 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_157 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_159 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_160 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_161 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_163 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_165 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_166 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_167 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_168 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_169 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_170 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_171 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_173 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_174 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_175 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_176 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_177 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_178 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_180 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_181 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_182 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_183 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_184 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_185 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_187 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_188 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal icmp_ln633_fu_842_p2 : STD_LOGIC;
  signal \icmp_ln633_reg_2150[0]_i_3_n_5\ : STD_LOGIC;
  signal icmp_ln633_reg_2150_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln633_reg_2150_pp0_iter3_reg : STD_LOGIC;
  signal \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \icmp_ln633_reg_2150_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln643_fu_864_p2 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln643_fu_864_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln643_reg_2154 : STD_LOGIC;
  signal icmp_ln772_fu_892_p2 : STD_LOGIC;
  signal \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln772_reg_2189_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln772_reg_2189_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_17_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_18_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_19_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_20_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln796_fu_1426_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln797_fu_1452_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln798_fu_1478_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_17_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_18_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_19_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_20_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_21_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_22_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_23_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_24_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_25_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_26_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_27_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_28_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln799_fu_1504_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln800_fu_1526_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln800_reg_2332 : STD_LOGIC;
  signal lineBuffer_1_U_n_10 : STD_LOGIC;
  signal lineBuffer_1_U_n_11 : STD_LOGIC;
  signal lineBuffer_1_U_n_12 : STD_LOGIC;
  signal lineBuffer_1_U_n_13 : STD_LOGIC;
  signal lineBuffer_1_U_n_14 : STD_LOGIC;
  signal lineBuffer_1_U_n_45 : STD_LOGIC;
  signal lineBuffer_1_U_n_46 : STD_LOGIC;
  signal lineBuffer_1_U_n_47 : STD_LOGIC;
  signal lineBuffer_1_U_n_48 : STD_LOGIC;
  signal lineBuffer_1_U_n_49 : STD_LOGIC;
  signal lineBuffer_1_U_n_5 : STD_LOGIC;
  signal lineBuffer_1_U_n_50 : STD_LOGIC;
  signal lineBuffer_1_U_n_51 : STD_LOGIC;
  signal lineBuffer_1_U_n_52 : STD_LOGIC;
  signal lineBuffer_1_U_n_53 : STD_LOGIC;
  signal lineBuffer_1_U_n_54 : STD_LOGIC;
  signal lineBuffer_1_U_n_55 : STD_LOGIC;
  signal lineBuffer_1_U_n_56 : STD_LOGIC;
  signal lineBuffer_1_U_n_57 : STD_LOGIC;
  signal lineBuffer_1_U_n_58 : STD_LOGIC;
  signal lineBuffer_1_U_n_59 : STD_LOGIC;
  signal lineBuffer_1_U_n_6 : STD_LOGIC;
  signal lineBuffer_1_U_n_60 : STD_LOGIC;
  signal lineBuffer_1_U_n_61 : STD_LOGIC;
  signal lineBuffer_1_U_n_62 : STD_LOGIC;
  signal lineBuffer_1_U_n_63 : STD_LOGIC;
  signal lineBuffer_1_U_n_64 : STD_LOGIC;
  signal lineBuffer_1_U_n_7 : STD_LOGIC;
  signal lineBuffer_1_U_n_8 : STD_LOGIC;
  signal lineBuffer_1_U_n_9 : STD_LOGIC;
  signal lineBuffer_1_address1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal lineBuffer_1_ce1_local : STD_LOGIC;
  signal lineBuffer_1_q1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal lineBuffer_U_n_10 : STD_LOGIC;
  signal lineBuffer_U_n_11 : STD_LOGIC;
  signal lineBuffer_U_n_12 : STD_LOGIC;
  signal lineBuffer_U_n_13 : STD_LOGIC;
  signal lineBuffer_U_n_14 : STD_LOGIC;
  signal lineBuffer_U_n_15 : STD_LOGIC;
  signal lineBuffer_U_n_16 : STD_LOGIC;
  signal lineBuffer_U_n_17 : STD_LOGIC;
  signal lineBuffer_U_n_48 : STD_LOGIC;
  signal lineBuffer_U_n_49 : STD_LOGIC;
  signal lineBuffer_U_n_50 : STD_LOGIC;
  signal lineBuffer_U_n_51 : STD_LOGIC;
  signal lineBuffer_U_n_52 : STD_LOGIC;
  signal lineBuffer_U_n_53 : STD_LOGIC;
  signal lineBuffer_U_n_54 : STD_LOGIC;
  signal lineBuffer_U_n_55 : STD_LOGIC;
  signal lineBuffer_U_n_56 : STD_LOGIC;
  signal lineBuffer_U_n_57 : STD_LOGIC;
  signal lineBuffer_U_n_58 : STD_LOGIC;
  signal lineBuffer_U_n_59 : STD_LOGIC;
  signal lineBuffer_U_n_60 : STD_LOGIC;
  signal lineBuffer_U_n_61 : STD_LOGIC;
  signal lineBuffer_U_n_62 : STD_LOGIC;
  signal lineBuffer_U_n_63 : STD_LOGIC;
  signal lineBuffer_U_n_64 : STD_LOGIC;
  signal lineBuffer_U_n_65 : STD_LOGIC;
  signal lineBuffer_U_n_66 : STD_LOGIC;
  signal lineBuffer_U_n_67 : STD_LOGIC;
  signal lineBuffer_U_n_8 : STD_LOGIC;
  signal lineBuffer_U_n_9 : STD_LOGIC;
  signal lineBuffer_addr_reg_2158 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_0_09481407_i_fu_268 : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[7]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[8]\ : STD_LOGIC;
  signal \p_0_0_09481407_i_fu_268_reg_n_5_[9]\ : STD_LOGIC;
  signal p_0_0_09481407_i_load_reg_2257 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0948_114981509_i_fu_244 : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[7]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[8]\ : STD_LOGIC;
  signal \p_0_0_0948_114981509_i_fu_244_reg_n_5_[9]\ : STD_LOGIC;
  signal p_0_0_0948_114981509_i_load_reg_2224 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0948_21437_i_fu_280 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0948_21437_i_load_reg_2275 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09491404_i_fu_264 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09491404_i_load_reg_2251 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0949_114961507_i_fu_240 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0949_114961507_i_load_reg_2218 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0949_21434_i_fu_276 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0949_21434_i_load_reg_2269 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09501401_i_fu_260 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09501401_i_load_reg_2245 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0950_114941505_i_fu_236 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0950_114941505_i_load_reg_2212 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_0_0950_21431_i_fu_272__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0950_21431_i_load_reg_2263 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_09081512_i_fu_248 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_09081512_i_load_reg_2230 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_09141500_i_fu_224 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_09141500_i_load_reg_2197 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_09091514_i_fu_252 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_09091514_i_load_reg_2235 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_09151502_i_fu_228 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_09151502_i_load_reg_2202 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_09101516_i_fu_256 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_09101516_i_load_reg_2240 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_2_0_0_09161504_i_fu_232__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_09161504_i_load_reg_2207 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal \^p_6_in\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  signal pix_3_reg_590 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pix_4_reg_580 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal pix_reg_600 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal sext_ln817_fu_1674_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln818_1_fu_1697_p1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sext_ln820_2_fu_1728_p1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sext_ln820_fu_1701_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln790_fu_1276_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sub_ln790_fu_1276_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln790_fu_1276_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln790_fu_1276_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_ln790_fu_1276_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln790_fu_1276_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sub_ln791_fu_1312_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln791_fu_1312_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln791_fu_1312_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_ln791_fu_1312_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln791_fu_1312_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sub_ln792_fu_1348_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln792_fu_1348_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln792_fu_1348_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_ln792_fu_1348_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln792_fu_1348_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sub_ln793_fu_1384_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln793_fu_1384_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln793_fu_1384_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_ln793_fu_1384_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln793_fu_1384_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln817_fu_1555_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln817_fu_1555_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln817_fu_1555_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln817_fu_1555_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln817_fu_1555_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln817_reg_2337 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln818_fu_1572_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln818_fu_1572_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln818_fu_1572_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln818_fu_1572_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln818_fu_1572_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln818_fu_1572_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln818_reg_2342 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln819_fu_1589_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln819_fu_1589_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln819_fu_1589_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln819_fu_1589_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln819_fu_1589_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln819_fu_1589_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln819_reg_2347 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln820_2_reg_2382 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sub_ln820_2_reg_2382[10]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[10]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[10]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[11]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[11]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[11]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[1]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[3]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[6]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[8]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[8]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln820_2_reg_2382[9]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln820_fu_1606_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln820_fu_1606_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln820_fu_1606_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln820_fu_1606_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln820_fu_1606_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln820_fu_1606_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln820_reg_2352 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal trunc_ln820_1_i_fu_1744_p4 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \x_fu_220_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_220_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln769_fu_1422_p1 : STD_LOGIC;
  signal \NLW_SRL_SIG_reg[0][29]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_SRL_SIG_reg[0][29]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln820_1_fu_1732_p2__32_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln820_1_fu_1732_p2__32_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln820_1_fu_1732_p2__65_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_add_ln820_1_fu_1732_p2__65_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_add_ln820_1_fu_1732_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln820_1_fu_1732_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_enable_fu_1416_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_enable_fu_1416_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln643_fu_864_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln643_fu_864_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln796_fu_1426_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_icmp_ln796_fu_1426_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln797_fu_1452_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_icmp_ln797_fu_1452_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln798_fu_1478_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_icmp_ln798_fu_1478_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln799_fu_1504_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_icmp_ln799_fu_1504_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln800_fu_1526_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_icmp_ln800_fu_1526_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln790_fu_1276_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln790_fu_1276_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln791_fu_1312_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln791_fu_1312_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln792_fu_1348_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln792_fu_1348_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln793_fu_1384_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln793_fu_1384_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln817_fu_1555_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln817_fu_1555_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln818_fu_1572_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln818_fu_1572_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln819_fu_1589_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln819_fu_1589_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln820_fu_1606_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln820_fu_1606_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CH_reg_2367[0]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \CH_reg_2367[1]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \CH_reg_2367[2]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \CH_reg_2367[3]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \CH_reg_2367[4]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \CH_reg_2367[5]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \CH_reg_2367[6]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \CH_reg_2367[7]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \CH_reg_2367[8]_i_1\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \CH_reg_2367[9]_i_1\ : label is "soft_lutpair401";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][29]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][29]_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln820_1_fu_1732_p2__32_carry_i_19\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of add_ln820_1_fu_1732_p2_carry_i_20 : label is "soft_lutpair396";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2193_pp0_iter2_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of enable_fu_1416_p2_carry : label is 11;
  attribute SOFT_HLUTNM of enable_fu_1416_p2_carry_i_11 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of enable_fu_1416_p2_carry_i_12 : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of enable_fu_1416_p2_carry_i_13 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of enable_fu_1416_p2_carry_i_14 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of enable_fu_1416_p2_carry_i_17 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of enable_fu_1416_p2_carry_i_18 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of enable_fu_1416_p2_carry_i_20 : label is "soft_lutpair392";
  attribute COMPARATOR_THRESHOLD of icmp_ln643_fu_864_p2_carry : label is 14;
  attribute srl_bus_name of \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/icmp_ln772_reg_2189_pp0_iter1_reg_reg ";
  attribute srl_name of \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2 ";
  attribute COMPARATOR_THRESHOLD of icmp_ln796_fu_1426_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln796_fu_1426_p2_carry_i_12 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1426_p2_carry_i_13 : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1426_p2_carry_i_14 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1426_p2_carry_i_15 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1426_p2_carry_i_17 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1426_p2_carry_i_18 : label is "soft_lutpair394";
  attribute COMPARATOR_THRESHOLD of icmp_ln797_fu_1452_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln798_fu_1478_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln799_fu_1504_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_13 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_15 : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_16 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_18 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_21 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_22 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_23 : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_24 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of icmp_ln799_fu_1504_p2_carry_i_26 : label is "soft_lutpair386";
  attribute COMPARATOR_THRESHOLD of icmp_ln800_fu_1526_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[0]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[10]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[10]_i_3\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[11]_i_3\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[1]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[2]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[3]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[5]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[6]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \sub_ln820_2_reg_2382[7]_i_1\ : label is "soft_lutpair384";
begin
  \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(29 downto 0) <= \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(29 downto 0);
  p_6_in <= \^p_6_in\;
  p_9_in <= \^p_9_in\;
  q1(29 downto 0) <= \^q1\(29 downto 0);
\CH_reg_2367[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(0),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(0),
      O => CH_fu_1620_p3(0)
    );
\CH_reg_2367[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(1),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(1),
      O => CH_fu_1620_p3(1)
    );
\CH_reg_2367[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(2),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(2),
      O => CH_fu_1620_p3(2)
    );
\CH_reg_2367[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(3),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(3),
      O => CH_fu_1620_p3(3)
    );
\CH_reg_2367[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(4),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(4),
      O => CH_fu_1620_p3(4)
    );
\CH_reg_2367[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(5),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(5),
      O => CH_fu_1620_p3(5)
    );
\CH_reg_2367[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(6),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(6),
      O => CH_fu_1620_p3(6)
    );
\CH_reg_2367[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(7),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(7),
      O => CH_fu_1620_p3(7)
    );
\CH_reg_2367[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(8),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(8),
      O => CH_fu_1620_p3(8)
    );
\CH_reg_2367[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => pix_reg_600(9),
      I1 => red_i_reg_560,
      I2 => pix_4_reg_580(9),
      O => CH_fu_1620_p3(9)
    );
\CH_reg_2367_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(0),
      Q => CH_reg_2367(0),
      R => '0'
    );
\CH_reg_2367_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(1),
      Q => CH_reg_2367(1),
      R => '0'
    );
\CH_reg_2367_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(2),
      Q => CH_reg_2367(2),
      R => '0'
    );
\CH_reg_2367_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(3),
      Q => CH_reg_2367(3),
      R => '0'
    );
\CH_reg_2367_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(4),
      Q => CH_reg_2367(4),
      R => '0'
    );
\CH_reg_2367_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(5),
      Q => CH_reg_2367(5),
      R => '0'
    );
\CH_reg_2367_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(6),
      Q => CH_reg_2367(6),
      R => '0'
    );
\CH_reg_2367_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(7),
      Q => CH_reg_2367(7),
      R => '0'
    );
\CH_reg_2367_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(8),
      Q => CH_reg_2367(8),
      R => '0'
    );
\CH_reg_2367_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => CH_fu_1620_p3(9),
      Q => CH_reg_2367(9),
      R => '0'
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][0]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(0)
    );
\SRL_SIG[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(0),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(0),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(0),
      O => \SRL_SIG[0][0]_i_2_n_5\
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][1]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(1)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(1),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(1),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(1),
      O => \SRL_SIG[0][1]_i_2_n_5\
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][20]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(20)
    );
\SRL_SIG[0][20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[0]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(0),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(0),
      O => \SRL_SIG[0][20]_i_2_n_5\
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][21]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(21)
    );
\SRL_SIG[0][21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[1]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(1),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(1),
      O => \SRL_SIG[0][21]_i_2_n_5\
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][22]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(22)
    );
\SRL_SIG[0][22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[2]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(2),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(2),
      O => \SRL_SIG[0][22]_i_2_n_5\
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][23]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(23)
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[3]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(3),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(3),
      O => \SRL_SIG[0][23]_i_2_n_5\
    );
\SRL_SIG[0][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][24]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(24)
    );
\SRL_SIG[0][24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[4]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(4),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(4),
      O => \SRL_SIG[0][24]_i_2_n_5\
    );
\SRL_SIG[0][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][25]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(25)
    );
\SRL_SIG[0][25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[5]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(5),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(5),
      O => \SRL_SIG[0][25]_i_2_n_5\
    );
\SRL_SIG[0][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][26]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(26)
    );
\SRL_SIG[0][26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[6]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(6),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(6),
      O => \SRL_SIG[0][26]_i_2_n_5\
    );
\SRL_SIG[0][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][27]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(27)
    );
\SRL_SIG[0][27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[7]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(7),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(7),
      O => \SRL_SIG[0][27]_i_2_n_5\
    );
\SRL_SIG[0][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][28]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(28)
    );
\SRL_SIG[0][28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[8]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(8),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(8),
      O => \SRL_SIG[0][28]_i_2_n_5\
    );
\SRL_SIG[0][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => imgRB_full_n,
      I1 => Q(1),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => and_ln833_reg_2193_pp0_iter3_reg,
      O => full_n_reg(0)
    );
\SRL_SIG[0][29]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(17),
      I1 => add_ln820_1_reg_2376(8),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(7),
      O => \SRL_SIG[0][29]_i_10_n_5\
    );
\SRL_SIG[0][29]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(16),
      I1 => add_ln820_1_reg_2376(7),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(6),
      O => \SRL_SIG[0][29]_i_11_n_5\
    );
\SRL_SIG[0][29]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(15),
      I1 => add_ln820_1_reg_2376(6),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(5),
      O => \SRL_SIG[0][29]_i_12_n_5\
    );
\SRL_SIG[0][29]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(14),
      I1 => add_ln820_1_reg_2376(5),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(4),
      O => \SRL_SIG[0][29]_i_13_n_5\
    );
\SRL_SIG[0][29]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(13),
      I1 => add_ln820_1_reg_2376(4),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(3),
      O => \SRL_SIG[0][29]_i_14_n_5\
    );
\SRL_SIG[0][29]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(12),
      I1 => add_ln820_1_reg_2376(3),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(2),
      O => \SRL_SIG[0][29]_i_15_n_5\
    );
\SRL_SIG[0][29]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(11),
      I1 => add_ln820_1_reg_2376(2),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(1),
      O => \SRL_SIG[0][29]_i_16_n_5\
    );
\SRL_SIG[0][29]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(10),
      I1 => add_ln820_1_reg_2376(1),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(0),
      O => \SRL_SIG[0][29]_i_17_n_5\
    );
\SRL_SIG[0][29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFF00004000"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][29]_i_4_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(29)
    );
\SRL_SIG[0][29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[9]\,
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CV_fu_1790_p2(9),
      I4 => red_i_reg_560,
      I5 => CH_reg_2367(9),
      O => \SRL_SIG[0][29]_i_4_n_5\
    );
\SRL_SIG[0][29]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => add_ln820_1_reg_2376(12),
      I1 => sub_ln820_2_reg_2382(11),
      O => \SRL_SIG[0][29]_i_6_n_5\
    );
\SRL_SIG[0][29]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sub_ln820_2_reg_2382(10),
      I1 => add_ln820_1_reg_2376(12),
      I2 => add_ln820_1_reg_2376(11),
      O => \SRL_SIG[0][29]_i_7_n_5\
    );
\SRL_SIG[0][29]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(19),
      I1 => add_ln820_1_reg_2376(10),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(9),
      O => \SRL_SIG[0][29]_i_8_n_5\
    );
\SRL_SIG[0][29]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(18),
      I1 => add_ln820_1_reg_2376(9),
      I2 => add_ln820_1_reg_2376(12),
      I3 => sub_ln820_2_reg_2382(8),
      O => \SRL_SIG[0][29]_i_9_n_5\
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][2]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(2)
    );
\SRL_SIG[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(2),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(2),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(2),
      O => \SRL_SIG[0][2]_i_2_n_5\
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][3]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(3),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(3),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(3),
      O => \SRL_SIG[0][3]_i_2_n_5\
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][4]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(4)
    );
\SRL_SIG[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(4),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(4),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(4),
      O => \SRL_SIG[0][4]_i_2_n_5\
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][5]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(5)
    );
\SRL_SIG[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(5),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(5),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(5),
      O => \SRL_SIG[0][5]_i_2_n_5\
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][6]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(6)
    );
\SRL_SIG[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(6),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(6),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(6),
      O => \SRL_SIG[0][6]_i_2_n_5\
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][7]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(7)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(7),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(7),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(7),
      O => \SRL_SIG[0][7]_i_2_n_5\
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][8]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(8)
    );
\SRL_SIG[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(8),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(8),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(8),
      O => \SRL_SIG[0][8]_i_2_n_5\
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFFFF00000400"
    )
        port map (
      I0 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I1 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I2 => red_i_reg_560,
      I3 => CV_fu_1790_p2(10),
      I4 => CV_fu_1790_p2(11),
      I5 => \SRL_SIG[0][9]_i_2_n_5\,
      O => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(9)
    );
\SRL_SIG[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter4_r_1_reg_741(9),
      I1 => icmp_ln633_reg_2150_pp0_iter3_reg,
      I2 => icmp_ln772_reg_2189_pp0_iter3_reg,
      I3 => CH_reg_2367(9),
      I4 => red_i_reg_560,
      I5 => CV_fu_1790_p2(9),
      O => \SRL_SIG[0][9]_i_2_n_5\
    );
\SRL_SIG_reg[0][29]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \SRL_SIG_reg[0][29]_i_5_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_SRL_SIG_reg[0][29]_i_3_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \SRL_SIG_reg[0][29]_i_3_n_10\,
      CO(1) => \SRL_SIG_reg[0][29]_i_3_n_11\,
      CO(0) => \SRL_SIG_reg[0][29]_i_3_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(19 downto 18),
      O(7 downto 4) => \NLW_SRL_SIG_reg[0][29]_i_3_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => CV_fu_1790_p2(11 downto 8),
      S(7 downto 4) => B"0000",
      S(3) => \SRL_SIG[0][29]_i_6_n_5\,
      S(2) => \SRL_SIG[0][29]_i_7_n_5\,
      S(1) => \SRL_SIG[0][29]_i_8_n_5\,
      S(0) => \SRL_SIG[0][29]_i_9_n_5\
    );
\SRL_SIG_reg[0][29]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \SRL_SIG_reg[0][29]_i_5_n_5\,
      CO(6) => \SRL_SIG_reg[0][29]_i_5_n_6\,
      CO(5) => \SRL_SIG_reg[0][29]_i_5_n_7\,
      CO(4) => \SRL_SIG_reg[0][29]_i_5_n_8\,
      CO(3) => \SRL_SIG_reg[0][29]_i_5_n_9\,
      CO(2) => \SRL_SIG_reg[0][29]_i_5_n_10\,
      CO(1) => \SRL_SIG_reg[0][29]_i_5_n_11\,
      CO(0) => \SRL_SIG_reg[0][29]_i_5_n_12\,
      DI(7 downto 0) => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(17 downto 10),
      O(7 downto 0) => CV_fu_1790_p2(7 downto 0),
      S(7) => \SRL_SIG[0][29]_i_10_n_5\,
      S(6) => \SRL_SIG[0][29]_i_11_n_5\,
      S(5) => \SRL_SIG[0][29]_i_12_n_5\,
      S(4) => \SRL_SIG[0][29]_i_13_n_5\,
      S(3) => \SRL_SIG[0][29]_i_14_n_5\,
      S(2) => \SRL_SIG[0][29]_i_15_n_5\,
      S(1) => \SRL_SIG[0][29]_i_16_n_5\,
      S(0) => \SRL_SIG[0][29]_i_17_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln820_1_fu_1732_p2__32_carry_n_5\,
      CO(6) => \add_ln820_1_fu_1732_p2__32_carry_n_6\,
      CO(5) => \add_ln820_1_fu_1732_p2__32_carry_n_7\,
      CO(4) => \add_ln820_1_fu_1732_p2__32_carry_n_8\,
      CO(3) => \add_ln820_1_fu_1732_p2__32_carry_n_9\,
      CO(2) => \add_ln820_1_fu_1732_p2__32_carry_n_10\,
      CO(1) => \add_ln820_1_fu_1732_p2__32_carry_n_11\,
      CO(0) => \add_ln820_1_fu_1732_p2__32_carry_n_12\,
      DI(7 downto 0) => sext_ln817_fu_1674_p1(7 downto 0),
      O(7 downto 0) => sext_ln818_1_fu_1697_p1(7 downto 0),
      S(7) => \add_ln820_1_fu_1732_p2__32_carry_i_9_n_5\,
      S(6) => \add_ln820_1_fu_1732_p2__32_carry_i_10_n_5\,
      S(5) => \add_ln820_1_fu_1732_p2__32_carry_i_11_n_5\,
      S(4) => \add_ln820_1_fu_1732_p2__32_carry_i_12_n_5\,
      S(3) => \add_ln820_1_fu_1732_p2__32_carry_i_13_n_5\,
      S(2) => \add_ln820_1_fu_1732_p2__32_carry_i_14_n_5\,
      S(1) => \add_ln820_1_fu_1732_p2__32_carry_i_15_n_5\,
      S(0) => \add_ln820_1_fu_1732_p2__32_carry_i_16_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln820_1_fu_1732_p2__32_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln820_1_fu_1732_p2__32_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln820_1_fu_1732_p2__32_carry__0_n_9\,
      CO(2) => \NLW_add_ln820_1_fu_1732_p2__32_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \add_ln820_1_fu_1732_p2__32_carry__0_n_11\,
      CO(0) => \add_ln820_1_fu_1732_p2__32_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \add_ln820_1_fu_1732_p2__32_carry__0_i_1_n_5\,
      DI(1 downto 0) => sext_ln817_fu_1674_p1(9 downto 8),
      O(7 downto 3) => \NLW_add_ln820_1_fu_1732_p2__32_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sext_ln818_1_fu_1697_p1(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \add_ln820_1_fu_1732_p2__32_carry__0_i_4_n_5\,
      S(1) => \add_ln820_1_fu_1732_p2__32_carry__0_i_5_n_5\,
      S(0) => \add_ln820_1_fu_1732_p2__32_carry__0_i_6_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(10),
      O => \add_ln820_1_fu_1732_p2__32_carry__0_i_1_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(9),
      O => sext_ln817_fu_1674_p1(9)
    );
\add_ln820_1_fu_1732_p2__32_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(8),
      O => sext_ln817_fu_1674_p1(8)
    );
\add_ln820_1_fu_1732_p2__32_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD0002FFFD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(10),
      I4 => sub_ln817_reg_2337(10),
      I5 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      O => \add_ln820_1_fu_1732_p2__32_carry__0_i_4_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(9),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(9),
      O => \add_ln820_1_fu_1732_p2__32_carry__0_i_5_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(8),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(8),
      O => \add_ln820_1_fu_1732_p2__32_carry__0_i_6_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(7),
      O => sext_ln817_fu_1674_p1(7)
    );
\add_ln820_1_fu_1732_p2__32_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(6),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(6),
      O => \add_ln820_1_fu_1732_p2__32_carry_i_10_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(5),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(5),
      O => \add_ln820_1_fu_1732_p2__32_carry_i_11_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(4),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(4),
      O => \add_ln820_1_fu_1732_p2__32_carry_i_12_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(3),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(3),
      O => \add_ln820_1_fu_1732_p2__32_carry_i_13_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(2),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(2),
      O => \add_ln820_1_fu_1732_p2__32_carry_i_14_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(1),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(1),
      O => \add_ln820_1_fu_1732_p2__32_carry_i_15_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(0),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(0),
      O => \add_ln820_1_fu_1732_p2__32_carry_i_16_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => icmp_ln772_reg_2189_pp0_iter2_reg,
      I1 => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => \enable_6_reg_2326_reg_n_5_[2]\,
      I3 => \enable_6_reg_2326_reg_n_5_[3]\,
      I4 => \enable_6_reg_2326_reg_n_5_[4]\,
      I5 => \enable_6_reg_2326_reg_n_5_[1]\,
      O => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      I1 => icmp_ln772_reg_2189_pp0_iter2_reg,
      I2 => \enable_6_reg_2326_reg_n_5_[0]\,
      I3 => \enable_6_reg_2326_reg_n_5_[2]\,
      I4 => icmp_ln800_reg_2332,
      I5 => \enable_6_reg_2326_reg_n_5_[3]\,
      O => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I1 => add_ln820_1_fu_1732_p2_carry_i_21_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      O => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\
    );
\add_ln820_1_fu_1732_p2__32_carry_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(6),
      O => sext_ln817_fu_1674_p1(6)
    );
\add_ln820_1_fu_1732_p2__32_carry_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(5),
      O => sext_ln817_fu_1674_p1(5)
    );
\add_ln820_1_fu_1732_p2__32_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(4),
      O => sext_ln817_fu_1674_p1(4)
    );
\add_ln820_1_fu_1732_p2__32_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(3),
      O => sext_ln817_fu_1674_p1(3)
    );
\add_ln820_1_fu_1732_p2__32_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(2),
      O => sext_ln817_fu_1674_p1(2)
    );
\add_ln820_1_fu_1732_p2__32_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(1),
      O => sext_ln817_fu_1674_p1(1)
    );
\add_ln820_1_fu_1732_p2__32_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(0),
      O => sext_ln817_fu_1674_p1(0)
    );
\add_ln820_1_fu_1732_p2__32_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => \add_ln820_1_fu_1732_p2__32_carry_i_17_n_5\,
      I2 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I3 => sub_ln818_reg_2342(7),
      I4 => \add_ln820_1_fu_1732_p2__32_carry_i_19_n_5\,
      I5 => sub_ln817_reg_2337(7),
      O => \add_ln820_1_fu_1732_p2__32_carry_i_9_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln820_1_fu_1732_p2__65_carry_n_5\,
      CO(6) => \add_ln820_1_fu_1732_p2__65_carry_n_6\,
      CO(5) => \add_ln820_1_fu_1732_p2__65_carry_n_7\,
      CO(4) => \add_ln820_1_fu_1732_p2__65_carry_n_8\,
      CO(3) => \add_ln820_1_fu_1732_p2__65_carry_n_9\,
      CO(2) => \add_ln820_1_fu_1732_p2__65_carry_n_10\,
      CO(1) => \add_ln820_1_fu_1732_p2__65_carry_n_11\,
      CO(0) => \add_ln820_1_fu_1732_p2__65_carry_n_12\,
      DI(7 downto 0) => sext_ln820_2_fu_1728_p1(7 downto 0),
      O(7 downto 1) => add_ln820_1_fu_1732_p2(7 downto 1),
      O(0) => \add_ln820_1_fu_1732_p2__0\(0),
      S(7) => \add_ln820_1_fu_1732_p2__65_carry_i_1_n_5\,
      S(6) => \add_ln820_1_fu_1732_p2__65_carry_i_2_n_5\,
      S(5) => \add_ln820_1_fu_1732_p2__65_carry_i_3_n_5\,
      S(4) => \add_ln820_1_fu_1732_p2__65_carry_i_4_n_5\,
      S(3) => \add_ln820_1_fu_1732_p2__65_carry_i_5_n_5\,
      S(2) => \add_ln820_1_fu_1732_p2__65_carry_i_6_n_5\,
      S(1) => \add_ln820_1_fu_1732_p2__65_carry_i_7_n_5\,
      S(0) => \add_ln820_1_fu_1732_p2__65_carry_i_8_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln820_1_fu_1732_p2__65_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln820_1_fu_1732_p2__65_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln820_1_fu_1732_p2__65_carry__0_n_9\,
      CO(2) => \add_ln820_1_fu_1732_p2__65_carry__0_n_10\,
      CO(1) => \add_ln820_1_fu_1732_p2__65_carry__0_n_11\,
      CO(0) => \add_ln820_1_fu_1732_p2__65_carry__0_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \add_ln820_1_fu_1732_p2_carry__0_n_9\,
      DI(2 downto 0) => sext_ln820_2_fu_1728_p1(10 downto 8),
      O(7 downto 5) => \NLW_add_ln820_1_fu_1732_p2__65_carry__0_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln820_1_fu_1732_p2(12 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \add_ln820_1_fu_1732_p2__65_carry__0_i_1_n_5\,
      S(2) => \add_ln820_1_fu_1732_p2__65_carry__0_i_2_n_5\,
      S(1) => \add_ln820_1_fu_1732_p2__65_carry__0_i_3_n_5\,
      S(0) => \add_ln820_1_fu_1732_p2__65_carry__0_i_4_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln820_1_fu_1732_p2_carry__0_n_9\,
      I1 => \add_ln820_1_fu_1732_p2__32_carry__0_n_9\,
      O => \add_ln820_1_fu_1732_p2__65_carry__0_i_1_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(10),
      I1 => sext_ln818_1_fu_1697_p1(10),
      O => \add_ln820_1_fu_1732_p2__65_carry__0_i_2_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(9),
      I1 => sext_ln818_1_fu_1697_p1(9),
      O => \add_ln820_1_fu_1732_p2__65_carry__0_i_3_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(8),
      I1 => sext_ln818_1_fu_1697_p1(8),
      O => \add_ln820_1_fu_1732_p2__65_carry__0_i_4_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(7),
      I1 => sext_ln818_1_fu_1697_p1(7),
      O => \add_ln820_1_fu_1732_p2__65_carry_i_1_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(6),
      I1 => sext_ln818_1_fu_1697_p1(6),
      O => \add_ln820_1_fu_1732_p2__65_carry_i_2_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(5),
      I1 => sext_ln818_1_fu_1697_p1(5),
      O => \add_ln820_1_fu_1732_p2__65_carry_i_3_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(4),
      I1 => sext_ln818_1_fu_1697_p1(4),
      O => \add_ln820_1_fu_1732_p2__65_carry_i_4_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(3),
      I1 => sext_ln818_1_fu_1697_p1(3),
      O => \add_ln820_1_fu_1732_p2__65_carry_i_5_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(2),
      I1 => sext_ln818_1_fu_1697_p1(2),
      O => \add_ln820_1_fu_1732_p2__65_carry_i_6_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(1),
      I1 => sext_ln818_1_fu_1697_p1(1),
      O => \add_ln820_1_fu_1732_p2__65_carry_i_7_n_5\
    );
\add_ln820_1_fu_1732_p2__65_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1728_p1(0),
      I1 => sext_ln818_1_fu_1697_p1(0),
      O => \add_ln820_1_fu_1732_p2__65_carry_i_8_n_5\
    );
add_ln820_1_fu_1732_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln820_1_fu_1732_p2_carry_n_5,
      CO(6) => add_ln820_1_fu_1732_p2_carry_n_6,
      CO(5) => add_ln820_1_fu_1732_p2_carry_n_7,
      CO(4) => add_ln820_1_fu_1732_p2_carry_n_8,
      CO(3) => add_ln820_1_fu_1732_p2_carry_n_9,
      CO(2) => add_ln820_1_fu_1732_p2_carry_n_10,
      CO(1) => add_ln820_1_fu_1732_p2_carry_n_11,
      CO(0) => add_ln820_1_fu_1732_p2_carry_n_12,
      DI(7 downto 0) => sext_ln820_fu_1701_p1(7 downto 0),
      O(7 downto 0) => sext_ln820_2_fu_1728_p1(7 downto 0),
      S(7) => add_ln820_1_fu_1732_p2_carry_i_9_n_5,
      S(6) => add_ln820_1_fu_1732_p2_carry_i_10_n_5,
      S(5) => add_ln820_1_fu_1732_p2_carry_i_11_n_5,
      S(4) => add_ln820_1_fu_1732_p2_carry_i_12_n_5,
      S(3) => add_ln820_1_fu_1732_p2_carry_i_13_n_5,
      S(2) => add_ln820_1_fu_1732_p2_carry_i_14_n_5,
      S(1) => add_ln820_1_fu_1732_p2_carry_i_15_n_5,
      S(0) => add_ln820_1_fu_1732_p2_carry_i_16_n_5
    );
\add_ln820_1_fu_1732_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln820_1_fu_1732_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln820_1_fu_1732_p2_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \add_ln820_1_fu_1732_p2_carry__0_n_9\,
      CO(2) => \NLW_add_ln820_1_fu_1732_p2_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \add_ln820_1_fu_1732_p2_carry__0_n_11\,
      CO(0) => \add_ln820_1_fu_1732_p2_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \add_ln820_1_fu_1732_p2_carry__0_i_1_n_5\,
      DI(1 downto 0) => sext_ln820_fu_1701_p1(9 downto 8),
      O(7 downto 3) => \NLW_add_ln820_1_fu_1732_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sext_ln820_2_fu_1728_p1(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \add_ln820_1_fu_1732_p2_carry__0_i_4_n_5\,
      S(1) => \add_ln820_1_fu_1732_p2_carry__0_i_5_n_5\,
      S(0) => \add_ln820_1_fu_1732_p2_carry__0_i_6_n_5\
    );
\add_ln820_1_fu_1732_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(10),
      O => \add_ln820_1_fu_1732_p2_carry__0_i_1_n_5\
    );
\add_ln820_1_fu_1732_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(9),
      O => sext_ln820_fu_1701_p1(9)
    );
\add_ln820_1_fu_1732_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(8),
      O => sext_ln820_fu_1701_p1(8)
    );
\add_ln820_1_fu_1732_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD00FD0002FFFD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(10),
      I4 => sub_ln820_reg_2352(10),
      I5 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      O => \add_ln820_1_fu_1732_p2_carry__0_i_4_n_5\
    );
\add_ln820_1_fu_1732_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(9),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(9),
      O => \add_ln820_1_fu_1732_p2_carry__0_i_5_n_5\
    );
\add_ln820_1_fu_1732_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(8),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(8),
      O => \add_ln820_1_fu_1732_p2_carry__0_i_6_n_5\
    );
add_ln820_1_fu_1732_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(7),
      O => sext_ln820_fu_1701_p1(7)
    );
add_ln820_1_fu_1732_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(6),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(6),
      O => add_ln820_1_fu_1732_p2_carry_i_10_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(5),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(5),
      O => add_ln820_1_fu_1732_p2_carry_i_11_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(4),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(4),
      O => add_ln820_1_fu_1732_p2_carry_i_12_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(3),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(3),
      O => add_ln820_1_fu_1732_p2_carry_i_13_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(2),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(2),
      O => add_ln820_1_fu_1732_p2_carry_i_14_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(1),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(1),
      O => add_ln820_1_fu_1732_p2_carry_i_15_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(0),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(0),
      O => add_ln820_1_fu_1732_p2_carry_i_16_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      I1 => icmp_ln772_reg_2189_pp0_iter2_reg,
      I2 => \enable_6_reg_2326_reg_n_5_[4]\,
      I3 => icmp_ln800_reg_2332,
      I4 => \enable_6_reg_2326_reg_n_5_[0]\,
      I5 => \enable_6_reg_2326_reg_n_5_[1]\,
      O => add_ln820_1_fu_1732_p2_carry_i_17_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => icmp_ln772_reg_2189_pp0_iter2_reg,
      I1 => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => \enable_6_reg_2326_reg_n_5_[2]\,
      I3 => \enable_6_reg_2326_reg_n_5_[0]\,
      I4 => \enable_6_reg_2326_reg_n_5_[3]\,
      I5 => icmp_ln800_reg_2332,
      O => add_ln820_1_fu_1732_p2_carry_i_18_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \enable_6_reg_2326_reg_n_5_[4]\,
      I1 => icmp_ln772_reg_2189_pp0_iter2_reg,
      I2 => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      I3 => \enable_6_reg_2326_reg_n_5_[1]\,
      I4 => \enable_6_reg_2326_reg_n_5_[2]\,
      I5 => \enable_6_reg_2326_reg_n_5_[3]\,
      O => add_ln820_1_fu_1732_p2_carry_i_19_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(6),
      O => sext_ln820_fu_1701_p1(6)
    );
add_ln820_1_fu_1732_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \add_ln820_1_fu_1732_p2__32_carry_i_18_n_5\,
      I1 => add_ln820_1_fu_1732_p2_carry_i_21_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      O => add_ln820_1_fu_1732_p2_carry_i_20_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \enable_6_reg_2326_reg_n_5_[4]\,
      I1 => icmp_ln772_reg_2189_pp0_iter2_reg,
      I2 => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      I3 => \enable_6_reg_2326_reg_n_5_[0]\,
      I4 => icmp_ln800_reg_2332,
      I5 => \enable_6_reg_2326_reg_n_5_[1]\,
      O => add_ln820_1_fu_1732_p2_carry_i_21_n_5
    );
add_ln820_1_fu_1732_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(5),
      O => sext_ln820_fu_1701_p1(5)
    );
add_ln820_1_fu_1732_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(4),
      O => sext_ln820_fu_1701_p1(4)
    );
add_ln820_1_fu_1732_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(3),
      O => sext_ln820_fu_1701_p1(3)
    );
add_ln820_1_fu_1732_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(2),
      O => sext_ln820_fu_1701_p1(2)
    );
add_ln820_1_fu_1732_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(1),
      O => sext_ln820_fu_1701_p1(1)
    );
add_ln820_1_fu_1732_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(0),
      O => sext_ln820_fu_1701_p1(0)
    );
add_ln820_1_fu_1732_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0002FFFD00FD00"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2_carry_i_17_n_5,
      I1 => add_ln820_1_fu_1732_p2_carry_i_18_n_5,
      I2 => add_ln820_1_fu_1732_p2_carry_i_19_n_5,
      I3 => sub_ln819_reg_2347(7),
      I4 => add_ln820_1_fu_1732_p2_carry_i_20_n_5,
      I5 => sub_ln820_reg_2352(7),
      O => add_ln820_1_fu_1732_p2_carry_i_9_n_5
    );
\add_ln820_1_reg_2376_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(10),
      Q => add_ln820_1_reg_2376(10),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(11),
      Q => add_ln820_1_reg_2376(11),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(12),
      Q => add_ln820_1_reg_2376(12),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(1),
      Q => add_ln820_1_reg_2376(1),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(2),
      Q => add_ln820_1_reg_2376(2),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(3),
      Q => add_ln820_1_reg_2376(3),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(4),
      Q => add_ln820_1_reg_2376(4),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(5),
      Q => add_ln820_1_reg_2376(5),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(6),
      Q => add_ln820_1_reg_2376(6),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(7),
      Q => add_ln820_1_reg_2376(7),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(8),
      Q => add_ln820_1_reg_2376(8),
      R => '0'
    );
\add_ln820_1_reg_2376_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1732_p2(9),
      Q => add_ln820_1_reg_2376(9),
      R => '0'
    );
\and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln833_fu_904_p2,
      Q => \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_n_5\
    );
\and_ln833_reg_2193_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln833_reg_2193_pp0_iter2_reg_reg[0]_srl3_n_5\,
      Q => and_ln833_reg_2193_pp0_iter3_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln633_reg_2150_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_done_cache_reg
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_188,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[0]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(0),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[1]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(1),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[2]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(2),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[3]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(3),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[4]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(4),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[5]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(5),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[6]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(6),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[7]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(7),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[8]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(8),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln633_reg_2150_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0949_21434_i_fu_276_reg[9]_1\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0949_21434_i_fu_276(9),
      O => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(0),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(1),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(2),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(3),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(4),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(5),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(6),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(7),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[8]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(8),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_1_reg_562_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_2_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_1_reg_562(9),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[0]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(0),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[1]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(1),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[2]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(2),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[3]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(3),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[4]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(4),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[5]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(5),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[6]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(6),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[7]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(7),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[8]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(8),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0948_21437_i_fu_280_reg[9]_1\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => p_0_0_0948_21437_i_fu_280(9),
      O => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(0),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(1),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(2),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(3),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(4),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(5),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(6),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(7),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[8]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(8),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_2_reg_553_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_2_reg_553[9]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_2_reg_553(9),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[0]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(0),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[1]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(1),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[2]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(2),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[3]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(3),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[4]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(4),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[5]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(5),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[6]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(6),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[7]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(7),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[8]_0\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(8),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0950_21431_i_fu_272_reg[9]_1\,
      I1 => icmp_ln643_reg_2154,
      I2 => \cmp161_i_reg_2170_reg_n_5_[0]\,
      I3 => \p_0_0_0950_21431_i_fu_272__0\(9),
      O => \ap_phi_reg_pp0_iter2_downleft_reg_571[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(0),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(1),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(2),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(3),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(4),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(5),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(6),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(7),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[8]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(8),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_downleft_reg_571_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \ap_phi_reg_pp0_iter2_downleft_reg_571[9]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_downleft_reg_571(9),
      R => \ap_phi_reg_pp0_iter2_downleft_1_reg_562[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_67,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_66,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_65,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_64,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_63,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_62,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_61,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_60,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_59,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_58,
      Q => ap_phi_reg_pp0_iter2_pix_3_reg_590(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_57,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_56,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_55,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_54,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_53,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_52,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_51,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_50,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_49,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_48,
      Q => ap_phi_reg_pp0_iter2_pix_4_reg_580(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_17,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_16,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_15,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_14,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_13,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_12,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_11,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_10,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_9,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pix_reg_600_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_U_n_8,
      Q => ap_phi_reg_pp0_iter2_pix_reg_600(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_64,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_63,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_62,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_61,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_60,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_59,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_58,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_57,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_56,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_55,
      Q => ap_phi_reg_pp0_iter2_upleft_1_reg_619(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_14,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_13,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_12,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_11,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_10,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_9,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_8,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_7,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_6,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_5,
      Q => ap_phi_reg_pp0_iter2_upleft_2_reg_610(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_54,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_53,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_52,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_51,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_50,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_49,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_48,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_47,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_46,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => lineBuffer_1_U_n_45,
      Q => ap_phi_reg_pp0_iter2_upleft_reg_628(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(0),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[0]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(1),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[1]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(2),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[2]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(3),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[3]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(4),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[4]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(5),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[5]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(6),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[6]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(7),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[7]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(8),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[8]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_b_1_reg_750_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_4_reg_580(9),
      Q => \ap_phi_reg_pp0_iter4_b_1_reg_750_reg_n_5_[9]\,
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => icmp_ln772_reg_2189_pp0_iter2_reg,
      I1 => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter3,
      O => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_block_pp0_stage0_subdone,
      O => ap_phi_reg_pp0_iter4_b_1_reg_7500
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(0),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(0),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(1),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(1),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(2),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(2),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(3),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(3),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(4),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(4),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(5),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(5),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(6),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(6),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(7),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(7),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(8),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(8),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter4_r_1_reg_741_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7500,
      D => pix_reg_600(9),
      Q => ap_phi_reg_pp0_iter4_r_1_reg_741(9),
      R => \ap_phi_reg_pp0_iter4_r_1_reg_741[9]_i_1_n_5\
    );
\cmp161_i_reg_2170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \cmp161_i_reg_2170_reg_n_5_[0]\,
      R => '0'
    );
\enable_6_reg_2326[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \enable_6_reg_2326_reg_n_5_[4]\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => p_3_in,
      O => \enable_6_reg_2326[4]_i_1_n_5\
    );
\enable_6_reg_2326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln769_fu_1422_p1,
      Q => \enable_6_reg_2326_reg_n_5_[0]\,
      R => '0'
    );
\enable_6_reg_2326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_in,
      Q => \enable_6_reg_2326_reg_n_5_[1]\,
      R => '0'
    );
\enable_6_reg_2326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln797_fu_1452_p2_carry_n_8,
      Q => \enable_6_reg_2326_reg_n_5_[2]\,
      R => '0'
    );
\enable_6_reg_2326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln798_fu_1478_p2_carry_n_8,
      Q => \enable_6_reg_2326_reg_n_5_[3]\,
      R => '0'
    );
\enable_6_reg_2326_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \enable_6_reg_2326[4]_i_1_n_5\,
      Q => \enable_6_reg_2326_reg_n_5_[4]\,
      R => '0'
    );
enable_fu_1416_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_enable_fu_1416_p2_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => zext_ln769_fu_1422_p1,
      CO(3) => enable_fu_1416_p2_carry_n_9,
      CO(2) => enable_fu_1416_p2_carry_n_10,
      CO(1) => enable_fu_1416_p2_carry_n_11,
      CO(0) => enable_fu_1416_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => enable_fu_1416_p2_carry_i_1_n_5,
      DI(3) => enable_fu_1416_p2_carry_i_2_n_5,
      DI(2) => enable_fu_1416_p2_carry_i_3_n_5,
      DI(1) => enable_fu_1416_p2_carry_i_4_n_5,
      DI(0) => enable_fu_1416_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_enable_fu_1416_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => enable_fu_1416_p2_carry_i_6_n_5,
      S(3) => enable_fu_1416_p2_carry_i_7_n_5,
      S(2) => enable_fu_1416_p2_carry_i_8_n_5,
      S(1) => enable_fu_1416_p2_carry_i_9_n_5,
      S(0) => enable_fu_1416_p2_carry_i_10_n_5
    );
enable_fu_1416_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"32AAA8CF2220888A"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_25_n_5,
      I1 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I2 => enable_fu_1416_p2_carry_i_11_n_5,
      I3 => sub_ln790_fu_1276_p2(8),
      I4 => sub_ln790_fu_1276_p2(9),
      I5 => enable_fu_1416_p2_carry_i_12_n_5,
      O => enable_fu_1416_p2_carry_i_1_n_5
    );
enable_fu_1416_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8448303048840303"
    )
        port map (
      I0 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I1 => sub_ln790_fu_1276_p2(0),
      I2 => sub_ln790_fu_1276_p2(1),
      I3 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I4 => sub_ln791_fu_1312_p2(0),
      I5 => sub_ln791_fu_1312_p2(1),
      O => enable_fu_1416_p2_carry_i_10_n_5
    );
enable_fu_1416_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(7),
      I1 => enable_fu_1416_p2_carry_i_21_n_5,
      I2 => sub_ln790_fu_1276_p2(6),
      O => enable_fu_1416_p2_carry_i_11_n_5
    );
enable_fu_1416_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA5556"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(8),
      I1 => sub_ln791_fu_1312_p2(7),
      I2 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I3 => sub_ln791_fu_1312_p2(6),
      I4 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      O => enable_fu_1416_p2_carry_i_12_n_5
    );
enable_fu_1416_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A9"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(7),
      I1 => sub_ln790_fu_1276_p2(6),
      I2 => enable_fu_1416_p2_carry_i_21_n_5,
      I3 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      O => enable_fu_1416_p2_carry_i_13_n_5
    );
enable_fu_1416_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(6),
      I1 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I2 => enable_fu_1416_p2_carry_i_21_n_5,
      O => enable_fu_1416_p2_carry_i_14_n_5
    );
enable_fu_1416_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(5),
      I1 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I2 => enable_fu_1416_p2_carry_i_22_n_5,
      O => enable_fu_1416_p2_carry_i_15_n_5
    );
enable_fu_1416_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999999999A"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(4),
      I1 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I2 => sub_ln790_fu_1276_p2(3),
      I3 => sub_ln790_fu_1276_p2(0),
      I4 => sub_ln790_fu_1276_p2(1),
      I5 => sub_ln790_fu_1276_p2(2),
      O => enable_fu_1416_p2_carry_i_16_n_5
    );
enable_fu_1416_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666665"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(3),
      I1 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I2 => sub_ln790_fu_1276_p2(2),
      I3 => sub_ln790_fu_1276_p2(1),
      I4 => sub_ln790_fu_1276_p2(0),
      O => enable_fu_1416_p2_carry_i_17_n_5
    );
enable_fu_1416_p2_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(2),
      I1 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I2 => sub_ln790_fu_1276_p2(0),
      I3 => sub_ln790_fu_1276_p2(1),
      O => enable_fu_1416_p2_carry_i_18_n_5
    );
enable_fu_1416_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAA9"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(9),
      I1 => sub_ln790_fu_1276_p2(8),
      I2 => sub_ln790_fu_1276_p2(6),
      I3 => enable_fu_1416_p2_carry_i_21_n_5,
      I4 => sub_ln790_fu_1276_p2(7),
      I5 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      O => enable_fu_1416_p2_carry_i_19_n_5
    );
enable_fu_1416_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA560000EE7E8814"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(7),
      I1 => sub_ln791_fu_1312_p2(6),
      I2 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I3 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I4 => enable_fu_1416_p2_carry_i_13_n_5,
      I5 => enable_fu_1416_p2_carry_i_14_n_5,
      O => enable_fu_1416_p2_carry_i_2_n_5
    );
enable_fu_1416_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5554AAAB"
    )
        port map (
      I0 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I1 => sub_ln790_fu_1276_p2(6),
      I2 => enable_fu_1416_p2_carry_i_21_n_5,
      I3 => sub_ln790_fu_1276_p2(7),
      I4 => sub_ln790_fu_1276_p2(8),
      O => enable_fu_1416_p2_carry_i_20_n_5
    );
enable_fu_1416_p2_carry_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(5),
      I1 => sub_ln790_fu_1276_p2(3),
      I2 => sub_ln790_fu_1276_p2(0),
      I3 => sub_ln790_fu_1276_p2(1),
      I4 => sub_ln790_fu_1276_p2(2),
      I5 => sub_ln790_fu_1276_p2(4),
      O => enable_fu_1416_p2_carry_i_21_n_5
    );
enable_fu_1416_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(4),
      I1 => sub_ln790_fu_1276_p2(2),
      I2 => sub_ln790_fu_1276_p2(1),
      I3 => sub_ln790_fu_1276_p2(0),
      I4 => sub_ln790_fu_1276_p2(3),
      O => enable_fu_1416_p2_carry_i_22_n_5
    );
enable_fu_1416_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009A009A9AFF009A"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(5),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => icmp_ln799_fu_1504_p2_carry_i_17_n_5,
      I3 => enable_fu_1416_p2_carry_i_15_n_5,
      I4 => icmp_ln799_fu_1504_p2_carry_i_20_n_5,
      I5 => enable_fu_1416_p2_carry_i_16_n_5,
      O => enable_fu_1416_p2_carry_i_3_n_5
    );
enable_fu_1416_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_22_n_5,
      I1 => enable_fu_1416_p2_carry_i_17_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_24_n_5,
      I3 => enable_fu_1416_p2_carry_i_18_n_5,
      O => enable_fu_1416_p2_carry_i_4_n_5
    );
enable_fu_1416_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A684EEA60084EE"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(1),
      I1 => sub_ln791_fu_1312_p2(0),
      I2 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I3 => sub_ln790_fu_1276_p2(1),
      I4 => sub_ln790_fu_1276_p2(0),
      I5 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      O => enable_fu_1416_p2_carry_i_5_n_5
    );
enable_fu_1416_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_19_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_25_n_5,
      I2 => enable_fu_1416_p2_carry_i_20_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_26_n_5,
      O => enable_fu_1416_p2_carry_i_6_n_5
    );
enable_fu_1416_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4428881411812242"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(7),
      I1 => sub_ln791_fu_1312_p2(6),
      I2 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I3 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I4 => enable_fu_1416_p2_carry_i_13_n_5,
      I5 => enable_fu_1416_p2_carry_i_14_n_5,
      O => enable_fu_1416_p2_carry_i_7_n_5
    );
enable_fu_1416_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65000000009A65"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(5),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => icmp_ln799_fu_1504_p2_carry_i_17_n_5,
      I3 => enable_fu_1416_p2_carry_i_15_n_5,
      I4 => enable_fu_1416_p2_carry_i_16_n_5,
      I5 => icmp_ln799_fu_1504_p2_carry_i_20_n_5,
      O => enable_fu_1416_p2_carry_i_8_n_5
    );
enable_fu_1416_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_17_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_22_n_5,
      I2 => enable_fu_1416_p2_carry_i_18_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_24_n_5,
      O => enable_fu_1416_p2_carry_i_9_n_5
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8
     port map (
      D(1 downto 0) => D(1 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_173,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_174,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_175,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_176,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_177,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_178,
      E(0) => p_0_0_09481407_i_fu_268,
      Q(1 downto 0) => Q(1 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_180,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_181,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_182,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_183,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_184,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_185,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_8,
      address1(10) => lineBuffer_1_address1(10),
      address1(9) => flow_control_loop_pipe_sequential_init_U_n_163,
      address1(8) => lineBuffer_1_address1(8),
      address1(7) => flow_control_loop_pipe_sequential_init_U_n_165,
      address1(6) => flow_control_loop_pipe_sequential_init_U_n_166,
      address1(5) => flow_control_loop_pipe_sequential_init_U_n_167,
      address1(4) => flow_control_loop_pipe_sequential_init_U_n_168,
      address1(3) => flow_control_loop_pipe_sequential_init_U_n_169,
      address1(2) => flow_control_loop_pipe_sequential_init_U_n_170,
      address1(1) => flow_control_loop_pipe_sequential_init_U_n_171,
      address1(0) => lineBuffer_1_address1(0),
      and_ln833_fu_904_p2 => and_ln833_fu_904_p2,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => p_0_0_0948_114981509_i_fu_244,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      \cmp161_i_reg_2170_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \cmp161_i_reg_2170_reg[0]_0\ => \cmp161_i_reg_2170_reg_n_5_[0]\,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_187,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_188,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
      icmp_ln633_fu_842_p2 => icmp_ln633_fu_842_p2,
      \icmp_ln633_reg_2150_reg[0]\(10 downto 0) => \icmp_ln633_reg_2150_reg[0]_0\(10 downto 0),
      icmp_ln643_reg_2154 => icmp_ln643_reg_2154,
      \icmp_ln643_reg_2154_reg[0]\(10 downto 0) => \icmp_ln643_reg_2154_reg[0]_0\(10 downto 0),
      icmp_ln772_fu_892_p2 => icmp_ln772_fu_892_p2,
      \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0\(0) => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(0),
      \icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0_0\ => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\,
      \p_0_0_09481407_i_fu_268_reg[9]\(9 downto 0) => \p_0_0_09481407_i_fu_268_reg[9]_0\(9 downto 0),
      \p_0_0_09481407_i_fu_268_reg[9]_0\(29 downto 0) => lineBuffer_1_q1(29 downto 0),
      \p_0_0_09481407_i_fu_268_reg[9]_1\(9 downto 0) => \p_0_2_0_0_09161504_i_fu_232__0\(9 downto 0),
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_75,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_77,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      \p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_81,
      \p_0_0_0948_114981509_i_fu_244_reg[9]\(9 downto 0) => \p_0_0_0948_114981509_i_fu_244_reg[9]_0\(9 downto 0),
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      \p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_0_0_0948_21437_i_fu_280_reg[0]\ => \icmp_ln633_reg_2150_reg_n_5_[0]\,
      \p_0_0_0948_21437_i_fu_280_reg[0]_0\ => \p_0_0_0948_21437_i_fu_280_reg[0]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[1]\ => \p_0_0_0948_21437_i_fu_280_reg[1]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[2]\ => \p_0_0_0948_21437_i_fu_280_reg[2]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[3]\ => \p_0_0_0948_21437_i_fu_280_reg[3]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[4]\ => \p_0_0_0948_21437_i_fu_280_reg[4]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[5]\ => \p_0_0_0948_21437_i_fu_280_reg[5]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[6]\ => \p_0_0_0948_21437_i_fu_280_reg[6]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[7]\ => \p_0_0_0948_21437_i_fu_280_reg[7]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[8]\ => \p_0_0_0948_21437_i_fu_280_reg[8]_0\,
      \p_0_0_0948_21437_i_fu_280_reg[9]\(9 downto 0) => \p_0_0_0948_21437_i_fu_280_reg[9]_0\(9 downto 0),
      \p_0_0_0948_21437_i_fu_280_reg[9]_0\(9 downto 0) => p_0_2_0_0_09101516_i_fu_256(9 downto 0),
      \p_0_0_0948_21437_i_fu_280_reg[9]_1\ => \p_0_0_0948_21437_i_fu_280_reg[9]_1\,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_09491404_i_fu_264_reg[9]\(9 downto 0) => \p_0_0_09491404_i_fu_264_reg[9]_0\(9 downto 0),
      \p_0_0_09491404_i_fu_264_reg[9]_0\(9 downto 0) => p_0_1_0_0_09151502_i_fu_228(9 downto 0),
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_112,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_113,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_114,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_115,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_116,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_117,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_118,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_119,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_120,
      \p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_121,
      \p_0_0_0949_114961507_i_fu_240_reg[9]\(9 downto 0) => \p_0_0_0949_114961507_i_fu_240_reg[9]_0\(9 downto 0),
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_142,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_143,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_144,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_145,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_146,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_147,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_148,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_149,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_150,
      \p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_151,
      \p_0_0_0949_21434_i_fu_276_reg[0]\ => \p_0_0_0949_21434_i_fu_276_reg[0]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[1]\ => \p_0_0_0949_21434_i_fu_276_reg[1]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[2]\ => \p_0_0_0949_21434_i_fu_276_reg[2]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[3]\ => \p_0_0_0949_21434_i_fu_276_reg[3]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[4]\ => \p_0_0_0949_21434_i_fu_276_reg[4]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[5]\ => \p_0_0_0949_21434_i_fu_276_reg[5]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[6]\ => \p_0_0_0949_21434_i_fu_276_reg[6]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[7]\ => \p_0_0_0949_21434_i_fu_276_reg[7]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[8]\ => \p_0_0_0949_21434_i_fu_276_reg[8]_0\,
      \p_0_0_0949_21434_i_fu_276_reg[9]\(9 downto 0) => \p_0_0_0949_21434_i_fu_276_reg[9]_0\(9 downto 0),
      \p_0_0_0949_21434_i_fu_276_reg[9]_0\(9 downto 0) => p_0_1_0_0_09091514_i_fu_252(9 downto 0),
      \p_0_0_0949_21434_i_fu_276_reg[9]_1\ => \p_0_0_0949_21434_i_fu_276_reg[9]_1\,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_132,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_133,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_134,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_135,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_136,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_137,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_138,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_139,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_140,
      \p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_141,
      \p_0_0_09501401_i_fu_260_reg[9]\(9 downto 0) => \p_0_0_09501401_i_fu_260_reg[9]_0\(9 downto 0),
      \p_0_0_09501401_i_fu_260_reg[9]_0\(9 downto 0) => p_0_0_0_0_09141500_i_fu_224(9 downto 0),
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_92,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_93,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_94,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_95,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_96,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_97,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_98,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_99,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_100,
      \p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_101,
      \p_0_0_0950_114941505_i_fu_236_reg[9]\(9 downto 0) => \p_0_0_0950_114941505_i_fu_236_reg[9]_0\(9 downto 0),
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_12,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_13,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_14,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_15,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_16,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_17,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_18,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_19,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_20,
      \p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      \p_0_0_0950_21431_i_fu_272_reg[0]\ => \p_0_0_0950_21431_i_fu_272_reg[0]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[1]\ => \p_0_0_0950_21431_i_fu_272_reg[1]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[2]\ => \p_0_0_0950_21431_i_fu_272_reg[2]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[3]\ => \p_0_0_0950_21431_i_fu_272_reg[3]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[4]\ => \p_0_0_0950_21431_i_fu_272_reg[4]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[5]\ => \p_0_0_0950_21431_i_fu_272_reg[5]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[6]\ => \p_0_0_0950_21431_i_fu_272_reg[6]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[7]\ => \p_0_0_0950_21431_i_fu_272_reg[7]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[8]\ => \p_0_0_0950_21431_i_fu_272_reg[8]_0\,
      \p_0_0_0950_21431_i_fu_272_reg[9]\(9 downto 0) => \p_0_0_0950_21431_i_fu_272_reg[9]_0\(9 downto 0),
      \p_0_0_0950_21431_i_fu_272_reg[9]_0\(9 downto 0) => p_0_0_0_0_09081512_i_fu_248(9 downto 0),
      \p_0_0_0950_21431_i_fu_272_reg[9]_1\ => \p_0_0_0950_21431_i_fu_272_reg[9]_1\,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_0_0_0_0_09081512_i_fu_248_reg[9]\(9 downto 0) => \p_0_0_0_0_09081512_i_fu_248_reg[9]_0\(9 downto 0),
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_102,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_103,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_104,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_105,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_106,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_107,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_108,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_109,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_110,
      \p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_111,
      \p_0_0_0_0_09141500_i_fu_224_reg[9]\(9 downto 0) => \p_0_0_0_0_09141500_i_fu_224_reg[9]_0\(9 downto 0),
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_152,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_153,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_154,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_155,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_156,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_157,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_158,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_159,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_160,
      \p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_161,
      \p_0_1_0_0_09091514_i_fu_252_reg[9]\(9 downto 0) => \p_0_1_0_0_09091514_i_fu_252_reg[9]_0\(9 downto 0),
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_122,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_123,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_124,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_125,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_126,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_127,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_128,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_129,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_130,
      \p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_131,
      \p_0_1_0_0_09151502_i_fu_228_reg[9]\(9 downto 0) => \p_0_1_0_0_09151502_i_fu_228_reg[9]_0\(9 downto 0),
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_2_0_0_09101516_i_fu_256_reg[9]\(9 downto 0) => \p_0_2_0_0_09101516_i_fu_256_reg[9]_0\(9 downto 0),
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_82,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_83,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_84,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_85,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_86,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_87,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_88,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_89,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_90,
      \p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_91,
      \p_0_2_0_0_09161504_i_fu_232_reg[9]\(9 downto 0) => \p_0_2_0_0_09161504_i_fu_232_reg[9]_0\(9 downto 0),
      q1(29 downto 0) => \^q1\(29 downto 0),
      ram_reg_bram_1(10) => \x_fu_220_reg_n_5_[10]\,
      ram_reg_bram_1(9) => \x_fu_220_reg_n_5_[9]\,
      ram_reg_bram_1(8) => \x_fu_220_reg_n_5_[8]\,
      ram_reg_bram_1(7) => \x_fu_220_reg_n_5_[7]\,
      ram_reg_bram_1(6) => \x_fu_220_reg_n_5_[6]\,
      ram_reg_bram_1(5) => \x_fu_220_reg_n_5_[5]\,
      ram_reg_bram_1(4) => \x_fu_220_reg_n_5_[4]\,
      ram_reg_bram_1(3) => \x_fu_220_reg_n_5_[3]\,
      ram_reg_bram_1(2) => \x_fu_220_reg_n_5_[2]\,
      ram_reg_bram_1(1) => \x_fu_220_reg_n_5_[1]\,
      ram_reg_bram_1(0) => \x_fu_220_reg_n_5_[0]\,
      x_phase_reg_451 => x_phase_reg_451
    );
\icmp_ln633_reg_2150[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \icmp_ln633_reg_2150_reg_n_5_[0]\,
      I2 => ram_reg_bram_1,
      I3 => icmp_ln643_reg_2154,
      O => \icmp_ln633_reg_2150[0]_i_3_n_5\
    );
\icmp_ln633_reg_2150_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln633_reg_2150_reg_n_5_[0]\,
      Q => icmp_ln633_reg_2150_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln633_reg_2150_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln633_reg_2150_pp0_iter1_reg,
      Q => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      Q => icmp_ln633_reg_2150_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln633_reg_2150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln633_fu_842_p2,
      Q => \icmp_ln633_reg_2150_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln643_fu_864_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln643_fu_864_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln643_fu_864_p2,
      CO(4) => icmp_ln643_fu_864_p2_carry_n_8,
      CO(3) => icmp_ln643_fu_864_p2_carry_n_9,
      CO(2) => icmp_ln643_fu_864_p2_carry_n_10,
      CO(1) => icmp_ln643_fu_864_p2_carry_n_11,
      CO(0) => icmp_ln643_fu_864_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_173,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_174,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_175,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_176,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_177,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_178,
      O(7 downto 0) => NLW_icmp_ln643_fu_864_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_180,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_181,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_182,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_183,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_184,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_185
    );
\icmp_ln643_reg_2154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln643_fu_864_p2,
      Q => icmp_ln643_reg_2154,
      R => '0'
    );
\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln772_fu_892_p2,
      Q => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\,
      I1 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\,
      I2 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(2),
      I3 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(13),
      I4 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(5),
      I5 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(7),
      O => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\
    );
\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(4),
      I1 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(11),
      I2 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(12),
      I3 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(10),
      I4 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(6),
      I5 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(1),
      O => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\
    );
\icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(9),
      I1 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(14),
      I2 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(3),
      I3 => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(8),
      O => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\
    );
\icmp_ln772_reg_2189_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln772_reg_2189_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln772_reg_2189_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln772_reg_2189_pp0_iter2_reg,
      Q => icmp_ln772_reg_2189_pp0_iter3_reg,
      R => '0'
    );
icmp_ln796_fu_1426_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_icmp_ln796_fu_1426_p2_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => p_0_in,
      CO(3) => icmp_ln796_fu_1426_p2_carry_n_9,
      CO(2) => icmp_ln796_fu_1426_p2_carry_n_10,
      CO(1) => icmp_ln796_fu_1426_p2_carry_n_11,
      CO(0) => icmp_ln796_fu_1426_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => icmp_ln796_fu_1426_p2_carry_i_1_n_5,
      DI(3) => icmp_ln796_fu_1426_p2_carry_i_2_n_5,
      DI(2) => icmp_ln796_fu_1426_p2_carry_i_3_n_5,
      DI(1) => icmp_ln796_fu_1426_p2_carry_i_4_n_5,
      DI(0) => icmp_ln796_fu_1426_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln796_fu_1426_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => icmp_ln796_fu_1426_p2_carry_i_6_n_5,
      S(3) => icmp_ln796_fu_1426_p2_carry_i_7_n_5,
      S(2) => icmp_ln796_fu_1426_p2_carry_i_8_n_5,
      S(1) => icmp_ln796_fu_1426_p2_carry_i_9_n_5,
      S(0) => icmp_ln796_fu_1426_p2_carry_i_10_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_19_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_11_n_5,
      I2 => enable_fu_1416_p2_carry_i_20_n_5,
      I3 => icmp_ln796_fu_1426_p2_carry_i_12_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_1_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966900000000CC33"
    )
        port map (
      I0 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      I1 => sub_ln792_fu_1348_p2(1),
      I2 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I3 => sub_ln790_fu_1276_p2(1),
      I4 => sub_ln792_fu_1348_p2(0),
      I5 => sub_ln790_fu_1276_p2(0),
      O => icmp_ln796_fu_1426_p2_carry_i_10_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555AAAAAAA9"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(9),
      I1 => sub_ln792_fu_1348_p2(8),
      I2 => sub_ln792_fu_1348_p2(6),
      I3 => icmp_ln796_fu_1426_p2_carry_i_19_n_5,
      I4 => sub_ln792_fu_1348_p2(7),
      I5 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      O => icmp_ln796_fu_1426_p2_carry_i_11_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(8),
      I1 => sub_ln792_fu_1348_p2(7),
      I2 => icmp_ln796_fu_1426_p2_carry_i_19_n_5,
      I3 => sub_ln792_fu_1348_p2(6),
      I4 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      O => icmp_ln796_fu_1426_p2_carry_i_12_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A9"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(7),
      I1 => sub_ln792_fu_1348_p2(6),
      I2 => icmp_ln796_fu_1426_p2_carry_i_19_n_5,
      I3 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      O => icmp_ln796_fu_1426_p2_carry_i_13_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(6),
      I1 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      I2 => icmp_ln796_fu_1426_p2_carry_i_19_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_14_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(5),
      I1 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      I2 => icmp_ln796_fu_1426_p2_carry_i_20_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_15_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999999999A"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(4),
      I1 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      I2 => sub_ln792_fu_1348_p2(3),
      I3 => sub_ln792_fu_1348_p2(0),
      I4 => sub_ln792_fu_1348_p2(1),
      I5 => sub_ln792_fu_1348_p2(2),
      O => icmp_ln796_fu_1426_p2_carry_i_16_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(3),
      I1 => sub_ln792_fu_1348_p2(2),
      I2 => sub_ln792_fu_1348_p2(1),
      I3 => sub_ln792_fu_1348_p2(0),
      I4 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      O => icmp_ln796_fu_1426_p2_carry_i_17_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(2),
      I1 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      I2 => sub_ln792_fu_1348_p2(0),
      I3 => sub_ln792_fu_1348_p2(1),
      O => icmp_ln796_fu_1426_p2_carry_i_18_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(5),
      I1 => sub_ln792_fu_1348_p2(3),
      I2 => sub_ln792_fu_1348_p2(0),
      I3 => sub_ln792_fu_1348_p2(1),
      I4 => sub_ln792_fu_1348_p2(2),
      I5 => sub_ln792_fu_1348_p2(4),
      O => icmp_ln796_fu_1426_p2_carry_i_19_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_13_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_13_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_14_n_5,
      I3 => enable_fu_1416_p2_carry_i_14_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_2_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln792_fu_1348_p2(4),
      I1 => sub_ln792_fu_1348_p2(2),
      I2 => sub_ln792_fu_1348_p2(1),
      I3 => sub_ln792_fu_1348_p2(0),
      I4 => sub_ln792_fu_1348_p2(3),
      O => icmp_ln796_fu_1426_p2_carry_i_20_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_15_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_15_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_16_n_5,
      I3 => enable_fu_1416_p2_carry_i_16_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_3_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_17_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_17_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_18_n_5,
      I3 => enable_fu_1416_p2_carry_i_18_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_4_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B115900117B5900"
    )
        port map (
      I0 => sub_ln790_fu_1276_p2(1),
      I1 => sub_ln790_fu_1276_p2(0),
      I2 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I3 => sub_ln792_fu_1348_p2(1),
      I4 => sub_ln792_fu_1348_p2(0),
      I5 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      O => icmp_ln796_fu_1426_p2_carry_i_5_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_11_n_5,
      I1 => enable_fu_1416_p2_carry_i_19_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_12_n_5,
      I3 => enable_fu_1416_p2_carry_i_20_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_6_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_13_n_5,
      I1 => enable_fu_1416_p2_carry_i_13_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_14_n_5,
      I3 => enable_fu_1416_p2_carry_i_14_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_7_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_15_n_5,
      I1 => enable_fu_1416_p2_carry_i_15_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_16_n_5,
      I3 => enable_fu_1416_p2_carry_i_16_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_8_n_5
    );
icmp_ln796_fu_1426_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_17_n_5,
      I1 => enable_fu_1416_p2_carry_i_17_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_18_n_5,
      I3 => enable_fu_1416_p2_carry_i_18_n_5,
      O => icmp_ln796_fu_1426_p2_carry_i_9_n_5
    );
icmp_ln797_fu_1452_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_icmp_ln797_fu_1452_p2_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => icmp_ln797_fu_1452_p2_carry_n_8,
      CO(3) => icmp_ln797_fu_1452_p2_carry_n_9,
      CO(2) => icmp_ln797_fu_1452_p2_carry_n_10,
      CO(1) => icmp_ln797_fu_1452_p2_carry_n_11,
      CO(0) => icmp_ln797_fu_1452_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => icmp_ln797_fu_1452_p2_carry_i_1_n_5,
      DI(3) => icmp_ln797_fu_1452_p2_carry_i_2_n_5,
      DI(2) => icmp_ln797_fu_1452_p2_carry_i_3_n_5,
      DI(1) => icmp_ln797_fu_1452_p2_carry_i_4_n_5,
      DI(0) => icmp_ln797_fu_1452_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln797_fu_1452_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => icmp_ln797_fu_1452_p2_carry_i_6_n_5,
      S(3) => icmp_ln797_fu_1452_p2_carry_i_7_n_5,
      S(2) => icmp_ln797_fu_1452_p2_carry_i_8_n_5,
      S(1) => icmp_ln797_fu_1452_p2_carry_i_9_n_5,
      S(0) => icmp_ln797_fu_1452_p2_carry_i_10_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220888A32AAA8CF"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_11_n_5,
      I1 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I2 => enable_fu_1416_p2_carry_i_11_n_5,
      I3 => sub_ln790_fu_1276_p2(8),
      I4 => sub_ln790_fu_1276_p2(9),
      I5 => icmp_ln799_fu_1504_p2_carry_i_13_n_5,
      O => icmp_ln797_fu_1452_p2_carry_i_1_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8448303048840303"
    )
        port map (
      I0 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      I1 => sub_ln790_fu_1276_p2(0),
      I2 => sub_ln790_fu_1276_p2(1),
      I3 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I4 => sub_ln793_fu_1384_p2(0),
      I5 => sub_ln793_fu_1384_p2(1),
      O => icmp_ln797_fu_1452_p2_carry_i_10_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_15_n_5,
      I1 => enable_fu_1416_p2_carry_i_13_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_16_n_5,
      I3 => enable_fu_1416_p2_carry_i_14_n_5,
      O => icmp_ln797_fu_1452_p2_carry_i_2_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_18_n_5,
      I1 => enable_fu_1416_p2_carry_i_15_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_19_n_5,
      I3 => enable_fu_1416_p2_carry_i_16_n_5,
      O => icmp_ln797_fu_1452_p2_carry_i_3_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_21_n_5,
      I1 => enable_fu_1416_p2_carry_i_17_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_23_n_5,
      I3 => enable_fu_1416_p2_carry_i_18_n_5,
      O => icmp_ln797_fu_1452_p2_carry_i_4_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A684EEA60084EE"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(1),
      I1 => sub_ln793_fu_1384_p2(0),
      I2 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I3 => sub_ln790_fu_1276_p2(1),
      I4 => sub_ln790_fu_1276_p2(0),
      I5 => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      O => icmp_ln797_fu_1452_p2_carry_i_5_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_19_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_11_n_5,
      I2 => enable_fu_1416_p2_carry_i_20_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_13_n_5,
      O => icmp_ln797_fu_1452_p2_carry_i_6_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_13_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_15_n_5,
      I2 => enable_fu_1416_p2_carry_i_14_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_16_n_5,
      O => icmp_ln797_fu_1452_p2_carry_i_7_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_15_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_18_n_5,
      I2 => enable_fu_1416_p2_carry_i_16_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_19_n_5,
      O => icmp_ln797_fu_1452_p2_carry_i_8_n_5
    );
icmp_ln797_fu_1452_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => enable_fu_1416_p2_carry_i_17_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_21_n_5,
      I2 => enable_fu_1416_p2_carry_i_18_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_23_n_5,
      O => icmp_ln797_fu_1452_p2_carry_i_9_n_5
    );
icmp_ln798_fu_1478_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_icmp_ln798_fu_1478_p2_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => icmp_ln798_fu_1478_p2_carry_n_8,
      CO(3) => icmp_ln798_fu_1478_p2_carry_n_9,
      CO(2) => icmp_ln798_fu_1478_p2_carry_n_10,
      CO(1) => icmp_ln798_fu_1478_p2_carry_n_11,
      CO(0) => icmp_ln798_fu_1478_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => icmp_ln798_fu_1478_p2_carry_i_1_n_5,
      DI(3) => icmp_ln798_fu_1478_p2_carry_i_2_n_5,
      DI(2) => icmp_ln798_fu_1478_p2_carry_i_3_n_5,
      DI(1) => icmp_ln798_fu_1478_p2_carry_i_4_n_5,
      DI(0) => icmp_ln798_fu_1478_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln798_fu_1478_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => icmp_ln798_fu_1478_p2_carry_i_6_n_5,
      S(3) => icmp_ln798_fu_1478_p2_carry_i_7_n_5,
      S(2) => icmp_ln798_fu_1478_p2_carry_i_8_n_5,
      S(1) => icmp_ln798_fu_1478_p2_carry_i_9_n_5,
      S(0) => icmp_ln798_fu_1478_p2_carry_i_10_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_25_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_11_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_26_n_5,
      I3 => icmp_ln796_fu_1426_p2_carry_i_12_n_5,
      O => icmp_ln798_fu_1478_p2_carry_i_1_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8448303048840303"
    )
        port map (
      I0 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      I1 => sub_ln792_fu_1348_p2(0),
      I2 => sub_ln792_fu_1348_p2(1),
      I3 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I4 => sub_ln791_fu_1312_p2(0),
      I5 => sub_ln791_fu_1312_p2(1),
      O => icmp_ln798_fu_1478_p2_carry_i_10_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"118177EB000055A9"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(7),
      I1 => sub_ln791_fu_1312_p2(6),
      I2 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I3 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I4 => icmp_ln796_fu_1426_p2_carry_i_13_n_5,
      I5 => icmp_ln796_fu_1426_p2_carry_i_14_n_5,
      O => icmp_ln798_fu_1478_p2_carry_i_2_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65006500FF656500"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(5),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => icmp_ln799_fu_1504_p2_carry_i_17_n_5,
      I3 => icmp_ln796_fu_1426_p2_carry_i_15_n_5,
      I4 => icmp_ln796_fu_1426_p2_carry_i_16_n_5,
      I5 => icmp_ln799_fu_1504_p2_carry_i_20_n_5,
      O => icmp_ln798_fu_1478_p2_carry_i_3_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_22_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_17_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_18_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_24_n_5,
      O => icmp_ln798_fu_1478_p2_carry_i_4_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B115900117B5900"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(1),
      I1 => sub_ln791_fu_1312_p2(0),
      I2 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I3 => sub_ln792_fu_1348_p2(1),
      I4 => sub_ln792_fu_1348_p2(0),
      I5 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      O => icmp_ln798_fu_1478_p2_carry_i_5_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_11_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_25_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_12_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_26_n_5,
      O => icmp_ln798_fu_1478_p2_carry_i_6_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4428881411812242"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(7),
      I1 => sub_ln791_fu_1312_p2(6),
      I2 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I3 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I4 => icmp_ln796_fu_1426_p2_carry_i_13_n_5,
      I5 => icmp_ln796_fu_1426_p2_carry_i_14_n_5,
      O => icmp_ln798_fu_1478_p2_carry_i_7_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65000000009A65"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(5),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => icmp_ln799_fu_1504_p2_carry_i_17_n_5,
      I3 => icmp_ln796_fu_1426_p2_carry_i_15_n_5,
      I4 => icmp_ln796_fu_1426_p2_carry_i_16_n_5,
      I5 => icmp_ln799_fu_1504_p2_carry_i_20_n_5,
      O => icmp_ln798_fu_1478_p2_carry_i_8_n_5
    );
icmp_ln798_fu_1478_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_17_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_22_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_18_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_24_n_5,
      O => icmp_ln798_fu_1478_p2_carry_i_9_n_5
    );
icmp_ln799_fu_1504_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_icmp_ln799_fu_1504_p2_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => p_3_in,
      CO(3) => icmp_ln799_fu_1504_p2_carry_n_9,
      CO(2) => icmp_ln799_fu_1504_p2_carry_n_10,
      CO(1) => icmp_ln799_fu_1504_p2_carry_n_11,
      CO(0) => icmp_ln799_fu_1504_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => icmp_ln799_fu_1504_p2_carry_i_1_n_5,
      DI(3) => icmp_ln799_fu_1504_p2_carry_i_2_n_5,
      DI(2) => icmp_ln799_fu_1504_p2_carry_i_3_n_5,
      DI(1) => icmp_ln799_fu_1504_p2_carry_i_4_n_5,
      DI(0) => icmp_ln799_fu_1504_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln799_fu_1504_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => icmp_ln799_fu_1504_p2_carry_i_6_n_5,
      S(3) => icmp_ln799_fu_1504_p2_carry_i_7_n_5,
      S(2) => icmp_ln799_fu_1504_p2_carry_i_8_n_5,
      S(1) => icmp_ln799_fu_1504_p2_carry_i_9_n_5,
      S(0) => icmp_ln799_fu_1504_p2_carry_i_10_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222288822B2BE88B"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_11_n_5,
      I1 => sub_ln791_fu_1312_p2(9),
      I2 => sub_ln791_fu_1312_p2(8),
      I3 => icmp_ln799_fu_1504_p2_carry_i_12_n_5,
      I4 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I5 => icmp_ln799_fu_1504_p2_carry_i_13_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_1_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8448303048840303"
    )
        port map (
      I0 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I1 => sub_ln791_fu_1312_p2(0),
      I2 => sub_ln791_fu_1312_p2(1),
      I3 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I4 => sub_ln793_fu_1384_p2(0),
      I5 => sub_ln793_fu_1384_p2(1),
      O => icmp_ln799_fu_1504_p2_carry_i_10_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(9),
      I1 => sub_ln793_fu_1384_p2(8),
      I2 => sub_ln793_fu_1384_p2(6),
      I3 => icmp_ln799_fu_1504_p2_carry_i_27_n_5,
      I4 => sub_ln793_fu_1384_p2(7),
      I5 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      O => icmp_ln799_fu_1504_p2_carry_i_11_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(7),
      I1 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I2 => sub_ln791_fu_1312_p2(6),
      O => icmp_ln799_fu_1504_p2_carry_i_12_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555AAA9"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(8),
      I1 => sub_ln793_fu_1384_p2(7),
      I2 => icmp_ln799_fu_1504_p2_carry_i_27_n_5,
      I3 => sub_ln793_fu_1384_p2(6),
      I4 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      O => icmp_ln799_fu_1504_p2_carry_i_13_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(5),
      I1 => sub_ln791_fu_1312_p2(3),
      I2 => sub_ln791_fu_1312_p2(0),
      I3 => sub_ln791_fu_1312_p2(1),
      I4 => sub_ln791_fu_1312_p2(2),
      I5 => sub_ln791_fu_1312_p2(4),
      O => icmp_ln799_fu_1504_p2_carry_i_14_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55A9"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(7),
      I1 => sub_ln793_fu_1384_p2(6),
      I2 => icmp_ln799_fu_1504_p2_carry_i_27_n_5,
      I3 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      O => icmp_ln799_fu_1504_p2_carry_i_15_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(6),
      I1 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I2 => icmp_ln799_fu_1504_p2_carry_i_27_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_16_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(4),
      I1 => sub_ln791_fu_1312_p2(2),
      I2 => sub_ln791_fu_1312_p2(1),
      I3 => sub_ln791_fu_1312_p2(0),
      I4 => sub_ln791_fu_1312_p2(3),
      O => icmp_ln799_fu_1504_p2_carry_i_17_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(5),
      I1 => icmp_ln799_fu_1504_p2_carry_i_28_n_5,
      I2 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      O => icmp_ln799_fu_1504_p2_carry_i_18_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999999999A"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(4),
      I1 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I2 => sub_ln793_fu_1384_p2(3),
      I3 => sub_ln793_fu_1384_p2(0),
      I4 => sub_ln793_fu_1384_p2(1),
      I5 => sub_ln793_fu_1384_p2(2),
      O => icmp_ln799_fu_1504_p2_carry_i_19_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"118177EB000055A9"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(7),
      I1 => sub_ln791_fu_1312_p2(6),
      I2 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I3 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I4 => icmp_ln799_fu_1504_p2_carry_i_15_n_5,
      I5 => icmp_ln799_fu_1504_p2_carry_i_16_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_2_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999999999999999A"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(4),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => sub_ln791_fu_1312_p2(3),
      I3 => sub_ln791_fu_1312_p2(0),
      I4 => sub_ln791_fu_1312_p2(1),
      I5 => sub_ln791_fu_1312_p2(2),
      O => icmp_ln799_fu_1504_p2_carry_i_20_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666665"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(3),
      I1 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I2 => sub_ln793_fu_1384_p2(2),
      I3 => sub_ln793_fu_1384_p2(1),
      I4 => sub_ln793_fu_1384_p2(0),
      O => icmp_ln799_fu_1504_p2_carry_i_21_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66666665"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(3),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => sub_ln791_fu_1312_p2(2),
      I3 => sub_ln791_fu_1312_p2(1),
      I4 => sub_ln791_fu_1312_p2(0),
      O => icmp_ln799_fu_1504_p2_carry_i_22_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(2),
      I1 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I2 => sub_ln793_fu_1384_p2(0),
      I3 => sub_ln793_fu_1384_p2(1),
      O => icmp_ln799_fu_1504_p2_carry_i_23_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999A"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(2),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => sub_ln791_fu_1312_p2(0),
      I3 => sub_ln791_fu_1312_p2(1),
      O => icmp_ln799_fu_1504_p2_carry_i_24_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA55555556"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(9),
      I1 => sub_ln791_fu_1312_p2(8),
      I2 => sub_ln791_fu_1312_p2(6),
      I3 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I4 => sub_ln791_fu_1312_p2(7),
      I5 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      O => icmp_ln799_fu_1504_p2_carry_i_25_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5554AAAB"
    )
        port map (
      I0 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I1 => sub_ln791_fu_1312_p2(6),
      I2 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I3 => sub_ln791_fu_1312_p2(7),
      I4 => sub_ln791_fu_1312_p2(8),
      O => icmp_ln799_fu_1504_p2_carry_i_26_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(5),
      I1 => sub_ln793_fu_1384_p2(3),
      I2 => sub_ln793_fu_1384_p2(0),
      I3 => sub_ln793_fu_1384_p2(1),
      I4 => sub_ln793_fu_1384_p2(2),
      I5 => sub_ln793_fu_1384_p2(4),
      O => icmp_ln799_fu_1504_p2_carry_i_27_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(4),
      I1 => sub_ln793_fu_1384_p2(2),
      I2 => sub_ln793_fu_1384_p2(1),
      I3 => sub_ln793_fu_1384_p2(0),
      I4 => sub_ln793_fu_1384_p2(3),
      O => icmp_ln799_fu_1504_p2_carry_i_28_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0065006565FF0065"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(5),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => icmp_ln799_fu_1504_p2_carry_i_17_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_18_n_5,
      I4 => icmp_ln799_fu_1504_p2_carry_i_19_n_5,
      I5 => icmp_ln799_fu_1504_p2_carry_i_20_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_3_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_21_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_22_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_23_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_24_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_4_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A684EEA60084EE"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(1),
      I1 => sub_ln793_fu_1384_p2(0),
      I2 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I3 => sub_ln791_fu_1312_p2(1),
      I4 => sub_ln791_fu_1312_p2(0),
      I5 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      O => icmp_ln799_fu_1504_p2_carry_i_5_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_25_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_11_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_26_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_13_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_6_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4428881411812242"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(7),
      I1 => sub_ln791_fu_1312_p2(6),
      I2 => icmp_ln799_fu_1504_p2_carry_i_14_n_5,
      I3 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I4 => icmp_ln799_fu_1504_p2_carry_i_15_n_5,
      I5 => icmp_ln799_fu_1504_p2_carry_i_16_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_7_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"659A00000000659A"
    )
        port map (
      I0 => sub_ln791_fu_1312_p2(5),
      I1 => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      I2 => icmp_ln799_fu_1504_p2_carry_i_17_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_18_n_5,
      I4 => icmp_ln799_fu_1504_p2_carry_i_20_n_5,
      I5 => icmp_ln799_fu_1504_p2_carry_i_19_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_8_n_5
    );
icmp_ln799_fu_1504_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_22_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_21_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_24_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_23_n_5,
      O => icmp_ln799_fu_1504_p2_carry_i_9_n_5
    );
icmp_ln800_fu_1526_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_icmp_ln800_fu_1526_p2_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => icmp_ln800_fu_1526_p2,
      CO(3) => icmp_ln800_fu_1526_p2_carry_n_9,
      CO(2) => icmp_ln800_fu_1526_p2_carry_n_10,
      CO(1) => icmp_ln800_fu_1526_p2_carry_n_11,
      CO(0) => icmp_ln800_fu_1526_p2_carry_n_12,
      DI(7 downto 5) => B"000",
      DI(4) => icmp_ln800_fu_1526_p2_carry_i_1_n_5,
      DI(3) => icmp_ln800_fu_1526_p2_carry_i_2_n_5,
      DI(2) => icmp_ln800_fu_1526_p2_carry_i_3_n_5,
      DI(1) => icmp_ln800_fu_1526_p2_carry_i_4_n_5,
      DI(0) => icmp_ln800_fu_1526_p2_carry_i_5_n_5,
      O(7 downto 0) => NLW_icmp_ln800_fu_1526_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 5) => B"000",
      S(4) => icmp_ln800_fu_1526_p2_carry_i_6_n_5,
      S(3) => icmp_ln800_fu_1526_p2_carry_i_7_n_5,
      S(2) => icmp_ln800_fu_1526_p2_carry_i_8_n_5,
      S(1) => icmp_ln800_fu_1526_p2_carry_i_9_n_5,
      S(0) => icmp_ln800_fu_1526_p2_carry_i_10_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88E8"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_11_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_11_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_12_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_13_n_5,
      O => icmp_ln800_fu_1526_p2_carry_i_1_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8448303048840303"
    )
        port map (
      I0 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      I1 => sub_ln792_fu_1348_p2(0),
      I2 => sub_ln792_fu_1348_p2(1),
      I3 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I4 => sub_ln793_fu_1384_p2(0),
      I5 => sub_ln793_fu_1384_p2(1),
      O => icmp_ln800_fu_1526_p2_carry_i_10_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_15_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_13_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_16_n_5,
      I3 => icmp_ln796_fu_1426_p2_carry_i_14_n_5,
      O => icmp_ln800_fu_1526_p2_carry_i_2_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_18_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_15_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_19_n_5,
      I3 => icmp_ln796_fu_1426_p2_carry_i_16_n_5,
      O => icmp_ln800_fu_1526_p2_carry_i_3_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln799_fu_1504_p2_carry_i_21_n_5,
      I1 => icmp_ln796_fu_1426_p2_carry_i_17_n_5,
      I2 => icmp_ln799_fu_1504_p2_carry_i_23_n_5,
      I3 => icmp_ln796_fu_1426_p2_carry_i_18_n_5,
      O => icmp_ln800_fu_1526_p2_carry_i_4_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A684EEA60084EE"
    )
        port map (
      I0 => sub_ln793_fu_1384_p2(1),
      I1 => sub_ln793_fu_1384_p2(0),
      I2 => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      I3 => sub_ln792_fu_1348_p2(1),
      I4 => sub_ln792_fu_1348_p2(0),
      I5 => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      O => icmp_ln800_fu_1526_p2_carry_i_5_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_11_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_11_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_12_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_13_n_5,
      O => icmp_ln800_fu_1526_p2_carry_i_6_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_13_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_15_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_14_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_16_n_5,
      O => icmp_ln800_fu_1526_p2_carry_i_7_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_15_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_18_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_16_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_19_n_5,
      O => icmp_ln800_fu_1526_p2_carry_i_8_n_5
    );
icmp_ln800_fu_1526_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1426_p2_carry_i_17_n_5,
      I1 => icmp_ln799_fu_1504_p2_carry_i_21_n_5,
      I2 => icmp_ln796_fu_1426_p2_carry_i_18_n_5,
      I3 => icmp_ln799_fu_1504_p2_carry_i_23_n_5,
      O => icmp_ln800_fu_1526_p2_carry_i_9_n_5
    );
\icmp_ln800_reg_2332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln800_fu_1526_p2,
      Q => icmp_ln800_reg_2332,
      R => '0'
    );
lineBuffer_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
     port map (
      D(9) => lineBuffer_1_U_n_5,
      D(8) => lineBuffer_1_U_n_6,
      D(7) => lineBuffer_1_U_n_7,
      D(6) => lineBuffer_1_U_n_8,
      D(5) => lineBuffer_1_U_n_9,
      D(4) => lineBuffer_1_U_n_10,
      D(3) => lineBuffer_1_U_n_11,
      D(2) => lineBuffer_1_U_n_12,
      D(1) => lineBuffer_1_U_n_13,
      D(0) => lineBuffer_1_U_n_14,
      Q(9) => \p_0_0_09481407_i_fu_268_reg_n_5_[9]\,
      Q(8) => \p_0_0_09481407_i_fu_268_reg_n_5_[8]\,
      Q(7) => \p_0_0_09481407_i_fu_268_reg_n_5_[7]\,
      Q(6) => \p_0_0_09481407_i_fu_268_reg_n_5_[6]\,
      Q(5) => \p_0_0_09481407_i_fu_268_reg_n_5_[5]\,
      Q(4) => \p_0_0_09481407_i_fu_268_reg_n_5_[4]\,
      Q(3) => \p_0_0_09481407_i_fu_268_reg_n_5_[3]\,
      Q(2) => \p_0_0_09481407_i_fu_268_reg_n_5_[2]\,
      Q(1) => \p_0_0_09481407_i_fu_268_reg_n_5_[1]\,
      Q(0) => \p_0_0_09481407_i_fu_268_reg_n_5_[0]\,
      address1(10) => lineBuffer_1_address1(10),
      address1(9) => flow_control_loop_pipe_sequential_init_U_n_163,
      address1(8) => lineBuffer_1_address1(8),
      address1(7) => flow_control_loop_pipe_sequential_init_U_n_165,
      address1(6) => flow_control_loop_pipe_sequential_init_U_n_166,
      address1(5) => flow_control_loop_pipe_sequential_init_U_n_167,
      address1(4) => flow_control_loop_pipe_sequential_init_U_n_168,
      address1(3) => flow_control_loop_pipe_sequential_init_U_n_169,
      address1(2) => flow_control_loop_pipe_sequential_init_U_n_170,
      address1(1) => flow_control_loop_pipe_sequential_init_U_n_171,
      address1(0) => lineBuffer_1_address1(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_condition_268 => ap_condition_268,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[9]\(9 downto 0) => p_0_0_09491404_i_fu_264(9 downto 0),
      \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0]\ => \cmp161_i_reg_2170_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[9]\(9 downto 0) => p_0_0_09501401_i_fu_260(9 downto 0),
      ce1 => lineBuffer_1_ce1_local,
      d0(29 downto 0) => LineBufVal_2_fu_1176_p4(29 downto 0),
      \icmp_ln633_reg_2150_reg[0]\(9) => lineBuffer_1_U_n_45,
      \icmp_ln633_reg_2150_reg[0]\(8) => lineBuffer_1_U_n_46,
      \icmp_ln633_reg_2150_reg[0]\(7) => lineBuffer_1_U_n_47,
      \icmp_ln633_reg_2150_reg[0]\(6) => lineBuffer_1_U_n_48,
      \icmp_ln633_reg_2150_reg[0]\(5) => lineBuffer_1_U_n_49,
      \icmp_ln633_reg_2150_reg[0]\(4) => lineBuffer_1_U_n_50,
      \icmp_ln633_reg_2150_reg[0]\(3) => lineBuffer_1_U_n_51,
      \icmp_ln633_reg_2150_reg[0]\(2) => lineBuffer_1_U_n_52,
      \icmp_ln633_reg_2150_reg[0]\(1) => lineBuffer_1_U_n_53,
      \icmp_ln633_reg_2150_reg[0]\(0) => lineBuffer_1_U_n_54,
      \icmp_ln633_reg_2150_reg[0]_0\(9) => lineBuffer_1_U_n_55,
      \icmp_ln633_reg_2150_reg[0]_0\(8) => lineBuffer_1_U_n_56,
      \icmp_ln633_reg_2150_reg[0]_0\(7) => lineBuffer_1_U_n_57,
      \icmp_ln633_reg_2150_reg[0]_0\(6) => lineBuffer_1_U_n_58,
      \icmp_ln633_reg_2150_reg[0]_0\(5) => lineBuffer_1_U_n_59,
      \icmp_ln633_reg_2150_reg[0]_0\(4) => lineBuffer_1_U_n_60,
      \icmp_ln633_reg_2150_reg[0]_0\(3) => lineBuffer_1_U_n_61,
      \icmp_ln633_reg_2150_reg[0]_0\(2) => lineBuffer_1_U_n_62,
      \icmp_ln633_reg_2150_reg[0]_0\(1) => lineBuffer_1_U_n_63,
      \icmp_ln633_reg_2150_reg[0]_0\(0) => lineBuffer_1_U_n_64,
      icmp_ln643_reg_2154 => icmp_ln643_reg_2154,
      q1(29 downto 0) => lineBuffer_1_q1(29 downto 0),
      ram_reg_bram_0_0 => \icmp_ln633_reg_2150_reg_n_5_[0]\,
      ram_reg_bram_1_0(10 downto 0) => lineBuffer_addr_reg_2158(10 downto 0)
    );
\lineBuffer_1_addr_reg_2164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(0),
      Q => lineBuffer_addr_reg_2158(0),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(10),
      Q => lineBuffer_addr_reg_2158(10),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_171,
      Q => lineBuffer_addr_reg_2158(1),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_170,
      Q => lineBuffer_addr_reg_2158(2),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_169,
      Q => lineBuffer_addr_reg_2158(3),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_168,
      Q => lineBuffer_addr_reg_2158(4),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_167,
      Q => lineBuffer_addr_reg_2158(5),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_166,
      Q => lineBuffer_addr_reg_2158(6),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_165,
      Q => lineBuffer_addr_reg_2158(7),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(8),
      Q => lineBuffer_addr_reg_2158(8),
      R => '0'
    );
\lineBuffer_1_addr_reg_2164_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_163,
      Q => lineBuffer_addr_reg_2158(9),
      R => '0'
    );
lineBuffer_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9
     port map (
      D(9) => lineBuffer_U_n_8,
      D(8) => lineBuffer_U_n_9,
      D(7) => lineBuffer_U_n_10,
      D(6) => lineBuffer_U_n_11,
      D(5) => lineBuffer_U_n_12,
      D(4) => lineBuffer_U_n_13,
      D(3) => lineBuffer_U_n_14,
      D(2) => lineBuffer_U_n_15,
      D(1) => lineBuffer_U_n_16,
      D(0) => lineBuffer_U_n_17,
      Q(9 downto 0) => p_0_0_0950_114941505_i_fu_236(9 downto 0),
      \SRL_SIG_reg[0]_0\(29 downto 0) => \SRL_SIG_reg[0]_0\(29 downto 0),
      address1(10) => lineBuffer_1_address1(10),
      address1(9) => flow_control_loop_pipe_sequential_init_U_n_163,
      address1(8) => lineBuffer_1_address1(8),
      address1(7) => flow_control_loop_pipe_sequential_init_U_n_165,
      address1(6) => flow_control_loop_pipe_sequential_init_U_n_166,
      address1(5) => flow_control_loop_pipe_sequential_init_U_n_167,
      address1(4) => flow_control_loop_pipe_sequential_init_U_n_168,
      address1(3) => flow_control_loop_pipe_sequential_init_U_n_169,
      address1(2) => flow_control_loop_pipe_sequential_init_U_n_170,
      address1(1) => flow_control_loop_pipe_sequential_init_U_n_171,
      address1(0) => lineBuffer_1_address1(0),
      and_ln833_reg_2193_pp0_iter3_reg => and_ln833_reg_2193_pp0_iter3_reg,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_condition_268 => ap_condition_268,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      \ap_loop_exit_ready_pp0_iter3_reg_reg__0\ => \icmp_ln633_reg_2150[0]_i_3_n_5\,
      \ap_phi_reg_pp0_iter2_pix_3_reg_590_reg[9]\(9 downto 0) => p_0_0_0949_114961507_i_fu_240(9 downto 0),
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(9) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[9]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(8) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[8]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(7) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[7]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(6) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[6]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(5) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[5]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(4) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[4]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(3) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[3]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(2) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[2]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(1) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[1]\,
      \ap_phi_reg_pp0_iter2_pix_4_reg_580_reg[9]\(0) => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]\ => \icmp_ln633_reg_2150_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_pix_reg_600_reg[0]_0\ => \cmp161_i_reg_2170_reg_n_5_[0]\,
      ce1 => lineBuffer_1_ce1_local,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      d0(29 downto 0) => LineBufVal_2_fu_1176_p4(29 downto 0),
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      \icmp_ln633_reg_2150_reg[0]\(9) => lineBuffer_U_n_48,
      \icmp_ln633_reg_2150_reg[0]\(8) => lineBuffer_U_n_49,
      \icmp_ln633_reg_2150_reg[0]\(7) => lineBuffer_U_n_50,
      \icmp_ln633_reg_2150_reg[0]\(6) => lineBuffer_U_n_51,
      \icmp_ln633_reg_2150_reg[0]\(5) => lineBuffer_U_n_52,
      \icmp_ln633_reg_2150_reg[0]\(4) => lineBuffer_U_n_53,
      \icmp_ln633_reg_2150_reg[0]\(3) => lineBuffer_U_n_54,
      \icmp_ln633_reg_2150_reg[0]\(2) => lineBuffer_U_n_55,
      \icmp_ln633_reg_2150_reg[0]\(1) => lineBuffer_U_n_56,
      \icmp_ln633_reg_2150_reg[0]\(0) => lineBuffer_U_n_57,
      \icmp_ln633_reg_2150_reg[0]_0\(9) => lineBuffer_U_n_58,
      \icmp_ln633_reg_2150_reg[0]_0\(8) => lineBuffer_U_n_59,
      \icmp_ln633_reg_2150_reg[0]_0\(7) => lineBuffer_U_n_60,
      \icmp_ln633_reg_2150_reg[0]_0\(6) => lineBuffer_U_n_61,
      \icmp_ln633_reg_2150_reg[0]_0\(5) => lineBuffer_U_n_62,
      \icmp_ln633_reg_2150_reg[0]_0\(4) => lineBuffer_U_n_63,
      \icmp_ln633_reg_2150_reg[0]_0\(3) => lineBuffer_U_n_64,
      \icmp_ln633_reg_2150_reg[0]_0\(2) => lineBuffer_U_n_65,
      \icmp_ln633_reg_2150_reg[0]_0\(1) => lineBuffer_U_n_66,
      \icmp_ln633_reg_2150_reg[0]_0\(0) => lineBuffer_U_n_67,
      icmp_ln643_reg_2154 => icmp_ln643_reg_2154,
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      q1(29 downto 0) => \^q1\(29 downto 0),
      ram_reg_bram_1_0(29 downto 0) => ram_reg_bram_1_0(29 downto 0),
      ram_reg_bram_1_1 => ram_reg_bram_1_1,
      ram_reg_bram_1_2 => ram_reg_bram_1,
      ram_reg_bram_1_3(10 downto 0) => lineBuffer_addr_reg_2158(10 downto 0),
      ram_reg_bram_1_4(29 downto 0) => d0(29 downto 0)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_9_in\,
      I1 => \^p_6_in\,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => \icmp_ln633_reg_2150[0]_i_3_n_5\,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => Q(1),
      I4 => imgG_empty_n,
      O => \^p_9_in\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \icmp_ln633_reg_2150[0]_i_3_n_5\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => Q(1),
      I3 => imgG_empty_n,
      I4 => push_2,
      O => \^p_6_in\
    );
\p_0_0_09481407_i_fu_268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[8]\,
      R => '0'
    );
\p_0_0_09481407_i_fu_268_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => \p_0_0_09481407_i_fu_268_reg_n_5_[9]\,
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(0),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(1),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(2),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(3),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(4),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(5),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(6),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(7),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(8),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09481407_i_load_reg_2257(9),
      Q => \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[0]\,
      Q => p_0_0_09481407_i_load_reg_2257(0),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[1]\,
      Q => p_0_0_09481407_i_load_reg_2257(1),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[2]\,
      Q => p_0_0_09481407_i_load_reg_2257(2),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[3]\,
      Q => p_0_0_09481407_i_load_reg_2257(3),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[4]\,
      Q => p_0_0_09481407_i_load_reg_2257(4),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[5]\,
      Q => p_0_0_09481407_i_load_reg_2257(5),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[6]\,
      Q => p_0_0_09481407_i_load_reg_2257(6),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[7]\,
      Q => p_0_0_09481407_i_load_reg_2257(7),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[8]\,
      Q => p_0_0_09481407_i_load_reg_2257(8),
      R => '0'
    );
\p_0_0_09481407_i_load_reg_2257_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_09481407_i_fu_268_reg_n_5_[9]\,
      Q => p_0_0_09481407_i_load_reg_2257(9),
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[8]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_fu_244_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[9]\,
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(0),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(1),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(2),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(3),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(4),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(5),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(6),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(7),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(8),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_114981509_i_load_reg_2224(9),
      Q => \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[0]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(0),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[1]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(1),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[2]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(2),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[3]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(3),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[4]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(4),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[5]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(5),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[6]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(6),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[7]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(7),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[8]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(8),
      R => '0'
    );
\p_0_0_0948_114981509_i_load_reg_2224_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0948_114981509_i_fu_244_reg_n_5_[9]\,
      Q => p_0_0_0948_114981509_i_load_reg_2224(9),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => p_0_0_0948_21437_i_fu_280(0),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => p_0_0_0948_21437_i_fu_280(1),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => p_0_0_0948_21437_i_fu_280(2),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => p_0_0_0948_21437_i_fu_280(3),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => p_0_0_0948_21437_i_fu_280(4),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => p_0_0_0948_21437_i_fu_280(5),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => p_0_0_0948_21437_i_fu_280(6),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => p_0_0_0948_21437_i_fu_280(7),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => p_0_0_0948_21437_i_fu_280(8),
      R => '0'
    );
\p_0_0_0948_21437_i_fu_280_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => p_0_0_0948_21437_i_fu_280(9),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(0),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(1),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(2),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(3),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(4),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(5),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(6),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(7),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(8),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0948_21437_i_load_reg_2275(9),
      Q => \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(0),
      Q => p_0_0_0948_21437_i_load_reg_2275(0),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(1),
      Q => p_0_0_0948_21437_i_load_reg_2275(1),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(2),
      Q => p_0_0_0948_21437_i_load_reg_2275(2),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(3),
      Q => p_0_0_0948_21437_i_load_reg_2275(3),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(4),
      Q => p_0_0_0948_21437_i_load_reg_2275(4),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(5),
      Q => p_0_0_0948_21437_i_load_reg_2275(5),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(6),
      Q => p_0_0_0948_21437_i_load_reg_2275(6),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(7),
      Q => p_0_0_0948_21437_i_load_reg_2275(7),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(8),
      Q => p_0_0_0948_21437_i_load_reg_2275(8),
      R => '0'
    );
\p_0_0_0948_21437_i_load_reg_2275_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0948_21437_i_fu_280(9),
      Q => p_0_0_0948_21437_i_load_reg_2275(9),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_121,
      Q => p_0_0_09491404_i_fu_264(0),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_120,
      Q => p_0_0_09491404_i_fu_264(1),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => p_0_0_09491404_i_fu_264(2),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => p_0_0_09491404_i_fu_264(3),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => p_0_0_09491404_i_fu_264(4),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => p_0_0_09491404_i_fu_264(5),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_115,
      Q => p_0_0_09491404_i_fu_264(6),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_114,
      Q => p_0_0_09491404_i_fu_264(7),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_113,
      Q => p_0_0_09491404_i_fu_264(8),
      R => '0'
    );
\p_0_0_09491404_i_fu_264_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => p_0_0_09491404_i_fu_264(9),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(0),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(1),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(2),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(3),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(4),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(5),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(6),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(7),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(8),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09491404_i_load_reg_2251(9),
      Q => \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(0),
      Q => p_0_0_09491404_i_load_reg_2251(0),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(1),
      Q => p_0_0_09491404_i_load_reg_2251(1),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(2),
      Q => p_0_0_09491404_i_load_reg_2251(2),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(3),
      Q => p_0_0_09491404_i_load_reg_2251(3),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(4),
      Q => p_0_0_09491404_i_load_reg_2251(4),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(5),
      Q => p_0_0_09491404_i_load_reg_2251(5),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(6),
      Q => p_0_0_09491404_i_load_reg_2251(6),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(7),
      Q => p_0_0_09491404_i_load_reg_2251(7),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(8),
      Q => p_0_0_09491404_i_load_reg_2251(8),
      R => '0'
    );
\p_0_0_09491404_i_load_reg_2251_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09491404_i_fu_264(9),
      Q => p_0_0_09491404_i_load_reg_2251(9),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_151,
      Q => p_0_0_0949_114961507_i_fu_240(0),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_150,
      Q => p_0_0_0949_114961507_i_fu_240(1),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_149,
      Q => p_0_0_0949_114961507_i_fu_240(2),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => p_0_0_0949_114961507_i_fu_240(3),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => p_0_0_0949_114961507_i_fu_240(4),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_146,
      Q => p_0_0_0949_114961507_i_fu_240(5),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_145,
      Q => p_0_0_0949_114961507_i_fu_240(6),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_144,
      Q => p_0_0_0949_114961507_i_fu_240(7),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_143,
      Q => p_0_0_0949_114961507_i_fu_240(8),
      R => '0'
    );
\p_0_0_0949_114961507_i_fu_240_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_142,
      Q => p_0_0_0949_114961507_i_fu_240(9),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(0),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(1),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(2),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(3),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(4),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(5),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(6),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(7),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(8),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_114961507_i_load_reg_2218(9),
      Q => \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(0),
      Q => p_0_0_0949_114961507_i_load_reg_2218(0),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(1),
      Q => p_0_0_0949_114961507_i_load_reg_2218(1),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(2),
      Q => p_0_0_0949_114961507_i_load_reg_2218(2),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(3),
      Q => p_0_0_0949_114961507_i_load_reg_2218(3),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(4),
      Q => p_0_0_0949_114961507_i_load_reg_2218(4),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(5),
      Q => p_0_0_0949_114961507_i_load_reg_2218(5),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(6),
      Q => p_0_0_0949_114961507_i_load_reg_2218(6),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(7),
      Q => p_0_0_0949_114961507_i_load_reg_2218(7),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(8),
      Q => p_0_0_0949_114961507_i_load_reg_2218(8),
      R => '0'
    );
\p_0_0_0949_114961507_i_load_reg_2218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_114961507_i_fu_240(9),
      Q => p_0_0_0949_114961507_i_load_reg_2218(9),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_141,
      Q => p_0_0_0949_21434_i_fu_276(0),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_140,
      Q => p_0_0_0949_21434_i_fu_276(1),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_139,
      Q => p_0_0_0949_21434_i_fu_276(2),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_138,
      Q => p_0_0_0949_21434_i_fu_276(3),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_137,
      Q => p_0_0_0949_21434_i_fu_276(4),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_136,
      Q => p_0_0_0949_21434_i_fu_276(5),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_135,
      Q => p_0_0_0949_21434_i_fu_276(6),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_134,
      Q => p_0_0_0949_21434_i_fu_276(7),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_133,
      Q => p_0_0_0949_21434_i_fu_276(8),
      R => '0'
    );
\p_0_0_0949_21434_i_fu_276_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_132,
      Q => p_0_0_0949_21434_i_fu_276(9),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(0),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(1),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(2),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(3),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(4),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(5),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(6),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(7),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(8),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0949_21434_i_load_reg_2269(9),
      Q => \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(0),
      Q => p_0_0_0949_21434_i_load_reg_2269(0),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(1),
      Q => p_0_0_0949_21434_i_load_reg_2269(1),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(2),
      Q => p_0_0_0949_21434_i_load_reg_2269(2),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(3),
      Q => p_0_0_0949_21434_i_load_reg_2269(3),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(4),
      Q => p_0_0_0949_21434_i_load_reg_2269(4),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(5),
      Q => p_0_0_0949_21434_i_load_reg_2269(5),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(6),
      Q => p_0_0_0949_21434_i_load_reg_2269(6),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(7),
      Q => p_0_0_0949_21434_i_load_reg_2269(7),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(8),
      Q => p_0_0_0949_21434_i_load_reg_2269(8),
      R => '0'
    );
\p_0_0_0949_21434_i_load_reg_2269_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0949_21434_i_fu_276(9),
      Q => p_0_0_0949_21434_i_load_reg_2269(9),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => p_0_0_09501401_i_fu_260(0),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => p_0_0_09501401_i_fu_260(1),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => p_0_0_09501401_i_fu_260(2),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => p_0_0_09501401_i_fu_260(3),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => p_0_0_09501401_i_fu_260(4),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => p_0_0_09501401_i_fu_260(5),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => p_0_0_09501401_i_fu_260(6),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => p_0_0_09501401_i_fu_260(7),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => p_0_0_09501401_i_fu_260(8),
      R => '0'
    );
\p_0_0_09501401_i_fu_260_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => p_0_0_09501401_i_fu_260(9),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(0),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(1),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(2),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(3),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(4),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(5),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(6),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(7),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(8),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_09501401_i_load_reg_2245(9),
      Q => \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(0),
      Q => p_0_0_09501401_i_load_reg_2245(0),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(1),
      Q => p_0_0_09501401_i_load_reg_2245(1),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(2),
      Q => p_0_0_09501401_i_load_reg_2245(2),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(3),
      Q => p_0_0_09501401_i_load_reg_2245(3),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(4),
      Q => p_0_0_09501401_i_load_reg_2245(4),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(5),
      Q => p_0_0_09501401_i_load_reg_2245(5),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(6),
      Q => p_0_0_09501401_i_load_reg_2245(6),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(7),
      Q => p_0_0_09501401_i_load_reg_2245(7),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(8),
      Q => p_0_0_09501401_i_load_reg_2245(8),
      R => '0'
    );
\p_0_0_09501401_i_load_reg_2245_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_09501401_i_fu_260(9),
      Q => p_0_0_09501401_i_load_reg_2245(9),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => p_0_0_0950_114941505_i_fu_236(0),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => p_0_0_0950_114941505_i_fu_236(1),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => p_0_0_0950_114941505_i_fu_236(2),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => p_0_0_0950_114941505_i_fu_236(3),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => p_0_0_0950_114941505_i_fu_236(4),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => p_0_0_0950_114941505_i_fu_236(5),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => p_0_0_0950_114941505_i_fu_236(6),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => p_0_0_0950_114941505_i_fu_236(7),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => p_0_0_0950_114941505_i_fu_236(8),
      R => '0'
    );
\p_0_0_0950_114941505_i_fu_236_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => p_0_0_0950_114941505_i_fu_236(9),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(0),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(1),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(2),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(3),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(4),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(5),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(6),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(7),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(8),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_114941505_i_load_reg_2212(9),
      Q => \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(0),
      Q => p_0_0_0950_114941505_i_load_reg_2212(0),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(1),
      Q => p_0_0_0950_114941505_i_load_reg_2212(1),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(2),
      Q => p_0_0_0950_114941505_i_load_reg_2212(2),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(3),
      Q => p_0_0_0950_114941505_i_load_reg_2212(3),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(4),
      Q => p_0_0_0950_114941505_i_load_reg_2212(4),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(5),
      Q => p_0_0_0950_114941505_i_load_reg_2212(5),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(6),
      Q => p_0_0_0950_114941505_i_load_reg_2212(6),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(7),
      Q => p_0_0_0950_114941505_i_load_reg_2212(7),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(8),
      Q => p_0_0_0950_114941505_i_load_reg_2212(8),
      R => '0'
    );
\p_0_0_0950_114941505_i_load_reg_2212_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0950_114941505_i_fu_236(9),
      Q => p_0_0_0950_114941505_i_load_reg_2212(9),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => \p_0_0_0950_21431_i_fu_272__0\(0),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => \p_0_0_0950_21431_i_fu_272__0\(1),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => \p_0_0_0950_21431_i_fu_272__0\(2),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \p_0_0_0950_21431_i_fu_272__0\(3),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \p_0_0_0950_21431_i_fu_272__0\(4),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \p_0_0_0950_21431_i_fu_272__0\(5),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \p_0_0_0950_21431_i_fu_272__0\(6),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \p_0_0_0950_21431_i_fu_272__0\(7),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \p_0_0_0950_21431_i_fu_272__0\(8),
      R => '0'
    );
\p_0_0_0950_21431_i_fu_272_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481407_i_fu_268,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \p_0_0_0950_21431_i_fu_272__0\(9),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(0),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(1),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(2),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(3),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(4),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(5),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(6),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(7),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(8),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0950_21431_i_load_reg_2263(9),
      Q => \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(0),
      Q => p_0_0_0950_21431_i_load_reg_2263(0),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(1),
      Q => p_0_0_0950_21431_i_load_reg_2263(1),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(2),
      Q => p_0_0_0950_21431_i_load_reg_2263(2),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(3),
      Q => p_0_0_0950_21431_i_load_reg_2263(3),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(4),
      Q => p_0_0_0950_21431_i_load_reg_2263(4),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(5),
      Q => p_0_0_0950_21431_i_load_reg_2263(5),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(6),
      Q => p_0_0_0950_21431_i_load_reg_2263(6),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(7),
      Q => p_0_0_0950_21431_i_load_reg_2263(7),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(8),
      Q => p_0_0_0950_21431_i_load_reg_2263(8),
      R => '0'
    );
\p_0_0_0950_21431_i_load_reg_2263_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_0_0950_21431_i_fu_272__0\(9),
      Q => p_0_0_0950_21431_i_load_reg_2263(9),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => p_0_0_0_0_09081512_i_fu_248(0),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => p_0_0_0_0_09081512_i_fu_248(1),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => p_0_0_0_0_09081512_i_fu_248(2),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => p_0_0_0_0_09081512_i_fu_248(3),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => p_0_0_0_0_09081512_i_fu_248(4),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => p_0_0_0_0_09081512_i_fu_248(5),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => p_0_0_0_0_09081512_i_fu_248(6),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => p_0_0_0_0_09081512_i_fu_248(7),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => p_0_0_0_0_09081512_i_fu_248(8),
      R => '0'
    );
\p_0_0_0_0_09081512_i_fu_248_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => p_0_0_0_0_09081512_i_fu_248(9),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(0),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(1),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(2),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(3),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(4),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(5),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(6),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(7),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(8),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09081512_i_load_reg_2230(9),
      Q => \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(0),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(0),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(1),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(1),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(2),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(2),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(3),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(3),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(4),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(4),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(5),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(5),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(6),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(6),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(7),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(7),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(8),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(8),
      R => '0'
    );
\p_0_0_0_0_09081512_i_load_reg_2230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09081512_i_fu_248(9),
      Q => p_0_0_0_0_09081512_i_load_reg_2230(9),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => p_0_0_0_0_09141500_i_fu_224(0),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => p_0_0_0_0_09141500_i_fu_224(1),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => p_0_0_0_0_09141500_i_fu_224(2),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => p_0_0_0_0_09141500_i_fu_224(3),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => p_0_0_0_0_09141500_i_fu_224(4),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => p_0_0_0_0_09141500_i_fu_224(5),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => p_0_0_0_0_09141500_i_fu_224(6),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => p_0_0_0_0_09141500_i_fu_224(7),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => p_0_0_0_0_09141500_i_fu_224(8),
      R => '0'
    );
\p_0_0_0_0_09141500_i_fu_224_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => p_0_0_0_0_09141500_i_fu_224(9),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(0),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(1),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(2),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(3),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(4),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(5),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(6),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(7),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(8),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_09141500_i_load_reg_2197(9),
      Q => \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(0),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(0),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(1),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(1),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(2),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(2),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(3),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(3),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(4),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(4),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(5),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(5),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(6),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(6),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(7),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(7),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(8),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(8),
      R => '0'
    );
\p_0_0_0_0_09141500_i_load_reg_2197_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_0_0_0_09141500_i_fu_224(9),
      Q => p_0_0_0_0_09141500_i_load_reg_2197(9),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_161,
      Q => p_0_1_0_0_09091514_i_fu_252(0),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_160,
      Q => p_0_1_0_0_09091514_i_fu_252(1),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_159,
      Q => p_0_1_0_0_09091514_i_fu_252(2),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_158,
      Q => p_0_1_0_0_09091514_i_fu_252(3),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_157,
      Q => p_0_1_0_0_09091514_i_fu_252(4),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_156,
      Q => p_0_1_0_0_09091514_i_fu_252(5),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_155,
      Q => p_0_1_0_0_09091514_i_fu_252(6),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_154,
      Q => p_0_1_0_0_09091514_i_fu_252(7),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_153,
      Q => p_0_1_0_0_09091514_i_fu_252(8),
      R => '0'
    );
\p_0_1_0_0_09091514_i_fu_252_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_152,
      Q => p_0_1_0_0_09091514_i_fu_252(9),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(0),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(1),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(2),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(3),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(4),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(5),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(6),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(7),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(8),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091514_i_load_reg_2235(9),
      Q => \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(0),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(0),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(1),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(1),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(2),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(2),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(3),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(3),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(4),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(4),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(5),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(5),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(6),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(6),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(7),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(7),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(8),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(8),
      R => '0'
    );
\p_0_1_0_0_09091514_i_load_reg_2235_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09091514_i_fu_252(9),
      Q => p_0_1_0_0_09091514_i_load_reg_2235(9),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_131,
      Q => p_0_1_0_0_09151502_i_fu_228(0),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_130,
      Q => p_0_1_0_0_09151502_i_fu_228(1),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => p_0_1_0_0_09151502_i_fu_228(2),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => p_0_1_0_0_09151502_i_fu_228(3),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_127,
      Q => p_0_1_0_0_09151502_i_fu_228(4),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_126,
      Q => p_0_1_0_0_09151502_i_fu_228(5),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_125,
      Q => p_0_1_0_0_09151502_i_fu_228(6),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => p_0_1_0_0_09151502_i_fu_228(7),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => p_0_1_0_0_09151502_i_fu_228(8),
      R => '0'
    );
\p_0_1_0_0_09151502_i_fu_228_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => p_0_1_0_0_09151502_i_fu_228(9),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(0),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(1),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(2),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(3),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(4),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(5),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(6),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(7),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(8),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151502_i_load_reg_2202(9),
      Q => \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(0),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(0),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(1),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(1),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(2),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(2),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(3),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(3),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(4),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(4),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(5),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(5),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(6),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(6),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(7),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(7),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(8),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(8),
      R => '0'
    );
\p_0_1_0_0_09151502_i_load_reg_2202_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_1_0_0_09151502_i_fu_228(9),
      Q => p_0_1_0_0_09151502_i_load_reg_2202(9),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => Q(1),
      I3 => \icmp_ln633_reg_2150_pp0_iter2_reg_reg_n_5_[0]\,
      O => E(0)
    );
\p_0_2_0_0_09101516_i_fu_256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => p_0_2_0_0_09101516_i_fu_256(0),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => p_0_2_0_0_09101516_i_fu_256(1),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => p_0_2_0_0_09101516_i_fu_256(2),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => p_0_2_0_0_09101516_i_fu_256(3),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => p_0_2_0_0_09101516_i_fu_256(4),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => p_0_2_0_0_09101516_i_fu_256(5),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => p_0_2_0_0_09101516_i_fu_256(6),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => p_0_2_0_0_09101516_i_fu_256(7),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => p_0_2_0_0_09101516_i_fu_256(8),
      R => '0'
    );
\p_0_2_0_0_09101516_i_fu_256_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => p_0_2_0_0_09101516_i_fu_256(9),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(0),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(1),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(2),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(3),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(4),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(5),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(6),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(7),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(8),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09101516_i_load_reg_2240(9),
      Q => \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(0),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(0),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(1),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(1),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(2),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(2),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(3),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(3),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(4),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(4),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(5),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(5),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(6),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(6),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(7),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(7),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(8),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(8),
      R => '0'
    );
\p_0_2_0_0_09101516_i_load_reg_2240_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => p_0_2_0_0_09101516_i_fu_256(9),
      Q => p_0_2_0_0_09101516_i_load_reg_2240(9),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(0),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(1),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(2),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(3),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(4),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(5),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(6),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(7),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(8),
      R => '0'
    );
\p_0_2_0_0_09161504_i_fu_232_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114981509_i_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => \p_0_2_0_0_09161504_i_fu_232__0\(9),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(0),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(0),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(1),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(1),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(2),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(2),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(3),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(3),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(4),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(4),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(5),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(5),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(6),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(6),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(7),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(7),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(8),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(8),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_09161504_i_load_reg_2207(9),
      Q => \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(9),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(0),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(0),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(1),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(1),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(2),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(2),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(3),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(3),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(4),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(4),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(5),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(5),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(6),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(6),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(7),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(7),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(8),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(8),
      R => '0'
    );
\p_0_2_0_0_09161504_i_load_reg_2207_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_268,
      D => \p_0_2_0_0_09161504_i_fu_232__0\(9),
      Q => p_0_2_0_0_09161504_i_load_reg_2207(9),
      R => '0'
    );
\pix_3_reg_590[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      O => ap_phi_reg_pp0_iter3_b_1_reg_7500
    );
\pix_3_reg_590_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(0),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(10),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(1),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(11),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(2),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(12),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(3),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(13),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(4),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(14),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(5),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(15),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(6),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(16),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(7),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(17),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(8),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(18),
      R => '0'
    );
\pix_3_reg_590_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_590(9),
      Q => \^icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(19),
      R => '0'
    );
\pix_3_reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(0),
      Q => pix_3_reg_590(0),
      R => '0'
    );
\pix_3_reg_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(1),
      Q => pix_3_reg_590(1),
      R => '0'
    );
\pix_3_reg_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(2),
      Q => pix_3_reg_590(2),
      R => '0'
    );
\pix_3_reg_590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(3),
      Q => pix_3_reg_590(3),
      R => '0'
    );
\pix_3_reg_590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(4),
      Q => pix_3_reg_590(4),
      R => '0'
    );
\pix_3_reg_590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(5),
      Q => pix_3_reg_590(5),
      R => '0'
    );
\pix_3_reg_590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(6),
      Q => pix_3_reg_590(6),
      R => '0'
    );
\pix_3_reg_590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(7),
      Q => pix_3_reg_590(7),
      R => '0'
    );
\pix_3_reg_590_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(8),
      Q => pix_3_reg_590(8),
      R => '0'
    );
\pix_3_reg_590_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_3_reg_590(9),
      Q => pix_3_reg_590(9),
      R => '0'
    );
\pix_4_reg_580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(0),
      Q => pix_4_reg_580(0),
      R => '0'
    );
\pix_4_reg_580_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(1),
      Q => pix_4_reg_580(1),
      R => '0'
    );
\pix_4_reg_580_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(2),
      Q => pix_4_reg_580(2),
      R => '0'
    );
\pix_4_reg_580_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(3),
      Q => pix_4_reg_580(3),
      R => '0'
    );
\pix_4_reg_580_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(4),
      Q => pix_4_reg_580(4),
      R => '0'
    );
\pix_4_reg_580_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(5),
      Q => pix_4_reg_580(5),
      R => '0'
    );
\pix_4_reg_580_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(6),
      Q => pix_4_reg_580(6),
      R => '0'
    );
\pix_4_reg_580_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(7),
      Q => pix_4_reg_580(7),
      R => '0'
    );
\pix_4_reg_580_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(8),
      Q => pix_4_reg_580(8),
      R => '0'
    );
\pix_4_reg_580_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_4_reg_580(9),
      Q => pix_4_reg_580(9),
      R => '0'
    );
\pix_reg_600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(0),
      Q => pix_reg_600(0),
      R => '0'
    );
\pix_reg_600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(1),
      Q => pix_reg_600(1),
      R => '0'
    );
\pix_reg_600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(2),
      Q => pix_reg_600(2),
      R => '0'
    );
\pix_reg_600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(3),
      Q => pix_reg_600(3),
      R => '0'
    );
\pix_reg_600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(4),
      Q => pix_reg_600(4),
      R => '0'
    );
\pix_reg_600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(5),
      Q => pix_reg_600(5),
      R => '0'
    );
\pix_reg_600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(6),
      Q => pix_reg_600(6),
      R => '0'
    );
\pix_reg_600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(7),
      Q => pix_reg_600(7),
      R => '0'
    );
\pix_reg_600_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(8),
      Q => pix_reg_600(8),
      R => '0'
    );
\pix_reg_600_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter3_b_1_reg_7500,
      D => ap_phi_reg_pp0_iter2_pix_reg_600(9),
      Q => pix_reg_600(9),
      R => '0'
    );
sub_ln790_fu_1276_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln790_fu_1276_p2_carry_n_5,
      CO(6) => sub_ln790_fu_1276_p2_carry_n_6,
      CO(5) => sub_ln790_fu_1276_p2_carry_n_7,
      CO(4) => sub_ln790_fu_1276_p2_carry_n_8,
      CO(3) => sub_ln790_fu_1276_p2_carry_n_9,
      CO(2) => sub_ln790_fu_1276_p2_carry_n_10,
      CO(1) => sub_ln790_fu_1276_p2_carry_n_11,
      CO(0) => sub_ln790_fu_1276_p2_carry_n_12,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_pix_3_reg_590(7 downto 0),
      O(7 downto 0) => sub_ln790_fu_1276_p2(7 downto 0),
      S(7) => sub_ln790_fu_1276_p2_carry_i_1_n_5,
      S(6) => sub_ln790_fu_1276_p2_carry_i_2_n_5,
      S(5) => sub_ln790_fu_1276_p2_carry_i_3_n_5,
      S(4) => sub_ln790_fu_1276_p2_carry_i_4_n_5,
      S(3) => sub_ln790_fu_1276_p2_carry_i_5_n_5,
      S(2) => sub_ln790_fu_1276_p2_carry_i_6_n_5,
      S(1) => sub_ln790_fu_1276_p2_carry_i_7_n_5,
      S(0) => sub_ln790_fu_1276_p2_carry_i_8_n_5
    );
\sub_ln790_fu_1276_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln790_fu_1276_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sub_ln790_fu_1276_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sub_ln790_fu_1276_p2_carry__0_n_10\,
      CO(1) => \NLW_sub_ln790_fu_1276_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \sub_ln790_fu_1276_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_pix_3_reg_590(9 downto 8),
      O(7 downto 2) => \NLW_sub_ln790_fu_1276_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln790_fu_1276_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln790_fu_1276_p2_carry__0_i_1_n_5\,
      S(0) => \sub_ln790_fu_1276_p2_carry__0_i_2_n_5\
    );
\sub_ln790_fu_1276_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(9),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(9),
      O => \sub_ln790_fu_1276_p2_carry__0_i_1_n_5\
    );
\sub_ln790_fu_1276_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(8),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(8),
      O => \sub_ln790_fu_1276_p2_carry__0_i_2_n_5\
    );
sub_ln790_fu_1276_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(7),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      O => sub_ln790_fu_1276_p2_carry_i_1_n_5
    );
sub_ln790_fu_1276_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(6),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      O => sub_ln790_fu_1276_p2_carry_i_2_n_5
    );
sub_ln790_fu_1276_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(5),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      O => sub_ln790_fu_1276_p2_carry_i_3_n_5
    );
sub_ln790_fu_1276_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(4),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      O => sub_ln790_fu_1276_p2_carry_i_4_n_5
    );
sub_ln790_fu_1276_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(3),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      O => sub_ln790_fu_1276_p2_carry_i_5_n_5
    );
sub_ln790_fu_1276_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(2),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      O => sub_ln790_fu_1276_p2_carry_i_6_n_5
    );
sub_ln790_fu_1276_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(1),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      O => sub_ln790_fu_1276_p2_carry_i_7_n_5
    );
sub_ln790_fu_1276_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(0),
      I1 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      O => sub_ln790_fu_1276_p2_carry_i_8_n_5
    );
sub_ln791_fu_1312_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln791_fu_1312_p2_carry_n_5,
      CO(6) => sub_ln791_fu_1312_p2_carry_n_6,
      CO(5) => sub_ln791_fu_1312_p2_carry_n_7,
      CO(4) => sub_ln791_fu_1312_p2_carry_n_8,
      CO(3) => sub_ln791_fu_1312_p2_carry_n_9,
      CO(2) => sub_ln791_fu_1312_p2_carry_n_10,
      CO(1) => sub_ln791_fu_1312_p2_carry_n_11,
      CO(0) => sub_ln791_fu_1312_p2_carry_n_12,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_pix_3_reg_590(7 downto 0),
      O(7 downto 0) => sub_ln791_fu_1312_p2(7 downto 0),
      S(7) => sub_ln791_fu_1312_p2_carry_i_1_n_5,
      S(6) => sub_ln791_fu_1312_p2_carry_i_2_n_5,
      S(5) => sub_ln791_fu_1312_p2_carry_i_3_n_5,
      S(4) => sub_ln791_fu_1312_p2_carry_i_4_n_5,
      S(3) => sub_ln791_fu_1312_p2_carry_i_5_n_5,
      S(2) => sub_ln791_fu_1312_p2_carry_i_6_n_5,
      S(1) => sub_ln791_fu_1312_p2_carry_i_7_n_5,
      S(0) => sub_ln791_fu_1312_p2_carry_i_8_n_5
    );
\sub_ln791_fu_1312_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln791_fu_1312_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sub_ln791_fu_1312_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sub_ln791_fu_1312_p2_carry__0_n_10\,
      CO(1) => \NLW_sub_ln791_fu_1312_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \sub_ln791_fu_1312_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_pix_3_reg_590(9 downto 8),
      O(7 downto 2) => \NLW_sub_ln791_fu_1312_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln791_fu_1312_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln791_fu_1312_p2_carry__0_i_1_n_5\,
      S(0) => \sub_ln791_fu_1312_p2_carry__0_i_2_n_5\
    );
\sub_ln791_fu_1312_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(9),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(9),
      O => \sub_ln791_fu_1312_p2_carry__0_i_1_n_5\
    );
\sub_ln791_fu_1312_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(8),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(8),
      O => \sub_ln791_fu_1312_p2_carry__0_i_2_n_5\
    );
sub_ln791_fu_1312_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(7),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(7),
      O => sub_ln791_fu_1312_p2_carry_i_1_n_5
    );
sub_ln791_fu_1312_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(6),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(6),
      O => sub_ln791_fu_1312_p2_carry_i_2_n_5
    );
sub_ln791_fu_1312_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(5),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(5),
      O => sub_ln791_fu_1312_p2_carry_i_3_n_5
    );
sub_ln791_fu_1312_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(4),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(4),
      O => sub_ln791_fu_1312_p2_carry_i_4_n_5
    );
sub_ln791_fu_1312_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(3),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(3),
      O => sub_ln791_fu_1312_p2_carry_i_5_n_5
    );
sub_ln791_fu_1312_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(2),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(2),
      O => sub_ln791_fu_1312_p2_carry_i_6_n_5
    );
sub_ln791_fu_1312_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(1),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(1),
      O => sub_ln791_fu_1312_p2_carry_i_7_n_5
    );
sub_ln791_fu_1312_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(0),
      I1 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(0),
      O => sub_ln791_fu_1312_p2_carry_i_8_n_5
    );
sub_ln792_fu_1348_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln792_fu_1348_p2_carry_n_5,
      CO(6) => sub_ln792_fu_1348_p2_carry_n_6,
      CO(5) => sub_ln792_fu_1348_p2_carry_n_7,
      CO(4) => sub_ln792_fu_1348_p2_carry_n_8,
      CO(3) => sub_ln792_fu_1348_p2_carry_n_9,
      CO(2) => sub_ln792_fu_1348_p2_carry_n_10,
      CO(1) => sub_ln792_fu_1348_p2_carry_n_11,
      CO(0) => sub_ln792_fu_1348_p2_carry_n_12,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_pix_3_reg_590(7 downto 0),
      O(7 downto 0) => sub_ln792_fu_1348_p2(7 downto 0),
      S(7) => sub_ln792_fu_1348_p2_carry_i_1_n_5,
      S(6) => sub_ln792_fu_1348_p2_carry_i_2_n_5,
      S(5) => sub_ln792_fu_1348_p2_carry_i_3_n_5,
      S(4) => sub_ln792_fu_1348_p2_carry_i_4_n_5,
      S(3) => sub_ln792_fu_1348_p2_carry_i_5_n_5,
      S(2) => sub_ln792_fu_1348_p2_carry_i_6_n_5,
      S(1) => sub_ln792_fu_1348_p2_carry_i_7_n_5,
      S(0) => sub_ln792_fu_1348_p2_carry_i_8_n_5
    );
\sub_ln792_fu_1348_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln792_fu_1348_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sub_ln792_fu_1348_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sub_ln792_fu_1348_p2_carry__0_n_10\,
      CO(1) => \NLW_sub_ln792_fu_1348_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \sub_ln792_fu_1348_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_pix_3_reg_590(9 downto 8),
      O(7 downto 2) => \NLW_sub_ln792_fu_1348_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln792_fu_1348_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln792_fu_1348_p2_carry__0_i_1_n_5\,
      S(0) => \sub_ln792_fu_1348_p2_carry__0_i_2_n_5\
    );
\sub_ln792_fu_1348_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(9),
      I1 => p_0_1_0_0_09151502_i_fu_228(9),
      O => \sub_ln792_fu_1348_p2_carry__0_i_1_n_5\
    );
\sub_ln792_fu_1348_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(8),
      I1 => p_0_1_0_0_09151502_i_fu_228(8),
      O => \sub_ln792_fu_1348_p2_carry__0_i_2_n_5\
    );
sub_ln792_fu_1348_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(7),
      I1 => p_0_1_0_0_09151502_i_fu_228(7),
      O => sub_ln792_fu_1348_p2_carry_i_1_n_5
    );
sub_ln792_fu_1348_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(6),
      I1 => p_0_1_0_0_09151502_i_fu_228(6),
      O => sub_ln792_fu_1348_p2_carry_i_2_n_5
    );
sub_ln792_fu_1348_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(5),
      I1 => p_0_1_0_0_09151502_i_fu_228(5),
      O => sub_ln792_fu_1348_p2_carry_i_3_n_5
    );
sub_ln792_fu_1348_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(4),
      I1 => p_0_1_0_0_09151502_i_fu_228(4),
      O => sub_ln792_fu_1348_p2_carry_i_4_n_5
    );
sub_ln792_fu_1348_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(3),
      I1 => p_0_1_0_0_09151502_i_fu_228(3),
      O => sub_ln792_fu_1348_p2_carry_i_5_n_5
    );
sub_ln792_fu_1348_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(2),
      I1 => p_0_1_0_0_09151502_i_fu_228(2),
      O => sub_ln792_fu_1348_p2_carry_i_6_n_5
    );
sub_ln792_fu_1348_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(1),
      I1 => p_0_1_0_0_09151502_i_fu_228(1),
      O => sub_ln792_fu_1348_p2_carry_i_7_n_5
    );
sub_ln792_fu_1348_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(0),
      I1 => p_0_1_0_0_09151502_i_fu_228(0),
      O => sub_ln792_fu_1348_p2_carry_i_8_n_5
    );
sub_ln793_fu_1384_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln793_fu_1384_p2_carry_n_5,
      CO(6) => sub_ln793_fu_1384_p2_carry_n_6,
      CO(5) => sub_ln793_fu_1384_p2_carry_n_7,
      CO(4) => sub_ln793_fu_1384_p2_carry_n_8,
      CO(3) => sub_ln793_fu_1384_p2_carry_n_9,
      CO(2) => sub_ln793_fu_1384_p2_carry_n_10,
      CO(1) => sub_ln793_fu_1384_p2_carry_n_11,
      CO(0) => sub_ln793_fu_1384_p2_carry_n_12,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_pix_3_reg_590(7 downto 0),
      O(7 downto 0) => sub_ln793_fu_1384_p2(7 downto 0),
      S(7) => sub_ln793_fu_1384_p2_carry_i_1_n_5,
      S(6) => sub_ln793_fu_1384_p2_carry_i_2_n_5,
      S(5) => sub_ln793_fu_1384_p2_carry_i_3_n_5,
      S(4) => sub_ln793_fu_1384_p2_carry_i_4_n_5,
      S(3) => sub_ln793_fu_1384_p2_carry_i_5_n_5,
      S(2) => sub_ln793_fu_1384_p2_carry_i_6_n_5,
      S(1) => sub_ln793_fu_1384_p2_carry_i_7_n_5,
      S(0) => sub_ln793_fu_1384_p2_carry_i_8_n_5
    );
\sub_ln793_fu_1384_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln793_fu_1384_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sub_ln793_fu_1384_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sub_ln793_fu_1384_p2_carry__0_n_10\,
      CO(1) => \NLW_sub_ln793_fu_1384_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \sub_ln793_fu_1384_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_pix_3_reg_590(9 downto 8),
      O(7 downto 2) => \NLW_sub_ln793_fu_1384_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln793_fu_1384_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln793_fu_1384_p2_carry__0_i_1_n_5\,
      S(0) => \sub_ln793_fu_1384_p2_carry__0_i_2_n_5\
    );
\sub_ln793_fu_1384_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(9),
      I1 => p_0_1_0_0_09091514_i_fu_252(9),
      O => \sub_ln793_fu_1384_p2_carry__0_i_1_n_5\
    );
\sub_ln793_fu_1384_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(8),
      I1 => p_0_1_0_0_09091514_i_fu_252(8),
      O => \sub_ln793_fu_1384_p2_carry__0_i_2_n_5\
    );
sub_ln793_fu_1384_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(7),
      I1 => p_0_1_0_0_09091514_i_fu_252(7),
      O => sub_ln793_fu_1384_p2_carry_i_1_n_5
    );
sub_ln793_fu_1384_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(6),
      I1 => p_0_1_0_0_09091514_i_fu_252(6),
      O => sub_ln793_fu_1384_p2_carry_i_2_n_5
    );
sub_ln793_fu_1384_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(5),
      I1 => p_0_1_0_0_09091514_i_fu_252(5),
      O => sub_ln793_fu_1384_p2_carry_i_3_n_5
    );
sub_ln793_fu_1384_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(4),
      I1 => p_0_1_0_0_09091514_i_fu_252(4),
      O => sub_ln793_fu_1384_p2_carry_i_4_n_5
    );
sub_ln793_fu_1384_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(3),
      I1 => p_0_1_0_0_09091514_i_fu_252(3),
      O => sub_ln793_fu_1384_p2_carry_i_5_n_5
    );
sub_ln793_fu_1384_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(2),
      I1 => p_0_1_0_0_09091514_i_fu_252(2),
      O => sub_ln793_fu_1384_p2_carry_i_6_n_5
    );
sub_ln793_fu_1384_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(1),
      I1 => p_0_1_0_0_09091514_i_fu_252(1),
      O => sub_ln793_fu_1384_p2_carry_i_7_n_5
    );
sub_ln793_fu_1384_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_pix_3_reg_590(0),
      I1 => p_0_1_0_0_09091514_i_fu_252(0),
      O => sub_ln793_fu_1384_p2_carry_i_8_n_5
    );
sub_ln817_fu_1555_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln817_fu_1555_p2_carry_n_5,
      CO(6) => sub_ln817_fu_1555_p2_carry_n_6,
      CO(5) => sub_ln817_fu_1555_p2_carry_n_7,
      CO(4) => sub_ln817_fu_1555_p2_carry_n_8,
      CO(3) => sub_ln817_fu_1555_p2_carry_n_9,
      CO(2) => sub_ln817_fu_1555_p2_carry_n_10,
      CO(1) => sub_ln817_fu_1555_p2_carry_n_11,
      CO(0) => sub_ln817_fu_1555_p2_carry_n_12,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7 downto 0),
      O(7 downto 0) => sub_ln817_fu_1555_p2(7 downto 0),
      S(7) => sub_ln817_fu_1555_p2_carry_i_1_n_5,
      S(6) => sub_ln817_fu_1555_p2_carry_i_2_n_5,
      S(5) => sub_ln817_fu_1555_p2_carry_i_3_n_5,
      S(4) => sub_ln817_fu_1555_p2_carry_i_4_n_5,
      S(3) => sub_ln817_fu_1555_p2_carry_i_5_n_5,
      S(2) => sub_ln817_fu_1555_p2_carry_i_6_n_5,
      S(1) => sub_ln817_fu_1555_p2_carry_i_7_n_5,
      S(0) => sub_ln817_fu_1555_p2_carry_i_8_n_5
    );
\sub_ln817_fu_1555_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln817_fu_1555_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln817_fu_1555_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln817_fu_1555_p2_carry__0_n_11\,
      CO(0) => \sub_ln817_fu_1555_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_upleft_1_reg_619(9 downto 8),
      O(7 downto 3) => \NLW_sub_ln817_fu_1555_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln817_fu_1555_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln817_fu_1555_p2_carry__0_i_1_n_5\,
      S(0) => \sub_ln817_fu_1555_p2_carry__0_i_2_n_5\
    );
\sub_ln817_fu_1555_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(9),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(9),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(9),
      O => \sub_ln817_fu_1555_p2_carry__0_i_1_n_5\
    );
\sub_ln817_fu_1555_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(8),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(8),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(8),
      O => \sub_ln817_fu_1555_p2_carry__0_i_2_n_5\
    );
sub_ln817_fu_1555_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(7),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(7),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(7),
      O => sub_ln817_fu_1555_p2_carry_i_1_n_5
    );
sub_ln817_fu_1555_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(6),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(6),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(6),
      O => sub_ln817_fu_1555_p2_carry_i_2_n_5
    );
sub_ln817_fu_1555_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(5),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(5),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(5),
      O => sub_ln817_fu_1555_p2_carry_i_3_n_5
    );
sub_ln817_fu_1555_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(4),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(4),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(4),
      O => sub_ln817_fu_1555_p2_carry_i_4_n_5
    );
sub_ln817_fu_1555_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(3),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(3),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(3),
      O => sub_ln817_fu_1555_p2_carry_i_5_n_5
    );
sub_ln817_fu_1555_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(2),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(2),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(2),
      O => sub_ln817_fu_1555_p2_carry_i_6_n_5
    );
sub_ln817_fu_1555_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(1),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(1),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(1),
      O => sub_ln817_fu_1555_p2_carry_i_7_n_5
    );
sub_ln817_fu_1555_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_upleft_1_reg_619(0),
      I1 => ap_phi_reg_pp0_iter2_upleft_reg_628(0),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_upleft_2_reg_610(0),
      O => sub_ln817_fu_1555_p2_carry_i_8_n_5
    );
\sub_ln817_reg_2337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(0),
      Q => sub_ln817_reg_2337(0),
      R => '0'
    );
\sub_ln817_reg_2337_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(10),
      Q => sub_ln817_reg_2337(10),
      R => '0'
    );
\sub_ln817_reg_2337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(1),
      Q => sub_ln817_reg_2337(1),
      R => '0'
    );
\sub_ln817_reg_2337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(2),
      Q => sub_ln817_reg_2337(2),
      R => '0'
    );
\sub_ln817_reg_2337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(3),
      Q => sub_ln817_reg_2337(3),
      R => '0'
    );
\sub_ln817_reg_2337_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(4),
      Q => sub_ln817_reg_2337(4),
      R => '0'
    );
\sub_ln817_reg_2337_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(5),
      Q => sub_ln817_reg_2337(5),
      R => '0'
    );
\sub_ln817_reg_2337_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(6),
      Q => sub_ln817_reg_2337(6),
      R => '0'
    );
\sub_ln817_reg_2337_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(7),
      Q => sub_ln817_reg_2337(7),
      R => '0'
    );
\sub_ln817_reg_2337_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(8),
      Q => sub_ln817_reg_2337(8),
      R => '0'
    );
\sub_ln817_reg_2337_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1555_p2(9),
      Q => sub_ln817_reg_2337(9),
      R => '0'
    );
sub_ln818_fu_1572_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln818_fu_1572_p2_carry_n_5,
      CO(6) => sub_ln818_fu_1572_p2_carry_n_6,
      CO(5) => sub_ln818_fu_1572_p2_carry_n_7,
      CO(4) => sub_ln818_fu_1572_p2_carry_n_8,
      CO(3) => sub_ln818_fu_1572_p2_carry_n_9,
      CO(2) => sub_ln818_fu_1572_p2_carry_n_10,
      CO(1) => sub_ln818_fu_1572_p2_carry_n_11,
      CO(0) => sub_ln818_fu_1572_p2_carry_n_12,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_downleft_1_reg_562(7 downto 0),
      O(7 downto 0) => sub_ln818_fu_1572_p2(7 downto 0),
      S(7) => sub_ln818_fu_1572_p2_carry_i_1_n_5,
      S(6) => sub_ln818_fu_1572_p2_carry_i_2_n_5,
      S(5) => sub_ln818_fu_1572_p2_carry_i_3_n_5,
      S(4) => sub_ln818_fu_1572_p2_carry_i_4_n_5,
      S(3) => sub_ln818_fu_1572_p2_carry_i_5_n_5,
      S(2) => sub_ln818_fu_1572_p2_carry_i_6_n_5,
      S(1) => sub_ln818_fu_1572_p2_carry_i_7_n_5,
      S(0) => sub_ln818_fu_1572_p2_carry_i_8_n_5
    );
\sub_ln818_fu_1572_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln818_fu_1572_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln818_fu_1572_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln818_fu_1572_p2_carry__0_n_11\,
      CO(0) => \sub_ln818_fu_1572_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_downleft_1_reg_562(9 downto 8),
      O(7 downto 3) => \NLW_sub_ln818_fu_1572_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln818_fu_1572_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln818_fu_1572_p2_carry__0_i_1_n_5\,
      S(0) => \sub_ln818_fu_1572_p2_carry__0_i_2_n_5\
    );
\sub_ln818_fu_1572_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(9),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(9),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(9),
      O => \sub_ln818_fu_1572_p2_carry__0_i_1_n_5\
    );
\sub_ln818_fu_1572_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(8),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(8),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(8),
      O => \sub_ln818_fu_1572_p2_carry__0_i_2_n_5\
    );
sub_ln818_fu_1572_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(7),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(7),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(7),
      O => sub_ln818_fu_1572_p2_carry_i_1_n_5
    );
sub_ln818_fu_1572_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(6),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(6),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(6),
      O => sub_ln818_fu_1572_p2_carry_i_2_n_5
    );
sub_ln818_fu_1572_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(5),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(5),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(5),
      O => sub_ln818_fu_1572_p2_carry_i_3_n_5
    );
sub_ln818_fu_1572_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(4),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(4),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(4),
      O => sub_ln818_fu_1572_p2_carry_i_4_n_5
    );
sub_ln818_fu_1572_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(3),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(3),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(3),
      O => sub_ln818_fu_1572_p2_carry_i_5_n_5
    );
sub_ln818_fu_1572_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(2),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(2),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(2),
      O => sub_ln818_fu_1572_p2_carry_i_6_n_5
    );
sub_ln818_fu_1572_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(1),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(1),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(1),
      O => sub_ln818_fu_1572_p2_carry_i_7_n_5
    );
sub_ln818_fu_1572_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_downleft_1_reg_562(0),
      I1 => ap_phi_reg_pp0_iter2_downleft_reg_571(0),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter2_downleft_2_reg_553(0),
      O => sub_ln818_fu_1572_p2_carry_i_8_n_5
    );
\sub_ln818_reg_2342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(0),
      Q => sub_ln818_reg_2342(0),
      R => '0'
    );
\sub_ln818_reg_2342_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(10),
      Q => sub_ln818_reg_2342(10),
      R => '0'
    );
\sub_ln818_reg_2342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(1),
      Q => sub_ln818_reg_2342(1),
      R => '0'
    );
\sub_ln818_reg_2342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(2),
      Q => sub_ln818_reg_2342(2),
      R => '0'
    );
\sub_ln818_reg_2342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(3),
      Q => sub_ln818_reg_2342(3),
      R => '0'
    );
\sub_ln818_reg_2342_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(4),
      Q => sub_ln818_reg_2342(4),
      R => '0'
    );
\sub_ln818_reg_2342_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(5),
      Q => sub_ln818_reg_2342(5),
      R => '0'
    );
\sub_ln818_reg_2342_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(6),
      Q => sub_ln818_reg_2342(6),
      R => '0'
    );
\sub_ln818_reg_2342_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(7),
      Q => sub_ln818_reg_2342(7),
      R => '0'
    );
\sub_ln818_reg_2342_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(8),
      Q => sub_ln818_reg_2342(8),
      R => '0'
    );
\sub_ln818_reg_2342_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1572_p2(9),
      Q => sub_ln818_reg_2342(9),
      R => '0'
    );
sub_ln819_fu_1589_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln819_fu_1589_p2_carry_n_5,
      CO(6) => sub_ln819_fu_1589_p2_carry_n_6,
      CO(5) => sub_ln819_fu_1589_p2_carry_n_7,
      CO(4) => sub_ln819_fu_1589_p2_carry_n_8,
      CO(3) => sub_ln819_fu_1589_p2_carry_n_9,
      CO(2) => sub_ln819_fu_1589_p2_carry_n_10,
      CO(1) => sub_ln819_fu_1589_p2_carry_n_11,
      CO(0) => sub_ln819_fu_1589_p2_carry_n_12,
      DI(7 downto 0) => p_0_1_0_0_09151502_i_fu_228(7 downto 0),
      O(7 downto 0) => sub_ln819_fu_1589_p2(7 downto 0),
      S(7) => sub_ln819_fu_1589_p2_carry_i_1_n_5,
      S(6) => sub_ln819_fu_1589_p2_carry_i_2_n_5,
      S(5) => sub_ln819_fu_1589_p2_carry_i_3_n_5,
      S(4) => sub_ln819_fu_1589_p2_carry_i_4_n_5,
      S(3) => sub_ln819_fu_1589_p2_carry_i_5_n_5,
      S(2) => sub_ln819_fu_1589_p2_carry_i_6_n_5,
      S(1) => sub_ln819_fu_1589_p2_carry_i_7_n_5,
      S(0) => sub_ln819_fu_1589_p2_carry_i_8_n_5
    );
\sub_ln819_fu_1589_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln819_fu_1589_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln819_fu_1589_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln819_fu_1589_p2_carry__0_n_11\,
      CO(0) => \sub_ln819_fu_1589_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => p_0_1_0_0_09151502_i_fu_228(9 downto 8),
      O(7 downto 3) => \NLW_sub_ln819_fu_1589_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln819_fu_1589_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln819_fu_1589_p2_carry__0_i_1_n_5\,
      S(0) => \sub_ln819_fu_1589_p2_carry__0_i_2_n_5\
    );
\sub_ln819_fu_1589_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(9),
      I1 => p_0_0_0_0_09141500_i_fu_224(9),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(9),
      O => \sub_ln819_fu_1589_p2_carry__0_i_1_n_5\
    );
\sub_ln819_fu_1589_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(8),
      I1 => p_0_0_0_0_09141500_i_fu_224(8),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(8),
      O => \sub_ln819_fu_1589_p2_carry__0_i_2_n_5\
    );
sub_ln819_fu_1589_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(7),
      I1 => p_0_0_0_0_09141500_i_fu_224(7),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(7),
      O => sub_ln819_fu_1589_p2_carry_i_1_n_5
    );
sub_ln819_fu_1589_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(6),
      I1 => p_0_0_0_0_09141500_i_fu_224(6),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(6),
      O => sub_ln819_fu_1589_p2_carry_i_2_n_5
    );
sub_ln819_fu_1589_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(5),
      I1 => p_0_0_0_0_09141500_i_fu_224(5),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(5),
      O => sub_ln819_fu_1589_p2_carry_i_3_n_5
    );
sub_ln819_fu_1589_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(4),
      I1 => p_0_0_0_0_09141500_i_fu_224(4),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(4),
      O => sub_ln819_fu_1589_p2_carry_i_4_n_5
    );
sub_ln819_fu_1589_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(3),
      I1 => p_0_0_0_0_09141500_i_fu_224(3),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(3),
      O => sub_ln819_fu_1589_p2_carry_i_5_n_5
    );
sub_ln819_fu_1589_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(2),
      I1 => p_0_0_0_0_09141500_i_fu_224(2),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(2),
      O => sub_ln819_fu_1589_p2_carry_i_6_n_5
    );
sub_ln819_fu_1589_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(1),
      I1 => p_0_0_0_0_09141500_i_fu_224(1),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(1),
      O => sub_ln819_fu_1589_p2_carry_i_7_n_5
    );
sub_ln819_fu_1589_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09151502_i_fu_228(0),
      I1 => p_0_0_0_0_09141500_i_fu_224(0),
      I2 => red_i_reg_560,
      I3 => \p_0_2_0_0_09161504_i_fu_232__0\(0),
      O => sub_ln819_fu_1589_p2_carry_i_8_n_5
    );
\sub_ln819_reg_2347_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(0),
      Q => sub_ln819_reg_2347(0),
      R => '0'
    );
\sub_ln819_reg_2347_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(10),
      Q => sub_ln819_reg_2347(10),
      R => '0'
    );
\sub_ln819_reg_2347_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(1),
      Q => sub_ln819_reg_2347(1),
      R => '0'
    );
\sub_ln819_reg_2347_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(2),
      Q => sub_ln819_reg_2347(2),
      R => '0'
    );
\sub_ln819_reg_2347_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(3),
      Q => sub_ln819_reg_2347(3),
      R => '0'
    );
\sub_ln819_reg_2347_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(4),
      Q => sub_ln819_reg_2347(4),
      R => '0'
    );
\sub_ln819_reg_2347_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(5),
      Q => sub_ln819_reg_2347(5),
      R => '0'
    );
\sub_ln819_reg_2347_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(6),
      Q => sub_ln819_reg_2347(6),
      R => '0'
    );
\sub_ln819_reg_2347_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(7),
      Q => sub_ln819_reg_2347(7),
      R => '0'
    );
\sub_ln819_reg_2347_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(8),
      Q => sub_ln819_reg_2347(8),
      R => '0'
    );
\sub_ln819_reg_2347_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1589_p2(9),
      Q => sub_ln819_reg_2347(9),
      R => '0'
    );
\sub_ln820_2_reg_2382[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln820_1_fu_1732_p2__0\(0),
      I1 => add_ln820_1_fu_1732_p2(1),
      O => trunc_ln820_1_i_fu_1744_p4(0)
    );
\sub_ln820_2_reg_2382[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAA9AAAA"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(11),
      I1 => add_ln820_1_fu_1732_p2(9),
      I2 => \sub_ln820_2_reg_2382[10]_i_2_n_5\,
      I3 => add_ln820_1_fu_1732_p2(8),
      I4 => \sub_ln820_2_reg_2382[10]_i_3_n_5\,
      I5 => add_ln820_1_fu_1732_p2(10),
      O => \sub_ln820_2_reg_2382[10]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2001"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(7),
      I1 => \sub_ln820_2_reg_2382[8]_i_2_n_5\,
      I2 => add_ln820_1_fu_1732_p2(6),
      I3 => \sub_ln820_2_reg_2382[8]_i_3_n_5\,
      O => \sub_ln820_2_reg_2382[10]_i_2_n_5\
    );
\sub_ln820_2_reg_2382[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(7),
      I1 => \sub_ln820_2_reg_2382[8]_i_3_n_5\,
      I2 => add_ln820_1_fu_1732_p2(6),
      O => \sub_ln820_2_reg_2382[10]_i_3_n_5\
    );
\sub_ln820_2_reg_2382[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7EF0810"
    )
        port map (
      I0 => \sub_ln820_2_reg_2382[11]_i_2_n_5\,
      I1 => add_ln820_1_fu_1732_p2(10),
      I2 => \sub_ln820_2_reg_2382[11]_i_3_n_5\,
      I3 => add_ln820_1_fu_1732_p2(11),
      I4 => add_ln820_1_fu_1732_p2(12),
      O => \sub_ln820_2_reg_2382[11]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000001"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(9),
      I1 => add_ln820_1_fu_1732_p2(7),
      I2 => \sub_ln820_2_reg_2382[8]_i_2_n_5\,
      I3 => add_ln820_1_fu_1732_p2(6),
      I4 => \sub_ln820_2_reg_2382[8]_i_3_n_5\,
      I5 => add_ln820_1_fu_1732_p2(8),
      O => \sub_ln820_2_reg_2382[11]_i_2_n_5\
    );
\sub_ln820_2_reg_2382[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(8),
      I1 => add_ln820_1_fu_1732_p2(7),
      I2 => \sub_ln820_2_reg_2382[8]_i_3_n_5\,
      I3 => add_ln820_1_fu_1732_p2(6),
      I4 => add_ln820_1_fu_1732_p2(9),
      O => \sub_ln820_2_reg_2382[11]_i_3_n_5\
    );
\sub_ln820_2_reg_2382[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(2),
      I1 => add_ln820_1_fu_1732_p2(1),
      I2 => \add_ln820_1_fu_1732_p2__0\(0),
      O => \sub_ln820_2_reg_2382[1]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(3),
      I1 => \add_ln820_1_fu_1732_p2__0\(0),
      I2 => add_ln820_1_fu_1732_p2(1),
      I3 => add_ln820_1_fu_1732_p2(2),
      O => \sub_ln820_2_reg_2382[2]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(4),
      I1 => add_ln820_1_fu_1732_p2(2),
      I2 => add_ln820_1_fu_1732_p2(1),
      I3 => \add_ln820_1_fu_1732_p2__0\(0),
      I4 => add_ln820_1_fu_1732_p2(3),
      O => \sub_ln820_2_reg_2382[3]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(5),
      I1 => add_ln820_1_fu_1732_p2(3),
      I2 => \add_ln820_1_fu_1732_p2__0\(0),
      I3 => add_ln820_1_fu_1732_p2(1),
      I4 => add_ln820_1_fu_1732_p2(2),
      I5 => add_ln820_1_fu_1732_p2(4),
      O => \sub_ln820_2_reg_2382[4]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sub_ln820_2_reg_2382[8]_i_3_n_5\,
      I1 => add_ln820_1_fu_1732_p2(6),
      I2 => \sub_ln820_2_reg_2382[8]_i_2_n_5\,
      O => \sub_ln820_2_reg_2382[5]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \sub_ln820_2_reg_2382[8]_i_3_n_5\,
      I1 => add_ln820_1_fu_1732_p2(6),
      I2 => \sub_ln820_2_reg_2382[8]_i_2_n_5\,
      I3 => add_ln820_1_fu_1732_p2(7),
      O => \sub_ln820_2_reg_2382[6]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6AA9AA"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(8),
      I1 => \sub_ln820_2_reg_2382[8]_i_3_n_5\,
      I2 => add_ln820_1_fu_1732_p2(6),
      I3 => \sub_ln820_2_reg_2382[8]_i_2_n_5\,
      I4 => add_ln820_1_fu_1732_p2(7),
      O => \sub_ln820_2_reg_2382[7]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAA9A"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(9),
      I1 => add_ln820_1_fu_1732_p2(7),
      I2 => \sub_ln820_2_reg_2382[8]_i_2_n_5\,
      I3 => add_ln820_1_fu_1732_p2(6),
      I4 => \sub_ln820_2_reg_2382[8]_i_3_n_5\,
      I5 => add_ln820_1_fu_1732_p2(8),
      O => \sub_ln820_2_reg_2382[8]_i_1_n_5\
    );
\sub_ln820_2_reg_2382[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(5),
      I1 => add_ln820_1_fu_1732_p2(3),
      I2 => \add_ln820_1_fu_1732_p2__0\(0),
      I3 => add_ln820_1_fu_1732_p2(1),
      I4 => add_ln820_1_fu_1732_p2(2),
      I5 => add_ln820_1_fu_1732_p2(4),
      O => \sub_ln820_2_reg_2382[8]_i_2_n_5\
    );
\sub_ln820_2_reg_2382[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(5),
      I1 => add_ln820_1_fu_1732_p2(3),
      I2 => \add_ln820_1_fu_1732_p2__0\(0),
      I3 => add_ln820_1_fu_1732_p2(1),
      I4 => add_ln820_1_fu_1732_p2(2),
      I5 => add_ln820_1_fu_1732_p2(4),
      O => \sub_ln820_2_reg_2382[8]_i_3_n_5\
    );
\sub_ln820_2_reg_2382[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AAAAAA6"
    )
        port map (
      I0 => add_ln820_1_fu_1732_p2(10),
      I1 => \sub_ln820_2_reg_2382[10]_i_3_n_5\,
      I2 => add_ln820_1_fu_1732_p2(8),
      I3 => \sub_ln820_2_reg_2382[10]_i_2_n_5\,
      I4 => add_ln820_1_fu_1732_p2(9),
      O => \sub_ln820_2_reg_2382[9]_i_1_n_5\
    );
\sub_ln820_2_reg_2382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln820_1_i_fu_1744_p4(0),
      Q => sub_ln820_2_reg_2382(0),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[10]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(10),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[11]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(11),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[1]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(1),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[2]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(2),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[3]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(3),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[4]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(4),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[5]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(5),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[6]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(6),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[7]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(7),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[8]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(8),
      R => '0'
    );
\sub_ln820_2_reg_2382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln820_2_reg_2382[9]_i_1_n_5\,
      Q => sub_ln820_2_reg_2382(9),
      R => '0'
    );
sub_ln820_fu_1606_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln820_fu_1606_p2_carry_n_5,
      CO(6) => sub_ln820_fu_1606_p2_carry_n_6,
      CO(5) => sub_ln820_fu_1606_p2_carry_n_7,
      CO(4) => sub_ln820_fu_1606_p2_carry_n_8,
      CO(3) => sub_ln820_fu_1606_p2_carry_n_9,
      CO(2) => sub_ln820_fu_1606_p2_carry_n_10,
      CO(1) => sub_ln820_fu_1606_p2_carry_n_11,
      CO(0) => sub_ln820_fu_1606_p2_carry_n_12,
      DI(7 downto 0) => p_0_1_0_0_09091514_i_fu_252(7 downto 0),
      O(7 downto 0) => sub_ln820_fu_1606_p2(7 downto 0),
      S(7) => sub_ln820_fu_1606_p2_carry_i_1_n_5,
      S(6) => sub_ln820_fu_1606_p2_carry_i_2_n_5,
      S(5) => sub_ln820_fu_1606_p2_carry_i_3_n_5,
      S(4) => sub_ln820_fu_1606_p2_carry_i_4_n_5,
      S(3) => sub_ln820_fu_1606_p2_carry_i_5_n_5,
      S(2) => sub_ln820_fu_1606_p2_carry_i_6_n_5,
      S(1) => sub_ln820_fu_1606_p2_carry_i_7_n_5,
      S(0) => sub_ln820_fu_1606_p2_carry_i_8_n_5
    );
\sub_ln820_fu_1606_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln820_fu_1606_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln820_fu_1606_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln820_fu_1606_p2_carry__0_n_11\,
      CO(0) => \sub_ln820_fu_1606_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => p_0_1_0_0_09091514_i_fu_252(9 downto 8),
      O(7 downto 3) => \NLW_sub_ln820_fu_1606_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln820_fu_1606_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln820_fu_1606_p2_carry__0_i_1_n_5\,
      S(0) => \sub_ln820_fu_1606_p2_carry__0_i_2_n_5\
    );
\sub_ln820_fu_1606_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(9),
      I1 => p_0_0_0_0_09081512_i_fu_248(9),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(9),
      O => \sub_ln820_fu_1606_p2_carry__0_i_1_n_5\
    );
\sub_ln820_fu_1606_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(8),
      I1 => p_0_0_0_0_09081512_i_fu_248(8),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(8),
      O => \sub_ln820_fu_1606_p2_carry__0_i_2_n_5\
    );
sub_ln820_fu_1606_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(7),
      I1 => p_0_0_0_0_09081512_i_fu_248(7),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(7),
      O => sub_ln820_fu_1606_p2_carry_i_1_n_5
    );
sub_ln820_fu_1606_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(6),
      I1 => p_0_0_0_0_09081512_i_fu_248(6),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(6),
      O => sub_ln820_fu_1606_p2_carry_i_2_n_5
    );
sub_ln820_fu_1606_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(5),
      I1 => p_0_0_0_0_09081512_i_fu_248(5),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(5),
      O => sub_ln820_fu_1606_p2_carry_i_3_n_5
    );
sub_ln820_fu_1606_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(4),
      I1 => p_0_0_0_0_09081512_i_fu_248(4),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(4),
      O => sub_ln820_fu_1606_p2_carry_i_4_n_5
    );
sub_ln820_fu_1606_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(3),
      I1 => p_0_0_0_0_09081512_i_fu_248(3),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(3),
      O => sub_ln820_fu_1606_p2_carry_i_5_n_5
    );
sub_ln820_fu_1606_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(2),
      I1 => p_0_0_0_0_09081512_i_fu_248(2),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(2),
      O => sub_ln820_fu_1606_p2_carry_i_6_n_5
    );
sub_ln820_fu_1606_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(1),
      I1 => p_0_0_0_0_09081512_i_fu_248(1),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(1),
      O => sub_ln820_fu_1606_p2_carry_i_7_n_5
    );
sub_ln820_fu_1606_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => p_0_1_0_0_09091514_i_fu_252(0),
      I1 => p_0_0_0_0_09081512_i_fu_248(0),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101516_i_fu_256(0),
      O => sub_ln820_fu_1606_p2_carry_i_8_n_5
    );
\sub_ln820_reg_2352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(0),
      Q => sub_ln820_reg_2352(0),
      R => '0'
    );
\sub_ln820_reg_2352_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(10),
      Q => sub_ln820_reg_2352(10),
      R => '0'
    );
\sub_ln820_reg_2352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(1),
      Q => sub_ln820_reg_2352(1),
      R => '0'
    );
\sub_ln820_reg_2352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(2),
      Q => sub_ln820_reg_2352(2),
      R => '0'
    );
\sub_ln820_reg_2352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(3),
      Q => sub_ln820_reg_2352(3),
      R => '0'
    );
\sub_ln820_reg_2352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(4),
      Q => sub_ln820_reg_2352(4),
      R => '0'
    );
\sub_ln820_reg_2352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(5),
      Q => sub_ln820_reg_2352(5),
      R => '0'
    );
\sub_ln820_reg_2352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(6),
      Q => sub_ln820_reg_2352(6),
      R => '0'
    );
\sub_ln820_reg_2352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(7),
      Q => sub_ln820_reg_2352(7),
      R => '0'
    );
\sub_ln820_reg_2352_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(8),
      Q => sub_ln820_reg_2352(8),
      R => '0'
    );
\sub_ln820_reg_2352_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1606_p2(9),
      Q => sub_ln820_reg_2352(9),
      R => '0'
    );
\x_fu_220_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => lineBuffer_1_address1(0),
      Q => \x_fu_220_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => lineBuffer_1_address1(10),
      Q => \x_fu_220_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => flow_control_loop_pipe_sequential_init_U_n_171,
      Q => \x_fu_220_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => flow_control_loop_pipe_sequential_init_U_n_170,
      Q => \x_fu_220_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => flow_control_loop_pipe_sequential_init_U_n_169,
      Q => \x_fu_220_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => flow_control_loop_pipe_sequential_init_U_n_168,
      Q => \x_fu_220_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => flow_control_loop_pipe_sequential_init_U_n_167,
      Q => \x_fu_220_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => flow_control_loop_pipe_sequential_init_U_n_166,
      Q => \x_fu_220_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => flow_control_loop_pipe_sequential_init_U_n_165,
      Q => \x_fu_220_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => lineBuffer_1_address1(8),
      Q => \x_fu_220_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
\x_fu_220_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_187,
      D => flow_control_loop_pipe_sequential_init_U_n_163,
      Q => \x_fu_220_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 is
  port (
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : out STD_LOGIC;
    \sof_reg_88_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln230_reg_197_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_2_reg_133_reg[0]_0\ : out STD_LOGIC;
    \axi_last_reg_201_reg[0]_0\ : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \sof_2_reg_133_reg[0]_1\ : in STD_LOGIC;
    and_ln228_reg_207 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln230_reg_197_reg[0]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \axi_last_reg_201_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    data_p2_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal axi_last_fu_169_p2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\ : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\ : STD_LOGIC;
  signal icmp_ln230_fu_153_p2 : STD_LOGIC;
  signal \icmp_ln230_reg_197_reg_n_5_[0]\ : STD_LOGIC;
  signal j_2_fu_159_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_fu_76 : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[9]\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\;
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\;
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABABABABABABABA"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \icmp_ln230_reg_197_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(1),
      I4 => imgUnzip_empty_n,
      I5 => m_axis_video_TREADY_int_regslice,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\axi_last_reg_201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => axi_last_fu_169_p2,
      Q => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\,
      R => '0'
    );
\data_p2[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      I1 => \data_p2_reg[0]\,
      I2 => \^e\(0),
      I3 => data_p2,
      O => \sof_2_reg_133_reg[0]_0\
    );
\data_p2[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\,
      I1 => \data_p2_reg[0]_0\,
      I2 => \^e\(0),
      I3 => data_p2_0,
      O => \axi_last_reg_201_reg[0]_0\
    );
\data_p2[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => imgUnzip_empty_n,
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln230_reg_197_reg_n_5_[0]\,
      O => \^e\(0)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => j_fu_76,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => SR(0),
      and_ln228_reg_207 => and_ln228_reg_207,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_fu_169_p2 => axi_last_fu_169_p2,
      \axi_last_reg_201_reg[0]\(11 downto 0) => \axi_last_reg_201_reg[0]_1\(11 downto 0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_24,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_2(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_3 => \icmp_ln230_reg_197_reg_n_5_[0]\,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      icmp_ln230_fu_153_p2 => icmp_ln230_fu_153_p2,
      \icmp_ln230_reg_197_reg[0]\(10 downto 0) => \icmp_ln230_reg_197_reg[0]_1\(10 downto 0),
      imgUnzip_empty_n => imgUnzip_empty_n,
      \j_fu_76_reg[10]\(10 downto 0) => j_2_fu_159_p2(10 downto 0),
      \j_fu_76_reg[10]_0\(10) => \j_fu_76_reg_n_5_[10]\,
      \j_fu_76_reg[10]_0\(9) => \j_fu_76_reg_n_5_[9]\,
      \j_fu_76_reg[10]_0\(8) => \j_fu_76_reg_n_5_[8]\,
      \j_fu_76_reg[10]_0\(7) => \j_fu_76_reg_n_5_[7]\,
      \j_fu_76_reg[10]_0\(6) => \j_fu_76_reg_n_5_[6]\,
      \j_fu_76_reg[10]_0\(5) => \j_fu_76_reg_n_5_[5]\,
      \j_fu_76_reg[10]_0\(4) => \j_fu_76_reg_n_5_[4]\,
      \j_fu_76_reg[10]_0\(3) => \j_fu_76_reg_n_5_[3]\,
      \j_fu_76_reg[10]_0\(2) => \j_fu_76_reg_n_5_[2]\,
      \j_fu_76_reg[10]_0\(1) => \j_fu_76_reg_n_5_[1]\,
      \j_fu_76_reg[10]_0\(0) => \j_fu_76_reg_n_5_[0]\,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \sof_2_reg_133_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \sof_2_reg_133_reg[0]_0\ => \sof_2_reg_133_reg[0]_1\,
      \sof_2_reg_133_reg[0]_1\ => \^e\(0),
      \sof_reg_88_reg[0]\ => \sof_reg_88_reg[0]\
    );
\icmp_ln230_reg_197[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBBBBB"
    )
        port map (
      I0 => \icmp_ln230_reg_197_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => imgUnzip_empty_n,
      I4 => m_axis_video_TREADY_int_regslice,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln230_reg_197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln230_fu_153_p2,
      Q => \icmp_ln230_reg_197_reg_n_5_[0]\,
      R => '0'
    );
\j_fu_76_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(0),
      Q => \j_fu_76_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(10),
      Q => \j_fu_76_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(1),
      Q => \j_fu_76_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(2),
      Q => \j_fu_76_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(3),
      Q => \j_fu_76_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(4),
      Q => \j_fu_76_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(5),
      Q => \j_fu_76_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(6),
      Q => \j_fu_76_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(7),
      Q => \j_fu_76_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(8),
      Q => \j_fu_76_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\j_fu_76_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_159_p2(9),
      Q => \j_fu_76_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_23
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \icmp_ln230_reg_197_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => imgUnzip_empty_n,
      I4 => m_axis_video_TREADY_int_regslice,
      I5 => push,
      O => \icmp_ln230_reg_197_reg[0]_0\(0)
    );
\sof_2_reg_133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0480_1667_load_reg_749_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0482_1663_load_reg_733_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter2_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \p_0_0_0483_1662_fu_114_reg[6]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    \conv3_i_i188669_reg_767_reg[9]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \conv2_i_i_lcssa687_fu_76_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    imgUnzip_full_n : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    \p_0_0_0480_1667_fu_126_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0482_1663_fu_118_reg[9]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \p_0_0_0480_1667_fu_126_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0482_1663_fu_118_reg[9]_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \p_0_0_0481_1665_fu_122_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0482_1663_fu_118_reg[9]_2\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_0_0_0483_1662_fu_114_reg[6]_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln1101_reg_721_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln1107_fu_229_p2_carry_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1144_2_fu_441_p2_carry_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \add_ln1148_1_fu_539_p2__1_carry__0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln1149_1_fu_584_p2__1_carry__0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \add_ln1147_1_fu_494_p2__1_carry__0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    push_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1147_1_fu_494_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1147_1_fu_494_p2__1_carry_n_9\ : STD_LOGIC;
  signal add_ln1148_1_fu_539_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1148_1_fu_539_p2__1_carry_n_9\ : STD_LOGIC;
  signal add_ln1149_1_fu_584_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1149_1_fu_584_p2__1_carry_n_9\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal conv3_i_i188669_fu_620_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal conv3_i_i671_fu_606_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal conv3_i_i79670_fu_613_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1101_reg_721 : STD_LOGIC;
  signal icmp_ln1101_reg_721_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1107_reg_725 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1144_1_fu_423_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1144_2_fu_441_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1159_reg_729_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1159_reg_729_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln1159_reg_729_reg_n_5_[0]\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_10_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_11_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_12_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_13_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_14_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_15_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_16_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_17_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_18_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_19_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_1_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_20_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_2_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_3_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_4_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_5_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_6_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_7_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_8_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_i_9_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_n_10\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_n_11\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_n_12\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_n_5\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_n_6\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_n_7\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_n_8\ : STD_LOGIC;
  signal \lum_fu_401_p2__2_carry_n_9\ : STD_LOGIC;
  signal p_0_0_0480_1667_fu_126 : STD_LOGIC;
  signal \p_0_0_0480_1667_fu_126_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0480_1667_fu_126_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0480_1667_fu_126_reg_n_5_[2]\ : STD_LOGIC;
  signal p_0_0_0480_1667_load_reg_7490 : STD_LOGIC;
  signal \^p_0_0_0480_1667_load_reg_749_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_0_0481_1665_fu_122_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0482_1663_fu_118_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0482_1663_fu_118_reg_n_5_[1]\ : STD_LOGIC;
  signal \^p_0_0_0482_1663_load_reg_733_reg[9]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0483_1662_fu_114 : STD_LOGIC;
  signal \^p_0_0_0483_1662_fu_114_reg[6]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln1_fu_407_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal x_2_fu_223_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal x_fu_110 : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[15]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[16]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln1129_1_fu_339_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln1129_2_fu_353_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln1129_4_fu_381_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1144_1_fu_423_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln1144_1_fu_423_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_lum_fu_401_p2__2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_lum_fu_401_p2__2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry__0_i_1\ : label is "lutpair105";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry__0_i_2\ : label is "lutpair104";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry__0_i_5\ : label is "lutpair105";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_1\ : label is "lutpair103";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_10\ : label is "lutpair101";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_11\ : label is "lutpair100";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_12\ : label is "lutpair99";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_2\ : label is "lutpair102";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_3\ : label is "lutpair101";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_4\ : label is "lutpair100";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_5\ : label is "lutpair99";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_7\ : label is "lutpair104";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_8\ : label is "lutpair103";
  attribute HLUTNM of \add_ln1147_1_fu_494_p2__1_carry_i_9\ : label is "lutpair102";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry__0_i_1\ : label is "lutpair91";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry__0_i_2\ : label is "lutpair90";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry__0_i_5\ : label is "lutpair91";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_1\ : label is "lutpair89";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_10\ : label is "lutpair87";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_11\ : label is "lutpair86";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_12\ : label is "lutpair85";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_2\ : label is "lutpair88";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_3\ : label is "lutpair87";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_4\ : label is "lutpair86";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_5\ : label is "lutpair85";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_7\ : label is "lutpair90";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_8\ : label is "lutpair89";
  attribute HLUTNM of \add_ln1148_1_fu_539_p2__1_carry_i_9\ : label is "lutpair88";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry__0_i_1\ : label is "lutpair98";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry__0_i_2\ : label is "lutpair97";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry__0_i_5\ : label is "lutpair98";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_1\ : label is "lutpair96";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_10\ : label is "lutpair94";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_11\ : label is "lutpair93";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_12\ : label is "lutpair92";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_2\ : label is "lutpair95";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_3\ : label is "lutpair94";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_4\ : label is "lutpair93";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_5\ : label is "lutpair92";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_7\ : label is "lutpair97";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_8\ : label is "lutpair96";
  attribute HLUTNM of \add_ln1149_1_fu_584_p2__1_carry_i_9\ : label is "lutpair95";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1107_fu_229_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1107_fu_229_p2_carry__0\ : label is 14;
  attribute COMPARATOR_THRESHOLD of icmp_ln1144_1_fu_423_p2_carry : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \lum_fu_401_p2__2_carry_i_17\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \lum_fu_401_p2__2_carry_i_18\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \lum_fu_401_p2__2_carry_i_19\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \lum_fu_401_p2__2_carry_i_20\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \p_0_0_0479657_lcssa664689_fu_80[9]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \p_0_0_0483_1_lcssa679_fu_60[6]_i_1\ : label is "soft_lutpair534";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \p_0_0_0480_1667_load_reg_749_reg[9]_0\(9 downto 0) <= \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(9 downto 0);
  \p_0_0_0482_1663_load_reg_733_reg[9]_0\(9 downto 0) <= \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(9 downto 0);
  \p_0_0_0483_1662_fu_114_reg[6]_0\(6 downto 0) <= \^p_0_0_0483_1662_fu_114_reg[6]_0\(6 downto 0);
\SRL_SIG[0][29]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_14,
      I1 => imgUnzip_full_n,
      I2 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      I3 => icmp_ln1159_reg_729_pp0_iter2_reg,
      I4 => ap_enable_reg_pp0_iter3,
      O => push
    );
\add_ln1147_1_fu_494_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1147_1_fu_494_p2__1_carry_n_5\,
      CO(6) => \add_ln1147_1_fu_494_p2__1_carry_n_6\,
      CO(5) => \add_ln1147_1_fu_494_p2__1_carry_n_7\,
      CO(4) => \add_ln1147_1_fu_494_p2__1_carry_n_8\,
      CO(3) => \add_ln1147_1_fu_494_p2__1_carry_n_9\,
      CO(2) => \add_ln1147_1_fu_494_p2__1_carry_n_10\,
      CO(1) => \add_ln1147_1_fu_494_p2__1_carry_n_11\,
      CO(0) => \add_ln1147_1_fu_494_p2__1_carry_n_12\,
      DI(7) => \add_ln1147_1_fu_494_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1147_1_fu_494_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1147_1_fu_494_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1147_1_fu_494_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1147_1_fu_494_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1147_1_fu_494_p2__1_carry_i_6_n_5\,
      DI(1) => \p_0_0_0482_1663_fu_118_reg_n_5_[1]\,
      DI(0) => \p_0_0_0482_1663_fu_118_reg_n_5_[0]\,
      O(7 downto 2) => add_ln1147_1_fu_494_p2(7 downto 2),
      O(1 downto 0) => \NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1147_1_fu_494_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1147_1_fu_494_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1147_1_fu_494_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1147_1_fu_494_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1147_1_fu_494_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1147_1_fu_494_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1147_1_fu_494_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1147_1_fu_494_p2__1_carry_i_14_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1147_1_fu_494_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => add_ln1147_1_fu_494_p2(11),
      CO(2) => \NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \add_ln1147_1_fu_494_p2__1_carry__0_n_11\,
      CO(0) => \add_ln1147_1_fu_494_p2__1_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(9),
      DI(1) => \add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5\,
      DI(0) => \add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5\,
      O(7 downto 3) => \NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln1147_1_fu_494_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5\,
      S(1) => \add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5\,
      S(0) => \add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(8),
      I1 => zext_ln1129_1_fu_339_p1(6),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(7),
      O => \add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(7),
      I1 => zext_ln1129_1_fu_339_p1(5),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(6),
      O => \add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(8),
      I1 => zext_ln1129_1_fu_339_p1(7),
      I2 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(9),
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(9),
      O => \add_ln1147_1_fu_494_p2__1_carry__0_i_3_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5\,
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(9),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(8),
      I3 => zext_ln1129_1_fu_339_p1(7),
      O => \add_ln1147_1_fu_494_p2__1_carry__0_i_4_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(8),
      I1 => zext_ln1129_1_fu_339_p1(6),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(7),
      I3 => \add_ln1147_1_fu_494_p2__1_carry__0_i_2_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry__0_i_5_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(6),
      I1 => zext_ln1129_1_fu_339_p1(4),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(5),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_1_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(4),
      I1 => zext_ln1129_1_fu_339_p1(2),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(3),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_4_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_10_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(3),
      I1 => zext_ln1129_1_fu_339_p1(1),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(2),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_5_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_11_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(0),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(1),
      I3 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(1),
      I4 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(0),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_12_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(1),
      I1 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(0),
      I2 => \p_0_0_0482_1663_fu_118_reg_n_5_[1]\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_13_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_0_0_0482_1663_fu_118_reg_n_5_[0]\,
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(0),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_14_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(5),
      I1 => zext_ln1129_1_fu_339_p1(3),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(4),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_2_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(4),
      I1 => zext_ln1129_1_fu_339_p1(2),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(3),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_3_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(3),
      I1 => zext_ln1129_1_fu_339_p1(1),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(2),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_4_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(0),
      I1 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(1),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_5_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(0),
      I1 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(1),
      I2 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(2),
      O => \add_ln1147_1_fu_494_p2__1_carry_i_6_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(7),
      I1 => zext_ln1129_1_fu_339_p1(5),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(6),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_1_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_7_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(6),
      I1 => zext_ln1129_1_fu_339_p1(4),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(5),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_2_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_8_n_5\
    );
\add_ln1147_1_fu_494_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_494_p2__1_carry__0_0\(5),
      I1 => zext_ln1129_1_fu_339_p1(3),
      I2 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(4),
      I3 => \add_ln1147_1_fu_494_p2__1_carry_i_3_n_5\,
      O => \add_ln1147_1_fu_494_p2__1_carry_i_9_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1148_1_fu_539_p2__1_carry_n_5\,
      CO(6) => \add_ln1148_1_fu_539_p2__1_carry_n_6\,
      CO(5) => \add_ln1148_1_fu_539_p2__1_carry_n_7\,
      CO(4) => \add_ln1148_1_fu_539_p2__1_carry_n_8\,
      CO(3) => \add_ln1148_1_fu_539_p2__1_carry_n_9\,
      CO(2) => \add_ln1148_1_fu_539_p2__1_carry_n_10\,
      CO(1) => \add_ln1148_1_fu_539_p2__1_carry_n_11\,
      CO(0) => \add_ln1148_1_fu_539_p2__1_carry_n_12\,
      DI(7) => \add_ln1148_1_fu_539_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1148_1_fu_539_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1148_1_fu_539_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1148_1_fu_539_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1148_1_fu_539_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1148_1_fu_539_p2__1_carry_i_6_n_5\,
      DI(1) => zext_ln1129_2_fu_353_p1(0),
      DI(0) => \p_0_0_0481_1665_fu_122_reg_n_5_[0]\,
      O(7 downto 2) => add_ln1148_1_fu_539_p2(7 downto 2),
      O(1 downto 0) => \NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1148_1_fu_539_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1148_1_fu_539_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1148_1_fu_539_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1148_1_fu_539_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1148_1_fu_539_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1148_1_fu_539_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1148_1_fu_539_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1148_1_fu_539_p2__1_carry_i_14_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1148_1_fu_539_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => add_ln1148_1_fu_539_p2(11),
      CO(2) => \NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \add_ln1148_1_fu_539_p2__1_carry__0_n_11\,
      CO(0) => \add_ln1148_1_fu_539_p2__1_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^q\(9),
      DI(1) => \add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5\,
      DI(0) => \add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5\,
      O(7 downto 3) => \NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln1148_1_fu_539_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5\,
      S(1) => \add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5\,
      S(0) => \add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(8),
      I1 => zext_ln1129_2_fu_353_p1(7),
      I2 => \^q\(7),
      O => \add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(7),
      I1 => zext_ln1129_2_fu_353_p1(6),
      I2 => \^q\(6),
      O => \add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^q\(8),
      I1 => zext_ln1129_2_fu_353_p1(8),
      I2 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(9),
      I3 => \^q\(9),
      O => \add_ln1148_1_fu_539_p2__1_carry__0_i_3_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5\,
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(9),
      I2 => \^q\(8),
      I3 => zext_ln1129_2_fu_353_p1(8),
      O => \add_ln1148_1_fu_539_p2__1_carry__0_i_4_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(8),
      I1 => zext_ln1129_2_fu_353_p1(7),
      I2 => \^q\(7),
      I3 => \add_ln1148_1_fu_539_p2__1_carry__0_i_2_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry__0_i_5_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(6),
      I1 => zext_ln1129_2_fu_353_p1(5),
      I2 => \^q\(5),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_1_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(4),
      I1 => zext_ln1129_2_fu_353_p1(3),
      I2 => \^q\(3),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_4_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_10_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(3),
      I1 => zext_ln1129_2_fu_353_p1(2),
      I2 => \^q\(2),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_5_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_11_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(2),
      I1 => \^q\(1),
      I2 => zext_ln1129_2_fu_353_p1(1),
      I3 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(1),
      I4 => \^q\(0),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_12_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(1),
      I1 => \^q\(0),
      I2 => zext_ln1129_2_fu_353_p1(0),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_13_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_0_0_0481_1665_fu_122_reg_n_5_[0]\,
      I1 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(0),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_14_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(5),
      I1 => zext_ln1129_2_fu_353_p1(4),
      I2 => \^q\(4),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_2_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(4),
      I1 => zext_ln1129_2_fu_353_p1(3),
      I2 => \^q\(3),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_3_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(3),
      I1 => zext_ln1129_2_fu_353_p1(2),
      I2 => \^q\(2),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_4_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(2),
      I1 => \^q\(1),
      I2 => zext_ln1129_2_fu_353_p1(1),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_5_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_353_p1(1),
      I1 => \^q\(1),
      I2 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(2),
      O => \add_ln1148_1_fu_539_p2__1_carry_i_6_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(7),
      I1 => zext_ln1129_2_fu_353_p1(6),
      I2 => \^q\(6),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_1_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_7_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(6),
      I1 => zext_ln1129_2_fu_353_p1(5),
      I2 => \^q\(5),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_2_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_8_n_5\
    );
\add_ln1148_1_fu_539_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_539_p2__1_carry__0_0\(5),
      I1 => zext_ln1129_2_fu_353_p1(4),
      I2 => \^q\(4),
      I3 => \add_ln1148_1_fu_539_p2__1_carry_i_3_n_5\,
      O => \add_ln1148_1_fu_539_p2__1_carry_i_9_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1149_1_fu_584_p2__1_carry_n_5\,
      CO(6) => \add_ln1149_1_fu_584_p2__1_carry_n_6\,
      CO(5) => \add_ln1149_1_fu_584_p2__1_carry_n_7\,
      CO(4) => \add_ln1149_1_fu_584_p2__1_carry_n_8\,
      CO(3) => \add_ln1149_1_fu_584_p2__1_carry_n_9\,
      CO(2) => \add_ln1149_1_fu_584_p2__1_carry_n_10\,
      CO(1) => \add_ln1149_1_fu_584_p2__1_carry_n_11\,
      CO(0) => \add_ln1149_1_fu_584_p2__1_carry_n_12\,
      DI(7) => \add_ln1149_1_fu_584_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1149_1_fu_584_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1149_1_fu_584_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1149_1_fu_584_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1149_1_fu_584_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1149_1_fu_584_p2__1_carry_i_6_n_5\,
      DI(1) => \p_0_0_0480_1667_fu_126_reg_n_5_[1]\,
      DI(0) => \p_0_0_0480_1667_fu_126_reg_n_5_[0]\,
      O(7 downto 2) => add_ln1149_1_fu_584_p2(7 downto 2),
      O(1 downto 0) => \NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1149_1_fu_584_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1149_1_fu_584_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1149_1_fu_584_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1149_1_fu_584_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1149_1_fu_584_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1149_1_fu_584_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1149_1_fu_584_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1149_1_fu_584_p2__1_carry_i_14_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1149_1_fu_584_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => add_ln1149_1_fu_584_p2(11),
      CO(2) => \NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \add_ln1149_1_fu_584_p2__1_carry__0_n_11\,
      CO(0) => \add_ln1149_1_fu_584_p2__1_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(9),
      DI(1) => \add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5\,
      DI(0) => \add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5\,
      O(7 downto 3) => \NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln1149_1_fu_584_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5\,
      S(1) => \add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5\,
      S(0) => \add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(8),
      I1 => zext_ln1129_4_fu_381_p1(5),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(7),
      O => \add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(7),
      I1 => zext_ln1129_4_fu_381_p1(4),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(6),
      O => \add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(8),
      I1 => zext_ln1129_4_fu_381_p1(6),
      I2 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(9),
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(9),
      O => \add_ln1149_1_fu_584_p2__1_carry__0_i_3_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5\,
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(9),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(8),
      I3 => zext_ln1129_4_fu_381_p1(6),
      O => \add_ln1149_1_fu_584_p2__1_carry__0_i_4_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(8),
      I1 => zext_ln1129_4_fu_381_p1(5),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(7),
      I3 => \add_ln1149_1_fu_584_p2__1_carry__0_i_2_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry__0_i_5_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(6),
      I1 => zext_ln1129_4_fu_381_p1(3),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(5),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_1_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(4),
      I1 => zext_ln1129_4_fu_381_p1(1),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(3),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_4_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_10_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(3),
      I1 => zext_ln1129_4_fu_381_p1(0),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(2),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_5_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_11_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg_n_5_[2]\,
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(1),
      I3 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(1),
      I4 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(0),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_12_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(1),
      I1 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(0),
      I2 => \p_0_0_0480_1667_fu_126_reg_n_5_[1]\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_13_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg_n_5_[0]\,
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(0),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_14_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(5),
      I1 => zext_ln1129_4_fu_381_p1(2),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(4),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_2_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(4),
      I1 => zext_ln1129_4_fu_381_p1(1),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(3),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_3_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(3),
      I1 => zext_ln1129_4_fu_381_p1(0),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(2),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_4_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg_n_5_[2]\,
      I1 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(1),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_5_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \p_0_0_0480_1667_fu_126_reg_n_5_[2]\,
      I1 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(1),
      I2 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(2),
      O => \add_ln1149_1_fu_584_p2__1_carry_i_6_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(7),
      I1 => zext_ln1129_4_fu_381_p1(4),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(6),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_1_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_7_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(6),
      I1 => zext_ln1129_4_fu_381_p1(3),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(5),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_2_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_8_n_5\
    );
\add_ln1149_1_fu_584_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_584_p2__1_carry__0_0\(5),
      I1 => zext_ln1129_4_fu_381_p1(2),
      I2 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(4),
      I3 => \add_ln1149_1_fu_584_p2__1_carry_i_3_n_5\,
      O => \add_ln1149_1_fu_584_p2__1_carry_i_9_n_5\
    );
\addr[0]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_7,
      I2 => icmp_ln1107_reg_725,
      I3 => icmp_ln1101_reg_721,
      I4 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      O => ap_enable_reg_pp0_iter1_reg_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => icmp_ln1101_reg_721,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => flow_control_loop_pipe_sequential_init_U_n_7,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
\conv3_i_i188669_reg_767[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(2),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(0),
      O => conv3_i_i188669_fu_620_p3(0)
    );
\conv3_i_i188669_reg_767[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(3),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(1),
      O => conv3_i_i188669_fu_620_p3(1)
    );
\conv3_i_i188669_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(4),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(2),
      O => conv3_i_i188669_fu_620_p3(2)
    );
\conv3_i_i188669_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(5),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(3),
      O => conv3_i_i188669_fu_620_p3(3)
    );
\conv3_i_i188669_reg_767[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(6),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(4),
      O => conv3_i_i188669_fu_620_p3(4)
    );
\conv3_i_i188669_reg_767[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(7),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(5),
      O => conv3_i_i188669_fu_620_p3(5)
    );
\conv3_i_i188669_reg_767[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(8),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(6),
      O => conv3_i_i188669_fu_620_p3(6)
    );
\conv3_i_i188669_reg_767[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(9),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(7),
      O => conv3_i_i188669_fu_620_p3(7)
    );
\conv3_i_i188669_reg_767[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(10),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(8),
      O => conv3_i_i188669_fu_620_p3(8)
    );
\conv3_i_i188669_reg_767[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1147_1_fu_494_p2(11),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(9),
      O => conv3_i_i188669_fu_620_p3(9)
    );
\conv3_i_i188669_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(0),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(20),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(1),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(21),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(2),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(22),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(3),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(23),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(4),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(24),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(5),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(25),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(6),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(26),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(7),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(27),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(8),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(28),
      R => '0'
    );
\conv3_i_i188669_reg_767_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188669_fu_620_p3(9),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(29),
      R => '0'
    );
\conv3_i_i671_reg_757[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(2),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(0),
      O => conv3_i_i671_fu_606_p3(0)
    );
\conv3_i_i671_reg_757[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(3),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(1),
      O => conv3_i_i671_fu_606_p3(1)
    );
\conv3_i_i671_reg_757[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(4),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(2),
      O => conv3_i_i671_fu_606_p3(2)
    );
\conv3_i_i671_reg_757[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(5),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(3),
      O => conv3_i_i671_fu_606_p3(3)
    );
\conv3_i_i671_reg_757[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(6),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(4),
      O => conv3_i_i671_fu_606_p3(4)
    );
\conv3_i_i671_reg_757[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(7),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(5),
      O => conv3_i_i671_fu_606_p3(5)
    );
\conv3_i_i671_reg_757[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(8),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(6),
      O => conv3_i_i671_fu_606_p3(6)
    );
\conv3_i_i671_reg_757[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(9),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(7),
      O => conv3_i_i671_fu_606_p3(7)
    );
\conv3_i_i671_reg_757[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(10),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(8),
      O => conv3_i_i671_fu_606_p3(8)
    );
\conv3_i_i671_reg_757[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1149_1_fu_584_p2(11),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(9),
      O => conv3_i_i671_fu_606_p3(9)
    );
\conv3_i_i671_reg_757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(0),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(10),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(1),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(11),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(2),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(12),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(3),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(13),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(4),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(14),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(5),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(15),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(6),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(16),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(7),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(17),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(8),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(18),
      R => '0'
    );
\conv3_i_i671_reg_757_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i671_fu_606_p3(9),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(19),
      R => '0'
    );
\conv3_i_i79670_reg_762[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(2),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(0),
      O => conv3_i_i79670_fu_613_p3(0)
    );
\conv3_i_i79670_reg_762[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(3),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(1),
      O => conv3_i_i79670_fu_613_p3(1)
    );
\conv3_i_i79670_reg_762[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(4),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(2),
      O => conv3_i_i79670_fu_613_p3(2)
    );
\conv3_i_i79670_reg_762[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(5),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(3),
      O => conv3_i_i79670_fu_613_p3(3)
    );
\conv3_i_i79670_reg_762[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(6),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(4),
      O => conv3_i_i79670_fu_613_p3(4)
    );
\conv3_i_i79670_reg_762[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(7),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(5),
      O => conv3_i_i79670_fu_613_p3(5)
    );
\conv3_i_i79670_reg_762[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(8),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(6),
      O => conv3_i_i79670_fu_613_p3(6)
    );
\conv3_i_i79670_reg_762[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(9),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(7),
      O => conv3_i_i79670_fu_613_p3(7)
    );
\conv3_i_i79670_reg_762[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(10),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(8),
      O => conv3_i_i79670_fu_613_p3(8)
    );
\conv3_i_i79670_reg_762[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => add_ln1148_1_fu_539_p2(11),
      I1 => icmp_ln1144_1_fu_423_p2,
      I2 => icmp_ln1144_2_fu_441_p2,
      I3 => \^q\(9),
      O => conv3_i_i79670_fu_613_p3(9)
    );
\conv3_i_i79670_reg_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(0),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(0),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(1),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(1),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(2),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(2),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(3),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(3),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(4),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(4),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(5),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(5),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(6),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(6),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(7),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(7),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(8),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(8),
      R => '0'
    );
\conv3_i_i79670_reg_762_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79670_fu_613_p3(9),
      Q => \conv3_i_i188669_reg_767_reg[9]_0\(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln1101_fu_217_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_66,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_67,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_68,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_69,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_70,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_71,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_72,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_73,
      E(0) => x_fu_110,
      Q(16) => \x_fu_110_reg_n_5_[16]\,
      Q(15) => \x_fu_110_reg_n_5_[15]\,
      Q(14) => \x_fu_110_reg_n_5_[14]\,
      Q(13) => \x_fu_110_reg_n_5_[13]\,
      Q(12) => \x_fu_110_reg_n_5_[12]\,
      Q(11) => \x_fu_110_reg_n_5_[11]\,
      Q(10) => \x_fu_110_reg_n_5_[10]\,
      Q(9) => \x_fu_110_reg_n_5_[9]\,
      Q(8) => \x_fu_110_reg_n_5_[8]\,
      Q(7) => \x_fu_110_reg_n_5_[7]\,
      Q(6) => \x_fu_110_reg_n_5_[6]\,
      Q(5) => \x_fu_110_reg_n_5_[5]\,
      Q(4) => \x_fu_110_reg_n_5_[4]\,
      Q(3) => \x_fu_110_reg_n_5_[3]\,
      Q(2) => \x_fu_110_reg_n_5_[2]\,
      Q(1) => \x_fu_110_reg_n_5_[1]\,
      Q(0) => \x_fu_110_reg_n_5_[0]\,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_59,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_60,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_61,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_62,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_63,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_64,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg(0) => p_0_0_0483_1662_fu_114,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      ap_loop_init_int_reg_1(6 downto 0) => ap_loop_init_int_reg(6 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \conv2_i_i_lcssa687_fu_76_reg[0]\(1 downto 0) => \conv2_i_i_lcssa687_fu_76_reg[0]\(1 downto 0),
      \conv2_i_i_lcssa687_load_reg_289_reg[6]\(6) => flow_control_loop_pipe_sequential_init_U_n_52,
      \conv2_i_i_lcssa687_load_reg_289_reg[6]\(5) => flow_control_loop_pipe_sequential_init_U_n_53,
      \conv2_i_i_lcssa687_load_reg_289_reg[6]\(4) => flow_control_loop_pipe_sequential_init_U_n_54,
      \conv2_i_i_lcssa687_load_reg_289_reg[6]\(3) => flow_control_loop_pipe_sequential_init_U_n_55,
      \conv2_i_i_lcssa687_load_reg_289_reg[6]\(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      \conv2_i_i_lcssa687_load_reg_289_reg[6]\(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      \conv2_i_i_lcssa687_load_reg_289_reg[6]\(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(0) => p_0_0_0480_1667_fu_126,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_65,
      icmp_ln1101_reg_721 => icmp_ln1101_reg_721,
      \icmp_ln1101_reg_721_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \icmp_ln1101_reg_721_reg[0]_0\(16 downto 0) => \icmp_ln1101_reg_721_reg[0]_0\(16 downto 0),
      icmp_ln1107_fu_229_p2_carry(15 downto 0) => icmp_ln1107_fu_229_p2_carry_0(15 downto 0),
      icmp_ln1107_reg_725 => icmp_ln1107_reg_725,
      icmp_ln1159_reg_729_pp0_iter2_reg => icmp_ln1159_reg_729_pp0_iter2_reg,
      \icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \icmp_ln1159_reg_729_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \icmp_ln1159_reg_729_reg[0]_0\ => \icmp_ln1159_reg_729_reg_n_5_[0]\,
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_27,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      \p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\(9 downto 0) => p_0_in(9 downto 0),
      \p_0_0_0480_1667_fu_126_reg[0]\ => \p_0_0_0480_1667_fu_126_reg[0]_0\,
      \p_0_0_0480_1667_fu_126_reg[9]\(9 downto 0) => \p_0_0_0480_1667_fu_126_reg[9]_0\(9 downto 0),
      \p_0_0_0481_1665_fu_122_reg[9]\(9 downto 0) => \p_0_0_0481_1665_fu_122_reg[9]_0\(9 downto 0),
      \p_0_0_0482_1663_fu_118_reg[9]\(29 downto 0) => \p_0_0_0482_1663_fu_118_reg[9]_0\(29 downto 0),
      \p_0_0_0482_1663_fu_118_reg[9]_0\(29 downto 0) => \p_0_0_0482_1663_fu_118_reg[9]_1\(29 downto 0),
      \p_0_0_0482_1663_fu_118_reg[9]_1\(9 downto 0) => \p_0_0_0482_1663_fu_118_reg[9]_2\(9 downto 0),
      \p_0_0_0483_1662_fu_114_reg[6]\(6 downto 0) => \p_0_0_0483_1662_fu_114_reg[6]_1\(6 downto 0),
      trunc_ln1_fu_407_p4(6 downto 0) => trunc_ln1_fu_407_p4(6 downto 0),
      \x_fu_110_reg[15]\(7) => flow_control_loop_pipe_sequential_init_U_n_74,
      \x_fu_110_reg[15]\(6) => flow_control_loop_pipe_sequential_init_U_n_75,
      \x_fu_110_reg[15]\(5) => flow_control_loop_pipe_sequential_init_U_n_76,
      \x_fu_110_reg[15]\(4) => flow_control_loop_pipe_sequential_init_U_n_77,
      \x_fu_110_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      \x_fu_110_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      \x_fu_110_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      \x_fu_110_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_81,
      \x_fu_110_reg[16]\(16 downto 0) => x_2_fu_223_p2(16 downto 0)
    );
icmp_ln1101_fu_217_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln1101_fu_217_p2,
      CO(4) => icmp_ln1101_fu_217_p2_carry_n_8,
      CO(3) => icmp_ln1101_fu_217_p2_carry_n_9,
      CO(2) => icmp_ln1101_fu_217_p2_carry_n_10,
      CO(1) => icmp_ln1101_fu_217_p2_carry_n_11,
      CO(0) => icmp_ln1101_fu_217_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_59,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_60,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_61,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_62,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_63,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_64
    );
\icmp_ln1101_reg_721[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln1101_reg_721_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1101_reg_721,
      Q => icmp_ln1101_reg_721_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1101_reg_721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1101_fu_217_p2,
      Q => icmp_ln1101_reg_721,
      R => '0'
    );
icmp_ln1107_fu_229_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1107_fu_229_p2_carry_n_5,
      CO(6) => icmp_ln1107_fu_229_p2_carry_n_6,
      CO(5) => icmp_ln1107_fu_229_p2_carry_n_7,
      CO(4) => icmp_ln1107_fu_229_p2_carry_n_8,
      CO(3) => icmp_ln1107_fu_229_p2_carry_n_9,
      CO(2) => icmp_ln1107_fu_229_p2_carry_n_10,
      CO(1) => icmp_ln1107_fu_229_p2_carry_n_11,
      CO(0) => icmp_ln1107_fu_229_p2_carry_n_12,
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_66,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_67,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_68,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_69,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_70,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_71,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_72,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_73,
      O(7 downto 0) => NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_74,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_75,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_76,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_77,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_78,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_79,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_80,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_81
    );
\icmp_ln1107_fu_229_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln1107_fu_229_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => icmp_ln1107_fu_229_p2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => flow_control_loop_pipe_sequential_init_U_n_65
    );
\icmp_ln1107_reg_725_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1107_fu_229_p2,
      Q => icmp_ln1107_reg_725,
      R => '0'
    );
icmp_ln1144_1_fu_423_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln1144_1_fu_423_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => icmp_ln1144_1_fu_423_p2,
      CO(2) => icmp_ln1144_1_fu_423_p2_carry_n_10,
      CO(1) => icmp_ln1144_1_fu_423_p2_carry_n_11,
      CO(0) => icmp_ln1144_1_fu_423_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln1144_1_fu_423_p2_carry_i_1_n_5,
      DI(2) => icmp_ln1144_1_fu_423_p2_carry_i_2_n_5,
      DI(1) => icmp_ln1144_1_fu_423_p2_carry_i_3_n_5,
      DI(0) => icmp_ln1144_1_fu_423_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln1144_1_fu_423_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln1144_1_fu_423_p2_carry_i_5_n_5,
      S(2) => icmp_ln1144_1_fu_423_p2_carry_i_6_n_5,
      S(1) => icmp_ln1144_1_fu_423_p2_carry_i_7_n_5,
      S(0) => icmp_ln1144_1_fu_423_p2_carry_i_8_n_5
    );
icmp_ln1144_1_fu_423_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(6),
      I1 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(6),
      O => icmp_ln1144_1_fu_423_p2_carry_i_1_n_5
    );
icmp_ln1144_1_fu_423_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(5),
      I1 => trunc_ln1_fu_407_p4(5),
      I2 => trunc_ln1_fu_407_p4(4),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(4),
      O => icmp_ln1144_1_fu_423_p2_carry_i_2_n_5
    );
icmp_ln1144_1_fu_423_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(3),
      I1 => trunc_ln1_fu_407_p4(3),
      I2 => trunc_ln1_fu_407_p4(2),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(2),
      O => icmp_ln1144_1_fu_423_p2_carry_i_3_n_5
    );
icmp_ln1144_1_fu_423_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(1),
      I1 => trunc_ln1_fu_407_p4(1),
      I2 => trunc_ln1_fu_407_p4(0),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(0),
      O => icmp_ln1144_1_fu_423_p2_carry_i_4_n_5
    );
icmp_ln1144_1_fu_423_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(6),
      I1 => trunc_ln1_fu_407_p4(6),
      O => icmp_ln1144_1_fu_423_p2_carry_i_5_n_5
    );
icmp_ln1144_1_fu_423_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(5),
      I1 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(5),
      I2 => trunc_ln1_fu_407_p4(4),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(4),
      O => icmp_ln1144_1_fu_423_p2_carry_i_6_n_5
    );
icmp_ln1144_1_fu_423_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(3),
      I1 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(3),
      I2 => trunc_ln1_fu_407_p4(2),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(2),
      O => icmp_ln1144_1_fu_423_p2_carry_i_7_n_5
    );
icmp_ln1144_1_fu_423_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => trunc_ln1_fu_407_p4(1),
      I1 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(1),
      I2 => trunc_ln1_fu_407_p4(0),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(0),
      O => icmp_ln1144_1_fu_423_p2_carry_i_8_n_5
    );
icmp_ln1144_2_fu_441_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => icmp_ln1144_2_fu_441_p2,
      CO(2) => icmp_ln1144_2_fu_441_p2_carry_n_10,
      CO(1) => icmp_ln1144_2_fu_441_p2_carry_n_11,
      CO(0) => icmp_ln1144_2_fu_441_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln1144_2_fu_441_p2_carry_i_1_n_5,
      DI(2) => icmp_ln1144_2_fu_441_p2_carry_i_2_n_5,
      DI(1) => icmp_ln1144_2_fu_441_p2_carry_i_3_n_5,
      DI(0) => icmp_ln1144_2_fu_441_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln1144_2_fu_441_p2_carry_i_5_n_5,
      S(2) => icmp_ln1144_2_fu_441_p2_carry_i_6_n_5,
      S(1) => icmp_ln1144_2_fu_441_p2_carry_i_7_n_5,
      S(0) => icmp_ln1144_2_fu_441_p2_carry_i_8_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(6),
      I1 => icmp_ln1144_2_fu_441_p2_carry_0(6),
      O => icmp_ln1144_2_fu_441_p2_carry_i_1_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(5),
      I1 => icmp_ln1144_2_fu_441_p2_carry_0(5),
      I2 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(4),
      I3 => icmp_ln1144_2_fu_441_p2_carry_0(4),
      O => icmp_ln1144_2_fu_441_p2_carry_i_2_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(3),
      I1 => icmp_ln1144_2_fu_441_p2_carry_0(3),
      I2 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(2),
      I3 => icmp_ln1144_2_fu_441_p2_carry_0(2),
      O => icmp_ln1144_2_fu_441_p2_carry_i_3_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(1),
      I1 => icmp_ln1144_2_fu_441_p2_carry_0(1),
      I2 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(0),
      I3 => icmp_ln1144_2_fu_441_p2_carry_0(0),
      O => icmp_ln1144_2_fu_441_p2_carry_i_4_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => icmp_ln1144_2_fu_441_p2_carry_0(6),
      I1 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(6),
      O => icmp_ln1144_2_fu_441_p2_carry_i_5_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1144_2_fu_441_p2_carry_0(5),
      I1 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(5),
      I2 => icmp_ln1144_2_fu_441_p2_carry_0(4),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(4),
      O => icmp_ln1144_2_fu_441_p2_carry_i_6_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1144_2_fu_441_p2_carry_0(3),
      I1 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(3),
      I2 => icmp_ln1144_2_fu_441_p2_carry_0(2),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(2),
      O => icmp_ln1144_2_fu_441_p2_carry_i_7_n_5
    );
icmp_ln1144_2_fu_441_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1144_2_fu_441_p2_carry_0(1),
      I1 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(1),
      I2 => icmp_ln1144_2_fu_441_p2_carry_0(0),
      I3 => \^p_0_0_0483_1662_fu_114_reg[6]_0\(0),
      O => icmp_ln1144_2_fu_441_p2_carry_i_8_n_5
    );
\icmp_ln1159_reg_729_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1159_reg_729_reg_n_5_[0]\,
      Q => icmp_ln1159_reg_729_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1159_reg_729_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1159_reg_729_pp0_iter1_reg,
      Q => icmp_ln1159_reg_729_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1159_reg_729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \icmp_ln1159_reg_729_reg_n_5_[0]\,
      R => '0'
    );
\lum_fu_401_p2__2_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \lum_fu_401_p2__2_carry_n_5\,
      CO(6) => \lum_fu_401_p2__2_carry_n_6\,
      CO(5) => \lum_fu_401_p2__2_carry_n_7\,
      CO(4) => \lum_fu_401_p2__2_carry_n_8\,
      CO(3) => \lum_fu_401_p2__2_carry_n_9\,
      CO(2) => \lum_fu_401_p2__2_carry_n_10\,
      CO(1) => \lum_fu_401_p2__2_carry_n_11\,
      CO(0) => \lum_fu_401_p2__2_carry_n_12\,
      DI(7) => \lum_fu_401_p2__2_carry_i_1_n_5\,
      DI(6) => \lum_fu_401_p2__2_carry_i_2_n_5\,
      DI(5) => \lum_fu_401_p2__2_carry_i_3_n_5\,
      DI(4) => \lum_fu_401_p2__2_carry_i_4_n_5\,
      DI(3) => \lum_fu_401_p2__2_carry_i_5_n_5\,
      DI(2) => \lum_fu_401_p2__2_carry_i_6_n_5\,
      DI(1) => \lum_fu_401_p2__2_carry_i_7_n_5\,
      DI(0) => zext_ln1129_4_fu_381_p1(0),
      O(7 downto 3) => trunc_ln1_fu_407_p4(4 downto 0),
      O(2 downto 0) => \NLW_lum_fu_401_p2__2_carry_O_UNCONNECTED\(2 downto 0),
      S(7) => \lum_fu_401_p2__2_carry_i_8_n_5\,
      S(6) => \lum_fu_401_p2__2_carry_i_9_n_5\,
      S(5) => \lum_fu_401_p2__2_carry_i_10_n_5\,
      S(4) => \lum_fu_401_p2__2_carry_i_11_n_5\,
      S(3) => \lum_fu_401_p2__2_carry_i_12_n_5\,
      S(2) => \lum_fu_401_p2__2_carry_i_13_n_5\,
      S(1) => \lum_fu_401_p2__2_carry_i_14_n_5\,
      S(0) => \lum_fu_401_p2__2_carry_i_15_n_5\
    );
\lum_fu_401_p2__2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \lum_fu_401_p2__2_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => trunc_ln1_fu_407_p4(6),
      CO(0) => \NLW_lum_fu_401_p2__2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln1129_2_fu_353_p1(8),
      O(7 downto 1) => \NLW_lum_fu_401_p2__2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => trunc_ln1_fu_407_p4(5),
      S(7 downto 1) => B"0000001",
      S(0) => \lum_fu_401_p2__2_carry__0_i_1_n_5\
    );
\lum_fu_401_p2__2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1117E888"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(7),
      I1 => zext_ln1129_2_fu_353_p1(7),
      I2 => zext_ln1129_2_fu_353_p1(6),
      I3 => zext_ln1129_1_fu_339_p1(6),
      I4 => zext_ln1129_2_fu_353_p1(8),
      O => \lum_fu_401_p2__2_carry__0_i_1_n_5\
    );
\lum_fu_401_p2__2_carry_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(5),
      I1 => zext_ln1129_2_fu_353_p1(5),
      I2 => zext_ln1129_2_fu_353_p1(7),
      I3 => zext_ln1129_4_fu_381_p1(6),
      I4 => \lum_fu_401_p2__2_carry_i_16_n_5\,
      O => \lum_fu_401_p2__2_carry_i_1_n_5\
    );
\lum_fu_401_p2__2_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \lum_fu_401_p2__2_carry_i_3_n_5\,
      I1 => zext_ln1129_4_fu_381_p1(5),
      I2 => \lum_fu_401_p2__2_carry_i_17_n_5\,
      I3 => zext_ln1129_1_fu_339_p1(4),
      I4 => zext_ln1129_2_fu_353_p1(4),
      I5 => zext_ln1129_2_fu_353_p1(6),
      O => \lum_fu_401_p2__2_carry_i_10_n_5\
    );
\lum_fu_401_p2__2_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \lum_fu_401_p2__2_carry_i_4_n_5\,
      I1 => zext_ln1129_4_fu_381_p1(4),
      I2 => \lum_fu_401_p2__2_carry_i_18_n_5\,
      I3 => zext_ln1129_1_fu_339_p1(3),
      I4 => zext_ln1129_2_fu_353_p1(3),
      I5 => zext_ln1129_2_fu_353_p1(5),
      O => \lum_fu_401_p2__2_carry_i_11_n_5\
    );
\lum_fu_401_p2__2_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \lum_fu_401_p2__2_carry_i_5_n_5\,
      I1 => zext_ln1129_4_fu_381_p1(3),
      I2 => \lum_fu_401_p2__2_carry_i_19_n_5\,
      I3 => zext_ln1129_1_fu_339_p1(2),
      I4 => zext_ln1129_2_fu_353_p1(2),
      I5 => zext_ln1129_2_fu_353_p1(4),
      O => \lum_fu_401_p2__2_carry_i_12_n_5\
    );
\lum_fu_401_p2__2_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => zext_ln1129_4_fu_381_p1(2),
      I1 => \lum_fu_401_p2__2_carry_i_20_n_5\,
      I2 => zext_ln1129_2_fu_353_p1(1),
      I3 => zext_ln1129_2_fu_353_p1(3),
      I4 => zext_ln1129_1_fu_339_p1(1),
      I5 => zext_ln1129_4_fu_381_p1(1),
      O => \lum_fu_401_p2__2_carry_i_13_n_5\
    );
\lum_fu_401_p2__2_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \lum_fu_401_p2__2_carry_i_7_n_5\,
      I1 => zext_ln1129_2_fu_353_p1(0),
      I2 => zext_ln1129_1_fu_339_p1(0),
      I3 => zext_ln1129_2_fu_353_p1(2),
      O => \lum_fu_401_p2__2_carry_i_14_n_5\
    );
\lum_fu_401_p2__2_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(0),
      I1 => zext_ln1129_2_fu_353_p1(0),
      I2 => zext_ln1129_2_fu_353_p1(2),
      I3 => zext_ln1129_4_fu_381_p1(0),
      O => \lum_fu_401_p2__2_carry_i_15_n_5\
    );
\lum_fu_401_p2__2_carry_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_353_p1(8),
      I1 => zext_ln1129_1_fu_339_p1(6),
      I2 => zext_ln1129_2_fu_353_p1(6),
      O => \lum_fu_401_p2__2_carry_i_16_n_5\
    );
\lum_fu_401_p2__2_carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_353_p1(7),
      I1 => zext_ln1129_1_fu_339_p1(5),
      I2 => zext_ln1129_2_fu_353_p1(5),
      O => \lum_fu_401_p2__2_carry_i_17_n_5\
    );
\lum_fu_401_p2__2_carry_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_353_p1(6),
      I1 => zext_ln1129_1_fu_339_p1(4),
      I2 => zext_ln1129_2_fu_353_p1(4),
      O => \lum_fu_401_p2__2_carry_i_18_n_5\
    );
\lum_fu_401_p2__2_carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_353_p1(5),
      I1 => zext_ln1129_1_fu_339_p1(3),
      I2 => zext_ln1129_2_fu_353_p1(3),
      O => \lum_fu_401_p2__2_carry_i_19_n_5\
    );
\lum_fu_401_p2__2_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(4),
      I1 => zext_ln1129_2_fu_353_p1(4),
      I2 => zext_ln1129_2_fu_353_p1(6),
      I3 => zext_ln1129_4_fu_381_p1(5),
      I4 => \lum_fu_401_p2__2_carry_i_17_n_5\,
      O => \lum_fu_401_p2__2_carry_i_2_n_5\
    );
\lum_fu_401_p2__2_carry_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_353_p1(4),
      I1 => zext_ln1129_1_fu_339_p1(2),
      I2 => zext_ln1129_2_fu_353_p1(2),
      O => \lum_fu_401_p2__2_carry_i_20_n_5\
    );
\lum_fu_401_p2__2_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(3),
      I1 => zext_ln1129_2_fu_353_p1(3),
      I2 => zext_ln1129_2_fu_353_p1(5),
      I3 => zext_ln1129_4_fu_381_p1(4),
      I4 => \lum_fu_401_p2__2_carry_i_18_n_5\,
      O => \lum_fu_401_p2__2_carry_i_3_n_5\
    );
\lum_fu_401_p2__2_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(2),
      I1 => zext_ln1129_2_fu_353_p1(2),
      I2 => zext_ln1129_2_fu_353_p1(4),
      I3 => zext_ln1129_4_fu_381_p1(3),
      I4 => \lum_fu_401_p2__2_carry_i_19_n_5\,
      O => \lum_fu_401_p2__2_carry_i_4_n_5\
    );
\lum_fu_401_p2__2_carry_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln1129_4_fu_381_p1(2),
      I1 => \lum_fu_401_p2__2_carry_i_20_n_5\,
      I2 => zext_ln1129_1_fu_339_p1(1),
      I3 => zext_ln1129_2_fu_353_p1(3),
      I4 => zext_ln1129_2_fu_353_p1(1),
      O => \lum_fu_401_p2__2_carry_i_5_n_5\
    );
\lum_fu_401_p2__2_carry_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_353_p1(1),
      I1 => zext_ln1129_2_fu_353_p1(3),
      I2 => zext_ln1129_1_fu_339_p1(1),
      I3 => \lum_fu_401_p2__2_carry_i_20_n_5\,
      I4 => zext_ln1129_4_fu_381_p1(2),
      O => \lum_fu_401_p2__2_carry_i_6_n_5\
    );
\lum_fu_401_p2__2_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1129_1_fu_339_p1(1),
      I1 => zext_ln1129_2_fu_353_p1(3),
      I2 => zext_ln1129_2_fu_353_p1(1),
      I3 => zext_ln1129_4_fu_381_p1(1),
      O => \lum_fu_401_p2__2_carry_i_7_n_5\
    );
\lum_fu_401_p2__2_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \lum_fu_401_p2__2_carry_i_1_n_5\,
      I1 => zext_ln1129_2_fu_353_p1(7),
      I2 => zext_ln1129_1_fu_339_p1(7),
      I3 => zext_ln1129_1_fu_339_p1(6),
      I4 => zext_ln1129_2_fu_353_p1(6),
      I5 => zext_ln1129_2_fu_353_p1(8),
      O => \lum_fu_401_p2__2_carry_i_8_n_5\
    );
\lum_fu_401_p2__2_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \lum_fu_401_p2__2_carry_i_2_n_5\,
      I1 => zext_ln1129_4_fu_381_p1(6),
      I2 => \lum_fu_401_p2__2_carry_i_16_n_5\,
      I3 => zext_ln1129_1_fu_339_p1(5),
      I4 => zext_ln1129_2_fu_353_p1(5),
      I5 => zext_ln1129_2_fu_353_p1(7),
      O => \lum_fu_401_p2__2_carry_i_9_n_5\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D2F0F0F0F0F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_7,
      I2 => push_0,
      I3 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      I4 => icmp_ln1101_reg_721,
      I5 => icmp_ln1107_reg_725,
      O => ap_enable_reg_pp0_iter1_reg_1(0)
    );
\mOutPtr[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0D0F0F0F0F0F0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_7,
      I2 => push_0,
      I3 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      I4 => icmp_ln1101_reg_721,
      I5 => icmp_ln1107_reg_725,
      O => p_9_in
    );
\p_0_0_0479657_lcssa664689_fu_80[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => flow_control_loop_pipe_sequential_init_U_n_7,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      I3 => icmp_ln1101_reg_721_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_reg_0(0)
    );
\p_0_0_0480_1667_fu_126_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => \p_0_0_0480_1667_fu_126_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => \p_0_0_0480_1667_fu_126_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \p_0_0_0480_1667_fu_126_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => zext_ln1129_4_fu_381_p1(0),
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => zext_ln1129_4_fu_381_p1(1),
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => zext_ln1129_4_fu_381_p1(2),
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => zext_ln1129_4_fu_381_p1(3),
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => zext_ln1129_4_fu_381_p1(4),
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => zext_ln1129_4_fu_381_p1(5),
      R => '0'
    );
\p_0_0_0480_1667_fu_126_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => zext_ln1129_4_fu_381_p1(6),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => \p_0_0_0480_1667_fu_126_reg_n_5_[0]\,
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => \p_0_0_0480_1667_fu_126_reg_n_5_[1]\,
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => \p_0_0_0480_1667_fu_126_reg_n_5_[2]\,
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_4_fu_381_p1(0),
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_4_fu_381_p1(1),
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_4_fu_381_p1(2),
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_4_fu_381_p1(3),
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_4_fu_381_p1(4),
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_4_fu_381_p1(5),
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0480_1667_load_reg_749_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_4_fu_381_p1(6),
      Q => \^p_0_0_0480_1667_load_reg_749_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => \p_0_0_0481_1665_fu_122_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => zext_ln1129_2_fu_353_p1(0),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => zext_ln1129_2_fu_353_p1(1),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => zext_ln1129_2_fu_353_p1(2),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => zext_ln1129_2_fu_353_p1(3),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => zext_ln1129_2_fu_353_p1(4),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => zext_ln1129_2_fu_353_p1(5),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => zext_ln1129_2_fu_353_p1(6),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => zext_ln1129_2_fu_353_p1(7),
      R => '0'
    );
\p_0_0_0481_1665_fu_122_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => zext_ln1129_2_fu_353_p1(8),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => \p_0_0_0481_1665_fu_122_reg_n_5_[0]\,
      Q => \^q\(0),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(0),
      Q => \^q\(1),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(1),
      Q => \^q\(2),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(2),
      Q => \^q\(3),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(3),
      Q => \^q\(4),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(4),
      Q => \^q\(5),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(5),
      Q => \^q\(6),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(6),
      Q => \^q\(7),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(7),
      Q => \^q\(8),
      R => '0'
    );
\p_0_0_0481_1665_load_reg_741_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_2_fu_353_p1(8),
      Q => \^q\(9),
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(0),
      Q => \p_0_0_0482_1663_fu_118_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(1),
      Q => \p_0_0_0482_1663_fu_118_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(2),
      Q => zext_ln1129_1_fu_339_p1(0),
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(3),
      Q => zext_ln1129_1_fu_339_p1(1),
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(4),
      Q => zext_ln1129_1_fu_339_p1(2),
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(5),
      Q => zext_ln1129_1_fu_339_p1(3),
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(6),
      Q => zext_ln1129_1_fu_339_p1(4),
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(7),
      Q => zext_ln1129_1_fu_339_p1(5),
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(8),
      Q => zext_ln1129_1_fu_339_p1(6),
      R => '0'
    );
\p_0_0_0482_1663_fu_118_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_fu_126,
      D => p_0_in(9),
      Q => zext_ln1129_1_fu_339_p1(7),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => p_0_0_0480_1667_load_reg_7490
    );
\p_0_0_0482_1663_load_reg_733_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => \p_0_0_0482_1663_fu_118_reg_n_5_[0]\,
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(0),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => \p_0_0_0482_1663_fu_118_reg_n_5_[1]\,
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(1),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_1_fu_339_p1(0),
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(2),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_1_fu_339_p1(1),
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(3),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_1_fu_339_p1(2),
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(4),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_1_fu_339_p1(3),
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(5),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_1_fu_339_p1(4),
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(6),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_1_fu_339_p1(5),
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(7),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_1_fu_339_p1(6),
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(8),
      R => '0'
    );
\p_0_0_0482_1663_load_reg_733_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1667_load_reg_7490,
      D => zext_ln1129_1_fu_339_p1(7),
      Q => \^p_0_0_0482_1663_load_reg_733_reg[9]_0\(9),
      R => '0'
    );
\p_0_0_0483_1662_fu_114_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1662_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \^p_0_0_0483_1662_fu_114_reg[6]_0\(0),
      R => '0'
    );
\p_0_0_0483_1662_fu_114_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1662_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \^p_0_0_0483_1662_fu_114_reg[6]_0\(1),
      R => '0'
    );
\p_0_0_0483_1662_fu_114_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1662_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \^p_0_0_0483_1662_fu_114_reg[6]_0\(2),
      R => '0'
    );
\p_0_0_0483_1662_fu_114_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1662_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \^p_0_0_0483_1662_fu_114_reg[6]_0\(3),
      R => '0'
    );
\p_0_0_0483_1662_fu_114_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1662_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \^p_0_0_0483_1662_fu_114_reg[6]_0\(4),
      R => '0'
    );
\p_0_0_0483_1662_fu_114_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1662_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \^p_0_0_0483_1662_fu_114_reg[6]_0\(5),
      R => '0'
    );
\p_0_0_0483_1662_fu_114_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1662_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \^p_0_0_0483_1662_fu_114_reg[6]_0\(6),
      R => '0'
    );
\p_0_0_0483_1_lcssa679_fu_60[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \conv2_i_i_lcssa687_fu_76_reg[0]\(1),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => flow_control_loop_pipe_sequential_init_U_n_7,
      O => E(0)
    );
\x_fu_110_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(0),
      Q => \x_fu_110_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(10),
      Q => \x_fu_110_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(11),
      Q => \x_fu_110_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(12),
      Q => \x_fu_110_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(13),
      Q => \x_fu_110_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(14),
      Q => \x_fu_110_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(15),
      Q => \x_fu_110_reg_n_5_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(16),
      Q => \x_fu_110_reg_n_5_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(1),
      Q => \x_fu_110_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(2),
      Q => \x_fu_110_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(3),
      Q => \x_fu_110_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(4),
      Q => \x_fu_110_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(5),
      Q => \x_fu_110_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(6),
      Q => \x_fu_110_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(7),
      Q => \x_fu_110_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(8),
      Q => \x_fu_110_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\x_fu_110_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(9),
      Q => \x_fu_110_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d2_S is
  port (
    imgBayer_empty_n : out STD_LOGIC;
    imgBayer_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[0][9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    imgBayer_dout : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    cmp84_reg_666 : in STD_LOGIC;
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 9 downto 0 );
    push : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d2_S is
  signal \^addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__4_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \full_n_i_1__5_n_5\ : STD_LOGIC;
  signal \^imgbayer_empty_n\ : STD_LOGIC;
  signal \^imgbayer_full_n\ : STD_LOGIC;
  signal imgBayer_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__4\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__3\ : label is "soft_lutpair557";
begin
  addr(0) <= \^addr\(0);
  imgBayer_empty_n <= \^imgbayer_empty_n\;
  imgBayer_full_n <= \^imgbayer_full_n\;
U_design_1_v_demosaic_0_0_fifo_w10_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d2_S_ShiftReg
     port map (
      D(9 downto 0) => D(9 downto 0),
      DOUTBDOUT(9 downto 0) => DOUTBDOUT(9 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      \SRL_SIG_reg[0][9]_0\(9 downto 0) => \SRL_SIG_reg[0][9]\(9 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][1]\,
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][3]\,
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      \SRL_SIG_reg[1][8]_0\ => \SRL_SIG_reg[1][8]\,
      \SRL_SIG_reg[1][9]_0\ => \SRL_SIG_reg[1][9]\,
      ap_clk => ap_clk,
      cmp84_reg_666 => cmp84_reg_666,
      imgBayer_dout(9 downto 0) => imgBayer_dout(9 downto 0),
      push => push,
      ram_reg_bram_0 => \^addr\(0)
    );
\addr[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9FB2604"
    )
        port map (
      I0 => push,
      I1 => full_n_reg_0,
      I2 => \addr[0]_i_2__4_n_5\,
      I3 => \^imgbayer_empty_n\,
      I4 => \^addr\(0),
      O => \addr[0]_i_1__0_n_5\
    );
\addr[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => imgBayer_num_data_valid(2),
      I1 => imgBayer_num_data_valid(0),
      I2 => imgBayer_num_data_valid(1),
      O => \addr[0]_i_2__4_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__0_n_5\,
      Q => \^addr\(0),
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => imgBayer_num_data_valid(2),
      I1 => imgBayer_num_data_valid(0),
      I2 => imgBayer_num_data_valid(1),
      I3 => full_n_reg_0,
      I4 => push,
      I5 => \^imgbayer_empty_n\,
      O => \empty_n_i_1__5_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_5\,
      Q => \^imgbayer_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => imgBayer_num_data_valid(2),
      I1 => imgBayer_num_data_valid(0),
      I2 => imgBayer_num_data_valid(1),
      I3 => push,
      I4 => full_n_reg_0,
      I5 => \^imgbayer_full_n\,
      O => \full_n_i_1__5_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_5\,
      Q => \^imgbayer_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgBayer_num_data_valid(0),
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => imgBayer_num_data_valid(0),
      I1 => push,
      I2 => full_n_reg_0,
      I3 => imgBayer_num_data_valid(1),
      O => \mOutPtr[1]_i_1__7_n_5\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA59"
    )
        port map (
      I0 => imgBayer_num_data_valid(2),
      I1 => push,
      I2 => full_n_reg_0,
      I3 => imgBayer_num_data_valid(1),
      I4 => imgBayer_num_data_valid(0),
      O => \mOutPtr[2]_i_2__3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => imgBayer_num_data_valid(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__7_n_5\,
      Q => imgBayer_num_data_valid(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__3_n_5\,
      Q => imgBayer_num_data_valid(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S is
  port (
    bayerPhase_c1_empty_n : out STD_LOGIC;
    bayerPhase_c1_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c_write : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S is
  signal \addr15_in__0\ : STD_LOGIC;
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \^bayerphase_c1_empty_n\ : STD_LOGIC;
  signal \^bayerphase_c1_full_n\ : STD_LOGIC;
  signal bayerPhase_c1_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \full_n_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__2_n_5\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair421";
begin
  bayerPhase_c1_empty_n <= \^bayerphase_c1_empty_n\;
  bayerPhase_c1_full_n <= \^bayerphase_c1_full_n\;
U_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => push,
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][15]_0\ => \^bayerphase_c1_full_n\,
      \SRL_SIG_reg[0][15]_1\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^bayerphase_c1_full_n\,
      I1 => \SRL_SIG_reg[0][15]\,
      I2 => \^bayerphase_c1_empty_n\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I4 => \addr15_in__0\,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(0),
      I1 => bayerPhase_c1_num_data_valid(2),
      I2 => bayerPhase_c1_num_data_valid(1),
      O => \addr15_in__0\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => \addr_reg[0]_0\
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(2),
      I1 => bayerPhase_c1_num_data_valid(0),
      I2 => bayerPhase_c1_num_data_valid(1),
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I4 => \^bayerphase_c1_empty_n\,
      I5 => push,
      O => \empty_n_i_1__4_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_5\,
      Q => \^bayerphase_c1_empty_n\,
      R => \addr_reg[0]_0\
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(2),
      I1 => bayerPhase_c1_num_data_valid(0),
      I2 => bayerPhase_c1_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^bayerphase_c1_full_n\,
      O => \full_n_i_1__4_n_5\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \SRL_SIG_reg[0][15]\,
      I1 => \^bayerphase_c1_full_n\,
      I2 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I3 => \^bayerphase_c1_empty_n\,
      O => p_9_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I1 => \^bayerphase_c1_empty_n\,
      I2 => \SRL_SIG_reg[0][15]\,
      I3 => \^bayerphase_c1_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_5\,
      Q => \^bayerphase_c1_full_n\,
      S => \addr_reg[0]_0\
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(0),
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(0),
      I1 => bayerPhase_c1_num_data_valid(1),
      I2 => \SRL_SIG_reg[0][15]\,
      I3 => \^bayerphase_c1_full_n\,
      I4 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I5 => \^bayerphase_c1_empty_n\,
      O => \mOutPtr[1]_i_1__4_n_5\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^bayerphase_c1_full_n\,
      I1 => \SRL_SIG_reg[0][15]\,
      I2 => \^bayerphase_c1_empty_n\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      O => \mOutPtr[2]_i_1__2_n_5\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => bayerPhase_c1_num_data_valid(0),
      I1 => bayerPhase_c1_num_data_valid(1),
      I2 => bayerPhase_c1_num_data_valid(2),
      I3 => push,
      I4 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I5 => \^bayerphase_c1_empty_n\,
      O => \mOutPtr[2]_i_2__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_5\,
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => bayerPhase_c1_num_data_valid(0),
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_5\,
      D => \mOutPtr[1]_i_1__4_n_5\,
      Q => bayerPhase_c1_num_data_valid(1),
      R => \addr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_5\,
      D => \mOutPtr[2]_i_2__2_n_5\,
      Q => bayerPhase_c1_num_data_valid(2),
      R => \addr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_4 is
  port (
    bayerPhase_c_empty_n : out STD_LOGIC;
    bayerPhase_c_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_4 : entity is "design_1_v_demosaic_0_0_fifo_w16_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_4 is
  signal \addr15_in__2\ : STD_LOGIC;
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \^bayerphase_c_empty_n\ : STD_LOGIC;
  signal \^bayerphase_c_full_n\ : STD_LOGIC;
  signal bayerPhase_c_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \full_n_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__1_n_5\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair431";
begin
  bayerPhase_c_empty_n <= \^bayerphase_c_empty_n\;
  bayerPhase_c_full_n <= \^bayerphase_c_full_n\;
U_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][15]_0\(14 downto 0) => \SRL_SIG_reg[1][15]\(14 downto 0),
      ap_clk => ap_clk,
      push => push,
      \x_phase_reg_387_reg[0]\ => \addr_reg_n_5_[0]\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F5FDF5F60A020A0"
    )
        port map (
      I0 => push,
      I1 => DebayerRandBatG_U0_ap_start,
      I2 => \^bayerphase_c_empty_n\,
      I3 => \mOutPtr_reg[1]_0\(0),
      I4 => \addr15_in__2\,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(0),
      I1 => bayerPhase_c_num_data_valid(2),
      I2 => bayerPhase_c_num_data_valid(1),
      O => \addr15_in__2\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => full_n_reg_0
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(2),
      I1 => bayerPhase_c_num_data_valid(0),
      I2 => bayerPhase_c_num_data_valid(1),
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^bayerphase_c_empty_n\,
      I5 => push,
      O => \empty_n_i_1__3_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_5\,
      Q => \^bayerphase_c_empty_n\,
      R => full_n_reg_0
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(2),
      I1 => bayerPhase_c_num_data_valid(0),
      I2 => bayerPhase_c_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^bayerphase_c_full_n\,
      O => \full_n_i_1__3_n_5\
    );
full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I1 => \^bayerphase_c_full_n\,
      I2 => \mOutPtr_reg[1]_0\(0),
      I3 => \^bayerphase_c_empty_n\,
      I4 => DebayerRandBatG_U0_ap_start,
      O => p_9_in
    );
full_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\(0),
      I1 => \^bayerphase_c_empty_n\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I4 => \^bayerphase_c_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_5\,
      Q => \^bayerphase_c_full_n\,
      S => full_n_reg_0
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(0),
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969696969696969"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(0),
      I1 => bayerPhase_c_num_data_valid(1),
      I2 => push,
      I3 => \mOutPtr_reg[1]_0\(0),
      I4 => \^bayerphase_c_empty_n\,
      I5 => DebayerRandBatG_U0_ap_start,
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \^bayerphase_c_full_n\,
      I1 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => \^bayerphase_c_empty_n\,
      I4 => \mOutPtr_reg[1]_0\(0),
      O => \mOutPtr[2]_i_1__1_n_5\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => bayerPhase_c_num_data_valid(0),
      I1 => bayerPhase_c_num_data_valid(1),
      I2 => bayerPhase_c_num_data_valid(2),
      I3 => push,
      I4 => \mOutPtr_reg[2]_0\,
      I5 => \^bayerphase_c_empty_n\,
      O => \mOutPtr[2]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__1_n_5\,
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => bayerPhase_c_num_data_valid(0),
      R => full_n_reg_0
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__1_n_5\,
      D => \mOutPtr[1]_i_1__3_n_5\,
      Q => bayerPhase_c_num_data_valid(1),
      R => full_n_reg_0
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__1_n_5\,
      D => \mOutPtr[2]_i_2__1_n_5\,
      Q => bayerPhase_c_num_data_valid(2),
      R => full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x is
  port (
    Debayer_U0_ap_start : out STD_LOGIC;
    Block_entry_split_proc_U0_ap_continue : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    Debayer_U0_ap_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x is
  signal \^block_entry_split_proc_u0_ap_continue\ : STD_LOGIC;
  signal \^debayer_u0_ap_start\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal \full_n_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__5_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__3\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__5\ : label is "soft_lutpair546";
begin
  Block_entry_split_proc_U0_ap_continue <= \^block_entry_split_proc_u0_ap_continue\;
  Debayer_U0_ap_start <= \^debayer_u0_ap_start\;
U_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
     port map (
      Block_entry_split_proc_U0_ap_continue => \^block_entry_split_proc_u0_ap_continue\,
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      addr(0) => addr(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      push => push
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FF95FF2A006A00"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[0]_1\(0),
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \^debayer_u0_ap_start\,
      I4 => \addr[0]_i_2__3_n_5\,
      I5 => addr(0),
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => \addr[0]_i_2__3_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFB00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \^debayer_u0_ap_start\,
      I4 => Debayer_U0_ap_ready,
      I5 => push,
      O => \empty_n_i_1__7_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_5\,
      Q => \^debayer_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777777730000000"
    )
        port map (
      I0 => \addr[0]_i_2__3_n_5\,
      I1 => push,
      I2 => \^debayer_u0_ap_start\,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => \mOutPtr_reg[0]_1\(0),
      I5 => \^block_entry_split_proc_u0_ap_continue\,
      O => \full_n_i_1__7_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_5\,
      Q => \^block_entry_split_proc_u0_ap_continue\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666659999999"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => push,
      I2 => \^debayer_u0_ap_start\,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => \mOutPtr_reg[0]_1\(0),
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__9_n_5\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => push,
      I1 => \^debayer_u0_ap_start\,
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \mOutPtr_reg[0]_1\(0),
      O => \mOutPtr[2]_i_1__4_n_5\
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => p_9_in,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[2]_i_2__5_n_5\
    );
\mOutPtr[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => push,
      I1 => \^debayer_u0_ap_start\,
      I2 => \mOutPtr_reg[0]_0\(0),
      I3 => \mOutPtr_reg[0]_1\(0),
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_5\,
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_5\,
      D => \mOutPtr[1]_i_1__9_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_5\,
      D => \mOutPtr[2]_i_2__5_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S is
  port (
    imgG_empty_n : out STD_LOGIC;
    imgG_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][19]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][18]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][17]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][16]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][29]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][28]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][27]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][26]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][25]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][24]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][21]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][20]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    cmp59_i_reg_545 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \SRL_SIG_reg[0][29]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][28]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][27]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][26]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][25]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][24]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][22]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][21]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][20]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][6]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][5]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][4]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][3]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][2]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal full_n_i_1_n_5 : STD_LOGIC;
  signal \^imgg_empty_n\ : STD_LOGIC;
  signal \^imgg_full_n\ : STD_LOGIC;
  signal imgG_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair462";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgG_empty_n <= \^imgg_empty_n\;
  imgG_full_n <= \^imgg_full_n\;
U_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg_6
     port map (
      D(29 downto 0) => \SRL_SIG_reg[0]_0\(29 downto 0),
      Q(29 downto 0) => Q(29 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][19]_0\(9 downto 0) => D(9 downto 0),
      \SRL_SIG_reg[0][1]_0\ => \SRL_SIG_reg[0][1]\,
      \SRL_SIG_reg[0][20]_0\ => \SRL_SIG_reg[0][20]\,
      \SRL_SIG_reg[0][21]_0\ => \SRL_SIG_reg[0][21]\,
      \SRL_SIG_reg[0][22]_0\ => \SRL_SIG_reg[0][22]\,
      \SRL_SIG_reg[0][23]_0\ => \SRL_SIG_reg[0][23]\,
      \SRL_SIG_reg[0][24]_0\ => \SRL_SIG_reg[0][24]\,
      \SRL_SIG_reg[0][25]_0\ => \SRL_SIG_reg[0][25]\,
      \SRL_SIG_reg[0][26]_0\ => \SRL_SIG_reg[0][26]\,
      \SRL_SIG_reg[0][27]_0\ => \SRL_SIG_reg[0][27]\,
      \SRL_SIG_reg[0][28]_0\ => \SRL_SIG_reg[0][28]\,
      \SRL_SIG_reg[0][29]_0\ => \SRL_SIG_reg[0][29]\,
      \SRL_SIG_reg[0][2]_0\ => \SRL_SIG_reg[0][2]\,
      \SRL_SIG_reg[0][3]_0\ => \SRL_SIG_reg[0][3]\,
      \SRL_SIG_reg[0][4]_0\ => \SRL_SIG_reg[0][4]\,
      \SRL_SIG_reg[0][5]_0\ => \SRL_SIG_reg[0][5]\,
      \SRL_SIG_reg[0][6]_0\ => \SRL_SIG_reg[0][6]\,
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][10]_0\ => \SRL_SIG_reg[1][10]\,
      \SRL_SIG_reg[1][11]_0\ => \SRL_SIG_reg[1][11]\,
      \SRL_SIG_reg[1][12]_0\ => \SRL_SIG_reg[1][12]\,
      \SRL_SIG_reg[1][13]_0\ => \SRL_SIG_reg[1][13]\,
      \SRL_SIG_reg[1][14]_0\ => \SRL_SIG_reg[1][14]\,
      \SRL_SIG_reg[1][15]_0\ => \SRL_SIG_reg[1][15]\,
      \SRL_SIG_reg[1][16]_0\ => \SRL_SIG_reg[1][16]\,
      \SRL_SIG_reg[1][17]_0\ => \SRL_SIG_reg[1][17]\,
      \SRL_SIG_reg[1][18]_0\ => \SRL_SIG_reg[1][18]\,
      \SRL_SIG_reg[1][19]_0\ => \SRL_SIG_reg[1][19]\,
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][1]\,
      \SRL_SIG_reg[1][20]_0\ => \SRL_SIG_reg[1][20]\,
      \SRL_SIG_reg[1][21]_0\ => \SRL_SIG_reg[1][21]\,
      \SRL_SIG_reg[1][22]_0\ => \SRL_SIG_reg[1][22]\,
      \SRL_SIG_reg[1][23]_0\ => \SRL_SIG_reg[1][23]\,
      \SRL_SIG_reg[1][24]_0\ => \SRL_SIG_reg[1][24]\,
      \SRL_SIG_reg[1][25]_0\ => \SRL_SIG_reg[1][25]\,
      \SRL_SIG_reg[1][26]_0\ => \SRL_SIG_reg[1][26]\,
      \SRL_SIG_reg[1][27]_0\ => \SRL_SIG_reg[1][27]\,
      \SRL_SIG_reg[1][28]_0\ => \SRL_SIG_reg[1][28]\,
      \SRL_SIG_reg[1][29]_0\ => \SRL_SIG_reg[1][29]\,
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][3]\,
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      \SRL_SIG_reg[1][8]_0\ => \SRL_SIG_reg[1][8]\,
      \SRL_SIG_reg[1][9]_0\ => \SRL_SIG_reg[1][9]\,
      ap_clk => ap_clk,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      d0(29 downto 0) => d0(29 downto 0),
      push => push,
      q1(29 downto 0) => q1(29 downto 0),
      ram_reg_bram_1 => \^addr_reg[0]_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0777F888"
    )
        port map (
      I0 => p_6_in,
      I1 => addr15_in,
      I2 => p_9_in,
      I3 => \^imgg_empty_n\,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => imgG_num_data_valid(0),
      I1 => imgG_num_data_valid(2),
      I2 => imgG_num_data_valid(1),
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \^addr_reg[0]_0\,
      R => \mOutPtr_reg[0]_0\
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => imgG_num_data_valid(2),
      I2 => imgG_num_data_valid(0),
      I3 => imgG_num_data_valid(1),
      I4 => p_6_in,
      I5 => \^imgg_empty_n\,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^imgg_empty_n\,
      R => \mOutPtr_reg[0]_0\
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => imgG_num_data_valid(2),
      I1 => imgG_num_data_valid(0),
      I2 => imgG_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgg_full_n\,
      O => full_n_i_1_n_5
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_5,
      Q => \^imgg_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgG_num_data_valid(0),
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => imgG_num_data_valid(0),
      I1 => imgG_num_data_valid(1),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => imgG_num_data_valid(0),
      I1 => imgG_num_data_valid(1),
      I2 => imgG_num_data_valid(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1_n_5\,
      Q => imgG_num_data_valid(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1_n_5\,
      Q => imgG_num_data_valid(1),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2_n_5\,
      Q => imgG_num_data_valid(2),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_5 is
  port (
    imgRB_empty_n : out STD_LOGIC;
    imgRB_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][29]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[0][29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[1][28]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][27]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][26]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][25]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][24]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][22]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][21]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][20]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][19]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][18]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][17]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][16]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][14]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][13]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][12]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][10]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][9]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][6]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][5]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][3]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][2]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][1]\ : out STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    cmp59_i_reg_465 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read : in STD_LOGIC;
    \addr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_5 : entity is "design_1_v_demosaic_0_0_fifo_w30_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_5 is
  signal \addr15_in__1\ : STD_LOGIC;
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \full_n_i_1__0_n_5\ : STD_LOGIC;
  signal \^imgrb_empty_n\ : STD_LOGIC;
  signal \^imgrb_full_n\ : STD_LOGIC;
  signal imgRB_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair494";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgRB_empty_n <= \^imgrb_empty_n\;
  imgRB_full_n <= \^imgrb_full_n\;
U_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_ShiftReg
     port map (
      D(29 downto 0) => D(29 downto 0),
      Q(29 downto 0) => Q(29 downto 0),
      \SRL_SIG_reg[0][29]_0\(29 downto 0) => \SRL_SIG_reg[0][29]\(29 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\(0) => \SRL_SIG_reg[1][0]_0\(0),
      \SRL_SIG_reg[1][10]_0\ => \SRL_SIG_reg[1][10]\,
      \SRL_SIG_reg[1][11]_0\ => \SRL_SIG_reg[1][11]\,
      \SRL_SIG_reg[1][12]_0\ => \SRL_SIG_reg[1][12]\,
      \SRL_SIG_reg[1][13]_0\ => \SRL_SIG_reg[1][13]\,
      \SRL_SIG_reg[1][14]_0\ => \SRL_SIG_reg[1][14]\,
      \SRL_SIG_reg[1][15]_0\ => \SRL_SIG_reg[1][15]\,
      \SRL_SIG_reg[1][16]_0\ => \SRL_SIG_reg[1][16]\,
      \SRL_SIG_reg[1][17]_0\ => \SRL_SIG_reg[1][17]\,
      \SRL_SIG_reg[1][18]_0\ => \SRL_SIG_reg[1][18]\,
      \SRL_SIG_reg[1][19]_0\ => \SRL_SIG_reg[1][19]\,
      \SRL_SIG_reg[1][1]_0\ => \SRL_SIG_reg[1][1]\,
      \SRL_SIG_reg[1][20]_0\ => \SRL_SIG_reg[1][20]\,
      \SRL_SIG_reg[1][21]_0\ => \SRL_SIG_reg[1][21]\,
      \SRL_SIG_reg[1][22]_0\ => \SRL_SIG_reg[1][22]\,
      \SRL_SIG_reg[1][23]_0\ => \SRL_SIG_reg[1][23]\,
      \SRL_SIG_reg[1][24]_0\ => \SRL_SIG_reg[1][24]\,
      \SRL_SIG_reg[1][25]_0\ => \SRL_SIG_reg[1][25]\,
      \SRL_SIG_reg[1][26]_0\ => \SRL_SIG_reg[1][26]\,
      \SRL_SIG_reg[1][27]_0\ => \SRL_SIG_reg[1][27]\,
      \SRL_SIG_reg[1][28]_0\ => \SRL_SIG_reg[1][28]\,
      \SRL_SIG_reg[1][29]_0\ => \SRL_SIG_reg[1][29]\,
      \SRL_SIG_reg[1][2]_0\ => \SRL_SIG_reg[1][2]\,
      \SRL_SIG_reg[1][3]_0\ => \SRL_SIG_reg[1][3]\,
      \SRL_SIG_reg[1][4]_0\ => \SRL_SIG_reg[1][4]\,
      \SRL_SIG_reg[1][5]_0\ => \SRL_SIG_reg[1][5]\,
      \SRL_SIG_reg[1][6]_0\ => \SRL_SIG_reg[1][6]\,
      \SRL_SIG_reg[1][7]_0\ => \SRL_SIG_reg[1][7]\,
      \SRL_SIG_reg[1][8]_0\ => \SRL_SIG_reg[1][8]\,
      \SRL_SIG_reg[1][9]_0\ => \SRL_SIG_reg[1][9]\,
      ap_clk => ap_clk,
      cmp59_i_reg_465 => cmp59_i_reg_465,
      d0(29 downto 0) => d0(29 downto 0),
      q1(29 downto 0) => q1(29 downto 0),
      ram_reg_bram_1 => \^addr_reg[0]_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B777F77748880888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\(0),
      I1 => \^imgrb_empty_n\,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read,
      I3 => \addr_reg[0]_1\(0),
      I4 => \addr15_in__1\,
      I5 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => imgRB_num_data_valid(0),
      I1 => imgRB_num_data_valid(2),
      I2 => imgRB_num_data_valid(1),
      O => \addr15_in__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \^addr_reg[0]_0\,
      R => \mOutPtr_reg[0]_0\
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => imgRB_num_data_valid(2),
      I2 => imgRB_num_data_valid(0),
      I3 => imgRB_num_data_valid(1),
      I4 => p_6_in,
      I5 => \^imgrb_empty_n\,
      O => \empty_n_i_1__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_5\,
      Q => \^imgrb_empty_n\,
      R => \mOutPtr_reg[0]_0\
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => imgRB_num_data_valid(2),
      I1 => imgRB_num_data_valid(0),
      I2 => imgRB_num_data_valid(1),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgrb_full_n\,
      O => \full_n_i_1__0_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_5\,
      Q => \^imgrb_full_n\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgRB_num_data_valid(0),
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => imgRB_num_data_valid(0),
      I1 => imgRB_num_data_valid(1),
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => imgRB_num_data_valid(0),
      I1 => imgRB_num_data_valid(1),
      I2 => imgRB_num_data_valid(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => imgRB_num_data_valid(0),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => imgRB_num_data_valid(1),
      R => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__0_n_5\,
      Q => imgRB_num_data_valid(2),
      R => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x is
  port (
    imgRgb_empty_n : out STD_LOGIC;
    imgRgb_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    push : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][29]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \SRL_SIG_reg[0][19]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][18]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][17]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][16]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x is
  signal \addr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \addr[0]_i_3_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal \full_n_i_1__6_n_5\ : STD_LOGIC;
  signal \^imgrgb_empty_n\ : STD_LOGIC;
  signal \^imgrgb_full_n\ : STD_LOGIC;
  signal imgRgb_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__4_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_3\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__4\ : label is "soft_lutpair559";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgRgb_empty_n <= \^imgrgb_empty_n\;
  imgRgb_full_n <= \^imgrgb_full_n\;
U_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg_1
     port map (
      D(29 downto 0) => D(29 downto 0),
      Q(29 downto 0) => Q(29 downto 0),
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[0][16]_0\ => \SRL_SIG_reg[0][16]\,
      \SRL_SIG_reg[0][17]_0\ => \SRL_SIG_reg[0][17]\,
      \SRL_SIG_reg[0][18]_0\ => \SRL_SIG_reg[0][18]\,
      \SRL_SIG_reg[0][19]_0\ => \SRL_SIG_reg[0][19]\,
      \SRL_SIG_reg[0][29]_0\(19 downto 0) => \SRL_SIG_reg[0][29]\(19 downto 0),
      ap_clk => ap_clk,
      push => push
    );
\addr[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD3202C"
    )
        port map (
      I0 => \^imgrgb_empty_n\,
      I1 => empty_n_reg_0,
      I2 => push,
      I3 => \addr[0]_i_3_n_5\,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__1_n_5\
    );
\addr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(0),
      I2 => imgRgb_num_data_valid(1),
      O => \addr[0]_i_3_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__1_n_5\,
      Q => \^addr_reg[0]_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(0),
      I2 => imgRgb_num_data_valid(1),
      I3 => empty_n_reg_0,
      I4 => push,
      I5 => \^imgrgb_empty_n\,
      O => \empty_n_i_1__6_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_5\,
      Q => \^imgrgb_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(0),
      I2 => imgRgb_num_data_valid(1),
      I3 => push,
      I4 => empty_n_reg_0,
      I5 => \^imgrgb_full_n\,
      O => \full_n_i_1__6_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_5\,
      Q => \^imgrgb_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgRgb_num_data_valid(0),
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => imgRgb_num_data_valid(0),
      I1 => p_9_in,
      I2 => imgRgb_num_data_valid(1),
      O => \mOutPtr[1]_i_1__8_n_5\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AA9"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => p_9_in,
      I2 => imgRgb_num_data_valid(1),
      I3 => imgRgb_num_data_valid(0),
      O => \mOutPtr[2]_i_2__4_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => imgRgb_num_data_valid(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__8_n_5\,
      Q => imgRgb_num_data_valid(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__4_n_5\,
      Q => imgRgb_num_data_valid(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0 is
  port (
    imgUnzip_empty_n : out STD_LOGIC;
    imgUnzip_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][29]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    load_p2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0 : entity is "design_1_v_demosaic_0_0_fifo_w30_d2_S_x";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0 is
  signal \addr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \addr[0]_i_2__5_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \full_n_i_1__9_n_5\ : STD_LOGIC;
  signal \^imgunzip_empty_n\ : STD_LOGIC;
  signal \^imgunzip_full_n\ : STD_LOGIC;
  signal imgUnzip_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__6_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__5\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__8\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__6\ : label is "soft_lutpair576";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgUnzip_empty_n <= \^imgunzip_empty_n\;
  imgUnzip_full_n <= \^imgunzip_full_n\;
U_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_ShiftReg
     port map (
      D(29 downto 0) => D(29 downto 0),
      Q(29 downto 0) => Q(29 downto 0),
      \SRL_SIG_reg[0][29]_0\(29 downto 0) => \SRL_SIG_reg[0][29]\(29 downto 0),
      \SRL_SIG_reg[1][29]_0\(29 downto 0) => \SRL_SIG_reg[1][29]\(29 downto 0),
      ap_clk => ap_clk,
      \data_p2_reg[0]\ => \^addr_reg[0]_0\,
      push => push
    );
\addr[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D9FB2604"
    )
        port map (
      I0 => push,
      I1 => load_p2,
      I2 => \addr[0]_i_2__5_n_5\,
      I3 => \^imgunzip_empty_n\,
      I4 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__2_n_5\
    );
\addr[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => imgUnzip_num_data_valid(0),
      I2 => imgUnzip_num_data_valid(1),
      O => \addr[0]_i_2__5_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__2_n_5\,
      Q => \^addr_reg[0]_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF0000AAAA"
    )
        port map (
      I0 => push,
      I1 => imgUnzip_num_data_valid(2),
      I2 => imgUnzip_num_data_valid(0),
      I3 => imgUnzip_num_data_valid(1),
      I4 => load_p2,
      I5 => \^imgunzip_empty_n\,
      O => \empty_n_i_1__9_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_5\,
      Q => \^imgunzip_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00FF0000"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => imgUnzip_num_data_valid(0),
      I2 => imgUnzip_num_data_valid(1),
      I3 => push,
      I4 => load_p2,
      I5 => \^imgunzip_full_n\,
      O => \full_n_i_1__9_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_5\,
      Q => \^imgunzip_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgUnzip_num_data_valid(0),
      O => \mOutPtr[0]_i_1__8_n_5\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A659"
    )
        port map (
      I0 => imgUnzip_num_data_valid(0),
      I1 => push,
      I2 => load_p2,
      I3 => imgUnzip_num_data_valid(1),
      O => \mOutPtr[1]_i_1__10_n_5\
    );
\mOutPtr[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAA59"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => push,
      I2 => load_p2,
      I3 => imgUnzip_num_data_valid(1),
      I4 => imgUnzip_num_data_valid(0),
      O => \mOutPtr[2]_i_2__6_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_5\,
      Q => imgUnzip_num_data_valid(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__10_n_5\,
      Q => imgUnzip_num_data_valid(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__6_n_5\,
      Q => imgUnzip_num_data_valid(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 is
  port (
    CEP : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    P : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\ : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    icmp_ln328_reg_3813 : in STD_LOGIC;
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\ : in STD_LOGIC;
    \g_reg_4263_reg[15]_i_11\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1 is
begin
design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_20
     port map (
      B(13 downto 0) => B(13 downto 0),
      CEB1 => CEP,
      D(15 downto 0) => D(15 downto 0),
      DSP_ALU_INST(23 downto 0) => DSP_ALU_INST(23 downto 0),
      P(9 downto 0) => P(9 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \g_reg_4263_reg[15]_i_11_0\(24 downto 0) => \g_reg_4263_reg[15]_i_11\(24 downto 0),
      \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0\ => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0\,
      \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\ => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\,
      \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\ => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\,
      icmp_ln328_reg_3813 => icmp_ln328_reg_3813,
      imgBayer_empty_n => imgBayer_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    CEP : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17 : entity is "design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17 is
begin
design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_DSP48_0
     port map (
      B(13 downto 0) => B(13 downto 0),
      CEP => CEP,
      DSP_ALU_INST(9 downto 0) => DSP_ALU_INST(9 downto 0),
      DSP_ALU_INST_0(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      P(24 downto 0) => P(24 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer is
  port (
    ack_in_t_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ap_sync_AXIvideo2MultiBayer_U0_ap_ready : out STD_LOGIC;
    \axi_data_fu_84_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[2]\ : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    imgBayer_full_n : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \trunc_ln146_reg_335_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \trunc_ln145_reg_330_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal and_ln188_reg_369 : STD_LOGIC;
  signal \and_ln188_reg_369[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ap_sync_ready\ : STD_LOGIC;
  signal axi_data_2_fu_78 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_last_2_reg_126 : STD_LOGIC;
  signal axi_last_4_loc_fu_86 : STD_LOGIC;
  signal cmp10251_fu_233_p2 : STD_LOGIC;
  signal cmp10251_reg_353 : STD_LOGIC;
  signal cols_reg_345 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_9 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_220_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_9 : STD_LOGIC;
  signal i_4_fu_253_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_82[10]_i_3_n_5\ : STD_LOGIC;
  signal i_fu_82_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal regslice_both_s_axis_video_V_data_V_U_n_10 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_11 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_7 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_8 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_9 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal rows_reg_340 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal select_ln188_reg_380 : STD_LOGIC;
  signal \sof_reg_114[0]_i_1_n_5\ : STD_LOGIC;
  signal \sof_reg_114_reg_n_5_[0]\ : STD_LOGIC;
  signal trunc_ln145_reg_330 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal trunc_ln146_reg_335 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal xor_ln188_fu_239_p2 : STD_LOGIC;
  signal xor_ln188_reg_358 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair17";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_fu_82[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_fu_82[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_fu_82[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_fu_82[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_fu_82[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_fu_82[7]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_fu_82[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_fu_82[9]_i_1\ : label is "soft_lutpair18";
begin
  Q(0) <= \^q\(0);
  ap_sync_ready <= \^ap_sync_ready\;
\and_ln188_reg_369[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \sof_reg_114_reg_n_5_[0]\,
      I1 => xor_ln188_reg_358,
      I2 => ap_CS_fsm_state5,
      I3 => and_ln188_reg_369,
      O => \and_ln188_reg_369[0]_i_1_n_5\
    );
\and_ln188_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln188_reg_369[0]_i_1_n_5\,
      Q => and_ln188_reg_369,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2222"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[5]_i_2_n_5\,
      I2 => ap_start,
      I3 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I4 => \^q\(0),
      O => \ap_NS_fsm__0\(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I2 => ap_start,
      O => \ap_NS_fsm__0\(1)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_state4,
      O => \ap_NS_fsm__0\(4)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_3_n_5\,
      I1 => \ap_CS_fsm[5]_i_4_n_5\,
      I2 => \ap_CS_fsm[5]_i_5_n_5\,
      I3 => \ap_CS_fsm[5]_i_6_n_5\,
      O => \ap_CS_fsm[5]_i_2_n_5\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => rows_reg_340(9),
      I1 => i_fu_82_reg(9),
      I2 => rows_reg_340(10),
      I3 => i_fu_82_reg(10),
      O => \ap_CS_fsm[5]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_340(4),
      I1 => i_fu_82_reg(4),
      I2 => i_fu_82_reg(5),
      I3 => rows_reg_340(5),
      I4 => i_fu_82_reg(3),
      I5 => rows_reg_340(3),
      O => \ap_CS_fsm[5]_i_4_n_5\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_340(0),
      I1 => i_fu_82_reg(0),
      I2 => i_fu_82_reg(1),
      I3 => rows_reg_340(1),
      I4 => i_fu_82_reg(2),
      I5 => rows_reg_340(2),
      O => \ap_CS_fsm[5]_i_5_n_5\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_340(6),
      I1 => i_fu_82_reg(6),
      I2 => i_fu_82_reg(7),
      I3 => rows_reg_340(7),
      I4 => i_fu_82_reg(8),
      I5 => rows_reg_340(8),
      O => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10,
      Q => \ap_CS_fsm_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_5_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_sync_ready\,
      I1 => ap_start,
      I2 => ap_rst_n,
      O => int_ap_start_reg
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[5]_i_2_n_5\,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => ap_sync_AXIvideo2MultiBayer_U0_ap_ready
    );
\axi_data_2_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(0),
      Q => axi_data_2_fu_78(0),
      R => '0'
    );
\axi_data_2_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(1),
      Q => axi_data_2_fu_78(1),
      R => '0'
    );
\axi_data_2_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(2),
      Q => axi_data_2_fu_78(2),
      R => '0'
    );
\axi_data_2_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(3),
      Q => axi_data_2_fu_78(3),
      R => '0'
    );
\axi_data_2_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(4),
      Q => axi_data_2_fu_78(4),
      R => '0'
    );
\axi_data_2_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(5),
      Q => axi_data_2_fu_78(5),
      R => '0'
    );
\axi_data_2_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(6),
      Q => axi_data_2_fu_78(6),
      R => '0'
    );
\axi_data_2_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(7),
      Q => axi_data_2_fu_78(7),
      R => '0'
    );
\axi_data_2_fu_78_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(8),
      Q => axi_data_2_fu_78(8),
      R => '0'
    );
\axi_data_2_fu_78_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      D => p_1_in(9),
      Q => axi_data_2_fu_78(9),
      R => '0'
    );
\axi_last_2_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11,
      Q => axi_last_2_reg_126,
      R => '0'
    );
\axi_last_4_loc_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11,
      Q => axi_last_4_loc_fu_86,
      R => '0'
    );
\cmp10251_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => cmp10251_fu_233_p2,
      Q => cmp10251_reg_353,
      R => '0'
    );
\cols_reg_345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_15,
      Q => cols_reg_345(0),
      R => '0'
    );
\cols_reg_345_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_5,
      Q => cols_reg_345(10),
      R => '0'
    );
\cols_reg_345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_14,
      Q => cols_reg_345(1),
      R => '0'
    );
\cols_reg_345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_13,
      Q => cols_reg_345(2),
      R => '0'
    );
\cols_reg_345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_12,
      Q => cols_reg_345(3),
      R => '0'
    );
\cols_reg_345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_11,
      Q => cols_reg_345(4),
      R => '0'
    );
\cols_reg_345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_10,
      Q => cols_reg_345(5),
      R => '0'
    );
\cols_reg_345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_9,
      Q => cols_reg_345(6),
      R => '0'
    );
\cols_reg_345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_8,
      Q => cols_reg_345(7),
      R => '0'
    );
\cols_reg_345_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_7,
      Q => cols_reg_345(8),
      R => '0'
    );
\cols_reg_345_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_6,
      Q => cols_reg_345(9),
      R => '0'
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(9 downto 8),
      E(0) => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[7]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10,
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg(0) => s_axis_video_TVALID_int_regslice,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      \axi_last_4_reg_99_reg[0]_0\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln188_reg_380 => select_ln188_reg_380
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
     port map (
      D(1) => \ap_NS_fsm__0\(3),
      D(0) => ap_NS_fsm(2),
      E(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      Q(0) => s_axis_video_TVALID_int_regslice,
      \ap_CS_fsm_reg[1]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10,
      \ap_CS_fsm_reg[2]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_126 => axi_last_2_reg_126,
      \axi_last_2_reg_126_reg[0]\(3) => ap_CS_fsm_state10,
      \axi_last_2_reg_126_reg[0]\(2) => ap_CS_fsm_state4,
      \axi_last_2_reg_126_reg[0]\(1) => ap_CS_fsm_state3,
      \axi_last_2_reg_126_reg[0]\(0) => ap_CS_fsm_state2,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      \axi_last_4_loc_fu_86_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_11,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      \sof_reg_79_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width
     port map (
      D(1) => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10,
      D(0) => \ap_NS_fsm__0\(5),
      E(0) => E(0),
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[4]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12,
      \ap_CS_fsm_reg[5]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8,
      \ap_CS_fsm_reg[8]\(9 downto 0) => p_1_in(9 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_fu_84_reg[9]_0\(9 downto 0) => \axi_data_fu_84_reg[9]\(9 downto 0),
      \axi_data_fu_84_reg[9]_1\(9 downto 0) => axi_data_2_fu_78(9 downto 0),
      \axi_data_fu_84_reg[9]_2\(9) => regslice_both_s_axis_video_V_data_V_U_n_7,
      \axi_data_fu_84_reg[9]_2\(8) => regslice_both_s_axis_video_V_data_V_U_n_8,
      \axi_data_fu_84_reg[9]_2\(7) => regslice_both_s_axis_video_V_data_V_U_n_9,
      \axi_data_fu_84_reg[9]_2\(6) => regslice_both_s_axis_video_V_data_V_U_n_10,
      \axi_data_fu_84_reg[9]_2\(5) => regslice_both_s_axis_video_V_data_V_U_n_11,
      \axi_data_fu_84_reg[9]_2\(4) => regslice_both_s_axis_video_V_data_V_U_n_12,
      \axi_data_fu_84_reg[9]_2\(3) => regslice_both_s_axis_video_V_data_V_U_n_13,
      \axi_data_fu_84_reg[9]_2\(2) => regslice_both_s_axis_video_V_data_V_U_n_14,
      \axi_data_fu_84_reg[9]_2\(1) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \axi_data_fu_84_reg[9]_2\(0) => regslice_both_s_axis_video_V_data_V_U_n_16,
      axi_last_2_reg_126 => axi_last_2_reg_126,
      cmp10251_reg_353 => cmp10251_reg_353,
      \data_p1_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      \eol_reg_155[0]_i_2\ => \sof_reg_114_reg_n_5_[0]\,
      \eol_reg_155_reg[0]_0\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_9,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg => \ap_CS_fsm[5]_i_2_n_5\,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      \icmp_ln166_reg_273_reg[0]_0\(0) => s_axis_video_TVALID_int_regslice,
      imgBayer_full_n => imgBayer_full_n,
      \j_fu_80[10]_i_4\(10 downto 0) => cols_reg_345(10 downto 0),
      \mOutPtr_reg[2]\ => \mOutPtr_reg[2]\,
      push => push,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln188_reg_380 => select_ln188_reg_380
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_220: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      Q(10 downto 0) => d_read_reg_22(10 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => trunc_ln145_reg_330(10 downto 0)
    );
grp_reg_unsigned_short_s_fu_225: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_reg_unsigned_short_s_21
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      Q(10) => grp_reg_unsigned_short_s_fu_225_n_5,
      Q(9) => grp_reg_unsigned_short_s_fu_225_n_6,
      Q(8) => grp_reg_unsigned_short_s_fu_225_n_7,
      Q(7) => grp_reg_unsigned_short_s_fu_225_n_8,
      Q(6) => grp_reg_unsigned_short_s_fu_225_n_9,
      Q(5) => grp_reg_unsigned_short_s_fu_225_n_10,
      Q(4) => grp_reg_unsigned_short_s_fu_225_n_11,
      Q(3) => grp_reg_unsigned_short_s_fu_225_n_12,
      Q(2) => grp_reg_unsigned_short_s_fu_225_n_13,
      Q(1) => grp_reg_unsigned_short_s_fu_225_n_14,
      Q(0) => grp_reg_unsigned_short_s_fu_225_n_15,
      ap_clk => ap_clk,
      cmp10251_fu_233_p2 => cmp10251_fu_233_p2,
      \d_read_reg_22_reg[10]_0\(10 downto 0) => trunc_ln146_reg_335(10 downto 0),
      xor_ln188_fu_239_p2 => xor_ln188_fu_239_p2
    );
\i_fu_82[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_82_reg(0),
      O => i_4_fu_253_p2(0)
    );
\i_fu_82[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[5]_i_2_n_5\,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0
    );
\i_fu_82[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_82_reg(10),
      I1 => i_fu_82_reg(8),
      I2 => i_fu_82_reg(6),
      I3 => \i_fu_82[10]_i_3_n_5\,
      I4 => i_fu_82_reg(7),
      I5 => i_fu_82_reg(9),
      O => i_4_fu_253_p2(10)
    );
\i_fu_82[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_82_reg(5),
      I1 => i_fu_82_reg(3),
      I2 => i_fu_82_reg(0),
      I3 => i_fu_82_reg(1),
      I4 => i_fu_82_reg(2),
      I5 => i_fu_82_reg(4),
      O => \i_fu_82[10]_i_3_n_5\
    );
\i_fu_82[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_82_reg(0),
      I1 => i_fu_82_reg(1),
      O => i_4_fu_253_p2(1)
    );
\i_fu_82[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_82_reg(2),
      I1 => i_fu_82_reg(1),
      I2 => i_fu_82_reg(0),
      O => i_4_fu_253_p2(2)
    );
\i_fu_82[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_82_reg(3),
      I1 => i_fu_82_reg(0),
      I2 => i_fu_82_reg(1),
      I3 => i_fu_82_reg(2),
      O => i_4_fu_253_p2(3)
    );
\i_fu_82[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_fu_82_reg(4),
      I1 => i_fu_82_reg(2),
      I2 => i_fu_82_reg(1),
      I3 => i_fu_82_reg(0),
      I4 => i_fu_82_reg(3),
      O => i_4_fu_253_p2(4)
    );
\i_fu_82[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_82_reg(5),
      I1 => i_fu_82_reg(3),
      I2 => i_fu_82_reg(0),
      I3 => i_fu_82_reg(1),
      I4 => i_fu_82_reg(2),
      I5 => i_fu_82_reg(4),
      O => i_4_fu_253_p2(5)
    );
\i_fu_82[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_82_reg(6),
      I1 => \i_fu_82[10]_i_3_n_5\,
      O => i_4_fu_253_p2(6)
    );
\i_fu_82[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_82_reg(7),
      I1 => \i_fu_82[10]_i_3_n_5\,
      I2 => i_fu_82_reg(6),
      O => i_4_fu_253_p2(7)
    );
\i_fu_82[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_82_reg(8),
      I1 => i_fu_82_reg(6),
      I2 => \i_fu_82[10]_i_3_n_5\,
      I3 => i_fu_82_reg(7),
      O => i_4_fu_253_p2(8)
    );
\i_fu_82[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_fu_82_reg(9),
      I1 => i_fu_82_reg(7),
      I2 => \i_fu_82[10]_i_3_n_5\,
      I3 => i_fu_82_reg(6),
      I4 => i_fu_82_reg(8),
      O => i_4_fu_253_p2(9)
    );
\i_fu_82_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(0),
      Q => i_fu_82_reg(0),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(10),
      Q => i_fu_82_reg(10),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(1),
      Q => i_fu_82_reg(1),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(2),
      Q => i_fu_82_reg(2),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(3),
      Q => i_fu_82_reg(3),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(4),
      Q => i_fu_82_reg(4),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(5),
      Q => i_fu_82_reg(5),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(6),
      Q => i_fu_82_reg(6),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(7),
      Q => i_fu_82_reg(7),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(8),
      Q => i_fu_82_reg(8),
      R => \ap_NS_fsm__0\(1)
    );
\i_fu_82_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(9),
      Q => i_fu_82_reg(9),
      R => \ap_NS_fsm__0\(1)
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200F2F2F200"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \ap_CS_fsm[5]_i_2_n_5\,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I3 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg,
      I4 => ap_start,
      I5 => ap_done_reg,
      O => \^ap_sync_ready\
    );
regslice_both_s_axis_video_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both
     port map (
      Q(0) => s_axis_video_TVALID_int_regslice,
      ack_in_t_reg_0 => ack_in_t_reg,
      ack_in_t_reg_1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[9]_0\(9) => regslice_both_s_axis_video_V_data_V_U_n_7,
      \data_p1_reg[9]_0\(8) => regslice_both_s_axis_video_V_data_V_U_n_8,
      \data_p1_reg[9]_0\(7) => regslice_both_s_axis_video_V_data_V_U_n_9,
      \data_p1_reg[9]_0\(6) => regslice_both_s_axis_video_V_data_V_U_n_10,
      \data_p1_reg[9]_0\(5) => regslice_both_s_axis_video_V_data_V_U_n_11,
      \data_p1_reg[9]_0\(4) => regslice_both_s_axis_video_V_data_V_U_n_12,
      \data_p1_reg[9]_0\(3) => regslice_both_s_axis_video_V_data_V_U_n_13,
      \data_p1_reg[9]_0\(2) => regslice_both_s_axis_video_V_data_V_U_n_14,
      \data_p1_reg[9]_0\(1) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \data_p1_reg[9]_0\(0) => regslice_both_s_axis_video_V_data_V_U_n_16,
      s_axis_video_TDATA(9 downto 0) => s_axis_video_TDATA(9 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_22\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[0]_0\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_23\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5,
      \data_p1_reg[0]_1\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_8,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
\rows_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(0),
      Q => rows_reg_340(0),
      R => '0'
    );
\rows_reg_340_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(10),
      Q => rows_reg_340(10),
      R => '0'
    );
\rows_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(1),
      Q => rows_reg_340(1),
      R => '0'
    );
\rows_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(2),
      Q => rows_reg_340(2),
      R => '0'
    );
\rows_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(3),
      Q => rows_reg_340(3),
      R => '0'
    );
\rows_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(4),
      Q => rows_reg_340(4),
      R => '0'
    );
\rows_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(5),
      Q => rows_reg_340(5),
      R => '0'
    );
\rows_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(6),
      Q => rows_reg_340(6),
      R => '0'
    );
\rows_reg_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(7),
      Q => rows_reg_340(7),
      R => '0'
    );
\rows_reg_340_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(8),
      Q => rows_reg_340(8),
      R => '0'
    );
\rows_reg_340_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(9),
      Q => rows_reg_340(9),
      R => '0'
    );
\select_ln188_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_9,
      Q => select_ln188_reg_380,
      R => '0'
    );
\sof_reg_114[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CFCA"
    )
        port map (
      I0 => \sof_reg_114_reg_n_5_[0]\,
      I1 => and_ln188_reg_369,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state4,
      O => \sof_reg_114[0]_i_1_n_5\
    );
\sof_reg_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_114[0]_i_1_n_5\,
      Q => \sof_reg_114_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln145_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(0),
      Q => trunc_ln145_reg_330(0),
      R => '0'
    );
\trunc_ln145_reg_330_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(10),
      Q => trunc_ln145_reg_330(10),
      R => '0'
    );
\trunc_ln145_reg_330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(1),
      Q => trunc_ln145_reg_330(1),
      R => '0'
    );
\trunc_ln145_reg_330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(2),
      Q => trunc_ln145_reg_330(2),
      R => '0'
    );
\trunc_ln145_reg_330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(3),
      Q => trunc_ln145_reg_330(3),
      R => '0'
    );
\trunc_ln145_reg_330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(4),
      Q => trunc_ln145_reg_330(4),
      R => '0'
    );
\trunc_ln145_reg_330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(5),
      Q => trunc_ln145_reg_330(5),
      R => '0'
    );
\trunc_ln145_reg_330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(6),
      Q => trunc_ln145_reg_330(6),
      R => '0'
    );
\trunc_ln145_reg_330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(7),
      Q => trunc_ln145_reg_330(7),
      R => '0'
    );
\trunc_ln145_reg_330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(8),
      Q => trunc_ln145_reg_330(8),
      R => '0'
    );
\trunc_ln145_reg_330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln145_reg_330_reg[10]_0\(9),
      Q => trunc_ln145_reg_330(9),
      R => '0'
    );
\trunc_ln146_reg_335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(0),
      Q => trunc_ln146_reg_335(0),
      R => '0'
    );
\trunc_ln146_reg_335_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(10),
      Q => trunc_ln146_reg_335(10),
      R => '0'
    );
\trunc_ln146_reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(1),
      Q => trunc_ln146_reg_335(1),
      R => '0'
    );
\trunc_ln146_reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(2),
      Q => trunc_ln146_reg_335(2),
      R => '0'
    );
\trunc_ln146_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(3),
      Q => trunc_ln146_reg_335(3),
      R => '0'
    );
\trunc_ln146_reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(4),
      Q => trunc_ln146_reg_335(4),
      R => '0'
    );
\trunc_ln146_reg_335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(5),
      Q => trunc_ln146_reg_335(5),
      R => '0'
    );
\trunc_ln146_reg_335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(6),
      Q => trunc_ln146_reg_335(6),
      R => '0'
    );
\trunc_ln146_reg_335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(7),
      Q => trunc_ln146_reg_335(7),
      R => '0'
    );
\trunc_ln146_reg_335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(8),
      Q => trunc_ln146_reg_335(8),
      R => '0'
    );
\trunc_ln146_reg_335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_NS_fsm__0\(1),
      D => \trunc_ln146_reg_335_reg[10]_0\(9),
      Q => trunc_ln146_reg_335(9),
      R => '0'
    );
\xor_ln188_reg_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => xor_ln188_fu_239_p2,
      Q => xor_ln188_reg_358,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_done_cache : out STD_LOGIC;
    icmp_ln439_reg_3865_pp0_iter9_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_loop_exit_ready_pp0_iter9_reg : out STD_LOGIC;
    \p_load67_reg_3891_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load69_reg_3886_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load71_reg_3881_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load73_reg_3876_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load_reg_3976_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load51_reg_3971_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load52_reg_3965_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load53_reg_3960_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load54_reg_3955_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load55_reg_3949_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load56_reg_3944_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load57_reg_3939_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load58_reg_3933_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load59_reg_3928_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load60_reg_3923_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load61_reg_3917_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load62_reg_3912_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load63_reg_3907_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_load64_reg_3901_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter10_reg_0 : out STD_LOGIC;
    \icmp_ln328_reg_3813_reg[0]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \cmp84_reg_666_reg[0]\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \g_reg_4263_reg[14]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_20\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    imgBayer_dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\ : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    imgG_full_n : in STD_LOGIC;
    out_y_reg_671 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_136_fu_272_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_137_fu_276_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_128_fu_240_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_141_fu_292_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_142_fu_296_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_143_fu_300_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_130_fu_248_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_146_fu_312_reg[0]_0\ : in STD_LOGIC;
    \empty_144_fu_304_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_146_fu_312_reg[1]_0\ : in STD_LOGIC;
    \empty_146_fu_312_reg[2]_0\ : in STD_LOGIC;
    \empty_146_fu_312_reg[3]_0\ : in STD_LOGIC;
    \empty_146_fu_312_reg[4]_0\ : in STD_LOGIC;
    \empty_146_fu_312_reg[5]_0\ : in STD_LOGIC;
    \empty_146_fu_312_reg[6]_0\ : in STD_LOGIC;
    \empty_146_fu_312_reg[7]_0\ : in STD_LOGIC;
    \empty_146_fu_312_reg[8]_0\ : in STD_LOGIC;
    \empty_146_fu_312_reg[9]_0\ : in STD_LOGIC;
    \empty_145_fu_308_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_146_fu_312_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_131_fu_252_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_138_fu_280_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_139_fu_284_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_132_fu_256_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_133_fu_260_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_134_fu_264_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_127_fu_236_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_140_fu_288_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \empty_129_fu_244_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln318_reg_3809_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln328_reg_3813_reg[0]_i_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    x_phase_reg_546 : in STD_LOGIC;
    cmp170_reg_686 : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    clear : in STD_LOGIC;
    \SRL_SIG_reg[0][19]\ : in STD_LOGIC;
    cmp689_reg_681 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
  signal DIV1_TABLE_U_n_39 : STD_LOGIC;
  signal DIV1_TABLE_U_n_40 : STD_LOGIC;
  signal DIV1_TABLE_U_n_41 : STD_LOGIC;
  signal DIV1_TABLE_U_n_42 : STD_LOGIC;
  signal DIV1_TABLE_U_n_43 : STD_LOGIC;
  signal DIV1_TABLE_U_n_44 : STD_LOGIC;
  signal DIV1_TABLE_U_n_45 : STD_LOGIC;
  signal DIV1_TABLE_U_n_46 : STD_LOGIC;
  signal DIV1_TABLE_U_n_47 : STD_LOGIC;
  signal DIV1_TABLE_U_n_48 : STD_LOGIC;
  signal DIV1_TABLE_U_n_57 : STD_LOGIC;
  signal DIV1_TABLE_U_n_58 : STD_LOGIC;
  signal DIV1_TABLE_U_n_59 : STD_LOGIC;
  signal DIV1_TABLE_U_n_60 : STD_LOGIC;
  signal DIV1_TABLE_U_n_61 : STD_LOGIC;
  signal DIV1_TABLE_U_n_62 : STD_LOGIC;
  signal DIV1_TABLE_U_n_63 : STD_LOGIC;
  signal DIV1_TABLE_U_n_64 : STD_LOGIC;
  signal DIV1_TABLE_U_n_65 : STD_LOGIC;
  signal DIV1_TABLE_U_n_66 : STD_LOGIC;
  signal DIV1_TABLE_U_n_67 : STD_LOGIC;
  signal DIV1_TABLE_U_n_68 : STD_LOGIC;
  signal DIV1_TABLE_U_n_69 : STD_LOGIC;
  signal DIV2_TABLE_ce0_local : STD_LOGIC;
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_10_fu_1750_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_11_fu_1778_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_1_fu_1474_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_2_fu_1506_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_3_fu_1534_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_4_fu_1566_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_5_fu_1602_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_6_fu_1626_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_7_fu_1658_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_8_fu_1690_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_9_fu_1718_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal K_fu_1438_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal PixBufVal_fu_1265_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal SD_1_reg_4148 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SD_1_reg_4148[6]_i_10_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_11_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_12_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_13_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_14_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_15_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_16_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_17_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_18_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_19_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_20_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_21_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_22_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_23_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_24_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_25_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_26_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_27_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[6]_i_28_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_11_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_12_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_13_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_14_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_15_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_16_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_17_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_18_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_19_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_20_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_21_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_22_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_23_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_4_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_5_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148[9]_i_7_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_1_n_10\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_1_n_11\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_1_n_12\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_9_n_10\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_9_n_11\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_9_n_12\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_9_n_6\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_9_n_7\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_9_n_8\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[6]_i_9_n_9\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_10_n_10\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_10_n_11\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_10_n_12\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_10_n_6\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_10_n_8\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_10_n_9\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_6_n_10\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_6_n_12\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_9_n_10\ : STD_LOGIC;
  signal \SD_1_reg_4148_reg[9]_i_9_n_12\ : STD_LOGIC;
  signal SD_reg_4143 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SD_reg_4143[6]_i_10_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_11_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_12_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_13_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_14_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_15_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_16_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_17_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_18_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_19_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_20_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_21_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_22_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_23_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_24_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_25_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_26_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_27_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[6]_i_28_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_11_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_12_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_13_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_14_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_15_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_16_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_17_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_18_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_19_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_20_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_21_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_22_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_23_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_4_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_5_n_5\ : STD_LOGIC;
  signal \SD_reg_4143[9]_i_7_n_5\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_1_n_10\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_1_n_11\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_1_n_12\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_1_n_5\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_1_n_7\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_1_n_8\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_1_n_9\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_9_n_10\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_9_n_11\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_9_n_12\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_9_n_5\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_9_n_6\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_9_n_7\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_9_n_8\ : STD_LOGIC;
  signal \SD_reg_4143_reg[6]_i_9_n_9\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_10_n_10\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_10_n_11\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_10_n_12\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_10_n_5\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_10_n_6\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_10_n_7\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_10_n_8\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_10_n_9\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_6_n_10\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_6_n_12\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_9_n_10\ : STD_LOGIC;
  signal \SD_reg_4143_reg[9]_i_9_n_12\ : STD_LOGIC;
  signal add_ln483_fu_2186_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln484_fu_2274_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln492_1_fu_3033_p2 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal add_ln492_3_fu_3059_p2 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal add_ln492_4_fu_3075_p2 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal add_ln492_5_fu_3091_p2 : STD_LOGIC_VECTOR ( 12 downto 3 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_366 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter10_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_5 : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter9_reg\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_empty_149_reg_801 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_empty_149_reg_801[9]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_empty_156_reg_819 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_phi_reg_pp0_iter2_empty_164_reg_837 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ave_1_fu_1862_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2_n_5\ : STD_LOGIC;
  signal ave_1_reg_4055_pp0_iter5_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ave_2_fu_1886_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2_n_5\ : STD_LOGIC;
  signal ave_2_reg_4070_pp0_iter5_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ave_3_fu_1920_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ave_3_reg_4085 : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal \ave_3_reg_4085[2]_i_10_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_11_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_12_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_13_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_14_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_15_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_16_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_17_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_18_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_20_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_21_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_22_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_23_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_24_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_25_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_26_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_27_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_4_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_5_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_7_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_8_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[2]_i_9_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_10_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_11_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_13_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_14_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_15_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_16_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_4_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_5_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_7_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_8_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085[8]_i_9_n_5\ : STD_LOGIC;
  signal ave_3_reg_4085_pp0_iter3_reg : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal \ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal ave_3_reg_4085_pp0_iter4_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ave_3_reg_4085_reg[2]_i_19_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_19_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_19_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_19_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_19_n_6\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_19_n_7\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_19_n_8\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_19_n_9\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_1_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_1_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_1_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_1_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_1_n_7\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_1_n_8\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_1_n_9\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_2_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_2_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_2_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[2]_i_2_n_9\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_12_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_12_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_12_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_12_n_8\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_2_n_10\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_2_n_11\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_2_n_12\ : STD_LOGIC;
  signal \ave_3_reg_4085_reg[8]_i_2_n_8\ : STD_LOGIC;
  signal ave_fu_1820_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \ave_reg_4028_pp0_iter3_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[10]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[11]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_10_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_11_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_10\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_11\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_12\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_8\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_13_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_14_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_15_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_16_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_10\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_11\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_12\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_9\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_10\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_11\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_12\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_8\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_3_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_4_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_5_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_6_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_7_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_8_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_9_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[13]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_10_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_11_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_12_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_13_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_14_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_15_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_16_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_17_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_18_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_10\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_11\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_12\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_6\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_7\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_8\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_9\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_10\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_11\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_12\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_6\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_7\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_8\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_9\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_20_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_21_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_22_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_23_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_24_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_25_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_26_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_27_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_10\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_11\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_12\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_6\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_7\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_8\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_9\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_3_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_4_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_5_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_6_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_7_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_8_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_9_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[8]_srl2_n_5\ : STD_LOGIC;
  signal \ave_reg_4028_pp0_iter3_reg_reg[9]_srl2_n_5\ : STD_LOGIC;
  signal ave_reg_4028_pp0_iter4_reg : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \cmp147_reg_3841[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3841[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3841[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3841_reg_n_5_[0]\ : STD_LOGIC;
  signal empty_127_fu_236 : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[7]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[8]\ : STD_LOGIC;
  signal \empty_127_fu_236_reg_n_5_[9]\ : STD_LOGIC;
  signal empty_129_fu_244 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \empty_129_fu_244[9]_i_3_n_5\ : STD_LOGIC;
  signal \empty_131_fu_252__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_132_fu_256 : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[7]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[8]\ : STD_LOGIC;
  signal \empty_132_fu_256_reg_n_5_[9]\ : STD_LOGIC;
  signal empty_133_fu_260 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_134_fu_264 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_135_fu_268 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_136_fu_272 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_137_fu_276 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_138_fu_280 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_139_fu_284 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_140_fu_288 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_141_fu_292 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_142_fu_296 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_143_fu_300 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_144_fu_304 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_145_fu_308 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \empty_146_fu_312__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty_147_reg_655 : STD_LOGIC;
  signal \empty_147_reg_655[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[2]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[5]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[6]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[7]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[8]_i_1_n_5\ : STD_LOGIC;
  signal \empty_147_reg_655[9]_i_1_n_5\ : STD_LOGIC;
  signal empty_148_reg_665 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \empty_148_reg_665[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[2]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[5]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[6]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[7]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[8]_i_1_n_5\ : STD_LOGIC;
  signal \empty_148_reg_665[9]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[1]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[2]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[3]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[4]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[5]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[6]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[7]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[8]_i_1_n_5\ : STD_LOGIC;
  signal \empty_150_reg_675[9]_i_1_n_5\ : STD_LOGIC;
  signal empty_163_reg_781 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_131 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_132 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_149 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_150 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_151 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_152 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_153 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_154 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_155 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_156 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_157 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_159 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_160 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_161 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_162 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_163 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_164 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_165 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_166 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_167 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_168 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_169 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_170 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_171 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_172 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_173 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_174 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_175 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_176 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_179 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_180 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_181 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_182 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_183 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_184 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal g0_b0_i_10_n_5 : STD_LOGIC;
  signal g0_b0_i_11_n_5 : STD_LOGIC;
  signal g0_b0_i_12_n_5 : STD_LOGIC;
  signal g0_b0_i_13_n_5 : STD_LOGIC;
  signal g0_b0_i_14_n_5 : STD_LOGIC;
  signal g0_b0_i_15_n_5 : STD_LOGIC;
  signal g0_b0_i_16_n_5 : STD_LOGIC;
  signal g0_b0_i_1_n_10 : STD_LOGIC;
  signal g0_b0_i_1_n_11 : STD_LOGIC;
  signal g0_b0_i_1_n_12 : STD_LOGIC;
  signal g0_b0_i_1_n_13 : STD_LOGIC;
  signal g0_b0_i_1_n_14 : STD_LOGIC;
  signal g0_b0_i_1_n_15 : STD_LOGIC;
  signal g0_b0_i_1_n_16 : STD_LOGIC;
  signal g0_b0_i_1_n_17 : STD_LOGIC;
  signal g0_b0_i_1_n_18 : STD_LOGIC;
  signal g0_b0_i_1_n_19 : STD_LOGIC;
  signal g0_b0_i_1_n_20 : STD_LOGIC;
  signal g0_b0_i_1_n_5 : STD_LOGIC;
  signal g0_b0_i_1_n_6 : STD_LOGIC;
  signal g0_b0_i_1_n_7 : STD_LOGIC;
  signal g0_b0_i_1_n_8 : STD_LOGIC;
  signal g0_b0_i_1_n_9 : STD_LOGIC;
  signal g0_b0_i_7_n_5 : STD_LOGIC;
  signal g0_b0_i_8_n_5 : STD_LOGIC;
  signal g0_b0_i_9_n_5 : STD_LOGIC;
  signal \g_2_reg_723__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \g_2_reg_723_pp0_iter7_reg_reg[0]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[1]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[2]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[3]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[4]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[5]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[6]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[7]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[8]_srl6_n_5\ : STD_LOGIC;
  signal \g_2_reg_723_pp0_iter7_reg_reg[9]_srl6_n_5\ : STD_LOGIC;
  signal g_2_reg_723_pp0_iter8_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal g_fu_3416_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal g_reg_4263 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready : STD_LOGIC;
  signal icmp_ln318_fu_958_p2 : STD_LOGIC;
  signal \icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7_n_5\ : STD_LOGIC;
  signal icmp_ln318_reg_3809_pp0_iter8_reg : STD_LOGIC;
  signal \icmp_ln318_reg_3809_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln328_fu_988_p2 : STD_LOGIC;
  signal icmp_ln328_reg_3813 : STD_LOGIC;
  signal \^icmp_ln328_reg_3813_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln439_fu_1010_p2 : STD_LOGIC;
  signal \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_n_5\ : STD_LOGIC;
  signal \^icmp_ln439_reg_3865_pp0_iter9_reg\ : STD_LOGIC;
  signal linebuf_yuv_1_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_22 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_23 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_24 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_25 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_27 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_28 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_35 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_46 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_47 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_48 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_49 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_50 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_51 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_52 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_53 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_54 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_55 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_56 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_57 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_58 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_59 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_60 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_61 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_62 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_63 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_64 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_65 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_66 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_67 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_68 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_69 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_70 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_71 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_72 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_73 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_74 : STD_LOGIC;
  signal linebuf_yuv_1_U_n_75 : STD_LOGIC;
  signal linebuf_yuv_1_ce1_local : STD_LOGIC;
  signal linebuf_yuv_1_q1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal linebuf_yuv_1_we0_local : STD_LOGIC;
  signal linebuf_yuv_2_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_22 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_23 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_24 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_25 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_27 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_28 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_45 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_46 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_47 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_48 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_49 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_50 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_51 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_52 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_53 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_54 : STD_LOGIC;
  signal linebuf_yuv_2_q1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal linebuf_yuv_3_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_22 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_23 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_24 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_25 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_27 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_28 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_35 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_36 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_37 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_38 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_39 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_40 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_41 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_42 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_43 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_44 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_45 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_46 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_47 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_48 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_49 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_50 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_51 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_52 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_53 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_54 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_55 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_56 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_57 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_58 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_59 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_60 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_61 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_62 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_63 : STD_LOGIC;
  signal linebuf_yuv_3_U_n_64 : STD_LOGIC;
  signal linebuf_yuv_3_q1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal linebuf_yuv_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_U_n_19 : STD_LOGIC;
  signal linebuf_yuv_U_n_20 : STD_LOGIC;
  signal linebuf_yuv_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_U_n_22 : STD_LOGIC;
  signal linebuf_yuv_U_n_23 : STD_LOGIC;
  signal linebuf_yuv_U_n_24 : STD_LOGIC;
  signal linebuf_yuv_U_n_25 : STD_LOGIC;
  signal linebuf_yuv_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_U_n_27 : STD_LOGIC;
  signal linebuf_yuv_U_n_28 : STD_LOGIC;
  signal linebuf_yuv_U_n_29 : STD_LOGIC;
  signal linebuf_yuv_U_n_30 : STD_LOGIC;
  signal linebuf_yuv_U_n_31 : STD_LOGIC;
  signal linebuf_yuv_U_n_32 : STD_LOGIC;
  signal linebuf_yuv_U_n_33 : STD_LOGIC;
  signal linebuf_yuv_U_n_34 : STD_LOGIC;
  signal linebuf_yuv_U_n_35 : STD_LOGIC;
  signal linebuf_yuv_U_n_36 : STD_LOGIC;
  signal linebuf_yuv_U_n_37 : STD_LOGIC;
  signal linebuf_yuv_U_n_38 : STD_LOGIC;
  signal linebuf_yuv_U_n_39 : STD_LOGIC;
  signal linebuf_yuv_U_n_40 : STD_LOGIC;
  signal linebuf_yuv_U_n_41 : STD_LOGIC;
  signal linebuf_yuv_U_n_42 : STD_LOGIC;
  signal linebuf_yuv_U_n_43 : STD_LOGIC;
  signal linebuf_yuv_U_n_44 : STD_LOGIC;
  signal linebuf_yuv_U_n_45 : STD_LOGIC;
  signal linebuf_yuv_U_n_46 : STD_LOGIC;
  signal linebuf_yuv_U_n_47 : STD_LOGIC;
  signal linebuf_yuv_U_n_58 : STD_LOGIC;
  signal linebuf_yuv_U_n_59 : STD_LOGIC;
  signal linebuf_yuv_U_n_60 : STD_LOGIC;
  signal linebuf_yuv_U_n_61 : STD_LOGIC;
  signal linebuf_yuv_U_n_62 : STD_LOGIC;
  signal linebuf_yuv_U_n_63 : STD_LOGIC;
  signal linebuf_yuv_U_n_64 : STD_LOGIC;
  signal linebuf_yuv_U_n_65 : STD_LOGIC;
  signal linebuf_yuv_U_n_66 : STD_LOGIC;
  signal linebuf_yuv_U_n_67 : STD_LOGIC;
  signal linebuf_yuv_addr_reg_3817 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \lshr_ln501_1_reg_4228_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln501_1_reg_4228_reg_i_20_n_10 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_20_n_12 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_20_n_19 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_20_n_20 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_i_47_n_5 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_n_103 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_n_104 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_n_105 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_n_106 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_n_107 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_n_108 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_n_109 : STD_LOGIC;
  signal lshr_ln501_1_reg_4228_reg_n_110 : STD_LOGIC;
  signal \lshr_ln501_2_reg_4233_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln501_2_reg_4233_reg_n_103 : STD_LOGIC;
  signal lshr_ln501_2_reg_4233_reg_n_104 : STD_LOGIC;
  signal lshr_ln501_2_reg_4233_reg_n_105 : STD_LOGIC;
  signal lshr_ln501_2_reg_4233_reg_n_106 : STD_LOGIC;
  signal lshr_ln501_2_reg_4233_reg_n_107 : STD_LOGIC;
  signal lshr_ln501_2_reg_4233_reg_n_108 : STD_LOGIC;
  signal lshr_ln501_2_reg_4233_reg_n_109 : STD_LOGIC;
  signal lshr_ln501_2_reg_4233_reg_n_110 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_10 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_11 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_12 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_13 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_14 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_15 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_16 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_17 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_18 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_19 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_20 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_21 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_22 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_23 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_24 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_25 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_26 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_27 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_28 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_29 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_5 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_6 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_7 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_8 : STD_LOGIC;
  signal mac_muladd_14s_10ns_24s_25_4_1_U62_n_9 : STD_LOGIC;
  signal mean_1_fu_2293_p3 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal mean_2_fu_2302_p3 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal mean_3_fu_2311_p3 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal mean_fu_1974_p3 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal mean_reg_4090 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \mean_reg_4090[11]_i_1_n_5\ : STD_LOGIC;
  signal \mean_reg_4090[12]_i_2_n_5\ : STD_LOGIC;
  signal \mean_reg_4090[12]_i_3_n_5\ : STD_LOGIC;
  signal \mean_reg_4090[3]_i_2_n_5\ : STD_LOGIC;
  signal \mean_reg_4090[6]_i_2_n_5\ : STD_LOGIC;
  signal \mean_reg_4090[6]_i_3_n_5\ : STD_LOGIC;
  signal \mean_reg_4090[7]_i_2_n_5\ : STD_LOGIC;
  signal \mean_reg_4090[7]_i_3_n_5\ : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_10 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_11 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_12 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_13 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_14 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_15 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_16 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_17 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_18 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_19 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_20 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_21 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_22 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_23 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_24 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_25 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_26 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_27 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_28 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_5 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_6 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_7 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_8 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U59_n_9 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_10 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_11 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_12 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_13 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_14 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_15 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_16 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_17 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_18 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_19 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_20 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_21 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_22 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_23 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_24 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_25 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_26 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_27 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_28 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_5 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_6 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_7 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_8 : STD_LOGIC;
  signal mul_14s_10ns_24_1_1_U60_n_9 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_10 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_11 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_12 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_13 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_14 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_15 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_16 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_17 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_18 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_19 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_20 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_21 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_22 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_23 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_24 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_25 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_26 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_27 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_28 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_5 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_6 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_7 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_8 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U55_n_9 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_10 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_11 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_12 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_13 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_14 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_16 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_17 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_18 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_19 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_20 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_21 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_22 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_23 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_24 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_25 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_26 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_27 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_28 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_29 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_30 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_31 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_32 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_33 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_34 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_35 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_36 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_37 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_38 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_39 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_40 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_41 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_42 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_43 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_44 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_45 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_46 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_47 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_48 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_49 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_5 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_50 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_51 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_52 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_53 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_54 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_55 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_56 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_57 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_58 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_59 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_6 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_60 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_61 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_62 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_63 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_64 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_65 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_66 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_67 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_68 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_69 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_7 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_70 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_71 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_72 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_8 : STD_LOGIC;
  signal mul_18s_9ns_18_1_1_U58_n_9 : STD_LOGIC;
  signal or_ln585_fu_1016_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_load51_reg_3971 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load52_reg_3965 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load53_reg_3960 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load54_reg_3955 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load55_reg_3949 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load56_reg_3944 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load57_reg_3939 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load58_reg_3933 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load59_reg_3928 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load60_reg_3923 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load61_reg_3917 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load62_reg_3912 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load63_reg_3907 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load64_reg_3901 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load65_reg_3896 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load67_reg_3891 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load69_reg_3886 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load71_reg_3881 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load73_reg_3876 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_load_reg_3976 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal select_ln403_1_fu_1273_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal select_ln403_2_fu_1281_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_1_reg_4012 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln465_1_reg_4012[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln465_1_reg_4012_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln465_2_reg_4017 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln465_2_reg_4017[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln465_2_reg_4017_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln465_3_reg_4022 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln465_3_reg_4022[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln465_3_reg_4022_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln465_4_fu_1806_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sext_ln465_5_fu_1816_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sext_ln465_reg_4006 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln465_reg_4006[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln465_reg_4006_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln466_1_reg_4038 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln466_1_reg_4038[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln466_1_reg_4038_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln466_2_reg_4044 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln466_2_reg_4044[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln466_2_reg_4044_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln466_3_reg_4050 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln466_3_reg_4050[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln466_3_reg_4050_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln466_4_fu_1848_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sext_ln466_5_fu_1858_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sext_ln466_reg_4033 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln466_reg_4033[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln466_reg_4033_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln467_1_reg_4065 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln467_1_reg_4065[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln467_1_reg_4065_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln467_2_fu_1882_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sext_ln467_reg_4060 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln467_reg_4060[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln467_reg_4060_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln468_1_reg_4080 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln468_1_reg_4080[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln468_1_reg_4080_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln468_2_fu_1906_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sext_ln468_3_fu_1916_p1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sext_ln468_reg_4075 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \sext_ln468_reg_4075[10]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[10]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[10]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[10]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[10]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_10_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_11_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_12_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_13_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_14_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_15_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_16_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_2_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_3_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_4_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_5_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_6_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_7_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_8_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075[7]_i_9_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[10]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[10]_i_1_n_9\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \sext_ln468_reg_4075_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal sext_ln472_10_fu_2094_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln472_5_fu_2006_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln472_8_fu_2050_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_ln472_3_fu_2020_p2 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal sub_ln472_3_reg_4108 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sub_ln472_3_reg_4108[10]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[11]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[12]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[12]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[1]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[3]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[4]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[6]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[7]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[7]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_3_reg_4108[9]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln472_5_fu_2064_p2 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal sub_ln472_5_reg_4123 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sub_ln472_5_reg_4123[10]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[11]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[12]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[12]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[1]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[3]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[4]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[6]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[7]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[7]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_5_reg_4123[9]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln472_7_fu_2108_p2 : STD_LOGIC_VECTOR ( 12 to 12 );
  signal sub_ln472_7_reg_4138 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sub_ln472_7_reg_4138[10]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[11]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[12]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[12]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[1]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[3]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[4]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[6]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[7]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[7]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln472_7_reg_4138[9]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln476_1_fu_2351_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln476_2_fu_2385_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln476_3_fu_2419_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln476_fu_2317_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln477_1_fu_2524_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln477_2_fu_2559_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln477_3_fu_2594_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln477_fu_2489_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln478_1_fu_2700_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln478_2_fu_2735_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln478_3_fu_2770_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln478_fu_2665_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln479_1_fu_2876_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln479_2_fu_2911_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln479_3_fu_2946_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln479_fu_2841_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal sub_ln483_1_fu_2150_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln483_fu_2114_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln484_1_fu_2238_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln484_fu_2202_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_27_reg_4098 : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_27_reg_4098_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal tmp_28_reg_4113 : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_10_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_11_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_13_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_14_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_15_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_16_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_4_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_5_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_6_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_7_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113[0]_i_9_n_5\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_12_n_10\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_12_n_11\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_12_n_12\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_12_n_8\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \tmp_28_reg_4113_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_n_5\ : STD_LOGIC;
  signal tmp_53_reg_3872_pp0_iter9_reg : STD_LOGIC;
  signal trunc_ln472_5_reg_4103 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \trunc_ln472_5_reg_4103[0]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_15_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_16_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_18_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103[0]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \trunc_ln472_5_reg_4103_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal trunc_ln472_8_reg_4118 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \trunc_ln472_8_reg_4118[0]_i_10_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_11_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_12_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_13_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_14_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_15_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_16_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_17_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_18_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_20_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_21_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_22_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_23_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_24_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_25_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_26_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_27_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118[0]_i_9_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_19_n_10\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_19_n_11\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_19_n_12\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_19_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_19_n_6\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_19_n_7\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_19_n_8\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_19_n_9\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \trunc_ln472_8_reg_4118_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal var_1_fu_2655_p4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal var_2_fu_2831_p4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal var_3_fu_3007_p4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal var_fu_2479_p4 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal var_quant_1_reg_4158 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \var_quant_1_reg_4158[4]_i_2_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[4]_i_3_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[4]_i_4_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[4]_i_5_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[4]_i_6_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[4]_i_7_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[4]_i_8_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[4]_i_9_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_100_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_101_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_102_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_103_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_104_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_105_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_106_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_107_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_108_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_109_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_10_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_110_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_111_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_112_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_113_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_114_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_115_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_116_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_117_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_118_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_119_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_11_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_120_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_121_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_122_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_123_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_124_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_125_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_126_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_127_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_128_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_129_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_12_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_130_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_131_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_132_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_133_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_134_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_135_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_136_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_137_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_138_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_139_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_13_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_140_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_141_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_142_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_143_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_144_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_145_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_146_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_147_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_148_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_149_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_14_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_150_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_151_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_152_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_153_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_154_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_155_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_156_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_157_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_158_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_159_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_15_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_160_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_161_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_162_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_16_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_17_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_18_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_19_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_20_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_21_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_22_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_24_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_25_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_26_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_27_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_28_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_29_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_30_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_31_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_32_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_33_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_34_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_35_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_36_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_37_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_38_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_3_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_40_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_41_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_42_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_43_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_44_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_45_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_46_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_47_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_48_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_49_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_4_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_50_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_51_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_52_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_53_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_54_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_55_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_56_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_57_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_58_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_59_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_60_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_61_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_62_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_63_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_64_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_65_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_66_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_67_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_68_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_69_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_6_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_70_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_71_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_72_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_73_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_74_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_75_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_76_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_77_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_78_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_79_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_7_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_80_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_81_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_82_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_83_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_84_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_89_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_8_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_91_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_93_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_95_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_96_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_97_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_98_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_99_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158[9]_i_9_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_23_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_23_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_23_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_23_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_23_n_6\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_23_n_7\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_23_n_8\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_23_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_2_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_2_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_2_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_2_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_39_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_39_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_39_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_39_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_5_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_5_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_5_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_5_n_7\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_5_n_8\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_5_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_85_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_85_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_85_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_85_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_85_n_6\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_85_n_7\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_85_n_8\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_85_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_86_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_86_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_86_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_86_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_86_n_6\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_86_n_7\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_86_n_8\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_86_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_87_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_87_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_87_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_87_n_5\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_87_n_6\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_87_n_7\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_87_n_8\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_87_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_88_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_88_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_88_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_88_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_90_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_90_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_90_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_90_n_9\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_92_n_10\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_92_n_11\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_92_n_12\ : STD_LOGIC;
  signal \var_quant_1_reg_4158_reg[9]_i_92_n_9\ : STD_LOGIC;
  signal var_quant_2_reg_4163 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \var_quant_2_reg_4163[4]_i_2_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[4]_i_3_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[4]_i_4_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[4]_i_5_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[4]_i_6_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[4]_i_7_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[4]_i_8_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[4]_i_9_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_100_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_101_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_102_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_103_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_104_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_105_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_106_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_107_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_108_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_109_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_10_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_110_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_111_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_112_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_113_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_114_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_115_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_116_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_117_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_118_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_119_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_11_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_120_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_121_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_122_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_123_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_124_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_125_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_126_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_127_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_128_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_129_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_12_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_130_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_131_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_132_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_133_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_134_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_135_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_136_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_137_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_138_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_139_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_13_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_140_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_141_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_142_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_143_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_144_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_145_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_146_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_147_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_148_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_149_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_14_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_150_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_151_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_152_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_153_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_154_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_155_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_156_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_157_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_158_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_159_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_15_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_160_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_161_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_162_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_16_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_17_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_18_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_19_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_20_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_21_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_22_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_24_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_25_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_26_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_27_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_28_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_29_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_30_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_31_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_32_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_33_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_34_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_35_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_36_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_37_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_38_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_3_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_40_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_41_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_42_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_43_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_44_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_45_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_46_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_47_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_48_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_49_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_4_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_50_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_51_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_52_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_53_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_54_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_55_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_56_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_57_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_58_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_59_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_60_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_61_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_62_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_63_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_64_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_65_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_66_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_67_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_68_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_69_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_6_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_70_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_71_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_72_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_73_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_74_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_75_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_76_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_77_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_78_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_79_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_7_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_80_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_81_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_82_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_83_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_84_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_89_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_8_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_91_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_93_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_95_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_96_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_97_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_98_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_99_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163[9]_i_9_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_23_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_23_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_23_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_23_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_23_n_6\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_23_n_7\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_23_n_8\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_23_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_2_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_2_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_2_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_2_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_39_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_39_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_39_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_39_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_5_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_5_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_5_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_5_n_7\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_5_n_8\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_5_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_85_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_85_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_85_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_85_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_85_n_6\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_85_n_7\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_85_n_8\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_85_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_86_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_86_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_86_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_86_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_86_n_6\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_86_n_7\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_86_n_8\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_86_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_87_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_87_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_87_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_87_n_5\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_87_n_6\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_87_n_7\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_87_n_8\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_87_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_88_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_88_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_88_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_88_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_90_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_90_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_90_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_90_n_9\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_92_n_10\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_92_n_11\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_92_n_12\ : STD_LOGIC;
  signal \var_quant_2_reg_4163_reg[9]_i_92_n_9\ : STD_LOGIC;
  signal var_quant_3_reg_4168 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \var_quant_3_reg_4168[4]_i_2_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[4]_i_3_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[4]_i_4_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[4]_i_5_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[4]_i_6_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[4]_i_7_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[4]_i_8_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[4]_i_9_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_100_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_101_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_102_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_103_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_104_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_105_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_106_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_107_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_108_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_109_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_10_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_110_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_111_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_112_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_113_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_114_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_115_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_116_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_117_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_118_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_119_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_11_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_120_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_121_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_122_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_123_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_124_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_125_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_126_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_127_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_128_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_129_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_12_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_130_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_131_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_132_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_133_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_134_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_135_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_136_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_137_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_138_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_139_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_13_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_140_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_141_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_142_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_143_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_144_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_145_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_146_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_147_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_148_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_149_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_14_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_150_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_151_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_152_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_153_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_154_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_155_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_156_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_15_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_16_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_17_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_18_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_19_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_20_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_21_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_22_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_24_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_25_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_26_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_27_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_28_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_29_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_30_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_31_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_32_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_33_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_34_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_35_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_36_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_37_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_38_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_3_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_40_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_41_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_42_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_43_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_44_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_45_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_46_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_47_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_48_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_49_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_4_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_50_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_51_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_52_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_53_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_54_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_55_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_56_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_57_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_58_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_59_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_60_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_61_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_62_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_63_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_64_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_65_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_66_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_67_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_68_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_69_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_6_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_70_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_71_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_72_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_73_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_74_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_75_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_76_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_77_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_7_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_82_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_83_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_85_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_88_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_89_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_8_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_90_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_91_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_92_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_93_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_94_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_95_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_96_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_97_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_98_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_99_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168[9]_i_9_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_23_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_23_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_23_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_23_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_23_n_6\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_23_n_7\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_23_n_8\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_23_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_2_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_2_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_2_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_2_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_39_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_39_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_39_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_39_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_5_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_5_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_5_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_5_n_7\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_5_n_8\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_5_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_78_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_78_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_78_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_78_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_78_n_6\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_78_n_7\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_78_n_8\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_78_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_79_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_79_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_79_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_79_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_79_n_6\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_79_n_7\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_79_n_8\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_79_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_80_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_80_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_80_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_80_n_5\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_80_n_6\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_80_n_7\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_80_n_8\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_80_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_81_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_81_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_81_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_81_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_84_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_84_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_84_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_84_n_9\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_86_n_10\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_86_n_11\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_86_n_12\ : STD_LOGIC;
  signal \var_quant_3_reg_4168_reg[9]_i_86_n_9\ : STD_LOGIC;
  signal var_quant_reg_4153 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \var_quant_reg_4153[4]_i_2_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[4]_i_3_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[4]_i_4_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[4]_i_5_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[4]_i_6_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[4]_i_7_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[4]_i_8_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[4]_i_9_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_100_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_101_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_102_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_103_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_104_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_105_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_106_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_107_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_108_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_109_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_10_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_110_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_111_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_112_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_113_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_114_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_115_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_116_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_117_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_118_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_119_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_11_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_120_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_121_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_122_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_123_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_124_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_125_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_126_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_127_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_128_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_129_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_12_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_130_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_131_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_132_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_133_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_134_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_135_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_136_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_137_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_138_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_139_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_13_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_140_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_141_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_142_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_143_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_144_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_145_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_146_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_147_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_148_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_149_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_14_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_150_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_151_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_152_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_153_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_154_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_155_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_15_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_16_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_17_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_18_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_19_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_20_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_21_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_22_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_24_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_25_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_26_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_27_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_28_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_29_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_30_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_31_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_32_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_33_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_34_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_35_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_36_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_38_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_39_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_3_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_40_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_41_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_42_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_43_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_44_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_45_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_46_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_47_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_48_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_49_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_4_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_50_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_51_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_52_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_53_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_54_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_55_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_56_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_57_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_58_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_59_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_60_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_61_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_62_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_63_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_64_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_65_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_66_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_67_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_68_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_69_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_6_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_70_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_71_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_72_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_73_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_74_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_75_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_76_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_77_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_78_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_79_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_7_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_80_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_81_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_82_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_83_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_84_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_85_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_86_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_87_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_8_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_92_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_94_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_96_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_97_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_98_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_99_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153[9]_i_9_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[4]_i_1_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[4]_i_1_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_1_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_1_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_1_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_1_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_23_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_23_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_23_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_23_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_23_n_6\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_23_n_7\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_23_n_8\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_23_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_2_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_2_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_2_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_2_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_37_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_37_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_37_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_37_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_5_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_5_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_5_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_5_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_5_n_6\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_5_n_7\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_5_n_8\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_5_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_88_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_88_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_88_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_88_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_88_n_6\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_88_n_7\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_88_n_8\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_88_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_89_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_89_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_89_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_89_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_89_n_6\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_89_n_7\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_89_n_8\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_89_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_90_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_90_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_90_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_90_n_5\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_90_n_6\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_90_n_7\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_90_n_8\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_90_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_91_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_91_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_91_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_91_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_93_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_93_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_93_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_93_n_9\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_95_n_10\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_95_n_11\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_95_n_12\ : STD_LOGIC;
  signal \var_quant_reg_4153_reg[9]_i_95_n_9\ : STD_LOGIC;
  signal x_fu_232 : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[15]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[16]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_232_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln450_fu_1412_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln451_fu_1452_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln452_fu_1488_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln453_fu_1520_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln454_fu_1548_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln455_fu_1580_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln456_fu_1616_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln457_fu_1640_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln458_fu_1672_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln459_fu_1704_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln460_fu_1732_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln461_fu_1764_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln483_1_fu_2182_p1 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal zext_ln483_fu_2146_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal zext_ln484_1_fu_2270_p1 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal zext_ln484_fu_2234_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal zext_ln488_1_fu_3147_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln488_2_fu_3161_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln488_fu_3175_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln494_fu_3133_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal zext_ln504_4_reg_4258_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \NLW_SD_1_reg_4148_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SD_1_reg_4148_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SD_1_reg_4148_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_SD_1_reg_4148_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SD_1_reg_4148_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_SD_1_reg_4148_reg[9]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SD_1_reg_4148_reg[9]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_SD_reg_4143_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_SD_reg_4143_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SD_reg_4143_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_SD_reg_4143_reg[9]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SD_reg_4143_reg[9]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_SD_reg_4143_reg[9]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_SD_reg_4143_reg[9]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_3_reg_4085_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ave_3_reg_4085_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ave_3_reg_4085_reg[8]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_3_reg_4085_reg[8]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_3_reg_4085_reg[8]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_3_reg_4085_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_lshr_ln501_1_reg_4228_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4228_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4228_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4228_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4228_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4228_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4228_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln501_1_reg_4228_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln501_1_reg_4228_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln501_1_reg_4228_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_lshr_ln501_1_reg_4228_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln501_1_reg_4228_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_lshr_ln501_1_reg_4228_reg_i_20_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_lshr_ln501_1_reg_4228_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_lshr_ln501_2_reg_4233_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4233_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4233_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4233_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4233_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4233_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4233_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln501_2_reg_4233_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln501_2_reg_4233_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln501_2_reg_4233_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_lshr_ln501_2_reg_4233_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln501_2_reg_4233_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sext_ln465_1_reg_4012_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln465_1_reg_4012_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln465_2_reg_4017_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln465_2_reg_4017_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln465_3_reg_4022_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln465_3_reg_4022_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln465_reg_4006_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln465_reg_4006_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln466_1_reg_4038_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln466_1_reg_4038_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln466_2_reg_4044_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln466_2_reg_4044_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln466_3_reg_4050_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln466_3_reg_4050_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln466_reg_4033_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln466_reg_4033_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln467_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln467_1_reg_4065_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln467_reg_4060_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln467_reg_4060_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln468_1_reg_4080_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln468_1_reg_4080_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sext_ln468_reg_4075_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sext_ln468_reg_4075_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_27_reg_4098_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_27_reg_4098_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_tmp_27_reg_4098_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_27_reg_4098_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_28_reg_4113_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_28_reg_4113_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_tmp_28_reg_4113_reg[0]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_28_reg_4113_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_28_reg_4113_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_28_reg_4113_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_1_reg_4158_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_90_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_92_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_1_reg_4158_reg[9]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_2_reg_4163_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_88_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_88_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_90_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_90_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_92_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_2_reg_4163_reg[9]_i_92_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_3_reg_4168_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_39_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_39_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_81_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_81_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_84_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_84_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_86_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_3_reg_4168_reg[9]_i_86_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_reg_4153_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_37_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_37_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_91_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_91_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_93_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_93_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_95_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_var_quant_reg_4153_reg[9]_i_95_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SD_1_reg_4148[6]_i_27\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SD_1_reg_4148[6]_i_28\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \SD_reg_4143[6]_i_27\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SD_reg_4143[6]_i_28\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG[0][24]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG[0][25]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG[0][26]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG[0][27]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \SRL_SIG[0][28]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \SRL_SIG[0][29]_i_1__2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__2\ : label is "soft_lutpair211";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ap_loop_exit_ready_pp0_iter8_reg_reg_srl8 ";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[10]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[10]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[10]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[11]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[11]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[11]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[12]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[13]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[13]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[13]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[8]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[8]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[8]_srl2 ";
  attribute srl_bus_name of \ave_reg_4028_pp0_iter3_reg_reg[9]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg ";
  attribute srl_name of \ave_reg_4028_pp0_iter3_reg_reg[9]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4028_pp0_iter3_reg_reg[9]_srl2 ";
  attribute SOFT_HLUTNM of \empty_147_reg_655[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \empty_147_reg_655[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \empty_147_reg_655[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \empty_147_reg_655[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \empty_147_reg_655[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \empty_147_reg_655[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \empty_147_reg_655[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \empty_147_reg_655[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \empty_147_reg_655[8]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \empty_147_reg_655[9]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \empty_148_reg_665[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \empty_148_reg_665[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \empty_148_reg_665[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \empty_148_reg_665[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \empty_148_reg_665[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \empty_148_reg_665[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \empty_148_reg_665[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \empty_148_reg_665[7]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \empty_148_reg_665[8]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \empty_148_reg_665[9]_i_1\ : label is "soft_lutpair191";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \g_2_reg_723_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg ";
  attribute srl_name of \g_2_reg_723_pp0_iter7_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_723_pp0_iter7_reg_reg[9]_srl6 ";
  attribute srl_bus_name of \icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3809_pp0_iter7_reg_reg ";
  attribute srl_name of \icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3865_pp0_iter8_reg_reg ";
  attribute srl_name of \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9 ";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of lshr_ln501_1_reg_4228_reg : label is "yes";
  attribute KEEP_HIERARCHY of lshr_ln501_2_reg_4233_reg : label is "yes";
  attribute SOFT_HLUTNM of \mean_reg_4090[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mean_reg_4090[12]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mean_reg_4090[1]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mean_reg_4090[4]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mean_reg_4090[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \mean_reg_4090[7]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \mean_reg_4090[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \mean_reg_4090[9]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \p_lcssa51955201_fu_138[9]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \p_lcssa51995209_fu_154[9]_i_1\ : label is "soft_lutpair193";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load51_reg_3971_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load51_reg_3971_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3971_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load52_reg_3965_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load52_reg_3965_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3965_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load53_reg_3960_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load53_reg_3960_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3960_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load54_reg_3955_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load54_reg_3955_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3955_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load55_reg_3949_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load55_reg_3949_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3949_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load56_reg_3944_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load56_reg_3944_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3944_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load57_reg_3939_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load57_reg_3939_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3939_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load58_reg_3933_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load58_reg_3933_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3933_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load59_reg_3928_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load59_reg_3928_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3928_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load60_reg_3923_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load60_reg_3923_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3923_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load61_reg_3917_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load61_reg_3917_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3917_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load62_reg_3912_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load62_reg_3912_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3912_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load63_reg_3907_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load63_reg_3907_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3907_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load64_reg_3901_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load64_reg_3901_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3901_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load65_reg_3896_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load65_reg_3896_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3896_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load67_reg_3891_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load67_reg_3891_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3891_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load69_reg_3886_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load69_reg_3886_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3886_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load71_reg_3881_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load71_reg_3881_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3881_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load73_reg_3876_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load73_reg_3876_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3876_pp0_iter8_reg_reg[9]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[5]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[6]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[7]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[8]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[8]_srl7 ";
  attribute srl_bus_name of \p_load_reg_3976_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg ";
  attribute srl_name of \p_load_reg_3976_pp0_iter8_reg_reg[9]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3976_pp0_iter8_reg_reg[9]_srl7 ";
  attribute HLUTNM : string;
  attribute HLUTNM of \sext_ln465_1_reg_4012[10]_i_2\ : label is "lutpair62";
  attribute HLUTNM of \sext_ln465_1_reg_4012[10]_i_3\ : label is "lutpair61";
  attribute HLUTNM of \sext_ln465_1_reg_4012[10]_i_6\ : label is "lutpair62";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_10\ : label is "lutpair60";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_11\ : label is "lutpair59";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_12\ : label is "lutpair58";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_13\ : label is "lutpair57";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_14\ : label is "lutpair56";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_15\ : label is "lutpair114";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_2\ : label is "lutpair60";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_3\ : label is "lutpair59";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_4\ : label is "lutpair58";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_5\ : label is "lutpair57";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_6\ : label is "lutpair56";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_7\ : label is "lutpair114";
  attribute HLUTNM of \sext_ln465_1_reg_4012[7]_i_9\ : label is "lutpair61";
  attribute HLUTNM of \sext_ln465_2_reg_4017[10]_i_2\ : label is "lutpair55";
  attribute HLUTNM of \sext_ln465_2_reg_4017[10]_i_3\ : label is "lutpair54";
  attribute HLUTNM of \sext_ln465_2_reg_4017[10]_i_6\ : label is "lutpair55";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_10\ : label is "lutpair53";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_11\ : label is "lutpair52";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_12\ : label is "lutpair51";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_13\ : label is "lutpair50";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_14\ : label is "lutpair49";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_15\ : label is "lutpair113";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_2\ : label is "lutpair53";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_3\ : label is "lutpair52";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_4\ : label is "lutpair51";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_5\ : label is "lutpair50";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_6\ : label is "lutpair49";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_7\ : label is "lutpair113";
  attribute HLUTNM of \sext_ln465_2_reg_4017[7]_i_9\ : label is "lutpair54";
  attribute HLUTNM of \sext_ln465_3_reg_4022[10]_i_2\ : label is "lutpair48";
  attribute HLUTNM of \sext_ln465_3_reg_4022[10]_i_3\ : label is "lutpair47";
  attribute HLUTNM of \sext_ln465_3_reg_4022[10]_i_6\ : label is "lutpair48";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_10\ : label is "lutpair46";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_11\ : label is "lutpair45";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_12\ : label is "lutpair44";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_13\ : label is "lutpair43";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_14\ : label is "lutpair42";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_15\ : label is "lutpair112";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_2\ : label is "lutpair46";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_3\ : label is "lutpair45";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_4\ : label is "lutpair44";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_5\ : label is "lutpair43";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_6\ : label is "lutpair42";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_7\ : label is "lutpair112";
  attribute HLUTNM of \sext_ln465_3_reg_4022[7]_i_9\ : label is "lutpair47";
  attribute HLUTNM of \sext_ln465_reg_4006[10]_i_2\ : label is "lutpair69";
  attribute HLUTNM of \sext_ln465_reg_4006[10]_i_3\ : label is "lutpair68";
  attribute HLUTNM of \sext_ln465_reg_4006[10]_i_6\ : label is "lutpair69";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_10\ : label is "lutpair67";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_11\ : label is "lutpair66";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_12\ : label is "lutpair65";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_13\ : label is "lutpair64";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_14\ : label is "lutpair63";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_15\ : label is "lutpair115";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_2\ : label is "lutpair67";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_3\ : label is "lutpair66";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_4\ : label is "lutpair65";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_5\ : label is "lutpair64";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_6\ : label is "lutpair63";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_7\ : label is "lutpair115";
  attribute HLUTNM of \sext_ln465_reg_4006[7]_i_9\ : label is "lutpair68";
  attribute HLUTNM of \sext_ln466_1_reg_4038[10]_i_2\ : label is "lutpair27";
  attribute HLUTNM of \sext_ln466_1_reg_4038[10]_i_3\ : label is "lutpair26";
  attribute HLUTNM of \sext_ln466_1_reg_4038[10]_i_6\ : label is "lutpair27";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_10\ : label is "lutpair25";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_11\ : label is "lutpair24";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_12\ : label is "lutpair23";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_13\ : label is "lutpair22";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_14\ : label is "lutpair21";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_15\ : label is "lutpair109";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_2\ : label is "lutpair25";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_3\ : label is "lutpair24";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_4\ : label is "lutpair23";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_5\ : label is "lutpair22";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_6\ : label is "lutpair21";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_7\ : label is "lutpair109";
  attribute HLUTNM of \sext_ln466_1_reg_4038[7]_i_9\ : label is "lutpair26";
  attribute HLUTNM of \sext_ln466_2_reg_4044[10]_i_2\ : label is "lutpair20";
  attribute HLUTNM of \sext_ln466_2_reg_4044[10]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \sext_ln466_2_reg_4044[10]_i_6\ : label is "lutpair20";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_10\ : label is "lutpair18";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_11\ : label is "lutpair17";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_12\ : label is "lutpair16";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_13\ : label is "lutpair15";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_14\ : label is "lutpair14";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_15\ : label is "lutpair108";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_2\ : label is "lutpair18";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_4\ : label is "lutpair16";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_5\ : label is "lutpair15";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_6\ : label is "lutpair14";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_7\ : label is "lutpair108";
  attribute HLUTNM of \sext_ln466_2_reg_4044[7]_i_9\ : label is "lutpair19";
  attribute HLUTNM of \sext_ln466_3_reg_4050[10]_i_2\ : label is "lutpair13";
  attribute HLUTNM of \sext_ln466_3_reg_4050[10]_i_3\ : label is "lutpair12";
  attribute HLUTNM of \sext_ln466_3_reg_4050[10]_i_6\ : label is "lutpair13";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_10\ : label is "lutpair11";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_11\ : label is "lutpair10";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_12\ : label is "lutpair9";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_13\ : label is "lutpair8";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_14\ : label is "lutpair7";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_15\ : label is "lutpair107";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_2\ : label is "lutpair11";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_3\ : label is "lutpair10";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_4\ : label is "lutpair9";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_7\ : label is "lutpair107";
  attribute HLUTNM of \sext_ln466_3_reg_4050[7]_i_9\ : label is "lutpair12";
  attribute HLUTNM of \sext_ln466_reg_4033[10]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \sext_ln466_reg_4033[10]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \sext_ln466_reg_4033[10]_i_6\ : label is "lutpair6";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_10\ : label is "lutpair4";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_11\ : label is "lutpair3";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_12\ : label is "lutpair2";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_13\ : label is "lutpair1";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_14\ : label is "lutpair0";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_15\ : label is "lutpair106";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_7\ : label is "lutpair106";
  attribute HLUTNM of \sext_ln466_reg_4033[7]_i_9\ : label is "lutpair5";
  attribute HLUTNM of \sext_ln467_1_reg_4065[10]_i_2\ : label is "lutpair34";
  attribute HLUTNM of \sext_ln467_1_reg_4065[10]_i_3\ : label is "lutpair33";
  attribute HLUTNM of \sext_ln467_1_reg_4065[10]_i_6\ : label is "lutpair34";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_10\ : label is "lutpair32";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_11\ : label is "lutpair31";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_12\ : label is "lutpair30";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_13\ : label is "lutpair29";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_14\ : label is "lutpair28";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_15\ : label is "lutpair110";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_6\ : label is "lutpair28";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_7\ : label is "lutpair110";
  attribute HLUTNM of \sext_ln467_1_reg_4065[7]_i_9\ : label is "lutpair33";
  attribute HLUTNM of \sext_ln467_reg_4060[10]_i_2\ : label is "lutpair41";
  attribute HLUTNM of \sext_ln467_reg_4060[10]_i_3\ : label is "lutpair40";
  attribute HLUTNM of \sext_ln467_reg_4060[10]_i_6\ : label is "lutpair41";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_10\ : label is "lutpair39";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_11\ : label is "lutpair38";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_12\ : label is "lutpair37";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_13\ : label is "lutpair36";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_14\ : label is "lutpair35";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_15\ : label is "lutpair111";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_2\ : label is "lutpair39";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_3\ : label is "lutpair38";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_4\ : label is "lutpair37";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_5\ : label is "lutpair36";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_6\ : label is "lutpair35";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_7\ : label is "lutpair111";
  attribute HLUTNM of \sext_ln467_reg_4060[7]_i_9\ : label is "lutpair40";
  attribute HLUTNM of \sext_ln468_1_reg_4080[10]_i_2\ : label is "lutpair76";
  attribute HLUTNM of \sext_ln468_1_reg_4080[10]_i_3\ : label is "lutpair75";
  attribute HLUTNM of \sext_ln468_1_reg_4080[10]_i_6\ : label is "lutpair76";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_10\ : label is "lutpair74";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_11\ : label is "lutpair73";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_12\ : label is "lutpair72";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_13\ : label is "lutpair71";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_14\ : label is "lutpair70";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_15\ : label is "lutpair116";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_2\ : label is "lutpair74";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_3\ : label is "lutpair73";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_4\ : label is "lutpair72";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_5\ : label is "lutpair71";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_6\ : label is "lutpair70";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_7\ : label is "lutpair116";
  attribute HLUTNM of \sext_ln468_1_reg_4080[7]_i_9\ : label is "lutpair75";
  attribute HLUTNM of \sext_ln468_reg_4075[10]_i_2\ : label is "lutpair83";
  attribute HLUTNM of \sext_ln468_reg_4075[10]_i_3\ : label is "lutpair82";
  attribute HLUTNM of \sext_ln468_reg_4075[10]_i_6\ : label is "lutpair83";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_10\ : label is "lutpair81";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_11\ : label is "lutpair80";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_12\ : label is "lutpair79";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_13\ : label is "lutpair78";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_14\ : label is "lutpair77";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_15\ : label is "lutpair117";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_2\ : label is "lutpair81";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_3\ : label is "lutpair80";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_4\ : label is "lutpair79";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_5\ : label is "lutpair78";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_6\ : label is "lutpair77";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_7\ : label is "lutpair117";
  attribute HLUTNM of \sext_ln468_reg_4075[7]_i_9\ : label is "lutpair82";
  attribute SOFT_HLUTNM of \sub_ln472_3_reg_4108[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sub_ln472_3_reg_4108[10]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sub_ln472_3_reg_4108[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sub_ln472_3_reg_4108[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sub_ln472_3_reg_4108[4]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \sub_ln472_3_reg_4108[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sub_ln472_3_reg_4108[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \sub_ln472_3_reg_4108[9]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \sub_ln472_5_reg_4123[0]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sub_ln472_5_reg_4123[10]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sub_ln472_5_reg_4123[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sub_ln472_5_reg_4123[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \sub_ln472_5_reg_4123[4]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \sub_ln472_5_reg_4123[5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sub_ln472_5_reg_4123[6]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \sub_ln472_5_reg_4123[9]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sub_ln472_7_reg_4138[0]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sub_ln472_7_reg_4138[10]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sub_ln472_7_reg_4138[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sub_ln472_7_reg_4138[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \sub_ln472_7_reg_4138[4]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \sub_ln472_7_reg_4138[5]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sub_ln472_7_reg_4138[6]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \sub_ln472_7_reg_4138[9]_i_1\ : label is "soft_lutpair160";
  attribute srl_bus_name of \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3872_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9 ";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_103\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_104\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_105\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_106\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_107\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_115\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_116\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_117\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_118\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_36\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_40\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_41\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_43\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_44\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_45\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_47\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_50\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_51\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_53\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_55\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_59\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_65\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_66\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_67\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_70\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_72\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_81\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_82\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_83\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \var_quant_1_reg_4158[9]_i_84\ : label is "soft_lutpair195";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_39\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_85\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_86\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_87\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_88\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_90\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_1_reg_4158_reg[9]_i_92\ : label is 35;
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_103\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_104\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_105\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_106\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_107\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_115\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_116\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_117\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_118\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_36\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_40\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_41\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_43\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_44\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_45\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_47\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_50\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_51\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_53\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_55\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_58\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_65\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_66\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_67\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_70\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_72\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_81\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_82\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_83\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \var_quant_2_reg_4163[9]_i_84\ : label is "soft_lutpair127";
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_39\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_85\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_86\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_87\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_88\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_90\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_2_reg_4163_reg[9]_i_92\ : label is 35;
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_100\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_102\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_103\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_104\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_105\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_107\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_108\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_110\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_36\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_40\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_41\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_43\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_44\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_45\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_48\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_49\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_50\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_52\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_53\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_55\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_62\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_63\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_64\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_67\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_69\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_96\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_97\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \var_quant_3_reg_4168[9]_i_99\ : label is "soft_lutpair147";
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_39\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_78\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_79\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_80\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_81\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_84\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_3_reg_4168_reg[9]_i_86\ : label is 35;
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_105\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_106\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_110\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_111\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_112\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_113\ : label is "soft_lutpair155";
  attribute HLUTNM of \var_quant_reg_4153[9]_i_13\ : label is "lutpair118";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_46\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_47\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_48\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_49\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_53\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_55\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_56\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_57\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_67\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_68\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_69\ : label is "soft_lutpair159";
  attribute HLUTNM of \var_quant_reg_4153[9]_i_7\ : label is "lutpair118";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_72\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_74\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_83\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_84\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \var_quant_reg_4153[9]_i_86\ : label is "soft_lutpair204";
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_23\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_37\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_88\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_89\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_90\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_91\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_93\ : label is 35;
  attribute ADDER_THRESHOLD of \var_quant_reg_4153_reg[9]_i_95\ : label is 35;
begin
  DOUTBDOUT(9 downto 0) <= \^doutbdout\(9 downto 0);
  ap_enable_reg_pp0_iter10_reg_0 <= \^ap_enable_reg_pp0_iter10_reg_0\;
  ap_loop_exit_ready_pp0_iter9_reg <= \^ap_loop_exit_ready_pp0_iter9_reg\;
  ap_rst_n_0 <= \^ap_rst_n_0\;
  \icmp_ln328_reg_3813_reg[0]_0\ <= \^icmp_ln328_reg_3813_reg[0]_0\;
  icmp_ln439_reg_3865_pp0_iter9_reg <= \^icmp_ln439_reg_3865_pp0_iter9_reg\;
DIV1_TABLE_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
     port map (
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      B(8 downto 0) => zext_ln494_fu_3133_p1(8 downto 0),
      CEP => ap_block_pp0_stage0_subdone,
      CO(0) => lshr_ln501_1_reg_4228_reg_i_20_n_10,
      DI(4) => DIV1_TABLE_U_n_57,
      DI(3) => DIV1_TABLE_U_n_58,
      DI(2) => DIV1_TABLE_U_n_59,
      DI(1) => DIV1_TABLE_U_n_60,
      DI(0) => DIV1_TABLE_U_n_61,
      DOUTADOUT(7 downto 0) => zext_ln488_2_fu_3161_p1(7 downto 0),
      DSP_A_B_DATA_INST => mul_18s_9ns_18_1_1_U55_n_15,
      DSP_A_B_DATA_INST_0 => mul_18s_9ns_18_1_1_U55_n_27,
      DSP_A_B_DATA_INST_1 => mul_18s_9ns_18_1_1_U55_n_28,
      DSP_A_B_DATA_INST_10 => mul_18s_9ns_18_1_1_U55_n_24,
      DSP_A_B_DATA_INST_11 => mul_18s_9ns_18_1_1_U58_n_71,
      DSP_A_B_DATA_INST_12 => mul_18s_9ns_18_1_1_U58_n_72,
      DSP_A_B_DATA_INST_2(1) => g0_b0_i_1_n_13,
      DSP_A_B_DATA_INST_2(0) => g0_b0_i_1_n_14,
      DSP_A_B_DATA_INST_3 => mul_18s_9ns_18_1_1_U55_n_17,
      DSP_A_B_DATA_INST_4 => mul_18s_9ns_18_1_1_U55_n_20,
      DSP_A_B_DATA_INST_5 => mul_18s_9ns_18_1_1_U55_n_21,
      DSP_A_B_DATA_INST_6 => mul_18s_9ns_18_1_1_U55_n_22,
      DSP_A_B_DATA_INST_7 => mul_18s_9ns_18_1_1_U55_n_26,
      DSP_A_B_DATA_INST_8 => mul_18s_9ns_18_1_1_U55_n_23,
      DSP_A_B_DATA_INST_9 => mul_18s_9ns_18_1_1_U55_n_25,
      O(1) => lshr_ln501_1_reg_4228_reg_i_20_n_19,
      O(0) => lshr_ln501_1_reg_4228_reg_i_20_n_20,
      Q(9 downto 0) => var_quant_2_reg_4163(9 downto 0),
      S(0) => DIV1_TABLE_U_n_69,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      lshr_ln501_1_reg_4228_reg_i_12_0 => mul_18s_9ns_18_1_1_U55_n_18,
      lshr_ln501_1_reg_4228_reg_i_13_0 => mul_18s_9ns_18_1_1_U55_n_16,
      lshr_ln501_1_reg_4228_reg_i_13_1 => mul_18s_9ns_18_1_1_U58_n_70,
      lshr_ln501_1_reg_4228_reg_i_13_2 => mul_18s_9ns_18_1_1_U58_n_69,
      lshr_ln501_1_reg_4228_reg_i_14_0 => mul_18s_9ns_18_1_1_U58_n_67,
      lshr_ln501_1_reg_4228_reg_i_14_1 => mul_18s_9ns_18_1_1_U58_n_66,
      lshr_ln501_1_reg_4228_reg_i_14_2 => mul_18s_9ns_18_1_1_U58_n_65,
      lshr_ln501_1_reg_4228_reg_i_14_3 => mul_18s_9ns_18_1_1_U58_n_64,
      lshr_ln501_1_reg_4228_reg_i_14_4 => mul_18s_9ns_18_1_1_U58_n_17,
      lshr_ln501_1_reg_4228_reg_i_14_5 => mul_18s_9ns_18_1_1_U58_n_25,
      lshr_ln501_1_reg_4228_reg_i_14_6 => mul_18s_9ns_18_1_1_U58_n_68,
      lshr_ln501_1_reg_4228_reg_i_14_7 => mul_18s_9ns_18_1_1_U58_n_20,
      lshr_ln501_1_reg_4228_reg_i_15_0 => mul_18s_9ns_18_1_1_U58_n_62,
      lshr_ln501_1_reg_4228_reg_i_15_1 => mul_18s_9ns_18_1_1_U58_n_61,
      lshr_ln501_1_reg_4228_reg_i_15_2 => mul_18s_9ns_18_1_1_U58_n_60,
      lshr_ln501_1_reg_4228_reg_i_15_3 => mul_18s_9ns_18_1_1_U58_n_59,
      lshr_ln501_1_reg_4228_reg_i_15_4 => mul_18s_9ns_18_1_1_U58_n_26,
      lshr_ln501_1_reg_4228_reg_i_15_5 => mul_18s_9ns_18_1_1_U58_n_63,
      lshr_ln501_1_reg_4228_reg_i_15_6 => mul_18s_9ns_18_1_1_U58_n_21,
      lshr_ln501_1_reg_4228_reg_i_15_7 => mul_18s_9ns_18_1_1_U58_n_19,
      lshr_ln501_1_reg_4228_reg_i_16_0 => mul_18s_9ns_18_1_1_U58_n_54,
      lshr_ln501_1_reg_4228_reg_i_16_1 => mul_18s_9ns_18_1_1_U58_n_53,
      lshr_ln501_1_reg_4228_reg_i_16_2 => mul_18s_9ns_18_1_1_U58_n_52,
      lshr_ln501_1_reg_4228_reg_i_16_3 => mul_18s_9ns_18_1_1_U58_n_51,
      lshr_ln501_1_reg_4228_reg_i_16_4 => mul_18s_9ns_18_1_1_U58_n_58,
      lshr_ln501_1_reg_4228_reg_i_16_5 => mul_18s_9ns_18_1_1_U58_n_57,
      lshr_ln501_1_reg_4228_reg_i_16_6 => mul_18s_9ns_18_1_1_U58_n_56,
      lshr_ln501_1_reg_4228_reg_i_16_7 => mul_18s_9ns_18_1_1_U58_n_55,
      lshr_ln501_1_reg_4228_reg_i_17_0 => mul_18s_9ns_18_1_1_U58_n_46,
      lshr_ln501_1_reg_4228_reg_i_17_1 => mul_18s_9ns_18_1_1_U58_n_45,
      lshr_ln501_1_reg_4228_reg_i_17_2 => mul_18s_9ns_18_1_1_U58_n_44,
      lshr_ln501_1_reg_4228_reg_i_17_3 => mul_18s_9ns_18_1_1_U58_n_43,
      lshr_ln501_1_reg_4228_reg_i_17_4 => mul_18s_9ns_18_1_1_U58_n_50,
      lshr_ln501_1_reg_4228_reg_i_17_5 => mul_18s_9ns_18_1_1_U58_n_49,
      lshr_ln501_1_reg_4228_reg_i_17_6 => mul_18s_9ns_18_1_1_U58_n_48,
      lshr_ln501_1_reg_4228_reg_i_17_7 => mul_18s_9ns_18_1_1_U58_n_47,
      lshr_ln501_1_reg_4228_reg_i_18_0 => mul_18s_9ns_18_1_1_U58_n_38,
      lshr_ln501_1_reg_4228_reg_i_18_1 => mul_18s_9ns_18_1_1_U58_n_37,
      lshr_ln501_1_reg_4228_reg_i_18_2 => mul_18s_9ns_18_1_1_U58_n_36,
      lshr_ln501_1_reg_4228_reg_i_18_3 => mul_18s_9ns_18_1_1_U58_n_35,
      lshr_ln501_1_reg_4228_reg_i_18_4 => mul_18s_9ns_18_1_1_U58_n_42,
      lshr_ln501_1_reg_4228_reg_i_18_5 => mul_18s_9ns_18_1_1_U58_n_41,
      lshr_ln501_1_reg_4228_reg_i_18_6 => mul_18s_9ns_18_1_1_U58_n_40,
      lshr_ln501_1_reg_4228_reg_i_18_7 => mul_18s_9ns_18_1_1_U58_n_39,
      lshr_ln501_1_reg_4228_reg_i_19_0 => mul_18s_9ns_18_1_1_U58_n_30,
      lshr_ln501_1_reg_4228_reg_i_19_1 => mul_18s_9ns_18_1_1_U58_n_29,
      lshr_ln501_1_reg_4228_reg_i_19_2 => mul_18s_9ns_18_1_1_U58_n_28,
      lshr_ln501_1_reg_4228_reg_i_19_3 => mul_18s_9ns_18_1_1_U58_n_27,
      lshr_ln501_1_reg_4228_reg_i_19_4 => mul_18s_9ns_18_1_1_U58_n_34,
      lshr_ln501_1_reg_4228_reg_i_19_5 => mul_18s_9ns_18_1_1_U58_n_33,
      lshr_ln501_1_reg_4228_reg_i_19_6 => mul_18s_9ns_18_1_1_U58_n_32,
      lshr_ln501_1_reg_4228_reg_i_19_7 => mul_18s_9ns_18_1_1_U58_n_31,
      lshr_ln501_1_reg_4228_reg_i_29_0 => mul_18s_9ns_18_1_1_U58_n_24,
      lshr_ln501_1_reg_4228_reg_i_29_1 => mul_18s_9ns_18_1_1_U58_n_16,
      lshr_ln501_1_reg_4228_reg_i_29_2 => mul_18s_9ns_18_1_1_U58_n_23,
      lshr_ln501_1_reg_4228_reg_i_31_0 => mul_18s_9ns_18_1_1_U58_n_22,
      lshr_ln501_1_reg_4228_reg_i_31_1 => mul_18s_9ns_18_1_1_U58_n_18,
      lshr_ln501_1_reg_4228_reg_i_9_0 => mul_18s_9ns_18_1_1_U55_n_19,
      q0_reg_0(8 downto 0) => zext_ln488_fu_3175_p1(8 downto 0),
      q0_reg_1(7 downto 0) => zext_ln488_1_fu_3147_p1(7 downto 0),
      q0_reg_10(9 downto 0) => var_quant_1_reg_4158(9 downto 0),
      q0_reg_2 => DIV1_TABLE_U_n_62,
      q0_reg_3 => DIV1_TABLE_U_n_63,
      q0_reg_4 => DIV1_TABLE_U_n_64,
      q0_reg_5 => DIV1_TABLE_U_n_65,
      q0_reg_6 => DIV1_TABLE_U_n_66,
      q0_reg_7(0) => DIV1_TABLE_U_n_67,
      q0_reg_8 => DIV1_TABLE_U_n_68,
      q0_reg_9(9 downto 0) => var_quant_3_reg_4168(9 downto 0),
      q1_reg_0(9 downto 0) => var_quant_reg_4153(9 downto 0)
    );
\SD_1_reg_4148[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669969"
    )
        port map (
      I0 => zext_ln484_fu_2234_p1(7),
      I1 => sub_ln484_1_fu_2238_p2(7),
      I2 => \SD_1_reg_4148[9]_i_11_n_5\,
      I3 => sub_ln484_1_fu_2238_p2(6),
      I4 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      O => \SD_1_reg_4148[6]_i_10_n_5\
    );
\SD_1_reg_4148[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => sub_ln484_fu_2202_p2(6),
      I1 => \SD_1_reg_4148[9]_i_7_n_5\,
      I2 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I3 => sub_ln484_1_fu_2238_p2(6),
      I4 => \SD_1_reg_4148[9]_i_11_n_5\,
      I5 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      O => \SD_1_reg_4148[6]_i_11_n_5\
    );
\SD_1_reg_4148[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => sub_ln484_fu_2202_p2(5),
      I1 => \SD_1_reg_4148[6]_i_18_n_5\,
      I2 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I3 => sub_ln484_1_fu_2238_p2(5),
      I4 => \SD_1_reg_4148[6]_i_27_n_5\,
      I5 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      O => \SD_1_reg_4148[6]_i_12_n_5\
    );
\SD_1_reg_4148[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => zext_ln484_fu_2234_p1(4),
      I1 => sub_ln484_1_fu_2238_p2(4),
      I2 => \SD_1_reg_4148[6]_i_28_n_5\,
      I3 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      O => \SD_1_reg_4148[6]_i_13_n_5\
    );
\SD_1_reg_4148[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999996"
    )
        port map (
      I0 => zext_ln484_fu_2234_p1(3),
      I1 => sub_ln484_1_fu_2238_p2(3),
      I2 => sub_ln484_1_fu_2238_p2(1),
      I3 => sub_ln484_1_fu_2238_p2(0),
      I4 => sub_ln484_1_fu_2238_p2(2),
      I5 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      O => \SD_1_reg_4148[6]_i_14_n_5\
    );
\SD_1_reg_4148[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669996"
    )
        port map (
      I0 => zext_ln484_fu_2234_p1(2),
      I1 => sub_ln484_1_fu_2238_p2(2),
      I2 => sub_ln484_1_fu_2238_p2(0),
      I3 => sub_ln484_1_fu_2238_p2(1),
      I4 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      O => \SD_1_reg_4148[6]_i_15_n_5\
    );
\SD_1_reg_4148[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln484_fu_2202_p2(1),
      I1 => sub_ln484_fu_2202_p2(0),
      I2 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I3 => sub_ln484_1_fu_2238_p2(1),
      I4 => sub_ln484_1_fu_2238_p2(0),
      I5 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      O => \SD_1_reg_4148[6]_i_16_n_5\
    );
\SD_1_reg_4148[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln484_fu_2202_p2(0),
      I1 => sub_ln484_1_fu_2238_p2(0),
      O => \SD_1_reg_4148[6]_i_17_n_5\
    );
\SD_1_reg_4148[6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln484_fu_2202_p2(3),
      I1 => sub_ln484_fu_2202_p2(1),
      I2 => sub_ln484_fu_2202_p2(0),
      I3 => sub_ln484_fu_2202_p2(2),
      I4 => sub_ln484_fu_2202_p2(4),
      O => \SD_1_reg_4148[6]_i_18_n_5\
    );
\SD_1_reg_4148[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(7),
      I1 => \g_2_reg_723__0\(7),
      O => \SD_1_reg_4148[6]_i_19_n_5\
    );
\SD_1_reg_4148[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA45"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => sub_ln484_fu_2202_p2(6),
      I2 => \SD_1_reg_4148[9]_i_7_n_5\,
      I3 => sub_ln484_fu_2202_p2(7),
      O => zext_ln484_fu_2234_p1(7)
    );
\SD_1_reg_4148[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(6),
      I1 => \g_2_reg_723__0\(6),
      O => \SD_1_reg_4148[6]_i_20_n_5\
    );
\SD_1_reg_4148[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(5),
      I1 => \g_2_reg_723__0\(5),
      O => \SD_1_reg_4148[6]_i_21_n_5\
    );
\SD_1_reg_4148[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(4),
      I1 => \g_2_reg_723__0\(4),
      O => \SD_1_reg_4148[6]_i_22_n_5\
    );
\SD_1_reg_4148[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(3),
      I1 => \g_2_reg_723__0\(3),
      O => \SD_1_reg_4148[6]_i_23_n_5\
    );
\SD_1_reg_4148[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(2),
      I1 => \g_2_reg_723__0\(2),
      O => \SD_1_reg_4148[6]_i_24_n_5\
    );
\SD_1_reg_4148[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(1),
      I1 => \g_2_reg_723__0\(1),
      O => \SD_1_reg_4148[6]_i_25_n_5\
    );
\SD_1_reg_4148[6]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(0),
      I1 => \g_2_reg_723__0\(0),
      O => \SD_1_reg_4148[6]_i_26_n_5\
    );
\SD_1_reg_4148[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln484_1_fu_2238_p2(3),
      I1 => sub_ln484_1_fu_2238_p2(1),
      I2 => sub_ln484_1_fu_2238_p2(0),
      I3 => sub_ln484_1_fu_2238_p2(2),
      I4 => sub_ln484_1_fu_2238_p2(4),
      O => \SD_1_reg_4148[6]_i_27_n_5\
    );
\SD_1_reg_4148[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln484_1_fu_2238_p2(2),
      I1 => sub_ln484_1_fu_2238_p2(0),
      I2 => sub_ln484_1_fu_2238_p2(1),
      I3 => sub_ln484_1_fu_2238_p2(3),
      O => \SD_1_reg_4148[6]_i_28_n_5\
    );
\SD_1_reg_4148[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => \SD_1_reg_4148[9]_i_7_n_5\,
      I2 => sub_ln484_fu_2202_p2(6),
      O => zext_ln484_fu_2234_p1(6)
    );
\SD_1_reg_4148[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => \SD_1_reg_4148[6]_i_18_n_5\,
      I2 => sub_ln484_fu_2202_p2(5),
      O => zext_ln484_fu_2234_p1(5)
    );
\SD_1_reg_4148[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB55555554"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => sub_ln484_fu_2202_p2(3),
      I2 => sub_ln484_fu_2202_p2(1),
      I3 => sub_ln484_fu_2202_p2(0),
      I4 => sub_ln484_fu_2202_p2(2),
      I5 => sub_ln484_fu_2202_p2(4),
      O => zext_ln484_fu_2234_p1(4)
    );
\SD_1_reg_4148[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB5554"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => sub_ln484_fu_2202_p2(2),
      I2 => sub_ln484_fu_2202_p2(0),
      I3 => sub_ln484_fu_2202_p2(1),
      I4 => sub_ln484_fu_2202_p2(3),
      O => zext_ln484_fu_2234_p1(3)
    );
\SD_1_reg_4148[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => sub_ln484_fu_2202_p2(1),
      I2 => sub_ln484_fu_2202_p2(0),
      I3 => sub_ln484_fu_2202_p2(2),
      O => zext_ln484_fu_2234_p1(2)
    );
\SD_1_reg_4148[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => sub_ln484_fu_2202_p2(0),
      I2 => sub_ln484_fu_2202_p2(1),
      O => zext_ln484_fu_2234_p1(1)
    );
\SD_1_reg_4148[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln484_1_fu_2238_p2(4),
      I1 => sub_ln484_1_fu_2238_p2(2),
      I2 => sub_ln484_1_fu_2238_p2(0),
      I3 => sub_ln484_1_fu_2238_p2(1),
      I4 => sub_ln484_1_fu_2238_p2(3),
      I5 => sub_ln484_1_fu_2238_p2(5),
      O => \SD_1_reg_4148[9]_i_11_n_5\
    );
\SD_1_reg_4148[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(9),
      I1 => \g_2_reg_723__0\(9),
      O => \SD_1_reg_4148[9]_i_12_n_5\
    );
\SD_1_reg_4148[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(8),
      I1 => \g_2_reg_723__0\(8),
      O => \SD_1_reg_4148[9]_i_13_n_5\
    );
\SD_1_reg_4148[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(9),
      I1 => \g_2_reg_723__0\(9),
      O => \SD_1_reg_4148[9]_i_14_n_5\
    );
\SD_1_reg_4148[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(8),
      I1 => \g_2_reg_723__0\(8),
      O => \SD_1_reg_4148[9]_i_15_n_5\
    );
\SD_1_reg_4148[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(7),
      I1 => \g_2_reg_723__0\(7),
      O => \SD_1_reg_4148[9]_i_16_n_5\
    );
\SD_1_reg_4148[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(6),
      I1 => \g_2_reg_723__0\(6),
      O => \SD_1_reg_4148[9]_i_17_n_5\
    );
\SD_1_reg_4148[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(5),
      I1 => \g_2_reg_723__0\(5),
      O => \SD_1_reg_4148[9]_i_18_n_5\
    );
\SD_1_reg_4148[9]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(4),
      I1 => \g_2_reg_723__0\(4),
      O => \SD_1_reg_4148[9]_i_19_n_5\
    );
\SD_1_reg_4148[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAE55555551"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => \SD_1_reg_4148[9]_i_7_n_5\,
      I2 => sub_ln484_fu_2202_p2(8),
      I3 => sub_ln484_fu_2202_p2(7),
      I4 => sub_ln484_fu_2202_p2(6),
      I5 => sub_ln484_fu_2202_p2(9),
      O => zext_ln484_fu_2234_p1(9)
    );
\SD_1_reg_4148[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(3),
      I1 => \g_2_reg_723__0\(3),
      O => \SD_1_reg_4148[9]_i_20_n_5\
    );
\SD_1_reg_4148[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(2),
      I1 => \g_2_reg_723__0\(2),
      O => \SD_1_reg_4148[9]_i_21_n_5\
    );
\SD_1_reg_4148[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(1),
      I1 => \g_2_reg_723__0\(1),
      O => \SD_1_reg_4148[9]_i_22_n_5\
    );
\SD_1_reg_4148[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_129_fu_244(0),
      I1 => \g_2_reg_723__0\(0),
      O => \SD_1_reg_4148[9]_i_23_n_5\
    );
\SD_1_reg_4148[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE5551"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      I1 => \SD_1_reg_4148[9]_i_7_n_5\,
      I2 => sub_ln484_fu_2202_p2(6),
      I3 => sub_ln484_fu_2202_p2(7),
      I4 => sub_ln484_fu_2202_p2(8),
      O => zext_ln484_fu_2234_p1(8)
    );
\SD_1_reg_4148[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln484_fu_2234_p1(9),
      I1 => zext_ln484_1_fu_2270_p1(9),
      O => \SD_1_reg_4148[9]_i_4_n_5\
    );
\SD_1_reg_4148[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699969999"
    )
        port map (
      I0 => zext_ln484_fu_2234_p1(8),
      I1 => sub_ln484_1_fu_2238_p2(8),
      I2 => sub_ln484_1_fu_2238_p2(7),
      I3 => sub_ln484_1_fu_2238_p2(6),
      I4 => \SD_1_reg_4148[9]_i_11_n_5\,
      I5 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      O => \SD_1_reg_4148[9]_i_5_n_5\
    );
\SD_1_reg_4148[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln484_fu_2202_p2(4),
      I1 => sub_ln484_fu_2202_p2(2),
      I2 => sub_ln484_fu_2202_p2(0),
      I3 => sub_ln484_fu_2202_p2(1),
      I4 => sub_ln484_fu_2202_p2(3),
      I5 => sub_ln484_fu_2202_p2(5),
      O => \SD_1_reg_4148[9]_i_7_n_5\
    );
\SD_1_reg_4148[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAE55555551"
    )
        port map (
      I0 => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      I1 => \SD_1_reg_4148[9]_i_11_n_5\,
      I2 => sub_ln484_1_fu_2238_p2(8),
      I3 => sub_ln484_1_fu_2238_p2(7),
      I4 => sub_ln484_1_fu_2238_p2(6),
      I5 => sub_ln484_1_fu_2238_p2(9),
      O => zext_ln484_1_fu_2270_p1(9)
    );
\SD_1_reg_4148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(1),
      Q => SD_1_reg_4148(0),
      R => '0'
    );
\SD_1_reg_4148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(2),
      Q => SD_1_reg_4148(1),
      R => '0'
    );
\SD_1_reg_4148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(3),
      Q => SD_1_reg_4148(2),
      R => '0'
    );
\SD_1_reg_4148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(4),
      Q => SD_1_reg_4148(3),
      R => '0'
    );
\SD_1_reg_4148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(5),
      Q => SD_1_reg_4148(4),
      R => '0'
    );
\SD_1_reg_4148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(6),
      Q => SD_1_reg_4148(5),
      R => '0'
    );
\SD_1_reg_4148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(7),
      Q => SD_1_reg_4148(6),
      R => '0'
    );
\SD_1_reg_4148_reg[6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \SD_1_reg_4148_reg[6]_i_1_n_5\,
      CO(6) => \SD_1_reg_4148_reg[6]_i_1_n_6\,
      CO(5) => \SD_1_reg_4148_reg[6]_i_1_n_7\,
      CO(4) => \SD_1_reg_4148_reg[6]_i_1_n_8\,
      CO(3) => \SD_1_reg_4148_reg[6]_i_1_n_9\,
      CO(2) => \SD_1_reg_4148_reg[6]_i_1_n_10\,
      CO(1) => \SD_1_reg_4148_reg[6]_i_1_n_11\,
      CO(0) => \SD_1_reg_4148_reg[6]_i_1_n_12\,
      DI(7 downto 1) => zext_ln484_fu_2234_p1(7 downto 1),
      DI(0) => sub_ln484_fu_2202_p2(0),
      O(7 downto 1) => add_ln484_fu_2274_p2(7 downto 1),
      O(0) => \NLW_SD_1_reg_4148_reg[6]_i_1_O_UNCONNECTED\(0),
      S(7) => \SD_1_reg_4148[6]_i_10_n_5\,
      S(6) => \SD_1_reg_4148[6]_i_11_n_5\,
      S(5) => \SD_1_reg_4148[6]_i_12_n_5\,
      S(4) => \SD_1_reg_4148[6]_i_13_n_5\,
      S(3) => \SD_1_reg_4148[6]_i_14_n_5\,
      S(2) => \SD_1_reg_4148[6]_i_15_n_5\,
      S(1) => \SD_1_reg_4148[6]_i_16_n_5\,
      S(0) => \SD_1_reg_4148[6]_i_17_n_5\
    );
\SD_1_reg_4148_reg[6]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \SD_1_reg_4148_reg[6]_i_9_n_5\,
      CO(6) => \SD_1_reg_4148_reg[6]_i_9_n_6\,
      CO(5) => \SD_1_reg_4148_reg[6]_i_9_n_7\,
      CO(4) => \SD_1_reg_4148_reg[6]_i_9_n_8\,
      CO(3) => \SD_1_reg_4148_reg[6]_i_9_n_9\,
      CO(2) => \SD_1_reg_4148_reg[6]_i_9_n_10\,
      CO(1) => \SD_1_reg_4148_reg[6]_i_9_n_11\,
      CO(0) => \SD_1_reg_4148_reg[6]_i_9_n_12\,
      DI(7 downto 0) => ap_phi_reg_pp0_iter2_empty_156_reg_819(7 downto 0),
      O(7 downto 0) => sub_ln484_fu_2202_p2(7 downto 0),
      S(7) => \SD_1_reg_4148[6]_i_19_n_5\,
      S(6) => \SD_1_reg_4148[6]_i_20_n_5\,
      S(5) => \SD_1_reg_4148[6]_i_21_n_5\,
      S(4) => \SD_1_reg_4148[6]_i_22_n_5\,
      S(3) => \SD_1_reg_4148[6]_i_23_n_5\,
      S(2) => \SD_1_reg_4148[6]_i_24_n_5\,
      S(1) => \SD_1_reg_4148[6]_i_25_n_5\,
      S(0) => \SD_1_reg_4148[6]_i_26_n_5\
    );
\SD_1_reg_4148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(8),
      Q => SD_1_reg_4148(7),
      R => '0'
    );
\SD_1_reg_4148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(9),
      Q => SD_1_reg_4148(8),
      R => '0'
    );
\SD_1_reg_4148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln484_fu_2274_p2(10),
      Q => SD_1_reg_4148(9),
      R => '0'
    );
\SD_1_reg_4148_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \SD_1_reg_4148_reg[6]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_SD_1_reg_4148_reg[9]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln484_fu_2274_p2(10),
      CO(1) => \NLW_SD_1_reg_4148_reg[9]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \SD_1_reg_4148_reg[9]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => zext_ln484_fu_2234_p1(9 downto 8),
      O(7 downto 2) => \NLW_SD_1_reg_4148_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln484_fu_2274_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \SD_1_reg_4148[9]_i_4_n_5\,
      S(0) => \SD_1_reg_4148[9]_i_5_n_5\
    );
\SD_1_reg_4148_reg[9]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \SD_1_reg_4148_reg[9]_i_10_n_5\,
      CO(6) => \SD_1_reg_4148_reg[9]_i_10_n_6\,
      CO(5) => \SD_1_reg_4148_reg[9]_i_10_n_7\,
      CO(4) => \SD_1_reg_4148_reg[9]_i_10_n_8\,
      CO(3) => \SD_1_reg_4148_reg[9]_i_10_n_9\,
      CO(2) => \SD_1_reg_4148_reg[9]_i_10_n_10\,
      CO(1) => \SD_1_reg_4148_reg[9]_i_10_n_11\,
      CO(0) => \SD_1_reg_4148_reg[9]_i_10_n_12\,
      DI(7 downto 0) => empty_129_fu_244(7 downto 0),
      O(7 downto 0) => sub_ln484_1_fu_2238_p2(7 downto 0),
      S(7) => \SD_1_reg_4148[9]_i_16_n_5\,
      S(6) => \SD_1_reg_4148[9]_i_17_n_5\,
      S(5) => \SD_1_reg_4148[9]_i_18_n_5\,
      S(4) => \SD_1_reg_4148[9]_i_19_n_5\,
      S(3) => \SD_1_reg_4148[9]_i_20_n_5\,
      S(2) => \SD_1_reg_4148[9]_i_21_n_5\,
      S(1) => \SD_1_reg_4148[9]_i_22_n_5\,
      S(0) => \SD_1_reg_4148[9]_i_23_n_5\
    );
\SD_1_reg_4148_reg[9]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \SD_1_reg_4148_reg[6]_i_9_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_SD_1_reg_4148_reg[9]_i_6_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \SD_1_reg_4148_reg[9]_i_6_n_10\,
      CO(1) => \NLW_SD_1_reg_4148_reg[9]_i_6_CO_UNCONNECTED\(1),
      CO(0) => \SD_1_reg_4148_reg[9]_i_6_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => ap_phi_reg_pp0_iter2_empty_156_reg_819(9 downto 8),
      O(7 downto 2) => \NLW_SD_1_reg_4148_reg[9]_i_6_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln484_fu_2202_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \SD_1_reg_4148[9]_i_12_n_5\,
      S(0) => \SD_1_reg_4148[9]_i_13_n_5\
    );
\SD_1_reg_4148_reg[9]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => \SD_1_reg_4148_reg[9]_i_10_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_SD_1_reg_4148_reg[9]_i_9_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \SD_1_reg_4148_reg[9]_i_9_n_10\,
      CO(1) => \NLW_SD_1_reg_4148_reg[9]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \SD_1_reg_4148_reg[9]_i_9_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => empty_129_fu_244(9 downto 8),
      O(7 downto 2) => \NLW_SD_1_reg_4148_reg[9]_i_9_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln484_1_fu_2238_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \SD_1_reg_4148[9]_i_14_n_5\,
      S(0) => \SD_1_reg_4148[9]_i_15_n_5\
    );
\SD_reg_4143[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669969"
    )
        port map (
      I0 => zext_ln483_fu_2146_p1(7),
      I1 => sub_ln483_1_fu_2150_p2(7),
      I2 => \SD_reg_4143[9]_i_11_n_5\,
      I3 => sub_ln483_1_fu_2150_p2(6),
      I4 => \SD_reg_4143_reg[9]_i_9_n_10\,
      O => \SD_reg_4143[6]_i_10_n_5\
    );
\SD_reg_4143[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => sub_ln483_fu_2114_p2(6),
      I1 => \SD_reg_4143[9]_i_7_n_5\,
      I2 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I3 => sub_ln483_1_fu_2150_p2(6),
      I4 => \SD_reg_4143[9]_i_11_n_5\,
      I5 => \SD_reg_4143_reg[9]_i_9_n_10\,
      O => \SD_reg_4143[6]_i_11_n_5\
    );
\SD_reg_4143[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A956A956A9A956"
    )
        port map (
      I0 => sub_ln483_fu_2114_p2(5),
      I1 => \SD_reg_4143[6]_i_18_n_5\,
      I2 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I3 => sub_ln483_1_fu_2150_p2(5),
      I4 => \SD_reg_4143[6]_i_27_n_5\,
      I5 => \SD_reg_4143_reg[9]_i_9_n_10\,
      O => \SD_reg_4143[6]_i_12_n_5\
    );
\SD_reg_4143[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => zext_ln483_fu_2146_p1(4),
      I1 => sub_ln483_1_fu_2150_p2(4),
      I2 => \SD_reg_4143[6]_i_28_n_5\,
      I3 => \SD_reg_4143_reg[9]_i_9_n_10\,
      O => \SD_reg_4143[6]_i_13_n_5\
    );
\SD_reg_4143[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699999996"
    )
        port map (
      I0 => zext_ln483_fu_2146_p1(3),
      I1 => sub_ln483_1_fu_2150_p2(3),
      I2 => sub_ln483_1_fu_2150_p2(1),
      I3 => sub_ln483_1_fu_2150_p2(0),
      I4 => sub_ln483_1_fu_2150_p2(2),
      I5 => \SD_reg_4143_reg[9]_i_9_n_10\,
      O => \SD_reg_4143[6]_i_14_n_5\
    );
\SD_reg_4143[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66669996"
    )
        port map (
      I0 => zext_ln483_fu_2146_p1(2),
      I1 => sub_ln483_1_fu_2150_p2(2),
      I2 => sub_ln483_1_fu_2150_p2(0),
      I3 => sub_ln483_1_fu_2150_p2(1),
      I4 => \SD_reg_4143_reg[9]_i_9_n_10\,
      O => \SD_reg_4143[6]_i_15_n_5\
    );
\SD_reg_4143[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln483_fu_2114_p2(1),
      I1 => sub_ln483_fu_2114_p2(0),
      I2 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I3 => sub_ln483_1_fu_2150_p2(1),
      I4 => sub_ln483_1_fu_2150_p2(0),
      I5 => \SD_reg_4143_reg[9]_i_9_n_10\,
      O => \SD_reg_4143[6]_i_16_n_5\
    );
\SD_reg_4143[6]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln483_fu_2114_p2(0),
      I1 => sub_ln483_1_fu_2150_p2(0),
      O => \SD_reg_4143[6]_i_17_n_5\
    );
\SD_reg_4143[6]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln483_fu_2114_p2(3),
      I1 => sub_ln483_fu_2114_p2(1),
      I2 => sub_ln483_fu_2114_p2(0),
      I3 => sub_ln483_fu_2114_p2(2),
      I4 => sub_ln483_fu_2114_p2(4),
      O => \SD_reg_4143[6]_i_18_n_5\
    );
\SD_reg_4143[6]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(7),
      I1 => empty_163_reg_781(7),
      O => \SD_reg_4143[6]_i_19_n_5\
    );
\SD_reg_4143[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA45"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => sub_ln483_fu_2114_p2(6),
      I2 => \SD_reg_4143[9]_i_7_n_5\,
      I3 => sub_ln483_fu_2114_p2(7),
      O => zext_ln483_fu_2146_p1(7)
    );
\SD_reg_4143[6]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(6),
      I1 => empty_163_reg_781(6),
      O => \SD_reg_4143[6]_i_20_n_5\
    );
\SD_reg_4143[6]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(5),
      I1 => empty_163_reg_781(5),
      O => \SD_reg_4143[6]_i_21_n_5\
    );
\SD_reg_4143[6]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(4),
      I1 => empty_163_reg_781(4),
      O => \SD_reg_4143[6]_i_22_n_5\
    );
\SD_reg_4143[6]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(3),
      I1 => empty_163_reg_781(3),
      O => \SD_reg_4143[6]_i_23_n_5\
    );
\SD_reg_4143[6]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(2),
      I1 => empty_163_reg_781(2),
      O => \SD_reg_4143[6]_i_24_n_5\
    );
\SD_reg_4143[6]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(1),
      I1 => empty_163_reg_781(1),
      O => \SD_reg_4143[6]_i_25_n_5\
    );
\SD_reg_4143[6]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(0),
      I1 => empty_163_reg_781(0),
      O => \SD_reg_4143[6]_i_26_n_5\
    );
\SD_reg_4143[6]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln483_1_fu_2150_p2(3),
      I1 => sub_ln483_1_fu_2150_p2(1),
      I2 => sub_ln483_1_fu_2150_p2(0),
      I3 => sub_ln483_1_fu_2150_p2(2),
      I4 => sub_ln483_1_fu_2150_p2(4),
      O => \SD_reg_4143[6]_i_27_n_5\
    );
\SD_reg_4143[6]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln483_1_fu_2150_p2(2),
      I1 => sub_ln483_1_fu_2150_p2(0),
      I2 => sub_ln483_1_fu_2150_p2(1),
      I3 => sub_ln483_1_fu_2150_p2(3),
      O => \SD_reg_4143[6]_i_28_n_5\
    );
\SD_reg_4143[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => \SD_reg_4143[9]_i_7_n_5\,
      I2 => sub_ln483_fu_2114_p2(6),
      O => zext_ln483_fu_2146_p1(6)
    );
\SD_reg_4143[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => \SD_reg_4143[6]_i_18_n_5\,
      I2 => sub_ln483_fu_2114_p2(5),
      O => zext_ln483_fu_2146_p1(5)
    );
\SD_reg_4143[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAB55555554"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => sub_ln483_fu_2114_p2(3),
      I2 => sub_ln483_fu_2114_p2(1),
      I3 => sub_ln483_fu_2114_p2(0),
      I4 => sub_ln483_fu_2114_p2(2),
      I5 => sub_ln483_fu_2114_p2(4),
      O => zext_ln483_fu_2146_p1(4)
    );
\SD_reg_4143[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB5554"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => sub_ln483_fu_2114_p2(2),
      I2 => sub_ln483_fu_2114_p2(0),
      I3 => sub_ln483_fu_2114_p2(1),
      I4 => sub_ln483_fu_2114_p2(3),
      O => zext_ln483_fu_2146_p1(3)
    );
\SD_reg_4143[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB54"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => sub_ln483_fu_2114_p2(1),
      I2 => sub_ln483_fu_2114_p2(0),
      I3 => sub_ln483_fu_2114_p2(2),
      O => zext_ln483_fu_2146_p1(2)
    );
\SD_reg_4143[6]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => sub_ln483_fu_2114_p2(0),
      I2 => sub_ln483_fu_2114_p2(1),
      O => zext_ln483_fu_2146_p1(1)
    );
\SD_reg_4143[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln483_1_fu_2150_p2(4),
      I1 => sub_ln483_1_fu_2150_p2(2),
      I2 => sub_ln483_1_fu_2150_p2(0),
      I3 => sub_ln483_1_fu_2150_p2(1),
      I4 => sub_ln483_1_fu_2150_p2(3),
      I5 => sub_ln483_1_fu_2150_p2(5),
      O => \SD_reg_4143[9]_i_11_n_5\
    );
\SD_reg_4143[9]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(9),
      I1 => empty_163_reg_781(9),
      O => \SD_reg_4143[9]_i_12_n_5\
    );
\SD_reg_4143[9]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \g_2_reg_723__0\(8),
      I1 => empty_163_reg_781(8),
      O => \SD_reg_4143[9]_i_13_n_5\
    );
\SD_reg_4143[9]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(9),
      I1 => \g_2_reg_723__0\(9),
      O => \SD_reg_4143[9]_i_14_n_5\
    );
\SD_reg_4143[9]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(8),
      I1 => \g_2_reg_723__0\(8),
      O => \SD_reg_4143[9]_i_15_n_5\
    );
\SD_reg_4143[9]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(7),
      I1 => \g_2_reg_723__0\(7),
      O => \SD_reg_4143[9]_i_16_n_5\
    );
\SD_reg_4143[9]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(6),
      I1 => \g_2_reg_723__0\(6),
      O => \SD_reg_4143[9]_i_17_n_5\
    );
\SD_reg_4143[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(5),
      I1 => \g_2_reg_723__0\(5),
      O => \SD_reg_4143[9]_i_18_n_5\
    );
\SD_reg_4143[9]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(4),
      I1 => \g_2_reg_723__0\(4),
      O => \SD_reg_4143[9]_i_19_n_5\
    );
\SD_reg_4143[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAE55555551"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => \SD_reg_4143[9]_i_7_n_5\,
      I2 => sub_ln483_fu_2114_p2(8),
      I3 => sub_ln483_fu_2114_p2(7),
      I4 => sub_ln483_fu_2114_p2(6),
      I5 => sub_ln483_fu_2114_p2(9),
      O => zext_ln483_fu_2146_p1(9)
    );
\SD_reg_4143[9]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(3),
      I1 => \g_2_reg_723__0\(3),
      O => \SD_reg_4143[9]_i_20_n_5\
    );
\SD_reg_4143[9]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(2),
      I1 => \g_2_reg_723__0\(2),
      O => \SD_reg_4143[9]_i_21_n_5\
    );
\SD_reg_4143[9]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(1),
      I1 => \g_2_reg_723__0\(1),
      O => \SD_reg_4143[9]_i_22_n_5\
    );
\SD_reg_4143[9]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_148_reg_665(0),
      I1 => \g_2_reg_723__0\(0),
      O => \SD_reg_4143[9]_i_23_n_5\
    );
\SD_reg_4143[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAE5551"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_6_n_10\,
      I1 => \SD_reg_4143[9]_i_7_n_5\,
      I2 => sub_ln483_fu_2114_p2(6),
      I3 => sub_ln483_fu_2114_p2(7),
      I4 => sub_ln483_fu_2114_p2(8),
      O => zext_ln483_fu_2146_p1(8)
    );
\SD_reg_4143[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln483_fu_2146_p1(9),
      I1 => zext_ln483_1_fu_2182_p1(9),
      O => \SD_reg_4143[9]_i_4_n_5\
    );
\SD_reg_4143[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699969999"
    )
        port map (
      I0 => zext_ln483_fu_2146_p1(8),
      I1 => sub_ln483_1_fu_2150_p2(8),
      I2 => sub_ln483_1_fu_2150_p2(7),
      I3 => sub_ln483_1_fu_2150_p2(6),
      I4 => \SD_reg_4143[9]_i_11_n_5\,
      I5 => \SD_reg_4143_reg[9]_i_9_n_10\,
      O => \SD_reg_4143[9]_i_5_n_5\
    );
\SD_reg_4143[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln483_fu_2114_p2(4),
      I1 => sub_ln483_fu_2114_p2(2),
      I2 => sub_ln483_fu_2114_p2(0),
      I3 => sub_ln483_fu_2114_p2(1),
      I4 => sub_ln483_fu_2114_p2(3),
      I5 => sub_ln483_fu_2114_p2(5),
      O => \SD_reg_4143[9]_i_7_n_5\
    );
\SD_reg_4143[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAE55555551"
    )
        port map (
      I0 => \SD_reg_4143_reg[9]_i_9_n_10\,
      I1 => \SD_reg_4143[9]_i_11_n_5\,
      I2 => sub_ln483_1_fu_2150_p2(8),
      I3 => sub_ln483_1_fu_2150_p2(7),
      I4 => sub_ln483_1_fu_2150_p2(6),
      I5 => sub_ln483_1_fu_2150_p2(9),
      O => zext_ln483_1_fu_2182_p1(9)
    );
\SD_reg_4143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(1),
      Q => SD_reg_4143(0),
      R => '0'
    );
\SD_reg_4143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(2),
      Q => SD_reg_4143(1),
      R => '0'
    );
\SD_reg_4143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(3),
      Q => SD_reg_4143(2),
      R => '0'
    );
\SD_reg_4143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(4),
      Q => SD_reg_4143(3),
      R => '0'
    );
\SD_reg_4143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(5),
      Q => SD_reg_4143(4),
      R => '0'
    );
\SD_reg_4143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(6),
      Q => SD_reg_4143(5),
      R => '0'
    );
\SD_reg_4143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(7),
      Q => SD_reg_4143(6),
      R => '0'
    );
\SD_reg_4143_reg[6]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \SD_reg_4143_reg[6]_i_1_n_5\,
      CO(6) => \SD_reg_4143_reg[6]_i_1_n_6\,
      CO(5) => \SD_reg_4143_reg[6]_i_1_n_7\,
      CO(4) => \SD_reg_4143_reg[6]_i_1_n_8\,
      CO(3) => \SD_reg_4143_reg[6]_i_1_n_9\,
      CO(2) => \SD_reg_4143_reg[6]_i_1_n_10\,
      CO(1) => \SD_reg_4143_reg[6]_i_1_n_11\,
      CO(0) => \SD_reg_4143_reg[6]_i_1_n_12\,
      DI(7 downto 1) => zext_ln483_fu_2146_p1(7 downto 1),
      DI(0) => sub_ln483_fu_2114_p2(0),
      O(7 downto 1) => add_ln483_fu_2186_p2(7 downto 1),
      O(0) => \NLW_SD_reg_4143_reg[6]_i_1_O_UNCONNECTED\(0),
      S(7) => \SD_reg_4143[6]_i_10_n_5\,
      S(6) => \SD_reg_4143[6]_i_11_n_5\,
      S(5) => \SD_reg_4143[6]_i_12_n_5\,
      S(4) => \SD_reg_4143[6]_i_13_n_5\,
      S(3) => \SD_reg_4143[6]_i_14_n_5\,
      S(2) => \SD_reg_4143[6]_i_15_n_5\,
      S(1) => \SD_reg_4143[6]_i_16_n_5\,
      S(0) => \SD_reg_4143[6]_i_17_n_5\
    );
\SD_reg_4143_reg[6]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \SD_reg_4143_reg[6]_i_9_n_5\,
      CO(6) => \SD_reg_4143_reg[6]_i_9_n_6\,
      CO(5) => \SD_reg_4143_reg[6]_i_9_n_7\,
      CO(4) => \SD_reg_4143_reg[6]_i_9_n_8\,
      CO(3) => \SD_reg_4143_reg[6]_i_9_n_9\,
      CO(2) => \SD_reg_4143_reg[6]_i_9_n_10\,
      CO(1) => \SD_reg_4143_reg[6]_i_9_n_11\,
      CO(0) => \SD_reg_4143_reg[6]_i_9_n_12\,
      DI(7 downto 0) => empty_163_reg_781(7 downto 0),
      O(7 downto 0) => sub_ln483_fu_2114_p2(7 downto 0),
      S(7) => \SD_reg_4143[6]_i_19_n_5\,
      S(6) => \SD_reg_4143[6]_i_20_n_5\,
      S(5) => \SD_reg_4143[6]_i_21_n_5\,
      S(4) => \SD_reg_4143[6]_i_22_n_5\,
      S(3) => \SD_reg_4143[6]_i_23_n_5\,
      S(2) => \SD_reg_4143[6]_i_24_n_5\,
      S(1) => \SD_reg_4143[6]_i_25_n_5\,
      S(0) => \SD_reg_4143[6]_i_26_n_5\
    );
\SD_reg_4143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(8),
      Q => SD_reg_4143(7),
      R => '0'
    );
\SD_reg_4143_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(9),
      Q => SD_reg_4143(8),
      R => '0'
    );
\SD_reg_4143_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln483_fu_2186_p2(10),
      Q => SD_reg_4143(9),
      R => '0'
    );
\SD_reg_4143_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \SD_reg_4143_reg[6]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_SD_reg_4143_reg[9]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln483_fu_2186_p2(10),
      CO(1) => \NLW_SD_reg_4143_reg[9]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \SD_reg_4143_reg[9]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => zext_ln483_fu_2146_p1(9 downto 8),
      O(7 downto 2) => \NLW_SD_reg_4143_reg[9]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln483_fu_2186_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \SD_reg_4143[9]_i_4_n_5\,
      S(0) => \SD_reg_4143[9]_i_5_n_5\
    );
\SD_reg_4143_reg[9]_i_10\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \SD_reg_4143_reg[9]_i_10_n_5\,
      CO(6) => \SD_reg_4143_reg[9]_i_10_n_6\,
      CO(5) => \SD_reg_4143_reg[9]_i_10_n_7\,
      CO(4) => \SD_reg_4143_reg[9]_i_10_n_8\,
      CO(3) => \SD_reg_4143_reg[9]_i_10_n_9\,
      CO(2) => \SD_reg_4143_reg[9]_i_10_n_10\,
      CO(1) => \SD_reg_4143_reg[9]_i_10_n_11\,
      CO(0) => \SD_reg_4143_reg[9]_i_10_n_12\,
      DI(7 downto 0) => empty_148_reg_665(7 downto 0),
      O(7 downto 0) => sub_ln483_1_fu_2150_p2(7 downto 0),
      S(7) => \SD_reg_4143[9]_i_16_n_5\,
      S(6) => \SD_reg_4143[9]_i_17_n_5\,
      S(5) => \SD_reg_4143[9]_i_18_n_5\,
      S(4) => \SD_reg_4143[9]_i_19_n_5\,
      S(3) => \SD_reg_4143[9]_i_20_n_5\,
      S(2) => \SD_reg_4143[9]_i_21_n_5\,
      S(1) => \SD_reg_4143[9]_i_22_n_5\,
      S(0) => \SD_reg_4143[9]_i_23_n_5\
    );
\SD_reg_4143_reg[9]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \SD_reg_4143_reg[6]_i_9_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_SD_reg_4143_reg[9]_i_6_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \SD_reg_4143_reg[9]_i_6_n_10\,
      CO(1) => \NLW_SD_reg_4143_reg[9]_i_6_CO_UNCONNECTED\(1),
      CO(0) => \SD_reg_4143_reg[9]_i_6_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => empty_163_reg_781(9 downto 8),
      O(7 downto 2) => \NLW_SD_reg_4143_reg[9]_i_6_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln483_fu_2114_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \SD_reg_4143[9]_i_12_n_5\,
      S(0) => \SD_reg_4143[9]_i_13_n_5\
    );
\SD_reg_4143_reg[9]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => \SD_reg_4143_reg[9]_i_10_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_SD_reg_4143_reg[9]_i_9_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \SD_reg_4143_reg[9]_i_9_n_10\,
      CO(1) => \NLW_SD_reg_4143_reg[9]_i_9_CO_UNCONNECTED\(1),
      CO(0) => \SD_reg_4143_reg[9]_i_9_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => empty_148_reg_665(9 downto 8),
      O(7 downto 2) => \NLW_SD_reg_4143_reg[9]_i_9_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sub_ln483_1_fu_2150_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \SD_reg_4143[9]_i_14_n_5\,
      S(0) => \SD_reg_4143[9]_i_15_n_5\
    );
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(0),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_20\
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(0),
      I4 => zext_ln504_4_reg_4258_reg(0),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(0)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(1),
      I4 => zext_ln504_4_reg_4258_reg(1),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(1)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(2),
      I4 => zext_ln504_4_reg_4258_reg(2),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(2)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(3),
      I4 => zext_ln504_4_reg_4258_reg(3),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(3)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(4),
      I4 => zext_ln504_4_reg_4258_reg(4),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(4)
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(5),
      I4 => zext_ln504_4_reg_4258_reg(5),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(5)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(6),
      I4 => zext_ln504_4_reg_4258_reg(6),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(6)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(7),
      I4 => zext_ln504_4_reg_4258_reg(7),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(7)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(8),
      I4 => zext_ln504_4_reg_4258_reg(8),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(8)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => tmp_53_reg_3872_pp0_iter9_reg,
      I1 => ap_enable_reg_pp0_iter10,
      I2 => imgG_full_n,
      I3 => \^icmp_ln328_reg_3813_reg[0]_0\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      O => push
    );
\SRL_SIG[0][19]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77757270"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => g_reg_4263(15),
      I2 => \SRL_SIG_reg[0][19]\,
      I3 => g_reg_4263(9),
      I4 => zext_ln504_4_reg_4258_reg(9),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(9)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(1),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19\
    );
\SRL_SIG[0][20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(0),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10\
    );
\SRL_SIG[0][21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(1),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9\
    );
\SRL_SIG[0][22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(2),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8\
    );
\SRL_SIG[0][23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(3),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7\
    );
\SRL_SIG[0][24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(4),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6\
    );
\SRL_SIG[0][25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(5),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5\
    );
\SRL_SIG[0][26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(6),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4\
    );
\SRL_SIG[0][27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(7),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3\
    );
\SRL_SIG[0][28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(8),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2\
    );
\SRL_SIG[0][29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => zext_ln504_4_reg_4258_reg(9),
      I2 => cmp689_reg_681,
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1\
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(2),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18\
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(3),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17\
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(4),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16\
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(5),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15\
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(6),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14\
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(7),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13\
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(8),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12\
    );
\SRL_SIG[0][9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      I1 => cmp689_reg_681,
      I2 => zext_ln504_4_reg_4258_reg(9),
      O => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11\
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter9,
      Q => ap_enable_reg_pp0_iter10,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A8A8A820202020"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      I4 => \^ap_enable_reg_pp0_iter10_reg_0\,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter8_reg_reg_srl8: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_5
    );
\ap_loop_exit_ready_pp0_iter9_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter8_reg_reg_srl8_n_5,
      Q => \^ap_loop_exit_ready_pp0_iter9_reg\,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[0]_0\,
      I1 => empty_144_fu_304(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[1]_0\,
      I1 => empty_144_fu_304(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[2]_0\,
      I1 => empty_144_fu_304(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[3]_0\,
      I1 => empty_144_fu_304(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[4]_0\,
      I1 => empty_144_fu_304(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[5]_0\,
      I1 => empty_144_fu_304(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[6]_0\,
      I1 => empty_144_fu_304(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[7]_0\,
      I1 => empty_144_fu_304(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[8]_0\,
      I1 => empty_144_fu_304(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[9]_0\,
      I1 => empty_144_fu_304(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      I4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_empty_149_reg_801[9]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[8]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_149_reg_801_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \ap_phi_reg_pp0_iter2_empty_149_reg_801[9]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter2_empty_149_reg_801(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_47,
      Q => zext_ln454_fu_1548_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_46,
      Q => zext_ln454_fu_1548_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_45,
      Q => zext_ln454_fu_1548_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_44,
      Q => zext_ln454_fu_1548_p1(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_43,
      Q => zext_ln454_fu_1548_p1(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_42,
      Q => zext_ln454_fu_1548_p1(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_41,
      Q => zext_ln454_fu_1548_p1(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_40,
      Q => zext_ln454_fu_1548_p1(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_39,
      Q => zext_ln454_fu_1548_p1(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_U_n_38,
      Q => zext_ln454_fu_1548_p1(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_35,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_34,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_33,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_32,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_31,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_30,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_29,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_28,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_27,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_1_U_n_26,
      Q => ap_phi_reg_pp0_iter2_empty_156_reg_819(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_34,
      Q => zext_ln452_fu_1488_p1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_33,
      Q => zext_ln452_fu_1488_p1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_32,
      Q => zext_ln452_fu_1488_p1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_31,
      Q => zext_ln452_fu_1488_p1(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_30,
      Q => zext_ln452_fu_1488_p1(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_29,
      Q => zext_ln452_fu_1488_p1(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_28,
      Q => zext_ln452_fu_1488_p1(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_27,
      Q => zext_ln452_fu_1488_p1(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_26,
      Q => zext_ln452_fu_1488_p1(9),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_2_U_n_25,
      Q => zext_ln452_fu_1488_p1(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_34,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_33,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_32,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_31,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_30,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_29,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_28,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_27,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_26,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => linebuf_yuv_3_U_n_25,
      Q => ap_phi_reg_pp0_iter2_empty_164_reg_837(9),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_1_fu_1862_p2(0),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(8),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(9),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(10),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_27_reg_4098,
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_1_fu_1862_p2(1),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(0),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(1),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(2),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(3),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(4),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(5),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(6),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4103(7),
      Q => \ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2_n_5\
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[0]_srl3_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(0),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[10]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(10),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[11]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(11),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[12]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(12),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[13]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(13),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[1]_srl3_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(1),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[2]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(2),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[3]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(3),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[4]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(4),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[5]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(5),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[6]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(6),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[7]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(7),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[8]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(8),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter5_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_1_reg_4055_pp0_iter4_reg_reg[9]_srl2_n_5\,
      Q => ave_1_reg_4055_pp0_iter5_reg(9),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_2_fu_1886_p2(0),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(8),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(9),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(10),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => tmp_28_reg_4113,
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_2_fu_1886_p2(1),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(0),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(1),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(2),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(3),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(4),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(5),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(6),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4118(7),
      Q => \ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2_n_5\
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[0]_srl3_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(0),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[10]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(10),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[11]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(11),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[12]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(12),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[13]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(13),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[1]_srl3_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(1),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[2]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(2),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[3]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(3),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[4]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(4),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[5]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(5),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[6]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(6),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[7]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(7),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[8]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(8),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter5_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_2_reg_4070_pp0_iter4_reg_reg[9]_srl2_n_5\,
      Q => ave_2_reg_4070_pp0_iter5_reg(9),
      R => '0'
    );
\ave_3_reg_4085[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(0),
      I1 => sext_ln468_2_fu_1906_p1(0),
      O => \ave_3_reg_4085[2]_i_10_n_5\
    );
\ave_3_reg_4085[2]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(7),
      I1 => K_fu_1438_p2(7),
      O => \ave_3_reg_4085[2]_i_11_n_5\
    );
\ave_3_reg_4085[2]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(6),
      I1 => K_fu_1438_p2(6),
      O => \ave_3_reg_4085[2]_i_12_n_5\
    );
\ave_3_reg_4085[2]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(5),
      I1 => K_fu_1438_p2(5),
      O => \ave_3_reg_4085[2]_i_13_n_5\
    );
\ave_3_reg_4085[2]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(4),
      I1 => K_fu_1438_p2(4),
      O => \ave_3_reg_4085[2]_i_14_n_5\
    );
\ave_3_reg_4085[2]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(3),
      I1 => K_fu_1438_p2(3),
      O => \ave_3_reg_4085[2]_i_15_n_5\
    );
\ave_3_reg_4085[2]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(2),
      I1 => K_fu_1438_p2(2),
      O => \ave_3_reg_4085[2]_i_16_n_5\
    );
\ave_3_reg_4085[2]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(1),
      I1 => K_fu_1438_p2(1),
      O => \ave_3_reg_4085[2]_i_17_n_5\
    );
\ave_3_reg_4085[2]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(0),
      I1 => K_fu_1438_p2(0),
      O => \ave_3_reg_4085[2]_i_18_n_5\
    );
\ave_3_reg_4085[2]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(7),
      I1 => K_10_fu_1750_p2(7),
      O => \ave_3_reg_4085[2]_i_20_n_5\
    );
\ave_3_reg_4085[2]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(6),
      I1 => K_10_fu_1750_p2(6),
      O => \ave_3_reg_4085[2]_i_21_n_5\
    );
\ave_3_reg_4085[2]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(5),
      I1 => K_10_fu_1750_p2(5),
      O => \ave_3_reg_4085[2]_i_22_n_5\
    );
\ave_3_reg_4085[2]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(4),
      I1 => K_10_fu_1750_p2(4),
      O => \ave_3_reg_4085[2]_i_23_n_5\
    );
\ave_3_reg_4085[2]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(3),
      I1 => K_10_fu_1750_p2(3),
      O => \ave_3_reg_4085[2]_i_24_n_5\
    );
\ave_3_reg_4085[2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(2),
      I1 => K_10_fu_1750_p2(2),
      O => \ave_3_reg_4085[2]_i_25_n_5\
    );
\ave_3_reg_4085[2]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(1),
      I1 => K_10_fu_1750_p2(1),
      O => \ave_3_reg_4085[2]_i_26_n_5\
    );
\ave_3_reg_4085[2]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(0),
      I1 => K_10_fu_1750_p2(0),
      O => \ave_3_reg_4085[2]_i_27_n_5\
    );
\ave_3_reg_4085[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(7),
      I1 => sext_ln468_2_fu_1906_p1(7),
      O => \ave_3_reg_4085[2]_i_3_n_5\
    );
\ave_3_reg_4085[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(6),
      I1 => sext_ln468_2_fu_1906_p1(6),
      O => \ave_3_reg_4085[2]_i_4_n_5\
    );
\ave_3_reg_4085[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(5),
      I1 => sext_ln468_2_fu_1906_p1(5),
      O => \ave_3_reg_4085[2]_i_5_n_5\
    );
\ave_3_reg_4085[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(4),
      I1 => sext_ln468_2_fu_1906_p1(4),
      O => \ave_3_reg_4085[2]_i_6_n_5\
    );
\ave_3_reg_4085[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(3),
      I1 => sext_ln468_2_fu_1906_p1(3),
      O => \ave_3_reg_4085[2]_i_7_n_5\
    );
\ave_3_reg_4085[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(2),
      I1 => sext_ln468_2_fu_1906_p1(2),
      O => \ave_3_reg_4085[2]_i_8_n_5\
    );
\ave_3_reg_4085[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(1),
      I1 => sext_ln468_2_fu_1906_p1(1),
      O => \ave_3_reg_4085[2]_i_9_n_5\
    );
\ave_3_reg_4085[8]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(9),
      I1 => K_fu_1438_p2(9),
      O => \ave_3_reg_4085[8]_i_10_n_5\
    );
\ave_3_reg_4085[8]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(8),
      I1 => K_fu_1438_p2(8),
      O => \ave_3_reg_4085[8]_i_11_n_5\
    );
\ave_3_reg_4085[8]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln468_reg_4075_reg[10]_i_1_n_9\,
      I1 => \sext_ln468_1_reg_4080_reg[10]_i_1_n_9\,
      O => \ave_3_reg_4085[8]_i_13_n_5\
    );
\ave_3_reg_4085[8]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(10),
      I1 => K_10_fu_1750_p2(10),
      O => \ave_3_reg_4085[8]_i_14_n_5\
    );
\ave_3_reg_4085[8]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(9),
      I1 => K_10_fu_1750_p2(9),
      O => \ave_3_reg_4085[8]_i_15_n_5\
    );
\ave_3_reg_4085[8]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1690_p2(8),
      I1 => K_10_fu_1750_p2(8),
      O => \ave_3_reg_4085[8]_i_16_n_5\
    );
\ave_3_reg_4085[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ave_3_reg_4085_reg[8]_i_2_n_8\,
      I1 => \ave_3_reg_4085_reg[8]_i_12_n_8\,
      O => \ave_3_reg_4085[8]_i_3_n_5\
    );
\ave_3_reg_4085[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(11),
      I1 => sext_ln468_2_fu_1906_p1(11),
      O => \ave_3_reg_4085[8]_i_4_n_5\
    );
\ave_3_reg_4085[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(10),
      I1 => sext_ln468_2_fu_1906_p1(10),
      O => \ave_3_reg_4085[8]_i_5_n_5\
    );
\ave_3_reg_4085[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(9),
      I1 => sext_ln468_2_fu_1906_p1(9),
      O => \ave_3_reg_4085[8]_i_6_n_5\
    );
\ave_3_reg_4085[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1916_p1(8),
      I1 => sext_ln468_2_fu_1906_p1(8),
      O => \ave_3_reg_4085[8]_i_7_n_5\
    );
\ave_3_reg_4085[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln465_3_reg_4022_reg[10]_i_1_n_9\,
      I1 => \sext_ln465_reg_4006_reg[10]_i_1_n_9\,
      O => \ave_3_reg_4085[8]_i_8_n_5\
    );
\ave_3_reg_4085[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_fu_1626_p2(10),
      I1 => K_fu_1438_p2(10),
      O => \ave_3_reg_4085[8]_i_9_n_5\
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_3_fu_1920_p2(0),
      Q => \ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2_n_5\
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(10),
      Q => ave_3_reg_4085_pp0_iter3_reg(10),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(11),
      Q => ave_3_reg_4085_pp0_iter3_reg(11),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(12),
      Q => ave_3_reg_4085_pp0_iter3_reg(12),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(13),
      Q => ave_3_reg_4085_pp0_iter3_reg(13),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_3_fu_1920_p2(1),
      Q => \ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2_n_5\
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(2),
      Q => ave_3_reg_4085_pp0_iter3_reg(2),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(3),
      Q => ave_3_reg_4085_pp0_iter3_reg(3),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(4),
      Q => ave_3_reg_4085_pp0_iter3_reg(4),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(5),
      Q => ave_3_reg_4085_pp0_iter3_reg(5),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(6),
      Q => ave_3_reg_4085_pp0_iter3_reg(6),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(7),
      Q => ave_3_reg_4085_pp0_iter3_reg(7),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(8),
      Q => ave_3_reg_4085_pp0_iter3_reg(8),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter3_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085(9),
      Q => ave_3_reg_4085_pp0_iter3_reg(9),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_3_reg_4085_pp0_iter3_reg_reg[0]_srl2_n_5\,
      Q => ave_3_reg_4085_pp0_iter4_reg(0),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(10),
      Q => ave_3_reg_4085_pp0_iter4_reg(10),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(11),
      Q => ave_3_reg_4085_pp0_iter4_reg(11),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(12),
      Q => ave_3_reg_4085_pp0_iter4_reg(12),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(13),
      Q => ave_3_reg_4085_pp0_iter4_reg(13),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_3_reg_4085_pp0_iter3_reg_reg[1]_srl2_n_5\,
      Q => ave_3_reg_4085_pp0_iter4_reg(1),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(2),
      Q => ave_3_reg_4085_pp0_iter4_reg(2),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(3),
      Q => ave_3_reg_4085_pp0_iter4_reg(3),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(4),
      Q => ave_3_reg_4085_pp0_iter4_reg(4),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(5),
      Q => ave_3_reg_4085_pp0_iter4_reg(5),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(6),
      Q => ave_3_reg_4085_pp0_iter4_reg(6),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(7),
      Q => ave_3_reg_4085_pp0_iter4_reg(7),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(8),
      Q => ave_3_reg_4085_pp0_iter4_reg(8),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter4_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_reg_4085_pp0_iter3_reg(9),
      Q => ave_3_reg_4085_pp0_iter4_reg(9),
      R => '0'
    );
\ave_3_reg_4085_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(10),
      Q => ave_3_reg_4085(10),
      R => '0'
    );
\ave_3_reg_4085_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(11),
      Q => ave_3_reg_4085(11),
      R => '0'
    );
\ave_3_reg_4085_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(12),
      Q => ave_3_reg_4085(12),
      R => '0'
    );
\ave_3_reg_4085_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(13),
      Q => ave_3_reg_4085(13),
      R => '0'
    );
\ave_3_reg_4085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(2),
      Q => ave_3_reg_4085(2),
      R => '0'
    );
\ave_3_reg_4085_reg[2]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_reg_4085_reg[2]_i_1_n_5\,
      CO(6) => \ave_3_reg_4085_reg[2]_i_1_n_6\,
      CO(5) => \ave_3_reg_4085_reg[2]_i_1_n_7\,
      CO(4) => \ave_3_reg_4085_reg[2]_i_1_n_8\,
      CO(3) => \ave_3_reg_4085_reg[2]_i_1_n_9\,
      CO(2) => \ave_3_reg_4085_reg[2]_i_1_n_10\,
      CO(1) => \ave_3_reg_4085_reg[2]_i_1_n_11\,
      CO(0) => \ave_3_reg_4085_reg[2]_i_1_n_12\,
      DI(7 downto 0) => sext_ln468_3_fu_1916_p1(7 downto 0),
      O(7 downto 0) => ave_3_fu_1920_p2(7 downto 0),
      S(7) => \ave_3_reg_4085[2]_i_3_n_5\,
      S(6) => \ave_3_reg_4085[2]_i_4_n_5\,
      S(5) => \ave_3_reg_4085[2]_i_5_n_5\,
      S(4) => \ave_3_reg_4085[2]_i_6_n_5\,
      S(3) => \ave_3_reg_4085[2]_i_7_n_5\,
      S(2) => \ave_3_reg_4085[2]_i_8_n_5\,
      S(1) => \ave_3_reg_4085[2]_i_9_n_5\,
      S(0) => \ave_3_reg_4085[2]_i_10_n_5\
    );
\ave_3_reg_4085_reg[2]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_reg_4085_reg[2]_i_19_n_5\,
      CO(6) => \ave_3_reg_4085_reg[2]_i_19_n_6\,
      CO(5) => \ave_3_reg_4085_reg[2]_i_19_n_7\,
      CO(4) => \ave_3_reg_4085_reg[2]_i_19_n_8\,
      CO(3) => \ave_3_reg_4085_reg[2]_i_19_n_9\,
      CO(2) => \ave_3_reg_4085_reg[2]_i_19_n_10\,
      CO(1) => \ave_3_reg_4085_reg[2]_i_19_n_11\,
      CO(0) => \ave_3_reg_4085_reg[2]_i_19_n_12\,
      DI(7 downto 0) => K_8_fu_1690_p2(7 downto 0),
      O(7 downto 0) => sext_ln468_2_fu_1906_p1(7 downto 0),
      S(7) => \ave_3_reg_4085[2]_i_20_n_5\,
      S(6) => \ave_3_reg_4085[2]_i_21_n_5\,
      S(5) => \ave_3_reg_4085[2]_i_22_n_5\,
      S(4) => \ave_3_reg_4085[2]_i_23_n_5\,
      S(3) => \ave_3_reg_4085[2]_i_24_n_5\,
      S(2) => \ave_3_reg_4085[2]_i_25_n_5\,
      S(1) => \ave_3_reg_4085[2]_i_26_n_5\,
      S(0) => \ave_3_reg_4085[2]_i_27_n_5\
    );
\ave_3_reg_4085_reg[2]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_reg_4085_reg[2]_i_2_n_5\,
      CO(6) => \ave_3_reg_4085_reg[2]_i_2_n_6\,
      CO(5) => \ave_3_reg_4085_reg[2]_i_2_n_7\,
      CO(4) => \ave_3_reg_4085_reg[2]_i_2_n_8\,
      CO(3) => \ave_3_reg_4085_reg[2]_i_2_n_9\,
      CO(2) => \ave_3_reg_4085_reg[2]_i_2_n_10\,
      CO(1) => \ave_3_reg_4085_reg[2]_i_2_n_11\,
      CO(0) => \ave_3_reg_4085_reg[2]_i_2_n_12\,
      DI(7 downto 0) => K_6_fu_1626_p2(7 downto 0),
      O(7 downto 0) => sext_ln468_3_fu_1916_p1(7 downto 0),
      S(7) => \ave_3_reg_4085[2]_i_11_n_5\,
      S(6) => \ave_3_reg_4085[2]_i_12_n_5\,
      S(5) => \ave_3_reg_4085[2]_i_13_n_5\,
      S(4) => \ave_3_reg_4085[2]_i_14_n_5\,
      S(3) => \ave_3_reg_4085[2]_i_15_n_5\,
      S(2) => \ave_3_reg_4085[2]_i_16_n_5\,
      S(1) => \ave_3_reg_4085[2]_i_17_n_5\,
      S(0) => \ave_3_reg_4085[2]_i_18_n_5\
    );
\ave_3_reg_4085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(3),
      Q => ave_3_reg_4085(3),
      R => '0'
    );
\ave_3_reg_4085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(4),
      Q => ave_3_reg_4085(4),
      R => '0'
    );
\ave_3_reg_4085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(5),
      Q => ave_3_reg_4085(5),
      R => '0'
    );
\ave_3_reg_4085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(6),
      Q => ave_3_reg_4085(6),
      R => '0'
    );
\ave_3_reg_4085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(7),
      Q => ave_3_reg_4085(7),
      R => '0'
    );
\ave_3_reg_4085_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(8),
      Q => ave_3_reg_4085(8),
      R => '0'
    );
\ave_3_reg_4085_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_reg_4085_reg[2]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ave_3_reg_4085_reg[8]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ave_3_reg_4085_reg[8]_i_1_n_8\,
      CO(3) => \ave_3_reg_4085_reg[8]_i_1_n_9\,
      CO(2) => \ave_3_reg_4085_reg[8]_i_1_n_10\,
      CO(1) => \ave_3_reg_4085_reg[8]_i_1_n_11\,
      CO(0) => \ave_3_reg_4085_reg[8]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \ave_3_reg_4085_reg[8]_i_2_n_8\,
      DI(3 downto 0) => sext_ln468_3_fu_1916_p1(11 downto 8),
      O(7 downto 6) => \NLW_ave_3_reg_4085_reg[8]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => ave_3_fu_1920_p2(13 downto 8),
      S(7 downto 5) => B"001",
      S(4) => \ave_3_reg_4085[8]_i_3_n_5\,
      S(3) => \ave_3_reg_4085[8]_i_4_n_5\,
      S(2) => \ave_3_reg_4085[8]_i_5_n_5\,
      S(1) => \ave_3_reg_4085[8]_i_6_n_5\,
      S(0) => \ave_3_reg_4085[8]_i_7_n_5\
    );
\ave_3_reg_4085_reg[8]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_reg_4085_reg[2]_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ave_3_reg_4085_reg[8]_i_12_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ave_3_reg_4085_reg[8]_i_12_n_8\,
      CO(3) => \NLW_ave_3_reg_4085_reg[8]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \ave_3_reg_4085_reg[8]_i_12_n_10\,
      CO(1) => \ave_3_reg_4085_reg[8]_i_12_n_11\,
      CO(0) => \ave_3_reg_4085_reg[8]_i_12_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sext_ln468_reg_4075_reg[10]_i_1_n_9\,
      DI(2 downto 0) => K_8_fu_1690_p2(10 downto 8),
      O(7 downto 4) => \NLW_ave_3_reg_4085_reg[8]_i_12_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln468_2_fu_1906_p1(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \ave_3_reg_4085[8]_i_13_n_5\,
      S(2) => \ave_3_reg_4085[8]_i_14_n_5\,
      S(1) => \ave_3_reg_4085[8]_i_15_n_5\,
      S(0) => \ave_3_reg_4085[8]_i_16_n_5\
    );
\ave_3_reg_4085_reg[8]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_reg_4085_reg[2]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ave_3_reg_4085_reg[8]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ave_3_reg_4085_reg[8]_i_2_n_8\,
      CO(3) => \NLW_ave_3_reg_4085_reg[8]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ave_3_reg_4085_reg[8]_i_2_n_10\,
      CO(1) => \ave_3_reg_4085_reg[8]_i_2_n_11\,
      CO(0) => \ave_3_reg_4085_reg[8]_i_2_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sext_ln465_3_reg_4022_reg[10]_i_1_n_9\,
      DI(2 downto 0) => K_6_fu_1626_p2(10 downto 8),
      O(7 downto 4) => \NLW_ave_3_reg_4085_reg[8]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln468_3_fu_1916_p1(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \ave_3_reg_4085[8]_i_8_n_5\,
      S(2) => \ave_3_reg_4085[8]_i_9_n_5\,
      S(1) => \ave_3_reg_4085[8]_i_10_n_5\,
      S(0) => \ave_3_reg_4085[8]_i_11_n_5\
    );
\ave_3_reg_4085_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_3_fu_1920_p2(9),
      Q => ave_3_reg_4085(9),
      R => '0'
    );
\ave_reg_4028_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(0),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[0]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[10]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(10),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[10]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[11]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(11),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[11]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(12),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      CO(4) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_CO_UNCONNECTED\(4),
      CO(3) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_9\,
      CO(2) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_10\,
      CO(1) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_11\,
      CO(0) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_8\,
      DI(3 downto 0) => sext_ln465_5_fu_1816_p1(11 downto 8),
      O(7 downto 5) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => ave_fu_1820_p2(12 downto 8),
      S(7 downto 5) => B"001",
      S(4) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_3_n_5\,
      S(3) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_4_n_5\,
      S(2) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_5_n_5\,
      S(1) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_6_n_5\,
      S(0) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_7_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(9),
      I1 => K_2_fu_1506_p2(9),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_10_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(8),
      I1 => K_2_fu_1506_p2(8),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_11_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_8\,
      CO(3) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_CO_UNCONNECTED\(3),
      CO(2) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_10\,
      CO(1) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_11\,
      CO(0) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sext_ln465_2_reg_4017_reg[10]_i_1_n_9\,
      DI(2 downto 0) => K_4_fu_1566_p2(10 downto 8),
      O(7 downto 4) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln465_4_fu_1806_p1(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_13_n_5\,
      S(2) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_14_n_5\,
      S(1) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_15_n_5\,
      S(0) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_16_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln465_2_reg_4017_reg[10]_i_1_n_9\,
      I1 => \sext_ln465_3_reg_4022_reg[10]_i_1_n_9\,
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_13_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(10),
      I1 => K_6_fu_1626_p2(10),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_14_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(9),
      I1 => K_6_fu_1626_p2(9),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_15_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(8),
      I1 => K_6_fu_1626_p2(8),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_16_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_8\,
      CO(3) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_CO_UNCONNECTED\(3),
      CO(2) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_10\,
      CO(1) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_11\,
      CO(0) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sext_ln465_reg_4006_reg[10]_i_1_n_9\,
      DI(2 downto 0) => K_fu_1438_p2(10 downto 8),
      O(7 downto 4) => \NLW_ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln465_5_fu_1816_p1(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_8_n_5\,
      S(2) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_9_n_5\,
      S(1) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_10_n_5\,
      S(0) => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_11_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_2_n_8\,
      I1 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_12_n_8\,
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_3_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(11),
      I1 => sext_ln465_4_fu_1806_p1(11),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_4_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(10),
      I1 => sext_ln465_4_fu_1806_p1(10),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_5_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(9),
      I1 => sext_ln465_4_fu_1806_p1(9),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_6_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(8),
      I1 => sext_ln465_4_fu_1806_p1(8),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_7_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln465_reg_4006_reg[10]_i_1_n_9\,
      I1 => \sext_ln465_1_reg_4012_reg[10]_i_1_n_9\,
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_8_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(10),
      I1 => K_2_fu_1506_p2(10),
      O => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_9_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[13]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(13),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[13]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[13]_srl2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      O => ave_fu_1820_p2(13)
    );
\ave_reg_4028_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(1),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[1]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(2),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[2]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(3),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[3]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(4),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[4]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(5),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[5]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(6),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[6]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(7),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_5\,
      CO(6) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_6\,
      CO(5) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_7\,
      CO(4) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_8\,
      CO(3) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_9\,
      CO(2) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_10\,
      CO(1) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_11\,
      CO(0) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_1_n_12\,
      DI(7 downto 0) => sext_ln465_5_fu_1816_p1(7 downto 0),
      O(7 downto 0) => ave_fu_1820_p2(7 downto 0),
      S(7) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_3_n_5\,
      S(6) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_4_n_5\,
      S(5) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_5_n_5\,
      S(4) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_6_n_5\,
      S(3) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_7_n_5\,
      S(2) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_8_n_5\,
      S(1) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_9_n_5\,
      S(0) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_10_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(0),
      I1 => sext_ln465_4_fu_1806_p1(0),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_10_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(7),
      I1 => K_2_fu_1506_p2(7),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_11_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(6),
      I1 => K_2_fu_1506_p2(6),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_12_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(5),
      I1 => K_2_fu_1506_p2(5),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_13_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(4),
      I1 => K_2_fu_1506_p2(4),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_14_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(3),
      I1 => K_2_fu_1506_p2(3),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_15_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(2),
      I1 => K_2_fu_1506_p2(2),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_16_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(1),
      I1 => K_2_fu_1506_p2(1),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_17_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_fu_1438_p2(0),
      I1 => K_2_fu_1506_p2(0),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_18_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_5\,
      CO(6) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_6\,
      CO(5) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_7\,
      CO(4) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_8\,
      CO(3) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_9\,
      CO(2) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_10\,
      CO(1) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_11\,
      CO(0) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_19_n_12\,
      DI(7 downto 0) => K_4_fu_1566_p2(7 downto 0),
      O(7 downto 0) => sext_ln465_4_fu_1806_p1(7 downto 0),
      S(7) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_20_n_5\,
      S(6) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_21_n_5\,
      S(5) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_22_n_5\,
      S(4) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_23_n_5\,
      S(3) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_24_n_5\,
      S(2) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_25_n_5\,
      S(1) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_26_n_5\,
      S(0) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_27_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_5\,
      CO(6) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_6\,
      CO(5) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_7\,
      CO(4) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_8\,
      CO(3) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_9\,
      CO(2) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_10\,
      CO(1) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_11\,
      CO(0) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_2_n_12\,
      DI(7 downto 0) => K_fu_1438_p2(7 downto 0),
      O(7 downto 0) => sext_ln465_5_fu_1816_p1(7 downto 0),
      S(7) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_11_n_5\,
      S(6) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_12_n_5\,
      S(5) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_13_n_5\,
      S(4) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_14_n_5\,
      S(3) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_15_n_5\,
      S(2) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_16_n_5\,
      S(1) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_17_n_5\,
      S(0) => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_18_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(7),
      I1 => K_6_fu_1626_p2(7),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_20_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(6),
      I1 => K_6_fu_1626_p2(6),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_21_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(5),
      I1 => K_6_fu_1626_p2(5),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_22_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(4),
      I1 => K_6_fu_1626_p2(4),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_23_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(3),
      I1 => K_6_fu_1626_p2(3),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_24_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(2),
      I1 => K_6_fu_1626_p2(2),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_25_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(1),
      I1 => K_6_fu_1626_p2(1),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_26_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_fu_1566_p2(0),
      I1 => K_6_fu_1626_p2(0),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_27_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(7),
      I1 => sext_ln465_4_fu_1806_p1(7),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_3_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(6),
      I1 => sext_ln465_4_fu_1806_p1(6),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_4_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(5),
      I1 => sext_ln465_4_fu_1806_p1(5),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_5_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(4),
      I1 => sext_ln465_4_fu_1806_p1(4),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_6_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(3),
      I1 => sext_ln465_4_fu_1806_p1(3),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_7_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(2),
      I1 => sext_ln465_4_fu_1806_p1(2),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_8_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1816_p1(1),
      I1 => sext_ln465_4_fu_1806_p1(1),
      O => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_i_9_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[8]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(8),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[8]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter3_reg_reg[9]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ave_fu_1820_p2(9),
      Q => \ave_reg_4028_pp0_iter3_reg_reg[9]_srl2_n_5\
    );
\ave_reg_4028_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[0]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(0),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[10]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(10),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[11]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(11),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(12),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[13]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(13),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[1]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(1),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[2]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(2),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[3]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(3),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[4]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(4),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[5]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(5),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[6]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(6),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[7]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(7),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[8]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(8),
      R => '0'
    );
\ave_reg_4028_pp0_iter4_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ave_reg_4028_pp0_iter3_reg_reg[9]_srl2_n_5\,
      Q => ave_reg_4028_pp0_iter4_reg(9),
      R => '0'
    );
\cmp147_reg_3841[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \x_fu_232_reg_n_5_[0]\,
      I1 => \x_fu_232_reg_n_5_[1]\,
      I2 => \x_fu_232_reg_n_5_[2]\,
      I3 => \x_fu_232_reg_n_5_[4]\,
      I4 => \x_fu_232_reg_n_5_[3]\,
      O => \cmp147_reg_3841[0]_i_2_n_5\
    );
\cmp147_reg_3841[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \x_fu_232_reg_n_5_[13]\,
      I1 => \x_fu_232_reg_n_5_[14]\,
      I2 => \x_fu_232_reg_n_5_[11]\,
      I3 => \x_fu_232_reg_n_5_[12]\,
      I4 => \x_fu_232_reg_n_5_[16]\,
      I5 => \x_fu_232_reg_n_5_[15]\,
      O => \cmp147_reg_3841[0]_i_3_n_5\
    );
\cmp147_reg_3841[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \x_fu_232_reg_n_5_[7]\,
      I1 => \x_fu_232_reg_n_5_[8]\,
      I2 => \x_fu_232_reg_n_5_[5]\,
      I3 => \x_fu_232_reg_n_5_[6]\,
      I4 => \x_fu_232_reg_n_5_[10]\,
      I5 => \x_fu_232_reg_n_5_[9]\,
      O => \cmp147_reg_3841[0]_i_4_n_5\
    );
\cmp147_reg_3841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \cmp147_reg_3841_reg_n_5_[0]\,
      R => '0'
    );
\empty_127_fu_236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_24,
      Q => \empty_127_fu_236_reg_n_5_[0]\,
      R => '0'
    );
\empty_127_fu_236_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_23,
      Q => \empty_127_fu_236_reg_n_5_[1]\,
      R => '0'
    );
\empty_127_fu_236_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_22,
      Q => \empty_127_fu_236_reg_n_5_[2]\,
      R => '0'
    );
\empty_127_fu_236_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_21,
      Q => \empty_127_fu_236_reg_n_5_[3]\,
      R => '0'
    );
\empty_127_fu_236_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_20,
      Q => \empty_127_fu_236_reg_n_5_[4]\,
      R => '0'
    );
\empty_127_fu_236_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_19,
      Q => \empty_127_fu_236_reg_n_5_[5]\,
      R => '0'
    );
\empty_127_fu_236_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_18,
      Q => \empty_127_fu_236_reg_n_5_[6]\,
      R => '0'
    );
\empty_127_fu_236_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_17,
      Q => \empty_127_fu_236_reg_n_5_[7]\,
      R => '0'
    );
\empty_127_fu_236_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_16,
      Q => \empty_127_fu_236_reg_n_5_[8]\,
      R => '0'
    );
\empty_127_fu_236_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_3_U_n_15,
      Q => \empty_127_fu_236_reg_n_5_[9]\,
      R => '0'
    );
\empty_128_fu_240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_24,
      Q => zext_ln460_fu_1732_p1(1),
      R => '0'
    );
\empty_128_fu_240_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_23,
      Q => zext_ln460_fu_1732_p1(2),
      R => '0'
    );
\empty_128_fu_240_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_22,
      Q => zext_ln460_fu_1732_p1(3),
      R => '0'
    );
\empty_128_fu_240_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_21,
      Q => zext_ln460_fu_1732_p1(4),
      R => '0'
    );
\empty_128_fu_240_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_20,
      Q => zext_ln460_fu_1732_p1(5),
      R => '0'
    );
\empty_128_fu_240_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_19,
      Q => zext_ln460_fu_1732_p1(6),
      R => '0'
    );
\empty_128_fu_240_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_18,
      Q => zext_ln460_fu_1732_p1(7),
      R => '0'
    );
\empty_128_fu_240_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_17,
      Q => zext_ln460_fu_1732_p1(8),
      R => '0'
    );
\empty_128_fu_240_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_16,
      Q => zext_ln460_fu_1732_p1(9),
      R => '0'
    );
\empty_128_fu_240_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_2_U_n_15,
      Q => zext_ln460_fu_1732_p1(10),
      R => '0'
    );
\empty_129_fu_244[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \empty_129_fu_244[9]_i_3_n_5\
    );
\empty_129_fu_244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_25,
      Q => empty_129_fu_244(0),
      R => '0'
    );
\empty_129_fu_244_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_24,
      Q => empty_129_fu_244(1),
      R => '0'
    );
\empty_129_fu_244_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_23,
      Q => empty_129_fu_244(2),
      R => '0'
    );
\empty_129_fu_244_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_22,
      Q => empty_129_fu_244(3),
      R => '0'
    );
\empty_129_fu_244_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_21,
      Q => empty_129_fu_244(4),
      R => '0'
    );
\empty_129_fu_244_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_20,
      Q => empty_129_fu_244(5),
      R => '0'
    );
\empty_129_fu_244_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_19,
      Q => empty_129_fu_244(6),
      R => '0'
    );
\empty_129_fu_244_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_18,
      Q => empty_129_fu_244(7),
      R => '0'
    );
\empty_129_fu_244_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_17,
      Q => empty_129_fu_244(8),
      R => '0'
    );
\empty_129_fu_244_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_1_U_n_16,
      Q => empty_129_fu_244(9),
      R => '0'
    );
\empty_130_fu_248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_27,
      Q => zext_ln458_fu_1672_p1(1),
      R => '0'
    );
\empty_130_fu_248_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_26,
      Q => zext_ln458_fu_1672_p1(2),
      R => '0'
    );
\empty_130_fu_248_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_25,
      Q => zext_ln458_fu_1672_p1(3),
      R => '0'
    );
\empty_130_fu_248_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_24,
      Q => zext_ln458_fu_1672_p1(4),
      R => '0'
    );
\empty_130_fu_248_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_23,
      Q => zext_ln458_fu_1672_p1(5),
      R => '0'
    );
\empty_130_fu_248_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_22,
      Q => zext_ln458_fu_1672_p1(6),
      R => '0'
    );
\empty_130_fu_248_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_21,
      Q => zext_ln458_fu_1672_p1(7),
      R => '0'
    );
\empty_130_fu_248_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_20,
      Q => zext_ln458_fu_1672_p1(8),
      R => '0'
    );
\empty_130_fu_248_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_19,
      Q => zext_ln458_fu_1672_p1(9),
      R => '0'
    );
\empty_130_fu_248_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_18,
      Q => zext_ln458_fu_1672_p1(10),
      R => '0'
    );
\empty_131_fu_252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_37,
      Q => \empty_131_fu_252__0\(0),
      R => '0'
    );
\empty_131_fu_252_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_36,
      Q => \empty_131_fu_252__0\(1),
      R => '0'
    );
\empty_131_fu_252_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_35,
      Q => \empty_131_fu_252__0\(2),
      R => '0'
    );
\empty_131_fu_252_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_34,
      Q => \empty_131_fu_252__0\(3),
      R => '0'
    );
\empty_131_fu_252_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_33,
      Q => \empty_131_fu_252__0\(4),
      R => '0'
    );
\empty_131_fu_252_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_32,
      Q => \empty_131_fu_252__0\(5),
      R => '0'
    );
\empty_131_fu_252_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_31,
      Q => \empty_131_fu_252__0\(6),
      R => '0'
    );
\empty_131_fu_252_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_30,
      Q => \empty_131_fu_252__0\(7),
      R => '0'
    );
\empty_131_fu_252_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_29,
      Q => \empty_131_fu_252__0\(8),
      R => '0'
    );
\empty_131_fu_252_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_127_fu_236,
      D => linebuf_yuv_U_n_28,
      Q => \empty_131_fu_252__0\(9),
      R => '0'
    );
\empty_132_fu_256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_135,
      Q => \empty_132_fu_256_reg_n_5_[0]\,
      R => '0'
    );
\empty_132_fu_256_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_134,
      Q => \empty_132_fu_256_reg_n_5_[1]\,
      R => '0'
    );
\empty_132_fu_256_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_133,
      Q => \empty_132_fu_256_reg_n_5_[2]\,
      R => '0'
    );
\empty_132_fu_256_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_132,
      Q => \empty_132_fu_256_reg_n_5_[3]\,
      R => '0'
    );
\empty_132_fu_256_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_131,
      Q => \empty_132_fu_256_reg_n_5_[4]\,
      R => '0'
    );
\empty_132_fu_256_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_130,
      Q => \empty_132_fu_256_reg_n_5_[5]\,
      R => '0'
    );
\empty_132_fu_256_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => \empty_132_fu_256_reg_n_5_[6]\,
      R => '0'
    );
\empty_132_fu_256_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => \empty_132_fu_256_reg_n_5_[7]\,
      R => '0'
    );
\empty_132_fu_256_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_127,
      Q => \empty_132_fu_256_reg_n_5_[8]\,
      R => '0'
    );
\empty_132_fu_256_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_126,
      Q => \empty_132_fu_256_reg_n_5_[9]\,
      R => '0'
    );
\empty_133_fu_260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_145,
      Q => empty_133_fu_260(0),
      R => '0'
    );
\empty_133_fu_260_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_144,
      Q => empty_133_fu_260(1),
      R => '0'
    );
\empty_133_fu_260_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_143,
      Q => empty_133_fu_260(2),
      R => '0'
    );
\empty_133_fu_260_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_142,
      Q => empty_133_fu_260(3),
      R => '0'
    );
\empty_133_fu_260_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_141,
      Q => empty_133_fu_260(4),
      R => '0'
    );
\empty_133_fu_260_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_140,
      Q => empty_133_fu_260(5),
      R => '0'
    );
\empty_133_fu_260_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_139,
      Q => empty_133_fu_260(6),
      R => '0'
    );
\empty_133_fu_260_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_138,
      Q => empty_133_fu_260(7),
      R => '0'
    );
\empty_133_fu_260_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_137,
      Q => empty_133_fu_260(8),
      R => '0'
    );
\empty_133_fu_260_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_136,
      Q => empty_133_fu_260(9),
      R => '0'
    );
\empty_134_fu_264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_155,
      Q => empty_134_fu_264(0),
      R => '0'
    );
\empty_134_fu_264_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_154,
      Q => empty_134_fu_264(1),
      R => '0'
    );
\empty_134_fu_264_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_153,
      Q => empty_134_fu_264(2),
      R => '0'
    );
\empty_134_fu_264_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_152,
      Q => empty_134_fu_264(3),
      R => '0'
    );
\empty_134_fu_264_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_151,
      Q => empty_134_fu_264(4),
      R => '0'
    );
\empty_134_fu_264_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_150,
      Q => empty_134_fu_264(5),
      R => '0'
    );
\empty_134_fu_264_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_149,
      Q => empty_134_fu_264(6),
      R => '0'
    );
\empty_134_fu_264_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => empty_134_fu_264(7),
      R => '0'
    );
\empty_134_fu_264_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => empty_134_fu_264(8),
      R => '0'
    );
\empty_134_fu_264_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_146,
      Q => empty_134_fu_264(9),
      R => '0'
    );
\empty_135_fu_268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => empty_135_fu_268(0),
      R => '0'
    );
\empty_135_fu_268_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => empty_135_fu_268(1),
      R => '0'
    );
\empty_135_fu_268_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => empty_135_fu_268(2),
      R => '0'
    );
\empty_135_fu_268_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => empty_135_fu_268(3),
      R => '0'
    );
\empty_135_fu_268_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => empty_135_fu_268(4),
      R => '0'
    );
\empty_135_fu_268_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => empty_135_fu_268(5),
      R => '0'
    );
\empty_135_fu_268_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => empty_135_fu_268(6),
      R => '0'
    );
\empty_135_fu_268_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => empty_135_fu_268(7),
      R => '0'
    );
\empty_135_fu_268_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => empty_135_fu_268(8),
      R => '0'
    );
\empty_135_fu_268_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => empty_135_fu_268(9),
      R => '0'
    );
\empty_136_fu_272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => empty_136_fu_272(0),
      R => '0'
    );
\empty_136_fu_272_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => empty_136_fu_272(1),
      R => '0'
    );
\empty_136_fu_272_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => empty_136_fu_272(2),
      R => '0'
    );
\empty_136_fu_272_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => empty_136_fu_272(3),
      R => '0'
    );
\empty_136_fu_272_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => empty_136_fu_272(4),
      R => '0'
    );
\empty_136_fu_272_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => empty_136_fu_272(5),
      R => '0'
    );
\empty_136_fu_272_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => empty_136_fu_272(6),
      R => '0'
    );
\empty_136_fu_272_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => empty_136_fu_272(7),
      R => '0'
    );
\empty_136_fu_272_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => empty_136_fu_272(8),
      R => '0'
    );
\empty_136_fu_272_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => empty_136_fu_272(9),
      R => '0'
    );
\empty_137_fu_276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => empty_137_fu_276(0),
      R => '0'
    );
\empty_137_fu_276_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => empty_137_fu_276(1),
      R => '0'
    );
\empty_137_fu_276_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => empty_137_fu_276(2),
      R => '0'
    );
\empty_137_fu_276_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => empty_137_fu_276(3),
      R => '0'
    );
\empty_137_fu_276_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => empty_137_fu_276(4),
      R => '0'
    );
\empty_137_fu_276_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => empty_137_fu_276(5),
      R => '0'
    );
\empty_137_fu_276_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => empty_137_fu_276(6),
      R => '0'
    );
\empty_137_fu_276_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => empty_137_fu_276(7),
      R => '0'
    );
\empty_137_fu_276_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => empty_137_fu_276(8),
      R => '0'
    );
\empty_137_fu_276_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => empty_137_fu_276(9),
      R => '0'
    );
\empty_138_fu_280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_115,
      Q => empty_138_fu_280(0),
      R => '0'
    );
\empty_138_fu_280_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_114,
      Q => empty_138_fu_280(1),
      R => '0'
    );
\empty_138_fu_280_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_113,
      Q => empty_138_fu_280(2),
      R => '0'
    );
\empty_138_fu_280_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => empty_138_fu_280(3),
      R => '0'
    );
\empty_138_fu_280_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => empty_138_fu_280(4),
      R => '0'
    );
\empty_138_fu_280_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => empty_138_fu_280(5),
      R => '0'
    );
\empty_138_fu_280_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => empty_138_fu_280(6),
      R => '0'
    );
\empty_138_fu_280_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => empty_138_fu_280(7),
      R => '0'
    );
\empty_138_fu_280_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => empty_138_fu_280(8),
      R => '0'
    );
\empty_138_fu_280_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => empty_138_fu_280(9),
      R => '0'
    );
\empty_139_fu_284_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_125,
      Q => empty_139_fu_284(0),
      R => '0'
    );
\empty_139_fu_284_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => empty_139_fu_284(1),
      R => '0'
    );
\empty_139_fu_284_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => empty_139_fu_284(2),
      R => '0'
    );
\empty_139_fu_284_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => empty_139_fu_284(3),
      R => '0'
    );
\empty_139_fu_284_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_121,
      Q => empty_139_fu_284(4),
      R => '0'
    );
\empty_139_fu_284_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_120,
      Q => empty_139_fu_284(5),
      R => '0'
    );
\empty_139_fu_284_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => empty_139_fu_284(6),
      R => '0'
    );
\empty_139_fu_284_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => empty_139_fu_284(7),
      R => '0'
    );
\empty_139_fu_284_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => empty_139_fu_284(8),
      R => '0'
    );
\empty_139_fu_284_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => empty_139_fu_284(9),
      R => '0'
    );
\empty_140_fu_288_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_165,
      Q => empty_140_fu_288(0),
      R => '0'
    );
\empty_140_fu_288_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_164,
      Q => empty_140_fu_288(1),
      R => '0'
    );
\empty_140_fu_288_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_163,
      Q => empty_140_fu_288(2),
      R => '0'
    );
\empty_140_fu_288_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_162,
      Q => empty_140_fu_288(3),
      R => '0'
    );
\empty_140_fu_288_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_161,
      Q => empty_140_fu_288(4),
      R => '0'
    );
\empty_140_fu_288_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_160,
      Q => empty_140_fu_288(5),
      R => '0'
    );
\empty_140_fu_288_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_159,
      Q => empty_140_fu_288(6),
      R => '0'
    );
\empty_140_fu_288_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_158,
      Q => empty_140_fu_288(7),
      R => '0'
    );
\empty_140_fu_288_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_157,
      Q => empty_140_fu_288(8),
      R => '0'
    );
\empty_140_fu_288_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_156,
      Q => empty_140_fu_288(9),
      R => '0'
    );
\empty_141_fu_292_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => empty_141_fu_292(0),
      R => '0'
    );
\empty_141_fu_292_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => empty_141_fu_292(1),
      R => '0'
    );
\empty_141_fu_292_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => empty_141_fu_292(2),
      R => '0'
    );
\empty_141_fu_292_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => empty_141_fu_292(3),
      R => '0'
    );
\empty_141_fu_292_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => empty_141_fu_292(4),
      R => '0'
    );
\empty_141_fu_292_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => empty_141_fu_292(5),
      R => '0'
    );
\empty_141_fu_292_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => empty_141_fu_292(6),
      R => '0'
    );
\empty_141_fu_292_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => empty_141_fu_292(7),
      R => '0'
    );
\empty_141_fu_292_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => empty_141_fu_292(8),
      R => '0'
    );
\empty_141_fu_292_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => empty_141_fu_292(9),
      R => '0'
    );
\empty_142_fu_296_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => empty_142_fu_296(0),
      R => '0'
    );
\empty_142_fu_296_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => empty_142_fu_296(1),
      R => '0'
    );
\empty_142_fu_296_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => empty_142_fu_296(2),
      R => '0'
    );
\empty_142_fu_296_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => empty_142_fu_296(3),
      R => '0'
    );
\empty_142_fu_296_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => empty_142_fu_296(4),
      R => '0'
    );
\empty_142_fu_296_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => empty_142_fu_296(5),
      R => '0'
    );
\empty_142_fu_296_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => empty_142_fu_296(6),
      R => '0'
    );
\empty_142_fu_296_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => empty_142_fu_296(7),
      R => '0'
    );
\empty_142_fu_296_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => empty_142_fu_296(8),
      R => '0'
    );
\empty_142_fu_296_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => empty_142_fu_296(9),
      R => '0'
    );
\empty_143_fu_300_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => empty_143_fu_300(0),
      R => '0'
    );
\empty_143_fu_300_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => empty_143_fu_300(1),
      R => '0'
    );
\empty_143_fu_300_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => empty_143_fu_300(2),
      R => '0'
    );
\empty_143_fu_300_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => empty_143_fu_300(3),
      R => '0'
    );
\empty_143_fu_300_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => empty_143_fu_300(4),
      R => '0'
    );
\empty_143_fu_300_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => empty_143_fu_300(5),
      R => '0'
    );
\empty_143_fu_300_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => empty_143_fu_300(6),
      R => '0'
    );
\empty_143_fu_300_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => empty_143_fu_300(7),
      R => '0'
    );
\empty_143_fu_300_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => empty_143_fu_300(8),
      R => '0'
    );
\empty_143_fu_300_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => empty_143_fu_300(9),
      R => '0'
    );
\empty_144_fu_304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => empty_144_fu_304(0),
      R => '0'
    );
\empty_144_fu_304_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => empty_144_fu_304(1),
      R => '0'
    );
\empty_144_fu_304_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => empty_144_fu_304(2),
      R => '0'
    );
\empty_144_fu_304_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => empty_144_fu_304(3),
      R => '0'
    );
\empty_144_fu_304_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => empty_144_fu_304(4),
      R => '0'
    );
\empty_144_fu_304_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => empty_144_fu_304(5),
      R => '0'
    );
\empty_144_fu_304_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => empty_144_fu_304(6),
      R => '0'
    );
\empty_144_fu_304_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => empty_144_fu_304(7),
      R => '0'
    );
\empty_144_fu_304_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => empty_144_fu_304(8),
      R => '0'
    );
\empty_144_fu_304_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => empty_144_fu_304(9),
      R => '0'
    );
\empty_145_fu_308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => empty_145_fu_308(0),
      R => '0'
    );
\empty_145_fu_308_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => empty_145_fu_308(1),
      R => '0'
    );
\empty_145_fu_308_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => empty_145_fu_308(2),
      R => '0'
    );
\empty_145_fu_308_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => empty_145_fu_308(3),
      R => '0'
    );
\empty_145_fu_308_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => empty_145_fu_308(4),
      R => '0'
    );
\empty_145_fu_308_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => empty_145_fu_308(5),
      R => '0'
    );
\empty_145_fu_308_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => empty_145_fu_308(6),
      R => '0'
    );
\empty_145_fu_308_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => empty_145_fu_308(7),
      R => '0'
    );
\empty_145_fu_308_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => empty_145_fu_308(8),
      R => '0'
    );
\empty_145_fu_308_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => empty_145_fu_308(9),
      R => '0'
    );
\empty_146_fu_312_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => \empty_146_fu_312__0\(0),
      R => '0'
    );
\empty_146_fu_312_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => \empty_146_fu_312__0\(1),
      R => '0'
    );
\empty_146_fu_312_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => \empty_146_fu_312__0\(2),
      R => '0'
    );
\empty_146_fu_312_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => \empty_146_fu_312__0\(3),
      R => '0'
    );
\empty_146_fu_312_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => \empty_146_fu_312__0\(4),
      R => '0'
    );
\empty_146_fu_312_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => \empty_146_fu_312__0\(5),
      R => '0'
    );
\empty_146_fu_312_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => \empty_146_fu_312__0\(6),
      R => '0'
    );
\empty_146_fu_312_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => \empty_146_fu_312__0\(7),
      R => '0'
    );
\empty_146_fu_312_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => \empty_146_fu_312__0\(8),
      R => '0'
    );
\empty_146_fu_312_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_132_fu_256,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => \empty_146_fu_312__0\(9),
      R => '0'
    );
\empty_147_reg_655[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[0]_0\,
      I1 => \empty_131_fu_252__0\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[0]_i_1_n_5\
    );
\empty_147_reg_655[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[1]_0\,
      I1 => \empty_131_fu_252__0\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[1]_i_1_n_5\
    );
\empty_147_reg_655[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[2]_0\,
      I1 => \empty_131_fu_252__0\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[2]_i_1_n_5\
    );
\empty_147_reg_655[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[3]_0\,
      I1 => \empty_131_fu_252__0\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[3]_i_1_n_5\
    );
\empty_147_reg_655[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[4]_0\,
      I1 => \empty_131_fu_252__0\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[4]_i_1_n_5\
    );
\empty_147_reg_655[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[5]_0\,
      I1 => \empty_131_fu_252__0\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[5]_i_1_n_5\
    );
\empty_147_reg_655[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[6]_0\,
      I1 => \empty_131_fu_252__0\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[6]_i_1_n_5\
    );
\empty_147_reg_655[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[7]_0\,
      I1 => \empty_131_fu_252__0\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[7]_i_1_n_5\
    );
\empty_147_reg_655[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[8]_0\,
      I1 => \empty_131_fu_252__0\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[8]_i_1_n_5\
    );
\empty_147_reg_655[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[9]_0\,
      I1 => \empty_131_fu_252__0\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_147_reg_655[9]_i_1_n_5\
    );
\empty_147_reg_655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[0]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(1),
      R => '0'
    );
\empty_147_reg_655_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[1]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(2),
      R => '0'
    );
\empty_147_reg_655_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[2]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(3),
      R => '0'
    );
\empty_147_reg_655_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[3]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(4),
      R => '0'
    );
\empty_147_reg_655_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[4]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(5),
      R => '0'
    );
\empty_147_reg_655_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[5]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(6),
      R => '0'
    );
\empty_147_reg_655_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[6]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(7),
      R => '0'
    );
\empty_147_reg_655_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[7]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(8),
      R => '0'
    );
\empty_147_reg_655_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[8]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(9),
      R => '0'
    );
\empty_147_reg_655_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_147_reg_655[9]_i_1_n_5\,
      Q => zext_ln457_fu_1640_p1(10),
      R => '0'
    );
\empty_148_reg_665[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[0]_0\,
      I1 => \empty_146_fu_312__0\(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[0]_i_1_n_5\
    );
\empty_148_reg_665[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[1]_0\,
      I1 => \empty_146_fu_312__0\(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[1]_i_1_n_5\
    );
\empty_148_reg_665[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[2]_0\,
      I1 => \empty_146_fu_312__0\(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[2]_i_1_n_5\
    );
\empty_148_reg_665[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[3]_0\,
      I1 => \empty_146_fu_312__0\(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[3]_i_1_n_5\
    );
\empty_148_reg_665[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[4]_0\,
      I1 => \empty_146_fu_312__0\(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[4]_i_1_n_5\
    );
\empty_148_reg_665[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[5]_0\,
      I1 => \empty_146_fu_312__0\(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[5]_i_1_n_5\
    );
\empty_148_reg_665[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[6]_0\,
      I1 => \empty_146_fu_312__0\(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[6]_i_1_n_5\
    );
\empty_148_reg_665[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[7]_0\,
      I1 => \empty_146_fu_312__0\(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[7]_i_1_n_5\
    );
\empty_148_reg_665[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[8]_0\,
      I1 => \empty_146_fu_312__0\(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[8]_i_1_n_5\
    );
\empty_148_reg_665[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[9]_0\,
      I1 => \empty_146_fu_312__0\(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_148_reg_665[9]_i_1_n_5\
    );
\empty_148_reg_665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[0]_i_1_n_5\,
      Q => empty_148_reg_665(0),
      R => '0'
    );
\empty_148_reg_665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[1]_i_1_n_5\,
      Q => empty_148_reg_665(1),
      R => '0'
    );
\empty_148_reg_665_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[2]_i_1_n_5\,
      Q => empty_148_reg_665(2),
      R => '0'
    );
\empty_148_reg_665_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[3]_i_1_n_5\,
      Q => empty_148_reg_665(3),
      R => '0'
    );
\empty_148_reg_665_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[4]_i_1_n_5\,
      Q => empty_148_reg_665(4),
      R => '0'
    );
\empty_148_reg_665_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[5]_i_1_n_5\,
      Q => empty_148_reg_665(5),
      R => '0'
    );
\empty_148_reg_665_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[6]_i_1_n_5\,
      Q => empty_148_reg_665(6),
      R => '0'
    );
\empty_148_reg_665_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[7]_i_1_n_5\,
      Q => empty_148_reg_665(7),
      R => '0'
    );
\empty_148_reg_665_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[8]_i_1_n_5\,
      Q => empty_148_reg_665(8),
      R => '0'
    );
\empty_148_reg_665_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_148_reg_665[9]_i_1_n_5\,
      Q => empty_148_reg_665(9),
      R => '0'
    );
\empty_150_reg_675[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[0]_0\,
      I1 => empty_145_fu_308(0),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[0]_i_1_n_5\
    );
\empty_150_reg_675[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[1]_0\,
      I1 => empty_145_fu_308(1),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[1]_i_1_n_5\
    );
\empty_150_reg_675[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[2]_0\,
      I1 => empty_145_fu_308(2),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[2]_i_1_n_5\
    );
\empty_150_reg_675[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[3]_0\,
      I1 => empty_145_fu_308(3),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[3]_i_1_n_5\
    );
\empty_150_reg_675[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[4]_0\,
      I1 => empty_145_fu_308(4),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[4]_i_1_n_5\
    );
\empty_150_reg_675[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[5]_0\,
      I1 => empty_145_fu_308(5),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[5]_i_1_n_5\
    );
\empty_150_reg_675[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[6]_0\,
      I1 => empty_145_fu_308(6),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[6]_i_1_n_5\
    );
\empty_150_reg_675[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[7]_0\,
      I1 => empty_145_fu_308(7),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[7]_i_1_n_5\
    );
\empty_150_reg_675[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[8]_0\,
      I1 => empty_145_fu_308(8),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[8]_i_1_n_5\
    );
\empty_150_reg_675[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACCC"
    )
        port map (
      I0 => \empty_146_fu_312_reg[9]_0\,
      I1 => empty_145_fu_308(9),
      I2 => icmp_ln328_reg_3813,
      I3 => \cmp147_reg_3841_reg_n_5_[0]\,
      O => \empty_150_reg_675[9]_i_1_n_5\
    );
\empty_150_reg_675_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[0]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(1),
      R => '0'
    );
\empty_150_reg_675_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[1]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(2),
      R => '0'
    );
\empty_150_reg_675_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[2]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(3),
      R => '0'
    );
\empty_150_reg_675_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[3]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(4),
      R => '0'
    );
\empty_150_reg_675_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[4]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(5),
      R => '0'
    );
\empty_150_reg_675_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[5]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(6),
      R => '0'
    );
\empty_150_reg_675_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[6]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(7),
      R => '0'
    );
\empty_150_reg_675_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[7]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(8),
      R => '0'
    );
\empty_150_reg_675_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[8]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(9),
      R => '0'
    );
\empty_150_reg_675_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => \empty_150_reg_675[9]_i_1_n_5\,
      Q => zext_ln455_fu_1580_p1(10),
      R => '0'
    );
\empty_152_reg_694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_67,
      Q => zext_ln456_fu_1616_p1(1),
      R => '0'
    );
\empty_152_reg_694_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_66,
      Q => zext_ln456_fu_1616_p1(2),
      R => '0'
    );
\empty_152_reg_694_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_65,
      Q => zext_ln456_fu_1616_p1(3),
      R => '0'
    );
\empty_152_reg_694_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_64,
      Q => zext_ln456_fu_1616_p1(4),
      R => '0'
    );
\empty_152_reg_694_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_63,
      Q => zext_ln456_fu_1616_p1(5),
      R => '0'
    );
\empty_152_reg_694_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_62,
      Q => zext_ln456_fu_1616_p1(6),
      R => '0'
    );
\empty_152_reg_694_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_61,
      Q => zext_ln456_fu_1616_p1(7),
      R => '0'
    );
\empty_152_reg_694_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_60,
      Q => zext_ln456_fu_1616_p1(8),
      R => '0'
    );
\empty_152_reg_694_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_59,
      Q => zext_ln456_fu_1616_p1(9),
      R => '0'
    );
\empty_152_reg_694_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_U_n_58,
      Q => zext_ln456_fu_1616_p1(10),
      R => '0'
    );
\empty_155_reg_713_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_65,
      Q => zext_ln459_fu_1704_p1(1),
      R => '0'
    );
\empty_155_reg_713_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_64,
      Q => zext_ln459_fu_1704_p1(2),
      R => '0'
    );
\empty_155_reg_713_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_63,
      Q => zext_ln459_fu_1704_p1(3),
      R => '0'
    );
\empty_155_reg_713_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_62,
      Q => zext_ln459_fu_1704_p1(4),
      R => '0'
    );
\empty_155_reg_713_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_61,
      Q => zext_ln459_fu_1704_p1(5),
      R => '0'
    );
\empty_155_reg_713_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_60,
      Q => zext_ln459_fu_1704_p1(6),
      R => '0'
    );
\empty_155_reg_713_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_59,
      Q => zext_ln459_fu_1704_p1(7),
      R => '0'
    );
\empty_155_reg_713_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_58,
      Q => zext_ln459_fu_1704_p1(8),
      R => '0'
    );
\empty_155_reg_713_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_57,
      Q => zext_ln459_fu_1704_p1(9),
      R => '0'
    );
\empty_155_reg_713_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_56,
      Q => zext_ln459_fu_1704_p1(10),
      R => '0'
    );
\empty_157_reg_733_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_75,
      Q => zext_ln453_fu_1520_p1(1),
      R => '0'
    );
\empty_157_reg_733_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_74,
      Q => zext_ln453_fu_1520_p1(2),
      R => '0'
    );
\empty_157_reg_733_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_73,
      Q => zext_ln453_fu_1520_p1(3),
      R => '0'
    );
\empty_157_reg_733_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_72,
      Q => zext_ln453_fu_1520_p1(4),
      R => '0'
    );
\empty_157_reg_733_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_71,
      Q => zext_ln453_fu_1520_p1(5),
      R => '0'
    );
\empty_157_reg_733_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_70,
      Q => zext_ln453_fu_1520_p1(6),
      R => '0'
    );
\empty_157_reg_733_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_69,
      Q => zext_ln453_fu_1520_p1(7),
      R => '0'
    );
\empty_157_reg_733_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_68,
      Q => zext_ln453_fu_1520_p1(8),
      R => '0'
    );
\empty_157_reg_733_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_67,
      Q => zext_ln453_fu_1520_p1(9),
      R => '0'
    );
\empty_157_reg_733_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_66,
      Q => zext_ln453_fu_1520_p1(10),
      R => '0'
    );
\empty_159_reg_752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_54,
      Q => zext_ln450_fu_1412_p1(1),
      R => '0'
    );
\empty_159_reg_752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_53,
      Q => zext_ln450_fu_1412_p1(2),
      R => '0'
    );
\empty_159_reg_752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_52,
      Q => zext_ln450_fu_1412_p1(3),
      R => '0'
    );
\empty_159_reg_752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_51,
      Q => zext_ln450_fu_1412_p1(4),
      R => '0'
    );
\empty_159_reg_752_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_50,
      Q => zext_ln450_fu_1412_p1(5),
      R => '0'
    );
\empty_159_reg_752_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_49,
      Q => zext_ln450_fu_1412_p1(6),
      R => '0'
    );
\empty_159_reg_752_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_48,
      Q => zext_ln450_fu_1412_p1(7),
      R => '0'
    );
\empty_159_reg_752_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_47,
      Q => zext_ln450_fu_1412_p1(8),
      R => '0'
    );
\empty_159_reg_752_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_46,
      Q => zext_ln450_fu_1412_p1(9),
      R => '0'
    );
\empty_159_reg_752_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_2_U_n_45,
      Q => zext_ln450_fu_1412_p1(10),
      R => '0'
    );
\empty_162_reg_771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_64,
      Q => zext_ln461_fu_1764_p1(1),
      R => '0'
    );
\empty_162_reg_771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_63,
      Q => zext_ln461_fu_1764_p1(2),
      R => '0'
    );
\empty_162_reg_771_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_62,
      Q => zext_ln461_fu_1764_p1(3),
      R => '0'
    );
\empty_162_reg_771_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_61,
      Q => zext_ln461_fu_1764_p1(4),
      R => '0'
    );
\empty_162_reg_771_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_60,
      Q => zext_ln461_fu_1764_p1(5),
      R => '0'
    );
\empty_162_reg_771_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_59,
      Q => zext_ln461_fu_1764_p1(6),
      R => '0'
    );
\empty_162_reg_771_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_58,
      Q => zext_ln461_fu_1764_p1(7),
      R => '0'
    );
\empty_162_reg_771_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_57,
      Q => zext_ln461_fu_1764_p1(8),
      R => '0'
    );
\empty_162_reg_771_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_56,
      Q => zext_ln461_fu_1764_p1(9),
      R => '0'
    );
\empty_162_reg_771_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_55,
      Q => zext_ln461_fu_1764_p1(10),
      R => '0'
    );
\empty_163_reg_781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_44,
      Q => empty_163_reg_781(0),
      R => '0'
    );
\empty_163_reg_781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_43,
      Q => empty_163_reg_781(1),
      R => '0'
    );
\empty_163_reg_781_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_42,
      Q => empty_163_reg_781(2),
      R => '0'
    );
\empty_163_reg_781_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_41,
      Q => empty_163_reg_781(3),
      R => '0'
    );
\empty_163_reg_781_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_40,
      Q => empty_163_reg_781(4),
      R => '0'
    );
\empty_163_reg_781_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_39,
      Q => empty_163_reg_781(5),
      R => '0'
    );
\empty_163_reg_781_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_38,
      Q => empty_163_reg_781(6),
      R => '0'
    );
\empty_163_reg_781_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_37,
      Q => empty_163_reg_781(7),
      R => '0'
    );
\empty_163_reg_781_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_36,
      Q => empty_163_reg_781(8),
      R => '0'
    );
\empty_163_reg_781_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_35,
      Q => empty_163_reg_781(9),
      R => '0'
    );
\empty_165_reg_791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_54,
      Q => zext_ln451_fu_1452_p1(1),
      R => '0'
    );
\empty_165_reg_791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_53,
      Q => zext_ln451_fu_1452_p1(2),
      R => '0'
    );
\empty_165_reg_791_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_52,
      Q => zext_ln451_fu_1452_p1(3),
      R => '0'
    );
\empty_165_reg_791_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_51,
      Q => zext_ln451_fu_1452_p1(4),
      R => '0'
    );
\empty_165_reg_791_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_50,
      Q => zext_ln451_fu_1452_p1(5),
      R => '0'
    );
\empty_165_reg_791_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_49,
      Q => zext_ln451_fu_1452_p1(6),
      R => '0'
    );
\empty_165_reg_791_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_48,
      Q => zext_ln451_fu_1452_p1(7),
      R => '0'
    );
\empty_165_reg_791_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_47,
      Q => zext_ln451_fu_1452_p1(8),
      R => '0'
    );
\empty_165_reg_791_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_46,
      Q => zext_ln451_fu_1452_p1(9),
      R => '0'
    );
\empty_165_reg_791_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_3_U_n_45,
      Q => zext_ln451_fu_1452_p1(10),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13
     port map (
      ADDRBWRADDR(10) => flow_control_loop_pipe_sequential_init_U_n_166,
      ADDRBWRADDR(9) => flow_control_loop_pipe_sequential_init_U_n_167,
      ADDRBWRADDR(8) => flow_control_loop_pipe_sequential_init_U_n_168,
      ADDRBWRADDR(7) => flow_control_loop_pipe_sequential_init_U_n_169,
      ADDRBWRADDR(6) => flow_control_loop_pipe_sequential_init_U_n_170,
      ADDRBWRADDR(5) => flow_control_loop_pipe_sequential_init_U_n_171,
      ADDRBWRADDR(4) => flow_control_loop_pipe_sequential_init_U_n_172,
      ADDRBWRADDR(3) => flow_control_loop_pipe_sequential_init_U_n_173,
      ADDRBWRADDR(2) => flow_control_loop_pipe_sequential_init_U_n_174,
      ADDRBWRADDR(1) => flow_control_loop_pipe_sequential_init_U_n_175,
      ADDRBWRADDR(0) => flow_control_loop_pipe_sequential_init_U_n_176,
      CEP => ap_block_pp0_stage0_subdone,
      CO(0) => icmp_ln318_fu_958_p2,
      D(9) => flow_control_loop_pipe_sequential_init_U_n_16,
      D(8) => flow_control_loop_pipe_sequential_init_U_n_17,
      D(7) => flow_control_loop_pipe_sequential_init_U_n_18,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_19,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_20,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_21,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_22,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_23,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_25,
      DOUTBDOUT(9 downto 0) => linebuf_yuv_2_q1(9 downto 0),
      E(0) => empty_127_fu_236,
      Q(9 downto 0) => empty_136_fu_272(9 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      \ap_CS_fsm_reg[1]\(2 downto 0) => \ap_CS_fsm_reg[1]\(2 downto 0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => \ap_CS_fsm_reg[2]\(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\ => \^ap_loop_exit_ready_pp0_iter9_reg\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter10_reg(0) => x_fu_232,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      clear => clear,
      \cmp147_reg_3841_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \cmp147_reg_3841_reg[0]_0\ => \cmp147_reg_3841[0]_i_2_n_5\,
      \cmp147_reg_3841_reg[0]_1\ => \cmp147_reg_3841[0]_i_3_n_5\,
      \cmp147_reg_3841_reg[0]_2\ => \cmp147_reg_3841[0]_i_4_n_5\,
      \cmp147_reg_3841_reg[0]_3\ => \cmp147_reg_3841_reg_n_5_[0]\,
      \empty_128_fu_240_reg[0]\ => \empty_129_fu_244[9]_i_3_n_5\,
      \empty_131_fu_252_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_96,
      \empty_131_fu_252_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_97,
      \empty_131_fu_252_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_98,
      \empty_131_fu_252_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_99,
      \empty_131_fu_252_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_100,
      \empty_131_fu_252_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_101,
      \empty_131_fu_252_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_102,
      \empty_131_fu_252_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_103,
      \empty_131_fu_252_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_104,
      \empty_131_fu_252_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_105,
      \empty_132_fu_256_reg[9]\(9 downto 0) => linebuf_yuv_3_q1(9 downto 0),
      \empty_132_fu_256_reg[9]_0\(9 downto 0) => empty_133_fu_260(9 downto 0),
      \empty_132_fu_256_reg[9]_1\(9 downto 0) => \empty_132_fu_256_reg[9]_0\(9 downto 0),
      \empty_133_fu_260_reg[9]\(9 downto 0) => empty_134_fu_264(9 downto 0),
      \empty_133_fu_260_reg[9]_0\(9 downto 0) => \empty_133_fu_260_reg[9]_0\(9 downto 0),
      \empty_134_fu_264_reg[9]\(9) => \empty_127_fu_236_reg_n_5_[9]\,
      \empty_134_fu_264_reg[9]\(8) => \empty_127_fu_236_reg_n_5_[8]\,
      \empty_134_fu_264_reg[9]\(7) => \empty_127_fu_236_reg_n_5_[7]\,
      \empty_134_fu_264_reg[9]\(6) => \empty_127_fu_236_reg_n_5_[6]\,
      \empty_134_fu_264_reg[9]\(5) => \empty_127_fu_236_reg_n_5_[5]\,
      \empty_134_fu_264_reg[9]\(4) => \empty_127_fu_236_reg_n_5_[4]\,
      \empty_134_fu_264_reg[9]\(3) => \empty_127_fu_236_reg_n_5_[3]\,
      \empty_134_fu_264_reg[9]\(2) => \empty_127_fu_236_reg_n_5_[2]\,
      \empty_134_fu_264_reg[9]\(1) => \empty_127_fu_236_reg_n_5_[1]\,
      \empty_134_fu_264_reg[9]\(0) => \empty_127_fu_236_reg_n_5_[0]\,
      \empty_134_fu_264_reg[9]_0\(9 downto 0) => \empty_134_fu_264_reg[9]_0\(9 downto 0),
      \empty_135_fu_268_reg[0]\ => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\,
      \empty_135_fu_268_reg[0]_0\ => \^ap_enable_reg_pp0_iter10_reg_0\,
      \empty_135_fu_268_reg[9]\(9 downto 0) => Q(9 downto 0),
      \empty_136_fu_272_reg[9]\(9 downto 0) => empty_137_fu_276(9 downto 0),
      \empty_136_fu_272_reg[9]_0\(9 downto 0) => \empty_136_fu_272_reg[9]_0\(9 downto 0),
      \empty_137_fu_276_reg[9]\(9 downto 0) => zext_ln460_fu_1732_p1(10 downto 1),
      \empty_137_fu_276_reg[9]_0\(9 downto 0) => \empty_137_fu_276_reg[9]_0\(9 downto 0),
      \empty_138_fu_280_reg[9]\(9 downto 0) => linebuf_yuv_1_q1(9 downto 0),
      \empty_138_fu_280_reg[9]_0\(9 downto 0) => empty_139_fu_284(9 downto 0),
      \empty_138_fu_280_reg[9]_1\(9 downto 0) => \empty_138_fu_280_reg[9]_0\(9 downto 0),
      \empty_139_fu_284_reg[9]\(9 downto 0) => empty_140_fu_288(9 downto 0),
      \empty_139_fu_284_reg[9]_0\(9 downto 0) => \empty_139_fu_284_reg[9]_0\(9 downto 0),
      \empty_140_fu_288_reg[9]\(9 downto 0) => empty_129_fu_244(9 downto 0),
      \empty_140_fu_288_reg[9]_0\(9 downto 0) => \empty_140_fu_288_reg[9]_0\(9 downto 0),
      \empty_141_fu_292_reg[9]\(9 downto 0) => empty_142_fu_296(9 downto 0),
      \empty_141_fu_292_reg[9]_0\(9 downto 0) => \empty_141_fu_292_reg[9]_0\(9 downto 0),
      \empty_142_fu_296_reg[9]\(9 downto 0) => empty_143_fu_300(9 downto 0),
      \empty_142_fu_296_reg[9]_0\(9 downto 0) => \empty_142_fu_296_reg[9]_0\(9 downto 0),
      \empty_143_fu_300_reg[9]\(9 downto 0) => \^doutbdout\(9 downto 0),
      \empty_143_fu_300_reg[9]_0\(9 downto 0) => zext_ln458_fu_1672_p1(10 downto 1),
      \empty_143_fu_300_reg[9]_1\(9 downto 0) => \empty_143_fu_300_reg[9]_0\(9 downto 0),
      \empty_144_fu_304_reg[9]\(9 downto 0) => empty_145_fu_308(9 downto 0),
      \empty_144_fu_304_reg[9]_0\(9 downto 0) => \empty_144_fu_304_reg[9]_0\(9 downto 0),
      \empty_145_fu_308_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_76,
      \empty_145_fu_308_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_77,
      \empty_145_fu_308_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_78,
      \empty_145_fu_308_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_79,
      \empty_145_fu_308_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_80,
      \empty_145_fu_308_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_81,
      \empty_145_fu_308_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_82,
      \empty_145_fu_308_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_83,
      \empty_145_fu_308_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_84,
      \empty_145_fu_308_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_85,
      \empty_145_fu_308_reg[9]_0\(9 downto 0) => \empty_146_fu_312__0\(9 downto 0),
      \empty_145_fu_308_reg[9]_1\(9 downto 0) => \empty_145_fu_308_reg[9]_0\(9 downto 0),
      \empty_146_fu_312_reg[0]\ => \empty_146_fu_312_reg[0]_0\,
      \empty_146_fu_312_reg[1]\ => \empty_146_fu_312_reg[1]_0\,
      \empty_146_fu_312_reg[2]\ => \empty_146_fu_312_reg[2]_0\,
      \empty_146_fu_312_reg[3]\ => \empty_146_fu_312_reg[3]_0\,
      \empty_146_fu_312_reg[4]\ => \empty_146_fu_312_reg[4]_0\,
      \empty_146_fu_312_reg[5]\ => \empty_146_fu_312_reg[5]_0\,
      \empty_146_fu_312_reg[6]\ => \empty_146_fu_312_reg[6]_0\,
      \empty_146_fu_312_reg[7]\ => \empty_146_fu_312_reg[7]_0\,
      \empty_146_fu_312_reg[8]\ => \empty_146_fu_312_reg[8]_0\,
      \empty_146_fu_312_reg[9]\(9) => flow_control_loop_pipe_sequential_init_U_n_86,
      \empty_146_fu_312_reg[9]\(8) => flow_control_loop_pipe_sequential_init_U_n_87,
      \empty_146_fu_312_reg[9]\(7) => flow_control_loop_pipe_sequential_init_U_n_88,
      \empty_146_fu_312_reg[9]\(6) => flow_control_loop_pipe_sequential_init_U_n_89,
      \empty_146_fu_312_reg[9]\(5) => flow_control_loop_pipe_sequential_init_U_n_90,
      \empty_146_fu_312_reg[9]\(4) => flow_control_loop_pipe_sequential_init_U_n_91,
      \empty_146_fu_312_reg[9]\(3) => flow_control_loop_pipe_sequential_init_U_n_92,
      \empty_146_fu_312_reg[9]\(2) => flow_control_loop_pipe_sequential_init_U_n_93,
      \empty_146_fu_312_reg[9]\(1) => flow_control_loop_pipe_sequential_init_U_n_94,
      \empty_146_fu_312_reg[9]\(0) => flow_control_loop_pipe_sequential_init_U_n_95,
      \empty_146_fu_312_reg[9]_0\ => \empty_146_fu_312_reg[9]_0\,
      \empty_146_fu_312_reg[9]_1\(9 downto 0) => \empty_131_fu_252__0\(9 downto 0),
      \empty_146_fu_312_reg[9]_2\(9 downto 0) => \empty_146_fu_312_reg[9]_1\(9 downto 0),
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      \icmp_ln318_reg_3809_reg[0]\(16) => \x_fu_232_reg_n_5_[16]\,
      \icmp_ln318_reg_3809_reg[0]\(15) => \x_fu_232_reg_n_5_[15]\,
      \icmp_ln318_reg_3809_reg[0]\(14) => \x_fu_232_reg_n_5_[14]\,
      \icmp_ln318_reg_3809_reg[0]\(13) => \x_fu_232_reg_n_5_[13]\,
      \icmp_ln318_reg_3809_reg[0]\(12) => \x_fu_232_reg_n_5_[12]\,
      \icmp_ln318_reg_3809_reg[0]\(11) => \x_fu_232_reg_n_5_[11]\,
      \icmp_ln318_reg_3809_reg[0]\(10) => \x_fu_232_reg_n_5_[10]\,
      \icmp_ln318_reg_3809_reg[0]\(9) => \x_fu_232_reg_n_5_[9]\,
      \icmp_ln318_reg_3809_reg[0]\(8) => \x_fu_232_reg_n_5_[8]\,
      \icmp_ln318_reg_3809_reg[0]\(7) => \x_fu_232_reg_n_5_[7]\,
      \icmp_ln318_reg_3809_reg[0]\(6) => \x_fu_232_reg_n_5_[6]\,
      \icmp_ln318_reg_3809_reg[0]\(5) => \x_fu_232_reg_n_5_[5]\,
      \icmp_ln318_reg_3809_reg[0]\(4) => \x_fu_232_reg_n_5_[4]\,
      \icmp_ln318_reg_3809_reg[0]\(3) => \x_fu_232_reg_n_5_[3]\,
      \icmp_ln318_reg_3809_reg[0]\(2) => \x_fu_232_reg_n_5_[2]\,
      \icmp_ln318_reg_3809_reg[0]\(1) => \x_fu_232_reg_n_5_[1]\,
      \icmp_ln318_reg_3809_reg[0]\(0) => \x_fu_232_reg_n_5_[0]\,
      \icmp_ln318_reg_3809_reg[0]_0\(16 downto 0) => \icmp_ln318_reg_3809_reg[0]_0\(16 downto 0),
      icmp_ln328_reg_3813 => icmp_ln328_reg_3813,
      \icmp_ln328_reg_3813_reg[0]\(0) => empty_132_fu_256,
      \icmp_ln328_reg_3813_reg[0]_0\ => \^icmp_ln328_reg_3813_reg[0]_0\,
      \icmp_ln328_reg_3813_reg[0]_i_2_0\(15 downto 0) => \icmp_ln328_reg_3813_reg[0]_i_2\(15 downto 0),
      icmp_ln439_fu_1010_p2 => icmp_ln439_fu_1010_p2,
      \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1_0\(2 downto 0) => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(2 downto 0),
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0\ => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_2_n_5\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\ => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_4_n_5\,
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      or_ln585_fu_1016_p2(0) => or_ln585_fu_1016_p2(16),
      out_y_reg_671(0) => out_y_reg_671(0),
      ram_reg_bram_0(9) => flow_control_loop_pipe_sequential_init_U_n_26,
      ram_reg_bram_0(8) => flow_control_loop_pipe_sequential_init_U_n_27,
      ram_reg_bram_0(7) => flow_control_loop_pipe_sequential_init_U_n_28,
      ram_reg_bram_0(6) => flow_control_loop_pipe_sequential_init_U_n_29,
      ram_reg_bram_0(5) => flow_control_loop_pipe_sequential_init_U_n_30,
      ram_reg_bram_0(4) => flow_control_loop_pipe_sequential_init_U_n_31,
      ram_reg_bram_0(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      ram_reg_bram_0(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      ram_reg_bram_0(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      ram_reg_bram_0(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      ram_reg_bram_0_0(9) => flow_control_loop_pipe_sequential_init_U_n_36,
      ram_reg_bram_0_0(8) => flow_control_loop_pipe_sequential_init_U_n_37,
      ram_reg_bram_0_0(7) => flow_control_loop_pipe_sequential_init_U_n_38,
      ram_reg_bram_0_0(6) => flow_control_loop_pipe_sequential_init_U_n_39,
      ram_reg_bram_0_0(5) => flow_control_loop_pipe_sequential_init_U_n_40,
      ram_reg_bram_0_0(4) => flow_control_loop_pipe_sequential_init_U_n_41,
      ram_reg_bram_0_0(3) => flow_control_loop_pipe_sequential_init_U_n_42,
      ram_reg_bram_0_0(2) => flow_control_loop_pipe_sequential_init_U_n_43,
      ram_reg_bram_0_0(1) => flow_control_loop_pipe_sequential_init_U_n_44,
      ram_reg_bram_0_0(0) => flow_control_loop_pipe_sequential_init_U_n_45,
      ram_reg_bram_0_1(9) => flow_control_loop_pipe_sequential_init_U_n_46,
      ram_reg_bram_0_1(8) => flow_control_loop_pipe_sequential_init_U_n_47,
      ram_reg_bram_0_1(7) => flow_control_loop_pipe_sequential_init_U_n_48,
      ram_reg_bram_0_1(6) => flow_control_loop_pipe_sequential_init_U_n_49,
      ram_reg_bram_0_1(5) => flow_control_loop_pipe_sequential_init_U_n_50,
      ram_reg_bram_0_1(4) => flow_control_loop_pipe_sequential_init_U_n_51,
      ram_reg_bram_0_1(3) => flow_control_loop_pipe_sequential_init_U_n_52,
      ram_reg_bram_0_1(2) => flow_control_loop_pipe_sequential_init_U_n_53,
      ram_reg_bram_0_1(1) => flow_control_loop_pipe_sequential_init_U_n_54,
      ram_reg_bram_0_1(0) => flow_control_loop_pipe_sequential_init_U_n_55,
      ram_reg_bram_0_2(9) => flow_control_loop_pipe_sequential_init_U_n_56,
      ram_reg_bram_0_2(8) => flow_control_loop_pipe_sequential_init_U_n_57,
      ram_reg_bram_0_2(7) => flow_control_loop_pipe_sequential_init_U_n_58,
      ram_reg_bram_0_2(6) => flow_control_loop_pipe_sequential_init_U_n_59,
      ram_reg_bram_0_2(5) => flow_control_loop_pipe_sequential_init_U_n_60,
      ram_reg_bram_0_2(4) => flow_control_loop_pipe_sequential_init_U_n_61,
      ram_reg_bram_0_2(3) => flow_control_loop_pipe_sequential_init_U_n_62,
      ram_reg_bram_0_2(2) => flow_control_loop_pipe_sequential_init_U_n_63,
      ram_reg_bram_0_2(1) => flow_control_loop_pipe_sequential_init_U_n_64,
      ram_reg_bram_0_2(0) => flow_control_loop_pipe_sequential_init_U_n_65,
      ram_reg_bram_0_3(9) => flow_control_loop_pipe_sequential_init_U_n_66,
      ram_reg_bram_0_3(8) => flow_control_loop_pipe_sequential_init_U_n_67,
      ram_reg_bram_0_3(7) => flow_control_loop_pipe_sequential_init_U_n_68,
      ram_reg_bram_0_3(6) => flow_control_loop_pipe_sequential_init_U_n_69,
      ram_reg_bram_0_3(5) => flow_control_loop_pipe_sequential_init_U_n_70,
      ram_reg_bram_0_3(4) => flow_control_loop_pipe_sequential_init_U_n_71,
      ram_reg_bram_0_3(3) => flow_control_loop_pipe_sequential_init_U_n_72,
      ram_reg_bram_0_3(2) => flow_control_loop_pipe_sequential_init_U_n_73,
      ram_reg_bram_0_3(1) => flow_control_loop_pipe_sequential_init_U_n_74,
      ram_reg_bram_0_3(0) => flow_control_loop_pipe_sequential_init_U_n_75,
      ram_reg_bram_0_4(9) => flow_control_loop_pipe_sequential_init_U_n_106,
      ram_reg_bram_0_4(8) => flow_control_loop_pipe_sequential_init_U_n_107,
      ram_reg_bram_0_4(7) => flow_control_loop_pipe_sequential_init_U_n_108,
      ram_reg_bram_0_4(6) => flow_control_loop_pipe_sequential_init_U_n_109,
      ram_reg_bram_0_4(5) => flow_control_loop_pipe_sequential_init_U_n_110,
      ram_reg_bram_0_4(4) => flow_control_loop_pipe_sequential_init_U_n_111,
      ram_reg_bram_0_4(3) => flow_control_loop_pipe_sequential_init_U_n_112,
      ram_reg_bram_0_4(2) => flow_control_loop_pipe_sequential_init_U_n_113,
      ram_reg_bram_0_4(1) => flow_control_loop_pipe_sequential_init_U_n_114,
      ram_reg_bram_0_4(0) => flow_control_loop_pipe_sequential_init_U_n_115,
      ram_reg_bram_0_5(9) => flow_control_loop_pipe_sequential_init_U_n_116,
      ram_reg_bram_0_5(8) => flow_control_loop_pipe_sequential_init_U_n_117,
      ram_reg_bram_0_5(7) => flow_control_loop_pipe_sequential_init_U_n_118,
      ram_reg_bram_0_5(6) => flow_control_loop_pipe_sequential_init_U_n_119,
      ram_reg_bram_0_5(5) => flow_control_loop_pipe_sequential_init_U_n_120,
      ram_reg_bram_0_5(4) => flow_control_loop_pipe_sequential_init_U_n_121,
      ram_reg_bram_0_5(3) => flow_control_loop_pipe_sequential_init_U_n_122,
      ram_reg_bram_0_5(2) => flow_control_loop_pipe_sequential_init_U_n_123,
      ram_reg_bram_0_5(1) => flow_control_loop_pipe_sequential_init_U_n_124,
      ram_reg_bram_0_5(0) => flow_control_loop_pipe_sequential_init_U_n_125,
      ram_reg_bram_0_6(9) => flow_control_loop_pipe_sequential_init_U_n_126,
      ram_reg_bram_0_6(8) => flow_control_loop_pipe_sequential_init_U_n_127,
      ram_reg_bram_0_6(7) => flow_control_loop_pipe_sequential_init_U_n_128,
      ram_reg_bram_0_6(6) => flow_control_loop_pipe_sequential_init_U_n_129,
      ram_reg_bram_0_6(5) => flow_control_loop_pipe_sequential_init_U_n_130,
      ram_reg_bram_0_6(4) => flow_control_loop_pipe_sequential_init_U_n_131,
      ram_reg_bram_0_6(3) => flow_control_loop_pipe_sequential_init_U_n_132,
      ram_reg_bram_0_6(2) => flow_control_loop_pipe_sequential_init_U_n_133,
      ram_reg_bram_0_6(1) => flow_control_loop_pipe_sequential_init_U_n_134,
      ram_reg_bram_0_6(0) => flow_control_loop_pipe_sequential_init_U_n_135,
      ram_reg_bram_0_7(9) => flow_control_loop_pipe_sequential_init_U_n_136,
      ram_reg_bram_0_7(8) => flow_control_loop_pipe_sequential_init_U_n_137,
      ram_reg_bram_0_7(7) => flow_control_loop_pipe_sequential_init_U_n_138,
      ram_reg_bram_0_7(6) => flow_control_loop_pipe_sequential_init_U_n_139,
      ram_reg_bram_0_7(5) => flow_control_loop_pipe_sequential_init_U_n_140,
      ram_reg_bram_0_7(4) => flow_control_loop_pipe_sequential_init_U_n_141,
      ram_reg_bram_0_7(3) => flow_control_loop_pipe_sequential_init_U_n_142,
      ram_reg_bram_0_7(2) => flow_control_loop_pipe_sequential_init_U_n_143,
      ram_reg_bram_0_7(1) => flow_control_loop_pipe_sequential_init_U_n_144,
      ram_reg_bram_0_7(0) => flow_control_loop_pipe_sequential_init_U_n_145,
      ram_reg_bram_0_8(9) => flow_control_loop_pipe_sequential_init_U_n_146,
      ram_reg_bram_0_8(8) => flow_control_loop_pipe_sequential_init_U_n_147,
      ram_reg_bram_0_8(7) => flow_control_loop_pipe_sequential_init_U_n_148,
      ram_reg_bram_0_8(6) => flow_control_loop_pipe_sequential_init_U_n_149,
      ram_reg_bram_0_8(5) => flow_control_loop_pipe_sequential_init_U_n_150,
      ram_reg_bram_0_8(4) => flow_control_loop_pipe_sequential_init_U_n_151,
      ram_reg_bram_0_8(3) => flow_control_loop_pipe_sequential_init_U_n_152,
      ram_reg_bram_0_8(2) => flow_control_loop_pipe_sequential_init_U_n_153,
      ram_reg_bram_0_8(1) => flow_control_loop_pipe_sequential_init_U_n_154,
      ram_reg_bram_0_8(0) => flow_control_loop_pipe_sequential_init_U_n_155,
      ram_reg_bram_0_9(9) => flow_control_loop_pipe_sequential_init_U_n_156,
      ram_reg_bram_0_9(8) => flow_control_loop_pipe_sequential_init_U_n_157,
      ram_reg_bram_0_9(7) => flow_control_loop_pipe_sequential_init_U_n_158,
      ram_reg_bram_0_9(6) => flow_control_loop_pipe_sequential_init_U_n_159,
      ram_reg_bram_0_9(5) => flow_control_loop_pipe_sequential_init_U_n_160,
      ram_reg_bram_0_9(4) => flow_control_loop_pipe_sequential_init_U_n_161,
      ram_reg_bram_0_9(3) => flow_control_loop_pipe_sequential_init_U_n_162,
      ram_reg_bram_0_9(2) => flow_control_loop_pipe_sequential_init_U_n_163,
      ram_reg_bram_0_9(1) => flow_control_loop_pipe_sequential_init_U_n_164,
      ram_reg_bram_0_9(0) => flow_control_loop_pipe_sequential_init_U_n_165,
      tmp_53_reg_3872_pp0_iter9_reg => tmp_53_reg_3872_pp0_iter9_reg,
      \x_fu_232_reg[0]\ => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      \x_fu_232_reg[16]\(5) => flow_control_loop_pipe_sequential_init_U_n_179,
      \x_fu_232_reg[16]\(4) => flow_control_loop_pipe_sequential_init_U_n_180,
      \x_fu_232_reg[16]\(3) => flow_control_loop_pipe_sequential_init_U_n_181,
      \x_fu_232_reg[16]\(2) => flow_control_loop_pipe_sequential_init_U_n_182,
      \x_fu_232_reg[16]\(1) => flow_control_loop_pipe_sequential_init_U_n_183,
      \x_fu_232_reg[16]\(0) => flow_control_loop_pipe_sequential_init_U_n_184,
      \x_fu_232_reg[16]_0\(0) => icmp_ln328_fu_988_p2,
      x_phase_reg_546 => x_phase_reg_546
    );
g0_b0_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => g0_b0_i_1_n_5,
      CO(6) => g0_b0_i_1_n_6,
      CO(5) => g0_b0_i_1_n_7,
      CO(4) => g0_b0_i_1_n_8,
      CO(3) => g0_b0_i_1_n_9,
      CO(2) => g0_b0_i_1_n_10,
      CO(1) => g0_b0_i_1_n_11,
      CO(0) => g0_b0_i_1_n_12,
      DI(7) => DIV1_TABLE_U_n_57,
      DI(6) => DIV1_TABLE_U_n_58,
      DI(5) => DIV1_TABLE_U_n_59,
      DI(4) => DIV1_TABLE_U_n_60,
      DI(3) => DIV1_TABLE_U_n_61,
      DI(2) => g0_b0_i_7_n_5,
      DI(1) => g0_b0_i_8_n_5,
      DI(0) => zext_ln488_1_fu_3147_p1(0),
      O(7) => g0_b0_i_1_n_13,
      O(6) => g0_b0_i_1_n_14,
      O(5) => g0_b0_i_1_n_15,
      O(4) => g0_b0_i_1_n_16,
      O(3) => g0_b0_i_1_n_17,
      O(2) => g0_b0_i_1_n_18,
      O(1) => g0_b0_i_1_n_19,
      O(0) => g0_b0_i_1_n_20,
      S(7) => g0_b0_i_9_n_5,
      S(6) => g0_b0_i_10_n_5,
      S(5) => g0_b0_i_11_n_5,
      S(4) => g0_b0_i_12_n_5,
      S(3) => g0_b0_i_13_n_5,
      S(2) => g0_b0_i_14_n_5,
      S(1) => g0_b0_i_15_n_5,
      S(0) => g0_b0_i_16_n_5
    );
g0_b0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_58,
      I1 => DIV1_TABLE_U_n_66,
      I2 => zext_ln488_1_fu_3147_p1(6),
      I3 => zext_ln488_2_fu_3161_p1(5),
      I4 => zext_ln494_fu_3133_p1(5),
      I5 => zext_ln488_fu_3175_p1(5),
      O => g0_b0_i_10_n_5
    );
g0_b0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_59,
      I1 => DIV1_TABLE_U_n_65,
      I2 => zext_ln488_1_fu_3147_p1(5),
      I3 => zext_ln488_2_fu_3161_p1(4),
      I4 => zext_ln494_fu_3133_p1(4),
      I5 => zext_ln488_fu_3175_p1(4),
      O => g0_b0_i_11_n_5
    );
g0_b0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_60,
      I1 => DIV1_TABLE_U_n_64,
      I2 => zext_ln488_1_fu_3147_p1(4),
      I3 => zext_ln488_2_fu_3161_p1(3),
      I4 => zext_ln494_fu_3133_p1(3),
      I5 => zext_ln488_fu_3175_p1(3),
      O => g0_b0_i_12_n_5
    );
g0_b0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_61,
      I1 => DIV1_TABLE_U_n_63,
      I2 => zext_ln488_1_fu_3147_p1(3),
      I3 => zext_ln488_2_fu_3161_p1(2),
      I4 => zext_ln494_fu_3133_p1(2),
      I5 => zext_ln488_fu_3175_p1(2),
      O => g0_b0_i_13_n_5
    );
g0_b0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => DIV1_TABLE_U_n_62,
      I1 => zext_ln488_1_fu_3147_p1(2),
      I2 => zext_ln488_fu_3175_p1(1),
      I3 => zext_ln488_2_fu_3161_p1(1),
      I4 => zext_ln494_fu_3133_p1(1),
      I5 => zext_ln488_1_fu_3147_p1(1),
      O => g0_b0_i_14_n_5
    );
g0_b0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => g0_b0_i_8_n_5,
      I1 => zext_ln488_fu_3175_p1(0),
      I2 => zext_ln494_fu_3133_p1(0),
      I3 => zext_ln488_2_fu_3161_p1(0),
      O => g0_b0_i_15_n_5
    );
g0_b0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln494_fu_3133_p1(0),
      I1 => zext_ln488_2_fu_3161_p1(0),
      I2 => zext_ln488_fu_3175_p1(0),
      I3 => zext_ln488_1_fu_3147_p1(0),
      O => g0_b0_i_16_n_5
    );
g0_b0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln488_fu_3175_p1(1),
      I1 => zext_ln494_fu_3133_p1(1),
      I2 => zext_ln488_2_fu_3161_p1(1),
      I3 => zext_ln488_1_fu_3147_p1(2),
      I4 => DIV1_TABLE_U_n_62,
      O => g0_b0_i_7_n_5
    );
g0_b0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln494_fu_3133_p1(1),
      I1 => zext_ln488_2_fu_3161_p1(1),
      I2 => zext_ln488_fu_3175_p1(1),
      I3 => zext_ln488_1_fu_3147_p1(1),
      O => g0_b0_i_8_n_5
    );
g0_b0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_57,
      I1 => DIV1_TABLE_U_n_68,
      I2 => zext_ln488_1_fu_3147_p1(7),
      I3 => zext_ln488_2_fu_3161_p1(6),
      I4 => zext_ln494_fu_3133_p1(6),
      I5 => zext_ln488_fu_3175_p1(6),
      O => g0_b0_i_9_n_5
    );
\g_2_reg_723[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004040404040"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^ap_enable_reg_pp0_iter10_reg_0\,
      I3 => icmp_ln328_reg_3813,
      I4 => imgBayer_empty_n,
      I5 => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\,
      O => empty_147_reg_655
    );
\g_2_reg_723_pp0_iter7_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(0),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[0]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(1),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[1]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(2),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[2]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(3),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[3]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(4),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[4]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(5),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[5]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(6),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[6]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(7),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[7]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(8),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[8]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter7_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \g_2_reg_723__0\(9),
      Q => \g_2_reg_723_pp0_iter7_reg_reg[9]_srl6_n_5\
    );
\g_2_reg_723_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[0]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(0),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[1]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(1),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[2]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(2),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[3]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(3),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[4]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(4),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[5]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(5),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[6]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(6),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[7]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(7),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[8]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(8),
      R => '0'
    );
\g_2_reg_723_pp0_iter8_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_2_reg_723_pp0_iter7_reg_reg[9]_srl6_n_5\,
      Q => g_2_reg_723_pp0_iter8_reg(9),
      R => '0'
    );
\g_2_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_55,
      Q => \g_2_reg_723__0\(0),
      R => '0'
    );
\g_2_reg_723_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_54,
      Q => \g_2_reg_723__0\(1),
      R => '0'
    );
\g_2_reg_723_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_53,
      Q => \g_2_reg_723__0\(2),
      R => '0'
    );
\g_2_reg_723_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_52,
      Q => \g_2_reg_723__0\(3),
      R => '0'
    );
\g_2_reg_723_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_51,
      Q => \g_2_reg_723__0\(4),
      R => '0'
    );
\g_2_reg_723_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_50,
      Q => \g_2_reg_723__0\(5),
      R => '0'
    );
\g_2_reg_723_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_49,
      Q => \g_2_reg_723__0\(6),
      R => '0'
    );
\g_2_reg_723_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_48,
      Q => \g_2_reg_723__0\(7),
      R => '0'
    );
\g_2_reg_723_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_47,
      Q => \g_2_reg_723__0\(8),
      R => '0'
    );
\g_2_reg_723_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_147_reg_655,
      D => linebuf_yuv_1_U_n_46,
      Q => \g_2_reg_723__0\(9),
      R => '0'
    );
\g_reg_4263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(0),
      Q => g_reg_4263(0),
      R => '0'
    );
\g_reg_4263_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(10),
      Q => \g_reg_4263_reg[14]_0\(0),
      R => '0'
    );
\g_reg_4263_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(11),
      Q => \g_reg_4263_reg[14]_0\(1),
      R => '0'
    );
\g_reg_4263_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(12),
      Q => \g_reg_4263_reg[14]_0\(2),
      R => '0'
    );
\g_reg_4263_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(13),
      Q => \g_reg_4263_reg[14]_0\(3),
      R => '0'
    );
\g_reg_4263_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(14),
      Q => \g_reg_4263_reg[14]_0\(4),
      R => '0'
    );
\g_reg_4263_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(15),
      Q => g_reg_4263(15),
      R => '0'
    );
\g_reg_4263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(1),
      Q => g_reg_4263(1),
      R => '0'
    );
\g_reg_4263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(2),
      Q => g_reg_4263(2),
      R => '0'
    );
\g_reg_4263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(3),
      Q => g_reg_4263(3),
      R => '0'
    );
\g_reg_4263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(4),
      Q => g_reg_4263(4),
      R => '0'
    );
\g_reg_4263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(5),
      Q => g_reg_4263(5),
      R => '0'
    );
\g_reg_4263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(6),
      Q => g_reg_4263(6),
      R => '0'
    );
\g_reg_4263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(7),
      Q => g_reg_4263(7),
      R => '0'
    );
\g_reg_4263_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(8),
      Q => g_reg_4263(8),
      R => '0'
    );
\g_reg_4263_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_fu_3416_p2(9),
      Q => g_reg_4263(9),
      R => '0'
    );
\icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      Q => \icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7_n_5\
    );
\icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln318_reg_3809_pp0_iter7_reg_reg[0]_srl7_n_5\,
      Q => icmp_ln318_reg_3809_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln318_reg_3809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln318_fu_958_p2,
      Q => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln328_reg_3813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln328_fu_988_p2,
      Q => icmp_ln328_reg_3813,
      R => '0'
    );
\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln439_fu_1010_p2,
      Q => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_n_5\
    );
\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(11),
      I1 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(12),
      I2 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(9),
      I3 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(10),
      I4 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(14),
      I5 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(13),
      O => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_2_n_5\
    );
\icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(5),
      I1 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(6),
      I2 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(3),
      I3 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(4),
      I4 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(8),
      I5 => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(7),
      O => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_4_n_5\
    );
\icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_n_5\,
      Q => \^icmp_ln439_reg_3865_pp0_iter9_reg\,
      R => '0'
    );
linebuf_yuv_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
     port map (
      D(10) => flow_control_loop_pipe_sequential_init_U_n_166,
      D(9) => flow_control_loop_pipe_sequential_init_U_n_167,
      D(8) => flow_control_loop_pipe_sequential_init_U_n_168,
      D(7) => flow_control_loop_pipe_sequential_init_U_n_169,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_170,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_171,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_172,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_173,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_174,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_175,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_176,
      DINADIN(9 downto 0) => PixBufVal_fu_1265_p3(9 downto 0),
      Q(10 downto 0) => linebuf_yuv_addr_reg_3817(10 downto 0),
      WEA(0) => ap_condition_366,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[0]\ => \cmp147_reg_3841_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_156_reg_819_reg[9]\(9 downto 0) => empty_138_fu_280(9 downto 0),
      cmp170_reg_686 => cmp170_reg_686,
      \empty_129_fu_244_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \empty_129_fu_244_reg[9]\(9 downto 0) => \empty_129_fu_244_reg[9]_0\(9 downto 0),
      \empty_155_reg_713_reg[9]\(9 downto 0) => empty_129_fu_244(9 downto 0),
      \empty_157_reg_733_reg[9]\(9 downto 0) => empty_139_fu_284(9 downto 0),
      \g_2_reg_723_reg[9]\(9 downto 0) => empty_140_fu_288(9 downto 0),
      icmp_ln328_reg_3813 => icmp_ln328_reg_3813,
      imgBayer_dout(9 downto 0) => imgBayer_dout(9 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      linebuf_yuv_1_ce1_local => linebuf_yuv_1_ce1_local,
      linebuf_yuv_1_we0_local => linebuf_yuv_1_we0_local,
      ram_reg_bram_0_0(9 downto 0) => linebuf_yuv_1_q1(9 downto 0),
      ram_reg_bram_0_1(9) => linebuf_yuv_1_U_n_16,
      ram_reg_bram_0_1(8) => linebuf_yuv_1_U_n_17,
      ram_reg_bram_0_1(7) => linebuf_yuv_1_U_n_18,
      ram_reg_bram_0_1(6) => linebuf_yuv_1_U_n_19,
      ram_reg_bram_0_1(5) => linebuf_yuv_1_U_n_20,
      ram_reg_bram_0_1(4) => linebuf_yuv_1_U_n_21,
      ram_reg_bram_0_1(3) => linebuf_yuv_1_U_n_22,
      ram_reg_bram_0_1(2) => linebuf_yuv_1_U_n_23,
      ram_reg_bram_0_1(1) => linebuf_yuv_1_U_n_24,
      ram_reg_bram_0_1(0) => linebuf_yuv_1_U_n_25,
      ram_reg_bram_0_10(9 downto 0) => \^doutbdout\(9 downto 0),
      ram_reg_bram_0_2(9) => linebuf_yuv_1_U_n_26,
      ram_reg_bram_0_2(8) => linebuf_yuv_1_U_n_27,
      ram_reg_bram_0_2(7) => linebuf_yuv_1_U_n_28,
      ram_reg_bram_0_2(6) => linebuf_yuv_1_U_n_29,
      ram_reg_bram_0_2(5) => linebuf_yuv_1_U_n_30,
      ram_reg_bram_0_2(4) => linebuf_yuv_1_U_n_31,
      ram_reg_bram_0_2(3) => linebuf_yuv_1_U_n_32,
      ram_reg_bram_0_2(2) => linebuf_yuv_1_U_n_33,
      ram_reg_bram_0_2(1) => linebuf_yuv_1_U_n_34,
      ram_reg_bram_0_2(0) => linebuf_yuv_1_U_n_35,
      ram_reg_bram_0_3(9 downto 0) => select_ln403_1_fu_1273_p3(9 downto 0),
      ram_reg_bram_0_4(9) => linebuf_yuv_1_U_n_46,
      ram_reg_bram_0_4(8) => linebuf_yuv_1_U_n_47,
      ram_reg_bram_0_4(7) => linebuf_yuv_1_U_n_48,
      ram_reg_bram_0_4(6) => linebuf_yuv_1_U_n_49,
      ram_reg_bram_0_4(5) => linebuf_yuv_1_U_n_50,
      ram_reg_bram_0_4(4) => linebuf_yuv_1_U_n_51,
      ram_reg_bram_0_4(3) => linebuf_yuv_1_U_n_52,
      ram_reg_bram_0_4(2) => linebuf_yuv_1_U_n_53,
      ram_reg_bram_0_4(1) => linebuf_yuv_1_U_n_54,
      ram_reg_bram_0_4(0) => linebuf_yuv_1_U_n_55,
      ram_reg_bram_0_5(9) => linebuf_yuv_1_U_n_56,
      ram_reg_bram_0_5(8) => linebuf_yuv_1_U_n_57,
      ram_reg_bram_0_5(7) => linebuf_yuv_1_U_n_58,
      ram_reg_bram_0_5(6) => linebuf_yuv_1_U_n_59,
      ram_reg_bram_0_5(5) => linebuf_yuv_1_U_n_60,
      ram_reg_bram_0_5(4) => linebuf_yuv_1_U_n_61,
      ram_reg_bram_0_5(3) => linebuf_yuv_1_U_n_62,
      ram_reg_bram_0_5(2) => linebuf_yuv_1_U_n_63,
      ram_reg_bram_0_5(1) => linebuf_yuv_1_U_n_64,
      ram_reg_bram_0_5(0) => linebuf_yuv_1_U_n_65,
      ram_reg_bram_0_6(9) => linebuf_yuv_1_U_n_66,
      ram_reg_bram_0_6(8) => linebuf_yuv_1_U_n_67,
      ram_reg_bram_0_6(7) => linebuf_yuv_1_U_n_68,
      ram_reg_bram_0_6(6) => linebuf_yuv_1_U_n_69,
      ram_reg_bram_0_6(5) => linebuf_yuv_1_U_n_70,
      ram_reg_bram_0_6(4) => linebuf_yuv_1_U_n_71,
      ram_reg_bram_0_6(3) => linebuf_yuv_1_U_n_72,
      ram_reg_bram_0_6(2) => linebuf_yuv_1_U_n_73,
      ram_reg_bram_0_6(1) => linebuf_yuv_1_U_n_74,
      ram_reg_bram_0_6(0) => linebuf_yuv_1_U_n_75,
      ram_reg_bram_0_7 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      ram_reg_bram_0_8 => \^ap_enable_reg_pp0_iter10_reg_0\,
      ram_reg_bram_0_9 => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\
    );
\linebuf_yuv_1_addr_reg_3823_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_176,
      Q => linebuf_yuv_addr_reg_3817(0),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_166,
      Q => linebuf_yuv_addr_reg_3817(10),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_175,
      Q => linebuf_yuv_addr_reg_3817(1),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_174,
      Q => linebuf_yuv_addr_reg_3817(2),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_173,
      Q => linebuf_yuv_addr_reg_3817(3),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_172,
      Q => linebuf_yuv_addr_reg_3817(4),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_171,
      Q => linebuf_yuv_addr_reg_3817(5),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_170,
      Q => linebuf_yuv_addr_reg_3817(6),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_169,
      Q => linebuf_yuv_addr_reg_3817(7),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_168,
      Q => linebuf_yuv_addr_reg_3817(8),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3823_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_167,
      Q => linebuf_yuv_addr_reg_3817(9),
      R => '0'
    );
linebuf_yuv_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14
     port map (
      ADDRBWRADDR(10) => flow_control_loop_pipe_sequential_init_U_n_166,
      ADDRBWRADDR(9) => flow_control_loop_pipe_sequential_init_U_n_167,
      ADDRBWRADDR(8) => flow_control_loop_pipe_sequential_init_U_n_168,
      ADDRBWRADDR(7) => flow_control_loop_pipe_sequential_init_U_n_169,
      ADDRBWRADDR(6) => flow_control_loop_pipe_sequential_init_U_n_170,
      ADDRBWRADDR(5) => flow_control_loop_pipe_sequential_init_U_n_171,
      ADDRBWRADDR(4) => flow_control_loop_pipe_sequential_init_U_n_172,
      ADDRBWRADDR(3) => flow_control_loop_pipe_sequential_init_U_n_173,
      ADDRBWRADDR(2) => flow_control_loop_pipe_sequential_init_U_n_174,
      ADDRBWRADDR(1) => flow_control_loop_pipe_sequential_init_U_n_175,
      ADDRBWRADDR(0) => flow_control_loop_pipe_sequential_init_U_n_176,
      D(9) => linebuf_yuv_2_U_n_15,
      D(8) => linebuf_yuv_2_U_n_16,
      D(7) => linebuf_yuv_2_U_n_17,
      D(6) => linebuf_yuv_2_U_n_18,
      D(5) => linebuf_yuv_2_U_n_19,
      D(4) => linebuf_yuv_2_U_n_20,
      D(3) => linebuf_yuv_2_U_n_21,
      D(2) => linebuf_yuv_2_U_n_22,
      D(1) => linebuf_yuv_2_U_n_23,
      D(0) => linebuf_yuv_2_U_n_24,
      DINADIN(9 downto 0) => select_ln403_2_fu_1281_p3(9 downto 0),
      DOUTBDOUT(9 downto 0) => linebuf_yuv_2_q1(9 downto 0),
      Q(10 downto 0) => linebuf_yuv_addr_reg_3817(10 downto 0),
      WEA(0) => ap_condition_366,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]\ => \cmp147_reg_3841_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[0]_0\ => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_160_reg_828_reg[9]\(9 downto 0) => empty_135_fu_268(9 downto 0),
      cmp170_reg_686 => cmp170_reg_686,
      \empty_128_fu_240_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \empty_128_fu_240_reg[9]\(9 downto 0) => \empty_128_fu_240_reg[9]_0\(9 downto 0),
      \empty_159_reg_752_reg[9]\(9 downto 0) => empty_137_fu_276(9 downto 0),
      icmp_ln328_reg_3813 => icmp_ln328_reg_3813,
      imgBayer_dout(9 downto 0) => imgBayer_dout(9 downto 0),
      linebuf_yuv_1_ce1_local => linebuf_yuv_1_ce1_local,
      linebuf_yuv_1_we0_local => linebuf_yuv_1_we0_local,
      ram_reg_bram_0_0(9) => linebuf_yuv_2_U_n_25,
      ram_reg_bram_0_0(8) => linebuf_yuv_2_U_n_26,
      ram_reg_bram_0_0(7) => linebuf_yuv_2_U_n_27,
      ram_reg_bram_0_0(6) => linebuf_yuv_2_U_n_28,
      ram_reg_bram_0_0(5) => linebuf_yuv_2_U_n_29,
      ram_reg_bram_0_0(4) => linebuf_yuv_2_U_n_30,
      ram_reg_bram_0_0(3) => linebuf_yuv_2_U_n_31,
      ram_reg_bram_0_0(2) => linebuf_yuv_2_U_n_32,
      ram_reg_bram_0_0(1) => linebuf_yuv_2_U_n_33,
      ram_reg_bram_0_0(0) => linebuf_yuv_2_U_n_34,
      ram_reg_bram_0_1(9) => linebuf_yuv_2_U_n_45,
      ram_reg_bram_0_1(8) => linebuf_yuv_2_U_n_46,
      ram_reg_bram_0_1(7) => linebuf_yuv_2_U_n_47,
      ram_reg_bram_0_1(6) => linebuf_yuv_2_U_n_48,
      ram_reg_bram_0_1(5) => linebuf_yuv_2_U_n_49,
      ram_reg_bram_0_1(4) => linebuf_yuv_2_U_n_50,
      ram_reg_bram_0_1(3) => linebuf_yuv_2_U_n_51,
      ram_reg_bram_0_1(2) => linebuf_yuv_2_U_n_52,
      ram_reg_bram_0_1(1) => linebuf_yuv_2_U_n_53,
      ram_reg_bram_0_1(0) => linebuf_yuv_2_U_n_54,
      ram_reg_bram_0_2(9 downto 0) => select_ln403_1_fu_1273_p3(9 downto 0),
      ram_reg_bram_0_3 => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\,
      ram_reg_bram_0_4(9 downto 0) => \^doutbdout\(9 downto 0)
    );
linebuf_yuv_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15
     port map (
      ADDRBWRADDR(10) => flow_control_loop_pipe_sequential_init_U_n_166,
      ADDRBWRADDR(9) => flow_control_loop_pipe_sequential_init_U_n_167,
      ADDRBWRADDR(8) => flow_control_loop_pipe_sequential_init_U_n_168,
      ADDRBWRADDR(7) => flow_control_loop_pipe_sequential_init_U_n_169,
      ADDRBWRADDR(6) => flow_control_loop_pipe_sequential_init_U_n_170,
      ADDRBWRADDR(5) => flow_control_loop_pipe_sequential_init_U_n_171,
      ADDRBWRADDR(4) => flow_control_loop_pipe_sequential_init_U_n_172,
      ADDRBWRADDR(3) => flow_control_loop_pipe_sequential_init_U_n_173,
      ADDRBWRADDR(2) => flow_control_loop_pipe_sequential_init_U_n_174,
      ADDRBWRADDR(1) => flow_control_loop_pipe_sequential_init_U_n_175,
      ADDRBWRADDR(0) => flow_control_loop_pipe_sequential_init_U_n_176,
      D(9) => linebuf_yuv_3_U_n_15,
      D(8) => linebuf_yuv_3_U_n_16,
      D(7) => linebuf_yuv_3_U_n_17,
      D(6) => linebuf_yuv_3_U_n_18,
      D(5) => linebuf_yuv_3_U_n_19,
      D(4) => linebuf_yuv_3_U_n_20,
      D(3) => linebuf_yuv_3_U_n_21,
      D(2) => linebuf_yuv_3_U_n_22,
      D(1) => linebuf_yuv_3_U_n_23,
      D(0) => linebuf_yuv_3_U_n_24,
      DINADIN(9 downto 0) => select_ln403_2_fu_1281_p3(9 downto 0),
      Q(10 downto 0) => linebuf_yuv_addr_reg_3817(10 downto 0),
      WEA(0) => ap_condition_366,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]\ => \cmp147_reg_3841_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[0]_0\ => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(9) => \empty_132_fu_256_reg_n_5_[9]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(8) => \empty_132_fu_256_reg_n_5_[8]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(7) => \empty_132_fu_256_reg_n_5_[7]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(6) => \empty_132_fu_256_reg_n_5_[6]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(5) => \empty_132_fu_256_reg_n_5_[5]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(4) => \empty_132_fu_256_reg_n_5_[4]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(3) => \empty_132_fu_256_reg_n_5_[3]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(2) => \empty_132_fu_256_reg_n_5_[2]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(1) => \empty_132_fu_256_reg_n_5_[1]\,
      \ap_phi_reg_pp0_iter2_empty_164_reg_837_reg[9]\(0) => \empty_132_fu_256_reg_n_5_[0]\,
      \empty_127_fu_236_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \empty_127_fu_236_reg[9]\(9 downto 0) => \empty_127_fu_236_reg[9]_0\(9 downto 0),
      \empty_162_reg_771_reg[9]\(9) => \empty_127_fu_236_reg_n_5_[9]\,
      \empty_162_reg_771_reg[9]\(8) => \empty_127_fu_236_reg_n_5_[8]\,
      \empty_162_reg_771_reg[9]\(7) => \empty_127_fu_236_reg_n_5_[7]\,
      \empty_162_reg_771_reg[9]\(6) => \empty_127_fu_236_reg_n_5_[6]\,
      \empty_162_reg_771_reg[9]\(5) => \empty_127_fu_236_reg_n_5_[5]\,
      \empty_162_reg_771_reg[9]\(4) => \empty_127_fu_236_reg_n_5_[4]\,
      \empty_162_reg_771_reg[9]\(3) => \empty_127_fu_236_reg_n_5_[3]\,
      \empty_162_reg_771_reg[9]\(2) => \empty_127_fu_236_reg_n_5_[2]\,
      \empty_162_reg_771_reg[9]\(1) => \empty_127_fu_236_reg_n_5_[1]\,
      \empty_162_reg_771_reg[9]\(0) => \empty_127_fu_236_reg_n_5_[0]\,
      \empty_163_reg_781_reg[9]\(9 downto 0) => empty_134_fu_264(9 downto 0),
      \empty_165_reg_791_reg[9]\(9 downto 0) => empty_133_fu_260(9 downto 0),
      icmp_ln328_reg_3813 => icmp_ln328_reg_3813,
      linebuf_yuv_1_ce1_local => linebuf_yuv_1_ce1_local,
      linebuf_yuv_1_we0_local => linebuf_yuv_1_we0_local,
      ram_reg_bram_0_0(9 downto 0) => linebuf_yuv_3_q1(9 downto 0),
      ram_reg_bram_0_1(9) => linebuf_yuv_3_U_n_25,
      ram_reg_bram_0_1(8) => linebuf_yuv_3_U_n_26,
      ram_reg_bram_0_1(7) => linebuf_yuv_3_U_n_27,
      ram_reg_bram_0_1(6) => linebuf_yuv_3_U_n_28,
      ram_reg_bram_0_1(5) => linebuf_yuv_3_U_n_29,
      ram_reg_bram_0_1(4) => linebuf_yuv_3_U_n_30,
      ram_reg_bram_0_1(3) => linebuf_yuv_3_U_n_31,
      ram_reg_bram_0_1(2) => linebuf_yuv_3_U_n_32,
      ram_reg_bram_0_1(1) => linebuf_yuv_3_U_n_33,
      ram_reg_bram_0_1(0) => linebuf_yuv_3_U_n_34,
      ram_reg_bram_0_2(9) => linebuf_yuv_3_U_n_35,
      ram_reg_bram_0_2(8) => linebuf_yuv_3_U_n_36,
      ram_reg_bram_0_2(7) => linebuf_yuv_3_U_n_37,
      ram_reg_bram_0_2(6) => linebuf_yuv_3_U_n_38,
      ram_reg_bram_0_2(5) => linebuf_yuv_3_U_n_39,
      ram_reg_bram_0_2(4) => linebuf_yuv_3_U_n_40,
      ram_reg_bram_0_2(3) => linebuf_yuv_3_U_n_41,
      ram_reg_bram_0_2(2) => linebuf_yuv_3_U_n_42,
      ram_reg_bram_0_2(1) => linebuf_yuv_3_U_n_43,
      ram_reg_bram_0_2(0) => linebuf_yuv_3_U_n_44,
      ram_reg_bram_0_3(9) => linebuf_yuv_3_U_n_45,
      ram_reg_bram_0_3(8) => linebuf_yuv_3_U_n_46,
      ram_reg_bram_0_3(7) => linebuf_yuv_3_U_n_47,
      ram_reg_bram_0_3(6) => linebuf_yuv_3_U_n_48,
      ram_reg_bram_0_3(5) => linebuf_yuv_3_U_n_49,
      ram_reg_bram_0_3(4) => linebuf_yuv_3_U_n_50,
      ram_reg_bram_0_3(3) => linebuf_yuv_3_U_n_51,
      ram_reg_bram_0_3(2) => linebuf_yuv_3_U_n_52,
      ram_reg_bram_0_3(1) => linebuf_yuv_3_U_n_53,
      ram_reg_bram_0_3(0) => linebuf_yuv_3_U_n_54,
      ram_reg_bram_0_4(9) => linebuf_yuv_3_U_n_55,
      ram_reg_bram_0_4(8) => linebuf_yuv_3_U_n_56,
      ram_reg_bram_0_4(7) => linebuf_yuv_3_U_n_57,
      ram_reg_bram_0_4(6) => linebuf_yuv_3_U_n_58,
      ram_reg_bram_0_4(5) => linebuf_yuv_3_U_n_59,
      ram_reg_bram_0_4(4) => linebuf_yuv_3_U_n_60,
      ram_reg_bram_0_4(3) => linebuf_yuv_3_U_n_61,
      ram_reg_bram_0_4(2) => linebuf_yuv_3_U_n_62,
      ram_reg_bram_0_4(1) => linebuf_yuv_3_U_n_63,
      ram_reg_bram_0_4(0) => linebuf_yuv_3_U_n_64
    );
linebuf_yuv_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_16
     port map (
      ADDRBWRADDR(10) => flow_control_loop_pipe_sequential_init_U_n_166,
      ADDRBWRADDR(9) => flow_control_loop_pipe_sequential_init_U_n_167,
      ADDRBWRADDR(8) => flow_control_loop_pipe_sequential_init_U_n_168,
      ADDRBWRADDR(7) => flow_control_loop_pipe_sequential_init_U_n_169,
      ADDRBWRADDR(6) => flow_control_loop_pipe_sequential_init_U_n_170,
      ADDRBWRADDR(5) => flow_control_loop_pipe_sequential_init_U_n_171,
      ADDRBWRADDR(4) => flow_control_loop_pipe_sequential_init_U_n_172,
      ADDRBWRADDR(3) => flow_control_loop_pipe_sequential_init_U_n_173,
      ADDRBWRADDR(2) => flow_control_loop_pipe_sequential_init_U_n_174,
      ADDRBWRADDR(1) => flow_control_loop_pipe_sequential_init_U_n_175,
      ADDRBWRADDR(0) => flow_control_loop_pipe_sequential_init_U_n_176,
      CEP => ap_block_pp0_stage0_subdone,
      D(9) => linebuf_yuv_U_n_18,
      D(8) => linebuf_yuv_U_n_19,
      D(7) => linebuf_yuv_U_n_20,
      D(6) => linebuf_yuv_U_n_21,
      D(5) => linebuf_yuv_U_n_22,
      D(4) => linebuf_yuv_U_n_23,
      D(3) => linebuf_yuv_U_n_24,
      D(2) => linebuf_yuv_U_n_25,
      D(1) => linebuf_yuv_U_n_26,
      D(0) => linebuf_yuv_U_n_27,
      DINADIN(9 downto 0) => PixBufVal_fu_1265_p3(9 downto 0),
      Q(10 downto 0) => linebuf_yuv_addr_reg_3817(10 downto 0),
      WEA(0) => ap_condition_366,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter10 => ap_enable_reg_pp0_iter10,
      ap_enable_reg_pp0_iter10_reg => \^ap_enable_reg_pp0_iter10_reg_0\,
      \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[0]\ => \cmp147_reg_3841_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter2_empty_153_reg_810_reg[9]\(9 downto 0) => empty_141_fu_292(9 downto 0),
      cmp170_reg_686 => cmp170_reg_686,
      \cmp84_reg_666_reg[0]\(9) => linebuf_yuv_U_n_28,
      \cmp84_reg_666_reg[0]\(8) => linebuf_yuv_U_n_29,
      \cmp84_reg_666_reg[0]\(7) => linebuf_yuv_U_n_30,
      \cmp84_reg_666_reg[0]\(6) => linebuf_yuv_U_n_31,
      \cmp84_reg_666_reg[0]\(5) => linebuf_yuv_U_n_32,
      \cmp84_reg_666_reg[0]\(4) => linebuf_yuv_U_n_33,
      \cmp84_reg_666_reg[0]\(3) => linebuf_yuv_U_n_34,
      \cmp84_reg_666_reg[0]\(2) => linebuf_yuv_U_n_35,
      \cmp84_reg_666_reg[0]\(1) => linebuf_yuv_U_n_36,
      \cmp84_reg_666_reg[0]\(0) => linebuf_yuv_U_n_37,
      \empty_130_fu_248_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \empty_130_fu_248_reg[9]\(9 downto 0) => \empty_130_fu_248_reg[9]_0\(9 downto 0),
      \empty_131_fu_252_reg[9]\(9 downto 0) => \empty_131_fu_252_reg[9]_0\(9 downto 0),
      \empty_152_reg_694_reg[9]\(9 downto 0) => empty_143_fu_300(9 downto 0),
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      icmp_ln328_reg_3813 => icmp_ln328_reg_3813,
      imgBayer_dout(9 downto 0) => imgBayer_dout(9 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      linebuf_yuv_1_ce1_local => linebuf_yuv_1_ce1_local,
      ram_reg_bram_0_0(9 downto 0) => \^doutbdout\(9 downto 0),
      ram_reg_bram_0_1(9) => linebuf_yuv_U_n_38,
      ram_reg_bram_0_1(8) => linebuf_yuv_U_n_39,
      ram_reg_bram_0_1(7) => linebuf_yuv_U_n_40,
      ram_reg_bram_0_1(6) => linebuf_yuv_U_n_41,
      ram_reg_bram_0_1(5) => linebuf_yuv_U_n_42,
      ram_reg_bram_0_1(4) => linebuf_yuv_U_n_43,
      ram_reg_bram_0_1(3) => linebuf_yuv_U_n_44,
      ram_reg_bram_0_1(2) => linebuf_yuv_U_n_45,
      ram_reg_bram_0_1(1) => linebuf_yuv_U_n_46,
      ram_reg_bram_0_1(0) => linebuf_yuv_U_n_47,
      ram_reg_bram_0_2(9) => linebuf_yuv_U_n_58,
      ram_reg_bram_0_2(8) => linebuf_yuv_U_n_59,
      ram_reg_bram_0_2(7) => linebuf_yuv_U_n_60,
      ram_reg_bram_0_2(6) => linebuf_yuv_U_n_61,
      ram_reg_bram_0_2(5) => linebuf_yuv_U_n_62,
      ram_reg_bram_0_2(4) => linebuf_yuv_U_n_63,
      ram_reg_bram_0_2(3) => linebuf_yuv_U_n_64,
      ram_reg_bram_0_2(2) => linebuf_yuv_U_n_65,
      ram_reg_bram_0_2(1) => linebuf_yuv_U_n_66,
      ram_reg_bram_0_2(0) => linebuf_yuv_U_n_67,
      ram_reg_bram_0_3 => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\,
      ram_reg_bram_0_4 => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      ram_reg_bram_0_5(9 downto 0) => ram_reg_bram_0(9 downto 0),
      ram_reg_bram_0_6(9 downto 0) => ram_reg_bram_0_0(9 downto 0),
      tmp_53_reg_3872_pp0_iter9_reg => tmp_53_reg_3872_pp0_iter9_reg
    );
lshr_ln501_1_reg_4228_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DIV1_TABLE_U_n_39,
      A(28) => DIV1_TABLE_U_n_39,
      A(27) => DIV1_TABLE_U_n_39,
      A(26) => DIV1_TABLE_U_n_39,
      A(25) => DIV1_TABLE_U_n_39,
      A(24) => DIV1_TABLE_U_n_39,
      A(23) => DIV1_TABLE_U_n_39,
      A(22) => DIV1_TABLE_U_n_39,
      A(21) => DIV1_TABLE_U_n_39,
      A(20) => DIV1_TABLE_U_n_39,
      A(19) => DIV1_TABLE_U_n_39,
      A(18) => DIV1_TABLE_U_n_39,
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln501_1_reg_4228_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => zext_ln488_1_fu_3147_p1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln501_1_reg_4228_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln501_1_reg_4228_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln501_1_reg_4228_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DIV2_TABLE_ce0_local,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln501_1_reg_4228_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_lshr_ln501_1_reg_4228_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_lshr_ln501_1_reg_4228_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => \lshr_ln501_1_reg_4228_reg__0\(9 downto 0),
      P(7) => lshr_ln501_1_reg_4228_reg_n_103,
      P(6) => lshr_ln501_1_reg_4228_reg_n_104,
      P(5) => lshr_ln501_1_reg_4228_reg_n_105,
      P(4) => lshr_ln501_1_reg_4228_reg_n_106,
      P(3) => lshr_ln501_1_reg_4228_reg_n_107,
      P(2) => lshr_ln501_1_reg_4228_reg_n_108,
      P(1) => lshr_ln501_1_reg_4228_reg_n_109,
      P(0) => lshr_ln501_1_reg_4228_reg_n_110,
      PATTERNBDETECT => NLW_lshr_ln501_1_reg_4228_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln501_1_reg_4228_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln501_1_reg_4228_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln501_1_reg_4228_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_lshr_ln501_1_reg_4228_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
lshr_ln501_1_reg_4228_reg_i_20: unisim.vcomponents.CARRY8
     port map (
      CI => g0_b0_i_1_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => NLW_lshr_ln501_1_reg_4228_reg_i_20_CO_UNCONNECTED(7 downto 3),
      CO(2) => lshr_ln501_1_reg_4228_reg_i_20_n_10,
      CO(1) => NLW_lshr_ln501_1_reg_4228_reg_i_20_CO_UNCONNECTED(1),
      CO(0) => lshr_ln501_1_reg_4228_reg_i_20_n_12,
      DI(7 downto 1) => B"0000000",
      DI(0) => DIV1_TABLE_U_n_67,
      O(7 downto 2) => NLW_lshr_ln501_1_reg_4228_reg_i_20_O_UNCONNECTED(7 downto 2),
      O(1) => lshr_ln501_1_reg_4228_reg_i_20_n_19,
      O(0) => lshr_ln501_1_reg_4228_reg_i_20_n_20,
      S(7 downto 2) => B"000001",
      S(1) => DIV1_TABLE_U_n_69,
      S(0) => lshr_ln501_1_reg_4228_reg_i_47_n_5
    );
lshr_ln501_1_reg_4228_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => DIV1_TABLE_U_n_67,
      I1 => zext_ln488_fu_3175_p1(8),
      I2 => zext_ln494_fu_3133_p1(8),
      I3 => zext_ln488_2_fu_3161_p1(7),
      I4 => zext_ln494_fu_3133_p1(7),
      I5 => zext_ln488_fu_3175_p1(7),
      O => lshr_ln501_1_reg_4228_reg_i_47_n_5
    );
lshr_ln501_2_reg_4233_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => DIV1_TABLE_U_n_39,
      A(28) => DIV1_TABLE_U_n_39,
      A(27) => DIV1_TABLE_U_n_39,
      A(26) => DIV1_TABLE_U_n_39,
      A(25) => DIV1_TABLE_U_n_39,
      A(24) => DIV1_TABLE_U_n_39,
      A(23) => DIV1_TABLE_U_n_39,
      A(22) => DIV1_TABLE_U_n_39,
      A(21) => DIV1_TABLE_U_n_39,
      A(20) => DIV1_TABLE_U_n_39,
      A(19) => DIV1_TABLE_U_n_39,
      A(18) => DIV1_TABLE_U_n_39,
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln501_2_reg_4233_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => zext_ln488_2_fu_3161_p1(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln501_2_reg_4233_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln501_2_reg_4233_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln501_2_reg_4233_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => DIV2_TABLE_ce0_local,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => ap_block_pp0_stage0_subdone,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln501_2_reg_4233_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_lshr_ln501_2_reg_4233_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_lshr_ln501_2_reg_4233_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => \lshr_ln501_2_reg_4233_reg__0\(9 downto 0),
      P(7) => lshr_ln501_2_reg_4233_reg_n_103,
      P(6) => lshr_ln501_2_reg_4233_reg_n_104,
      P(5) => lshr_ln501_2_reg_4233_reg_n_105,
      P(4) => lshr_ln501_2_reg_4233_reg_n_106,
      P(3) => lshr_ln501_2_reg_4233_reg_n_107,
      P(2) => lshr_ln501_2_reg_4233_reg_n_108,
      P(1) => lshr_ln501_2_reg_4233_reg_n_109,
      P(0) => lshr_ln501_2_reg_4233_reg_n_110,
      PATTERNBDETECT => NLW_lshr_ln501_2_reg_4233_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln501_2_reg_4233_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln501_2_reg_4233_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln501_2_reg_4233_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_lshr_ln501_2_reg_4233_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\mOutPtr[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\,
      I1 => \empty_129_fu_244[9]_i_3_n_5\,
      I2 => icmp_ln328_reg_3813,
      I3 => \^ap_enable_reg_pp0_iter10_reg_0\,
      I4 => \ap_CS_fsm_reg[1]\(2),
      I5 => imgBayer_empty_n,
      O => \cmp84_reg_666_reg[0]\
    );
mac_muladd_14s_10ns_24s_25_4_1_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1
     port map (
      B(13 downto 0) => ave_3_reg_4085_pp0_iter4_reg(13 downto 0),
      CEP => ap_block_pp0_stage0_subdone,
      D(15 downto 0) => g_fu_3416_p2(15 downto 0),
      DSP_ALU_INST(23) => mul_14s_10ns_24_1_1_U60_n_5,
      DSP_ALU_INST(22) => mul_14s_10ns_24_1_1_U60_n_6,
      DSP_ALU_INST(21) => mul_14s_10ns_24_1_1_U60_n_7,
      DSP_ALU_INST(20) => mul_14s_10ns_24_1_1_U60_n_8,
      DSP_ALU_INST(19) => mul_14s_10ns_24_1_1_U60_n_9,
      DSP_ALU_INST(18) => mul_14s_10ns_24_1_1_U60_n_10,
      DSP_ALU_INST(17) => mul_14s_10ns_24_1_1_U60_n_11,
      DSP_ALU_INST(16) => mul_14s_10ns_24_1_1_U60_n_12,
      DSP_ALU_INST(15) => mul_14s_10ns_24_1_1_U60_n_13,
      DSP_ALU_INST(14) => mul_14s_10ns_24_1_1_U60_n_14,
      DSP_ALU_INST(13) => mul_14s_10ns_24_1_1_U60_n_15,
      DSP_ALU_INST(12) => mul_14s_10ns_24_1_1_U60_n_16,
      DSP_ALU_INST(11) => mul_14s_10ns_24_1_1_U60_n_17,
      DSP_ALU_INST(10) => mul_14s_10ns_24_1_1_U60_n_18,
      DSP_ALU_INST(9) => mul_14s_10ns_24_1_1_U60_n_19,
      DSP_ALU_INST(8) => mul_14s_10ns_24_1_1_U60_n_20,
      DSP_ALU_INST(7) => mul_14s_10ns_24_1_1_U60_n_21,
      DSP_ALU_INST(6) => mul_14s_10ns_24_1_1_U60_n_22,
      DSP_ALU_INST(5) => mul_14s_10ns_24_1_1_U60_n_23,
      DSP_ALU_INST(4) => mul_14s_10ns_24_1_1_U60_n_24,
      DSP_ALU_INST(3) => mul_14s_10ns_24_1_1_U60_n_25,
      DSP_ALU_INST(2) => mul_14s_10ns_24_1_1_U60_n_26,
      DSP_ALU_INST(1) => mul_14s_10ns_24_1_1_U60_n_27,
      DSP_ALU_INST(0) => mul_14s_10ns_24_1_1_U60_n_28,
      P(9) => mul_18s_9ns_18_1_1_U58_n_5,
      P(8) => mul_18s_9ns_18_1_1_U58_n_6,
      P(7) => mul_18s_9ns_18_1_1_U58_n_7,
      P(6) => mul_18s_9ns_18_1_1_U58_n_8,
      P(5) => mul_18s_9ns_18_1_1_U58_n_9,
      P(4) => mul_18s_9ns_18_1_1_U58_n_10,
      P(3) => mul_18s_9ns_18_1_1_U58_n_11,
      P(2) => mul_18s_9ns_18_1_1_U58_n_12,
      P(1) => mul_18s_9ns_18_1_1_U58_n_13,
      P(0) => mul_18s_9ns_18_1_1_U58_n_14,
      Q(9 downto 0) => g_2_reg_723_pp0_iter8_reg(9 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \g_reg_4263_reg[15]_i_11\(24) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_5,
      \g_reg_4263_reg[15]_i_11\(23) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_6,
      \g_reg_4263_reg[15]_i_11\(22) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_7,
      \g_reg_4263_reg[15]_i_11\(21) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_8,
      \g_reg_4263_reg[15]_i_11\(20) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_9,
      \g_reg_4263_reg[15]_i_11\(19) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_10,
      \g_reg_4263_reg[15]_i_11\(18) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_11,
      \g_reg_4263_reg[15]_i_11\(17) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_12,
      \g_reg_4263_reg[15]_i_11\(16) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_13,
      \g_reg_4263_reg[15]_i_11\(15) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_14,
      \g_reg_4263_reg[15]_i_11\(14) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_15,
      \g_reg_4263_reg[15]_i_11\(13) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_16,
      \g_reg_4263_reg[15]_i_11\(12) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_17,
      \g_reg_4263_reg[15]_i_11\(11) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_18,
      \g_reg_4263_reg[15]_i_11\(10) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_19,
      \g_reg_4263_reg[15]_i_11\(9) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_20,
      \g_reg_4263_reg[15]_i_11\(8) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_21,
      \g_reg_4263_reg[15]_i_11\(7) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_22,
      \g_reg_4263_reg[15]_i_11\(6) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_23,
      \g_reg_4263_reg[15]_i_11\(5) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_24,
      \g_reg_4263_reg[15]_i_11\(4) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_25,
      \g_reg_4263_reg[15]_i_11\(3) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_26,
      \g_reg_4263_reg[15]_i_11\(2) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_27,
      \g_reg_4263_reg[15]_i_11\(1) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_28,
      \g_reg_4263_reg[15]_i_11\(0) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_29,
      \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0\ => \icmp_ln318_reg_3809_reg_n_5_[0]\,
      \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\ => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\,
      \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\ => \^ap_enable_reg_pp0_iter10_reg_0\,
      icmp_ln328_reg_3813 => icmp_ln328_reg_3813,
      imgBayer_empty_n => imgBayer_empty_n
    );
mac_muladd_14s_10ns_24s_25_4_1_U62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mac_muladd_14s_10ns_24s_25_4_1_17
     port map (
      B(13 downto 0) => ave_reg_4028_pp0_iter4_reg(13 downto 0),
      CEP => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(9) => mul_18s_9ns_18_1_1_U55_n_5,
      DSP_ALU_INST(8) => mul_18s_9ns_18_1_1_U55_n_6,
      DSP_ALU_INST(7) => mul_18s_9ns_18_1_1_U55_n_7,
      DSP_ALU_INST(6) => mul_18s_9ns_18_1_1_U55_n_8,
      DSP_ALU_INST(5) => mul_18s_9ns_18_1_1_U55_n_9,
      DSP_ALU_INST(4) => mul_18s_9ns_18_1_1_U55_n_10,
      DSP_ALU_INST(3) => mul_18s_9ns_18_1_1_U55_n_11,
      DSP_ALU_INST(2) => mul_18s_9ns_18_1_1_U55_n_12,
      DSP_ALU_INST(1) => mul_18s_9ns_18_1_1_U55_n_13,
      DSP_ALU_INST(0) => mul_18s_9ns_18_1_1_U55_n_14,
      DSP_ALU_INST_0(23) => mul_14s_10ns_24_1_1_U59_n_5,
      DSP_ALU_INST_0(22) => mul_14s_10ns_24_1_1_U59_n_6,
      DSP_ALU_INST_0(21) => mul_14s_10ns_24_1_1_U59_n_7,
      DSP_ALU_INST_0(20) => mul_14s_10ns_24_1_1_U59_n_8,
      DSP_ALU_INST_0(19) => mul_14s_10ns_24_1_1_U59_n_9,
      DSP_ALU_INST_0(18) => mul_14s_10ns_24_1_1_U59_n_10,
      DSP_ALU_INST_0(17) => mul_14s_10ns_24_1_1_U59_n_11,
      DSP_ALU_INST_0(16) => mul_14s_10ns_24_1_1_U59_n_12,
      DSP_ALU_INST_0(15) => mul_14s_10ns_24_1_1_U59_n_13,
      DSP_ALU_INST_0(14) => mul_14s_10ns_24_1_1_U59_n_14,
      DSP_ALU_INST_0(13) => mul_14s_10ns_24_1_1_U59_n_15,
      DSP_ALU_INST_0(12) => mul_14s_10ns_24_1_1_U59_n_16,
      DSP_ALU_INST_0(11) => mul_14s_10ns_24_1_1_U59_n_17,
      DSP_ALU_INST_0(10) => mul_14s_10ns_24_1_1_U59_n_18,
      DSP_ALU_INST_0(9) => mul_14s_10ns_24_1_1_U59_n_19,
      DSP_ALU_INST_0(8) => mul_14s_10ns_24_1_1_U59_n_20,
      DSP_ALU_INST_0(7) => mul_14s_10ns_24_1_1_U59_n_21,
      DSP_ALU_INST_0(6) => mul_14s_10ns_24_1_1_U59_n_22,
      DSP_ALU_INST_0(5) => mul_14s_10ns_24_1_1_U59_n_23,
      DSP_ALU_INST_0(4) => mul_14s_10ns_24_1_1_U59_n_24,
      DSP_ALU_INST_0(3) => mul_14s_10ns_24_1_1_U59_n_25,
      DSP_ALU_INST_0(2) => mul_14s_10ns_24_1_1_U59_n_26,
      DSP_ALU_INST_0(1) => mul_14s_10ns_24_1_1_U59_n_27,
      DSP_ALU_INST_0(0) => mul_14s_10ns_24_1_1_U59_n_28,
      P(24) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_5,
      P(23) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_6,
      P(22) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_7,
      P(21) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_8,
      P(20) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_9,
      P(19) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_10,
      P(18) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_11,
      P(17) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_12,
      P(16) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_13,
      P(15) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_14,
      P(14) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_15,
      P(13) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_16,
      P(12) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_17,
      P(11) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_18,
      P(10) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_19,
      P(9) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_20,
      P(8) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_21,
      P(7) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_22,
      P(6) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_23,
      P(5) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_24,
      P(4) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_25,
      P(3) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_26,
      P(2) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_27,
      P(1) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_28,
      P(0) => mac_muladd_14s_10ns_24s_25_4_1_U62_n_29,
      ap_clk => ap_clk
    );
\mean_reg_4090[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"999C"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => ave_fu_1820_p2(2),
      I2 => ave_fu_1820_p2(0),
      I3 => ave_fu_1820_p2(1),
      O => mean_fu_1974_p3(0)
    );
\mean_reg_4090[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0B4E1F0F0F0"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => \mean_reg_4090[12]_i_3_n_5\,
      I2 => ave_fu_1820_p2(12),
      I3 => ave_fu_1820_p2(11),
      I4 => ave_fu_1820_p2(10),
      I5 => \mean_reg_4090[12]_i_2_n_5\,
      O => mean_fu_1974_p3(10)
    );
\mean_reg_4090[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFDBFFF"
    )
        port map (
      I0 => \mean_reg_4090[12]_i_2_n_5\,
      I1 => ave_fu_1820_p2(12),
      I2 => ave_fu_1820_p2(11),
      I3 => ave_fu_1820_p2(10),
      I4 => \mean_reg_4090[12]_i_3_n_5\,
      I5 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      O => \mean_reg_4090[11]_i_1_n_5\
    );
\mean_reg_4090[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555145555551"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => \mean_reg_4090[12]_i_2_n_5\,
      I2 => ave_fu_1820_p2(10),
      I3 => ave_fu_1820_p2(11),
      I4 => ave_fu_1820_p2(12),
      I5 => \mean_reg_4090[12]_i_3_n_5\,
      O => mean_fu_1974_p3(12)
    );
\mean_reg_4090[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ave_fu_1820_p2(8),
      I1 => ave_fu_1820_p2(6),
      I2 => \mean_reg_4090[6]_i_3_n_5\,
      I3 => ave_fu_1820_p2(7),
      I4 => ave_fu_1820_p2(9),
      O => \mean_reg_4090[12]_i_2_n_5\
    );
\mean_reg_4090[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFEFF"
    )
        port map (
      I0 => \mean_reg_4090[6]_i_2_n_5\,
      I1 => ave_fu_1820_p2(9),
      I2 => ave_fu_1820_p2(7),
      I3 => \mean_reg_4090[6]_i_3_n_5\,
      I4 => ave_fu_1820_p2(6),
      I5 => ave_fu_1820_p2(8),
      O => \mean_reg_4090[12]_i_3_n_5\
    );
\mean_reg_4090[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"999CCCCC"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => ave_fu_1820_p2(3),
      I2 => ave_fu_1820_p2(1),
      I3 => ave_fu_1820_p2(0),
      I4 => ave_fu_1820_p2(2),
      O => mean_fu_1974_p3(1)
    );
\mean_reg_4090[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C9C9CCCCCCCCCCC"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => ave_fu_1820_p2(4),
      I2 => ave_fu_1820_p2(2),
      I3 => ave_fu_1820_p2(0),
      I4 => ave_fu_1820_p2(1),
      I5 => ave_fu_1820_p2(3),
      O => mean_fu_1974_p3(2)
    );
\mean_reg_4090[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9CCCCCCCCCCCCC"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => ave_fu_1820_p2(5),
      I2 => ave_fu_1820_p2(3),
      I3 => \mean_reg_4090[3]_i_2_n_5\,
      I4 => ave_fu_1820_p2(2),
      I5 => ave_fu_1820_p2(4),
      O => mean_fu_1974_p3(3)
    );
\mean_reg_4090[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ave_fu_1820_p2(0),
      I1 => ave_fu_1820_p2(1),
      O => \mean_reg_4090[3]_i_2_n_5\
    );
\mean_reg_4090[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4E1"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => \mean_reg_4090[6]_i_2_n_5\,
      I2 => ave_fu_1820_p2(6),
      I3 => \mean_reg_4090[6]_i_3_n_5\,
      O => mean_fu_1974_p3(4)
    );
\mean_reg_4090[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E1B4F0"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => \mean_reg_4090[6]_i_2_n_5\,
      I2 => ave_fu_1820_p2(7),
      I3 => \mean_reg_4090[6]_i_3_n_5\,
      I4 => ave_fu_1820_p2(6),
      O => mean_fu_1974_p3(5)
    );
\mean_reg_4090[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E1F0F0B4F0F0"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => \mean_reg_4090[6]_i_2_n_5\,
      I2 => ave_fu_1820_p2(8),
      I3 => ave_fu_1820_p2(6),
      I4 => \mean_reg_4090[6]_i_3_n_5\,
      I5 => ave_fu_1820_p2(7),
      O => mean_fu_1974_p3(6)
    );
\mean_reg_4090[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFE"
    )
        port map (
      I0 => ave_fu_1820_p2(5),
      I1 => ave_fu_1820_p2(3),
      I2 => ave_fu_1820_p2(1),
      I3 => ave_fu_1820_p2(0),
      I4 => ave_fu_1820_p2(2),
      I5 => ave_fu_1820_p2(4),
      O => \mean_reg_4090[6]_i_2_n_5\
    );
\mean_reg_4090[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ave_fu_1820_p2(4),
      I1 => ave_fu_1820_p2(2),
      I2 => ave_fu_1820_p2(0),
      I3 => ave_fu_1820_p2(1),
      I4 => ave_fu_1820_p2(3),
      I5 => ave_fu_1820_p2(5),
      O => \mean_reg_4090[6]_i_3_n_5\
    );
\mean_reg_4090[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E1F0F0B4F0F0"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => \mean_reg_4090[7]_i_2_n_5\,
      I2 => ave_fu_1820_p2(9),
      I3 => ave_fu_1820_p2(7),
      I4 => \mean_reg_4090[7]_i_3_n_5\,
      I5 => ave_fu_1820_p2(8),
      O => mean_fu_1974_p3(7)
    );
\mean_reg_4090[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFEFF"
    )
        port map (
      I0 => ave_fu_1820_p2(6),
      I1 => ave_fu_1820_p2(4),
      I2 => ave_fu_1820_p2(2),
      I3 => \mean_reg_4090[3]_i_2_n_5\,
      I4 => ave_fu_1820_p2(3),
      I5 => ave_fu_1820_p2(5),
      O => \mean_reg_4090[7]_i_2_n_5\
    );
\mean_reg_4090[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mean_reg_4090[6]_i_3_n_5\,
      I1 => ave_fu_1820_p2(6),
      O => \mean_reg_4090[7]_i_3_n_5\
    );
\mean_reg_4090[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B4E1"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => \mean_reg_4090[12]_i_3_n_5\,
      I2 => ave_fu_1820_p2(10),
      I3 => \mean_reg_4090[12]_i_2_n_5\,
      O => mean_fu_1974_p3(8)
    );
\mean_reg_4090[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0E1B4F0"
    )
        port map (
      I0 => \ave_reg_4028_pp0_iter3_reg_reg[12]_srl2_i_1_n_7\,
      I1 => \mean_reg_4090[12]_i_3_n_5\,
      I2 => ave_fu_1820_p2(11),
      I3 => \mean_reg_4090[12]_i_2_n_5\,
      I4 => ave_fu_1820_p2(10),
      O => mean_fu_1974_p3(9)
    );
\mean_reg_4090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(0),
      Q => mean_reg_4090(0),
      R => '0'
    );
\mean_reg_4090_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(10),
      Q => mean_reg_4090(10),
      R => '0'
    );
\mean_reg_4090_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \mean_reg_4090[11]_i_1_n_5\,
      Q => mean_reg_4090(11),
      R => '0'
    );
\mean_reg_4090_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(12),
      Q => mean_reg_4090(12),
      R => '0'
    );
\mean_reg_4090_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(1),
      Q => mean_reg_4090(1),
      R => '0'
    );
\mean_reg_4090_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(2),
      Q => mean_reg_4090(2),
      R => '0'
    );
\mean_reg_4090_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(3),
      Q => mean_reg_4090(3),
      R => '0'
    );
\mean_reg_4090_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(4),
      Q => mean_reg_4090(4),
      R => '0'
    );
\mean_reg_4090_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(5),
      Q => mean_reg_4090(5),
      R => '0'
    );
\mean_reg_4090_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(6),
      Q => mean_reg_4090(6),
      R => '0'
    );
\mean_reg_4090_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(7),
      Q => mean_reg_4090(7),
      R => '0'
    );
\mean_reg_4090_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(8),
      Q => mean_reg_4090(8),
      R => '0'
    );
\mean_reg_4090_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => mean_fu_1974_p3(9),
      Q => mean_reg_4090(9),
      R => '0'
    );
mul_14s_10ns_24_1_1_U59: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1
     port map (
      A(13 downto 0) => ave_1_reg_4055_pp0_iter5_reg(13 downto 0),
      CEP => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(9 downto 0) => \lshr_ln501_1_reg_4228_reg__0\(9 downto 0),
      P(23) => mul_14s_10ns_24_1_1_U59_n_5,
      P(22) => mul_14s_10ns_24_1_1_U59_n_6,
      P(21) => mul_14s_10ns_24_1_1_U59_n_7,
      P(20) => mul_14s_10ns_24_1_1_U59_n_8,
      P(19) => mul_14s_10ns_24_1_1_U59_n_9,
      P(18) => mul_14s_10ns_24_1_1_U59_n_10,
      P(17) => mul_14s_10ns_24_1_1_U59_n_11,
      P(16) => mul_14s_10ns_24_1_1_U59_n_12,
      P(15) => mul_14s_10ns_24_1_1_U59_n_13,
      P(14) => mul_14s_10ns_24_1_1_U59_n_14,
      P(13) => mul_14s_10ns_24_1_1_U59_n_15,
      P(12) => mul_14s_10ns_24_1_1_U59_n_16,
      P(11) => mul_14s_10ns_24_1_1_U59_n_17,
      P(10) => mul_14s_10ns_24_1_1_U59_n_18,
      P(9) => mul_14s_10ns_24_1_1_U59_n_19,
      P(8) => mul_14s_10ns_24_1_1_U59_n_20,
      P(7) => mul_14s_10ns_24_1_1_U59_n_21,
      P(6) => mul_14s_10ns_24_1_1_U59_n_22,
      P(5) => mul_14s_10ns_24_1_1_U59_n_23,
      P(4) => mul_14s_10ns_24_1_1_U59_n_24,
      P(3) => mul_14s_10ns_24_1_1_U59_n_25,
      P(2) => mul_14s_10ns_24_1_1_U59_n_26,
      P(1) => mul_14s_10ns_24_1_1_U59_n_27,
      P(0) => mul_14s_10ns_24_1_1_U59_n_28,
      ap_clk => ap_clk
    );
mul_14s_10ns_24_1_1_U60: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_14s_10ns_24_1_1_18
     port map (
      A(13 downto 0) => ave_2_reg_4070_pp0_iter5_reg(13 downto 0),
      CEP => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(9 downto 0) => \lshr_ln501_2_reg_4233_reg__0\(9 downto 0),
      P(23) => mul_14s_10ns_24_1_1_U60_n_5,
      P(22) => mul_14s_10ns_24_1_1_U60_n_6,
      P(21) => mul_14s_10ns_24_1_1_U60_n_7,
      P(20) => mul_14s_10ns_24_1_1_U60_n_8,
      P(19) => mul_14s_10ns_24_1_1_U60_n_9,
      P(18) => mul_14s_10ns_24_1_1_U60_n_10,
      P(17) => mul_14s_10ns_24_1_1_U60_n_11,
      P(16) => mul_14s_10ns_24_1_1_U60_n_12,
      P(15) => mul_14s_10ns_24_1_1_U60_n_13,
      P(14) => mul_14s_10ns_24_1_1_U60_n_14,
      P(13) => mul_14s_10ns_24_1_1_U60_n_15,
      P(12) => mul_14s_10ns_24_1_1_U60_n_16,
      P(11) => mul_14s_10ns_24_1_1_U60_n_17,
      P(10) => mul_14s_10ns_24_1_1_U60_n_18,
      P(9) => mul_14s_10ns_24_1_1_U60_n_19,
      P(8) => mul_14s_10ns_24_1_1_U60_n_20,
      P(7) => mul_14s_10ns_24_1_1_U60_n_21,
      P(6) => mul_14s_10ns_24_1_1_U60_n_22,
      P(5) => mul_14s_10ns_24_1_1_U60_n_23,
      P(4) => mul_14s_10ns_24_1_1_U60_n_24,
      P(3) => mul_14s_10ns_24_1_1_U60_n_25,
      P(2) => mul_14s_10ns_24_1_1_U60_n_26,
      P(1) => mul_14s_10ns_24_1_1_U60_n_27,
      P(0) => mul_14s_10ns_24_1_1_U60_n_28,
      ap_clk => ap_clk
    );
mul_18s_9ns_18_1_1_U55: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1
     port map (
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      B(8 downto 0) => zext_ln494_fu_3133_p1(8 downto 0),
      CEA2 => DIV2_TABLE_ce0_local,
      CEP => ap_block_pp0_stage0_subdone,
      O(7) => g0_b0_i_1_n_13,
      O(6) => g0_b0_i_1_n_14,
      O(5) => g0_b0_i_1_n_15,
      O(4) => g0_b0_i_1_n_16,
      O(3) => g0_b0_i_1_n_17,
      O(2) => g0_b0_i_1_n_18,
      O(1) => g0_b0_i_1_n_19,
      O(0) => g0_b0_i_1_n_20,
      P(9) => mul_18s_9ns_18_1_1_U55_n_5,
      P(8) => mul_18s_9ns_18_1_1_U55_n_6,
      P(7) => mul_18s_9ns_18_1_1_U55_n_7,
      P(6) => mul_18s_9ns_18_1_1_U55_n_8,
      P(5) => mul_18s_9ns_18_1_1_U55_n_9,
      P(4) => mul_18s_9ns_18_1_1_U55_n_10,
      P(3) => mul_18s_9ns_18_1_1_U55_n_11,
      P(2) => mul_18s_9ns_18_1_1_U55_n_12,
      P(1) => mul_18s_9ns_18_1_1_U55_n_13,
      P(0) => mul_18s_9ns_18_1_1_U55_n_14,
      ap_clk => ap_clk,
      q0_reg => mul_18s_9ns_18_1_1_U55_n_15,
      q0_reg_0 => mul_18s_9ns_18_1_1_U55_n_16,
      q0_reg_1 => mul_18s_9ns_18_1_1_U55_n_17,
      q0_reg_10 => mul_18s_9ns_18_1_1_U55_n_26,
      q0_reg_11 => mul_18s_9ns_18_1_1_U55_n_27,
      q0_reg_12 => mul_18s_9ns_18_1_1_U55_n_28,
      q0_reg_2 => mul_18s_9ns_18_1_1_U55_n_18,
      q0_reg_3 => mul_18s_9ns_18_1_1_U55_n_19,
      q0_reg_4 => mul_18s_9ns_18_1_1_U55_n_20,
      q0_reg_5 => mul_18s_9ns_18_1_1_U55_n_21,
      q0_reg_6 => mul_18s_9ns_18_1_1_U55_n_22,
      q0_reg_7 => mul_18s_9ns_18_1_1_U55_n_23,
      q0_reg_8 => mul_18s_9ns_18_1_1_U55_n_24,
      q0_reg_9 => mul_18s_9ns_18_1_1_U55_n_25
    );
mul_18s_9ns_18_1_1_U58: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_mul_18s_9ns_18_1_1_19
     port map (
      A(17) => DIV1_TABLE_U_n_39,
      A(16) => DIV1_TABLE_U_n_40,
      A(15) => DIV1_TABLE_U_n_41,
      A(14) => DIV1_TABLE_U_n_42,
      A(13) => DIV1_TABLE_U_n_43,
      A(12) => DIV1_TABLE_U_n_44,
      A(11) => DIV1_TABLE_U_n_45,
      A(10) => DIV1_TABLE_U_n_46,
      A(9) => DIV1_TABLE_U_n_47,
      A(8) => DIV1_TABLE_U_n_48,
      A(7 downto 0) => p_0_out(7 downto 0),
      CEA2 => DIV2_TABLE_ce0_local,
      CEP => ap_block_pp0_stage0_subdone,
      DSP_ALU_INST(8 downto 0) => zext_ln488_fu_3175_p1(8 downto 0),
      O(7) => g0_b0_i_1_n_13,
      O(6) => g0_b0_i_1_n_14,
      O(5) => g0_b0_i_1_n_15,
      O(4) => g0_b0_i_1_n_16,
      O(3) => g0_b0_i_1_n_17,
      O(2) => g0_b0_i_1_n_18,
      O(1) => g0_b0_i_1_n_19,
      O(0) => g0_b0_i_1_n_20,
      P(9) => mul_18s_9ns_18_1_1_U58_n_5,
      P(8) => mul_18s_9ns_18_1_1_U58_n_6,
      P(7) => mul_18s_9ns_18_1_1_U58_n_7,
      P(6) => mul_18s_9ns_18_1_1_U58_n_8,
      P(5) => mul_18s_9ns_18_1_1_U58_n_9,
      P(4) => mul_18s_9ns_18_1_1_U58_n_10,
      P(3) => mul_18s_9ns_18_1_1_U58_n_11,
      P(2) => mul_18s_9ns_18_1_1_U58_n_12,
      P(1) => mul_18s_9ns_18_1_1_U58_n_13,
      P(0) => mul_18s_9ns_18_1_1_U58_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      lshr_ln501_1_reg_4228_reg_i_36 => mul_18s_9ns_18_1_1_U55_n_25,
      lshr_ln501_1_reg_4228_reg_i_40 => mul_18s_9ns_18_1_1_U55_n_24,
      q0_reg => mul_18s_9ns_18_1_1_U58_n_16,
      q0_reg_0 => mul_18s_9ns_18_1_1_U58_n_17,
      q0_reg_1 => mul_18s_9ns_18_1_1_U58_n_18,
      q0_reg_10 => mul_18s_9ns_18_1_1_U58_n_27,
      q0_reg_11 => mul_18s_9ns_18_1_1_U58_n_28,
      q0_reg_12 => mul_18s_9ns_18_1_1_U58_n_29,
      q0_reg_13 => mul_18s_9ns_18_1_1_U58_n_30,
      q0_reg_14 => mul_18s_9ns_18_1_1_U58_n_31,
      q0_reg_15 => mul_18s_9ns_18_1_1_U58_n_32,
      q0_reg_16 => mul_18s_9ns_18_1_1_U58_n_33,
      q0_reg_17 => mul_18s_9ns_18_1_1_U58_n_34,
      q0_reg_18 => mul_18s_9ns_18_1_1_U58_n_35,
      q0_reg_19 => mul_18s_9ns_18_1_1_U58_n_36,
      q0_reg_2 => mul_18s_9ns_18_1_1_U58_n_19,
      q0_reg_20 => mul_18s_9ns_18_1_1_U58_n_37,
      q0_reg_21 => mul_18s_9ns_18_1_1_U58_n_38,
      q0_reg_22 => mul_18s_9ns_18_1_1_U58_n_39,
      q0_reg_23 => mul_18s_9ns_18_1_1_U58_n_40,
      q0_reg_24 => mul_18s_9ns_18_1_1_U58_n_41,
      q0_reg_25 => mul_18s_9ns_18_1_1_U58_n_42,
      q0_reg_26 => mul_18s_9ns_18_1_1_U58_n_43,
      q0_reg_27 => mul_18s_9ns_18_1_1_U58_n_44,
      q0_reg_28 => mul_18s_9ns_18_1_1_U58_n_45,
      q0_reg_29 => mul_18s_9ns_18_1_1_U58_n_46,
      q0_reg_3 => mul_18s_9ns_18_1_1_U58_n_20,
      q0_reg_30 => mul_18s_9ns_18_1_1_U58_n_47,
      q0_reg_31 => mul_18s_9ns_18_1_1_U58_n_48,
      q0_reg_32 => mul_18s_9ns_18_1_1_U58_n_49,
      q0_reg_33 => mul_18s_9ns_18_1_1_U58_n_50,
      q0_reg_34 => mul_18s_9ns_18_1_1_U58_n_51,
      q0_reg_35 => mul_18s_9ns_18_1_1_U58_n_52,
      q0_reg_36 => mul_18s_9ns_18_1_1_U58_n_53,
      q0_reg_37 => mul_18s_9ns_18_1_1_U58_n_54,
      q0_reg_38 => mul_18s_9ns_18_1_1_U58_n_55,
      q0_reg_39 => mul_18s_9ns_18_1_1_U58_n_56,
      q0_reg_4 => mul_18s_9ns_18_1_1_U58_n_21,
      q0_reg_40 => mul_18s_9ns_18_1_1_U58_n_57,
      q0_reg_41 => mul_18s_9ns_18_1_1_U58_n_58,
      q0_reg_42 => mul_18s_9ns_18_1_1_U58_n_59,
      q0_reg_43 => mul_18s_9ns_18_1_1_U58_n_60,
      q0_reg_44 => mul_18s_9ns_18_1_1_U58_n_61,
      q0_reg_45 => mul_18s_9ns_18_1_1_U58_n_62,
      q0_reg_46 => mul_18s_9ns_18_1_1_U58_n_63,
      q0_reg_47 => mul_18s_9ns_18_1_1_U58_n_64,
      q0_reg_48 => mul_18s_9ns_18_1_1_U58_n_65,
      q0_reg_49 => mul_18s_9ns_18_1_1_U58_n_66,
      q0_reg_5 => mul_18s_9ns_18_1_1_U58_n_22,
      q0_reg_50 => mul_18s_9ns_18_1_1_U58_n_67,
      q0_reg_51 => mul_18s_9ns_18_1_1_U58_n_68,
      q0_reg_52 => mul_18s_9ns_18_1_1_U58_n_69,
      q0_reg_53 => mul_18s_9ns_18_1_1_U58_n_70,
      q0_reg_54 => mul_18s_9ns_18_1_1_U58_n_71,
      q0_reg_55 => mul_18s_9ns_18_1_1_U58_n_72,
      q0_reg_6 => mul_18s_9ns_18_1_1_U58_n_23,
      q0_reg_7 => mul_18s_9ns_18_1_1_U58_n_24,
      q0_reg_8 => mul_18s_9ns_18_1_1_U58_n_25,
      q0_reg_9 => mul_18s_9ns_18_1_1_U58_n_26
    );
\p_lcssa51955201_fu_138[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => icmp_ln318_reg_3809_pp0_iter8_reg,
      I2 => \^ap_loop_exit_ready_pp0_iter9_reg\,
      I3 => \ap_CS_fsm_reg[1]\(2),
      O => \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\(0)
    );
\p_lcssa51995209_fu_154[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(2),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => icmp_ln318_reg_3809_pp0_iter8_reg,
      I3 => \^ap_loop_exit_ready_pp0_iter9_reg\,
      O => E(0)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(0),
      Q => \p_load51_reg_3971_reg[9]_0\(0)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(1),
      Q => \p_load51_reg_3971_reg[9]_0\(1)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(2),
      Q => \p_load51_reg_3971_reg[9]_0\(2)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(3),
      Q => \p_load51_reg_3971_reg[9]_0\(3)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(4),
      Q => \p_load51_reg_3971_reg[9]_0\(4)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(5),
      Q => \p_load51_reg_3971_reg[9]_0\(5)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(6),
      Q => \p_load51_reg_3971_reg[9]_0\(6)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(7),
      Q => \p_load51_reg_3971_reg[9]_0\(7)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(8),
      Q => \p_load51_reg_3971_reg[9]_0\(8)
    );
\p_load51_reg_3971_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load51_reg_3971(9),
      Q => \p_load51_reg_3971_reg[9]_0\(9)
    );
\p_load51_reg_3971_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(0),
      Q => p_load51_reg_3971(0),
      R => '0'
    );
\p_load51_reg_3971_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(1),
      Q => p_load51_reg_3971(1),
      R => '0'
    );
\p_load51_reg_3971_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(2),
      Q => p_load51_reg_3971(2),
      R => '0'
    );
\p_load51_reg_3971_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(3),
      Q => p_load51_reg_3971(3),
      R => '0'
    );
\p_load51_reg_3971_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(4),
      Q => p_load51_reg_3971(4),
      R => '0'
    );
\p_load51_reg_3971_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(5),
      Q => p_load51_reg_3971(5),
      R => '0'
    );
\p_load51_reg_3971_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(6),
      Q => p_load51_reg_3971(6),
      R => '0'
    );
\p_load51_reg_3971_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(7),
      Q => p_load51_reg_3971(7),
      R => '0'
    );
\p_load51_reg_3971_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(8),
      Q => p_load51_reg_3971(8),
      R => '0'
    );
\p_load51_reg_3971_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_145_fu_308(9),
      Q => p_load51_reg_3971(9),
      R => '0'
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(0),
      Q => \p_load52_reg_3965_reg[9]_0\(0)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(1),
      Q => \p_load52_reg_3965_reg[9]_0\(1)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(2),
      Q => \p_load52_reg_3965_reg[9]_0\(2)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(3),
      Q => \p_load52_reg_3965_reg[9]_0\(3)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(4),
      Q => \p_load52_reg_3965_reg[9]_0\(4)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(5),
      Q => \p_load52_reg_3965_reg[9]_0\(5)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(6),
      Q => \p_load52_reg_3965_reg[9]_0\(6)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(7),
      Q => \p_load52_reg_3965_reg[9]_0\(7)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(8),
      Q => \p_load52_reg_3965_reg[9]_0\(8)
    );
\p_load52_reg_3965_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load52_reg_3965(9),
      Q => \p_load52_reg_3965_reg[9]_0\(9)
    );
\p_load52_reg_3965_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(0),
      Q => p_load52_reg_3965(0),
      R => '0'
    );
\p_load52_reg_3965_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(1),
      Q => p_load52_reg_3965(1),
      R => '0'
    );
\p_load52_reg_3965_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(2),
      Q => p_load52_reg_3965(2),
      R => '0'
    );
\p_load52_reg_3965_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(3),
      Q => p_load52_reg_3965(3),
      R => '0'
    );
\p_load52_reg_3965_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(4),
      Q => p_load52_reg_3965(4),
      R => '0'
    );
\p_load52_reg_3965_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(5),
      Q => p_load52_reg_3965(5),
      R => '0'
    );
\p_load52_reg_3965_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(6),
      Q => p_load52_reg_3965(6),
      R => '0'
    );
\p_load52_reg_3965_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(7),
      Q => p_load52_reg_3965(7),
      R => '0'
    );
\p_load52_reg_3965_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(8),
      Q => p_load52_reg_3965(8),
      R => '0'
    );
\p_load52_reg_3965_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_144_fu_304(9),
      Q => p_load52_reg_3965(9),
      R => '0'
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(0),
      Q => \p_load53_reg_3960_reg[9]_0\(0)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(1),
      Q => \p_load53_reg_3960_reg[9]_0\(1)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(2),
      Q => \p_load53_reg_3960_reg[9]_0\(2)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(3),
      Q => \p_load53_reg_3960_reg[9]_0\(3)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(4),
      Q => \p_load53_reg_3960_reg[9]_0\(4)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(5),
      Q => \p_load53_reg_3960_reg[9]_0\(5)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(6),
      Q => \p_load53_reg_3960_reg[9]_0\(6)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(7),
      Q => \p_load53_reg_3960_reg[9]_0\(7)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(8),
      Q => \p_load53_reg_3960_reg[9]_0\(8)
    );
\p_load53_reg_3960_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load53_reg_3960(9),
      Q => \p_load53_reg_3960_reg[9]_0\(9)
    );
\p_load53_reg_3960_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(0),
      Q => p_load53_reg_3960(0),
      R => '0'
    );
\p_load53_reg_3960_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(1),
      Q => p_load53_reg_3960(1),
      R => '0'
    );
\p_load53_reg_3960_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(2),
      Q => p_load53_reg_3960(2),
      R => '0'
    );
\p_load53_reg_3960_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(3),
      Q => p_load53_reg_3960(3),
      R => '0'
    );
\p_load53_reg_3960_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(4),
      Q => p_load53_reg_3960(4),
      R => '0'
    );
\p_load53_reg_3960_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(5),
      Q => p_load53_reg_3960(5),
      R => '0'
    );
\p_load53_reg_3960_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(6),
      Q => p_load53_reg_3960(6),
      R => '0'
    );
\p_load53_reg_3960_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(7),
      Q => p_load53_reg_3960(7),
      R => '0'
    );
\p_load53_reg_3960_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(8),
      Q => p_load53_reg_3960(8),
      R => '0'
    );
\p_load53_reg_3960_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_143_fu_300(9),
      Q => p_load53_reg_3960(9),
      R => '0'
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(0),
      Q => \p_load54_reg_3955_reg[9]_0\(0)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(1),
      Q => \p_load54_reg_3955_reg[9]_0\(1)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(2),
      Q => \p_load54_reg_3955_reg[9]_0\(2)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(3),
      Q => \p_load54_reg_3955_reg[9]_0\(3)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(4),
      Q => \p_load54_reg_3955_reg[9]_0\(4)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(5),
      Q => \p_load54_reg_3955_reg[9]_0\(5)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(6),
      Q => \p_load54_reg_3955_reg[9]_0\(6)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(7),
      Q => \p_load54_reg_3955_reg[9]_0\(7)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(8),
      Q => \p_load54_reg_3955_reg[9]_0\(8)
    );
\p_load54_reg_3955_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load54_reg_3955(9),
      Q => \p_load54_reg_3955_reg[9]_0\(9)
    );
\p_load54_reg_3955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(0),
      Q => p_load54_reg_3955(0),
      R => '0'
    );
\p_load54_reg_3955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(1),
      Q => p_load54_reg_3955(1),
      R => '0'
    );
\p_load54_reg_3955_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(2),
      Q => p_load54_reg_3955(2),
      R => '0'
    );
\p_load54_reg_3955_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(3),
      Q => p_load54_reg_3955(3),
      R => '0'
    );
\p_load54_reg_3955_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(4),
      Q => p_load54_reg_3955(4),
      R => '0'
    );
\p_load54_reg_3955_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(5),
      Q => p_load54_reg_3955(5),
      R => '0'
    );
\p_load54_reg_3955_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(6),
      Q => p_load54_reg_3955(6),
      R => '0'
    );
\p_load54_reg_3955_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(7),
      Q => p_load54_reg_3955(7),
      R => '0'
    );
\p_load54_reg_3955_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(8),
      Q => p_load54_reg_3955(8),
      R => '0'
    );
\p_load54_reg_3955_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_142_fu_296(9),
      Q => p_load54_reg_3955(9),
      R => '0'
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(0),
      Q => \p_load55_reg_3949_reg[9]_0\(0)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(1),
      Q => \p_load55_reg_3949_reg[9]_0\(1)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(2),
      Q => \p_load55_reg_3949_reg[9]_0\(2)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(3),
      Q => \p_load55_reg_3949_reg[9]_0\(3)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(4),
      Q => \p_load55_reg_3949_reg[9]_0\(4)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(5),
      Q => \p_load55_reg_3949_reg[9]_0\(5)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(6),
      Q => \p_load55_reg_3949_reg[9]_0\(6)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(7),
      Q => \p_load55_reg_3949_reg[9]_0\(7)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(8),
      Q => \p_load55_reg_3949_reg[9]_0\(8)
    );
\p_load55_reg_3949_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load55_reg_3949(9),
      Q => \p_load55_reg_3949_reg[9]_0\(9)
    );
\p_load55_reg_3949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(0),
      Q => p_load55_reg_3949(0),
      R => '0'
    );
\p_load55_reg_3949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(1),
      Q => p_load55_reg_3949(1),
      R => '0'
    );
\p_load55_reg_3949_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(2),
      Q => p_load55_reg_3949(2),
      R => '0'
    );
\p_load55_reg_3949_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(3),
      Q => p_load55_reg_3949(3),
      R => '0'
    );
\p_load55_reg_3949_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(4),
      Q => p_load55_reg_3949(4),
      R => '0'
    );
\p_load55_reg_3949_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(5),
      Q => p_load55_reg_3949(5),
      R => '0'
    );
\p_load55_reg_3949_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(6),
      Q => p_load55_reg_3949(6),
      R => '0'
    );
\p_load55_reg_3949_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(7),
      Q => p_load55_reg_3949(7),
      R => '0'
    );
\p_load55_reg_3949_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(8),
      Q => p_load55_reg_3949(8),
      R => '0'
    );
\p_load55_reg_3949_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_141_fu_292(9),
      Q => p_load55_reg_3949(9),
      R => '0'
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(0),
      Q => \p_load56_reg_3944_reg[9]_0\(0)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(1),
      Q => \p_load56_reg_3944_reg[9]_0\(1)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(2),
      Q => \p_load56_reg_3944_reg[9]_0\(2)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(3),
      Q => \p_load56_reg_3944_reg[9]_0\(3)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(4),
      Q => \p_load56_reg_3944_reg[9]_0\(4)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(5),
      Q => \p_load56_reg_3944_reg[9]_0\(5)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(6),
      Q => \p_load56_reg_3944_reg[9]_0\(6)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(7),
      Q => \p_load56_reg_3944_reg[9]_0\(7)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(8),
      Q => \p_load56_reg_3944_reg[9]_0\(8)
    );
\p_load56_reg_3944_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load56_reg_3944(9),
      Q => \p_load56_reg_3944_reg[9]_0\(9)
    );
\p_load56_reg_3944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(0),
      Q => p_load56_reg_3944(0),
      R => '0'
    );
\p_load56_reg_3944_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(1),
      Q => p_load56_reg_3944(1),
      R => '0'
    );
\p_load56_reg_3944_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(2),
      Q => p_load56_reg_3944(2),
      R => '0'
    );
\p_load56_reg_3944_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(3),
      Q => p_load56_reg_3944(3),
      R => '0'
    );
\p_load56_reg_3944_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(4),
      Q => p_load56_reg_3944(4),
      R => '0'
    );
\p_load56_reg_3944_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(5),
      Q => p_load56_reg_3944(5),
      R => '0'
    );
\p_load56_reg_3944_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(6),
      Q => p_load56_reg_3944(6),
      R => '0'
    );
\p_load56_reg_3944_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(7),
      Q => p_load56_reg_3944(7),
      R => '0'
    );
\p_load56_reg_3944_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(8),
      Q => p_load56_reg_3944(8),
      R => '0'
    );
\p_load56_reg_3944_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_140_fu_288(9),
      Q => p_load56_reg_3944(9),
      R => '0'
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(0),
      Q => \p_load57_reg_3939_reg[9]_0\(0)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(1),
      Q => \p_load57_reg_3939_reg[9]_0\(1)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(2),
      Q => \p_load57_reg_3939_reg[9]_0\(2)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(3),
      Q => \p_load57_reg_3939_reg[9]_0\(3)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(4),
      Q => \p_load57_reg_3939_reg[9]_0\(4)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(5),
      Q => \p_load57_reg_3939_reg[9]_0\(5)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(6),
      Q => \p_load57_reg_3939_reg[9]_0\(6)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(7),
      Q => \p_load57_reg_3939_reg[9]_0\(7)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(8),
      Q => \p_load57_reg_3939_reg[9]_0\(8)
    );
\p_load57_reg_3939_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load57_reg_3939(9),
      Q => \p_load57_reg_3939_reg[9]_0\(9)
    );
\p_load57_reg_3939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(0),
      Q => p_load57_reg_3939(0),
      R => '0'
    );
\p_load57_reg_3939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(1),
      Q => p_load57_reg_3939(1),
      R => '0'
    );
\p_load57_reg_3939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(2),
      Q => p_load57_reg_3939(2),
      R => '0'
    );
\p_load57_reg_3939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(3),
      Q => p_load57_reg_3939(3),
      R => '0'
    );
\p_load57_reg_3939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(4),
      Q => p_load57_reg_3939(4),
      R => '0'
    );
\p_load57_reg_3939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(5),
      Q => p_load57_reg_3939(5),
      R => '0'
    );
\p_load57_reg_3939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(6),
      Q => p_load57_reg_3939(6),
      R => '0'
    );
\p_load57_reg_3939_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(7),
      Q => p_load57_reg_3939(7),
      R => '0'
    );
\p_load57_reg_3939_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(8),
      Q => p_load57_reg_3939(8),
      R => '0'
    );
\p_load57_reg_3939_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_139_fu_284(9),
      Q => p_load57_reg_3939(9),
      R => '0'
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(0),
      Q => \p_load58_reg_3933_reg[9]_0\(0)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(1),
      Q => \p_load58_reg_3933_reg[9]_0\(1)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(2),
      Q => \p_load58_reg_3933_reg[9]_0\(2)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(3),
      Q => \p_load58_reg_3933_reg[9]_0\(3)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(4),
      Q => \p_load58_reg_3933_reg[9]_0\(4)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(5),
      Q => \p_load58_reg_3933_reg[9]_0\(5)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(6),
      Q => \p_load58_reg_3933_reg[9]_0\(6)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(7),
      Q => \p_load58_reg_3933_reg[9]_0\(7)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(8),
      Q => \p_load58_reg_3933_reg[9]_0\(8)
    );
\p_load58_reg_3933_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load58_reg_3933(9),
      Q => \p_load58_reg_3933_reg[9]_0\(9)
    );
\p_load58_reg_3933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(0),
      Q => p_load58_reg_3933(0),
      R => '0'
    );
\p_load58_reg_3933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(1),
      Q => p_load58_reg_3933(1),
      R => '0'
    );
\p_load58_reg_3933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(2),
      Q => p_load58_reg_3933(2),
      R => '0'
    );
\p_load58_reg_3933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(3),
      Q => p_load58_reg_3933(3),
      R => '0'
    );
\p_load58_reg_3933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(4),
      Q => p_load58_reg_3933(4),
      R => '0'
    );
\p_load58_reg_3933_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(5),
      Q => p_load58_reg_3933(5),
      R => '0'
    );
\p_load58_reg_3933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(6),
      Q => p_load58_reg_3933(6),
      R => '0'
    );
\p_load58_reg_3933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(7),
      Q => p_load58_reg_3933(7),
      R => '0'
    );
\p_load58_reg_3933_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(8),
      Q => p_load58_reg_3933(8),
      R => '0'
    );
\p_load58_reg_3933_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_138_fu_280(9),
      Q => p_load58_reg_3933(9),
      R => '0'
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(0),
      Q => \p_load59_reg_3928_reg[9]_0\(0)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(1),
      Q => \p_load59_reg_3928_reg[9]_0\(1)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(2),
      Q => \p_load59_reg_3928_reg[9]_0\(2)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(3),
      Q => \p_load59_reg_3928_reg[9]_0\(3)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(4),
      Q => \p_load59_reg_3928_reg[9]_0\(4)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(5),
      Q => \p_load59_reg_3928_reg[9]_0\(5)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(6),
      Q => \p_load59_reg_3928_reg[9]_0\(6)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(7),
      Q => \p_load59_reg_3928_reg[9]_0\(7)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(8),
      Q => \p_load59_reg_3928_reg[9]_0\(8)
    );
\p_load59_reg_3928_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load59_reg_3928(9),
      Q => \p_load59_reg_3928_reg[9]_0\(9)
    );
\p_load59_reg_3928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(0),
      Q => p_load59_reg_3928(0),
      R => '0'
    );
\p_load59_reg_3928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(1),
      Q => p_load59_reg_3928(1),
      R => '0'
    );
\p_load59_reg_3928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(2),
      Q => p_load59_reg_3928(2),
      R => '0'
    );
\p_load59_reg_3928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(3),
      Q => p_load59_reg_3928(3),
      R => '0'
    );
\p_load59_reg_3928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(4),
      Q => p_load59_reg_3928(4),
      R => '0'
    );
\p_load59_reg_3928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(5),
      Q => p_load59_reg_3928(5),
      R => '0'
    );
\p_load59_reg_3928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(6),
      Q => p_load59_reg_3928(6),
      R => '0'
    );
\p_load59_reg_3928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(7),
      Q => p_load59_reg_3928(7),
      R => '0'
    );
\p_load59_reg_3928_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(8),
      Q => p_load59_reg_3928(8),
      R => '0'
    );
\p_load59_reg_3928_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_137_fu_276(9),
      Q => p_load59_reg_3928(9),
      R => '0'
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(0),
      Q => \p_load60_reg_3923_reg[9]_0\(0)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(1),
      Q => \p_load60_reg_3923_reg[9]_0\(1)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(2),
      Q => \p_load60_reg_3923_reg[9]_0\(2)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(3),
      Q => \p_load60_reg_3923_reg[9]_0\(3)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(4),
      Q => \p_load60_reg_3923_reg[9]_0\(4)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(5),
      Q => \p_load60_reg_3923_reg[9]_0\(5)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(6),
      Q => \p_load60_reg_3923_reg[9]_0\(6)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(7),
      Q => \p_load60_reg_3923_reg[9]_0\(7)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(8),
      Q => \p_load60_reg_3923_reg[9]_0\(8)
    );
\p_load60_reg_3923_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load60_reg_3923(9),
      Q => \p_load60_reg_3923_reg[9]_0\(9)
    );
\p_load60_reg_3923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(0),
      Q => p_load60_reg_3923(0),
      R => '0'
    );
\p_load60_reg_3923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(1),
      Q => p_load60_reg_3923(1),
      R => '0'
    );
\p_load60_reg_3923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(2),
      Q => p_load60_reg_3923(2),
      R => '0'
    );
\p_load60_reg_3923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(3),
      Q => p_load60_reg_3923(3),
      R => '0'
    );
\p_load60_reg_3923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(4),
      Q => p_load60_reg_3923(4),
      R => '0'
    );
\p_load60_reg_3923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(5),
      Q => p_load60_reg_3923(5),
      R => '0'
    );
\p_load60_reg_3923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(6),
      Q => p_load60_reg_3923(6),
      R => '0'
    );
\p_load60_reg_3923_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(7),
      Q => p_load60_reg_3923(7),
      R => '0'
    );
\p_load60_reg_3923_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(8),
      Q => p_load60_reg_3923(8),
      R => '0'
    );
\p_load60_reg_3923_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_136_fu_272(9),
      Q => p_load60_reg_3923(9),
      R => '0'
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(0),
      Q => \p_load61_reg_3917_reg[9]_0\(0)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(1),
      Q => \p_load61_reg_3917_reg[9]_0\(1)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(2),
      Q => \p_load61_reg_3917_reg[9]_0\(2)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(3),
      Q => \p_load61_reg_3917_reg[9]_0\(3)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(4),
      Q => \p_load61_reg_3917_reg[9]_0\(4)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(5),
      Q => \p_load61_reg_3917_reg[9]_0\(5)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(6),
      Q => \p_load61_reg_3917_reg[9]_0\(6)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(7),
      Q => \p_load61_reg_3917_reg[9]_0\(7)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(8),
      Q => \p_load61_reg_3917_reg[9]_0\(8)
    );
\p_load61_reg_3917_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load61_reg_3917(9),
      Q => \p_load61_reg_3917_reg[9]_0\(9)
    );
\p_load61_reg_3917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(0),
      Q => p_load61_reg_3917(0),
      R => '0'
    );
\p_load61_reg_3917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(1),
      Q => p_load61_reg_3917(1),
      R => '0'
    );
\p_load61_reg_3917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(2),
      Q => p_load61_reg_3917(2),
      R => '0'
    );
\p_load61_reg_3917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(3),
      Q => p_load61_reg_3917(3),
      R => '0'
    );
\p_load61_reg_3917_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(4),
      Q => p_load61_reg_3917(4),
      R => '0'
    );
\p_load61_reg_3917_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(5),
      Q => p_load61_reg_3917(5),
      R => '0'
    );
\p_load61_reg_3917_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(6),
      Q => p_load61_reg_3917(6),
      R => '0'
    );
\p_load61_reg_3917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(7),
      Q => p_load61_reg_3917(7),
      R => '0'
    );
\p_load61_reg_3917_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(8),
      Q => p_load61_reg_3917(8),
      R => '0'
    );
\p_load61_reg_3917_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_135_fu_268(9),
      Q => p_load61_reg_3917(9),
      R => '0'
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(0),
      Q => \p_load62_reg_3912_reg[9]_0\(0)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(1),
      Q => \p_load62_reg_3912_reg[9]_0\(1)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(2),
      Q => \p_load62_reg_3912_reg[9]_0\(2)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(3),
      Q => \p_load62_reg_3912_reg[9]_0\(3)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(4),
      Q => \p_load62_reg_3912_reg[9]_0\(4)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(5),
      Q => \p_load62_reg_3912_reg[9]_0\(5)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(6),
      Q => \p_load62_reg_3912_reg[9]_0\(6)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(7),
      Q => \p_load62_reg_3912_reg[9]_0\(7)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(8),
      Q => \p_load62_reg_3912_reg[9]_0\(8)
    );
\p_load62_reg_3912_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load62_reg_3912(9),
      Q => \p_load62_reg_3912_reg[9]_0\(9)
    );
\p_load62_reg_3912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(0),
      Q => p_load62_reg_3912(0),
      R => '0'
    );
\p_load62_reg_3912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(1),
      Q => p_load62_reg_3912(1),
      R => '0'
    );
\p_load62_reg_3912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(2),
      Q => p_load62_reg_3912(2),
      R => '0'
    );
\p_load62_reg_3912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(3),
      Q => p_load62_reg_3912(3),
      R => '0'
    );
\p_load62_reg_3912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(4),
      Q => p_load62_reg_3912(4),
      R => '0'
    );
\p_load62_reg_3912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(5),
      Q => p_load62_reg_3912(5),
      R => '0'
    );
\p_load62_reg_3912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(6),
      Q => p_load62_reg_3912(6),
      R => '0'
    );
\p_load62_reg_3912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(7),
      Q => p_load62_reg_3912(7),
      R => '0'
    );
\p_load62_reg_3912_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(8),
      Q => p_load62_reg_3912(8),
      R => '0'
    );
\p_load62_reg_3912_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_134_fu_264(9),
      Q => p_load62_reg_3912(9),
      R => '0'
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(0),
      Q => \p_load63_reg_3907_reg[9]_0\(0)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(1),
      Q => \p_load63_reg_3907_reg[9]_0\(1)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(2),
      Q => \p_load63_reg_3907_reg[9]_0\(2)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(3),
      Q => \p_load63_reg_3907_reg[9]_0\(3)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(4),
      Q => \p_load63_reg_3907_reg[9]_0\(4)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(5),
      Q => \p_load63_reg_3907_reg[9]_0\(5)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(6),
      Q => \p_load63_reg_3907_reg[9]_0\(6)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(7),
      Q => \p_load63_reg_3907_reg[9]_0\(7)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(8),
      Q => \p_load63_reg_3907_reg[9]_0\(8)
    );
\p_load63_reg_3907_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load63_reg_3907(9),
      Q => \p_load63_reg_3907_reg[9]_0\(9)
    );
\p_load63_reg_3907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(0),
      Q => p_load63_reg_3907(0),
      R => '0'
    );
\p_load63_reg_3907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(1),
      Q => p_load63_reg_3907(1),
      R => '0'
    );
\p_load63_reg_3907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(2),
      Q => p_load63_reg_3907(2),
      R => '0'
    );
\p_load63_reg_3907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(3),
      Q => p_load63_reg_3907(3),
      R => '0'
    );
\p_load63_reg_3907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(4),
      Q => p_load63_reg_3907(4),
      R => '0'
    );
\p_load63_reg_3907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(5),
      Q => p_load63_reg_3907(5),
      R => '0'
    );
\p_load63_reg_3907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(6),
      Q => p_load63_reg_3907(6),
      R => '0'
    );
\p_load63_reg_3907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(7),
      Q => p_load63_reg_3907(7),
      R => '0'
    );
\p_load63_reg_3907_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(8),
      Q => p_load63_reg_3907(8),
      R => '0'
    );
\p_load63_reg_3907_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_133_fu_260(9),
      Q => p_load63_reg_3907(9),
      R => '0'
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(0),
      Q => \p_load64_reg_3901_reg[9]_0\(0)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(1),
      Q => \p_load64_reg_3901_reg[9]_0\(1)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(2),
      Q => \p_load64_reg_3901_reg[9]_0\(2)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(3),
      Q => \p_load64_reg_3901_reg[9]_0\(3)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(4),
      Q => \p_load64_reg_3901_reg[9]_0\(4)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(5),
      Q => \p_load64_reg_3901_reg[9]_0\(5)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(6),
      Q => \p_load64_reg_3901_reg[9]_0\(6)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(7),
      Q => \p_load64_reg_3901_reg[9]_0\(7)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(8),
      Q => \p_load64_reg_3901_reg[9]_0\(8)
    );
\p_load64_reg_3901_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load64_reg_3901(9),
      Q => \p_load64_reg_3901_reg[9]_0\(9)
    );
\p_load64_reg_3901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[0]\,
      Q => p_load64_reg_3901(0),
      R => '0'
    );
\p_load64_reg_3901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[1]\,
      Q => p_load64_reg_3901(1),
      R => '0'
    );
\p_load64_reg_3901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[2]\,
      Q => p_load64_reg_3901(2),
      R => '0'
    );
\p_load64_reg_3901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[3]\,
      Q => p_load64_reg_3901(3),
      R => '0'
    );
\p_load64_reg_3901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[4]\,
      Q => p_load64_reg_3901(4),
      R => '0'
    );
\p_load64_reg_3901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[5]\,
      Q => p_load64_reg_3901(5),
      R => '0'
    );
\p_load64_reg_3901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[6]\,
      Q => p_load64_reg_3901(6),
      R => '0'
    );
\p_load64_reg_3901_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[7]\,
      Q => p_load64_reg_3901(7),
      R => '0'
    );
\p_load64_reg_3901_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[8]\,
      Q => p_load64_reg_3901(8),
      R => '0'
    );
\p_load64_reg_3901_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_132_fu_256_reg_n_5_[9]\,
      Q => p_load64_reg_3901(9),
      R => '0'
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(0),
      Q => D(0)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(1),
      Q => D(1)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(2),
      Q => D(2)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(3),
      Q => D(3)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(4),
      Q => D(4)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(5),
      Q => D(5)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(6),
      Q => D(6)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(7),
      Q => D(7)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(8),
      Q => D(8)
    );
\p_load65_reg_3896_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load65_reg_3896(9),
      Q => D(9)
    );
\p_load65_reg_3896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(0),
      Q => p_load65_reg_3896(0),
      R => '0'
    );
\p_load65_reg_3896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(1),
      Q => p_load65_reg_3896(1),
      R => '0'
    );
\p_load65_reg_3896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(2),
      Q => p_load65_reg_3896(2),
      R => '0'
    );
\p_load65_reg_3896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(3),
      Q => p_load65_reg_3896(3),
      R => '0'
    );
\p_load65_reg_3896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(4),
      Q => p_load65_reg_3896(4),
      R => '0'
    );
\p_load65_reg_3896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(5),
      Q => p_load65_reg_3896(5),
      R => '0'
    );
\p_load65_reg_3896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(6),
      Q => p_load65_reg_3896(6),
      R => '0'
    );
\p_load65_reg_3896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(7),
      Q => p_load65_reg_3896(7),
      R => '0'
    );
\p_load65_reg_3896_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(8),
      Q => p_load65_reg_3896(8),
      R => '0'
    );
\p_load65_reg_3896_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_131_fu_252__0\(9),
      Q => p_load65_reg_3896(9),
      R => '0'
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(0),
      Q => \p_load67_reg_3891_reg[9]_0\(0)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(1),
      Q => \p_load67_reg_3891_reg[9]_0\(1)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(2),
      Q => \p_load67_reg_3891_reg[9]_0\(2)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(3),
      Q => \p_load67_reg_3891_reg[9]_0\(3)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(4),
      Q => \p_load67_reg_3891_reg[9]_0\(4)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(5),
      Q => \p_load67_reg_3891_reg[9]_0\(5)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(6),
      Q => \p_load67_reg_3891_reg[9]_0\(6)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(7),
      Q => \p_load67_reg_3891_reg[9]_0\(7)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(8),
      Q => \p_load67_reg_3891_reg[9]_0\(8)
    );
\p_load67_reg_3891_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load67_reg_3891(9),
      Q => \p_load67_reg_3891_reg[9]_0\(9)
    );
\p_load67_reg_3891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(1),
      Q => p_load67_reg_3891(0),
      R => '0'
    );
\p_load67_reg_3891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(2),
      Q => p_load67_reg_3891(1),
      R => '0'
    );
\p_load67_reg_3891_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(3),
      Q => p_load67_reg_3891(2),
      R => '0'
    );
\p_load67_reg_3891_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(4),
      Q => p_load67_reg_3891(3),
      R => '0'
    );
\p_load67_reg_3891_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(5),
      Q => p_load67_reg_3891(4),
      R => '0'
    );
\p_load67_reg_3891_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(6),
      Q => p_load67_reg_3891(5),
      R => '0'
    );
\p_load67_reg_3891_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(7),
      Q => p_load67_reg_3891(6),
      R => '0'
    );
\p_load67_reg_3891_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(8),
      Q => p_load67_reg_3891(7),
      R => '0'
    );
\p_load67_reg_3891_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(9),
      Q => p_load67_reg_3891(8),
      R => '0'
    );
\p_load67_reg_3891_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln458_fu_1672_p1(10),
      Q => p_load67_reg_3891(9),
      R => '0'
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(0),
      Q => \p_load69_reg_3886_reg[9]_0\(0)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(1),
      Q => \p_load69_reg_3886_reg[9]_0\(1)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(2),
      Q => \p_load69_reg_3886_reg[9]_0\(2)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(3),
      Q => \p_load69_reg_3886_reg[9]_0\(3)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(4),
      Q => \p_load69_reg_3886_reg[9]_0\(4)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(5),
      Q => \p_load69_reg_3886_reg[9]_0\(5)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(6),
      Q => \p_load69_reg_3886_reg[9]_0\(6)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(7),
      Q => \p_load69_reg_3886_reg[9]_0\(7)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(8),
      Q => \p_load69_reg_3886_reg[9]_0\(8)
    );
\p_load69_reg_3886_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load69_reg_3886(9),
      Q => \p_load69_reg_3886_reg[9]_0\(9)
    );
\p_load69_reg_3886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(0),
      Q => p_load69_reg_3886(0),
      R => '0'
    );
\p_load69_reg_3886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(1),
      Q => p_load69_reg_3886(1),
      R => '0'
    );
\p_load69_reg_3886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(2),
      Q => p_load69_reg_3886(2),
      R => '0'
    );
\p_load69_reg_3886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(3),
      Q => p_load69_reg_3886(3),
      R => '0'
    );
\p_load69_reg_3886_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(4),
      Q => p_load69_reg_3886(4),
      R => '0'
    );
\p_load69_reg_3886_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(5),
      Q => p_load69_reg_3886(5),
      R => '0'
    );
\p_load69_reg_3886_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(6),
      Q => p_load69_reg_3886(6),
      R => '0'
    );
\p_load69_reg_3886_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(7),
      Q => p_load69_reg_3886(7),
      R => '0'
    );
\p_load69_reg_3886_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(8),
      Q => p_load69_reg_3886(8),
      R => '0'
    );
\p_load69_reg_3886_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => empty_129_fu_244(9),
      Q => p_load69_reg_3886(9),
      R => '0'
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(0),
      Q => \p_load71_reg_3881_reg[9]_0\(0)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(1),
      Q => \p_load71_reg_3881_reg[9]_0\(1)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(2),
      Q => \p_load71_reg_3881_reg[9]_0\(2)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(3),
      Q => \p_load71_reg_3881_reg[9]_0\(3)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(4),
      Q => \p_load71_reg_3881_reg[9]_0\(4)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(5),
      Q => \p_load71_reg_3881_reg[9]_0\(5)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(6),
      Q => \p_load71_reg_3881_reg[9]_0\(6)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(7),
      Q => \p_load71_reg_3881_reg[9]_0\(7)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(8),
      Q => \p_load71_reg_3881_reg[9]_0\(8)
    );
\p_load71_reg_3881_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load71_reg_3881(9),
      Q => \p_load71_reg_3881_reg[9]_0\(9)
    );
\p_load71_reg_3881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(1),
      Q => p_load71_reg_3881(0),
      R => '0'
    );
\p_load71_reg_3881_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(2),
      Q => p_load71_reg_3881(1),
      R => '0'
    );
\p_load71_reg_3881_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(3),
      Q => p_load71_reg_3881(2),
      R => '0'
    );
\p_load71_reg_3881_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(4),
      Q => p_load71_reg_3881(3),
      R => '0'
    );
\p_load71_reg_3881_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(5),
      Q => p_load71_reg_3881(4),
      R => '0'
    );
\p_load71_reg_3881_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(6),
      Q => p_load71_reg_3881(5),
      R => '0'
    );
\p_load71_reg_3881_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(7),
      Q => p_load71_reg_3881(6),
      R => '0'
    );
\p_load71_reg_3881_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(8),
      Q => p_load71_reg_3881(7),
      R => '0'
    );
\p_load71_reg_3881_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(9),
      Q => p_load71_reg_3881(8),
      R => '0'
    );
\p_load71_reg_3881_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => zext_ln460_fu_1732_p1(10),
      Q => p_load71_reg_3881(9),
      R => '0'
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(0),
      Q => \p_load73_reg_3876_reg[9]_0\(0)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(1),
      Q => \p_load73_reg_3876_reg[9]_0\(1)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(2),
      Q => \p_load73_reg_3876_reg[9]_0\(2)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(3),
      Q => \p_load73_reg_3876_reg[9]_0\(3)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(4),
      Q => \p_load73_reg_3876_reg[9]_0\(4)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(5),
      Q => \p_load73_reg_3876_reg[9]_0\(5)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(6),
      Q => \p_load73_reg_3876_reg[9]_0\(6)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(7),
      Q => \p_load73_reg_3876_reg[9]_0\(7)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(8),
      Q => \p_load73_reg_3876_reg[9]_0\(8)
    );
\p_load73_reg_3876_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load73_reg_3876(9),
      Q => \p_load73_reg_3876_reg[9]_0\(9)
    );
\p_load73_reg_3876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[0]\,
      Q => p_load73_reg_3876(0),
      R => '0'
    );
\p_load73_reg_3876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[1]\,
      Q => p_load73_reg_3876(1),
      R => '0'
    );
\p_load73_reg_3876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[2]\,
      Q => p_load73_reg_3876(2),
      R => '0'
    );
\p_load73_reg_3876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[3]\,
      Q => p_load73_reg_3876(3),
      R => '0'
    );
\p_load73_reg_3876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[4]\,
      Q => p_load73_reg_3876(4),
      R => '0'
    );
\p_load73_reg_3876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[5]\,
      Q => p_load73_reg_3876(5),
      R => '0'
    );
\p_load73_reg_3876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[6]\,
      Q => p_load73_reg_3876(6),
      R => '0'
    );
\p_load73_reg_3876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[7]\,
      Q => p_load73_reg_3876(7),
      R => '0'
    );
\p_load73_reg_3876_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[8]\,
      Q => p_load73_reg_3876(8),
      R => '0'
    );
\p_load73_reg_3876_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_127_fu_236_reg_n_5_[9]\,
      Q => p_load73_reg_3876(9),
      R => '0'
    );
\p_load_reg_3976_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(0),
      Q => \p_load_reg_3976_reg[9]_0\(0)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(1),
      Q => \p_load_reg_3976_reg[9]_0\(1)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(2),
      Q => \p_load_reg_3976_reg[9]_0\(2)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(3),
      Q => \p_load_reg_3976_reg[9]_0\(3)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(4),
      Q => \p_load_reg_3976_reg[9]_0\(4)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(5),
      Q => \p_load_reg_3976_reg[9]_0\(5)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(6),
      Q => \p_load_reg_3976_reg[9]_0\(6)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(7),
      Q => \p_load_reg_3976_reg[9]_0\(7)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(8),
      Q => \p_load_reg_3976_reg[9]_0\(8)
    );
\p_load_reg_3976_pp0_iter8_reg_reg[9]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_load_reg_3976(9),
      Q => \p_load_reg_3976_reg[9]_0\(9)
    );
\p_load_reg_3976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(0),
      Q => p_load_reg_3976(0),
      R => '0'
    );
\p_load_reg_3976_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(1),
      Q => p_load_reg_3976(1),
      R => '0'
    );
\p_load_reg_3976_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(2),
      Q => p_load_reg_3976(2),
      R => '0'
    );
\p_load_reg_3976_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(3),
      Q => p_load_reg_3976(3),
      R => '0'
    );
\p_load_reg_3976_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(4),
      Q => p_load_reg_3976(4),
      R => '0'
    );
\p_load_reg_3976_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(5),
      Q => p_load_reg_3976(5),
      R => '0'
    );
\p_load_reg_3976_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(6),
      Q => p_load_reg_3976(6),
      R => '0'
    );
\p_load_reg_3976_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(7),
      Q => p_load_reg_3976(7),
      R => '0'
    );
\p_load_reg_3976_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(8),
      Q => p_load_reg_3976(8),
      R => '0'
    );
\p_load_reg_3976_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_366,
      D => \empty_146_fu_312__0\(9),
      Q => p_load_reg_3976(9),
      R => '0'
    );
\sext_ln465_1_reg_4012[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(8),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(8),
      O => \sext_ln465_1_reg_4012[10]_i_2_n_5\
    );
\sext_ln465_1_reg_4012[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(7),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(7),
      O => \sext_ln465_1_reg_4012[10]_i_3_n_5\
    );
\sext_ln465_1_reg_4012[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_164_reg_837(9),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(9),
      I2 => zext_ln452_fu_1488_p1(9),
      I3 => zext_ln452_fu_1488_p1(10),
      O => \sext_ln465_1_reg_4012[10]_i_4_n_5\
    );
\sext_ln465_1_reg_4012[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln465_1_reg_4012[10]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(9),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(9),
      I3 => zext_ln452_fu_1488_p1(9),
      O => \sext_ln465_1_reg_4012[10]_i_5_n_5\
    );
\sext_ln465_1_reg_4012[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(8),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(8),
      I3 => \sext_ln465_1_reg_4012[10]_i_3_n_5\,
      O => \sext_ln465_1_reg_4012[10]_i_6_n_5\
    );
\sext_ln465_1_reg_4012[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln465_1_reg_4012_reg[10]_i_1_n_9\,
      O => K_2_fu_1506_p2(11)
    );
\sext_ln465_1_reg_4012[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(6),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(6),
      I3 => \sext_ln465_1_reg_4012[7]_i_3_n_5\,
      O => \sext_ln465_1_reg_4012[7]_i_10_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(5),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(5),
      I3 => \sext_ln465_1_reg_4012[7]_i_4_n_5\,
      O => \sext_ln465_1_reg_4012[7]_i_11_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(4),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(4),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(4),
      I3 => \sext_ln465_1_reg_4012[7]_i_5_n_5\,
      O => \sext_ln465_1_reg_4012[7]_i_12_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(3),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(3),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(3),
      I3 => \sext_ln465_1_reg_4012[7]_i_6_n_5\,
      O => \sext_ln465_1_reg_4012[7]_i_13_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(2),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(2),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(2),
      I3 => \sext_ln465_1_reg_4012[7]_i_7_n_5\,
      O => \sext_ln465_1_reg_4012[7]_i_14_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(1),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(1),
      I2 => zext_ln452_fu_1488_p1(1),
      O => \sext_ln465_1_reg_4012[7]_i_15_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_164_reg_837(0),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(0),
      O => \sext_ln465_1_reg_4012[7]_i_16_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(6),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(6),
      O => \sext_ln465_1_reg_4012[7]_i_2_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(5),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(5),
      O => \sext_ln465_1_reg_4012[7]_i_3_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(4),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(4),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(4),
      O => \sext_ln465_1_reg_4012[7]_i_4_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(3),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(3),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(3),
      O => \sext_ln465_1_reg_4012[7]_i_5_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(2),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(2),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(2),
      O => \sext_ln465_1_reg_4012[7]_i_6_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(1),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(1),
      O => \sext_ln465_1_reg_4012[7]_i_7_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_164_reg_837(0),
      O => \sext_ln465_1_reg_4012[7]_i_8_n_5\
    );
\sext_ln465_1_reg_4012[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln452_fu_1488_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(7),
      I2 => ap_phi_reg_pp0_iter2_empty_164_reg_837(7),
      I3 => \sext_ln465_1_reg_4012[7]_i_2_n_5\,
      O => \sext_ln465_1_reg_4012[7]_i_9_n_5\
    );
\sext_ln465_1_reg_4012_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(0),
      Q => sext_ln465_1_reg_4012(0),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(10),
      Q => sext_ln465_1_reg_4012(10),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln465_1_reg_4012_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln465_1_reg_4012_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln465_1_reg_4012_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln465_1_reg_4012_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln465_1_reg_4012_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln465_1_reg_4012_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln452_fu_1488_p1(10),
      DI(1) => \sext_ln465_1_reg_4012[10]_i_2_n_5\,
      DI(0) => \sext_ln465_1_reg_4012[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln465_1_reg_4012_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_2_fu_1506_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln465_1_reg_4012[10]_i_4_n_5\,
      S(1) => \sext_ln465_1_reg_4012[10]_i_5_n_5\,
      S(0) => \sext_ln465_1_reg_4012[10]_i_6_n_5\
    );
\sext_ln465_1_reg_4012_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(11),
      Q => sext_ln465_1_reg_4012(11),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(1),
      Q => sext_ln465_1_reg_4012(1),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(2),
      Q => sext_ln465_1_reg_4012(2),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(3),
      Q => sext_ln465_1_reg_4012(3),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(4),
      Q => sext_ln465_1_reg_4012(4),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(5),
      Q => sext_ln465_1_reg_4012(5),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(6),
      Q => sext_ln465_1_reg_4012(6),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(7),
      Q => sext_ln465_1_reg_4012(7),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln465_1_reg_4012_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln465_1_reg_4012_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln465_1_reg_4012_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln465_1_reg_4012_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln465_1_reg_4012_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln465_1_reg_4012_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln465_1_reg_4012_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln465_1_reg_4012_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln465_1_reg_4012[7]_i_2_n_5\,
      DI(6) => \sext_ln465_1_reg_4012[7]_i_3_n_5\,
      DI(5) => \sext_ln465_1_reg_4012[7]_i_4_n_5\,
      DI(4) => \sext_ln465_1_reg_4012[7]_i_5_n_5\,
      DI(3) => \sext_ln465_1_reg_4012[7]_i_6_n_5\,
      DI(2) => \sext_ln465_1_reg_4012[7]_i_7_n_5\,
      DI(1) => zext_ln452_fu_1488_p1(1),
      DI(0) => \sext_ln465_1_reg_4012[7]_i_8_n_5\,
      O(7 downto 0) => K_2_fu_1506_p2(7 downto 0),
      S(7) => \sext_ln465_1_reg_4012[7]_i_9_n_5\,
      S(6) => \sext_ln465_1_reg_4012[7]_i_10_n_5\,
      S(5) => \sext_ln465_1_reg_4012[7]_i_11_n_5\,
      S(4) => \sext_ln465_1_reg_4012[7]_i_12_n_5\,
      S(3) => \sext_ln465_1_reg_4012[7]_i_13_n_5\,
      S(2) => \sext_ln465_1_reg_4012[7]_i_14_n_5\,
      S(1) => \sext_ln465_1_reg_4012[7]_i_15_n_5\,
      S(0) => \sext_ln465_1_reg_4012[7]_i_16_n_5\
    );
\sext_ln465_1_reg_4012_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(8),
      Q => sext_ln465_1_reg_4012(8),
      R => '0'
    );
\sext_ln465_1_reg_4012_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_2_fu_1506_p2(9),
      Q => sext_ln465_1_reg_4012(9),
      R => '0'
    );
\sext_ln465_2_reg_4017[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(8),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(8),
      O => \sext_ln465_2_reg_4017[10]_i_2_n_5\
    );
\sext_ln465_2_reg_4017[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(7),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(7),
      O => \sext_ln465_2_reg_4017[10]_i_3_n_5\
    );
\sext_ln465_2_reg_4017[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(9),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(9),
      I2 => zext_ln454_fu_1548_p1(9),
      I3 => zext_ln454_fu_1548_p1(10),
      O => \sext_ln465_2_reg_4017[10]_i_4_n_5\
    );
\sext_ln465_2_reg_4017[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln465_2_reg_4017[10]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(9),
      I2 => ap_phi_reg_pp0_iter2_empty_149_reg_801(9),
      I3 => zext_ln454_fu_1548_p1(9),
      O => \sext_ln465_2_reg_4017[10]_i_5_n_5\
    );
\sext_ln465_2_reg_4017[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(8),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(8),
      I3 => \sext_ln465_2_reg_4017[10]_i_3_n_5\,
      O => \sext_ln465_2_reg_4017[10]_i_6_n_5\
    );
\sext_ln465_2_reg_4017[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln465_2_reg_4017_reg[10]_i_1_n_9\,
      O => K_4_fu_1566_p2(11)
    );
\sext_ln465_2_reg_4017[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(6),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(6),
      I3 => \sext_ln465_2_reg_4017[7]_i_3_n_5\,
      O => \sext_ln465_2_reg_4017[7]_i_10_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(5),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(5),
      I3 => \sext_ln465_2_reg_4017[7]_i_4_n_5\,
      O => \sext_ln465_2_reg_4017[7]_i_11_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(4),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(4),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(4),
      I3 => \sext_ln465_2_reg_4017[7]_i_5_n_5\,
      O => \sext_ln465_2_reg_4017[7]_i_12_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(3),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(3),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(3),
      I3 => \sext_ln465_2_reg_4017[7]_i_6_n_5\,
      O => \sext_ln465_2_reg_4017[7]_i_13_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(2),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(2),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(2),
      I3 => \sext_ln465_2_reg_4017[7]_i_7_n_5\,
      O => \sext_ln465_2_reg_4017[7]_i_14_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_149_reg_801(1),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(1),
      I2 => zext_ln454_fu_1548_p1(1),
      O => \sext_ln465_2_reg_4017[7]_i_15_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(0),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(0),
      O => \sext_ln465_2_reg_4017[7]_i_16_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(6),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(6),
      O => \sext_ln465_2_reg_4017[7]_i_2_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(5),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(5),
      O => \sext_ln465_2_reg_4017[7]_i_3_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(4),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(4),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(4),
      O => \sext_ln465_2_reg_4017[7]_i_4_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(3),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(3),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(3),
      O => \sext_ln465_2_reg_4017[7]_i_5_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(2),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(2),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(2),
      O => \sext_ln465_2_reg_4017[7]_i_6_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_149_reg_801(1),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(1),
      O => \sext_ln465_2_reg_4017[7]_i_7_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(0),
      O => \sext_ln465_2_reg_4017[7]_i_8_n_5\
    );
\sext_ln465_2_reg_4017[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln454_fu_1548_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(7),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(7),
      I3 => \sext_ln465_2_reg_4017[7]_i_2_n_5\,
      O => \sext_ln465_2_reg_4017[7]_i_9_n_5\
    );
\sext_ln465_2_reg_4017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(0),
      Q => sext_ln465_2_reg_4017(0),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(10),
      Q => sext_ln465_2_reg_4017(10),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln465_2_reg_4017_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln465_2_reg_4017_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln465_2_reg_4017_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln465_2_reg_4017_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln465_2_reg_4017_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln465_2_reg_4017_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln454_fu_1548_p1(10),
      DI(1) => \sext_ln465_2_reg_4017[10]_i_2_n_5\,
      DI(0) => \sext_ln465_2_reg_4017[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln465_2_reg_4017_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_4_fu_1566_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln465_2_reg_4017[10]_i_4_n_5\,
      S(1) => \sext_ln465_2_reg_4017[10]_i_5_n_5\,
      S(0) => \sext_ln465_2_reg_4017[10]_i_6_n_5\
    );
\sext_ln465_2_reg_4017_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(11),
      Q => sext_ln465_2_reg_4017(11),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(1),
      Q => sext_ln465_2_reg_4017(1),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(2),
      Q => sext_ln465_2_reg_4017(2),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(3),
      Q => sext_ln465_2_reg_4017(3),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(4),
      Q => sext_ln465_2_reg_4017(4),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(5),
      Q => sext_ln465_2_reg_4017(5),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(6),
      Q => sext_ln465_2_reg_4017(6),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(7),
      Q => sext_ln465_2_reg_4017(7),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln465_2_reg_4017_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln465_2_reg_4017_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln465_2_reg_4017_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln465_2_reg_4017_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln465_2_reg_4017_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln465_2_reg_4017_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln465_2_reg_4017_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln465_2_reg_4017_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln465_2_reg_4017[7]_i_2_n_5\,
      DI(6) => \sext_ln465_2_reg_4017[7]_i_3_n_5\,
      DI(5) => \sext_ln465_2_reg_4017[7]_i_4_n_5\,
      DI(4) => \sext_ln465_2_reg_4017[7]_i_5_n_5\,
      DI(3) => \sext_ln465_2_reg_4017[7]_i_6_n_5\,
      DI(2) => \sext_ln465_2_reg_4017[7]_i_7_n_5\,
      DI(1) => zext_ln454_fu_1548_p1(1),
      DI(0) => \sext_ln465_2_reg_4017[7]_i_8_n_5\,
      O(7 downto 0) => K_4_fu_1566_p2(7 downto 0),
      S(7) => \sext_ln465_2_reg_4017[7]_i_9_n_5\,
      S(6) => \sext_ln465_2_reg_4017[7]_i_10_n_5\,
      S(5) => \sext_ln465_2_reg_4017[7]_i_11_n_5\,
      S(4) => \sext_ln465_2_reg_4017[7]_i_12_n_5\,
      S(3) => \sext_ln465_2_reg_4017[7]_i_13_n_5\,
      S(2) => \sext_ln465_2_reg_4017[7]_i_14_n_5\,
      S(1) => \sext_ln465_2_reg_4017[7]_i_15_n_5\,
      S(0) => \sext_ln465_2_reg_4017[7]_i_16_n_5\
    );
\sext_ln465_2_reg_4017_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(8),
      Q => sext_ln465_2_reg_4017(8),
      R => '0'
    );
\sext_ln465_2_reg_4017_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_4_fu_1566_p2(9),
      Q => sext_ln465_2_reg_4017(9),
      R => '0'
    );
\sext_ln465_3_reg_4022[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln456_fu_1616_p1(8),
      I1 => empty_148_reg_665(8),
      I2 => \g_2_reg_723__0\(8),
      O => \sext_ln465_3_reg_4022[10]_i_2_n_5\
    );
\sext_ln465_3_reg_4022[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln456_fu_1616_p1(7),
      I1 => empty_148_reg_665(7),
      I2 => \g_2_reg_723__0\(7),
      O => \sext_ln465_3_reg_4022[10]_i_3_n_5\
    );
\sext_ln465_3_reg_4022[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \g_2_reg_723__0\(9),
      I1 => empty_148_reg_665(9),
      I2 => zext_ln456_fu_1616_p1(9),
      I3 => zext_ln456_fu_1616_p1(10),
      O => \sext_ln465_3_reg_4022[10]_i_4_n_5\
    );
\sext_ln465_3_reg_4022[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln465_3_reg_4022[10]_i_2_n_5\,
      I1 => \g_2_reg_723__0\(9),
      I2 => empty_148_reg_665(9),
      I3 => zext_ln456_fu_1616_p1(9),
      O => \sext_ln465_3_reg_4022[10]_i_5_n_5\
    );
\sext_ln465_3_reg_4022[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln456_fu_1616_p1(8),
      I1 => empty_148_reg_665(8),
      I2 => \g_2_reg_723__0\(8),
      I3 => \sext_ln465_3_reg_4022[10]_i_3_n_5\,
      O => \sext_ln465_3_reg_4022[10]_i_6_n_5\
    );
\sext_ln465_3_reg_4022[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln465_3_reg_4022_reg[10]_i_1_n_9\,
      O => K_6_fu_1626_p2(11)
    );
\sext_ln465_3_reg_4022[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln456_fu_1616_p1(6),
      I1 => empty_148_reg_665(6),
      I2 => \g_2_reg_723__0\(6),
      I3 => \sext_ln465_3_reg_4022[7]_i_3_n_5\,
      O => \sext_ln465_3_reg_4022[7]_i_10_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln456_fu_1616_p1(5),
      I1 => empty_148_reg_665(5),
      I2 => \g_2_reg_723__0\(5),
      I3 => \sext_ln465_3_reg_4022[7]_i_4_n_5\,
      O => \sext_ln465_3_reg_4022[7]_i_11_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(4),
      I1 => zext_ln456_fu_1616_p1(4),
      I2 => \g_2_reg_723__0\(4),
      I3 => \sext_ln465_3_reg_4022[7]_i_5_n_5\,
      O => \sext_ln465_3_reg_4022[7]_i_12_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(3),
      I1 => zext_ln456_fu_1616_p1(3),
      I2 => \g_2_reg_723__0\(3),
      I3 => \sext_ln465_3_reg_4022[7]_i_6_n_5\,
      O => \sext_ln465_3_reg_4022[7]_i_13_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(2),
      I1 => zext_ln456_fu_1616_p1(2),
      I2 => \g_2_reg_723__0\(2),
      I3 => \sext_ln465_3_reg_4022[7]_i_7_n_5\,
      O => \sext_ln465_3_reg_4022[7]_i_14_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \g_2_reg_723__0\(1),
      I1 => empty_148_reg_665(1),
      I2 => zext_ln456_fu_1616_p1(1),
      O => \sext_ln465_3_reg_4022[7]_i_15_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_2_reg_723__0\(0),
      I1 => empty_148_reg_665(0),
      O => \sext_ln465_3_reg_4022[7]_i_16_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln456_fu_1616_p1(6),
      I1 => empty_148_reg_665(6),
      I2 => \g_2_reg_723__0\(6),
      O => \sext_ln465_3_reg_4022[7]_i_2_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln456_fu_1616_p1(5),
      I1 => empty_148_reg_665(5),
      I2 => \g_2_reg_723__0\(5),
      O => \sext_ln465_3_reg_4022[7]_i_3_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(4),
      I1 => zext_ln456_fu_1616_p1(4),
      I2 => \g_2_reg_723__0\(4),
      O => \sext_ln465_3_reg_4022[7]_i_4_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(3),
      I1 => zext_ln456_fu_1616_p1(3),
      I2 => \g_2_reg_723__0\(3),
      O => \sext_ln465_3_reg_4022[7]_i_5_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(2),
      I1 => zext_ln456_fu_1616_p1(2),
      I2 => \g_2_reg_723__0\(2),
      O => \sext_ln465_3_reg_4022[7]_i_6_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g_2_reg_723__0\(1),
      I1 => empty_148_reg_665(1),
      O => \sext_ln465_3_reg_4022[7]_i_7_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g_2_reg_723__0\(0),
      O => \sext_ln465_3_reg_4022[7]_i_8_n_5\
    );
\sext_ln465_3_reg_4022[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln456_fu_1616_p1(7),
      I1 => empty_148_reg_665(7),
      I2 => \g_2_reg_723__0\(7),
      I3 => \sext_ln465_3_reg_4022[7]_i_2_n_5\,
      O => \sext_ln465_3_reg_4022[7]_i_9_n_5\
    );
\sext_ln465_3_reg_4022_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(0),
      Q => sext_ln465_3_reg_4022(0),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(10),
      Q => sext_ln465_3_reg_4022(10),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln465_3_reg_4022_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln465_3_reg_4022_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln465_3_reg_4022_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln465_3_reg_4022_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln465_3_reg_4022_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln465_3_reg_4022_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln456_fu_1616_p1(10),
      DI(1) => \sext_ln465_3_reg_4022[10]_i_2_n_5\,
      DI(0) => \sext_ln465_3_reg_4022[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln465_3_reg_4022_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_6_fu_1626_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln465_3_reg_4022[10]_i_4_n_5\,
      S(1) => \sext_ln465_3_reg_4022[10]_i_5_n_5\,
      S(0) => \sext_ln465_3_reg_4022[10]_i_6_n_5\
    );
\sext_ln465_3_reg_4022_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(11),
      Q => sext_ln465_3_reg_4022(11),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(1),
      Q => sext_ln465_3_reg_4022(1),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(2),
      Q => sext_ln465_3_reg_4022(2),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(3),
      Q => sext_ln465_3_reg_4022(3),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(4),
      Q => sext_ln465_3_reg_4022(4),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(5),
      Q => sext_ln465_3_reg_4022(5),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(6),
      Q => sext_ln465_3_reg_4022(6),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(7),
      Q => sext_ln465_3_reg_4022(7),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln465_3_reg_4022_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln465_3_reg_4022_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln465_3_reg_4022_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln465_3_reg_4022_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln465_3_reg_4022_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln465_3_reg_4022_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln465_3_reg_4022_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln465_3_reg_4022_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln465_3_reg_4022[7]_i_2_n_5\,
      DI(6) => \sext_ln465_3_reg_4022[7]_i_3_n_5\,
      DI(5) => \sext_ln465_3_reg_4022[7]_i_4_n_5\,
      DI(4) => \sext_ln465_3_reg_4022[7]_i_5_n_5\,
      DI(3) => \sext_ln465_3_reg_4022[7]_i_6_n_5\,
      DI(2) => \sext_ln465_3_reg_4022[7]_i_7_n_5\,
      DI(1) => zext_ln456_fu_1616_p1(1),
      DI(0) => \sext_ln465_3_reg_4022[7]_i_8_n_5\,
      O(7 downto 0) => K_6_fu_1626_p2(7 downto 0),
      S(7) => \sext_ln465_3_reg_4022[7]_i_9_n_5\,
      S(6) => \sext_ln465_3_reg_4022[7]_i_10_n_5\,
      S(5) => \sext_ln465_3_reg_4022[7]_i_11_n_5\,
      S(4) => \sext_ln465_3_reg_4022[7]_i_12_n_5\,
      S(3) => \sext_ln465_3_reg_4022[7]_i_13_n_5\,
      S(2) => \sext_ln465_3_reg_4022[7]_i_14_n_5\,
      S(1) => \sext_ln465_3_reg_4022[7]_i_15_n_5\,
      S(0) => \sext_ln465_3_reg_4022[7]_i_16_n_5\
    );
\sext_ln465_3_reg_4022_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(8),
      Q => sext_ln465_3_reg_4022(8),
      R => '0'
    );
\sext_ln465_3_reg_4022_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_6_fu_1626_p2(9),
      Q => sext_ln465_3_reg_4022(9),
      R => '0'
    );
\sext_ln465_reg_4006[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(8),
      I1 => \g_2_reg_723__0\(8),
      I2 => empty_163_reg_781(8),
      O => \sext_ln465_reg_4006[10]_i_2_n_5\
    );
\sext_ln465_reg_4006[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(7),
      I1 => \g_2_reg_723__0\(7),
      I2 => empty_163_reg_781(7),
      O => \sext_ln465_reg_4006[10]_i_3_n_5\
    );
\sext_ln465_reg_4006[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => empty_163_reg_781(9),
      I1 => \g_2_reg_723__0\(9),
      I2 => zext_ln450_fu_1412_p1(9),
      I3 => zext_ln450_fu_1412_p1(10),
      O => \sext_ln465_reg_4006[10]_i_4_n_5\
    );
\sext_ln465_reg_4006[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln465_reg_4006[10]_i_2_n_5\,
      I1 => empty_163_reg_781(9),
      I2 => \g_2_reg_723__0\(9),
      I3 => zext_ln450_fu_1412_p1(9),
      O => \sext_ln465_reg_4006[10]_i_5_n_5\
    );
\sext_ln465_reg_4006[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(8),
      I1 => \g_2_reg_723__0\(8),
      I2 => empty_163_reg_781(8),
      I3 => \sext_ln465_reg_4006[10]_i_3_n_5\,
      O => \sext_ln465_reg_4006[10]_i_6_n_5\
    );
\sext_ln465_reg_4006[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln465_reg_4006_reg[10]_i_1_n_9\,
      O => K_fu_1438_p2(11)
    );
\sext_ln465_reg_4006[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(6),
      I1 => \g_2_reg_723__0\(6),
      I2 => empty_163_reg_781(6),
      I3 => \sext_ln465_reg_4006[7]_i_3_n_5\,
      O => \sext_ln465_reg_4006[7]_i_10_n_5\
    );
\sext_ln465_reg_4006[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(5),
      I1 => \g_2_reg_723__0\(5),
      I2 => empty_163_reg_781(5),
      I3 => \sext_ln465_reg_4006[7]_i_4_n_5\,
      O => \sext_ln465_reg_4006[7]_i_11_n_5\
    );
\sext_ln465_reg_4006[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(4),
      I1 => \g_2_reg_723__0\(4),
      I2 => empty_163_reg_781(4),
      I3 => \sext_ln465_reg_4006[7]_i_5_n_5\,
      O => \sext_ln465_reg_4006[7]_i_12_n_5\
    );
\sext_ln465_reg_4006[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(3),
      I1 => \g_2_reg_723__0\(3),
      I2 => empty_163_reg_781(3),
      I3 => \sext_ln465_reg_4006[7]_i_6_n_5\,
      O => \sext_ln465_reg_4006[7]_i_13_n_5\
    );
\sext_ln465_reg_4006[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(2),
      I1 => \g_2_reg_723__0\(2),
      I2 => empty_163_reg_781(2),
      I3 => \sext_ln465_reg_4006[7]_i_7_n_5\,
      O => \sext_ln465_reg_4006[7]_i_14_n_5\
    );
\sext_ln465_reg_4006[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \g_2_reg_723__0\(1),
      I1 => empty_163_reg_781(1),
      I2 => zext_ln450_fu_1412_p1(1),
      O => \sext_ln465_reg_4006[7]_i_15_n_5\
    );
\sext_ln465_reg_4006[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_163_reg_781(0),
      I1 => \g_2_reg_723__0\(0),
      O => \sext_ln465_reg_4006[7]_i_16_n_5\
    );
\sext_ln465_reg_4006[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(6),
      I1 => \g_2_reg_723__0\(6),
      I2 => empty_163_reg_781(6),
      O => \sext_ln465_reg_4006[7]_i_2_n_5\
    );
\sext_ln465_reg_4006[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(5),
      I1 => \g_2_reg_723__0\(5),
      I2 => empty_163_reg_781(5),
      O => \sext_ln465_reg_4006[7]_i_3_n_5\
    );
\sext_ln465_reg_4006[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(4),
      I1 => \g_2_reg_723__0\(4),
      I2 => empty_163_reg_781(4),
      O => \sext_ln465_reg_4006[7]_i_4_n_5\
    );
\sext_ln465_reg_4006[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(3),
      I1 => \g_2_reg_723__0\(3),
      I2 => empty_163_reg_781(3),
      O => \sext_ln465_reg_4006[7]_i_5_n_5\
    );
\sext_ln465_reg_4006[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(2),
      I1 => \g_2_reg_723__0\(2),
      I2 => empty_163_reg_781(2),
      O => \sext_ln465_reg_4006[7]_i_6_n_5\
    );
\sext_ln465_reg_4006[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g_2_reg_723__0\(1),
      I1 => empty_163_reg_781(1),
      O => \sext_ln465_reg_4006[7]_i_7_n_5\
    );
\sext_ln465_reg_4006[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_163_reg_781(0),
      O => p_1_out(0)
    );
\sext_ln465_reg_4006[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln450_fu_1412_p1(7),
      I1 => \g_2_reg_723__0\(7),
      I2 => empty_163_reg_781(7),
      I3 => \sext_ln465_reg_4006[7]_i_2_n_5\,
      O => \sext_ln465_reg_4006[7]_i_9_n_5\
    );
\sext_ln465_reg_4006_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(0),
      Q => sext_ln465_reg_4006(0),
      R => '0'
    );
\sext_ln465_reg_4006_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(10),
      Q => sext_ln465_reg_4006(10),
      R => '0'
    );
\sext_ln465_reg_4006_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln465_reg_4006_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln465_reg_4006_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln465_reg_4006_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln465_reg_4006_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln465_reg_4006_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln465_reg_4006_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln450_fu_1412_p1(10),
      DI(1) => \sext_ln465_reg_4006[10]_i_2_n_5\,
      DI(0) => \sext_ln465_reg_4006[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln465_reg_4006_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_fu_1438_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln465_reg_4006[10]_i_4_n_5\,
      S(1) => \sext_ln465_reg_4006[10]_i_5_n_5\,
      S(0) => \sext_ln465_reg_4006[10]_i_6_n_5\
    );
\sext_ln465_reg_4006_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(11),
      Q => sext_ln465_reg_4006(11),
      R => '0'
    );
\sext_ln465_reg_4006_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(1),
      Q => sext_ln465_reg_4006(1),
      R => '0'
    );
\sext_ln465_reg_4006_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(2),
      Q => sext_ln465_reg_4006(2),
      R => '0'
    );
\sext_ln465_reg_4006_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(3),
      Q => sext_ln465_reg_4006(3),
      R => '0'
    );
\sext_ln465_reg_4006_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(4),
      Q => sext_ln465_reg_4006(4),
      R => '0'
    );
\sext_ln465_reg_4006_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(5),
      Q => sext_ln465_reg_4006(5),
      R => '0'
    );
\sext_ln465_reg_4006_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(6),
      Q => sext_ln465_reg_4006(6),
      R => '0'
    );
\sext_ln465_reg_4006_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(7),
      Q => sext_ln465_reg_4006(7),
      R => '0'
    );
\sext_ln465_reg_4006_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln465_reg_4006_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln465_reg_4006_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln465_reg_4006_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln465_reg_4006_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln465_reg_4006_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln465_reg_4006_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln465_reg_4006_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln465_reg_4006_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln465_reg_4006[7]_i_2_n_5\,
      DI(6) => \sext_ln465_reg_4006[7]_i_3_n_5\,
      DI(5) => \sext_ln465_reg_4006[7]_i_4_n_5\,
      DI(4) => \sext_ln465_reg_4006[7]_i_5_n_5\,
      DI(3) => \sext_ln465_reg_4006[7]_i_6_n_5\,
      DI(2) => \sext_ln465_reg_4006[7]_i_7_n_5\,
      DI(1) => zext_ln450_fu_1412_p1(1),
      DI(0) => p_1_out(0),
      O(7 downto 0) => K_fu_1438_p2(7 downto 0),
      S(7) => \sext_ln465_reg_4006[7]_i_9_n_5\,
      S(6) => \sext_ln465_reg_4006[7]_i_10_n_5\,
      S(5) => \sext_ln465_reg_4006[7]_i_11_n_5\,
      S(4) => \sext_ln465_reg_4006[7]_i_12_n_5\,
      S(3) => \sext_ln465_reg_4006[7]_i_13_n_5\,
      S(2) => \sext_ln465_reg_4006[7]_i_14_n_5\,
      S(1) => \sext_ln465_reg_4006[7]_i_15_n_5\,
      S(0) => \sext_ln465_reg_4006[7]_i_16_n_5\
    );
\sext_ln465_reg_4006_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(8),
      Q => sext_ln465_reg_4006(8),
      R => '0'
    );
\sext_ln465_reg_4006_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_fu_1438_p2(9),
      Q => sext_ln465_reg_4006(9),
      R => '0'
    );
\sext_ln466_1_reg_4038[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(8),
      I2 => \g_2_reg_723__0\(8),
      O => \sext_ln466_1_reg_4038[10]_i_2_n_5\
    );
\sext_ln466_1_reg_4038[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(7),
      I2 => \g_2_reg_723__0\(7),
      O => \sext_ln466_1_reg_4038[10]_i_3_n_5\
    );
\sext_ln466_1_reg_4038[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \g_2_reg_723__0\(9),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(9),
      I2 => zext_ln453_fu_1520_p1(9),
      I3 => zext_ln453_fu_1520_p1(10),
      O => \sext_ln466_1_reg_4038[10]_i_4_n_5\
    );
\sext_ln466_1_reg_4038[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln466_1_reg_4038[10]_i_2_n_5\,
      I1 => \g_2_reg_723__0\(9),
      I2 => ap_phi_reg_pp0_iter2_empty_156_reg_819(9),
      I3 => zext_ln453_fu_1520_p1(9),
      O => \sext_ln466_1_reg_4038[10]_i_5_n_5\
    );
\sext_ln466_1_reg_4038[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(8),
      I2 => \g_2_reg_723__0\(8),
      I3 => \sext_ln466_1_reg_4038[10]_i_3_n_5\,
      O => \sext_ln466_1_reg_4038[10]_i_6_n_5\
    );
\sext_ln466_1_reg_4038[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln466_1_reg_4038_reg[10]_i_1_n_9\,
      O => K_3_fu_1534_p2(11)
    );
\sext_ln466_1_reg_4038[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(6),
      I2 => \g_2_reg_723__0\(6),
      I3 => \sext_ln466_1_reg_4038[7]_i_3_n_5\,
      O => \sext_ln466_1_reg_4038[7]_i_10_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(5),
      I2 => \g_2_reg_723__0\(5),
      I3 => \sext_ln466_1_reg_4038[7]_i_4_n_5\,
      O => \sext_ln466_1_reg_4038[7]_i_11_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(4),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(4),
      I2 => \g_2_reg_723__0\(4),
      I3 => \sext_ln466_1_reg_4038[7]_i_5_n_5\,
      O => \sext_ln466_1_reg_4038[7]_i_12_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(3),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(3),
      I2 => \g_2_reg_723__0\(3),
      I3 => \sext_ln466_1_reg_4038[7]_i_6_n_5\,
      O => \sext_ln466_1_reg_4038[7]_i_13_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(2),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(2),
      I2 => \g_2_reg_723__0\(2),
      I3 => \sext_ln466_1_reg_4038[7]_i_7_n_5\,
      O => \sext_ln466_1_reg_4038[7]_i_14_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(1),
      I1 => \g_2_reg_723__0\(1),
      I2 => zext_ln453_fu_1520_p1(1),
      O => \sext_ln466_1_reg_4038[7]_i_15_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_2_reg_723__0\(0),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(0),
      O => \sext_ln466_1_reg_4038[7]_i_16_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(6),
      I2 => \g_2_reg_723__0\(6),
      O => \sext_ln466_1_reg_4038[7]_i_2_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(5),
      I2 => \g_2_reg_723__0\(5),
      O => \sext_ln466_1_reg_4038[7]_i_3_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(4),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(4),
      I2 => \g_2_reg_723__0\(4),
      O => \sext_ln466_1_reg_4038[7]_i_4_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(3),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(3),
      I2 => \g_2_reg_723__0\(3),
      O => \sext_ln466_1_reg_4038[7]_i_5_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(2),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(2),
      I2 => \g_2_reg_723__0\(2),
      O => \sext_ln466_1_reg_4038[7]_i_6_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(1),
      I1 => \g_2_reg_723__0\(1),
      O => \sext_ln466_1_reg_4038[7]_i_7_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_156_reg_819(0),
      O => \sext_ln466_1_reg_4038[7]_i_8_n_5\
    );
\sext_ln466_1_reg_4038[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln453_fu_1520_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_156_reg_819(7),
      I2 => \g_2_reg_723__0\(7),
      I3 => \sext_ln466_1_reg_4038[7]_i_2_n_5\,
      O => \sext_ln466_1_reg_4038[7]_i_9_n_5\
    );
\sext_ln466_1_reg_4038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(0),
      Q => sext_ln466_1_reg_4038(0),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(10),
      Q => sext_ln466_1_reg_4038(10),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln466_1_reg_4038_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln466_1_reg_4038_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln466_1_reg_4038_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln466_1_reg_4038_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln466_1_reg_4038_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln466_1_reg_4038_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln453_fu_1520_p1(10),
      DI(1) => \sext_ln466_1_reg_4038[10]_i_2_n_5\,
      DI(0) => \sext_ln466_1_reg_4038[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln466_1_reg_4038_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_3_fu_1534_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln466_1_reg_4038[10]_i_4_n_5\,
      S(1) => \sext_ln466_1_reg_4038[10]_i_5_n_5\,
      S(0) => \sext_ln466_1_reg_4038[10]_i_6_n_5\
    );
\sext_ln466_1_reg_4038_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(11),
      Q => sext_ln466_1_reg_4038(11),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(1),
      Q => sext_ln466_1_reg_4038(1),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(2),
      Q => sext_ln466_1_reg_4038(2),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(3),
      Q => sext_ln466_1_reg_4038(3),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(4),
      Q => sext_ln466_1_reg_4038(4),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(5),
      Q => sext_ln466_1_reg_4038(5),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(6),
      Q => sext_ln466_1_reg_4038(6),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(7),
      Q => sext_ln466_1_reg_4038(7),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln466_1_reg_4038_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln466_1_reg_4038_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln466_1_reg_4038_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln466_1_reg_4038_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln466_1_reg_4038_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln466_1_reg_4038_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln466_1_reg_4038_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln466_1_reg_4038_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln466_1_reg_4038[7]_i_2_n_5\,
      DI(6) => \sext_ln466_1_reg_4038[7]_i_3_n_5\,
      DI(5) => \sext_ln466_1_reg_4038[7]_i_4_n_5\,
      DI(4) => \sext_ln466_1_reg_4038[7]_i_5_n_5\,
      DI(3) => \sext_ln466_1_reg_4038[7]_i_6_n_5\,
      DI(2) => \sext_ln466_1_reg_4038[7]_i_7_n_5\,
      DI(1) => zext_ln453_fu_1520_p1(1),
      DI(0) => \sext_ln466_1_reg_4038[7]_i_8_n_5\,
      O(7 downto 0) => K_3_fu_1534_p2(7 downto 0),
      S(7) => \sext_ln466_1_reg_4038[7]_i_9_n_5\,
      S(6) => \sext_ln466_1_reg_4038[7]_i_10_n_5\,
      S(5) => \sext_ln466_1_reg_4038[7]_i_11_n_5\,
      S(4) => \sext_ln466_1_reg_4038[7]_i_12_n_5\,
      S(3) => \sext_ln466_1_reg_4038[7]_i_13_n_5\,
      S(2) => \sext_ln466_1_reg_4038[7]_i_14_n_5\,
      S(1) => \sext_ln466_1_reg_4038[7]_i_15_n_5\,
      S(0) => \sext_ln466_1_reg_4038[7]_i_16_n_5\
    );
\sext_ln466_1_reg_4038_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(8),
      Q => sext_ln466_1_reg_4038(8),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_3_fu_1534_p2(9),
      Q => sext_ln466_1_reg_4038(9),
      R => '0'
    );
\sext_ln466_2_reg_4044[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(8),
      I1 => zext_ln459_fu_1704_p1(8),
      I2 => \g_2_reg_723__0\(8),
      O => \sext_ln466_2_reg_4044[10]_i_2_n_5\
    );
\sext_ln466_2_reg_4044[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(7),
      I1 => zext_ln459_fu_1704_p1(7),
      I2 => \g_2_reg_723__0\(7),
      O => \sext_ln466_2_reg_4044[10]_i_3_n_5\
    );
\sext_ln466_2_reg_4044[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B24D"
    )
        port map (
      I0 => \g_2_reg_723__0\(9),
      I1 => zext_ln459_fu_1704_p1(9),
      I2 => empty_129_fu_244(9),
      I3 => zext_ln459_fu_1704_p1(10),
      O => \sext_ln466_2_reg_4044[10]_i_4_n_5\
    );
\sext_ln466_2_reg_4044[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln466_2_reg_4044[10]_i_2_n_5\,
      I1 => \g_2_reg_723__0\(9),
      I2 => empty_129_fu_244(9),
      I3 => zext_ln459_fu_1704_p1(9),
      O => \sext_ln466_2_reg_4044[10]_i_5_n_5\
    );
\sext_ln466_2_reg_4044[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(8),
      I1 => zext_ln459_fu_1704_p1(8),
      I2 => \g_2_reg_723__0\(8),
      I3 => \sext_ln466_2_reg_4044[10]_i_3_n_5\,
      O => \sext_ln466_2_reg_4044[10]_i_6_n_5\
    );
\sext_ln466_2_reg_4044[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln466_2_reg_4044_reg[10]_i_1_n_9\,
      O => K_9_fu_1718_p2(11)
    );
\sext_ln466_2_reg_4044[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(6),
      I1 => zext_ln459_fu_1704_p1(6),
      I2 => \g_2_reg_723__0\(6),
      I3 => \sext_ln466_2_reg_4044[7]_i_3_n_5\,
      O => \sext_ln466_2_reg_4044[7]_i_10_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(5),
      I1 => zext_ln459_fu_1704_p1(5),
      I2 => \g_2_reg_723__0\(5),
      I3 => \sext_ln466_2_reg_4044[7]_i_4_n_5\,
      O => \sext_ln466_2_reg_4044[7]_i_11_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(4),
      I1 => zext_ln459_fu_1704_p1(4),
      I2 => \g_2_reg_723__0\(4),
      I3 => \sext_ln466_2_reg_4044[7]_i_5_n_5\,
      O => \sext_ln466_2_reg_4044[7]_i_12_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(3),
      I1 => zext_ln459_fu_1704_p1(3),
      I2 => \g_2_reg_723__0\(3),
      I3 => \sext_ln466_2_reg_4044[7]_i_6_n_5\,
      O => \sext_ln466_2_reg_4044[7]_i_13_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(2),
      I1 => zext_ln459_fu_1704_p1(2),
      I2 => \g_2_reg_723__0\(2),
      I3 => \sext_ln466_2_reg_4044[7]_i_7_n_5\,
      O => \sext_ln466_2_reg_4044[7]_i_14_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \g_2_reg_723__0\(1),
      I1 => empty_129_fu_244(1),
      I2 => zext_ln459_fu_1704_p1(1),
      O => \sext_ln466_2_reg_4044[7]_i_15_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \g_2_reg_723__0\(0),
      I1 => empty_129_fu_244(0),
      O => \sext_ln466_2_reg_4044[7]_i_16_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(6),
      I1 => zext_ln459_fu_1704_p1(6),
      I2 => \g_2_reg_723__0\(6),
      O => \sext_ln466_2_reg_4044[7]_i_2_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(5),
      I1 => zext_ln459_fu_1704_p1(5),
      I2 => \g_2_reg_723__0\(5),
      O => \sext_ln466_2_reg_4044[7]_i_3_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(4),
      I1 => zext_ln459_fu_1704_p1(4),
      I2 => \g_2_reg_723__0\(4),
      O => \sext_ln466_2_reg_4044[7]_i_4_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(3),
      I1 => zext_ln459_fu_1704_p1(3),
      I2 => \g_2_reg_723__0\(3),
      O => \sext_ln466_2_reg_4044[7]_i_5_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(2),
      I1 => zext_ln459_fu_1704_p1(2),
      I2 => \g_2_reg_723__0\(2),
      O => \sext_ln466_2_reg_4044[7]_i_6_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \g_2_reg_723__0\(1),
      I1 => empty_129_fu_244(1),
      O => \sext_ln466_2_reg_4044[7]_i_7_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g_2_reg_723__0\(0),
      O => \sext_ln466_2_reg_4044[7]_i_8_n_5\
    );
\sext_ln466_2_reg_4044[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(7),
      I1 => zext_ln459_fu_1704_p1(7),
      I2 => \g_2_reg_723__0\(7),
      I3 => \sext_ln466_2_reg_4044[7]_i_2_n_5\,
      O => \sext_ln466_2_reg_4044[7]_i_9_n_5\
    );
\sext_ln466_2_reg_4044_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(0),
      Q => sext_ln466_2_reg_4044(0),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(10),
      Q => sext_ln466_2_reg_4044(10),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln466_2_reg_4044_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln466_2_reg_4044_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln466_2_reg_4044_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln466_2_reg_4044_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln466_2_reg_4044_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln466_2_reg_4044_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln459_fu_1704_p1(10),
      DI(1) => \sext_ln466_2_reg_4044[10]_i_2_n_5\,
      DI(0) => \sext_ln466_2_reg_4044[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln466_2_reg_4044_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_9_fu_1718_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln466_2_reg_4044[10]_i_4_n_5\,
      S(1) => \sext_ln466_2_reg_4044[10]_i_5_n_5\,
      S(0) => \sext_ln466_2_reg_4044[10]_i_6_n_5\
    );
\sext_ln466_2_reg_4044_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(11),
      Q => sext_ln466_2_reg_4044(11),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(1),
      Q => sext_ln466_2_reg_4044(1),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(2),
      Q => sext_ln466_2_reg_4044(2),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(3),
      Q => sext_ln466_2_reg_4044(3),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(4),
      Q => sext_ln466_2_reg_4044(4),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(5),
      Q => sext_ln466_2_reg_4044(5),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(6),
      Q => sext_ln466_2_reg_4044(6),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(7),
      Q => sext_ln466_2_reg_4044(7),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln466_2_reg_4044_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln466_2_reg_4044_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln466_2_reg_4044_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln466_2_reg_4044_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln466_2_reg_4044_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln466_2_reg_4044_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln466_2_reg_4044_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln466_2_reg_4044_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln466_2_reg_4044[7]_i_2_n_5\,
      DI(6) => \sext_ln466_2_reg_4044[7]_i_3_n_5\,
      DI(5) => \sext_ln466_2_reg_4044[7]_i_4_n_5\,
      DI(4) => \sext_ln466_2_reg_4044[7]_i_5_n_5\,
      DI(3) => \sext_ln466_2_reg_4044[7]_i_6_n_5\,
      DI(2) => \sext_ln466_2_reg_4044[7]_i_7_n_5\,
      DI(1) => zext_ln459_fu_1704_p1(1),
      DI(0) => \sext_ln466_2_reg_4044[7]_i_8_n_5\,
      O(7 downto 0) => K_9_fu_1718_p2(7 downto 0),
      S(7) => \sext_ln466_2_reg_4044[7]_i_9_n_5\,
      S(6) => \sext_ln466_2_reg_4044[7]_i_10_n_5\,
      S(5) => \sext_ln466_2_reg_4044[7]_i_11_n_5\,
      S(4) => \sext_ln466_2_reg_4044[7]_i_12_n_5\,
      S(3) => \sext_ln466_2_reg_4044[7]_i_13_n_5\,
      S(2) => \sext_ln466_2_reg_4044[7]_i_14_n_5\,
      S(1) => \sext_ln466_2_reg_4044[7]_i_15_n_5\,
      S(0) => \sext_ln466_2_reg_4044[7]_i_16_n_5\
    );
\sext_ln466_2_reg_4044_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(8),
      Q => sext_ln466_2_reg_4044(8),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_9_fu_1718_p2(9),
      Q => sext_ln466_2_reg_4044(9),
      R => '0'
    );
\sext_ln466_3_reg_4050[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(8),
      I1 => \empty_127_fu_236_reg_n_5_[8]\,
      I2 => empty_163_reg_781(8),
      O => \sext_ln466_3_reg_4050[10]_i_2_n_5\
    );
\sext_ln466_3_reg_4050[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(7),
      I1 => \empty_127_fu_236_reg_n_5_[7]\,
      I2 => empty_163_reg_781(7),
      O => \sext_ln466_3_reg_4050[10]_i_3_n_5\
    );
\sext_ln466_3_reg_4050[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => empty_163_reg_781(9),
      I1 => \empty_127_fu_236_reg_n_5_[9]\,
      I2 => zext_ln461_fu_1764_p1(9),
      I3 => zext_ln461_fu_1764_p1(10),
      O => \sext_ln466_3_reg_4050[10]_i_4_n_5\
    );
\sext_ln466_3_reg_4050[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln466_3_reg_4050[10]_i_2_n_5\,
      I1 => empty_163_reg_781(9),
      I2 => \empty_127_fu_236_reg_n_5_[9]\,
      I3 => zext_ln461_fu_1764_p1(9),
      O => \sext_ln466_3_reg_4050[10]_i_5_n_5\
    );
\sext_ln466_3_reg_4050[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(8),
      I1 => \empty_127_fu_236_reg_n_5_[8]\,
      I2 => empty_163_reg_781(8),
      I3 => \sext_ln466_3_reg_4050[10]_i_3_n_5\,
      O => \sext_ln466_3_reg_4050[10]_i_6_n_5\
    );
\sext_ln466_3_reg_4050[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln466_3_reg_4050_reg[10]_i_1_n_9\,
      O => K_11_fu_1778_p2(11)
    );
\sext_ln466_3_reg_4050[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(6),
      I1 => \empty_127_fu_236_reg_n_5_[6]\,
      I2 => empty_163_reg_781(6),
      I3 => \sext_ln466_3_reg_4050[7]_i_3_n_5\,
      O => \sext_ln466_3_reg_4050[7]_i_10_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(5),
      I1 => \empty_127_fu_236_reg_n_5_[5]\,
      I2 => empty_163_reg_781(5),
      I3 => \sext_ln466_3_reg_4050[7]_i_4_n_5\,
      O => \sext_ln466_3_reg_4050[7]_i_11_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(4),
      I1 => \empty_127_fu_236_reg_n_5_[4]\,
      I2 => empty_163_reg_781(4),
      I3 => \sext_ln466_3_reg_4050[7]_i_5_n_5\,
      O => \sext_ln466_3_reg_4050[7]_i_12_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(3),
      I1 => \empty_127_fu_236_reg_n_5_[3]\,
      I2 => empty_163_reg_781(3),
      I3 => \sext_ln466_3_reg_4050[7]_i_6_n_5\,
      O => \sext_ln466_3_reg_4050[7]_i_13_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(2),
      I1 => \empty_127_fu_236_reg_n_5_[2]\,
      I2 => empty_163_reg_781(2),
      I3 => \sext_ln466_3_reg_4050[7]_i_7_n_5\,
      O => \sext_ln466_3_reg_4050[7]_i_14_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \empty_127_fu_236_reg_n_5_[1]\,
      I1 => empty_163_reg_781(1),
      I2 => zext_ln461_fu_1764_p1(1),
      O => \sext_ln466_3_reg_4050[7]_i_15_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_163_reg_781(0),
      I1 => \empty_127_fu_236_reg_n_5_[0]\,
      O => \sext_ln466_3_reg_4050[7]_i_16_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(6),
      I1 => \empty_127_fu_236_reg_n_5_[6]\,
      I2 => empty_163_reg_781(6),
      O => \sext_ln466_3_reg_4050[7]_i_2_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(5),
      I1 => \empty_127_fu_236_reg_n_5_[5]\,
      I2 => empty_163_reg_781(5),
      O => \sext_ln466_3_reg_4050[7]_i_3_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(4),
      I1 => \empty_127_fu_236_reg_n_5_[4]\,
      I2 => empty_163_reg_781(4),
      O => \sext_ln466_3_reg_4050[7]_i_4_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(3),
      I1 => \empty_127_fu_236_reg_n_5_[3]\,
      I2 => empty_163_reg_781(3),
      O => \sext_ln466_3_reg_4050[7]_i_5_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(2),
      I1 => \empty_127_fu_236_reg_n_5_[2]\,
      I2 => empty_163_reg_781(2),
      O => \sext_ln466_3_reg_4050[7]_i_6_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_127_fu_236_reg_n_5_[1]\,
      I1 => empty_163_reg_781(1),
      O => \sext_ln466_3_reg_4050[7]_i_7_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_163_reg_781(0),
      O => \sext_ln466_3_reg_4050[7]_i_8_n_5\
    );
\sext_ln466_3_reg_4050[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln461_fu_1764_p1(7),
      I1 => \empty_127_fu_236_reg_n_5_[7]\,
      I2 => empty_163_reg_781(7),
      I3 => \sext_ln466_3_reg_4050[7]_i_2_n_5\,
      O => \sext_ln466_3_reg_4050[7]_i_9_n_5\
    );
\sext_ln466_3_reg_4050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(0),
      Q => sext_ln466_3_reg_4050(0),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(10),
      Q => sext_ln466_3_reg_4050(10),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln466_3_reg_4050_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln466_3_reg_4050_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln466_3_reg_4050_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln466_3_reg_4050_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln466_3_reg_4050_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln466_3_reg_4050_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln461_fu_1764_p1(10),
      DI(1) => \sext_ln466_3_reg_4050[10]_i_2_n_5\,
      DI(0) => \sext_ln466_3_reg_4050[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln466_3_reg_4050_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_11_fu_1778_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln466_3_reg_4050[10]_i_4_n_5\,
      S(1) => \sext_ln466_3_reg_4050[10]_i_5_n_5\,
      S(0) => \sext_ln466_3_reg_4050[10]_i_6_n_5\
    );
\sext_ln466_3_reg_4050_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(11),
      Q => sext_ln466_3_reg_4050(11),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(1),
      Q => sext_ln466_3_reg_4050(1),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(2),
      Q => sext_ln466_3_reg_4050(2),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(3),
      Q => sext_ln466_3_reg_4050(3),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(4),
      Q => sext_ln466_3_reg_4050(4),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(5),
      Q => sext_ln466_3_reg_4050(5),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(6),
      Q => sext_ln466_3_reg_4050(6),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(7),
      Q => sext_ln466_3_reg_4050(7),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln466_3_reg_4050_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln466_3_reg_4050_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln466_3_reg_4050_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln466_3_reg_4050_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln466_3_reg_4050_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln466_3_reg_4050_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln466_3_reg_4050_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln466_3_reg_4050_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln466_3_reg_4050[7]_i_2_n_5\,
      DI(6) => \sext_ln466_3_reg_4050[7]_i_3_n_5\,
      DI(5) => \sext_ln466_3_reg_4050[7]_i_4_n_5\,
      DI(4) => \sext_ln466_3_reg_4050[7]_i_5_n_5\,
      DI(3) => \sext_ln466_3_reg_4050[7]_i_6_n_5\,
      DI(2) => \sext_ln466_3_reg_4050[7]_i_7_n_5\,
      DI(1) => zext_ln461_fu_1764_p1(1),
      DI(0) => \sext_ln466_3_reg_4050[7]_i_8_n_5\,
      O(7 downto 0) => K_11_fu_1778_p2(7 downto 0),
      S(7) => \sext_ln466_3_reg_4050[7]_i_9_n_5\,
      S(6) => \sext_ln466_3_reg_4050[7]_i_10_n_5\,
      S(5) => \sext_ln466_3_reg_4050[7]_i_11_n_5\,
      S(4) => \sext_ln466_3_reg_4050[7]_i_12_n_5\,
      S(3) => \sext_ln466_3_reg_4050[7]_i_13_n_5\,
      S(2) => \sext_ln466_3_reg_4050[7]_i_14_n_5\,
      S(1) => \sext_ln466_3_reg_4050[7]_i_15_n_5\,
      S(0) => \sext_ln466_3_reg_4050[7]_i_16_n_5\
    );
\sext_ln466_3_reg_4050_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(8),
      Q => sext_ln466_3_reg_4050(8),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_11_fu_1778_p2(9),
      Q => sext_ln466_3_reg_4050(9),
      R => '0'
    );
\sext_ln466_reg_4033[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(8),
      I2 => empty_163_reg_781(8),
      O => \sext_ln466_reg_4033[10]_i_2_n_5\
    );
\sext_ln466_reg_4033[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(7),
      I2 => empty_163_reg_781(7),
      O => \sext_ln466_reg_4033[10]_i_3_n_5\
    );
\sext_ln466_reg_4033[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => empty_163_reg_781(9),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(9),
      I2 => zext_ln451_fu_1452_p1(9),
      I3 => zext_ln451_fu_1452_p1(10),
      O => \sext_ln466_reg_4033[10]_i_4_n_5\
    );
\sext_ln466_reg_4033[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln466_reg_4033[10]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(9),
      I2 => empty_163_reg_781(9),
      I3 => zext_ln451_fu_1452_p1(9),
      O => \sext_ln466_reg_4033[10]_i_5_n_5\
    );
\sext_ln466_reg_4033[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(8),
      I2 => empty_163_reg_781(8),
      I3 => \sext_ln466_reg_4033[10]_i_3_n_5\,
      O => \sext_ln466_reg_4033[10]_i_6_n_5\
    );
\sext_ln466_reg_4033[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln466_reg_4033_reg[10]_i_1_n_9\,
      O => K_1_fu_1474_p2(11)
    );
\sext_ln466_reg_4033[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(6),
      I2 => empty_163_reg_781(6),
      I3 => \sext_ln466_reg_4033[7]_i_3_n_5\,
      O => \sext_ln466_reg_4033[7]_i_10_n_5\
    );
\sext_ln466_reg_4033[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(5),
      I2 => empty_163_reg_781(5),
      I3 => \sext_ln466_reg_4033[7]_i_4_n_5\,
      O => \sext_ln466_reg_4033[7]_i_11_n_5\
    );
\sext_ln466_reg_4033[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(4),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(4),
      I2 => empty_163_reg_781(4),
      I3 => \sext_ln466_reg_4033[7]_i_5_n_5\,
      O => \sext_ln466_reg_4033[7]_i_12_n_5\
    );
\sext_ln466_reg_4033[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(3),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(3),
      I2 => empty_163_reg_781(3),
      I3 => \sext_ln466_reg_4033[7]_i_6_n_5\,
      O => \sext_ln466_reg_4033[7]_i_13_n_5\
    );
\sext_ln466_reg_4033[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(2),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(2),
      I2 => empty_163_reg_781(2),
      I3 => \sext_ln466_reg_4033[7]_i_7_n_5\,
      O => \sext_ln466_reg_4033[7]_i_14_n_5\
    );
\sext_ln466_reg_4033[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_164_reg_837(1),
      I1 => empty_163_reg_781(1),
      I2 => zext_ln451_fu_1452_p1(1),
      O => \sext_ln466_reg_4033[7]_i_15_n_5\
    );
\sext_ln466_reg_4033[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_164_reg_837(0),
      I1 => empty_163_reg_781(0),
      O => \sext_ln466_reg_4033[7]_i_16_n_5\
    );
\sext_ln466_reg_4033[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(6),
      I2 => empty_163_reg_781(6),
      O => \sext_ln466_reg_4033[7]_i_2_n_5\
    );
\sext_ln466_reg_4033[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(5),
      I2 => empty_163_reg_781(5),
      O => \sext_ln466_reg_4033[7]_i_3_n_5\
    );
\sext_ln466_reg_4033[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(4),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(4),
      I2 => empty_163_reg_781(4),
      O => \sext_ln466_reg_4033[7]_i_4_n_5\
    );
\sext_ln466_reg_4033[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(3),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(3),
      I2 => empty_163_reg_781(3),
      O => \sext_ln466_reg_4033[7]_i_5_n_5\
    );
\sext_ln466_reg_4033[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(2),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(2),
      I2 => empty_163_reg_781(2),
      O => \sext_ln466_reg_4033[7]_i_6_n_5\
    );
\sext_ln466_reg_4033[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_164_reg_837(1),
      I1 => empty_163_reg_781(1),
      O => \sext_ln466_reg_4033[7]_i_7_n_5\
    );
\sext_ln466_reg_4033[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_164_reg_837(0),
      O => \sext_ln466_reg_4033[7]_i_8_n_5\
    );
\sext_ln466_reg_4033[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln451_fu_1452_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_164_reg_837(7),
      I2 => empty_163_reg_781(7),
      I3 => \sext_ln466_reg_4033[7]_i_2_n_5\,
      O => \sext_ln466_reg_4033[7]_i_9_n_5\
    );
\sext_ln466_reg_4033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(0),
      Q => sext_ln466_reg_4033(0),
      R => '0'
    );
\sext_ln466_reg_4033_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(10),
      Q => sext_ln466_reg_4033(10),
      R => '0'
    );
\sext_ln466_reg_4033_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln466_reg_4033_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln466_reg_4033_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln466_reg_4033_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln466_reg_4033_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln466_reg_4033_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln466_reg_4033_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln451_fu_1452_p1(10),
      DI(1) => \sext_ln466_reg_4033[10]_i_2_n_5\,
      DI(0) => \sext_ln466_reg_4033[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln466_reg_4033_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_1_fu_1474_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln466_reg_4033[10]_i_4_n_5\,
      S(1) => \sext_ln466_reg_4033[10]_i_5_n_5\,
      S(0) => \sext_ln466_reg_4033[10]_i_6_n_5\
    );
\sext_ln466_reg_4033_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(11),
      Q => sext_ln466_reg_4033(11),
      R => '0'
    );
\sext_ln466_reg_4033_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(1),
      Q => sext_ln466_reg_4033(1),
      R => '0'
    );
\sext_ln466_reg_4033_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(2),
      Q => sext_ln466_reg_4033(2),
      R => '0'
    );
\sext_ln466_reg_4033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(3),
      Q => sext_ln466_reg_4033(3),
      R => '0'
    );
\sext_ln466_reg_4033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(4),
      Q => sext_ln466_reg_4033(4),
      R => '0'
    );
\sext_ln466_reg_4033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(5),
      Q => sext_ln466_reg_4033(5),
      R => '0'
    );
\sext_ln466_reg_4033_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(6),
      Q => sext_ln466_reg_4033(6),
      R => '0'
    );
\sext_ln466_reg_4033_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(7),
      Q => sext_ln466_reg_4033(7),
      R => '0'
    );
\sext_ln466_reg_4033_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln466_reg_4033_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln466_reg_4033_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln466_reg_4033_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln466_reg_4033_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln466_reg_4033_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln466_reg_4033_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln466_reg_4033_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln466_reg_4033_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln466_reg_4033[7]_i_2_n_5\,
      DI(6) => \sext_ln466_reg_4033[7]_i_3_n_5\,
      DI(5) => \sext_ln466_reg_4033[7]_i_4_n_5\,
      DI(4) => \sext_ln466_reg_4033[7]_i_5_n_5\,
      DI(3) => \sext_ln466_reg_4033[7]_i_6_n_5\,
      DI(2) => \sext_ln466_reg_4033[7]_i_7_n_5\,
      DI(1) => zext_ln451_fu_1452_p1(1),
      DI(0) => \sext_ln466_reg_4033[7]_i_8_n_5\,
      O(7 downto 0) => K_1_fu_1474_p2(7 downto 0),
      S(7) => \sext_ln466_reg_4033[7]_i_9_n_5\,
      S(6) => \sext_ln466_reg_4033[7]_i_10_n_5\,
      S(5) => \sext_ln466_reg_4033[7]_i_11_n_5\,
      S(4) => \sext_ln466_reg_4033[7]_i_12_n_5\,
      S(3) => \sext_ln466_reg_4033[7]_i_13_n_5\,
      S(2) => \sext_ln466_reg_4033[7]_i_14_n_5\,
      S(1) => \sext_ln466_reg_4033[7]_i_15_n_5\,
      S(0) => \sext_ln466_reg_4033[7]_i_16_n_5\
    );
\sext_ln466_reg_4033_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(8),
      Q => sext_ln466_reg_4033(8),
      R => '0'
    );
\sext_ln466_reg_4033_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_1_fu_1474_p2(9),
      Q => sext_ln466_reg_4033(9),
      R => '0'
    );
\sext_ln467_1_reg_4065[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln457_fu_1640_p1(8),
      I1 => empty_148_reg_665(8),
      I2 => \empty_131_fu_252__0\(8),
      O => \sext_ln467_1_reg_4065[10]_i_2_n_5\
    );
\sext_ln467_1_reg_4065[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln457_fu_1640_p1(7),
      I1 => empty_148_reg_665(7),
      I2 => \empty_131_fu_252__0\(7),
      O => \sext_ln467_1_reg_4065[10]_i_3_n_5\
    );
\sext_ln467_1_reg_4065[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => \empty_131_fu_252__0\(9),
      I1 => empty_148_reg_665(9),
      I2 => zext_ln457_fu_1640_p1(9),
      I3 => zext_ln457_fu_1640_p1(10),
      O => \sext_ln467_1_reg_4065[10]_i_4_n_5\
    );
\sext_ln467_1_reg_4065[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln467_1_reg_4065[10]_i_2_n_5\,
      I1 => empty_148_reg_665(9),
      I2 => \empty_131_fu_252__0\(9),
      I3 => zext_ln457_fu_1640_p1(9),
      O => \sext_ln467_1_reg_4065[10]_i_5_n_5\
    );
\sext_ln467_1_reg_4065[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln457_fu_1640_p1(8),
      I1 => empty_148_reg_665(8),
      I2 => \empty_131_fu_252__0\(8),
      I3 => \sext_ln467_1_reg_4065[10]_i_3_n_5\,
      O => \sext_ln467_1_reg_4065[10]_i_6_n_5\
    );
\sext_ln467_1_reg_4065[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln467_1_reg_4065_reg[10]_i_1_n_9\,
      O => K_7_fu_1658_p2(11)
    );
\sext_ln467_1_reg_4065[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln457_fu_1640_p1(6),
      I1 => empty_148_reg_665(6),
      I2 => \empty_131_fu_252__0\(6),
      I3 => \sext_ln467_1_reg_4065[7]_i_3_n_5\,
      O => \sext_ln467_1_reg_4065[7]_i_10_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln457_fu_1640_p1(5),
      I1 => empty_148_reg_665(5),
      I2 => \empty_131_fu_252__0\(5),
      I3 => \sext_ln467_1_reg_4065[7]_i_4_n_5\,
      O => \sext_ln467_1_reg_4065[7]_i_11_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(4),
      I1 => zext_ln457_fu_1640_p1(4),
      I2 => \empty_131_fu_252__0\(4),
      I3 => \sext_ln467_1_reg_4065[7]_i_5_n_5\,
      O => \sext_ln467_1_reg_4065[7]_i_12_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(3),
      I1 => zext_ln457_fu_1640_p1(3),
      I2 => \empty_131_fu_252__0\(3),
      I3 => \sext_ln467_1_reg_4065[7]_i_6_n_5\,
      O => \sext_ln467_1_reg_4065[7]_i_13_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(2),
      I1 => zext_ln457_fu_1640_p1(2),
      I2 => \empty_131_fu_252__0\(2),
      I3 => \sext_ln467_1_reg_4065[7]_i_7_n_5\,
      O => \sext_ln467_1_reg_4065[7]_i_14_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \empty_131_fu_252__0\(1),
      I1 => empty_148_reg_665(1),
      I2 => zext_ln457_fu_1640_p1(1),
      O => \sext_ln467_1_reg_4065[7]_i_15_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_148_reg_665(0),
      I1 => \empty_131_fu_252__0\(0),
      O => \sext_ln467_1_reg_4065[7]_i_16_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln457_fu_1640_p1(6),
      I1 => empty_148_reg_665(6),
      I2 => \empty_131_fu_252__0\(6),
      O => \sext_ln467_1_reg_4065[7]_i_2_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln457_fu_1640_p1(5),
      I1 => empty_148_reg_665(5),
      I2 => \empty_131_fu_252__0\(5),
      O => \sext_ln467_1_reg_4065[7]_i_3_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(4),
      I1 => zext_ln457_fu_1640_p1(4),
      I2 => \empty_131_fu_252__0\(4),
      O => \sext_ln467_1_reg_4065[7]_i_4_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(3),
      I1 => zext_ln457_fu_1640_p1(3),
      I2 => \empty_131_fu_252__0\(3),
      O => \sext_ln467_1_reg_4065[7]_i_5_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(2),
      I1 => zext_ln457_fu_1640_p1(2),
      I2 => \empty_131_fu_252__0\(2),
      O => \sext_ln467_1_reg_4065[7]_i_6_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_131_fu_252__0\(1),
      I1 => empty_148_reg_665(1),
      O => \sext_ln467_1_reg_4065[7]_i_7_n_5\
    );
\sext_ln467_1_reg_4065[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_148_reg_665(0),
      O => p_0_in(0)
    );
\sext_ln467_1_reg_4065[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln457_fu_1640_p1(7),
      I1 => empty_148_reg_665(7),
      I2 => \empty_131_fu_252__0\(7),
      I3 => \sext_ln467_1_reg_4065[7]_i_2_n_5\,
      O => \sext_ln467_1_reg_4065[7]_i_9_n_5\
    );
\sext_ln467_1_reg_4065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(0),
      Q => sext_ln467_1_reg_4065(0),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(10),
      Q => sext_ln467_1_reg_4065(10),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln467_1_reg_4065_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln467_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln467_1_reg_4065_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln467_1_reg_4065_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln467_1_reg_4065_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln467_1_reg_4065_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln457_fu_1640_p1(10),
      DI(1) => \sext_ln467_1_reg_4065[10]_i_2_n_5\,
      DI(0) => \sext_ln467_1_reg_4065[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln467_1_reg_4065_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_7_fu_1658_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln467_1_reg_4065[10]_i_4_n_5\,
      S(1) => \sext_ln467_1_reg_4065[10]_i_5_n_5\,
      S(0) => \sext_ln467_1_reg_4065[10]_i_6_n_5\
    );
\sext_ln467_1_reg_4065_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(11),
      Q => sext_ln467_1_reg_4065(11),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(1),
      Q => sext_ln467_1_reg_4065(1),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(2),
      Q => sext_ln467_1_reg_4065(2),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(3),
      Q => sext_ln467_1_reg_4065(3),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(4),
      Q => sext_ln467_1_reg_4065(4),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(5),
      Q => sext_ln467_1_reg_4065(5),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(6),
      Q => sext_ln467_1_reg_4065(6),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(7),
      Q => sext_ln467_1_reg_4065(7),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln467_1_reg_4065_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln467_1_reg_4065_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln467_1_reg_4065_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln467_1_reg_4065_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln467_1_reg_4065_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln467_1_reg_4065_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln467_1_reg_4065_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln467_1_reg_4065_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln467_1_reg_4065[7]_i_2_n_5\,
      DI(6) => \sext_ln467_1_reg_4065[7]_i_3_n_5\,
      DI(5) => \sext_ln467_1_reg_4065[7]_i_4_n_5\,
      DI(4) => \sext_ln467_1_reg_4065[7]_i_5_n_5\,
      DI(3) => \sext_ln467_1_reg_4065[7]_i_6_n_5\,
      DI(2) => \sext_ln467_1_reg_4065[7]_i_7_n_5\,
      DI(1) => zext_ln457_fu_1640_p1(1),
      DI(0) => p_0_in(0),
      O(7 downto 0) => K_7_fu_1658_p2(7 downto 0),
      S(7) => \sext_ln467_1_reg_4065[7]_i_9_n_5\,
      S(6) => \sext_ln467_1_reg_4065[7]_i_10_n_5\,
      S(5) => \sext_ln467_1_reg_4065[7]_i_11_n_5\,
      S(4) => \sext_ln467_1_reg_4065[7]_i_12_n_5\,
      S(3) => \sext_ln467_1_reg_4065[7]_i_13_n_5\,
      S(2) => \sext_ln467_1_reg_4065[7]_i_14_n_5\,
      S(1) => \sext_ln467_1_reg_4065[7]_i_15_n_5\,
      S(0) => \sext_ln467_1_reg_4065[7]_i_16_n_5\
    );
\sext_ln467_1_reg_4065_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(8),
      Q => sext_ln467_1_reg_4065(8),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_7_fu_1658_p2(9),
      Q => sext_ln467_1_reg_4065(9),
      R => '0'
    );
\sext_ln467_reg_4060[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln455_fu_1580_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(8),
      I2 => empty_148_reg_665(8),
      O => \sext_ln467_reg_4060[10]_i_2_n_5\
    );
\sext_ln467_reg_4060[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln455_fu_1580_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(7),
      I2 => empty_148_reg_665(7),
      O => \sext_ln467_reg_4060[10]_i_3_n_5\
    );
\sext_ln467_reg_4060[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8E71"
    )
        port map (
      I0 => empty_148_reg_665(9),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(9),
      I2 => zext_ln455_fu_1580_p1(9),
      I3 => zext_ln455_fu_1580_p1(10),
      O => \sext_ln467_reg_4060[10]_i_4_n_5\
    );
\sext_ln467_reg_4060[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln467_reg_4060[10]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(9),
      I2 => empty_148_reg_665(9),
      I3 => zext_ln455_fu_1580_p1(9),
      O => \sext_ln467_reg_4060[10]_i_5_n_5\
    );
\sext_ln467_reg_4060[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln455_fu_1580_p1(8),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(8),
      I2 => empty_148_reg_665(8),
      I3 => \sext_ln467_reg_4060[10]_i_3_n_5\,
      O => \sext_ln467_reg_4060[10]_i_6_n_5\
    );
\sext_ln467_reg_4060[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln467_reg_4060_reg[10]_i_1_n_9\,
      O => K_5_fu_1602_p2(11)
    );
\sext_ln467_reg_4060[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln455_fu_1580_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(6),
      I2 => empty_148_reg_665(6),
      I3 => \sext_ln467_reg_4060[7]_i_3_n_5\,
      O => \sext_ln467_reg_4060[7]_i_10_n_5\
    );
\sext_ln467_reg_4060[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln455_fu_1580_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(5),
      I2 => empty_148_reg_665(5),
      I3 => \sext_ln467_reg_4060[7]_i_4_n_5\,
      O => \sext_ln467_reg_4060[7]_i_11_n_5\
    );
\sext_ln467_reg_4060[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(4),
      I1 => zext_ln455_fu_1580_p1(4),
      I2 => ap_phi_reg_pp0_iter2_empty_149_reg_801(4),
      I3 => \sext_ln467_reg_4060[7]_i_5_n_5\,
      O => \sext_ln467_reg_4060[7]_i_12_n_5\
    );
\sext_ln467_reg_4060[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(3),
      I1 => zext_ln455_fu_1580_p1(3),
      I2 => ap_phi_reg_pp0_iter2_empty_149_reg_801(3),
      I3 => \sext_ln467_reg_4060[7]_i_6_n_5\,
      O => \sext_ln467_reg_4060[7]_i_13_n_5\
    );
\sext_ln467_reg_4060[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_148_reg_665(2),
      I1 => zext_ln455_fu_1580_p1(2),
      I2 => ap_phi_reg_pp0_iter2_empty_149_reg_801(2),
      I3 => \sext_ln467_reg_4060[7]_i_7_n_5\,
      O => \sext_ln467_reg_4060[7]_i_14_n_5\
    );
\sext_ln467_reg_4060[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_149_reg_801(1),
      I1 => empty_148_reg_665(1),
      I2 => zext_ln455_fu_1580_p1(1),
      O => \sext_ln467_reg_4060[7]_i_15_n_5\
    );
\sext_ln467_reg_4060[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_149_reg_801(0),
      I1 => empty_148_reg_665(0),
      O => \sext_ln467_reg_4060[7]_i_16_n_5\
    );
\sext_ln467_reg_4060[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln455_fu_1580_p1(6),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(6),
      I2 => empty_148_reg_665(6),
      O => \sext_ln467_reg_4060[7]_i_2_n_5\
    );
\sext_ln467_reg_4060[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => zext_ln455_fu_1580_p1(5),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(5),
      I2 => empty_148_reg_665(5),
      O => \sext_ln467_reg_4060[7]_i_3_n_5\
    );
\sext_ln467_reg_4060[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(4),
      I1 => zext_ln455_fu_1580_p1(4),
      I2 => ap_phi_reg_pp0_iter2_empty_149_reg_801(4),
      O => \sext_ln467_reg_4060[7]_i_4_n_5\
    );
\sext_ln467_reg_4060[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(3),
      I1 => zext_ln455_fu_1580_p1(3),
      I2 => ap_phi_reg_pp0_iter2_empty_149_reg_801(3),
      O => \sext_ln467_reg_4060[7]_i_5_n_5\
    );
\sext_ln467_reg_4060[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_148_reg_665(2),
      I1 => zext_ln455_fu_1580_p1(2),
      I2 => ap_phi_reg_pp0_iter2_empty_149_reg_801(2),
      O => \sext_ln467_reg_4060[7]_i_6_n_5\
    );
\sext_ln467_reg_4060[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_149_reg_801(1),
      I1 => empty_148_reg_665(1),
      O => \sext_ln467_reg_4060[7]_i_7_n_5\
    );
\sext_ln467_reg_4060[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_empty_149_reg_801(0),
      O => p_1_in(0)
    );
\sext_ln467_reg_4060[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln455_fu_1580_p1(7),
      I1 => ap_phi_reg_pp0_iter2_empty_149_reg_801(7),
      I2 => empty_148_reg_665(7),
      I3 => \sext_ln467_reg_4060[7]_i_2_n_5\,
      O => \sext_ln467_reg_4060[7]_i_9_n_5\
    );
\sext_ln467_reg_4060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(0),
      Q => sext_ln467_reg_4060(0),
      R => '0'
    );
\sext_ln467_reg_4060_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(10),
      Q => sext_ln467_reg_4060(10),
      R => '0'
    );
\sext_ln467_reg_4060_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln467_reg_4060_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln467_reg_4060_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln467_reg_4060_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln467_reg_4060_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln467_reg_4060_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln467_reg_4060_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln455_fu_1580_p1(10),
      DI(1) => \sext_ln467_reg_4060[10]_i_2_n_5\,
      DI(0) => \sext_ln467_reg_4060[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln467_reg_4060_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_5_fu_1602_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln467_reg_4060[10]_i_4_n_5\,
      S(1) => \sext_ln467_reg_4060[10]_i_5_n_5\,
      S(0) => \sext_ln467_reg_4060[10]_i_6_n_5\
    );
\sext_ln467_reg_4060_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(11),
      Q => sext_ln467_reg_4060(11),
      R => '0'
    );
\sext_ln467_reg_4060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(1),
      Q => sext_ln467_reg_4060(1),
      R => '0'
    );
\sext_ln467_reg_4060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(2),
      Q => sext_ln467_reg_4060(2),
      R => '0'
    );
\sext_ln467_reg_4060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(3),
      Q => sext_ln467_reg_4060(3),
      R => '0'
    );
\sext_ln467_reg_4060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(4),
      Q => sext_ln467_reg_4060(4),
      R => '0'
    );
\sext_ln467_reg_4060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(5),
      Q => sext_ln467_reg_4060(5),
      R => '0'
    );
\sext_ln467_reg_4060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(6),
      Q => sext_ln467_reg_4060(6),
      R => '0'
    );
\sext_ln467_reg_4060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(7),
      Q => sext_ln467_reg_4060(7),
      R => '0'
    );
\sext_ln467_reg_4060_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln467_reg_4060_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln467_reg_4060_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln467_reg_4060_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln467_reg_4060_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln467_reg_4060_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln467_reg_4060_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln467_reg_4060_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln467_reg_4060_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln467_reg_4060[7]_i_2_n_5\,
      DI(6) => \sext_ln467_reg_4060[7]_i_3_n_5\,
      DI(5) => \sext_ln467_reg_4060[7]_i_4_n_5\,
      DI(4) => \sext_ln467_reg_4060[7]_i_5_n_5\,
      DI(3) => \sext_ln467_reg_4060[7]_i_6_n_5\,
      DI(2) => \sext_ln467_reg_4060[7]_i_7_n_5\,
      DI(1) => zext_ln455_fu_1580_p1(1),
      DI(0) => p_1_in(0),
      O(7 downto 0) => K_5_fu_1602_p2(7 downto 0),
      S(7) => \sext_ln467_reg_4060[7]_i_9_n_5\,
      S(6) => \sext_ln467_reg_4060[7]_i_10_n_5\,
      S(5) => \sext_ln467_reg_4060[7]_i_11_n_5\,
      S(4) => \sext_ln467_reg_4060[7]_i_12_n_5\,
      S(3) => \sext_ln467_reg_4060[7]_i_13_n_5\,
      S(2) => \sext_ln467_reg_4060[7]_i_14_n_5\,
      S(1) => \sext_ln467_reg_4060[7]_i_15_n_5\,
      S(0) => \sext_ln467_reg_4060[7]_i_16_n_5\
    );
\sext_ln467_reg_4060_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(8),
      Q => sext_ln467_reg_4060(8),
      R => '0'
    );
\sext_ln467_reg_4060_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_5_fu_1602_p2(9),
      Q => sext_ln467_reg_4060(9),
      R => '0'
    );
\sext_ln468_1_reg_4080[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(8),
      I1 => zext_ln460_fu_1732_p1(8),
      I2 => \empty_127_fu_236_reg_n_5_[8]\,
      O => \sext_ln468_1_reg_4080[10]_i_2_n_5\
    );
\sext_ln468_1_reg_4080[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(7),
      I1 => zext_ln460_fu_1732_p1(7),
      I2 => \empty_127_fu_236_reg_n_5_[7]\,
      O => \sext_ln468_1_reg_4080[10]_i_3_n_5\
    );
\sext_ln468_1_reg_4080[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B24D"
    )
        port map (
      I0 => \empty_127_fu_236_reg_n_5_[9]\,
      I1 => zext_ln460_fu_1732_p1(9),
      I2 => empty_129_fu_244(9),
      I3 => zext_ln460_fu_1732_p1(10),
      O => \sext_ln468_1_reg_4080[10]_i_4_n_5\
    );
\sext_ln468_1_reg_4080[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln468_1_reg_4080[10]_i_2_n_5\,
      I1 => empty_129_fu_244(9),
      I2 => \empty_127_fu_236_reg_n_5_[9]\,
      I3 => zext_ln460_fu_1732_p1(9),
      O => \sext_ln468_1_reg_4080[10]_i_5_n_5\
    );
\sext_ln468_1_reg_4080[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(8),
      I1 => zext_ln460_fu_1732_p1(8),
      I2 => \empty_127_fu_236_reg_n_5_[8]\,
      I3 => \sext_ln468_1_reg_4080[10]_i_3_n_5\,
      O => \sext_ln468_1_reg_4080[10]_i_6_n_5\
    );
\sext_ln468_1_reg_4080[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln468_1_reg_4080_reg[10]_i_1_n_9\,
      O => K_10_fu_1750_p2(11)
    );
\sext_ln468_1_reg_4080[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(6),
      I1 => zext_ln460_fu_1732_p1(6),
      I2 => \empty_127_fu_236_reg_n_5_[6]\,
      I3 => \sext_ln468_1_reg_4080[7]_i_3_n_5\,
      O => \sext_ln468_1_reg_4080[7]_i_10_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(5),
      I1 => zext_ln460_fu_1732_p1(5),
      I2 => \empty_127_fu_236_reg_n_5_[5]\,
      I3 => \sext_ln468_1_reg_4080[7]_i_4_n_5\,
      O => \sext_ln468_1_reg_4080[7]_i_11_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(4),
      I1 => zext_ln460_fu_1732_p1(4),
      I2 => \empty_127_fu_236_reg_n_5_[4]\,
      I3 => \sext_ln468_1_reg_4080[7]_i_5_n_5\,
      O => \sext_ln468_1_reg_4080[7]_i_12_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(3),
      I1 => zext_ln460_fu_1732_p1(3),
      I2 => \empty_127_fu_236_reg_n_5_[3]\,
      I3 => \sext_ln468_1_reg_4080[7]_i_6_n_5\,
      O => \sext_ln468_1_reg_4080[7]_i_13_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(2),
      I1 => zext_ln460_fu_1732_p1(2),
      I2 => \empty_127_fu_236_reg_n_5_[2]\,
      I3 => \sext_ln468_1_reg_4080[7]_i_7_n_5\,
      O => \sext_ln468_1_reg_4080[7]_i_14_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \empty_127_fu_236_reg_n_5_[1]\,
      I1 => empty_129_fu_244(1),
      I2 => zext_ln460_fu_1732_p1(1),
      O => \sext_ln468_1_reg_4080[7]_i_15_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_129_fu_244(0),
      I1 => \empty_127_fu_236_reg_n_5_[0]\,
      O => \sext_ln468_1_reg_4080[7]_i_16_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(6),
      I1 => zext_ln460_fu_1732_p1(6),
      I2 => \empty_127_fu_236_reg_n_5_[6]\,
      O => \sext_ln468_1_reg_4080[7]_i_2_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(5),
      I1 => zext_ln460_fu_1732_p1(5),
      I2 => \empty_127_fu_236_reg_n_5_[5]\,
      O => \sext_ln468_1_reg_4080[7]_i_3_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(4),
      I1 => zext_ln460_fu_1732_p1(4),
      I2 => \empty_127_fu_236_reg_n_5_[4]\,
      O => \sext_ln468_1_reg_4080[7]_i_4_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(3),
      I1 => zext_ln460_fu_1732_p1(3),
      I2 => \empty_127_fu_236_reg_n_5_[3]\,
      O => \sext_ln468_1_reg_4080[7]_i_5_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(2),
      I1 => zext_ln460_fu_1732_p1(2),
      I2 => \empty_127_fu_236_reg_n_5_[2]\,
      O => \sext_ln468_1_reg_4080[7]_i_6_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_127_fu_236_reg_n_5_[1]\,
      I1 => empty_129_fu_244(1),
      O => \sext_ln468_1_reg_4080[7]_i_7_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_129_fu_244(0),
      O => \sext_ln468_1_reg_4080[7]_i_8_n_5\
    );
\sext_ln468_1_reg_4080[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(7),
      I1 => zext_ln460_fu_1732_p1(7),
      I2 => \empty_127_fu_236_reg_n_5_[7]\,
      I3 => \sext_ln468_1_reg_4080[7]_i_2_n_5\,
      O => \sext_ln468_1_reg_4080[7]_i_9_n_5\
    );
\sext_ln468_1_reg_4080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(0),
      Q => sext_ln468_1_reg_4080(0),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(10),
      Q => sext_ln468_1_reg_4080(10),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln468_1_reg_4080_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln468_1_reg_4080_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln468_1_reg_4080_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln468_1_reg_4080_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln468_1_reg_4080_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln468_1_reg_4080_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln460_fu_1732_p1(10),
      DI(1) => \sext_ln468_1_reg_4080[10]_i_2_n_5\,
      DI(0) => \sext_ln468_1_reg_4080[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln468_1_reg_4080_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_10_fu_1750_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln468_1_reg_4080[10]_i_4_n_5\,
      S(1) => \sext_ln468_1_reg_4080[10]_i_5_n_5\,
      S(0) => \sext_ln468_1_reg_4080[10]_i_6_n_5\
    );
\sext_ln468_1_reg_4080_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(11),
      Q => sext_ln468_1_reg_4080(11),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(1),
      Q => sext_ln468_1_reg_4080(1),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(2),
      Q => sext_ln468_1_reg_4080(2),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(3),
      Q => sext_ln468_1_reg_4080(3),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(4),
      Q => sext_ln468_1_reg_4080(4),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(5),
      Q => sext_ln468_1_reg_4080(5),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(6),
      Q => sext_ln468_1_reg_4080(6),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(7),
      Q => sext_ln468_1_reg_4080(7),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln468_1_reg_4080_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln468_1_reg_4080_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln468_1_reg_4080_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln468_1_reg_4080_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln468_1_reg_4080_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln468_1_reg_4080_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln468_1_reg_4080_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln468_1_reg_4080_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln468_1_reg_4080[7]_i_2_n_5\,
      DI(6) => \sext_ln468_1_reg_4080[7]_i_3_n_5\,
      DI(5) => \sext_ln468_1_reg_4080[7]_i_4_n_5\,
      DI(4) => \sext_ln468_1_reg_4080[7]_i_5_n_5\,
      DI(3) => \sext_ln468_1_reg_4080[7]_i_6_n_5\,
      DI(2) => \sext_ln468_1_reg_4080[7]_i_7_n_5\,
      DI(1) => zext_ln460_fu_1732_p1(1),
      DI(0) => \sext_ln468_1_reg_4080[7]_i_8_n_5\,
      O(7 downto 0) => K_10_fu_1750_p2(7 downto 0),
      S(7) => \sext_ln468_1_reg_4080[7]_i_9_n_5\,
      S(6) => \sext_ln468_1_reg_4080[7]_i_10_n_5\,
      S(5) => \sext_ln468_1_reg_4080[7]_i_11_n_5\,
      S(4) => \sext_ln468_1_reg_4080[7]_i_12_n_5\,
      S(3) => \sext_ln468_1_reg_4080[7]_i_13_n_5\,
      S(2) => \sext_ln468_1_reg_4080[7]_i_14_n_5\,
      S(1) => \sext_ln468_1_reg_4080[7]_i_15_n_5\,
      S(0) => \sext_ln468_1_reg_4080[7]_i_16_n_5\
    );
\sext_ln468_1_reg_4080_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(8),
      Q => sext_ln468_1_reg_4080(8),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_10_fu_1750_p2(9),
      Q => sext_ln468_1_reg_4080(9),
      R => '0'
    );
\sext_ln468_reg_4075[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(8),
      I1 => zext_ln458_fu_1672_p1(8),
      I2 => \empty_131_fu_252__0\(8),
      O => \sext_ln468_reg_4075[10]_i_2_n_5\
    );
\sext_ln468_reg_4075[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(7),
      I1 => zext_ln458_fu_1672_p1(7),
      I2 => \empty_131_fu_252__0\(7),
      O => \sext_ln468_reg_4075[10]_i_3_n_5\
    );
\sext_ln468_reg_4075[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B24D"
    )
        port map (
      I0 => \empty_131_fu_252__0\(9),
      I1 => zext_ln458_fu_1672_p1(9),
      I2 => empty_129_fu_244(9),
      I3 => zext_ln458_fu_1672_p1(10),
      O => \sext_ln468_reg_4075[10]_i_4_n_5\
    );
\sext_ln468_reg_4075[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sext_ln468_reg_4075[10]_i_2_n_5\,
      I1 => empty_129_fu_244(9),
      I2 => \empty_131_fu_252__0\(9),
      I3 => zext_ln458_fu_1672_p1(9),
      O => \sext_ln468_reg_4075[10]_i_5_n_5\
    );
\sext_ln468_reg_4075[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(8),
      I1 => zext_ln458_fu_1672_p1(8),
      I2 => \empty_131_fu_252__0\(8),
      I3 => \sext_ln468_reg_4075[10]_i_3_n_5\,
      O => \sext_ln468_reg_4075[10]_i_6_n_5\
    );
\sext_ln468_reg_4075[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln468_reg_4075_reg[10]_i_1_n_9\,
      O => K_8_fu_1690_p2(11)
    );
\sext_ln468_reg_4075[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(6),
      I1 => zext_ln458_fu_1672_p1(6),
      I2 => \empty_131_fu_252__0\(6),
      I3 => \sext_ln468_reg_4075[7]_i_3_n_5\,
      O => \sext_ln468_reg_4075[7]_i_10_n_5\
    );
\sext_ln468_reg_4075[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(5),
      I1 => zext_ln458_fu_1672_p1(5),
      I2 => \empty_131_fu_252__0\(5),
      I3 => \sext_ln468_reg_4075[7]_i_4_n_5\,
      O => \sext_ln468_reg_4075[7]_i_11_n_5\
    );
\sext_ln468_reg_4075[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(4),
      I1 => zext_ln458_fu_1672_p1(4),
      I2 => \empty_131_fu_252__0\(4),
      I3 => \sext_ln468_reg_4075[7]_i_5_n_5\,
      O => \sext_ln468_reg_4075[7]_i_12_n_5\
    );
\sext_ln468_reg_4075[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(3),
      I1 => zext_ln458_fu_1672_p1(3),
      I2 => \empty_131_fu_252__0\(3),
      I3 => \sext_ln468_reg_4075[7]_i_6_n_5\,
      O => \sext_ln468_reg_4075[7]_i_13_n_5\
    );
\sext_ln468_reg_4075[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(2),
      I1 => zext_ln458_fu_1672_p1(2),
      I2 => \empty_131_fu_252__0\(2),
      I3 => \sext_ln468_reg_4075[7]_i_7_n_5\,
      O => \sext_ln468_reg_4075[7]_i_14_n_5\
    );
\sext_ln468_reg_4075[7]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \empty_131_fu_252__0\(1),
      I1 => empty_129_fu_244(1),
      I2 => zext_ln458_fu_1672_p1(1),
      O => \sext_ln468_reg_4075[7]_i_15_n_5\
    );
\sext_ln468_reg_4075[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_129_fu_244(0),
      I1 => \empty_131_fu_252__0\(0),
      O => \sext_ln468_reg_4075[7]_i_16_n_5\
    );
\sext_ln468_reg_4075[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(6),
      I1 => zext_ln458_fu_1672_p1(6),
      I2 => \empty_131_fu_252__0\(6),
      O => \sext_ln468_reg_4075[7]_i_2_n_5\
    );
\sext_ln468_reg_4075[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(5),
      I1 => zext_ln458_fu_1672_p1(5),
      I2 => \empty_131_fu_252__0\(5),
      O => \sext_ln468_reg_4075[7]_i_3_n_5\
    );
\sext_ln468_reg_4075[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(4),
      I1 => zext_ln458_fu_1672_p1(4),
      I2 => \empty_131_fu_252__0\(4),
      O => \sext_ln468_reg_4075[7]_i_4_n_5\
    );
\sext_ln468_reg_4075[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(3),
      I1 => zext_ln458_fu_1672_p1(3),
      I2 => \empty_131_fu_252__0\(3),
      O => \sext_ln468_reg_4075[7]_i_5_n_5\
    );
\sext_ln468_reg_4075[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4D"
    )
        port map (
      I0 => empty_129_fu_244(2),
      I1 => zext_ln458_fu_1672_p1(2),
      I2 => \empty_131_fu_252__0\(2),
      O => \sext_ln468_reg_4075[7]_i_6_n_5\
    );
\sext_ln468_reg_4075[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_131_fu_252__0\(1),
      I1 => empty_129_fu_244(1),
      O => \sext_ln468_reg_4075[7]_i_7_n_5\
    );
\sext_ln468_reg_4075[7]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_129_fu_244(0),
      O => \sext_ln468_reg_4075[7]_i_8_n_5\
    );
\sext_ln468_reg_4075[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => empty_129_fu_244(7),
      I1 => zext_ln458_fu_1672_p1(7),
      I2 => \empty_131_fu_252__0\(7),
      I3 => \sext_ln468_reg_4075[7]_i_2_n_5\,
      O => \sext_ln468_reg_4075[7]_i_9_n_5\
    );
\sext_ln468_reg_4075_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(0),
      Q => sext_ln468_reg_4075(0),
      R => '0'
    );
\sext_ln468_reg_4075_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(10),
      Q => sext_ln468_reg_4075(10),
      R => '0'
    );
\sext_ln468_reg_4075_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sext_ln468_reg_4075_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_sext_ln468_reg_4075_reg[10]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \sext_ln468_reg_4075_reg[10]_i_1_n_9\,
      CO(2) => \NLW_sext_ln468_reg_4075_reg[10]_i_1_CO_UNCONNECTED\(2),
      CO(1) => \sext_ln468_reg_4075_reg[10]_i_1_n_11\,
      CO(0) => \sext_ln468_reg_4075_reg[10]_i_1_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => zext_ln458_fu_1672_p1(10),
      DI(1) => \sext_ln468_reg_4075[10]_i_2_n_5\,
      DI(0) => \sext_ln468_reg_4075[10]_i_3_n_5\,
      O(7 downto 3) => \NLW_sext_ln468_reg_4075_reg[10]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => K_8_fu_1690_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \sext_ln468_reg_4075[10]_i_4_n_5\,
      S(1) => \sext_ln468_reg_4075[10]_i_5_n_5\,
      S(0) => \sext_ln468_reg_4075[10]_i_6_n_5\
    );
\sext_ln468_reg_4075_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(11),
      Q => sext_ln468_reg_4075(11),
      R => '0'
    );
\sext_ln468_reg_4075_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(1),
      Q => sext_ln468_reg_4075(1),
      R => '0'
    );
\sext_ln468_reg_4075_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(2),
      Q => sext_ln468_reg_4075(2),
      R => '0'
    );
\sext_ln468_reg_4075_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(3),
      Q => sext_ln468_reg_4075(3),
      R => '0'
    );
\sext_ln468_reg_4075_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(4),
      Q => sext_ln468_reg_4075(4),
      R => '0'
    );
\sext_ln468_reg_4075_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(5),
      Q => sext_ln468_reg_4075(5),
      R => '0'
    );
\sext_ln468_reg_4075_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(6),
      Q => sext_ln468_reg_4075(6),
      R => '0'
    );
\sext_ln468_reg_4075_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(7),
      Q => sext_ln468_reg_4075(7),
      R => '0'
    );
\sext_ln468_reg_4075_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sext_ln468_reg_4075_reg[7]_i_1_n_5\,
      CO(6) => \sext_ln468_reg_4075_reg[7]_i_1_n_6\,
      CO(5) => \sext_ln468_reg_4075_reg[7]_i_1_n_7\,
      CO(4) => \sext_ln468_reg_4075_reg[7]_i_1_n_8\,
      CO(3) => \sext_ln468_reg_4075_reg[7]_i_1_n_9\,
      CO(2) => \sext_ln468_reg_4075_reg[7]_i_1_n_10\,
      CO(1) => \sext_ln468_reg_4075_reg[7]_i_1_n_11\,
      CO(0) => \sext_ln468_reg_4075_reg[7]_i_1_n_12\,
      DI(7) => \sext_ln468_reg_4075[7]_i_2_n_5\,
      DI(6) => \sext_ln468_reg_4075[7]_i_3_n_5\,
      DI(5) => \sext_ln468_reg_4075[7]_i_4_n_5\,
      DI(4) => \sext_ln468_reg_4075[7]_i_5_n_5\,
      DI(3) => \sext_ln468_reg_4075[7]_i_6_n_5\,
      DI(2) => \sext_ln468_reg_4075[7]_i_7_n_5\,
      DI(1) => zext_ln458_fu_1672_p1(1),
      DI(0) => \sext_ln468_reg_4075[7]_i_8_n_5\,
      O(7 downto 0) => K_8_fu_1690_p2(7 downto 0),
      S(7) => \sext_ln468_reg_4075[7]_i_9_n_5\,
      S(6) => \sext_ln468_reg_4075[7]_i_10_n_5\,
      S(5) => \sext_ln468_reg_4075[7]_i_11_n_5\,
      S(4) => \sext_ln468_reg_4075[7]_i_12_n_5\,
      S(3) => \sext_ln468_reg_4075[7]_i_13_n_5\,
      S(2) => \sext_ln468_reg_4075[7]_i_14_n_5\,
      S(1) => \sext_ln468_reg_4075[7]_i_15_n_5\,
      S(0) => \sext_ln468_reg_4075[7]_i_16_n_5\
    );
\sext_ln468_reg_4075_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(8),
      Q => sext_ln468_reg_4075(8),
      R => '0'
    );
\sext_ln468_reg_4075_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => K_8_fu_1690_p2(9),
      Q => sext_ln468_reg_4075(9),
      R => '0'
    );
\sub_ln472_3_reg_4108[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => ave_1_fu_1862_p2(2),
      I1 => ave_1_fu_1862_p2(0),
      I2 => ave_1_fu_1862_p2(1),
      O => sext_ln472_5_fu_2006_p1(0)
    );
\sub_ln472_3_reg_4108[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC69CCC"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[12]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(12),
      I2 => ave_1_fu_1862_p2(11),
      I3 => ave_1_fu_1862_p2(10),
      I4 => \sub_ln472_3_reg_4108[12]_i_3_n_5\,
      O => \sub_ln472_3_reg_4108[10]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC69CCCCCCC"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[12]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(13),
      I2 => ave_1_fu_1862_p2(10),
      I3 => ave_1_fu_1862_p2(11),
      I4 => ave_1_fu_1862_p2(12),
      I5 => \sub_ln472_3_reg_4108[12]_i_3_n_5\,
      O => \sub_ln472_3_reg_4108[11]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC28CCCCCCC"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[12]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(13),
      I2 => ave_1_fu_1862_p2(10),
      I3 => ave_1_fu_1862_p2(11),
      I4 => ave_1_fu_1862_p2(12),
      I5 => \sub_ln472_3_reg_4108[12]_i_3_n_5\,
      O => sub_ln472_3_fu_2020_p2(12)
    );
\sub_ln472_3_reg_4108[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[7]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(9),
      I2 => ave_1_fu_1862_p2(7),
      I3 => \sub_ln472_3_reg_4108[7]_i_3_n_5\,
      I4 => ave_1_fu_1862_p2(6),
      I5 => ave_1_fu_1862_p2(8),
      O => \sub_ln472_3_reg_4108[12]_i_2_n_5\
    );
\sub_ln472_3_reg_4108[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ave_1_fu_1862_p2(8),
      I1 => ave_1_fu_1862_p2(6),
      I2 => \sub_ln472_3_reg_4108[7]_i_3_n_5\,
      I3 => ave_1_fu_1862_p2(7),
      I4 => ave_1_fu_1862_p2(9),
      O => \sub_ln472_3_reg_4108[12]_i_3_n_5\
    );
\sub_ln472_3_reg_4108[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => ave_1_fu_1862_p2(3),
      I1 => ave_1_fu_1862_p2(1),
      I2 => ave_1_fu_1862_p2(0),
      I3 => ave_1_fu_1862_p2(2),
      O => \sub_ln472_3_reg_4108[1]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => ave_1_fu_1862_p2(4),
      I1 => ave_1_fu_1862_p2(2),
      I2 => ave_1_fu_1862_p2(0),
      I3 => ave_1_fu_1862_p2(1),
      I4 => ave_1_fu_1862_p2(3),
      O => \sub_ln472_3_reg_4108[2]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAAAAAAAAAA"
    )
        port map (
      I0 => ave_1_fu_1862_p2(5),
      I1 => ave_1_fu_1862_p2(3),
      I2 => ave_1_fu_1862_p2(1),
      I3 => ave_1_fu_1862_p2(0),
      I4 => ave_1_fu_1862_p2(2),
      I5 => ave_1_fu_1862_p2(4),
      O => \sub_ln472_3_reg_4108[3]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => ave_1_fu_1862_p2(6),
      I1 => ave_1_fu_1862_p2(4),
      I2 => ave_1_fu_1862_p2(2),
      I3 => \sub_ln472_3_reg_4108[4]_i_2_n_5\,
      I4 => ave_1_fu_1862_p2(3),
      I5 => ave_1_fu_1862_p2(5),
      O => \sub_ln472_3_reg_4108[4]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ave_1_fu_1862_p2(0),
      I1 => ave_1_fu_1862_p2(1),
      O => \sub_ln472_3_reg_4108[4]_i_2_n_5\
    );
\sub_ln472_3_reg_4108[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C96C"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[7]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(7),
      I2 => \sub_ln472_3_reg_4108[7]_i_3_n_5\,
      I3 => ave_1_fu_1862_p2(6),
      O => \sub_ln472_3_reg_4108[5]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC9CC6CC"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[7]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(8),
      I2 => ave_1_fu_1862_p2(6),
      I3 => \sub_ln472_3_reg_4108[7]_i_3_n_5\,
      I4 => ave_1_fu_1862_p2(7),
      O => \sub_ln472_3_reg_4108[6]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9CCCCCCCCCC6CC"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[7]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(9),
      I2 => ave_1_fu_1862_p2(7),
      I3 => \sub_ln472_3_reg_4108[7]_i_3_n_5\,
      I4 => ave_1_fu_1862_p2(6),
      I5 => ave_1_fu_1862_p2(8),
      O => \sub_ln472_3_reg_4108[7]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFE"
    )
        port map (
      I0 => ave_1_fu_1862_p2(5),
      I1 => ave_1_fu_1862_p2(3),
      I2 => ave_1_fu_1862_p2(1),
      I3 => ave_1_fu_1862_p2(0),
      I4 => ave_1_fu_1862_p2(2),
      I5 => ave_1_fu_1862_p2(4),
      O => \sub_ln472_3_reg_4108[7]_i_2_n_5\
    );
\sub_ln472_3_reg_4108[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ave_1_fu_1862_p2(4),
      I1 => ave_1_fu_1862_p2(2),
      I2 => ave_1_fu_1862_p2(0),
      I3 => ave_1_fu_1862_p2(1),
      I4 => ave_1_fu_1862_p2(3),
      I5 => ave_1_fu_1862_p2(5),
      O => \sub_ln472_3_reg_4108[7]_i_3_n_5\
    );
\sub_ln472_3_reg_4108[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[12]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(10),
      I2 => \sub_ln472_3_reg_4108[12]_i_3_n_5\,
      O => \sub_ln472_3_reg_4108[8]_i_1_n_5\
    );
\sub_ln472_3_reg_4108[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C96C"
    )
        port map (
      I0 => \sub_ln472_3_reg_4108[12]_i_2_n_5\,
      I1 => ave_1_fu_1862_p2(11),
      I2 => \sub_ln472_3_reg_4108[12]_i_3_n_5\,
      I3 => ave_1_fu_1862_p2(10),
      O => \sub_ln472_3_reg_4108[9]_i_1_n_5\
    );
\sub_ln472_3_reg_4108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sext_ln472_5_fu_2006_p1(0),
      Q => sub_ln472_3_reg_4108(0),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[10]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(10),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[11]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(11),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln472_3_fu_2020_p2(12),
      Q => sub_ln472_3_reg_4108(12),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[1]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(1),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[2]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(2),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[3]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(3),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[4]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(4),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[5]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(5),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[6]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(6),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[7]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(7),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[8]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(8),
      R => '0'
    );
\sub_ln472_3_reg_4108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_3_reg_4108[9]_i_1_n_5\,
      Q => sub_ln472_3_reg_4108(9),
      R => '0'
    );
\sub_ln472_5_reg_4123[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => ave_2_fu_1886_p2(2),
      I1 => ave_2_fu_1886_p2(0),
      I2 => ave_2_fu_1886_p2(1),
      O => sext_ln472_8_fu_2050_p1(0)
    );
\sub_ln472_5_reg_4123[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC69CCC"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[12]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(12),
      I2 => ave_2_fu_1886_p2(11),
      I3 => ave_2_fu_1886_p2(10),
      I4 => \sub_ln472_5_reg_4123[12]_i_3_n_5\,
      O => \sub_ln472_5_reg_4123[10]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC69CCCCCCC"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[12]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(13),
      I2 => ave_2_fu_1886_p2(10),
      I3 => ave_2_fu_1886_p2(11),
      I4 => ave_2_fu_1886_p2(12),
      I5 => \sub_ln472_5_reg_4123[12]_i_3_n_5\,
      O => \sub_ln472_5_reg_4123[11]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC28CCCCCCC"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[12]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(13),
      I2 => ave_2_fu_1886_p2(10),
      I3 => ave_2_fu_1886_p2(11),
      I4 => ave_2_fu_1886_p2(12),
      I5 => \sub_ln472_5_reg_4123[12]_i_3_n_5\,
      O => sub_ln472_5_fu_2064_p2(12)
    );
\sub_ln472_5_reg_4123[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[7]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(9),
      I2 => ave_2_fu_1886_p2(7),
      I3 => \sub_ln472_5_reg_4123[7]_i_3_n_5\,
      I4 => ave_2_fu_1886_p2(6),
      I5 => ave_2_fu_1886_p2(8),
      O => \sub_ln472_5_reg_4123[12]_i_2_n_5\
    );
\sub_ln472_5_reg_4123[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ave_2_fu_1886_p2(8),
      I1 => ave_2_fu_1886_p2(6),
      I2 => \sub_ln472_5_reg_4123[7]_i_3_n_5\,
      I3 => ave_2_fu_1886_p2(7),
      I4 => ave_2_fu_1886_p2(9),
      O => \sub_ln472_5_reg_4123[12]_i_3_n_5\
    );
\sub_ln472_5_reg_4123[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => ave_2_fu_1886_p2(3),
      I1 => ave_2_fu_1886_p2(1),
      I2 => ave_2_fu_1886_p2(0),
      I3 => ave_2_fu_1886_p2(2),
      O => \sub_ln472_5_reg_4123[1]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => ave_2_fu_1886_p2(4),
      I1 => ave_2_fu_1886_p2(2),
      I2 => ave_2_fu_1886_p2(0),
      I3 => ave_2_fu_1886_p2(1),
      I4 => ave_2_fu_1886_p2(3),
      O => \sub_ln472_5_reg_4123[2]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAAAAAAAAAA"
    )
        port map (
      I0 => ave_2_fu_1886_p2(5),
      I1 => ave_2_fu_1886_p2(3),
      I2 => ave_2_fu_1886_p2(1),
      I3 => ave_2_fu_1886_p2(0),
      I4 => ave_2_fu_1886_p2(2),
      I5 => ave_2_fu_1886_p2(4),
      O => \sub_ln472_5_reg_4123[3]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => ave_2_fu_1886_p2(6),
      I1 => ave_2_fu_1886_p2(4),
      I2 => ave_2_fu_1886_p2(2),
      I3 => \sub_ln472_5_reg_4123[4]_i_2_n_5\,
      I4 => ave_2_fu_1886_p2(3),
      I5 => ave_2_fu_1886_p2(5),
      O => \sub_ln472_5_reg_4123[4]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ave_2_fu_1886_p2(0),
      I1 => ave_2_fu_1886_p2(1),
      O => \sub_ln472_5_reg_4123[4]_i_2_n_5\
    );
\sub_ln472_5_reg_4123[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C96C"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[7]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(7),
      I2 => \sub_ln472_5_reg_4123[7]_i_3_n_5\,
      I3 => ave_2_fu_1886_p2(6),
      O => \sub_ln472_5_reg_4123[5]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC9CC6CC"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[7]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(8),
      I2 => ave_2_fu_1886_p2(6),
      I3 => \sub_ln472_5_reg_4123[7]_i_3_n_5\,
      I4 => ave_2_fu_1886_p2(7),
      O => \sub_ln472_5_reg_4123[6]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9CCCCCCCCCC6CC"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[7]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(9),
      I2 => ave_2_fu_1886_p2(7),
      I3 => \sub_ln472_5_reg_4123[7]_i_3_n_5\,
      I4 => ave_2_fu_1886_p2(6),
      I5 => ave_2_fu_1886_p2(8),
      O => \sub_ln472_5_reg_4123[7]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFE"
    )
        port map (
      I0 => ave_2_fu_1886_p2(5),
      I1 => ave_2_fu_1886_p2(3),
      I2 => ave_2_fu_1886_p2(1),
      I3 => ave_2_fu_1886_p2(0),
      I4 => ave_2_fu_1886_p2(2),
      I5 => ave_2_fu_1886_p2(4),
      O => \sub_ln472_5_reg_4123[7]_i_2_n_5\
    );
\sub_ln472_5_reg_4123[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ave_2_fu_1886_p2(4),
      I1 => ave_2_fu_1886_p2(2),
      I2 => ave_2_fu_1886_p2(0),
      I3 => ave_2_fu_1886_p2(1),
      I4 => ave_2_fu_1886_p2(3),
      I5 => ave_2_fu_1886_p2(5),
      O => \sub_ln472_5_reg_4123[7]_i_3_n_5\
    );
\sub_ln472_5_reg_4123[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[12]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(10),
      I2 => \sub_ln472_5_reg_4123[12]_i_3_n_5\,
      O => \sub_ln472_5_reg_4123[8]_i_1_n_5\
    );
\sub_ln472_5_reg_4123[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C96C"
    )
        port map (
      I0 => \sub_ln472_5_reg_4123[12]_i_2_n_5\,
      I1 => ave_2_fu_1886_p2(11),
      I2 => \sub_ln472_5_reg_4123[12]_i_3_n_5\,
      I3 => ave_2_fu_1886_p2(10),
      O => \sub_ln472_5_reg_4123[9]_i_1_n_5\
    );
\sub_ln472_5_reg_4123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sext_ln472_8_fu_2050_p1(0),
      Q => sub_ln472_5_reg_4123(0),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[10]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(10),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[11]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(11),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln472_5_fu_2064_p2(12),
      Q => sub_ln472_5_reg_4123(12),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[1]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(1),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[2]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(2),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[3]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(3),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[4]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(4),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[5]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(5),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[6]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(6),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[7]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(7),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[8]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(8),
      R => '0'
    );
\sub_ln472_5_reg_4123_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_5_reg_4123[9]_i_1_n_5\,
      Q => sub_ln472_5_reg_4123(9),
      R => '0'
    );
\sub_ln472_7_reg_4138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => ave_3_fu_1920_p2(2),
      I1 => ave_3_fu_1920_p2(0),
      I2 => ave_3_fu_1920_p2(1),
      O => sext_ln472_10_fu_2094_p1(0)
    );
\sub_ln472_7_reg_4138[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCC69CCC"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[12]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(12),
      I2 => ave_3_fu_1920_p2(11),
      I3 => ave_3_fu_1920_p2(10),
      I4 => \sub_ln472_7_reg_4138[12]_i_3_n_5\,
      O => \sub_ln472_7_reg_4138[10]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC69CCCCCCC"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[12]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(13),
      I2 => ave_3_fu_1920_p2(10),
      I3 => ave_3_fu_1920_p2(11),
      I4 => ave_3_fu_1920_p2(12),
      I5 => \sub_ln472_7_reg_4138[12]_i_3_n_5\,
      O => \sub_ln472_7_reg_4138[11]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC28CCCCCCC"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[12]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(13),
      I2 => ave_3_fu_1920_p2(10),
      I3 => ave_3_fu_1920_p2(11),
      I4 => ave_3_fu_1920_p2(12),
      I5 => \sub_ln472_7_reg_4138[12]_i_3_n_5\,
      O => sub_ln472_7_fu_2108_p2(12)
    );
\sub_ln472_7_reg_4138[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFFFFFFFEFF"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[7]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(9),
      I2 => ave_3_fu_1920_p2(7),
      I3 => \sub_ln472_7_reg_4138[7]_i_3_n_5\,
      I4 => ave_3_fu_1920_p2(6),
      I5 => ave_3_fu_1920_p2(8),
      O => \sub_ln472_7_reg_4138[12]_i_2_n_5\
    );
\sub_ln472_7_reg_4138[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ave_3_fu_1920_p2(8),
      I1 => ave_3_fu_1920_p2(6),
      I2 => \sub_ln472_7_reg_4138[7]_i_3_n_5\,
      I3 => ave_3_fu_1920_p2(7),
      I4 => ave_3_fu_1920_p2(9),
      O => \sub_ln472_7_reg_4138[12]_i_3_n_5\
    );
\sub_ln472_7_reg_4138[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => ave_3_fu_1920_p2(3),
      I1 => ave_3_fu_1920_p2(1),
      I2 => ave_3_fu_1920_p2(0),
      I3 => ave_3_fu_1920_p2(2),
      O => \sub_ln472_7_reg_4138[1]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"666AAAAA"
    )
        port map (
      I0 => ave_3_fu_1920_p2(4),
      I1 => ave_3_fu_1920_p2(2),
      I2 => ave_3_fu_1920_p2(0),
      I3 => ave_3_fu_1920_p2(1),
      I4 => ave_3_fu_1920_p2(3),
      O => \sub_ln472_7_reg_4138[2]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAAAAAAAAAAA"
    )
        port map (
      I0 => ave_3_fu_1920_p2(5),
      I1 => ave_3_fu_1920_p2(3),
      I2 => ave_3_fu_1920_p2(1),
      I3 => ave_3_fu_1920_p2(0),
      I4 => ave_3_fu_1920_p2(2),
      I5 => ave_3_fu_1920_p2(4),
      O => \sub_ln472_7_reg_4138[3]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => ave_3_fu_1920_p2(6),
      I1 => ave_3_fu_1920_p2(4),
      I2 => ave_3_fu_1920_p2(2),
      I3 => \sub_ln472_7_reg_4138[4]_i_2_n_5\,
      I4 => ave_3_fu_1920_p2(3),
      I5 => ave_3_fu_1920_p2(5),
      O => \sub_ln472_7_reg_4138[4]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ave_3_fu_1920_p2(0),
      I1 => ave_3_fu_1920_p2(1),
      O => \sub_ln472_7_reg_4138[4]_i_2_n_5\
    );
\sub_ln472_7_reg_4138[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C96C"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[7]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(7),
      I2 => \sub_ln472_7_reg_4138[7]_i_3_n_5\,
      I3 => ave_3_fu_1920_p2(6),
      O => \sub_ln472_7_reg_4138[5]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC9CC6CC"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[7]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(8),
      I2 => ave_3_fu_1920_p2(6),
      I3 => \sub_ln472_7_reg_4138[7]_i_3_n_5\,
      I4 => ave_3_fu_1920_p2(7),
      O => \sub_ln472_7_reg_4138[6]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC9CCCCCCCCCC6CC"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[7]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(9),
      I2 => ave_3_fu_1920_p2(7),
      I3 => \sub_ln472_7_reg_4138[7]_i_3_n_5\,
      I4 => ave_3_fu_1920_p2(6),
      I5 => ave_3_fu_1920_p2(8),
      O => \sub_ln472_7_reg_4138[7]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFE"
    )
        port map (
      I0 => ave_3_fu_1920_p2(5),
      I1 => ave_3_fu_1920_p2(3),
      I2 => ave_3_fu_1920_p2(1),
      I3 => ave_3_fu_1920_p2(0),
      I4 => ave_3_fu_1920_p2(2),
      I5 => ave_3_fu_1920_p2(4),
      O => \sub_ln472_7_reg_4138[7]_i_2_n_5\
    );
\sub_ln472_7_reg_4138[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ave_3_fu_1920_p2(4),
      I1 => ave_3_fu_1920_p2(2),
      I2 => ave_3_fu_1920_p2(0),
      I3 => ave_3_fu_1920_p2(1),
      I4 => ave_3_fu_1920_p2(3),
      I5 => ave_3_fu_1920_p2(5),
      O => \sub_ln472_7_reg_4138[7]_i_3_n_5\
    );
\sub_ln472_7_reg_4138[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[12]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(10),
      I2 => \sub_ln472_7_reg_4138[12]_i_3_n_5\,
      O => \sub_ln472_7_reg_4138[8]_i_1_n_5\
    );
\sub_ln472_7_reg_4138[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C96C"
    )
        port map (
      I0 => \sub_ln472_7_reg_4138[12]_i_2_n_5\,
      I1 => ave_3_fu_1920_p2(11),
      I2 => \sub_ln472_7_reg_4138[12]_i_3_n_5\,
      I3 => ave_3_fu_1920_p2(10),
      O => \sub_ln472_7_reg_4138[9]_i_1_n_5\
    );
\sub_ln472_7_reg_4138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sext_ln472_10_fu_2094_p1(0),
      Q => sub_ln472_7_reg_4138(0),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[10]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(10),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[11]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(11),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln472_7_fu_2108_p2(12),
      Q => sub_ln472_7_reg_4138(12),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[1]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(1),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[2]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(2),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[3]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(3),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[4]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(4),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[5]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(5),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[6]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(6),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[7]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(7),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[8]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(8),
      R => '0'
    );
\sub_ln472_7_reg_4138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln472_7_reg_4138[9]_i_1_n_5\,
      Q => sub_ln472_7_reg_4138(9),
      R => '0'
    );
\tmp_27_reg_4098[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(9),
      I1 => K_1_fu_1474_p2(9),
      O => \tmp_27_reg_4098[0]_i_10_n_5\
    );
\tmp_27_reg_4098[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(8),
      I1 => K_1_fu_1474_p2(8),
      O => \tmp_27_reg_4098[0]_i_11_n_5\
    );
\tmp_27_reg_4098[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_27_reg_4098_reg[0]_i_2_n_8\,
      I1 => \tmp_28_reg_4113_reg[0]_i_2_n_8\,
      O => \tmp_27_reg_4098[0]_i_3_n_5\
    );
\tmp_27_reg_4098[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(11),
      I1 => sext_ln466_4_fu_1848_p1(11),
      O => \tmp_27_reg_4098[0]_i_4_n_5\
    );
\tmp_27_reg_4098[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(10),
      I1 => sext_ln466_4_fu_1848_p1(10),
      O => \tmp_27_reg_4098[0]_i_5_n_5\
    );
\tmp_27_reg_4098[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(9),
      I1 => sext_ln466_4_fu_1848_p1(9),
      O => \tmp_27_reg_4098[0]_i_6_n_5\
    );
\tmp_27_reg_4098[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(8),
      I1 => sext_ln466_4_fu_1848_p1(8),
      O => \tmp_27_reg_4098[0]_i_7_n_5\
    );
\tmp_27_reg_4098[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln466_3_reg_4050_reg[10]_i_1_n_9\,
      I1 => \sext_ln466_reg_4033_reg[10]_i_1_n_9\,
      O => \tmp_27_reg_4098[0]_i_8_n_5\
    );
\tmp_27_reg_4098[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(10),
      I1 => K_1_fu_1474_p2(10),
      O => \tmp_27_reg_4098[0]_i_9_n_5\
    );
\tmp_27_reg_4098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(13),
      Q => tmp_27_reg_4098,
      R => '0'
    );
\tmp_27_reg_4098_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_27_reg_4098_reg[0]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_27_reg_4098_reg[0]_i_1_n_8\,
      CO(3) => \tmp_27_reg_4098_reg[0]_i_1_n_9\,
      CO(2) => \tmp_27_reg_4098_reg[0]_i_1_n_10\,
      CO(1) => \tmp_27_reg_4098_reg[0]_i_1_n_11\,
      CO(0) => \tmp_27_reg_4098_reg[0]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \tmp_27_reg_4098_reg[0]_i_2_n_8\,
      DI(3 downto 0) => sext_ln466_5_fu_1858_p1(11 downto 8),
      O(7 downto 6) => \NLW_tmp_27_reg_4098_reg[0]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => ave_1_fu_1862_p2(13 downto 8),
      S(7 downto 5) => B"001",
      S(4) => \tmp_27_reg_4098[0]_i_3_n_5\,
      S(3) => \tmp_27_reg_4098[0]_i_4_n_5\,
      S(2) => \tmp_27_reg_4098[0]_i_5_n_5\,
      S(1) => \tmp_27_reg_4098[0]_i_6_n_5\,
      S(0) => \tmp_27_reg_4098[0]_i_7_n_5\
    );
\tmp_27_reg_4098_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_27_reg_4098_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_27_reg_4098_reg[0]_i_2_n_8\,
      CO(3) => \NLW_tmp_27_reg_4098_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_27_reg_4098_reg[0]_i_2_n_10\,
      CO(1) => \tmp_27_reg_4098_reg[0]_i_2_n_11\,
      CO(0) => \tmp_27_reg_4098_reg[0]_i_2_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sext_ln466_3_reg_4050_reg[10]_i_1_n_9\,
      DI(2 downto 0) => K_11_fu_1778_p2(10 downto 8),
      O(7 downto 4) => \NLW_tmp_27_reg_4098_reg[0]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln466_5_fu_1858_p1(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \tmp_27_reg_4098[0]_i_8_n_5\,
      S(2) => \tmp_27_reg_4098[0]_i_9_n_5\,
      S(1) => \tmp_27_reg_4098[0]_i_10_n_5\,
      S(0) => \tmp_27_reg_4098[0]_i_11_n_5\
    );
\tmp_28_reg_4113[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(9),
      I1 => K_9_fu_1718_p2(9),
      O => \tmp_28_reg_4113[0]_i_10_n_5\
    );
\tmp_28_reg_4113[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(8),
      I1 => K_9_fu_1718_p2(8),
      O => \tmp_28_reg_4113[0]_i_11_n_5\
    );
\tmp_28_reg_4113[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln467_reg_4060_reg[10]_i_1_n_9\,
      I1 => \sext_ln467_1_reg_4065_reg[10]_i_1_n_9\,
      O => \tmp_28_reg_4113[0]_i_13_n_5\
    );
\tmp_28_reg_4113[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(10),
      I1 => K_7_fu_1658_p2(10),
      O => \tmp_28_reg_4113[0]_i_14_n_5\
    );
\tmp_28_reg_4113[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(9),
      I1 => K_7_fu_1658_p2(9),
      O => \tmp_28_reg_4113[0]_i_15_n_5\
    );
\tmp_28_reg_4113[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(8),
      I1 => K_7_fu_1658_p2(8),
      O => \tmp_28_reg_4113[0]_i_16_n_5\
    );
\tmp_28_reg_4113[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \tmp_28_reg_4113_reg[0]_i_2_n_8\,
      I1 => \tmp_28_reg_4113_reg[0]_i_12_n_8\,
      O => \tmp_28_reg_4113[0]_i_3_n_5\
    );
\tmp_28_reg_4113[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(11),
      I1 => sext_ln467_2_fu_1882_p1(11),
      O => \tmp_28_reg_4113[0]_i_4_n_5\
    );
\tmp_28_reg_4113[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(10),
      I1 => sext_ln467_2_fu_1882_p1(10),
      O => \tmp_28_reg_4113[0]_i_5_n_5\
    );
\tmp_28_reg_4113[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(9),
      I1 => sext_ln467_2_fu_1882_p1(9),
      O => \tmp_28_reg_4113[0]_i_6_n_5\
    );
\tmp_28_reg_4113[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(8),
      I1 => sext_ln467_2_fu_1882_p1(8),
      O => \tmp_28_reg_4113[0]_i_7_n_5\
    );
\tmp_28_reg_4113[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sext_ln466_1_reg_4038_reg[10]_i_1_n_9\,
      I1 => \sext_ln466_2_reg_4044_reg[10]_i_1_n_9\,
      O => \tmp_28_reg_4113[0]_i_8_n_5\
    );
\tmp_28_reg_4113[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(10),
      I1 => K_9_fu_1718_p2(10),
      O => \tmp_28_reg_4113[0]_i_9_n_5\
    );
\tmp_28_reg_4113_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(13),
      Q => tmp_28_reg_4113,
      R => '0'
    );
\tmp_28_reg_4113_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_28_reg_4113_reg[0]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_28_reg_4113_reg[0]_i_1_n_8\,
      CO(3) => \tmp_28_reg_4113_reg[0]_i_1_n_9\,
      CO(2) => \tmp_28_reg_4113_reg[0]_i_1_n_10\,
      CO(1) => \tmp_28_reg_4113_reg[0]_i_1_n_11\,
      CO(0) => \tmp_28_reg_4113_reg[0]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \tmp_28_reg_4113_reg[0]_i_2_n_8\,
      DI(3 downto 0) => sext_ln466_4_fu_1848_p1(11 downto 8),
      O(7 downto 6) => \NLW_tmp_28_reg_4113_reg[0]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => ave_2_fu_1886_p2(13 downto 8),
      S(7 downto 5) => B"001",
      S(4) => \tmp_28_reg_4113[0]_i_3_n_5\,
      S(3) => \tmp_28_reg_4113[0]_i_4_n_5\,
      S(2) => \tmp_28_reg_4113[0]_i_5_n_5\,
      S(1) => \tmp_28_reg_4113[0]_i_6_n_5\,
      S(0) => \tmp_28_reg_4113[0]_i_7_n_5\
    );
\tmp_28_reg_4113_reg[0]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_28_reg_4113_reg[0]_i_12_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_28_reg_4113_reg[0]_i_12_n_8\,
      CO(3) => \NLW_tmp_28_reg_4113_reg[0]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \tmp_28_reg_4113_reg[0]_i_12_n_10\,
      CO(1) => \tmp_28_reg_4113_reg[0]_i_12_n_11\,
      CO(0) => \tmp_28_reg_4113_reg[0]_i_12_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sext_ln467_reg_4060_reg[10]_i_1_n_9\,
      DI(2 downto 0) => K_5_fu_1602_p2(10 downto 8),
      O(7 downto 4) => \NLW_tmp_28_reg_4113_reg[0]_i_12_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln467_2_fu_1882_p1(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \tmp_28_reg_4113[0]_i_13_n_5\,
      S(2) => \tmp_28_reg_4113[0]_i_14_n_5\,
      S(1) => \tmp_28_reg_4113[0]_i_15_n_5\,
      S(0) => \tmp_28_reg_4113[0]_i_16_n_5\
    );
\tmp_28_reg_4113_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_28_reg_4113_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_28_reg_4113_reg[0]_i_2_n_8\,
      CO(3) => \NLW_tmp_28_reg_4113_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \tmp_28_reg_4113_reg[0]_i_2_n_10\,
      CO(1) => \tmp_28_reg_4113_reg[0]_i_2_n_11\,
      CO(0) => \tmp_28_reg_4113_reg[0]_i_2_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \sext_ln466_1_reg_4038_reg[10]_i_1_n_9\,
      DI(2 downto 0) => K_3_fu_1534_p2(10 downto 8),
      O(7 downto 4) => \NLW_tmp_28_reg_4113_reg[0]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sext_ln466_4_fu_1848_p1(11 downto 8),
      S(7 downto 4) => B"0001",
      S(3) => \tmp_28_reg_4113[0]_i_8_n_5\,
      S(2) => \tmp_28_reg_4113[0]_i_9_n_5\,
      S(1) => \tmp_28_reg_4113[0]_i_10_n_5\,
      S(0) => \tmp_28_reg_4113[0]_i_11_n_5\
    );
\tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => or_ln585_fu_1016_p2(16),
      Q => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_n_5\
    );
\tmp_53_reg_3872_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_53_reg_3872_pp0_iter8_reg_reg[0]_srl9_n_5\,
      Q => tmp_53_reg_3872_pp0_iter9_reg,
      R => '0'
    );
\trunc_ln472_5_reg_4103[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(0),
      I1 => sext_ln466_4_fu_1848_p1(0),
      O => \trunc_ln472_5_reg_4103[0]_i_10_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(7),
      I1 => K_1_fu_1474_p2(7),
      O => \trunc_ln472_5_reg_4103[0]_i_11_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(6),
      I1 => K_1_fu_1474_p2(6),
      O => \trunc_ln472_5_reg_4103[0]_i_12_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(5),
      I1 => K_1_fu_1474_p2(5),
      O => \trunc_ln472_5_reg_4103[0]_i_13_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(4),
      I1 => K_1_fu_1474_p2(4),
      O => \trunc_ln472_5_reg_4103[0]_i_14_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(3),
      I1 => K_1_fu_1474_p2(3),
      O => \trunc_ln472_5_reg_4103[0]_i_15_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(2),
      I1 => K_1_fu_1474_p2(2),
      O => \trunc_ln472_5_reg_4103[0]_i_16_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(1),
      I1 => K_1_fu_1474_p2(1),
      O => \trunc_ln472_5_reg_4103[0]_i_17_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_fu_1778_p2(0),
      I1 => K_1_fu_1474_p2(0),
      O => \trunc_ln472_5_reg_4103[0]_i_18_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(7),
      I1 => sext_ln466_4_fu_1848_p1(7),
      O => \trunc_ln472_5_reg_4103[0]_i_3_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(6),
      I1 => sext_ln466_4_fu_1848_p1(6),
      O => \trunc_ln472_5_reg_4103[0]_i_4_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(5),
      I1 => sext_ln466_4_fu_1848_p1(5),
      O => \trunc_ln472_5_reg_4103[0]_i_5_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(4),
      I1 => sext_ln466_4_fu_1848_p1(4),
      O => \trunc_ln472_5_reg_4103[0]_i_6_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(3),
      I1 => sext_ln466_4_fu_1848_p1(3),
      O => \trunc_ln472_5_reg_4103[0]_i_7_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(2),
      I1 => sext_ln466_4_fu_1848_p1(2),
      O => \trunc_ln472_5_reg_4103[0]_i_8_n_5\
    );
\trunc_ln472_5_reg_4103[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1858_p1(1),
      I1 => sext_ln466_4_fu_1848_p1(1),
      O => \trunc_ln472_5_reg_4103[0]_i_9_n_5\
    );
\trunc_ln472_5_reg_4103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(2),
      Q => trunc_ln472_5_reg_4103(0),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_5\,
      CO(6) => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_6\,
      CO(5) => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_7\,
      CO(4) => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_8\,
      CO(3) => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_9\,
      CO(2) => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_10\,
      CO(1) => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_11\,
      CO(0) => \trunc_ln472_5_reg_4103_reg[0]_i_1_n_12\,
      DI(7 downto 0) => sext_ln466_5_fu_1858_p1(7 downto 0),
      O(7 downto 0) => ave_1_fu_1862_p2(7 downto 0),
      S(7) => \trunc_ln472_5_reg_4103[0]_i_3_n_5\,
      S(6) => \trunc_ln472_5_reg_4103[0]_i_4_n_5\,
      S(5) => \trunc_ln472_5_reg_4103[0]_i_5_n_5\,
      S(4) => \trunc_ln472_5_reg_4103[0]_i_6_n_5\,
      S(3) => \trunc_ln472_5_reg_4103[0]_i_7_n_5\,
      S(2) => \trunc_ln472_5_reg_4103[0]_i_8_n_5\,
      S(1) => \trunc_ln472_5_reg_4103[0]_i_9_n_5\,
      S(0) => \trunc_ln472_5_reg_4103[0]_i_10_n_5\
    );
\trunc_ln472_5_reg_4103_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_5\,
      CO(6) => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_6\,
      CO(5) => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_7\,
      CO(4) => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_8\,
      CO(3) => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_9\,
      CO(2) => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_10\,
      CO(1) => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_11\,
      CO(0) => \trunc_ln472_5_reg_4103_reg[0]_i_2_n_12\,
      DI(7 downto 0) => K_11_fu_1778_p2(7 downto 0),
      O(7 downto 0) => sext_ln466_5_fu_1858_p1(7 downto 0),
      S(7) => \trunc_ln472_5_reg_4103[0]_i_11_n_5\,
      S(6) => \trunc_ln472_5_reg_4103[0]_i_12_n_5\,
      S(5) => \trunc_ln472_5_reg_4103[0]_i_13_n_5\,
      S(4) => \trunc_ln472_5_reg_4103[0]_i_14_n_5\,
      S(3) => \trunc_ln472_5_reg_4103[0]_i_15_n_5\,
      S(2) => \trunc_ln472_5_reg_4103[0]_i_16_n_5\,
      S(1) => \trunc_ln472_5_reg_4103[0]_i_17_n_5\,
      S(0) => \trunc_ln472_5_reg_4103[0]_i_18_n_5\
    );
\trunc_ln472_5_reg_4103_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(12),
      Q => trunc_ln472_5_reg_4103(10),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(3),
      Q => trunc_ln472_5_reg_4103(1),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(4),
      Q => trunc_ln472_5_reg_4103(2),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(5),
      Q => trunc_ln472_5_reg_4103(3),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(6),
      Q => trunc_ln472_5_reg_4103(4),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(7),
      Q => trunc_ln472_5_reg_4103(5),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(8),
      Q => trunc_ln472_5_reg_4103(6),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(9),
      Q => trunc_ln472_5_reg_4103(7),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(10),
      Q => trunc_ln472_5_reg_4103(8),
      R => '0'
    );
\trunc_ln472_5_reg_4103_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_1_fu_1862_p2(11),
      Q => trunc_ln472_5_reg_4103(9),
      R => '0'
    );
\trunc_ln472_8_reg_4118[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(0),
      I1 => sext_ln467_2_fu_1882_p1(0),
      O => \trunc_ln472_8_reg_4118[0]_i_10_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(7),
      I1 => K_9_fu_1718_p2(7),
      O => \trunc_ln472_8_reg_4118[0]_i_11_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(6),
      I1 => K_9_fu_1718_p2(6),
      O => \trunc_ln472_8_reg_4118[0]_i_12_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(5),
      I1 => K_9_fu_1718_p2(5),
      O => \trunc_ln472_8_reg_4118[0]_i_13_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(4),
      I1 => K_9_fu_1718_p2(4),
      O => \trunc_ln472_8_reg_4118[0]_i_14_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(3),
      I1 => K_9_fu_1718_p2(3),
      O => \trunc_ln472_8_reg_4118[0]_i_15_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(2),
      I1 => K_9_fu_1718_p2(2),
      O => \trunc_ln472_8_reg_4118[0]_i_16_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(1),
      I1 => K_9_fu_1718_p2(1),
      O => \trunc_ln472_8_reg_4118[0]_i_17_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_fu_1534_p2(0),
      I1 => K_9_fu_1718_p2(0),
      O => \trunc_ln472_8_reg_4118[0]_i_18_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(7),
      I1 => K_7_fu_1658_p2(7),
      O => \trunc_ln472_8_reg_4118[0]_i_20_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(6),
      I1 => K_7_fu_1658_p2(6),
      O => \trunc_ln472_8_reg_4118[0]_i_21_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(5),
      I1 => K_7_fu_1658_p2(5),
      O => \trunc_ln472_8_reg_4118[0]_i_22_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(4),
      I1 => K_7_fu_1658_p2(4),
      O => \trunc_ln472_8_reg_4118[0]_i_23_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(3),
      I1 => K_7_fu_1658_p2(3),
      O => \trunc_ln472_8_reg_4118[0]_i_24_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(2),
      I1 => K_7_fu_1658_p2(2),
      O => \trunc_ln472_8_reg_4118[0]_i_25_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(1),
      I1 => K_7_fu_1658_p2(1),
      O => \trunc_ln472_8_reg_4118[0]_i_26_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_fu_1602_p2(0),
      I1 => K_7_fu_1658_p2(0),
      O => \trunc_ln472_8_reg_4118[0]_i_27_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(7),
      I1 => sext_ln467_2_fu_1882_p1(7),
      O => \trunc_ln472_8_reg_4118[0]_i_3_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(6),
      I1 => sext_ln467_2_fu_1882_p1(6),
      O => \trunc_ln472_8_reg_4118[0]_i_4_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(5),
      I1 => sext_ln467_2_fu_1882_p1(5),
      O => \trunc_ln472_8_reg_4118[0]_i_5_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(4),
      I1 => sext_ln467_2_fu_1882_p1(4),
      O => \trunc_ln472_8_reg_4118[0]_i_6_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(3),
      I1 => sext_ln467_2_fu_1882_p1(3),
      O => \trunc_ln472_8_reg_4118[0]_i_7_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(2),
      I1 => sext_ln467_2_fu_1882_p1(2),
      O => \trunc_ln472_8_reg_4118[0]_i_8_n_5\
    );
\trunc_ln472_8_reg_4118[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1848_p1(1),
      I1 => sext_ln467_2_fu_1882_p1(1),
      O => \trunc_ln472_8_reg_4118[0]_i_9_n_5\
    );
\trunc_ln472_8_reg_4118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(2),
      Q => trunc_ln472_8_reg_4118(0),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_5\,
      CO(6) => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_6\,
      CO(5) => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_7\,
      CO(4) => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_8\,
      CO(3) => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_9\,
      CO(2) => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_10\,
      CO(1) => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_11\,
      CO(0) => \trunc_ln472_8_reg_4118_reg[0]_i_1_n_12\,
      DI(7 downto 0) => sext_ln466_4_fu_1848_p1(7 downto 0),
      O(7 downto 0) => ave_2_fu_1886_p2(7 downto 0),
      S(7) => \trunc_ln472_8_reg_4118[0]_i_3_n_5\,
      S(6) => \trunc_ln472_8_reg_4118[0]_i_4_n_5\,
      S(5) => \trunc_ln472_8_reg_4118[0]_i_5_n_5\,
      S(4) => \trunc_ln472_8_reg_4118[0]_i_6_n_5\,
      S(3) => \trunc_ln472_8_reg_4118[0]_i_7_n_5\,
      S(2) => \trunc_ln472_8_reg_4118[0]_i_8_n_5\,
      S(1) => \trunc_ln472_8_reg_4118[0]_i_9_n_5\,
      S(0) => \trunc_ln472_8_reg_4118[0]_i_10_n_5\
    );
\trunc_ln472_8_reg_4118_reg[0]_i_19\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_5\,
      CO(6) => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_6\,
      CO(5) => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_7\,
      CO(4) => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_8\,
      CO(3) => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_9\,
      CO(2) => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_10\,
      CO(1) => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_11\,
      CO(0) => \trunc_ln472_8_reg_4118_reg[0]_i_19_n_12\,
      DI(7 downto 0) => K_5_fu_1602_p2(7 downto 0),
      O(7 downto 0) => sext_ln467_2_fu_1882_p1(7 downto 0),
      S(7) => \trunc_ln472_8_reg_4118[0]_i_20_n_5\,
      S(6) => \trunc_ln472_8_reg_4118[0]_i_21_n_5\,
      S(5) => \trunc_ln472_8_reg_4118[0]_i_22_n_5\,
      S(4) => \trunc_ln472_8_reg_4118[0]_i_23_n_5\,
      S(3) => \trunc_ln472_8_reg_4118[0]_i_24_n_5\,
      S(2) => \trunc_ln472_8_reg_4118[0]_i_25_n_5\,
      S(1) => \trunc_ln472_8_reg_4118[0]_i_26_n_5\,
      S(0) => \trunc_ln472_8_reg_4118[0]_i_27_n_5\
    );
\trunc_ln472_8_reg_4118_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_5\,
      CO(6) => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_6\,
      CO(5) => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_7\,
      CO(4) => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_8\,
      CO(3) => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_9\,
      CO(2) => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_10\,
      CO(1) => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_11\,
      CO(0) => \trunc_ln472_8_reg_4118_reg[0]_i_2_n_12\,
      DI(7 downto 0) => K_3_fu_1534_p2(7 downto 0),
      O(7 downto 0) => sext_ln466_4_fu_1848_p1(7 downto 0),
      S(7) => \trunc_ln472_8_reg_4118[0]_i_11_n_5\,
      S(6) => \trunc_ln472_8_reg_4118[0]_i_12_n_5\,
      S(5) => \trunc_ln472_8_reg_4118[0]_i_13_n_5\,
      S(4) => \trunc_ln472_8_reg_4118[0]_i_14_n_5\,
      S(3) => \trunc_ln472_8_reg_4118[0]_i_15_n_5\,
      S(2) => \trunc_ln472_8_reg_4118[0]_i_16_n_5\,
      S(1) => \trunc_ln472_8_reg_4118[0]_i_17_n_5\,
      S(0) => \trunc_ln472_8_reg_4118[0]_i_18_n_5\
    );
\trunc_ln472_8_reg_4118_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(12),
      Q => trunc_ln472_8_reg_4118(10),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(3),
      Q => trunc_ln472_8_reg_4118(1),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(4),
      Q => trunc_ln472_8_reg_4118(2),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(5),
      Q => trunc_ln472_8_reg_4118(3),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(6),
      Q => trunc_ln472_8_reg_4118(4),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(7),
      Q => trunc_ln472_8_reg_4118(5),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(8),
      Q => trunc_ln472_8_reg_4118(6),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(9),
      Q => trunc_ln472_8_reg_4118(7),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(10),
      Q => trunc_ln472_8_reg_4118(8),
      R => '0'
    );
\trunc_ln472_8_reg_4118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ave_2_fu_1886_p2(11),
      Q => trunc_ln472_8_reg_4118(9),
      R => '0'
    );
\var_quant_1_reg_4158[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(7),
      I1 => var_1_fu_2655_p4(7),
      O => \var_quant_1_reg_4158[4]_i_2_n_5\
    );
\var_quant_1_reg_4158[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(6),
      I1 => var_1_fu_2655_p4(6),
      O => \var_quant_1_reg_4158[4]_i_3_n_5\
    );
\var_quant_1_reg_4158[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(5),
      I1 => var_1_fu_2655_p4(5),
      O => \var_quant_1_reg_4158[4]_i_4_n_5\
    );
\var_quant_1_reg_4158[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(4),
      I1 => var_1_fu_2655_p4(4),
      O => \var_quant_1_reg_4158[4]_i_5_n_5\
    );
\var_quant_1_reg_4158[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(3),
      I1 => var_1_fu_2655_p4(3),
      O => \var_quant_1_reg_4158[4]_i_6_n_5\
    );
\var_quant_1_reg_4158[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(2),
      I1 => var_1_fu_2655_p4(2),
      O => \var_quant_1_reg_4158[4]_i_7_n_5\
    );
\var_quant_1_reg_4158[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(1),
      I1 => var_1_fu_2655_p4(1),
      O => \var_quant_1_reg_4158[4]_i_8_n_5\
    );
\var_quant_1_reg_4158[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(0),
      I1 => var_1_fu_2655_p4(0),
      O => \var_quant_1_reg_4158[4]_i_9_n_5\
    );
\var_quant_1_reg_4158[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFD5501555400"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_47_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_48_n_5\,
      I2 => sub_ln477_fu_2489_p2(6),
      I3 => sub_ln477_fu_2489_p2(12),
      I4 => sub_ln477_fu_2489_p2(7),
      I5 => \var_quant_1_reg_4158[9]_i_49_n_5\,
      O => \var_quant_1_reg_4158[9]_i_10_n_5\
    );
\var_quant_1_reg_4158[9]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(9),
      I1 => sub_ln477_1_fu_2524_p2(8),
      I2 => sub_ln477_1_fu_2524_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_110_n_5\,
      I4 => sub_ln477_1_fu_2524_p2(7),
      I5 => sub_ln477_1_fu_2524_p2(12),
      O => \var_quant_1_reg_4158[9]_i_100_n_5\
    );
\var_quant_1_reg_4158[9]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(9),
      I1 => sub_ln477_3_fu_2594_p2(8),
      I2 => sub_ln477_3_fu_2594_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_109_n_5\,
      I4 => sub_ln477_3_fu_2594_p2(7),
      I5 => sub_ln477_3_fu_2594_p2(12),
      O => \var_quant_1_reg_4158[9]_i_101_n_5\
    );
\var_quant_1_reg_4158[9]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(9),
      I1 => sub_ln477_2_fu_2559_p2(8),
      I2 => sub_ln477_2_fu_2559_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_108_n_5\,
      I4 => sub_ln477_2_fu_2559_p2(7),
      I5 => sub_ln477_2_fu_2559_p2(12),
      O => \var_quant_1_reg_4158[9]_i_102_n_5\
    );
\var_quant_1_reg_4158[9]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(8),
      I1 => sub_ln477_1_fu_2524_p2(7),
      I2 => \var_quant_1_reg_4158[9]_i_110_n_5\,
      I3 => sub_ln477_1_fu_2524_p2(6),
      I4 => sub_ln477_1_fu_2524_p2(12),
      O => \var_quant_1_reg_4158[9]_i_103_n_5\
    );
\var_quant_1_reg_4158[9]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(8),
      I1 => sub_ln477_3_fu_2594_p2(12),
      I2 => sub_ln477_3_fu_2594_p2(7),
      I3 => \var_quant_1_reg_4158[9]_i_109_n_5\,
      I4 => sub_ln477_3_fu_2594_p2(6),
      O => \var_quant_1_reg_4158[9]_i_104_n_5\
    );
\var_quant_1_reg_4158[9]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(8),
      I1 => sub_ln477_2_fu_2559_p2(12),
      I2 => sub_ln477_2_fu_2559_p2(7),
      I3 => \var_quant_1_reg_4158[9]_i_108_n_5\,
      I4 => sub_ln477_2_fu_2559_p2(6),
      O => \var_quant_1_reg_4158[9]_i_105_n_5\
    );
\var_quant_1_reg_4158[9]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(7),
      I1 => sub_ln477_3_fu_2594_p2(6),
      I2 => \var_quant_1_reg_4158[9]_i_109_n_5\,
      I3 => sub_ln477_3_fu_2594_p2(12),
      O => \var_quant_1_reg_4158[9]_i_106_n_5\
    );
\var_quant_1_reg_4158[9]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(7),
      I1 => sub_ln477_1_fu_2524_p2(6),
      I2 => \var_quant_1_reg_4158[9]_i_110_n_5\,
      I3 => sub_ln477_1_fu_2524_p2(12),
      O => \var_quant_1_reg_4158[9]_i_107_n_5\
    );
\var_quant_1_reg_4158[9]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(5),
      I1 => sub_ln477_2_fu_2559_p2(3),
      I2 => sub_ln477_2_fu_2559_p2(0),
      I3 => sub_ln477_2_fu_2559_p2(1),
      I4 => sub_ln477_2_fu_2559_p2(2),
      I5 => sub_ln477_2_fu_2559_p2(4),
      O => \var_quant_1_reg_4158[9]_i_108_n_5\
    );
\var_quant_1_reg_4158[9]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(5),
      I1 => sub_ln477_3_fu_2594_p2(3),
      I2 => sub_ln477_3_fu_2594_p2(0),
      I3 => sub_ln477_3_fu_2594_p2(1),
      I4 => sub_ln477_3_fu_2594_p2(2),
      I5 => sub_ln477_3_fu_2594_p2(4),
      O => \var_quant_1_reg_4158[9]_i_109_n_5\
    );
\var_quant_1_reg_4158[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B2DBDB4D"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_36_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_32_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_34_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_35_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_33_n_5\,
      O => \var_quant_1_reg_4158[9]_i_11_n_5\
    );
\var_quant_1_reg_4158[9]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(5),
      I1 => sub_ln477_1_fu_2524_p2(3),
      I2 => sub_ln477_1_fu_2524_p2(0),
      I3 => sub_ln477_1_fu_2524_p2(1),
      I4 => sub_ln477_1_fu_2524_p2(2),
      I5 => sub_ln477_1_fu_2524_p2(4),
      O => \var_quant_1_reg_4158[9]_i_110_n_5\
    );
\var_quant_1_reg_4158[9]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(12),
      I1 => sub_ln477_2_fu_2559_p2(3),
      I2 => sub_ln477_2_fu_2559_p2(0),
      I3 => sub_ln477_2_fu_2559_p2(1),
      I4 => sub_ln477_2_fu_2559_p2(2),
      I5 => sub_ln477_2_fu_2559_p2(4),
      O => \var_quant_1_reg_4158[9]_i_111_n_5\
    );
\var_quant_1_reg_4158[9]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(3),
      I1 => sub_ln477_1_fu_2524_p2(0),
      I2 => sub_ln477_1_fu_2524_p2(1),
      I3 => sub_ln477_1_fu_2524_p2(2),
      I4 => sub_ln477_1_fu_2524_p2(4),
      I5 => sub_ln477_1_fu_2524_p2(12),
      O => \var_quant_1_reg_4158[9]_i_112_n_5\
    );
\var_quant_1_reg_4158[9]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(12),
      I1 => sub_ln477_3_fu_2594_p2(3),
      I2 => sub_ln477_3_fu_2594_p2(0),
      I3 => sub_ln477_3_fu_2594_p2(1),
      I4 => sub_ln477_3_fu_2594_p2(2),
      I5 => sub_ln477_3_fu_2594_p2(4),
      O => \var_quant_1_reg_4158[9]_i_113_n_5\
    );
\var_quant_1_reg_4158[9]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(4),
      I1 => sub_ln477_2_fu_2559_p2(2),
      I2 => sub_ln477_2_fu_2559_p2(1),
      I3 => sub_ln477_2_fu_2559_p2(0),
      I4 => sub_ln477_2_fu_2559_p2(3),
      O => \var_quant_1_reg_4158[9]_i_114_n_5\
    );
\var_quant_1_reg_4158[9]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(2),
      I1 => sub_ln477_3_fu_2594_p2(12),
      I2 => sub_ln477_3_fu_2594_p2(0),
      I3 => sub_ln477_3_fu_2594_p2(1),
      O => \var_quant_1_reg_4158[9]_i_115_n_5\
    );
\var_quant_1_reg_4158[9]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(2),
      I1 => sub_ln477_1_fu_2524_p2(12),
      I2 => sub_ln477_1_fu_2524_p2(0),
      I3 => sub_ln477_1_fu_2524_p2(1),
      O => \var_quant_1_reg_4158[9]_i_116_n_5\
    );
\var_quant_1_reg_4158[9]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(0),
      I1 => sub_ln477_1_fu_2524_p2(12),
      I2 => sub_ln477_1_fu_2524_p2(1),
      O => \var_quant_1_reg_4158[9]_i_117_n_5\
    );
\var_quant_1_reg_4158[9]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(0),
      I1 => sub_ln477_2_fu_2559_p2(12),
      I2 => sub_ln477_2_fu_2559_p2(1),
      O => \var_quant_1_reg_4158[9]_i_118_n_5\
    );
\var_quant_1_reg_4158[9]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(4),
      I1 => sub_ln477_1_fu_2524_p2(2),
      I2 => sub_ln477_1_fu_2524_p2(1),
      I3 => sub_ln477_1_fu_2524_p2(0),
      I4 => sub_ln477_1_fu_2524_p2(3),
      O => \var_quant_1_reg_4158[9]_i_119_n_5\
    );
\var_quant_1_reg_4158[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_7_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_33_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_34_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_35_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_36_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_32_n_5\,
      O => \var_quant_1_reg_4158[9]_i_12_n_5\
    );
\var_quant_1_reg_4158[9]_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(4),
      I1 => sub_ln477_3_fu_2594_p2(2),
      I2 => sub_ln477_3_fu_2594_p2(1),
      I3 => sub_ln477_3_fu_2594_p2(0),
      I4 => sub_ln477_3_fu_2594_p2(3),
      O => \var_quant_1_reg_4158[9]_i_120_n_5\
    );
\var_quant_1_reg_4158[9]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(7),
      I1 => trunc_ln472_5_reg_4103(7),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(7),
      O => \var_quant_1_reg_4158[9]_i_121_n_5\
    );
\var_quant_1_reg_4158[9]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(6),
      I1 => trunc_ln472_5_reg_4103(6),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(6),
      O => \var_quant_1_reg_4158[9]_i_122_n_5\
    );
\var_quant_1_reg_4158[9]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(5),
      I1 => trunc_ln472_5_reg_4103(5),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(5),
      O => \var_quant_1_reg_4158[9]_i_123_n_5\
    );
\var_quant_1_reg_4158[9]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(4),
      I1 => trunc_ln472_5_reg_4103(4),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(4),
      O => \var_quant_1_reg_4158[9]_i_124_n_5\
    );
\var_quant_1_reg_4158[9]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(3),
      I1 => trunc_ln472_5_reg_4103(3),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(3),
      O => \var_quant_1_reg_4158[9]_i_125_n_5\
    );
\var_quant_1_reg_4158[9]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(2),
      I1 => trunc_ln472_5_reg_4103(2),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(2),
      O => \var_quant_1_reg_4158[9]_i_126_n_5\
    );
\var_quant_1_reg_4158[9]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(1),
      I1 => trunc_ln472_5_reg_4103(1),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(1),
      O => \var_quant_1_reg_4158[9]_i_127_n_5\
    );
\var_quant_1_reg_4158[9]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(0),
      I1 => trunc_ln472_5_reg_4103(0),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(0),
      O => \var_quant_1_reg_4158[9]_i_128_n_5\
    );
\var_quant_1_reg_4158[9]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(7),
      I1 => trunc_ln472_5_reg_4103(7),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(7),
      O => \var_quant_1_reg_4158[9]_i_129_n_5\
    );
\var_quant_1_reg_4158[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_43_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_42_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_41_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_37_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_50_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_40_n_5\,
      O => \var_quant_1_reg_4158[9]_i_13_n_5\
    );
\var_quant_1_reg_4158[9]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(6),
      I1 => trunc_ln472_5_reg_4103(6),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(6),
      O => \var_quant_1_reg_4158[9]_i_130_n_5\
    );
\var_quant_1_reg_4158[9]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(5),
      I1 => trunc_ln472_5_reg_4103(5),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(5),
      O => \var_quant_1_reg_4158[9]_i_131_n_5\
    );
\var_quant_1_reg_4158[9]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(4),
      I1 => trunc_ln472_5_reg_4103(4),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(4),
      O => \var_quant_1_reg_4158[9]_i_132_n_5\
    );
\var_quant_1_reg_4158[9]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(3),
      I1 => trunc_ln472_5_reg_4103(3),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(3),
      O => \var_quant_1_reg_4158[9]_i_133_n_5\
    );
\var_quant_1_reg_4158[9]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(2),
      I1 => trunc_ln472_5_reg_4103(2),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(2),
      O => \var_quant_1_reg_4158[9]_i_134_n_5\
    );
\var_quant_1_reg_4158[9]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(1),
      I1 => trunc_ln472_5_reg_4103(1),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(1),
      O => \var_quant_1_reg_4158[9]_i_135_n_5\
    );
\var_quant_1_reg_4158[9]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(0),
      I1 => trunc_ln472_5_reg_4103(0),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(0),
      O => \var_quant_1_reg_4158[9]_i_136_n_5\
    );
\var_quant_1_reg_4158[9]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(7),
      I1 => trunc_ln472_5_reg_4103(7),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(7),
      O => \var_quant_1_reg_4158[9]_i_137_n_5\
    );
\var_quant_1_reg_4158[9]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(6),
      I1 => trunc_ln472_5_reg_4103(6),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(6),
      O => \var_quant_1_reg_4158[9]_i_138_n_5\
    );
\var_quant_1_reg_4158[9]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(5),
      I1 => trunc_ln472_5_reg_4103(5),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(5),
      O => \var_quant_1_reg_4158[9]_i_139_n_5\
    );
\var_quant_1_reg_4158[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_46_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_45_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_44_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_42_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_41_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_43_n_5\,
      O => \var_quant_1_reg_4158[9]_i_14_n_5\
    );
\var_quant_1_reg_4158[9]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(4),
      I1 => trunc_ln472_5_reg_4103(4),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(4),
      O => \var_quant_1_reg_4158[9]_i_140_n_5\
    );
\var_quant_1_reg_4158[9]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(3),
      I1 => trunc_ln472_5_reg_4103(3),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(3),
      O => \var_quant_1_reg_4158[9]_i_141_n_5\
    );
\var_quant_1_reg_4158[9]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(2),
      I1 => trunc_ln472_5_reg_4103(2),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(2),
      O => \var_quant_1_reg_4158[9]_i_142_n_5\
    );
\var_quant_1_reg_4158[9]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(1),
      I1 => trunc_ln472_5_reg_4103(1),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(1),
      O => \var_quant_1_reg_4158[9]_i_143_n_5\
    );
\var_quant_1_reg_4158[9]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(0),
      I1 => trunc_ln472_5_reg_4103(0),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(0),
      O => \var_quant_1_reg_4158[9]_i_144_n_5\
    );
\var_quant_1_reg_4158[9]_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_27_reg_4098,
      I1 => sub_ln472_3_reg_4108(11),
      O => \var_quant_1_reg_4158[9]_i_145_n_5\
    );
\var_quant_1_reg_4158[9]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_3_reg_4108(12),
      I1 => sub_ln472_3_reg_4108(11),
      I2 => tmp_27_reg_4098,
      O => \var_quant_1_reg_4158[9]_i_146_n_5\
    );
\var_quant_1_reg_4158[9]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_3_reg_4108(11),
      I1 => tmp_27_reg_4098,
      I2 => sext_ln466_2_reg_4044(11),
      O => \var_quant_1_reg_4158[9]_i_147_n_5\
    );
\var_quant_1_reg_4158[9]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(10),
      I1 => trunc_ln472_5_reg_4103(10),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(10),
      O => \var_quant_1_reg_4158[9]_i_148_n_5\
    );
\var_quant_1_reg_4158[9]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(9),
      I1 => trunc_ln472_5_reg_4103(9),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(9),
      O => \var_quant_1_reg_4158[9]_i_149_n_5\
    );
\var_quant_1_reg_4158[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_49_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_51_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_47_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_44_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_45_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_46_n_5\,
      O => \var_quant_1_reg_4158[9]_i_15_n_5\
    );
\var_quant_1_reg_4158[9]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(8),
      I1 => trunc_ln472_5_reg_4103(8),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(8),
      O => \var_quant_1_reg_4158[9]_i_150_n_5\
    );
\var_quant_1_reg_4158[9]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_27_reg_4098,
      I1 => sub_ln472_3_reg_4108(11),
      O => \var_quant_1_reg_4158[9]_i_151_n_5\
    );
\var_quant_1_reg_4158[9]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_3_reg_4108(12),
      I1 => sub_ln472_3_reg_4108(11),
      I2 => tmp_27_reg_4098,
      O => \var_quant_1_reg_4158[9]_i_152_n_5\
    );
\var_quant_1_reg_4158[9]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_3_reg_4108(11),
      I1 => tmp_27_reg_4098,
      I2 => sext_ln466_1_reg_4038(11),
      O => \var_quant_1_reg_4158[9]_i_153_n_5\
    );
\var_quant_1_reg_4158[9]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(10),
      I1 => trunc_ln472_5_reg_4103(10),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(10),
      O => \var_quant_1_reg_4158[9]_i_154_n_5\
    );
\var_quant_1_reg_4158[9]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(9),
      I1 => trunc_ln472_5_reg_4103(9),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(9),
      O => \var_quant_1_reg_4158[9]_i_155_n_5\
    );
\var_quant_1_reg_4158[9]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(8),
      I1 => trunc_ln472_5_reg_4103(8),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(8),
      O => \var_quant_1_reg_4158[9]_i_156_n_5\
    );
\var_quant_1_reg_4158[9]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_27_reg_4098,
      I1 => sub_ln472_3_reg_4108(11),
      O => \var_quant_1_reg_4158[9]_i_157_n_5\
    );
\var_quant_1_reg_4158[9]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_3_reg_4108(12),
      I1 => sub_ln472_3_reg_4108(11),
      I2 => tmp_27_reg_4098,
      O => \var_quant_1_reg_4158[9]_i_158_n_5\
    );
\var_quant_1_reg_4158[9]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_3_reg_4108(11),
      I1 => tmp_27_reg_4098,
      I2 => sext_ln466_3_reg_4050(11),
      O => \var_quant_1_reg_4158[9]_i_159_n_5\
    );
\var_quant_1_reg_4158[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DD71441"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_52_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_53_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_54_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_55_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_56_n_5\,
      O => \var_quant_1_reg_4158[9]_i_16_n_5\
    );
\var_quant_1_reg_4158[9]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(10),
      I1 => trunc_ln472_5_reg_4103(10),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(10),
      O => \var_quant_1_reg_4158[9]_i_160_n_5\
    );
\var_quant_1_reg_4158[9]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(9),
      I1 => trunc_ln472_5_reg_4103(9),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(9),
      O => \var_quant_1_reg_4158[9]_i_161_n_5\
    );
\var_quant_1_reg_4158[9]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(8),
      I1 => trunc_ln472_5_reg_4103(8),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(8),
      O => \var_quant_1_reg_4158[9]_i_162_n_5\
    );
\var_quant_1_reg_4158[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FD51540"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_57_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_58_n_5\,
      I2 => sub_ln477_fu_2489_p2(12),
      I3 => sub_ln477_fu_2489_p2(5),
      I4 => \var_quant_1_reg_4158[9]_i_59_n_5\,
      O => \var_quant_1_reg_4158[9]_i_17_n_5\
    );
\var_quant_1_reg_4158[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_60_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_61_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_62_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_63_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_64_n_5\,
      O => \var_quant_1_reg_4158[9]_i_18_n_5\
    );
\var_quant_1_reg_4158[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009696FF"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_65_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_66_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_67_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_68_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_69_n_5\,
      O => \var_quant_1_reg_4158[9]_i_19_n_5\
    );
\var_quant_1_reg_4158[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888EEEEEEEE88888"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_70_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_71_n_5\,
      I2 => sub_ln477_fu_2489_p2(1),
      I3 => sub_ln477_fu_2489_p2(0),
      I4 => sub_ln477_fu_2489_p2(12),
      I5 => sub_ln477_fu_2489_p2(2),
      O => \var_quant_1_reg_4158[9]_i_20_n_5\
    );
\var_quant_1_reg_4158[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699996969666"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_70_n_5\,
      I1 => sub_ln477_fu_2489_p2(2),
      I2 => sub_ln477_fu_2489_p2(12),
      I3 => sub_ln477_fu_2489_p2(0),
      I4 => sub_ln477_fu_2489_p2(1),
      I5 => \var_quant_1_reg_4158[9]_i_71_n_5\,
      O => \var_quant_1_reg_4158[9]_i_21_n_5\
    );
\var_quant_1_reg_4158[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_72_n_5\,
      I1 => sub_ln477_fu_2489_p2(1),
      I2 => sub_ln477_fu_2489_p2(12),
      I3 => sub_ln477_fu_2489_p2(0),
      O => \var_quant_1_reg_4158[9]_i_22_n_5\
    );
\var_quant_1_reg_4158[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_16_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_47_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_49_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_51_n_5\,
      O => \var_quant_1_reg_4158[9]_i_24_n_5\
    );
\var_quant_1_reg_4158[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_17_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_52_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_81_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_82_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_83_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_84_n_5\,
      O => \var_quant_1_reg_4158[9]_i_25_n_5\
    );
\var_quant_1_reg_4158[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996699669"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_18_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_57_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_59_n_5\,
      I3 => sub_ln477_fu_2489_p2(5),
      I4 => sub_ln477_fu_2489_p2(12),
      I5 => \var_quant_1_reg_4158[9]_i_58_n_5\,
      O => \var_quant_1_reg_4158[9]_i_26_n_5\
    );
\var_quant_1_reg_4158[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_60_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_61_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_62_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_19_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_63_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_64_n_5\,
      O => \var_quant_1_reg_4158[9]_i_27_n_5\
    );
\var_quant_1_reg_4158[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_65_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_66_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_67_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_20_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_68_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_69_n_5\,
      O => \var_quant_1_reg_4158[9]_i_28_n_5\
    );
\var_quant_1_reg_4158[9]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAAAA"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_21_n_5\,
      I1 => sub_ln477_fu_2489_p2(0),
      I2 => sub_ln477_fu_2489_p2(12),
      I3 => sub_ln477_fu_2489_p2(1),
      I4 => \var_quant_1_reg_4158[9]_i_72_n_5\,
      O => \var_quant_1_reg_4158[9]_i_29_n_5\
    );
\var_quant_1_reg_4158[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(9),
      I1 => var_1_fu_2655_p4(9),
      O => \var_quant_1_reg_4158[9]_i_3_n_5\
    );
\var_quant_1_reg_4158[9]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_22_n_5\,
      I1 => sub_ln477_2_fu_2559_p2(0),
      I2 => sub_ln477_1_fu_2524_p2(0),
      I3 => sub_ln477_3_fu_2594_p2(0),
      O => \var_quant_1_reg_4158[9]_i_30_n_5\
    );
\var_quant_1_reg_4158[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(0),
      I1 => sub_ln477_2_fu_2559_p2(0),
      I2 => sub_ln477_3_fu_2594_p2(0),
      I3 => sub_ln477_fu_2489_p2(0),
      O => \var_quant_1_reg_4158[9]_i_31_n_5\
    );
\var_quant_1_reg_4158[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06606FF66FF60660"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(10),
      I1 => \var_quant_1_reg_4158[9]_i_89_n_5\,
      I2 => sub_ln477_1_fu_2524_p2(10),
      I3 => \var_quant_1_reg_4158[9]_i_91_n_5\,
      I4 => sub_ln477_3_fu_2594_p2(10),
      I5 => \var_quant_1_reg_4158[9]_i_93_n_5\,
      O => \var_quant_1_reg_4158[9]_i_32_n_5\
    );
\var_quant_1_reg_4158[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(11),
      I1 => sub_ln477_2_fu_2559_p2(10),
      I2 => sub_ln477_2_fu_2559_p2(12),
      I3 => \var_quant_1_reg_4158[9]_i_89_n_5\,
      O => \var_quant_1_reg_4158[9]_i_33_n_5\
    );
\var_quant_1_reg_4158[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(11),
      I1 => \var_quant_1_reg_4158[9]_i_91_n_5\,
      I2 => sub_ln477_1_fu_2524_p2(10),
      I3 => sub_ln477_1_fu_2524_p2(12),
      O => \var_quant_1_reg_4158[9]_i_34_n_5\
    );
\var_quant_1_reg_4158[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(11),
      I1 => sub_ln477_3_fu_2594_p2(10),
      I2 => sub_ln477_3_fu_2594_p2(12),
      I3 => \var_quant_1_reg_4158[9]_i_93_n_5\,
      O => \var_quant_1_reg_4158[9]_i_35_n_5\
    );
\var_quant_1_reg_4158[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(11),
      I1 => sub_ln477_fu_2489_p2(10),
      I2 => sub_ln477_fu_2489_p2(12),
      I3 => \var_quant_1_reg_4158[9]_i_38_n_5\,
      O => \var_quant_1_reg_4158[9]_i_36_n_5\
    );
\var_quant_1_reg_4158[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_89_n_5\,
      I1 => sub_ln477_2_fu_2559_p2(10),
      I2 => sub_ln477_1_fu_2524_p2(10),
      I3 => \var_quant_1_reg_4158[9]_i_91_n_5\,
      I4 => sub_ln477_3_fu_2594_p2(10),
      I5 => \var_quant_1_reg_4158[9]_i_93_n_5\,
      O => \var_quant_1_reg_4158[9]_i_37_n_5\
    );
\var_quant_1_reg_4158[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(12),
      I1 => sub_ln477_fu_2489_p2(8),
      I2 => sub_ln477_fu_2489_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_48_n_5\,
      I4 => sub_ln477_fu_2489_p2(7),
      I5 => sub_ln477_fu_2489_p2(9),
      O => \var_quant_1_reg_4158[9]_i_38_n_5\
    );
\var_quant_1_reg_4158[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(8),
      I1 => var_1_fu_2655_p4(8),
      O => \var_quant_1_reg_4158[9]_i_4_n_5\
    );
\var_quant_1_reg_4158[9]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_100_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_101_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_102_n_5\,
      O => \var_quant_1_reg_4158[9]_i_40_n_5\
    );
\var_quant_1_reg_4158[9]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_102_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_100_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_101_n_5\,
      O => \var_quant_1_reg_4158[9]_i_41_n_5\
    );
\var_quant_1_reg_4158[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(9),
      I1 => sub_ln477_fu_2489_p2(8),
      I2 => sub_ln477_fu_2489_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_48_n_5\,
      I4 => sub_ln477_fu_2489_p2(7),
      I5 => sub_ln477_fu_2489_p2(12),
      O => \var_quant_1_reg_4158[9]_i_42_n_5\
    );
\var_quant_1_reg_4158[9]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_103_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_104_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_105_n_5\,
      O => \var_quant_1_reg_4158[9]_i_43_n_5\
    );
\var_quant_1_reg_4158[9]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(8),
      I1 => sub_ln477_fu_2489_p2(7),
      I2 => \var_quant_1_reg_4158[9]_i_48_n_5\,
      I3 => sub_ln477_fu_2489_p2(6),
      I4 => sub_ln477_fu_2489_p2(12),
      O => \var_quant_1_reg_4158[9]_i_44_n_5\
    );
\var_quant_1_reg_4158[9]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_104_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_103_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_105_n_5\,
      O => \var_quant_1_reg_4158[9]_i_45_n_5\
    );
\var_quant_1_reg_4158[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717177171717171"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_106_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_107_n_5\,
      I2 => sub_ln477_2_fu_2559_p2(7),
      I3 => sub_ln477_2_fu_2559_p2(6),
      I4 => \var_quant_1_reg_4158[9]_i_108_n_5\,
      I5 => sub_ln477_2_fu_2559_p2(12),
      O => \var_quant_1_reg_4158[9]_i_46_n_5\
    );
\var_quant_1_reg_4158[9]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF959500"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(6),
      I1 => \var_quant_1_reg_4158[9]_i_108_n_5\,
      I2 => sub_ln477_2_fu_2559_p2(12),
      I3 => \var_quant_1_reg_4158[9]_i_53_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_54_n_5\,
      O => \var_quant_1_reg_4158[9]_i_47_n_5\
    );
\var_quant_1_reg_4158[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(5),
      I1 => sub_ln477_fu_2489_p2(3),
      I2 => sub_ln477_fu_2489_p2(0),
      I3 => sub_ln477_fu_2489_p2(1),
      I4 => sub_ln477_fu_2489_p2(2),
      I5 => sub_ln477_fu_2489_p2(4),
      O => \var_quant_1_reg_4158[9]_i_48_n_5\
    );
\var_quant_1_reg_4158[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A8A857A85757A8"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(12),
      I1 => \var_quant_1_reg_4158[9]_i_108_n_5\,
      I2 => sub_ln477_2_fu_2559_p2(6),
      I3 => sub_ln477_2_fu_2559_p2(7),
      I4 => \var_quant_1_reg_4158[9]_i_107_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_106_n_5\,
      O => \var_quant_1_reg_4158[9]_i_49_n_5\
    );
\var_quant_1_reg_4158[9]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(10),
      I1 => \var_quant_1_reg_4158[9]_i_38_n_5\,
      O => \var_quant_1_reg_4158[9]_i_50_n_5\
    );
\var_quant_1_reg_4158[9]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(7),
      I1 => sub_ln477_fu_2489_p2(12),
      I2 => sub_ln477_fu_2489_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_48_n_5\,
      O => \var_quant_1_reg_4158[9]_i_51_n_5\
    );
\var_quant_1_reg_4158[9]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(6),
      I1 => \var_quant_1_reg_4158[9]_i_48_n_5\,
      I2 => sub_ln477_fu_2489_p2(12),
      O => \var_quant_1_reg_4158[9]_i_52_n_5\
    );
\var_quant_1_reg_4158[9]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(6),
      I1 => \var_quant_1_reg_4158[9]_i_109_n_5\,
      I2 => sub_ln477_3_fu_2594_p2(12),
      O => \var_quant_1_reg_4158[9]_i_53_n_5\
    );
\var_quant_1_reg_4158[9]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(6),
      I1 => \var_quant_1_reg_4158[9]_i_110_n_5\,
      I2 => sub_ln477_1_fu_2524_p2(12),
      O => \var_quant_1_reg_4158[9]_i_54_n_5\
    );
\var_quant_1_reg_4158[9]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(6),
      I1 => \var_quant_1_reg_4158[9]_i_108_n_5\,
      I2 => sub_ln477_2_fu_2559_p2(12),
      O => \var_quant_1_reg_4158[9]_i_55_n_5\
    );
\var_quant_1_reg_4158[9]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FF9099009909FF9"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(5),
      I1 => \var_quant_1_reg_4158[9]_i_111_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_112_n_5\,
      I3 => sub_ln477_1_fu_2524_p2(5),
      I4 => \var_quant_1_reg_4158[9]_i_113_n_5\,
      I5 => sub_ln477_3_fu_2594_p2(5),
      O => \var_quant_1_reg_4158[9]_i_56_n_5\
    );
\var_quant_1_reg_4158[9]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_60_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_62_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_61_n_5\,
      O => \var_quant_1_reg_4158[9]_i_57_n_5\
    );
\var_quant_1_reg_4158[9]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(4),
      I1 => sub_ln477_fu_2489_p2(2),
      I2 => sub_ln477_fu_2489_p2(1),
      I3 => sub_ln477_fu_2489_p2(0),
      I4 => sub_ln477_fu_2489_p2(3),
      O => \var_quant_1_reg_4158[9]_i_58_n_5\
    );
\var_quant_1_reg_4158[9]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69999666"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_84_n_5\,
      I1 => sub_ln477_2_fu_2559_p2(5),
      I2 => \var_quant_1_reg_4158[9]_i_114_n_5\,
      I3 => sub_ln477_2_fu_2559_p2(12),
      I4 => \var_quant_1_reg_4158[9]_i_83_n_5\,
      O => \var_quant_1_reg_4158[9]_i_59_n_5\
    );
\var_quant_1_reg_4158[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2882BEEB"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_32_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_33_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_34_n_5\,
      I3 => \var_quant_1_reg_4158[9]_i_35_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_36_n_5\,
      O => \var_quant_1_reg_4158[9]_i_6_n_5\
    );
\var_quant_1_reg_4158[9]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(4),
      I1 => sub_ln477_2_fu_2559_p2(3),
      I2 => sub_ln477_2_fu_2559_p2(0),
      I3 => sub_ln477_2_fu_2559_p2(1),
      I4 => sub_ln477_2_fu_2559_p2(2),
      I5 => sub_ln477_2_fu_2559_p2(12),
      O => \var_quant_1_reg_4158[9]_i_60_n_5\
    );
\var_quant_1_reg_4158[9]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(4),
      I1 => sub_ln477_1_fu_2524_p2(3),
      I2 => sub_ln477_1_fu_2524_p2(0),
      I3 => sub_ln477_1_fu_2524_p2(1),
      I4 => sub_ln477_1_fu_2524_p2(2),
      I5 => sub_ln477_1_fu_2524_p2(12),
      O => \var_quant_1_reg_4158[9]_i_61_n_5\
    );
\var_quant_1_reg_4158[9]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(4),
      I1 => sub_ln477_3_fu_2594_p2(3),
      I2 => sub_ln477_3_fu_2594_p2(0),
      I3 => sub_ln477_3_fu_2594_p2(1),
      I4 => sub_ln477_3_fu_2594_p2(2),
      I5 => sub_ln477_3_fu_2594_p2(12),
      O => \var_quant_1_reg_4158[9]_i_62_n_5\
    );
\var_quant_1_reg_4158[9]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(4),
      I1 => sub_ln477_fu_2489_p2(3),
      I2 => sub_ln477_fu_2489_p2(0),
      I3 => sub_ln477_fu_2489_p2(1),
      I4 => sub_ln477_fu_2489_p2(2),
      I5 => sub_ln477_fu_2489_p2(12),
      O => \var_quant_1_reg_4158[9]_i_63_n_5\
    );
\var_quant_1_reg_4158[9]_i_64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_66_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_65_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_67_n_5\,
      O => \var_quant_1_reg_4158[9]_i_64_n_5\
    );
\var_quant_1_reg_4158[9]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(3),
      I1 => sub_ln477_3_fu_2594_p2(2),
      I2 => sub_ln477_3_fu_2594_p2(1),
      I3 => sub_ln477_3_fu_2594_p2(0),
      I4 => sub_ln477_3_fu_2594_p2(12),
      O => \var_quant_1_reg_4158[9]_i_65_n_5\
    );
\var_quant_1_reg_4158[9]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(3),
      I1 => sub_ln477_1_fu_2524_p2(2),
      I2 => sub_ln477_1_fu_2524_p2(1),
      I3 => sub_ln477_1_fu_2524_p2(0),
      I4 => sub_ln477_1_fu_2524_p2(12),
      O => \var_quant_1_reg_4158[9]_i_66_n_5\
    );
\var_quant_1_reg_4158[9]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(3),
      I1 => sub_ln477_2_fu_2559_p2(12),
      I2 => sub_ln477_2_fu_2559_p2(2),
      I3 => sub_ln477_2_fu_2559_p2(1),
      I4 => sub_ln477_2_fu_2559_p2(0),
      O => \var_quant_1_reg_4158[9]_i_67_n_5\
    );
\var_quant_1_reg_4158[9]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7117711771171717"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_115_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_116_n_5\,
      I2 => sub_ln477_2_fu_2559_p2(2),
      I3 => sub_ln477_2_fu_2559_p2(12),
      I4 => sub_ln477_2_fu_2559_p2(0),
      I5 => sub_ln477_2_fu_2559_p2(1),
      O => \var_quant_1_reg_4158[9]_i_68_n_5\
    );
\var_quant_1_reg_4158[9]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln477_fu_2489_p2(3),
      I1 => sub_ln477_fu_2489_p2(2),
      I2 => sub_ln477_fu_2489_p2(1),
      I3 => sub_ln477_fu_2489_p2(0),
      I4 => sub_ln477_fu_2489_p2(12),
      O => \var_quant_1_reg_4158[9]_i_69_n_5\
    );
\var_quant_1_reg_4158[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D14"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_37_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_38_n_5\,
      I2 => sub_ln477_fu_2489_p2(10),
      I3 => \var_quant_1_reg_4158[9]_i_40_n_5\,
      O => \var_quant_1_reg_4158[9]_i_7_n_5\
    );
\var_quant_1_reg_4158[9]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(0),
      I1 => sub_ln477_3_fu_2594_p2(12),
      I2 => sub_ln477_3_fu_2594_p2(1),
      I3 => \var_quant_1_reg_4158[9]_i_117_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_118_n_5\,
      O => \var_quant_1_reg_4158[9]_i_70_n_5\
    );
\var_quant_1_reg_4158[9]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E01FE01F1FE0"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(1),
      I1 => sub_ln477_2_fu_2559_p2(0),
      I2 => sub_ln477_2_fu_2559_p2(12),
      I3 => sub_ln477_2_fu_2559_p2(2),
      I4 => \var_quant_1_reg_4158[9]_i_116_n_5\,
      I5 => \var_quant_1_reg_4158[9]_i_115_n_5\,
      O => \var_quant_1_reg_4158[9]_i_71_n_5\
    );
\var_quant_1_reg_4158[9]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(1),
      I1 => sub_ln477_3_fu_2594_p2(12),
      I2 => sub_ln477_3_fu_2594_p2(0),
      I3 => \var_quant_1_reg_4158[9]_i_118_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_117_n_5\,
      O => \var_quant_1_reg_4158[9]_i_72_n_5\
    );
\var_quant_1_reg_4158[9]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(7),
      I1 => trunc_ln472_5_reg_4103(7),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(7),
      O => \var_quant_1_reg_4158[9]_i_73_n_5\
    );
\var_quant_1_reg_4158[9]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(6),
      I1 => trunc_ln472_5_reg_4103(6),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(6),
      O => \var_quant_1_reg_4158[9]_i_74_n_5\
    );
\var_quant_1_reg_4158[9]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(5),
      I1 => trunc_ln472_5_reg_4103(5),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(5),
      O => \var_quant_1_reg_4158[9]_i_75_n_5\
    );
\var_quant_1_reg_4158[9]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(4),
      I1 => trunc_ln472_5_reg_4103(4),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(4),
      O => \var_quant_1_reg_4158[9]_i_76_n_5\
    );
\var_quant_1_reg_4158[9]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(3),
      I1 => trunc_ln472_5_reg_4103(3),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(3),
      O => \var_quant_1_reg_4158[9]_i_77_n_5\
    );
\var_quant_1_reg_4158[9]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(2),
      I1 => trunc_ln472_5_reg_4103(2),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(2),
      O => \var_quant_1_reg_4158[9]_i_78_n_5\
    );
\var_quant_1_reg_4158[9]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(1),
      I1 => trunc_ln472_5_reg_4103(1),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(1),
      O => \var_quant_1_reg_4158[9]_i_79_n_5\
    );
\var_quant_1_reg_4158[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_41_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_42_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_43_n_5\,
      O => \var_quant_1_reg_4158[9]_i_8_n_5\
    );
\var_quant_1_reg_4158[9]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(0),
      I1 => trunc_ln472_5_reg_4103(0),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(0),
      O => \var_quant_1_reg_4158[9]_i_80_n_5\
    );
\var_quant_1_reg_4158[9]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(12),
      I1 => \var_quant_1_reg_4158[9]_i_108_n_5\,
      I2 => sub_ln477_2_fu_2559_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_54_n_5\,
      I4 => \var_quant_1_reg_4158[9]_i_53_n_5\,
      O => \var_quant_1_reg_4158[9]_i_81_n_5\
    );
\var_quant_1_reg_4158[9]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(5),
      I1 => \var_quant_1_reg_4158[9]_i_114_n_5\,
      I2 => sub_ln477_2_fu_2559_p2(12),
      O => \var_quant_1_reg_4158[9]_i_82_n_5\
    );
\var_quant_1_reg_4158[9]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(5),
      I1 => sub_ln477_1_fu_2524_p2(12),
      I2 => \var_quant_1_reg_4158[9]_i_119_n_5\,
      O => \var_quant_1_reg_4158[9]_i_83_n_5\
    );
\var_quant_1_reg_4158[9]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(5),
      I1 => \var_quant_1_reg_4158[9]_i_120_n_5\,
      I2 => sub_ln477_3_fu_2594_p2(12),
      O => \var_quant_1_reg_4158[9]_i_84_n_5\
    );
\var_quant_1_reg_4158[9]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln477_2_fu_2559_p2(12),
      I1 => sub_ln477_2_fu_2559_p2(8),
      I2 => sub_ln477_2_fu_2559_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_108_n_5\,
      I4 => sub_ln477_2_fu_2559_p2(7),
      I5 => sub_ln477_2_fu_2559_p2(9),
      O => \var_quant_1_reg_4158[9]_i_89_n_5\
    );
\var_quant_1_reg_4158[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_1_reg_4158[9]_i_44_n_5\,
      I1 => \var_quant_1_reg_4158[9]_i_45_n_5\,
      I2 => \var_quant_1_reg_4158[9]_i_46_n_5\,
      O => \var_quant_1_reg_4158[9]_i_9_n_5\
    );
\var_quant_1_reg_4158[9]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln477_1_fu_2524_p2(12),
      I1 => sub_ln477_1_fu_2524_p2(8),
      I2 => sub_ln477_1_fu_2524_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_110_n_5\,
      I4 => sub_ln477_1_fu_2524_p2(7),
      I5 => sub_ln477_1_fu_2524_p2(9),
      O => \var_quant_1_reg_4158[9]_i_91_n_5\
    );
\var_quant_1_reg_4158[9]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln477_3_fu_2594_p2(12),
      I1 => sub_ln477_3_fu_2594_p2(8),
      I2 => sub_ln477_3_fu_2594_p2(6),
      I3 => \var_quant_1_reg_4158[9]_i_109_n_5\,
      I4 => sub_ln477_3_fu_2594_p2(7),
      I5 => sub_ln477_3_fu_2594_p2(9),
      O => \var_quant_1_reg_4158[9]_i_93_n_5\
    );
\var_quant_1_reg_4158[9]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_27_reg_4098,
      I1 => sub_ln472_3_reg_4108(11),
      O => mean_1_fu_2293_p3(11)
    );
\var_quant_1_reg_4158[9]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_3_reg_4108(12),
      I1 => sub_ln472_3_reg_4108(11),
      I2 => tmp_27_reg_4098,
      O => \var_quant_1_reg_4158[9]_i_95_n_5\
    );
\var_quant_1_reg_4158[9]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_3_reg_4108(11),
      I1 => tmp_27_reg_4098,
      I2 => sext_ln466_reg_4033(11),
      O => \var_quant_1_reg_4158[9]_i_96_n_5\
    );
\var_quant_1_reg_4158[9]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(10),
      I1 => trunc_ln472_5_reg_4103(10),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(10),
      O => \var_quant_1_reg_4158[9]_i_97_n_5\
    );
\var_quant_1_reg_4158[9]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(9),
      I1 => trunc_ln472_5_reg_4103(9),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(9),
      O => \var_quant_1_reg_4158[9]_i_98_n_5\
    );
\var_quant_1_reg_4158[9]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_reg_4033(8),
      I1 => trunc_ln472_5_reg_4103(8),
      I2 => tmp_27_reg_4098,
      I3 => sub_ln472_3_reg_4108(8),
      O => \var_quant_1_reg_4158[9]_i_99_n_5\
    );
\var_quant_1_reg_4158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(3),
      Q => var_quant_1_reg_4158(0),
      R => '0'
    );
\var_quant_1_reg_4158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(4),
      Q => var_quant_1_reg_4158(1),
      R => '0'
    );
\var_quant_1_reg_4158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(5),
      Q => var_quant_1_reg_4158(2),
      R => '0'
    );
\var_quant_1_reg_4158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(6),
      Q => var_quant_1_reg_4158(3),
      R => '0'
    );
\var_quant_1_reg_4158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(7),
      Q => var_quant_1_reg_4158(4),
      R => '0'
    );
\var_quant_1_reg_4158_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_1_reg_4158_reg[4]_i_1_n_5\,
      CO(6) => \var_quant_1_reg_4158_reg[4]_i_1_n_6\,
      CO(5) => \var_quant_1_reg_4158_reg[4]_i_1_n_7\,
      CO(4) => \var_quant_1_reg_4158_reg[4]_i_1_n_8\,
      CO(3) => \var_quant_1_reg_4158_reg[4]_i_1_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[4]_i_1_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[4]_i_1_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[4]_i_1_n_12\,
      DI(7 downto 0) => SD_1_reg_4148(7 downto 0),
      O(7 downto 3) => add_ln492_3_fu_3059_p2(7 downto 3),
      O(2 downto 0) => \NLW_var_quant_1_reg_4158_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7) => \var_quant_1_reg_4158[4]_i_2_n_5\,
      S(6) => \var_quant_1_reg_4158[4]_i_3_n_5\,
      S(5) => \var_quant_1_reg_4158[4]_i_4_n_5\,
      S(4) => \var_quant_1_reg_4158[4]_i_5_n_5\,
      S(3) => \var_quant_1_reg_4158[4]_i_6_n_5\,
      S(2) => \var_quant_1_reg_4158[4]_i_7_n_5\,
      S(1) => \var_quant_1_reg_4158[4]_i_8_n_5\,
      S(0) => \var_quant_1_reg_4158[4]_i_9_n_5\
    );
\var_quant_1_reg_4158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(8),
      Q => var_quant_1_reg_4158(5),
      R => '0'
    );
\var_quant_1_reg_4158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(9),
      Q => var_quant_1_reg_4158(6),
      R => '0'
    );
\var_quant_1_reg_4158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(10),
      Q => var_quant_1_reg_4158(7),
      R => '0'
    );
\var_quant_1_reg_4158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(11),
      Q => var_quant_1_reg_4158(8),
      R => '0'
    );
\var_quant_1_reg_4158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_3_fu_3059_p2(12),
      Q => var_quant_1_reg_4158(9),
      R => '0'
    );
\var_quant_1_reg_4158_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_1_reg_4158_reg[4]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_1_reg_4158_reg[9]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_1_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_1_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_1_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => SD_1_reg_4148(9 downto 8),
      O(7 downto 5) => \NLW_var_quant_1_reg_4158_reg[9]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln492_3_fu_3059_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4 downto 2) => var_1_fu_2655_p4(12 downto 10),
      S(1) => \var_quant_1_reg_4158[9]_i_3_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_4_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_1_reg_4158_reg[9]_i_5_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_var_quant_1_reg_4158_reg[9]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => var_1_fu_2655_p4(12),
      CO(4) => \NLW_var_quant_1_reg_4158_reg[9]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_2_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_2_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_2_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_2_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \var_quant_1_reg_4158[9]_i_6_n_5\,
      DI(3) => \var_quant_1_reg_4158[9]_i_7_n_5\,
      DI(2) => \var_quant_1_reg_4158[9]_i_8_n_5\,
      DI(1) => \var_quant_1_reg_4158[9]_i_9_n_5\,
      DI(0) => \var_quant_1_reg_4158[9]_i_10_n_5\,
      O(7 downto 5) => \NLW_var_quant_1_reg_4158_reg[9]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => var_1_fu_2655_p4(11 downto 7),
      S(7 downto 5) => B"001",
      S(4) => \var_quant_1_reg_4158[9]_i_11_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_12_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_13_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_14_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_15_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_1_reg_4158_reg[9]_i_23_n_5\,
      CO(6) => \var_quant_1_reg_4158_reg[9]_i_23_n_6\,
      CO(5) => \var_quant_1_reg_4158_reg[9]_i_23_n_7\,
      CO(4) => \var_quant_1_reg_4158_reg[9]_i_23_n_8\,
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_23_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_23_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_23_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_23_n_12\,
      DI(7 downto 0) => sext_ln466_reg_4033(7 downto 0),
      O(7 downto 0) => sub_ln477_fu_2489_p2(7 downto 0),
      S(7) => \var_quant_1_reg_4158[9]_i_73_n_5\,
      S(6) => \var_quant_1_reg_4158[9]_i_74_n_5\,
      S(5) => \var_quant_1_reg_4158[9]_i_75_n_5\,
      S(4) => \var_quant_1_reg_4158[9]_i_76_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_77_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_78_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_79_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_80_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_39\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_1_reg_4158_reg[9]_i_23_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_1_reg_4158_reg[9]_i_39_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_39_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_39_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_39_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_39_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => mean_1_fu_2293_p3(11),
      DI(2 downto 0) => sext_ln466_reg_4033(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_1_reg_4158_reg[9]_i_39_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln477_fu_2489_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_1_reg_4158[9]_i_95_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_96_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_97_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_98_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_99_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var_quant_1_reg_4158_reg[9]_i_5_n_5\,
      CO(6) => \var_quant_1_reg_4158_reg[9]_i_5_n_6\,
      CO(5) => \var_quant_1_reg_4158_reg[9]_i_5_n_7\,
      CO(4) => \var_quant_1_reg_4158_reg[9]_i_5_n_8\,
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_5_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_5_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_5_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_5_n_12\,
      DI(7) => \var_quant_1_reg_4158[9]_i_16_n_5\,
      DI(6) => \var_quant_1_reg_4158[9]_i_17_n_5\,
      DI(5) => \var_quant_1_reg_4158[9]_i_18_n_5\,
      DI(4) => \var_quant_1_reg_4158[9]_i_19_n_5\,
      DI(3) => \var_quant_1_reg_4158[9]_i_20_n_5\,
      DI(2) => \var_quant_1_reg_4158[9]_i_21_n_5\,
      DI(1) => \var_quant_1_reg_4158[9]_i_22_n_5\,
      DI(0) => sub_ln477_fu_2489_p2(0),
      O(7 downto 1) => var_1_fu_2655_p4(6 downto 0),
      O(0) => \NLW_var_quant_1_reg_4158_reg[9]_i_5_O_UNCONNECTED\(0),
      S(7) => \var_quant_1_reg_4158[9]_i_24_n_5\,
      S(6) => \var_quant_1_reg_4158[9]_i_25_n_5\,
      S(5) => \var_quant_1_reg_4158[9]_i_26_n_5\,
      S(4) => \var_quant_1_reg_4158[9]_i_27_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_28_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_29_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_30_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_31_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_85\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_1_reg_4158_reg[9]_i_85_n_5\,
      CO(6) => \var_quant_1_reg_4158_reg[9]_i_85_n_6\,
      CO(5) => \var_quant_1_reg_4158_reg[9]_i_85_n_7\,
      CO(4) => \var_quant_1_reg_4158_reg[9]_i_85_n_8\,
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_85_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_85_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_85_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_85_n_12\,
      DI(7 downto 0) => sext_ln466_2_reg_4044(7 downto 0),
      O(7 downto 0) => sub_ln477_2_fu_2559_p2(7 downto 0),
      S(7) => \var_quant_1_reg_4158[9]_i_121_n_5\,
      S(6) => \var_quant_1_reg_4158[9]_i_122_n_5\,
      S(5) => \var_quant_1_reg_4158[9]_i_123_n_5\,
      S(4) => \var_quant_1_reg_4158[9]_i_124_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_125_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_126_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_127_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_128_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_86\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_1_reg_4158_reg[9]_i_86_n_5\,
      CO(6) => \var_quant_1_reg_4158_reg[9]_i_86_n_6\,
      CO(5) => \var_quant_1_reg_4158_reg[9]_i_86_n_7\,
      CO(4) => \var_quant_1_reg_4158_reg[9]_i_86_n_8\,
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_86_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_86_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_86_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_86_n_12\,
      DI(7 downto 0) => sext_ln466_1_reg_4038(7 downto 0),
      O(7 downto 0) => sub_ln477_1_fu_2524_p2(7 downto 0),
      S(7) => \var_quant_1_reg_4158[9]_i_129_n_5\,
      S(6) => \var_quant_1_reg_4158[9]_i_130_n_5\,
      S(5) => \var_quant_1_reg_4158[9]_i_131_n_5\,
      S(4) => \var_quant_1_reg_4158[9]_i_132_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_133_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_134_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_135_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_136_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_87\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_1_reg_4158_reg[9]_i_87_n_5\,
      CO(6) => \var_quant_1_reg_4158_reg[9]_i_87_n_6\,
      CO(5) => \var_quant_1_reg_4158_reg[9]_i_87_n_7\,
      CO(4) => \var_quant_1_reg_4158_reg[9]_i_87_n_8\,
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_87_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_87_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_87_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_87_n_12\,
      DI(7 downto 0) => sext_ln466_3_reg_4050(7 downto 0),
      O(7 downto 0) => sub_ln477_3_fu_2594_p2(7 downto 0),
      S(7) => \var_quant_1_reg_4158[9]_i_137_n_5\,
      S(6) => \var_quant_1_reg_4158[9]_i_138_n_5\,
      S(5) => \var_quant_1_reg_4158[9]_i_139_n_5\,
      S(4) => \var_quant_1_reg_4158[9]_i_140_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_141_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_142_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_143_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_144_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_88\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_1_reg_4158_reg[9]_i_85_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_1_reg_4158_reg[9]_i_88_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_88_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_88_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_88_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_88_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_1_reg_4158[9]_i_145_n_5\,
      DI(2 downto 0) => sext_ln466_2_reg_4044(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_1_reg_4158_reg[9]_i_88_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln477_2_fu_2559_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_1_reg_4158[9]_i_146_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_147_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_148_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_149_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_150_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_90\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_1_reg_4158_reg[9]_i_86_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_1_reg_4158_reg[9]_i_90_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_90_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_90_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_90_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_90_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_1_reg_4158[9]_i_151_n_5\,
      DI(2 downto 0) => sext_ln466_1_reg_4038(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_1_reg_4158_reg[9]_i_90_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln477_1_fu_2524_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_1_reg_4158[9]_i_152_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_153_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_154_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_155_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_156_n_5\
    );
\var_quant_1_reg_4158_reg[9]_i_92\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_1_reg_4158_reg[9]_i_87_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_1_reg_4158_reg[9]_i_92_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_1_reg_4158_reg[9]_i_92_n_9\,
      CO(2) => \var_quant_1_reg_4158_reg[9]_i_92_n_10\,
      CO(1) => \var_quant_1_reg_4158_reg[9]_i_92_n_11\,
      CO(0) => \var_quant_1_reg_4158_reg[9]_i_92_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_1_reg_4158[9]_i_157_n_5\,
      DI(2 downto 0) => sext_ln466_3_reg_4050(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_1_reg_4158_reg[9]_i_92_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln477_3_fu_2594_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_1_reg_4158[9]_i_158_n_5\,
      S(3) => \var_quant_1_reg_4158[9]_i_159_n_5\,
      S(2) => \var_quant_1_reg_4158[9]_i_160_n_5\,
      S(1) => \var_quant_1_reg_4158[9]_i_161_n_5\,
      S(0) => \var_quant_1_reg_4158[9]_i_162_n_5\
    );
\var_quant_2_reg_4163[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(7),
      I1 => var_2_fu_2831_p4(7),
      O => \var_quant_2_reg_4163[4]_i_2_n_5\
    );
\var_quant_2_reg_4163[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(6),
      I1 => var_2_fu_2831_p4(6),
      O => \var_quant_2_reg_4163[4]_i_3_n_5\
    );
\var_quant_2_reg_4163[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(5),
      I1 => var_2_fu_2831_p4(5),
      O => \var_quant_2_reg_4163[4]_i_4_n_5\
    );
\var_quant_2_reg_4163[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(4),
      I1 => var_2_fu_2831_p4(4),
      O => \var_quant_2_reg_4163[4]_i_5_n_5\
    );
\var_quant_2_reg_4163[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(3),
      I1 => var_2_fu_2831_p4(3),
      O => \var_quant_2_reg_4163[4]_i_6_n_5\
    );
\var_quant_2_reg_4163[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(2),
      I1 => var_2_fu_2831_p4(2),
      O => \var_quant_2_reg_4163[4]_i_7_n_5\
    );
\var_quant_2_reg_4163[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(1),
      I1 => var_2_fu_2831_p4(1),
      O => \var_quant_2_reg_4163[4]_i_8_n_5\
    );
\var_quant_2_reg_4163[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(0),
      I1 => var_2_fu_2831_p4(0),
      O => \var_quant_2_reg_4163[4]_i_9_n_5\
    );
\var_quant_2_reg_4163[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFD5501555400"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_47_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_48_n_5\,
      I2 => sub_ln478_fu_2665_p2(6),
      I3 => sub_ln478_fu_2665_p2(12),
      I4 => sub_ln478_fu_2665_p2(7),
      I5 => \var_quant_2_reg_4163[9]_i_49_n_5\,
      O => \var_quant_2_reg_4163[9]_i_10_n_5\
    );
\var_quant_2_reg_4163[9]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(9),
      I1 => sub_ln478_1_fu_2700_p2(8),
      I2 => sub_ln478_1_fu_2700_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_110_n_5\,
      I4 => sub_ln478_1_fu_2700_p2(7),
      I5 => sub_ln478_1_fu_2700_p2(12),
      O => \var_quant_2_reg_4163[9]_i_100_n_5\
    );
\var_quant_2_reg_4163[9]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(9),
      I1 => sub_ln478_3_fu_2770_p2(8),
      I2 => sub_ln478_3_fu_2770_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_109_n_5\,
      I4 => sub_ln478_3_fu_2770_p2(7),
      I5 => sub_ln478_3_fu_2770_p2(12),
      O => \var_quant_2_reg_4163[9]_i_101_n_5\
    );
\var_quant_2_reg_4163[9]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(9),
      I1 => sub_ln478_2_fu_2735_p2(8),
      I2 => sub_ln478_2_fu_2735_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_108_n_5\,
      I4 => sub_ln478_2_fu_2735_p2(7),
      I5 => sub_ln478_2_fu_2735_p2(12),
      O => \var_quant_2_reg_4163[9]_i_102_n_5\
    );
\var_quant_2_reg_4163[9]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(8),
      I1 => sub_ln478_1_fu_2700_p2(7),
      I2 => \var_quant_2_reg_4163[9]_i_110_n_5\,
      I3 => sub_ln478_1_fu_2700_p2(6),
      I4 => sub_ln478_1_fu_2700_p2(12),
      O => \var_quant_2_reg_4163[9]_i_103_n_5\
    );
\var_quant_2_reg_4163[9]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(8),
      I1 => sub_ln478_3_fu_2770_p2(12),
      I2 => sub_ln478_3_fu_2770_p2(7),
      I3 => \var_quant_2_reg_4163[9]_i_109_n_5\,
      I4 => sub_ln478_3_fu_2770_p2(6),
      O => \var_quant_2_reg_4163[9]_i_104_n_5\
    );
\var_quant_2_reg_4163[9]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(8),
      I1 => sub_ln478_2_fu_2735_p2(12),
      I2 => sub_ln478_2_fu_2735_p2(7),
      I3 => \var_quant_2_reg_4163[9]_i_108_n_5\,
      I4 => sub_ln478_2_fu_2735_p2(6),
      O => \var_quant_2_reg_4163[9]_i_105_n_5\
    );
\var_quant_2_reg_4163[9]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(7),
      I1 => sub_ln478_3_fu_2770_p2(6),
      I2 => \var_quant_2_reg_4163[9]_i_109_n_5\,
      I3 => sub_ln478_3_fu_2770_p2(12),
      O => \var_quant_2_reg_4163[9]_i_106_n_5\
    );
\var_quant_2_reg_4163[9]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(7),
      I1 => sub_ln478_1_fu_2700_p2(6),
      I2 => \var_quant_2_reg_4163[9]_i_110_n_5\,
      I3 => sub_ln478_1_fu_2700_p2(12),
      O => \var_quant_2_reg_4163[9]_i_107_n_5\
    );
\var_quant_2_reg_4163[9]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(5),
      I1 => sub_ln478_2_fu_2735_p2(3),
      I2 => sub_ln478_2_fu_2735_p2(0),
      I3 => sub_ln478_2_fu_2735_p2(1),
      I4 => sub_ln478_2_fu_2735_p2(2),
      I5 => sub_ln478_2_fu_2735_p2(4),
      O => \var_quant_2_reg_4163[9]_i_108_n_5\
    );
\var_quant_2_reg_4163[9]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(5),
      I1 => sub_ln478_3_fu_2770_p2(3),
      I2 => sub_ln478_3_fu_2770_p2(0),
      I3 => sub_ln478_3_fu_2770_p2(1),
      I4 => sub_ln478_3_fu_2770_p2(2),
      I5 => sub_ln478_3_fu_2770_p2(4),
      O => \var_quant_2_reg_4163[9]_i_109_n_5\
    );
\var_quant_2_reg_4163[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7718EE7"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_36_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_32_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_34_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_35_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_33_n_5\,
      O => \var_quant_2_reg_4163[9]_i_11_n_5\
    );
\var_quant_2_reg_4163[9]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(5),
      I1 => sub_ln478_1_fu_2700_p2(3),
      I2 => sub_ln478_1_fu_2700_p2(0),
      I3 => sub_ln478_1_fu_2700_p2(1),
      I4 => sub_ln478_1_fu_2700_p2(2),
      I5 => sub_ln478_1_fu_2700_p2(4),
      O => \var_quant_2_reg_4163[9]_i_110_n_5\
    );
\var_quant_2_reg_4163[9]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(12),
      I1 => sub_ln478_1_fu_2700_p2(3),
      I2 => sub_ln478_1_fu_2700_p2(0),
      I3 => sub_ln478_1_fu_2700_p2(1),
      I4 => sub_ln478_1_fu_2700_p2(2),
      I5 => sub_ln478_1_fu_2700_p2(4),
      O => \var_quant_2_reg_4163[9]_i_111_n_5\
    );
\var_quant_2_reg_4163[9]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(12),
      I1 => sub_ln478_3_fu_2770_p2(3),
      I2 => sub_ln478_3_fu_2770_p2(0),
      I3 => sub_ln478_3_fu_2770_p2(1),
      I4 => sub_ln478_3_fu_2770_p2(2),
      I5 => sub_ln478_3_fu_2770_p2(4),
      O => \var_quant_2_reg_4163[9]_i_112_n_5\
    );
\var_quant_2_reg_4163[9]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(3),
      I1 => sub_ln478_2_fu_2735_p2(0),
      I2 => sub_ln478_2_fu_2735_p2(1),
      I3 => sub_ln478_2_fu_2735_p2(2),
      I4 => sub_ln478_2_fu_2735_p2(4),
      I5 => sub_ln478_2_fu_2735_p2(12),
      O => \var_quant_2_reg_4163[9]_i_113_n_5\
    );
\var_quant_2_reg_4163[9]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(4),
      I1 => sub_ln478_2_fu_2735_p2(2),
      I2 => sub_ln478_2_fu_2735_p2(1),
      I3 => sub_ln478_2_fu_2735_p2(0),
      I4 => sub_ln478_2_fu_2735_p2(3),
      O => \var_quant_2_reg_4163[9]_i_114_n_5\
    );
\var_quant_2_reg_4163[9]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(2),
      I1 => sub_ln478_3_fu_2770_p2(12),
      I2 => sub_ln478_3_fu_2770_p2(0),
      I3 => sub_ln478_3_fu_2770_p2(1),
      O => \var_quant_2_reg_4163[9]_i_115_n_5\
    );
\var_quant_2_reg_4163[9]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(2),
      I1 => sub_ln478_1_fu_2700_p2(12),
      I2 => sub_ln478_1_fu_2700_p2(0),
      I3 => sub_ln478_1_fu_2700_p2(1),
      O => \var_quant_2_reg_4163[9]_i_116_n_5\
    );
\var_quant_2_reg_4163[9]_i_117\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(0),
      I1 => sub_ln478_1_fu_2700_p2(12),
      I2 => sub_ln478_1_fu_2700_p2(1),
      O => \var_quant_2_reg_4163[9]_i_117_n_5\
    );
\var_quant_2_reg_4163[9]_i_118\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(0),
      I1 => sub_ln478_2_fu_2735_p2(12),
      I2 => sub_ln478_2_fu_2735_p2(1),
      O => \var_quant_2_reg_4163[9]_i_118_n_5\
    );
\var_quant_2_reg_4163[9]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(4),
      I1 => sub_ln478_1_fu_2700_p2(2),
      I2 => sub_ln478_1_fu_2700_p2(1),
      I3 => sub_ln478_1_fu_2700_p2(0),
      I4 => sub_ln478_1_fu_2700_p2(3),
      O => \var_quant_2_reg_4163[9]_i_119_n_5\
    );
\var_quant_2_reg_4163[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_7_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_32_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_33_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_34_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_35_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_36_n_5\,
      O => \var_quant_2_reg_4163[9]_i_12_n_5\
    );
\var_quant_2_reg_4163[9]_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(4),
      I1 => sub_ln478_3_fu_2770_p2(2),
      I2 => sub_ln478_3_fu_2770_p2(1),
      I3 => sub_ln478_3_fu_2770_p2(0),
      I4 => sub_ln478_3_fu_2770_p2(3),
      O => \var_quant_2_reg_4163[9]_i_120_n_5\
    );
\var_quant_2_reg_4163[9]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(7),
      I1 => trunc_ln472_8_reg_4118(7),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(7),
      O => \var_quant_2_reg_4163[9]_i_121_n_5\
    );
\var_quant_2_reg_4163[9]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(6),
      I1 => trunc_ln472_8_reg_4118(6),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(6),
      O => \var_quant_2_reg_4163[9]_i_122_n_5\
    );
\var_quant_2_reg_4163[9]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(5),
      I1 => trunc_ln472_8_reg_4118(5),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(5),
      O => \var_quant_2_reg_4163[9]_i_123_n_5\
    );
\var_quant_2_reg_4163[9]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(4),
      I1 => trunc_ln472_8_reg_4118(4),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(4),
      O => \var_quant_2_reg_4163[9]_i_124_n_5\
    );
\var_quant_2_reg_4163[9]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(3),
      I1 => trunc_ln472_8_reg_4118(3),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(3),
      O => \var_quant_2_reg_4163[9]_i_125_n_5\
    );
\var_quant_2_reg_4163[9]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(2),
      I1 => trunc_ln472_8_reg_4118(2),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(2),
      O => \var_quant_2_reg_4163[9]_i_126_n_5\
    );
\var_quant_2_reg_4163[9]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(1),
      I1 => trunc_ln472_8_reg_4118(1),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(1),
      O => \var_quant_2_reg_4163[9]_i_127_n_5\
    );
\var_quant_2_reg_4163[9]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(0),
      I1 => trunc_ln472_8_reg_4118(0),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(0),
      O => \var_quant_2_reg_4163[9]_i_128_n_5\
    );
\var_quant_2_reg_4163[9]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(7),
      I1 => trunc_ln472_8_reg_4118(7),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(7),
      O => \var_quant_2_reg_4163[9]_i_129_n_5\
    );
\var_quant_2_reg_4163[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_43_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_42_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_41_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_37_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_50_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_40_n_5\,
      O => \var_quant_2_reg_4163[9]_i_13_n_5\
    );
\var_quant_2_reg_4163[9]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(6),
      I1 => trunc_ln472_8_reg_4118(6),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(6),
      O => \var_quant_2_reg_4163[9]_i_130_n_5\
    );
\var_quant_2_reg_4163[9]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(5),
      I1 => trunc_ln472_8_reg_4118(5),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(5),
      O => \var_quant_2_reg_4163[9]_i_131_n_5\
    );
\var_quant_2_reg_4163[9]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(4),
      I1 => trunc_ln472_8_reg_4118(4),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(4),
      O => \var_quant_2_reg_4163[9]_i_132_n_5\
    );
\var_quant_2_reg_4163[9]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(3),
      I1 => trunc_ln472_8_reg_4118(3),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(3),
      O => \var_quant_2_reg_4163[9]_i_133_n_5\
    );
\var_quant_2_reg_4163[9]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(2),
      I1 => trunc_ln472_8_reg_4118(2),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(2),
      O => \var_quant_2_reg_4163[9]_i_134_n_5\
    );
\var_quant_2_reg_4163[9]_i_135\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(1),
      I1 => trunc_ln472_8_reg_4118(1),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(1),
      O => \var_quant_2_reg_4163[9]_i_135_n_5\
    );
\var_quant_2_reg_4163[9]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(0),
      I1 => trunc_ln472_8_reg_4118(0),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(0),
      O => \var_quant_2_reg_4163[9]_i_136_n_5\
    );
\var_quant_2_reg_4163[9]_i_137\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(7),
      I1 => trunc_ln472_8_reg_4118(7),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(7),
      O => \var_quant_2_reg_4163[9]_i_137_n_5\
    );
\var_quant_2_reg_4163[9]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(6),
      I1 => trunc_ln472_8_reg_4118(6),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(6),
      O => \var_quant_2_reg_4163[9]_i_138_n_5\
    );
\var_quant_2_reg_4163[9]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(5),
      I1 => trunc_ln472_8_reg_4118(5),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(5),
      O => \var_quant_2_reg_4163[9]_i_139_n_5\
    );
\var_quant_2_reg_4163[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_46_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_45_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_44_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_42_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_41_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_43_n_5\,
      O => \var_quant_2_reg_4163[9]_i_14_n_5\
    );
\var_quant_2_reg_4163[9]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(4),
      I1 => trunc_ln472_8_reg_4118(4),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(4),
      O => \var_quant_2_reg_4163[9]_i_140_n_5\
    );
\var_quant_2_reg_4163[9]_i_141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(3),
      I1 => trunc_ln472_8_reg_4118(3),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(3),
      O => \var_quant_2_reg_4163[9]_i_141_n_5\
    );
\var_quant_2_reg_4163[9]_i_142\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(2),
      I1 => trunc_ln472_8_reg_4118(2),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(2),
      O => \var_quant_2_reg_4163[9]_i_142_n_5\
    );
\var_quant_2_reg_4163[9]_i_143\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(1),
      I1 => trunc_ln472_8_reg_4118(1),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(1),
      O => \var_quant_2_reg_4163[9]_i_143_n_5\
    );
\var_quant_2_reg_4163[9]_i_144\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(0),
      I1 => trunc_ln472_8_reg_4118(0),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(0),
      O => \var_quant_2_reg_4163[9]_i_144_n_5\
    );
\var_quant_2_reg_4163[9]_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_28_reg_4113,
      I1 => sub_ln472_5_reg_4123(11),
      O => \var_quant_2_reg_4163[9]_i_145_n_5\
    );
\var_quant_2_reg_4163[9]_i_146\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_5_reg_4123(12),
      I1 => sub_ln472_5_reg_4123(11),
      I2 => tmp_28_reg_4113,
      O => \var_quant_2_reg_4163[9]_i_146_n_5\
    );
\var_quant_2_reg_4163[9]_i_147\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_5_reg_4123(11),
      I1 => tmp_28_reg_4113,
      I2 => sext_ln467_1_reg_4065(11),
      O => \var_quant_2_reg_4163[9]_i_147_n_5\
    );
\var_quant_2_reg_4163[9]_i_148\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(10),
      I1 => trunc_ln472_8_reg_4118(10),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(10),
      O => \var_quant_2_reg_4163[9]_i_148_n_5\
    );
\var_quant_2_reg_4163[9]_i_149\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(9),
      I1 => trunc_ln472_8_reg_4118(9),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(9),
      O => \var_quant_2_reg_4163[9]_i_149_n_5\
    );
\var_quant_2_reg_4163[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_49_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_51_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_47_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_44_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_45_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_46_n_5\,
      O => \var_quant_2_reg_4163[9]_i_15_n_5\
    );
\var_quant_2_reg_4163[9]_i_150\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(8),
      I1 => trunc_ln472_8_reg_4118(8),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(8),
      O => \var_quant_2_reg_4163[9]_i_150_n_5\
    );
\var_quant_2_reg_4163[9]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_28_reg_4113,
      I1 => sub_ln472_5_reg_4123(11),
      O => \var_quant_2_reg_4163[9]_i_151_n_5\
    );
\var_quant_2_reg_4163[9]_i_152\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_5_reg_4123(12),
      I1 => sub_ln472_5_reg_4123(11),
      I2 => tmp_28_reg_4113,
      O => \var_quant_2_reg_4163[9]_i_152_n_5\
    );
\var_quant_2_reg_4163[9]_i_153\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_5_reg_4123(11),
      I1 => tmp_28_reg_4113,
      I2 => sext_ln467_reg_4060(11),
      O => \var_quant_2_reg_4163[9]_i_153_n_5\
    );
\var_quant_2_reg_4163[9]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(10),
      I1 => trunc_ln472_8_reg_4118(10),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(10),
      O => \var_quant_2_reg_4163[9]_i_154_n_5\
    );
\var_quant_2_reg_4163[9]_i_155\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(9),
      I1 => trunc_ln472_8_reg_4118(9),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(9),
      O => \var_quant_2_reg_4163[9]_i_155_n_5\
    );
\var_quant_2_reg_4163[9]_i_156\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln467_reg_4060(8),
      I1 => trunc_ln472_8_reg_4118(8),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(8),
      O => \var_quant_2_reg_4163[9]_i_156_n_5\
    );
\var_quant_2_reg_4163[9]_i_157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_28_reg_4113,
      I1 => sub_ln472_5_reg_4123(11),
      O => \var_quant_2_reg_4163[9]_i_157_n_5\
    );
\var_quant_2_reg_4163[9]_i_158\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_5_reg_4123(12),
      I1 => sub_ln472_5_reg_4123(11),
      I2 => tmp_28_reg_4113,
      O => \var_quant_2_reg_4163[9]_i_158_n_5\
    );
\var_quant_2_reg_4163[9]_i_159\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_5_reg_4123(11),
      I1 => tmp_28_reg_4113,
      I2 => sext_ln466_2_reg_4044(11),
      O => \var_quant_2_reg_4163[9]_i_159_n_5\
    );
\var_quant_2_reg_4163[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7DD71441"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_52_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_53_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_54_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_55_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_56_n_5\,
      O => \var_quant_2_reg_4163[9]_i_16_n_5\
    );
\var_quant_2_reg_4163[9]_i_160\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(10),
      I1 => trunc_ln472_8_reg_4118(10),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(10),
      O => \var_quant_2_reg_4163[9]_i_160_n_5\
    );
\var_quant_2_reg_4163[9]_i_161\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(9),
      I1 => trunc_ln472_8_reg_4118(9),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(9),
      O => \var_quant_2_reg_4163[9]_i_161_n_5\
    );
\var_quant_2_reg_4163[9]_i_162\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(8),
      I1 => trunc_ln472_8_reg_4118(8),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(8),
      O => \var_quant_2_reg_4163[9]_i_162_n_5\
    );
\var_quant_2_reg_4163[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(12),
      I1 => \var_quant_2_reg_4163[9]_i_57_n_5\,
      I2 => sub_ln478_fu_2665_p2(5),
      I3 => \var_quant_2_reg_4163[9]_i_58_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_59_n_5\,
      O => \var_quant_2_reg_4163[9]_i_17_n_5\
    );
\var_quant_2_reg_4163[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_60_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_61_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_62_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_63_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_64_n_5\,
      O => \var_quant_2_reg_4163[9]_i_18_n_5\
    );
\var_quant_2_reg_4163[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006969FF"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_65_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_66_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_67_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_68_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_69_n_5\,
      O => \var_quant_2_reg_4163[9]_i_19_n_5\
    );
\var_quant_2_reg_4163[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888EEEEEEEE88888"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_70_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_71_n_5\,
      I2 => sub_ln478_fu_2665_p2(1),
      I3 => sub_ln478_fu_2665_p2(0),
      I4 => sub_ln478_fu_2665_p2(12),
      I5 => sub_ln478_fu_2665_p2(2),
      O => \var_quant_2_reg_4163[9]_i_20_n_5\
    );
\var_quant_2_reg_4163[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699996969666"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_70_n_5\,
      I1 => sub_ln478_fu_2665_p2(2),
      I2 => sub_ln478_fu_2665_p2(12),
      I3 => sub_ln478_fu_2665_p2(0),
      I4 => sub_ln478_fu_2665_p2(1),
      I5 => \var_quant_2_reg_4163[9]_i_71_n_5\,
      O => \var_quant_2_reg_4163[9]_i_21_n_5\
    );
\var_quant_2_reg_4163[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_72_n_5\,
      I1 => sub_ln478_fu_2665_p2(1),
      I2 => sub_ln478_fu_2665_p2(12),
      I3 => sub_ln478_fu_2665_p2(0),
      O => \var_quant_2_reg_4163[9]_i_22_n_5\
    );
\var_quant_2_reg_4163[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_16_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_47_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_49_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_51_n_5\,
      O => \var_quant_2_reg_4163[9]_i_24_n_5\
    );
\var_quant_2_reg_4163[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_17_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_52_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_81_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_82_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_83_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_84_n_5\,
      O => \var_quant_2_reg_4163[9]_i_25_n_5\
    );
\var_quant_2_reg_4163[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969999666"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_18_n_5\,
      I1 => sub_ln478_fu_2665_p2(5),
      I2 => \var_quant_2_reg_4163[9]_i_57_n_5\,
      I3 => sub_ln478_fu_2665_p2(12),
      I4 => \var_quant_2_reg_4163[9]_i_58_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_59_n_5\,
      O => \var_quant_2_reg_4163[9]_i_26_n_5\
    );
\var_quant_2_reg_4163[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_60_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_61_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_62_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_19_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_63_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_64_n_5\,
      O => \var_quant_2_reg_4163[9]_i_27_n_5\
    );
\var_quant_2_reg_4163[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_65_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_66_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_67_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_20_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_68_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_69_n_5\,
      O => \var_quant_2_reg_4163[9]_i_28_n_5\
    );
\var_quant_2_reg_4163[9]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAAAA"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_21_n_5\,
      I1 => sub_ln478_fu_2665_p2(0),
      I2 => sub_ln478_fu_2665_p2(12),
      I3 => sub_ln478_fu_2665_p2(1),
      I4 => \var_quant_2_reg_4163[9]_i_72_n_5\,
      O => \var_quant_2_reg_4163[9]_i_29_n_5\
    );
\var_quant_2_reg_4163[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(9),
      I1 => var_2_fu_2831_p4(9),
      O => \var_quant_2_reg_4163[9]_i_3_n_5\
    );
\var_quant_2_reg_4163[9]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_22_n_5\,
      I1 => sub_ln478_2_fu_2735_p2(0),
      I2 => sub_ln478_1_fu_2700_p2(0),
      I3 => sub_ln478_3_fu_2770_p2(0),
      O => \var_quant_2_reg_4163[9]_i_30_n_5\
    );
\var_quant_2_reg_4163[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(0),
      I1 => sub_ln478_2_fu_2735_p2(0),
      I2 => sub_ln478_3_fu_2770_p2(0),
      I3 => sub_ln478_fu_2665_p2(0),
      O => \var_quant_2_reg_4163[9]_i_31_n_5\
    );
\var_quant_2_reg_4163[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06606FF66FF60660"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(10),
      I1 => \var_quant_2_reg_4163[9]_i_89_n_5\,
      I2 => sub_ln478_1_fu_2700_p2(10),
      I3 => \var_quant_2_reg_4163[9]_i_91_n_5\,
      I4 => sub_ln478_3_fu_2770_p2(10),
      I5 => \var_quant_2_reg_4163[9]_i_93_n_5\,
      O => \var_quant_2_reg_4163[9]_i_32_n_5\
    );
\var_quant_2_reg_4163[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(11),
      I1 => sub_ln478_2_fu_2735_p2(10),
      I2 => sub_ln478_2_fu_2735_p2(12),
      I3 => \var_quant_2_reg_4163[9]_i_89_n_5\,
      O => \var_quant_2_reg_4163[9]_i_33_n_5\
    );
\var_quant_2_reg_4163[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(11),
      I1 => \var_quant_2_reg_4163[9]_i_91_n_5\,
      I2 => sub_ln478_1_fu_2700_p2(10),
      I3 => sub_ln478_1_fu_2700_p2(12),
      O => \var_quant_2_reg_4163[9]_i_34_n_5\
    );
\var_quant_2_reg_4163[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(11),
      I1 => sub_ln478_3_fu_2770_p2(10),
      I2 => sub_ln478_3_fu_2770_p2(12),
      I3 => \var_quant_2_reg_4163[9]_i_93_n_5\,
      O => \var_quant_2_reg_4163[9]_i_35_n_5\
    );
\var_quant_2_reg_4163[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(11),
      I1 => sub_ln478_fu_2665_p2(10),
      I2 => sub_ln478_fu_2665_p2(12),
      I3 => \var_quant_2_reg_4163[9]_i_38_n_5\,
      O => \var_quant_2_reg_4163[9]_i_36_n_5\
    );
\var_quant_2_reg_4163[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_89_n_5\,
      I1 => sub_ln478_2_fu_2735_p2(10),
      I2 => sub_ln478_1_fu_2700_p2(10),
      I3 => \var_quant_2_reg_4163[9]_i_91_n_5\,
      I4 => sub_ln478_3_fu_2770_p2(10),
      I5 => \var_quant_2_reg_4163[9]_i_93_n_5\,
      O => \var_quant_2_reg_4163[9]_i_37_n_5\
    );
\var_quant_2_reg_4163[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(12),
      I1 => sub_ln478_fu_2665_p2(8),
      I2 => sub_ln478_fu_2665_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_48_n_5\,
      I4 => sub_ln478_fu_2665_p2(7),
      I5 => sub_ln478_fu_2665_p2(9),
      O => \var_quant_2_reg_4163[9]_i_38_n_5\
    );
\var_quant_2_reg_4163[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4148(8),
      I1 => var_2_fu_2831_p4(8),
      O => \var_quant_2_reg_4163[9]_i_4_n_5\
    );
\var_quant_2_reg_4163[9]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_100_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_101_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_102_n_5\,
      O => \var_quant_2_reg_4163[9]_i_40_n_5\
    );
\var_quant_2_reg_4163[9]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_102_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_100_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_101_n_5\,
      O => \var_quant_2_reg_4163[9]_i_41_n_5\
    );
\var_quant_2_reg_4163[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(9),
      I1 => sub_ln478_fu_2665_p2(8),
      I2 => sub_ln478_fu_2665_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_48_n_5\,
      I4 => sub_ln478_fu_2665_p2(7),
      I5 => sub_ln478_fu_2665_p2(12),
      O => \var_quant_2_reg_4163[9]_i_42_n_5\
    );
\var_quant_2_reg_4163[9]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_103_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_104_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_105_n_5\,
      O => \var_quant_2_reg_4163[9]_i_43_n_5\
    );
\var_quant_2_reg_4163[9]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(8),
      I1 => sub_ln478_fu_2665_p2(7),
      I2 => \var_quant_2_reg_4163[9]_i_48_n_5\,
      I3 => sub_ln478_fu_2665_p2(6),
      I4 => sub_ln478_fu_2665_p2(12),
      O => \var_quant_2_reg_4163[9]_i_44_n_5\
    );
\var_quant_2_reg_4163[9]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_104_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_103_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_105_n_5\,
      O => \var_quant_2_reg_4163[9]_i_45_n_5\
    );
\var_quant_2_reg_4163[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717177171717171"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_106_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_107_n_5\,
      I2 => sub_ln478_2_fu_2735_p2(7),
      I3 => sub_ln478_2_fu_2735_p2(6),
      I4 => \var_quant_2_reg_4163[9]_i_108_n_5\,
      I5 => sub_ln478_2_fu_2735_p2(12),
      O => \var_quant_2_reg_4163[9]_i_46_n_5\
    );
\var_quant_2_reg_4163[9]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF959500"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(6),
      I1 => \var_quant_2_reg_4163[9]_i_108_n_5\,
      I2 => sub_ln478_2_fu_2735_p2(12),
      I3 => \var_quant_2_reg_4163[9]_i_53_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_54_n_5\,
      O => \var_quant_2_reg_4163[9]_i_47_n_5\
    );
\var_quant_2_reg_4163[9]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(5),
      I1 => sub_ln478_fu_2665_p2(3),
      I2 => sub_ln478_fu_2665_p2(0),
      I3 => sub_ln478_fu_2665_p2(1),
      I4 => sub_ln478_fu_2665_p2(2),
      I5 => sub_ln478_fu_2665_p2(4),
      O => \var_quant_2_reg_4163[9]_i_48_n_5\
    );
\var_quant_2_reg_4163[9]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A8A857A85757A8"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(12),
      I1 => \var_quant_2_reg_4163[9]_i_108_n_5\,
      I2 => sub_ln478_2_fu_2735_p2(6),
      I3 => sub_ln478_2_fu_2735_p2(7),
      I4 => \var_quant_2_reg_4163[9]_i_107_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_106_n_5\,
      O => \var_quant_2_reg_4163[9]_i_49_n_5\
    );
\var_quant_2_reg_4163[9]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(10),
      I1 => \var_quant_2_reg_4163[9]_i_38_n_5\,
      O => \var_quant_2_reg_4163[9]_i_50_n_5\
    );
\var_quant_2_reg_4163[9]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(7),
      I1 => sub_ln478_fu_2665_p2(12),
      I2 => sub_ln478_fu_2665_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_48_n_5\,
      O => \var_quant_2_reg_4163[9]_i_51_n_5\
    );
\var_quant_2_reg_4163[9]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(6),
      I1 => \var_quant_2_reg_4163[9]_i_48_n_5\,
      I2 => sub_ln478_fu_2665_p2(12),
      O => \var_quant_2_reg_4163[9]_i_52_n_5\
    );
\var_quant_2_reg_4163[9]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(6),
      I1 => \var_quant_2_reg_4163[9]_i_109_n_5\,
      I2 => sub_ln478_3_fu_2770_p2(12),
      O => \var_quant_2_reg_4163[9]_i_53_n_5\
    );
\var_quant_2_reg_4163[9]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(6),
      I1 => \var_quant_2_reg_4163[9]_i_110_n_5\,
      I2 => sub_ln478_1_fu_2700_p2(12),
      O => \var_quant_2_reg_4163[9]_i_54_n_5\
    );
\var_quant_2_reg_4163[9]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(6),
      I1 => \var_quant_2_reg_4163[9]_i_108_n_5\,
      I2 => sub_ln478_2_fu_2735_p2(12),
      O => \var_quant_2_reg_4163[9]_i_55_n_5\
    );
\var_quant_2_reg_4163[9]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_111_n_5\,
      I1 => sub_ln478_1_fu_2700_p2(5),
      I2 => \var_quant_2_reg_4163[9]_i_112_n_5\,
      I3 => sub_ln478_3_fu_2770_p2(5),
      I4 => sub_ln478_2_fu_2735_p2(5),
      I5 => \var_quant_2_reg_4163[9]_i_113_n_5\,
      O => \var_quant_2_reg_4163[9]_i_56_n_5\
    );
\var_quant_2_reg_4163[9]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(4),
      I1 => sub_ln478_fu_2665_p2(2),
      I2 => sub_ln478_fu_2665_p2(1),
      I3 => sub_ln478_fu_2665_p2(0),
      I4 => sub_ln478_fu_2665_p2(3),
      O => \var_quant_2_reg_4163[9]_i_57_n_5\
    );
\var_quant_2_reg_4163[9]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_83_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_82_n_5\,
      I2 => sub_ln478_2_fu_2735_p2(5),
      I3 => sub_ln478_2_fu_2735_p2(12),
      I4 => \var_quant_2_reg_4163[9]_i_114_n_5\,
      O => \var_quant_2_reg_4163[9]_i_58_n_5\
    );
\var_quant_2_reg_4163[9]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_60_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_62_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_61_n_5\,
      O => \var_quant_2_reg_4163[9]_i_59_n_5\
    );
\var_quant_2_reg_4163[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBBE8228"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_32_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_33_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_34_n_5\,
      I3 => \var_quant_2_reg_4163[9]_i_35_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_36_n_5\,
      O => \var_quant_2_reg_4163[9]_i_6_n_5\
    );
\var_quant_2_reg_4163[9]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(4),
      I1 => sub_ln478_2_fu_2735_p2(3),
      I2 => sub_ln478_2_fu_2735_p2(0),
      I3 => sub_ln478_2_fu_2735_p2(1),
      I4 => sub_ln478_2_fu_2735_p2(2),
      I5 => sub_ln478_2_fu_2735_p2(12),
      O => \var_quant_2_reg_4163[9]_i_60_n_5\
    );
\var_quant_2_reg_4163[9]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(4),
      I1 => sub_ln478_1_fu_2700_p2(3),
      I2 => sub_ln478_1_fu_2700_p2(0),
      I3 => sub_ln478_1_fu_2700_p2(1),
      I4 => sub_ln478_1_fu_2700_p2(2),
      I5 => sub_ln478_1_fu_2700_p2(12),
      O => \var_quant_2_reg_4163[9]_i_61_n_5\
    );
\var_quant_2_reg_4163[9]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(4),
      I1 => sub_ln478_3_fu_2770_p2(3),
      I2 => sub_ln478_3_fu_2770_p2(0),
      I3 => sub_ln478_3_fu_2770_p2(1),
      I4 => sub_ln478_3_fu_2770_p2(2),
      I5 => sub_ln478_3_fu_2770_p2(12),
      O => \var_quant_2_reg_4163[9]_i_62_n_5\
    );
\var_quant_2_reg_4163[9]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_65_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_67_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_66_n_5\,
      O => \var_quant_2_reg_4163[9]_i_63_n_5\
    );
\var_quant_2_reg_4163[9]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(4),
      I1 => sub_ln478_fu_2665_p2(12),
      I2 => sub_ln478_fu_2665_p2(3),
      I3 => sub_ln478_fu_2665_p2(0),
      I4 => sub_ln478_fu_2665_p2(1),
      I5 => sub_ln478_fu_2665_p2(2),
      O => \var_quant_2_reg_4163[9]_i_64_n_5\
    );
\var_quant_2_reg_4163[9]_i_65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(3),
      I1 => sub_ln478_2_fu_2735_p2(2),
      I2 => sub_ln478_2_fu_2735_p2(1),
      I3 => sub_ln478_2_fu_2735_p2(0),
      I4 => sub_ln478_2_fu_2735_p2(12),
      O => \var_quant_2_reg_4163[9]_i_65_n_5\
    );
\var_quant_2_reg_4163[9]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(3),
      I1 => sub_ln478_1_fu_2700_p2(2),
      I2 => sub_ln478_1_fu_2700_p2(1),
      I3 => sub_ln478_1_fu_2700_p2(0),
      I4 => sub_ln478_1_fu_2700_p2(12),
      O => \var_quant_2_reg_4163[9]_i_66_n_5\
    );
\var_quant_2_reg_4163[9]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(3),
      I1 => sub_ln478_3_fu_2770_p2(2),
      I2 => sub_ln478_3_fu_2770_p2(1),
      I3 => sub_ln478_3_fu_2770_p2(0),
      I4 => sub_ln478_3_fu_2770_p2(12),
      O => \var_quant_2_reg_4163[9]_i_67_n_5\
    );
\var_quant_2_reg_4163[9]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7117711771171717"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_115_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_116_n_5\,
      I2 => sub_ln478_2_fu_2735_p2(2),
      I3 => sub_ln478_2_fu_2735_p2(12),
      I4 => sub_ln478_2_fu_2735_p2(0),
      I5 => sub_ln478_2_fu_2735_p2(1),
      O => \var_quant_2_reg_4163[9]_i_68_n_5\
    );
\var_quant_2_reg_4163[9]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln478_fu_2665_p2(3),
      I1 => sub_ln478_fu_2665_p2(2),
      I2 => sub_ln478_fu_2665_p2(1),
      I3 => sub_ln478_fu_2665_p2(0),
      I4 => sub_ln478_fu_2665_p2(12),
      O => \var_quant_2_reg_4163[9]_i_69_n_5\
    );
\var_quant_2_reg_4163[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D14"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_37_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_38_n_5\,
      I2 => sub_ln478_fu_2665_p2(10),
      I3 => \var_quant_2_reg_4163[9]_i_40_n_5\,
      O => \var_quant_2_reg_4163[9]_i_7_n_5\
    );
\var_quant_2_reg_4163[9]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(0),
      I1 => sub_ln478_3_fu_2770_p2(12),
      I2 => sub_ln478_3_fu_2770_p2(1),
      I3 => \var_quant_2_reg_4163[9]_i_117_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_118_n_5\,
      O => \var_quant_2_reg_4163[9]_i_70_n_5\
    );
\var_quant_2_reg_4163[9]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E01FE01F1FE0"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(1),
      I1 => sub_ln478_2_fu_2735_p2(0),
      I2 => sub_ln478_2_fu_2735_p2(12),
      I3 => sub_ln478_2_fu_2735_p2(2),
      I4 => \var_quant_2_reg_4163[9]_i_116_n_5\,
      I5 => \var_quant_2_reg_4163[9]_i_115_n_5\,
      O => \var_quant_2_reg_4163[9]_i_71_n_5\
    );
\var_quant_2_reg_4163[9]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(1),
      I1 => sub_ln478_3_fu_2770_p2(12),
      I2 => sub_ln478_3_fu_2770_p2(0),
      I3 => \var_quant_2_reg_4163[9]_i_118_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_117_n_5\,
      O => \var_quant_2_reg_4163[9]_i_72_n_5\
    );
\var_quant_2_reg_4163[9]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(7),
      I1 => trunc_ln472_8_reg_4118(7),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(7),
      O => \var_quant_2_reg_4163[9]_i_73_n_5\
    );
\var_quant_2_reg_4163[9]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(6),
      I1 => trunc_ln472_8_reg_4118(6),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(6),
      O => \var_quant_2_reg_4163[9]_i_74_n_5\
    );
\var_quant_2_reg_4163[9]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(5),
      I1 => trunc_ln472_8_reg_4118(5),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(5),
      O => \var_quant_2_reg_4163[9]_i_75_n_5\
    );
\var_quant_2_reg_4163[9]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(4),
      I1 => trunc_ln472_8_reg_4118(4),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(4),
      O => \var_quant_2_reg_4163[9]_i_76_n_5\
    );
\var_quant_2_reg_4163[9]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(3),
      I1 => trunc_ln472_8_reg_4118(3),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(3),
      O => \var_quant_2_reg_4163[9]_i_77_n_5\
    );
\var_quant_2_reg_4163[9]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(2),
      I1 => trunc_ln472_8_reg_4118(2),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(2),
      O => \var_quant_2_reg_4163[9]_i_78_n_5\
    );
\var_quant_2_reg_4163[9]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(1),
      I1 => trunc_ln472_8_reg_4118(1),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(1),
      O => \var_quant_2_reg_4163[9]_i_79_n_5\
    );
\var_quant_2_reg_4163[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_41_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_42_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_43_n_5\,
      O => \var_quant_2_reg_4163[9]_i_8_n_5\
    );
\var_quant_2_reg_4163[9]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(0),
      I1 => trunc_ln472_8_reg_4118(0),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(0),
      O => \var_quant_2_reg_4163[9]_i_80_n_5\
    );
\var_quant_2_reg_4163[9]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(12),
      I1 => \var_quant_2_reg_4163[9]_i_108_n_5\,
      I2 => sub_ln478_2_fu_2735_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_54_n_5\,
      I4 => \var_quant_2_reg_4163[9]_i_53_n_5\,
      O => \var_quant_2_reg_4163[9]_i_81_n_5\
    );
\var_quant_2_reg_4163[9]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(5),
      I1 => \var_quant_2_reg_4163[9]_i_119_n_5\,
      I2 => sub_ln478_1_fu_2700_p2(12),
      O => \var_quant_2_reg_4163[9]_i_82_n_5\
    );
\var_quant_2_reg_4163[9]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(5),
      I1 => \var_quant_2_reg_4163[9]_i_120_n_5\,
      I2 => sub_ln478_3_fu_2770_p2(12),
      O => \var_quant_2_reg_4163[9]_i_83_n_5\
    );
\var_quant_2_reg_4163[9]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(5),
      I1 => sub_ln478_2_fu_2735_p2(12),
      I2 => \var_quant_2_reg_4163[9]_i_114_n_5\,
      O => \var_quant_2_reg_4163[9]_i_84_n_5\
    );
\var_quant_2_reg_4163[9]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln478_2_fu_2735_p2(12),
      I1 => sub_ln478_2_fu_2735_p2(8),
      I2 => sub_ln478_2_fu_2735_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_108_n_5\,
      I4 => sub_ln478_2_fu_2735_p2(7),
      I5 => sub_ln478_2_fu_2735_p2(9),
      O => \var_quant_2_reg_4163[9]_i_89_n_5\
    );
\var_quant_2_reg_4163[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_2_reg_4163[9]_i_44_n_5\,
      I1 => \var_quant_2_reg_4163[9]_i_45_n_5\,
      I2 => \var_quant_2_reg_4163[9]_i_46_n_5\,
      O => \var_quant_2_reg_4163[9]_i_9_n_5\
    );
\var_quant_2_reg_4163[9]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln478_1_fu_2700_p2(12),
      I1 => sub_ln478_1_fu_2700_p2(8),
      I2 => sub_ln478_1_fu_2700_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_110_n_5\,
      I4 => sub_ln478_1_fu_2700_p2(7),
      I5 => sub_ln478_1_fu_2700_p2(9),
      O => \var_quant_2_reg_4163[9]_i_91_n_5\
    );
\var_quant_2_reg_4163[9]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln478_3_fu_2770_p2(12),
      I1 => sub_ln478_3_fu_2770_p2(8),
      I2 => sub_ln478_3_fu_2770_p2(6),
      I3 => \var_quant_2_reg_4163[9]_i_109_n_5\,
      I4 => sub_ln478_3_fu_2770_p2(7),
      I5 => sub_ln478_3_fu_2770_p2(9),
      O => \var_quant_2_reg_4163[9]_i_93_n_5\
    );
\var_quant_2_reg_4163[9]_i_94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_28_reg_4113,
      I1 => sub_ln472_5_reg_4123(11),
      O => mean_2_fu_2302_p3(11)
    );
\var_quant_2_reg_4163[9]_i_95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_5_reg_4123(12),
      I1 => sub_ln472_5_reg_4123(11),
      I2 => tmp_28_reg_4113,
      O => \var_quant_2_reg_4163[9]_i_95_n_5\
    );
\var_quant_2_reg_4163[9]_i_96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_5_reg_4123(11),
      I1 => tmp_28_reg_4113,
      I2 => sext_ln466_1_reg_4038(11),
      O => \var_quant_2_reg_4163[9]_i_96_n_5\
    );
\var_quant_2_reg_4163[9]_i_97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(10),
      I1 => trunc_ln472_8_reg_4118(10),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(10),
      O => \var_quant_2_reg_4163[9]_i_97_n_5\
    );
\var_quant_2_reg_4163[9]_i_98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(9),
      I1 => trunc_ln472_8_reg_4118(9),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(9),
      O => \var_quant_2_reg_4163[9]_i_98_n_5\
    );
\var_quant_2_reg_4163[9]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(8),
      I1 => trunc_ln472_8_reg_4118(8),
      I2 => tmp_28_reg_4113,
      I3 => sub_ln472_5_reg_4123(8),
      O => \var_quant_2_reg_4163[9]_i_99_n_5\
    );
\var_quant_2_reg_4163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(3),
      Q => var_quant_2_reg_4163(0),
      R => '0'
    );
\var_quant_2_reg_4163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(4),
      Q => var_quant_2_reg_4163(1),
      R => '0'
    );
\var_quant_2_reg_4163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(5),
      Q => var_quant_2_reg_4163(2),
      R => '0'
    );
\var_quant_2_reg_4163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(6),
      Q => var_quant_2_reg_4163(3),
      R => '0'
    );
\var_quant_2_reg_4163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(7),
      Q => var_quant_2_reg_4163(4),
      R => '0'
    );
\var_quant_2_reg_4163_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_2_reg_4163_reg[4]_i_1_n_5\,
      CO(6) => \var_quant_2_reg_4163_reg[4]_i_1_n_6\,
      CO(5) => \var_quant_2_reg_4163_reg[4]_i_1_n_7\,
      CO(4) => \var_quant_2_reg_4163_reg[4]_i_1_n_8\,
      CO(3) => \var_quant_2_reg_4163_reg[4]_i_1_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[4]_i_1_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[4]_i_1_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[4]_i_1_n_12\,
      DI(7 downto 0) => SD_1_reg_4148(7 downto 0),
      O(7 downto 3) => add_ln492_4_fu_3075_p2(7 downto 3),
      O(2 downto 0) => \NLW_var_quant_2_reg_4163_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7) => \var_quant_2_reg_4163[4]_i_2_n_5\,
      S(6) => \var_quant_2_reg_4163[4]_i_3_n_5\,
      S(5) => \var_quant_2_reg_4163[4]_i_4_n_5\,
      S(4) => \var_quant_2_reg_4163[4]_i_5_n_5\,
      S(3) => \var_quant_2_reg_4163[4]_i_6_n_5\,
      S(2) => \var_quant_2_reg_4163[4]_i_7_n_5\,
      S(1) => \var_quant_2_reg_4163[4]_i_8_n_5\,
      S(0) => \var_quant_2_reg_4163[4]_i_9_n_5\
    );
\var_quant_2_reg_4163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(8),
      Q => var_quant_2_reg_4163(5),
      R => '0'
    );
\var_quant_2_reg_4163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(9),
      Q => var_quant_2_reg_4163(6),
      R => '0'
    );
\var_quant_2_reg_4163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(10),
      Q => var_quant_2_reg_4163(7),
      R => '0'
    );
\var_quant_2_reg_4163_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(11),
      Q => var_quant_2_reg_4163(8),
      R => '0'
    );
\var_quant_2_reg_4163_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_4_fu_3075_p2(12),
      Q => var_quant_2_reg_4163(9),
      R => '0'
    );
\var_quant_2_reg_4163_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_2_reg_4163_reg[4]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_2_reg_4163_reg[9]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_1_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_1_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_1_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => SD_1_reg_4148(9 downto 8),
      O(7 downto 5) => \NLW_var_quant_2_reg_4163_reg[9]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln492_4_fu_3075_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4 downto 2) => var_2_fu_2831_p4(12 downto 10),
      S(1) => \var_quant_2_reg_4163[9]_i_3_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_4_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_2_reg_4163_reg[9]_i_5_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_var_quant_2_reg_4163_reg[9]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => var_2_fu_2831_p4(12),
      CO(4) => \NLW_var_quant_2_reg_4163_reg[9]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_2_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_2_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_2_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_2_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \var_quant_2_reg_4163[9]_i_6_n_5\,
      DI(3) => \var_quant_2_reg_4163[9]_i_7_n_5\,
      DI(2) => \var_quant_2_reg_4163[9]_i_8_n_5\,
      DI(1) => \var_quant_2_reg_4163[9]_i_9_n_5\,
      DI(0) => \var_quant_2_reg_4163[9]_i_10_n_5\,
      O(7 downto 5) => \NLW_var_quant_2_reg_4163_reg[9]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => var_2_fu_2831_p4(11 downto 7),
      S(7 downto 5) => B"001",
      S(4) => \var_quant_2_reg_4163[9]_i_11_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_12_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_13_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_14_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_15_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_2_reg_4163_reg[9]_i_23_n_5\,
      CO(6) => \var_quant_2_reg_4163_reg[9]_i_23_n_6\,
      CO(5) => \var_quant_2_reg_4163_reg[9]_i_23_n_7\,
      CO(4) => \var_quant_2_reg_4163_reg[9]_i_23_n_8\,
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_23_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_23_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_23_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_23_n_12\,
      DI(7 downto 0) => sext_ln466_1_reg_4038(7 downto 0),
      O(7 downto 0) => sub_ln478_fu_2665_p2(7 downto 0),
      S(7) => \var_quant_2_reg_4163[9]_i_73_n_5\,
      S(6) => \var_quant_2_reg_4163[9]_i_74_n_5\,
      S(5) => \var_quant_2_reg_4163[9]_i_75_n_5\,
      S(4) => \var_quant_2_reg_4163[9]_i_76_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_77_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_78_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_79_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_80_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_39\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_2_reg_4163_reg[9]_i_23_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_2_reg_4163_reg[9]_i_39_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_39_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_39_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_39_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_39_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => mean_2_fu_2302_p3(11),
      DI(2 downto 0) => sext_ln466_1_reg_4038(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_2_reg_4163_reg[9]_i_39_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln478_fu_2665_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_2_reg_4163[9]_i_95_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_96_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_97_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_98_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_99_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var_quant_2_reg_4163_reg[9]_i_5_n_5\,
      CO(6) => \var_quant_2_reg_4163_reg[9]_i_5_n_6\,
      CO(5) => \var_quant_2_reg_4163_reg[9]_i_5_n_7\,
      CO(4) => \var_quant_2_reg_4163_reg[9]_i_5_n_8\,
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_5_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_5_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_5_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_5_n_12\,
      DI(7) => \var_quant_2_reg_4163[9]_i_16_n_5\,
      DI(6) => \var_quant_2_reg_4163[9]_i_17_n_5\,
      DI(5) => \var_quant_2_reg_4163[9]_i_18_n_5\,
      DI(4) => \var_quant_2_reg_4163[9]_i_19_n_5\,
      DI(3) => \var_quant_2_reg_4163[9]_i_20_n_5\,
      DI(2) => \var_quant_2_reg_4163[9]_i_21_n_5\,
      DI(1) => \var_quant_2_reg_4163[9]_i_22_n_5\,
      DI(0) => sub_ln478_fu_2665_p2(0),
      O(7 downto 1) => var_2_fu_2831_p4(6 downto 0),
      O(0) => \NLW_var_quant_2_reg_4163_reg[9]_i_5_O_UNCONNECTED\(0),
      S(7) => \var_quant_2_reg_4163[9]_i_24_n_5\,
      S(6) => \var_quant_2_reg_4163[9]_i_25_n_5\,
      S(5) => \var_quant_2_reg_4163[9]_i_26_n_5\,
      S(4) => \var_quant_2_reg_4163[9]_i_27_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_28_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_29_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_30_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_31_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_85\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_2_reg_4163_reg[9]_i_85_n_5\,
      CO(6) => \var_quant_2_reg_4163_reg[9]_i_85_n_6\,
      CO(5) => \var_quant_2_reg_4163_reg[9]_i_85_n_7\,
      CO(4) => \var_quant_2_reg_4163_reg[9]_i_85_n_8\,
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_85_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_85_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_85_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_85_n_12\,
      DI(7 downto 0) => sext_ln467_1_reg_4065(7 downto 0),
      O(7 downto 0) => sub_ln478_2_fu_2735_p2(7 downto 0),
      S(7) => \var_quant_2_reg_4163[9]_i_121_n_5\,
      S(6) => \var_quant_2_reg_4163[9]_i_122_n_5\,
      S(5) => \var_quant_2_reg_4163[9]_i_123_n_5\,
      S(4) => \var_quant_2_reg_4163[9]_i_124_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_125_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_126_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_127_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_128_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_86\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_2_reg_4163_reg[9]_i_86_n_5\,
      CO(6) => \var_quant_2_reg_4163_reg[9]_i_86_n_6\,
      CO(5) => \var_quant_2_reg_4163_reg[9]_i_86_n_7\,
      CO(4) => \var_quant_2_reg_4163_reg[9]_i_86_n_8\,
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_86_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_86_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_86_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_86_n_12\,
      DI(7 downto 0) => sext_ln467_reg_4060(7 downto 0),
      O(7 downto 0) => sub_ln478_1_fu_2700_p2(7 downto 0),
      S(7) => \var_quant_2_reg_4163[9]_i_129_n_5\,
      S(6) => \var_quant_2_reg_4163[9]_i_130_n_5\,
      S(5) => \var_quant_2_reg_4163[9]_i_131_n_5\,
      S(4) => \var_quant_2_reg_4163[9]_i_132_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_133_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_134_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_135_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_136_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_87\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_2_reg_4163_reg[9]_i_87_n_5\,
      CO(6) => \var_quant_2_reg_4163_reg[9]_i_87_n_6\,
      CO(5) => \var_quant_2_reg_4163_reg[9]_i_87_n_7\,
      CO(4) => \var_quant_2_reg_4163_reg[9]_i_87_n_8\,
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_87_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_87_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_87_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_87_n_12\,
      DI(7 downto 0) => sext_ln466_2_reg_4044(7 downto 0),
      O(7 downto 0) => sub_ln478_3_fu_2770_p2(7 downto 0),
      S(7) => \var_quant_2_reg_4163[9]_i_137_n_5\,
      S(6) => \var_quant_2_reg_4163[9]_i_138_n_5\,
      S(5) => \var_quant_2_reg_4163[9]_i_139_n_5\,
      S(4) => \var_quant_2_reg_4163[9]_i_140_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_141_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_142_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_143_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_144_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_88\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_2_reg_4163_reg[9]_i_85_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_2_reg_4163_reg[9]_i_88_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_88_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_88_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_88_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_88_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_2_reg_4163[9]_i_145_n_5\,
      DI(2 downto 0) => sext_ln467_1_reg_4065(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_2_reg_4163_reg[9]_i_88_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln478_2_fu_2735_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_2_reg_4163[9]_i_146_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_147_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_148_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_149_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_150_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_90\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_2_reg_4163_reg[9]_i_86_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_2_reg_4163_reg[9]_i_90_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_90_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_90_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_90_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_90_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_2_reg_4163[9]_i_151_n_5\,
      DI(2 downto 0) => sext_ln467_reg_4060(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_2_reg_4163_reg[9]_i_90_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln478_1_fu_2700_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_2_reg_4163[9]_i_152_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_153_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_154_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_155_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_156_n_5\
    );
\var_quant_2_reg_4163_reg[9]_i_92\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_2_reg_4163_reg[9]_i_87_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_2_reg_4163_reg[9]_i_92_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_2_reg_4163_reg[9]_i_92_n_9\,
      CO(2) => \var_quant_2_reg_4163_reg[9]_i_92_n_10\,
      CO(1) => \var_quant_2_reg_4163_reg[9]_i_92_n_11\,
      CO(0) => \var_quant_2_reg_4163_reg[9]_i_92_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_2_reg_4163[9]_i_157_n_5\,
      DI(2 downto 0) => sext_ln466_2_reg_4044(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_2_reg_4163_reg[9]_i_92_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln478_3_fu_2770_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_2_reg_4163[9]_i_158_n_5\,
      S(3) => \var_quant_2_reg_4163[9]_i_159_n_5\,
      S(2) => \var_quant_2_reg_4163[9]_i_160_n_5\,
      S(1) => \var_quant_2_reg_4163[9]_i_161_n_5\,
      S(0) => \var_quant_2_reg_4163[9]_i_162_n_5\
    );
\var_quant_3_reg_4168[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(7),
      I1 => var_3_fu_3007_p4(7),
      O => \var_quant_3_reg_4168[4]_i_2_n_5\
    );
\var_quant_3_reg_4168[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(6),
      I1 => var_3_fu_3007_p4(6),
      O => \var_quant_3_reg_4168[4]_i_3_n_5\
    );
\var_quant_3_reg_4168[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(5),
      I1 => var_3_fu_3007_p4(5),
      O => \var_quant_3_reg_4168[4]_i_4_n_5\
    );
\var_quant_3_reg_4168[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(4),
      I1 => var_3_fu_3007_p4(4),
      O => \var_quant_3_reg_4168[4]_i_5_n_5\
    );
\var_quant_3_reg_4168[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(3),
      I1 => var_3_fu_3007_p4(3),
      O => \var_quant_3_reg_4168[4]_i_6_n_5\
    );
\var_quant_3_reg_4168[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(2),
      I1 => var_3_fu_3007_p4(2),
      O => \var_quant_3_reg_4168[4]_i_7_n_5\
    );
\var_quant_3_reg_4168[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(1),
      I1 => var_3_fu_3007_p4(1),
      O => \var_quant_3_reg_4168[4]_i_8_n_5\
    );
\var_quant_3_reg_4168[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(0),
      I1 => var_3_fu_3007_p4(0),
      O => \var_quant_3_reg_4168[4]_i_9_n_5\
    );
\var_quant_3_reg_4168[9]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_47_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_48_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_49_n_5\,
      O => \var_quant_3_reg_4168[9]_i_10_n_5\
    );
\var_quant_3_reg_4168[9]_i_100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(7),
      I1 => sub_ln479_3_fu_2946_p2(12),
      I2 => sub_ln479_3_fu_2946_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_141_n_5\,
      O => \var_quant_3_reg_4168[9]_i_100_n_5\
    );
\var_quant_3_reg_4168[9]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(5),
      I1 => sub_ln479_2_fu_2911_p2(3),
      I2 => sub_ln479_2_fu_2911_p2(0),
      I3 => sub_ln479_2_fu_2911_p2(1),
      I4 => sub_ln479_2_fu_2911_p2(2),
      I5 => sub_ln479_2_fu_2911_p2(4),
      O => \var_quant_3_reg_4168[9]_i_101_n_5\
    );
\var_quant_3_reg_4168[9]_i_102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(6),
      I1 => \var_quant_3_reg_4168[9]_i_141_n_5\,
      I2 => sub_ln479_3_fu_2946_p2(12),
      O => \var_quant_3_reg_4168[9]_i_102_n_5\
    );
\var_quant_3_reg_4168[9]_i_103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(6),
      I1 => \var_quant_3_reg_4168[9]_i_148_n_5\,
      I2 => sub_ln479_1_fu_2876_p2(12),
      O => \var_quant_3_reg_4168[9]_i_103_n_5\
    );
\var_quant_3_reg_4168[9]_i_104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(5),
      I1 => \var_quant_3_reg_4168[9]_i_155_n_5\,
      I2 => sub_ln479_1_fu_2876_p2(12),
      O => \var_quant_3_reg_4168[9]_i_104_n_5\
    );
\var_quant_3_reg_4168[9]_i_105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(5),
      I1 => \var_quant_3_reg_4168[9]_i_156_n_5\,
      I2 => sub_ln479_3_fu_2946_p2(12),
      O => \var_quant_3_reg_4168[9]_i_105_n_5\
    );
\var_quant_3_reg_4168[9]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(4),
      I1 => sub_ln479_2_fu_2911_p2(2),
      I2 => sub_ln479_2_fu_2911_p2(1),
      I3 => sub_ln479_2_fu_2911_p2(0),
      I4 => sub_ln479_2_fu_2911_p2(3),
      O => \var_quant_3_reg_4168[9]_i_106_n_5\
    );
\var_quant_3_reg_4168[9]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(2),
      I1 => sub_ln479_3_fu_2946_p2(12),
      I2 => sub_ln479_3_fu_2946_p2(0),
      I3 => sub_ln479_3_fu_2946_p2(1),
      O => \var_quant_3_reg_4168[9]_i_107_n_5\
    );
\var_quant_3_reg_4168[9]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(2),
      I1 => sub_ln479_1_fu_2876_p2(12),
      I2 => sub_ln479_1_fu_2876_p2(0),
      I3 => sub_ln479_1_fu_2876_p2(1),
      O => \var_quant_3_reg_4168[9]_i_108_n_5\
    );
\var_quant_3_reg_4168[9]_i_109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(0),
      I1 => sub_ln479_1_fu_2876_p2(12),
      I2 => sub_ln479_1_fu_2876_p2(1),
      O => \var_quant_3_reg_4168[9]_i_109_n_5\
    );
\var_quant_3_reg_4168[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8177E"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_36_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_32_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_34_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_35_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_33_n_5\,
      O => \var_quant_3_reg_4168[9]_i_11_n_5\
    );
\var_quant_3_reg_4168[9]_i_110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(0),
      I1 => sub_ln479_2_fu_2911_p2(12),
      I2 => sub_ln479_2_fu_2911_p2(1),
      O => \var_quant_3_reg_4168[9]_i_110_n_5\
    );
\var_quant_3_reg_4168[9]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(7),
      I1 => ave_3_reg_4085(9),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(7),
      O => \var_quant_3_reg_4168[9]_i_111_n_5\
    );
\var_quant_3_reg_4168[9]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(6),
      I1 => ave_3_reg_4085(8),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(6),
      O => \var_quant_3_reg_4168[9]_i_112_n_5\
    );
\var_quant_3_reg_4168[9]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(5),
      I1 => ave_3_reg_4085(7),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(5),
      O => \var_quant_3_reg_4168[9]_i_113_n_5\
    );
\var_quant_3_reg_4168[9]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(4),
      I1 => ave_3_reg_4085(6),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(4),
      O => \var_quant_3_reg_4168[9]_i_114_n_5\
    );
\var_quant_3_reg_4168[9]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(3),
      I1 => ave_3_reg_4085(5),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(3),
      O => \var_quant_3_reg_4168[9]_i_115_n_5\
    );
\var_quant_3_reg_4168[9]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(2),
      I1 => ave_3_reg_4085(4),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(2),
      O => \var_quant_3_reg_4168[9]_i_116_n_5\
    );
\var_quant_3_reg_4168[9]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(1),
      I1 => ave_3_reg_4085(3),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(1),
      O => \var_quant_3_reg_4168[9]_i_117_n_5\
    );
\var_quant_3_reg_4168[9]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(0),
      I1 => ave_3_reg_4085(2),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(0),
      O => \var_quant_3_reg_4168[9]_i_118_n_5\
    );
\var_quant_3_reg_4168[9]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(7),
      I1 => ave_3_reg_4085(9),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(7),
      O => \var_quant_3_reg_4168[9]_i_119_n_5\
    );
\var_quant_3_reg_4168[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_7_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_32_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_33_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_34_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_35_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_36_n_5\,
      O => \var_quant_3_reg_4168[9]_i_12_n_5\
    );
\var_quant_3_reg_4168[9]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(6),
      I1 => ave_3_reg_4085(8),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(6),
      O => \var_quant_3_reg_4168[9]_i_120_n_5\
    );
\var_quant_3_reg_4168[9]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(5),
      I1 => ave_3_reg_4085(7),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(5),
      O => \var_quant_3_reg_4168[9]_i_121_n_5\
    );
\var_quant_3_reg_4168[9]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(4),
      I1 => ave_3_reg_4085(6),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(4),
      O => \var_quant_3_reg_4168[9]_i_122_n_5\
    );
\var_quant_3_reg_4168[9]_i_123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(3),
      I1 => ave_3_reg_4085(5),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(3),
      O => \var_quant_3_reg_4168[9]_i_123_n_5\
    );
\var_quant_3_reg_4168[9]_i_124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(2),
      I1 => ave_3_reg_4085(4),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(2),
      O => \var_quant_3_reg_4168[9]_i_124_n_5\
    );
\var_quant_3_reg_4168[9]_i_125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(1),
      I1 => ave_3_reg_4085(3),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(1),
      O => \var_quant_3_reg_4168[9]_i_125_n_5\
    );
\var_quant_3_reg_4168[9]_i_126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(0),
      I1 => ave_3_reg_4085(2),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(0),
      O => \var_quant_3_reg_4168[9]_i_126_n_5\
    );
\var_quant_3_reg_4168[9]_i_127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(7),
      I1 => ave_3_reg_4085(9),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(7),
      O => \var_quant_3_reg_4168[9]_i_127_n_5\
    );
\var_quant_3_reg_4168[9]_i_128\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(6),
      I1 => ave_3_reg_4085(8),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(6),
      O => \var_quant_3_reg_4168[9]_i_128_n_5\
    );
\var_quant_3_reg_4168[9]_i_129\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(5),
      I1 => ave_3_reg_4085(7),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(5),
      O => \var_quant_3_reg_4168[9]_i_129_n_5\
    );
\var_quant_3_reg_4168[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_43_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_42_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_41_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_37_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_50_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_40_n_5\,
      O => \var_quant_3_reg_4168[9]_i_13_n_5\
    );
\var_quant_3_reg_4168[9]_i_130\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(4),
      I1 => ave_3_reg_4085(6),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(4),
      O => \var_quant_3_reg_4168[9]_i_130_n_5\
    );
\var_quant_3_reg_4168[9]_i_131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(3),
      I1 => ave_3_reg_4085(5),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(3),
      O => \var_quant_3_reg_4168[9]_i_131_n_5\
    );
\var_quant_3_reg_4168[9]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(2),
      I1 => ave_3_reg_4085(4),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(2),
      O => \var_quant_3_reg_4168[9]_i_132_n_5\
    );
\var_quant_3_reg_4168[9]_i_133\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(1),
      I1 => ave_3_reg_4085(3),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(1),
      O => \var_quant_3_reg_4168[9]_i_133_n_5\
    );
\var_quant_3_reg_4168[9]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(0),
      I1 => ave_3_reg_4085(2),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(0),
      O => \var_quant_3_reg_4168[9]_i_134_n_5\
    );
\var_quant_3_reg_4168[9]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ave_3_reg_4085(13),
      I1 => sub_ln472_7_reg_4138(11),
      O => \var_quant_3_reg_4168[9]_i_135_n_5\
    );
\var_quant_3_reg_4168[9]_i_136\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_7_reg_4138(12),
      I1 => sub_ln472_7_reg_4138(11),
      I2 => ave_3_reg_4085(13),
      O => \var_quant_3_reg_4168[9]_i_136_n_5\
    );
\var_quant_3_reg_4168[9]_i_137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_7_reg_4138(11),
      I1 => ave_3_reg_4085(13),
      I2 => sext_ln468_reg_4075(11),
      O => \var_quant_3_reg_4168[9]_i_137_n_5\
    );
\var_quant_3_reg_4168[9]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(10),
      I1 => ave_3_reg_4085(12),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(10),
      O => \var_quant_3_reg_4168[9]_i_138_n_5\
    );
\var_quant_3_reg_4168[9]_i_139\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(9),
      I1 => ave_3_reg_4085(11),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(9),
      O => \var_quant_3_reg_4168[9]_i_139_n_5\
    );
\var_quant_3_reg_4168[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_46_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_45_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_44_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_42_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_41_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_43_n_5\,
      O => \var_quant_3_reg_4168[9]_i_14_n_5\
    );
\var_quant_3_reg_4168[9]_i_140\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_reg_4075(8),
      I1 => ave_3_reg_4085(10),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(8),
      O => \var_quant_3_reg_4168[9]_i_140_n_5\
    );
\var_quant_3_reg_4168[9]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(5),
      I1 => sub_ln479_3_fu_2946_p2(3),
      I2 => sub_ln479_3_fu_2946_p2(0),
      I3 => sub_ln479_3_fu_2946_p2(1),
      I4 => sub_ln479_3_fu_2946_p2(2),
      I5 => sub_ln479_3_fu_2946_p2(4),
      O => \var_quant_3_reg_4168[9]_i_141_n_5\
    );
\var_quant_3_reg_4168[9]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ave_3_reg_4085(13),
      I1 => sub_ln472_7_reg_4138(11),
      O => \var_quant_3_reg_4168[9]_i_142_n_5\
    );
\var_quant_3_reg_4168[9]_i_143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_7_reg_4138(12),
      I1 => sub_ln472_7_reg_4138(11),
      I2 => ave_3_reg_4085(13),
      O => \var_quant_3_reg_4168[9]_i_143_n_5\
    );
\var_quant_3_reg_4168[9]_i_144\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_7_reg_4138(11),
      I1 => ave_3_reg_4085(13),
      I2 => sext_ln468_1_reg_4080(11),
      O => \var_quant_3_reg_4168[9]_i_144_n_5\
    );
\var_quant_3_reg_4168[9]_i_145\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(10),
      I1 => ave_3_reg_4085(12),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(10),
      O => \var_quant_3_reg_4168[9]_i_145_n_5\
    );
\var_quant_3_reg_4168[9]_i_146\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(9),
      I1 => ave_3_reg_4085(11),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(9),
      O => \var_quant_3_reg_4168[9]_i_146_n_5\
    );
\var_quant_3_reg_4168[9]_i_147\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln468_1_reg_4080(8),
      I1 => ave_3_reg_4085(10),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(8),
      O => \var_quant_3_reg_4168[9]_i_147_n_5\
    );
\var_quant_3_reg_4168[9]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(5),
      I1 => sub_ln479_1_fu_2876_p2(3),
      I2 => sub_ln479_1_fu_2876_p2(0),
      I3 => sub_ln479_1_fu_2876_p2(1),
      I4 => sub_ln479_1_fu_2876_p2(2),
      I5 => sub_ln479_1_fu_2876_p2(4),
      O => \var_quant_3_reg_4168[9]_i_148_n_5\
    );
\var_quant_3_reg_4168[9]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ave_3_reg_4085(13),
      I1 => sub_ln472_7_reg_4138(11),
      O => \var_quant_3_reg_4168[9]_i_149_n_5\
    );
\var_quant_3_reg_4168[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2BD4D42BD42B2BD4"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_49_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_48_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_47_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_44_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_45_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_46_n_5\,
      O => \var_quant_3_reg_4168[9]_i_15_n_5\
    );
\var_quant_3_reg_4168[9]_i_150\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_7_reg_4138(12),
      I1 => sub_ln472_7_reg_4138(11),
      I2 => ave_3_reg_4085(13),
      O => \var_quant_3_reg_4168[9]_i_150_n_5\
    );
\var_quant_3_reg_4168[9]_i_151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_7_reg_4138(11),
      I1 => ave_3_reg_4085(13),
      I2 => sext_ln465_3_reg_4022(11),
      O => \var_quant_3_reg_4168[9]_i_151_n_5\
    );
\var_quant_3_reg_4168[9]_i_152\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(10),
      I1 => ave_3_reg_4085(12),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(10),
      O => \var_quant_3_reg_4168[9]_i_152_n_5\
    );
\var_quant_3_reg_4168[9]_i_153\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(9),
      I1 => ave_3_reg_4085(11),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(9),
      O => \var_quant_3_reg_4168[9]_i_153_n_5\
    );
\var_quant_3_reg_4168[9]_i_154\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(8),
      I1 => ave_3_reg_4085(10),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(8),
      O => \var_quant_3_reg_4168[9]_i_154_n_5\
    );
\var_quant_3_reg_4168[9]_i_155\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(4),
      I1 => sub_ln479_1_fu_2876_p2(2),
      I2 => sub_ln479_1_fu_2876_p2(1),
      I3 => sub_ln479_1_fu_2876_p2(0),
      I4 => sub_ln479_1_fu_2876_p2(3),
      O => \var_quant_3_reg_4168[9]_i_155_n_5\
    );
\var_quant_3_reg_4168[9]_i_156\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(4),
      I1 => sub_ln479_3_fu_2946_p2(2),
      I2 => sub_ln479_3_fu_2946_p2(1),
      I3 => sub_ln479_3_fu_2946_p2(0),
      I4 => sub_ln479_3_fu_2946_p2(3),
      O => \var_quant_3_reg_4168[9]_i_156_n_5\
    );
\var_quant_3_reg_4168[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF006A"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(6),
      I1 => sub_ln479_fu_2841_p2(12),
      I2 => \var_quant_3_reg_4168[9]_i_51_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_52_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_53_n_5\,
      O => \var_quant_3_reg_4168[9]_i_16_n_5\
    );
\var_quant_3_reg_4168[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(12),
      I1 => \var_quant_3_reg_4168[9]_i_54_n_5\,
      I2 => sub_ln479_fu_2841_p2(5),
      I3 => \var_quant_3_reg_4168[9]_i_55_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_56_n_5\,
      O => \var_quant_3_reg_4168[9]_i_17_n_5\
    );
\var_quant_3_reg_4168[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_57_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_58_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_59_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_60_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_61_n_5\,
      O => \var_quant_3_reg_4168[9]_i_18_n_5\
    );
\var_quant_3_reg_4168[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"009696FF"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_62_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_63_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_64_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_65_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_66_n_5\,
      O => \var_quant_3_reg_4168[9]_i_19_n_5\
    );
\var_quant_3_reg_4168[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888EEEEEEEE88888"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_67_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_68_n_5\,
      I2 => sub_ln479_fu_2841_p2(1),
      I3 => sub_ln479_fu_2841_p2(0),
      I4 => sub_ln479_fu_2841_p2(12),
      I5 => sub_ln479_fu_2841_p2(2),
      O => \var_quant_3_reg_4168[9]_i_20_n_5\
    );
\var_quant_3_reg_4168[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699996969666"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_67_n_5\,
      I1 => sub_ln479_fu_2841_p2(2),
      I2 => sub_ln479_fu_2841_p2(12),
      I3 => sub_ln479_fu_2841_p2(0),
      I4 => sub_ln479_fu_2841_p2(1),
      I5 => \var_quant_3_reg_4168[9]_i_68_n_5\,
      O => \var_quant_3_reg_4168[9]_i_21_n_5\
    );
\var_quant_3_reg_4168[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_69_n_5\,
      I1 => sub_ln479_fu_2841_p2(1),
      I2 => sub_ln479_fu_2841_p2(12),
      I3 => sub_ln479_fu_2841_p2(0),
      O => \var_quant_3_reg_4168[9]_i_22_n_5\
    );
\var_quant_3_reg_4168[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_16_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_47_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_48_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_49_n_5\,
      O => \var_quant_3_reg_4168[9]_i_24_n_5\
    );
\var_quant_3_reg_4168[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A6A95"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(6),
      I1 => sub_ln479_fu_2841_p2(12),
      I2 => \var_quant_3_reg_4168[9]_i_51_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_17_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_52_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_53_n_5\,
      O => \var_quant_3_reg_4168[9]_i_25_n_5\
    );
\var_quant_3_reg_4168[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666699969999666"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_18_n_5\,
      I1 => sub_ln479_fu_2841_p2(5),
      I2 => \var_quant_3_reg_4168[9]_i_54_n_5\,
      I3 => sub_ln479_fu_2841_p2(12),
      I4 => \var_quant_3_reg_4168[9]_i_55_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_56_n_5\,
      O => \var_quant_3_reg_4168[9]_i_26_n_5\
    );
\var_quant_3_reg_4168[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_57_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_58_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_59_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_19_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_60_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_61_n_5\,
      O => \var_quant_3_reg_4168[9]_i_27_n_5\
    );
\var_quant_3_reg_4168[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_62_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_63_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_64_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_20_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_65_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_66_n_5\,
      O => \var_quant_3_reg_4168[9]_i_28_n_5\
    );
\var_quant_3_reg_4168[9]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAAAA"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_21_n_5\,
      I1 => sub_ln479_fu_2841_p2(0),
      I2 => sub_ln479_fu_2841_p2(12),
      I3 => sub_ln479_fu_2841_p2(1),
      I4 => \var_quant_3_reg_4168[9]_i_69_n_5\,
      O => \var_quant_3_reg_4168[9]_i_29_n_5\
    );
\var_quant_3_reg_4168[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(9),
      I1 => var_3_fu_3007_p4(9),
      O => \var_quant_3_reg_4168[9]_i_3_n_5\
    );
\var_quant_3_reg_4168[9]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_22_n_5\,
      I1 => sub_ln479_2_fu_2911_p2(0),
      I2 => sub_ln479_1_fu_2876_p2(0),
      I3 => sub_ln479_3_fu_2946_p2(0),
      O => \var_quant_3_reg_4168[9]_i_30_n_5\
    );
\var_quant_3_reg_4168[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(0),
      I1 => sub_ln479_2_fu_2911_p2(0),
      I2 => sub_ln479_3_fu_2946_p2(0),
      I3 => sub_ln479_fu_2841_p2(0),
      O => \var_quant_3_reg_4168[9]_i_31_n_5\
    );
\var_quant_3_reg_4168[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(10),
      I1 => \var_quant_3_reg_4168[9]_i_82_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_83_n_5\,
      I3 => sub_ln479_3_fu_2946_p2(10),
      I4 => \var_quant_3_reg_4168[9]_i_85_n_5\,
      I5 => sub_ln479_1_fu_2876_p2(10),
      O => \var_quant_3_reg_4168[9]_i_32_n_5\
    );
\var_quant_3_reg_4168[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(11),
      I1 => sub_ln479_2_fu_2911_p2(10),
      I2 => sub_ln479_2_fu_2911_p2(12),
      I3 => \var_quant_3_reg_4168[9]_i_82_n_5\,
      O => \var_quant_3_reg_4168[9]_i_33_n_5\
    );
\var_quant_3_reg_4168[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(11),
      I1 => sub_ln479_1_fu_2876_p2(10),
      I2 => sub_ln479_1_fu_2876_p2(12),
      I3 => \var_quant_3_reg_4168[9]_i_85_n_5\,
      O => \var_quant_3_reg_4168[9]_i_34_n_5\
    );
\var_quant_3_reg_4168[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(11),
      I1 => \var_quant_3_reg_4168[9]_i_83_n_5\,
      I2 => sub_ln479_3_fu_2946_p2(10),
      I3 => sub_ln479_3_fu_2946_p2(12),
      O => \var_quant_3_reg_4168[9]_i_35_n_5\
    );
\var_quant_3_reg_4168[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA95"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(11),
      I1 => sub_ln479_fu_2841_p2(10),
      I2 => sub_ln479_fu_2841_p2(12),
      I3 => \var_quant_3_reg_4168[9]_i_38_n_5\,
      O => \var_quant_3_reg_4168[9]_i_36_n_5\
    );
\var_quant_3_reg_4168[9]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_82_n_5\,
      I1 => sub_ln479_2_fu_2911_p2(10),
      I2 => sub_ln479_1_fu_2876_p2(10),
      I3 => \var_quant_3_reg_4168[9]_i_85_n_5\,
      I4 => sub_ln479_3_fu_2946_p2(10),
      I5 => \var_quant_3_reg_4168[9]_i_83_n_5\,
      O => \var_quant_3_reg_4168[9]_i_37_n_5\
    );
\var_quant_3_reg_4168[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(12),
      I1 => sub_ln479_fu_2841_p2(8),
      I2 => sub_ln479_fu_2841_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_51_n_5\,
      I4 => sub_ln479_fu_2841_p2(7),
      I5 => sub_ln479_fu_2841_p2(9),
      O => \var_quant_3_reg_4168[9]_i_38_n_5\
    );
\var_quant_3_reg_4168[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(8),
      I1 => var_3_fu_3007_p4(8),
      O => \var_quant_3_reg_4168[9]_i_4_n_5\
    );
\var_quant_3_reg_4168[9]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_93_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_94_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_95_n_5\,
      O => \var_quant_3_reg_4168[9]_i_40_n_5\
    );
\var_quant_3_reg_4168[9]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_95_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_93_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_94_n_5\,
      O => \var_quant_3_reg_4168[9]_i_41_n_5\
    );
\var_quant_3_reg_4168[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(9),
      I1 => sub_ln479_fu_2841_p2(8),
      I2 => sub_ln479_fu_2841_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_51_n_5\,
      I4 => sub_ln479_fu_2841_p2(7),
      I5 => sub_ln479_fu_2841_p2(12),
      O => \var_quant_3_reg_4168[9]_i_42_n_5\
    );
\var_quant_3_reg_4168[9]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_96_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_97_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_98_n_5\,
      O => \var_quant_3_reg_4168[9]_i_43_n_5\
    );
\var_quant_3_reg_4168[9]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(8),
      I1 => sub_ln479_fu_2841_p2(7),
      I2 => \var_quant_3_reg_4168[9]_i_51_n_5\,
      I3 => sub_ln479_fu_2841_p2(6),
      I4 => sub_ln479_fu_2841_p2(12),
      O => \var_quant_3_reg_4168[9]_i_44_n_5\
    );
\var_quant_3_reg_4168[9]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_97_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_96_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_98_n_5\,
      O => \var_quant_3_reg_4168[9]_i_45_n_5\
    );
\var_quant_3_reg_4168[9]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DD44DD44DD4D4D4"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_99_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_100_n_5\,
      I2 => sub_ln479_2_fu_2911_p2(7),
      I3 => sub_ln479_2_fu_2911_p2(12),
      I4 => sub_ln479_2_fu_2911_p2(6),
      I5 => \var_quant_3_reg_4168[9]_i_101_n_5\,
      O => \var_quant_3_reg_4168[9]_i_46_n_5\
    );
\var_quant_3_reg_4168[9]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669969696"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_100_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_99_n_5\,
      I2 => sub_ln479_2_fu_2911_p2(7),
      I3 => sub_ln479_2_fu_2911_p2(12),
      I4 => sub_ln479_2_fu_2911_p2(6),
      I5 => \var_quant_3_reg_4168[9]_i_101_n_5\,
      O => \var_quant_3_reg_4168[9]_i_47_n_5\
    );
\var_quant_3_reg_4168[9]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(7),
      I1 => sub_ln479_fu_2841_p2(6),
      I2 => \var_quant_3_reg_4168[9]_i_51_n_5\,
      I3 => sub_ln479_fu_2841_p2(12),
      O => \var_quant_3_reg_4168[9]_i_48_n_5\
    );
\var_quant_3_reg_4168[9]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6AFF"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(6),
      I1 => \var_quant_3_reg_4168[9]_i_101_n_5\,
      I2 => sub_ln479_2_fu_2911_p2(12),
      I3 => \var_quant_3_reg_4168[9]_i_102_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_103_n_5\,
      O => \var_quant_3_reg_4168[9]_i_49_n_5\
    );
\var_quant_3_reg_4168[9]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(10),
      I1 => \var_quant_3_reg_4168[9]_i_38_n_5\,
      O => \var_quant_3_reg_4168[9]_i_50_n_5\
    );
\var_quant_3_reg_4168[9]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(5),
      I1 => sub_ln479_fu_2841_p2(3),
      I2 => sub_ln479_fu_2841_p2(0),
      I3 => sub_ln479_fu_2841_p2(1),
      I4 => sub_ln479_fu_2841_p2(2),
      I5 => sub_ln479_fu_2841_p2(4),
      O => \var_quant_3_reg_4168[9]_i_51_n_5\
    );
\var_quant_3_reg_4168[9]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(12),
      I1 => \var_quant_3_reg_4168[9]_i_101_n_5\,
      I2 => sub_ln479_2_fu_2911_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_103_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_102_n_5\,
      O => \var_quant_3_reg_4168[9]_i_52_n_5\
    );
\var_quant_3_reg_4168[9]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17717171"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_104_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_105_n_5\,
      I2 => sub_ln479_2_fu_2911_p2(5),
      I3 => sub_ln479_2_fu_2911_p2(12),
      I4 => \var_quant_3_reg_4168[9]_i_106_n_5\,
      O => \var_quant_3_reg_4168[9]_i_53_n_5\
    );
\var_quant_3_reg_4168[9]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(4),
      I1 => sub_ln479_fu_2841_p2(2),
      I2 => sub_ln479_fu_2841_p2(1),
      I3 => sub_ln479_fu_2841_p2(0),
      I4 => sub_ln479_fu_2841_p2(3),
      O => \var_quant_3_reg_4168[9]_i_54_n_5\
    );
\var_quant_3_reg_4168[9]_i_55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_105_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_104_n_5\,
      I2 => sub_ln479_2_fu_2911_p2(5),
      I3 => sub_ln479_2_fu_2911_p2(12),
      I4 => \var_quant_3_reg_4168[9]_i_106_n_5\,
      O => \var_quant_3_reg_4168[9]_i_55_n_5\
    );
\var_quant_3_reg_4168[9]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_57_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_59_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_58_n_5\,
      O => \var_quant_3_reg_4168[9]_i_56_n_5\
    );
\var_quant_3_reg_4168[9]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(4),
      I1 => sub_ln479_2_fu_2911_p2(3),
      I2 => sub_ln479_2_fu_2911_p2(0),
      I3 => sub_ln479_2_fu_2911_p2(1),
      I4 => sub_ln479_2_fu_2911_p2(2),
      I5 => sub_ln479_2_fu_2911_p2(12),
      O => \var_quant_3_reg_4168[9]_i_57_n_5\
    );
\var_quant_3_reg_4168[9]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(4),
      I1 => sub_ln479_1_fu_2876_p2(3),
      I2 => sub_ln479_1_fu_2876_p2(0),
      I3 => sub_ln479_1_fu_2876_p2(1),
      I4 => sub_ln479_1_fu_2876_p2(2),
      I5 => sub_ln479_1_fu_2876_p2(12),
      O => \var_quant_3_reg_4168[9]_i_58_n_5\
    );
\var_quant_3_reg_4168[9]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(4),
      I1 => sub_ln479_3_fu_2946_p2(3),
      I2 => sub_ln479_3_fu_2946_p2(0),
      I3 => sub_ln479_3_fu_2946_p2(1),
      I4 => sub_ln479_3_fu_2946_p2(2),
      I5 => sub_ln479_3_fu_2946_p2(12),
      O => \var_quant_3_reg_4168[9]_i_59_n_5\
    );
\var_quant_3_reg_4168[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4114D77D"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_32_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_33_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_34_n_5\,
      I3 => \var_quant_3_reg_4168[9]_i_35_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_36_n_5\,
      O => \var_quant_3_reg_4168[9]_i_6_n_5\
    );
\var_quant_3_reg_4168[9]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999995"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(4),
      I1 => sub_ln479_fu_2841_p2(12),
      I2 => sub_ln479_fu_2841_p2(3),
      I3 => sub_ln479_fu_2841_p2(0),
      I4 => sub_ln479_fu_2841_p2(1),
      I5 => sub_ln479_fu_2841_p2(2),
      O => \var_quant_3_reg_4168[9]_i_60_n_5\
    );
\var_quant_3_reg_4168[9]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_63_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_62_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_64_n_5\,
      O => \var_quant_3_reg_4168[9]_i_61_n_5\
    );
\var_quant_3_reg_4168[9]_i_62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(3),
      I1 => sub_ln479_3_fu_2946_p2(2),
      I2 => sub_ln479_3_fu_2946_p2(1),
      I3 => sub_ln479_3_fu_2946_p2(0),
      I4 => sub_ln479_3_fu_2946_p2(12),
      O => \var_quant_3_reg_4168[9]_i_62_n_5\
    );
\var_quant_3_reg_4168[9]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(3),
      I1 => sub_ln479_1_fu_2876_p2(2),
      I2 => sub_ln479_1_fu_2876_p2(1),
      I3 => sub_ln479_1_fu_2876_p2(0),
      I4 => sub_ln479_1_fu_2876_p2(12),
      O => \var_quant_3_reg_4168[9]_i_63_n_5\
    );
\var_quant_3_reg_4168[9]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(3),
      I1 => sub_ln479_2_fu_2911_p2(12),
      I2 => sub_ln479_2_fu_2911_p2(2),
      I3 => sub_ln479_2_fu_2911_p2(1),
      I4 => sub_ln479_2_fu_2911_p2(0),
      O => \var_quant_3_reg_4168[9]_i_64_n_5\
    );
\var_quant_3_reg_4168[9]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7117711771171717"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_107_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_108_n_5\,
      I2 => sub_ln479_2_fu_2911_p2(2),
      I3 => sub_ln479_2_fu_2911_p2(12),
      I4 => sub_ln479_2_fu_2911_p2(0),
      I5 => sub_ln479_2_fu_2911_p2(1),
      O => \var_quant_3_reg_4168[9]_i_65_n_5\
    );
\var_quant_3_reg_4168[9]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln479_fu_2841_p2(3),
      I1 => sub_ln479_fu_2841_p2(2),
      I2 => sub_ln479_fu_2841_p2(1),
      I3 => sub_ln479_fu_2841_p2(0),
      I4 => sub_ln479_fu_2841_p2(12),
      O => \var_quant_3_reg_4168[9]_i_66_n_5\
    );
\var_quant_3_reg_4168[9]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(0),
      I1 => sub_ln479_3_fu_2946_p2(12),
      I2 => sub_ln479_3_fu_2946_p2(1),
      I3 => \var_quant_3_reg_4168[9]_i_109_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_110_n_5\,
      O => \var_quant_3_reg_4168[9]_i_67_n_5\
    );
\var_quant_3_reg_4168[9]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E01FE01F1FE0"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(1),
      I1 => sub_ln479_2_fu_2911_p2(0),
      I2 => sub_ln479_2_fu_2911_p2(12),
      I3 => sub_ln479_2_fu_2911_p2(2),
      I4 => \var_quant_3_reg_4168[9]_i_108_n_5\,
      I5 => \var_quant_3_reg_4168[9]_i_107_n_5\,
      O => \var_quant_3_reg_4168[9]_i_68_n_5\
    );
\var_quant_3_reg_4168[9]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(1),
      I1 => sub_ln479_3_fu_2946_p2(12),
      I2 => sub_ln479_3_fu_2946_p2(0),
      I3 => \var_quant_3_reg_4168[9]_i_110_n_5\,
      I4 => \var_quant_3_reg_4168[9]_i_109_n_5\,
      O => \var_quant_3_reg_4168[9]_i_69_n_5\
    );
\var_quant_3_reg_4168[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7D14"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_37_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_38_n_5\,
      I2 => sub_ln479_fu_2841_p2(10),
      I3 => \var_quant_3_reg_4168[9]_i_40_n_5\,
      O => \var_quant_3_reg_4168[9]_i_7_n_5\
    );
\var_quant_3_reg_4168[9]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(7),
      I1 => ave_3_reg_4085(9),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(7),
      O => \var_quant_3_reg_4168[9]_i_70_n_5\
    );
\var_quant_3_reg_4168[9]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(6),
      I1 => ave_3_reg_4085(8),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(6),
      O => \var_quant_3_reg_4168[9]_i_71_n_5\
    );
\var_quant_3_reg_4168[9]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(5),
      I1 => ave_3_reg_4085(7),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(5),
      O => \var_quant_3_reg_4168[9]_i_72_n_5\
    );
\var_quant_3_reg_4168[9]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(4),
      I1 => ave_3_reg_4085(6),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(4),
      O => \var_quant_3_reg_4168[9]_i_73_n_5\
    );
\var_quant_3_reg_4168[9]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(3),
      I1 => ave_3_reg_4085(5),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(3),
      O => \var_quant_3_reg_4168[9]_i_74_n_5\
    );
\var_quant_3_reg_4168[9]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(2),
      I1 => ave_3_reg_4085(4),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(2),
      O => \var_quant_3_reg_4168[9]_i_75_n_5\
    );
\var_quant_3_reg_4168[9]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(1),
      I1 => ave_3_reg_4085(3),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(1),
      O => \var_quant_3_reg_4168[9]_i_76_n_5\
    );
\var_quant_3_reg_4168[9]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(0),
      I1 => ave_3_reg_4085(2),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(0),
      O => \var_quant_3_reg_4168[9]_i_77_n_5\
    );
\var_quant_3_reg_4168[9]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_41_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_42_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_43_n_5\,
      O => \var_quant_3_reg_4168[9]_i_8_n_5\
    );
\var_quant_3_reg_4168[9]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(12),
      I1 => sub_ln479_2_fu_2911_p2(8),
      I2 => sub_ln479_2_fu_2911_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_101_n_5\,
      I4 => sub_ln479_2_fu_2911_p2(7),
      I5 => sub_ln479_2_fu_2911_p2(9),
      O => \var_quant_3_reg_4168[9]_i_82_n_5\
    );
\var_quant_3_reg_4168[9]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(12),
      I1 => sub_ln479_3_fu_2946_p2(8),
      I2 => sub_ln479_3_fu_2946_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_141_n_5\,
      I4 => sub_ln479_3_fu_2946_p2(7),
      I5 => sub_ln479_3_fu_2946_p2(9),
      O => \var_quant_3_reg_4168[9]_i_83_n_5\
    );
\var_quant_3_reg_4168[9]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(12),
      I1 => sub_ln479_1_fu_2876_p2(8),
      I2 => sub_ln479_1_fu_2876_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_148_n_5\,
      I4 => sub_ln479_1_fu_2876_p2(7),
      I5 => sub_ln479_1_fu_2876_p2(9),
      O => \var_quant_3_reg_4168[9]_i_85_n_5\
    );
\var_quant_3_reg_4168[9]_i_87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ave_3_reg_4085(13),
      I1 => sub_ln472_7_reg_4138(11),
      O => mean_3_fu_2311_p3(11)
    );
\var_quant_3_reg_4168[9]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9F"
    )
        port map (
      I0 => sub_ln472_7_reg_4138(12),
      I1 => sub_ln472_7_reg_4138(11),
      I2 => ave_3_reg_4085(13),
      O => \var_quant_3_reg_4168[9]_i_88_n_5\
    );
\var_quant_3_reg_4168[9]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => sub_ln472_7_reg_4138(11),
      I1 => ave_3_reg_4085(13),
      I2 => sext_ln465_reg_4006(11),
      O => \var_quant_3_reg_4168[9]_i_89_n_5\
    );
\var_quant_3_reg_4168[9]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_3_reg_4168[9]_i_44_n_5\,
      I1 => \var_quant_3_reg_4168[9]_i_45_n_5\,
      I2 => \var_quant_3_reg_4168[9]_i_46_n_5\,
      O => \var_quant_3_reg_4168[9]_i_9_n_5\
    );
\var_quant_3_reg_4168[9]_i_90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(10),
      I1 => ave_3_reg_4085(12),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(10),
      O => \var_quant_3_reg_4168[9]_i_90_n_5\
    );
\var_quant_3_reg_4168[9]_i_91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(9),
      I1 => ave_3_reg_4085(11),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(9),
      O => \var_quant_3_reg_4168[9]_i_91_n_5\
    );
\var_quant_3_reg_4168[9]_i_92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => sext_ln465_reg_4006(8),
      I1 => ave_3_reg_4085(10),
      I2 => ave_3_reg_4085(13),
      I3 => sub_ln472_7_reg_4138(8),
      O => \var_quant_3_reg_4168[9]_i_92_n_5\
    );
\var_quant_3_reg_4168[9]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(9),
      I1 => sub_ln479_1_fu_2876_p2(8),
      I2 => sub_ln479_1_fu_2876_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_148_n_5\,
      I4 => sub_ln479_1_fu_2876_p2(7),
      I5 => sub_ln479_1_fu_2876_p2(12),
      O => \var_quant_3_reg_4168[9]_i_93_n_5\
    );
\var_quant_3_reg_4168[9]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(9),
      I1 => sub_ln479_3_fu_2946_p2(8),
      I2 => sub_ln479_3_fu_2946_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_141_n_5\,
      I4 => sub_ln479_3_fu_2946_p2(7),
      I5 => sub_ln479_3_fu_2946_p2(12),
      O => \var_quant_3_reg_4168[9]_i_94_n_5\
    );
\var_quant_3_reg_4168[9]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(9),
      I1 => sub_ln479_2_fu_2911_p2(8),
      I2 => sub_ln479_2_fu_2911_p2(6),
      I3 => \var_quant_3_reg_4168[9]_i_101_n_5\,
      I4 => sub_ln479_2_fu_2911_p2(7),
      I5 => sub_ln479_2_fu_2911_p2(12),
      O => \var_quant_3_reg_4168[9]_i_95_n_5\
    );
\var_quant_3_reg_4168[9]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(8),
      I1 => sub_ln479_1_fu_2876_p2(7),
      I2 => \var_quant_3_reg_4168[9]_i_148_n_5\,
      I3 => sub_ln479_1_fu_2876_p2(6),
      I4 => sub_ln479_1_fu_2876_p2(12),
      O => \var_quant_3_reg_4168[9]_i_96_n_5\
    );
\var_quant_3_reg_4168[9]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln479_3_fu_2946_p2(8),
      I1 => sub_ln479_3_fu_2946_p2(12),
      I2 => sub_ln479_3_fu_2946_p2(7),
      I3 => \var_quant_3_reg_4168[9]_i_141_n_5\,
      I4 => sub_ln479_3_fu_2946_p2(6),
      O => \var_quant_3_reg_4168[9]_i_97_n_5\
    );
\var_quant_3_reg_4168[9]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln479_2_fu_2911_p2(8),
      I1 => sub_ln479_2_fu_2911_p2(12),
      I2 => sub_ln479_2_fu_2911_p2(7),
      I3 => \var_quant_3_reg_4168[9]_i_101_n_5\,
      I4 => sub_ln479_2_fu_2911_p2(6),
      O => \var_quant_3_reg_4168[9]_i_98_n_5\
    );
\var_quant_3_reg_4168[9]_i_99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln479_1_fu_2876_p2(7),
      I1 => sub_ln479_1_fu_2876_p2(6),
      I2 => \var_quant_3_reg_4168[9]_i_148_n_5\,
      I3 => sub_ln479_1_fu_2876_p2(12),
      O => \var_quant_3_reg_4168[9]_i_99_n_5\
    );
\var_quant_3_reg_4168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(3),
      Q => var_quant_3_reg_4168(0),
      R => '0'
    );
\var_quant_3_reg_4168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(4),
      Q => var_quant_3_reg_4168(1),
      R => '0'
    );
\var_quant_3_reg_4168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(5),
      Q => var_quant_3_reg_4168(2),
      R => '0'
    );
\var_quant_3_reg_4168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(6),
      Q => var_quant_3_reg_4168(3),
      R => '0'
    );
\var_quant_3_reg_4168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(7),
      Q => var_quant_3_reg_4168(4),
      R => '0'
    );
\var_quant_3_reg_4168_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_3_reg_4168_reg[4]_i_1_n_5\,
      CO(6) => \var_quant_3_reg_4168_reg[4]_i_1_n_6\,
      CO(5) => \var_quant_3_reg_4168_reg[4]_i_1_n_7\,
      CO(4) => \var_quant_3_reg_4168_reg[4]_i_1_n_8\,
      CO(3) => \var_quant_3_reg_4168_reg[4]_i_1_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[4]_i_1_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[4]_i_1_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[4]_i_1_n_12\,
      DI(7 downto 0) => SD_reg_4143(7 downto 0),
      O(7 downto 3) => add_ln492_5_fu_3091_p2(7 downto 3),
      O(2 downto 0) => \NLW_var_quant_3_reg_4168_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7) => \var_quant_3_reg_4168[4]_i_2_n_5\,
      S(6) => \var_quant_3_reg_4168[4]_i_3_n_5\,
      S(5) => \var_quant_3_reg_4168[4]_i_4_n_5\,
      S(4) => \var_quant_3_reg_4168[4]_i_5_n_5\,
      S(3) => \var_quant_3_reg_4168[4]_i_6_n_5\,
      S(2) => \var_quant_3_reg_4168[4]_i_7_n_5\,
      S(1) => \var_quant_3_reg_4168[4]_i_8_n_5\,
      S(0) => \var_quant_3_reg_4168[4]_i_9_n_5\
    );
\var_quant_3_reg_4168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(8),
      Q => var_quant_3_reg_4168(5),
      R => '0'
    );
\var_quant_3_reg_4168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(9),
      Q => var_quant_3_reg_4168(6),
      R => '0'
    );
\var_quant_3_reg_4168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(10),
      Q => var_quant_3_reg_4168(7),
      R => '0'
    );
\var_quant_3_reg_4168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(11),
      Q => var_quant_3_reg_4168(8),
      R => '0'
    );
\var_quant_3_reg_4168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_5_fu_3091_p2(12),
      Q => var_quant_3_reg_4168(9),
      R => '0'
    );
\var_quant_3_reg_4168_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_3_reg_4168_reg[4]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_3_reg_4168_reg[9]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_1_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_1_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_1_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => SD_reg_4143(9 downto 8),
      O(7 downto 5) => \NLW_var_quant_3_reg_4168_reg[9]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln492_5_fu_3091_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4 downto 2) => var_3_fu_3007_p4(12 downto 10),
      S(1) => \var_quant_3_reg_4168[9]_i_3_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_4_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_3_reg_4168_reg[9]_i_5_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_var_quant_3_reg_4168_reg[9]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => var_3_fu_3007_p4(12),
      CO(4) => \NLW_var_quant_3_reg_4168_reg[9]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_2_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_2_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_2_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_2_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \var_quant_3_reg_4168[9]_i_6_n_5\,
      DI(3) => \var_quant_3_reg_4168[9]_i_7_n_5\,
      DI(2) => \var_quant_3_reg_4168[9]_i_8_n_5\,
      DI(1) => \var_quant_3_reg_4168[9]_i_9_n_5\,
      DI(0) => \var_quant_3_reg_4168[9]_i_10_n_5\,
      O(7 downto 5) => \NLW_var_quant_3_reg_4168_reg[9]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => var_3_fu_3007_p4(11 downto 7),
      S(7 downto 5) => B"001",
      S(4) => \var_quant_3_reg_4168[9]_i_11_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_12_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_13_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_14_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_15_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_3_reg_4168_reg[9]_i_23_n_5\,
      CO(6) => \var_quant_3_reg_4168_reg[9]_i_23_n_6\,
      CO(5) => \var_quant_3_reg_4168_reg[9]_i_23_n_7\,
      CO(4) => \var_quant_3_reg_4168_reg[9]_i_23_n_8\,
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_23_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_23_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_23_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_23_n_12\,
      DI(7 downto 0) => sext_ln465_reg_4006(7 downto 0),
      O(7 downto 0) => sub_ln479_fu_2841_p2(7 downto 0),
      S(7) => \var_quant_3_reg_4168[9]_i_70_n_5\,
      S(6) => \var_quant_3_reg_4168[9]_i_71_n_5\,
      S(5) => \var_quant_3_reg_4168[9]_i_72_n_5\,
      S(4) => \var_quant_3_reg_4168[9]_i_73_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_74_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_75_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_76_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_77_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_39\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_3_reg_4168_reg[9]_i_23_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_3_reg_4168_reg[9]_i_39_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_39_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_39_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_39_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_39_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => mean_3_fu_2311_p3(11),
      DI(2 downto 0) => sext_ln465_reg_4006(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_3_reg_4168_reg[9]_i_39_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln479_fu_2841_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_3_reg_4168[9]_i_88_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_89_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_90_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_91_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_92_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var_quant_3_reg_4168_reg[9]_i_5_n_5\,
      CO(6) => \var_quant_3_reg_4168_reg[9]_i_5_n_6\,
      CO(5) => \var_quant_3_reg_4168_reg[9]_i_5_n_7\,
      CO(4) => \var_quant_3_reg_4168_reg[9]_i_5_n_8\,
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_5_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_5_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_5_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_5_n_12\,
      DI(7) => \var_quant_3_reg_4168[9]_i_16_n_5\,
      DI(6) => \var_quant_3_reg_4168[9]_i_17_n_5\,
      DI(5) => \var_quant_3_reg_4168[9]_i_18_n_5\,
      DI(4) => \var_quant_3_reg_4168[9]_i_19_n_5\,
      DI(3) => \var_quant_3_reg_4168[9]_i_20_n_5\,
      DI(2) => \var_quant_3_reg_4168[9]_i_21_n_5\,
      DI(1) => \var_quant_3_reg_4168[9]_i_22_n_5\,
      DI(0) => sub_ln479_fu_2841_p2(0),
      O(7 downto 1) => var_3_fu_3007_p4(6 downto 0),
      O(0) => \NLW_var_quant_3_reg_4168_reg[9]_i_5_O_UNCONNECTED\(0),
      S(7) => \var_quant_3_reg_4168[9]_i_24_n_5\,
      S(6) => \var_quant_3_reg_4168[9]_i_25_n_5\,
      S(5) => \var_quant_3_reg_4168[9]_i_26_n_5\,
      S(4) => \var_quant_3_reg_4168[9]_i_27_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_28_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_29_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_30_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_31_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_78\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_3_reg_4168_reg[9]_i_78_n_5\,
      CO(6) => \var_quant_3_reg_4168_reg[9]_i_78_n_6\,
      CO(5) => \var_quant_3_reg_4168_reg[9]_i_78_n_7\,
      CO(4) => \var_quant_3_reg_4168_reg[9]_i_78_n_8\,
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_78_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_78_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_78_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_78_n_12\,
      DI(7 downto 0) => sext_ln468_reg_4075(7 downto 0),
      O(7 downto 0) => sub_ln479_2_fu_2911_p2(7 downto 0),
      S(7) => \var_quant_3_reg_4168[9]_i_111_n_5\,
      S(6) => \var_quant_3_reg_4168[9]_i_112_n_5\,
      S(5) => \var_quant_3_reg_4168[9]_i_113_n_5\,
      S(4) => \var_quant_3_reg_4168[9]_i_114_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_115_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_116_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_117_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_118_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_79\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_3_reg_4168_reg[9]_i_79_n_5\,
      CO(6) => \var_quant_3_reg_4168_reg[9]_i_79_n_6\,
      CO(5) => \var_quant_3_reg_4168_reg[9]_i_79_n_7\,
      CO(4) => \var_quant_3_reg_4168_reg[9]_i_79_n_8\,
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_79_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_79_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_79_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_79_n_12\,
      DI(7 downto 0) => sext_ln465_3_reg_4022(7 downto 0),
      O(7 downto 0) => sub_ln479_1_fu_2876_p2(7 downto 0),
      S(7) => \var_quant_3_reg_4168[9]_i_119_n_5\,
      S(6) => \var_quant_3_reg_4168[9]_i_120_n_5\,
      S(5) => \var_quant_3_reg_4168[9]_i_121_n_5\,
      S(4) => \var_quant_3_reg_4168[9]_i_122_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_123_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_124_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_125_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_126_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_80\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_3_reg_4168_reg[9]_i_80_n_5\,
      CO(6) => \var_quant_3_reg_4168_reg[9]_i_80_n_6\,
      CO(5) => \var_quant_3_reg_4168_reg[9]_i_80_n_7\,
      CO(4) => \var_quant_3_reg_4168_reg[9]_i_80_n_8\,
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_80_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_80_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_80_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_80_n_12\,
      DI(7 downto 0) => sext_ln468_1_reg_4080(7 downto 0),
      O(7 downto 0) => sub_ln479_3_fu_2946_p2(7 downto 0),
      S(7) => \var_quant_3_reg_4168[9]_i_127_n_5\,
      S(6) => \var_quant_3_reg_4168[9]_i_128_n_5\,
      S(5) => \var_quant_3_reg_4168[9]_i_129_n_5\,
      S(4) => \var_quant_3_reg_4168[9]_i_130_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_131_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_132_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_133_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_134_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_81\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_3_reg_4168_reg[9]_i_78_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_3_reg_4168_reg[9]_i_81_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_81_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_81_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_81_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_81_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_3_reg_4168[9]_i_135_n_5\,
      DI(2 downto 0) => sext_ln468_reg_4075(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_3_reg_4168_reg[9]_i_81_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln479_2_fu_2911_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_3_reg_4168[9]_i_136_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_137_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_138_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_139_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_140_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_84\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_3_reg_4168_reg[9]_i_80_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_3_reg_4168_reg[9]_i_84_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_84_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_84_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_84_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_84_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_3_reg_4168[9]_i_142_n_5\,
      DI(2 downto 0) => sext_ln468_1_reg_4080(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_3_reg_4168_reg[9]_i_84_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln479_3_fu_2946_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_3_reg_4168[9]_i_143_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_144_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_145_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_146_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_147_n_5\
    );
\var_quant_3_reg_4168_reg[9]_i_86\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_3_reg_4168_reg[9]_i_79_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_3_reg_4168_reg[9]_i_86_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_3_reg_4168_reg[9]_i_86_n_9\,
      CO(2) => \var_quant_3_reg_4168_reg[9]_i_86_n_10\,
      CO(1) => \var_quant_3_reg_4168_reg[9]_i_86_n_11\,
      CO(0) => \var_quant_3_reg_4168_reg[9]_i_86_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => \var_quant_3_reg_4168[9]_i_149_n_5\,
      DI(2 downto 0) => sext_ln465_3_reg_4022(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_3_reg_4168_reg[9]_i_86_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln479_1_fu_2876_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_3_reg_4168[9]_i_150_n_5\,
      S(3) => \var_quant_3_reg_4168[9]_i_151_n_5\,
      S(2) => \var_quant_3_reg_4168[9]_i_152_n_5\,
      S(1) => \var_quant_3_reg_4168[9]_i_153_n_5\,
      S(0) => \var_quant_3_reg_4168[9]_i_154_n_5\
    );
\var_quant_reg_4153[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(7),
      I1 => var_fu_2479_p4(7),
      O => \var_quant_reg_4153[4]_i_2_n_5\
    );
\var_quant_reg_4153[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(6),
      I1 => var_fu_2479_p4(6),
      O => \var_quant_reg_4153[4]_i_3_n_5\
    );
\var_quant_reg_4153[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(5),
      I1 => var_fu_2479_p4(5),
      O => \var_quant_reg_4153[4]_i_4_n_5\
    );
\var_quant_reg_4153[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(4),
      I1 => var_fu_2479_p4(4),
      O => \var_quant_reg_4153[4]_i_5_n_5\
    );
\var_quant_reg_4153[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(3),
      I1 => var_fu_2479_p4(3),
      O => \var_quant_reg_4153[4]_i_6_n_5\
    );
\var_quant_reg_4153[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(2),
      I1 => var_fu_2479_p4(2),
      O => \var_quant_reg_4153[4]_i_7_n_5\
    );
\var_quant_reg_4153[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(1),
      I1 => var_fu_2479_p4(1),
      O => \var_quant_reg_4153[4]_i_8_n_5\
    );
\var_quant_reg_4153[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(0),
      I1 => var_fu_2479_p4(0),
      O => \var_quant_reg_4153[4]_i_9_n_5\
    );
\var_quant_reg_4153[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF57A857A80000"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(12),
      I1 => \var_quant_reg_4153[9]_i_51_n_5\,
      I2 => sub_ln476_fu_2317_p2(6),
      I3 => sub_ln476_fu_2317_p2(7),
      I4 => \var_quant_reg_4153[9]_i_52_n_5\,
      I5 => \var_quant_reg_4153[9]_i_53_n_5\,
      O => \var_quant_reg_4153[9]_i_10_n_5\
    );
\var_quant_reg_4153[9]_i_100\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(9),
      I1 => mean_reg_4090(9),
      O => \var_quant_reg_4153[9]_i_100_n_5\
    );
\var_quant_reg_4153[9]_i_101\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(8),
      I1 => mean_reg_4090(8),
      O => \var_quant_reg_4153[9]_i_101_n_5\
    );
\var_quant_reg_4153[9]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(5),
      I1 => sub_ln476_2_fu_2385_p2(3),
      I2 => sub_ln476_2_fu_2385_p2(0),
      I3 => sub_ln476_2_fu_2385_p2(1),
      I4 => sub_ln476_2_fu_2385_p2(2),
      I5 => sub_ln476_2_fu_2385_p2(4),
      O => \var_quant_reg_4153[9]_i_102_n_5\
    );
\var_quant_reg_4153[9]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(5),
      I1 => sub_ln476_1_fu_2351_p2(3),
      I2 => sub_ln476_1_fu_2351_p2(0),
      I3 => sub_ln476_1_fu_2351_p2(1),
      I4 => sub_ln476_1_fu_2351_p2(2),
      I5 => sub_ln476_1_fu_2351_p2(4),
      O => \var_quant_reg_4153[9]_i_103_n_5\
    );
\var_quant_reg_4153[9]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(5),
      I1 => sub_ln476_3_fu_2419_p2(3),
      I2 => sub_ln476_3_fu_2419_p2(0),
      I3 => sub_ln476_3_fu_2419_p2(1),
      I4 => sub_ln476_3_fu_2419_p2(2),
      I5 => sub_ln476_3_fu_2419_p2(4),
      O => \var_quant_reg_4153[9]_i_104_n_5\
    );
\var_quant_reg_4153[9]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(7),
      I1 => sub_ln476_3_fu_2419_p2(6),
      I2 => \var_quant_reg_4153[9]_i_104_n_5\,
      I3 => sub_ln476_3_fu_2419_p2(12),
      O => \var_quant_reg_4153[9]_i_105_n_5\
    );
\var_quant_reg_4153[9]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(7),
      I1 => sub_ln476_1_fu_2351_p2(6),
      I2 => \var_quant_reg_4153[9]_i_103_n_5\,
      I3 => sub_ln476_1_fu_2351_p2(12),
      O => \var_quant_reg_4153[9]_i_106_n_5\
    );
\var_quant_reg_4153[9]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(12),
      I1 => sub_ln476_2_fu_2385_p2(3),
      I2 => sub_ln476_2_fu_2385_p2(0),
      I3 => sub_ln476_2_fu_2385_p2(1),
      I4 => sub_ln476_2_fu_2385_p2(2),
      I5 => sub_ln476_2_fu_2385_p2(4),
      O => \var_quant_reg_4153[9]_i_107_n_5\
    );
\var_quant_reg_4153[9]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(12),
      I1 => sub_ln476_3_fu_2419_p2(3),
      I2 => sub_ln476_3_fu_2419_p2(0),
      I3 => sub_ln476_3_fu_2419_p2(1),
      I4 => sub_ln476_3_fu_2419_p2(2),
      I5 => sub_ln476_3_fu_2419_p2(4),
      O => \var_quant_reg_4153[9]_i_108_n_5\
    );
\var_quant_reg_4153[9]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(12),
      I1 => sub_ln476_1_fu_2351_p2(3),
      I2 => sub_ln476_1_fu_2351_p2(0),
      I3 => sub_ln476_1_fu_2351_p2(1),
      I4 => sub_ln476_1_fu_2351_p2(2),
      I5 => sub_ln476_1_fu_2351_p2(4),
      O => \var_quant_reg_4153[9]_i_109_n_5\
    );
\var_quant_reg_4153[9]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7718EE7"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_36_n_5\,
      I1 => \var_quant_reg_4153[9]_i_32_n_5\,
      I2 => \var_quant_reg_4153[9]_i_34_n_5\,
      I3 => \var_quant_reg_4153[9]_i_33_n_5\,
      I4 => \var_quant_reg_4153[9]_i_35_n_5\,
      O => \var_quant_reg_4153[9]_i_11_n_5\
    );
\var_quant_reg_4153[9]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(2),
      I1 => sub_ln476_3_fu_2419_p2(12),
      I2 => sub_ln476_3_fu_2419_p2(0),
      I3 => sub_ln476_3_fu_2419_p2(1),
      O => \var_quant_reg_4153[9]_i_110_n_5\
    );
\var_quant_reg_4153[9]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(2),
      I1 => sub_ln476_1_fu_2351_p2(12),
      I2 => sub_ln476_1_fu_2351_p2(0),
      I3 => sub_ln476_1_fu_2351_p2(1),
      O => \var_quant_reg_4153[9]_i_111_n_5\
    );
\var_quant_reg_4153[9]_i_112\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(0),
      I1 => sub_ln476_1_fu_2351_p2(12),
      I2 => sub_ln476_1_fu_2351_p2(1),
      O => \var_quant_reg_4153[9]_i_112_n_5\
    );
\var_quant_reg_4153[9]_i_113\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(0),
      I1 => sub_ln476_2_fu_2385_p2(12),
      I2 => sub_ln476_2_fu_2385_p2(1),
      O => \var_quant_reg_4153[9]_i_113_n_5\
    );
\var_quant_reg_4153[9]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(4),
      I1 => sub_ln476_2_fu_2385_p2(2),
      I2 => sub_ln476_2_fu_2385_p2(1),
      I3 => sub_ln476_2_fu_2385_p2(0),
      I4 => sub_ln476_2_fu_2385_p2(3),
      O => \var_quant_reg_4153[9]_i_114_n_5\
    );
\var_quant_reg_4153[9]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(4),
      I1 => sub_ln476_3_fu_2419_p2(2),
      I2 => sub_ln476_3_fu_2419_p2(1),
      I3 => sub_ln476_3_fu_2419_p2(0),
      I4 => sub_ln476_3_fu_2419_p2(3),
      O => \var_quant_reg_4153[9]_i_115_n_5\
    );
\var_quant_reg_4153[9]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(4),
      I1 => sub_ln476_1_fu_2351_p2(2),
      I2 => sub_ln476_1_fu_2351_p2(1),
      I3 => sub_ln476_1_fu_2351_p2(0),
      I4 => sub_ln476_1_fu_2351_p2(3),
      O => \var_quant_reg_4153[9]_i_116_n_5\
    );
\var_quant_reg_4153[9]_i_117\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(7),
      I1 => mean_reg_4090(7),
      O => \var_quant_reg_4153[9]_i_117_n_5\
    );
\var_quant_reg_4153[9]_i_118\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(6),
      I1 => mean_reg_4090(6),
      O => \var_quant_reg_4153[9]_i_118_n_5\
    );
\var_quant_reg_4153[9]_i_119\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(5),
      I1 => mean_reg_4090(5),
      O => \var_quant_reg_4153[9]_i_119_n_5\
    );
\var_quant_reg_4153[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_7_n_5\,
      I1 => \var_quant_reg_4153[9]_i_32_n_5\,
      I2 => \var_quant_reg_4153[9]_i_33_n_5\,
      I3 => \var_quant_reg_4153[9]_i_34_n_5\,
      I4 => \var_quant_reg_4153[9]_i_35_n_5\,
      I5 => \var_quant_reg_4153[9]_i_36_n_5\,
      O => \var_quant_reg_4153[9]_i_12_n_5\
    );
\var_quant_reg_4153[9]_i_120\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(4),
      I1 => mean_reg_4090(4),
      O => \var_quant_reg_4153[9]_i_120_n_5\
    );
\var_quant_reg_4153[9]_i_121\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(3),
      I1 => mean_reg_4090(3),
      O => \var_quant_reg_4153[9]_i_121_n_5\
    );
\var_quant_reg_4153[9]_i_122\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(2),
      I1 => mean_reg_4090(2),
      O => \var_quant_reg_4153[9]_i_122_n_5\
    );
\var_quant_reg_4153[9]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(1),
      I1 => mean_reg_4090(1),
      O => \var_quant_reg_4153[9]_i_123_n_5\
    );
\var_quant_reg_4153[9]_i_124\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(0),
      I1 => mean_reg_4090(0),
      O => \var_quant_reg_4153[9]_i_124_n_5\
    );
\var_quant_reg_4153[9]_i_125\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(7),
      I1 => mean_reg_4090(7),
      O => \var_quant_reg_4153[9]_i_125_n_5\
    );
\var_quant_reg_4153[9]_i_126\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(6),
      I1 => mean_reg_4090(6),
      O => \var_quant_reg_4153[9]_i_126_n_5\
    );
\var_quant_reg_4153[9]_i_127\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(5),
      I1 => mean_reg_4090(5),
      O => \var_quant_reg_4153[9]_i_127_n_5\
    );
\var_quant_reg_4153[9]_i_128\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(4),
      I1 => mean_reg_4090(4),
      O => \var_quant_reg_4153[9]_i_128_n_5\
    );
\var_quant_reg_4153[9]_i_129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(3),
      I1 => mean_reg_4090(3),
      O => \var_quant_reg_4153[9]_i_129_n_5\
    );
\var_quant_reg_4153[9]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(10),
      I1 => \var_quant_reg_4153[9]_i_38_n_5\,
      I2 => \var_quant_reg_4153[9]_i_39_n_5\,
      I3 => \var_quant_reg_4153[9]_i_40_n_5\,
      I4 => \var_quant_reg_4153[9]_i_8_n_5\,
      O => \var_quant_reg_4153[9]_i_13_n_5\
    );
\var_quant_reg_4153[9]_i_130\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(2),
      I1 => mean_reg_4090(2),
      O => \var_quant_reg_4153[9]_i_130_n_5\
    );
\var_quant_reg_4153[9]_i_131\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(1),
      I1 => mean_reg_4090(1),
      O => \var_quant_reg_4153[9]_i_131_n_5\
    );
\var_quant_reg_4153[9]_i_132\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(0),
      I1 => mean_reg_4090(0),
      O => \var_quant_reg_4153[9]_i_132_n_5\
    );
\var_quant_reg_4153[9]_i_133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(7),
      I1 => mean_reg_4090(7),
      O => \var_quant_reg_4153[9]_i_133_n_5\
    );
\var_quant_reg_4153[9]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(6),
      I1 => mean_reg_4090(6),
      O => \var_quant_reg_4153[9]_i_134_n_5\
    );
\var_quant_reg_4153[9]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(5),
      I1 => mean_reg_4090(5),
      O => \var_quant_reg_4153[9]_i_135_n_5\
    );
\var_quant_reg_4153[9]_i_136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(4),
      I1 => mean_reg_4090(4),
      O => \var_quant_reg_4153[9]_i_136_n_5\
    );
\var_quant_reg_4153[9]_i_137\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(3),
      I1 => mean_reg_4090(3),
      O => \var_quant_reg_4153[9]_i_137_n_5\
    );
\var_quant_reg_4153[9]_i_138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(2),
      I1 => mean_reg_4090(2),
      O => \var_quant_reg_4153[9]_i_138_n_5\
    );
\var_quant_reg_4153[9]_i_139\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(1),
      I1 => mean_reg_4090(1),
      O => \var_quant_reg_4153[9]_i_139_n_5\
    );
\var_quant_reg_4153[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_41_n_5\,
      I1 => \var_quant_reg_4153[9]_i_42_n_5\,
      I2 => \var_quant_reg_4153[9]_i_43_n_5\,
      I3 => \var_quant_reg_4153[9]_i_9_n_5\,
      I4 => \var_quant_reg_4153[9]_i_44_n_5\,
      I5 => \var_quant_reg_4153[9]_i_45_n_5\,
      O => \var_quant_reg_4153[9]_i_14_n_5\
    );
\var_quant_reg_4153[9]_i_140\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(0),
      I1 => mean_reg_4090(0),
      O => \var_quant_reg_4153[9]_i_140_n_5\
    );
\var_quant_reg_4153[9]_i_141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4090(12),
      I1 => mean_reg_4090(11),
      O => \var_quant_reg_4153[9]_i_141_n_5\
    );
\var_quant_reg_4153[9]_i_142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4090(11),
      I1 => sext_ln465_2_reg_4017(11),
      O => \var_quant_reg_4153[9]_i_142_n_5\
    );
\var_quant_reg_4153[9]_i_143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(10),
      I1 => mean_reg_4090(10),
      O => \var_quant_reg_4153[9]_i_143_n_5\
    );
\var_quant_reg_4153[9]_i_144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(9),
      I1 => mean_reg_4090(9),
      O => \var_quant_reg_4153[9]_i_144_n_5\
    );
\var_quant_reg_4153[9]_i_145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4017(8),
      I1 => mean_reg_4090(8),
      O => \var_quant_reg_4153[9]_i_145_n_5\
    );
\var_quant_reg_4153[9]_i_146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4090(12),
      I1 => mean_reg_4090(11),
      O => \var_quant_reg_4153[9]_i_146_n_5\
    );
\var_quant_reg_4153[9]_i_147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4090(11),
      I1 => sext_ln465_1_reg_4012(11),
      O => \var_quant_reg_4153[9]_i_147_n_5\
    );
\var_quant_reg_4153[9]_i_148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(10),
      I1 => mean_reg_4090(10),
      O => \var_quant_reg_4153[9]_i_148_n_5\
    );
\var_quant_reg_4153[9]_i_149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(9),
      I1 => mean_reg_4090(9),
      O => \var_quant_reg_4153[9]_i_149_n_5\
    );
\var_quant_reg_4153[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_46_n_5\,
      I1 => \var_quant_reg_4153[9]_i_47_n_5\,
      I2 => \var_quant_reg_4153[9]_i_48_n_5\,
      I3 => \var_quant_reg_4153[9]_i_10_n_5\,
      I4 => \var_quant_reg_4153[9]_i_49_n_5\,
      I5 => \var_quant_reg_4153[9]_i_50_n_5\,
      O => \var_quant_reg_4153[9]_i_15_n_5\
    );
\var_quant_reg_4153[9]_i_150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4012(8),
      I1 => mean_reg_4090(8),
      O => \var_quant_reg_4153[9]_i_150_n_5\
    );
\var_quant_reg_4153[9]_i_151\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4090(12),
      I1 => mean_reg_4090(11),
      O => \var_quant_reg_4153[9]_i_151_n_5\
    );
\var_quant_reg_4153[9]_i_152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4090(11),
      I1 => sext_ln465_3_reg_4022(11),
      O => \var_quant_reg_4153[9]_i_152_n_5\
    );
\var_quant_reg_4153[9]_i_153\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(10),
      I1 => mean_reg_4090(10),
      O => \var_quant_reg_4153[9]_i_153_n_5\
    );
\var_quant_reg_4153[9]_i_154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(9),
      I1 => mean_reg_4090(9),
      O => \var_quant_reg_4153[9]_i_154_n_5\
    );
\var_quant_reg_4153[9]_i_155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4022(8),
      I1 => mean_reg_4090(8),
      O => \var_quant_reg_4153[9]_i_155_n_5\
    );
\var_quant_reg_4153[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77D4114"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_54_n_5\,
      I1 => \var_quant_reg_4153[9]_i_55_n_5\,
      I2 => \var_quant_reg_4153[9]_i_56_n_5\,
      I3 => \var_quant_reg_4153[9]_i_57_n_5\,
      I4 => \var_quant_reg_4153[9]_i_58_n_5\,
      O => \var_quant_reg_4153[9]_i_16_n_5\
    );
\var_quant_reg_4153[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6AFF"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(5),
      I1 => sub_ln476_fu_2317_p2(12),
      I2 => \var_quant_reg_4153[9]_i_59_n_5\,
      I3 => \var_quant_reg_4153[9]_i_60_n_5\,
      I4 => \var_quant_reg_4153[9]_i_61_n_5\,
      O => \var_quant_reg_4153[9]_i_17_n_5\
    );
\var_quant_reg_4153[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_62_n_5\,
      I1 => \var_quant_reg_4153[9]_i_63_n_5\,
      I2 => \var_quant_reg_4153[9]_i_64_n_5\,
      I3 => \var_quant_reg_4153[9]_i_65_n_5\,
      I4 => \var_quant_reg_4153[9]_i_66_n_5\,
      O => \var_quant_reg_4153[9]_i_18_n_5\
    );
\var_quant_reg_4153[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006969FF"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_67_n_5\,
      I1 => \var_quant_reg_4153[9]_i_68_n_5\,
      I2 => \var_quant_reg_4153[9]_i_69_n_5\,
      I3 => \var_quant_reg_4153[9]_i_70_n_5\,
      I4 => \var_quant_reg_4153[9]_i_71_n_5\,
      O => \var_quant_reg_4153[9]_i_19_n_5\
    );
\var_quant_reg_4153[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888EEEEEEEE88888"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_72_n_5\,
      I1 => \var_quant_reg_4153[9]_i_73_n_5\,
      I2 => sub_ln476_fu_2317_p2(1),
      I3 => sub_ln476_fu_2317_p2(0),
      I4 => sub_ln476_fu_2317_p2(12),
      I5 => sub_ln476_fu_2317_p2(2),
      O => \var_quant_reg_4153[9]_i_20_n_5\
    );
\var_quant_reg_4153[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699996969666"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_72_n_5\,
      I1 => sub_ln476_fu_2317_p2(2),
      I2 => sub_ln476_fu_2317_p2(12),
      I3 => sub_ln476_fu_2317_p2(0),
      I4 => sub_ln476_fu_2317_p2(1),
      I5 => \var_quant_reg_4153[9]_i_73_n_5\,
      O => \var_quant_reg_4153[9]_i_21_n_5\
    );
\var_quant_reg_4153[9]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_74_n_5\,
      I1 => sub_ln476_fu_2317_p2(1),
      I2 => sub_ln476_fu_2317_p2(12),
      I3 => sub_ln476_fu_2317_p2(0),
      O => \var_quant_reg_4153[9]_i_22_n_5\
    );
\var_quant_reg_4153[9]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_16_n_5\,
      I1 => \var_quant_reg_4153[9]_i_83_n_5\,
      I2 => \var_quant_reg_4153[9]_i_52_n_5\,
      I3 => \var_quant_reg_4153[9]_i_53_n_5\,
      O => \var_quant_reg_4153[9]_i_24_n_5\
    );
\var_quant_reg_4153[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_17_n_5\,
      I1 => \var_quant_reg_4153[9]_i_54_n_5\,
      I2 => \var_quant_reg_4153[9]_i_84_n_5\,
      I3 => \var_quant_reg_4153[9]_i_85_n_5\,
      I4 => \var_quant_reg_4153[9]_i_86_n_5\,
      I5 => \var_quant_reg_4153[9]_i_87_n_5\,
      O => \var_quant_reg_4153[9]_i_25_n_5\
    );
\var_quant_reg_4153[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"956A6A956A95956A"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(5),
      I1 => sub_ln476_fu_2317_p2(12),
      I2 => \var_quant_reg_4153[9]_i_59_n_5\,
      I3 => \var_quant_reg_4153[9]_i_18_n_5\,
      I4 => \var_quant_reg_4153[9]_i_60_n_5\,
      I5 => \var_quant_reg_4153[9]_i_61_n_5\,
      O => \var_quant_reg_4153[9]_i_26_n_5\
    );
\var_quant_reg_4153[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_62_n_5\,
      I1 => \var_quant_reg_4153[9]_i_63_n_5\,
      I2 => \var_quant_reg_4153[9]_i_64_n_5\,
      I3 => \var_quant_reg_4153[9]_i_19_n_5\,
      I4 => \var_quant_reg_4153[9]_i_65_n_5\,
      I5 => \var_quant_reg_4153[9]_i_66_n_5\,
      O => \var_quant_reg_4153[9]_i_27_n_5\
    );
\var_quant_reg_4153[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_67_n_5\,
      I1 => \var_quant_reg_4153[9]_i_68_n_5\,
      I2 => \var_quant_reg_4153[9]_i_69_n_5\,
      I3 => \var_quant_reg_4153[9]_i_20_n_5\,
      I4 => \var_quant_reg_4153[9]_i_70_n_5\,
      I5 => \var_quant_reg_4153[9]_i_71_n_5\,
      O => \var_quant_reg_4153[9]_i_28_n_5\
    );
\var_quant_reg_4153[9]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"956AAAAA"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_21_n_5\,
      I1 => sub_ln476_fu_2317_p2(0),
      I2 => sub_ln476_fu_2317_p2(12),
      I3 => sub_ln476_fu_2317_p2(1),
      I4 => \var_quant_reg_4153[9]_i_74_n_5\,
      O => \var_quant_reg_4153[9]_i_29_n_5\
    );
\var_quant_reg_4153[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(9),
      I1 => var_fu_2479_p4(9),
      O => \var_quant_reg_4153[9]_i_3_n_5\
    );
\var_quant_reg_4153[9]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_22_n_5\,
      I1 => sub_ln476_2_fu_2385_p2(0),
      I2 => sub_ln476_1_fu_2351_p2(0),
      I3 => sub_ln476_3_fu_2419_p2(0),
      O => \var_quant_reg_4153[9]_i_30_n_5\
    );
\var_quant_reg_4153[9]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(0),
      I1 => sub_ln476_2_fu_2385_p2(0),
      I2 => sub_ln476_3_fu_2419_p2(0),
      I3 => sub_ln476_fu_2317_p2(0),
      O => \var_quant_reg_4153[9]_i_31_n_5\
    );
\var_quant_reg_4153[9]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06606FF66FF60660"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(10),
      I1 => \var_quant_reg_4153[9]_i_92_n_5\,
      I2 => sub_ln476_1_fu_2351_p2(10),
      I3 => \var_quant_reg_4153[9]_i_94_n_5\,
      I4 => sub_ln476_3_fu_2419_p2(10),
      I5 => \var_quant_reg_4153[9]_i_96_n_5\,
      O => \var_quant_reg_4153[9]_i_32_n_5\
    );
\var_quant_reg_4153[9]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(11),
      I1 => \var_quant_reg_4153[9]_i_92_n_5\,
      I2 => sub_ln476_2_fu_2385_p2(10),
      I3 => sub_ln476_2_fu_2385_p2(12),
      O => \var_quant_reg_4153[9]_i_33_n_5\
    );
\var_quant_reg_4153[9]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A999"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(11),
      I1 => \var_quant_reg_4153[9]_i_96_n_5\,
      I2 => sub_ln476_3_fu_2419_p2(10),
      I3 => sub_ln476_3_fu_2419_p2(12),
      O => \var_quant_reg_4153[9]_i_34_n_5\
    );
\var_quant_reg_4153[9]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(11),
      I1 => sub_ln476_1_fu_2351_p2(10),
      I2 => sub_ln476_1_fu_2351_p2(12),
      I3 => \var_quant_reg_4153[9]_i_94_n_5\,
      O => \var_quant_reg_4153[9]_i_35_n_5\
    );
\var_quant_reg_4153[9]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(11),
      I1 => sub_ln476_fu_2317_p2(10),
      I2 => sub_ln476_fu_2317_p2(12),
      I3 => \var_quant_reg_4153[9]_i_38_n_5\,
      O => \var_quant_reg_4153[9]_i_36_n_5\
    );
\var_quant_reg_4153[9]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(12),
      I1 => sub_ln476_fu_2317_p2(8),
      I2 => sub_ln476_fu_2317_p2(6),
      I3 => \var_quant_reg_4153[9]_i_51_n_5\,
      I4 => sub_ln476_fu_2317_p2(7),
      I5 => sub_ln476_fu_2317_p2(9),
      O => \var_quant_reg_4153[9]_i_38_n_5\
    );
\var_quant_reg_4153[9]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_41_n_5\,
      I1 => \var_quant_reg_4153[9]_i_42_n_5\,
      I2 => \var_quant_reg_4153[9]_i_43_n_5\,
      O => \var_quant_reg_4153[9]_i_39_n_5\
    );
\var_quant_reg_4153[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4143(8),
      I1 => var_fu_2479_p4(8),
      O => \var_quant_reg_4153[9]_i_4_n_5\
    );
\var_quant_reg_4153[9]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_92_n_5\,
      I1 => sub_ln476_2_fu_2385_p2(10),
      I2 => sub_ln476_1_fu_2351_p2(10),
      I3 => \var_quant_reg_4153[9]_i_94_n_5\,
      I4 => sub_ln476_3_fu_2419_p2(10),
      I5 => \var_quant_reg_4153[9]_i_96_n_5\,
      O => \var_quant_reg_4153[9]_i_40_n_5\
    );
\var_quant_reg_4153[9]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(9),
      I1 => sub_ln476_2_fu_2385_p2(8),
      I2 => sub_ln476_2_fu_2385_p2(6),
      I3 => \var_quant_reg_4153[9]_i_102_n_5\,
      I4 => sub_ln476_2_fu_2385_p2(7),
      I5 => sub_ln476_2_fu_2385_p2(12),
      O => \var_quant_reg_4153[9]_i_41_n_5\
    );
\var_quant_reg_4153[9]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(9),
      I1 => sub_ln476_1_fu_2351_p2(8),
      I2 => sub_ln476_1_fu_2351_p2(6),
      I3 => \var_quant_reg_4153[9]_i_103_n_5\,
      I4 => sub_ln476_1_fu_2351_p2(7),
      I5 => sub_ln476_1_fu_2351_p2(12),
      O => \var_quant_reg_4153[9]_i_42_n_5\
    );
\var_quant_reg_4153[9]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(9),
      I1 => sub_ln476_3_fu_2419_p2(8),
      I2 => sub_ln476_3_fu_2419_p2(6),
      I3 => \var_quant_reg_4153[9]_i_104_n_5\,
      I4 => sub_ln476_3_fu_2419_p2(7),
      I5 => sub_ln476_3_fu_2419_p2(12),
      O => \var_quant_reg_4153[9]_i_43_n_5\
    );
\var_quant_reg_4153[9]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_47_n_5\,
      I1 => \var_quant_reg_4153[9]_i_48_n_5\,
      I2 => \var_quant_reg_4153[9]_i_46_n_5\,
      O => \var_quant_reg_4153[9]_i_44_n_5\
    );
\var_quant_reg_4153[9]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(9),
      I1 => sub_ln476_fu_2317_p2(8),
      I2 => sub_ln476_fu_2317_p2(6),
      I3 => \var_quant_reg_4153[9]_i_51_n_5\,
      I4 => sub_ln476_fu_2317_p2(7),
      I5 => sub_ln476_fu_2317_p2(12),
      O => \var_quant_reg_4153[9]_i_45_n_5\
    );
\var_quant_reg_4153[9]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6666666A"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(8),
      I1 => sub_ln476_2_fu_2385_p2(12),
      I2 => sub_ln476_2_fu_2385_p2(7),
      I3 => \var_quant_reg_4153[9]_i_102_n_5\,
      I4 => sub_ln476_2_fu_2385_p2(6),
      O => \var_quant_reg_4153[9]_i_46_n_5\
    );
\var_quant_reg_4153[9]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(8),
      I1 => sub_ln476_3_fu_2419_p2(7),
      I2 => \var_quant_reg_4153[9]_i_104_n_5\,
      I3 => sub_ln476_3_fu_2419_p2(6),
      I4 => sub_ln476_3_fu_2419_p2(12),
      O => \var_quant_reg_4153[9]_i_47_n_5\
    );
\var_quant_reg_4153[9]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(8),
      I1 => sub_ln476_1_fu_2351_p2(7),
      I2 => \var_quant_reg_4153[9]_i_103_n_5\,
      I3 => sub_ln476_1_fu_2351_p2(6),
      I4 => sub_ln476_1_fu_2351_p2(12),
      O => \var_quant_reg_4153[9]_i_48_n_5\
    );
\var_quant_reg_4153[9]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(8),
      I1 => sub_ln476_fu_2317_p2(12),
      I2 => sub_ln476_fu_2317_p2(7),
      I3 => \var_quant_reg_4153[9]_i_51_n_5\,
      I4 => sub_ln476_fu_2317_p2(6),
      O => \var_quant_reg_4153[9]_i_49_n_5\
    );
\var_quant_reg_4153[9]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1717177171717171"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_105_n_5\,
      I1 => \var_quant_reg_4153[9]_i_106_n_5\,
      I2 => sub_ln476_2_fu_2385_p2(7),
      I3 => sub_ln476_2_fu_2385_p2(6),
      I4 => \var_quant_reg_4153[9]_i_102_n_5\,
      I5 => sub_ln476_2_fu_2385_p2(12),
      O => \var_quant_reg_4153[9]_i_50_n_5\
    );
\var_quant_reg_4153[9]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(5),
      I1 => sub_ln476_fu_2317_p2(3),
      I2 => sub_ln476_fu_2317_p2(0),
      I3 => sub_ln476_fu_2317_p2(1),
      I4 => sub_ln476_fu_2317_p2(2),
      I5 => sub_ln476_fu_2317_p2(4),
      O => \var_quant_reg_4153[9]_i_51_n_5\
    );
\var_quant_reg_4153[9]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57A8A857A85757A8"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(12),
      I1 => \var_quant_reg_4153[9]_i_102_n_5\,
      I2 => sub_ln476_2_fu_2385_p2(6),
      I3 => sub_ln476_2_fu_2385_p2(7),
      I4 => \var_quant_reg_4153[9]_i_106_n_5\,
      I5 => \var_quant_reg_4153[9]_i_105_n_5\,
      O => \var_quant_reg_4153[9]_i_52_n_5\
    );
\var_quant_reg_4153[9]_i_53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17717171"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_56_n_5\,
      I1 => \var_quant_reg_4153[9]_i_57_n_5\,
      I2 => sub_ln476_2_fu_2385_p2(6),
      I3 => sub_ln476_2_fu_2385_p2(12),
      I4 => \var_quant_reg_4153[9]_i_102_n_5\,
      O => \var_quant_reg_4153[9]_i_53_n_5\
    );
\var_quant_reg_4153[9]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(6),
      I1 => \var_quant_reg_4153[9]_i_51_n_5\,
      I2 => sub_ln476_fu_2317_p2(12),
      O => \var_quant_reg_4153[9]_i_54_n_5\
    );
\var_quant_reg_4153[9]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(6),
      I1 => sub_ln476_2_fu_2385_p2(12),
      I2 => \var_quant_reg_4153[9]_i_102_n_5\,
      O => \var_quant_reg_4153[9]_i_55_n_5\
    );
\var_quant_reg_4153[9]_i_56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(6),
      I1 => \var_quant_reg_4153[9]_i_103_n_5\,
      I2 => sub_ln476_1_fu_2351_p2(12),
      O => \var_quant_reg_4153[9]_i_56_n_5\
    );
\var_quant_reg_4153[9]_i_57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(6),
      I1 => \var_quant_reg_4153[9]_i_104_n_5\,
      I2 => sub_ln476_3_fu_2419_p2(12),
      O => \var_quant_reg_4153[9]_i_57_n_5\
    );
\var_quant_reg_4153[9]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F99F90099009F99F"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(5),
      I1 => \var_quant_reg_4153[9]_i_107_n_5\,
      I2 => \var_quant_reg_4153[9]_i_108_n_5\,
      I3 => sub_ln476_3_fu_2419_p2(5),
      I4 => \var_quant_reg_4153[9]_i_109_n_5\,
      I5 => sub_ln476_1_fu_2351_p2(5),
      O => \var_quant_reg_4153[9]_i_58_n_5\
    );
\var_quant_reg_4153[9]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(4),
      I1 => sub_ln476_fu_2317_p2(2),
      I2 => sub_ln476_fu_2317_p2(1),
      I3 => sub_ln476_fu_2317_p2(0),
      I4 => sub_ln476_fu_2317_p2(3),
      O => \var_quant_reg_4153[9]_i_59_n_5\
    );
\var_quant_reg_4153[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBBE8228"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_32_n_5\,
      I1 => \var_quant_reg_4153[9]_i_33_n_5\,
      I2 => \var_quant_reg_4153[9]_i_34_n_5\,
      I3 => \var_quant_reg_4153[9]_i_35_n_5\,
      I4 => \var_quant_reg_4153[9]_i_36_n_5\,
      O => \var_quant_reg_4153[9]_i_6_n_5\
    );
\var_quant_reg_4153[9]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_62_n_5\,
      I1 => \var_quant_reg_4153[9]_i_64_n_5\,
      I2 => \var_quant_reg_4153[9]_i_63_n_5\,
      O => \var_quant_reg_4153[9]_i_60_n_5\
    );
\var_quant_reg_4153[9]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_107_n_5\,
      I1 => sub_ln476_2_fu_2385_p2(5),
      I2 => sub_ln476_1_fu_2351_p2(5),
      I3 => \var_quant_reg_4153[9]_i_109_n_5\,
      I4 => sub_ln476_3_fu_2419_p2(5),
      I5 => \var_quant_reg_4153[9]_i_108_n_5\,
      O => \var_quant_reg_4153[9]_i_61_n_5\
    );
\var_quant_reg_4153[9]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(4),
      I1 => sub_ln476_2_fu_2385_p2(3),
      I2 => sub_ln476_2_fu_2385_p2(0),
      I3 => sub_ln476_2_fu_2385_p2(1),
      I4 => sub_ln476_2_fu_2385_p2(2),
      I5 => sub_ln476_2_fu_2385_p2(12),
      O => \var_quant_reg_4153[9]_i_62_n_5\
    );
\var_quant_reg_4153[9]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(4),
      I1 => sub_ln476_1_fu_2351_p2(3),
      I2 => sub_ln476_1_fu_2351_p2(0),
      I3 => sub_ln476_1_fu_2351_p2(1),
      I4 => sub_ln476_1_fu_2351_p2(2),
      I5 => sub_ln476_1_fu_2351_p2(12),
      O => \var_quant_reg_4153[9]_i_63_n_5\
    );
\var_quant_reg_4153[9]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555555"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(4),
      I1 => sub_ln476_3_fu_2419_p2(3),
      I2 => sub_ln476_3_fu_2419_p2(0),
      I3 => sub_ln476_3_fu_2419_p2(1),
      I4 => sub_ln476_3_fu_2419_p2(2),
      I5 => sub_ln476_3_fu_2419_p2(12),
      O => \var_quant_reg_4153[9]_i_64_n_5\
    );
\var_quant_reg_4153[9]_i_65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_67_n_5\,
      I1 => \var_quant_reg_4153[9]_i_69_n_5\,
      I2 => \var_quant_reg_4153[9]_i_68_n_5\,
      O => \var_quant_reg_4153[9]_i_65_n_5\
    );
\var_quant_reg_4153[9]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(4),
      I1 => sub_ln476_fu_2317_p2(12),
      I2 => sub_ln476_fu_2317_p2(3),
      I3 => sub_ln476_fu_2317_p2(0),
      I4 => sub_ln476_fu_2317_p2(1),
      I5 => sub_ln476_fu_2317_p2(2),
      O => \var_quant_reg_4153[9]_i_66_n_5\
    );
\var_quant_reg_4153[9]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(3),
      I1 => sub_ln476_2_fu_2385_p2(2),
      I2 => sub_ln476_2_fu_2385_p2(1),
      I3 => sub_ln476_2_fu_2385_p2(0),
      I4 => sub_ln476_2_fu_2385_p2(12),
      O => \var_quant_reg_4153[9]_i_67_n_5\
    );
\var_quant_reg_4153[9]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(3),
      I1 => sub_ln476_1_fu_2351_p2(2),
      I2 => sub_ln476_1_fu_2351_p2(1),
      I3 => sub_ln476_1_fu_2351_p2(0),
      I4 => sub_ln476_1_fu_2351_p2(12),
      O => \var_quant_reg_4153[9]_i_68_n_5\
    );
\var_quant_reg_4153[9]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(3),
      I1 => sub_ln476_3_fu_2419_p2(2),
      I2 => sub_ln476_3_fu_2419_p2(1),
      I3 => sub_ln476_3_fu_2419_p2(0),
      I4 => sub_ln476_3_fu_2419_p2(12),
      O => \var_quant_reg_4153[9]_i_69_n_5\
    );
\var_quant_reg_4153[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F660"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(10),
      I1 => \var_quant_reg_4153[9]_i_38_n_5\,
      I2 => \var_quant_reg_4153[9]_i_39_n_5\,
      I3 => \var_quant_reg_4153[9]_i_40_n_5\,
      O => \var_quant_reg_4153[9]_i_7_n_5\
    );
\var_quant_reg_4153[9]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(3),
      I1 => sub_ln476_fu_2317_p2(12),
      I2 => sub_ln476_fu_2317_p2(2),
      I3 => sub_ln476_fu_2317_p2(1),
      I4 => sub_ln476_fu_2317_p2(0),
      O => \var_quant_reg_4153[9]_i_70_n_5\
    );
\var_quant_reg_4153[9]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7117711771171717"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_110_n_5\,
      I1 => \var_quant_reg_4153[9]_i_111_n_5\,
      I2 => sub_ln476_2_fu_2385_p2(2),
      I3 => sub_ln476_2_fu_2385_p2(12),
      I4 => sub_ln476_2_fu_2385_p2(0),
      I5 => sub_ln476_2_fu_2385_p2(1),
      O => \var_quant_reg_4153[9]_i_71_n_5\
    );
\var_quant_reg_4153[9]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF787800"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(0),
      I1 => sub_ln476_3_fu_2419_p2(12),
      I2 => sub_ln476_3_fu_2419_p2(1),
      I3 => \var_quant_reg_4153[9]_i_112_n_5\,
      I4 => \var_quant_reg_4153[9]_i_113_n_5\,
      O => \var_quant_reg_4153[9]_i_72_n_5\
    );
\var_quant_reg_4153[9]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE0E01FE01F1FE0"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(1),
      I1 => sub_ln476_2_fu_2385_p2(0),
      I2 => sub_ln476_2_fu_2385_p2(12),
      I3 => sub_ln476_2_fu_2385_p2(2),
      I4 => \var_quant_reg_4153[9]_i_111_n_5\,
      I5 => \var_quant_reg_4153[9]_i_110_n_5\,
      O => \var_quant_reg_4153[9]_i_73_n_5\
    );
\var_quant_reg_4153[9]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A95956A"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(1),
      I1 => sub_ln476_3_fu_2419_p2(12),
      I2 => sub_ln476_3_fu_2419_p2(0),
      I3 => \var_quant_reg_4153[9]_i_113_n_5\,
      I4 => \var_quant_reg_4153[9]_i_112_n_5\,
      O => \var_quant_reg_4153[9]_i_74_n_5\
    );
\var_quant_reg_4153[9]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(7),
      I1 => mean_reg_4090(7),
      O => \var_quant_reg_4153[9]_i_75_n_5\
    );
\var_quant_reg_4153[9]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(6),
      I1 => mean_reg_4090(6),
      O => \var_quant_reg_4153[9]_i_76_n_5\
    );
\var_quant_reg_4153[9]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(5),
      I1 => mean_reg_4090(5),
      O => \var_quant_reg_4153[9]_i_77_n_5\
    );
\var_quant_reg_4153[9]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(4),
      I1 => mean_reg_4090(4),
      O => \var_quant_reg_4153[9]_i_78_n_5\
    );
\var_quant_reg_4153[9]_i_79\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(3),
      I1 => mean_reg_4090(3),
      O => \var_quant_reg_4153[9]_i_79_n_5\
    );
\var_quant_reg_4153[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_41_n_5\,
      I1 => \var_quant_reg_4153[9]_i_42_n_5\,
      I2 => \var_quant_reg_4153[9]_i_43_n_5\,
      I3 => \var_quant_reg_4153[9]_i_44_n_5\,
      I4 => \var_quant_reg_4153[9]_i_45_n_5\,
      O => \var_quant_reg_4153[9]_i_8_n_5\
    );
\var_quant_reg_4153[9]_i_80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(2),
      I1 => mean_reg_4090(2),
      O => \var_quant_reg_4153[9]_i_80_n_5\
    );
\var_quant_reg_4153[9]_i_81\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(1),
      I1 => mean_reg_4090(1),
      O => \var_quant_reg_4153[9]_i_81_n_5\
    );
\var_quant_reg_4153[9]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(0),
      I1 => mean_reg_4090(0),
      O => \var_quant_reg_4153[9]_i_82_n_5\
    );
\var_quant_reg_4153[9]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A955"
    )
        port map (
      I0 => sub_ln476_fu_2317_p2(7),
      I1 => sub_ln476_fu_2317_p2(6),
      I2 => \var_quant_reg_4153[9]_i_51_n_5\,
      I3 => sub_ln476_fu_2317_p2(12),
      O => \var_quant_reg_4153[9]_i_83_n_5\
    );
\var_quant_reg_4153[9]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_57_n_5\,
      I1 => \var_quant_reg_4153[9]_i_56_n_5\,
      I2 => sub_ln476_2_fu_2385_p2(6),
      I3 => sub_ln476_2_fu_2385_p2(12),
      I4 => \var_quant_reg_4153[9]_i_102_n_5\,
      O => \var_quant_reg_4153[9]_i_84_n_5\
    );
\var_quant_reg_4153[9]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(5),
      I1 => \var_quant_reg_4153[9]_i_114_n_5\,
      I2 => sub_ln476_2_fu_2385_p2(12),
      O => \var_quant_reg_4153[9]_i_85_n_5\
    );
\var_quant_reg_4153[9]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(5),
      I1 => \var_quant_reg_4153[9]_i_115_n_5\,
      I2 => sub_ln476_3_fu_2419_p2(12),
      O => \var_quant_reg_4153[9]_i_86_n_5\
    );
\var_quant_reg_4153[9]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(5),
      I1 => \var_quant_reg_4153[9]_i_116_n_5\,
      I2 => sub_ln476_1_fu_2351_p2(12),
      O => \var_quant_reg_4153[9]_i_87_n_5\
    );
\var_quant_reg_4153[9]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF0096"
    )
        port map (
      I0 => \var_quant_reg_4153[9]_i_46_n_5\,
      I1 => \var_quant_reg_4153[9]_i_47_n_5\,
      I2 => \var_quant_reg_4153[9]_i_48_n_5\,
      I3 => \var_quant_reg_4153[9]_i_49_n_5\,
      I4 => \var_quant_reg_4153[9]_i_50_n_5\,
      O => \var_quant_reg_4153[9]_i_9_n_5\
    );
\var_quant_reg_4153[9]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln476_2_fu_2385_p2(12),
      I1 => sub_ln476_2_fu_2385_p2(8),
      I2 => sub_ln476_2_fu_2385_p2(6),
      I3 => \var_quant_reg_4153[9]_i_102_n_5\,
      I4 => sub_ln476_2_fu_2385_p2(7),
      I5 => sub_ln476_2_fu_2385_p2(9),
      O => \var_quant_reg_4153[9]_i_92_n_5\
    );
\var_quant_reg_4153[9]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln476_1_fu_2351_p2(12),
      I1 => sub_ln476_1_fu_2351_p2(8),
      I2 => sub_ln476_1_fu_2351_p2(6),
      I3 => \var_quant_reg_4153[9]_i_103_n_5\,
      I4 => sub_ln476_1_fu_2351_p2(7),
      I5 => sub_ln476_1_fu_2351_p2(9),
      O => \var_quant_reg_4153[9]_i_94_n_5\
    );
\var_quant_reg_4153[9]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => sub_ln476_3_fu_2419_p2(12),
      I1 => sub_ln476_3_fu_2419_p2(8),
      I2 => sub_ln476_3_fu_2419_p2(6),
      I3 => \var_quant_reg_4153[9]_i_104_n_5\,
      I4 => sub_ln476_3_fu_2419_p2(7),
      I5 => sub_ln476_3_fu_2419_p2(9),
      O => \var_quant_reg_4153[9]_i_96_n_5\
    );
\var_quant_reg_4153[9]_i_97\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4090(12),
      I1 => mean_reg_4090(11),
      O => \var_quant_reg_4153[9]_i_97_n_5\
    );
\var_quant_reg_4153[9]_i_98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4090(11),
      I1 => sext_ln465_reg_4006(11),
      O => \var_quant_reg_4153[9]_i_98_n_5\
    );
\var_quant_reg_4153[9]_i_99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4006(10),
      I1 => mean_reg_4090(10),
      O => \var_quant_reg_4153[9]_i_99_n_5\
    );
\var_quant_reg_4153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(3),
      Q => var_quant_reg_4153(0),
      R => '0'
    );
\var_quant_reg_4153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(4),
      Q => var_quant_reg_4153(1),
      R => '0'
    );
\var_quant_reg_4153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(5),
      Q => var_quant_reg_4153(2),
      R => '0'
    );
\var_quant_reg_4153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(6),
      Q => var_quant_reg_4153(3),
      R => '0'
    );
\var_quant_reg_4153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(7),
      Q => var_quant_reg_4153(4),
      R => '0'
    );
\var_quant_reg_4153_reg[4]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_reg_4153_reg[4]_i_1_n_5\,
      CO(6) => \var_quant_reg_4153_reg[4]_i_1_n_6\,
      CO(5) => \var_quant_reg_4153_reg[4]_i_1_n_7\,
      CO(4) => \var_quant_reg_4153_reg[4]_i_1_n_8\,
      CO(3) => \var_quant_reg_4153_reg[4]_i_1_n_9\,
      CO(2) => \var_quant_reg_4153_reg[4]_i_1_n_10\,
      CO(1) => \var_quant_reg_4153_reg[4]_i_1_n_11\,
      CO(0) => \var_quant_reg_4153_reg[4]_i_1_n_12\,
      DI(7 downto 0) => SD_reg_4143(7 downto 0),
      O(7 downto 3) => add_ln492_1_fu_3033_p2(7 downto 3),
      O(2 downto 0) => \NLW_var_quant_reg_4153_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(7) => \var_quant_reg_4153[4]_i_2_n_5\,
      S(6) => \var_quant_reg_4153[4]_i_3_n_5\,
      S(5) => \var_quant_reg_4153[4]_i_4_n_5\,
      S(4) => \var_quant_reg_4153[4]_i_5_n_5\,
      S(3) => \var_quant_reg_4153[4]_i_6_n_5\,
      S(2) => \var_quant_reg_4153[4]_i_7_n_5\,
      S(1) => \var_quant_reg_4153[4]_i_8_n_5\,
      S(0) => \var_quant_reg_4153[4]_i_9_n_5\
    );
\var_quant_reg_4153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(8),
      Q => var_quant_reg_4153(5),
      R => '0'
    );
\var_quant_reg_4153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(9),
      Q => var_quant_reg_4153(6),
      R => '0'
    );
\var_quant_reg_4153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(10),
      Q => var_quant_reg_4153(7),
      R => '0'
    );
\var_quant_reg_4153_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(11),
      Q => var_quant_reg_4153(8),
      R => '0'
    );
\var_quant_reg_4153_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln492_1_fu_3033_p2(12),
      Q => var_quant_reg_4153(9),
      R => '0'
    );
\var_quant_reg_4153_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_reg_4153_reg[4]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_reg_4153_reg[9]_i_1_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_reg_4153_reg[9]_i_1_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_1_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_1_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => SD_reg_4143(9 downto 8),
      O(7 downto 5) => \NLW_var_quant_reg_4153_reg[9]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => add_ln492_1_fu_3033_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4 downto 2) => var_fu_2479_p4(12 downto 10),
      S(1) => \var_quant_reg_4153[9]_i_3_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_4_n_5\
    );
\var_quant_reg_4153_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_reg_4153_reg[9]_i_5_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_var_quant_reg_4153_reg[9]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => var_fu_2479_p4(12),
      CO(4) => \NLW_var_quant_reg_4153_reg[9]_i_2_CO_UNCONNECTED\(4),
      CO(3) => \var_quant_reg_4153_reg[9]_i_2_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_2_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_2_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_2_n_12\,
      DI(7 downto 5) => B"000",
      DI(4) => \var_quant_reg_4153[9]_i_6_n_5\,
      DI(3) => \var_quant_reg_4153[9]_i_7_n_5\,
      DI(2) => \var_quant_reg_4153[9]_i_8_n_5\,
      DI(1) => \var_quant_reg_4153[9]_i_9_n_5\,
      DI(0) => \var_quant_reg_4153[9]_i_10_n_5\,
      O(7 downto 5) => \NLW_var_quant_reg_4153_reg[9]_i_2_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => var_fu_2479_p4(11 downto 7),
      S(7 downto 5) => B"001",
      S(4) => \var_quant_reg_4153[9]_i_11_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_12_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_13_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_14_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_15_n_5\
    );
\var_quant_reg_4153_reg[9]_i_23\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_reg_4153_reg[9]_i_23_n_5\,
      CO(6) => \var_quant_reg_4153_reg[9]_i_23_n_6\,
      CO(5) => \var_quant_reg_4153_reg[9]_i_23_n_7\,
      CO(4) => \var_quant_reg_4153_reg[9]_i_23_n_8\,
      CO(3) => \var_quant_reg_4153_reg[9]_i_23_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_23_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_23_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_23_n_12\,
      DI(7 downto 0) => sext_ln465_reg_4006(7 downto 0),
      O(7 downto 0) => sub_ln476_fu_2317_p2(7 downto 0),
      S(7) => \var_quant_reg_4153[9]_i_75_n_5\,
      S(6) => \var_quant_reg_4153[9]_i_76_n_5\,
      S(5) => \var_quant_reg_4153[9]_i_77_n_5\,
      S(4) => \var_quant_reg_4153[9]_i_78_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_79_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_80_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_81_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_82_n_5\
    );
\var_quant_reg_4153_reg[9]_i_37\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_reg_4153_reg[9]_i_23_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_reg_4153_reg[9]_i_37_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_reg_4153_reg[9]_i_37_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_37_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_37_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_37_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => mean_reg_4090(11),
      DI(2 downto 0) => sext_ln465_reg_4006(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_reg_4153_reg[9]_i_37_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln476_fu_2317_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_reg_4153[9]_i_97_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_98_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_99_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_100_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_101_n_5\
    );
\var_quant_reg_4153_reg[9]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \var_quant_reg_4153_reg[9]_i_5_n_5\,
      CO(6) => \var_quant_reg_4153_reg[9]_i_5_n_6\,
      CO(5) => \var_quant_reg_4153_reg[9]_i_5_n_7\,
      CO(4) => \var_quant_reg_4153_reg[9]_i_5_n_8\,
      CO(3) => \var_quant_reg_4153_reg[9]_i_5_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_5_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_5_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_5_n_12\,
      DI(7) => \var_quant_reg_4153[9]_i_16_n_5\,
      DI(6) => \var_quant_reg_4153[9]_i_17_n_5\,
      DI(5) => \var_quant_reg_4153[9]_i_18_n_5\,
      DI(4) => \var_quant_reg_4153[9]_i_19_n_5\,
      DI(3) => \var_quant_reg_4153[9]_i_20_n_5\,
      DI(2) => \var_quant_reg_4153[9]_i_21_n_5\,
      DI(1) => \var_quant_reg_4153[9]_i_22_n_5\,
      DI(0) => sub_ln476_fu_2317_p2(0),
      O(7 downto 1) => var_fu_2479_p4(6 downto 0),
      O(0) => \NLW_var_quant_reg_4153_reg[9]_i_5_O_UNCONNECTED\(0),
      S(7) => \var_quant_reg_4153[9]_i_24_n_5\,
      S(6) => \var_quant_reg_4153[9]_i_25_n_5\,
      S(5) => \var_quant_reg_4153[9]_i_26_n_5\,
      S(4) => \var_quant_reg_4153[9]_i_27_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_28_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_29_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_30_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_31_n_5\
    );
\var_quant_reg_4153_reg[9]_i_88\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_reg_4153_reg[9]_i_88_n_5\,
      CO(6) => \var_quant_reg_4153_reg[9]_i_88_n_6\,
      CO(5) => \var_quant_reg_4153_reg[9]_i_88_n_7\,
      CO(4) => \var_quant_reg_4153_reg[9]_i_88_n_8\,
      CO(3) => \var_quant_reg_4153_reg[9]_i_88_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_88_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_88_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_88_n_12\,
      DI(7 downto 0) => sext_ln465_2_reg_4017(7 downto 0),
      O(7 downto 0) => sub_ln476_2_fu_2385_p2(7 downto 0),
      S(7) => \var_quant_reg_4153[9]_i_117_n_5\,
      S(6) => \var_quant_reg_4153[9]_i_118_n_5\,
      S(5) => \var_quant_reg_4153[9]_i_119_n_5\,
      S(4) => \var_quant_reg_4153[9]_i_120_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_121_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_122_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_123_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_124_n_5\
    );
\var_quant_reg_4153_reg[9]_i_89\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_reg_4153_reg[9]_i_89_n_5\,
      CO(6) => \var_quant_reg_4153_reg[9]_i_89_n_6\,
      CO(5) => \var_quant_reg_4153_reg[9]_i_89_n_7\,
      CO(4) => \var_quant_reg_4153_reg[9]_i_89_n_8\,
      CO(3) => \var_quant_reg_4153_reg[9]_i_89_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_89_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_89_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_89_n_12\,
      DI(7 downto 0) => sext_ln465_1_reg_4012(7 downto 0),
      O(7 downto 0) => sub_ln476_1_fu_2351_p2(7 downto 0),
      S(7) => \var_quant_reg_4153[9]_i_125_n_5\,
      S(6) => \var_quant_reg_4153[9]_i_126_n_5\,
      S(5) => \var_quant_reg_4153[9]_i_127_n_5\,
      S(4) => \var_quant_reg_4153[9]_i_128_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_129_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_130_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_131_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_132_n_5\
    );
\var_quant_reg_4153_reg[9]_i_90\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \var_quant_reg_4153_reg[9]_i_90_n_5\,
      CO(6) => \var_quant_reg_4153_reg[9]_i_90_n_6\,
      CO(5) => \var_quant_reg_4153_reg[9]_i_90_n_7\,
      CO(4) => \var_quant_reg_4153_reg[9]_i_90_n_8\,
      CO(3) => \var_quant_reg_4153_reg[9]_i_90_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_90_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_90_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_90_n_12\,
      DI(7 downto 0) => sext_ln465_3_reg_4022(7 downto 0),
      O(7 downto 0) => sub_ln476_3_fu_2419_p2(7 downto 0),
      S(7) => \var_quant_reg_4153[9]_i_133_n_5\,
      S(6) => \var_quant_reg_4153[9]_i_134_n_5\,
      S(5) => \var_quant_reg_4153[9]_i_135_n_5\,
      S(4) => \var_quant_reg_4153[9]_i_136_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_137_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_138_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_139_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_140_n_5\
    );
\var_quant_reg_4153_reg[9]_i_91\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_reg_4153_reg[9]_i_88_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_reg_4153_reg[9]_i_91_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_reg_4153_reg[9]_i_91_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_91_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_91_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_91_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => mean_reg_4090(11),
      DI(2 downto 0) => sext_ln465_2_reg_4017(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_reg_4153_reg[9]_i_91_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln476_2_fu_2385_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_reg_4153[9]_i_141_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_142_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_143_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_144_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_145_n_5\
    );
\var_quant_reg_4153_reg[9]_i_93\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_reg_4153_reg[9]_i_89_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_reg_4153_reg[9]_i_93_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_reg_4153_reg[9]_i_93_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_93_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_93_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_93_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => mean_reg_4090(11),
      DI(2 downto 0) => sext_ln465_1_reg_4012(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_reg_4153_reg[9]_i_93_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln476_1_fu_2351_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_reg_4153[9]_i_146_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_147_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_148_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_149_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_150_n_5\
    );
\var_quant_reg_4153_reg[9]_i_95\: unisim.vcomponents.CARRY8
     port map (
      CI => \var_quant_reg_4153_reg[9]_i_90_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_var_quant_reg_4153_reg[9]_i_95_CO_UNCONNECTED\(7 downto 4),
      CO(3) => \var_quant_reg_4153_reg[9]_i_95_n_9\,
      CO(2) => \var_quant_reg_4153_reg[9]_i_95_n_10\,
      CO(1) => \var_quant_reg_4153_reg[9]_i_95_n_11\,
      CO(0) => \var_quant_reg_4153_reg[9]_i_95_n_12\,
      DI(7 downto 4) => B"0000",
      DI(3) => mean_reg_4090(11),
      DI(2 downto 0) => sext_ln465_3_reg_4022(10 downto 8),
      O(7 downto 5) => \NLW_var_quant_reg_4153_reg[9]_i_95_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => sub_ln476_3_fu_2419_p2(12 downto 8),
      S(7 downto 5) => B"000",
      S(4) => \var_quant_reg_4153[9]_i_151_n_5\,
      S(3) => \var_quant_reg_4153[9]_i_152_n_5\,
      S(2) => \var_quant_reg_4153[9]_i_153_n_5\,
      S(1) => \var_quant_reg_4153[9]_i_154_n_5\,
      S(0) => \var_quant_reg_4153[9]_i_155_n_5\
    );
\x_fu_232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_176,
      Q => \x_fu_232_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_166,
      Q => \x_fu_232_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_184,
      Q => \x_fu_232_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_183,
      Q => \x_fu_232_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_182,
      Q => \x_fu_232_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_181,
      Q => \x_fu_232_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_180,
      Q => \x_fu_232_reg_n_5_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_179,
      Q => \x_fu_232_reg_n_5_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_175,
      Q => \x_fu_232_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_174,
      Q => \x_fu_232_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_173,
      Q => \x_fu_232_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_172,
      Q => \x_fu_232_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_171,
      Q => \x_fu_232_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_170,
      Q => \x_fu_232_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_169,
      Q => \x_fu_232_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_168,
      Q => \x_fu_232_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_232_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_232,
      D => flow_control_loop_pipe_sequential_init_U_n_167,
      Q => \x_fu_232_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\zext_ln504_4_reg_4258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(0),
      Q => zext_ln504_4_reg_4258_reg(0),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(1),
      Q => zext_ln504_4_reg_4258_reg(1),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(2),
      Q => zext_ln504_4_reg_4258_reg(2),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(3),
      Q => zext_ln504_4_reg_4258_reg(3),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(4),
      Q => zext_ln504_4_reg_4258_reg(4),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(5),
      Q => zext_ln504_4_reg_4258_reg(5),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(6),
      Q => zext_ln504_4_reg_4258_reg(6),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(7),
      Q => zext_ln504_4_reg_4258_reg(7),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(8),
      Q => zext_ln504_4_reg_4258_reg(8),
      R => '0'
    );
\zext_ln504_4_reg_4258_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => g_2_reg_723_pp0_iter8_reg(9),
      Q => zext_ln504_4_reg_4258_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG is
  port (
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    cmp59_i_reg_465 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    \y_fu_64_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    push : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\ : out STD_LOGIC;
    \pix_reg_419_pp0_iter2_reg_reg[9]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    \x_phase_reg_387_reg[0]_0\ : in STD_LOGIC;
    \cmp59_i_reg_465_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmp59_i_reg_465_reg[0]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_0_01185_217761805_i_fu_184_reg[0]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[1]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[2]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[3]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[4]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[5]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[6]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[7]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[8]\ : in STD_LOGIC;
    \p_0_0_01185_217761805_i_fu_184_reg[9]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[0]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[1]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[2]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[3]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[4]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[5]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[6]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[7]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[8]\ : in STD_LOGIC;
    \p_0_0_01184_217781807_i_fu_188_reg[9]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[0]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[1]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[2]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[3]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[4]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[5]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[6]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[7]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[8]\ : in STD_LOGIC;
    \p_0_0_01183_217801809_i_fu_192_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    \icmp_ln891_reg_1968_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    \cmp59_i_reg_465_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bayerPhase_c_empty_n : in STD_LOGIC;
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopWidth_reg_382_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \trunc_ln870_1_i_reg_392_reg[14]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG is
  signal \ap_CS_fsm[2]_i_1__4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal cmp203_i_fu_277_p2 : STD_LOGIC;
  signal cmp203_i_reg_470 : STD_LOGIC;
  signal \cmp203_i_reg_470[0]_i_2_n_5\ : STD_LOGIC;
  signal cmp59_i_fu_272_p2 : STD_LOGIC;
  signal cmp59_i_fu_272_p2_carry_i_7_n_5 : STD_LOGIC;
  signal cmp59_i_fu_272_p2_carry_n_10 : STD_LOGIC;
  signal cmp59_i_fu_272_p2_carry_n_11 : STD_LOGIC;
  signal cmp59_i_fu_272_p2_carry_n_12 : STD_LOGIC;
  signal cmp59_i_fu_272_p2_carry_n_8 : STD_LOGIC;
  signal cmp59_i_fu_272_p2_carry_n_9 : STD_LOGIC;
  signal \^cmp59_i_reg_465\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_46 : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \icmp_ln878_fu_206_p2__20\ : STD_LOGIC;
  signal loopHeight_reg_377 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal loopWidth_reg_382 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_0_0116117861798_lcssa1834_i_fu_88 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0116117861798_lcssa1834_i_load_reg_425 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0116217841796_lcssa1832_i_fu_84 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0116217841796_lcssa1832_i_load_reg_420 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0116317821794_lcssa1830_i_fu_80 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0116317821794_lcssa1830_i_load_reg_415 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01183_217801810_lcssa1846_i_fu_112 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01183_217801810_lcssa1846_i_load_reg_455 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01184_217781808_lcssa1844_i_fu_108 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01184_217781808_lcssa1844_i_load_reg_450 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01185_217761806_lcssa1842_i_fu_104 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_01185_217761806_lcssa1842_i_load_reg_445 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_011491799_lcssa1836_i_fu_92 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_011491799_lcssa1836_i_load_reg_430 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_011551704_lcssa1748_i_fu_68 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_011551704_lcssa1748_i_load_reg_400 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_011501801_lcssa1838_i_fu_96 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_011501801_lcssa1838_i_load_reg_435 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_011561707_lcssa1750_i_fu_72 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_011561707_lcssa1750_i_load_reg_405 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_011511803_lcssa1840_i_fu_100 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_011511803_lcssa1840_i_fu_1000 : STD_LOGIC;
  signal p_0_2_0_0_011511803_lcssa1840_i_load_reg_440 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_011571710_lcssa1752_i_fu_76 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_011571710_lcssa1752_i_load_reg_410 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^p_6_in_1\ : STD_LOGIC;
  signal \^p_9_in_0\ : STD_LOGIC;
  signal trunc_ln870_1_i_reg_392 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_phase_reg_387 : STD_LOGIC;
  signal xor_i_fu_267_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_i_reg_460 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_6_fu_211_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal y_fu_640 : STD_LOGIC;
  signal \y_fu_64[10]_i_3_n_5\ : STD_LOGIC;
  signal \^y_fu_64_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_cmp59_i_fu_272_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_cmp59_i_fu_272_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp59_i_fu_272_p2_carry : label is 14;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \y_fu_64[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \y_fu_64[2]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \y_fu_64[3]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \y_fu_64[4]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \y_fu_64[6]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \y_fu_64[7]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \y_fu_64[8]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \y_fu_64[9]_i_1\ : label is "soft_lutpair319";
begin
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
  cmp59_i_reg_465 <= \^cmp59_i_reg_465\;
  p_6_in_1 <= \^p_6_in_1\;
  p_9_in_0 <= \^p_9_in_0\;
  \y_fu_64_reg[10]_0\(10 downto 0) <= \^y_fu_64_reg[10]_0\(10 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F8F8F8"
    )
        port map (
      I0 => \icmp_ln878_fu_206_p2__20\,
      I1 => ap_CS_fsm_state2,
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => bayerPhase_c_empty_n,
      I4 => DebayerRandBatG_U0_ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \icmp_ln878_fu_206_p2__20\,
      I1 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_1__4_n_5\
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__0_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__0_n_5\,
      I2 => \ap_CS_fsm[2]_i_5__0_n_5\,
      I3 => \ap_CS_fsm[2]_i_6__0_n_5\,
      O => \icmp_ln878_fu_206_p2__20\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(6),
      I1 => loopHeight_reg_377(6),
      I2 => loopHeight_reg_377(8),
      I3 => \^y_fu_64_reg[10]_0\(8),
      I4 => loopHeight_reg_377(7),
      I5 => \^y_fu_64_reg[10]_0\(7),
      O => \ap_CS_fsm[2]_i_3__0_n_5\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(0),
      I1 => loopHeight_reg_377(0),
      I2 => loopHeight_reg_377(2),
      I3 => \^y_fu_64_reg[10]_0\(2),
      I4 => loopHeight_reg_377(1),
      I5 => \^y_fu_64_reg[10]_0\(1),
      O => \ap_CS_fsm[2]_i_4__0_n_5\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(3),
      I1 => loopHeight_reg_377(3),
      I2 => loopHeight_reg_377(5),
      I3 => \^y_fu_64_reg[10]_0\(5),
      I4 => loopHeight_reg_377(4),
      I5 => \^y_fu_64_reg[10]_0\(4),
      O => \ap_CS_fsm[2]_i_5__0_n_5\
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(9),
      I1 => loopHeight_reg_377(9),
      I2 => \^y_fu_64_reg[10]_0\(10),
      I3 => loopHeight_reg_377(10),
      O => \ap_CS_fsm[2]_i_6__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__4_n_5\,
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => ap_done_cache_reg
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => ap_done_cache_i_1_n_5
    );
\cmp203_i_reg_470[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \cmp203_i_reg_470[0]_i_2_n_5\,
      I1 => \^y_fu_64_reg[10]_0\(8),
      I2 => \^y_fu_64_reg[10]_0\(7),
      I3 => \^y_fu_64_reg[10]_0\(6),
      I4 => \^y_fu_64_reg[10]_0\(10),
      I5 => \^y_fu_64_reg[10]_0\(9),
      O => cmp203_i_fu_277_p2
    );
\cmp203_i_reg_470[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(5),
      I1 => \^y_fu_64_reg[10]_0\(3),
      I2 => \^y_fu_64_reg[10]_0\(4),
      I3 => \^y_fu_64_reg[10]_0\(0),
      I4 => \^y_fu_64_reg[10]_0\(1),
      I5 => \^y_fu_64_reg[10]_0\(2),
      O => \cmp203_i_reg_470[0]_i_2_n_5\
    );
\cmp203_i_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp203_i_fu_277_p2,
      Q => cmp203_i_reg_470,
      R => '0'
    );
cmp59_i_fu_272_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_cmp59_i_fu_272_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => cmp59_i_fu_272_p2,
      CO(4) => cmp59_i_fu_272_p2_carry_n_8,
      CO(3) => cmp59_i_fu_272_p2_carry_n_9,
      CO(2) => cmp59_i_fu_272_p2_carry_n_10,
      CO(1) => cmp59_i_fu_272_p2_carry_n_11,
      CO(0) => cmp59_i_fu_272_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5 downto 0) => \cmp59_i_reg_465_reg[0]_0\(5 downto 0),
      O(7 downto 0) => NLW_cmp59_i_fu_272_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => cmp59_i_fu_272_p2_carry_i_7_n_5,
      S(4 downto 0) => \cmp59_i_reg_465_reg[0]_1\(4 downto 0)
    );
cmp59_i_fu_272_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(10),
      I1 => \cmp59_i_reg_465_reg[0]_2\(0),
      O => cmp59_i_fu_272_p2_carry_i_7_n_5
    );
\cmp59_i_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp59_i_fu_272_p2,
      Q => \^cmp59_i_reg_465\,
      R => '0'
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      E(0) => E(0),
      Q(9 downto 0) => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(9 downto 0),
      SR(0) => \^ap_cs_fsm_reg[0]_0\,
      \ap_CS_fsm_reg[3]\(0) => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      \ap_CS_fsm_reg[3]_0\(2) => \^ap_cs_fsm_reg[3]_0\(1),
      \ap_CS_fsm_reg[3]_0\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[3]_0\(0) => \^ap_cs_fsm_reg[3]_0\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_done_cache_reg_0 => ap_done_cache_i_1_n_5,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      d0(29 downto 0) => d0(29 downto 0),
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_46,
      \icmp_ln1014_reg_2000_pp0_iter1_reg_reg[0]_srl2_i_2_0\(14 downto 0) => xor_i_reg_460(14 downto 0),
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_9\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\,
      \icmp_ln881_reg_1964_reg[0]_0\(10 downto 0) => loopWidth_reg_382(10 downto 0),
      \icmp_ln891_reg_1968_reg[0]_0\(10 downto 0) => \icmp_ln891_reg_1968_reg[0]\(10 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \p_0_0_0116117861797_i_fu_168_reg[9]_0\(9 downto 0) => p_0_0_0116117861798_lcssa1834_i_load_reg_425(9 downto 0),
      \p_0_0_0116117861797_i_load_reg_2023_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(9 downto 0),
      \p_0_0_0116217841795_i_fu_164_reg[9]_0\(9 downto 0) => p_0_0_0116217841796_lcssa1832_i_load_reg_420(9 downto 0),
      \p_0_0_0116217841795_i_load_reg_2017_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(9 downto 0),
      \p_0_0_0116317821793_i_fu_160_reg[9]_0\(9 downto 0) => p_0_0_0116317821794_lcssa1830_i_load_reg_415(9 downto 0),
      \p_0_0_0116317821793_i_load_reg_2011_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(9 downto 0),
      \p_0_0_01183_217801809_i_fu_192_reg[0]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[0]\,
      \p_0_0_01183_217801809_i_fu_192_reg[1]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[1]\,
      \p_0_0_01183_217801809_i_fu_192_reg[2]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[2]\,
      \p_0_0_01183_217801809_i_fu_192_reg[3]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[3]\,
      \p_0_0_01183_217801809_i_fu_192_reg[4]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[4]\,
      \p_0_0_01183_217801809_i_fu_192_reg[5]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[5]\,
      \p_0_0_01183_217801809_i_fu_192_reg[6]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[6]\,
      \p_0_0_01183_217801809_i_fu_192_reg[7]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[7]\,
      \p_0_0_01183_217801809_i_fu_192_reg[8]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[8]\,
      \p_0_0_01183_217801809_i_fu_192_reg[9]_0\ => \p_0_0_01183_217801809_i_fu_192_reg[9]\,
      \p_0_0_01183_217801809_i_fu_192_reg[9]_1\(9 downto 0) => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(9 downto 0),
      \p_0_0_01183_217801809_i_load_reg_2056_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(9 downto 0),
      \p_0_0_01184_217781807_i_fu_188_reg[0]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[0]\,
      \p_0_0_01184_217781807_i_fu_188_reg[1]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[1]\,
      \p_0_0_01184_217781807_i_fu_188_reg[2]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[2]\,
      \p_0_0_01184_217781807_i_fu_188_reg[3]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[3]\,
      \p_0_0_01184_217781807_i_fu_188_reg[4]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[4]\,
      \p_0_0_01184_217781807_i_fu_188_reg[5]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[5]\,
      \p_0_0_01184_217781807_i_fu_188_reg[6]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[6]\,
      \p_0_0_01184_217781807_i_fu_188_reg[7]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[7]\,
      \p_0_0_01184_217781807_i_fu_188_reg[8]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[8]\,
      \p_0_0_01184_217781807_i_fu_188_reg[9]_0\ => \p_0_0_01184_217781807_i_fu_188_reg[9]\,
      \p_0_0_01184_217781807_i_fu_188_reg[9]_1\(9 downto 0) => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(9 downto 0),
      \p_0_0_01184_217781807_i_load_reg_2050_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(9 downto 0),
      \p_0_0_01185_217761805_i_fu_184_reg[0]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[0]\,
      \p_0_0_01185_217761805_i_fu_184_reg[1]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[1]\,
      \p_0_0_01185_217761805_i_fu_184_reg[2]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[2]\,
      \p_0_0_01185_217761805_i_fu_184_reg[3]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[3]\,
      \p_0_0_01185_217761805_i_fu_184_reg[4]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[4]\,
      \p_0_0_01185_217761805_i_fu_184_reg[5]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[5]\,
      \p_0_0_01185_217761805_i_fu_184_reg[6]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[6]\,
      \p_0_0_01185_217761805_i_fu_184_reg[7]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[7]\,
      \p_0_0_01185_217761805_i_fu_184_reg[8]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[8]\,
      \p_0_0_01185_217761805_i_fu_184_reg[9]_0\ => \p_0_0_01185_217761805_i_fu_184_reg[9]\,
      \p_0_0_01185_217761805_i_fu_184_reg[9]_1\(9 downto 0) => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(9 downto 0),
      \p_0_0_01185_217761805_i_load_reg_2044_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(9 downto 0),
      \p_0_0_0_0_011551706_i_load_reg_2062_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(9 downto 0),
      \p_0_1_0_0_011561709_i_fu_200_reg[9]_0\(9 downto 0) => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(9 downto 0),
      \p_0_1_0_0_011561709_i_load_reg_2068_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(9 downto 0),
      \p_0_2_0_0_011571712_i_fu_204_reg[9]_0\(9 downto 0) => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(9 downto 0),
      \p_0_2_0_0_011571712_i_load_reg_2074_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(9 downto 0),
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      \pix_reg_419_pp0_iter2_reg_reg[9]_0\(19 downto 0) => \pix_reg_419_pp0_iter2_reg_reg[9]\(19 downto 0),
      push => push,
      push_2 => push_2,
      q1(29 downto 0) => q1(29 downto 0),
      ram_reg_bram_1 => \^cmp59_i_reg_465\,
      ram_reg_bram_1_0(29 downto 0) => Q(29 downto 0),
      ram_reg_bram_1_1(29 downto 0) => ram_reg_bram_1(29 downto 0),
      ram_reg_bram_1_2 => ram_reg_bram_1_0,
      \right_1_fu_176_reg[9]_0\(9 downto 0) => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(9 downto 0),
      \right_2_fu_180_reg[9]_0\(9 downto 0) => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(9 downto 0),
      \right_3_reg_2029_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(9 downto 0),
      \right_4_reg_2034_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(9 downto 0),
      \right_5_reg_2039_reg[9]_0\(9 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(9 downto 0),
      \right_fu_172_reg[9]_0\(9 downto 0) => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(9 downto 0),
      we0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read,
      x_phase_reg_387 => x_phase_reg_387
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_46,
      Q => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      R => ap_done_cache_reg
    );
\loopHeight_reg_377[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\(0),
      I1 => bayerPhase_c_empty_n,
      I2 => DebayerRandBatG_U0_ap_start,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\loopHeight_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => loopHeight_reg_377(0),
      R => '0'
    );
\loopHeight_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => loopHeight_reg_377(10),
      R => '0'
    );
\loopHeight_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => loopHeight_reg_377(1),
      R => '0'
    );
\loopHeight_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => loopHeight_reg_377(2),
      R => '0'
    );
\loopHeight_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => loopHeight_reg_377(3),
      R => '0'
    );
\loopHeight_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => loopHeight_reg_377(4),
      R => '0'
    );
\loopHeight_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => loopHeight_reg_377(5),
      R => '0'
    );
\loopHeight_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => loopHeight_reg_377(6),
      R => '0'
    );
\loopHeight_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => loopHeight_reg_377(7),
      R => '0'
    );
\loopHeight_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => loopHeight_reg_377(8),
      R => '0'
    );
\loopHeight_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => loopHeight_reg_377(9),
      R => '0'
    );
\loopWidth_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(0),
      Q => loopWidth_reg_382(0),
      R => '0'
    );
\loopWidth_reg_382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(10),
      Q => loopWidth_reg_382(10),
      R => '0'
    );
\loopWidth_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(1),
      Q => loopWidth_reg_382(1),
      R => '0'
    );
\loopWidth_reg_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(2),
      Q => loopWidth_reg_382(2),
      R => '0'
    );
\loopWidth_reg_382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(3),
      Q => loopWidth_reg_382(3),
      R => '0'
    );
\loopWidth_reg_382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(4),
      Q => loopWidth_reg_382(4),
      R => '0'
    );
\loopWidth_reg_382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(5),
      Q => loopWidth_reg_382(5),
      R => '0'
    );
\loopWidth_reg_382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(6),
      Q => loopWidth_reg_382(6),
      R => '0'
    );
\loopWidth_reg_382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(7),
      Q => loopWidth_reg_382(7),
      R => '0'
    );
\loopWidth_reg_382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(8),
      Q => loopWidth_reg_382(8),
      R => '0'
    );
\loopWidth_reg_382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_382_reg[10]_0\(9),
      Q => loopWidth_reg_382(9),
      R => '0'
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_9_in_0\,
      I1 => \^p_6_in_1\,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007F000000"
    )
        port map (
      I0 => \icmp_ln878_fu_206_p2__20\,
      I1 => ap_CS_fsm_state2,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => start_for_DebayerRandBatG_U0_full_n,
      I4 => DebayerRatBorBatR_U0_ap_start,
      I5 => start_once_reg,
      O => \^p_9_in_0\
    );
\mOutPtr[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => \icmp_ln878_fu_206_p2__20\,
      I1 => ap_CS_fsm_state2,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => start_for_DebayerRandBatG_U0_full_n,
      I4 => DebayerRatBorBatR_U0_ap_start,
      I5 => start_once_reg,
      O => \^p_6_in_1\
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(0),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(0),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(1),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(1),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(2),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(2),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(3),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(3),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(4),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(4),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(5),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(5),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(6),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(6),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(7),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(7),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(8),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(8),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_fu_88_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117861797_i_out(9),
      Q => p_0_0_0116117861798_lcssa1834_i_fu_88(9),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(0),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(0),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(1),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(1),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(2),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(2),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(3),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(3),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(4),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(4),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(5),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(5),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(6),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(6),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(7),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(7),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(8),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(8),
      R => '0'
    );
\p_0_0_0116117861798_lcssa1834_i_load_reg_425_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117861798_lcssa1834_i_fu_88(9),
      Q => p_0_0_0116117861798_lcssa1834_i_load_reg_425(9),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(0),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(0),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(1),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(1),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(2),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(2),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(3),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(3),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(4),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(4),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(5),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(5),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(6),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(6),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(7),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(7),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(8),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(8),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_fu_84_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217841795_i_out(9),
      Q => p_0_0_0116217841796_lcssa1832_i_fu_84(9),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(0),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(0),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(1),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(1),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(2),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(2),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(3),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(3),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(4),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(4),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(5),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(5),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(6),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(6),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(7),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(7),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(8),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(8),
      R => '0'
    );
\p_0_0_0116217841796_lcssa1832_i_load_reg_420_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217841796_lcssa1832_i_fu_84(9),
      Q => p_0_0_0116217841796_lcssa1832_i_load_reg_420(9),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(0),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(0),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(1),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(1),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(2),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(2),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(3),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(3),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(4),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(4),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(5),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(5),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(6),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(6),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(7),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(7),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(8),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(8),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_fu_80_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317821793_i_out(9),
      Q => p_0_0_0116317821794_lcssa1830_i_fu_80(9),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(0),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(0),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(1),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(1),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(2),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(2),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(3),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(3),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(4),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(4),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(5),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(5),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(6),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(6),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(7),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(7),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(8),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(8),
      R => '0'
    );
\p_0_0_0116317821794_lcssa1830_i_load_reg_415_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317821794_lcssa1830_i_fu_80(9),
      Q => p_0_0_0116317821794_lcssa1830_i_load_reg_415(9),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(0),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(0),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(1),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(1),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(2),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(2),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(3),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(3),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(4),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(4),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(5),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(5),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(6),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(6),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(7),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(7),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(8),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(8),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_fu_112_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217801809_i_out(9),
      Q => p_0_0_01183_217801810_lcssa1846_i_fu_112(9),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(0),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(0),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(1),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(1),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(2),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(2),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(3),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(3),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(4),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(4),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(5),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(5),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(6),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(6),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(7),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(7),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(8),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(8),
      R => '0'
    );
\p_0_0_01183_217801810_lcssa1846_i_load_reg_455_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217801810_lcssa1846_i_fu_112(9),
      Q => p_0_0_01183_217801810_lcssa1846_i_load_reg_455(9),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(0),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(0),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(1),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(1),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(2),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(2),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(3),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(3),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(4),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(4),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(5),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(5),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(6),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(6),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(7),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(7),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(8),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(8),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217781807_i_out(9),
      Q => p_0_0_01184_217781808_lcssa1844_i_fu_108(9),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(0),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(0),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(1),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(1),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(2),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(2),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(3),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(3),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(4),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(4),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(5),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(5),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(6),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(6),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(7),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(7),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(8),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(8),
      R => '0'
    );
\p_0_0_01184_217781808_lcssa1844_i_load_reg_450_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217781808_lcssa1844_i_fu_108(9),
      Q => p_0_0_01184_217781808_lcssa1844_i_load_reg_450(9),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(0),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(0),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(1),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(1),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(2),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(2),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(3),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(3),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(4),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(4),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(5),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(5),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(6),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(6),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(7),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(7),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(8),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(8),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_fu_104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217761805_i_out(9),
      Q => p_0_0_01185_217761806_lcssa1842_i_fu_104(9),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(0),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(0),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(1),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(1),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(2),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(2),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(3),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(3),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(4),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(4),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(5),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(5),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(6),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(6),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(7),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(7),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(8),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(8),
      R => '0'
    );
\p_0_0_01185_217761806_lcssa1842_i_load_reg_445_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217761806_lcssa1842_i_fu_104(9),
      Q => p_0_0_01185_217761806_lcssa1842_i_load_reg_445(9),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(0),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(0),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(1),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(1),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(2),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(2),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(3),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(3),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(4),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(4),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(5),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(5),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(6),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(6),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(7),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(7),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(8),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(8),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_fu_92_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(9),
      Q => p_0_0_0_0_011491799_lcssa1836_i_fu_92(9),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(0),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(0),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(1),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(1),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(2),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(2),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(3),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(3),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(4),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(4),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(5),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(5),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(6),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(6),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(7),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(7),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(8),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(8),
      R => '0'
    );
\p_0_0_0_0_011491799_lcssa1836_i_load_reg_430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491799_lcssa1836_i_fu_92(9),
      Q => p_0_0_0_0_011491799_lcssa1836_i_load_reg_430(9),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(0),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(0),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(1),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(1),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(2),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(2),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(3),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(3),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(4),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(4),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(5),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(5),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(6),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(6),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(7),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(7),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(8),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(8),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_fu_68_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551706_i_out(9),
      Q => p_0_0_0_0_011551704_lcssa1748_i_fu_68(9),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(0),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(0),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(1),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(1),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(2),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(2),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(3),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(3),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(4),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(4),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(5),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(5),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(6),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(6),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(7),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(7),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(8),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(8),
      R => '0'
    );
\p_0_0_0_0_011551704_lcssa1748_i_load_reg_400_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551704_lcssa1748_i_fu_68(9),
      Q => p_0_0_0_0_011551704_lcssa1748_i_load_reg_400(9),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(0),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(0),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(1),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(1),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(2),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(2),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(3),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(3),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(4),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(4),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(5),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(5),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(6),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(6),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(7),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(7),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(8),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(8),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(9),
      Q => p_0_1_0_0_011501801_lcssa1838_i_fu_96(9),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(0),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(0),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(1),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(1),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(2),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(2),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(3),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(3),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(4),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(4),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(5),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(5),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(6),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(6),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(7),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(7),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(8),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(8),
      R => '0'
    );
\p_0_1_0_0_011501801_lcssa1838_i_load_reg_435_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501801_lcssa1838_i_fu_96(9),
      Q => p_0_1_0_0_011501801_lcssa1838_i_load_reg_435(9),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(0),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(0),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(1),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(1),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(2),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(2),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(3),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(3),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(4),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(4),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(5),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(5),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(6),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(6),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(7),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(7),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(8),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(8),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561709_i_out(9),
      Q => p_0_1_0_0_011561707_lcssa1750_i_fu_72(9),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(0),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(0),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(1),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(1),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(2),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(2),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(3),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(3),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(4),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(4),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(5),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(5),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(6),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(6),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(7),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(7),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(8),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(8),
      R => '0'
    );
\p_0_1_0_0_011561707_lcssa1750_i_load_reg_405_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561707_lcssa1750_i_fu_72(9),
      Q => p_0_1_0_0_011561707_lcssa1750_i_load_reg_405(9),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(0),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(0),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(1),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(1),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(2),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(2),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(3),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(3),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(4),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(4),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(5),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(5),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(6),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(6),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(7),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(7),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(8),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(8),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_fu_100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(9),
      Q => p_0_2_0_0_011511803_lcssa1840_i_fu_100(9),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(0),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(0),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(1),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(1),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(2),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(2),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(3),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(3),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(4),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(4),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(5),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(5),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(6),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(6),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(7),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(7),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(8),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(8),
      R => '0'
    );
\p_0_2_0_0_011511803_lcssa1840_i_load_reg_440_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511803_lcssa1840_i_fu_100(9),
      Q => p_0_2_0_0_011511803_lcssa1840_i_load_reg_440(9),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(0),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(0),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(1),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(1),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(2),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(2),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(3),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(3),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(4),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(4),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(5),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(5),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(6),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(6),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(7),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(7),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(8),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(8),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_fu_76_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_2_0_0_011511803_lcssa1840_i_fu_1000,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571712_i_out(9),
      Q => p_0_2_0_0_011571710_lcssa1752_i_fu_76(9),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(0),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(0),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(1),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(1),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(2),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(2),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(3),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(3),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(4),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(4),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(5),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(5),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(6),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(6),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(7),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(7),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(8),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(8),
      R => '0'
    );
\p_0_2_0_0_011571710_lcssa1752_i_load_reg_410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571710_lcssa1752_i_fu_76(9),
      Q => p_0_2_0_0_011571710_lcssa1752_i_load_reg_410(9),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(0),
      Q => trunc_ln870_1_i_reg_392(0),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(10),
      Q => trunc_ln870_1_i_reg_392(10),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(11),
      Q => trunc_ln870_1_i_reg_392(11),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(12),
      Q => trunc_ln870_1_i_reg_392(12),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(13),
      Q => trunc_ln870_1_i_reg_392(13),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(14),
      Q => trunc_ln870_1_i_reg_392(14),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(1),
      Q => trunc_ln870_1_i_reg_392(1),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(2),
      Q => trunc_ln870_1_i_reg_392(2),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(3),
      Q => trunc_ln870_1_i_reg_392(3),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(4),
      Q => trunc_ln870_1_i_reg_392(4),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(5),
      Q => trunc_ln870_1_i_reg_392(5),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(6),
      Q => trunc_ln870_1_i_reg_392(6),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(7),
      Q => trunc_ln870_1_i_reg_392(7),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(8),
      Q => trunc_ln870_1_i_reg_392(8),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \trunc_ln870_1_i_reg_392_reg[14]_0\(9),
      Q => trunc_ln870_1_i_reg_392(9),
      R => '0'
    );
\x_phase_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \x_phase_reg_387_reg[0]_0\,
      Q => x_phase_reg_387,
      R => '0'
    );
\xor_i_reg_460[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(0),
      I1 => trunc_ln870_1_i_reg_392(0),
      O => xor_i_fu_267_p2(0)
    );
\xor_i_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => xor_i_fu_267_p2(0),
      Q => xor_i_reg_460(0),
      R => '0'
    );
\xor_i_reg_460_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(10),
      Q => xor_i_reg_460(10),
      R => '0'
    );
\xor_i_reg_460_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(11),
      Q => xor_i_reg_460(11),
      R => '0'
    );
\xor_i_reg_460_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(12),
      Q => xor_i_reg_460(12),
      R => '0'
    );
\xor_i_reg_460_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(13),
      Q => xor_i_reg_460(13),
      R => '0'
    );
\xor_i_reg_460_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(14),
      Q => xor_i_reg_460(14),
      R => '0'
    );
\xor_i_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(1),
      Q => xor_i_reg_460(1),
      R => '0'
    );
\xor_i_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(2),
      Q => xor_i_reg_460(2),
      R => '0'
    );
\xor_i_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(3),
      Q => xor_i_reg_460(3),
      R => '0'
    );
\xor_i_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(4),
      Q => xor_i_reg_460(4),
      R => '0'
    );
\xor_i_reg_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(5),
      Q => xor_i_reg_460(5),
      R => '0'
    );
\xor_i_reg_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(6),
      Q => xor_i_reg_460(6),
      R => '0'
    );
\xor_i_reg_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(7),
      Q => xor_i_reg_460(7),
      R => '0'
    );
\xor_i_reg_460_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(8),
      Q => xor_i_reg_460(8),
      R => '0'
    );
\xor_i_reg_460_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(9),
      Q => xor_i_reg_460(9),
      R => '0'
    );
\y_fu_64[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(0),
      O => y_6_fu_211_p2(0)
    );
\y_fu_64[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln878_fu_206_p2__20\,
      O => y_fu_640
    );
\y_fu_64[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(8),
      I1 => \^y_fu_64_reg[10]_0\(6),
      I2 => \y_fu_64[10]_i_3_n_5\,
      I3 => \^y_fu_64_reg[10]_0\(7),
      I4 => \^y_fu_64_reg[10]_0\(9),
      I5 => \^y_fu_64_reg[10]_0\(10),
      O => y_6_fu_211_p2(10)
    );
\y_fu_64[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(5),
      I1 => \^y_fu_64_reg[10]_0\(3),
      I2 => \^y_fu_64_reg[10]_0\(1),
      I3 => \^y_fu_64_reg[10]_0\(0),
      I4 => \^y_fu_64_reg[10]_0\(2),
      I5 => \^y_fu_64_reg[10]_0\(4),
      O => \y_fu_64[10]_i_3_n_5\
    );
\y_fu_64[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(0),
      I1 => \^y_fu_64_reg[10]_0\(1),
      O => y_6_fu_211_p2(1)
    );
\y_fu_64[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(0),
      I1 => \^y_fu_64_reg[10]_0\(1),
      I2 => \^y_fu_64_reg[10]_0\(2),
      O => y_6_fu_211_p2(2)
    );
\y_fu_64[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(1),
      I1 => \^y_fu_64_reg[10]_0\(0),
      I2 => \^y_fu_64_reg[10]_0\(2),
      I3 => \^y_fu_64_reg[10]_0\(3),
      O => y_6_fu_211_p2(3)
    );
\y_fu_64[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(2),
      I1 => \^y_fu_64_reg[10]_0\(0),
      I2 => \^y_fu_64_reg[10]_0\(1),
      I3 => \^y_fu_64_reg[10]_0\(3),
      I4 => \^y_fu_64_reg[10]_0\(4),
      O => y_6_fu_211_p2(4)
    );
\y_fu_64[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(3),
      I1 => \^y_fu_64_reg[10]_0\(1),
      I2 => \^y_fu_64_reg[10]_0\(0),
      I3 => \^y_fu_64_reg[10]_0\(2),
      I4 => \^y_fu_64_reg[10]_0\(4),
      I5 => \^y_fu_64_reg[10]_0\(5),
      O => y_6_fu_211_p2(5)
    );
\y_fu_64[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \y_fu_64[10]_i_3_n_5\,
      I1 => \^y_fu_64_reg[10]_0\(6),
      O => y_6_fu_211_p2(6)
    );
\y_fu_64[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \y_fu_64[10]_i_3_n_5\,
      I1 => \^y_fu_64_reg[10]_0\(6),
      I2 => \^y_fu_64_reg[10]_0\(7),
      O => y_6_fu_211_p2(7)
    );
\y_fu_64[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(6),
      I1 => \y_fu_64[10]_i_3_n_5\,
      I2 => \^y_fu_64_reg[10]_0\(7),
      I3 => \^y_fu_64_reg[10]_0\(8),
      O => y_6_fu_211_p2(8)
    );
\y_fu_64[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^y_fu_64_reg[10]_0\(7),
      I1 => \y_fu_64[10]_i_3_n_5\,
      I2 => \^y_fu_64_reg[10]_0\(6),
      I3 => \^y_fu_64_reg[10]_0\(8),
      I4 => \^y_fu_64_reg[10]_0\(9),
      O => y_6_fu_211_p2(9)
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(0),
      Q => \^y_fu_64_reg[10]_0\(0),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(10),
      Q => \^y_fu_64_reg[10]_0\(10),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(1),
      Q => \^y_fu_64_reg[10]_0\(1),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(2),
      Q => \^y_fu_64_reg[10]_0\(2),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(3),
      Q => \^y_fu_64_reg[10]_0\(3),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(4),
      Q => \^y_fu_64_reg[10]_0\(4),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(5),
      Q => \^y_fu_64_reg[10]_0\(5),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(6),
      Q => \^y_fu_64_reg[10]_0\(6),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(7),
      Q => \^y_fu_64_reg[10]_0\(7),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(8),
      Q => \^y_fu_64_reg[10]_0\(8),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_640,
      D => y_6_fu_211_p2(9),
      Q => \^y_fu_64_reg[10]_0\(9),
      R => \^ap_cs_fsm_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR is
  port (
    DebayerRatBorBatR_U0_bayerPhase_c_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp59_i_reg_545 : out STD_LOGIC;
    start_once_reg_0 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \y_fu_68_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in_1 : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[0]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[1]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[2]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[3]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[4]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[5]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[6]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[7]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[8]\ : in STD_LOGIC;
    \p_0_0_0948_21437_i_fu_280_reg[9]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[0]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[1]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[2]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[3]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[4]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[5]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[6]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[7]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[8]\ : in STD_LOGIC;
    \p_0_0_0950_21431_i_fu_272_reg[9]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[0]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[1]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[2]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[3]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[4]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[5]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[6]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[7]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[8]\ : in STD_LOGIC;
    \p_0_0_0949_21434_i_fu_276_reg[9]\ : in STD_LOGIC;
    \icmp_ln643_reg_2154_reg[0]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    bayerPhase_c_full_n : in STD_LOGIC;
    bayerPhase_c1_empty_n : in STD_LOGIC;
    \cmp59_i_reg_545_reg[0]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    start_for_DebayerRatBorBatR_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \loopHeight_reg_441_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopWidth_reg_446_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR is
  signal \^debayerratborbatr_u0_bayerphase_c_write\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ap_CS_fsm[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cmp203_i_fu_302_p2 : STD_LOGIC;
  signal cmp203_i_reg_550 : STD_LOGIC;
  signal \cmp203_i_reg_550[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp203_i_reg_550[0]_i_3_n_5\ : STD_LOGIC;
  signal \^cmp59_i_reg_545\ : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_72 : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal loopHeight_reg_441 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal loopWidth_reg_446 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_0_09481408_lcssa1458_i_fu_80 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09481408_lcssa1458_i_load_reg_475 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0948_114981510_lcssa1546_i_fu_116 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0948_114981510_lcssa1546_i_load_reg_520 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0948_21438_lcssa1470_i_fu_92 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0948_21438_lcssa1470_i_load_reg_490 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09491405_lcssa1456_i_fu_76 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09491405_lcssa1456_i_load_reg_470 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0949_114961508_lcssa1544_i_fu_112 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0949_114961508_lcssa1544_i_load_reg_515 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0949_21435_lcssa1468_i_fu_88 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0949_21435_lcssa1468_i_load_reg_485 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09501402_lcssa1454_i_fu_72 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_09501402_lcssa1454_i_load_reg_465 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0950_114941506_lcssa1542_i_fu_108 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0950_114941506_lcssa1542_i_load_reg_510 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0950_21432_lcssa1466_i_fu_84 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0950_21432_lcssa1466_i_load_reg_480 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_09081511_lcssa1548_i_fu_120 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_09081511_lcssa1548_i_load_reg_525 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_09141499_lcssa1536_i_fu_96 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0_0_09141499_lcssa1536_i_load_reg_495 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_09091513_lcssa1550_i_fu_124 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_09091513_lcssa1550_i_load_reg_530 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_09151501_lcssa1538_i_fu_100 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_1_0_0_09151501_lcssa1538_i_fu_1000 : STD_LOGIC;
  signal p_0_1_0_0_09151501_lcssa1538_i_load_reg_500 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_09101515_lcssa1552_i_fu_128 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_09101515_lcssa1552_i_load_reg_535 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_09161503_lcssa1540_i_fu_104 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_2_0_0_09161503_lcssa1540_i_load_reg_505 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^pop__0\ : STD_LOGIC;
  signal red_i_fu_328_p2 : STD_LOGIC;
  signal red_i_reg_560 : STD_LOGIC;
  signal \red_i_reg_560[0]_i_2_n_5\ : STD_LOGIC;
  signal \red_i_reg_560[0]_i_3_n_5\ : STD_LOGIC;
  signal \^start_once_reg_0\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_5\ : STD_LOGIC;
  signal trunc_ln622_1_i_reg_456 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal trunc_ln630_reg_540 : STD_LOGIC;
  signal x_phase_reg_451 : STD_LOGIC;
  signal xor_i_fu_322_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_i_reg_555 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_4_fu_242_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \y_fu_68[10]_i_2_n_5\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp203_i_reg_550[0]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \cmp203_i_reg_550[0]_i_3\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_5\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \y_fu_68[0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \y_fu_68[1]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \y_fu_68[2]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \y_fu_68[3]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \y_fu_68[4]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \y_fu_68[7]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \y_fu_68[8]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \y_fu_68[9]_i_1\ : label is "soft_lutpair407";
begin
  DebayerRatBorBatR_U0_bayerPhase_c_write <= \^debayerratborbatr_u0_bayerphase_c_write\;
  Q(10 downto 0) <= \^q\(10 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  cmp59_i_reg_545 <= \^cmp59_i_reg_545\;
  \pop__0\ <= \^pop__0\;
  start_once_reg_0 <= \^start_once_reg_0\;
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => bayerPhase_c1_empty_n,
      I1 => bayerPhase_c_full_n,
      I2 => \^ap_cs_fsm_reg[0]_0\(0),
      I3 => DebayerRatBorBatR_U0_ap_start,
      I4 => start_for_DebayerRandBatG_U0_full_n,
      I5 => \^start_once_reg_0\,
      O => push
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      I2 => \^debayerratborbatr_u0_bayerphase_c_write\,
      I3 => \^ap_cs_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3_n_5\,
      I1 => \ap_CS_fsm[2]_i_4_n_5\,
      I2 => \ap_CS_fsm[2]_i_5_n_5\,
      I3 => \ap_CS_fsm[2]_i_6_n_5\,
      O => \ap_CS_fsm[2]_i_2_n_5\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => loopHeight_reg_441(9),
      I1 => \^q\(9),
      I2 => loopHeight_reg_441(10),
      I3 => \^q\(10),
      O => \ap_CS_fsm[2]_i_3_n_5\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_441(3),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => loopHeight_reg_441(5),
      I4 => \^q\(4),
      I5 => loopHeight_reg_441(4),
      O => \ap_CS_fsm[2]_i_4_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_441(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => loopHeight_reg_441(1),
      I4 => \^q\(2),
      I5 => loopHeight_reg_441(2),
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_441(6),
      I1 => \^q\(6),
      I2 => \^q\(8),
      I3 => loopHeight_reg_441(8),
      I4 => \^q\(7),
      I5 => loopHeight_reg_441(7),
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_done_cache_reg
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_done_cache_reg
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_done_cache_reg
    );
\cmp203_i_reg_550[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => \cmp203_i_reg_550[0]_i_2_n_5\,
      I4 => \cmp203_i_reg_550[0]_i_3_n_5\,
      O => cmp203_i_fu_302_p2
    );
\cmp203_i_reg_550[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(10),
      I3 => \^q\(2),
      O => \cmp203_i_reg_550[0]_i_2_n_5\
    );
\cmp203_i_reg_550[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => \^q\(8),
      I3 => \^q\(7),
      O => \cmp203_i_reg_550[0]_i_3_n_5\
    );
\cmp203_i_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp203_i_fu_302_p2,
      Q => cmp203_i_reg_550,
      R => '0'
    );
\cmp59_i_reg_545[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(9),
      I1 => \cmp59_i_reg_545_reg[0]_0\(9),
      I2 => \cmp59_i_reg_545_reg[0]_0\(8),
      I3 => \^q\(8),
      O => DI(4)
    );
\cmp59_i_reg_545[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(7),
      I1 => \cmp59_i_reg_545_reg[0]_0\(7),
      I2 => \cmp59_i_reg_545_reg[0]_0\(6),
      I3 => \^q\(6),
      O => DI(3)
    );
\cmp59_i_reg_545[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(5),
      I1 => \cmp59_i_reg_545_reg[0]_0\(5),
      I2 => \cmp59_i_reg_545_reg[0]_0\(4),
      I3 => \^q\(4),
      O => DI(2)
    );
\cmp59_i_reg_545[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \cmp59_i_reg_545_reg[0]_0\(3),
      I2 => \cmp59_i_reg_545_reg[0]_0\(2),
      I3 => \^q\(2),
      O => DI(1)
    );
\cmp59_i_reg_545[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \cmp59_i_reg_545_reg[0]_0\(1),
      I2 => \cmp59_i_reg_545_reg[0]_0\(0),
      I3 => \^q\(0),
      O => DI(0)
    );
\cmp59_i_reg_545[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \cmp59_i_reg_545_reg[0]_0\(10),
      O => \y_fu_68_reg[10]_0\(0)
    );
\cmp59_i_reg_545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => CO(0),
      Q => \^cmp59_i_reg_545\,
      R => '0'
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      E(0) => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \SRL_SIG_reg[0]_0\(29 downto 0) => \SRL_SIG_reg[0]_0\(29 downto 0),
      \ap_CS_fsm_reg[1]\(0) => \^debayerratborbatr_u0_bayerphase_c_write\,
      \ap_CS_fsm_reg[3]\(0) => E(0),
      ap_clk => ap_clk,
      ap_done_cache_reg => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      d0(29 downto 0) => d0(29 downto 0),
      full_n_reg(0) => full_n_reg(0),
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_72,
      \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]_0\(29 downto 0) => \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]\(29 downto 0),
      \icmp_ln633_reg_2150_reg[0]_0\(10 downto 0) => loopWidth_reg_446(10 downto 0),
      \icmp_ln643_reg_2154_reg[0]_0\(10 downto 0) => \icmp_ln643_reg_2154_reg[0]\(10 downto 0),
      \icmp_ln772_reg_2189_pp0_iter1_reg_reg[0]_srl2_i_2_0\(14 downto 0) => xor_i_reg_555(14 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      \p_0_0_09481407_i_fu_268_reg[9]_0\(9 downto 0) => p_0_0_09481408_lcssa1458_i_load_reg_475(9 downto 0),
      \p_0_0_09481407_i_load_reg_2257_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(9 downto 0),
      \p_0_0_0948_114981509_i_fu_244_reg[9]_0\(9 downto 0) => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(9 downto 0),
      \p_0_0_0948_114981509_i_load_reg_2224_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(9 downto 0),
      \p_0_0_0948_21437_i_fu_280_reg[0]_0\ => \p_0_0_0948_21437_i_fu_280_reg[0]\,
      \p_0_0_0948_21437_i_fu_280_reg[1]_0\ => \p_0_0_0948_21437_i_fu_280_reg[1]\,
      \p_0_0_0948_21437_i_fu_280_reg[2]_0\ => \p_0_0_0948_21437_i_fu_280_reg[2]\,
      \p_0_0_0948_21437_i_fu_280_reg[3]_0\ => \p_0_0_0948_21437_i_fu_280_reg[3]\,
      \p_0_0_0948_21437_i_fu_280_reg[4]_0\ => \p_0_0_0948_21437_i_fu_280_reg[4]\,
      \p_0_0_0948_21437_i_fu_280_reg[5]_0\ => \p_0_0_0948_21437_i_fu_280_reg[5]\,
      \p_0_0_0948_21437_i_fu_280_reg[6]_0\ => \p_0_0_0948_21437_i_fu_280_reg[6]\,
      \p_0_0_0948_21437_i_fu_280_reg[7]_0\ => \p_0_0_0948_21437_i_fu_280_reg[7]\,
      \p_0_0_0948_21437_i_fu_280_reg[8]_0\ => \p_0_0_0948_21437_i_fu_280_reg[8]\,
      \p_0_0_0948_21437_i_fu_280_reg[9]_0\(9 downto 0) => p_0_0_0948_21438_lcssa1470_i_load_reg_490(9 downto 0),
      \p_0_0_0948_21437_i_fu_280_reg[9]_1\ => \p_0_0_0948_21437_i_fu_280_reg[9]\,
      \p_0_0_0948_21437_i_load_reg_2275_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(9 downto 0),
      \p_0_0_09491404_i_fu_264_reg[9]_0\(9 downto 0) => p_0_0_09491405_lcssa1456_i_load_reg_470(9 downto 0),
      \p_0_0_09491404_i_load_reg_2251_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(9 downto 0),
      \p_0_0_0949_114961507_i_fu_240_reg[9]_0\(9 downto 0) => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(9 downto 0),
      \p_0_0_0949_114961507_i_load_reg_2218_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(9 downto 0),
      \p_0_0_0949_21434_i_fu_276_reg[0]_0\ => \p_0_0_0949_21434_i_fu_276_reg[0]\,
      \p_0_0_0949_21434_i_fu_276_reg[1]_0\ => \p_0_0_0949_21434_i_fu_276_reg[1]\,
      \p_0_0_0949_21434_i_fu_276_reg[2]_0\ => \p_0_0_0949_21434_i_fu_276_reg[2]\,
      \p_0_0_0949_21434_i_fu_276_reg[3]_0\ => \p_0_0_0949_21434_i_fu_276_reg[3]\,
      \p_0_0_0949_21434_i_fu_276_reg[4]_0\ => \p_0_0_0949_21434_i_fu_276_reg[4]\,
      \p_0_0_0949_21434_i_fu_276_reg[5]_0\ => \p_0_0_0949_21434_i_fu_276_reg[5]\,
      \p_0_0_0949_21434_i_fu_276_reg[6]_0\ => \p_0_0_0949_21434_i_fu_276_reg[6]\,
      \p_0_0_0949_21434_i_fu_276_reg[7]_0\ => \p_0_0_0949_21434_i_fu_276_reg[7]\,
      \p_0_0_0949_21434_i_fu_276_reg[8]_0\ => \p_0_0_0949_21434_i_fu_276_reg[8]\,
      \p_0_0_0949_21434_i_fu_276_reg[9]_0\(9 downto 0) => p_0_0_0949_21435_lcssa1468_i_load_reg_485(9 downto 0),
      \p_0_0_0949_21434_i_fu_276_reg[9]_1\ => \p_0_0_0949_21434_i_fu_276_reg[9]\,
      \p_0_0_0949_21434_i_load_reg_2269_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(9 downto 0),
      \p_0_0_09501401_i_fu_260_reg[9]_0\(9 downto 0) => p_0_0_09501402_lcssa1454_i_load_reg_465(9 downto 0),
      \p_0_0_09501401_i_load_reg_2245_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(9 downto 0),
      \p_0_0_0950_114941505_i_fu_236_reg[9]_0\(9 downto 0) => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(9 downto 0),
      \p_0_0_0950_114941505_i_load_reg_2212_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(9 downto 0),
      \p_0_0_0950_21431_i_fu_272_reg[0]_0\ => \p_0_0_0950_21431_i_fu_272_reg[0]\,
      \p_0_0_0950_21431_i_fu_272_reg[1]_0\ => \p_0_0_0950_21431_i_fu_272_reg[1]\,
      \p_0_0_0950_21431_i_fu_272_reg[2]_0\ => \p_0_0_0950_21431_i_fu_272_reg[2]\,
      \p_0_0_0950_21431_i_fu_272_reg[3]_0\ => \p_0_0_0950_21431_i_fu_272_reg[3]\,
      \p_0_0_0950_21431_i_fu_272_reg[4]_0\ => \p_0_0_0950_21431_i_fu_272_reg[4]\,
      \p_0_0_0950_21431_i_fu_272_reg[5]_0\ => \p_0_0_0950_21431_i_fu_272_reg[5]\,
      \p_0_0_0950_21431_i_fu_272_reg[6]_0\ => \p_0_0_0950_21431_i_fu_272_reg[6]\,
      \p_0_0_0950_21431_i_fu_272_reg[7]_0\ => \p_0_0_0950_21431_i_fu_272_reg[7]\,
      \p_0_0_0950_21431_i_fu_272_reg[8]_0\ => \p_0_0_0950_21431_i_fu_272_reg[8]\,
      \p_0_0_0950_21431_i_fu_272_reg[9]_0\(9 downto 0) => p_0_0_0950_21432_lcssa1466_i_load_reg_480(9 downto 0),
      \p_0_0_0950_21431_i_fu_272_reg[9]_1\ => \p_0_0_0950_21431_i_fu_272_reg[9]\,
      \p_0_0_0950_21431_i_load_reg_2263_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(9 downto 0),
      \p_0_0_0_0_09081512_i_fu_248_reg[9]_0\(9 downto 0) => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(9 downto 0),
      \p_0_0_0_0_09081512_i_load_reg_2230_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(9 downto 0),
      \p_0_0_0_0_09141500_i_fu_224_reg[9]_0\(9 downto 0) => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(9 downto 0),
      \p_0_0_0_0_09141500_i_load_reg_2197_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(9 downto 0),
      \p_0_1_0_0_09091514_i_fu_252_reg[9]_0\(9 downto 0) => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(9 downto 0),
      \p_0_1_0_0_09091514_i_load_reg_2235_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(9 downto 0),
      \p_0_1_0_0_09151502_i_fu_228_reg[9]_0\(9 downto 0) => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(9 downto 0),
      \p_0_1_0_0_09151502_i_load_reg_2202_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(9 downto 0),
      \p_0_2_0_0_09101516_i_fu_256_reg[9]_0\(9 downto 0) => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(9 downto 0),
      \p_0_2_0_0_09101516_i_load_reg_2240_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(9 downto 0),
      \p_0_2_0_0_09161504_i_fu_232_reg[9]_0\(9 downto 0) => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(9 downto 0),
      \p_0_2_0_0_09161504_i_load_reg_2207_pp0_iter2_reg_reg[9]_0\(9 downto 0) => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(9 downto 0),
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push_2 => push_2,
      q1(29 downto 0) => q1(29 downto 0),
      ram_reg_bram_1 => \^cmp59_i_reg_545\,
      ram_reg_bram_1_0(29 downto 0) => ram_reg_bram_1(29 downto 0),
      ram_reg_bram_1_1 => ram_reg_bram_1_0,
      red_i_reg_560 => red_i_reg_560,
      x_phase_reg_451 => x_phase_reg_451
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_72,
      Q => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      R => ap_done_cache_reg
    );
\loopHeight_reg_441[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \^start_once_reg_0\,
      I1 => start_for_DebayerRandBatG_U0_full_n,
      I2 => DebayerRatBorBatR_U0_ap_start,
      I3 => \^ap_cs_fsm_reg[0]_0\(0),
      I4 => bayerPhase_c_full_n,
      I5 => bayerPhase_c1_empty_n,
      O => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\loopHeight_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(0),
      Q => loopHeight_reg_441(0),
      R => '0'
    );
\loopHeight_reg_441_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(10),
      Q => loopHeight_reg_441(10),
      R => '0'
    );
\loopHeight_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(1),
      Q => loopHeight_reg_441(1),
      R => '0'
    );
\loopHeight_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(2),
      Q => loopHeight_reg_441(2),
      R => '0'
    );
\loopHeight_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(3),
      Q => loopHeight_reg_441(3),
      R => '0'
    );
\loopHeight_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(4),
      Q => loopHeight_reg_441(4),
      R => '0'
    );
\loopHeight_reg_441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(5),
      Q => loopHeight_reg_441(5),
      R => '0'
    );
\loopHeight_reg_441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(6),
      Q => loopHeight_reg_441(6),
      R => '0'
    );
\loopHeight_reg_441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(7),
      Q => loopHeight_reg_441(7),
      R => '0'
    );
\loopHeight_reg_441_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(8),
      Q => loopHeight_reg_441(8),
      R => '0'
    );
\loopHeight_reg_441_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[10]_0\(9),
      Q => loopHeight_reg_441(9),
      R => '0'
    );
\loopWidth_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(0),
      Q => loopWidth_reg_446(0),
      R => '0'
    );
\loopWidth_reg_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(10),
      Q => loopWidth_reg_446(10),
      R => '0'
    );
\loopWidth_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(1),
      Q => loopWidth_reg_446(1),
      R => '0'
    );
\loopWidth_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(2),
      Q => loopWidth_reg_446(2),
      R => '0'
    );
\loopWidth_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(3),
      Q => loopWidth_reg_446(3),
      R => '0'
    );
\loopWidth_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(4),
      Q => loopWidth_reg_446(4),
      R => '0'
    );
\loopWidth_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(5),
      Q => loopWidth_reg_446(5),
      R => '0'
    );
\loopWidth_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(6),
      Q => loopWidth_reg_446(6),
      R => '0'
    );
\loopWidth_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(7),
      Q => loopWidth_reg_446(7),
      R => '0'
    );
\loopWidth_reg_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(8),
      Q => loopWidth_reg_446(8),
      R => '0'
    );
\loopWidth_reg_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[10]_0\(9),
      Q => loopWidth_reg_446(9),
      R => '0'
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2A2A2AAA"
    )
        port map (
      I0 => \^pop__0\,
      I1 => start_for_DebayerRatBorBatR_U0_full_n,
      I2 => Debayer_U0_ap_start,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => \mOutPtr_reg[0]\,
      I5 => start_once_reg,
      O => p_6_in_1
    );
\mOutPtr[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      I2 => DebayerRatBorBatR_U0_ap_start,
      O => \^pop__0\
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(0),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(0),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(1),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(1),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(2),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(2),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(3),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(3),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(4),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(4),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(5),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(5),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(6),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(6),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(7),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(7),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(8),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(8),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_fu_80_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481407_i_out(9),
      Q => p_0_0_09481408_lcssa1458_i_fu_80(9),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(0),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(0),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(1),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(1),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(2),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(2),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(3),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(3),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(4),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(4),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(5),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(5),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(6),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(6),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(7),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(7),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(8),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(8),
      R => '0'
    );
\p_0_0_09481408_lcssa1458_i_load_reg_475_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481408_lcssa1458_i_fu_80(9),
      Q => p_0_0_09481408_lcssa1458_i_load_reg_475(9),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(0),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(0),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(1),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(1),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(2),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(2),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(3),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(3),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(4),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(4),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(5),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(5),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(6),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(6),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(7),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(7),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(8),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(8),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_fu_116_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114981509_i_out(9),
      Q => p_0_0_0948_114981510_lcssa1546_i_fu_116(9),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(0),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(0),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(1),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(1),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(2),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(2),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(3),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(3),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(4),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(4),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(5),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(5),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(6),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(6),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(7),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(7),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(8),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(8),
      R => '0'
    );
\p_0_0_0948_114981510_lcssa1546_i_load_reg_520_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114981510_lcssa1546_i_fu_116(9),
      Q => p_0_0_0948_114981510_lcssa1546_i_load_reg_520(9),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(0),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(0),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(1),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(1),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(2),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(2),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(3),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(3),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(4),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(4),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(5),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(5),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(6),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(6),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(7),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(7),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(8),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(8),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_fu_92_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21437_i_out(9),
      Q => p_0_0_0948_21438_lcssa1470_i_fu_92(9),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(0),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(0),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(1),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(1),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(2),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(2),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(3),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(3),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(4),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(4),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(5),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(5),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(6),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(6),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(7),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(7),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(8),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(8),
      R => '0'
    );
\p_0_0_0948_21438_lcssa1470_i_load_reg_490_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21438_lcssa1470_i_fu_92(9),
      Q => p_0_0_0948_21438_lcssa1470_i_load_reg_490(9),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(0),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(0),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(1),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(1),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(2),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(2),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(3),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(3),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(4),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(4),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(5),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(5),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(6),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(6),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(7),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(7),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(8),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(8),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_fu_76_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491404_i_out(9),
      Q => p_0_0_09491405_lcssa1456_i_fu_76(9),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(0),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(0),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(1),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(1),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(2),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(2),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(3),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(3),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(4),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(4),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(5),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(5),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(6),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(6),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(7),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(7),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(8),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(8),
      R => '0'
    );
\p_0_0_09491405_lcssa1456_i_load_reg_470_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491405_lcssa1456_i_fu_76(9),
      Q => p_0_0_09491405_lcssa1456_i_load_reg_470(9),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(0),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(0),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(1),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(1),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(2),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(2),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(3),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(3),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(4),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(4),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(5),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(5),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(6),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(6),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(7),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(7),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(8),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(8),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_fu_112_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114961507_i_out(9),
      Q => p_0_0_0949_114961508_lcssa1544_i_fu_112(9),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(0),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(0),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(1),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(1),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(2),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(2),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(3),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(3),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(4),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(4),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(5),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(5),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(6),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(6),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(7),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(7),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(8),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(8),
      R => '0'
    );
\p_0_0_0949_114961508_lcssa1544_i_load_reg_515_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114961508_lcssa1544_i_fu_112(9),
      Q => p_0_0_0949_114961508_lcssa1544_i_load_reg_515(9),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(0),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(0),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(1),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(1),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(2),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(2),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(3),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(3),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(4),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(4),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(5),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(5),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(6),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(6),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(7),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(7),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(8),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(8),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_fu_88_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21434_i_out(9),
      Q => p_0_0_0949_21435_lcssa1468_i_fu_88(9),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(0),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(0),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(1),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(1),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(2),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(2),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(3),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(3),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(4),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(4),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(5),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(5),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(6),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(6),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(7),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(7),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(8),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(8),
      R => '0'
    );
\p_0_0_0949_21435_lcssa1468_i_load_reg_485_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21435_lcssa1468_i_fu_88(9),
      Q => p_0_0_0949_21435_lcssa1468_i_load_reg_485(9),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(0),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(0),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(1),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(1),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(2),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(2),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(3),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(3),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(4),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(4),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(5),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(5),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(6),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(6),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(7),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(7),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(8),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(8),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_fu_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501401_i_out(9),
      Q => p_0_0_09501402_lcssa1454_i_fu_72(9),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(0),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(0),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(1),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(1),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(2),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(2),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(3),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(3),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(4),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(4),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(5),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(5),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(6),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(6),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(7),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(7),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(8),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(8),
      R => '0'
    );
\p_0_0_09501402_lcssa1454_i_load_reg_465_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501402_lcssa1454_i_fu_72(9),
      Q => p_0_0_09501402_lcssa1454_i_load_reg_465(9),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(0),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(0),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(1),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(1),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(2),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(2),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(3),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(3),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(4),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(4),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(5),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(5),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(6),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(6),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(7),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(7),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(8),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(8),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_fu_108_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114941505_i_out(9),
      Q => p_0_0_0950_114941506_lcssa1542_i_fu_108(9),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(0),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(0),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(1),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(1),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(2),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(2),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(3),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(3),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(4),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(4),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(5),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(5),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(6),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(6),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(7),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(7),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(8),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(8),
      R => '0'
    );
\p_0_0_0950_114941506_lcssa1542_i_load_reg_510_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114941506_lcssa1542_i_fu_108(9),
      Q => p_0_0_0950_114941506_lcssa1542_i_load_reg_510(9),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(0),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(0),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(1),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(1),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(2),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(2),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(3),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(3),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(4),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(4),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(5),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(5),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(6),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(6),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(7),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(7),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(8),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(8),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_fu_84_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21431_i_out(9),
      Q => p_0_0_0950_21432_lcssa1466_i_fu_84(9),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(0),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(0),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(1),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(1),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(2),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(2),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(3),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(3),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(4),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(4),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(5),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(5),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(6),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(6),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(7),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(7),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(8),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(8),
      R => '0'
    );
\p_0_0_0950_21432_lcssa1466_i_load_reg_480_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21432_lcssa1466_i_fu_84(9),
      Q => p_0_0_0950_21432_lcssa1466_i_load_reg_480(9),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(0),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(0),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(1),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(1),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(2),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(2),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(3),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(3),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(4),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(4),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(5),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(5),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(6),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(6),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(7),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(7),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(8),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(8),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_fu_120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081512_i_out(9),
      Q => p_0_0_0_0_09081511_lcssa1548_i_fu_120(9),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(0),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(0),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(1),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(1),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(2),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(2),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(3),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(3),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(4),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(4),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(5),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(5),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(6),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(6),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(7),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(7),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(8),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(8),
      R => '0'
    );
\p_0_0_0_0_09081511_lcssa1548_i_load_reg_525_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081511_lcssa1548_i_fu_120(9),
      Q => p_0_0_0_0_09081511_lcssa1548_i_load_reg_525(9),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(0),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(0),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(1),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(1),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(2),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(2),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(3),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(3),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(4),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(4),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(5),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(5),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(6),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(6),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(7),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(7),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(8),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(8),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_fu_96_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141500_i_out(9),
      Q => p_0_0_0_0_09141499_lcssa1536_i_fu_96(9),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(0),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(0),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(1),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(1),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(2),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(2),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(3),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(3),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(4),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(4),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(5),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(5),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(6),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(6),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(7),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(7),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(8),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(8),
      R => '0'
    );
\p_0_0_0_0_09141499_lcssa1536_i_load_reg_495_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141499_lcssa1536_i_fu_96(9),
      Q => p_0_0_0_0_09141499_lcssa1536_i_load_reg_495(9),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(0),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(0),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(1),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(1),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(2),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(2),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(3),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(3),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(4),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(4),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(5),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(5),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(6),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(6),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(7),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(7),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(8),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(8),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_fu_124_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091514_i_out(9),
      Q => p_0_1_0_0_09091513_lcssa1550_i_fu_124(9),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(0),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(0),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(1),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(1),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(2),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(2),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(3),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(3),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(4),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(4),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(5),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(5),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(6),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(6),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(7),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(7),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(8),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(8),
      R => '0'
    );
\p_0_1_0_0_09091513_lcssa1550_i_load_reg_530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091513_lcssa1550_i_fu_124(9),
      Q => p_0_1_0_0_09091513_lcssa1550_i_load_reg_530(9),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(0),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(0),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(1),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(1),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(2),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(2),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(3),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(3),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(4),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(4),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(5),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(5),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(6),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(6),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(7),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(7),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(8),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(8),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_fu_100_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151502_i_out(9),
      Q => p_0_1_0_0_09151501_lcssa1538_i_fu_100(9),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(0),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(0),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(1),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(1),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(2),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(2),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(3),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(3),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(4),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(4),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(5),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(5),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(6),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(6),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(7),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(7),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(8),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(8),
      R => '0'
    );
\p_0_1_0_0_09151501_lcssa1538_i_load_reg_500_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151501_lcssa1538_i_fu_100(9),
      Q => p_0_1_0_0_09151501_lcssa1538_i_load_reg_500(9),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(0),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(0),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(1),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(1),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(2),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(2),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(3),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(3),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(4),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(4),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(5),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(5),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(6),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(6),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(7),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(7),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(8),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(8),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_fu_128_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101516_i_out(9),
      Q => p_0_2_0_0_09101515_lcssa1552_i_fu_128(9),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(0),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(0),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(1),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(1),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(2),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(2),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(3),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(3),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(4),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(4),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(5),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(5),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(6),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(6),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(7),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(7),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(8),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(8),
      R => '0'
    );
\p_0_2_0_0_09101515_lcssa1552_i_load_reg_535_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101515_lcssa1552_i_fu_128(9),
      Q => p_0_2_0_0_09101515_lcssa1552_i_load_reg_535(9),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(0),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(0),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(1),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(1),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(2),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(2),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(3),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(3),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(4),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(4),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(5),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(5),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(6),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(6),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(7),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(7),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(8),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(8),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_fu_104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_09151501_lcssa1538_i_fu_1000,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161504_i_out(9),
      Q => p_0_2_0_0_09161503_lcssa1540_i_fu_104(9),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(0),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(0),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(1),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(1),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(2),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(2),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(3),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(3),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(4),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(4),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(5),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(5),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(6),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(6),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(7),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(7),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(8),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(8),
      R => '0'
    );
\p_0_2_0_0_09161503_lcssa1540_i_load_reg_505_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161503_lcssa1540_i_fu_104(9),
      Q => p_0_2_0_0_09161503_lcssa1540_i_load_reg_505(9),
      R => '0'
    );
\red_i_reg_560[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(1),
      I1 => trunc_ln622_1_i_reg_456(2),
      I2 => trunc_ln622_1_i_reg_456(0),
      I3 => trunc_ln630_reg_540,
      I4 => \red_i_reg_560[0]_i_2_n_5\,
      I5 => \red_i_reg_560[0]_i_3_n_5\,
      O => red_i_fu_328_p2
    );
\red_i_reg_560[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(9),
      I1 => trunc_ln622_1_i_reg_456(10),
      I2 => trunc_ln622_1_i_reg_456(11),
      I3 => trunc_ln622_1_i_reg_456(12),
      I4 => trunc_ln622_1_i_reg_456(13),
      I5 => trunc_ln622_1_i_reg_456(14),
      O => \red_i_reg_560[0]_i_2_n_5\
    );
\red_i_reg_560[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(3),
      I1 => trunc_ln622_1_i_reg_456(4),
      I2 => trunc_ln622_1_i_reg_456(5),
      I3 => trunc_ln622_1_i_reg_456(6),
      I4 => trunc_ln622_1_i_reg_456(7),
      I5 => trunc_ln622_1_i_reg_456(8),
      O => \red_i_reg_560[0]_i_3_n_5\
    );
\red_i_reg_560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => red_i_fu_328_p2,
      Q => red_i_reg_560,
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0D0D0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      I2 => \^start_once_reg_0\,
      I3 => start_for_DebayerRandBatG_U0_full_n,
      I4 => DebayerRatBorBatR_U0_ap_start,
      O => \start_once_reg_i_1__1_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_5\,
      Q => \^start_once_reg_0\,
      R => ap_done_cache_reg
    );
\trunc_ln622_1_i_reg_456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(1),
      Q => trunc_ln622_1_i_reg_456(0),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(11),
      Q => trunc_ln622_1_i_reg_456(10),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(12),
      Q => trunc_ln622_1_i_reg_456(11),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(13),
      Q => trunc_ln622_1_i_reg_456(12),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(14),
      Q => trunc_ln622_1_i_reg_456(13),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(15),
      Q => trunc_ln622_1_i_reg_456(14),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(2),
      Q => trunc_ln622_1_i_reg_456(1),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(3),
      Q => trunc_ln622_1_i_reg_456(2),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(4),
      Q => trunc_ln622_1_i_reg_456(3),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(5),
      Q => trunc_ln622_1_i_reg_456(4),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(6),
      Q => trunc_ln622_1_i_reg_456(5),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(7),
      Q => trunc_ln622_1_i_reg_456(6),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(8),
      Q => trunc_ln622_1_i_reg_456(7),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(9),
      Q => trunc_ln622_1_i_reg_456(8),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(10),
      Q => trunc_ln622_1_i_reg_456(9),
      R => '0'
    );
\trunc_ln630_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^q\(0),
      Q => trunc_ln630_reg_540,
      R => '0'
    );
\x_phase_reg_451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(0),
      Q => x_phase_reg_451,
      R => '0'
    );
\xor_i_reg_555[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln630_reg_540,
      I1 => trunc_ln622_1_i_reg_456(0),
      O => xor_i_fu_322_p2(0)
    );
\xor_i_reg_555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_i_fu_322_p2(0),
      Q => xor_i_reg_555(0),
      R => '0'
    );
\xor_i_reg_555_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(10),
      Q => xor_i_reg_555(10),
      R => '0'
    );
\xor_i_reg_555_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(11),
      Q => xor_i_reg_555(11),
      R => '0'
    );
\xor_i_reg_555_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(12),
      Q => xor_i_reg_555(12),
      R => '0'
    );
\xor_i_reg_555_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(13),
      Q => xor_i_reg_555(13),
      R => '0'
    );
\xor_i_reg_555_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(14),
      Q => xor_i_reg_555(14),
      R => '0'
    );
\xor_i_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(1),
      Q => xor_i_reg_555(1),
      R => '0'
    );
\xor_i_reg_555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(2),
      Q => xor_i_reg_555(2),
      R => '0'
    );
\xor_i_reg_555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(3),
      Q => xor_i_reg_555(3),
      R => '0'
    );
\xor_i_reg_555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(4),
      Q => xor_i_reg_555(4),
      R => '0'
    );
\xor_i_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(5),
      Q => xor_i_reg_555(5),
      R => '0'
    );
\xor_i_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(6),
      Q => xor_i_reg_555(6),
      R => '0'
    );
\xor_i_reg_555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(7),
      Q => xor_i_reg_555(7),
      R => '0'
    );
\xor_i_reg_555_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(8),
      Q => xor_i_reg_555(8),
      R => '0'
    );
\xor_i_reg_555_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(9),
      Q => xor_i_reg_555(9),
      R => '0'
    );
\y_fu_68[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => y_4_fu_242_p2(0)
    );
\y_fu_68[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \y_fu_68[10]_i_2_n_5\,
      I4 => \^q\(6),
      I5 => \^q\(9),
      O => y_4_fu_242_p2(10)
    );
\y_fu_68[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \y_fu_68[10]_i_2_n_5\
    );
\y_fu_68[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => y_4_fu_242_p2(1)
    );
\y_fu_68[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => y_4_fu_242_p2(2)
    );
\y_fu_68[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => y_4_fu_242_p2(3)
    );
\y_fu_68[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => y_4_fu_242_p2(4)
    );
\y_fu_68[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => y_4_fu_242_p2(5)
    );
\y_fu_68[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \y_fu_68[10]_i_2_n_5\,
      O => y_4_fu_242_p2(6)
    );
\y_fu_68[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \y_fu_68[10]_i_2_n_5\,
      I2 => \^q\(6),
      O => y_4_fu_242_p2(7)
    );
\y_fu_68[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(6),
      I1 => \y_fu_68[10]_i_2_n_5\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => y_4_fu_242_p2(8)
    );
\y_fu_68[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => \y_fu_68[10]_i_2_n_5\,
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => y_4_fu_242_p2(9)
    );
\y_fu_68_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(0),
      Q => \^q\(0),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(10),
      Q => \^q\(10),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(1),
      Q => \^q\(1),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(2),
      Q => \^q\(2),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(3),
      Q => \^q\(3),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(4),
      Q => \^q\(4),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(5),
      Q => \^q\(5),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(6),
      Q => \^q\(6),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(7),
      Q => \^q\(7),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(8),
      Q => \^q\(8),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(9),
      Q => \^q\(9),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln228_reg_199_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p2 : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    m_axis_video_TREADY_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_i_i_reg_194_reg[11]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \icmp_ln228_reg_199_reg[0]_1\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \data_p1_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \data_p1_reg[29]_0\ : in STD_LOGIC;
    \data_p1_reg[29]_1\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    imgUnzip_empty_n : in STD_LOGIC;
    push : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[29]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \trunc_ln221_reg_184_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo is
  signal and_ln228_reg_207 : STD_LOGIC;
  signal \and_ln228_reg_207[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_p2 : STD_LOGIC;
  signal data_p2_0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7 : STD_LOGIC;
  signal i_2_fu_161_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_fu_72[10]_i_3_n_5\ : STD_LOGIC;
  signal i_fu_72_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^icmp_ln228_reg_199_reg[0]_0\ : STD_LOGIC;
  signal \^load_p2\ : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal regslice_both_m_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal \sof_reg_88_reg_n_5_[0]\ : STD_LOGIC;
  signal sub_i_i_fu_136_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \sub_i_i_fu_136_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_i_i_fu_136_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_10 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_11 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_12 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_5 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_6 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_7 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_8 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_9 : STD_LOGIC;
  signal sub_i_i_reg_194 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln221_reg_184 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal trunc_ln222_reg_189 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_fu_72[1]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \i_fu_72[2]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \i_fu_72[3]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \i_fu_72[4]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \i_fu_72[6]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \i_fu_72[7]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \i_fu_72[8]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \i_fu_72[9]_i_1\ : label is "soft_lutpair512";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sub_i_i_fu_136_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_i_fu_136_p2_carry__0\ : label is 35;
begin
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  \icmp_ln228_reg_199_reg[0]_0\ <= \^icmp_ln228_reg_199_reg[0]_0\;
  load_p2 <= \^load_p2\;
\and_ln228_reg_207[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \sof_reg_88_reg_n_5_[0]\,
      I1 => \^icmp_ln228_reg_199_reg[0]_0\,
      I2 => ap_CS_fsm_state2,
      I3 => and_ln228_reg_207,
      O => \and_ln228_reg_207[0]_i_1_n_5\
    );
\and_ln228_reg_207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln228_reg_207[0]_i_1_n_5\,
      Q => and_ln228_reg_207,
      R => '0'
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_3_n_5\,
      I1 => \ap_CS_fsm[3]_i_4_n_5\,
      I2 => \ap_CS_fsm[3]_i_5_n_5\,
      I3 => \ap_CS_fsm[3]_i_6_n_5\,
      O => \ap_CS_fsm[3]_i_2_n_5\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => trunc_ln221_reg_184(9),
      I1 => i_fu_72_reg(9),
      I2 => trunc_ln221_reg_184(10),
      I3 => i_fu_72_reg(10),
      O => \ap_CS_fsm[3]_i_3_n_5\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => trunc_ln221_reg_184(4),
      I1 => i_fu_72_reg(4),
      I2 => i_fu_72_reg(3),
      I3 => trunc_ln221_reg_184(3),
      I4 => i_fu_72_reg(5),
      I5 => trunc_ln221_reg_184(5),
      O => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => trunc_ln221_reg_184(0),
      I1 => i_fu_72_reg(0),
      I2 => i_fu_72_reg(2),
      I3 => trunc_ln221_reg_184(2),
      I4 => i_fu_72_reg(1),
      I5 => trunc_ln221_reg_184(1),
      O => \ap_CS_fsm[3]_i_5_n_5\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => trunc_ln221_reg_184(6),
      I1 => i_fu_72_reg(6),
      I2 => i_fu_72_reg(8),
      I3 => trunc_ln221_reg_184(8),
      I4 => i_fu_72_reg(7),
      I5 => trunc_ln221_reg_184(7),
      O => \ap_CS_fsm[3]_i_6_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
     port map (
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      E(0) => \^load_p2\,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1) => ap_CS_fsm_state3,
      Q(0) => \^ap_cs_fsm_reg[0]_0\(0),
      SR(0) => p_0_in,
      and_ln228_reg_207 => and_ln228_reg_207,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_reg_201_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13,
      \axi_last_reg_201_reg[0]_1\(11 downto 0) => sub_i_i_reg_194(11 downto 0),
      data_p2 => data_p2_0,
      data_p2_0 => data_p2,
      \data_p2_reg[0]\ => regslice_both_m_axis_video_V_user_V_U_n_5,
      \data_p2_reg[0]_0\ => regslice_both_m_axis_video_V_last_V_U_n_5,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      \icmp_ln230_reg_197_reg[0]_0\(0) => E(0),
      \icmp_ln230_reg_197_reg[0]_1\(10 downto 0) => trunc_ln222_reg_189(10 downto 0),
      imgUnzip_empty_n => imgUnzip_empty_n,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      push => push,
      \sof_2_reg_133_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12,
      \sof_2_reg_133_reg[0]_1\ => \sof_reg_88_reg_n_5_[0]\,
      \sof_reg_88_reg[0]\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_14,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_72[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_72_reg(0),
      O => i_2_fu_161_p2(0)
    );
\i_fu_72[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[3]_i_2_n_5\,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0
    );
\i_fu_72[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_72_reg(10),
      I1 => i_fu_72_reg(8),
      I2 => i_fu_72_reg(6),
      I3 => \i_fu_72[10]_i_3_n_5\,
      I4 => i_fu_72_reg(7),
      I5 => i_fu_72_reg(9),
      O => i_2_fu_161_p2(10)
    );
\i_fu_72[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => i_fu_72_reg(5),
      I1 => i_fu_72_reg(3),
      I2 => i_fu_72_reg(0),
      I3 => i_fu_72_reg(1),
      I4 => i_fu_72_reg(2),
      I5 => i_fu_72_reg(4),
      O => \i_fu_72[10]_i_3_n_5\
    );
\i_fu_72[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_72_reg(0),
      I1 => i_fu_72_reg(1),
      O => i_2_fu_161_p2(1)
    );
\i_fu_72[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_72_reg(2),
      I1 => i_fu_72_reg(1),
      I2 => i_fu_72_reg(0),
      O => i_2_fu_161_p2(2)
    );
\i_fu_72[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_72_reg(3),
      I1 => i_fu_72_reg(0),
      I2 => i_fu_72_reg(1),
      I3 => i_fu_72_reg(2),
      O => i_2_fu_161_p2(3)
    );
\i_fu_72[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_fu_72_reg(4),
      I1 => i_fu_72_reg(2),
      I2 => i_fu_72_reg(1),
      I3 => i_fu_72_reg(0),
      I4 => i_fu_72_reg(3),
      O => i_2_fu_161_p2(4)
    );
\i_fu_72[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_fu_72_reg(5),
      I1 => i_fu_72_reg(3),
      I2 => i_fu_72_reg(0),
      I3 => i_fu_72_reg(1),
      I4 => i_fu_72_reg(2),
      I5 => i_fu_72_reg(4),
      O => i_2_fu_161_p2(5)
    );
\i_fu_72[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_fu_72_reg(6),
      I1 => \i_fu_72[10]_i_3_n_5\,
      O => i_2_fu_161_p2(6)
    );
\i_fu_72[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_fu_72_reg(7),
      I1 => \i_fu_72[10]_i_3_n_5\,
      I2 => i_fu_72_reg(6),
      O => i_2_fu_161_p2(7)
    );
\i_fu_72[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_fu_72_reg(8),
      I1 => i_fu_72_reg(6),
      I2 => \i_fu_72[10]_i_3_n_5\,
      I3 => i_fu_72_reg(7),
      O => i_2_fu_161_p2(8)
    );
\i_fu_72[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_fu_72_reg(9),
      I1 => i_fu_72_reg(7),
      I2 => \i_fu_72[10]_i_3_n_5\,
      I3 => i_fu_72_reg(6),
      I4 => i_fu_72_reg(8),
      O => i_2_fu_161_p2(9)
    );
\i_fu_72_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(0),
      Q => i_fu_72_reg(0),
      R => p_0_in
    );
\i_fu_72_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(10),
      Q => i_fu_72_reg(10),
      R => p_0_in
    );
\i_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(1),
      Q => i_fu_72_reg(1),
      R => p_0_in
    );
\i_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(2),
      Q => i_fu_72_reg(2),
      R => p_0_in
    );
\i_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(3),
      Q => i_fu_72_reg(3),
      R => p_0_in
    );
\i_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(4),
      Q => i_fu_72_reg(4),
      R => p_0_in
    );
\i_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(5),
      Q => i_fu_72_reg(5),
      R => p_0_in
    );
\i_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(6),
      Q => i_fu_72_reg(6),
      R => p_0_in
    );
\i_fu_72_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(7),
      Q => i_fu_72_reg(7),
      R => p_0_in
    );
\i_fu_72_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(8),
      Q => i_fu_72_reg(8),
      R => p_0_in
    );
\i_fu_72_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(9),
      Q => i_fu_72_reg(9),
      R => p_0_in
    );
\icmp_ln228_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln228_reg_199_reg[0]_1\,
      Q => \^icmp_ln228_reg_199_reg[0]_0\,
      R => '0'
    );
regslice_both_m_axis_video_V_data_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized2\
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      E(0) => \^load_p2\,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^ap_cs_fsm_reg[0]_0\(0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm[3]_i_2_n_5\,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[29]_0\(29 downto 0) => \data_p1_reg[29]\(29 downto 0),
      \data_p1_reg[29]_1\ => \data_p1_reg[29]_0\,
      \data_p1_reg[29]_2\(29 downto 0) => \data_p1_reg[29]_1\(29 downto 0),
      \data_p2_reg[29]_0\(29 downto 0) => \data_p2_reg[29]\(29 downto 0),
      empty_n_reg => empty_n_reg,
      m_axis_video_TDATA(29 downto 0) => m_axis_video_TDATA(29 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_0 => m_axis_video_TREADY_0,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      m_axis_video_TVALID => m_axis_video_TVALID
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1\
     port map (
      E(0) => \^load_p2\,
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_last_V_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2,
      \data_p2_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_13,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_regslice_both__parameterized1_2\
     port map (
      E(0) => \^load_p2\,
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_user_V_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2_0,
      \data_p2_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_12,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\sof_reg_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7,
      Q => \sof_reg_88_reg_n_5_[0]\,
      R => '0'
    );
sub_i_i_fu_136_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => Q(0),
      CI_TOP => '0',
      CO(7) => sub_i_i_fu_136_p2_carry_n_5,
      CO(6) => sub_i_i_fu_136_p2_carry_n_6,
      CO(5) => sub_i_i_fu_136_p2_carry_n_7,
      CO(4) => sub_i_i_fu_136_p2_carry_n_8,
      CO(3) => sub_i_i_fu_136_p2_carry_n_9,
      CO(2) => sub_i_i_fu_136_p2_carry_n_10,
      CO(1) => sub_i_i_fu_136_p2_carry_n_11,
      CO(0) => sub_i_i_fu_136_p2_carry_n_12,
      DI(7 downto 0) => Q(8 downto 1),
      O(7 downto 0) => sub_i_i_fu_136_p2(8 downto 1),
      S(7 downto 0) => S(7 downto 0)
    );
\sub_i_i_fu_136_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_i_i_fu_136_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_i_i_fu_136_p2_carry__0_n_11\,
      CO(0) => \sub_i_i_fu_136_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => Q(10 downto 9),
      O(7 downto 3) => \NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_i_i_fu_136_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \sub_i_i_reg_194_reg[11]_0\(2 downto 0)
    );
\sub_i_i_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => D(0),
      Q => sub_i_i_reg_194(0),
      R => '0'
    );
\sub_i_i_reg_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(10),
      Q => sub_i_i_reg_194(10),
      R => '0'
    );
\sub_i_i_reg_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(11),
      Q => sub_i_i_reg_194(11),
      R => '0'
    );
\sub_i_i_reg_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(1),
      Q => sub_i_i_reg_194(1),
      R => '0'
    );
\sub_i_i_reg_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(2),
      Q => sub_i_i_reg_194(2),
      R => '0'
    );
\sub_i_i_reg_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(3),
      Q => sub_i_i_reg_194(3),
      R => '0'
    );
\sub_i_i_reg_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(4),
      Q => sub_i_i_reg_194(4),
      R => '0'
    );
\sub_i_i_reg_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(5),
      Q => sub_i_i_reg_194(5),
      R => '0'
    );
\sub_i_i_reg_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(6),
      Q => sub_i_i_reg_194(6),
      R => '0'
    );
\sub_i_i_reg_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(7),
      Q => sub_i_i_reg_194(7),
      R => '0'
    );
\sub_i_i_reg_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(8),
      Q => sub_i_i_reg_194(8),
      R => '0'
    );
\sub_i_i_reg_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => sub_i_i_fu_136_p2(9),
      Q => sub_i_i_reg_194(9),
      R => '0'
    );
\trunc_ln221_reg_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(0),
      Q => trunc_ln221_reg_184(0),
      R => '0'
    );
\trunc_ln221_reg_184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(10),
      Q => trunc_ln221_reg_184(10),
      R => '0'
    );
\trunc_ln221_reg_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(1),
      Q => trunc_ln221_reg_184(1),
      R => '0'
    );
\trunc_ln221_reg_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(2),
      Q => trunc_ln221_reg_184(2),
      R => '0'
    );
\trunc_ln221_reg_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(3),
      Q => trunc_ln221_reg_184(3),
      R => '0'
    );
\trunc_ln221_reg_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(4),
      Q => trunc_ln221_reg_184(4),
      R => '0'
    );
\trunc_ln221_reg_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(5),
      Q => trunc_ln221_reg_184(5),
      R => '0'
    );
\trunc_ln221_reg_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(6),
      Q => trunc_ln221_reg_184(6),
      R => '0'
    );
\trunc_ln221_reg_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(7),
      Q => trunc_ln221_reg_184(7),
      R => '0'
    );
\trunc_ln221_reg_184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(8),
      Q => trunc_ln221_reg_184(8),
      R => '0'
    );
\trunc_ln221_reg_184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => \trunc_ln221_reg_184_reg[10]_0\(9),
      Q => trunc_ln221_reg_184(9),
      R => '0'
    );
\trunc_ln222_reg_189[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      O => p_0_in
    );
\trunc_ln222_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(0),
      Q => trunc_ln222_reg_189(0),
      R => '0'
    );
\trunc_ln222_reg_189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(10),
      Q => trunc_ln222_reg_189(10),
      R => '0'
    );
\trunc_ln222_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(1),
      Q => trunc_ln222_reg_189(1),
      R => '0'
    );
\trunc_ln222_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(2),
      Q => trunc_ln222_reg_189(2),
      R => '0'
    );
\trunc_ln222_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(3),
      Q => trunc_ln222_reg_189(3),
      R => '0'
    );
\trunc_ln222_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(4),
      Q => trunc_ln222_reg_189(4),
      R => '0'
    );
\trunc_ln222_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(5),
      Q => trunc_ln222_reg_189(5),
      R => '0'
    );
\trunc_ln222_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(6),
      Q => trunc_ln222_reg_189(6),
      R => '0'
    );
\trunc_ln222_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(7),
      Q => trunc_ln222_reg_189(7),
      R => '0'
    );
\trunc_ln222_reg_189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(8),
      Q => trunc_ln222_reg_189(8),
      R => '0'
    );
\trunc_ln222_reg_189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_in,
      D => Q(9),
      Q => trunc_ln222_reg_189(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    start_once_reg : out STD_LOGIC;
    full_n : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    \conv3_i_i188669_reg_767_reg[9]\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    empty_n_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    imgUnzip_full_n : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    \p_0_0_0482_1663_fu_118_reg[9]\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \p_0_0_0480_1667_fu_126_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 29 downto 0 );
    icmp_ln1107_fu_229_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC;
    \ap_CS_fsm[2]_i_2__1_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    push_0 : in STD_LOGIC;
    \loopWidth_reg_281_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[2]_i_2__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal conv2_i_i_lcssa687_fu_76 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal conv2_i_i_lcssa687_fu_760 : STD_LOGIC;
  signal conv2_i_i_lcssa687_load_reg_289 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal loopWidth_reg_281 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \loopWidth_reg_281[16]_i_1_n_5\ : STD_LOGIC;
  signal p_0_0_0477655_lcssa668693_fu_88 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0477655_lcssa668693_load_reg_304 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0478653_lcssa666691_fu_84 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0478653_lcssa666691_fu_840 : STD_LOGIC;
  signal p_0_0_0478653_lcssa666691_load_reg_299 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0479657_lcssa664689_fu_80 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0479657_lcssa664689_load_reg_294 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0480_1_lcssa685_fu_72 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0481_1_lcssa683_fu_68 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0482_1_lcssa681_fu_64 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_0_0483_1_lcssa679_fu_60 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_0_0483_1_lcssa679_fu_600 : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_5\ : STD_LOGIC;
  signal y_2_fu_189_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_2_fu_189_p2_carry__0_n_10\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_11\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_12\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_7\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_8\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_9\ : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_10 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_11 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_12 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_5 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_6 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_7 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_8 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_9 : STD_LOGIC;
  signal y_fu_56_reg : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal zext_ln1147_1_fu_476_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln1148_1_fu_521_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal zext_ln1149_1_fu_566_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__2\ : label is "soft_lutpair537";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of y_2_fu_189_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \y_2_fu_189_p2_carry__0\ : label is 35;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2FFF22222222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__1_n_5\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \^ap_cs_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__1_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__1_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__1_n_5\,
      I2 => start_once_reg_reg_0,
      I3 => \ap_CS_fsm[2]_i_6__1_n_5\,
      I4 => start_once_reg_reg_1,
      I5 => \ap_CS_fsm[2]_i_8_n_5\,
      O => \ap_CS_fsm[2]_i_2__1_n_5\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_fu_56_reg(6),
      I1 => \ap_CS_fsm[2]_i_2__1_0\(3),
      I2 => \ap_CS_fsm[2]_i_2__1_0\(5),
      I3 => y_fu_56_reg(8),
      I4 => \ap_CS_fsm[2]_i_2__1_0\(4),
      I5 => y_fu_56_reg(7),
      O => \ap_CS_fsm[2]_i_3__1_n_5\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_fu_56_reg(9),
      I1 => \ap_CS_fsm[2]_i_2__1_0\(6),
      I2 => \ap_CS_fsm[2]_i_2__1_0\(7),
      I3 => y_fu_56_reg(10),
      I4 => \ap_CS_fsm[2]_i_2__1_0\(8),
      I5 => y_fu_56_reg(11),
      O => \ap_CS_fsm[2]_i_4__1_n_5\
    );
\ap_CS_fsm[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_fu_56_reg(3),
      I1 => \ap_CS_fsm[2]_i_2__1_0\(0),
      I2 => \ap_CS_fsm[2]_i_2__1_0\(1),
      I3 => y_fu_56_reg(4),
      I4 => \ap_CS_fsm[2]_i_2__1_0\(2),
      I5 => y_fu_56_reg(5),
      O => \ap_CS_fsm[2]_i_6__1_n_5\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => y_fu_56_reg(12),
      I1 => \ap_CS_fsm[2]_i_2__1_0\(9),
      I2 => \ap_CS_fsm[2]_i_2__1_0\(11),
      I3 => y_fu_56_reg(14),
      I4 => \ap_CS_fsm[2]_i_2__1_0\(10),
      I5 => y_fu_56_reg(13),
      O => \ap_CS_fsm[2]_i_8_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\conv2_i_i_lcssa687_fu_76_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa687_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(0),
      Q => conv2_i_i_lcssa687_fu_76(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa687_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa687_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(1),
      Q => conv2_i_i_lcssa687_fu_76(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa687_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa687_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(2),
      Q => conv2_i_i_lcssa687_fu_76(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa687_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa687_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(3),
      Q => conv2_i_i_lcssa687_fu_76(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa687_fu_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa687_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(4),
      Q => conv2_i_i_lcssa687_fu_76(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa687_fu_76_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa687_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(5),
      Q => conv2_i_i_lcssa687_fu_76(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa687_fu_76_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa687_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(6),
      Q => conv2_i_i_lcssa687_fu_76(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa687_load_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa687_fu_76(0),
      Q => conv2_i_i_lcssa687_load_reg_289(0),
      R => '0'
    );
\conv2_i_i_lcssa687_load_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa687_fu_76(1),
      Q => conv2_i_i_lcssa687_load_reg_289(1),
      R => '0'
    );
\conv2_i_i_lcssa687_load_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa687_fu_76(2),
      Q => conv2_i_i_lcssa687_load_reg_289(2),
      R => '0'
    );
\conv2_i_i_lcssa687_load_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa687_fu_76(3),
      Q => conv2_i_i_lcssa687_load_reg_289(3),
      R => '0'
    );
\conv2_i_i_lcssa687_load_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa687_fu_76(4),
      Q => conv2_i_i_lcssa687_load_reg_289(4),
      R => '0'
    );
\conv2_i_i_lcssa687_load_reg_289_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa687_fu_76(5),
      Q => conv2_i_i_lcssa687_load_reg_289(5),
      R => '0'
    );
\conv2_i_i_lcssa687_load_reg_289_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa687_fu_76(6),
      Q => conv2_i_i_lcssa687_load_reg_289(6),
      R => '0'
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => start_for_ZipperRemoval_U0_full_n,
      I2 => Debayer_U0_ap_start,
      I3 => empty_n_reg,
      O => full_n
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      E(0) => p_0_0_0483_1_lcssa679_fu_600,
      Q(9 downto 0) => zext_ln1148_1_fu_521_p1(10 downto 1),
      SR(0) => \loopWidth_reg_281[16]_i_1_n_5\,
      \add_ln1147_1_fu_494_p2__1_carry__0_0\(9 downto 0) => p_0_0_0482_1_lcssa681_fu_64(9 downto 0),
      \add_ln1148_1_fu_539_p2__1_carry__0_0\(9 downto 0) => p_0_0_0481_1_lcssa683_fu_68(9 downto 0),
      \add_ln1149_1_fu_584_p2__1_carry__0_0\(9 downto 0) => p_0_0_0480_1_lcssa685_fu_72(9 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55,
      \ap_CS_fsm_reg[3]\(0) => conv2_i_i_lcssa687_fu_760,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_1(0) => E(0),
      ap_loop_exit_ready_pp0_iter2_reg_reg_0(0) => p_0_0_0478653_lcssa666691_fu_840,
      ap_loop_init_int_reg(6 downto 0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(6 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \conv2_i_i_lcssa687_fu_76_reg[0]\(1) => ap_CS_fsm_state4,
      \conv2_i_i_lcssa687_fu_76_reg[0]\(0) => ap_CS_fsm_state3,
      \conv3_i_i188669_reg_767_reg[9]_0\(29 downto 0) => \conv3_i_i188669_reg_767_reg[9]\(29 downto 0),
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      \icmp_ln1101_reg_721_reg[0]_0\(16 downto 0) => loopWidth_reg_281(16 downto 0),
      icmp_ln1107_fu_229_p2_carry_0(15 downto 0) => icmp_ln1107_fu_229_p2_carry(15 downto 0),
      icmp_ln1144_2_fu_441_p2_carry_0(6 downto 0) => p_0_0_0483_1_lcssa679_fu_60(6 downto 0),
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \p_0_0_0480_1667_fu_126_reg[0]_0\ => \p_0_0_0480_1667_fu_126_reg[0]\,
      \p_0_0_0480_1667_fu_126_reg[9]_0\(9 downto 0) => p_0_0_0477655_lcssa668693_load_reg_304(9 downto 0),
      \p_0_0_0480_1667_load_reg_749_reg[9]_0\(9 downto 0) => zext_ln1149_1_fu_566_p1(10 downto 1),
      \p_0_0_0481_1665_fu_122_reg[9]_0\(9 downto 0) => p_0_0_0478653_lcssa666691_load_reg_299(9 downto 0),
      \p_0_0_0482_1663_fu_118_reg[9]_0\(29 downto 0) => \p_0_0_0482_1663_fu_118_reg[9]\(29 downto 0),
      \p_0_0_0482_1663_fu_118_reg[9]_1\(29 downto 0) => D(29 downto 0),
      \p_0_0_0482_1663_fu_118_reg[9]_2\(9 downto 0) => p_0_0_0479657_lcssa664689_load_reg_294(9 downto 0),
      \p_0_0_0482_1663_load_reg_733_reg[9]_0\(9 downto 0) => zext_ln1147_1_fu_476_p1(10 downto 1),
      \p_0_0_0483_1662_fu_114_reg[6]_0\(6 downto 0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o(6 downto 0),
      \p_0_0_0483_1662_fu_114_reg[6]_1\(6 downto 0) => conv2_i_i_lcssa687_load_reg_289(6 downto 0),
      p_9_in => p_9_in,
      push => push,
      push_0 => push_0
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_55,
      Q => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      R => ap_rst_n_inv
    );
\loopWidth_reg_281[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => \^start_once_reg\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => ZipperRemoval_U0_ap_start,
      O => \loopWidth_reg_281[16]_i_1_n_5\
    );
\loopWidth_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(0),
      Q => loopWidth_reg_281(0),
      R => '0'
    );
\loopWidth_reg_281_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(10),
      Q => loopWidth_reg_281(10),
      R => '0'
    );
\loopWidth_reg_281_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(11),
      Q => loopWidth_reg_281(11),
      R => '0'
    );
\loopWidth_reg_281_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(12),
      Q => loopWidth_reg_281(12),
      R => '0'
    );
\loopWidth_reg_281_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(13),
      Q => loopWidth_reg_281(13),
      R => '0'
    );
\loopWidth_reg_281_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(14),
      Q => loopWidth_reg_281(14),
      R => '0'
    );
\loopWidth_reg_281_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(15),
      Q => loopWidth_reg_281(15),
      R => '0'
    );
\loopWidth_reg_281_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(16),
      Q => loopWidth_reg_281(16),
      R => '0'
    );
\loopWidth_reg_281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(1),
      Q => loopWidth_reg_281(1),
      R => '0'
    );
\loopWidth_reg_281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(2),
      Q => loopWidth_reg_281(2),
      R => '0'
    );
\loopWidth_reg_281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(3),
      Q => loopWidth_reg_281(3),
      R => '0'
    );
\loopWidth_reg_281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(4),
      Q => loopWidth_reg_281(4),
      R => '0'
    );
\loopWidth_reg_281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(5),
      Q => loopWidth_reg_281(5),
      R => '0'
    );
\loopWidth_reg_281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(6),
      Q => loopWidth_reg_281(6),
      R => '0'
    );
\loopWidth_reg_281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(7),
      Q => loopWidth_reg_281(7),
      R => '0'
    );
\loopWidth_reg_281_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(8),
      Q => loopWidth_reg_281(8),
      R => '0'
    );
\loopWidth_reg_281_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => \loopWidth_reg_281_reg[16]_0\(9),
      Q => loopWidth_reg_281(9),
      R => '0'
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__1_n_5\,
      I2 => ZipperRemoval_U0_ap_start,
      O => \^ap_cs_fsm_reg[1]_0\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(1),
      Q => p_0_0_0477655_lcssa668693_fu_88(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(2),
      Q => p_0_0_0477655_lcssa668693_fu_88(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(3),
      Q => p_0_0_0477655_lcssa668693_fu_88(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(4),
      Q => p_0_0_0477655_lcssa668693_fu_88(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(5),
      Q => p_0_0_0477655_lcssa668693_fu_88(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(6),
      Q => p_0_0_0477655_lcssa668693_fu_88(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(7),
      Q => p_0_0_0477655_lcssa668693_fu_88(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(8),
      Q => p_0_0_0477655_lcssa668693_fu_88(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(9),
      Q => p_0_0_0477655_lcssa668693_fu_88(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_fu_88_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1149_1_fu_566_p1(10),
      Q => p_0_0_0477655_lcssa668693_fu_88(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(0),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(0),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(1),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(1),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(2),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(2),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(3),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(3),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(4),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(4),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(5),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(5),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(6),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(6),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(7),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(7),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(8),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(8),
      R => '0'
    );
\p_0_0_0477655_lcssa668693_load_reg_304_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477655_lcssa668693_fu_88(9),
      Q => p_0_0_0477655_lcssa668693_load_reg_304(9),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(1),
      Q => p_0_0_0478653_lcssa666691_fu_84(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(2),
      Q => p_0_0_0478653_lcssa666691_fu_84(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(3),
      Q => p_0_0_0478653_lcssa666691_fu_84(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(4),
      Q => p_0_0_0478653_lcssa666691_fu_84(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(5),
      Q => p_0_0_0478653_lcssa666691_fu_84(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(6),
      Q => p_0_0_0478653_lcssa666691_fu_84(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(7),
      Q => p_0_0_0478653_lcssa666691_fu_84(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(8),
      Q => p_0_0_0478653_lcssa666691_fu_84(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(9),
      Q => p_0_0_0478653_lcssa666691_fu_84(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_fu_84_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1148_1_fu_521_p1(10),
      Q => p_0_0_0478653_lcssa666691_fu_84(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(0),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(0),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(1),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(1),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(2),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(2),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(3),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(3),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(4),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(4),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(5),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(5),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(6),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(6),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(7),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(7),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(8),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(8),
      R => '0'
    );
\p_0_0_0478653_lcssa666691_load_reg_299_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478653_lcssa666691_fu_84(9),
      Q => p_0_0_0478653_lcssa666691_load_reg_299(9),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(1),
      Q => p_0_0_0479657_lcssa664689_fu_80(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(2),
      Q => p_0_0_0479657_lcssa664689_fu_80(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(3),
      Q => p_0_0_0479657_lcssa664689_fu_80(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(4),
      Q => p_0_0_0479657_lcssa664689_fu_80(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(5),
      Q => p_0_0_0479657_lcssa664689_fu_80(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(6),
      Q => p_0_0_0479657_lcssa664689_fu_80(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(7),
      Q => p_0_0_0479657_lcssa664689_fu_80(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(8),
      Q => p_0_0_0479657_lcssa664689_fu_80(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(9),
      Q => p_0_0_0479657_lcssa664689_fu_80(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_fu_80_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478653_lcssa666691_fu_840,
      D => zext_ln1147_1_fu_476_p1(10),
      Q => p_0_0_0479657_lcssa664689_fu_80(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(0),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(0),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(1),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(1),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(2),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(2),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(3),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(3),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(4),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(4),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(5),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(5),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(6),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(6),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(7),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(7),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(8),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(8),
      R => '0'
    );
\p_0_0_0479657_lcssa664689_load_reg_294_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479657_lcssa664689_fu_80(9),
      Q => p_0_0_0479657_lcssa664689_load_reg_294(9),
      R => '0'
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(1),
      Q => p_0_0_0480_1_lcssa685_fu_72(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(2),
      Q => p_0_0_0480_1_lcssa685_fu_72(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(3),
      Q => p_0_0_0480_1_lcssa685_fu_72(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(4),
      Q => p_0_0_0480_1_lcssa685_fu_72(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(5),
      Q => p_0_0_0480_1_lcssa685_fu_72(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(6),
      Q => p_0_0_0480_1_lcssa685_fu_72(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(7),
      Q => p_0_0_0480_1_lcssa685_fu_72(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(8),
      Q => p_0_0_0480_1_lcssa685_fu_72(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(9),
      Q => p_0_0_0480_1_lcssa685_fu_72(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa685_fu_72_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1149_1_fu_566_p1(10),
      Q => p_0_0_0480_1_lcssa685_fu_72(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(1),
      Q => p_0_0_0481_1_lcssa683_fu_68(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(2),
      Q => p_0_0_0481_1_lcssa683_fu_68(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(3),
      Q => p_0_0_0481_1_lcssa683_fu_68(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(4),
      Q => p_0_0_0481_1_lcssa683_fu_68(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(5),
      Q => p_0_0_0481_1_lcssa683_fu_68(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(6),
      Q => p_0_0_0481_1_lcssa683_fu_68(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(7),
      Q => p_0_0_0481_1_lcssa683_fu_68(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(8),
      Q => p_0_0_0481_1_lcssa683_fu_68(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(9),
      Q => p_0_0_0481_1_lcssa683_fu_68(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa683_fu_68_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1148_1_fu_521_p1(10),
      Q => p_0_0_0481_1_lcssa683_fu_68(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(1),
      Q => p_0_0_0482_1_lcssa681_fu_64(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(2),
      Q => p_0_0_0482_1_lcssa681_fu_64(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(3),
      Q => p_0_0_0482_1_lcssa681_fu_64(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(4),
      Q => p_0_0_0482_1_lcssa681_fu_64(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(5),
      Q => p_0_0_0482_1_lcssa681_fu_64(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(6),
      Q => p_0_0_0482_1_lcssa681_fu_64(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(7),
      Q => p_0_0_0482_1_lcssa681_fu_64(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(8),
      Q => p_0_0_0482_1_lcssa681_fu_64(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(9),
      Q => p_0_0_0482_1_lcssa681_fu_64(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa681_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => zext_ln1147_1_fu_476_p1(10),
      Q => p_0_0_0482_1_lcssa681_fu_64(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa679_fu_60_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o(0),
      Q => p_0_0_0483_1_lcssa679_fu_60(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa679_fu_60_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o(1),
      Q => p_0_0_0483_1_lcssa679_fu_60(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa679_fu_60_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o(2),
      Q => p_0_0_0483_1_lcssa679_fu_60(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa679_fu_60_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o(3),
      Q => p_0_0_0483_1_lcssa679_fu_60(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa679_fu_60_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o(4),
      Q => p_0_0_0483_1_lcssa679_fu_60(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa679_fu_60_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o(5),
      Q => p_0_0_0483_1_lcssa679_fu_60(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa679_fu_60_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa679_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1658_out_o(6),
      Q => p_0_0_0483_1_lcssa679_fu_60(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0D0D0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__1_n_5\,
      I2 => \^start_once_reg\,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I4 => ZipperRemoval_U0_ap_start,
      O => \start_once_reg_i_1__2_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_5\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
y_2_fu_189_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => y_2_fu_189_p2_carry_n_5,
      CO(6) => y_2_fu_189_p2_carry_n_6,
      CO(5) => y_2_fu_189_p2_carry_n_7,
      CO(4) => y_2_fu_189_p2_carry_n_8,
      CO(3) => y_2_fu_189_p2_carry_n_9,
      CO(2) => y_2_fu_189_p2_carry_n_10,
      CO(1) => y_2_fu_189_p2_carry_n_11,
      CO(0) => y_2_fu_189_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_2_fu_189_p2(8 downto 1),
      S(7 downto 2) => y_fu_56_reg(8 downto 3),
      S(1 downto 0) => \^q\(2 downto 1)
    );
\y_2_fu_189_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => y_2_fu_189_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \y_2_fu_189_p2_carry__0_n_7\,
      CO(4) => \y_2_fu_189_p2_carry__0_n_8\,
      CO(3) => \y_2_fu_189_p2_carry__0_n_9\,
      CO(2) => \y_2_fu_189_p2_carry__0_n_10\,
      CO(1) => \y_2_fu_189_p2_carry__0_n_11\,
      CO(0) => \y_2_fu_189_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => y_2_fu_189_p2(15 downto 9),
      S(7) => '0',
      S(6) => \^q\(3),
      S(5 downto 0) => y_fu_56_reg(14 downto 9)
    );
\y_fu_56[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => y_2_fu_189_p2(0)
    );
\y_fu_56_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(0),
      Q => \^q\(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(10),
      Q => y_fu_56_reg(10),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(11),
      Q => y_fu_56_reg(11),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(12),
      Q => y_fu_56_reg(12),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(13),
      Q => y_fu_56_reg(13),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(14),
      Q => y_fu_56_reg(14),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(15),
      Q => \^q\(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(1),
      Q => \^q\(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(2),
      Q => \^q\(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(3),
      Q => y_fu_56_reg(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(4),
      Q => y_fu_56_reg(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(5),
      Q => y_fu_56_reg(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(6),
      Q => y_fu_56_reg(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(7),
      Q => y_fu_56_reg(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(8),
      Q => y_fu_56_reg(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_2_fu_189_p2(9),
      Q => y_fu_56_reg(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \cmp84_reg_666_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_height_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : out STD_LOGIC;
    push : out STD_LOGIC;
    Debayer_U0_ap_ready : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    \cmp84_reg_666_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18\ : out STD_LOGIC;
    \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    imgBayer_dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zext_ln274_reg_531_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \loopHeight_reg_536_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \loopWidth_reg_541_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \loopWidth_reg_541_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    imgG_full_n : in STD_LOGIC;
    \empty_146_fu_312_reg[0]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[1]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[2]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[3]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[4]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[5]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[6]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[7]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[8]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[9]\ : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_DebayerRatBorBatR_U0_full_n : in STD_LOGIC;
    \y_fu_74_reg[16]_0\ : in STD_LOGIC;
    bayerPhase_c1_full_n : in STD_LOGIC;
    \loopHeight_reg_536_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \loopWidth_reg_541_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^debayer_u0_ap_ready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][19]_i_3_n_5\ : STD_LOGIC;
  signal and226_cast_fu_377_p1 : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_1__3_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal cmp170_fu_393_p2 : STD_LOGIC;
  signal cmp170_reg_686 : STD_LOGIC;
  signal \cmp170_reg_686[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp170_reg_686[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp170_reg_686[0]_i_4_n_5\ : STD_LOGIC;
  signal cmp689_fu_387_p2 : STD_LOGIC;
  signal cmp689_reg_681 : STD_LOGIC;
  signal \cmp689_reg_681[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp689_reg_681[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp84_fu_357_p2 : STD_LOGIC;
  signal \cmp84_fu_357_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_10_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_11_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_12_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_13_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_14_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_15_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_16_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_1_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_2_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_3_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_4_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_5_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_6_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_7_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_8_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_i_9_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_10 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_11 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_12 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_5 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_6 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_7 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_8 : STD_LOGIC;
  signal cmp84_fu_357_p2_carry_n_9 : STD_LOGIC;
  signal \^cmp84_reg_666_reg[0]_0\ : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal g_reg_4263 : STD_LOGIC_VECTOR ( 14 downto 10 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_219 : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_220 : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_226 : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal icmp_ln315_fu_286_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln315_fu_286_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln439_reg_3865_pp0_iter9_reg : STD_LOGIC;
  signal loopHeight_fu_248_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \loopHeight_fu_248_p2_carry__0_n_10\ : STD_LOGIC;
  signal \loopHeight_fu_248_p2_carry__0_n_11\ : STD_LOGIC;
  signal \loopHeight_fu_248_p2_carry__0_n_12\ : STD_LOGIC;
  signal \loopHeight_fu_248_p2_carry__0_n_6\ : STD_LOGIC;
  signal \loopHeight_fu_248_p2_carry__0_n_7\ : STD_LOGIC;
  signal \loopHeight_fu_248_p2_carry__0_n_8\ : STD_LOGIC;
  signal \loopHeight_fu_248_p2_carry__0_n_9\ : STD_LOGIC;
  signal loopHeight_fu_248_p2_carry_n_10 : STD_LOGIC;
  signal loopHeight_fu_248_p2_carry_n_11 : STD_LOGIC;
  signal loopHeight_fu_248_p2_carry_n_12 : STD_LOGIC;
  signal loopHeight_fu_248_p2_carry_n_5 : STD_LOGIC;
  signal loopHeight_fu_248_p2_carry_n_6 : STD_LOGIC;
  signal loopHeight_fu_248_p2_carry_n_7 : STD_LOGIC;
  signal loopHeight_fu_248_p2_carry_n_8 : STD_LOGIC;
  signal loopHeight_fu_248_p2_carry_n_9 : STD_LOGIC;
  signal loopHeight_reg_536 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal loopWidth_fu_258_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \loopWidth_fu_258_p2_carry__0_n_10\ : STD_LOGIC;
  signal \loopWidth_fu_258_p2_carry__0_n_11\ : STD_LOGIC;
  signal \loopWidth_fu_258_p2_carry__0_n_12\ : STD_LOGIC;
  signal \loopWidth_fu_258_p2_carry__0_n_6\ : STD_LOGIC;
  signal \loopWidth_fu_258_p2_carry__0_n_7\ : STD_LOGIC;
  signal \loopWidth_fu_258_p2_carry__0_n_8\ : STD_LOGIC;
  signal \loopWidth_fu_258_p2_carry__0_n_9\ : STD_LOGIC;
  signal loopWidth_fu_258_p2_carry_n_10 : STD_LOGIC;
  signal loopWidth_fu_258_p2_carry_n_11 : STD_LOGIC;
  signal loopWidth_fu_258_p2_carry_n_12 : STD_LOGIC;
  signal loopWidth_fu_258_p2_carry_n_5 : STD_LOGIC;
  signal loopWidth_fu_258_p2_carry_n_6 : STD_LOGIC;
  signal loopWidth_fu_258_p2_carry_n_7 : STD_LOGIC;
  signal loopWidth_fu_258_p2_carry_n_8 : STD_LOGIC;
  signal loopWidth_fu_258_p2_carry_n_9 : STD_LOGIC;
  signal loopWidth_reg_541 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal out_y_fu_367_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \out_y_fu_367_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_10\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_11\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_12\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_5\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_6\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_7\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_8\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__0_n_9\ : STD_LOGIC;
  signal \out_y_fu_367_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_1_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_2_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_3_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_4_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_5_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_6_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_i_7_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_10 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_11 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_12 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_5 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_6 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_7 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_8 : STD_LOGIC;
  signal out_y_fu_367_p2_carry_n_9 : STD_LOGIC;
  signal out_y_reg_671 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal p_lcssa50195052_fu_78 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50195052_load_reg_566 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50215054_fu_82 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50215054_load_reg_571 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50225056_fu_86 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50225056_load_reg_576 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50235058_fu_90 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50235058_load_reg_581 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50255060_fu_94 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50255060_load_reg_586 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50265062_fu_98 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50265062_load_reg_591 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50275064_fu_102 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50275064_load_reg_596 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50295066_fu_106 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50295066_load_reg_601 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50305068_fu_110 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50305068_load_reg_606 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50315070_fu_114 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50315070_load_reg_611 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50335072_fu_118 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50335072_load_reg_616 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50345074_fu_122 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50345074_load_reg_621 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50355076_fu_126 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50355076_load_reg_626 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50375078_fu_130 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50375078_load_reg_631 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50385080_fu_134 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa50385080_load_reg_636 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51955201_fu_138 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51955201_fu_1380 : STD_LOGIC;
  signal p_lcssa51955201_load_reg_641 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51965203_fu_142 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51965203_fu_1420 : STD_LOGIC;
  signal p_lcssa51965203_load_reg_646 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51975205_fu_146 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51975205_load_reg_651 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51985207_fu_150 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51985207_load_reg_656 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51995209_fu_154 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_lcssa51995209_load_reg_661 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_5 : STD_LOGIC;
  signal trunc_ln293_1_reg_551 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_phase_reg_546 : STD_LOGIC;
  signal xor_fu_381_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_reg_676 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \y_7_reg_557_reg_n_5_[10]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[11]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[12]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[13]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[14]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[15]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[16]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[1]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[2]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[3]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[4]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[5]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[6]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[7]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[8]\ : STD_LOGIC;
  signal \y_7_reg_557_reg_n_5_[9]\ : STD_LOGIC;
  signal \y_fu_74[0]_i_2_n_5\ : STD_LOGIC;
  signal y_fu_74_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \y_fu_74_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_74_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal zext_ln274_reg_531 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_cmp84_fu_357_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cmp84_fu_357_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cmp84_fu_357_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_out_y_fu_367_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_fu_367_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_fu_367_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_fu_367_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp170_reg_686[0]_i_2\ : label is "soft_lutpair222";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cmp84_fu_357_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of \cmp84_fu_357_p2_carry__0\ : label is 14;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of out_y_fu_367_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \out_y_fu_367_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_fu_367_p2_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \start_once_reg_i_1__0\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of start_once_reg_i_2 : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \xor_reg_676[0]_i_1\ : label is "soft_lutpair222";
  attribute ADDER_THRESHOLD of \y_fu_74_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \y_fu_74_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \y_fu_74_reg[8]_i_1\ : label is 16;
begin
  CO(0) <= \^co\(0);
  Debayer_U0_ap_ready <= \^debayer_u0_ap_ready\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_CS_fsm_reg[0]_0\ <= \^ap_cs_fsm_reg[0]_0\;
  ap_rst_n_0 <= \^ap_rst_n_0\;
  \cmp84_reg_666_reg[0]_0\ <= \^cmp84_reg_666_reg[0]_0\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => g_reg_4263(10),
      I1 => g_reg_4263(11),
      I2 => g_reg_4263(12),
      I3 => g_reg_4263(13),
      I4 => g_reg_4263(14),
      I5 => icmp_ln439_reg_3865_pp0_iter9_reg,
      O => \SRL_SIG[0][19]_i_3_n_5\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\,
      I1 => \^q\(0),
      I2 => \^co\(0),
      I3 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => \ap_CS_fsm[2]_i_1__3_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__3_n_5\,
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_0\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_220,
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_219,
      I2 => ap_loop_exit_ready_pp0_iter9_reg,
      I3 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I4 => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => ap_done_cache_i_1_n_5
    );
\cmp170_reg_686[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cmp170_reg_686[0]_i_2_n_5\,
      I1 => \y_7_reg_557_reg_n_5_[2]\,
      I2 => \y_7_reg_557_reg_n_5_[1]\,
      I3 => \cmp170_reg_686[0]_i_3_n_5\,
      I4 => \cmp170_reg_686[0]_i_4_n_5\,
      O => cmp170_fu_393_p2
    );
\cmp170_reg_686[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[4]\,
      I1 => \y_7_reg_557_reg_n_5_[3]\,
      I2 => and226_cast_fu_377_p1,
      O => \cmp170_reg_686[0]_i_2_n_5\
    );
\cmp170_reg_686[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[15]\,
      I1 => \y_7_reg_557_reg_n_5_[16]\,
      I2 => \y_7_reg_557_reg_n_5_[13]\,
      I3 => \y_7_reg_557_reg_n_5_[14]\,
      I4 => \y_7_reg_557_reg_n_5_[12]\,
      I5 => \y_7_reg_557_reg_n_5_[11]\,
      O => \cmp170_reg_686[0]_i_3_n_5\
    );
\cmp170_reg_686[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[9]\,
      I1 => \y_7_reg_557_reg_n_5_[10]\,
      I2 => \y_7_reg_557_reg_n_5_[7]\,
      I3 => \y_7_reg_557_reg_n_5_[8]\,
      I4 => \y_7_reg_557_reg_n_5_[6]\,
      I5 => \y_7_reg_557_reg_n_5_[5]\,
      O => \cmp170_reg_686[0]_i_4_n_5\
    );
\cmp170_reg_686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => cmp170_fu_393_p2,
      Q => cmp170_reg_686,
      R => '0'
    );
\cmp689_reg_681[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000200000000"
    )
        port map (
      I0 => \cmp689_reg_681[0]_i_2_n_5\,
      I1 => trunc_ln293_1_reg_551(2),
      I2 => trunc_ln293_1_reg_551(1),
      I3 => and226_cast_fu_377_p1,
      I4 => trunc_ln293_1_reg_551(0),
      I5 => \cmp689_reg_681[0]_i_3_n_5\,
      O => cmp689_fu_387_p2
    );
\cmp689_reg_681[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln293_1_reg_551(11),
      I1 => trunc_ln293_1_reg_551(12),
      I2 => trunc_ln293_1_reg_551(9),
      I3 => trunc_ln293_1_reg_551(10),
      I4 => trunc_ln293_1_reg_551(14),
      I5 => trunc_ln293_1_reg_551(13),
      O => \cmp689_reg_681[0]_i_2_n_5\
    );
\cmp689_reg_681[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln293_1_reg_551(5),
      I1 => trunc_ln293_1_reg_551(6),
      I2 => trunc_ln293_1_reg_551(3),
      I3 => trunc_ln293_1_reg_551(4),
      I4 => trunc_ln293_1_reg_551(8),
      I5 => trunc_ln293_1_reg_551(7),
      O => \cmp689_reg_681[0]_i_3_n_5\
    );
\cmp689_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => cmp689_fu_387_p2,
      Q => cmp689_reg_681,
      R => '0'
    );
cmp84_fu_357_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => cmp84_fu_357_p2_carry_n_5,
      CO(6) => cmp84_fu_357_p2_carry_n_6,
      CO(5) => cmp84_fu_357_p2_carry_n_7,
      CO(4) => cmp84_fu_357_p2_carry_n_8,
      CO(3) => cmp84_fu_357_p2_carry_n_9,
      CO(2) => cmp84_fu_357_p2_carry_n_10,
      CO(1) => cmp84_fu_357_p2_carry_n_11,
      CO(0) => cmp84_fu_357_p2_carry_n_12,
      DI(7) => cmp84_fu_357_p2_carry_i_1_n_5,
      DI(6) => cmp84_fu_357_p2_carry_i_2_n_5,
      DI(5) => cmp84_fu_357_p2_carry_i_3_n_5,
      DI(4) => cmp84_fu_357_p2_carry_i_4_n_5,
      DI(3) => cmp84_fu_357_p2_carry_i_5_n_5,
      DI(2) => cmp84_fu_357_p2_carry_i_6_n_5,
      DI(1) => cmp84_fu_357_p2_carry_i_7_n_5,
      DI(0) => cmp84_fu_357_p2_carry_i_8_n_5,
      O(7 downto 0) => NLW_cmp84_fu_357_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => cmp84_fu_357_p2_carry_i_9_n_5,
      S(6) => cmp84_fu_357_p2_carry_i_10_n_5,
      S(5) => cmp84_fu_357_p2_carry_i_11_n_5,
      S(4) => cmp84_fu_357_p2_carry_i_12_n_5,
      S(3) => cmp84_fu_357_p2_carry_i_13_n_5,
      S(2) => cmp84_fu_357_p2_carry_i_14_n_5,
      S(1) => cmp84_fu_357_p2_carry_i_15_n_5,
      S(0) => cmp84_fu_357_p2_carry_i_16_n_5
    );
\cmp84_fu_357_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cmp84_fu_357_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cmp84_fu_357_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cmp84_fu_357_p2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cmp84_fu_357_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \cmp84_fu_357_p2_carry__0_i_1_n_5\
    );
\cmp84_fu_357_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_74_reg(16),
      O => \cmp84_fu_357_p2_carry__0_i_1_n_5\
    );
cmp84_fu_357_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln274_reg_531(14),
      I1 => y_fu_74_reg(14),
      I2 => y_fu_74_reg(15),
      I3 => zext_ln274_reg_531(15),
      O => cmp84_fu_357_p2_carry_i_1_n_5
    );
cmp84_fu_357_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(12),
      I1 => y_fu_74_reg(12),
      I2 => zext_ln274_reg_531(13),
      I3 => y_fu_74_reg(13),
      O => cmp84_fu_357_p2_carry_i_10_n_5
    );
cmp84_fu_357_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(10),
      I1 => y_fu_74_reg(10),
      I2 => zext_ln274_reg_531(11),
      I3 => y_fu_74_reg(11),
      O => cmp84_fu_357_p2_carry_i_11_n_5
    );
cmp84_fu_357_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(8),
      I1 => y_fu_74_reg(8),
      I2 => zext_ln274_reg_531(9),
      I3 => y_fu_74_reg(9),
      O => cmp84_fu_357_p2_carry_i_12_n_5
    );
cmp84_fu_357_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(6),
      I1 => y_fu_74_reg(6),
      I2 => zext_ln274_reg_531(7),
      I3 => y_fu_74_reg(7),
      O => cmp84_fu_357_p2_carry_i_13_n_5
    );
cmp84_fu_357_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(4),
      I1 => y_fu_74_reg(4),
      I2 => zext_ln274_reg_531(5),
      I3 => y_fu_74_reg(5),
      O => cmp84_fu_357_p2_carry_i_14_n_5
    );
cmp84_fu_357_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(2),
      I1 => y_fu_74_reg(2),
      I2 => zext_ln274_reg_531(3),
      I3 => y_fu_74_reg(3),
      O => cmp84_fu_357_p2_carry_i_15_n_5
    );
cmp84_fu_357_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(0),
      I1 => y_fu_74_reg(0),
      I2 => zext_ln274_reg_531(1),
      I3 => y_fu_74_reg(1),
      O => cmp84_fu_357_p2_carry_i_16_n_5
    );
cmp84_fu_357_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln274_reg_531(12),
      I1 => y_fu_74_reg(12),
      I2 => y_fu_74_reg(13),
      I3 => zext_ln274_reg_531(13),
      O => cmp84_fu_357_p2_carry_i_2_n_5
    );
cmp84_fu_357_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln274_reg_531(10),
      I1 => y_fu_74_reg(10),
      I2 => y_fu_74_reg(11),
      I3 => zext_ln274_reg_531(11),
      O => cmp84_fu_357_p2_carry_i_3_n_5
    );
cmp84_fu_357_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln274_reg_531(8),
      I1 => y_fu_74_reg(8),
      I2 => y_fu_74_reg(9),
      I3 => zext_ln274_reg_531(9),
      O => cmp84_fu_357_p2_carry_i_4_n_5
    );
cmp84_fu_357_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln274_reg_531(6),
      I1 => y_fu_74_reg(6),
      I2 => y_fu_74_reg(7),
      I3 => zext_ln274_reg_531(7),
      O => cmp84_fu_357_p2_carry_i_5_n_5
    );
cmp84_fu_357_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln274_reg_531(4),
      I1 => y_fu_74_reg(4),
      I2 => y_fu_74_reg(5),
      I3 => zext_ln274_reg_531(5),
      O => cmp84_fu_357_p2_carry_i_6_n_5
    );
cmp84_fu_357_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln274_reg_531(2),
      I1 => y_fu_74_reg(2),
      I2 => y_fu_74_reg(3),
      I3 => zext_ln274_reg_531(3),
      O => cmp84_fu_357_p2_carry_i_7_n_5
    );
cmp84_fu_357_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln274_reg_531(0),
      I1 => y_fu_74_reg(0),
      I2 => y_fu_74_reg(1),
      I3 => zext_ln274_reg_531(1),
      O => cmp84_fu_357_p2_carry_i_8_n_5
    );
cmp84_fu_357_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_531(14),
      I1 => y_fu_74_reg(14),
      I2 => zext_ln274_reg_531(15),
      I3 => y_fu_74_reg(15),
      O => cmp84_fu_357_p2_carry_i_9_n_5
    );
\cmp84_reg_666_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => cmp84_fu_357_p2,
      Q => \^cmp84_reg_666_reg[0]_0\,
      R => '0'
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
     port map (
      D(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(9 downto 0),
      DOUTBDOUT(9 downto 0) => DOUTBDOUT(9 downto 0),
      E(0) => p_lcssa51965203_fu_1420,
      Q(9 downto 0) => p_lcssa50235058_load_reg_581(9 downto 0),
      \SRL_SIG_reg[0][19]\ => \SRL_SIG[0][19]_i_3_n_5\,
      addr(0) => addr(0),
      \ap_CS_fsm_reg[1]\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[1]\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[1]\(0) => \^q\(0),
      \ap_CS_fsm_reg[2]\(1) => ap_NS_fsm(3),
      \ap_CS_fsm_reg[2]\(0) => ap_NS_fsm(1),
      \ap_CS_fsm_reg[2]_0\ => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_226,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => ap_done_cache_i_1_n_5,
      ap_enable_reg_pp0_iter10_reg_0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_219,
      ap_loop_exit_ready_pp0_iter9_reg => ap_loop_exit_ready_pp0_iter9_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      clear => \^ap_cs_fsm_reg[0]_0\,
      cmp170_reg_686 => cmp170_reg_686,
      cmp689_reg_681 => cmp689_reg_681,
      \cmp84_reg_666_reg[0]\ => \cmp84_reg_666_reg[0]_1\,
      \empty_127_fu_236_reg[9]_0\(9 downto 0) => p_lcssa51955201_load_reg_641(9 downto 0),
      \empty_128_fu_240_reg[9]_0\(9 downto 0) => p_lcssa51965203_load_reg_646(9 downto 0),
      \empty_129_fu_244_reg[9]_0\(9 downto 0) => p_lcssa51975205_load_reg_651(9 downto 0),
      \empty_130_fu_248_reg[9]_0\(9 downto 0) => p_lcssa51985207_load_reg_656(9 downto 0),
      \empty_131_fu_252_reg[9]_0\(9 downto 0) => p_lcssa51995209_load_reg_661(9 downto 0),
      \empty_132_fu_256_reg[9]_0\(9 downto 0) => p_lcssa50195052_load_reg_566(9 downto 0),
      \empty_133_fu_260_reg[9]_0\(9 downto 0) => p_lcssa50215054_load_reg_571(9 downto 0),
      \empty_134_fu_264_reg[9]_0\(9 downto 0) => p_lcssa50225056_load_reg_576(9 downto 0),
      \empty_136_fu_272_reg[9]_0\(9 downto 0) => p_lcssa50255060_load_reg_586(9 downto 0),
      \empty_137_fu_276_reg[9]_0\(9 downto 0) => p_lcssa50265062_load_reg_591(9 downto 0),
      \empty_138_fu_280_reg[9]_0\(9 downto 0) => p_lcssa50275064_load_reg_596(9 downto 0),
      \empty_139_fu_284_reg[9]_0\(9 downto 0) => p_lcssa50295066_load_reg_601(9 downto 0),
      \empty_140_fu_288_reg[9]_0\(9 downto 0) => p_lcssa50305068_load_reg_606(9 downto 0),
      \empty_141_fu_292_reg[9]_0\(9 downto 0) => p_lcssa50315070_load_reg_611(9 downto 0),
      \empty_142_fu_296_reg[9]_0\(9 downto 0) => p_lcssa50335072_load_reg_616(9 downto 0),
      \empty_143_fu_300_reg[9]_0\(9 downto 0) => p_lcssa50345074_load_reg_621(9 downto 0),
      \empty_144_fu_304_reg[9]_0\(9 downto 0) => p_lcssa50355076_load_reg_626(9 downto 0),
      \empty_145_fu_308_reg[9]_0\(9 downto 0) => p_lcssa50375078_load_reg_631(9 downto 0),
      \empty_146_fu_312_reg[0]_0\ => \empty_146_fu_312_reg[0]\,
      \empty_146_fu_312_reg[1]_0\ => \empty_146_fu_312_reg[1]\,
      \empty_146_fu_312_reg[2]_0\ => \empty_146_fu_312_reg[2]\,
      \empty_146_fu_312_reg[3]_0\ => \empty_146_fu_312_reg[3]\,
      \empty_146_fu_312_reg[4]_0\ => \empty_146_fu_312_reg[4]\,
      \empty_146_fu_312_reg[5]_0\ => \empty_146_fu_312_reg[5]\,
      \empty_146_fu_312_reg[6]_0\ => \empty_146_fu_312_reg[6]\,
      \empty_146_fu_312_reg[7]_0\ => \empty_146_fu_312_reg[7]\,
      \empty_146_fu_312_reg[8]_0\ => \empty_146_fu_312_reg[8]\,
      \empty_146_fu_312_reg[9]_0\ => \empty_146_fu_312_reg[9]\,
      \empty_146_fu_312_reg[9]_1\(9 downto 0) => p_lcssa50385080_load_reg_636(9 downto 0),
      \g_reg_4263_reg[14]_0\(4 downto 0) => g_reg_4263(14 downto 10),
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_0\(0) => p_lcssa51955201_fu_1380,
      \icmp_ln318_reg_3809_pp0_iter8_reg_reg[0]__0_1\ => \^cmp84_reg_666_reg[0]_0\,
      \icmp_ln318_reg_3809_reg[0]_0\(16 downto 0) => loopWidth_reg_541(16 downto 0),
      \icmp_ln328_reg_3813_reg[0]_0\ => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_220,
      \icmp_ln328_reg_3813_reg[0]_i_2\(15 downto 0) => \loopWidth_reg_541_reg[15]_0\(15 downto 0),
      \icmp_ln439_reg_3865_pp0_iter8_reg_reg[0]_srl9_i_1\(14 downto 0) => xor_reg_676(14 downto 0),
      icmp_ln439_reg_3865_pp0_iter9_reg => icmp_ln439_reg_3865_pp0_iter9_reg,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\(9 downto 0) => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0\(9 downto 0),
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_20\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7\,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9\ => \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8\,
      imgBayer_dout(9 downto 0) => imgBayer_dout(9 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      out_y_reg_671(0) => out_y_reg_671(16),
      \p_load51_reg_3971_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(9 downto 0),
      \p_load52_reg_3965_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(9 downto 0),
      \p_load53_reg_3960_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(9 downto 0),
      \p_load54_reg_3955_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(9 downto 0),
      \p_load55_reg_3949_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(9 downto 0),
      \p_load56_reg_3944_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(9 downto 0),
      \p_load57_reg_3939_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(9 downto 0),
      \p_load58_reg_3933_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(9 downto 0),
      \p_load59_reg_3928_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(9 downto 0),
      \p_load60_reg_3923_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(9 downto 0),
      \p_load61_reg_3917_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(9 downto 0),
      \p_load62_reg_3912_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(9 downto 0),
      \p_load63_reg_3907_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(9 downto 0),
      \p_load64_reg_3901_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(9 downto 0),
      \p_load67_reg_3891_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(9 downto 0),
      \p_load69_reg_3886_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(9 downto 0),
      \p_load71_reg_3881_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(9 downto 0),
      \p_load73_reg_3876_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(9 downto 0),
      \p_load_reg_3976_reg[9]_0\(9 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(9 downto 0),
      push => push,
      ram_reg_bram_0(9 downto 0) => ram_reg_bram_0(9 downto 0),
      ram_reg_bram_0_0(9 downto 0) => ram_reg_bram_0_0(9 downto 0),
      x_phase_reg_546 => x_phase_reg_546
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_226,
      Q => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      R => \^ap_rst_n_0\
    );
icmp_ln315_fu_286_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => \^co\(0),
      CO(4) => icmp_ln315_fu_286_p2_carry_n_8,
      CO(3) => icmp_ln315_fu_286_p2_carry_n_9,
      CO(2) => icmp_ln315_fu_286_p2_carry_n_10,
      CO(1) => icmp_ln315_fu_286_p2_carry_n_11,
      CO(0) => icmp_ln315_fu_286_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => icmp_ln315_fu_286_p2_carry_i_1_n_5,
      S(4) => icmp_ln315_fu_286_p2_carry_i_2_n_5,
      S(3) => icmp_ln315_fu_286_p2_carry_i_3_n_5,
      S(2) => icmp_ln315_fu_286_p2_carry_i_4_n_5,
      S(1) => icmp_ln315_fu_286_p2_carry_i_5_n_5,
      S(0) => icmp_ln315_fu_286_p2_carry_i_6_n_5
    );
icmp_ln315_fu_286_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => y_fu_74_reg(15),
      I1 => loopHeight_reg_536(15),
      I2 => y_fu_74_reg(16),
      I3 => loopHeight_reg_536(16),
      O => icmp_ln315_fu_286_p2_carry_i_1_n_5
    );
icmp_ln315_fu_286_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(12),
      I1 => loopHeight_reg_536(12),
      I2 => loopHeight_reg_536(14),
      I3 => y_fu_74_reg(14),
      I4 => loopHeight_reg_536(13),
      I5 => y_fu_74_reg(13),
      O => icmp_ln315_fu_286_p2_carry_i_2_n_5
    );
icmp_ln315_fu_286_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(9),
      I1 => loopHeight_reg_536(9),
      I2 => loopHeight_reg_536(11),
      I3 => y_fu_74_reg(11),
      I4 => loopHeight_reg_536(10),
      I5 => y_fu_74_reg(10),
      O => icmp_ln315_fu_286_p2_carry_i_3_n_5
    );
icmp_ln315_fu_286_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(6),
      I1 => loopHeight_reg_536(6),
      I2 => loopHeight_reg_536(8),
      I3 => y_fu_74_reg(8),
      I4 => loopHeight_reg_536(7),
      I5 => y_fu_74_reg(7),
      O => icmp_ln315_fu_286_p2_carry_i_4_n_5
    );
icmp_ln315_fu_286_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(3),
      I1 => loopHeight_reg_536(3),
      I2 => loopHeight_reg_536(5),
      I3 => y_fu_74_reg(5),
      I4 => loopHeight_reg_536(4),
      I5 => y_fu_74_reg(4),
      O => icmp_ln315_fu_286_p2_carry_i_5_n_5
    );
icmp_ln315_fu_286_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => y_fu_74_reg(0),
      I1 => loopHeight_reg_536(0),
      I2 => loopHeight_reg_536(2),
      I3 => y_fu_74_reg(2),
      I4 => loopHeight_reg_536(1),
      I5 => y_fu_74_reg(1),
      O => icmp_ln315_fu_286_p2_carry_i_6_n_5
    );
loopHeight_fu_248_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => loopHeight_fu_248_p2_carry_n_5,
      CO(6) => loopHeight_fu_248_p2_carry_n_6,
      CO(5) => loopHeight_fu_248_p2_carry_n_7,
      CO(4) => loopHeight_fu_248_p2_carry_n_8,
      CO(3) => loopHeight_fu_248_p2_carry_n_9,
      CO(2) => loopHeight_fu_248_p2_carry_n_10,
      CO(1) => loopHeight_fu_248_p2_carry_n_11,
      CO(0) => loopHeight_fu_248_p2_carry_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => \zext_ln274_reg_531_reg[15]_0\(1),
      DI(0) => '0',
      O(7 downto 0) => loopHeight_fu_248_p2(7 downto 0),
      S(7 downto 2) => \zext_ln274_reg_531_reg[15]_0\(7 downto 2),
      S(1) => \loopHeight_reg_536_reg[7]_0\(0),
      S(0) => \zext_ln274_reg_531_reg[15]_0\(0)
    );
\loopHeight_fu_248_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => loopHeight_fu_248_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \int_height_reg[15]\(0),
      CO(6) => \loopHeight_fu_248_p2_carry__0_n_6\,
      CO(5) => \loopHeight_fu_248_p2_carry__0_n_7\,
      CO(4) => \loopHeight_fu_248_p2_carry__0_n_8\,
      CO(3) => \loopHeight_fu_248_p2_carry__0_n_9\,
      CO(2) => \loopHeight_fu_248_p2_carry__0_n_10\,
      CO(1) => \loopHeight_fu_248_p2_carry__0_n_11\,
      CO(0) => \loopHeight_fu_248_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => loopHeight_fu_248_p2(15 downto 8),
      S(7 downto 0) => \zext_ln274_reg_531_reg[15]_0\(15 downto 8)
    );
\loopHeight_reg_536[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \y_fu_74_reg[16]_0\,
      I2 => bayerPhase_c1_full_n,
      O => \^ap_cs_fsm_reg[0]_0\
    );
\loopHeight_reg_536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(0),
      Q => loopHeight_reg_536(0),
      R => '0'
    );
\loopHeight_reg_536_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(10),
      Q => loopHeight_reg_536(10),
      R => '0'
    );
\loopHeight_reg_536_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(11),
      Q => loopHeight_reg_536(11),
      R => '0'
    );
\loopHeight_reg_536_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(12),
      Q => loopHeight_reg_536(12),
      R => '0'
    );
\loopHeight_reg_536_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(13),
      Q => loopHeight_reg_536(13),
      R => '0'
    );
\loopHeight_reg_536_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(14),
      Q => loopHeight_reg_536(14),
      R => '0'
    );
\loopHeight_reg_536_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(15),
      Q => loopHeight_reg_536(15),
      R => '0'
    );
\loopHeight_reg_536_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopHeight_reg_536_reg[16]_0\(0),
      Q => loopHeight_reg_536(16),
      R => '0'
    );
\loopHeight_reg_536_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(1),
      Q => loopHeight_reg_536(1),
      R => '0'
    );
\loopHeight_reg_536_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(2),
      Q => loopHeight_reg_536(2),
      R => '0'
    );
\loopHeight_reg_536_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(3),
      Q => loopHeight_reg_536(3),
      R => '0'
    );
\loopHeight_reg_536_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(4),
      Q => loopHeight_reg_536(4),
      R => '0'
    );
\loopHeight_reg_536_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(5),
      Q => loopHeight_reg_536(5),
      R => '0'
    );
\loopHeight_reg_536_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(6),
      Q => loopHeight_reg_536(6),
      R => '0'
    );
\loopHeight_reg_536_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(7),
      Q => loopHeight_reg_536(7),
      R => '0'
    );
\loopHeight_reg_536_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(8),
      Q => loopHeight_reg_536(8),
      R => '0'
    );
\loopHeight_reg_536_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopHeight_fu_248_p2(9),
      Q => loopHeight_reg_536(9),
      R => '0'
    );
loopWidth_fu_258_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => loopWidth_fu_258_p2_carry_n_5,
      CO(6) => loopWidth_fu_258_p2_carry_n_6,
      CO(5) => loopWidth_fu_258_p2_carry_n_7,
      CO(4) => loopWidth_fu_258_p2_carry_n_8,
      CO(3) => loopWidth_fu_258_p2_carry_n_9,
      CO(2) => loopWidth_fu_258_p2_carry_n_10,
      CO(1) => loopWidth_fu_258_p2_carry_n_11,
      CO(0) => loopWidth_fu_258_p2_carry_n_12,
      DI(7 downto 2) => B"000000",
      DI(1) => \loopWidth_reg_541_reg[15]_0\(1),
      DI(0) => '0',
      O(7 downto 0) => loopWidth_fu_258_p2(7 downto 0),
      S(7 downto 2) => \loopWidth_reg_541_reg[15]_0\(7 downto 2),
      S(1) => \loopWidth_reg_541_reg[7]_0\(0),
      S(0) => \loopWidth_reg_541_reg[15]_0\(0)
    );
\loopWidth_fu_258_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => loopWidth_fu_258_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \int_width_reg[15]\(0),
      CO(6) => \loopWidth_fu_258_p2_carry__0_n_6\,
      CO(5) => \loopWidth_fu_258_p2_carry__0_n_7\,
      CO(4) => \loopWidth_fu_258_p2_carry__0_n_8\,
      CO(3) => \loopWidth_fu_258_p2_carry__0_n_9\,
      CO(2) => \loopWidth_fu_258_p2_carry__0_n_10\,
      CO(1) => \loopWidth_fu_258_p2_carry__0_n_11\,
      CO(0) => \loopWidth_fu_258_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => loopWidth_fu_258_p2(15 downto 8),
      S(7 downto 0) => \loopWidth_reg_541_reg[15]_0\(15 downto 8)
    );
\loopWidth_reg_541_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(0),
      Q => loopWidth_reg_541(0),
      R => '0'
    );
\loopWidth_reg_541_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(10),
      Q => loopWidth_reg_541(10),
      R => '0'
    );
\loopWidth_reg_541_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(11),
      Q => loopWidth_reg_541(11),
      R => '0'
    );
\loopWidth_reg_541_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(12),
      Q => loopWidth_reg_541(12),
      R => '0'
    );
\loopWidth_reg_541_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(13),
      Q => loopWidth_reg_541(13),
      R => '0'
    );
\loopWidth_reg_541_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(14),
      Q => loopWidth_reg_541(14),
      R => '0'
    );
\loopWidth_reg_541_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(15),
      Q => loopWidth_reg_541(15),
      R => '0'
    );
\loopWidth_reg_541_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \loopWidth_reg_541_reg[16]_0\(0),
      Q => loopWidth_reg_541(16),
      R => '0'
    );
\loopWidth_reg_541_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(1),
      Q => loopWidth_reg_541(1),
      R => '0'
    );
\loopWidth_reg_541_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(2),
      Q => loopWidth_reg_541(2),
      R => '0'
    );
\loopWidth_reg_541_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(3),
      Q => loopWidth_reg_541(3),
      R => '0'
    );
\loopWidth_reg_541_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(4),
      Q => loopWidth_reg_541(4),
      R => '0'
    );
\loopWidth_reg_541_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(5),
      Q => loopWidth_reg_541(5),
      R => '0'
    );
\loopWidth_reg_541_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(6),
      Q => loopWidth_reg_541(6),
      R => '0'
    );
\loopWidth_reg_541_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(7),
      Q => loopWidth_reg_541(7),
      R => '0'
    );
\loopWidth_reg_541_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(8),
      Q => loopWidth_reg_541(8),
      R => '0'
    );
\loopWidth_reg_541_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => loopWidth_fu_258_p2(9),
      Q => loopWidth_reg_541(9),
      R => '0'
    );
out_y_fu_367_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => out_y_fu_367_p2_carry_n_5,
      CO(6) => out_y_fu_367_p2_carry_n_6,
      CO(5) => out_y_fu_367_p2_carry_n_7,
      CO(4) => out_y_fu_367_p2_carry_n_8,
      CO(3) => out_y_fu_367_p2_carry_n_9,
      CO(2) => out_y_fu_367_p2_carry_n_10,
      CO(1) => out_y_fu_367_p2_carry_n_11,
      CO(0) => out_y_fu_367_p2_carry_n_12,
      DI(7) => \y_7_reg_557_reg_n_5_[7]\,
      DI(6) => \y_7_reg_557_reg_n_5_[6]\,
      DI(5) => \y_7_reg_557_reg_n_5_[5]\,
      DI(4) => \y_7_reg_557_reg_n_5_[4]\,
      DI(3) => \y_7_reg_557_reg_n_5_[3]\,
      DI(2) => \y_7_reg_557_reg_n_5_[2]\,
      DI(1) => \y_7_reg_557_reg_n_5_[1]\,
      DI(0) => '0',
      O(7 downto 0) => NLW_out_y_fu_367_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => out_y_fu_367_p2_carry_i_1_n_5,
      S(6) => out_y_fu_367_p2_carry_i_2_n_5,
      S(5) => out_y_fu_367_p2_carry_i_3_n_5,
      S(4) => out_y_fu_367_p2_carry_i_4_n_5,
      S(3) => out_y_fu_367_p2_carry_i_5_n_5,
      S(2) => out_y_fu_367_p2_carry_i_6_n_5,
      S(1) => out_y_fu_367_p2_carry_i_7_n_5,
      S(0) => and226_cast_fu_377_p1
    );
\out_y_fu_367_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => out_y_fu_367_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \out_y_fu_367_p2_carry__0_n_5\,
      CO(6) => \out_y_fu_367_p2_carry__0_n_6\,
      CO(5) => \out_y_fu_367_p2_carry__0_n_7\,
      CO(4) => \out_y_fu_367_p2_carry__0_n_8\,
      CO(3) => \out_y_fu_367_p2_carry__0_n_9\,
      CO(2) => \out_y_fu_367_p2_carry__0_n_10\,
      CO(1) => \out_y_fu_367_p2_carry__0_n_11\,
      CO(0) => \out_y_fu_367_p2_carry__0_n_12\,
      DI(7) => \y_7_reg_557_reg_n_5_[15]\,
      DI(6) => \y_7_reg_557_reg_n_5_[14]\,
      DI(5) => \y_7_reg_557_reg_n_5_[13]\,
      DI(4) => \y_7_reg_557_reg_n_5_[12]\,
      DI(3) => \y_7_reg_557_reg_n_5_[11]\,
      DI(2) => \y_7_reg_557_reg_n_5_[10]\,
      DI(1) => \y_7_reg_557_reg_n_5_[9]\,
      DI(0) => \y_7_reg_557_reg_n_5_[8]\,
      O(7 downto 0) => \NLW_out_y_fu_367_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7) => \out_y_fu_367_p2_carry__0_i_1_n_5\,
      S(6) => \out_y_fu_367_p2_carry__0_i_2_n_5\,
      S(5) => \out_y_fu_367_p2_carry__0_i_3_n_5\,
      S(4) => \out_y_fu_367_p2_carry__0_i_4_n_5\,
      S(3) => \out_y_fu_367_p2_carry__0_i_5_n_5\,
      S(2) => \out_y_fu_367_p2_carry__0_i_6_n_5\,
      S(1) => \out_y_fu_367_p2_carry__0_i_7_n_5\,
      S(0) => \out_y_fu_367_p2_carry__0_i_8_n_5\
    );
\out_y_fu_367_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[15]\,
      O => \out_y_fu_367_p2_carry__0_i_1_n_5\
    );
\out_y_fu_367_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[14]\,
      O => \out_y_fu_367_p2_carry__0_i_2_n_5\
    );
\out_y_fu_367_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[13]\,
      O => \out_y_fu_367_p2_carry__0_i_3_n_5\
    );
\out_y_fu_367_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[12]\,
      O => \out_y_fu_367_p2_carry__0_i_4_n_5\
    );
\out_y_fu_367_p2_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[11]\,
      O => \out_y_fu_367_p2_carry__0_i_5_n_5\
    );
\out_y_fu_367_p2_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[10]\,
      O => \out_y_fu_367_p2_carry__0_i_6_n_5\
    );
\out_y_fu_367_p2_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[9]\,
      O => \out_y_fu_367_p2_carry__0_i_7_n_5\
    );
\out_y_fu_367_p2_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[8]\,
      O => \out_y_fu_367_p2_carry__0_i_8_n_5\
    );
\out_y_fu_367_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_y_fu_367_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_out_y_fu_367_p2_carry__1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_out_y_fu_367_p2_carry__1_O_UNCONNECTED\(7 downto 1),
      O(0) => out_y_fu_367_p2(16),
      S(7 downto 1) => B"0000000",
      S(0) => \out_y_fu_367_p2_carry__1_i_1_n_5\
    );
\out_y_fu_367_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[16]\,
      O => \out_y_fu_367_p2_carry__1_i_1_n_5\
    );
out_y_fu_367_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[7]\,
      O => out_y_fu_367_p2_carry_i_1_n_5
    );
out_y_fu_367_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[6]\,
      O => out_y_fu_367_p2_carry_i_2_n_5
    );
out_y_fu_367_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[5]\,
      O => out_y_fu_367_p2_carry_i_3_n_5
    );
out_y_fu_367_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[4]\,
      O => out_y_fu_367_p2_carry_i_4_n_5
    );
out_y_fu_367_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[3]\,
      O => out_y_fu_367_p2_carry_i_5_n_5
    );
out_y_fu_367_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[2]\,
      O => out_y_fu_367_p2_carry_i_6_n_5
    );
out_y_fu_367_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_7_reg_557_reg_n_5_[1]\,
      O => out_y_fu_367_p2_carry_i_7_n_5
    );
\out_y_reg_671_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => out_y_fu_367_p2(16),
      Q => out_y_reg_671(16),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(0),
      Q => p_lcssa50195052_fu_78(0),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(1),
      Q => p_lcssa50195052_fu_78(1),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(2),
      Q => p_lcssa50195052_fu_78(2),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(3),
      Q => p_lcssa50195052_fu_78(3),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(4),
      Q => p_lcssa50195052_fu_78(4),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(5),
      Q => p_lcssa50195052_fu_78(5),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(6),
      Q => p_lcssa50195052_fu_78(6),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(7),
      Q => p_lcssa50195052_fu_78(7),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(8),
      Q => p_lcssa50195052_fu_78(8),
      R => '0'
    );
\p_lcssa50195052_fu_78_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(9),
      Q => p_lcssa50195052_fu_78(9),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(0),
      Q => p_lcssa50195052_load_reg_566(0),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(1),
      Q => p_lcssa50195052_load_reg_566(1),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(2),
      Q => p_lcssa50195052_load_reg_566(2),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(3),
      Q => p_lcssa50195052_load_reg_566(3),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(4),
      Q => p_lcssa50195052_load_reg_566(4),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(5),
      Q => p_lcssa50195052_load_reg_566(5),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(6),
      Q => p_lcssa50195052_load_reg_566(6),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(7),
      Q => p_lcssa50195052_load_reg_566(7),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(8),
      Q => p_lcssa50195052_load_reg_566(8),
      R => '0'
    );
\p_lcssa50195052_load_reg_566_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50195052_fu_78(9),
      Q => p_lcssa50195052_load_reg_566(9),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(0),
      Q => p_lcssa50215054_fu_82(0),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(1),
      Q => p_lcssa50215054_fu_82(1),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(2),
      Q => p_lcssa50215054_fu_82(2),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(3),
      Q => p_lcssa50215054_fu_82(3),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(4),
      Q => p_lcssa50215054_fu_82(4),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(5),
      Q => p_lcssa50215054_fu_82(5),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(6),
      Q => p_lcssa50215054_fu_82(6),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(7),
      Q => p_lcssa50215054_fu_82(7),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(8),
      Q => p_lcssa50215054_fu_82(8),
      R => '0'
    );
\p_lcssa50215054_fu_82_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(9),
      Q => p_lcssa50215054_fu_82(9),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(0),
      Q => p_lcssa50215054_load_reg_571(0),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(1),
      Q => p_lcssa50215054_load_reg_571(1),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(2),
      Q => p_lcssa50215054_load_reg_571(2),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(3),
      Q => p_lcssa50215054_load_reg_571(3),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(4),
      Q => p_lcssa50215054_load_reg_571(4),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(5),
      Q => p_lcssa50215054_load_reg_571(5),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(6),
      Q => p_lcssa50215054_load_reg_571(6),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(7),
      Q => p_lcssa50215054_load_reg_571(7),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(8),
      Q => p_lcssa50215054_load_reg_571(8),
      R => '0'
    );
\p_lcssa50215054_load_reg_571_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50215054_fu_82(9),
      Q => p_lcssa50215054_load_reg_571(9),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(0),
      Q => p_lcssa50225056_fu_86(0),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(1),
      Q => p_lcssa50225056_fu_86(1),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(2),
      Q => p_lcssa50225056_fu_86(2),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(3),
      Q => p_lcssa50225056_fu_86(3),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(4),
      Q => p_lcssa50225056_fu_86(4),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(5),
      Q => p_lcssa50225056_fu_86(5),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(6),
      Q => p_lcssa50225056_fu_86(6),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(7),
      Q => p_lcssa50225056_fu_86(7),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(8),
      Q => p_lcssa50225056_fu_86(8),
      R => '0'
    );
\p_lcssa50225056_fu_86_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(9),
      Q => p_lcssa50225056_fu_86(9),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(0),
      Q => p_lcssa50225056_load_reg_576(0),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(1),
      Q => p_lcssa50225056_load_reg_576(1),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(2),
      Q => p_lcssa50225056_load_reg_576(2),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(3),
      Q => p_lcssa50225056_load_reg_576(3),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(4),
      Q => p_lcssa50225056_load_reg_576(4),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(5),
      Q => p_lcssa50225056_load_reg_576(5),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(6),
      Q => p_lcssa50225056_load_reg_576(6),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(7),
      Q => p_lcssa50225056_load_reg_576(7),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(8),
      Q => p_lcssa50225056_load_reg_576(8),
      R => '0'
    );
\p_lcssa50225056_load_reg_576_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50225056_fu_86(9),
      Q => p_lcssa50225056_load_reg_576(9),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(0),
      Q => p_lcssa50235058_fu_90(0),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(1),
      Q => p_lcssa50235058_fu_90(1),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(2),
      Q => p_lcssa50235058_fu_90(2),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(3),
      Q => p_lcssa50235058_fu_90(3),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(4),
      Q => p_lcssa50235058_fu_90(4),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(5),
      Q => p_lcssa50235058_fu_90(5),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(6),
      Q => p_lcssa50235058_fu_90(6),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(7),
      Q => p_lcssa50235058_fu_90(7),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(8),
      Q => p_lcssa50235058_fu_90(8),
      R => '0'
    );
\p_lcssa50235058_fu_90_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(9),
      Q => p_lcssa50235058_fu_90(9),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(0),
      Q => p_lcssa50235058_load_reg_581(0),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(1),
      Q => p_lcssa50235058_load_reg_581(1),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(2),
      Q => p_lcssa50235058_load_reg_581(2),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(3),
      Q => p_lcssa50235058_load_reg_581(3),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(4),
      Q => p_lcssa50235058_load_reg_581(4),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(5),
      Q => p_lcssa50235058_load_reg_581(5),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(6),
      Q => p_lcssa50235058_load_reg_581(6),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(7),
      Q => p_lcssa50235058_load_reg_581(7),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(8),
      Q => p_lcssa50235058_load_reg_581(8),
      R => '0'
    );
\p_lcssa50235058_load_reg_581_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50235058_fu_90(9),
      Q => p_lcssa50235058_load_reg_581(9),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(0),
      Q => p_lcssa50255060_fu_94(0),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(1),
      Q => p_lcssa50255060_fu_94(1),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(2),
      Q => p_lcssa50255060_fu_94(2),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(3),
      Q => p_lcssa50255060_fu_94(3),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(4),
      Q => p_lcssa50255060_fu_94(4),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(5),
      Q => p_lcssa50255060_fu_94(5),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(6),
      Q => p_lcssa50255060_fu_94(6),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(7),
      Q => p_lcssa50255060_fu_94(7),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(8),
      Q => p_lcssa50255060_fu_94(8),
      R => '0'
    );
\p_lcssa50255060_fu_94_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(9),
      Q => p_lcssa50255060_fu_94(9),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(0),
      Q => p_lcssa50255060_load_reg_586(0),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(1),
      Q => p_lcssa50255060_load_reg_586(1),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(2),
      Q => p_lcssa50255060_load_reg_586(2),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(3),
      Q => p_lcssa50255060_load_reg_586(3),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(4),
      Q => p_lcssa50255060_load_reg_586(4),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(5),
      Q => p_lcssa50255060_load_reg_586(5),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(6),
      Q => p_lcssa50255060_load_reg_586(6),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(7),
      Q => p_lcssa50255060_load_reg_586(7),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(8),
      Q => p_lcssa50255060_load_reg_586(8),
      R => '0'
    );
\p_lcssa50255060_load_reg_586_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50255060_fu_94(9),
      Q => p_lcssa50255060_load_reg_586(9),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(0),
      Q => p_lcssa50265062_fu_98(0),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(1),
      Q => p_lcssa50265062_fu_98(1),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(2),
      Q => p_lcssa50265062_fu_98(2),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(3),
      Q => p_lcssa50265062_fu_98(3),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(4),
      Q => p_lcssa50265062_fu_98(4),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(5),
      Q => p_lcssa50265062_fu_98(5),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(6),
      Q => p_lcssa50265062_fu_98(6),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(7),
      Q => p_lcssa50265062_fu_98(7),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(8),
      Q => p_lcssa50265062_fu_98(8),
      R => '0'
    );
\p_lcssa50265062_fu_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(9),
      Q => p_lcssa50265062_fu_98(9),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(0),
      Q => p_lcssa50265062_load_reg_591(0),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(1),
      Q => p_lcssa50265062_load_reg_591(1),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(2),
      Q => p_lcssa50265062_load_reg_591(2),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(3),
      Q => p_lcssa50265062_load_reg_591(3),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(4),
      Q => p_lcssa50265062_load_reg_591(4),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(5),
      Q => p_lcssa50265062_load_reg_591(5),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(6),
      Q => p_lcssa50265062_load_reg_591(6),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(7),
      Q => p_lcssa50265062_load_reg_591(7),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(8),
      Q => p_lcssa50265062_load_reg_591(8),
      R => '0'
    );
\p_lcssa50265062_load_reg_591_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50265062_fu_98(9),
      Q => p_lcssa50265062_load_reg_591(9),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(0),
      Q => p_lcssa50275064_fu_102(0),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(1),
      Q => p_lcssa50275064_fu_102(1),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(2),
      Q => p_lcssa50275064_fu_102(2),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(3),
      Q => p_lcssa50275064_fu_102(3),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(4),
      Q => p_lcssa50275064_fu_102(4),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(5),
      Q => p_lcssa50275064_fu_102(5),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(6),
      Q => p_lcssa50275064_fu_102(6),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(7),
      Q => p_lcssa50275064_fu_102(7),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(8),
      Q => p_lcssa50275064_fu_102(8),
      R => '0'
    );
\p_lcssa50275064_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(9),
      Q => p_lcssa50275064_fu_102(9),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(0),
      Q => p_lcssa50275064_load_reg_596(0),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(1),
      Q => p_lcssa50275064_load_reg_596(1),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(2),
      Q => p_lcssa50275064_load_reg_596(2),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(3),
      Q => p_lcssa50275064_load_reg_596(3),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(4),
      Q => p_lcssa50275064_load_reg_596(4),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(5),
      Q => p_lcssa50275064_load_reg_596(5),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(6),
      Q => p_lcssa50275064_load_reg_596(6),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(7),
      Q => p_lcssa50275064_load_reg_596(7),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(8),
      Q => p_lcssa50275064_load_reg_596(8),
      R => '0'
    );
\p_lcssa50275064_load_reg_596_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50275064_fu_102(9),
      Q => p_lcssa50275064_load_reg_596(9),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(0),
      Q => p_lcssa50295066_fu_106(0),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(1),
      Q => p_lcssa50295066_fu_106(1),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(2),
      Q => p_lcssa50295066_fu_106(2),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(3),
      Q => p_lcssa50295066_fu_106(3),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(4),
      Q => p_lcssa50295066_fu_106(4),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(5),
      Q => p_lcssa50295066_fu_106(5),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(6),
      Q => p_lcssa50295066_fu_106(6),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(7),
      Q => p_lcssa50295066_fu_106(7),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(8),
      Q => p_lcssa50295066_fu_106(8),
      R => '0'
    );
\p_lcssa50295066_fu_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(9),
      Q => p_lcssa50295066_fu_106(9),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(0),
      Q => p_lcssa50295066_load_reg_601(0),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(1),
      Q => p_lcssa50295066_load_reg_601(1),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(2),
      Q => p_lcssa50295066_load_reg_601(2),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(3),
      Q => p_lcssa50295066_load_reg_601(3),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(4),
      Q => p_lcssa50295066_load_reg_601(4),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(5),
      Q => p_lcssa50295066_load_reg_601(5),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(6),
      Q => p_lcssa50295066_load_reg_601(6),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(7),
      Q => p_lcssa50295066_load_reg_601(7),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(8),
      Q => p_lcssa50295066_load_reg_601(8),
      R => '0'
    );
\p_lcssa50295066_load_reg_601_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50295066_fu_106(9),
      Q => p_lcssa50295066_load_reg_601(9),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(0),
      Q => p_lcssa50305068_fu_110(0),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(1),
      Q => p_lcssa50305068_fu_110(1),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(2),
      Q => p_lcssa50305068_fu_110(2),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(3),
      Q => p_lcssa50305068_fu_110(3),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(4),
      Q => p_lcssa50305068_fu_110(4),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(5),
      Q => p_lcssa50305068_fu_110(5),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(6),
      Q => p_lcssa50305068_fu_110(6),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(7),
      Q => p_lcssa50305068_fu_110(7),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(8),
      Q => p_lcssa50305068_fu_110(8),
      R => '0'
    );
\p_lcssa50305068_fu_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(9),
      Q => p_lcssa50305068_fu_110(9),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(0),
      Q => p_lcssa50305068_load_reg_606(0),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(1),
      Q => p_lcssa50305068_load_reg_606(1),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(2),
      Q => p_lcssa50305068_load_reg_606(2),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(3),
      Q => p_lcssa50305068_load_reg_606(3),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(4),
      Q => p_lcssa50305068_load_reg_606(4),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(5),
      Q => p_lcssa50305068_load_reg_606(5),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(6),
      Q => p_lcssa50305068_load_reg_606(6),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(7),
      Q => p_lcssa50305068_load_reg_606(7),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(8),
      Q => p_lcssa50305068_load_reg_606(8),
      R => '0'
    );
\p_lcssa50305068_load_reg_606_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50305068_fu_110(9),
      Q => p_lcssa50305068_load_reg_606(9),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(0),
      Q => p_lcssa50315070_fu_114(0),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(1),
      Q => p_lcssa50315070_fu_114(1),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(2),
      Q => p_lcssa50315070_fu_114(2),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(3),
      Q => p_lcssa50315070_fu_114(3),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(4),
      Q => p_lcssa50315070_fu_114(4),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(5),
      Q => p_lcssa50315070_fu_114(5),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(6),
      Q => p_lcssa50315070_fu_114(6),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(7),
      Q => p_lcssa50315070_fu_114(7),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(8),
      Q => p_lcssa50315070_fu_114(8),
      R => '0'
    );
\p_lcssa50315070_fu_114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(9),
      Q => p_lcssa50315070_fu_114(9),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(0),
      Q => p_lcssa50315070_load_reg_611(0),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(1),
      Q => p_lcssa50315070_load_reg_611(1),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(2),
      Q => p_lcssa50315070_load_reg_611(2),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(3),
      Q => p_lcssa50315070_load_reg_611(3),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(4),
      Q => p_lcssa50315070_load_reg_611(4),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(5),
      Q => p_lcssa50315070_load_reg_611(5),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(6),
      Q => p_lcssa50315070_load_reg_611(6),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(7),
      Q => p_lcssa50315070_load_reg_611(7),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(8),
      Q => p_lcssa50315070_load_reg_611(8),
      R => '0'
    );
\p_lcssa50315070_load_reg_611_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50315070_fu_114(9),
      Q => p_lcssa50315070_load_reg_611(9),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(0),
      Q => p_lcssa50335072_fu_118(0),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(1),
      Q => p_lcssa50335072_fu_118(1),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(2),
      Q => p_lcssa50335072_fu_118(2),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(3),
      Q => p_lcssa50335072_fu_118(3),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(4),
      Q => p_lcssa50335072_fu_118(4),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(5),
      Q => p_lcssa50335072_fu_118(5),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(6),
      Q => p_lcssa50335072_fu_118(6),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(7),
      Q => p_lcssa50335072_fu_118(7),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(8),
      Q => p_lcssa50335072_fu_118(8),
      R => '0'
    );
\p_lcssa50335072_fu_118_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(9),
      Q => p_lcssa50335072_fu_118(9),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(0),
      Q => p_lcssa50335072_load_reg_616(0),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(1),
      Q => p_lcssa50335072_load_reg_616(1),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(2),
      Q => p_lcssa50335072_load_reg_616(2),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(3),
      Q => p_lcssa50335072_load_reg_616(3),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(4),
      Q => p_lcssa50335072_load_reg_616(4),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(5),
      Q => p_lcssa50335072_load_reg_616(5),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(6),
      Q => p_lcssa50335072_load_reg_616(6),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(7),
      Q => p_lcssa50335072_load_reg_616(7),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(8),
      Q => p_lcssa50335072_load_reg_616(8),
      R => '0'
    );
\p_lcssa50335072_load_reg_616_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50335072_fu_118(9),
      Q => p_lcssa50335072_load_reg_616(9),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(0),
      Q => p_lcssa50345074_fu_122(0),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(1),
      Q => p_lcssa50345074_fu_122(1),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(2),
      Q => p_lcssa50345074_fu_122(2),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(3),
      Q => p_lcssa50345074_fu_122(3),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(4),
      Q => p_lcssa50345074_fu_122(4),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(5),
      Q => p_lcssa50345074_fu_122(5),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(6),
      Q => p_lcssa50345074_fu_122(6),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(7),
      Q => p_lcssa50345074_fu_122(7),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(8),
      Q => p_lcssa50345074_fu_122(8),
      R => '0'
    );
\p_lcssa50345074_fu_122_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(9),
      Q => p_lcssa50345074_fu_122(9),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(0),
      Q => p_lcssa50345074_load_reg_621(0),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(1),
      Q => p_lcssa50345074_load_reg_621(1),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(2),
      Q => p_lcssa50345074_load_reg_621(2),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(3),
      Q => p_lcssa50345074_load_reg_621(3),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(4),
      Q => p_lcssa50345074_load_reg_621(4),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(5),
      Q => p_lcssa50345074_load_reg_621(5),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(6),
      Q => p_lcssa50345074_load_reg_621(6),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(7),
      Q => p_lcssa50345074_load_reg_621(7),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(8),
      Q => p_lcssa50345074_load_reg_621(8),
      R => '0'
    );
\p_lcssa50345074_load_reg_621_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50345074_fu_122(9),
      Q => p_lcssa50345074_load_reg_621(9),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(0),
      Q => p_lcssa50355076_fu_126(0),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(1),
      Q => p_lcssa50355076_fu_126(1),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(2),
      Q => p_lcssa50355076_fu_126(2),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(3),
      Q => p_lcssa50355076_fu_126(3),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(4),
      Q => p_lcssa50355076_fu_126(4),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(5),
      Q => p_lcssa50355076_fu_126(5),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(6),
      Q => p_lcssa50355076_fu_126(6),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(7),
      Q => p_lcssa50355076_fu_126(7),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(8),
      Q => p_lcssa50355076_fu_126(8),
      R => '0'
    );
\p_lcssa50355076_fu_126_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(9),
      Q => p_lcssa50355076_fu_126(9),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(0),
      Q => p_lcssa50355076_load_reg_626(0),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(1),
      Q => p_lcssa50355076_load_reg_626(1),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(2),
      Q => p_lcssa50355076_load_reg_626(2),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(3),
      Q => p_lcssa50355076_load_reg_626(3),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(4),
      Q => p_lcssa50355076_load_reg_626(4),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(5),
      Q => p_lcssa50355076_load_reg_626(5),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(6),
      Q => p_lcssa50355076_load_reg_626(6),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(7),
      Q => p_lcssa50355076_load_reg_626(7),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(8),
      Q => p_lcssa50355076_load_reg_626(8),
      R => '0'
    );
\p_lcssa50355076_load_reg_626_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50355076_fu_126(9),
      Q => p_lcssa50355076_load_reg_626(9),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(0),
      Q => p_lcssa50375078_fu_130(0),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(1),
      Q => p_lcssa50375078_fu_130(1),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(2),
      Q => p_lcssa50375078_fu_130(2),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(3),
      Q => p_lcssa50375078_fu_130(3),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(4),
      Q => p_lcssa50375078_fu_130(4),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(5),
      Q => p_lcssa50375078_fu_130(5),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(6),
      Q => p_lcssa50375078_fu_130(6),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(7),
      Q => p_lcssa50375078_fu_130(7),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(8),
      Q => p_lcssa50375078_fu_130(8),
      R => '0'
    );
\p_lcssa50375078_fu_130_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(9),
      Q => p_lcssa50375078_fu_130(9),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(0),
      Q => p_lcssa50375078_load_reg_631(0),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(1),
      Q => p_lcssa50375078_load_reg_631(1),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(2),
      Q => p_lcssa50375078_load_reg_631(2),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(3),
      Q => p_lcssa50375078_load_reg_631(3),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(4),
      Q => p_lcssa50375078_load_reg_631(4),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(5),
      Q => p_lcssa50375078_load_reg_631(5),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(6),
      Q => p_lcssa50375078_load_reg_631(6),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(7),
      Q => p_lcssa50375078_load_reg_631(7),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(8),
      Q => p_lcssa50375078_load_reg_631(8),
      R => '0'
    );
\p_lcssa50375078_load_reg_631_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50375078_fu_130(9),
      Q => p_lcssa50375078_load_reg_631(9),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(0),
      Q => p_lcssa50385080_fu_134(0),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(1),
      Q => p_lcssa50385080_fu_134(1),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(2),
      Q => p_lcssa50385080_fu_134(2),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(3),
      Q => p_lcssa50385080_fu_134(3),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(4),
      Q => p_lcssa50385080_fu_134(4),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(5),
      Q => p_lcssa50385080_fu_134(5),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(6),
      Q => p_lcssa50385080_fu_134(6),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(7),
      Q => p_lcssa50385080_fu_134(7),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(8),
      Q => p_lcssa50385080_fu_134(8),
      R => '0'
    );
\p_lcssa50385080_fu_134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(9),
      Q => p_lcssa50385080_fu_134(9),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(0),
      Q => p_lcssa50385080_load_reg_636(0),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(1),
      Q => p_lcssa50385080_load_reg_636(1),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(2),
      Q => p_lcssa50385080_load_reg_636(2),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(3),
      Q => p_lcssa50385080_load_reg_636(3),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(4),
      Q => p_lcssa50385080_load_reg_636(4),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(5),
      Q => p_lcssa50385080_load_reg_636(5),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(6),
      Q => p_lcssa50385080_load_reg_636(6),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(7),
      Q => p_lcssa50385080_load_reg_636(7),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(8),
      Q => p_lcssa50385080_load_reg_636(8),
      R => '0'
    );
\p_lcssa50385080_load_reg_636_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa50385080_fu_134(9),
      Q => p_lcssa50385080_load_reg_636(9),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(0),
      Q => p_lcssa51955201_fu_138(0),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(1),
      Q => p_lcssa51955201_fu_138(1),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(2),
      Q => p_lcssa51955201_fu_138(2),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(3),
      Q => p_lcssa51955201_fu_138(3),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(4),
      Q => p_lcssa51955201_fu_138(4),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(5),
      Q => p_lcssa51955201_fu_138(5),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(6),
      Q => p_lcssa51955201_fu_138(6),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(7),
      Q => p_lcssa51955201_fu_138(7),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(8),
      Q => p_lcssa51955201_fu_138(8),
      R => '0'
    );
\p_lcssa51955201_fu_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51955201_fu_1380,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(9),
      Q => p_lcssa51955201_fu_138(9),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(0),
      Q => p_lcssa51955201_load_reg_641(0),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(1),
      Q => p_lcssa51955201_load_reg_641(1),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(2),
      Q => p_lcssa51955201_load_reg_641(2),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(3),
      Q => p_lcssa51955201_load_reg_641(3),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(4),
      Q => p_lcssa51955201_load_reg_641(4),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(5),
      Q => p_lcssa51955201_load_reg_641(5),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(6),
      Q => p_lcssa51955201_load_reg_641(6),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(7),
      Q => p_lcssa51955201_load_reg_641(7),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(8),
      Q => p_lcssa51955201_load_reg_641(8),
      R => '0'
    );
\p_lcssa51955201_load_reg_641_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51955201_fu_138(9),
      Q => p_lcssa51955201_load_reg_641(9),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(0),
      Q => p_lcssa51965203_fu_142(0),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(1),
      Q => p_lcssa51965203_fu_142(1),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(2),
      Q => p_lcssa51965203_fu_142(2),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(3),
      Q => p_lcssa51965203_fu_142(3),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(4),
      Q => p_lcssa51965203_fu_142(4),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(5),
      Q => p_lcssa51965203_fu_142(5),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(6),
      Q => p_lcssa51965203_fu_142(6),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(7),
      Q => p_lcssa51965203_fu_142(7),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(8),
      Q => p_lcssa51965203_fu_142(8),
      R => '0'
    );
\p_lcssa51965203_fu_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(9),
      Q => p_lcssa51965203_fu_142(9),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(0),
      Q => p_lcssa51965203_load_reg_646(0),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(1),
      Q => p_lcssa51965203_load_reg_646(1),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(2),
      Q => p_lcssa51965203_load_reg_646(2),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(3),
      Q => p_lcssa51965203_load_reg_646(3),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(4),
      Q => p_lcssa51965203_load_reg_646(4),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(5),
      Q => p_lcssa51965203_load_reg_646(5),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(6),
      Q => p_lcssa51965203_load_reg_646(6),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(7),
      Q => p_lcssa51965203_load_reg_646(7),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(8),
      Q => p_lcssa51965203_load_reg_646(8),
      R => '0'
    );
\p_lcssa51965203_load_reg_646_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51965203_fu_142(9),
      Q => p_lcssa51965203_load_reg_646(9),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(0),
      Q => p_lcssa51975205_fu_146(0),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(1),
      Q => p_lcssa51975205_fu_146(1),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(2),
      Q => p_lcssa51975205_fu_146(2),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(3),
      Q => p_lcssa51975205_fu_146(3),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(4),
      Q => p_lcssa51975205_fu_146(4),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(5),
      Q => p_lcssa51975205_fu_146(5),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(6),
      Q => p_lcssa51975205_fu_146(6),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(7),
      Q => p_lcssa51975205_fu_146(7),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(8),
      Q => p_lcssa51975205_fu_146(8),
      R => '0'
    );
\p_lcssa51975205_fu_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(9),
      Q => p_lcssa51975205_fu_146(9),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(0),
      Q => p_lcssa51975205_load_reg_651(0),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(1),
      Q => p_lcssa51975205_load_reg_651(1),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(2),
      Q => p_lcssa51975205_load_reg_651(2),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(3),
      Q => p_lcssa51975205_load_reg_651(3),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(4),
      Q => p_lcssa51975205_load_reg_651(4),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(5),
      Q => p_lcssa51975205_load_reg_651(5),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(6),
      Q => p_lcssa51975205_load_reg_651(6),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(7),
      Q => p_lcssa51975205_load_reg_651(7),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(8),
      Q => p_lcssa51975205_load_reg_651(8),
      R => '0'
    );
\p_lcssa51975205_load_reg_651_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51975205_fu_146(9),
      Q => p_lcssa51975205_load_reg_651(9),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(0),
      Q => p_lcssa51985207_fu_150(0),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(1),
      Q => p_lcssa51985207_fu_150(1),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(2),
      Q => p_lcssa51985207_fu_150(2),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(3),
      Q => p_lcssa51985207_fu_150(3),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(4),
      Q => p_lcssa51985207_fu_150(4),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(5),
      Q => p_lcssa51985207_fu_150(5),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(6),
      Q => p_lcssa51985207_fu_150(6),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(7),
      Q => p_lcssa51985207_fu_150(7),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(8),
      Q => p_lcssa51985207_fu_150(8),
      R => '0'
    );
\p_lcssa51985207_fu_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(9),
      Q => p_lcssa51985207_fu_150(9),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(0),
      Q => p_lcssa51985207_load_reg_656(0),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(1),
      Q => p_lcssa51985207_load_reg_656(1),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(2),
      Q => p_lcssa51985207_load_reg_656(2),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(3),
      Q => p_lcssa51985207_load_reg_656(3),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(4),
      Q => p_lcssa51985207_load_reg_656(4),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(5),
      Q => p_lcssa51985207_load_reg_656(5),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(6),
      Q => p_lcssa51985207_load_reg_656(6),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(7),
      Q => p_lcssa51985207_load_reg_656(7),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(8),
      Q => p_lcssa51985207_load_reg_656(8),
      R => '0'
    );
\p_lcssa51985207_load_reg_656_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51985207_fu_150(9),
      Q => p_lcssa51985207_load_reg_656(9),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(0),
      Q => p_lcssa51995209_fu_154(0),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(1),
      Q => p_lcssa51995209_fu_154(1),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(2),
      Q => p_lcssa51995209_fu_154(2),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(3),
      Q => p_lcssa51995209_fu_154(3),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(4),
      Q => p_lcssa51995209_fu_154(4),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(5),
      Q => p_lcssa51995209_fu_154(5),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(6),
      Q => p_lcssa51995209_fu_154(6),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(7),
      Q => p_lcssa51995209_fu_154(7),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(8),
      Q => p_lcssa51995209_fu_154(8),
      R => '0'
    );
\p_lcssa51995209_fu_154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51965203_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(9),
      Q => p_lcssa51995209_fu_154(9),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(0),
      Q => p_lcssa51995209_load_reg_661(0),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(1),
      Q => p_lcssa51995209_load_reg_661(1),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(2),
      Q => p_lcssa51995209_load_reg_661(2),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(3),
      Q => p_lcssa51995209_load_reg_661(3),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(4),
      Q => p_lcssa51995209_load_reg_661(4),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(5),
      Q => p_lcssa51995209_load_reg_661(5),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(6),
      Q => p_lcssa51995209_load_reg_661(6),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(7),
      Q => p_lcssa51995209_load_reg_661(7),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(8),
      Q => p_lcssa51995209_load_reg_661(8),
      R => '0'
    );
\p_lcssa51995209_load_reg_661_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51995209_fu_154(9),
      Q => p_lcssa51995209_load_reg_661(9),
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFE000"
    )
        port map (
      I0 => start_once_reg_reg_0,
      I1 => start_for_ZipperRemoval_U0_full_n,
      I2 => Debayer_U0_ap_start,
      I3 => start_for_DebayerRatBorBatR_U0_full_n,
      I4 => \^start_once_reg\,
      I5 => \^debayer_u0_ap_ready\,
      O => start_once_reg_i_1_n_5
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => Debayer_U0_ap_start,
      I1 => start_for_ZipperRemoval_U0_full_n,
      I2 => start_once_reg_reg_0,
      I3 => \^q\(1),
      I4 => \^co\(0),
      O => empty_n_reg
    );
start_once_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => \^debayer_u0_ap_ready\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_5,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_0\
    );
\trunc_ln293_1_reg_551_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(1),
      Q => trunc_ln293_1_reg_551(0),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(11),
      Q => trunc_ln293_1_reg_551(10),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(12),
      Q => trunc_ln293_1_reg_551(11),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(13),
      Q => trunc_ln293_1_reg_551(12),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(14),
      Q => trunc_ln293_1_reg_551(13),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(15),
      Q => trunc_ln293_1_reg_551(14),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(2),
      Q => trunc_ln293_1_reg_551(1),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(3),
      Q => trunc_ln293_1_reg_551(2),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(4),
      Q => trunc_ln293_1_reg_551(3),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(5),
      Q => trunc_ln293_1_reg_551(4),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(6),
      Q => trunc_ln293_1_reg_551(5),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(7),
      Q => trunc_ln293_1_reg_551(6),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(8),
      Q => trunc_ln293_1_reg_551(7),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(9),
      Q => trunc_ln293_1_reg_551(8),
      R => '0'
    );
\trunc_ln293_1_reg_551_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(10),
      Q => trunc_ln293_1_reg_551(9),
      R => '0'
    );
\x_phase_reg_546_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => D(0),
      Q => x_phase_reg_546,
      R => '0'
    );
\xor_reg_676[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln293_1_reg_551(0),
      I1 => and226_cast_fu_377_p1,
      O => xor_fu_381_p2(0)
    );
\xor_reg_676_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_fu_381_p2(0),
      Q => xor_reg_676(0),
      R => '0'
    );
\xor_reg_676_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(10),
      Q => xor_reg_676(10),
      R => '0'
    );
\xor_reg_676_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(11),
      Q => xor_reg_676(11),
      R => '0'
    );
\xor_reg_676_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(12),
      Q => xor_reg_676(12),
      R => '0'
    );
\xor_reg_676_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(13),
      Q => xor_reg_676(13),
      R => '0'
    );
\xor_reg_676_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(14),
      Q => xor_reg_676(14),
      R => '0'
    );
\xor_reg_676_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(1),
      Q => xor_reg_676(1),
      R => '0'
    );
\xor_reg_676_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(2),
      Q => xor_reg_676(2),
      R => '0'
    );
\xor_reg_676_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(3),
      Q => xor_reg_676(3),
      R => '0'
    );
\xor_reg_676_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(4),
      Q => xor_reg_676(4),
      R => '0'
    );
\xor_reg_676_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(5),
      Q => xor_reg_676(5),
      R => '0'
    );
\xor_reg_676_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(6),
      Q => xor_reg_676(6),
      R => '0'
    );
\xor_reg_676_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(7),
      Q => xor_reg_676(7),
      R => '0'
    );
\xor_reg_676_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(8),
      Q => xor_reg_676(8),
      R => '0'
    );
\xor_reg_676_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_551(9),
      Q => xor_reg_676(9),
      R => '0'
    );
\y_7_reg_557_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(0),
      Q => and226_cast_fu_377_p1,
      R => '0'
    );
\y_7_reg_557_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(10),
      Q => \y_7_reg_557_reg_n_5_[10]\,
      R => '0'
    );
\y_7_reg_557_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(11),
      Q => \y_7_reg_557_reg_n_5_[11]\,
      R => '0'
    );
\y_7_reg_557_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(12),
      Q => \y_7_reg_557_reg_n_5_[12]\,
      R => '0'
    );
\y_7_reg_557_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(13),
      Q => \y_7_reg_557_reg_n_5_[13]\,
      R => '0'
    );
\y_7_reg_557_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(14),
      Q => \y_7_reg_557_reg_n_5_[14]\,
      R => '0'
    );
\y_7_reg_557_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(15),
      Q => \y_7_reg_557_reg_n_5_[15]\,
      R => '0'
    );
\y_7_reg_557_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(16),
      Q => \y_7_reg_557_reg_n_5_[16]\,
      R => '0'
    );
\y_7_reg_557_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(1),
      Q => \y_7_reg_557_reg_n_5_[1]\,
      R => '0'
    );
\y_7_reg_557_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(2),
      Q => \y_7_reg_557_reg_n_5_[2]\,
      R => '0'
    );
\y_7_reg_557_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(3),
      Q => \y_7_reg_557_reg_n_5_[3]\,
      R => '0'
    );
\y_7_reg_557_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(4),
      Q => \y_7_reg_557_reg_n_5_[4]\,
      R => '0'
    );
\y_7_reg_557_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(5),
      Q => \y_7_reg_557_reg_n_5_[5]\,
      R => '0'
    );
\y_7_reg_557_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(6),
      Q => \y_7_reg_557_reg_n_5_[6]\,
      R => '0'
    );
\y_7_reg_557_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(7),
      Q => \y_7_reg_557_reg_n_5_[7]\,
      R => '0'
    );
\y_7_reg_557_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(8),
      Q => \y_7_reg_557_reg_n_5_[8]\,
      R => '0'
    );
\y_7_reg_557_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(9),
      Q => \y_7_reg_557_reg_n_5_[9]\,
      R => '0'
    );
\y_fu_74[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_74_reg(0),
      O => \y_fu_74[0]_i_2_n_5\
    );
\y_fu_74_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[0]_i_1_n_20\,
      Q => y_fu_74_reg(0),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \y_fu_74_reg[0]_i_1_n_5\,
      CO(6) => \y_fu_74_reg[0]_i_1_n_6\,
      CO(5) => \y_fu_74_reg[0]_i_1_n_7\,
      CO(4) => \y_fu_74_reg[0]_i_1_n_8\,
      CO(3) => \y_fu_74_reg[0]_i_1_n_9\,
      CO(2) => \y_fu_74_reg[0]_i_1_n_10\,
      CO(1) => \y_fu_74_reg[0]_i_1_n_11\,
      CO(0) => \y_fu_74_reg[0]_i_1_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7) => \y_fu_74_reg[0]_i_1_n_13\,
      O(6) => \y_fu_74_reg[0]_i_1_n_14\,
      O(5) => \y_fu_74_reg[0]_i_1_n_15\,
      O(4) => \y_fu_74_reg[0]_i_1_n_16\,
      O(3) => \y_fu_74_reg[0]_i_1_n_17\,
      O(2) => \y_fu_74_reg[0]_i_1_n_18\,
      O(1) => \y_fu_74_reg[0]_i_1_n_19\,
      O(0) => \y_fu_74_reg[0]_i_1_n_20\,
      S(7 downto 1) => y_fu_74_reg(7 downto 1),
      S(0) => \y_fu_74[0]_i_2_n_5\
    );
\y_fu_74_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[8]_i_1_n_18\,
      Q => y_fu_74_reg(10),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[8]_i_1_n_17\,
      Q => y_fu_74_reg(11),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[8]_i_1_n_16\,
      Q => y_fu_74_reg(12),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[8]_i_1_n_15\,
      Q => y_fu_74_reg(13),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[8]_i_1_n_14\,
      Q => y_fu_74_reg(14),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[8]_i_1_n_13\,
      Q => y_fu_74_reg(15),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[16]_i_1_n_20\,
      Q => y_fu_74_reg(16),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_74_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \y_fu_74_reg[16]_i_1_n_20\,
      S(7 downto 1) => B"0000000",
      S(0) => y_fu_74_reg(16)
    );
\y_fu_74_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[0]_i_1_n_19\,
      Q => y_fu_74_reg(1),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[0]_i_1_n_18\,
      Q => y_fu_74_reg(2),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[0]_i_1_n_17\,
      Q => y_fu_74_reg(3),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[0]_i_1_n_16\,
      Q => y_fu_74_reg(4),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[0]_i_1_n_15\,
      Q => y_fu_74_reg(5),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[0]_i_1_n_14\,
      Q => y_fu_74_reg(6),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[0]_i_1_n_13\,
      Q => y_fu_74_reg(7),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[8]_i_1_n_20\,
      Q => y_fu_74_reg(8),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\y_fu_74_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_74_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \y_fu_74_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_74_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_74_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_74_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_74_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_74_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_74_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_74_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \y_fu_74_reg[8]_i_1_n_13\,
      O(6) => \y_fu_74_reg[8]_i_1_n_14\,
      O(5) => \y_fu_74_reg[8]_i_1_n_15\,
      O(4) => \y_fu_74_reg[8]_i_1_n_16\,
      O(3) => \y_fu_74_reg[8]_i_1_n_17\,
      O(2) => \y_fu_74_reg[8]_i_1_n_18\,
      O(1) => \y_fu_74_reg[8]_i_1_n_19\,
      O(0) => \y_fu_74_reg[8]_i_1_n_20\,
      S(7 downto 0) => y_fu_74_reg(15 downto 8)
    );
\y_fu_74_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \ap_CS_fsm[2]_i_1__3_n_5\,
      D => \y_fu_74_reg[8]_i_1_n_19\,
      Q => y_fu_74_reg(9),
      R => \^ap_cs_fsm_reg[0]_0\
    );
\zext_ln274_reg_531_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(0),
      Q => zext_ln274_reg_531(0),
      R => '0'
    );
\zext_ln274_reg_531_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(10),
      Q => zext_ln274_reg_531(10),
      R => '0'
    );
\zext_ln274_reg_531_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(11),
      Q => zext_ln274_reg_531(11),
      R => '0'
    );
\zext_ln274_reg_531_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(12),
      Q => zext_ln274_reg_531(12),
      R => '0'
    );
\zext_ln274_reg_531_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(13),
      Q => zext_ln274_reg_531(13),
      R => '0'
    );
\zext_ln274_reg_531_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(14),
      Q => zext_ln274_reg_531(14),
      R => '0'
    );
\zext_ln274_reg_531_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(15),
      Q => zext_ln274_reg_531(15),
      R => '0'
    );
\zext_ln274_reg_531_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(1),
      Q => zext_ln274_reg_531(1),
      R => '0'
    );
\zext_ln274_reg_531_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(2),
      Q => zext_ln274_reg_531(2),
      R => '0'
    );
\zext_ln274_reg_531_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(3),
      Q => zext_ln274_reg_531(3),
      R => '0'
    );
\zext_ln274_reg_531_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(4),
      Q => zext_ln274_reg_531(4),
      R => '0'
    );
\zext_ln274_reg_531_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(5),
      Q => zext_ln274_reg_531(5),
      R => '0'
    );
\zext_ln274_reg_531_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(6),
      Q => zext_ln274_reg_531(6),
      R => '0'
    );
\zext_ln274_reg_531_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(7),
      Q => zext_ln274_reg_531(7),
      R => '0'
    );
\zext_ln274_reg_531_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(8),
      Q => zext_ln274_reg_531(8),
      R => '0'
    );
\zext_ln274_reg_531_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[0]_0\,
      D => \zext_ln274_reg_531_reg[15]_0\(9),
      Q => zext_ln274_reg_531(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Debayer is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_rst_n_inv : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    cmp84_reg_666 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \y_fu_74_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_width_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg_reg_0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \y_fu_68_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_idle : out STD_LOGIC;
    Debayer_U0_ap_ready : out STD_LOGIC;
    \y_fu_64_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \cmp84_reg_666_reg[0]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\ : out STD_LOGIC;
    \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\ : out STD_LOGIC;
    \pix_reg_419_pp0_iter2_reg_reg[9]\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC;
    imgBayer_dout : in STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \loopHeight_reg_536_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln274_reg_531_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \loopHeight_reg_536_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp59_i_reg_465_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmp59_i_reg_465_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \loopWidth_reg_541_reg[16]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \loopWidth_reg_541_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \loopWidth_reg_541_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    \empty_146_fu_312_reg[0]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[1]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[2]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[3]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[4]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[5]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[6]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[7]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[8]\ : in STD_LOGIC;
    \empty_146_fu_312_reg[9]\ : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgRgb_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    \loopHeight_reg_441_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopWidth_reg_446_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopHeight_reg_377_reg[10]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \loopWidth_reg_382_reg[10]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Debayer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Debayer is
  signal DebayerG_U0_imgG_din : STD_LOGIC_VECTOR ( 19 downto 10 );
  signal DebayerG_U0_n_16 : STD_LOGIC;
  signal DebayerG_U0_n_19 : STD_LOGIC;
  signal DebayerG_U0_n_26 : STD_LOGIC;
  signal DebayerG_U0_n_38 : STD_LOGIC;
  signal DebayerG_U0_n_39 : STD_LOGIC;
  signal DebayerG_U0_n_40 : STD_LOGIC;
  signal DebayerG_U0_n_41 : STD_LOGIC;
  signal DebayerG_U0_n_42 : STD_LOGIC;
  signal DebayerG_U0_n_43 : STD_LOGIC;
  signal DebayerG_U0_n_44 : STD_LOGIC;
  signal DebayerG_U0_n_45 : STD_LOGIC;
  signal DebayerG_U0_n_46 : STD_LOGIC;
  signal DebayerG_U0_n_47 : STD_LOGIC;
  signal DebayerG_U0_n_48 : STD_LOGIC;
  signal DebayerG_U0_n_49 : STD_LOGIC;
  signal DebayerG_U0_n_50 : STD_LOGIC;
  signal DebayerG_U0_n_51 : STD_LOGIC;
  signal DebayerG_U0_n_52 : STD_LOGIC;
  signal DebayerG_U0_n_53 : STD_LOGIC;
  signal DebayerG_U0_n_54 : STD_LOGIC;
  signal DebayerG_U0_n_55 : STD_LOGIC;
  signal DebayerG_U0_n_56 : STD_LOGIC;
  signal DebayerG_U0_n_57 : STD_LOGIC;
  signal DebayerRandBatG_U0_ap_start : STD_LOGIC;
  signal DebayerRandBatG_U0_n_38 : STD_LOGIC;
  signal DebayerRandBatG_U0_n_40 : STD_LOGIC;
  signal DebayerRandBatG_U0_n_43 : STD_LOGIC;
  signal DebayerRandBatG_U0_n_5 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_ap_start : STD_LOGIC;
  signal DebayerRatBorBatR_U0_bayerPhase_c_write : STD_LOGIC;
  signal DebayerRatBorBatR_U0_imgRB_din : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal DebayerRatBorBatR_U0_n_49 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_86 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bayerPhase_c1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayerPhase_c1_empty_n : STD_LOGIC;
  signal bayerPhase_c1_full_n : STD_LOGIC;
  signal bayerPhase_c_U_n_7 : STD_LOGIC;
  signal bayerPhase_c_empty_n : STD_LOGIC;
  signal bayerPhase_c_full_n : STD_LOGIC;
  signal cmp59_i_reg_465 : STD_LOGIC;
  signal cmp59_i_reg_545 : STD_LOGIC;
  signal \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read : STD_LOGIC;
  signal \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal imgG_U_n_68 : STD_LOGIC;
  signal imgG_U_n_69 : STD_LOGIC;
  signal imgG_U_n_7 : STD_LOGIC;
  signal imgG_U_n_70 : STD_LOGIC;
  signal imgG_U_n_71 : STD_LOGIC;
  signal imgG_U_n_72 : STD_LOGIC;
  signal imgG_U_n_73 : STD_LOGIC;
  signal imgG_U_n_74 : STD_LOGIC;
  signal imgG_U_n_75 : STD_LOGIC;
  signal imgG_U_n_76 : STD_LOGIC;
  signal imgG_U_n_77 : STD_LOGIC;
  signal imgG_U_n_78 : STD_LOGIC;
  signal imgG_U_n_79 : STD_LOGIC;
  signal imgG_U_n_80 : STD_LOGIC;
  signal imgG_U_n_81 : STD_LOGIC;
  signal imgG_U_n_82 : STD_LOGIC;
  signal imgG_U_n_83 : STD_LOGIC;
  signal imgG_U_n_84 : STD_LOGIC;
  signal imgG_U_n_85 : STD_LOGIC;
  signal imgG_U_n_86 : STD_LOGIC;
  signal imgG_U_n_87 : STD_LOGIC;
  signal imgG_U_n_88 : STD_LOGIC;
  signal imgG_U_n_89 : STD_LOGIC;
  signal imgG_U_n_90 : STD_LOGIC;
  signal imgG_U_n_91 : STD_LOGIC;
  signal imgG_U_n_92 : STD_LOGIC;
  signal imgG_U_n_93 : STD_LOGIC;
  signal imgG_U_n_94 : STD_LOGIC;
  signal imgG_U_n_95 : STD_LOGIC;
  signal imgG_U_n_96 : STD_LOGIC;
  signal imgG_U_n_97 : STD_LOGIC;
  signal imgG_dout : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal imgG_empty_n : STD_LOGIC;
  signal imgG_full_n : STD_LOGIC;
  signal imgRB_U_n_10 : STD_LOGIC;
  signal imgRB_U_n_11 : STD_LOGIC;
  signal imgRB_U_n_12 : STD_LOGIC;
  signal imgRB_U_n_13 : STD_LOGIC;
  signal imgRB_U_n_14 : STD_LOGIC;
  signal imgRB_U_n_15 : STD_LOGIC;
  signal imgRB_U_n_16 : STD_LOGIC;
  signal imgRB_U_n_17 : STD_LOGIC;
  signal imgRB_U_n_18 : STD_LOGIC;
  signal imgRB_U_n_19 : STD_LOGIC;
  signal imgRB_U_n_20 : STD_LOGIC;
  signal imgRB_U_n_21 : STD_LOGIC;
  signal imgRB_U_n_22 : STD_LOGIC;
  signal imgRB_U_n_23 : STD_LOGIC;
  signal imgRB_U_n_24 : STD_LOGIC;
  signal imgRB_U_n_25 : STD_LOGIC;
  signal imgRB_U_n_26 : STD_LOGIC;
  signal imgRB_U_n_27 : STD_LOGIC;
  signal imgRB_U_n_28 : STD_LOGIC;
  signal imgRB_U_n_29 : STD_LOGIC;
  signal imgRB_U_n_30 : STD_LOGIC;
  signal imgRB_U_n_31 : STD_LOGIC;
  signal imgRB_U_n_32 : STD_LOGIC;
  signal imgRB_U_n_33 : STD_LOGIC;
  signal imgRB_U_n_34 : STD_LOGIC;
  signal imgRB_U_n_35 : STD_LOGIC;
  signal imgRB_U_n_36 : STD_LOGIC;
  signal imgRB_U_n_37 : STD_LOGIC;
  signal imgRB_U_n_38 : STD_LOGIC;
  signal imgRB_U_n_39 : STD_LOGIC;
  signal imgRB_U_n_40 : STD_LOGIC;
  signal imgRB_U_n_41 : STD_LOGIC;
  signal imgRB_U_n_42 : STD_LOGIC;
  signal imgRB_U_n_43 : STD_LOGIC;
  signal imgRB_U_n_44 : STD_LOGIC;
  signal imgRB_U_n_45 : STD_LOGIC;
  signal imgRB_U_n_46 : STD_LOGIC;
  signal imgRB_U_n_47 : STD_LOGIC;
  signal imgRB_U_n_48 : STD_LOGIC;
  signal imgRB_U_n_49 : STD_LOGIC;
  signal imgRB_U_n_50 : STD_LOGIC;
  signal imgRB_U_n_51 : STD_LOGIC;
  signal imgRB_U_n_52 : STD_LOGIC;
  signal imgRB_U_n_53 : STD_LOGIC;
  signal imgRB_U_n_54 : STD_LOGIC;
  signal imgRB_U_n_55 : STD_LOGIC;
  signal imgRB_U_n_56 : STD_LOGIC;
  signal imgRB_U_n_57 : STD_LOGIC;
  signal imgRB_U_n_58 : STD_LOGIC;
  signal imgRB_U_n_59 : STD_LOGIC;
  signal imgRB_U_n_60 : STD_LOGIC;
  signal imgRB_U_n_61 : STD_LOGIC;
  signal imgRB_U_n_62 : STD_LOGIC;
  signal imgRB_U_n_63 : STD_LOGIC;
  signal imgRB_U_n_64 : STD_LOGIC;
  signal imgRB_U_n_65 : STD_LOGIC;
  signal imgRB_U_n_66 : STD_LOGIC;
  signal imgRB_U_n_67 : STD_LOGIC;
  signal imgRB_U_n_68 : STD_LOGIC;
  signal imgRB_U_n_69 : STD_LOGIC;
  signal imgRB_U_n_7 : STD_LOGIC;
  signal imgRB_U_n_70 : STD_LOGIC;
  signal imgRB_U_n_71 : STD_LOGIC;
  signal imgRB_U_n_72 : STD_LOGIC;
  signal imgRB_U_n_73 : STD_LOGIC;
  signal imgRB_U_n_74 : STD_LOGIC;
  signal imgRB_U_n_75 : STD_LOGIC;
  signal imgRB_U_n_76 : STD_LOGIC;
  signal imgRB_U_n_77 : STD_LOGIC;
  signal imgRB_U_n_78 : STD_LOGIC;
  signal imgRB_U_n_79 : STD_LOGIC;
  signal imgRB_U_n_8 : STD_LOGIC;
  signal imgRB_U_n_80 : STD_LOGIC;
  signal imgRB_U_n_81 : STD_LOGIC;
  signal imgRB_U_n_82 : STD_LOGIC;
  signal imgRB_U_n_83 : STD_LOGIC;
  signal imgRB_U_n_84 : STD_LOGIC;
  signal imgRB_U_n_85 : STD_LOGIC;
  signal imgRB_U_n_86 : STD_LOGIC;
  signal imgRB_U_n_87 : STD_LOGIC;
  signal imgRB_U_n_88 : STD_LOGIC;
  signal imgRB_U_n_89 : STD_LOGIC;
  signal imgRB_U_n_9 : STD_LOGIC;
  signal imgRB_U_n_90 : STD_LOGIC;
  signal imgRB_U_n_91 : STD_LOGIC;
  signal imgRB_U_n_92 : STD_LOGIC;
  signal imgRB_U_n_93 : STD_LOGIC;
  signal imgRB_U_n_94 : STD_LOGIC;
  signal imgRB_U_n_95 : STD_LOGIC;
  signal imgRB_U_n_96 : STD_LOGIC;
  signal imgRB_U_n_97 : STD_LOGIC;
  signal imgRB_dout : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal imgRB_empty_n : STD_LOGIC;
  signal imgRB_full_n : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal p_6_in_1 : STD_LOGIC;
  signal p_6_in_4 : STD_LOGIC;
  signal p_6_in_6 : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in_2 : STD_LOGIC;
  signal p_9_in_7 : STD_LOGIC;
  signal \pop__0\ : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_3 : STD_LOGIC;
  signal push_5 : STD_LOGIC;
  signal start_for_DebayerRandBatG_U0_full_n : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_U_n_8 : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_8 : STD_LOGIC;
  signal \^start_once_reg_reg_0\ : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  start_once_reg_reg_0 <= \^start_once_reg_reg_0\;
DebayerG_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerG
     port map (
      CO(0) => \y_fu_74_reg[15]\(0),
      D(15 downto 0) => D(15 downto 0),
      DOUTBDOUT(9 downto 0) => DOUTBDOUT(9 downto 0),
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      Q(1) => \ap_CS_fsm_reg[1]\(0),
      Q(0) => DebayerG_U0_n_19,
      addr(0) => addr(0),
      \ap_CS_fsm_reg[0]_0\ => DebayerG_U0_n_16,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      bayerPhase_c1_full_n => bayerPhase_c1_full_n,
      \cmp84_reg_666_reg[0]_0\ => cmp84_reg_666,
      \cmp84_reg_666_reg[0]_1\ => \cmp84_reg_666_reg[0]\,
      \empty_146_fu_312_reg[0]\ => \empty_146_fu_312_reg[0]\,
      \empty_146_fu_312_reg[1]\ => \empty_146_fu_312_reg[1]\,
      \empty_146_fu_312_reg[2]\ => \empty_146_fu_312_reg[2]\,
      \empty_146_fu_312_reg[3]\ => \empty_146_fu_312_reg[3]\,
      \empty_146_fu_312_reg[4]\ => \empty_146_fu_312_reg[4]\,
      \empty_146_fu_312_reg[5]\ => \empty_146_fu_312_reg[5]\,
      \empty_146_fu_312_reg[6]\ => \empty_146_fu_312_reg[6]\,
      \empty_146_fu_312_reg[7]\ => \empty_146_fu_312_reg[7]\,
      \empty_146_fu_312_reg[8]\ => \empty_146_fu_312_reg[8]\,
      \empty_146_fu_312_reg[9]\ => \empty_146_fu_312_reg[9]\,
      empty_n_reg => DebayerG_U0_n_26,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0\(9 downto 0) => DebayerG_U0_imgG_din(19 downto 10),
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_0\ => DebayerG_U0_n_38,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_1\ => DebayerG_U0_n_39,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_10\ => DebayerG_U0_n_48,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_11\ => DebayerG_U0_n_49,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_12\ => DebayerG_U0_n_50,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_13\ => DebayerG_U0_n_51,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_14\ => DebayerG_U0_n_52,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_15\ => DebayerG_U0_n_53,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_16\ => DebayerG_U0_n_54,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_17\ => DebayerG_U0_n_55,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_18\ => DebayerG_U0_n_56,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_19\ => DebayerG_U0_n_57,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_2\ => DebayerG_U0_n_40,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_3\ => DebayerG_U0_n_41,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_4\ => DebayerG_U0_n_42,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_5\ => DebayerG_U0_n_43,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_6\ => DebayerG_U0_n_44,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_7\ => DebayerG_U0_n_45,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_8\ => DebayerG_U0_n_46,
      \icmp_ln439_reg_3865_pp0_iter9_reg_reg[0]__0_9\ => DebayerG_U0_n_47,
      imgBayer_dout(9 downto 0) => imgBayer_dout(9 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgG_full_n => imgG_full_n,
      \int_height_reg[15]\(0) => \int_height_reg[15]\(0),
      \int_width_reg[15]\(0) => \int_width_reg[15]\(0),
      \loopHeight_reg_536_reg[16]_0\(0) => \loopHeight_reg_536_reg[16]\(0),
      \loopHeight_reg_536_reg[7]_0\(0) => \loopHeight_reg_536_reg[7]\(0),
      \loopWidth_reg_541_reg[15]_0\(15 downto 0) => \loopWidth_reg_541_reg[15]\(15 downto 0),
      \loopWidth_reg_541_reg[16]_0\(0) => \loopWidth_reg_541_reg[16]\(0),
      \loopWidth_reg_541_reg[7]_0\(0) => \loopWidth_reg_541_reg[7]\(0),
      push => push_0,
      ram_reg_bram_0(9 downto 0) => ram_reg_bram_0(9 downto 0),
      ram_reg_bram_0_0(9 downto 0) => ram_reg_bram_0_0(9 downto 0),
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => \^start_once_reg_reg_0\,
      \y_fu_74_reg[16]_0\ => start_for_DebayerRatBorBatR_U0_U_n_8,
      \zext_ln274_reg_531_reg[15]_0\(15 downto 0) => \zext_ln274_reg_531_reg[15]\(15 downto 0)
    );
DebayerRandBatG_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRandBatG
     port map (
      D(10 downto 2) => \loopHeight_reg_377_reg[10]\(8 downto 0),
      D(1 downto 0) => \loopHeight_reg_441_reg[10]\(1 downto 0),
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      E(0) => DebayerRandBatG_U0_n_38,
      Q(29) => imgRB_U_n_8,
      Q(28) => imgRB_U_n_9,
      Q(27) => imgRB_U_n_10,
      Q(26) => imgRB_U_n_11,
      Q(25) => imgRB_U_n_12,
      Q(24) => imgRB_U_n_13,
      Q(23) => imgRB_U_n_14,
      Q(22) => imgRB_U_n_15,
      Q(21) => imgRB_U_n_16,
      Q(20) => imgRB_U_n_17,
      Q(19) => imgRB_U_n_18,
      Q(18) => imgRB_U_n_19,
      Q(17) => imgRB_U_n_20,
      Q(16) => imgRB_U_n_21,
      Q(15) => imgRB_U_n_22,
      Q(14) => imgRB_U_n_23,
      Q(13) => imgRB_U_n_24,
      Q(12) => imgRB_U_n_25,
      Q(11) => imgRB_U_n_26,
      Q(10) => imgRB_U_n_27,
      Q(9) => imgRB_U_n_28,
      Q(8) => imgRB_U_n_29,
      Q(7) => imgRB_U_n_30,
      Q(6) => imgRB_U_n_31,
      Q(5) => imgRB_U_n_32,
      Q(4) => imgRB_U_n_33,
      Q(3) => imgRB_U_n_34,
      Q(2) => imgRB_U_n_35,
      Q(1) => imgRB_U_n_36,
      Q(0) => imgRB_U_n_37,
      \ap_CS_fsm_reg[0]_0\ => DebayerRandBatG_U0_n_5,
      \ap_CS_fsm_reg[1]_0\(0) => DebayerRandBatG_U0_n_43,
      \ap_CS_fsm_reg[3]_0\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]_0\(0) => DebayerRandBatG_U0_n_40,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      cmp59_i_reg_465 => cmp59_i_reg_465,
      \cmp59_i_reg_465_reg[0]_0\(5 downto 0) => \cmp59_i_reg_465_reg[0]\(5 downto 0),
      \cmp59_i_reg_465_reg[0]_1\(4 downto 0) => \cmp59_i_reg_465_reg[0]_0\(4 downto 0),
      \cmp59_i_reg_465_reg[0]_2\(0) => \zext_ln274_reg_531_reg[15]\(10),
      d0(29 downto 0) => imgRB_dout(29 downto 0),
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\ => \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\,
      \icmp_ln891_reg_1968_reg[0]\(10 downto 0) => \loopWidth_reg_541_reg[15]\(10 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \loopWidth_reg_382_reg[10]_0\(10 downto 2) => \loopWidth_reg_382_reg[10]\(8 downto 0),
      \loopWidth_reg_382_reg[10]_0\(1 downto 0) => \loopWidth_reg_446_reg[10]\(1 downto 0),
      \p_0_0_01183_217801809_i_fu_192_reg[0]\ => imgRB_U_n_77,
      \p_0_0_01183_217801809_i_fu_192_reg[1]\ => imgRB_U_n_76,
      \p_0_0_01183_217801809_i_fu_192_reg[2]\ => imgRB_U_n_75,
      \p_0_0_01183_217801809_i_fu_192_reg[3]\ => imgRB_U_n_74,
      \p_0_0_01183_217801809_i_fu_192_reg[4]\ => imgRB_U_n_73,
      \p_0_0_01183_217801809_i_fu_192_reg[5]\ => imgRB_U_n_72,
      \p_0_0_01183_217801809_i_fu_192_reg[6]\ => imgRB_U_n_71,
      \p_0_0_01183_217801809_i_fu_192_reg[7]\ => imgRB_U_n_70,
      \p_0_0_01183_217801809_i_fu_192_reg[8]\ => imgRB_U_n_69,
      \p_0_0_01183_217801809_i_fu_192_reg[9]\ => imgRB_U_n_7,
      \p_0_0_01184_217781807_i_fu_188_reg[0]\ => imgRB_U_n_87,
      \p_0_0_01184_217781807_i_fu_188_reg[1]\ => imgRB_U_n_86,
      \p_0_0_01184_217781807_i_fu_188_reg[2]\ => imgRB_U_n_85,
      \p_0_0_01184_217781807_i_fu_188_reg[3]\ => imgRB_U_n_84,
      \p_0_0_01184_217781807_i_fu_188_reg[4]\ => imgRB_U_n_83,
      \p_0_0_01184_217781807_i_fu_188_reg[5]\ => imgRB_U_n_82,
      \p_0_0_01184_217781807_i_fu_188_reg[6]\ => imgRB_U_n_81,
      \p_0_0_01184_217781807_i_fu_188_reg[7]\ => imgRB_U_n_80,
      \p_0_0_01184_217781807_i_fu_188_reg[8]\ => imgRB_U_n_79,
      \p_0_0_01184_217781807_i_fu_188_reg[9]\ => imgRB_U_n_78,
      \p_0_0_01185_217761805_i_fu_184_reg[0]\ => imgRB_U_n_97,
      \p_0_0_01185_217761805_i_fu_184_reg[1]\ => imgRB_U_n_96,
      \p_0_0_01185_217761805_i_fu_184_reg[2]\ => imgRB_U_n_95,
      \p_0_0_01185_217761805_i_fu_184_reg[3]\ => imgRB_U_n_94,
      \p_0_0_01185_217761805_i_fu_184_reg[4]\ => imgRB_U_n_93,
      \p_0_0_01185_217761805_i_fu_184_reg[5]\ => imgRB_U_n_92,
      \p_0_0_01185_217761805_i_fu_184_reg[6]\ => imgRB_U_n_91,
      \p_0_0_01185_217761805_i_fu_184_reg[7]\ => imgRB_U_n_90,
      \p_0_0_01185_217761805_i_fu_184_reg[8]\ => imgRB_U_n_89,
      \p_0_0_01185_217761805_i_fu_184_reg[9]\ => imgRB_U_n_88,
      p_6_in => p_6_in_1,
      p_6_in_1 => p_6_in,
      p_9_in => p_9_in_2,
      p_9_in_0 => p_9_in,
      \pix_reg_419_pp0_iter2_reg_reg[9]\(19 downto 0) => \pix_reg_419_pp0_iter2_reg_reg[9]\(19 downto 0),
      push => push,
      push_2 => push_5,
      q1(29 downto 0) => \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1\(29 downto 0),
      ram_reg_bram_1(29) => imgRB_U_n_38,
      ram_reg_bram_1(28) => imgRB_U_n_39,
      ram_reg_bram_1(27) => imgRB_U_n_40,
      ram_reg_bram_1(26) => imgRB_U_n_41,
      ram_reg_bram_1(25) => imgRB_U_n_42,
      ram_reg_bram_1(24) => imgRB_U_n_43,
      ram_reg_bram_1(23) => imgRB_U_n_44,
      ram_reg_bram_1(22) => imgRB_U_n_45,
      ram_reg_bram_1(21) => imgRB_U_n_46,
      ram_reg_bram_1(20) => imgRB_U_n_47,
      ram_reg_bram_1(19) => imgRB_U_n_48,
      ram_reg_bram_1(18) => imgRB_U_n_49,
      ram_reg_bram_1(17) => imgRB_U_n_50,
      ram_reg_bram_1(16) => imgRB_U_n_51,
      ram_reg_bram_1(15) => imgRB_U_n_52,
      ram_reg_bram_1(14) => imgRB_U_n_53,
      ram_reg_bram_1(13) => imgRB_U_n_54,
      ram_reg_bram_1(12) => imgRB_U_n_55,
      ram_reg_bram_1(11) => imgRB_U_n_56,
      ram_reg_bram_1(10) => imgRB_U_n_57,
      ram_reg_bram_1(9) => imgRB_U_n_58,
      ram_reg_bram_1(8) => imgRB_U_n_59,
      ram_reg_bram_1(7) => imgRB_U_n_60,
      ram_reg_bram_1(6) => imgRB_U_n_61,
      ram_reg_bram_1(5) => imgRB_U_n_62,
      ram_reg_bram_1(4) => imgRB_U_n_63,
      ram_reg_bram_1(3) => imgRB_U_n_64,
      ram_reg_bram_1(2) => imgRB_U_n_65,
      ram_reg_bram_1(1) => imgRB_U_n_66,
      ram_reg_bram_1(0) => imgRB_U_n_67,
      ram_reg_bram_1_0 => imgRB_U_n_68,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_once_reg => start_once_reg_8,
      \trunc_ln870_1_i_reg_392_reg[14]_0\(14 downto 0) => p_0_in(14 downto 0),
      \x_phase_reg_387_reg[0]_0\ => bayerPhase_c_U_n_7,
      \y_fu_64_reg[10]_0\(10 downto 0) => \y_fu_64_reg[10]\(10 downto 0)
    );
DebayerRatBorBatR_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_DebayerRatBorBatR
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      DI(4 downto 0) => DI(4 downto 0),
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => DebayerRatBorBatR_U0_n_86,
      Q(10 downto 0) => Q(10 downto 0),
      \SRL_SIG_reg[0]_0\(29 downto 0) => \SRL_SIG_reg[0]_0\(29 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => DebayerRatBorBatR_U0_n_49,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      bayerPhase_c1_empty_n => bayerPhase_c1_empty_n,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      \cmp59_i_reg_545_reg[0]_0\(10 downto 0) => \zext_ln274_reg_531_reg[15]\(10 downto 0),
      d0(29 downto 0) => imgG_dout(29 downto 0),
      full_n_reg(0) => push_5,
      \icmp_ln633_reg_2150_pp0_iter3_reg_reg[0]\(29 downto 0) => DebayerRatBorBatR_U0_imgRB_din(29 downto 0),
      \icmp_ln643_reg_2154_reg[0]\(10 downto 0) => \loopWidth_reg_541_reg[15]\(10 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      \loopHeight_reg_441_reg[10]_0\(10 downto 0) => \loopHeight_reg_441_reg[10]\(10 downto 0),
      \loopWidth_reg_446_reg[10]_0\(10 downto 0) => \loopWidth_reg_446_reg[10]\(10 downto 0),
      \mOutPtr_reg[0]\ => \^start_once_reg_reg_0\,
      \p_0_0_0948_21437_i_fu_280_reg[0]\ => imgG_U_n_97,
      \p_0_0_0948_21437_i_fu_280_reg[1]\ => imgG_U_n_96,
      \p_0_0_0948_21437_i_fu_280_reg[2]\ => imgG_U_n_95,
      \p_0_0_0948_21437_i_fu_280_reg[3]\ => imgG_U_n_94,
      \p_0_0_0948_21437_i_fu_280_reg[4]\ => imgG_U_n_93,
      \p_0_0_0948_21437_i_fu_280_reg[5]\ => imgG_U_n_92,
      \p_0_0_0948_21437_i_fu_280_reg[6]\ => imgG_U_n_91,
      \p_0_0_0948_21437_i_fu_280_reg[7]\ => imgG_U_n_90,
      \p_0_0_0948_21437_i_fu_280_reg[8]\ => imgG_U_n_89,
      \p_0_0_0948_21437_i_fu_280_reg[9]\ => imgG_U_n_88,
      \p_0_0_0949_21434_i_fu_276_reg[0]\ => imgG_U_n_77,
      \p_0_0_0949_21434_i_fu_276_reg[1]\ => imgG_U_n_76,
      \p_0_0_0949_21434_i_fu_276_reg[2]\ => imgG_U_n_75,
      \p_0_0_0949_21434_i_fu_276_reg[3]\ => imgG_U_n_74,
      \p_0_0_0949_21434_i_fu_276_reg[4]\ => imgG_U_n_73,
      \p_0_0_0949_21434_i_fu_276_reg[5]\ => imgG_U_n_72,
      \p_0_0_0949_21434_i_fu_276_reg[6]\ => imgG_U_n_71,
      \p_0_0_0949_21434_i_fu_276_reg[7]\ => imgG_U_n_70,
      \p_0_0_0949_21434_i_fu_276_reg[8]\ => imgG_U_n_69,
      \p_0_0_0949_21434_i_fu_276_reg[9]\ => imgG_U_n_7,
      \p_0_0_0950_21431_i_fu_272_reg[0]\ => imgG_U_n_87,
      \p_0_0_0950_21431_i_fu_272_reg[1]\ => imgG_U_n_86,
      \p_0_0_0950_21431_i_fu_272_reg[2]\ => imgG_U_n_85,
      \p_0_0_0950_21431_i_fu_272_reg[3]\ => imgG_U_n_84,
      \p_0_0_0950_21431_i_fu_272_reg[4]\ => imgG_U_n_83,
      \p_0_0_0950_21431_i_fu_272_reg[5]\ => imgG_U_n_82,
      \p_0_0_0950_21431_i_fu_272_reg[6]\ => imgG_U_n_81,
      \p_0_0_0950_21431_i_fu_272_reg[7]\ => imgG_U_n_80,
      \p_0_0_0950_21431_i_fu_272_reg[8]\ => imgG_U_n_79,
      \p_0_0_0950_21431_i_fu_272_reg[9]\ => imgG_U_n_78,
      p_6_in => p_6_in_6,
      p_6_in_1 => p_6_in_4,
      p_9_in => p_9_in_7,
      \pop__0\ => \pop__0\,
      push => push_3,
      push_2 => push_0,
      q1(29 downto 0) => \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\(29 downto 0),
      ram_reg_bram_1(29 downto 0) => \SRL_SIG_reg[1]_1\(29 downto 0),
      ram_reg_bram_1_0 => imgG_U_n_68,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_8,
      \y_fu_68_reg[10]_0\(0) => \y_fu_68_reg[10]\(0)
    );
bayerPhase_c1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S
     port map (
      D(15 downto 0) => D(15 downto 0),
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      \SRL_SIG_reg[0][15]\ => DebayerG_U0_n_16,
      \SRL_SIG_reg[1][15]\(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      \addr_reg[0]_0\ => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      bayerPhase_c1_empty_n => bayerPhase_c1_empty_n,
      bayerPhase_c1_full_n => bayerPhase_c1_full_n
    );
bayerPhase_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_4
     port map (
      D(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      \SRL_SIG_reg[1][0]\ => bayerPhase_c_U_n_7,
      \SRL_SIG_reg[1][15]\(14 downto 0) => p_0_in(14 downto 0),
      ap_clk => ap_clk,
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      full_n_reg_0 => \^ap_rst_n_inv\,
      \mOutPtr_reg[1]_0\(0) => DebayerRandBatG_U0_n_40,
      \mOutPtr_reg[2]_0\ => DebayerRandBatG_U0_n_5,
      push => push_3
    );
imgG_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S
     port map (
      D(9 downto 0) => DebayerG_U0_imgG_din(19 downto 10),
      E(0) => DebayerRatBorBatR_U0_n_86,
      Q(29 downto 0) => \SRL_SIG_reg[1]_1\(29 downto 0),
      \SRL_SIG_reg[0][0]\ => DebayerG_U0_n_57,
      \SRL_SIG_reg[0][1]\ => DebayerG_U0_n_56,
      \SRL_SIG_reg[0][20]\ => DebayerG_U0_n_47,
      \SRL_SIG_reg[0][21]\ => DebayerG_U0_n_46,
      \SRL_SIG_reg[0][22]\ => DebayerG_U0_n_45,
      \SRL_SIG_reg[0][23]\ => DebayerG_U0_n_44,
      \SRL_SIG_reg[0][24]\ => DebayerG_U0_n_43,
      \SRL_SIG_reg[0][25]\ => DebayerG_U0_n_42,
      \SRL_SIG_reg[0][26]\ => DebayerG_U0_n_41,
      \SRL_SIG_reg[0][27]\ => DebayerG_U0_n_40,
      \SRL_SIG_reg[0][28]\ => DebayerG_U0_n_39,
      \SRL_SIG_reg[0][29]\ => DebayerG_U0_n_38,
      \SRL_SIG_reg[0][2]\ => DebayerG_U0_n_55,
      \SRL_SIG_reg[0][3]\ => DebayerG_U0_n_54,
      \SRL_SIG_reg[0][4]\ => DebayerG_U0_n_53,
      \SRL_SIG_reg[0][5]\ => DebayerG_U0_n_52,
      \SRL_SIG_reg[0][6]\ => DebayerG_U0_n_51,
      \SRL_SIG_reg[0][7]\ => DebayerG_U0_n_50,
      \SRL_SIG_reg[0][8]\ => DebayerG_U0_n_49,
      \SRL_SIG_reg[0][9]\ => DebayerG_U0_n_48,
      \SRL_SIG_reg[0]_0\(29 downto 0) => \SRL_SIG_reg[0]_0\(29 downto 0),
      \SRL_SIG_reg[1][0]\ => imgG_U_n_87,
      \SRL_SIG_reg[1][10]\ => imgG_U_n_77,
      \SRL_SIG_reg[1][11]\ => imgG_U_n_76,
      \SRL_SIG_reg[1][12]\ => imgG_U_n_75,
      \SRL_SIG_reg[1][13]\ => imgG_U_n_74,
      \SRL_SIG_reg[1][14]\ => imgG_U_n_73,
      \SRL_SIG_reg[1][15]\ => imgG_U_n_72,
      \SRL_SIG_reg[1][16]\ => imgG_U_n_71,
      \SRL_SIG_reg[1][17]\ => imgG_U_n_70,
      \SRL_SIG_reg[1][18]\ => imgG_U_n_69,
      \SRL_SIG_reg[1][19]\ => imgG_U_n_7,
      \SRL_SIG_reg[1][1]\ => imgG_U_n_86,
      \SRL_SIG_reg[1][20]\ => imgG_U_n_97,
      \SRL_SIG_reg[1][21]\ => imgG_U_n_96,
      \SRL_SIG_reg[1][22]\ => imgG_U_n_95,
      \SRL_SIG_reg[1][23]\ => imgG_U_n_94,
      \SRL_SIG_reg[1][24]\ => imgG_U_n_93,
      \SRL_SIG_reg[1][25]\ => imgG_U_n_92,
      \SRL_SIG_reg[1][26]\ => imgG_U_n_91,
      \SRL_SIG_reg[1][27]\ => imgG_U_n_90,
      \SRL_SIG_reg[1][28]\ => imgG_U_n_89,
      \SRL_SIG_reg[1][29]\ => imgG_U_n_88,
      \SRL_SIG_reg[1][2]\ => imgG_U_n_85,
      \SRL_SIG_reg[1][3]\ => imgG_U_n_84,
      \SRL_SIG_reg[1][4]\ => imgG_U_n_83,
      \SRL_SIG_reg[1][5]\ => imgG_U_n_82,
      \SRL_SIG_reg[1][6]\ => imgG_U_n_81,
      \SRL_SIG_reg[1][7]\ => imgG_U_n_80,
      \SRL_SIG_reg[1][8]\ => imgG_U_n_79,
      \SRL_SIG_reg[1][9]\ => imgG_U_n_78,
      \addr_reg[0]_0\ => imgG_U_n_68,
      ap_clk => ap_clk,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      d0(29 downto 0) => imgG_dout(29 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgG_full_n => imgG_full_n,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_inv\,
      p_6_in => p_6_in_6,
      p_9_in => p_9_in_7,
      push => push_0,
      q1(29 downto 0) => \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\(29 downto 0)
    );
imgRB_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_5
     port map (
      D(29 downto 0) => DebayerRatBorBatR_U0_imgRB_din(29 downto 0),
      E(0) => DebayerRandBatG_U0_n_38,
      Q(29) => imgRB_U_n_8,
      Q(28) => imgRB_U_n_9,
      Q(27) => imgRB_U_n_10,
      Q(26) => imgRB_U_n_11,
      Q(25) => imgRB_U_n_12,
      Q(24) => imgRB_U_n_13,
      Q(23) => imgRB_U_n_14,
      Q(22) => imgRB_U_n_15,
      Q(21) => imgRB_U_n_16,
      Q(20) => imgRB_U_n_17,
      Q(19) => imgRB_U_n_18,
      Q(18) => imgRB_U_n_19,
      Q(17) => imgRB_U_n_20,
      Q(16) => imgRB_U_n_21,
      Q(15) => imgRB_U_n_22,
      Q(14) => imgRB_U_n_23,
      Q(13) => imgRB_U_n_24,
      Q(12) => imgRB_U_n_25,
      Q(11) => imgRB_U_n_26,
      Q(10) => imgRB_U_n_27,
      Q(9) => imgRB_U_n_28,
      Q(8) => imgRB_U_n_29,
      Q(7) => imgRB_U_n_30,
      Q(6) => imgRB_U_n_31,
      Q(5) => imgRB_U_n_32,
      Q(4) => imgRB_U_n_33,
      Q(3) => imgRB_U_n_34,
      Q(2) => imgRB_U_n_35,
      Q(1) => imgRB_U_n_36,
      Q(0) => imgRB_U_n_37,
      \SRL_SIG_reg[0][29]\(29) => imgRB_U_n_38,
      \SRL_SIG_reg[0][29]\(28) => imgRB_U_n_39,
      \SRL_SIG_reg[0][29]\(27) => imgRB_U_n_40,
      \SRL_SIG_reg[0][29]\(26) => imgRB_U_n_41,
      \SRL_SIG_reg[0][29]\(25) => imgRB_U_n_42,
      \SRL_SIG_reg[0][29]\(24) => imgRB_U_n_43,
      \SRL_SIG_reg[0][29]\(23) => imgRB_U_n_44,
      \SRL_SIG_reg[0][29]\(22) => imgRB_U_n_45,
      \SRL_SIG_reg[0][29]\(21) => imgRB_U_n_46,
      \SRL_SIG_reg[0][29]\(20) => imgRB_U_n_47,
      \SRL_SIG_reg[0][29]\(19) => imgRB_U_n_48,
      \SRL_SIG_reg[0][29]\(18) => imgRB_U_n_49,
      \SRL_SIG_reg[0][29]\(17) => imgRB_U_n_50,
      \SRL_SIG_reg[0][29]\(16) => imgRB_U_n_51,
      \SRL_SIG_reg[0][29]\(15) => imgRB_U_n_52,
      \SRL_SIG_reg[0][29]\(14) => imgRB_U_n_53,
      \SRL_SIG_reg[0][29]\(13) => imgRB_U_n_54,
      \SRL_SIG_reg[0][29]\(12) => imgRB_U_n_55,
      \SRL_SIG_reg[0][29]\(11) => imgRB_U_n_56,
      \SRL_SIG_reg[0][29]\(10) => imgRB_U_n_57,
      \SRL_SIG_reg[0][29]\(9) => imgRB_U_n_58,
      \SRL_SIG_reg[0][29]\(8) => imgRB_U_n_59,
      \SRL_SIG_reg[0][29]\(7) => imgRB_U_n_60,
      \SRL_SIG_reg[0][29]\(6) => imgRB_U_n_61,
      \SRL_SIG_reg[0][29]\(5) => imgRB_U_n_62,
      \SRL_SIG_reg[0][29]\(4) => imgRB_U_n_63,
      \SRL_SIG_reg[0][29]\(3) => imgRB_U_n_64,
      \SRL_SIG_reg[0][29]\(2) => imgRB_U_n_65,
      \SRL_SIG_reg[0][29]\(1) => imgRB_U_n_66,
      \SRL_SIG_reg[0][29]\(0) => imgRB_U_n_67,
      \SRL_SIG_reg[1][0]\ => imgRB_U_n_97,
      \SRL_SIG_reg[1][0]_0\(0) => push_5,
      \SRL_SIG_reg[1][10]\ => imgRB_U_n_87,
      \SRL_SIG_reg[1][11]\ => imgRB_U_n_86,
      \SRL_SIG_reg[1][12]\ => imgRB_U_n_85,
      \SRL_SIG_reg[1][13]\ => imgRB_U_n_84,
      \SRL_SIG_reg[1][14]\ => imgRB_U_n_83,
      \SRL_SIG_reg[1][15]\ => imgRB_U_n_82,
      \SRL_SIG_reg[1][16]\ => imgRB_U_n_81,
      \SRL_SIG_reg[1][17]\ => imgRB_U_n_80,
      \SRL_SIG_reg[1][18]\ => imgRB_U_n_79,
      \SRL_SIG_reg[1][19]\ => imgRB_U_n_78,
      \SRL_SIG_reg[1][1]\ => imgRB_U_n_96,
      \SRL_SIG_reg[1][20]\ => imgRB_U_n_77,
      \SRL_SIG_reg[1][21]\ => imgRB_U_n_76,
      \SRL_SIG_reg[1][22]\ => imgRB_U_n_75,
      \SRL_SIG_reg[1][23]\ => imgRB_U_n_74,
      \SRL_SIG_reg[1][24]\ => imgRB_U_n_73,
      \SRL_SIG_reg[1][25]\ => imgRB_U_n_72,
      \SRL_SIG_reg[1][26]\ => imgRB_U_n_71,
      \SRL_SIG_reg[1][27]\ => imgRB_U_n_70,
      \SRL_SIG_reg[1][28]\ => imgRB_U_n_69,
      \SRL_SIG_reg[1][29]\ => imgRB_U_n_7,
      \SRL_SIG_reg[1][2]\ => imgRB_U_n_95,
      \SRL_SIG_reg[1][3]\ => imgRB_U_n_94,
      \SRL_SIG_reg[1][4]\ => imgRB_U_n_93,
      \SRL_SIG_reg[1][5]\ => imgRB_U_n_92,
      \SRL_SIG_reg[1][6]\ => imgRB_U_n_91,
      \SRL_SIG_reg[1][7]\ => imgRB_U_n_90,
      \SRL_SIG_reg[1][8]\ => imgRB_U_n_89,
      \SRL_SIG_reg[1][9]\ => imgRB_U_n_88,
      \addr_reg[0]_0\ => imgRB_U_n_68,
      \addr_reg[0]_1\(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      cmp59_i_reg_465 => cmp59_i_reg_465,
      d0(29 downto 0) => imgRB_dout(29 downto 0),
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_imgRB_read,
      imgRB_empty_n => imgRB_empty_n,
      imgRB_full_n => imgRB_full_n,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_inv\,
      p_6_in => p_6_in_1,
      p_9_in => p_9_in_2,
      q1(29 downto 0) => \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1\(29 downto 0)
    );
start_for_DebayerRandBatG_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRandBatG_U0
     port map (
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      E(0) => DebayerRandBatG_U0_n_43,
      ap_clk => ap_clk,
      full_n_reg_0 => \^ap_rst_n_inv\,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n
    );
start_for_DebayerRatBorBatR_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
     port map (
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      Q(0) => DebayerG_U0_n_19,
      ap_clk => ap_clk,
      int_ap_idle_i_3(0) => DebayerRatBorBatR_U0_n_49,
      int_ap_idle_i_3_0(0) => DebayerRandBatG_U0_n_40,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_inv\,
      p_6_in => p_6_in_4,
      \pop__0\ => \pop__0\,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_8,
      start_once_reg_reg => start_for_DebayerRatBorBatR_U0_U_n_8,
      \y_fu_74_reg[16]\ => \^start_once_reg_reg_0\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => DebayerG_U0_n_26,
      Q => \^start_once_reg_reg_0\,
      R => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic : entity is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiBayer_U0_imgBayer_din : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal AXIvideo2MultiBayer_U0_n_6 : STD_LOGIC;
  signal AXIvideo2MultiBayer_U0_n_8 : STD_LOGIC;
  signal AXIvideo2MultiBayer_U0_n_9 : STD_LOGIC;
  signal Block_entry_split_proc_U0_ap_continue : STD_LOGIC;
  signal Block_entry_split_proc_U0_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CTRL_s_axi_U_n_10 : STD_LOGIC;
  signal CTRL_s_axi_U_n_100 : STD_LOGIC;
  signal CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal CTRL_s_axi_U_n_13 : STD_LOGIC;
  signal CTRL_s_axi_U_n_135 : STD_LOGIC;
  signal CTRL_s_axi_U_n_136 : STD_LOGIC;
  signal CTRL_s_axi_U_n_137 : STD_LOGIC;
  signal CTRL_s_axi_U_n_138 : STD_LOGIC;
  signal CTRL_s_axi_U_n_30 : STD_LOGIC;
  signal CTRL_s_axi_U_n_31 : STD_LOGIC;
  signal CTRL_s_axi_U_n_32 : STD_LOGIC;
  signal CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal CTRL_s_axi_U_n_63 : STD_LOGIC;
  signal CTRL_s_axi_U_n_65 : STD_LOGIC;
  signal CTRL_s_axi_U_n_67 : STD_LOGIC;
  signal CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal CTRL_s_axi_U_n_72 : STD_LOGIC;
  signal CTRL_s_axi_U_n_73 : STD_LOGIC;
  signal CTRL_s_axi_U_n_74 : STD_LOGIC;
  signal CTRL_s_axi_U_n_75 : STD_LOGIC;
  signal CTRL_s_axi_U_n_76 : STD_LOGIC;
  signal CTRL_s_axi_U_n_77 : STD_LOGIC;
  signal CTRL_s_axi_U_n_78 : STD_LOGIC;
  signal CTRL_s_axi_U_n_79 : STD_LOGIC;
  signal CTRL_s_axi_U_n_8 : STD_LOGIC;
  signal CTRL_s_axi_U_n_80 : STD_LOGIC;
  signal CTRL_s_axi_U_n_81 : STD_LOGIC;
  signal CTRL_s_axi_U_n_82 : STD_LOGIC;
  signal CTRL_s_axi_U_n_83 : STD_LOGIC;
  signal CTRL_s_axi_U_n_84 : STD_LOGIC;
  signal CTRL_s_axi_U_n_9 : STD_LOGIC;
  signal \DebayerG_U0/ap_CS_fsm_state2\ : STD_LOGIC;
  signal \DebayerG_U0/cmp84_reg_666\ : STD_LOGIC;
  signal \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \DebayerG_U0/icmp_ln315_fu_286_p2\ : STD_LOGIC;
  signal \DebayerRandBatG_U0/y_fu_64_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DebayerRandBatG_U0/y_fu_64_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\ : STD_LOGIC;
  signal \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\ : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \DebayerRatBorBatR_U0/y_fu_68_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DebayerRatBorBatR_U0/y_fu_68_reg__0\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal Debayer_U0_ap_idle : STD_LOGIC;
  signal Debayer_U0_ap_ready : STD_LOGIC;
  signal Debayer_U0_ap_start : STD_LOGIC;
  signal Debayer_U0_imgRgb_din : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal Debayer_U0_n_29 : STD_LOGIC;
  signal Debayer_U0_n_31 : STD_LOGIC;
  signal Debayer_U0_n_32 : STD_LOGIC;
  signal Debayer_U0_n_33 : STD_LOGIC;
  signal Debayer_U0_n_34 : STD_LOGIC;
  signal Debayer_U0_n_35 : STD_LOGIC;
  signal Debayer_U0_n_36 : STD_LOGIC;
  signal Debayer_U0_n_37 : STD_LOGIC;
  signal Debayer_U0_n_38 : STD_LOGIC;
  signal Debayer_U0_n_52 : STD_LOGIC;
  signal Debayer_U0_n_54 : STD_LOGIC;
  signal Debayer_U0_n_55 : STD_LOGIC;
  signal Debayer_U0_n_56 : STD_LOGIC;
  signal Debayer_U0_n_57 : STD_LOGIC;
  signal Debayer_U0_n_58 : STD_LOGIC;
  signal Debayer_U0_n_59 : STD_LOGIC;
  signal Debayer_U0_n_60 : STD_LOGIC;
  signal Debayer_U0_n_61 : STD_LOGIC;
  signal Debayer_U0_n_62 : STD_LOGIC;
  signal Debayer_U0_n_63 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_10 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_11 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_12 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_7 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_8 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[0]_5\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG_reg[1]_4\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal ZipperRemoval_U0_ap_start : STD_LOGIC;
  signal ZipperRemoval_U0_imgUnzip_din : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal ZipperRemoval_U0_n_11 : STD_LOGIC;
  signal ZipperRemoval_U0_n_12 : STD_LOGIC;
  signal ZipperRemoval_U0_n_14 : STD_LOGIC;
  signal ZipperRemoval_U0_n_15 : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_AXIvideo2MultiBayer_U0_ap_ready : STD_LOGIC;
  signal ap_sync_Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5 : STD_LOGIC;
  signal bayer_phase : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayer_phase_assign_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal full_n : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal imgBayer_U_n_29 : STD_LOGIC;
  signal imgBayer_U_n_30 : STD_LOGIC;
  signal imgBayer_U_n_31 : STD_LOGIC;
  signal imgBayer_U_n_32 : STD_LOGIC;
  signal imgBayer_U_n_33 : STD_LOGIC;
  signal imgBayer_U_n_34 : STD_LOGIC;
  signal imgBayer_U_n_35 : STD_LOGIC;
  signal imgBayer_U_n_36 : STD_LOGIC;
  signal imgBayer_U_n_37 : STD_LOGIC;
  signal imgBayer_U_n_7 : STD_LOGIC;
  signal imgBayer_dout : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal imgBayer_empty_n : STD_LOGIC;
  signal imgBayer_full_n : STD_LOGIC;
  signal imgRgb_U_n_7 : STD_LOGIC;
  signal imgRgb_empty_n : STD_LOGIC;
  signal imgRgb_full_n : STD_LOGIC;
  signal imgUnzip_U_n_67 : STD_LOGIC;
  signal imgUnzip_dout : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal imgUnzip_empty_n : STD_LOGIC;
  signal imgUnzip_full_n : STD_LOGIC;
  signal loopHeight_fu_172_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal loopHeight_fu_248_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal loopWidth_fu_130_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal loopWidth_fu_178_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal loopWidth_fu_258_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \^m_axis_video_tdata\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_1 : STD_LOGIC;
  signal \regslice_both_m_axis_video_V_data_V_U/load_p2\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start_for_MultiPixStream2AXIvideo_U0_U_n_7 : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_ZipperRemoval_U0_U_n_8 : STD_LOGIC;
  signal start_for_ZipperRemoval_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_fu_56_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  m_axis_video_TDATA(31) <= \<const0>\;
  m_axis_video_TDATA(30) <= \<const0>\;
  m_axis_video_TDATA(29 downto 0) <= \^m_axis_video_tdata\(29 downto 0);
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(3) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiBayer_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_AXIvideo2MultiBayer
     port map (
      E(0) => AXIvideo2MultiBayer_U0_n_6,
      Q(0) => AXIvideo2MultiBayer_U0_n_8,
      ack_in_t_reg => s_axis_video_TREADY,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      \axi_data_fu_84_reg[9]\(9 downto 0) => AXIvideo2MultiBayer_U0_imgBayer_din(9 downto 0),
      imgBayer_full_n => imgBayer_full_n,
      int_ap_start_reg => AXIvideo2MultiBayer_U0_n_9,
      \mOutPtr_reg[2]\ => Debayer_U0_n_52,
      push => push,
      s_axis_video_TDATA(9 downto 0) => s_axis_video_TDATA(9 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      \trunc_ln145_reg_330_reg[10]_0\(10 downto 0) => height(10 downto 0),
      \trunc_ln146_reg_335_reg[10]_0\(10 downto 0) => width(10 downto 0)
    );
Block_entry_split_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Block_entry_split_proc
     port map (
      Q(15 downto 0) => bayer_phase(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => CTRL_s_axi_U_n_100,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      \ap_return_preg_reg[15]_0\ => CTRL_s_axi_U_n_135,
      ap_rst_n_inv => ap_rst_n_inv
    );
CTRL_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_CTRL_s_axi
     port map (
      Block_entry_split_proc_U0_ap_continue => Block_entry_split_proc_U0_ap_continue,
      CO(0) => \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\,
      D(10 downto 2) => \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\(10 downto 2),
      D(1 downto 0) => loopHeight_fu_172_p2(1 downto 0),
      DI(4) => Debayer_U0_n_33,
      DI(3) => Debayer_U0_n_34,
      DI(2) => Debayer_U0_n_35,
      DI(1) => Debayer_U0_n_36,
      DI(0) => Debayer_U0_n_37,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(15 downto 0) => width(15 downto 0),
      S(7) => CTRL_s_axi_U_n_6,
      S(6) => CTRL_s_axi_U_n_7,
      S(5) => CTRL_s_axi_U_n_8,
      S(4) => CTRL_s_axi_U_n_9,
      S(3) => CTRL_s_axi_U_n_10,
      S(2) => CTRL_s_axi_U_n_11,
      S(1) => CTRL_s_axi_U_n_12,
      S(0) => CTRL_s_axi_U_n_13,
      \ap_CS_fsm[2]_i_2__1\(3) => y_fu_56_reg(15),
      \ap_CS_fsm[2]_i_2__1\(2 downto 0) => y_fu_56_reg(2 downto 0),
      \ap_CS_fsm_reg[0]\ => CTRL_s_axi_U_n_138,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      ap_idle => ap_idle,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_Block_entry_split_proc_U0_ap_ready => ap_sync_Block_entry_split_proc_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg => CTRL_s_axi_U_n_135,
      \cmp59_i_reg_465_reg[0]\(10 downto 1) => \DebayerRandBatG_U0/y_fu_64_reg__0\(10 downto 1),
      \cmp59_i_reg_465_reg[0]\(0) => \DebayerRandBatG_U0/y_fu_64_reg\(0),
      \cmp59_i_reg_545_reg[0]\(10 downto 1) => \DebayerRatBorBatR_U0/y_fu_68_reg__0\(10 downto 1),
      \cmp59_i_reg_545_reg[0]\(0) => \DebayerRatBorBatR_U0/y_fu_68_reg\(0),
      \cmp59_i_reg_545_reg[0]_0\(0) => Debayer_U0_n_38,
      \icmp_ln228_reg_199_reg[0]\(0) => MultiPixStream2AXIvideo_U0_n_8,
      \icmp_ln228_reg_199_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_7,
      int_ap_start_reg_0 => CTRL_s_axi_U_n_100,
      \int_bayer_phase_reg[15]_0\(15 downto 0) => Block_entry_split_proc_U0_ap_return(15 downto 0),
      \int_bayer_phase_reg[15]_1\(15 downto 0) => bayer_phase(15 downto 0),
      \int_height_reg[0]_0\ => CTRL_s_axi_U_n_136,
      \int_height_reg[10]_0\(5) => CTRL_s_axi_U_n_79,
      \int_height_reg[10]_0\(4) => CTRL_s_axi_U_n_80,
      \int_height_reg[10]_0\(3) => CTRL_s_axi_U_n_81,
      \int_height_reg[10]_0\(2) => CTRL_s_axi_U_n_82,
      \int_height_reg[10]_0\(1) => CTRL_s_axi_U_n_83,
      \int_height_reg[10]_0\(0) => CTRL_s_axi_U_n_84,
      \int_height_reg[15]_0\(15 downto 0) => height(15 downto 0),
      \int_height_reg[15]_1\(0) => loopHeight_fu_248_p2(16),
      \int_height_reg[15]_2\ => CTRL_s_axi_U_n_137,
      \int_height_reg[1]_0\(0) => CTRL_s_axi_U_n_73,
      \int_height_reg[8]_0\(4) => CTRL_s_axi_U_n_74,
      \int_height_reg[8]_0\(3) => CTRL_s_axi_U_n_75,
      \int_height_reg[8]_0\(2) => CTRL_s_axi_U_n_76,
      \int_height_reg[8]_0\(1) => CTRL_s_axi_U_n_77,
      \int_height_reg[8]_0\(0) => CTRL_s_axi_U_n_78,
      \int_height_reg[8]_1\(8 downto 0) => loopHeight_fu_172_p2(10 downto 2),
      \int_isr_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_11,
      \int_width_reg[10]_0\(10 downto 8) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(10 downto 8),
      \int_width_reg[10]_0\(7) => CTRL_s_axi_U_n_63,
      \int_width_reg[10]_0\(6) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(6),
      \int_width_reg[10]_0\(5) => CTRL_s_axi_U_n_65,
      \int_width_reg[10]_0\(4) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(4),
      \int_width_reg[10]_0\(3) => CTRL_s_axi_U_n_67,
      \int_width_reg[10]_0\(2 downto 1) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(2 downto 1),
      \int_width_reg[10]_0\(0) => loopWidth_fu_178_p2(0),
      \int_width_reg[11]_0\(2) => CTRL_s_axi_U_n_30,
      \int_width_reg[11]_0\(1) => CTRL_s_axi_U_n_31,
      \int_width_reg[11]_0\(0) => CTRL_s_axi_U_n_32,
      \int_width_reg[15]_0\(0) => loopWidth_fu_258_p2(16),
      \int_width_reg[15]_1\(15 downto 0) => loopWidth_fu_130_p2(16 downto 1),
      \int_width_reg[1]_0\(0) => CTRL_s_axi_U_n_72,
      \int_width_reg[8]_0\(8 downto 0) => loopWidth_fu_178_p2(10 downto 2),
      interrupt => interrupt,
      \loopHeight_reg_536_reg[16]\(0) => Debayer_U0_n_29,
      \loopWidth_reg_541_reg[16]\(0) => Debayer_U0_n_31,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(3 downto 0) => s_axi_CTRL_AWADDR(5 downto 2),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID
    );
Debayer_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_Debayer
     port map (
      CO(0) => \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\,
      D(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      DI(4) => Debayer_U0_n_33,
      DI(3) => Debayer_U0_n_34,
      DI(2) => Debayer_U0_n_35,
      DI(1) => Debayer_U0_n_36,
      DI(0) => Debayer_U0_n_37,
      DOUTBDOUT(9 downto 0) => \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1\(9 downto 0),
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      Q(10 downto 1) => \DebayerRatBorBatR_U0/y_fu_68_reg__0\(10 downto 1),
      Q(0) => \DebayerRatBorBatR_U0/y_fu_68_reg\(0),
      addr(0) => addr(0),
      \ap_CS_fsm_reg[1]\(0) => \DebayerG_U0/ap_CS_fsm_state2\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp59_i_reg_465_reg[0]\(5) => CTRL_s_axi_U_n_79,
      \cmp59_i_reg_465_reg[0]\(4) => CTRL_s_axi_U_n_80,
      \cmp59_i_reg_465_reg[0]\(3) => CTRL_s_axi_U_n_81,
      \cmp59_i_reg_465_reg[0]\(2) => CTRL_s_axi_U_n_82,
      \cmp59_i_reg_465_reg[0]\(1) => CTRL_s_axi_U_n_83,
      \cmp59_i_reg_465_reg[0]\(0) => CTRL_s_axi_U_n_84,
      \cmp59_i_reg_465_reg[0]_0\(4) => CTRL_s_axi_U_n_74,
      \cmp59_i_reg_465_reg[0]_0\(3) => CTRL_s_axi_U_n_75,
      \cmp59_i_reg_465_reg[0]_0\(2) => CTRL_s_axi_U_n_76,
      \cmp59_i_reg_465_reg[0]_0\(1) => CTRL_s_axi_U_n_77,
      \cmp59_i_reg_465_reg[0]_0\(0) => CTRL_s_axi_U_n_78,
      cmp84_reg_666 => \DebayerG_U0/cmp84_reg_666\,
      \cmp84_reg_666_reg[0]\ => Debayer_U0_n_52,
      \empty_146_fu_312_reg[0]\ => imgBayer_U_n_37,
      \empty_146_fu_312_reg[1]\ => imgBayer_U_n_36,
      \empty_146_fu_312_reg[2]\ => imgBayer_U_n_35,
      \empty_146_fu_312_reg[3]\ => imgBayer_U_n_34,
      \empty_146_fu_312_reg[4]\ => imgBayer_U_n_33,
      \empty_146_fu_312_reg[5]\ => imgBayer_U_n_32,
      \empty_146_fu_312_reg[6]\ => imgBayer_U_n_31,
      \empty_146_fu_312_reg[7]\ => imgBayer_U_n_30,
      \empty_146_fu_312_reg[8]\ => imgBayer_U_n_29,
      \empty_146_fu_312_reg[9]\ => imgBayer_U_n_7,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0\ => Debayer_U0_n_54,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_0\ => Debayer_U0_n_55,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_1\ => Debayer_U0_n_56,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_2\ => Debayer_U0_n_57,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_3\ => Debayer_U0_n_58,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_4\ => Debayer_U0_n_59,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_5\ => Debayer_U0_n_60,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_6\ => Debayer_U0_n_61,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_7\ => Debayer_U0_n_62,
      \icmp_ln1014_reg_2000_pp0_iter2_reg_reg[0]__0_8\ => Debayer_U0_n_63,
      imgBayer_dout(9 downto 0) => imgBayer_dout(9 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \int_height_reg[15]\(0) => Debayer_U0_n_29,
      \int_width_reg[15]\(0) => Debayer_U0_n_31,
      \loopHeight_reg_377_reg[10]\(8 downto 0) => loopHeight_fu_172_p2(10 downto 2),
      \loopHeight_reg_441_reg[10]\(10 downto 2) => \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\(10 downto 2),
      \loopHeight_reg_441_reg[10]\(1 downto 0) => loopHeight_fu_172_p2(1 downto 0),
      \loopHeight_reg_536_reg[16]\(0) => loopHeight_fu_248_p2(16),
      \loopHeight_reg_536_reg[7]\(0) => CTRL_s_axi_U_n_73,
      \loopWidth_reg_382_reg[10]\(8 downto 0) => loopWidth_fu_178_p2(10 downto 2),
      \loopWidth_reg_446_reg[10]\(10 downto 8) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(10 downto 8),
      \loopWidth_reg_446_reg[10]\(7) => CTRL_s_axi_U_n_63,
      \loopWidth_reg_446_reg[10]\(6) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(6),
      \loopWidth_reg_446_reg[10]\(5) => CTRL_s_axi_U_n_65,
      \loopWidth_reg_446_reg[10]\(4) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(4),
      \loopWidth_reg_446_reg[10]\(3) => CTRL_s_axi_U_n_67,
      \loopWidth_reg_446_reg[10]\(2 downto 1) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(2 downto 1),
      \loopWidth_reg_446_reg[10]\(0) => loopWidth_fu_178_p2(0),
      \loopWidth_reg_541_reg[15]\(15 downto 0) => width(15 downto 0),
      \loopWidth_reg_541_reg[16]\(0) => loopWidth_fu_258_p2(16),
      \loopWidth_reg_541_reg[7]\(0) => CTRL_s_axi_U_n_72,
      \pix_reg_419_pp0_iter2_reg_reg[9]\(19 downto 10) => Debayer_U0_imgRgb_din(29 downto 20),
      \pix_reg_419_pp0_iter2_reg_reg[9]\(9 downto 0) => Debayer_U0_imgRgb_din(9 downto 0),
      push => push_0,
      ram_reg_bram_0(9 downto 0) => \SRL_SIG_reg[1]_3\(9 downto 0),
      ram_reg_bram_0_0(9 downto 0) => \SRL_SIG_reg[0]_2\(9 downto 0),
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg_reg_0 => Debayer_U0_n_32,
      \y_fu_64_reg[10]\(10 downto 1) => \DebayerRandBatG_U0/y_fu_64_reg__0\(10 downto 1),
      \y_fu_64_reg[10]\(0) => \DebayerRandBatG_U0/y_fu_64_reg\(0),
      \y_fu_68_reg[10]\(0) => Debayer_U0_n_38,
      \y_fu_74_reg[15]\(0) => \DebayerG_U0/icmp_ln315_fu_286_p2\,
      \zext_ln274_reg_531_reg[15]\(15 downto 0) => height(15 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MultiPixStream2AXIvideo_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_MultiPixStream2AXIvideo
     port map (
      D(0) => loopWidth_fu_178_p2(0),
      E(0) => MultiPixStream2AXIvideo_U0_n_12,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(10 downto 0) => width(10 downto 0),
      S(7) => CTRL_s_axi_U_n_6,
      S(6) => CTRL_s_axi_U_n_7,
      S(5) => CTRL_s_axi_U_n_8,
      S(4) => CTRL_s_axi_U_n_9,
      S(3) => CTRL_s_axi_U_n_10,
      S(2) => CTRL_s_axi_U_n_11,
      S(1) => CTRL_s_axi_U_n_12,
      S(0) => CTRL_s_axi_U_n_13,
      \ap_CS_fsm_reg[0]_0\(0) => MultiPixStream2AXIvideo_U0_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[29]\(29 downto 0) => \SRL_SIG_reg[1]_7\(29 downto 0),
      \data_p1_reg[29]_0\ => imgUnzip_U_n_67,
      \data_p1_reg[29]_1\(29 downto 0) => \SRL_SIG_reg[0]_6\(29 downto 0),
      \data_p2_reg[29]\(29 downto 0) => imgUnzip_dout(29 downto 0),
      empty_n_reg => MultiPixStream2AXIvideo_U0_n_10,
      \icmp_ln228_reg_199_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_7,
      \icmp_ln228_reg_199_reg[0]_1\ => CTRL_s_axi_U_n_138,
      imgUnzip_empty_n => imgUnzip_empty_n,
      load_p2 => \regslice_both_m_axis_video_V_data_V_U/load_p2\,
      m_axis_video_TDATA(29 downto 0) => \^m_axis_video_tdata\(29 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_0 => MultiPixStream2AXIvideo_U0_n_11,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      push => push_1,
      \sub_i_i_reg_194_reg[11]_0\(2) => CTRL_s_axi_U_n_30,
      \sub_i_i_reg_194_reg[11]_0\(1) => CTRL_s_axi_U_n_31,
      \sub_i_i_reg_194_reg[11]_0\(0) => CTRL_s_axi_U_n_32,
      \trunc_ln221_reg_184_reg[10]_0\(10 downto 0) => height(10 downto 0)
    );
ZipperRemoval_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_ZipperRemoval
     port map (
      D(29 downto 0) => \SRL_SIG_reg[0]_5\(29 downto 0),
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => ZipperRemoval_U0_n_15,
      Q(3) => y_fu_56_reg(15),
      Q(2 downto 0) => y_fu_56_reg(2 downto 0),
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      \ap_CS_fsm[2]_i_2__1_0\(11 downto 0) => height(14 downto 3),
      \ap_CS_fsm_reg[0]_0\(0) => ZipperRemoval_U0_n_12,
      \ap_CS_fsm_reg[1]_0\ => ZipperRemoval_U0_n_11,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ZipperRemoval_U0_n_14,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \conv3_i_i188669_reg_767_reg[9]\(29 downto 0) => ZipperRemoval_U0_imgUnzip_din(29 downto 0),
      empty_n_reg => Debayer_U0_n_32,
      full_n => full_n,
      icmp_ln1107_fu_229_p2_carry(15 downto 0) => width(15 downto 0),
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \loopWidth_reg_281_reg[16]_0\(16 downto 1) => loopWidth_fu_130_p2(16 downto 1),
      \loopWidth_reg_281_reg[16]_0\(0) => loopWidth_fu_178_p2(0),
      \p_0_0_0480_1667_fu_126_reg[0]\ => imgRgb_U_n_7,
      \p_0_0_0482_1663_fu_118_reg[9]\(29 downto 0) => \SRL_SIG_reg[1]_4\(29 downto 0),
      p_9_in => p_9_in,
      push => push_1,
      push_0 => push_0,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => CTRL_s_axi_U_n_136,
      start_once_reg_reg_1 => CTRL_s_axi_U_n_137
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      R => AXIvideo2MultiBayer_U0_n_9
    );
ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_Block_entry_split_proc_U0_ap_ready,
      Q => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      R => AXIvideo2MultiBayer_U0_n_9
    );
bayer_phase_assign_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w16_d2_S_x
     port map (
      Block_entry_split_proc_U0_ap_continue => Block_entry_split_proc_U0_ap_continue,
      D(15 downto 0) => Block_entry_split_proc_U0_ap_return(15 downto 0),
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      \SRL_SIG_reg[0][15]\ => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      \SRL_SIG_reg[1][15]\(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \mOutPtr_reg[0]_0\(0) => \DebayerG_U0/icmp_ln315_fu_286_p2\,
      \mOutPtr_reg[0]_1\(0) => \DebayerG_U0/ap_CS_fsm_state2\
    );
imgBayer_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w10_d2_S
     port map (
      D(9 downto 0) => AXIvideo2MultiBayer_U0_imgBayer_din(9 downto 0),
      DOUTBDOUT(9 downto 0) => \DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1\(9 downto 0),
      E(0) => AXIvideo2MultiBayer_U0_n_6,
      Q(9 downto 0) => \SRL_SIG_reg[1]_3\(9 downto 0),
      \SRL_SIG_reg[0][9]\(9 downto 0) => \SRL_SIG_reg[0]_2\(9 downto 0),
      \SRL_SIG_reg[1][0]\ => imgBayer_U_n_37,
      \SRL_SIG_reg[1][1]\ => imgBayer_U_n_36,
      \SRL_SIG_reg[1][2]\ => imgBayer_U_n_35,
      \SRL_SIG_reg[1][3]\ => imgBayer_U_n_34,
      \SRL_SIG_reg[1][4]\ => imgBayer_U_n_33,
      \SRL_SIG_reg[1][5]\ => imgBayer_U_n_32,
      \SRL_SIG_reg[1][6]\ => imgBayer_U_n_31,
      \SRL_SIG_reg[1][7]\ => imgBayer_U_n_30,
      \SRL_SIG_reg[1][8]\ => imgBayer_U_n_29,
      \SRL_SIG_reg[1][9]\ => imgBayer_U_n_7,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cmp84_reg_666 => \DebayerG_U0/cmp84_reg_666\,
      full_n_reg_0 => Debayer_U0_n_52,
      imgBayer_dout(9 downto 0) => imgBayer_dout(9 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgBayer_full_n => imgBayer_full_n,
      push => push
    );
imgRgb_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x
     port map (
      D(29 downto 0) => \SRL_SIG_reg[0]_5\(29 downto 0),
      E(0) => ZipperRemoval_U0_n_15,
      Q(29 downto 0) => \SRL_SIG_reg[1]_4\(29 downto 0),
      \SRL_SIG_reg[0][10]\ => Debayer_U0_n_63,
      \SRL_SIG_reg[0][11]\ => Debayer_U0_n_62,
      \SRL_SIG_reg[0][12]\ => Debayer_U0_n_61,
      \SRL_SIG_reg[0][13]\ => Debayer_U0_n_60,
      \SRL_SIG_reg[0][14]\ => Debayer_U0_n_59,
      \SRL_SIG_reg[0][15]\ => Debayer_U0_n_58,
      \SRL_SIG_reg[0][16]\ => Debayer_U0_n_57,
      \SRL_SIG_reg[0][17]\ => Debayer_U0_n_56,
      \SRL_SIG_reg[0][18]\ => Debayer_U0_n_55,
      \SRL_SIG_reg[0][19]\ => Debayer_U0_n_54,
      \SRL_SIG_reg[0][29]\(19 downto 10) => Debayer_U0_imgRgb_din(29 downto 20),
      \SRL_SIG_reg[0][29]\(9 downto 0) => Debayer_U0_imgRgb_din(9 downto 0),
      \addr_reg[0]_0\ => imgRgb_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_n_reg_0 => ZipperRemoval_U0_n_14,
      imgRgb_empty_n => imgRgb_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      p_9_in => p_9_in,
      push => push_0
    );
imgUnzip_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_fifo_w30_d2_S_x_0
     port map (
      D(29 downto 0) => ZipperRemoval_U0_imgUnzip_din(29 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_12,
      Q(29 downto 0) => \SRL_SIG_reg[1]_7\(29 downto 0),
      \SRL_SIG_reg[0][29]\(29 downto 0) => \SRL_SIG_reg[0]_6\(29 downto 0),
      \SRL_SIG_reg[1][29]\(29 downto 0) => imgUnzip_dout(29 downto 0),
      \addr_reg[0]_0\ => imgUnzip_U_n_67,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      imgUnzip_empty_n => imgUnzip_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      load_p2 => \regslice_both_m_axis_video_V_data_V_U/load_p2\,
      push => push_1
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      empty_n_reg_0 => start_for_MultiPixStream2AXIvideo_U0_U_n_7,
      empty_n_reg_1 => MultiPixStream2AXIvideo_U0_n_11,
      empty_n_reg_2 => start_for_ZipperRemoval_U0_U_n_8,
      full_n_reg_0 => MultiPixStream2AXIvideo_U0_n_10,
      int_ap_idle_reg(0) => MultiPixStream2AXIvideo_U0_n_8,
      int_ap_idle_reg_0 => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_ZipperRemoval_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_start_for_ZipperRemoval_U0
     port map (
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      Q(0) => AXIvideo2MultiBayer_U0_n_8,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      empty_n_reg_0 => start_for_ZipperRemoval_U0_U_n_8,
      full_n => full_n,
      int_ap_idle_reg(0) => ZipperRemoval_U0_n_12,
      int_ap_idle_reg_0 => start_for_MultiPixStream2AXIvideo_U0_U_n_7,
      \mOutPtr_reg[0]_0\ => Debayer_U0_n_32,
      \mOutPtr_reg[0]_1\ => ZipperRemoval_U0_n_11,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_v_demosaic_0_0,design_1_v_demosaic_0_0_v_demosaic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_v_demosaic_0_0_v_demosaic,Vivado 2024.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axis_video_tdata\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 148501963, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 148501963, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148501963, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 2, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 148501963, PHASE 0.0, CLK_DOMAIN design_1_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDATA(31) <= \<const0>\;
  m_axis_video_TDATA(30) <= \<const0>\;
  m_axis_video_TDATA(29 downto 0) <= \^m_axis_video_tdata\(29 downto 0);
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(3) <= \<const1>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_design_1_v_demosaic_0_0_v_demosaic
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(31 downto 30) => NLW_inst_m_axis_video_TDATA_UNCONNECTED(31 downto 30),
      m_axis_video_TDATA(29 downto 0) => \^m_axis_video_tdata\(29 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(3 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(3 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(3 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(3 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 2) => s_axi_CTRL_AWADDR(5 downto 2),
      s_axi_CTRL_AWADDR(1 downto 0) => B"00",
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(15 downto 10) => B"000000",
      s_axis_video_TDATA(9 downto 0) => s_axis_video_TDATA(9 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(1 downto 0) => B"00",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(1 downto 0) => B"00",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
