{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701083098285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701083098291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 12:04:58 2023 " "Processing started: Mon Nov 27 12:04:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701083098291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083098291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gestion_verin -c gestion_verin " "Command: quartus_map --read_settings_files=on --write_settings_files=off gestion_verin -c gestion_verin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083098291 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701083098830 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1701083098830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_register-bhv " "Found design unit 1: shift_register-bhv" {  } { { "shift_register.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/shift_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108192 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/shift_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_butee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_butee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_butee-arch " "Found design unit 1: control_butee-arch" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/control_butee.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108194 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_butee " "Found entity 1: control_butee" {  } { { "control_butee.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/control_butee.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs_n_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cs_n_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_n_generator-arc " "Found design unit 1: cs_n_generator-arc" {  } { { "cs_n_generator.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/cs_n_generator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108196 ""} { "Info" "ISGN_ENTITY_NAME" "1 cs_n_generator " "Found entity 1: cs_n_generator" {  } { { "cs_n_generator.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/cs_n_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_fct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_fct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_fct-bhv " "Found design unit 1: pwm_fct-bhv" {  } { { "pwm_fct.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/pwm_fct.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108199 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_fct " "Found entity 1: pwm_fct" {  } { { "pwm_fct.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/pwm_fct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_soft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_soft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface_avalon-bhv " "Found design unit 1: interface_avalon-bhv" {  } { { "nios_soft.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/nios_soft.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108201 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface_avalon " "Found entity 1: interface_avalon" {  } { { "nios_soft.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/nios_soft.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_1mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_1mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_1mhz-arch_div_1mhz " "Found design unit 1: div_1mhz-arch_div_1mhz" {  } { { "div_1mhz.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/div_1mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108204 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_1mhz " "Found entity 1: div_1mhz" {  } { { "div_1mhz.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/div_1mhz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_verin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gestion_verin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gestion_verin " "Found entity 1: gestion_verin" {  } { { "gestion_verin.bdf" "" { Schematic "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/gestion_verin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/gestion_mcp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/gestion_mcp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gestion_MCP-BHV " "Found design unit 1: Gestion_MCP-BHV" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108210 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gestion_MCP " "Found entity 1: Gestion_MCP" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gestion_mcp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gestion_mcp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEST_MCP-Testbench " "Found design unit 1: TEST_MCP-Testbench" {  } { { "Gestion_mcp.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/Gestion_mcp.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108213 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEST_MCP " "Found entity 1: TEST_MCP" {  } { { "Gestion_mcp.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/Gestion_mcp.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083108213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Gestion_mcp " "Elaborating entity \"Gestion_mcp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701083108266 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Clk_adc Gestion_MCP.vhd(16) " "VHDL Signal Declaration warning at Gestion_MCP.vhd(16): used implicit default value for signal \"Clk_adc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701083108268 "|Gestion_mcp"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cs_n Gestion_MCP.vhd(17) " "VHDL Signal Declaration warning at Gestion_MCP.vhd(17): used implicit default value for signal \"Cs_n\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701083108268 "|Gestion_mcp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conv_state Gestion_MCP.vhd(85) " "VHDL Process Statement warning at Gestion_MCP.vhd(85): signal \"conv_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701083108268 "|Gestion_mcp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_data Gestion_MCP.vhd(86) " "VHDL Process Statement warning at Gestion_MCP.vhd(86): signal \"s_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701083108268 "|Gestion_mcp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Angle_barre Gestion_MCP.vhd(71) " "VHDL Process Statement warning at Gestion_MCP.vhd(71): inferring latch(es) for signal or variable \"Angle_barre\", which holds its previous value in one or more paths through the process" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701083108268 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[0\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[0\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[1\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[1\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[2\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[2\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[3\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[3\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[4\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[4\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[5\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[5\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[6\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[6\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[7\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[7\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[8\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[8\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108270 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[9\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[9\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108271 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[10\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[10\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108271 "|Gestion_mcp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Angle_barre\[11\] Gestion_MCP.vhd(71) " "Inferred latch for \"Angle_barre\[11\]\" at Gestion_MCP.vhd(71)" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083108271 "|Gestion_mcp"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ab24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ab24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ab24 " "Found entity 1: altsyncram_ab24" {  } { { "db/altsyncram_ab24.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/altsyncram_ab24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083109857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083109857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m9j " "Found entity 1: cntr_m9j" {  } { { "db/cntr_m9j.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/cntr_m9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggi " "Found entity 1: cntr_ggi" {  } { { "db/cntr_ggi.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/cntr_ggi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083110733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083110733 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701083111283 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701083111412 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.27.12:05:15 Progress: Loading sldf0ef0b32/alt_sld_fab_wrapper_hw.tcl " "2023.11.27.12:05:15 Progress: Loading sldf0ef0b32/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083115414 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083118021 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083118158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083120606 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083120716 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083120810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083120926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083120933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083120934 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1701083121628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0ef0b32/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0ef0b32/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0ef0b32/alt_sld_fab.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/ip/sldf0ef0b32/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083121824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083121824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083121899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083121899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083121903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083121903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083121962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083121962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083122056 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083122056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083122056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/db/ip/sldf0ef0b32/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701083122123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083122123 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Clk_adc GND " "Pin \"Clk_adc\" is stuck at GND" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701083123405 "|Gestion_MCP|Clk_adc"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cs_n GND " "Pin \"Cs_n\" is stuck at GND" {  } { { "output_files/Gestion_MCP.vhd" "" { Text "E:/MASTER2/BE_VHDL_2023_G19/gestion_verin/output_files/Gestion_MCP.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701083123405 "|Gestion_MCP|Cs_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701083123405 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701083123465 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 64 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 64 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1701083124741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701083124755 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701083124755 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1120 " "Implemented 1120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701083124914 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701083124914 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1083 " "Implemented 1083 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701083124914 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701083124914 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701083124914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701083124928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 12:05:24 2023 " "Processing ended: Mon Nov 27 12:05:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701083124928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701083124928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701083124928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701083124928 ""}
