#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral MICROBLAZE_0_AXI_INTC */
#define XPAR_MICROBLAZE_0_AXI_INTC_COMPATIBLE xlnx,axi-intc-4.1
#define XPAR_MICROBLAZE_0_AXI_INTC_BASEADDR 0x41200000
#define XPAR_MICROBLAZE_0_AXI_INTC_HIGHADDR 0x4120ffff
#define XPAR_MICROBLAZE_0_AXI_INTC_KIND_OF_INTR 0x36f3
#define XPAR_MICROBLAZE_0_AXI_INTC_IS_FAST 0x1
#define XPAR_MICROBLAZE_0_AXI_INTC_IVAR_RST_VAL 0x10
#define XPAR_MICROBLAZE_0_AXI_INTC_NUM_INTR_INPUTS 0xf
#define XPAR_MICROBLAZE_0_AXI_INTC_ADDR_WIDTH 0x20
#define XPAR_MICROBLAZE_0_AXI_INTC_OPTIONS 0x0
#define XPAR_MICROBLAZE_0_AXI_INTC_INTCTYPE 0x0
#define XPAR_MICROBLAZE_0_AXI_INTC_HANDLER_TABLE 0x0

/* Canonical definitions for peripheral MICROBLAZE_0_AXI_INTC */
#define XPAR_XINTC_0_BASEADDR 0x41200000
#define XPAR_XINTC_0_HIGHADDR 0x4120ffff
#define XPAR_XINTC_0_HANDLER_TABLE 0x0
#define XPAR_XINTC_0_ADDR_WIDTH 0x20
#define XPAR_XINTC_0_COMPATIBLE xlnx,axi-intc-4.1
#define XPAR_XINTC_0_IS_FAST 0x1
#define XPAR_XINTC_0_IVAR_RST_VAL 0x10
#define XPAR_XINTC_0_INTCTYPE 0x0
#define XPAR_XINTC_0_KIND_OF_INTR 0x36f3
#define XPAR_XINTC_0_NUM_INTR_INPUTS 0xf
#define XPAR_XINTC_0_OPTIONS 0x0

#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral MDM_0 */
#define XPAR_MDM_0_COMPATIBLE xlnx,mdm-3.2
#define XPAR_MDM_0_BASEADDR 0x41400000
#define XPAR_MDM_0_HIGHADDR 0x41400fff
#define XPAR_MDM_0_BAUDRATE 0x0
#define XPAR_MDM_0_USE_PARITY 0x0
#define XPAR_MDM_0_ODD_PARITY 0x0
#define XPAR_MDM_0_DATA_BITS 0x0
#define XPAR_MDM_0_INTERRUPTS 0xc
#define XPAR_MDM_0_INTERRUPT_PARENT 0x41200001

/* Canonical definitions for peripheral MDM_0 */
#define XPAR_XUARTLITE_0_BASEADDR 0x41400000
#define XPAR_XUARTLITE_0_HIGHADDR 0x41400fff
#define XPAR_XUARTLITE_0_BAUDRATE 0x0
#define XPAR_XUARTLITE_0_COMPATIBLE xlnx,mdm-3.2
#define XPAR_XUARTLITE_0_DATA_BITS 0x0
#define XPAR_XUARTLITE_0_INTERRUPTS 0xc
#define XPAR_XUARTLITE_0_INTERRUPT_PARENT 0x41200001
#define XPAR_XUARTLITE_0_ODD_PARITY 0x0
#define XPAR_XUARTLITE_0_USE_PARITY 0x0

#define XPAR_XUARTNS550_NUM_INSTANCES 3

/* Definitions for peripheral UARTS_AND_STROBES_AXI_UART16550_0 */
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_0_COMPATIBLE xlnx,axi-uart16550-2.0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_0_BASEADDR 0x44a20000
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_0_HIGHADDR 0x44a2ffff
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_0_CLOCK_FREQ 0x0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_0_CURRENT_SPEED 0x0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_0_INTERRUPTS 0x2008
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_0_INTERRUPT_PARENT 0x41200001

/* Canonical definitions for peripheral UARTS_AND_STROBES_AXI_UART16550_0 */
#define XPAR_XUARTNS550_0_BASEADDR 0x44a20000
#define XPAR_XUARTNS550_0_HIGHADDR 0x44a2ffff
#define XPAR_XUARTNS550_0_COMPATIBLE xlnx,axi-uart16550-2.0
#define XPAR_XUARTNS550_0_CLOCK_FREQ 0x0
#define XPAR_XUARTNS550_0_CURRENT_SPEED 0x0
#define XPAR_XUARTNS550_0_INTERRUPTS 0x2008
#define XPAR_XUARTNS550_0_INTERRUPT_PARENT 0x41200001

/* Definitions for peripheral UARTS_AND_STROBES_AXI_UART16550_1 */
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_1_COMPATIBLE xlnx,axi-uart16550-2.0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_1_BASEADDR 0x44a30000
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_1_HIGHADDR 0x44a3ffff
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_1_CLOCK_FREQ 0x0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_1_CURRENT_SPEED 0x0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_1_INTERRUPTS 0x2003
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_1_INTERRUPT_PARENT 0x41200001

/* Canonical definitions for peripheral UARTS_AND_STROBES_AXI_UART16550_1 */
#define XPAR_XUARTNS550_1_BASEADDR 0x44a30000
#define XPAR_XUARTNS550_1_HIGHADDR 0x44a3ffff
#define XPAR_XUARTNS550_1_COMPATIBLE xlnx,axi-uart16550-2.0
#define XPAR_XUARTNS550_1_CLOCK_FREQ 0x0
#define XPAR_XUARTNS550_1_CURRENT_SPEED 0x0
#define XPAR_XUARTNS550_1_INTERRUPTS 0x2003
#define XPAR_XUARTNS550_1_INTERRUPT_PARENT 0x41200001

/* Definitions for peripheral UARTS_AND_STROBES_AXI_UART16550_2 */
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_2_COMPATIBLE xlnx,axi-uart16550-2.0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_2_BASEADDR 0x44a50000
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_2_HIGHADDR 0x44a5ffff
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_2_CLOCK_FREQ 0x0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_2_CURRENT_SPEED 0x0
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_2_INTERRUPTS 0x2002
#define XPAR_UARTS_AND_STROBES_AXI_UART16550_2_INTERRUPT_PARENT 0x41200001

/* Canonical definitions for peripheral UARTS_AND_STROBES_AXI_UART16550_2 */
#define XPAR_XUARTNS550_2_BASEADDR 0x44a50000
#define XPAR_XUARTNS550_2_HIGHADDR 0x44a5ffff
#define XPAR_XUARTNS550_2_COMPATIBLE xlnx,axi-uart16550-2.0
#define XPAR_XUARTNS550_2_CLOCK_FREQ 0x0
#define XPAR_XUARTNS550_2_CURRENT_SPEED 0x0
#define XPAR_XUARTNS550_2_INTERRUPTS 0x2002
#define XPAR_XUARTNS550_2_INTERRUPT_PARENT 0x41200001

/* Definitions for peripheral BCO_PROFILE_0 */
#define XPAR_BCO_PROFILE_0_BASEADDR 0x44a00000
#define XPAR_BCO_PROFILE_0_HIGHADDR 0x44a0ffff

/* Definitions for peripheral DDS_CTRL_0 */
#define XPAR_DDS_CTRL_0_BASEADDR 0x44a10000
#define XPAR_DDS_CTRL_0_HIGHADDR 0x44a1ffff

/* Definitions for peripheral SVV_AXI_CYCCNT_0 */
#define XPAR_SVV_AXI_CYCCNT_0_BASEADDR 0x44a40000
#define XPAR_SVV_AXI_CYCCNT_0_HIGHADDR 0x44a40fff

/* Definitions for peripheral JESD204B_RX_CHAIN_1_AXI_ADXCVR_0 */
#define XPAR_JESD204B_RX_CHAIN_1_AXI_ADXCVR_0_BASEADDR 0x44a60000
#define XPAR_JESD204B_RX_CHAIN_1_AXI_ADXCVR_0_HIGHADDR 0x44a6ffff

/* Canonical definitions for peripheral JESD204B_RX_CHAIN_1_AXI_ADXCVR_0 */
#define XPAR_AXI_ADXCVR_0_BASEADDR 0x44a60000
#define XPAR_AXI_ADXCVR_0_HIGHADDR 0x44a6ffff

/* Definitions for peripheral SVV_AXI_GPIO_0 */
#define XPAR_SVV_AXI_GPIO_0_BASEADDR 0x44a70000
#define XPAR_SVV_AXI_GPIO_0_HIGHADDR 0x44a7ffff

/* Definitions for peripheral SVV_AXI_ADI_SPI_LMK */
#define XPAR_SVV_AXI_ADI_SPI_LMK_BASEADDR 0x44a80000
#define XPAR_SVV_AXI_ADI_SPI_LMK_HIGHADDR 0x44a8ffff

/* Definitions for peripheral SVV_AXI_ADI_SPI_ADC */
#define XPAR_SVV_AXI_ADI_SPI_ADC_BASEADDR 0x44a90000
#define XPAR_SVV_AXI_ADI_SPI_ADC_HIGHADDR 0x44a9ffff

/* Definitions for peripheral JESD204B_RX_CHAIN_1_AXI_JESD204_RX_0 */
#define XPAR_JESD204B_RX_CHAIN_1_AXI_JESD204_RX_0_BASEADDR 0x44aa0000
#define XPAR_JESD204B_RX_CHAIN_1_AXI_JESD204_RX_0_HIGHADDR 0x44aaffff

/* Canonical definitions for peripheral JESD204B_RX_CHAIN_1_AXI_JESD204_RX_0 */
#define XPAR_AXI_JESD204_RX_0_BASEADDR 0x44aa0000
#define XPAR_AXI_JESD204_RX_0_HIGHADDR 0x44aaffff

/* Definitions for peripheral JESD204B_RX_CHAIN_1_AD_IP_JESD204_TPL_ADC_0 */
#define XPAR_JESD204B_RX_CHAIN_1_AD_IP_JESD204_TPL_ADC_0_BASEADDR 0x44ab0000
#define XPAR_JESD204B_RX_CHAIN_1_AD_IP_JESD204_TPL_ADC_0_HIGHADDR 0x44abffff

/* Canonical definitions for peripheral JESD204B_RX_CHAIN_1_AD_IP_JESD204_TPL_ADC_0 */
#define XPAR_AD_IP_JESD204_TPL_ADC_0_BASEADDR 0x44ab0000
#define XPAR_AD_IP_JESD204_TPL_ADC_0_HIGHADDR 0x44abffff

/* Definitions for peripheral JESD204B_RX_CHAIN_2_AXI_ADXCVR_1 */
#define XPAR_JESD204B_RX_CHAIN_2_AXI_ADXCVR_1_BASEADDR 0x44ac0000
#define XPAR_JESD204B_RX_CHAIN_2_AXI_ADXCVR_1_HIGHADDR 0x44acffff

/* Canonical definitions for peripheral JESD204B_RX_CHAIN_2_AXI_ADXCVR_1 */
#define XPAR_AXI_ADXCVR_0_BASEADDR 0x44ac0000
#define XPAR_AXI_ADXCVR_0_HIGHADDR 0x44acffff

/* Definitions for peripheral JESD204B_RX_CHAIN_2_AXI_JESD204_RX_1 */
#define XPAR_JESD204B_RX_CHAIN_2_AXI_JESD204_RX_1_BASEADDR 0x44ad0000
#define XPAR_JESD204B_RX_CHAIN_2_AXI_JESD204_RX_1_HIGHADDR 0x44adffff

/* Canonical definitions for peripheral JESD204B_RX_CHAIN_2_AXI_JESD204_RX_1 */
#define XPAR_AXI_JESD204_RX_0_BASEADDR 0x44ad0000
#define XPAR_AXI_JESD204_RX_0_HIGHADDR 0x44adffff

/* Definitions for peripheral JESD204B_RX_CHAIN_2_AD_IP_JESD204_TPL_ADC_1 */
#define XPAR_JESD204B_RX_CHAIN_2_AD_IP_JESD204_TPL_ADC_1_BASEADDR 0x44ae0000
#define XPAR_JESD204B_RX_CHAIN_2_AD_IP_JESD204_TPL_ADC_1_HIGHADDR 0x44aeffff

/* Canonical definitions for peripheral JESD204B_RX_CHAIN_2_AD_IP_JESD204_TPL_ADC_1 */
#define XPAR_AD_IP_JESD204_TPL_ADC_0_BASEADDR 0x44ae0000
#define XPAR_AD_IP_JESD204_TPL_ADC_0_HIGHADDR 0x44aeffff

#define XPAR_LMB_BRAM_0_BASEADDRESS 0x0
#define XPAR_LMB_BRAM_0_HIGHADDRESS 0x10000
#define XPAR_AXI_BRAM_0_BASEADDRESS 0xc2000000
#define XPAR_AXI_BRAM_0_HIGHADDRESS 0xc2001000
#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000

#define XPAR_MICROBLAZE_ADDR_SIZE 32

#define STDOUT_BASEADDRESS 0x44a20000
#define STDIN_BASEADDRESS 0x44a20000

/* Device ID */
#define XPAR_DEVICE_ID "7k410t"

#endif  /* end of protection macro */