Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Sat Jun 23 00:08:10 2018
| Host         : DESKTOP-O4D08CK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file register_loader_timing_summary_routed.rpt -pb register_loader_timing_summary_routed.pb -rpx register_loader_timing_summary_routed.rpx -warn_on_violation
| Design       : register_loader
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DB0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: DB1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: DB1/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.822        0.000                      0                   76        0.237        0.000                      0                   76        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.822        0.000                      0                   76        0.237        0.000                      0                   76        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.822ns  (required time - arrival time)
  Source:                 DB0/CD/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/CD/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.890ns (21.486%)  route 3.252ns (78.514%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.171    DB0/CD/CLK
    SLICE_X6Y92          FDRE                                         r  DB0/CD/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  DB0/CD/counter_reg[29]/Q
                         net (fo=2, routed)           0.814     6.503    DB0/CD/counter[29]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.627 r  DB0/CD/counter[31]_i_7/O
                         net (fo=1, routed)           0.280     6.907    DB0/CD/counter[31]_i_7_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.031 r  DB0/CD/counter[31]_i_3/O
                         net (fo=32, routed)          2.159     9.190    DB0/CD/counter[31]_i_3_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I1_O)        0.124     9.314 r  DB0/CD/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.314    DB0/CD/counter_0[1]
    SLICE_X4Y86          FDRE                                         r  DB0/CD/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.499    14.870    DB0/CD/CLK
    SLICE_X4Y86          FDRE                                         r  DB0/CD/counter_reg[1]/C
                         clock pessimism              0.272    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X4Y86          FDRE (Setup_fdre_C_D)        0.029    15.136    DB0/CD/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                  5.822    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 DB1/CD/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.890ns (21.908%)  route 3.172ns (78.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.174    DB1/CD/CLK
    SLICE_X2Y91          FDRE                                         r  DB1/CD/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 f  DB1/CD/counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.523    DB1/CD/counter_reg_n_0_[20]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.647 r  DB1/CD/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.636     7.283    DB1/CD/counter[31]_i_6__0_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  DB1/CD/counter[31]_i_2__0/O
                         net (fo=32, routed)          1.706     9.113    DB1/CD/counter[31]_i_2__0_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     9.237 r  DB1/CD/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.237    DB1/CD/counter[4]
    SLICE_X0Y87          FDRE                                         r  DB1/CD/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.873    DB1/CD/CLK
    SLICE_X0Y87          FDRE                                         r  DB1/CD/counter_reg[4]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.031    15.142    DB1/CD/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.237    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 DB1/CD/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.828ns (20.535%)  route 3.204ns (79.465%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.621     5.172    DB1/CD/CLK
    SLICE_X0Y88          FDRE                                         r  DB1/CD/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  DB1/CD/counter_reg[5]/Q
                         net (fo=2, routed)           0.812     6.440    DB1/CD/counter_reg_n_0_[5]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.564 r  DB1/CD/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.416     6.980    DB1/CD/counter[31]_i_8__0_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.104 r  DB1/CD/counter[31]_i_4__0/O
                         net (fo=32, routed)          1.976     9.081    DB1/CD/counter[31]_i_4__0_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I2_O)        0.124     9.205 r  DB1/CD/counter[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.205    DB1/CD/counter[26]
    SLICE_X2Y93          FDRE                                         r  DB1/CD/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.877    DB1/CD/CLK
    SLICE_X2Y93          FDRE                                         r  DB1/CD/counter_reg[26]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.081    15.196    DB1/CD/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 DB1/CD/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.890ns (22.795%)  route 3.014ns (77.205%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.174    DB1/CD/CLK
    SLICE_X2Y91          FDRE                                         r  DB1/CD/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 f  DB1/CD/counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.523    DB1/CD/counter_reg_n_0_[20]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.647 r  DB1/CD/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.636     7.283    DB1/CD/counter[31]_i_6__0_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  DB1/CD/counter[31]_i_2__0/O
                         net (fo=32, routed)          1.548     8.955    DB1/CD/counter[31]_i_2__0_n_0
    SLICE_X0Y88          LUT5 (Prop_lut5_I0_O)        0.124     9.079 r  DB1/CD/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.079    DB1/CD/counter[8]
    SLICE_X0Y88          FDRE                                         r  DB1/CD/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    14.874    DB1/CD/CLK
    SLICE_X0Y88          FDRE                                         r  DB1/CD/counter_reg[8]/C
                         clock pessimism              0.273    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X0Y88          FDRE (Setup_fdre_C_D)        0.031    15.143    DB1/CD/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 DB1/CD/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.890ns (22.828%)  route 3.009ns (77.172%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.174    DB1/CD/CLK
    SLICE_X2Y91          FDRE                                         r  DB1/CD/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 f  DB1/CD/counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.523    DB1/CD/counter_reg_n_0_[20]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.647 r  DB1/CD/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.636     7.283    DB1/CD/counter[31]_i_6__0_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  DB1/CD/counter[31]_i_2__0/O
                         net (fo=32, routed)          1.542     8.949    DB1/CD/counter[31]_i_2__0_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     9.073 r  DB1/CD/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.073    DB1/CD/counter[1]
    SLICE_X0Y87          FDRE                                         r  DB1/CD/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.873    DB1/CD/CLK
    SLICE_X0Y87          FDRE                                         r  DB1/CD/counter_reg[1]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.029    15.140    DB1/CD/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 DB1/CD/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.890ns (22.874%)  route 3.001ns (77.126%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.174ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.174    DB1/CD/CLK
    SLICE_X2Y91          FDRE                                         r  DB1/CD/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.518     5.692 f  DB1/CD/counter_reg[20]/Q
                         net (fo=2, routed)           0.831     6.523    DB1/CD/counter_reg_n_0_[20]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.647 r  DB1/CD/counter[31]_i_6__0/O
                         net (fo=1, routed)           0.636     7.283    DB1/CD/counter[31]_i_6__0_n_0
    SLICE_X0Y91          LUT5 (Prop_lut5_I4_O)        0.124     7.407 r  DB1/CD/counter[31]_i_2__0/O
                         net (fo=32, routed)          1.534     8.941    DB1/CD/counter[31]_i_2__0_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124     9.065 r  DB1/CD/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.065    DB1/CD/counter[2]
    SLICE_X0Y87          FDRE                                         r  DB1/CD/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.873    DB1/CD/CLK
    SLICE_X0Y87          FDRE                                         r  DB1/CD/counter_reg[2]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)        0.031    15.142    DB1/CD/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 DB0/CD/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/CD/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.890ns (22.946%)  route 2.989ns (77.054%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.616     5.167    DB0/CD/CLK
    SLICE_X6Y86          FDRE                                         r  DB0/CD/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.685 f  DB0/CD/counter_reg[4]/Q
                         net (fo=2, routed)           0.831     6.516    DB0/CD/counter[4]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.640 r  DB0/CD/counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.056    DB0/CD/counter[31]_i_8_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  DB0/CD/counter[31]_i_4/O
                         net (fo=32, routed)          1.742     8.922    DB0/CD/counter[31]_i_4_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.046 r  DB0/CD/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     9.046    DB0/CD/counter_0[28]
    SLICE_X3Y92          FDRE                                         r  DB0/CD/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.876    DB0/CD/CLK
    SLICE_X3Y92          FDRE                                         r  DB0/CD/counter_reg[28]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.031    15.131    DB0/CD/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 DB0/CD/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/CD/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.890ns (22.958%)  route 2.987ns (77.042%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.616     5.167    DB0/CD/CLK
    SLICE_X6Y86          FDRE                                         r  DB0/CD/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.518     5.685 f  DB0/CD/counter_reg[4]/Q
                         net (fo=2, routed)           0.831     6.516    DB0/CD/counter[4]
    SLICE_X4Y87          LUT4 (Prop_lut4_I1_O)        0.124     6.640 r  DB0/CD/counter[31]_i_8/O
                         net (fo=1, routed)           0.416     7.056    DB0/CD/counter[31]_i_8_n_0
    SLICE_X4Y86          LUT5 (Prop_lut5_I4_O)        0.124     7.180 r  DB0/CD/counter[31]_i_4/O
                         net (fo=32, routed)          1.740     8.920    DB0/CD/counter[31]_i_4_n_0
    SLICE_X3Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.044 r  DB0/CD/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.044    DB0/CD/counter_0[25]
    SLICE_X3Y92          FDRE                                         r  DB0/CD/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.505    14.876    DB0/CD/CLK
    SLICE_X3Y92          FDRE                                         r  DB0/CD/counter_reg[25]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.029    15.129    DB0/CD/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -9.044    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 DB0/CD/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/CD/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.890ns (22.995%)  route 2.980ns (77.005%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.620     5.171    DB0/CD/CLK
    SLICE_X6Y92          FDRE                                         r  DB0/CD/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.689 r  DB0/CD/counter_reg[29]/Q
                         net (fo=2, routed)           0.814     6.503    DB0/CD/counter[29]
    SLICE_X4Y92          LUT4 (Prop_lut4_I0_O)        0.124     6.627 r  DB0/CD/counter[31]_i_7/O
                         net (fo=1, routed)           0.280     6.907    DB0/CD/counter[31]_i_7_n_0
    SLICE_X4Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.031 r  DB0/CD/counter[31]_i_3/O
                         net (fo=32, routed)          1.887     8.918    DB0/CD/counter[31]_i_3_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I1_O)        0.124     9.042 r  DB0/CD/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.042    DB0/CD/counter_0[13]
    SLICE_X4Y89          FDRE                                         r  DB0/CD/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.502    14.873    DB0/CD/CLK
    SLICE_X4Y89          FDRE                                         r  DB0/CD/counter_reg[13]/C
                         clock pessimism              0.272    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y89          FDRE (Setup_fdre_C_D)        0.029    15.139    DB0/CD/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  6.097    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 DB1/CD/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 0.828ns (21.362%)  route 3.048ns (78.638%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.621     5.172    DB1/CD/CLK
    SLICE_X0Y88          FDRE                                         r  DB1/CD/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  DB1/CD/counter_reg[5]/Q
                         net (fo=2, routed)           0.812     6.440    DB1/CD/counter_reg_n_0_[5]
    SLICE_X0Y88          LUT4 (Prop_lut4_I0_O)        0.124     6.564 r  DB1/CD/counter[31]_i_8__0/O
                         net (fo=1, routed)           0.416     6.980    DB1/CD/counter[31]_i_8__0_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.104 r  DB1/CD/counter[31]_i_4__0/O
                         net (fo=32, routed)          1.820     8.924    DB1/CD/counter[31]_i_4__0_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I2_O)        0.124     9.048 r  DB1/CD/counter[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.048    DB1/CD/counter[31]
    SLICE_X0Y93          FDRE                                         r  DB1/CD/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.877    DB1/CD/CLK
    SLICE_X0Y93          FDRE                                         r  DB1/CD/counter_reg[31]/C
                         clock pessimism              0.273    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)        0.031    15.146    DB1/CD/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                  6.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 DB0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.501    DB0/CLK
    SLICE_X6Y92          FDSE                                         r  DB0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDSE (Prop_fdse_C_Q)         0.164     1.665 r  DB0/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.149     1.815    DB0/CD/in0[0]
    SLICE_X6Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.860 r  DB0/CD/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.860    DB0/CD_n_2
    SLICE_X6Y92          FDSE                                         r  DB0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.859     2.017    DB0/CLK
    SLICE_X6Y92          FDSE                                         r  DB0/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X6Y92          FDSE (Hold_fdse_C_D)         0.121     1.622    DB0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DB1/CD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.501    DB1/CD/CLK
    SLICE_X2Y87          FDRE                                         r  DB1/CD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.665 f  DB1/CD/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.841    DB1/CD/counter_reg_n_0_[0]
    SLICE_X2Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  DB1/CD/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.886    DB1/CD/counter[0]
    SLICE_X2Y87          FDRE                                         r  DB1/CD/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.858     2.016    DB1/CD/CLK
    SLICE_X2Y87          FDRE                                         r  DB1/CD/counter_reg[0]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.621    DB1/CD/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 DB1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.583%)  route 0.213ns (50.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.504    DB1/CLK
    SLICE_X2Y95          FDSE                                         r  DB1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDSE (Prop_fdse_C_Q)         0.164     1.668 r  DB1/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.213     1.881    DB1/CD/in0[0]
    SLICE_X2Y95          LUT3 (Prop_lut3_I2_O)        0.045     1.926 r  DB1/CD/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.926    DB1/CD_n_3
    SLICE_X2Y95          FDSE                                         r  DB1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     2.020    DB1/CLK
    SLICE_X2Y95          FDSE                                         r  DB1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X2Y95          FDSE (Hold_fdse_C_D)         0.120     1.624    DB1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 DB1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.502    DB1/CLK
    SLICE_X4Y95          FDRE                                         r  DB1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  DB1/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.208     1.851    DB1/CD/in0[1]
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.045     1.896 r  DB1/CD/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    DB1/CD_n_2
    SLICE_X4Y95          FDRE                                         r  DB1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.018    DB1/CLK
    SLICE_X4Y95          FDRE                                         r  DB1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.515     1.502    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091     1.593    DB1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 DB0/CD/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB0/CD/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.498    DB0/CD/CLK
    SLICE_X6Y86          FDRE                                         r  DB0/CD/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.164     1.662 f  DB0/CD/counter_reg[0]/Q
                         net (fo=3, routed)           0.233     1.896    DB0/CD/counter[0]
    SLICE_X6Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.941 r  DB0/CD/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.941    DB0/CD/counter_0[0]
    SLICE_X6Y86          FDRE                                         r  DB0/CD/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.855     2.013    DB0/CD/CLK
    SLICE_X6Y86          FDRE                                         r  DB0/CD/counter_reg[0]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.121     1.619    DB0/CD/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 DB0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/store_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.756%)  route 0.117ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.502    DB0/CLK
    SLICE_X6Y93          FDRE                                         r  DB0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.148     1.650 r  DB0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.117     1.768    R1/E[0]
    SLICE_X4Y93          FDRE                                         r  R1/store_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.018    R1/CLK
    SLICE_X4Y93          FDRE                                         r  R1/store_reg[0]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X4Y93          FDRE (Hold_fdre_C_CE)       -0.092     1.426    R1/store_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 DB0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/store_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.756%)  route 0.117ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.502    DB0/CLK
    SLICE_X6Y93          FDRE                                         r  DB0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.148     1.650 r  DB0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.117     1.768    R1/E[0]
    SLICE_X4Y93          FDRE                                         r  R1/store_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.018    R1/CLK
    SLICE_X4Y93          FDRE                                         r  R1/store_reg[1]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X4Y93          FDRE (Hold_fdre_C_CE)       -0.092     1.426    R1/store_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 DB0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/store_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.756%)  route 0.117ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.502    DB0/CLK
    SLICE_X6Y93          FDRE                                         r  DB0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.148     1.650 r  DB0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.117     1.768    R1/E[0]
    SLICE_X4Y93          FDRE                                         r  R1/store_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.018    R1/CLK
    SLICE_X4Y93          FDRE                                         r  R1/store_reg[2]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X4Y93          FDRE (Hold_fdre_C_CE)       -0.092     1.426    R1/store_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 DB0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R1/store_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.148ns (55.756%)  route 0.117ns (44.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.502    DB0/CLK
    SLICE_X6Y93          FDRE                                         r  DB0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.148     1.650 r  DB0/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.117     1.768    R1/E[0]
    SLICE_X4Y93          FDRE                                         r  R1/store_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.860     2.018    R1/CLK
    SLICE_X4Y93          FDRE                                         r  R1/store_reg[3]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X4Y93          FDRE (Hold_fdre_C_CE)       -0.092     1.426    R1/store_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 DB1/CD/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB1/CD/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.254ns (53.874%)  route 0.217ns (46.126%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.591     1.504    DB1/CD/CLK
    SLICE_X2Y93          FDRE                                         r  DB1/CD/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.668 r  DB1/CD/counter_reg[27]/Q
                         net (fo=2, routed)           0.111     1.780    DB1/CD/counter_reg_n_0_[27]
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.825 r  DB1/CD/counter[31]_i_3__0/O
                         net (fo=32, routed)          0.106     1.931    DB1/CD/counter[31]_i_3__0_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.045     1.976 r  DB1/CD/counter[31]_i_1__0/O
                         net (fo=1, routed)           0.000     1.976    DB1/CD/counter[31]
    SLICE_X0Y93          FDRE                                         r  DB1/CD/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.861     2.020    DB1/CD/CLK
    SLICE_X0Y93          FDRE                                         r  DB1/CD/counter_reg[31]/C
                         clock pessimism             -0.499     1.520    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.092     1.612    DB1/CD/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     DB0/CD/c_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     DB0/CD/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     DB0/CD/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     DB0/CD/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y89     DB0/CD/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     DB0/CD/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     DB0/CD/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     DB0/CD/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y86     DB0/CD/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     DB0/CD/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     DB0/CD/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     DB0/CD/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     DB0/CD/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DB0/CD/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DB0/CD/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DB0/CD/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     DB0/CD/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     DB0/CD/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y87     DB0/CD/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     DB0/CD/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DB0/CD/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DB0/CD/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     DB0/CD/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     DB0/CD/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     DB0/CD/c_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     DB0/CD/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     DB0/CD/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y89     DB0/CD/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y90     DB0/CD/counter_reg[17]/C



