[2025-09-17 23:22:09] START suite=cs trace=streaming_phase4_core3
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core3.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2709992 heartbeat IPC: 3.69 cumulative IPC: 3.69 (Simulation time: 00 hr 00 min 21 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5283680 cumulative IPC: 3.785 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5283680 cumulative IPC: 3.785 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5283681 heartbeat IPC: 3.885 cumulative IPC: 5 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 30000009 cycles: 15295711 heartbeat IPC: 0.9988 cumulative IPC: 0.9988 (Simulation time: 00 hr 01 min 36 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 26085707 heartbeat IPC: 0.9268 cumulative IPC: 0.9614 (Simulation time: 00 hr 02 min 52 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 39229836 heartbeat IPC: 0.7608 cumulative IPC: 0.8838 (Simulation time: 00 hr 04 min 07 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 52298330 heartbeat IPC: 0.7652 cumulative IPC: 0.8508 (Simulation time: 00 hr 05 min 20 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 65606539 heartbeat IPC: 0.7514 cumulative IPC: 0.8289 (Simulation time: 00 hr 06 min 44 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 78793861 heartbeat IPC: 0.7583 cumulative IPC: 0.8162 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 92853626 heartbeat IPC: 0.7112 cumulative IPC: 0.7994 (Simulation time: 00 hr 09 min 43 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core3.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 107667989 heartbeat IPC: 0.675 cumulative IPC: 0.7814 (Simulation time: 00 hr 11 min 10 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 122401742 heartbeat IPC: 0.6787 cumulative IPC: 0.7685 (Simulation time: 00 hr 12 min 42 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 132013185 cumulative IPC: 0.7575 (Simulation time: 00 hr 14 min 11 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 132013185 cumulative IPC: 0.7575 (Simulation time: 00 hr 14 min 11 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core3.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7575 instructions: 100000000 cycles: 132013185
CPU 0 Branch Prediction Accuracy: 99.52% MPKI: 0.07498 Average ROB Occupancy at Mispredict: 1.11e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00704
BRANCH_INDIRECT: 0.05542
BRANCH_CONDITIONAL: 0.01252
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1054807
LQ_STALL: 350486
SQ_STALL: 65652


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 298.19128
REPLAY_LOAD: 133.25476
NON_REPLAY_LOAD: 35.68758

== Total ==
ADDR_TRANS: 294613
REPLAY_LOAD: 231197
NON_REPLAY_LOAD: 528997

== Counts ==
ADDR_TRANS: 988
REPLAY_LOAD: 1735
NON_REPLAY_LOAD: 14823

cpu0->cpu0_STLB TOTAL        ACCESS:    1394938 HIT:    1370162 MISS:      24776 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1394938 HIT:    1370162 MISS:      24776 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 429.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5545550 HIT:    4573610 MISS:     971940 MSHR_MERGE:     297017
cpu0->cpu0_L2C LOAD         ACCESS:    4018840 HIT:    3802419 MISS:     216421 MSHR_MERGE:      40373
cpu0->cpu0_L2C RFO          ACCESS:     233985 HIT:      74043 MISS:     159942 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     900588 HIT:     354981 MISS:     545607 MSHR_MERGE:     256642
cpu0->cpu0_L2C WRITE        ACCESS:     339978 HIT:     338392 MISS:       1586 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      52159 HIT:       3775 MISS:      48384 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     741395 ISSUED:     741395 USEFUL:     189743 USELESS:      43068
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10966390 HIT:    6528275 MISS:    4438115 MSHR_MERGE:     993586
cpu0->cpu0_L1I LOAD         ACCESS:   10966390 HIT:    6528275 MISS:    4438115 MSHR_MERGE:     993586
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.91 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   23795294 HIT:   21089264 MISS:    2706030 MSHR_MERGE:    1686193
cpu0->cpu0_L1D LOAD         ACCESS:   13848314 HIT:   12832148 MISS:    1016166 MSHR_MERGE:     441849
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2501754 HIT:    2027694 MISS:     474060 MSHR_MERGE:     314705
cpu0->cpu0_L1D WRITE        ACCESS:    7386014 HIT:    6222981 MISS:    1163033 MSHR_MERGE:     929027
cpu0->cpu0_L1D TRANSLATION  ACCESS:      59212 HIT:       6441 MISS:      52771 MSHR_MERGE:        612
cpu0->cpu0_L1D PREFETCH REQUESTED:    2634187 ISSUED:    2501754 USEFUL:      85315 USELESS:      24584
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 55.12 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8754202 HIT:    7912651 MISS:     841551 MSHR_MERGE:     376279
cpu0->cpu0_ITLB LOAD         ACCESS:    8754202 HIT:    7912651 MISS:     841551 MSHR_MERGE:     376279
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.817 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   20527919 HIT:   19267115 MISS:    1260804 MSHR_MERGE:     331138
cpu0->cpu0_DTLB LOAD         ACCESS:   20527919 HIT:   19267115 MISS:    1260804 MSHR_MERGE:     331138
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.99 cycles
cpu0->LLC TOTAL        ACCESS:     875305 HIT:     387640 MISS:     487665 MSHR_MERGE:      13274
cpu0->LLC LOAD         ACCESS:     176048 HIT:      78736 MISS:      97312 MSHR_MERGE:        259
cpu0->LLC RFO          ACCESS:     159940 HIT:      73719 MISS:      86221 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     288963 HIT:      24607 MISS:     264356 MSHR_MERGE:      13015
cpu0->LLC WRITE        ACCESS:     201970 HIT:     201176 MISS:        794 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      48384 HIT:       9402 MISS:      38982 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 107.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      42579
  ROW_BUFFER_MISS:     431015
  AVG DBUS CONGESTED CYCLE: 5.09
Channel 0 WQ ROW_BUFFER_HIT:      16714
  ROW_BUFFER_MISS:      89908
  FULL:          0
Channel 0 REFRESHES ISSUED:      11001

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       854952       122651        24937        20020
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           40          186          703        10004
  STLB miss resolved @ L2C                0           36          327         1444         4215
  STLB miss resolved @ LLC                0           52          593         4031         6576
  STLB miss resolved @ MEM                0           45         1921         7498        29601

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             131841        35536       531245         5129         1762
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2           53          155          330
  STLB miss resolved @ L2C                2            6           51          158          171
  STLB miss resolved @ LLC                1            4           64          427          240
  STLB miss resolved @ MEM               14            3          191          670         1442
[2025-09-17 23:36:20] END   suite=cs trace=streaming_phase4_core3 (rc=0)
