WARNING:FILE_PATH_CHANGES: added, moved or deleted file(s), does MAINTAINERS need updating?
#59: 
new file mode 100644

Whenever files are added, moved, or deleted, the MAINTAINERS file
patterns can be out of sync or outdated.

So MAINTAINERS might need updating in these cases.

WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#64: FILE: arch/arm/mach-mx5/clock.c:1:
+/*

The source file is missing or has an improper SPDX identifier tag.
The Linux kernel requires the precise SPDX identifier in all source files,
and it is thoroughly documented in the kernel docs.

See: https://www.kernel.org/doc/html/latest/process/license-rules.html

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_MOD_ON>
#116: FILE: arch/arm/mach-mx5/clock.c:53:
+	reg |= MXC_CCM_CCGRx_MOD_ON << clk->enable_shift;

Avoid CamelCase Identifiers.

See: https://www.kernel.org/doc/html/latest/process/coding-style.html#naming

WARNING:LINE_SPACING: Missing a blank line after declarations
#125: FILE: arch/arm/mach-mx5/clock.c:62:
+	u32 reg;
+	reg = __raw_readl(clk->enable_reg);

Vertical space is wasted given the limited number of lines an
editor window can display when multiple blank lines are used.

See: https://www.kernel.org/doc/html/latest/process/coding-style.html#spaces

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_MOD_OFF>
#126: FILE: arch/arm/mach-mx5/clock.c:63:
+	reg &= ~(MXC_CCM_CCGRx_MOD_OFF << clk->enable_shift);

CHECK:BRACES: Blank lines aren't necessary before a close brace '}'
#129: FILE: arch/arm/mach-mx5/clock.c:66:
+
+}

The placement of braces is stylistically incorrect.
The preferred way is to put the opening brace last on the line,
and put the closing brace first::

  if (x is true) {
          we do y
  }

This applies for all non-functional blocks.
However, there is one special case, namely functions: they have the
opening brace at the beginning of the next line, thus::

  int function(int x)
  {
          body of function
  }

See: https://www.kernel.org/doc/html/latest/process/coding-style.html#placing-braces-and-spaces

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG_MASK>
#136: FILE: arch/arm/mach-mx5/clock.c:73:
+	reg &= ~(MXC_CCM_CCGRx_CG_MASK << clk->enable_shift);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_MOD_IDLE>
#137: FILE: arch/arm/mach-mx5/clock.c:74:
+	reg |= MXC_CCM_CCGRx_MOD_IDLE << clk->enable_shift;

WARNING:UNNECESSARY_ELSE: else is not generally useful after a break or return
#155: FILE: arch/arm/mach-mx5/clock.c:92:
+		return 3;
+	else

WARNING:AVOID_BUG: Avoid crashing the kernel - try using WARN_ON & recovery code rather than BUG() or BUG_ON()
#156: FILE: arch/arm/mach-mx5/clock.c:93:
+		BUG();

BUG() or BUG_ON() should be avoided totally.
Use WARN() and WARN_ON() instead, and handle the "impossible"
error condition as gracefully as possible.

See: https://www.kernel.org/doc/html/latest/process/deprecated.html#bug-and-bug-on

WARNING:UNNECESSARY_ELSE: else is not generally useful after a break or return
#169: FILE: arch/arm/mach-mx5/clock.c:106:
+		return pll_base[2];
+	else

WARNING:AVOID_BUG: Avoid crashing the kernel - try using WARN_ON & recovery code rather than BUG() or BUG_ON()
#170: FILE: arch/arm/mach-mx5/clock.c:107:
+		BUG();

CHECK:MULTIPLE_ASSIGNMENTS: multiple assignments should be avoided
#204: FILE: arch/arm/mach-mx5/clock.c:141:
+	mfn = mfn_abs = dp_mfn & MXC_PLL_DP_MFN_MASK;

Multiple assignments on a single line makes the code unnecessarily
complicated. So on a single line assign value to a single variable
only, this makes the code more readable and helps avoid typos.

CHECK:SPACING: No space is necessary after a cast
#216: FILE: arch/arm/mach-mx5/clock.c:153:
+	temp = (u64) ref_clk * mfn_abs;

Whitespace style used in the kernel sources is described in kernel docs.

See: https://www.kernel.org/doc/html/latest/process/coding-style.html#spaces

CHECK:MULTIPLE_ASSIGNMENTS: multiple assignments should be avoided
#241: FILE: arch/arm/mach-mx5/clock.c:178:
+	pdf = mfi = -1;

CHECK:SPACING: spaces preferred around that '+' (ctx:VxV)
#243: FILE: arch/arm/mach-mx5/clock.c:180:
+		mfi = rate * (pdf+1) / quad_parent_rate;
 		                 ^

CHECK:SPACING: spaces preferred around that '+' (ctx:VxV)
#248: FILE: arch/arm/mach-mx5/clock.c:185:
+	temp64 = rate * (pdf+1) - quad_parent_rate * mfi;
 	                    ^

CHECK:SPACING: spaces preferred around that '/' (ctx:VxV)
#249: FILE: arch/arm/mach-mx5/clock.c:186:
+	do_div(temp64, quad_parent_rate/1000000);
 	                               ^

CHECK:LOGICAL_CONTINUATIONS: Logical continuations should be on the previous line
#283: FILE: arch/arm/mach-mx5/clock.c:220:
+	while ((!(__raw_readl(pllbase + MXC_PLL_DP_CTL) & MXC_PLL_DP_CTL_LRF))
+		&& i < MAX_DPLL_WAIT_TRIES) {

WARNING:PREFER_PR_LEVEL: Prefer [subsystem eg: netdev]_err([subsystem]dev, ... then dev_err(dev, ... then pr_err(...  to printk(KERN_ERR ...
#289: FILE: arch/arm/mach-mx5/clock.c:226:
+		printk(KERN_ERR "MX5: pll locking failed\n");

WARNING:BLOCK_COMMENT_STYLE: Block comments use * on subsequent lines
#313: FILE: arch/arm/mach-mx5/clock.c:250:
+	/* When switching from pll_main_clk to a bypass clock, first select a
+	   multiplexed clock in 'step_sel', then shift the glitchless mux

The comment style is incorrect.  The preferred style for multi-
line comments is::

  /*
  * This is the preferred style
  * for multi line comments.
  */

The networking comment style is a bit different, with the first line
not empty like the former::

  /* This is the preferred comment style
  * for files in net/ and drivers/net/
  */

See: https://www.kernel.org/doc/html/latest/process/coding-style.html#commenting

CHECK:BRACES: braces {} should be used on all arms of this statement
#327: FILE: arch/arm/mach-mx5/clock.c:264:
+		if (parent == &lp_apm_clk) {
[...]
+		} else  if (parent == &pll2_sw_clk) {
[...]
+		} else  if (parent == &pll3_sw_clk) {
[...]
+		} else
[...]

CHECK:BRACES: Unbalanced braces around else statement
#339: FILE: arch/arm/mach-mx5/clock.c:276:
+		} else

CHECK:LOGICAL_CONTINUATIONS: Logical continuations should be on the previous line
#425: FILE: arch/arm/mach-mx5/clock.c:362:
+	while ((__raw_readl(MXC_CCM_CDHIPR) & MXC_CCM_CDHIPR_PERIPH_CLK_SEL_BUSY)
+		&& i < MAX_DPLL_WAIT_TRIES) {

WARNING:PREFER_PR_LEVEL: Prefer [subsystem eg: netdev]_err([subsystem]dev, ... then dev_err(dev, ... then pr_err(...  to printk(KERN_ERR ...
#431: FILE: arch/arm/mach-mx5/clock.c:368:
+		printk(KERN_ERR "MX5: Set parent for periph_apm clock failed\n");

CHECK:LINE_SPACING: Please don't use multiple blank lines
#480: FILE: arch/arm/mach-mx5/clock.c:417:
+
+

CHECK:LOGICAL_CONTINUATIONS: Logical continuations should be on the previous line
#500: FILE: arch/arm/mach-mx5/clock.c:437:
+	while ((__raw_readl(MXC_CCM_CDHIPR) & MXC_CCM_CDHIPR_AHB_PODF_BUSY)
+		&& i < MAX_DPLL_WAIT_TRIES) {

WARNING:PREFER_PR_LEVEL: Prefer [subsystem eg: netdev]_err([subsystem]dev, ... then dev_err(dev, ... then pr_err(...  to printk(KERN_ERR ...
#506: FILE: arch/arm/mach-mx5/clock.c:443:
+		printk(KERN_ERR "MX5: clk_ahb_set_rate failed\n");

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#514: FILE: arch/arm/mach-mx5/clock.c:451:
+static unsigned long _clk_ahb_round_rate(struct clk *clk,
+						unsigned long rate)

CHECK:LINE_SPACING: Please don't use multiple blank lines
#529: FILE: arch/arm/mach-mx5/clock.c:466:
+
+

WARNING:UNNECESSARY_ELSE: else is not generally useful after a break or return
#589: FILE: arch/arm/mach-mx5/clock.c:526:
+		return parent_rate;
+	} else {

WARNING:AVOID_BUG: Avoid crashing the kernel - try using WARN_ON & recovery code rather than BUG() or BUG_ON()
#590: FILE: arch/arm/mach-mx5/clock.c:527:
+		BUG();

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#690: FILE: arch/arm/mach-mx5/clock.c:627:
+ * ^ICCM: Clock Controller Module$

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG14_OFFSET>
#768: FILE: arch/arm/mach-mx5/clock.c:705:
+	.enable_shift = MXC_CCM_CCGRx_CG14_OFFSET,

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG12_OFFSET>
#777: FILE: arch/arm/mach-mx5/clock.c:714:
+	.enable_shift = MXC_CCM_CCGRx_CG12_OFFSET,

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG13_OFFSET>
#786: FILE: arch/arm/mach-mx5/clock.c:723:
+	.enable_shift = MXC_CCM_CCGRx_CG13_OFFSET,

WARNING:BLOCK_COMMENT_STYLE: Block comments use * on subsequent lines
#810: FILE: arch/arm/mach-mx5/clock.c:747:
+/* DEFINE_CLOCK(name, id, enable_reg, enable_shift,
+   get_rate, set_rate, parent, secondary); */

WARNING:BLOCK_COMMENT_STYLE: Block comments use a trailing */ on a separate line
#810: FILE: arch/arm/mach-mx5/clock.c:747:
+   get_rate, set_rate, parent, secondary); */

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG0_OFFSET>
#813: FILE: arch/arm/mach-mx5/clock.c:750:
+DEFINE_CLOCK(spba_clk, 0, MXC_CCM_CCGR5, MXC_CCM_CCGRx_CG0_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#814: FILE: arch/arm/mach-mx5/clock.c:751:
+DEFINE_CLOCK(spba_clk, 0, MXC_CCM_CCGR5, MXC_CCM_CCGRx_CG0_OFFSET,
+	NULL,  NULL, &ipg_clk, NULL);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG4_OFFSET>
#817: FILE: arch/arm/mach-mx5/clock.c:754:
+DEFINE_CLOCK(uart1_clk, 0, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG4_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#818: FILE: arch/arm/mach-mx5/clock.c:755:
+DEFINE_CLOCK(uart1_clk, 0, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG4_OFFSET,
+	NULL,  NULL, &uart_root_clk, NULL);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG6_OFFSET>
#819: FILE: arch/arm/mach-mx5/clock.c:756:
+DEFINE_CLOCK(uart2_clk, 1, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG6_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#820: FILE: arch/arm/mach-mx5/clock.c:757:
+DEFINE_CLOCK(uart2_clk, 1, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG6_OFFSET,
+	NULL,  NULL, &uart_root_clk, NULL);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG8_OFFSET>
#821: FILE: arch/arm/mach-mx5/clock.c:758:
+DEFINE_CLOCK(uart3_clk, 2, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG8_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#822: FILE: arch/arm/mach-mx5/clock.c:759:
+DEFINE_CLOCK(uart3_clk, 2, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG8_OFFSET,
+	NULL,  NULL, &uart_root_clk, NULL);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG3_OFFSET>
#823: FILE: arch/arm/mach-mx5/clock.c:760:
+DEFINE_CLOCK(uart1_ipg_clk, 0, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG3_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#824: FILE: arch/arm/mach-mx5/clock.c:761:
+DEFINE_CLOCK(uart1_ipg_clk, 0, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG3_OFFSET,
+	NULL,  NULL, &ipg_clk, &aips_tz1_clk);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG5_OFFSET>
#825: FILE: arch/arm/mach-mx5/clock.c:762:
+DEFINE_CLOCK(uart2_ipg_clk, 1, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG5_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#826: FILE: arch/arm/mach-mx5/clock.c:763:
+DEFINE_CLOCK(uart2_ipg_clk, 1, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG5_OFFSET,
+	NULL,  NULL, &ipg_clk, &aips_tz1_clk);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG7_OFFSET>
#827: FILE: arch/arm/mach-mx5/clock.c:764:
+DEFINE_CLOCK(uart3_ipg_clk, 2, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG7_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#828: FILE: arch/arm/mach-mx5/clock.c:765:
+DEFINE_CLOCK(uart3_ipg_clk, 2, MXC_CCM_CCGR1, MXC_CCM_CCGRx_CG7_OFFSET,
+	NULL,  NULL, &ipg_clk, &spba_clk);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG9_OFFSET>
#831: FILE: arch/arm/mach-mx5/clock.c:768:
+DEFINE_CLOCK(gpt_clk, 0, MXC_CCM_CCGR2, MXC_CCM_CCGRx_CG9_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#832: FILE: arch/arm/mach-mx5/clock.c:769:
+DEFINE_CLOCK(gpt_clk, 0, MXC_CCM_CCGR2, MXC_CCM_CCGRx_CG9_OFFSET,
+	NULL,  NULL, &ipg_perclk, NULL);

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG10_OFFSET>
#833: FILE: arch/arm/mach-mx5/clock.c:770:
+DEFINE_CLOCK(gpt_ipg_clk, 0, MXC_CCM_CCGR2, MXC_CCM_CCGRx_CG10_OFFSET,

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#834: FILE: arch/arm/mach-mx5/clock.c:771:
+DEFINE_CLOCK(gpt_ipg_clk, 0, MXC_CCM_CCGR2, MXC_CCM_CCGRx_CG10_OFFSET,
+	NULL,  NULL, &ipg_clk, NULL);

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#838: FILE: arch/arm/mach-mx5/clock.c:775:
+DEFINE_CLOCK(fec_clk, 0, MXC_CCM_CCGR2, MXC_CCM_CCGRx_CG12_OFFSET,
+	NULL,  NULL, &ipg_clk, NULL);

CHECK:MACRO_ARG_PRECEDENCE: Macro argument 'c' may be better as '(c)' to avoid precedence issues
#840: FILE: arch/arm/mach-mx5/clock.c:777:
+#define _REGISTER_CLOCK(d, n, c) \
+       { \
+		.dev_id = d, \
+		.con_id = n, \
+		.clk = &c,   \
+       },

WARNING:LEADING_SPACE: please, no spaces at the start of a line
#841: FILE: arch/arm/mach-mx5/clock.c:778:
+       { \$

WARNING:LEADING_SPACE: please, no spaces at the start of a line
#845: FILE: arch/arm/mach-mx5/clock.c:782:
+       },$

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#890: FILE: arch/arm/mach-mx5/clock.c:827:
+int __init mx51_clocks_init(unsigned long ckil, unsigned long osc,
+			unsigned long ckih1, unsigned long ckih2)

CHECK:PARENTHESIS_ALIGNMENT: Alignment should match open parenthesis
#909: FILE: arch/arm/mach-mx5/clock.c:846:
+	mxc_timer_init(&gpt_clk, MX51_IO_ADDRESS(MX51_GPT1_BASE_ADDR),
+		MX51_MXC_INT_GPT);

WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#918: FILE: arch/arm/mach-mx5/cpu.c:1:
+/*

CHECK:ARCH_INCLUDE_LINUX: Consider using #include <linux/io.h> instead of <asm/io.h>
#935: FILE: arch/arm/mach-mx5/cpu.c:18:
+#include <asm/io.h>

Whenever asm/file.h is included and linux/file.h exists, a
conversion can be made when linux/file.h includes asm/file.h.
However this is not always the case (See signal.h).
This message type is emitted only for includes from arch/.

WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#969: FILE: arch/arm/mach-mx5/crm_regs.h:1:
+/*

CHECK:BIT_MACRO: Prefer using the BIT macro
#1036: FILE: arch/arm/mach-mx5/crm_regs.h:68:
+#define MXC_PLL_DP_MFN_TOGC_TOG_DIS	(1 << 17)

Defines like: 1 << <digit> could be BIT(digit).
The BIT() macro is defined via include/linux/bits.h::

  #define BIT(nr)         (1UL << (nr))

CHECK:BIT_MACRO: Prefer using the BIT macro
#1037: FILE: arch/arm/mach-mx5/crm_regs.h:69:
+#define MXC_PLL_DP_MFN_TOGC_TOG_EN	(1 << 16)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1041: FILE: arch/arm/mach-mx5/crm_regs.h:73:
+#define MXC_PLL_DP_DESTAT_TOG_SEL	(1 << 31)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1081: FILE: arch/arm/mach-mx5/crm_regs.h:113:
+#define MXC_CCM_CCR_COSC_EN		(1 << 12)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1082: FILE: arch/arm/mach-mx5/crm_regs.h:114:
+#define MXC_CCM_CCR_FPM_MULT_MASK	(1 << 11)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1083: FILE: arch/arm/mach-mx5/crm_regs.h:115:
+#define MXC_CCM_CCR_CAMP2_EN		(1 << 10)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1084: FILE: arch/arm/mach-mx5/crm_regs.h:116:
+#define MXC_CCM_CCR_CAMP1_EN		(1 << 9)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1085: FILE: arch/arm/mach-mx5/crm_regs.h:117:
+#define MXC_CCM_CCR_FPM_EN		(1 << 8)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1095: FILE: arch/arm/mach-mx5/crm_regs.h:127:
+#define MXC_CCM_CSR_COSR_READY	(1 << 5)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1096: FILE: arch/arm/mach-mx5/crm_regs.h:128:
+#define MXC_CCM_CSR_LVS_VALUE	(1 << 4)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1097: FILE: arch/arm/mach-mx5/crm_regs.h:129:
+#define MXC_CCM_CSR_CAMP2_READY	(1 << 3)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1098: FILE: arch/arm/mach-mx5/crm_regs.h:130:
+#define MXC_CCM_CSR_CAMP1_READY	(1 << 2)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1099: FILE: arch/arm/mach-mx5/crm_regs.h:131:
+#define MXC_CCM_CSR_FPM_READY	(1 << 1)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1100: FILE: arch/arm/mach-mx5/crm_regs.h:132:
+#define MXC_CCM_CSR_REF_EN_B	(1 << 0)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1114: FILE: arch/arm/mach-mx5/crm_regs.h:146:
+#define MXC_CCM_CCSR_PLL1_SW_CLK_SEL	(1 << 2) /* 0: pll1_main_clk,

WARNING:BLOCK_COMMENT_STYLE: Block comments use * on subsequent lines
#1115: FILE: arch/arm/mach-mx5/crm_regs.h:147:
+#define MXC_CCM_CCSR_PLL1_SW_CLK_SEL	(1 << 2) /* 0: pll1_main_clk,
+						    1: step_clk */

WARNING:BLOCK_COMMENT_STYLE: Block comments use a trailing */ on a separate line
#1115: FILE: arch/arm/mach-mx5/crm_regs.h:147:
+						    1: step_clk */

CHECK:BIT_MACRO: Prefer using the BIT macro
#1116: FILE: arch/arm/mach-mx5/crm_regs.h:148:
+#define MXC_CCM_CCSR_PLL2_SW_CLK_SEL	(1 << 1)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1117: FILE: arch/arm/mach-mx5/crm_regs.h:149:
+#define MXC_CCM_CCSR_PLL3_SW_CLK_SEL	(1 << 0)

CHECK:SPACING: spaces preferred around that '+' (ctx:VxV)
#1202: FILE: arch/arm/mach-mx5/crm_regs.h:234:
+#define MXC_CCM_CSCMR2_DI_CLK_SEL_OFFSET(n)		(26+n*3)
                                            		   ^

CHECK:SPACING: spaces preferred around that '*' (ctx:VxV)
#1202: FILE: arch/arm/mach-mx5/crm_regs.h:234:
+#define MXC_CCM_CSCMR2_DI_CLK_SEL_OFFSET(n)		(26+n*3)
                                            		     ^

CHECK:MACRO_ARG_PRECEDENCE: Macro argument 'n' may be better as '(n)' to avoid precedence issues
#1202: FILE: arch/arm/mach-mx5/crm_regs.h:234:
+#define MXC_CCM_CSCMR2_DI_CLK_SEL_OFFSET(n)		(26+n*3)

CHECK:SPACING: spaces preferred around that '+' (ctx:VxV)
#1203: FILE: arch/arm/mach-mx5/crm_regs.h:235:
+#define MXC_CCM_CSCMR2_DI_CLK_SEL_MASK(n)		(0x7 << (26+n*3))
                                          		           ^

CHECK:SPACING: spaces preferred around that '*' (ctx:VxV)
#1203: FILE: arch/arm/mach-mx5/crm_regs.h:235:
+#define MXC_CCM_CSCMR2_DI_CLK_SEL_MASK(n)		(0x7 << (26+n*3))
                                          		             ^

CHECK:MACRO_ARG_PRECEDENCE: Macro argument 'n' may be better as '(n)' to avoid precedence issues
#1203: FILE: arch/arm/mach-mx5/crm_regs.h:235:
+#define MXC_CCM_CSCMR2_DI_CLK_SEL_MASK(n)		(0x7 << (26+n*3))

CHECK:BIT_MACRO: Prefer using the BIT macro
#1223: FILE: arch/arm/mach-mx5/crm_regs.h:255:
+#define MXC_CCM_CSCMR2_SPDIF1_COM			(1 << 5)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1224: FILE: arch/arm/mach-mx5/crm_regs.h:256:
+#define MXC_CCM_CSCMR2_SPDIF0_COM			(1 << 4)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1332: FILE: arch/arm/mach-mx5/crm_regs.h:364:
+#define MXC_CCM_CDHIPR_ARM_PODF_BUSY			(1 << 16)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1333: FILE: arch/arm/mach-mx5/crm_regs.h:365:
+#define MXC_CCM_CDHIPR_DDR_HF_CLK_SEL_BUSY		(1 << 8)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1334: FILE: arch/arm/mach-mx5/crm_regs.h:366:
+#define MXC_CCM_CDHIPR_DDR_PODF_BUSY			(1 << 7)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1335: FILE: arch/arm/mach-mx5/crm_regs.h:367:
+#define MXC_CCM_CDHIPR_EMI_CLK_SEL_BUSY			(1 << 6)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1336: FILE: arch/arm/mach-mx5/crm_regs.h:368:
+#define MXC_CCM_CDHIPR_PERIPH_CLK_SEL_BUSY		(1 << 5)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1337: FILE: arch/arm/mach-mx5/crm_regs.h:369:
+#define MXC_CCM_CDHIPR_NFC_IPG_INT_MEM_PODF_BUSY	(1 << 4)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1338: FILE: arch/arm/mach-mx5/crm_regs.h:370:
+#define MXC_CCM_CDHIPR_AHB_PODF_BUSY			(1 << 3)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1339: FILE: arch/arm/mach-mx5/crm_regs.h:371:
+#define MXC_CCM_CDHIPR_EMI_PODF_BUSY			(1 << 2)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1340: FILE: arch/arm/mach-mx5/crm_regs.h:372:
+#define MXC_CCM_CDHIPR_AXI_B_PODF_BUSY			(1 << 1)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1341: FILE: arch/arm/mach-mx5/crm_regs.h:373:
+#define MXC_CCM_CDHIPR_AXI_A_PODF_BUSY			(1 << 0)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG15_MASK>
#1424: FILE: arch/arm/mach-mx5/crm_regs.h:456:
+#define MXC_CCM_CCGRx_CG15_MASK				(0x3 << 30)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG14_MASK>
#1425: FILE: arch/arm/mach-mx5/crm_regs.h:457:
+#define MXC_CCM_CCGRx_CG14_MASK				(0x3 << 28)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG13_MASK>
#1426: FILE: arch/arm/mach-mx5/crm_regs.h:458:
+#define MXC_CCM_CCGRx_CG13_MASK				(0x3 << 26)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG12_MASK>
#1427: FILE: arch/arm/mach-mx5/crm_regs.h:459:
+#define MXC_CCM_CCGRx_CG12_MASK				(0x3 << 24)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG11_MASK>
#1428: FILE: arch/arm/mach-mx5/crm_regs.h:460:
+#define MXC_CCM_CCGRx_CG11_MASK				(0x3 << 22)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG10_MASK>
#1429: FILE: arch/arm/mach-mx5/crm_regs.h:461:
+#define MXC_CCM_CCGRx_CG10_MASK				(0x3 << 20)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG9_MASK>
#1430: FILE: arch/arm/mach-mx5/crm_regs.h:462:
+#define MXC_CCM_CCGRx_CG9_MASK				(0x3 << 18)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG8_MASK>
#1431: FILE: arch/arm/mach-mx5/crm_regs.h:463:
+#define MXC_CCM_CCGRx_CG8_MASK				(0x3 << 16)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG5_MASK>
#1432: FILE: arch/arm/mach-mx5/crm_regs.h:464:
+#define MXC_CCM_CCGRx_CG5_MASK				(0x3 << 10)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG4_MASK>
#1433: FILE: arch/arm/mach-mx5/crm_regs.h:465:
+#define MXC_CCM_CCGRx_CG4_MASK				(0x3 << 8)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG3_MASK>
#1434: FILE: arch/arm/mach-mx5/crm_regs.h:466:
+#define MXC_CCM_CCGRx_CG3_MASK				(0x3 << 6)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG2_MASK>
#1435: FILE: arch/arm/mach-mx5/crm_regs.h:467:
+#define MXC_CCM_CCGRx_CG2_MASK				(0x3 << 4)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG1_MASK>
#1436: FILE: arch/arm/mach-mx5/crm_regs.h:468:
+#define MXC_CCM_CCGRx_CG1_MASK				(0x3 << 2)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG0_MASK>
#1437: FILE: arch/arm/mach-mx5/crm_regs.h:469:
+#define MXC_CCM_CCGRx_CG0_MASK				(0x3 << 0)

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG15_OFFSET>
#1439: FILE: arch/arm/mach-mx5/crm_regs.h:471:
+#define MXC_CCM_CCGRx_CG15_OFFSET			30

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG11_OFFSET>
#1443: FILE: arch/arm/mach-mx5/crm_regs.h:475:
+#define MXC_CCM_CCGRx_CG11_OFFSET			22

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG2_OFFSET>
#1452: FILE: arch/arm/mach-mx5/crm_regs.h:484:
+#define MXC_CCM_CCGRx_CG2_OFFSET			4

CHECK:CAMELCASE: Avoid CamelCase: <MXC_CCM_CCGRx_CG1_OFFSET>
#1453: FILE: arch/arm/mach-mx5/crm_regs.h:485:
+#define MXC_CCM_CCGRx_CG1_OFFSET			2

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#1495: FILE: arch/arm/mach-mx5/crm_regs.h:527:
+#define MXC_DVFSPT0 ^I^I(MXC_DVFS_CORE_BASE + 0x34)$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#1496: FILE: arch/arm/mach-mx5/crm_regs.h:528:
+#define MXC_DVFSPT1 ^I^I(MXC_DVFS_CORE_BASE + 0x38)$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#1497: FILE: arch/arm/mach-mx5/crm_regs.h:529:
+#define MXC_DVFSPT2 ^I^I(MXC_DVFS_CORE_BASE + 0x3C)$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#1498: FILE: arch/arm/mach-mx5/crm_regs.h:530:
+#define MXC_DVFSPT3 ^I^I(MXC_DVFS_CORE_BASE + 0x40)$

CHECK:LINE_SPACING: Please don't use multiple blank lines
#1522: FILE: arch/arm/mach-mx5/crm_regs.h:554:
+
+

CHECK:BIT_MACRO: Prefer using the BIT macro
#1523: FILE: arch/arm/mach-mx5/crm_regs.h:555:
+#define MXC_CORTEXA8_PLAT_LPC_DSM	(1 << 0)

CHECK:BIT_MACRO: Prefer using the BIT macro
#1524: FILE: arch/arm/mach-mx5/crm_regs.h:556:
+#define MXC_CORTEXA8_PLAT_LPC_DBG_DSM	(1 << 1)

WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#1558: FILE: arch/arm/mach-mx5/devices.c:1:
+/*

WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#1660: FILE: arch/arm/mach-mx5/devices.h:1:
+extern struct platform_device mxc_uart_device0;

WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#1670: FILE: arch/arm/mach-mx5/mm.c:1:
+/*

CHECK:AVOID_EXTERNS: extern prototypes should be avoided in .h files
#1766: FILE: arch/arm/plat-mxc/include/mach/common.h:33:
+extern void mx51_init_irq(void);

Function prototypes don't need to be declared extern in .h
files.  It's assumed by the compiler and is unnecessary.

WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#1791: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:1:
+/*

WARNING:NEW_TYPEDEFS: do not add new typedefs
#1810: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:20:
+typedef enum iomux_config {

CHECK:LINE_SPACING: Please don't use multiple blank lines
#1843: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:53:
+
+

WARNING:LONG_LINE: line length of 121 exceeds 100 columns
#1855: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:65:
+#define MX51_BABBAGE_PAD_UART2_RXD__UART2_RXD	IOMUX_PAD(0x628, 0x238, IOMUX_CONFIG_ALT0, 0x9ec, 2, MX51_UART2_PAD_CTRL)

The line has exceeded the specified maximum length.
To use a different maximum line length, the --max-line-length=n option
may be added while invoking checkpatch.

Earlier, the default line length was 80 columns.  Commit bdc48fa11e46
("checkpatch/coding-style: deprecate 80-column warning") increased the
limit to 100 columns.  This is not a hard limit either and it's
preferable to stay within 80 columns whenever possible.

See: https://www.kernel.org/doc/html/latest/process/coding-style.html#breaking-long-lines-and-strings

WARNING:LONG_LINE: line length of 119 exceeds 100 columns
#1856: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:66:
+#define MX51_BABBAGE_PAD_UART2_TXD__UART2_TXD	IOMUX_PAD(0x62C, 0x23C, IOMUX_CONFIG_ALT0, 0x0, 0, MX51_UART2_PAD_CTRL)

WARNING:LONG_LINE: line length of 121 exceeds 100 columns
#1859: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:69:
+#define MX51_BABBAGE_PAD_EIM_D25__UART3_RXD	IOMUX_PAD(0x414, 0x080, IOMUX_CONFIG_ALT3, 0x9f4, 0, MX51_UART3_PAD_CTRL)

WARNING:LONG_LINE: line length of 119 exceeds 100 columns
#1860: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:70:
+#define MX51_BABBAGE_PAD_EIM_D26__UART3_TXD	IOMUX_PAD(0x418, 0x084, IOMUX_CONFIG_ALT3, 0x0, 0, MX51_UART3_PAD_CTRL)

WARNING:LONG_LINE: line length of 121 exceeds 100 columns
#1861: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:71:
+#define MX51_BABBAGE_PAD_EIM_D27__UART3_RTS	IOMUX_PAD(0x41c, 0x088, IOMUX_CONFIG_ALT3, 0x9f0, 0, MX51_UART3_PAD_CTRL)

WARNING:LONG_LINE: line length of 119 exceeds 100 columns
#1862: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:72:
+#define MX51_BABBAGE_PAD_EIM_D24__UART3_CTS	IOMUX_PAD(0x410, 0x07c, IOMUX_CONFIG_ALT3, 0x0, 0, MX51_UART3_PAD_CTRL)

WARNING:LONG_LINE: line length of 157 exceeds 100 columns
#1864: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:74:
+#define MX51_BABBAGE_PAD_GPIO_1_8__GPIO1_8	IOMUX_PAD(0x814, 0x3E8, 0, 0x0, 1, (PAD_CTL_SRE_SLOW | PAD_CTL_DSE_MED | PAD_CTL_PUS_100K_UP |  PAD_CTL_HYS))

WARNING:BLOCK_COMMENT_STYLE: Block comments use * on subsequent lines
#1944: FILE: arch/arm/plat-mxc/include/mach/iomux-mx51.h:154:
+/* REVISIT: Not sure of these values
+

WARNING:SPDX_LICENSE_TAG: Missing or malformed SPDX-License-Identifier tag in line 1
#2137: FILE: arch/arm/plat-mxc/include/mach/mx51.h:1:
+#ifndef __ASM_ARCH_MXC_MX51_H__

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2147: FILE: arch/arm/plat-mxc/include/mach/mx51.h:11:
+ *         ^I30000000^I256M^IGPU$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2148: FILE: arch/arm/plat-mxc/include/mach/mx51.h:12:
+ *         ^I40000000^I512M^IIPU$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2154: FILE: arch/arm/plat-mxc/include/mach/mx51.h:18:
+ *         ^I90000000^I256M^ICSD0 SDRAM/DDR$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2155: FILE: arch/arm/plat-mxc/include/mach/mx51.h:19:
+ *         ^IA0000000^I256M^ICSD1 SDRAM/DDR$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2156: FILE: arch/arm/plat-mxc/include/mach/mx51.h:20:
+ *         ^IB0000000^I128M^ICS0 Flash$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2157: FILE: arch/arm/plat-mxc/include/mach/mx51.h:21:
+ *         ^IB8000000^I128M^ICS1 Flash$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2158: FILE: arch/arm/plat-mxc/include/mach/mx51.h:22:
+ *         ^IC0000000^I128M^ICS2 Flash$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2159: FILE: arch/arm/plat-mxc/include/mach/mx51.h:23:
+ *         ^IC8000000^I64M^ICS3 Flash$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2160: FILE: arch/arm/plat-mxc/include/mach/mx51.h:24:
+ *         ^ICC000000^I32M^ICS4 SRAM$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2161: FILE: arch/arm/plat-mxc/include/mach/mx51.h:25:
+ *         ^ICE000000^I32M^ICS5 SRAM$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2207: FILE: arch/arm/plat-mxc/include/mach/mx51.h:71:
+#define MX51_SPBA0_BASE_ADDR ^I^I0x70000000$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2213: FILE: arch/arm/plat-mxc/include/mach/mx51.h:77:
+#define MX51_UART3_BASE_ADDR ^I^I(MX51_SPBA0_BASE_ADDR + 0x0000C000)$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2214: FILE: arch/arm/plat-mxc/include/mach/mx51.h:78:
+#define MX51_CSPI1_BASE_ADDR ^I^I(MX51_SPBA0_BASE_ADDR + 0x00010000)$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2243: FILE: arch/arm/plat-mxc/include/mach/mx51.h:107:
+#define MX51_AIPS1_BASE_ADDR ^I0x73F00000$

WARNING:SPACE_BEFORE_TAB: please, no space before tabs
#2313: FILE: arch/arm/plat-mxc/include/mach/mx51.h:177:
+#define MX51_OWIRE_BASE_ADDR ^I(MX51_AIPS2_BASE_ADDR + 0x000A4000)$

CHECK:MACRO_ARG_REUSE: Macro argument reuse 'addr' - possible side-effects?
#2354: FILE: arch/arm/plat-mxc/include/mach/mx51.h:218:
+#define ADDRESS_IN_REGION(addr, start, size)			\
+	(((addr) >= (start)) && ((addr) < (start)+(size)))

CHECK:MACRO_ARG_REUSE: Macro argument reuse 'start' - possible side-effects?
#2354: FILE: arch/arm/plat-mxc/include/mach/mx51.h:218:
+#define ADDRESS_IN_REGION(addr, start, size)			\
+	(((addr) >= (start)) && ((addr) < (start)+(size)))

CHECK:SPACING: spaces preferred around that '+' (ctx:VxV)
#2355: FILE: arch/arm/plat-mxc/include/mach/mx51.h:219:
+	(((addr) >= (start)) && ((addr) < (start)+(size)))
 	                                         ^

ERROR:COMPLEX_MACRO: Macros with complex values should be enclosed in parentheses
#2368: FILE: arch/arm/plat-mxc/include/mach/mx51.h:232:
+#define MX51_IO_ADDRESS(x)					\
+	(void __iomem *)					\
+	(MX51_IS_MODULE(x, IRAM) ? MX51_IRAM_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, TZIC) ? MX51_TZIC_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, DEBUG) ? MX51_DEBUG_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, SPBA0) ? MX51_SPBA0_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, AIPS1) ? MX51_AIPS1_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, AIPS2) ? MX51_AIPS2_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, NFC_AXI) ? MX51_NFC_AXI_IO_ADDRESS(x) : \
+	0xDEADBEEF)

CHECK:MACRO_ARG_REUSE: Macro argument reuse 'x' - possible side-effects?
#2368: FILE: arch/arm/plat-mxc/include/mach/mx51.h:232:
+#define MX51_IO_ADDRESS(x)					\
+	(void __iomem *)					\
+	(MX51_IS_MODULE(x, IRAM) ? MX51_IRAM_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, TZIC) ? MX51_TZIC_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, DEBUG) ? MX51_DEBUG_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, SPBA0) ? MX51_SPBA0_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, AIPS1) ? MX51_AIPS1_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, AIPS2) ? MX51_AIPS2_IO_ADDRESS(x) :	\
+	MX51_IS_MODULE(x, NFC_AXI) ? MX51_NFC_AXI_IO_ADDRESS(x) : \
+	0xDEADBEEF)

./tmp.JOzjvdpBcb//home/fedora/lkml-analysis/lkml/1/patch.offset.0000016162.commit.e10aeb39c1d3567f1906ca36162c977c1b7c0672 total: 1 errors, 55 warnings, 107 checks, 2475 lines checked

NOTE: For some of the reported defects, checkpatch may be able to
      mechanically convert to the typical style using --fix or --fix-inplace.

./tmp.JOzjvdpBcb//home/fedora/lkml-analysis/lkml/1/patch.offset.0000016162.commit.e10aeb39c1d3567f1906ca36162c977c1b7c0672 has style problems, please review.

NOTE: If any of the errors are false positives, please report
      them to the maintainer, see CHECKPATCH in MAINTAINERS.
