cscope 15 $HOME\Documents\my_eurobot\fromgitstmcode\LowLevel"               0003629571
	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\STM32F~1.C

31 
	~"m32fxxx_.h
"

38 
USB_OTG_CORE_HANDLE
 
USB_OTG_dev
;

39 
ut32_t
 
USBD_OTG_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

41 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


42 
ut32_t
 
USBD_OTG_EP1IN_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

43 
ut32_t
 
USBD_OTG_EP1OUT_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

55 
	$NMI_Hdr
()

57 
	}
}

64 
	$HdFau_Hdr
()

70 
	}
}

77 
	$MemMage_Hdr
()

83 
	}
}

90 
	$BusFau_Hdr
()

96 
	}
}

103 
	$UgeFau_Hdr
()

109 
	}
}

116 
	$SVC_Hdr
()

118 
	}
}

125 
	$DebugM_Hdr
()

127 
	}
}

134 
	$PdSV_Hdr
()

136 
	}
}

143 
	$SysTick_Hdr
()

148 
	}
}

155 #ifde
USE_USB_OTG_HS


156 
	$OTG_HS_IRQHdr
()

158 
	$OTG_FS_IRQHdr
()

161 
	`USBD_OTG_ISR_Hdr
 (&
USB_OTG_dev
);

162 
	}
}

164 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


170 
	$OTG_HS_EP1_IN_IRQHdr
()

172 
	`USBD_OTG_EP1IN_ISR_Hdr
 (&
USB_OTG_dev
);

173 
	}
}

180 
	$OTG_HS_EP1_OUT_IRQHdr
()

182 
	`USBD_OTG_EP1OUT_ISR_Hdr
 (&
USB_OTG_dev
);

183 
	}
}

	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\STM32F~4.H

29 #ide
__STM32Fxxx_IT_H


30 
	#__STM32Fxxx_IT_H


	)

32 #ifde
__lulus


37 
	~"usbd_cdc_ce.h
"

44 
NMI_Hdr
();

45 
HdFau_Hdr
();

46 
MemMage_Hdr
();

47 
BusFau_Hdr
();

48 
UgeFau_Hdr
();

49 
SVC_Hdr
();

50 
DebugM_Hdr
();

51 
PdSV_Hdr
();

52 
SysTick_Hdr
();

53 
OTG_HS_IRQHdr
();

54 
OTG_HS_EP1_IN_IRQHdr
();

55 
OTG_HS_EP1_OUT_IRQHdr
();

56 
OTG_FS_IRQHdr
();

58 #ifde
__lulus


	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_C~1.C

28 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


29 #agm
da_ignmt
 = 4

33 
	~"usbd_cdc_v.h
"

39 
LINE_CODING
 
	glecodg
 =

48 
USART_InTyDef
 
	gUSART_InSuu
;

52 
ut8_t
 
APP_Rx_Bufr
 [];

55 
ut32_t
 
APP_Rx_r_
;

60 
ut16_t
 
VCP_In
 ();

61 
ut16_t
 
VCP_DeIn
 ();

62 
ut16_t
 
VCP_Cl
 (
ut32_t
 
Cmd
, 
ut8_t
* 
Buf
, ut32_
L
);

63 
ut16_t
 
VCP_DaTx
 ();

64 
ut16_t
 
VCP_DaRx
 (
ut8_t
* 
Buf
, 
ut32_t
 
L
);

66 
ut16_t
 
VCP_COMCfig
(
ut8_t
 
Cf
);

68 
CDC_IF_Pr_TyDef
 
	gVCP_fs
 =

70 
VCP_In
,

71 
VCP_DeIn
,

72 
VCP_Cl
,

73 
VCP_DaTx
,

74 
VCP_DaRx


84 
ut16_t
 
	$VCP_In
()

86 
NVIC_InTyDef
 
NVIC_InSuu
;

117  
USBD_OK
;

118 
	}
}

126 
ut16_t
 
	$VCP_DeIn
()

129  
USBD_OK
;

130 
	}
}

141 
ut16_t
 
	$VCP_Cl
 (
ut32_t
 
Cmd
, 
ut8_t
* 
Buf
, ut32_
L
)

143 
Cmd
)

145 
SEND_ENCAPSULATED_COMMAND
:

149 
GET_ENCAPSULATED_RESPONSE
:

153 
SET_COMM_FEATURE
:

157 
GET_COMM_FEATURE
:

161 
CLEAR_COMM_FEATURE
:

165 
SET_LINE_CODING
:

166 
lecodg
.
b
 = (
ut32_t
)(
Buf
[0] | (Buf[1] << 8) | (Buf[2] << 16) | (Buf[3] << 24));

167 
lecodg
.
fm
 = 
Buf
[4];

168 
lecodg
.
ryty
 = 
Buf
[5];

169 
lecodg
.
dy
 = 
Buf
[6];

171 
	`VCP_COMCfig
(
OTHER_CONFIG
);

174 
GET_LINE_CODING
:

175 
Buf
[0] = (
ut8_t
)(
lecodg
.
b
);

176 
Buf
[1] = (
ut8_t
)(
lecodg
.
b
 >> 8);

177 
Buf
[2] = (
ut8_t
)(
lecodg
.
b
 >> 16);

178 
Buf
[3] = (
ut8_t
)(
lecodg
.
b
 >> 24);

179 
Buf
[4] = 
lecodg
.
fm
;

180 
Buf
[5] = 
lecodg
.
ryty
;

181 
Buf
[6] = 
lecodg
.
dy
;

184 
SET_CONTROL_LINE_STATE
:

188 
SEND_BREAK
:

196  
USBD_OK
;

197 
	}
}

207 
ut16_t
 
	$VCP_DaTx
 ()

223  
USBD_OK
;

224 
	}
}

241 
ut16_t
 
	$VCP_DaRx
 (
ut8_t
* 
Buf
, 
ut32_t
 
L
)

243 
ut32_t
 
i
;

245 
i
 = 0; i < 
L
; i++)

247 
	`pushBy
(*(
Buf
 + 
i
));

250  
USBD_OK
;

251 
	}
}

260 
ut16_t
 
	$VCP_COMCfig
(
ut8_t
 
Cf
)

262 i(
Cf
 =
DEFAULT_CONFIG
)

289 
lecodg
.
fm
)

292 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_1
;

295 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_1_5
;

298 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_2
;

301 
	`VCP_COMCfig
(
DEFAULT_CONFIG
);

302  (
USBD_FAIL
);

306 
lecodg
.
ryty
)

309 
USART_InSuu
.
USART_Py
 = 
USART_Py_No
;

312 
USART_InSuu
.
USART_Py
 = 
USART_Py_Ev
;

315 
USART_InSuu
.
USART_Py
 = 
USART_Py_Odd
;

318 
	`VCP_COMCfig
(
DEFAULT_CONFIG
);

319  (
USBD_FAIL
);

323 
lecodg
.
dy
)

327 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

330 i(
USART_InSuu
.
USART_Py
 =
USART_Py_No
)

332 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

336 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_9b
;

342  (
USBD_FAIL
);

345 
USART_InSuu
.
USART_BaudRe
 = 
lecodg
.
b
;

346 
USART_InSuu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

347 
USART_InSuu
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

352  
USBD_OK
;

353 
	}
}

	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_C~1.H

29 #ide
__USBD_CDC_VCP_H


30 
	#__USBD_CDC_VCP_H


	)

33 
	~"usbd_cdc_ce.h
"

34 
	~"usbd_cf.h
"

43 
ut32_t
 
	mb
;

44 
ut8_t
 
	mfm
;

45 
ut8_t
 
	mryty
;

46 
ut8_t
 
	mdy
;

47 }
	tLINE_CODING
;

53 #ifde
USE_STM3210C_EVAL


54 
	#EVAL_COM_IRQHdr
 
USART2_IRQHdr


	)

55 #i
defed
(
USE_STM324x9I_EVAL
)

56 
	#EVAL_COM_IRQHdr
 
USART1_IRQHdr


	)

58 
	#EVAL_COM_IRQHdr
 
USART3_IRQHdr


	)

62 
	#DEFAULT_CONFIG
 0

	)

63 
	#OTHER_CONFIG
 1

	)

67 
EVAL_COM_IRQHdr
();

	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_C~2.H

29 #ide
__USBD_CONF__H__


30 
	#__USBD_CONF__H__


	)

33 
	~"usb_cf.h
"

38 
	#USBD_CFG_MAX_NUM
 1

	)

39 
	#USBD_ITF_MAX_NUM
 1

	)

41 
	#USBD_SELF_POWERED


	)

43 
	#USB_MAX_STR_DESC_SIZ
 255

	)

48 
	#CDC_IN_EP
 0x81

	)

49 
	#CDC_OUT_EP
 0x01

	)

50 
	#CDC_CMD_EP
 0x82

	)

53 #ifde
USE_USB_OTG_HS


54 
	#CDC_DATA_MAX_PACKET_SIZE
 512

	)

55 
	#CDC_CMD_PACKET_SZE
 8

	)

57 
	#CDC_IN_FRAME_INTERVAL
 40

	)

58 
	#APP_RX_DATA_SIZE
 2048

	)

61 
	#CDC_DATA_MAX_PACKET_SIZE
 64

	)

62 
	#CDC_CMD_PACKET_SZE
 8

	)

64 
	#CDC_IN_FRAME_INTERVAL
 5

	)

65 
	#APP_RX_DATA_SIZE
 2048

	)

69 
	#APP_FOPS
 
VCP_fs


	)

	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_D~1.C

29 
	~"usbd_ce.h
"

30 
	~"usbd_desc.h
"

31 
	~"usbd_q.h
"

32 
	~"usbd_cf.h
"

33 
	~"usb_gs.h
"

56 
	#USBD_VID
 0x0483

	)

57 
	#USBD_PID
 0x5740

	)

62 
	#USBD_LANGID_STRING
 0x409

	)

63 
	#USBD_MANUFACTURER_STRING
 "STMirics"

	)

64 
	#USBD_PRODUCT_HS_STRING
 "STM32 Vtu ComP܈ HS mode"

	)

65 
	#USBD_PRODUCT_FS_STRING
 "STM32 Vtu ComP܈ FS Mode"

	)

66 
	#USBD_CONFIGURATION_HS_STRING
 "VCP Cfig"

	)

67 
	#USBD_INTERFACE_HS_STRING
 "VCP I"

	)

68 
	#USBD_CONFIGURATION_FS_STRING
 "VCP Cfig"

	)

69 
	#USBD_INTERFACE_FS_STRING
 "VCP I"

	)

87 
USBD_DEVICE
 
	gUSR_desc
 =

89 
USBD_USR_DeviDest
,

90 
USBD_USR_LgIDSDest
,

91 
USBD_USR_MuurSDest
,

92 
USBD_USR_ProduSDest
,

93 
USBD_USR_SlSDest
,

94 
USBD_USR_CfigSDest
,

95 
USBD_USR_ISDest
,

98 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


99 #i
defed
 ( 
__ICCARM__
 )

100 #agm
da_ignmt
=4

104 
__ALIGN_BEGIN
 
ut8_t
 
	gUSBD_DeviDesc
[
USB_SIZ_DEVICE_DESC
] 
	g__ALIGN_END
 =

107 
USB_DEVICE_DESCRIPTOR_TYPE
,

113 
USB_OTG_MAX_EP0_SIZE
,

114 
LOBYTE
(
USBD_VID
),

115 
HIBYTE
(
USBD_VID
),

116 
LOBYTE
(
USBD_PID
),

117 
HIBYTE
(
USBD_PID
),

120 
USBD_IDX_MFC_STR
,

121 
USBD_IDX_PRODUCT_STR
,

122 
USBD_IDX_SERIAL_STR
,

123 
USBD_CFG_MAX_NUM


126 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


127 #i
defed
 ( 
__ICCARM__
 )

128 #agm
da_ignmt
=4

132 
__ALIGN_BEGIN
 
ut8_t
 
	gUSBD_DeviQuifrDesc
[
USB_LEN_DEV_QUALIFIER_DESC
] 
	g__ALIGN_END
 =

134 
USB_LEN_DEV_QUALIFIER_DESC
,

135 
USB_DESC_TYPE_DEVICE_QUALIFIER
,

146 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


147 #i
defed
 ( 
__ICCARM__
 )

148 #agm
da_ignmt
=4

152 
__ALIGN_BEGIN
 
ut8_t
 
	gUSBD_LgIDDesc
[
USB_SIZ_STRING_LANGID
] 
	g__ALIGN_END
 =

154 
USB_SIZ_STRING_LANGID
,

155 
USB_DESC_TYPE_STRING
,

156 
LOBYTE
(
USBD_LANGID_STRING
),

157 
HIBYTE
(
USBD_LANGID_STRING
),

160 
ut8_t
 
	gUSBD_SgSl
[
USB_SIZ_STRING_SERIAL
] =

162 
USB_SIZ_STRING_SERIAL
,

163 
USB_DESC_TYPE_STRING
,

166 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


167 #i
defed
 ( 
__ICCARM__
 )

168 #agm
da_ignmt
=4

171 
__ALIGN_BEGIN
 
ut8_t
 
	gUSBD_SDesc
[
USB_MAX_STR_DESC_SIZ
] 
	g__ALIGN_END
 ;

181 
IToUnicode
 (
ut32_t
 
vue
 , 
ut8_t
 *
pbuf
 , ut8_
n
);

182 
G_SlNum
();

199 
ut8_t
 * 
	$USBD_USR_DeviDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

201 *
ngth
 = (
USBD_DeviDesc
);

202  (
ut8_t
*)
USBD_DeviDesc
;

203 
	}
}

212 
ut8_t
 * 
	$USBD_USR_LgIDSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

214 *
ngth
 = (
USBD_LgIDDesc
);

215  (
ut8_t
*)
USBD_LgIDDesc
;

216 
	}
}

226 
ut8_t
 * 
	$USBD_USR_ProduSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

228 if(
d
 == 0)

230 
	`USBD_GSg
((
ut8_t
 *)(ut8_*)
USBD_PRODUCT_HS_STRING
, 
USBD_SDesc
, 
ngth
);

234 
	`USBD_GSg
((
ut8_t
 *)(ut8_*)
USBD_PRODUCT_FS_STRING
, 
USBD_SDesc
, 
ngth
);

236  
USBD_SDesc
;

237 
	}
}

246 
ut8_t
 * 
	$USBD_USR_MuurSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

248 
	`USBD_GSg
((
ut8_t
 *)(ut8_*)
USBD_MANUFACTURER_STRING
, 
USBD_SDesc
, 
ngth
);

249  
USBD_SDesc
;

250 
	}
}

259 
ut8_t
 * 
	$USBD_USR_SlSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

261 *
ngth
 = 
USB_SIZ_STRING_SERIAL
;

264 
	`G_SlNum
();

266  (
ut8_t
*)
USBD_SgSl
;

267 
	}
}

276 
ut8_t
 * 
	$USBD_USR_CfigSDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

278 if(
d
 =
USB_OTG_SPEED_HIGH
)

280 
	`USBD_GSg
((
ut8_t
 *)(ut8_*)
USBD_CONFIGURATION_HS_STRING
, 
USBD_SDesc
, 
ngth
);

284 
	`USBD_GSg
((
ut8_t
 *)(ut8_*)
USBD_CONFIGURATION_FS_STRING
, 
USBD_SDesc
, 
ngth
);

286  
USBD_SDesc
;

287 
	}
}

297 
ut8_t
 * 
	$USBD_USR_ISDest

ut8_t
 
d
 , 
ut16_t
 *
ngth
)

299 if(
d
 == 0)

301 
	`USBD_GSg
((
ut8_t
 *)(ut8_*)
USBD_INTERFACE_HS_STRING
, 
USBD_SDesc
, 
ngth
);

305 
	`USBD_GSg
((
ut8_t
 *)(ut8_*)
USBD_INTERFACE_FS_STRING
, 
USBD_SDesc
, 
ngth
);

307  
USBD_SDesc
;

308 
	}
}

315 
	$G_SlNum
()

317 
ut32_t
 
devirl0
, 
devirl1
, 
devirl2
;

319 
devirl0
 = *(
ut32_t
*)
DEVICE_ID1
;

320 
devirl1
 = *(
ut32_t
*)
DEVICE_ID2
;

321 
devirl2
 = *(
ut32_t
*)
DEVICE_ID3
;

323 
devirl0
 +
devirl2
;

325 i(
devirl0
 != 0)

327 
	`IToUnicode
 (
devirl0
, &
USBD_SgSl
[2] ,8);

328 
	`IToUnicode
 (
devirl1
, &
USBD_SgSl
[18] ,4);

330 
	}
}

339 
	$IToUnicode
 (
ut32_t
 
vue
 , 
ut8_t
 *
pbuf
 , ut8_
n
)

341 
ut8_t
 
idx
 = 0;

343  
idx
 = 0 ; idx < 
n
 ; idx ++)

345 if((
vue
 >> 28)) < 0xA )

347 
pbuf
[ 2* 
idx
] = (
vue
 >> 28) + '0';

351 
pbuf
[2* 
idx
] = (
vue
 >> 28) + 'A' - 10;

354 
vue
 = value << 4;

356 
pbuf
[ 2* 
idx
 + 1] = 0;

358 
	}
}

	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_D~1.H

30 #ide
__USB_DESC_H


31 
	#__USB_DESC_H


	)

34 
	~"usbd_q.h
"

48 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

49 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

50 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

51 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

52 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

53 
	#USB_SIZ_DEVICE_DESC
 18

	)

54 
	#USB_SIZ_STRING_LANGID
 4

	)

56 #i!
defed
 (
USE_STM3210C_EVAL
)

57 
	#DEVICE_ID1
 (0x1FFF7A10)

	)

58 
	#DEVICE_ID2
 (0x1FFF7A14)

	)

59 
	#DEVICE_ID3
 (0x1FFF7A18)

	)

62 
	#DEVICE_ID1
 (0x1FFFF7E8)

	)

63 
	#DEVICE_ID2
 (0x1FFFF7EA)

	)

64 
	#DEVICE_ID3
 (0x1FFFF7EC)

	)

68 
	#USB_SIZ_STRING_SERIAL
 0x1A

	)

94 
ut8_t
 
USBD_DeviDesc
 [
USB_SIZ_DEVICE_DESC
];

95 
ut8_t
 
USBD_SDesc
[
USB_MAX_STR_DESC_SIZ
];

96 
ut8_t
 
USBD_OthSedCfgDesc
[
USB_LEN_CFG_DESC
];

97 
ut8_t
 
USBD_DeviQuifrDesc
[
USB_LEN_DEV_QUALIFIER_DESC
];

98 
ut8_t
 
USBD_LgIDDesc
[
USB_SIZ_STRING_LANGID
];

99 
USBD_DEVICE
 
USR_desc
;

109 
ut8_t
 * 
USBD_USR_DeviDest
ut8_
d
 , 
ut16_t
 *
ngth
);

110 
ut8_t
 * 
USBD_USR_LgIDSDest
ut8_
d
 , 
ut16_t
 *
ngth
);

111 
ut8_t
 * 
USBD_USR_MuurSDest
 ( ut8_
d
 , 
ut16_t
 *
ngth
);

112 
ut8_t
 * 
USBD_USR_ProduSDest
 ( ut8_
d
 , 
ut16_t
 *
ngth
);

113 
ut8_t
 * 
USBD_USR_SlSDest
ut8_
d
 , 
ut16_t
 *
ngth
);

114 
ut8_t
 * 
USBD_USR_CfigSDest
ut8_
d
 , 
ut16_t
 *
ngth
);

115 
ut8_t
 * 
USBD_USR_ISDest
ut8_
d
 , 
ut16_t
 *
ngth
);

117 #ifde
USB_SUPPORT_USER_STRING_DESC


118 
ut8_t
 * 
USBD_USR_USRSgDesc
 (ut8_
d
, ut8_
idx
 , 
ut16_t
 *
ngth
);

	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\usb_bsp.c

30 
	~"usb_b.h
"

94 
	$USB_OTG_BSP_In
(
USB_OTG_CORE_HANDLE
 *
pdev
)

96 #ifde
USE_STM3210C_EVAL


98 
	`RCC_OTGFSCLKCfig
(
RCC_OTGFSCLKSour_PLLVCO_Div3
);

99 
	`RCC_AHBPhClockCmd
(
RCC_AHBPh_OTG_FS
, 
ENABLE
) ;

102 
GPIO_InTyDef
 
GPIO_InSuu
;

103 #ifde
USE_USB_OTG_FS


104 
	`RCC_AHB1PhClockCmd

RCC_AHB1Ph_GPIOA
 , 
ENABLE
);

107 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_8
 |

108 
GPIO_P_11
 |

109 
GPIO_P_12
;

111 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

112 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

113 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

114 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

115 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

117 
	`GPIO_PAFCfig
(
GPIOA
,
GPIO_PSour8
,
GPIO_AF_OTG1_FS
) ;

118 
	`GPIO_PAFCfig
(
GPIOA
,
GPIO_PSour11
,
GPIO_AF_OTG1_FS
) ;

119 
	`GPIO_PAFCfig
(
GPIOA
,
GPIO_PSour12
,
GPIO_AF_OTG1_FS
) ;

122 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_9
;

123 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

124 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

125 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_OD
;

126 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

127 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

130 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_10
;

131 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_OD
;

132 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
 ;

133 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

134 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

135 
	`GPIO_PAFCfig
(
GPIOA
,
GPIO_PSour10
,
GPIO_AF_OTG1_FS
) ;

137 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

138 
	`RCC_AHB2PhClockCmd
(
RCC_AHB2Ph_OTG_FS
, 
ENABLE
) ;

141 #ifde
USE_ULPI_PHY


142 
	`RCC_AHB1PhClockCmd

RCC_AHB1Ph_GPIOA
 | 
RCC_AHB1Ph_GPIOB
 |

143 
RCC_AHB1Ph_GPIOC
 | 
RCC_AHB1Ph_GPIOH
 |

144 
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

147 
	`GPIO_PAFCfig
(
GPIOA
,
GPIO_PSour3
, 
GPIO_AF_OTG2_HS
) ;

148 
	`GPIO_PAFCfig
(
GPIOA
,
GPIO_PSour5
, 
GPIO_AF_OTG2_HS
) ;

149 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour0
, 
GPIO_AF_OTG2_HS
) ;

150 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour1
, 
GPIO_AF_OTG2_HS
) ;

151 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour5
, 
GPIO_AF_OTG2_HS
) ;

152 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour10
,
GPIO_AF_OTG2_HS
) ;

153 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour11
,
GPIO_AF_OTG2_HS
) ;

154 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour12
,
GPIO_AF_OTG2_HS
) ;

155 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour13
,
GPIO_AF_OTG2_HS
) ;

156 
	`GPIO_PAFCfig
(
GPIOH
,
GPIO_PSour4
, 
GPIO_AF_OTG2_HS
) ;

157 
	`GPIO_PAFCfig
(
GPIOI
,
GPIO_PSour11
,
GPIO_AF_OTG2_HS
) ;

158 
	`GPIO_PAFCfig
(
GPIOC
,
GPIO_PSour0
, 
GPIO_AF_OTG2_HS
) ;

161 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_5
 ;

162 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

163 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

164 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

167 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_3
 ;

168 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

169 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

170 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

171 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

172 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

177 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_0
 | 
GPIO_P_1
 |

178 
GPIO_P_5
 | 
GPIO_P_10
 |

179 
GPIO_P_11
| 
GPIO_P_12
 |

180 
GPIO_P_13
 ;

182 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

183 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

184 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

185 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;

186 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

190 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_0
 ;

191 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

192 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

193 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

196 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_4
;

197 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

198 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

199 
	`GPIO_In
(
GPIOH
, &
GPIO_InSuu
);

203 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_11
 ;

204 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

205 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

206 
	`GPIO_In
(
GPIOI
, &
GPIO_InSuu
);

209 
	`RCC_AHB1PhClockCmd

RCC_AHB1Ph_OTG_HS
 |

210 
RCC_AHB1Ph_OTG_HS_ULPI
, 
ENABLE
) ;

214 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
 , 
ENABLE
);

216 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_12
 |

217 
GPIO_P_14
 |

218 
GPIO_P_15
;

220 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

221 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

222 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

224 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour12
, 
GPIO_AF_OTG2_FS
) ;

225 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour14
,
GPIO_AF_OTG2_FS
) ;

226 
	`GPIO_PAFCfig
(
GPIOB
,
GPIO_PSour15
,
GPIO_AF_OTG2_FS
) ;

228 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_13
;

229 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

230 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_IN
;

231 
	`GPIO_In
(
GPIOB
, &
GPIO_InSuu
);

234 
	`RCC_AHB1PhClockLPModeCmd
(
RCC_AHB1Ph_OTG_HS_ULPI
, 
DISABLE
);

236 
	`RCC_AHB1PhClockCmd

RCC_AHB1Ph_OTG_HS
, 
ENABLE
) ;

241 
	}
}

248 
	$USB_OTG_BSP_EbIru
(
USB_OTG_CORE_HANDLE
 *
pdev
)

250 
NVIC_InTyDef
 
NVIC_InSuu
;

252 
	`NVIC_PriܙyGroupCfig
(
NVIC_PriܙyGroup_1
);

253 #ifde
USE_USB_OTG_HS


254 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_HS_IRQn
;

256 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_FS_IRQn
;

258 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

259 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 3;

260 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

261 
	`NVIC_In
(&
NVIC_InSuu
);

262 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


263 
	`NVIC_PriܙyGroupCfig
(
NVIC_PriܙyGroup_1
);

264 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_HS_EP1_OUT_IRQn
;

265 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

266 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 2;

267 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

268 
	`NVIC_In
(&
NVIC_InSuu
);

270 
	`NVIC_PriܙyGroupCfig
(
NVIC_PriܙyGroup_1
);

271 
NVIC_InSuu
.
NVIC_IRQChl
 = 
OTG_HS_EP1_IN_IRQn
;

272 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

273 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 1;

274 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

275 
	`NVIC_In
(&
NVIC_InSuu
);

277 
	}
}

284 
	$USB_OTG_BSP_uDay
 (cڡ 
ut32_t
 
uc
)

286 
ut32_t
 
cou
 = 0;

287 cڡ 
ut32_t
 
utime
 = (120 * 
uc
 / 7);

290 i++
cou
 > 
utime
 )

296 
	}
}

305 
	$USB_OTG_BSP_mDay
 (cڡ 
ut32_t
 
mc
)

307 
	`USB_OTG_BSP_uDay
(
mc
 * 1000);

308 
	}
}

	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\usb_conf.h

29 #ide
__USB_CONF__H__


30 
	#__USB_CONF__H__


	)

33 #i
defed
 (
USE_STM322xG_EVAL
)

34 
	~"m322xg_ev.h
"

35 
	~"m322xg_ev_lcd.h
"

37 #i
defed
(
USE_STM324xG_EVAL
)

38 
	~"m32f4xx.h
"

42 #i
defed
(
USE_STM324x9I_EVAL
)

43 
	~"m32f4xx.h
"

44 
	~"m324x9i_ev.h
"

45 
	~"m324x9i_ev_lcd.h
"

47 #i
defed
 (
USE_STM3210C_EVAL
)

48 
	~"m32f10x.h
"

49 
	~"m3210c_ev.h
"

50 
	~"m3210c_ev_lcd.h
"

81 #ide
USE_USB_OTG_FS


85 #ifde
USE_USB_OTG_FS


86 
	#USB_OTG_FS_CORE


	)

106 #ide
USE_USB_OTG_HS


110 #ide
USE_ULPI_PHY


114 #ide
USE_EMBEDDED_PHY


118 #ifde
USE_USB_OTG_HS


119 
	#USB_OTG_HS_CORE


	)

159 #ifde
USB_OTG_HS_CORE


160 
	#RX_FIFO_HS_SIZE
 512

	)

161 
	#TX0_FIFO_HS_SIZE
 64

	)

162 
	#TX1_FIFO_HS_SIZE
 372

	)

163 
	#TX2_FIFO_HS_SIZE
 64

	)

164 
	#TX3_FIFO_HS_SIZE
 0

	)

165 
	#TX4_FIFO_HS_SIZE
 0

	)

166 
	#TX5_FIFO_HS_SIZE
 0

	)

170 #ifde
USE_ULPI_PHY


171 
	#USB_OTG_ULPI_PHY_ENABLED


	)

173 #ifde
USE_EMBEDDED_PHY


174 
	#USB_OTG_EMBEDDED_PHY_ENABLED


	)

183 
	#USB_OTG_HS_DEDICATED_EP1_ENABLED


	)

187 #ifde
USB_OTG_FS_CORE


188 
	#RX_FIFO_FS_SIZE
 128

	)

189 
	#TX0_FIFO_FS_SIZE
 32

	)

190 
	#TX1_FIFO_FS_SIZE
 128

	)

191 
	#TX2_FIFO_FS_SIZE
 32

	)

192 
	#TX3_FIFO_FS_SIZE
 0

	)

199 #i
defed
(
USE_STM324x9I_EVAL
)

204 
	#VBUS_SENSING_ENABLED


	)

209 
	#USE_DEVICE_MODE


	)

212 #ide
USB_OTG_FS_CORE


213 #ide
USB_OTG_HS_CORE


218 #ide
USE_DEVICE_MODE


219 #ide
USE_HOST_MODE


224 #ide
USE_USB_OTG_HS


225 #ide
USE_USB_OTG_FS


229 #ide
USE_ULPI_PHY


230 #ide
USE_EMBEDDED_PHY


239 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


240 #i
defed
 (
__GNUC__
)

241 
	#__ALIGN_END
 
	`__ibu__
 ((
	`igd
 (4)))

	)

242 
	#__ALIGN_BEGIN


	)

244 
	#__ALIGN_END


	)

245 #i
defed
 (
__CC_ARM
)

246 
	#__ALIGN_BEGIN
 
	`__ign
(4)

	)

247 #i
defed
 (
__ICCARM__
)

248 
	#__ALIGN_BEGIN


	)

249 #i
defed
 (
__TASKING__
)

250 
	#__ALIGN_BEGIN
 
	`__ign
(4)

	)

254 
	#__ALIGN_BEGIN


	)

255 
	#__ALIGN_END


	)

259 #i
defed
 (
__CC_ARM
)

260 
	#__cked
 
__cked


	)

261 #i
defed
 (
__ICCARM__
)

262 
	#__cked
 
__cked


	)

263 #i
defed
 ( 
__GNUC__
 )

264 
	#__cked
 
	`__ibu__
 ((
__cked__
))

	)

265 #i
defed
 (
__TASKING__
)

266 
	#__cked
 
__uligd


	)

	@C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\usbd_usr.c

29 
	~"usbd_u.h
"

68 
USBD_U_cb_TyDef
 
	gUSR_cb
 =

70 
USBD_USR_In
,

71 
USBD_USR_DeviRet
,

72 
USBD_USR_DeviCfigud
,

73 
USBD_USR_DeviSuded
,

74 
USBD_USR_DeviResumed
,

77 
USBD_USR_DeviCed
,

78 
USBD_USR_DeviDisced
,

113 
	$USBD_USR_In
()

122 #i
	`defed
 (
USE_STM322xG_EVAL
)

124 #i
	`defed
(
USE_STM324xG_EVAL
)

127 #i
	`defed
(
USE_STM324x9I_EVAL
)

140 #i
	`defed
 (
USE_STM3210C_EVAL
)

148 #ifde
USE_USB_OTG_HS


155 
	}
}

163 
	$USBD_USR_DeviRet
(
ut8_t
 
d
 )

177 
	}
}

186 
	$USBD_USR_DeviCfigud
 ()

189 
	}
}

197 
	$USBD_USR_DeviSuded
()

201 
	}
}

210 
	$USBD_USR_DeviResumed
()

214 
	}
}

223 
	$USBD_USR_DeviCed
 ()

226 
	}
}

235 
	$USBD_USR_DeviDisced
 ()

238 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\ADC.c

1 
	~"ADC.h
"

3 
	$ADC_Cfiguti
()

5 
ADC_CommInTyDef
 
ADC_CommInSuu
;

6 
ADC_InTyDef
 
ADC_InSuu
;

9 
ADC_CommInSuu
.
ADC_Mode
 = 
ADC_Mode_Inddt
;

10 
ADC_CommInSuu
.
ADC_Psr
 = 
ADC_Psr_Div2
;

11 
ADC_CommInSuu
.
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

12 
ADC_CommInSuu
.
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

13 
	`ADC_CommIn
(&
ADC_CommInSuu
);

15 
ADC_InSuu
.
ADC_Resuti
 = 
ADC_Resuti_12b
;

16 
ADC_InSuu
.
ADC_SnCvMode
 = 
ENABLE
;

17 
ADC_InSuu
.
ADC_CtuousCvMode
 = 
ENABLE
;

18 
ADC_InSuu
.
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

19 
ADC_InSuu
.
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T2_TRGO
;

20 
ADC_InSuu
.
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

21 
ADC_InSuu
.
ADC_NbrOfCvsi
 = 2;

22 
	`ADC_In
(
ADC1
, &
ADC_InSuu
);

26 
	`ADC_RegurChlCfig
(
ADC1
,
ADC_Chl_10
,1,
ADC_SameTime_480Cyes
);

30 
	`ADC_DMARequeALaTnsrCmd
(
ADC1
, 
ENABLE
);

34 
	`ADC_DMACmd
(
ADC1
, 
ENABLE
);

37 
	`ADC_Cmd
(
ADC1
, 
ENABLE
);

38 
	`ADC_SoweSCv
(
ADC1
);

39 
	}
}

41 
	$ADC_Cfiguti_w
(){

42 
	`ADC_DeIn
();

43 
ADC_InTyDef
 
ADC_InSuu
;

44 
ADC_CommInTyDef
 
ADC_CommInSuu
;

45 
ADC_InSuu
.
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

46 
ADC_InSuu
.
ADC_Resuti
 = 
ADC_Resuti_12b
;

47 
ADC_InSuu
.
ADC_CtuousCvMode
 = 
ENABLE
;

48 
ADC_InSuu
.
ADC_ExTrigCv
 = 
ADC_ExTrigCvEdge_Ne
;

49 
ADC_InSuu
.
ADC_NbrOfCvsi
 = 2;

50 
ADC_InSuu
.
ADC_SnCvMode
 = 
ENABLE
;

51 
	`ADC_In
(
ADC1
,&
ADC_InSuu
);

53 
ADC_CommInSuu
.
ADC_Mode
 = 
ADC_Mode_Inddt
;

54 
ADC_CommInSuu
.
ADC_Psr
 = 
ADC_Psr_Div2
;

55 
ADC_CommInSuu
.
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

56 
ADC_CommInSuu
.
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

57 
	`ADC_CommIn
(&
ADC_CommInSuu
);

59 
	`ADC_RegurChlCfig
(
ADC1
,
ADC_Chl_12
,2,
ADC_SameTime_480Cyes
);

60 
	`ADC_RegurChlCfig
(
ADC1
,
ADC_Chl_11
,1,
ADC_SameTime_480Cyes
);

62 
	`ADC_DMARequeALaTnsrCmd
(
ADC1
, 
ENABLE
);

64 
	`ADC_DMACmd
(
ADC1
, 
ENABLE
);

66 
	`ADC_Cmd
(
ADC1
, 
ENABLE
);

68 
	`ADC_SoweSCv
(
ADC1
);

70 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Board.c

1 
	~"Brd.h
"

2 
	~"m32f4xx.h
"

3 
	~"Ps.h
"

4 
	~"i2c.h
"

5 
	~"Irus.h
"

6 
	~"u.h
"

7 
	~"tim.h
"

8 
	~"adc.h
"

9 
	~"Regut.h
"

10 
	~"Muts.h
"

11 
	~"Dymix_cڌ.h
"

12 
ut16_t
 
	gadcDa
[10];

13 
ut8_t
 
	gpTy
[10];

14 
ut8_t
 
	gextiTy
[10];

15 
ut16_t
 
	gextiFg
;

17 
ut32_t
 * 
	gPWM_CCR
[10] ={
BTN1_CCR
,
BTN2_CCR
,
BTN3_CCR
,
BTN4_CCR
,
BTN5_CCR
,

18 
BTN6_CCR
,
BTN7_CCR
,
BTN8_CCR
,
BTN9_CCR
,
BTN10_CCR
};

19 
ut32_t
 
	gPWM_DIR
[10] ={
BTN1_DIR_PIN
,
BTN2_DIR_PIN
,

20 
BTN3_DIR_PIN
,
BTN4_DIR_PIN
,

21 
BTN5_DIR_PIN
,
BTN6_DIR_PIN
,

22 
BTN7_DIR_PIN
,
BTN8_DIR_PIN
,

23 
BTN9_DIR_PIN
,
BTN10_DIR_PIN
};

24 
ut32_t
 
	gGENERAL_PIN
[10] ={
GENERAL_PIN_0
,
GENERAL_PIN_1
,

25 
GENERAL_PIN_2
,
GENERAL_PIN_3
,

26 
GENERAL_PIN_4
,
GENERAL_PIN_5
,

27 
GENERAL_PIN_6
,
GENERAL_PIN_7
,

28 
GENERAL_PIN_8
,
GENERAL_PIN_9
};

29 
ut32_t
 
	gEXTI_PIN
[10] ={
EXTI1_PIN
,
EXTI2_PIN
,

30 
EXTI3_PIN
,
EXTI4_PIN
,

31 
EXTI5_PIN
,
EXTI6_PIN
,

32 
EXTI7_PIN
,
EXTI8_PIN
,

33 
EXTI9_PIN
,
EXTI10_PIN
};

34 
ut32_t
 
	gV12_PIN
[6] ={
PIN5_12V
,
PIN6_12V
,

35 
PIN3_12V
,
PIN4_12V
,

36 
PIN5_12V
,
PIN6_12V
};

42 
	$tVޏge
(
ch
, 
duty
)

43 { 
duty
 =duty*-1;

44 i(
ch
 == 255)

46 i(
duty
>1 )duty = 1;

47 i(
duty
<-1 )duty = -1;

48 i(
duty
 < 0)

50 *
PWM_CCR
[
ch
] = (
t32_t
)(
MAX_PWM
 + (
duty
 * MAX_PWM));

51 
	`t_p
(
PWM_DIR
[
ch
]);

55 *
PWM_CCR
[
ch
] = (
t32_t
(
duty
 * 
MAX_PWM
);

56 
	`t_p
(
PWM_DIR
[
ch
]);

59 
	}
}

61 
	$tPWM
(
ch
, 
duty
)

63 i(
duty
 > 1 ) duty = 1;

64 i(
duty
 < 0 ) duty = 0;

65 *
PWM_CCR
[
ch
] = (
t32_t
)((
duty
 * 
MAX_PWM
));

67 
	}
}

72 
	$add_ext_u
(
p
, 
edge
)

74 
SYSCFG
->
EXTICR
 [((
p
)&0xF) >> 0x02] |= (pin>>4) << ((((pin)&0xF) % 4) << 0x02);

75 
EXTI
->
IMR
 |(1<<((
p
)&0xF));

77 
edge
)

79 
EXTI_FALLING_EDGE
:

81 
EXTI
->
FTSR
 |(1<<((
p
)&0xF));

82 
EXTI
->
RTSR
 &~(1<<((
p
)&0xF));

86 
EXTI_RISING_EDGE
:

88 
EXTI
->
FTSR
 &~(1<<((
p
)&0xF));

89 
EXTI
->
RTSR
 |(1<<((
p
)&0xF));

93 
EXTI_BOTH_EDGES
:

95 
EXTI
->
RTSR
 |(1<<((
p
)&0xF));

96 
EXTI
->
FTSR
 |(1<<((
p
)&0xF));

100 
	}
}

101 
	$r_ext_u
(
p
)

103 
SYSCFG
->
EXTICR
 [((
p
)&0xF) >> 0x02] &= ~((pin>>4) << ((((pin)&0xF) % 4) << 0x02));

104 
EXTI
->
IMR
 &~(1<<((
p
)&0xF));

106 
	}
}

110 
	$A
()

113 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

114 
PWR
->
CR
|=
PWR_CR_DBP
;

115 
	`__dib_q
();

117 
	`Reguts
();

122 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_CRC
, 
ENABLE
);

123 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

124 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

125 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

126 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

127 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

129 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

130 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

131 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

132 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

133 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

134 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

135 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

136 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

137 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

138 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

139 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

140 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

141 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

144 
	`RCC_APB1PhClockCmd
(
RCC_APB2Ph_USART1
,
ENABLE
);

145 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USART3
,
ENABLE
);

147 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_DMA1
, 
ENABLE
);

148 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_DMA2
, 
ENABLE
);

150 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SYSCFG
,
ENABLE
);

154 
	`cf_p
(
BTN1_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

155 
	`cf_p
(
BTN2_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

156 
	`cf_p
(
BTN3_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

157 
	`cf_p
(
BTN4_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

158 
	`cf_p
(
BTN5_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

159 
	`cf_p
(
BTN6_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

160 
	`cf_p
(
BTN7_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

161 
	`cf_p
(
BTN8_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

162 
	`cf_p
(
BTN9_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

163 
	`cf_p
(
BTN10_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

164 
	`cf_p
(
PWM_INHIBIT
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

169 
	`cf_p
(
PIN1_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

170 
	`cf_p
(
PIN2_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

171 
	`cf_p
(
PIN3_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

172 
	`cf_p
(
PIN4_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

173 
	`cf_p
(
PIN5_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

174 
	`cf_p
(
PIN6_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

179 
	`cf_p
(
BTN1_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

180 
	`cf_af
(
BTN1_PWM_PIN
, 
AF2
);

181 
	`cf_p
(
BTN2_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

182 
	`cf_af
(
BTN2_PWM_PIN
, 
AF2
);

183 
	`cf_p
(
BTN3_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

184 
	`cf_af
(
BTN3_PWM_PIN
, 
AF2
);

185 
	`cf_p
(
BTN4_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

186 
	`cf_af
(
BTN4_PWM_PIN
, 
AF2
);

187 
	`cf_p
(
BTN5_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

188 
	`cf_af
(
BTN5_PWM_PIN
, 
AF3
);

189 
	`cf_p
(
BTN6_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

190 
	`cf_af
(
BTN6_PWM_PIN
, 
AF3
);

191 
	`cf_p
(
BTN7_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

192 
	`cf_af
(
BTN7_PWM_PIN
, 
AF3
);

193 
	`cf_p
(
BTN8_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

194 
	`cf_af
(
BTN8_PWM_PIN
, 
AF3
);

195 
	`cf_p
(
BTN9_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

196 
	`cf_af
(
BTN9_PWM_PIN
, 
AF9
);

197 
	`cf_p
(
BTN10_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

198 
	`cf_af
(
BTN10_PWM_PIN
, 
AF9
);

201 
	`timPWMCfigu
(
TIM4
, 5, 
MAX_PWM
, 1, 1, 1, 1);

202 
	`timPWMCfigu
(
TIM11
, 2*1667, 
MAX_PWM
, 1, 0, 0, 0);

203 
	`timPWMCfigu
(
TIM10
, 14, 
MAX_PWM
, 1, 0, 0, 0);

204 
	`timPWMCfigu
(
TIM9
, 14, 
MAX_PWM
, 1, 1, 0, 0);

205 
	`timPWMCfigu
(
TIM12
, 7, 
MAX_PWM
, 1, 1, 0, 0);

209 
	`timPIDCfigu
(
TIM6
, 13107, 64);

210 
	`NVIC_EbIRQ
(
TIM6_DAC_IRQn
);

214 
	`timPIDCfigu
(
TIM7
, 10, 255);

215 
	`NVIC_EbIRQ
(
TIM7_IRQn
);

220 
	`timPIDCfigu
(
TIM13
, 8400, 1000);

221 
	`NVIC_EbIRQ
(
TIM8_UP_TIM13_IRQn
);

226 
	`cf_p
(
ENCODER1A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

227 
	`cf_af
(
ENCODER1A_PIN
, 
AF3
);

228 
	`cf_p
(
ENCODER1B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

229 
	`cf_af
(
ENCODER1B_PIN
, 
AF3
);

231 
	`cf_p
(
ENCODER2A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

232 
	`cf_af
(
ENCODER2A_PIN
, 
AF1
);

233 
	`cf_p
(
ENCODER2B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

234 
	`cf_af
(
ENCODER2B_PIN
, 
AF1
);

236 
	`cf_p
(
ENCODER3A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

237 
	`cf_af
(
ENCODER3A_PIN
, 
AF2
);

238 
	`cf_p
(
ENCODER3B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

239 
	`cf_af
(
ENCODER3B_PIN
, 
AF2
);

241 
	`cf_p
(
ENCODER4A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

242 
	`cf_af
(
ENCODER4A_PIN
, 
AF1
);

243 
	`cf_p
(
ENCODER4B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

244 
	`cf_af
(
ENCODER4B_PIN
, 
AF1
);

246 
	`timEncodCfigu
(
TIM8
);

247 
	`timEncodCfigu
(
TIM1
);

248 
	`timEncodCfigu
(
TIM3
);

249 
	`timEncodCfigu
(
TIM2
);

253 
	`cf_p
(
RX3_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

254 
	`cf_af
(
RX3_PIN
, 
AF7
);

255 
	`cf_p
(
TX3_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

256 
	`cf_af
(
TX3_PIN
, 
AF7
);

259 
USART3
->
CR3
 |
USART_CR3_DMAT
;

265 
	`cf_p
(
GENERAL_PIN_0
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_DOWN
);

266 
	`cf_p
(
GENERAL_PIN_1
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

267 
	`cf_p
(
GENERAL_PIN_2
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

268 
	`cf_p
(
GENERAL_PIN_3
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

269 
	`cf_p
(
GENERAL_PIN_4
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

270 
	`cf_p
(
GENERAL_PIN_5
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

271 
	`cf_p
(
GENERAL_PIN_6
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

272 
	`cf_p
(
GENERAL_PIN_7
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

273 
	`cf_p
(
GENERAL_PIN_8
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

274 
	`cf_p
(
GENERAL_PIN_9
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

275 
	`adcCfig
();

279 
	`cf_p
(
EXTI1_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

280 
	`cf_p
(
EXTI2_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

281 
	`cf_p
(
EXTI3_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

282 
	`cf_p
(
EXTI4_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

283 
	`cf_p
(
EXTI5_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

284 
	`cf_p
(
EXTI6_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

285 
	`cf_p
(
EXTI7_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

286 
	`cf_p
(
EXTI8_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

287 
	`cf_p
(
EXTI9_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

288 
	`cf_p
(
EXTI10_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

290 
	`add_ext_u
(
EXTI1_PIN
, 
EXTI_BOTH_EDGES
);

291 
	`add_ext_u
(
EXTI2_PIN
, 
EXTI_BOTH_EDGES
);

292 
	`add_ext_u
(
EXTI3_PIN
, 
EXTI_BOTH_EDGES
);

293 
	`add_ext_u
(
EXTI4_PIN
, 
EXTI_BOTH_EDGES
);

294 
	`add_ext_u
(
EXTI5_PIN
, 
EXTI_BOTH_EDGES
);

295 
	`add_ext_u
(
EXTI6_PIN
, 
EXTI_BOTH_EDGES
);

296 
	`add_ext_u
(
EXTI7_PIN
, 
EXTI_BOTH_EDGES
);

297 
	`add_ext_u
(
EXTI8_PIN
, 
EXTI_BOTH_EDGES
);

298 
	`add_ext_u
(
EXTI9_PIN
, 
EXTI_BOTH_EDGES
);

299 
	`add_ext_u
(
EXTI10_PIN
, 
EXTI_BOTH_EDGES
);

317 
	`__ab_q
();

318 
	`CloFishgMut
();

319 
	`tVޏge
(()
CH_FISHIN_GSERVO
 - 1, (-
DUTY_FISH_UNCATCH
);

320 
	`soDay
(9000000);

321 
	`tVޏge
(()
CH_FISHIN_GSERVO
 - 1, (-
DUTY_FISH_UNCATCH
-0.005);

322 
	`tSvoTque
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
) 850);

323 
	`o_ashl_dos
();

325 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Board.h

1 #ide
_BOARD_INCLUDED_


2 
	#_BOARD_INCLUDED_


	)

4 
	~"dt.h
"

6 
tVޏge
(
ch
, 
duty
);

8 
ut32_t
 * 
PWM_CCR
[10];

9 
ut32_t
 
PWM_DIR
[10];

10 
ut32_t
 
GENERAL_PIN
[10];

11 
ut32_t
 
EXTI_PIN
[10];

12 
ut32_t
 
V12_PIN
[6];

14 
ut16_t
 
adcDa
[10];

15 
ut8_t
 
pTy
[10];

16 
ut8_t
 
extiTy
[10];

17 
ut16_t
 
extiFg
;

19 
A
();

20 
r_ext_u
(
p
);

21 
add_ext_u
(
p
, 
edge
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\DMA.c

1 
	~"DMA.h
"

4 
	#BUFFERSIZE
 2

5 

	)

6 
__IO
 
ut16_t
 
	gADCCvdVues
[
BUFFERSIZE
];

8 
	$DMA_Cfiguti
()

10 
DMA_InTyDef
 
DMA_InSuu
;

12 
DMA_InSuu
.
DMA_Chl
 = 
DMA_Chl_0
;

13 
DMA_InSuu
.
DMA_Memy0BaAddr
 = (
ut32_t
)&
ADCCvdVues
[0];

14 
DMA_InSuu
.
DMA_PhBaAddr
 = (
ut32_t
)&
ADC1
->
DR
;

15 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

16 
DMA_InSuu
.
DMA_BufrSize
 = 
BUFFERSIZE
;

17 
DMA_InSuu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

18 
DMA_InSuu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

19 
DMA_InSuu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_HfWd
;

20 
DMA_InSuu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_HfWd
;

21 
DMA_InSuu
.
DMA_Mode
 = 
DMA_Mode_Ccur
;

22 
DMA_InSuu
.
DMA_Priܙy
 = 
DMA_Priܙy_High
;

23 
DMA_InSuu
.
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

24 
DMA_InSuu
.
DMA_FIFOThshd
 = 
DMA_FIFOThshd_HfFu
;

25 
DMA_InSuu
.
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

26 
DMA_InSuu
.
DMA_PhBur
 = 
DMA_PhBur_Sg
;

27 
	`DMA_In
(
DMA2_Sm4
, &
DMA_InSuu
);

30 
	`DMA_ITCfig
(
DMA2_Sm0
, 
DMA_IT_TC
 | 
DMA_IT_HT
, 
ENABLE
);

33 
	`DMA_Cmd
(
DMA2_Sm0
, 
ENABLE
);

34 
	}
}

36 
	$DMA_Cfiguti_w
()

38 
DMA_InTyDef
 
DMA_InSuu
;

39 
	`DMA_DeIn
(
DMA2_Sm4
);

40 
DMA_InSuu
.
DMA_Chl
 = 
DMA_Chl_0
;

41 
DMA_InSuu
.
DMA_PhBaAddr
 = (
ut32_t
)&
ADC1
->
DR
;

42 
DMA_InSuu
.
DMA_Memy0BaAddr
 = (
ut32_t
)&
ADCCvdVues
[0];

43 
DMA_InSuu
.
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

44 
DMA_InSuu
.
DMA_BufrSize
 = 2;

45 
DMA_InSuu
.
DMA_PhInc
 = 
DMA_PhInc_Dib
;

46 
DMA_InSuu
.
DMA_MemyInc
 = 
DMA_MemyInc_Eb
;

47 
DMA_InSuu
.
DMA_PhDaSize
 = 
DMA_PhDaSize_HfWd
;

48 
DMA_InSuu
.
DMA_MemyDaSize
 = 
DMA_MemyDaSize_HfWd
;

49 
DMA_InSuu
.
DMA_Mode
 = 
DMA_Mode_Ccur
;

50 
DMA_InSuu
.
DMA_Priܙy
 = 
DMA_Priܙy_High
;

51 
DMA_InSuu
.
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

52 
DMA_InSuu
.
DMA_FIFOThshd
 = 
DMA_FIFOThshd_HfFu
;

53 
DMA_InSuu
.
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

54 
DMA_InSuu
.
DMA_PhBur
 = 
DMA_PhBur_Sg
;

55 
	`DMA_In
(
DMA2_Sm4
, &
DMA_InSuu
);

56 
	`DMA_Cmd
(
DMA2_Sm4
, 
ENABLE
);

57 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\DMA.h

3 #ide
DMA1_H


4 
	#DMA1_H


	)

6 
	~"m32f4xx.h
"

8 
	#BUFFERSIZE
 2

9 
__IO
 
ut16_t
 
ADCCvdVues
[
BUFFERSIZE
];

	)

11 
DMA_Cfiguti
();

12 
DMA_Cfiguti_w
();

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Interrupts.c

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Interrupts.c.save

1 
	~"Irus.h
"

3 
	~"gpio.h
"

4 
	~"Regut.h
"

5 
	~"Ph.h
"

6 
	~"Ps.h
"

7 
	~<mh.h
>

8 
	~"u.h
"

9 
	~"rob.h
"

11 
	gdexSeds
 = 0, 
	gdexDis
 = 0;

12 
	gaFg
, 
	gmovFg
, 
	gdFg
;

14 
t16_t
 
	gt_t
=0;

21 
	$TIM2_IRQHdr
()

24 
	}
}

26 
	$TIM6_DAC_IRQHdr
()

32 
TIM6
->
SR
 = 0;

33 
	`NVIC_DibIRQ
(
TIM8_UP_TIM13_IRQn
);

34 
	`GDaFReguts
();

35 
	`NVIC_EbIRQ
(
TIM8_UP_TIM13_IRQn
);

36 
	`pidLowLev
();

38 
	}
}

41 
	$TIM7_IRQHdr
()

45 
TIM7
->
SR
 = 0;

50 
	}
}

54 
	$TIM8_UP_TIM13_IRQHdr
()

58 
TIM13
->
SR
 = 0;

59 
	`NVIC_DibIRQ
(
TIM6_DAC_IRQn
);

63 i((
	`bs
(bs(
curPh
.
ngthT
- fabs(curPh.
Cod_lol_ack
[0])) < 0.02) &&

64 (
	`bs
((
curPh
.
phiZad
)-(
robCod
[2])) < 0.02))

66 
aFg
 = 1;

68 
aFg
 = 0;

69 i(!
movFg
)

70 i(
pots
[0].
movTask

movFg
=(points[0].movTask)(); movFlag =1;

71 i(
aFg
&&
movFg
&&(!
dFg
))

72 i(
pots
[0].
dTask

dFg
 = (((*)())ots[0].dTask))ots[0].
dTaskP1
); endFlag =1;

73 i(
aFg
 && 
movFg
 && 
dFg
)

75 i(
ϡPot
 > 0)

77 
tٮPotCome
++;

78 
	`CePh
(&
pots
[1], &pots[0], &
curPh
);

80 
	`movePot
(&
pots
[0],&
ϡPot
);

81 
dFg
=0;

82 
movFg
=0;

83 
aFg
=0;

89 i(
curS
.
ackEn
)

91 
	`TckRegut
(&
robCod
[0],&
robSed
[0], (&
curPh
),&
vTgGlob
[0]);

94 i(
curS
.
frg

	`SedFi
(&
vTgGlob
[0]);

95 i(
curS
.
kemEn

	`FuniڮRegut
(&
vTgGlob
[0], &
robCodTg
[0], &robCodTg[0], &
gutOut
[0]);

98 
	`NVIC_EbIRQ
(
TIM6_DAC_IRQn
);

100 
	}
}

110 
	$EXTI0_IRQHdr
()

112 
EXTI
->
PR
=0x1;

113 
mp
 = 2;

114 i
	`p_v
(
EXTI2_PIN

mp
 |=0x80;

115 
	`ndAnsw
(0x1E,&
mp
, 1);

116 
	}
}

119 
	$EXTI1_IRQHdr
()

121 
EXTI
->
PR
=0x2;

122 
mp
 = 5;

123 i
	`p_v
(
EXTI5_PIN

mp
 |=0x80;

124 
	`ndAnsw
(0x1E,&
mp
, 1);

125 
	}
}

128 
	$EXTI2_IRQHdr
()

130 
EXTI
->
PR
=0x4;

131 
mp
 = 4;

132 i
	`p_v
(
EXTI4_PIN

mp
 |=0x80;

133 
	`ndAnsw
(0x1E,&
mp
, 1);

134 
	}
}

137 
	$EXTI3_IRQHdr
()

139 
EXTI
->
PR
=0x8;

140 
mp
 = 6;

141 i
	`p_v
(
EXTI6_PIN

mp
 |=0x80;

142 
	`ndAnsw
(0x1E,&
mp
, 1);

144 
	}
}

147 
	$EXTI4_IRQHdr
()

149 
EXTI
->
PR
=0x10;

150 
mp
 = 9;

151 i
	`p_v
(
EXTI9_PIN

mp
 |=0x80;

152 
	`ndAnsw
(0x1E,&
mp
, 1);

154 
	}
}

158 
	$EXTI9_5_IRQHdr
()

160 i(
EXTI
->
PR
&(1<<6))

162 
EXTI
->
PR
=(1<<6);

163 
mp
 = 7;

164 i
	`p_v
(
EXTI7_PIN

mp
 |=0x80;

165 
	`ndAnsw
(0x1E,&
mp
, 1);

167 i(
EXTI
->
PR
&(1<<7))

169 
EXTI
->
PR
=(1<<7);

170 
mp
 = 8;

171 i
	`p_v
(
EXTI8_PIN

mp
 |=0x80;

172 
	`ndAnsw
(0x1E,&
mp
, 1);

175 
	}
}

181 
	$EXTI15_10_IRQHdr
()

183 i(
EXTI
->
PR
&(1<<12))

185 
EXTI
->
PR
=(1<<12);

186 
mp
 = 3;

187 i
	`p_v
(
EXTI3_PIN

mp
 |=0x80;

188 
	`ndAnsw
(0x1E,&
mp
, 1);

190 i(
EXTI
->
PR
&(1<<13))

192 
EXTI
->
PR
=(1<<13);

193 
mp
 = 10;

194 i
	`p_v
(
EXTI10_PIN

mp
 |=0x80;

195 
	`ndAnsw
(0x1E,&
mp
, 1);

197 i(
EXTI
->
PR
&(1<<15))

199 
t_t
++;

200 
EXTI
->
PR
=(1<<15);

201 
mp
 = 1;

202 i
	`p_v
(
EXTI1_PIN

mp
 |=0x80;

203 
	`ndAnsw
(0x1E,&
mp
, 1);

206 
	}
}

211 
	$day
(
__IO
 
ut32_t
 
nCou
)

213 ; 
nCou
 != 0;Count--);

214 
	}
}

220 
	$DMA2_Sm0_IRQHdr
()

222 
DMA2
->
LIFCR
 |
DMA_LIFCR_CTCIF0
;

224 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Interrupts.h

1 #ide
_INTERRUPTS_INCLUDED_


2 
	#_INTERRUPTS_INCLUDED_


	)

4 
	~"m32f4xx.h
"

6 
	#EXTI_FALLING_EDGE
 0

	)

7 
	#EXTI_RISING_EDGE
 1

	)

8 
	#EXTI_BOTH_EDGES
 2

	)

10 
USART3_IRQHdr
();

11 
EXTI1_IRQHdr
();

12 
EXTI2_IRQHdr
();

13 
EXTI3_IRQHdr
();

14 
EXTI4_IRQHdr
();

15 
EXTI15_10_IRQHdr
();

16 
EXTI9_5_IRQHdr
();

17 
EXTI0_IRQHdr
();

18 
add_ext_u
(
p
, 
edge
);

19 
USB_OTG_BSP_TimIRQ
 ();

20 
aFg
;

21 
day
(
__IO
 
ut32_t
 
nCou
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\PID.c

1 
	~"PID.h
"

4 
rob١e
 
	gga
 ={.
pidab
 = 1, .
	gkab
 = 1, .
	gd
 = {0,0}, .
	g
 = {0,0,0} , .
	gsk
={0,0,0}, .
	gwhl
 ={0,0,0,0,0} , .
	grightwhl
 = {0,0,0,0,0} ,.
	gady
=1};

7 
	$pidCc1
(
PidSu
 *
pid_cڌ
)

9 
r
, 
dif_r
;

10 
r
 = 
pid_cڌ
->
rg
 -id_cڌ->
cut
;

11 
dif_r
 = 
r
 - 
pid_cڌ
->
ev_r
;

12 
pid_cڌ
->
ev_r
 = 
r
;

13 
pid_cڌ
->
sum_r
 +
r
;

15 i(
pid_cڌ
->
sum_r
 >id_cڌ->
max_sum_r
)

16 
pid_cڌ
->
sum_r
 =id_cڌ->
max_sum_r
;

17 i(
pid_cڌ
->
sum_r
 < -pid_cڌ->
max_sum_r
)

18 
pid_cڌ
->
sum_r
 = -pid_cڌ->
max_sum_r
;

20 i(
pid_cڌ
->
pid_
)

22 
pid_cڌ
->
ouut
 = (()id_cڌ->
p_k
 * 
r
)+id_cڌ->
i_k
 *id_cڌ->
sum_r
)+

23 (
pid_cڌ
->
d_k
 * 
dif_r
));

26 i(
pid_cڌ
->
ouut
 >id_cڌ->
max_ouut
)

27 
pid_cڌ
->
ouut
 =id_cڌ->
max_ouut
;

28 i(
pid_cڌ
->
ouut
 < -pid_cڌ->
max_ouut
)

29 
pid_cڌ
->
ouut
 = -pid_cڌ->
max_ouut
;

31 i(
pid_cڌ
->
ouut
 <id_cڌ->
m_ouut
 &&id_control->output > -pid_control->min_output)

32 
pid_cڌ
->
ouut
 = 0;

34 i((
pid_cڌ
->
ouut
 <pid_cڌ->
pid_ouut_d
) &&(

35 
pid_cڌ
->
ouut
 >-pid_cڌ->
pid_ouut_d
) &&(

36 
r
 <
pid_cڌ
->
pid_r_d
) && (error >= -pid_control->pid_error_end))

37 
pid_cڌ
->
pid_fish
 = 1;

39 
pid_cڌ
->
pid_fish
 = 0;

43 
pid_cڌ
->
ouut
 = 0;

44 
pid_cڌ
->
pid_fish
 = 0;

46 
pid_cڌ
->
ouut
 =id_control->output ;

47 
	}
}

49 
	$pidLowLev1
()

52 
i
;

53 
i
 =0; i < 2; i++)

55 
whlsPidSu
[
i
].
rg
 = 
gutOut
[i];

56 
whlsPidSu
[1].
cut
 = 
ga
.
rightwhl
.
d
;

57 
whlsPidSu
[0].
cut
 = 
ga
.
whl
.
d
;

59 i(
ga
.
pidab
 ==1 ){

60 
	`pidCc1
(&
whlsPidSu
[
i
]);

61 i(
i
==1{
ga
.
rightwhl
.
dtocu
 = -
whlsPidSu
[1].
ouut
;}

62 i(
i
==0{
ga
.
whl
.
dtocu
 = -
whlsPidSu
[0].
ouut
;}

66 
	}
}

68 
	$Reguts1
(){

69 
i
 = 0;

70 
i
 = 0; i<=2; i++)

72 
whlsPidSu
[
i
].
p_k
 = 1500.00;

73 
whlsPidSu
[
i
].
i_k
 = 1.05;

74 
whlsPidSu
[
i
].
d_k
 = 1;

75 
whlsPidSu
[
i
].
pid_
 = 1;

76 
whlsPidSu
[
i
].
pid_r_d
 = 3;

77 
whlsPidSu
[
i
].
pid_ouut_d
 = 1000;

78 
whlsPidSu
[
i
].
max_sum_r
 =300.0;

79 
whlsPidSu
[
i
].
max_ouut
 = 500;

80 
whlsPidSu
[
i
].
m_ouut
 = 0.01;

82 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\PID.h

1 #ide
PID_H


2 
	#PID_H


	)

4 
	~"m32f4xx.h
"

5 
	ggutOut
[2];

6 
	gmSed
[2];

9 
	md
;

10 
	md
;

11 
	mdi
;

12 
	mdtocu
;

13 
	msk
;

14 } 
	twhl
;

17 
	mpidab
;

18 
	mkab
;

19 
	md
[2];

20 
whl
 
	mwhl
;

21 
whl
 
	mrightwhl
;

22 
	m
[3];

23 
	msk
[3];

24 
	mady
;

25 } 
	trob١e
;

28 
	ms
;

29 
	md
;

30 
	mdi
;

31 } 
	tcodSu
;

34 
	mwhumb
;

35 
codSu
 
	mcod
;

36 } 
	twhlSu
;

43 
	mp_k
;

44 
	mi_k
;

45 
	md_k
;

46 
	mrg
;

47 
	mcut
;

48 
	mev_r
;

49 
	msum_r
;

50 
	mmax_sum_r
;

51 
	mmax_ouut
;

52 
	mm_ouut
;

53 
	mcut_ouut
;

54 
	mouut
;

55 
	mpid_
;

56 
	mpid_fish
;

57 
	mr_d
;

58 
	mpid_r_d
;

59 
	mpid_ouut_d
;

60 } 
	tPidSu
;

62 
PidSu
 
	gwhlsPidSu
[2];

64 
Reguts1
();

65 
pidLowLev1
();

66 
pidCc1
(
PidSu
 *
pid_cڌ
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Pins.h

1 #ide
_PINS_INCLUDED_


2 
	#_PINS_INCLUDED_


	)

4 
	~"gpio.h
"

9 
	#MAX_PWM
 1000.0

	)

11 
	#BTN1_PWM_PIN
 
	`p_id
(
PORTD
,12)

12 
	#BTN2_PWM_PIN
 
	`p_id
(
PORTD
,13)

13 
	#BTN3_PWM_PIN
 
	`p_id
(
PORTD
,14)

14 
	#BTN4_PWM_PIN
 
	`p_id
(
PORTD
,15)

15 
	#BTN5_PWM_PIN
 
	`p_id
(
PORTB
,9)

16 
	#BTN6_PWM_PIN
 
	`p_id
(
PORTB
,8)

17 
	#BTN7_PWM_PIN
 
	`p_id
(
PORTE
,6)

18 
	#BTN8_PWM_PIN
 
	`p_id
(
PORTE
,5)

19 
	#BTN9_PWM_PIN
 
	`p_id
(
PORTB
,14)

20 
	#BTN10_PWM_PIN
 
	`p_id
(
PORTB
,15)

21 

	)

22 
	#BTN1_CCR
 ((
ut32_t
 *)&(
TIM4
->
CCR1
))

	)

23 
	#BTN2_CCR
 ((
ut32_t
 *)&(
TIM4
->
CCR2
))

	)

24 
	#BTN3_CCR
 ((
ut32_t
 *)&(
TIM4
->
CCR3
))

	)

25 
	#BTN4_CCR
 ((
ut32_t
 *)&(
TIM4
->
CCR4
))

	)

26 
	#BTN5_CCR
 ((
ut32_t
 *)&(
TIM11
->
CCR1
))

	)

27 
	#BTN6_CCR
 ((
ut32_t
 *)&(
TIM10
->
CCR1
))

	)

28 
	#BTN7_CCR
 ((
ut32_t
 *)&(
TIM9
->
CCR2
))

	)

29 
	#BTN8_CCR
 ((
ut32_t
 *)&(
TIM9
->
CCR1
))

	)

30 
	#BTN9_CCR
 ((
ut32_t
 *)&(
TIM12
->
CCR1
))

	)

31 
	#BTN10_CCR
 ((
ut32_t
 *)&(
TIM12
->
CCR2
))

	)

35 
	#PWM_INHIBIT
 
	`p_id
(
PORTC
,13)

36 

	)

40 
	#BTN1_DIR_PIN
 
	`p_id
(
PORTC
,14)

41 
	#BTN2_DIR_PIN
 
	`p_id
(
PORTC
,15)

42 
	#BTN3_DIR_PIN
 
	`p_id
(
PORTE
,10)

43 
	#BTN4_DIR_PIN
 
	`p_id
(
PORTE
,14)

44 
	#BTN5_DIR_PIN
 
	`p_id
(
PORTE
,7)

45 
	#BTN6_DIR_PIN
 
	`p_id
(
PORTE
,2)

46 
	#BTN7_DIR_PIN
 
	`p_id
(
PORTE
,8)

47 
	#BTN8_DIR_PIN
 
	`p_id
(
PORTE
,13)

48 
	#BTN9_DIR_PIN
 
	`p_id
(
PORTE
,12)

49 
	#BTN10_DIR_PIN
 
	`p_id
(
PORTB
,13)

53 
	#ENCODER1A_PIN
 
	`p_id
(
PORTC
,6)

54 
	#ENCODER1B_PIN
 
	`p_id
(
PORTC
,7)

55 
	#ENCODER2A_PIN
 
	`p_id
(
PORTE
,9)

56 
	#ENCODER2B_PIN
 
	`p_id
(
PORTE
,11)

57 
	#ENCODER3A_PIN
 
	`p_id
(
PORTA
,6)

58 
	#ENCODER3B_PIN
 
	`p_id
(
PORTA
,7)

59 
	#ENCODER4A_PIN
 
	`p_id
(
PORTA
,15)

60 
	#ENCODER4B_PIN
 
	`p_id
(
PORTB
,3)

61 

	)

62 
	#ENCODER1_CNT
 ((
ut32_t
 *)&(
TIM8
->
CNT
))

	)

63 
	#ENCODER2_CNT
 ((
ut32_t
 *)&(
TIM1
->
CNT
))

	)

64 
	#ENCODER3_CNT
 ((
ut32_t
 *)&(
TIM3
->
CNT
))

	)

65 
	#ENCODER4_CNT
 ((
ut32_t
 *)&(
TIM2
->
CNT
))

	)

69 
	#GENERAL_PIN_0
 
	`p_id
(
PORTA
,0)

70 
	#GENERAL_PIN_1
 
	`p_id
(
PORTA
,1)

71 
	#GENERAL_PIN_2
 
	`p_id
(
PORTA
,2)

72 
	#GENERAL_PIN_3
 
	`p_id
(
PORTA
,3)

73 
	#GENERAL_PIN_4
 
	`p_id
(
PORTB
,0)

74 
	#GENERAL_PIN_5
 
	`p_id
(
PORTB
,1)

75 
	#GENERAL_PIN_6
 
	`p_id
(
PORTC
,1)

76 
	#GENERAL_PIN_7
 
	`p_id
(
PORTC
,2)

77 
	#GENERAL_PIN_8
 
	`p_id
(
PORTC
,4)

78 
	#GENERAL_PIN_9
 
	`p_id
(
PORTC
,5)

79 

	)

84 
	#TX3_PIN
 
	`p_id
(
PORTC
,10)

	)

85 
	#RX3_PIN
 
	`p_id
(
PORTC
,11)

	)

87 
	#TX1_PIN
 
	`p_id
(
PORTB
,6)

88 
	#RX1_PIN
 
	`p_id
(
PORTB
,7)

92 
	#EXTI1_PIN
 
	`p_id
(
PORTD
,0)

93 
	#EXTI2_PIN
 
	`p_id
(
PORTD
,1)

94 
	#EXTI3_PIN
 
	`p_id
(
PORTD
,2)

95 
	#EXTI4_PIN
 
	`p_id
(
PORTD
,3)

96 
	#EXTI5_PIN
 
	`p_id
(
PORTE
,4)

97 
	#EXTI6_PIN
 
	`p_id
(
PORTD
,6)

98 
	#EXTI7_PIN
 
	`p_id
(
PORTD
,7)

99 
	#EXTI8_PIN
 
	`p_id
(
PORTD
,8)

100 
	#EXTI9_PIN
 
	`p_id
(
PORTD
,9)

101 
	#EXTI10_PIN
 
	`p_id
(
PORTD
,10)

106 
	#I2C_SDA_PIN
 
	`p_id
(
PORTB
,11)

107 
	#I2C_SCL_PIN
 
	`p_id
(
PORTB
,10)

111 
	#PIN1_12V
 
	`p_id
(
PORTB
, 4)

	)

112 
	#PIN2_12V
 
	`p_id
(
PORTB
, 5)

	)

113 
	#PIN3_12V
 
	`p_id
(
PORTD
, 11)

	)

114 
	#PIN4_12V
 
	`p_id
(
PORTA
, 5)

	)

115 
	#PIN5_12V
 
	`p_id
(
PORTC
, 9)

	)

116 
	#PIN6_12V
 
	`p_id
(
PORTC
, 8)

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Pins.h.save

1 #ide
_PINS_INCLUDED_


2 
	#_PINS_INCLUDED_


	)

4 
	~"gpio.h
"

9 
	#MAX_PWM
 1000.0

	)

11 
	#BTN1_PWM_PIN
 
	`p_id
(
PORTD
,12)

12 
	#BTN2_PWM_PIN
 
	`p_id
(
PORTD
,13)

13 
	#BTN3_PWM_PIN
 
	`p_id
(
PORTD
,14)

14 
	#BTN4_PWM_PIN
 
	`p_id
(
PORTD
,15)

15 
	#BTN5_PWM_PIN
 
	`p_id
(
PORTB
,9)

16 
	#BTN6_PWM_PIN
 
	`p_id
(
PORTB
,8)

17 
	#BTN7_PWM_PIN
 
	`p_id
(
PORTE
,6)

18 
	#BTN8_PWM_PIN
 
	`p_id
(
PORTE
,5)

19 
	#BTN9_PWM_PIN
 
	`p_id
(
PORTB
,14)

20 
	#BTN10_PWM_PIN
 
	`p_id
(
PORTB
,15)

21 

	)

22 
	#BTN1_CCR
 ((
ut32_t
 *)&(
TIM4
->
CCR1
))

	)

23 
	#BTN2_CCR
 ((
ut32_t
 *)&(
TIM4
->
CCR2
))

	)

24 
	#BTN3_CCR
 ((
ut32_t
 *)&(
TIM4
->
CCR3
))

	)

25 
	#BTN4_CCR
 ((
ut32_t
 *)&(
TIM4
->
CCR4
))

	)

26 
	#BTN5_CCR
 ((
ut32_t
 *)&(
TIM11
->
CCR1
))

	)

27 
	#BTN6_CCR
 ((
ut32_t
 *)&(
TIM10
->
CCR1
))

	)

28 
	#BTN7_CCR
 ((
ut32_t
 *)&(
TIM9
->
CCR2
))

	)

29 
	#BTN8_CCR
 ((
ut32_t
 *)&(
TIM9
->
CCR1
))

	)

30 
	#BTN9_CCR
 ((
ut32_t
 *)&(
TIM12
->
CCR1
))

	)

31 
	#BTN10_CCR
 ((
ut32_t
 *)&(
TIM12
->
CCR2
))

	)

35 
	#PWM_INHIBIT
 
	`p_id
(
PORTC
,13)

36 

	)

40 
	#BTN1_DIR_PIN
 
	`p_id
(
PORTC
,14)

41 
	#BTN2_DIR_PIN
 
	`p_id
(
PORTC
,15)

42 
	#BTN3_DIR_PIN
 
	`p_id
(
PORTE
,10)

43 
	#BTN4_DIR_PIN
 
	`p_id
(
PORTE
,14)

44 
	#BTN5_DIR_PIN
 
	`p_id
(
PORTE
,7)

45 
	#BTN6_DIR_PIN
 
	`p_id
(
PORTE
,2)

46 
	#BTN7_DIR_PIN
 
	`p_id
(
PORTE
,8)

47 
	#BTN8_DIR_PIN
 
	`p_id
(
PORTE
,13)

48 
	#BTN9_DIR_PIN
 
	`p_id
(
PORTE
,0)

49 
	#BTN10_DIR_PIN
 
	`p_id
(
PORTB
,13)

53 
	#ENCODER1A_PIN
 
	`p_id
(
PORTC
,6)

54 
	#ENCODER1B_PIN
 
	`p_id
(
PORTC
,7)

55 
	#ENCODER2A_PIN
 
	`p_id
(
PORTE
,9)

56 
	#ENCODER2B_PIN
 
	`p_id
(
PORTE
,11)

57 
	#ENCODER3A_PIN
 
	`p_id
(
PORTA
,6)

58 
	#ENCODER3B_PIN
 
	`p_id
(
PORTA
,7)

59 
	#ENCODER4A_PIN
 
	`p_id
(
PORTA
,15)

60 
	#ENCODER4B_PIN
 
	`p_id
(
PORTB
,3)

61 

	)

62 
	#ENCODER1_CNT
 ((
ut32_t
 *)&(
TIM8
->
CNT
))

	)

63 
	#ENCODER2_CNT
 ((
ut32_t
 *)&(
TIM1
->
CNT
))

	)

64 
	#ENCODER3_CNT
 ((
ut32_t
 *)&(
TIM3
->
CNT
))

	)

65 
	#ENCODER4_CNT
 ((
ut32_t
 *)&(
TIM2
->
CNT
))

	)

69 
	#GENERAL_PIN_0
 
	`p_id
(
PORTA
,0)

70 
	#GENERAL_PIN_1
 
	`p_id
(
PORTA
,1)

71 
	#GENERAL_PIN_2
 
	`p_id
(
PORTA
,2)

72 
	#GENERAL_PIN_3
 
	`p_id
(
PORTA
,3)

73 
	#GENERAL_PIN_4
 
	`p_id
(
PORTB
,0)

74 
	#GENERAL_PIN_5
 
	`p_id
(
PORTB
,1)

75 
	#GENERAL_PIN_6
 
	`p_id
(
PORTC
,1)

76 
	#GENERAL_PIN_7
 
	`p_id
(
PORTC
,2)

77 
	#GENERAL_PIN_8
 
	`p_id
(
PORTC
,4)

78 
	#GENERAL_PIN_9
 
	`p_id
(
PORTC
,5)

79 

	)

84 
	#TX3_PIN
 
	`p_id
(
PORTC
,10)

	)

85 
	#RX3_PIN
 
	`p_id
(
PORTC
,11)

	)

87 
	#TX1_PIN
 
	`p_id
(
PORTB
,6)

88 
	#RX1_PIN
 
	`p_id
(
PORTB
,7)

92 
	#EXTI1_PIN
 
	`p_id
(
PORTD
,0)

93 
	#EXTI2_PIN
 
	`p_id
(
PORTD
,1)

94 
	#EXTI3_PIN
 
	`p_id
(
PORTD
,2)

95 
	#EXTI4_PIN
 
	`p_id
(
PORTD
,3)

96 
	#EXTI5_PIN
 
	`p_id
(
PORTE
,4)

97 
	#EXTI6_PIN
 
	`p_id
(
PORTD
,6)

98 
	#EXTI7_PIN
 
	`p_id
(
PORTD
,7)

99 
	#EXTI8_PIN
 
	`p_id
(
PORTD
,8)

100 
	#EXTI9_PIN
 
	`p_id
(
PORTD
,9)

101 
	#EXTI10_PIN
 
	`p_id
(
PORTD
,10)

106 
	#I2C_SDA_PIN
 
	`p_id
(
PORTB
,11)

107 
	#I2C_SCL_PIN
 
	`p_id
(
PORTB
,10)

111 
	#PIN1_12V
 
	`p_id
(
PORTB
, 4)

	)

112 
	#PIN2_12V
 
	`p_id
(
PORTB
, 5)

	)

113 
	#PIN3_12V
 
	`p_id
(
PORTD
, 11)

	)

114 
	#PIN4_12V
 
	`p_id
(
PORTA
, 5)

	)

115 
	#PIN5_12V
 
	`p_id
(
PORTC
, 9)

	)

116 
	#PIN6_12V
 
	`p_id
(
PORTC
, 8)

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\STM32F40x.svd

1 <?
xml
 
	gvsi
="1.0" 
codg
="utf-8" 
de
="no"?>

2 <
devi
 
schemaVsi
="1.1"

3 
xms
:
xs
="http://www.w3.org/2001/XMLSchema-instance"

4 
xs
:
noNameaSchemaLoti
="CMSIS-SVD_Schema_1_1.xsd">

5 <
me
>
STM32F40x
</name>

6 <
vsi
>1.5</version>

7 <
desti
>
STM32F40x
</description>

8 <!--
Bus
 
I
 
Prݔts
-->

9 <!--
C܋x
-
M4
 
is
 
by
 
addsb
-->

10 <
addssUnBs
>8</addressUnitBits>

11 <!--
the
 
maximum
 
da
 
b
 
width
 
acssib
 
wh
 
a
 
sg
 
sr
-->

12 <
width
>32</width>

13 <!--
Regi
 
Deu
 
Prݔts
-->

14 <
size
>0x20</size>

15 <
tVue
>0x0</resetValue>

16 <
tMask
>0xFFFFFFFF</resetMask>

17 <
rhs
>

18 <
rh
>

19 <
me
>
RNG
</name>

20 <
desti
>
Rdom
 
numb
 
g
</description>

21 <
groupName
>
RNG
</groupName>

22 <
baAddss
>0x50060800</baseAddress>

23 <
addssBlock
>

24 <
offt
>0x0</offset>

25 <
size
>0x400</size>

26 <
uge
>
gis
</usage>

27 </
addssBlock
>

28 <
gis
>

30 <
me
>
CR
</name>

31 <
diyName
>
CR
</displayName>

32 <
desti
>
cڌ
 </description>

33 <
addssOfft
>0x0</addressOffset>

34 <
size
>0x20</size>

35 <
acss
>
ad
-
wre
</access>

36 <
tVue
>0x00000000</resetValue>

37 <
flds
>

38 <
fld
>

39 <
me
>
IE
</name>

40 <
desti
>
Iru
 
ab
</description>

41 <
bOfft
>3</bitOffset>

42 <
bWidth
>1</bitWidth>

43 </
fld
>

44 <
fld
>

45 <
me
>
RNGEN
</name>

46 <
desti
>
Rdom
 
numb
 
g


47 
ab
</
desti
>

48 <
bOfft
>2</bitOffset>

49 <
bWidth
>1</bitWidth>

50 </
fld
>

51 </
flds
>

54 <
me
>
SR
</name>

55 <
diyName
>
SR
</displayName>

56 <
desti
>
us
 </description>

57 <
addssOfft
>0x4</addressOffset>

58 <
size
>0x20</size>

59 <
tVue
>0x00000000</resetValue>

60 <
flds
>

61 <
fld
>

62 <
me
>
SEIS
</name>

63 <
desti
>
Sd
 
r
 
u


64 
us
</
desti
>

65 <
bOfft
>6</bitOffset>

66 <
bWidth
>1</bitWidth>

67 <
acss
>
ad
-
wre
</access>

68 </
fld
>

69 <
fld
>

70 <
me
>
CEIS
</name>

71 <
desti
>
Clock
 
r
 
u


72 
us
</
desti
>

73 <
bOfft
>5</bitOffset>

74 <
bWidth
>1</bitWidth>

75 <
acss
>
ad
-
wre
</access>

76 </
fld
>

77 <
fld
>

78 <
me
>
SECS
</name>

79 <
desti
>
Sd
 
r
 
cut
 
us
</description>

80 <
bOfft
>2</bitOffset>

81 <
bWidth
>1</bitWidth>

82 <
acss
>
ad
-
ly
</access>

83 </
fld
>

84 <
fld
>

85 <
me
>
CECS
</name>

86 <
desti
>
Clock
 
r
 
cut
 
us
</description>

87 <
bOfft
>1</bitOffset>

88 <
bWidth
>1</bitWidth>

89 <
acss
>
ad
-
ly
</access>

90 </
fld
>

91 <
fld
>

92 <
me
>
DRDY
</name>

93 <
desti
>
Da
 
ady
</description>

94 <
bOfft
>0</bitOffset>

95 <
bWidth
>1</bitWidth>

96 <
acss
>
ad
-
ly
</access>

97 </
fld
>

98 </
flds
>

101 <
me
>
DR
</name>

102 <
diyName
>
DR
</displayName>

103 <
desti
>
da
 </description>

104 <
addssOfft
>0x8</addressOffset>

105 <
size
>0x20</size>

106 <
acss
>
ad
-
ly
</access>

107 <
tVue
>0x00000000</resetValue>

108 <
flds
>

109 <
fld
>

110 <
me
>
RNDATA
</name>

111 <
desti
>
Rdom
 
da
</description>

112 <
bOfft
>0</bitOffset>

113 <
bWidth
>32</bitWidth>

114 </
fld
>

115 </
flds
>

117 </
gis
>

118 </
rh
>

119 <
rh
>

120 <
me
>
DCMI
</name>

121 <
desti
>
Dig
 
ma
 
r
</description>

122 <
groupName
>
DCMI
</groupName>

123 <
baAddss
>0x50050000</baseAddress>

124 <
addssBlock
>

125 <
offt
>0x0</offset>

126 <
size
>0x400</size>

127 <
uge
>
gis
</usage>

128 </
addssBlock
>

129 <
u
>

130 <
me
>
DCMI_IRQ
</name>

131 <
desti
>
DCMI
 
glob
 
u
</description>

132 <
vue
>78</value>

133 </
u
>

134 <
gis
>

136 <
me
>
CR
</name>

137 <
diyName
>
CR
</displayName>

138 <
desti
>
cڌ
 1</description>

139 <
addssOfft
>0x0</addressOffset>

140 <
size
>0x20</size>

141 <
acss
>
ad
-
wre
</access>

142 <
tVue
>0x0000</resetValue>

143 <
flds
>

144 <
fld
>

145 <
me
>
ENABLE
</name>

146 <
desti
>
DCMI
 
ab
</description>

147 <
bOfft
>14</bitOffset>

148 <
bWidth
>1</bitWidth>

149 </
fld
>

150 <
fld
>

151 <
me
>
EDM
</name>

152 <
desti
>
Exnded
 
da
 
mode
</description>

153 <
bOfft
>10</bitOffset>

154 <
bWidth
>2</bitWidth>

155 </
fld
>

156 <
fld
>

157 <
me
>
FCRC
</name>

158 <
desti
>
Fme
 
u
 

 
cڌ
</description>

159 <
bOfft
>8</bitOffset>

160 <
bWidth
>2</bitWidth>

161 </
fld
>

162 <
fld
>

163 <
me
>
VSPOL
</name>

164 <
desti
>
Vtil
 
synchrizi


165 
pެy
</
desti
>

166 <
bOfft
>7</bitOffset>

167 <
bWidth
>1</bitWidth>

168 </
fld
>

169 <
fld
>

170 <
me
>
HSPOL
</name>

171 <
desti
>
Hizڏl
 
synchrizi


172 
pެy
</
desti
>

173 <
bOfft
>6</bitOffset>

174 <
bWidth
>1</bitWidth>

175 </
fld
>

176 <
fld
>

177 <
me
>
PCKPOL
</name>

178 <
desti
>
Pix
 
ock
 
pެy
</description>

179 <
bOfft
>5</bitOffset>

180 <
bWidth
>1</bitWidth>

181 </
fld
>

182 <
fld
>

183 <
me
>
ESS
</name>

184 <
desti
>
Embedded
 
synchrizi


185 

</
desti
>

186 <
bOfft
>4</bitOffset>

187 <
bWidth
>1</bitWidth>

188 </
fld
>

189 <
fld
>

190 <
me
>
JPEG
</name>

191 <
desti
>
JPEG
 
fm
</description>

192 <
bOfft
>3</bitOffset>

193 <
bWidth
>1</bitWidth>

194 </
fld
>

195 <
fld
>

196 <
me
>
CROP
</name>

197 <
desti
>
Cr
 
u
</description>

198 <
bOfft
>2</bitOffset>

199 <
bWidth
>1</bitWidth>

200 </
fld
>

201 <
fld
>

202 <
me
>
CM
</name>

203 <
desti
>
Ctu
 
mode
</description>

204 <
bOfft
>1</bitOffset>

205 <
bWidth
>1</bitWidth>

206 </
fld
>

207 <
fld
>

208 <
me
>
CAPTURE
</name>

209 <
desti
>
Ctu
 
ab
</description>

210 <
bOfft
>0</bitOffset>

211 <
bWidth
>1</bitWidth>

212 </
fld
>

213 </
flds
>

216 <
me
>
SR
</name>

217 <
diyName
>
SR
</displayName>

218 <
desti
>
us
 </description>

219 <
addssOfft
>0x4</addressOffset>

220 <
size
>0x20</size>

221 <
acss
>
ad
-
ly
</access>

222 <
tVue
>0x0000</resetValue>

223 <
flds
>

224 <
fld
>

225 <
me
>
FNE
</name>

226 <
desti
>
FIFO
 
n
 
emy
</description>

227 <
bOfft
>2</bitOffset>

228 <
bWidth
>1</bitWidth>

229 </
fld
>

230 <
fld
>

231 <
me
>
VSYNC
</name>

232 <
desti
>
VSYNC
</description>

233 <
bOfft
>1</bitOffset>

234 <
bWidth
>1</bitWidth>

235 </
fld
>

236 <
fld
>

237 <
me
>
HSYNC
</name>

238 <
desti
>
HSYNC
</description>

239 <
bOfft
>0</bitOffset>

240 <
bWidth
>1</bitWidth>

241 </
fld
>

242 </
flds
>

245 <
me
>
RIS
</name>

246 <
diyName
>
RIS
</displayName>

247 <
desti
>
w
 
u
 
us
 </description>

248 <
addssOfft
>0x8</addressOffset>

249 <
size
>0x20</size>

250 <
acss
>
ad
-
ly
</access>

251 <
tVue
>0x0000</resetValue>

252 <
flds
>

253 <
fld
>

254 <
me
>
LINE_RIS
</name>

255 <
desti
>
Le
 
w
 
u
 
us
</description>

256 <
bOfft
>4</bitOffset>

257 <
bWidth
>1</bitWidth>

258 </
fld
>

259 <
fld
>

260 <
me
>
VSYNC_RIS
</name>

261 <
desti
>
VSYNC
 
w
 
u
 
us
</description>

262 <
bOfft
>3</bitOffset>

263 <
bWidth
>1</bitWidth>

264 </
fld
>

265 <
fld
>

266 <
me
>
ERR_RIS
</name>

267 <
desti
>
Synchrizi
 
r
 
w
 
u


268 
us
</
desti
>

269 <
bOfft
>2</bitOffset>

270 <
bWidth
>1</bitWidth>

271 </
fld
>

272 <
fld
>

273 <
me
>
OVR_RIS
</name>

274 <
desti
>
Ovrun
 
w
 
u


275 
us
</
desti
>

276 <
bOfft
>1</bitOffset>

277 <
bWidth
>1</bitWidth>

278 </
fld
>

279 <
fld
>

280 <
me
>
FRAME_RIS
</name>

281 <
desti
>
Ctu
 
come
 
w
 
u


282 
us
</
desti
>

283 <
bOfft
>0</bitOffset>

284 <
bWidth
>1</bitWidth>

285 </
fld
>

286 </
flds
>

289 <
me
>
IER
</name>

290 <
diyName
>
IER
</displayName>

291 <
desti
>
u
 
ab
 </description>

292 <
addssOfft
>0xC</addressOffset>

293 <
size
>0x20</size>

294 <
acss
>
ad
-
wre
</access>

295 <
tVue
>0x0000</resetValue>

296 <
flds
>

297 <
fld
>

298 <
me
>
LINE_IE
</name>

299 <
desti
>
Le
 
u
 
ab
</description>

300 <
bOfft
>4</bitOffset>

301 <
bWidth
>1</bitWidth>

302 </
fld
>

303 <
fld
>

304 <
me
>
VSYNC_IE
</name>

305 <
desti
>
VSYNC
 
u
 
ab
</description>

306 <
bOfft
>3</bitOffset>

307 <
bWidth
>1</bitWidth>

308 </
fld
>

309 <
fld
>

310 <
me
>
ERR_IE
</name>

311 <
desti
>
Synchrizi
 
r
 
u


312 
ab
</
desti
>

313 <
bOfft
>2</bitOffset>

314 <
bWidth
>1</bitWidth>

315 </
fld
>

316 <
fld
>

317 <
me
>
OVR_IE
</name>

318 <
desti
>
Ovrun
 
u
 
ab
</description>

319 <
bOfft
>1</bitOffset>

320 <
bWidth
>1</bitWidth>

321 </
fld
>

322 <
fld
>

323 <
me
>
FRAME_IE
</name>

324 <
desti
>
Ctu
 
come
 
u


325 
ab
</
desti
>

326 <
bOfft
>0</bitOffset>

327 <
bWidth
>1</bitWidth>

328 </
fld
>

329 </
flds
>

332 <
me
>
MIS
</name>

333 <
diyName
>
MIS
</displayName>

334 <
desti
>
masked
 
u
 
us


335 </
desti
>

336 <
addssOfft
>0x10</addressOffset>

337 <
size
>0x20</size>

338 <
acss
>
ad
-
ly
</access>

339 <
tVue
>0x0000</resetValue>

340 <
flds
>

341 <
fld
>

342 <
me
>
LINE_MIS
</name>

343 <
desti
>
Le
 
masked
 
u


344 
us
</
desti
>

345 <
bOfft
>4</bitOffset>

346 <
bWidth
>1</bitWidth>

347 </
fld
>

348 <
fld
>

349 <
me
>
VSYNC_MIS
</name>

350 <
desti
>
VSYNC
 
masked
 
u


351 
us
</
desti
>

352 <
bOfft
>3</bitOffset>

353 <
bWidth
>1</bitWidth>

354 </
fld
>

355 <
fld
>

356 <
me
>
ERR_MIS
</name>

357 <
desti
>
Synchrizi
 
r
 
masked
 
u


358 
us
</
desti
>

359 <
bOfft
>2</bitOffset>

360 <
bWidth
>1</bitWidth>

361 </
fld
>

362 <
fld
>

363 <
me
>
OVR_MIS
</name>

364 <
desti
>
Ovrun
 
masked
 
u


365 
us
</
desti
>

366 <
bOfft
>1</bitOffset>

367 <
bWidth
>1</bitWidth>

368 </
fld
>

369 <
fld
>

370 <
me
>
FRAME_MIS
</name>

371 <
desti
>
Ctu
 
come
 
masked
 
u


372 
us
</
desti
>

373 <
bOfft
>0</bitOffset>

374 <
bWidth
>1</bitWidth>

375 </
fld
>

376 </
flds
>

379 <
me
>
ICR
</name>

380 <
diyName
>
ICR
</displayName>

381 <
desti
>
u
 
r
 </description>

382 <
addssOfft
>0x14</addressOffset>

383 <
size
>0x20</size>

384 <
acss
>
wre
-
ly
</access>

385 <
tVue
>0x0000</resetValue>

386 <
flds
>

387 <
fld
>

388 <
me
>
LINE_ISC
</name>

389 <
desti
>
le
 
u
 
us


390 
r
</
desti
>

391 <
bOfft
>4</bitOffset>

392 <
bWidth
>1</bitWidth>

393 </
fld
>

394 <
fld
>

395 <
me
>
VSYNC_ISC
</name>

396 <
desti
>
Vtil
 
synch
 
u
 
us


397 
r
</
desti
>

398 <
bOfft
>3</bitOffset>

399 <
bWidth
>1</bitWidth>

400 </
fld
>

401 <
fld
>

402 <
me
>
ERR_ISC
</name>

403 <
desti
>
Synchrizi
 
r
 
u
 
us


404 
r
</
desti
>

405 <
bOfft
>2</bitOffset>

406 <
bWidth
>1</bitWidth>

407 </
fld
>

408 <
fld
>

409 <
me
>
OVR_ISC
</name>

410 <
desti
>
Ovrun
 
u
 
us


411 
r
</
desti
>

412 <
bOfft
>1</bitOffset>

413 <
bWidth
>1</bitWidth>

414 </
fld
>

415 <
fld
>

416 <
me
>
FRAME_ISC
</name>

417 <
desti
>
Ctu
 
come
 
u
 
us


418 
r
</
desti
>

419 <
bOfft
>0</bitOffset>

420 <
bWidth
>1</bitWidth>

421 </
fld
>

422 </
flds
>

425 <
me
>
ESCR
</name>

426 <
diyName
>
ESCR
</displayName>

427 <
desti
>
embedded
 
synchrizi
 
code


428 </
desti
>

429 <
addssOfft
>0x18</addressOffset>

430 <
size
>0x20</size>

431 <
acss
>
ad
-
wre
</access>

432 <
tVue
>0x0000</resetValue>

433 <
flds
>

434 <
fld
>

435 <
me
>
FEC
</name>

436 <
desti
>
Fme
 
d
 
dim
 
code
</description>

437 <
bOfft
>24</bitOffset>

438 <
bWidth
>8</bitWidth>

439 </
fld
>

440 <
fld
>

441 <
me
>
LEC
</name>

442 <
desti
>
Le
 
d
 
dim
 
code
</description>

443 <
bOfft
>16</bitOffset>

444 <
bWidth
>8</bitWidth>

445 </
fld
>

446 <
fld
>

447 <
me
>
LSC
</name>

448 <
desti
>
Le
 
t
 
dim
 
code
</description>

449 <
bOfft
>8</bitOffset>

450 <
bWidth
>8</bitWidth>

451 </
fld
>

452 <
fld
>

453 <
me
>
FSC
</name>

454 <
desti
>
Fme
 
t
 
dim
 
code
</description>

455 <
bOfft
>0</bitOffset>

456 <
bWidth
>8</bitWidth>

457 </
fld
>

458 </
flds
>

461 <
me
>
ESUR
</name>

462 <
diyName
>
ESUR
</displayName>

463 <
desti
>
embedded
 
synchrizi
 
unmask


464 </
desti
>

465 <
addssOfft
>0x1C</addressOffset>

466 <
size
>0x20</size>

467 <
acss
>
ad
-
wre
</access>

468 <
tVue
>0x0000</resetValue>

469 <
flds
>

470 <
fld
>

471 <
me
>
FEU
</name>

472 <
desti
>
Fme
 
d
 
dim
 
unmask
</description>

473 <
bOfft
>24</bitOffset>

474 <
bWidth
>8</bitWidth>

475 </
fld
>

476 <
fld
>

477 <
me
>
LEU
</name>

478 <
desti
>
Le
 
d
 
dim
 
unmask
</description>

479 <
bOfft
>16</bitOffset>

480 <
bWidth
>8</bitWidth>

481 </
fld
>

482 <
fld
>

483 <
me
>
LSU
</name>

484 <
desti
>
Le
 
t
 
dim


485 
unmask
</
desti
>

486 <
bOfft
>8</bitOffset>

487 <
bWidth
>8</bitWidth>

488 </
fld
>

489 <
fld
>

490 <
me
>
FSU
</name>

491 <
desti
>
Fme
 
t
 
dim


492 
unmask
</
desti
>

493 <
bOfft
>0</bitOffset>

494 <
bWidth
>8</bitWidth>

495 </
fld
>

496 </
flds
>

499 <
me
>
CWSTRT
</name>

500 <
diyName
>
CWSTRT
</displayName>

501 <
desti
>

 
wdow
 
t
</description>

502 <
addssOfft
>0x20</addressOffset>

503 <
size
>0x20</size>

504 <
acss
>
ad
-
wre
</access>

505 <
tVue
>0x0000</resetValue>

506 <
flds
>

507 <
fld
>

508 <
me
>
VST
</name>

509 <
desti
>
Vtil
 
t
 
le
 
cou
</description>

510 <
bOfft
>16</bitOffset>

511 <
bWidth
>13</bitWidth>

512 </
fld
>

513 <
fld
>

514 <
me
>
HOFFCNT
</name>

515 <
desti
>
Hizڏl
 
offt
 
cou
</description>

516 <
bOfft
>0</bitOffset>

517 <
bWidth
>14</bitWidth>

518 </
fld
>

519 </
flds
>

522 <
me
>
CWSIZE
</name>

523 <
diyName
>
CWSIZE
</displayName>

524 <
desti
>

 
wdow
 
size
</description>

525 <
addssOfft
>0x24</addressOffset>

526 <
size
>0x20</size>

527 <
acss
>
ad
-
wre
</access>

528 <
tVue
>0x0000</resetValue>

529 <
flds
>

530 <
fld
>

531 <
me
>
VLINE
</name>

532 <
desti
>
Vtil
 
le
 
cou
</description>

533 <
bOfft
>16</bitOffset>

534 <
bWidth
>14</bitWidth>

535 </
fld
>

536 <
fld
>

537 <
me
>
CAPCNT
</name>

538 <
desti
>
Ctu
 
cou
</description>

539 <
bOfft
>0</bitOffset>

540 <
bWidth
>14</bitWidth>

541 </
fld
>

542 </
flds
>

545 <
me
>
DR
</name>

546 <
diyName
>
DR
</displayName>

547 <
desti
>
da
 </description>

548 <
addssOfft
>0x28</addressOffset>

549 <
size
>0x20</size>

550 <
acss
>
ad
-
ly
</access>

551 <
tVue
>0x0000</resetValue>

552 <
flds
>

553 <
fld
>

554 <
me
>
By3
</name>

555 <
desti
>
Da
 
by
 3</description>

556 <
bOfft
>24</bitOffset>

557 <
bWidth
>8</bitWidth>

558 </
fld
>

559 <
fld
>

560 <
me
>
By2
</name>

561 <
desti
>
Da
 
by
 2</description>

562 <
bOfft
>16</bitOffset>

563 <
bWidth
>8</bitWidth>

564 </
fld
>

565 <
fld
>

566 <
me
>
By1
</name>

567 <
desti
>
Da
 
by
 1</description>

568 <
bOfft
>8</bitOffset>

569 <
bWidth
>8</bitWidth>

570 </
fld
>

571 <
fld
>

572 <
me
>
By0
</name>

573 <
desti
>
Da
 
by
 0</description>

574 <
bOfft
>0</bitOffset>

575 <
bWidth
>8</bitWidth>

576 </
fld
>

577 </
flds
>

579 </
gis
>

580 </
rh
>

581 <
rh
>

582 <
me
>
FSMC
</name>

583 <
desti
>
Fxib
 
memy
 
cڌr
</description>

584 <
groupName
>
FSMC
</groupName>

585 <
baAddss
>0xA0000000</baseAddress>

586 <
addssBlock
>

587 <
offt
>0x0</offset>

588 <
size
>0x400</size>

589 <
uge
>
gis
</usage>

590 </
addssBlock
>

591 <
u
>

592 <
me
>
FSMC_IRQ
</name>

593 <
desti
>
FSMC
 
glob
 
u
</description>

594 <
vue
>48</value>

595 </
u
>

596 <
gis
>

598 <
me
>
BCR1
</name>

599 <
diyName
>
BCR1
</displayName>

600 <
desti
>
SRAM
/
NOR
-
Fsh
 
ch
-

 
cڌ
 

601 1</
desti
>

602 <
addssOfft
>0x0</addressOffset>

603 <
size
>0x20</size>

604 <
acss
>
ad
-
wre
</access>

605 <
tVue
>0x000030D0</resetValue>

606 <
flds
>

607 <
fld
>

608 <
me
>
CBURSTRW
</name>

609 <
desti
>
CBURSTRW
</description>

610 <
bOfft
>19</bitOffset>

611 <
bWidth
>1</bitWidth>

612 </
fld
>

613 <
fld
>

614 <
me
>
ASYNCWAIT
</name>

615 <
desti
>
ASYNCWAIT
</description>

616 <
bOfft
>15</bitOffset>

617 <
bWidth
>1</bitWidth>

618 </
fld
>

619 <
fld
>

620 <
me
>
EXTMOD
</name>

621 <
desti
>
EXTMOD
</description>

622 <
bOfft
>14</bitOffset>

623 <
bWidth
>1</bitWidth>

624 </
fld
>

625 <
fld
>

626 <
me
>
WAITEN
</name>

627 <
desti
>
WAITEN
</description>

628 <
bOfft
>13</bitOffset>

629 <
bWidth
>1</bitWidth>

630 </
fld
>

631 <
fld
>

632 <
me
>
WREN
</name>

633 <
desti
>
WREN
</description>

634 <
bOfft
>12</bitOffset>

635 <
bWidth
>1</bitWidth>

636 </
fld
>

637 <
fld
>

638 <
me
>
WAITCFG
</name>

639 <
desti
>
WAITCFG
</description>

640 <
bOfft
>11</bitOffset>

641 <
bWidth
>1</bitWidth>

642 </
fld
>

643 <
fld
>

644 <
me
>
WAITPOL
</name>

645 <
desti
>
WAITPOL
</description>

646 <
bOfft
>9</bitOffset>

647 <
bWidth
>1</bitWidth>

648 </
fld
>

649 <
fld
>

650 <
me
>
BURSTEN
</name>

651 <
desti
>
BURSTEN
</description>

652 <
bOfft
>8</bitOffset>

653 <
bWidth
>1</bitWidth>

654 </
fld
>

655 <
fld
>

656 <
me
>
FACCEN
</name>

657 <
desti
>
FACCEN
</description>

658 <
bOfft
>6</bitOffset>

659 <
bWidth
>1</bitWidth>

660 </
fld
>

661 <
fld
>

662 <
me
>
MWID
</name>

663 <
desti
>
MWID
</description>

664 <
bOfft
>4</bitOffset>

665 <
bWidth
>2</bitWidth>

666 </
fld
>

667 <
fld
>

668 <
me
>
MTYP
</name>

669 <
desti
>
MTYP
</description>

670 <
bOfft
>2</bitOffset>

671 <
bWidth
>2</bitWidth>

672 </
fld
>

673 <
fld
>

674 <
me
>
MUXEN
</name>

675 <
desti
>
MUXEN
</description>

676 <
bOfft
>1</bitOffset>

677 <
bWidth
>1</bitWidth>

678 </
fld
>

679 <
fld
>

680 <
me
>
MBKEN
</name>

681 <
desti
>
MBKEN
</description>

682 <
bOfft
>0</bitOffset>

683 <
bWidth
>1</bitWidth>

684 </
fld
>

685 </
flds
>

688 <
me
>
BTR1
</name>

689 <
diyName
>
BTR1
</displayName>

690 <
desti
>
SRAM
/
NOR
-
Fsh
 
ch
-

 
timg
 

691 1</
desti
>

692 <
addssOfft
>0x4</addressOffset>

693 <
size
>0x20</size>

694 <
acss
>
ad
-
wre
</access>

695 <
tVue
>0xFFFFFFFF</resetValue>

696 <
flds
>

697 <
fld
>

698 <
me
>
ACCMOD
</name>

699 <
desti
>
ACCMOD
</description>

700 <
bOfft
>28</bitOffset>

701 <
bWidth
>2</bitWidth>

702 </
fld
>

703 <
fld
>

704 <
me
>
DATLAT
</name>

705 <
desti
>
DATLAT
</description>

706 <
bOfft
>24</bitOffset>

707 <
bWidth
>4</bitWidth>

708 </
fld
>

709 <
fld
>

710 <
me
>
CLKDIV
</name>

711 <
desti
>
CLKDIV
</description>

712 <
bOfft
>20</bitOffset>

713 <
bWidth
>4</bitWidth>

714 </
fld
>

715 <
fld
>

716 <
me
>
BUSTURN
</name>

717 <
desti
>
BUSTURN
</description>

718 <
bOfft
>16</bitOffset>

719 <
bWidth
>4</bitWidth>

720 </
fld
>

721 <
fld
>

722 <
me
>
DATAST
</name>

723 <
desti
>
DATAST
</description>

724 <
bOfft
>8</bitOffset>

725 <
bWidth
>8</bitWidth>

726 </
fld
>

727 <
fld
>

728 <
me
>
ADDHLD
</name>

729 <
desti
>
ADDHLD
</description>

730 <
bOfft
>4</bitOffset>

731 <
bWidth
>4</bitWidth>

732 </
fld
>

733 <
fld
>

734 <
me
>
ADDSET
</name>

735 <
desti
>
ADDSET
</description>

736 <
bOfft
>0</bitOffset>

737 <
bWidth
>4</bitWidth>

738 </
fld
>

739 </
flds
>

742 <
me
>
BCR2
</name>

743 <
diyName
>
BCR2
</displayName>

744 <
desti
>
SRAM
/
NOR
-
Fsh
 
ch
-

 
cڌ
 

745 2</
desti
>

746 <
addssOfft
>0x8</addressOffset>

747 <
size
>0x20</size>

748 <
acss
>
ad
-
wre
</access>

749 <
tVue
>0x000030D0</resetValue>

750 <
flds
>

751 <
fld
>

752 <
me
>
CBURSTRW
</name>

753 <
desti
>
CBURSTRW
</description>

754 <
bOfft
>19</bitOffset>

755 <
bWidth
>1</bitWidth>

756 </
fld
>

757 <
fld
>

758 <
me
>
ASYNCWAIT
</name>

759 <
desti
>
ASYNCWAIT
</description>

760 <
bOfft
>15</bitOffset>

761 <
bWidth
>1</bitWidth>

762 </
fld
>

763 <
fld
>

764 <
me
>
EXTMOD
</name>

765 <
desti
>
EXTMOD
</description>

766 <
bOfft
>14</bitOffset>

767 <
bWidth
>1</bitWidth>

768 </
fld
>

769 <
fld
>

770 <
me
>
WAITEN
</name>

771 <
desti
>
WAITEN
</description>

772 <
bOfft
>13</bitOffset>

773 <
bWidth
>1</bitWidth>

774 </
fld
>

775 <
fld
>

776 <
me
>
WREN
</name>

777 <
desti
>
WREN
</description>

778 <
bOfft
>12</bitOffset>

779 <
bWidth
>1</bitWidth>

780 </
fld
>

781 <
fld
>

782 <
me
>
WAITCFG
</name>

783 <
desti
>
WAITCFG
</description>

784 <
bOfft
>11</bitOffset>

785 <
bWidth
>1</bitWidth>

786 </
fld
>

787 <
fld
>

788 <
me
>
WRAPMOD
</name>

789 <
desti
>
WRAPMOD
</description>

790 <
bOfft
>10</bitOffset>

791 <
bWidth
>1</bitWidth>

792 </
fld
>

793 <
fld
>

794 <
me
>
WAITPOL
</name>

795 <
desti
>
WAITPOL
</description>

796 <
bOfft
>9</bitOffset>

797 <
bWidth
>1</bitWidth>

798 </
fld
>

799 <
fld
>

800 <
me
>
BURSTEN
</name>

801 <
desti
>
BURSTEN
</description>

802 <
bOfft
>8</bitOffset>

803 <
bWidth
>1</bitWidth>

804 </
fld
>

805 <
fld
>

806 <
me
>
FACCEN
</name>

807 <
desti
>
FACCEN
</description>

808 <
bOfft
>6</bitOffset>

809 <
bWidth
>1</bitWidth>

810 </
fld
>

811 <
fld
>

812 <
me
>
MWID
</name>

813 <
desti
>
MWID
</description>

814 <
bOfft
>4</bitOffset>

815 <
bWidth
>2</bitWidth>

816 </
fld
>

817 <
fld
>

818 <
me
>
MTYP
</name>

819 <
desti
>
MTYP
</description>

820 <
bOfft
>2</bitOffset>

821 <
bWidth
>2</bitWidth>

822 </
fld
>

823 <
fld
>

824 <
me
>
MUXEN
</name>

825 <
desti
>
MUXEN
</description>

826 <
bOfft
>1</bitOffset>

827 <
bWidth
>1</bitWidth>

828 </
fld
>

829 <
fld
>

830 <
me
>
MBKEN
</name>

831 <
desti
>
MBKEN
</description>

832 <
bOfft
>0</bitOffset>

833 <
bWidth
>1</bitWidth>

834 </
fld
>

835 </
flds
>

838 <
me
>
BTR2
</name>

839 <
diyName
>
BTR2
</displayName>

840 <
desti
>
SRAM
/
NOR
-
Fsh
 
ch
-

 
timg
 

841 2</
desti
>

842 <
addssOfft
>0xC</addressOffset>

843 <
size
>0x20</size>

844 <
acss
>
ad
-
wre
</access>

845 <
tVue
>0xFFFFFFFF</resetValue>

846 <
flds
>

847 <
fld
>

848 <
me
>
ACCMOD
</name>

849 <
desti
>
ACCMOD
</description>

850 <
bOfft
>28</bitOffset>

851 <
bWidth
>2</bitWidth>

852 </
fld
>

853 <
fld
>

854 <
me
>
DATLAT
</name>

855 <
desti
>
DATLAT
</description>

856 <
bOfft
>24</bitOffset>

857 <
bWidth
>4</bitWidth>

858 </
fld
>

859 <
fld
>

860 <
me
>
CLKDIV
</name>

861 <
desti
>
CLKDIV
</description>

862 <
bOfft
>20</bitOffset>

863 <
bWidth
>4</bitWidth>

864 </
fld
>

865 <
fld
>

866 <
me
>
BUSTURN
</name>

867 <
desti
>
BUSTURN
</description>

868 <
bOfft
>16</bitOffset>

869 <
bWidth
>4</bitWidth>

870 </
fld
>

871 <
fld
>

872 <
me
>
DATAST
</name>

873 <
desti
>
DATAST
</description>

874 <
bOfft
>8</bitOffset>

875 <
bWidth
>8</bitWidth>

876 </
fld
>

877 <
fld
>

878 <
me
>
ADDHLD
</name>

879 <
desti
>
ADDHLD
</description>

880 <
bOfft
>4</bitOffset>

881 <
bWidth
>4</bitWidth>

882 </
fld
>

883 <
fld
>

884 <
me
>
ADDSET
</name>

885 <
desti
>
ADDSET
</description>

886 <
bOfft
>0</bitOffset>

887 <
bWidth
>4</bitWidth>

888 </
fld
>

889 </
flds
>

892 <
me
>
BCR3
</name>

893 <
diyName
>
BCR3
</displayName>

894 <
desti
>
SRAM
/
NOR
-
Fsh
 
ch
-

 
cڌ
 

895 3</
desti
>

896 <
addssOfft
>0x10</addressOffset>

897 <
size
>0x20</size>

898 <
acss
>
ad
-
wre
</access>

899 <
tVue
>0x000030D0</resetValue>

900 <
flds
>

901 <
fld
>

902 <
me
>
CBURSTRW
</name>

903 <
desti
>
CBURSTRW
</description>

904 <
bOfft
>19</bitOffset>

905 <
bWidth
>1</bitWidth>

906 </
fld
>

907 <
fld
>

908 <
me
>
ASYNCWAIT
</name>

909 <
desti
>
ASYNCWAIT
</description>

910 <
bOfft
>15</bitOffset>

911 <
bWidth
>1</bitWidth>

912 </
fld
>

913 <
fld
>

914 <
me
>
EXTMOD
</name>

915 <
desti
>
EXTMOD
</description>

916 <
bOfft
>14</bitOffset>

917 <
bWidth
>1</bitWidth>

918 </
fld
>

919 <
fld
>

920 <
me
>
WAITEN
</name>

921 <
desti
>
WAITEN
</description>

922 <
bOfft
>13</bitOffset>

923 <
bWidth
>1</bitWidth>

924 </
fld
>

925 <
fld
>

926 <
me
>
WREN
</name>

927 <
desti
>
WREN
</description>

928 <
bOfft
>12</bitOffset>

929 <
bWidth
>1</bitWidth>

930 </
fld
>

931 <
fld
>

932 <
me
>
WAITCFG
</name>

933 <
desti
>
WAITCFG
</description>

934 <
bOfft
>11</bitOffset>

935 <
bWidth
>1</bitWidth>

936 </
fld
>

937 <
fld
>

938 <
me
>
WRAPMOD
</name>

939 <
desti
>
WRAPMOD
</description>

940 <
bOfft
>10</bitOffset>

941 <
bWidth
>1</bitWidth>

942 </
fld
>

943 <
fld
>

944 <
me
>
WAITPOL
</name>

945 <
desti
>
WAITPOL
</description>

946 <
bOfft
>9</bitOffset>

947 <
bWidth
>1</bitWidth>

948 </
fld
>

949 <
fld
>

950 <
me
>
BURSTEN
</name>

951 <
desti
>
BURSTEN
</description>

952 <
bOfft
>8</bitOffset>

953 <
bWidth
>1</bitWidth>

954 </
fld
>

955 <
fld
>

956 <
me
>
FACCEN
</name>

957 <
desti
>
FACCEN
</description>

958 <
bOfft
>6</bitOffset>

959 <
bWidth
>1</bitWidth>

960 </
fld
>

961 <
fld
>

962 <
me
>
MWID
</name>

963 <
desti
>
MWID
</description>

964 <
bOfft
>4</bitOffset>

965 <
bWidth
>2</bitWidth>

966 </
fld
>

967 <
fld
>

968 <
me
>
MTYP
</name>

969 <
desti
>
MTYP
</description>

970 <
bOfft
>2</bitOffset>

971 <
bWidth
>2</bitWidth>

972 </
fld
>

973 <
fld
>

974 <
me
>
MUXEN
</name>

975 <
desti
>
MUXEN
</description>

976 <
bOfft
>1</bitOffset>

977 <
bWidth
>1</bitWidth>

978 </
fld
>

979 <
fld
>

980 <
me
>
MBKEN
</name>

981 <
desti
>
MBKEN
</description>

982 <
bOfft
>0</bitOffset>

983 <
bWidth
>1</bitWidth>

984 </
fld
>

985 </
flds
>

988 <
me
>
BTR3
</name>

989 <
diyName
>
BTR3
</displayName>

990 <
desti
>
SRAM
/
NOR
-
Fsh
 
ch
-

 
timg
 

991 3</
desti
>

992 <
addssOfft
>0x14</addressOffset>

993 <
size
>0x20</size>

994 <
acss
>
ad
-
wre
</access>

995 <
tVue
>0xFFFFFFFF</resetValue>

996 <
flds
>

997 <
fld
>

998 <
me
>
ACCMOD
</name>

999 <
desti
>
ACCMOD
</description>

1000 <
bOfft
>28</bitOffset>

1001 <
bWidth
>2</bitWidth>

1002 </
fld
>

1003 <
fld
>

1004 <
me
>
DATLAT
</name>

1005 <
desti
>
DATLAT
</description>

1006 <
bOfft
>24</bitOffset>

1007 <
bWidth
>4</bitWidth>

1008 </
fld
>

1009 <
fld
>

1010 <
me
>
CLKDIV
</name>

1011 <
desti
>
CLKDIV
</description>

1012 <
bOfft
>20</bitOffset>

1013 <
bWidth
>4</bitWidth>

1014 </
fld
>

1015 <
fld
>

1016 <
me
>
BUSTURN
</name>

1017 <
desti
>
BUSTURN
</description>

1018 <
bOfft
>16</bitOffset>

1019 <
bWidth
>4</bitWidth>

1020 </
fld
>

1021 <
fld
>

1022 <
me
>
DATAST
</name>

1023 <
desti
>
DATAST
</description>

1024 <
bOfft
>8</bitOffset>

1025 <
bWidth
>8</bitWidth>

1026 </
fld
>

1027 <
fld
>

1028 <
me
>
ADDHLD
</name>

1029 <
desti
>
ADDHLD
</description>

1030 <
bOfft
>4</bitOffset>

1031 <
bWidth
>4</bitWidth>

1032 </
fld
>

1033 <
fld
>

1034 <
me
>
ADDSET
</name>

1035 <
desti
>
ADDSET
</description>

1036 <
bOfft
>0</bitOffset>

1037 <
bWidth
>4</bitWidth>

1038 </
fld
>

1039 </
flds
>

1042 <
me
>
BCR4
</name>

1043 <
diyName
>
BCR4
</displayName>

1044 <
desti
>
SRAM
/
NOR
-
Fsh
 
ch
-

 
cڌ
 

1045 4</
desti
>

1046 <
addssOfft
>0x18</addressOffset>

1047 <
size
>0x20</size>

1048 <
acss
>
ad
-
wre
</access>

1049 <
tVue
>0x000030D0</resetValue>

1050 <
flds
>

1051 <
fld
>

1052 <
me
>
CBURSTRW
</name>

1053 <
desti
>
CBURSTRW
</description>

1054 <
bOfft
>19</bitOffset>

1055 <
bWidth
>1</bitWidth>

1056 </
fld
>

1057 <
fld
>

1058 <
me
>
ASYNCWAIT
</name>

1059 <
desti
>
ASYNCWAIT
</description>

1060 <
bOfft
>15</bitOffset>

1061 <
bWidth
>1</bitWidth>

1062 </
fld
>

1063 <
fld
>

1064 <
me
>
EXTMOD
</name>

1065 <
desti
>
EXTMOD
</description>

1066 <
bOfft
>14</bitOffset>

1067 <
bWidth
>1</bitWidth>

1068 </
fld
>

1069 <
fld
>

1070 <
me
>
WAITEN
</name>

1071 <
desti
>
WAITEN
</description>

1072 <
bOfft
>13</bitOffset>

1073 <
bWidth
>1</bitWidth>

1074 </
fld
>

1075 <
fld
>

1076 <
me
>
WREN
</name>

1077 <
desti
>
WREN
</description>

1078 <
bOfft
>12</bitOffset>

1079 <
bWidth
>1</bitWidth>

1080 </
fld
>

1081 <
fld
>

1082 <
me
>
WAITCFG
</name>

1083 <
desti
>
WAITCFG
</description>

1084 <
bOfft
>11</bitOffset>

1085 <
bWidth
>1</bitWidth>

1086 </
fld
>

1087 <
fld
>

1088 <
me
>
WRAPMOD
</name>

1089 <
desti
>
WRAPMOD
</description>

1090 <
bOfft
>10</bitOffset>

1091 <
bWidth
>1</bitWidth>

1092 </
fld
>

1093 <
fld
>

1094 <
me
>
WAITPOL
</name>

1095 <
desti
>
WAITPOL
</description>

1096 <
bOfft
>9</bitOffset>

1097 <
bWidth
>1</bitWidth>

1098 </
fld
>

1099 <
fld
>

1100 <
me
>
BURSTEN
</name>

1101 <
desti
>
BURSTEN
</description>

1102 <
bOfft
>8</bitOffset>

1103 <
bWidth
>1</bitWidth>

1104 </
fld
>

1105 <
fld
>

1106 <
me
>
FACCEN
</name>

1107 <
desti
>
FACCEN
</description>

1108 <
bOfft
>6</bitOffset>

1109 <
bWidth
>1</bitWidth>

1110 </
fld
>

1111 <
fld
>

1112 <
me
>
MWID
</name>

1113 <
desti
>
MWID
</description>

1114 <
bOfft
>4</bitOffset>

1115 <
bWidth
>2</bitWidth>

1116 </
fld
>

1117 <
fld
>

1118 <
me
>
MTYP
</name>

1119 <
desti
>
MTYP
</description>

1120 <
bOfft
>2</bitOffset>

1121 <
bWidth
>2</bitWidth>

1122 </
fld
>

1123 <
fld
>

1124 <
me
>
MUXEN
</name>

1125 <
desti
>
MUXEN
</description>

1126 <
bOfft
>1</bitOffset>

1127 <
bWidth
>1</bitWidth>

1128 </
fld
>

1129 <
fld
>

1130 <
me
>
MBKEN
</name>

1131 <
desti
>
MBKEN
</description>

1132 <
bOfft
>0</bitOffset>

1133 <
bWidth
>1</bitWidth>

1134 </
fld
>

1135 </
flds
>

1138 <
me
>
BTR4
</name>

1139 <
diyName
>
BTR4
</displayName>

1140 <
desti
>
SRAM
/
NOR
-
Fsh
 
ch
-

 
timg
 

1141 4</
desti
>

1142 <
addssOfft
>0x1C</addressOffset>

1143 <
size
>0x20</size>

1144 <
acss
>
ad
-
wre
</access>

1145 <
tVue
>0xFFFFFFFF</resetValue>

1146 <
flds
>

1147 <
fld
>

1148 <
me
>
ACCMOD
</name>

1149 <
desti
>
ACCMOD
</description>

1150 <
bOfft
>28</bitOffset>

1151 <
bWidth
>2</bitWidth>

1152 </
fld
>

1153 <
fld
>

1154 <
me
>
DATLAT
</name>

1155 <
desti
>
DATLAT
</description>

1156 <
bOfft
>24</bitOffset>

1157 <
bWidth
>4</bitWidth>

1158 </
fld
>

1159 <
fld
>

1160 <
me
>
CLKDIV
</name>

1161 <
desti
>
CLKDIV
</description>

1162 <
bOfft
>20</bitOffset>

1163 <
bWidth
>4</bitWidth>

1164 </
fld
>

1165 <
fld
>

1166 <
me
>
BUSTURN
</name>

1167 <
desti
>
BUSTURN
</description>

1168 <
bOfft
>16</bitOffset>

1169 <
bWidth
>4</bitWidth>

1170 </
fld
>

1171 <
fld
>

1172 <
me
>
DATAST
</name>

1173 <
desti
>
DATAST
</description>

1174 <
bOfft
>8</bitOffset>

1175 <
bWidth
>8</bitWidth>

1176 </
fld
>

1177 <
fld
>

1178 <
me
>
ADDHLD
</name>

1179 <
desti
>
ADDHLD
</description>

1180 <
bOfft
>4</bitOffset>

1181 <
bWidth
>4</bitWidth>

1182 </
fld
>

1183 <
fld
>

1184 <
me
>
ADDSET
</name>

1185 <
desti
>
ADDSET
</description>

1186 <
bOfft
>0</bitOffset>

1187 <
bWidth
>4</bitWidth>

1188 </
fld
>

1189 </
flds
>

1192 <
me
>
PCR2
</name>

1193 <
diyName
>
PCR2
</displayName>

1194 <
desti
>
PC
 
Cd
/
NAND
 
Fsh
 
cڌ
 

1195 2</
desti
>

1196 <
addssOfft
>0x60</addressOffset>

1197 <
size
>0x20</size>

1198 <
acss
>
ad
-
wre
</access>

1199 <
tVue
>0x00000018</resetValue>

1200 <
flds
>

1201 <
fld
>

1202 <
me
>
ECCPS
</name>

1203 <
desti
>
ECCPS
</description>

1204 <
bOfft
>17</bitOffset>

1205 <
bWidth
>3</bitWidth>

1206 </
fld
>

1207 <
fld
>

1208 <
me
>
TAR
</name>

1209 <
desti
>
TAR
</description>

1210 <
bOfft
>13</bitOffset>

1211 <
bWidth
>4</bitWidth>

1212 </
fld
>

1213 <
fld
>

1214 <
me
>
TCLR
</name>

1215 <
desti
>
TCLR
</description>

1216 <
bOfft
>9</bitOffset>

1217 <
bWidth
>4</bitWidth>

1218 </
fld
>

1219 <
fld
>

1220 <
me
>
ECCEN
</name>

1221 <
desti
>
ECCEN
</description>

1222 <
bOfft
>6</bitOffset>

1223 <
bWidth
>1</bitWidth>

1224 </
fld
>

1225 <
fld
>

1226 <
me
>
PWID
</name>

1227 <
desti
>
PWID
</description>

1228 <
bOfft
>4</bitOffset>

1229 <
bWidth
>2</bitWidth>

1230 </
fld
>

1231 <
fld
>

1232 <
me
>
PTYP
</name>

1233 <
desti
>
PTYP
</description>

1234 <
bOfft
>3</bitOffset>

1235 <
bWidth
>1</bitWidth>

1236 </
fld
>

1237 <
fld
>

1238 <
me
>
PBKEN
</name>

1239 <
desti
>
PBKEN
</description>

1240 <
bOfft
>2</bitOffset>

1241 <
bWidth
>1</bitWidth>

1242 </
fld
>

1243 <
fld
>

1244 <
me
>
PWAITEN
</name>

1245 <
desti
>
PWAITEN
</description>

1246 <
bOfft
>1</bitOffset>

1247 <
bWidth
>1</bitWidth>

1248 </
fld
>

1249 </
flds
>

1252 <
me
>
SR2
</name>

1253 <
diyName
>
SR2
</displayName>

1254 <
desti
>
FIFO
 
us
 
d
 
u
 

1255 2</
desti
>

1256 <
addssOfft
>0x64</addressOffset>

1257 <
size
>0x20</size>

1258 <
tVue
>0x00000040</resetValue>

1259 <
flds
>

1260 <
fld
>

1261 <
me
>
FEMPT
</name>

1262 <
desti
>
FEMPT
</description>

1263 <
bOfft
>6</bitOffset>

1264 <
bWidth
>1</bitWidth>

1265 <
acss
>
ad
-
ly
</access>

1266 </
fld
>

1267 <
fld
>

1268 <
me
>
IFEN
</name>

1269 <
desti
>
IFEN
</description>

1270 <
bOfft
>5</bitOffset>

1271 <
bWidth
>1</bitWidth>

1272 <
acss
>
ad
-
wre
</access>

1273 </
fld
>

1274 <
fld
>

1275 <
me
>
ILEN
</name>

1276 <
desti
>
ILEN
</description>

1277 <
bOfft
>4</bitOffset>

1278 <
bWidth
>1</bitWidth>

1279 <
acss
>
ad
-
wre
</access>

1280 </
fld
>

1281 <
fld
>

1282 <
me
>
IREN
</name>

1283 <
desti
>
IREN
</description>

1284 <
bOfft
>3</bitOffset>

1285 <
bWidth
>1</bitWidth>

1286 <
acss
>
ad
-
wre
</access>

1287 </
fld
>

1288 <
fld
>

1289 <
me
>
IFS
</name>

1290 <
desti
>
IFS
</description>

1291 <
bOfft
>2</bitOffset>

1292 <
bWidth
>1</bitWidth>

1293 <
acss
>
ad
-
wre
</access>

1294 </
fld
>

1295 <
fld
>

1296 <
me
>
ILS
</name>

1297 <
desti
>
ILS
</description>

1298 <
bOfft
>1</bitOffset>

1299 <
bWidth
>1</bitWidth>

1300 <
acss
>
ad
-
wre
</access>

1301 </
fld
>

1302 <
fld
>

1303 <
me
>
IRS
</name>

1304 <
desti
>
IRS
</description>

1305 <
bOfft
>0</bitOffset>

1306 <
bWidth
>1</bitWidth>

1307 <
acss
>
ad
-
wre
</access>

1308 </
fld
>

1309 </
flds
>

1312 <
me
>
PMEM2
</name>

1313 <
diyName
>
PMEM2
</displayName>

1314 <
desti
>
Comm
 
memy
 
a
 
timg
 

1315 2</
desti
>

1316 <
addssOfft
>0x68</addressOffset>

1317 <
size
>0x20</size>

1318 <
acss
>
ad
-
wre
</access>

1319 <
tVue
>0xFCFCFCFC</resetValue>

1320 <
flds
>

1321 <
fld
>

1322 <
me
>
MEMHIZx
</name>

1323 <
desti
>
MEMHIZx
</description>

1324 <
bOfft
>24</bitOffset>

1325 <
bWidth
>8</bitWidth>

1326 </
fld
>

1327 <
fld
>

1328 <
me
>
MEMHOLDx
</name>

1329 <
desti
>
MEMHOLDx
</description>

1330 <
bOfft
>16</bitOffset>

1331 <
bWidth
>8</bitWidth>

1332 </
fld
>

1333 <
fld
>

1334 <
me
>
MEMWAITx
</name>

1335 <
desti
>
MEMWAITx
</description>

1336 <
bOfft
>8</bitOffset>

1337 <
bWidth
>8</bitWidth>

1338 </
fld
>

1339 <
fld
>

1340 <
me
>
MEMSETx
</name>

1341 <
desti
>
MEMSETx
</description>

1342 <
bOfft
>0</bitOffset>

1343 <
bWidth
>8</bitWidth>

1344 </
fld
>

1345 </
flds
>

1348 <
me
>
PATT2
</name>

1349 <
diyName
>
PATT2
</displayName>

1350 <
desti
>
Aribu
 
memy
 
a
 
timg
 

1351 2</
desti
>

1352 <
addssOfft
>0x6C</addressOffset>

1353 <
size
>0x20</size>

1354 <
acss
>
ad
-
wre
</access>

1355 <
tVue
>0xFCFCFCFC</resetValue>

1356 <
flds
>

1357 <
fld
>

1358 <
me
>
ATTHIZx
</name>

1359 <
desti
>
ATTHIZx
</description>

1360 <
bOfft
>24</bitOffset>

1361 <
bWidth
>8</bitWidth>

1362 </
fld
>

1363 <
fld
>

1364 <
me
>
ATTHOLDx
</name>

1365 <
desti
>
ATTHOLDx
</description>

1366 <
bOfft
>16</bitOffset>

1367 <
bWidth
>8</bitWidth>

1368 </
fld
>

1369 <
fld
>

1370 <
me
>
ATTWAITx
</name>

1371 <
desti
>
ATTWAITx
</description>

1372 <
bOfft
>8</bitOffset>

1373 <
bWidth
>8</bitWidth>

1374 </
fld
>

1375 <
fld
>

1376 <
me
>
ATTSETx
</name>

1377 <
desti
>
ATTSETx
</description>

1378 <
bOfft
>0</bitOffset>

1379 <
bWidth
>8</bitWidth>

1380 </
fld
>

1381 </
flds
>

1384 <
me
>
ECCR2
</name>

1385 <
diyName
>
ECCR2
</displayName>

1386 <
desti
>
ECC
 
su
 2</description>

1387 <
addssOfft
>0x74</addressOffset>

1388 <
size
>0x20</size>

1389 <
acss
>
ad
-
ly
</access>

1390 <
tVue
>0x00000000</resetValue>

1391 <
flds
>

1392 <
fld
>

1393 <
me
>
ECCx
</name>

1394 <
desti
>
ECCx
</description>

1395 <
bOfft
>0</bitOffset>

1396 <
bWidth
>32</bitWidth>

1397 </
fld
>

1398 </
flds
>

1401 <
me
>
PCR3
</name>

1402 <
diyName
>
PCR3
</displayName>

1403 <
desti
>
PC
 
Cd
/
NAND
 
Fsh
 
cڌ
 

1404 3</
desti
>

1405 <
addssOfft
>0x80</addressOffset>

1406 <
size
>0x20</size>

1407 <
acss
>
ad
-
wre
</access>

1408 <
tVue
>0x00000018</resetValue>

1409 <
flds
>

1410 <
fld
>

1411 <
me
>
ECCPS
</name>

1412 <
desti
>
ECCPS
</description>

1413 <
bOfft
>17</bitOffset>

1414 <
bWidth
>3</bitWidth>

1415 </
fld
>

1416 <
fld
>

1417 <
me
>
TAR
</name>

1418 <
desti
>
TAR
</description>

1419 <
bOfft
>13</bitOffset>

1420 <
bWidth
>4</bitWidth>

1421 </
fld
>

1422 <
fld
>

1423 <
me
>
TCLR
</name>

1424 <
desti
>
TCLR
</description>

1425 <
bOfft
>9</bitOffset>

1426 <
bWidth
>4</bitWidth>

1427 </
fld
>

1428 <
fld
>

1429 <
me
>
ECCEN
</name>

1430 <
desti
>
ECCEN
</description>

1431 <
bOfft
>6</bitOffset>

1432 <
bWidth
>1</bitWidth>

1433 </
fld
>

1434 <
fld
>

1435 <
me
>
PWID
</name>

1436 <
desti
>
PWID
</description>

1437 <
bOfft
>4</bitOffset>

1438 <
bWidth
>2</bitWidth>

1439 </
fld
>

1440 <
fld
>

1441 <
me
>
PTYP
</name>

1442 <
desti
>
PTYP
</description>

1443 <
bOfft
>3</bitOffset>

1444 <
bWidth
>1</bitWidth>

1445 </
fld
>

1446 <
fld
>

1447 <
me
>
PBKEN
</name>

1448 <
desti
>
PBKEN
</description>

1449 <
bOfft
>2</bitOffset>

1450 <
bWidth
>1</bitWidth>

1451 </
fld
>

1452 <
fld
>

1453 <
me
>
PWAITEN
</name>

1454 <
desti
>
PWAITEN
</description>

1455 <
bOfft
>1</bitOffset>

1456 <
bWidth
>1</bitWidth>

1457 </
fld
>

1458 </
flds
>

1461 <
me
>
SR3
</name>

1462 <
diyName
>
SR3
</displayName>

1463 <
desti
>
FIFO
 
us
 
d
 
u
 

1464 3</
desti
>

1465 <
addssOfft
>0x84</addressOffset>

1466 <
size
>0x20</size>

1467 <
tVue
>0x00000040</resetValue>

1468 <
flds
>

1469 <
fld
>

1470 <
me
>
FEMPT
</name>

1471 <
desti
>
FEMPT
</description>

1472 <
bOfft
>6</bitOffset>

1473 <
bWidth
>1</bitWidth>

1474 <
acss
>
ad
-
ly
</access>

1475 </
fld
>

1476 <
fld
>

1477 <
me
>
IFEN
</name>

1478 <
desti
>
IFEN
</description>

1479 <
bOfft
>5</bitOffset>

1480 <
bWidth
>1</bitWidth>

1481 <
acss
>
ad
-
wre
</access>

1482 </
fld
>

1483 <
fld
>

1484 <
me
>
ILEN
</name>

1485 <
desti
>
ILEN
</description>

1486 <
bOfft
>4</bitOffset>

1487 <
bWidth
>1</bitWidth>

1488 <
acss
>
ad
-
wre
</access>

1489 </
fld
>

1490 <
fld
>

1491 <
me
>
IREN
</name>

1492 <
desti
>
IREN
</description>

1493 <
bOfft
>3</bitOffset>

1494 <
bWidth
>1</bitWidth>

1495 <
acss
>
ad
-
wre
</access>

1496 </
fld
>

1497 <
fld
>

1498 <
me
>
IFS
</name>

1499 <
desti
>
IFS
</description>

1500 <
bOfft
>2</bitOffset>

1501 <
bWidth
>1</bitWidth>

1502 <
acss
>
ad
-
wre
</access>

1503 </
fld
>

1504 <
fld
>

1505 <
me
>
ILS
</name>

1506 <
desti
>
ILS
</description>

1507 <
bOfft
>1</bitOffset>

1508 <
bWidth
>1</bitWidth>

1509 <
acss
>
ad
-
wre
</access>

1510 </
fld
>

1511 <
fld
>

1512 <
me
>
IRS
</name>

1513 <
desti
>
IRS
</description>

1514 <
bOfft
>0</bitOffset>

1515 <
bWidth
>1</bitWidth>

1516 <
acss
>
ad
-
wre
</access>

1517 </
fld
>

1518 </
flds
>

1521 <
me
>
PMEM3
</name>

1522 <
diyName
>
PMEM3
</displayName>

1523 <
desti
>
Comm
 
memy
 
a
 
timg
 

1524 3</
desti
>

1525 <
addssOfft
>0x88</addressOffset>

1526 <
size
>0x20</size>

1527 <
acss
>
ad
-
wre
</access>

1528 <
tVue
>0xFCFCFCFC</resetValue>

1529 <
flds
>

1530 <
fld
>

1531 <
me
>
MEMHIZx
</name>

1532 <
desti
>
MEMHIZx
</description>

1533 <
bOfft
>24</bitOffset>

1534 <
bWidth
>8</bitWidth>

1535 </
fld
>

1536 <
fld
>

1537 <
me
>
MEMHOLDx
</name>

1538 <
desti
>
MEMHOLDx
</description>

1539 <
bOfft
>16</bitOffset>

1540 <
bWidth
>8</bitWidth>

1541 </
fld
>

1542 <
fld
>

1543 <
me
>
MEMWAITx
</name>

1544 <
desti
>
MEMWAITx
</description>

1545 <
bOfft
>8</bitOffset>

1546 <
bWidth
>8</bitWidth>

1547 </
fld
>

1548 <
fld
>

1549 <
me
>
MEMSETx
</name>

1550 <
desti
>
MEMSETx
</description>

1551 <
bOfft
>0</bitOffset>

1552 <
bWidth
>8</bitWidth>

1553 </
fld
>

1554 </
flds
>

1557 <
me
>
PATT3
</name>

1558 <
diyName
>
PATT3
</displayName>

1559 <
desti
>
Aribu
 
memy
 
a
 
timg
 

1560 3</
desti
>

1561 <
addssOfft
>0x8C</addressOffset>

1562 <
size
>0x20</size>

1563 <
acss
>
ad
-
wre
</access>

1564 <
tVue
>0xFCFCFCFC</resetValue>

1565 <
flds
>

1566 <
fld
>

1567 <
me
>
ATTHIZx
</name>

1568 <
desti
>
ATTHIZx
</description>

1569 <
bOfft
>24</bitOffset>

1570 <
bWidth
>8</bitWidth>

1571 </
fld
>

1572 <
fld
>

1573 <
me
>
ATTHOLDx
</name>

1574 <
desti
>
ATTHOLDx
</description>

1575 <
bOfft
>16</bitOffset>

1576 <
bWidth
>8</bitWidth>

1577 </
fld
>

1578 <
fld
>

1579 <
me
>
ATTWAITx
</name>

1580 <
desti
>
ATTWAITx
</description>

1581 <
bOfft
>8</bitOffset>

1582 <
bWidth
>8</bitWidth>

1583 </
fld
>

1584 <
fld
>

1585 <
me
>
ATTSETx
</name>

1586 <
desti
>
ATTSETx
</description>

1587 <
bOfft
>0</bitOffset>

1588 <
bWidth
>8</bitWidth>

1589 </
fld
>

1590 </
flds
>

1593 <
me
>
ECCR3
</name>

1594 <
diyName
>
ECCR3
</displayName>

1595 <
desti
>
ECC
 
su
 3</description>

1596 <
addssOfft
>0x94</addressOffset>

1597 <
size
>0x20</size>

1598 <
acss
>
ad
-
ly
</access>

1599 <
tVue
>0x00000000</resetValue>

1600 <
flds
>

1601 <
fld
>

1602 <
me
>
ECCx
</name>

1603 <
desti
>
ECCx
</description>

1604 <
bOfft
>0</bitOffset>

1605 <
bWidth
>32</bitWidth>

1606 </
fld
>

1607 </
flds
>

1610 <
me
>
PCR4
</name>

1611 <
diyName
>
PCR4
</displayName>

1612 <
desti
>
PC
 
Cd
/
NAND
 
Fsh
 
cڌ
 

1613 4</
desti
>

1614 <
addssOfft
>0xA0</addressOffset>

1615 <
size
>0x20</size>

1616 <
acss
>
ad
-
wre
</access>

1617 <
tVue
>0x00000018</resetValue>

1618 <
flds
>

1619 <
fld
>

1620 <
me
>
ECCPS
</name>

1621 <
desti
>
ECCPS
</description>

1622 <
bOfft
>17</bitOffset>

1623 <
bWidth
>3</bitWidth>

1624 </
fld
>

1625 <
fld
>

1626 <
me
>
TAR
</name>

1627 <
desti
>
TAR
</description>

1628 <
bOfft
>13</bitOffset>

1629 <
bWidth
>4</bitWidth>

1630 </
fld
>

1631 <
fld
>

1632 <
me
>
TCLR
</name>

1633 <
desti
>
TCLR
</description>

1634 <
bOfft
>9</bitOffset>

1635 <
bWidth
>4</bitWidth>

1636 </
fld
>

1637 <
fld
>

1638 <
me
>
ECCEN
</name>

1639 <
desti
>
ECCEN
</description>

1640 <
bOfft
>6</bitOffset>

1641 <
bWidth
>1</bitWidth>

1642 </
fld
>

1643 <
fld
>

1644 <
me
>
PWID
</name>

1645 <
desti
>
PWID
</description>

1646 <
bOfft
>4</bitOffset>

1647 <
bWidth
>2</bitWidth>

1648 </
fld
>

1649 <
fld
>

1650 <
me
>
PTYP
</name>

1651 <
desti
>
PTYP
</description>

1652 <
bOfft
>3</bitOffset>

1653 <
bWidth
>1</bitWidth>

1654 </
fld
>

1655 <
fld
>

1656 <
me
>
PBKEN
</name>

1657 <
desti
>
PBKEN
</description>

1658 <
bOfft
>2</bitOffset>

1659 <
bWidth
>1</bitWidth>

1660 </
fld
>

1661 <
fld
>

1662 <
me
>
PWAITEN
</name>

1663 <
desti
>
PWAITEN
</description>

1664 <
bOfft
>1</bitOffset>

1665 <
bWidth
>1</bitWidth>

1666 </
fld
>

1667 </
flds
>

1670 <
me
>
SR4
</name>

1671 <
diyName
>
SR4
</displayName>

1672 <
desti
>
FIFO
 
us
 
d
 
u
 

1673 4</
desti
>

1674 <
addssOfft
>0xA4</addressOffset>

1675 <
size
>0x20</size>

1676 <
tVue
>0x00000040</resetValue>

1677 <
flds
>

1678 <
fld
>

1679 <
me
>
FEMPT
</name>

1680 <
desti
>
FEMPT
</description>

1681 <
bOfft
>6</bitOffset>

1682 <
bWidth
>1</bitWidth>

1683 <
acss
>
ad
-
ly
</access>

1684 </
fld
>

1685 <
fld
>

1686 <
me
>
IFEN
</name>

1687 <
desti
>
IFEN
</description>

1688 <
bOfft
>5</bitOffset>

1689 <
bWidth
>1</bitWidth>

1690 <
acss
>
ad
-
wre
</access>

1691 </
fld
>

1692 <
fld
>

1693 <
me
>
ILEN
</name>

1694 <
desti
>
ILEN
</description>

1695 <
bOfft
>4</bitOffset>

1696 <
bWidth
>1</bitWidth>

1697 <
acss
>
ad
-
wre
</access>

1698 </
fld
>

1699 <
fld
>

1700 <
me
>
IREN
</name>

1701 <
desti
>
IREN
</description>

1702 <
bOfft
>3</bitOffset>

1703 <
bWidth
>1</bitWidth>

1704 <
acss
>
ad
-
wre
</access>

1705 </
fld
>

1706 <
fld
>

1707 <
me
>
IFS
</name>

1708 <
desti
>
IFS
</description>

1709 <
bOfft
>2</bitOffset>

1710 <
bWidth
>1</bitWidth>

1711 <
acss
>
ad
-
wre
</access>

1712 </
fld
>

1713 <
fld
>

1714 <
me
>
ILS
</name>

1715 <
desti
>
ILS
</description>

1716 <
bOfft
>1</bitOffset>

1717 <
bWidth
>1</bitWidth>

1718 <
acss
>
ad
-
wre
</access>

1719 </
fld
>

1720 <
fld
>

1721 <
me
>
IRS
</name>

1722 <
desti
>
IRS
</description>

1723 <
bOfft
>0</bitOffset>

1724 <
bWidth
>1</bitWidth>

1725 <
acss
>
ad
-
wre
</access>

1726 </
fld
>

1727 </
flds
>

1730 <
me
>
PMEM4
</name>

1731 <
diyName
>
PMEM4
</displayName>

1732 <
desti
>
Comm
 
memy
 
a
 
timg
 

1733 4</
desti
>

1734 <
addssOfft
>0xA8</addressOffset>

1735 <
size
>0x20</size>

1736 <
acss
>
ad
-
wre
</access>

1737 <
tVue
>0xFCFCFCFC</resetValue>

1738 <
flds
>

1739 <
fld
>

1740 <
me
>
MEMHIZx
</name>

1741 <
desti
>
MEMHIZx
</description>

1742 <
bOfft
>24</bitOffset>

1743 <
bWidth
>8</bitWidth>

1744 </
fld
>

1745 <
fld
>

1746 <
me
>
MEMHOLDx
</name>

1747 <
desti
>
MEMHOLDx
</description>

1748 <
bOfft
>16</bitOffset>

1749 <
bWidth
>8</bitWidth>

1750 </
fld
>

1751 <
fld
>

1752 <
me
>
MEMWAITx
</name>

1753 <
desti
>
MEMWAITx
</description>

1754 <
bOfft
>8</bitOffset>

1755 <
bWidth
>8</bitWidth>

1756 </
fld
>

1757 <
fld
>

1758 <
me
>
MEMSETx
</name>

1759 <
desti
>
MEMSETx
</description>

1760 <
bOfft
>0</bitOffset>

1761 <
bWidth
>8</bitWidth>

1762 </
fld
>

1763 </
flds
>

1766 <
me
>
PATT4
</name>

1767 <
diyName
>
PATT4
</displayName>

1768 <
desti
>
Aribu
 
memy
 
a
 
timg
 

1769 4</
desti
>

1770 <
addssOfft
>0xAC</addressOffset>

1771 <
size
>0x20</size>

1772 <
acss
>
ad
-
wre
</access>

1773 <
tVue
>0xFCFCFCFC</resetValue>

1774 <
flds
>

1775 <
fld
>

1776 <
me
>
ATTHIZx
</name>

1777 <
desti
>
ATTHIZx
</description>

1778 <
bOfft
>24</bitOffset>

1779 <
bWidth
>8</bitWidth>

1780 </
fld
>

1781 <
fld
>

1782 <
me
>
ATTHOLDx
</name>

1783 <
desti
>
ATTHOLDx
</description>

1784 <
bOfft
>16</bitOffset>

1785 <
bWidth
>8</bitWidth>

1786 </
fld
>

1787 <
fld
>

1788 <
me
>
ATTWAITx
</name>

1789 <
desti
>
ATTWAITx
</description>

1790 <
bOfft
>8</bitOffset>

1791 <
bWidth
>8</bitWidth>

1792 </
fld
>

1793 <
fld
>

1794 <
me
>
ATTSETx
</name>

1795 <
desti
>
ATTSETx
</description>

1796 <
bOfft
>0</bitOffset>

1797 <
bWidth
>8</bitWidth>

1798 </
fld
>

1799 </
flds
>

1802 <
me
>
PIO4
</name>

1803 <
diyName
>
PIO4
</displayName>

1804 <
desti
>
I
/
O
 
a
 
timg
 4</description>

1805 <
addssOfft
>0xB0</addressOffset>

1806 <
size
>0x20</size>

1807 <
acss
>
ad
-
wre
</access>

1808 <
tVue
>0xFCFCFCFC</resetValue>

1809 <
flds
>

1810 <
fld
>

1811 <
me
>
IOHIZx
</name>

1812 <
desti
>
IOHIZx
</description>

1813 <
bOfft
>24</bitOffset>

1814 <
bWidth
>8</bitWidth>

1815 </
fld
>

1816 <
fld
>

1817 <
me
>
IOHOLDx
</name>

1818 <
desti
>
IOHOLDx
</description>

1819 <
bOfft
>16</bitOffset>

1820 <
bWidth
>8</bitWidth>

1821 </
fld
>

1822 <
fld
>

1823 <
me
>
IOWAITx
</name>

1824 <
desti
>
IOWAITx
</description>

1825 <
bOfft
>8</bitOffset>

1826 <
bWidth
>8</bitWidth>

1827 </
fld
>

1828 <
fld
>

1829 <
me
>
IOSETx
</name>

1830 <
desti
>
IOSETx
</description>

1831 <
bOfft
>0</bitOffset>

1832 <
bWidth
>8</bitWidth>

1833 </
fld
>

1834 </
flds
>

1837 <
me
>
BWTR1
</name>

1838 <
diyName
>
BWTR1
</displayName>

1839 <
desti
>
SRAM
/
NOR
-
Fsh
 
wre
 
timg
 
gis


1840 1</
desti
>

1841 <
addssOfft
>0x104</addressOffset>

1842 <
size
>0x20</size>

1843 <
acss
>
ad
-
wre
</access>

1844 <
tVue
>0x0FFFFFFF</resetValue>

1845 <
flds
>

1846 <
fld
>

1847 <
me
>
ACCMOD
</name>

1848 <
desti
>
ACCMOD
</description>

1849 <
bOfft
>28</bitOffset>

1850 <
bWidth
>2</bitWidth>

1851 </
fld
>

1852 <
fld
>

1853 <
me
>
DATLAT
</name>

1854 <
desti
>
DATLAT
</description>

1855 <
bOfft
>24</bitOffset>

1856 <
bWidth
>4</bitWidth>

1857 </
fld
>

1858 <
fld
>

1859 <
me
>
CLKDIV
</name>

1860 <
desti
>
CLKDIV
</description>

1861 <
bOfft
>20</bitOffset>

1862 <
bWidth
>4</bitWidth>

1863 </
fld
>

1864 <
fld
>

1865 <
me
>
DATAST
</name>

1866 <
desti
>
DATAST
</description>

1867 <
bOfft
>8</bitOffset>

1868 <
bWidth
>8</bitWidth>

1869 </
fld
>

1870 <
fld
>

1871 <
me
>
ADDHLD
</name>

1872 <
desti
>
ADDHLD
</description>

1873 <
bOfft
>4</bitOffset>

1874 <
bWidth
>4</bitWidth>

1875 </
fld
>

1876 <
fld
>

1877 <
me
>
ADDSET
</name>

1878 <
desti
>
ADDSET
</description>

1879 <
bOfft
>0</bitOffset>

1880 <
bWidth
>4</bitWidth>

1881 </
fld
>

1882 </
flds
>

1885 <
me
>
BWTR2
</name>

1886 <
diyName
>
BWTR2
</displayName>

1887 <
desti
>
SRAM
/
NOR
-
Fsh
 
wre
 
timg
 
gis


1888 2</
desti
>

1889 <
addssOfft
>0x10C</addressOffset>

1890 <
size
>0x20</size>

1891 <
acss
>
ad
-
wre
</access>

1892 <
tVue
>0x0FFFFFFF</resetValue>

1893 <
flds
>

1894 <
fld
>

1895 <
me
>
ACCMOD
</name>

1896 <
desti
>
ACCMOD
</description>

1897 <
bOfft
>28</bitOffset>

1898 <
bWidth
>2</bitWidth>

1899 </
fld
>

1900 <
fld
>

1901 <
me
>
DATLAT
</name>

1902 <
desti
>
DATLAT
</description>

1903 <
bOfft
>24</bitOffset>

1904 <
bWidth
>4</bitWidth>

1905 </
fld
>

1906 <
fld
>

1907 <
me
>
CLKDIV
</name>

1908 <
desti
>
CLKDIV
</description>

1909 <
bOfft
>20</bitOffset>

1910 <
bWidth
>4</bitWidth>

1911 </
fld
>

1912 <
fld
>

1913 <
me
>
DATAST
</name>

1914 <
desti
>
DATAST
</description>

1915 <
bOfft
>8</bitOffset>

1916 <
bWidth
>8</bitWidth>

1917 </
fld
>

1918 <
fld
>

1919 <
me
>
ADDHLD
</name>

1920 <
desti
>
ADDHLD
</description>

1921 <
bOfft
>4</bitOffset>

1922 <
bWidth
>4</bitWidth>

1923 </
fld
>

1924 <
fld
>

1925 <
me
>
ADDSET
</name>

1926 <
desti
>
ADDSET
</description>

1927 <
bOfft
>0</bitOffset>

1928 <
bWidth
>4</bitWidth>

1929 </
fld
>

1930 </
flds
>

1933 <
me
>
BWTR3
</name>

1934 <
diyName
>
BWTR3
</displayName>

1935 <
desti
>
SRAM
/
NOR
-
Fsh
 
wre
 
timg
 
gis


1936 3</
desti
>

1937 <
addssOfft
>0x114</addressOffset>

1938 <
size
>0x20</size>

1939 <
acss
>
ad
-
wre
</access>

1940 <
tVue
>0x0FFFFFFF</resetValue>

1941 <
flds
>

1942 <
fld
>

1943 <
me
>
ACCMOD
</name>

1944 <
desti
>
ACCMOD
</description>

1945 <
bOfft
>28</bitOffset>

1946 <
bWidth
>2</bitWidth>

1947 </
fld
>

1948 <
fld
>

1949 <
me
>
DATLAT
</name>

1950 <
desti
>
DATLAT
</description>

1951 <
bOfft
>24</bitOffset>

1952 <
bWidth
>4</bitWidth>

1953 </
fld
>

1954 <
fld
>

1955 <
me
>
CLKDIV
</name>

1956 <
desti
>
CLKDIV
</description>

1957 <
bOfft
>20</bitOffset>

1958 <
bWidth
>4</bitWidth>

1959 </
fld
>

1960 <
fld
>

1961 <
me
>
DATAST
</name>

1962 <
desti
>
DATAST
</description>

1963 <
bOfft
>8</bitOffset>

1964 <
bWidth
>8</bitWidth>

1965 </
fld
>

1966 <
fld
>

1967 <
me
>
ADDHLD
</name>

1968 <
desti
>
ADDHLD
</description>

1969 <
bOfft
>4</bitOffset>

1970 <
bWidth
>4</bitWidth>

1971 </
fld
>

1972 <
fld
>

1973 <
me
>
ADDSET
</name>

1974 <
desti
>
ADDSET
</description>

1975 <
bOfft
>0</bitOffset>

1976 <
bWidth
>4</bitWidth>

1977 </
fld
>

1978 </
flds
>

1981 <
me
>
BWTR4
</name>

1982 <
diyName
>
BWTR4
</displayName>

1983 <
desti
>
SRAM
/
NOR
-
Fsh
 
wre
 
timg
 
gis


1984 4</
desti
>

1985 <
addssOfft
>0x11C</addressOffset>

1986 <
size
>0x20</size>

1987 <
acss
>
ad
-
wre
</access>

1988 <
tVue
>0x0FFFFFFF</resetValue>

1989 <
flds
>

1990 <
fld
>

1991 <
me
>
ACCMOD
</name>

1992 <
desti
>
ACCMOD
</description>

1993 <
bOfft
>28</bitOffset>

1994 <
bWidth
>2</bitWidth>

1995 </
fld
>

1996 <
fld
>

1997 <
me
>
DATLAT
</name>

1998 <
desti
>
DATLAT
</description>

1999 <
bOfft
>24</bitOffset>

2000 <
bWidth
>4</bitWidth>

2001 </
fld
>

2002 <
fld
>

2003 <
me
>
CLKDIV
</name>

2004 <
desti
>
CLKDIV
</description>

2005 <
bOfft
>20</bitOffset>

2006 <
bWidth
>4</bitWidth>

2007 </
fld
>

2008 <
fld
>

2009 <
me
>
DATAST
</name>

2010 <
desti
>
DATAST
</description>

2011 <
bOfft
>8</bitOffset>

2012 <
bWidth
>8</bitWidth>

2013 </
fld
>

2014 <
fld
>

2015 <
me
>
ADDHLD
</name>

2016 <
desti
>
ADDHLD
</description>

2017 <
bOfft
>4</bitOffset>

2018 <
bWidth
>4</bitWidth>

2019 </
fld
>

2020 <
fld
>

2021 <
me
>
ADDSET
</name>

2022 <
desti
>
ADDSET
</description>

2023 <
bOfft
>0</bitOffset>

2024 <
bWidth
>4</bitWidth>

2025 </
fld
>

2026 </
flds
>

2028 </
gis
>

2029 </
rh
>

2030 <
rh
>

2031 <
me
>
DBG
</name>

2032 <
desti
>
Debug
 
sut
</description>

2033 <
groupName
>
DBG
</groupName>

2034 <
baAddss
>0xE0042000</baseAddress>

2035 <
addssBlock
>

2036 <
offt
>0x0</offset>

2037 <
size
>0x400</size>

2038 <
uge
>
gis
</usage>

2039 </
addssBlock
>

2040 <
gis
>

2042 <
me
>
DBGMCU_IDCODE
</name>

2043 <
diyName
>
DBGMCU_IDCODE
</displayName>

2044 <
desti
>
IDCODE
</description>

2045 <
addssOfft
>0x0</addressOffset>

2046 <
size
>0x20</size>

2047 <
acss
>
ad
-
ly
</access>

2048 <
tVue
>0x10006411</resetValue>

2049 <
flds
>

2050 <
fld
>

2051 <
me
>
DEV_ID
</name>

2052 <
desti
>
DEV_ID
</description>

2053 <
bOfft
>0</bitOffset>

2054 <
bWidth
>12</bitWidth>

2055 </
fld
>

2056 <
fld
>

2057 <
me
>
REV_ID
</name>

2058 <
desti
>
REV_ID
</description>

2059 <
bOfft
>16</bitOffset>

2060 <
bWidth
>16</bitWidth>

2061 </
fld
>

2062 </
flds
>

2065 <
me
>
DBGMCU_CR
</name>

2066 <
diyName
>
DBGMCU_CR
</displayName>

2067 <
desti
>
Cڌ
 
Regi
</description>

2068 <
addssOfft
>0x4</addressOffset>

2069 <
size
>0x20</size>

2070 <
acss
>
ad
-
wre
</access>

2071 <
tVue
>0x00000000</resetValue>

2072 <
flds
>

2073 <
fld
>

2074 <
me
>
DBG_SLEEP
</name>

2075 <
desti
>
DBG_SLEEP
</description>

2076 <
bOfft
>0</bitOffset>

2077 <
bWidth
>1</bitWidth>

2078 </
fld
>

2079 <
fld
>

2080 <
me
>
DBG_STOP
</name>

2081 <
desti
>
DBG_STOP
</description>

2082 <
bOfft
>1</bitOffset>

2083 <
bWidth
>1</bitWidth>

2084 </
fld
>

2085 <
fld
>

2086 <
me
>
DBG_STANDBY
</name>

2087 <
desti
>
DBG_STANDBY
</description>

2088 <
bOfft
>2</bitOffset>

2089 <
bWidth
>1</bitWidth>

2090 </
fld
>

2091 <
fld
>

2092 <
me
>
TRACE_IOEN
</name>

2093 <
desti
>
TRACE_IOEN
</description>

2094 <
bOfft
>5</bitOffset>

2095 <
bWidth
>1</bitWidth>

2096 </
fld
>

2097 <
fld
>

2098 <
me
>
TRACE_MODE
</name>

2099 <
desti
>
TRACE_MODE
</description>

2100 <
bOfft
>6</bitOffset>

2101 <
bWidth
>2</bitWidth>

2102 </
fld
>

2103 <
fld
>

2104 <
me
>
DBG_I2C2_SMBUS_TIMEOUT
</name>

2105 <
desti
>
DBG_I2C2_SMBUS_TIMEOUT
</description>

2106 <
bOfft
>16</bitOffset>

2107 <
bWidth
>1</bitWidth>

2108 </
fld
>

2109 <
fld
>

2110 <
me
>
DBG_TIM8_STOP
</name>

2111 <
desti
>
DBG_TIM8_STOP
</description>

2112 <
bOfft
>17</bitOffset>

2113 <
bWidth
>1</bitWidth>

2114 </
fld
>

2115 <
fld
>

2116 <
me
>
DBG_TIM5_STOP
</name>

2117 <
desti
>
DBG_TIM5_STOP
</description>

2118 <
bOfft
>18</bitOffset>

2119 <
bWidth
>1</bitWidth>

2120 </
fld
>

2121 <
fld
>

2122 <
me
>
DBG_TIM6_STOP
</name>

2123 <
desti
>
DBG_TIM6_STOP
</description>

2124 <
bOfft
>19</bitOffset>

2125 <
bWidth
>1</bitWidth>

2126 </
fld
>

2127 <
fld
>

2128 <
me
>
DBG_TIM7_STOP
</name>

2129 <
desti
>
DBG_TIM7_STOP
</description>

2130 <
bOfft
>20</bitOffset>

2131 <
bWidth
>1</bitWidth>

2132 </
fld
>

2133 </
flds
>

2136 <
me
>
DBGMCU_APB1_FZ
</name>

2137 <
diyName
>
DBGMCU_APB1_FZ
</displayName>

2138 <
desti
>
Debug
 
MCU
 
APB1
 
Feze
 
gie
</description>

2139 <
addssOfft
>0x8</addressOffset>

2140 <
size
>0x20</size>

2141 <
acss
>
ad
-
wre
</access>

2142 <
tVue
>0x00000000</resetValue>

2143 <
flds
>

2144 <
fld
>

2145 <
me
>
DBG_TIM2_STOP
</name>

2146 <
desti
>
DBG_TIM2_STOP
</description>

2147 <
bOfft
>0</bitOffset>

2148 <
bWidth
>1</bitWidth>

2149 </
fld
>

2150 <
fld
>

2151 <
me
>
DBG_TIM3_STOP
</name>

2152 <
desti
>
DBG_TIM3
 
_STOP
</description>

2153 <
bOfft
>1</bitOffset>

2154 <
bWidth
>1</bitWidth>

2155 </
fld
>

2156 <
fld
>

2157 <
me
>
DBG_TIM4_STOP
</name>

2158 <
desti
>
DBG_TIM4_STOP
</description>

2159 <
bOfft
>2</bitOffset>

2160 <
bWidth
>1</bitWidth>

2161 </
fld
>

2162 <
fld
>

2163 <
me
>
DBG_TIM5_STOP
</name>

2164 <
desti
>
DBG_TIM5_STOP
</description>

2165 <
bOfft
>3</bitOffset>

2166 <
bWidth
>1</bitWidth>

2167 </
fld
>

2168 <
fld
>

2169 <
me
>
DBG_TIM6_STOP
</name>

2170 <
desti
>
DBG_TIM6_STOP
</description>

2171 <
bOfft
>4</bitOffset>

2172 <
bWidth
>1</bitWidth>

2173 </
fld
>

2174 <
fld
>

2175 <
me
>
DBG_TIM7_STOP
</name>

2176 <
desti
>
DBG_TIM7_STOP
</description>

2177 <
bOfft
>5</bitOffset>

2178 <
bWidth
>1</bitWidth>

2179 </
fld
>

2180 <
fld
>

2181 <
me
>
DBG_TIM12_STOP
</name>

2182 <
desti
>
DBG_TIM12_STOP
</description>

2183 <
bOfft
>6</bitOffset>

2184 <
bWidth
>1</bitWidth>

2185 </
fld
>

2186 <
fld
>

2187 <
me
>
DBG_TIM13_STOP
</name>

2188 <
desti
>
DBG_TIM13_STOP
</description>

2189 <
bOfft
>7</bitOffset>

2190 <
bWidth
>1</bitWidth>

2191 </
fld
>

2192 <
fld
>

2193 <
me
>
DBG_TIM14_STOP
</name>

2194 <
desti
>
DBG_TIM14_STOP
</description>

2195 <
bOfft
>8</bitOffset>

2196 <
bWidth
>1</bitWidth>

2197 </
fld
>

2198 <
fld
>

2199 <
me
>
DBG_WWDG_STOP
</name>

2200 <
desti
>
DBG_WWDG_STOP
</description>

2201 <
bOfft
>11</bitOffset>

2202 <
bWidth
>1</bitWidth>

2203 </
fld
>

2204 <
fld
>

2205 <
me
>
DBG_IWDEG_STOP
</name>

2206 <
desti
>
DBG_IWDEG_STOP
</description>

2207 <
bOfft
>12</bitOffset>

2208 <
bWidth
>1</bitWidth>

2209 </
fld
>

2210 <
fld
>

2211 <
me
>
DBG_J2C1_SMBUS_TIMEOUT
</name>

2212 <
desti
>
DBG_J2C1_SMBUS_TIMEOUT
</description>

2213 <
bOfft
>21</bitOffset>

2214 <
bWidth
>1</bitWidth>

2215 </
fld
>

2216 <
fld
>

2217 <
me
>
DBG_J2C2_SMBUS_TIMEOUT
</name>

2218 <
desti
>
DBG_J2C2_SMBUS_TIMEOUT
</description>

2219 <
bOfft
>22</bitOffset>

2220 <
bWidth
>1</bitWidth>

2221 </
fld
>

2222 <
fld
>

2223 <
me
>
DBG_J2C3SMBUS_TIMEOUT
</name>

2224 <
desti
>
DBG_J2C3SMBUS_TIMEOUT
</description>

2225 <
bOfft
>23</bitOffset>

2226 <
bWidth
>1</bitWidth>

2227 </
fld
>

2228 <
fld
>

2229 <
me
>
DBG_CAN1_STOP
</name>

2230 <
desti
>
DBG_CAN1_STOP
</description>

2231 <
bOfft
>25</bitOffset>

2232 <
bWidth
>1</bitWidth>

2233 </
fld
>

2234 <
fld
>

2235 <
me
>
DBG_CAN2_STOP
</name>

2236 <
desti
>
DBG_CAN2_STOP
</description>

2237 <
bOfft
>26</bitOffset>

2238 <
bWidth
>1</bitWidth>

2239 </
fld
>

2240 </
flds
>

2243 <
me
>
DBGMCU_APB2_FZ
</name>

2244 <
diyName
>
DBGMCU_APB2_FZ
</displayName>

2245 <
desti
>
Debug
 
MCU
 
APB2
 
Feze
 
gie
</description>

2246 <
addssOfft
>0xC</addressOffset>

2247 <
size
>0x20</size>

2248 <
acss
>
ad
-
wre
</access>

2249 <
tVue
>0x00000000</resetValue>

2250 <
flds
>

2251 <
fld
>

2252 <
me
>
DBG_TIM1_STOP
</name>

2253 <
desti
>
TIM1
 
cou
 
ݳd
 
wh
 
ce
 
is


2254 
hd
</
desti
>

2255 <
bOfft
>0</bitOffset>

2256 <
bWidth
>1</bitWidth>

2257 </
fld
>

2258 <
fld
>

2259 <
me
>
DBG_TIM8_STOP
</name>

2260 <
desti
>
TIM8
 
cou
 
ݳd
 
wh
 
ce
 
is


2261 
hd
</
desti
>

2262 <
bOfft
>1</bitOffset>

2263 <
bWidth
>1</bitWidth>

2264 </
fld
>

2265 <
fld
>

2266 <
me
>
DBG_TIM9_STOP
</name>

2267 <
desti
>
TIM9
 
cou
 
ݳd
 
wh
 
ce
 
is


2268 
hd
</
desti
>

2269 <
bOfft
>16</bitOffset>

2270 <
bWidth
>1</bitWidth>

2271 </
fld
>

2272 <
fld
>

2273 <
me
>
DBG_TIM10_STOP
</name>

2274 <
desti
>
TIM10
 
cou
 
ݳd
 
wh
 
ce
 
is


2275 
hd
</
desti
>

2276 <
bOfft
>17</bitOffset>

2277 <
bWidth
>1</bitWidth>

2278 </
fld
>

2279 <
fld
>

2280 <
me
>
DBG_TIM11_STOP
</name>

2281 <
desti
>
TIM11
 
cou
 
ݳd
 
wh
 
ce
 
is


2282 
hd
</
desti
>

2283 <
bOfft
>18</bitOffset>

2284 <
bWidth
>1</bitWidth>

2285 </
fld
>

2286 </
flds
>

2288 </
gis
>

2289 </
rh
>

2290 <
rh
>

2291 <
me
>
DMA2
</name>

2292 <
desti
>
DMA
 
cڌr
</description>

2293 <
groupName
>
DMA
</groupName>

2294 <
baAddss
>0x40026400</baseAddress>

2295 <
addssBlock
>

2296 <
offt
>0x0</offset>

2297 <
size
>0x400</size>

2298 <
uge
>
gis
</usage>

2299 </
addssBlock
>

2300 <
u
>

2301 <
me
>
DMA2_Sm0_IRQ
</name>

2302 <
desti
>
DMA2
 
Sm0
 
glob
 
u
</description>

2303 <
vue
>56</value>

2304 </
u
>

2305 <
u
>

2306 <
me
>
DMA2_Sm1_IRQ
</name>

2307 <
desti
>
DMA2
 
Sm1
 
glob
 
u
</description>

2308 <
vue
>57</value>

2309 </
u
>

2310 <
u
>

2311 <
me
>
DMA2_Sm2_IRQ
</name>

2312 <
desti
>
DMA2
 
Sm2
 
glob
 
u
</description>

2313 <
vue
>58</value>

2314 </
u
>

2315 <
u
>

2316 <
me
>
DMA2_Sm3_IRQ
</name>

2317 <
desti
>
DMA2
 
Sm3
 
glob
 
u
</description>

2318 <
vue
>59</value>

2319 </
u
>

2320 <
u
>

2321 <
me
>
DMA2_Sm4_IRQ
</name>

2322 <
desti
>
DMA2
 
Sm4
 
glob
 
u
</description>

2323 <
vue
>60</value>

2324 </
u
>

2325 <
u
>

2326 <
me
>
DMA2_Sm5_IRQ
</name>

2327 <
desti
>
DMA2
 
Sm5
 
glob
 
u
</description>

2328 <
vue
>68</value>

2329 </
u
>

2330 <
u
>

2331 <
me
>
DMA2_Sm6_IRQ
</name>

2332 <
desti
>
DMA2
 
Sm6
 
glob
 
u
</description>

2333 <
vue
>69</value>

2334 </
u
>

2335 <
u
>

2336 <
me
>
DMA2_Sm7_IRQ
</name>

2337 <
desti
>
DMA2
 
Sm7
 
glob
 
u
</description>

2338 <
vue
>70</value>

2339 </
u
>

2340 <
gis
>

2342 <
me
>
LISR
</name>

2343 <
diyName
>
LISR
</displayName>

2344 <
desti
>
low
 
u
 
us
 </description>

2345 <
addssOfft
>0x0</addressOffset>

2346 <
size
>0x20</size>

2347 <
acss
>
ad
-
ly
</access>

2348 <
tVue
>0x00000000</resetValue>

2349 <
flds
>

2350 <
fld
>

2351 <
me
>
TCIF3
</name>

2352 <
desti
>
Sm
 
x
 
sr
 
come
 
u


2353 
ag
 (
x
 = 3..0)</
desti
>

2354 <
bOfft
>27</bitOffset>

2355 <
bWidth
>1</bitWidth>

2356 </
fld
>

2357 <
fld
>

2358 <
me
>
HTIF3
</name>

2359 <
desti
>
Sm
 
x
 
hf
 
sr
 
u
 
ag


2360 (
x
=3..0)</
desti
>

2361 <
bOfft
>26</bitOffset>

2362 <
bWidth
>1</bitWidth>

2363 </
fld
>

2364 <
fld
>

2365 <
me
>
TEIF3
</name>

2366 <
desti
>
Sm
 
x
 
sr
 
r
 
u
 
ag


2367 (
x
=3..0)</
desti
>

2368 <
bOfft
>25</bitOffset>

2369 <
bWidth
>1</bitWidth>

2370 </
fld
>

2371 <
fld
>

2372 <
me
>
DMEIF3
</name>

2373 <
desti
>
Sm
 
x
 
de
 
mode
 
r
 
u


2374 
ag
 (
x
=3..0)</
desti
>

2375 <
bOfft
>24</bitOffset>

2376 <
bWidth
>1</bitWidth>

2377 </
fld
>

2378 <
fld
>

2379 <
me
>
FEIF3
</name>

2380 <
desti
>
Sm
 
x
 
FIFO
 
r
 
u
 
ag


2381 (
x
=3..0)</
desti
>

2382 <
bOfft
>22</bitOffset>

2383 <
bWidth
>1</bitWidth>

2384 </
fld
>

2385 <
fld
>

2386 <
me
>
TCIF2
</name>

2387 <
desti
>
Sm
 
x
 
sr
 
come
 
u


2388 
ag
 (
x
 = 3..0)</
desti
>

2389 <
bOfft
>21</bitOffset>

2390 <
bWidth
>1</bitWidth>

2391 </
fld
>

2392 <
fld
>

2393 <
me
>
HTIF2
</name>

2394 <
desti
>
Sm
 
x
 
hf
 
sr
 
u
 
ag


2395 (
x
=3..0)</
desti
>

2396 <
bOfft
>20</bitOffset>

2397 <
bWidth
>1</bitWidth>

2398 </
fld
>

2399 <
fld
>

2400 <
me
>
TEIF2
</name>

2401 <
desti
>
Sm
 
x
 
sr
 
r
 
u
 
ag


2402 (
x
=3..0)</
desti
>

2403 <
bOfft
>19</bitOffset>

2404 <
bWidth
>1</bitWidth>

2405 </
fld
>

2406 <
fld
>

2407 <
me
>
DMEIF2
</name>

2408 <
desti
>
Sm
 
x
 
de
 
mode
 
r
 
u


2409 
ag
 (
x
=3..0)</
desti
>

2410 <
bOfft
>18</bitOffset>

2411 <
bWidth
>1</bitWidth>

2412 </
fld
>

2413 <
fld
>

2414 <
me
>
FEIF2
</name>

2415 <
desti
>
Sm
 
x
 
FIFO
 
r
 
u
 
ag


2416 (
x
=3..0)</
desti
>

2417 <
bOfft
>16</bitOffset>

2418 <
bWidth
>1</bitWidth>

2419 </
fld
>

2420 <
fld
>

2421 <
me
>
TCIF1
</name>

2422 <
desti
>
Sm
 
x
 
sr
 
come
 
u


2423 
ag
 (
x
 = 3..0)</
desti
>

2424 <
bOfft
>11</bitOffset>

2425 <
bWidth
>1</bitWidth>

2426 </
fld
>

2427 <
fld
>

2428 <
me
>
HTIF1
</name>

2429 <
desti
>
Sm
 
x
 
hf
 
sr
 
u
 
ag


2430 (
x
=3..0)</
desti
>

2431 <
bOfft
>10</bitOffset>

2432 <
bWidth
>1</bitWidth>

2433 </
fld
>

2434 <
fld
>

2435 <
me
>
TEIF1
</name>

2436 <
desti
>
Sm
 
x
 
sr
 
r
 
u
 
ag


2437 (
x
=3..0)</
desti
>

2438 <
bOfft
>9</bitOffset>

2439 <
bWidth
>1</bitWidth>

2440 </
fld
>

2441 <
fld
>

2442 <
me
>
DMEIF1
</name>

2443 <
desti
>
Sm
 
x
 
de
 
mode
 
r
 
u


2444 
ag
 (
x
=3..0)</
desti
>

2445 <
bOfft
>8</bitOffset>

2446 <
bWidth
>1</bitWidth>

2447 </
fld
>

2448 <
fld
>

2449 <
me
>
FEIF1
</name>

2450 <
desti
>
Sm
 
x
 
FIFO
 
r
 
u
 
ag


2451 (
x
=3..0)</
desti
>

2452 <
bOfft
>6</bitOffset>

2453 <
bWidth
>1</bitWidth>

2454 </
fld
>

2455 <
fld
>

2456 <
me
>
TCIF0
</name>

2457 <
desti
>
Sm
 
x
 
sr
 
come
 
u


2458 
ag
 (
x
 = 3..0)</
desti
>

2459 <
bOfft
>5</bitOffset>

2460 <
bWidth
>1</bitWidth>

2461 </
fld
>

2462 <
fld
>

2463 <
me
>
HTIF0
</name>

2464 <
desti
>
Sm
 
x
 
hf
 
sr
 
u
 
ag


2465 (
x
=3..0)</
desti
>

2466 <
bOfft
>4</bitOffset>

2467 <
bWidth
>1</bitWidth>

2468 </
fld
>

2469 <
fld
>

2470 <
me
>
TEIF0
</name>

2471 <
desti
>
Sm
 
x
 
sr
 
r
 
u
 
ag


2472 (
x
=3..0)</
desti
>

2473 <
bOfft
>3</bitOffset>

2474 <
bWidth
>1</bitWidth>

2475 </
fld
>

2476 <
fld
>

2477 <
me
>
DMEIF0
</name>

2478 <
desti
>
Sm
 
x
 
de
 
mode
 
r
 
u


2479 
ag
 (
x
=3..0)</
desti
>

2480 <
bOfft
>2</bitOffset>

2481 <
bWidth
>1</bitWidth>

2482 </
fld
>

2483 <
fld
>

2484 <
me
>
FEIF0
</name>

2485 <
desti
>
Sm
 
x
 
FIFO
 
r
 
u
 
ag


2486 (
x
=3..0)</
desti
>

2487 <
bOfft
>0</bitOffset>

2488 <
bWidth
>1</bitWidth>

2489 </
fld
>

2490 </
flds
>

2493 <
me
>
HISR
</name>

2494 <
diyName
>
HISR
</displayName>

2495 <
desti
>
high
 
u
 
us
 </description>

2496 <
addssOfft
>0x4</addressOffset>

2497 <
size
>0x20</size>

2498 <
acss
>
ad
-
ly
</access>

2499 <
tVue
>0x00000000</resetValue>

2500 <
flds
>

2501 <
fld
>

2502 <
me
>
TCIF7
</name>

2503 <
desti
>
Sm
 
x
 
sr
 
come
 
u


2504 
ag
 (
x
=7..4)</
desti
>

2505 <
bOfft
>27</bitOffset>

2506 <
bWidth
>1</bitWidth>

2507 </
fld
>

2508 <
fld
>

2509 <
me
>
HTIF7
</name>

2510 <
desti
>
Sm
 
x
 
hf
 
sr
 
u
 
ag


2511 (
x
=7..4)</
desti
>

2512 <
bOfft
>26</bitOffset>

2513 <
bWidth
>1</bitWidth>

2514 </
fld
>

2515 <
fld
>

2516 <
me
>
TEIF7
</name>

2517 <
desti
>
Sm
 
x
 
sr
 
r
 
u
 
ag


2518 (
x
=7..4)</
desti
>

2519 <
bOfft
>25</bitOffset>

2520 <
bWidth
>1</bitWidth>

2521 </
fld
>

2522 <
fld
>

2523 <
me
>
DMEIF7
</name>

2524 <
desti
>
Sm
 
x
 
de
 
mode
 
r
 
u


2525 
ag
 (
x
=7..4)</
desti
>

2526 <
bOfft
>24</bitOffset>

2527 <
bWidth
>1</bitWidth>

2528 </
fld
>

2529 <
fld
>

2530 <
me
>
FEIF7
</name>

2531 <
desti
>
Sm
 
x
 
FIFO
 
r
 
u
 
ag


2532 (
x
=7..4)</
desti
>

2533 <
bOfft
>22</bitOffset>

2534 <
bWidth
>1</bitWidth>

2535 </
fld
>

2536 <
fld
>

2537 <
me
>
TCIF6
</name>

2538 <
desti
>
Sm
 
x
 
sr
 
come
 
u


2539 
ag
 (
x
=7..4)</
desti
>

2540 <
bOfft
>21</bitOffset>

2541 <
bWidth
>1</bitWidth>

2542 </
fld
>

2543 <
fld
>

2544 <
me
>
HTIF6
</name>

2545 <
desti
>
Sm
 
x
 
hf
 
sr
 
u
 
ag


2546 (
x
=7..4)</
desti
>

2547 <
bOfft
>20</bitOffset>

2548 <
bWidth
>1</bitWidth>

2549 </
fld
>

2550 <
fld
>

2551 <
me
>
TEIF6
</name>

2552 <
desti
>
Sm
 
x
 
sr
 
r
 
u
 
ag


2553 (
x
=7..4)</
desti
>

2554 <
bOfft
>19</bitOffset>

2555 <
bWidth
>1</bitWidth>

2556 </
fld
>

2557 <
fld
>

2558 <
me
>
DMEIF6
</name>

2559 <
desti
>
Sm
 
x
 
de
 
mode
 
r
 
u


2560 
ag
 (
x
=7..4)</
desti
>

2561 <
bOfft
>18</bitOffset>

2562 <
bWidth
>1</bitWidth>

2563 </
fld
>

2564 <
fld
>

2565 <
me
>
FEIF6
</name>

2566 <
desti
>
Sm
 
x
 
FIFO
 
r
 
u
 
ag


2567 (
x
=7..4)</
desti
>

2568 <
bOfft
>16</bitOffset>

2569 <
bWidth
>1</bitWidth>

2570 </
fld
>

2571 <
fld
>

2572 <
me
>
TCIF5
</name>

2573 <
desti
>
Sm
 
x
 
sr
 
come
 
u


2574 
ag
 (
x
=7..4)</
desti
>

2575 <
bOfft
>11</bitOffset>

2576 <
bWidth
>1</bitWidth>

2577 </
fld
>

2578 <
fld
>

2579 <
me
>
HTIF5
</name>

2580 <
desti
>
Sm
 
x
 
hf
 
sr
 
u
 
ag


2581 (
x
=7..4)</
desti
>

2582 <
bOfft
>10</bitOffset>

2583 <
bWidth
>1</bitWidth>

2584 </
fld
>

2585 <
fld
>

2586 <
me
>
TEIF5
</name>

2587 <
desti
>
Sm
 
x
 
sr
 
r
 
u
 
ag


2588 (
x
=7..4)</
desti
>

2589 <
bOfft
>9</bitOffset>

2590 <
bWidth
>1</bitWidth>

2591 </
fld
>

2592 <
fld
>

2593 <
me
>
DMEIF5
</name>

2594 <
desti
>
Sm
 
x
 
de
 
mode
 
r
 
u


2595 
ag
 (
x
=7..4)</
desti
>

2596 <
bOfft
>8</bitOffset>

2597 <
bWidth
>1</bitWidth>

2598 </
fld
>

2599 <
fld
>

2600 <
me
>
FEIF5
</name>

2601 <
desti
>
Sm
 
x
 
FIFO
 
r
 
u
 
ag


2602 (
x
=7..4)</
desti
>

2603 <
bOfft
>6</bitOffset>

2604 <
bWidth
>1</bitWidth>

2605 </
fld
>

2606 <
fld
>

2607 <
me
>
TCIF4
</name>

2608 <
desti
>
Sm
 
x
 
sr
 
come
 
u


2609 
ag
 (
x
=7..4)</
desti
>

2610 <
bOfft
>5</bitOffset>

2611 <
bWidth
>1</bitWidth>

2612 </
fld
>

2613 <
fld
>

2614 <
me
>
HTIF4
</name>

2615 <
desti
>
Sm
 
x
 
hf
 
sr
 
u
 
ag


2616 (
x
=7..4)</
desti
>

2617 <
bOfft
>4</bitOffset>

2618 <
bWidth
>1</bitWidth>

2619 </
fld
>

2620 <
fld
>

2621 <
me
>
TEIF4
</name>

2622 <
desti
>
Sm
 
x
 
sr
 
r
 
u
 
ag


2623 (
x
=7..4)</
desti
>

2624 <
bOfft
>3</bitOffset>

2625 <
bWidth
>1</bitWidth>

2626 </
fld
>

2627 <
fld
>

2628 <
me
>
DMEIF4
</name>

2629 <
desti
>
Sm
 
x
 
de
 
mode
 
r
 
u


2630 
ag
 (
x
=7..4)</
desti
>

2631 <
bOfft
>2</bitOffset>

2632 <
bWidth
>1</bitWidth>

2633 </
fld
>

2634 <
fld
>

2635 <
me
>
FEIF4
</name>

2636 <
desti
>
Sm
 
x
 
FIFO
 
r
 
u
 
ag


2637 (
x
=7..4)</
desti
>

2638 <
bOfft
>0</bitOffset>

2639 <
bWidth
>1</bitWidth>

2640 </
fld
>

2641 </
flds
>

2644 <
me
>
LIFCR
</name>

2645 <
diyName
>
LIFCR
</displayName>

2646 <
desti
>
low
 
u
 
ag
 
r


2647 </
desti
>

2648 <
addssOfft
>0x8</addressOffset>

2649 <
size
>0x20</size>

2650 <
acss
>
ad
-
wre
</access>

2651 <
tVue
>0x00000000</resetValue>

2652 <
flds
>

2653 <
fld
>

2654 <
me
>
CTCIF3
</name>

2655 <
desti
>
Sm
 
x
 
r
 
sr
 
come


2656 
u
 
ag
 (
x
 = 3..0)</
desti
>

2657 <
bOfft
>27</bitOffset>

2658 <
bWidth
>1</bitWidth>

2659 </
fld
>

2660 <
fld
>

2661 <
me
>
CHTIF3
</name>

2662 <
desti
>
Sm
 
x
 
r
 
hf
 
sr
 
u


2663 
ag
 (
x
 = 3..0)</
desti
>

2664 <
bOfft
>26</bitOffset>

2665 <
bWidth
>1</bitWidth>

2666 </
fld
>

2667 <
fld
>

2668 <
me
>
CTEIF3
</name>

2669 <
desti
>
Sm
 
x
 
r
 
sr
 
r
 
u


2670 
ag
 (
x
 = 3..0)</
desti
>

2671 <
bOfft
>25</bitOffset>

2672 <
bWidth
>1</bitWidth>

2673 </
fld
>

2674 <
fld
>

2675 <
me
>
CDMEIF3
</name>

2676 <
desti
>
Sm
 
x
 
r
 
de
 
mode
 
r


2677 
u
 
ag
 (
x
 = 3..0)</
desti
>

2678 <
bOfft
>24</bitOffset>

2679 <
bWidth
>1</bitWidth>

2680 </
fld
>

2681 <
fld
>

2682 <
me
>
CFEIF3
</name>

2683 <
desti
>
Sm
 
x
 
r
 
FIFO
 
r
 
u
 
ag


2684 (
x
 = 3..0)</
desti
>

2685 <
bOfft
>22</bitOffset>

2686 <
bWidth
>1</bitWidth>

2687 </
fld
>

2688 <
fld
>

2689 <
me
>
CTCIF2
</name>

2690 <
desti
>
Sm
 
x
 
r
 
sr
 
come


2691 
u
 
ag
 (
x
 = 3..0)</
desti
>

2692 <
bOfft
>21</bitOffset>

2693 <
bWidth
>1</bitWidth>

2694 </
fld
>

2695 <
fld
>

2696 <
me
>
CHTIF2
</name>

2697 <
desti
>
Sm
 
x
 
r
 
hf
 
sr
 
u


2698 
ag
 (
x
 = 3..0)</
desti
>

2699 <
bOfft
>20</bitOffset>

2700 <
bWidth
>1</bitWidth>

2701 </
fld
>

2702 <
fld
>

2703 <
me
>
CTEIF2
</name>

2704 <
desti
>
Sm
 
x
 
r
 
sr
 
r
 
u


2705 
ag
 (
x
 = 3..0)</
desti
>

2706 <
bOfft
>19</bitOffset>

2707 <
bWidth
>1</bitWidth>

2708 </
fld
>

2709 <
fld
>

2710 <
me
>
CDMEIF2
</name>

2711 <
desti
>
Sm
 
x
 
r
 
de
 
mode
 
r


2712 
u
 
ag
 (
x
 = 3..0)</
desti
>

2713 <
bOfft
>18</bitOffset>

2714 <
bWidth
>1</bitWidth>

2715 </
fld
>

2716 <
fld
>

2717 <
me
>
CFEIF2
</name>

2718 <
desti
>
Sm
 
x
 
r
 
FIFO
 
r
 
u
 
ag


2719 (
x
 = 3..0)</
desti
>

2720 <
bOfft
>16</bitOffset>

2721 <
bWidth
>1</bitWidth>

2722 </
fld
>

2723 <
fld
>

2724 <
me
>
CTCIF1
</name>

2725 <
desti
>
Sm
 
x
 
r
 
sr
 
come


2726 
u
 
ag
 (
x
 = 3..0)</
desti
>

2727 <
bOfft
>11</bitOffset>

2728 <
bWidth
>1</bitWidth>

2729 </
fld
>

2730 <
fld
>

2731 <
me
>
CHTIF1
</name>

2732 <
desti
>
Sm
 
x
 
r
 
hf
 
sr
 
u


2733 
ag
 (
x
 = 3..0)</
desti
>

2734 <
bOfft
>10</bitOffset>

2735 <
bWidth
>1</bitWidth>

2736 </
fld
>

2737 <
fld
>

2738 <
me
>
CTEIF1
</name>

2739 <
desti
>
Sm
 
x
 
r
 
sr
 
r
 
u


2740 
ag
 (
x
 = 3..0)</
desti
>

2741 <
bOfft
>9</bitOffset>

2742 <
bWidth
>1</bitWidth>

2743 </
fld
>

2744 <
fld
>

2745 <
me
>
CDMEIF1
</name>

2746 <
desti
>
Sm
 
x
 
r
 
de
 
mode
 
r


2747 
u
 
ag
 (
x
 = 3..0)</
desti
>

2748 <
bOfft
>8</bitOffset>

2749 <
bWidth
>1</bitWidth>

2750 </
fld
>

2751 <
fld
>

2752 <
me
>
CFEIF1
</name>

2753 <
desti
>
Sm
 
x
 
r
 
FIFO
 
r
 
u
 
ag


2754 (
x
 = 3..0)</
desti
>

2755 <
bOfft
>6</bitOffset>

2756 <
bWidth
>1</bitWidth>

2757 </
fld
>

2758 <
fld
>

2759 <
me
>
CTCIF0
</name>

2760 <
desti
>
Sm
 
x
 
r
 
sr
 
come


2761 
u
 
ag
 (
x
 = 3..0)</
desti
>

2762 <
bOfft
>5</bitOffset>

2763 <
bWidth
>1</bitWidth>

2764 </
fld
>

2765 <
fld
>

2766 <
me
>
CHTIF0
</name>

2767 <
desti
>
Sm
 
x
 
r
 
hf
 
sr
 
u


2768 
ag
 (
x
 = 3..0)</
desti
>

2769 <
bOfft
>4</bitOffset>

2770 <
bWidth
>1</bitWidth>

2771 </
fld
>

2772 <
fld
>

2773 <
me
>
CTEIF0
</name>

2774 <
desti
>
Sm
 
x
 
r
 
sr
 
r
 
u


2775 
ag
 (
x
 = 3..0)</
desti
>

2776 <
bOfft
>3</bitOffset>

2777 <
bWidth
>1</bitWidth>

2778 </
fld
>

2779 <
fld
>

2780 <
me
>
CDMEIF0
</name>

2781 <
desti
>
Sm
 
x
 
r
 
de
 
mode
 
r


2782 
u
 
ag
 (
x
 = 3..0)</
desti
>

2783 <
bOfft
>2</bitOffset>

2784 <
bWidth
>1</bitWidth>

2785 </
fld
>

2786 <
fld
>

2787 <
me
>
CFEIF0
</name>

2788 <
desti
>
Sm
 
x
 
r
 
FIFO
 
r
 
u
 
ag


2789 (
x
 = 3..0)</
desti
>

2790 <
bOfft
>0</bitOffset>

2791 <
bWidth
>1</bitWidth>

2792 </
fld
>

2793 </
flds
>

2796 <
me
>
HIFCR
</name>

2797 <
diyName
>
HIFCR
</displayName>

2798 <
desti
>
high
 
u
 
ag
 
r


2799 </
desti
>

2800 <
addssOfft
>0xC</addressOffset>

2801 <
size
>0x20</size>

2802 <
acss
>
ad
-
wre
</access>

2803 <
tVue
>0x00000000</resetValue>

2804 <
flds
>

2805 <
fld
>

2806 <
me
>
CTCIF7
</name>

2807 <
desti
>
Sm
 
x
 
r
 
sr
 
come


2808 
u
 
ag
 (
x
 = 7..4)</
desti
>

2809 <
bOfft
>27</bitOffset>

2810 <
bWidth
>1</bitWidth>

2811 </
fld
>

2812 <
fld
>

2813 <
me
>
CHTIF7
</name>

2814 <
desti
>
Sm
 
x
 
r
 
hf
 
sr
 
u


2815 
ag
 (
x
 = 7..4)</
desti
>

2816 <
bOfft
>26</bitOffset>

2817 <
bWidth
>1</bitWidth>

2818 </
fld
>

2819 <
fld
>

2820 <
me
>
CTEIF7
</name>

2821 <
desti
>
Sm
 
x
 
r
 
sr
 
r
 
u


2822 
ag
 (
x
 = 7..4)</
desti
>

2823 <
bOfft
>25</bitOffset>

2824 <
bWidth
>1</bitWidth>

2825 </
fld
>

2826 <
fld
>

2827 <
me
>
CDMEIF7
</name>

2828 <
desti
>
Sm
 
x
 
r
 
de
 
mode
 
r


2829 
u
 
ag
 (
x
 = 7..4)</
desti
>

2830 <
bOfft
>24</bitOffset>

2831 <
bWidth
>1</bitWidth>

2832 </
fld
>

2833 <
fld
>

2834 <
me
>
CFEIF7
</name>

2835 <
desti
>
Sm
 
x
 
r
 
FIFO
 
r
 
u
 
ag


2836 (
x
 = 7..4)</
desti
>

2837 <
bOfft
>22</bitOffset>

2838 <
bWidth
>1</bitWidth>

2839 </
fld
>

2840 <
fld
>

2841 <
me
>
CTCIF6
</name>

2842 <
desti
>
Sm
 
x
 
r
 
sr
 
come


2843 
u
 
ag
 (
x
 = 7..4)</
desti
>

2844 <
bOfft
>21</bitOffset>

2845 <
bWidth
>1</bitWidth>

2846 </
fld
>

2847 <
fld
>

2848 <
me
>
CHTIF6
</name>

2849 <
desti
>
Sm
 
x
 
r
 
hf
 
sr
 
u


2850 
ag
 (
x
 = 7..4)</
desti
>

2851 <
bOfft
>20</bitOffset>

2852 <
bWidth
>1</bitWidth>

2853 </
fld
>

2854 <
fld
>

2855 <
me
>
CTEIF6
</name>

2856 <
desti
>
Sm
 
x
 
r
 
sr
 
r
 
u


2857 
ag
 (
x
 = 7..4)</
desti
>

2858 <
bOfft
>19</bitOffset>

2859 <
bWidth
>1</bitWidth>

2860 </
fld
>

2861 <
fld
>

2862 <
me
>
CDMEIF6
</name>

2863 <
desti
>
Sm
 
x
 
r
 
de
 
mode
 
r


2864 
u
 
ag
 (
x
 = 7..4)</
desti
>

2865 <
bOfft
>18</bitOffset>

2866 <
bWidth
>1</bitWidth>

2867 </
fld
>

2868 <
fld
>

2869 <
me
>
CFEIF6
</name>

2870 <
desti
>
Sm
 
x
 
r
 
FIFO
 
r
 
u
 
ag


2871 (
x
 = 7..4)</
desti
>

2872 <
bOfft
>16</bitOffset>

2873 <
bWidth
>1</bitWidth>

2874 </
fld
>

2875 <
fld
>

2876 <
me
>
CTCIF5
</name>

2877 <
desti
>
Sm
 
x
 
r
 
sr
 
come


2878 
u
 
ag
 (
x
 = 7..4)</
desti
>

2879 <
bOfft
>11</bitOffset>

2880 <
bWidth
>1</bitWidth>

2881 </
fld
>

2882 <
fld
>

2883 <
me
>
CHTIF5
</name>

2884 <
desti
>
Sm
 
x
 
r
 
hf
 
sr
 
u


2885 
ag
 (
x
 = 7..4)</
desti
>

2886 <
bOfft
>10</bitOffset>

2887 <
bWidth
>1</bitWidth>

2888 </
fld
>

2889 <
fld
>

2890 <
me
>
CTEIF5
</name>

2891 <
desti
>
Sm
 
x
 
r
 
sr
 
r
 
u


2892 
ag
 (
x
 = 7..4)</
desti
>

2893 <
bOfft
>9</bitOffset>

2894 <
bWidth
>1</bitWidth>

2895 </
fld
>

2896 <
fld
>

2897 <
me
>
CDMEIF5
</name>

2898 <
desti
>
Sm
 
x
 
r
 
de
 
mode
 
r


2899 
u
 
ag
 (
x
 = 7..4)</
desti
>

2900 <
bOfft
>8</bitOffset>

2901 <
bWidth
>1</bitWidth>

2902 </
fld
>

2903 <
fld
>

2904 <
me
>
CFEIF5
</name>

2905 <
desti
>
Sm
 
x
 
r
 
FIFO
 
r
 
u
 
ag


2906 (
x
 = 7..4)</
desti
>

2907 <
bOfft
>6</bitOffset>

2908 <
bWidth
>1</bitWidth>

2909 </
fld
>

2910 <
fld
>

2911 <
me
>
CTCIF4
</name>

2912 <
desti
>
Sm
 
x
 
r
 
sr
 
come


2913 
u
 
ag
 (
x
 = 7..4)</
desti
>

2914 <
bOfft
>5</bitOffset>

2915 <
bWidth
>1</bitWidth>

2916 </
fld
>

2917 <
fld
>

2918 <
me
>
CHTIF4
</name>

2919 <
desti
>
Sm
 
x
 
r
 
hf
 
sr
 
u


2920 
ag
 (
x
 = 7..4)</
desti
>

2921 <
bOfft
>4</bitOffset>

2922 <
bWidth
>1</bitWidth>

2923 </
fld
>

2924 <
fld
>

2925 <
me
>
CTEIF4
</name>

2926 <
desti
>
Sm
 
x
 
r
 
sr
 
r
 
u


2927 
ag
 (
x
 = 7..4)</
desti
>

2928 <
bOfft
>3</bitOffset>

2929 <
bWidth
>1</bitWidth>

2930 </
fld
>

2931 <
fld
>

2932 <
me
>
CDMEIF4
</name>

2933 <
desti
>
Sm
 
x
 
r
 
de
 
mode
 
r


2934 
u
 
ag
 (
x
 = 7..4)</
desti
>

2935 <
bOfft
>2</bitOffset>

2936 <
bWidth
>1</bitWidth>

2937 </
fld
>

2938 <
fld
>

2939 <
me
>
CFEIF4
</name>

2940 <
desti
>
Sm
 
x
 
r
 
FIFO
 
r
 
u
 
ag


2941 (
x
 = 7..4)</
desti
>

2942 <
bOfft
>0</bitOffset>

2943 <
bWidth
>1</bitWidth>

2944 </
fld
>

2945 </
flds
>

2948 <
me
>
S0CR
</name>

2949 <
diyName
>
S0CR
</displayName>

2950 <
desti
>
am
 
x
 
cfiguti


2951 </
desti
>

2952 <
addssOfft
>0x10</addressOffset>

2953 <
size
>0x20</size>

2954 <
acss
>
ad
-
wre
</access>

2955 <
tVue
>0x00000000</resetValue>

2956 <
flds
>

2957 <
fld
>

2958 <
me
>
CHSEL
</name>

2959 <
desti
>
Chl
 
i
</description>

2960 <
bOfft
>25</bitOffset>

2961 <
bWidth
>3</bitWidth>

2962 </
fld
>

2963 <
fld
>

2964 <
me
>
MBURST
</name>

2965 <
desti
>
Memy
 
bur
 
sr


2966 
cfiguti
</
desti
>

2967 <
bOfft
>23</bitOffset>

2968 <
bWidth
>2</bitWidth>

2969 </
fld
>

2970 <
fld
>

2971 <
me
>
PBURST
</name>

2972 <
desti
>
Ph
 
bur
 
sr


2973 
cfiguti
</
desti
>

2974 <
bOfft
>21</bitOffset>

2975 <
bWidth
>2</bitWidth>

2976 </
fld
>

2977 <
fld
>

2978 <
me
>
CT
</name>

2979 <
desti
>
Cut
 
rg
 (
ly
 

 
bufr


2980 
mode
)</
desti
>

2981 <
bOfft
>19</bitOffset>

2982 <
bWidth
>1</bitWidth>

2983 </
fld
>

2984 <
fld
>

2985 <
me
>
DBM
</name>

2986 <
desti
>
Doub
 
bufr
 
mode
</description>

2987 <
bOfft
>18</bitOffset>

2988 <
bWidth
>1</bitWidth>

2989 </
fld
>

2990 <
fld
>

2991 <
me
>
PL
</name>

2992 <
desti
>
Priܙy
 
v
</description>

2993 <
bOfft
>16</bitOffset>

2994 <
bWidth
>2</bitWidth>

2995 </
fld
>

2996 <
fld
>

2997 <
me
>
PINCOS
</name>

2998 <
desti
>
Ph
 
emt
 
offt


2999 
size
</
desti
>

3000 <
bOfft
>15</bitOffset>

3001 <
bWidth
>1</bitWidth>

3002 </
fld
>

3003 <
fld
>

3004 <
me
>
MSIZE
</name>

3005 <
desti
>
Memy
 
da
 
size
</description>

3006 <
bOfft
>13</bitOffset>

3007 <
bWidth
>2</bitWidth>

3008 </
fld
>

3009 <
fld
>

3010 <
me
>
PSIZE
</name>

3011 <
desti
>
Ph
 
da
 
size
</description>

3012 <
bOfft
>11</bitOffset>

3013 <
bWidth
>2</bitWidth>

3014 </
fld
>

3015 <
fld
>

3016 <
me
>
MINC
</name>

3017 <
desti
>
Memy
 
emt
 
mode
</description>

3018 <
bOfft
>10</bitOffset>

3019 <
bWidth
>1</bitWidth>

3020 </
fld
>

3021 <
fld
>

3022 <
me
>
PINC
</name>

3023 <
desti
>
Ph
 
emt
 
mode
</description>

3024 <
bOfft
>9</bitOffset>

3025 <
bWidth
>1</bitWidth>

3026 </
fld
>

3027 <
fld
>

3028 <
me
>
CIRC
</name>

3029 <
desti
>
Ccur
 
mode
</description>

3030 <
bOfft
>8</bitOffset>

3031 <
bWidth
>1</bitWidth>

3032 </
fld
>

3033 <
fld
>

3034 <
me
>
DIR
</name>

3035 <
desti
>
Da
 
sr
 
dei
</description>

3036 <
bOfft
>6</bitOffset>

3037 <
bWidth
>2</bitWidth>

3038 </
fld
>

3039 <
fld
>

3040 <
me
>
PFCTRL
</name>

3041 <
desti
>
Ph
 
ow
 
cڌr
</description>

3042 <
bOfft
>5</bitOffset>

3043 <
bWidth
>1</bitWidth>

3044 </
fld
>

3045 <
fld
>

3046 <
me
>
TCIE
</name>

3047 <
desti
>
Tnsr
 
come
 
u


3048 
ab
</
desti
>

3049 <
bOfft
>4</bitOffset>

3050 <
bWidth
>1</bitWidth>

3051 </
fld
>

3052 <
fld
>

3053 <
me
>
HTIE
</name>

3054 <
desti
>
Hf
 
sr
 
u


3055 
ab
</
desti
>

3056 <
bOfft
>3</bitOffset>

3057 <
bWidth
>1</bitWidth>

3058 </
fld
>

3059 <
fld
>

3060 <
me
>
TEIE
</name>

3061 <
desti
>
Tnsr
 
r
 
u


3062 
ab
</
desti
>

3063 <
bOfft
>2</bitOffset>

3064 <
bWidth
>1</bitWidth>

3065 </
fld
>

3066 <
fld
>

3067 <
me
>
DMEIE
</name>

3068 <
desti
>
De
 
mode
 
r
 
u


3069 
ab
</
desti
>

3070 <
bOfft
>1</bitOffset>

3071 <
bWidth
>1</bitWidth>

3072 </
fld
>

3073 <
fld
>

3074 <
me
>
EN
</name>

3075 <
desti
>
Sm
 
ab
 / 
ag
 
am
 
ady
 
wh


3076 
ad
 
low
</
desti
>

3077 <
bOfft
>0</bitOffset>

3078 <
bWidth
>1</bitWidth>

3079 </
fld
>

3080 </
flds
>

3083 <
me
>
S0NDTR
</name>

3084 <
diyName
>
S0NDTR
</displayName>

3085 <
desti
>
am
 
x
 
numb
 
of
 
da


3086 </
desti
>

3087 <
addssOfft
>0x14</addressOffset>

3088 <
size
>0x20</size>

3089 <
acss
>
ad
-
wre
</access>

3090 <
tVue
>0x00000000</resetValue>

3091 <
flds
>

3092 <
fld
>

3093 <
me
>
NDT
</name>

3094 <
desti
>
Numb
 
of
 
da
 
ems
 
to


3095 
sr
</
desti
>

3096 <
bOfft
>0</bitOffset>

3097 <
bWidth
>16</bitWidth>

3098 </
fld
>

3099 </
flds
>

3102 <
me
>
S0PAR
</name>

3103 <
diyName
>
S0PAR
</displayName>

3104 <
desti
>
am
 
x
 
rh
 
addss


3105 </
desti
>

3106 <
addssOfft
>0x18</addressOffset>

3107 <
size
>0x20</size>

3108 <
acss
>
ad
-
wre
</access>

3109 <
tVue
>0x00000000</resetValue>

3110 <
flds
>

3111 <
fld
>

3112 <
me
>
PA
</name>

3113 <
desti
>
Ph
 
addss
</description>

3114 <
bOfft
>0</bitOffset>

3115 <
bWidth
>32</bitWidth>

3116 </
fld
>

3117 </
flds
>

3120 <
me
>
S0M0AR
</name>

3121 <
diyName
>
S0M0AR
</displayName>

3122 <
desti
>
am
 
x
 
memy
 0 
addss


3123 </
desti
>

3124 <
addssOfft
>0x1C</addressOffset>

3125 <
size
>0x20</size>

3126 <
acss
>
ad
-
wre
</access>

3127 <
tVue
>0x00000000</resetValue>

3128 <
flds
>

3129 <
fld
>

3130 <
me
>
M0A
</name>

3131 <
desti
>
Memy
 0 
addss
</description>

3132 <
bOfft
>0</bitOffset>

3133 <
bWidth
>32</bitWidth>

3134 </
fld
>

3135 </
flds
>

3138 <
me
>
S0M1AR
</name>

3139 <
diyName
>
S0M1AR
</displayName>

3140 <
desti
>
am
 
x
 
memy
 1 
addss


3141 </
desti
>

3142 <
addssOfft
>0x20</addressOffset>

3143 <
size
>0x20</size>

3144 <
acss
>
ad
-
wre
</access>

3145 <
tVue
>0x00000000</resetValue>

3146 <
flds
>

3147 <
fld
>

3148 <
me
>
M1A
</name>

3149 <
desti
>
Memy
 1 
addss
 (
ud
 

 
of
 
Doub


3150 
bufr
 
mode
)</
desti
>

3151 <
bOfft
>0</bitOffset>

3152 <
bWidth
>32</bitWidth>

3153 </
fld
>

3154 </
flds
>

3157 <
me
>
S0FCR
</name>

3158 <
diyName
>
S0FCR
</displayName>

3159 <
desti
>
am
 
x
 
FIFO
 
cڌ
 </description>

3160 <
addssOfft
>0x24</addressOffset>

3161 <
size
>0x20</size>

3162 <
tVue
>0x00000021</resetValue>

3163 <
flds
>

3164 <
fld
>

3165 <
me
>
FEIE
</name>

3166 <
desti
>
FIFO
 
r
 
u


3167 
ab
</
desti
>

3168 <
bOfft
>7</bitOffset>

3169 <
bWidth
>1</bitWidth>

3170 <
acss
>
ad
-
wre
</access>

3171 </
fld
>

3172 <
fld
>

3173 <
me
>
FS
</name>

3174 <
desti
>
FIFO
 
us
</description>

3175 <
bOfft
>3</bitOffset>

3176 <
bWidth
>3</bitWidth>

3177 <
acss
>
ad
-
ly
</access>

3178 </
fld
>

3179 <
fld
>

3180 <
me
>
DMDIS
</name>

3181 <
desti
>
De
 
mode
 
dib
</description>

3182 <
bOfft
>2</bitOffset>

3183 <
bWidth
>1</bitWidth>

3184 <
acss
>
ad
-
wre
</access>

3185 </
fld
>

3186 <
fld
>

3187 <
me
>
FTH
</name>

3188 <
desti
>
FIFO
 
thshd
 
i
</description>

3189 <
bOfft
>0</bitOffset>

3190 <
bWidth
>2</bitWidth>

3191 <
acss
>
ad
-
wre
</access>

3192 </
fld
>

3193 </
flds
>

3196 <
me
>
S1CR
</name>

3197 <
diyName
>
S1CR
</displayName>

3198 <
desti
>
am
 
x
 
cfiguti


3199 </
desti
>

3200 <
addssOfft
>0x28</addressOffset>

3201 <
size
>0x20</size>

3202 <
acss
>
ad
-
wre
</access>

3203 <
tVue
>0x00000000</resetValue>

3204 <
flds
>

3205 <
fld
>

3206 <
me
>
CHSEL
</name>

3207 <
desti
>
Chl
 
i
</description>

3208 <
bOfft
>25</bitOffset>

3209 <
bWidth
>3</bitWidth>

3210 </
fld
>

3211 <
fld
>

3212 <
me
>
MBURST
</name>

3213 <
desti
>
Memy
 
bur
 
sr


3214 
cfiguti
</
desti
>

3215 <
bOfft
>23</bitOffset>

3216 <
bWidth
>2</bitWidth>

3217 </
fld
>

3218 <
fld
>

3219 <
me
>
PBURST
</name>

3220 <
desti
>
Ph
 
bur
 
sr


3221 
cfiguti
</
desti
>

3222 <
bOfft
>21</bitOffset>

3223 <
bWidth
>2</bitWidth>

3224 </
fld
>

3225 <
fld
>

3226 <
me
>
ACK
</name>

3227 <
desti
>
ACK
</description>

3228 <
bOfft
>20</bitOffset>

3229 <
bWidth
>1</bitWidth>

3230 </
fld
>

3231 <
fld
>

3232 <
me
>
CT
</name>

3233 <
desti
>
Cut
 
rg
 (
ly
 

 
bufr


3234 
mode
)</
desti
>

3235 <
bOfft
>19</bitOffset>

3236 <
bWidth
>1</bitWidth>

3237 </
fld
>

3238 <
fld
>

3239 <
me
>
DBM
</name>

3240 <
desti
>
Doub
 
bufr
 
mode
</description>

3241 <
bOfft
>18</bitOffset>

3242 <
bWidth
>1</bitWidth>

3243 </
fld
>

3244 <
fld
>

3245 <
me
>
PL
</name>

3246 <
desti
>
Priܙy
 
v
</description>

3247 <
bOfft
>16</bitOffset>

3248 <
bWidth
>2</bitWidth>

3249 </
fld
>

3250 <
fld
>

3251 <
me
>
PINCOS
</name>

3252 <
desti
>
Ph
 
emt
 
offt


3253 
size
</
desti
>

3254 <
bOfft
>15</bitOffset>

3255 <
bWidth
>1</bitWidth>

3256 </
fld
>

3257 <
fld
>

3258 <
me
>
MSIZE
</name>

3259 <
desti
>
Memy
 
da
 
size
</description>

3260 <
bOfft
>13</bitOffset>

3261 <
bWidth
>2</bitWidth>

3262 </
fld
>

3263 <
fld
>

3264 <
me
>
PSIZE
</name>

3265 <
desti
>
Ph
 
da
 
size
</description>

3266 <
bOfft
>11</bitOffset>

3267 <
bWidth
>2</bitWidth>

3268 </
fld
>

3269 <
fld
>

3270 <
me
>
MINC
</name>

3271 <
desti
>
Memy
 
emt
 
mode
</description>

3272 <
bOfft
>10</bitOffset>

3273 <
bWidth
>1</bitWidth>

3274 </
fld
>

3275 <
fld
>

3276 <
me
>
PINC
</name>

3277 <
desti
>
Ph
 
emt
 
mode
</description>

3278 <
bOfft
>9</bitOffset>

3279 <
bWidth
>1</bitWidth>

3280 </
fld
>

3281 <
fld
>

3282 <
me
>
CIRC
</name>

3283 <
desti
>
Ccur
 
mode
</description>

3284 <
bOfft
>8</bitOffset>

3285 <
bWidth
>1</bitWidth>

3286 </
fld
>

3287 <
fld
>

3288 <
me
>
DIR
</name>

3289 <
desti
>
Da
 
sr
 
dei
</description>

3290 <
bOfft
>6</bitOffset>

3291 <
bWidth
>2</bitWidth>

3292 </
fld
>

3293 <
fld
>

3294 <
me
>
PFCTRL
</name>

3295 <
desti
>
Ph
 
ow
 
cڌr
</description>

3296 <
bOfft
>5</bitOffset>

3297 <
bWidth
>1</bitWidth>

3298 </
fld
>

3299 <
fld
>

3300 <
me
>
TCIE
</name>

3301 <
desti
>
Tnsr
 
come
 
u


3302 
ab
</
desti
>

3303 <
bOfft
>4</bitOffset>

3304 <
bWidth
>1</bitWidth>

3305 </
fld
>

3306 <
fld
>

3307 <
me
>
HTIE
</name>

3308 <
desti
>
Hf
 
sr
 
u


3309 
ab
</
desti
>

3310 <
bOfft
>3</bitOffset>

3311 <
bWidth
>1</bitWidth>

3312 </
fld
>

3313 <
fld
>

3314 <
me
>
TEIE
</name>

3315 <
desti
>
Tnsr
 
r
 
u


3316 
ab
</
desti
>

3317 <
bOfft
>2</bitOffset>

3318 <
bWidth
>1</bitWidth>

3319 </
fld
>

3320 <
fld
>

3321 <
me
>
DMEIE
</name>

3322 <
desti
>
De
 
mode
 
r
 
u


3323 
ab
</
desti
>

3324 <
bOfft
>1</bitOffset>

3325 <
bWidth
>1</bitWidth>

3326 </
fld
>

3327 <
fld
>

3328 <
me
>
EN
</name>

3329 <
desti
>
Sm
 
ab
 / 
ag
 
am
 
ady
 
wh


3330 
ad
 
low
</
desti
>

3331 <
bOfft
>0</bitOffset>

3332 <
bWidth
>1</bitWidth>

3333 </
fld
>

3334 </
flds
>

3337 <
me
>
S1NDTR
</name>

3338 <
diyName
>
S1NDTR
</displayName>

3339 <
desti
>
am
 
x
 
numb
 
of
 
da


3340 </
desti
>

3341 <
addssOfft
>0x2C</addressOffset>

3342 <
size
>0x20</size>

3343 <
acss
>
ad
-
wre
</access>

3344 <
tVue
>0x00000000</resetValue>

3345 <
flds
>

3346 <
fld
>

3347 <
me
>
NDT
</name>

3348 <
desti
>
Numb
 
of
 
da
 
ems
 
to


3349 
sr
</
desti
>

3350 <
bOfft
>0</bitOffset>

3351 <
bWidth
>16</bitWidth>

3352 </
fld
>

3353 </
flds
>

3356 <
me
>
S1PAR
</name>

3357 <
diyName
>
S1PAR
</displayName>

3358 <
desti
>
am
 
x
 
rh
 
addss


3359 </
desti
>

3360 <
addssOfft
>0x30</addressOffset>

3361 <
size
>0x20</size>

3362 <
acss
>
ad
-
wre
</access>

3363 <
tVue
>0x00000000</resetValue>

3364 <
flds
>

3365 <
fld
>

3366 <
me
>
PA
</name>

3367 <
desti
>
Ph
 
addss
</description>

3368 <
bOfft
>0</bitOffset>

3369 <
bWidth
>32</bitWidth>

3370 </
fld
>

3371 </
flds
>

3374 <
me
>
S1M0AR
</name>

3375 <
diyName
>
S1M0AR
</displayName>

3376 <
desti
>
am
 
x
 
memy
 0 
addss


3377 </
desti
>

3378 <
addssOfft
>0x34</addressOffset>

3379 <
size
>0x20</size>

3380 <
acss
>
ad
-
wre
</access>

3381 <
tVue
>0x00000000</resetValue>

3382 <
flds
>

3383 <
fld
>

3384 <
me
>
M0A
</name>

3385 <
desti
>
Memy
 0 
addss
</description>

3386 <
bOfft
>0</bitOffset>

3387 <
bWidth
>32</bitWidth>

3388 </
fld
>

3389 </
flds
>

3392 <
me
>
S1M1AR
</name>

3393 <
diyName
>
S1M1AR
</displayName>

3394 <
desti
>
am
 
x
 
memy
 1 
addss


3395 </
desti
>

3396 <
addssOfft
>0x38</addressOffset>

3397 <
size
>0x20</size>

3398 <
acss
>
ad
-
wre
</access>

3399 <
tVue
>0x00000000</resetValue>

3400 <
flds
>

3401 <
fld
>

3402 <
me
>
M1A
</name>

3403 <
desti
>
Memy
 1 
addss
 (
ud
 

 
of
 
Doub


3404 
bufr
 
mode
)</
desti
>

3405 <
bOfft
>0</bitOffset>

3406 <
bWidth
>32</bitWidth>

3407 </
fld
>

3408 </
flds
>

3411 <
me
>
S1FCR
</name>

3412 <
diyName
>
S1FCR
</displayName>

3413 <
desti
>
am
 
x
 
FIFO
 
cڌ
 </description>

3414 <
addssOfft
>0x3C</addressOffset>

3415 <
size
>0x20</size>

3416 <
tVue
>0x00000021</resetValue>

3417 <
flds
>

3418 <
fld
>

3419 <
me
>
FEIE
</name>

3420 <
desti
>
FIFO
 
r
 
u


3421 
ab
</
desti
>

3422 <
bOfft
>7</bitOffset>

3423 <
bWidth
>1</bitWidth>

3424 <
acss
>
ad
-
wre
</access>

3425 </
fld
>

3426 <
fld
>

3427 <
me
>
FS
</name>

3428 <
desti
>
FIFO
 
us
</description>

3429 <
bOfft
>3</bitOffset>

3430 <
bWidth
>3</bitWidth>

3431 <
acss
>
ad
-
ly
</access>

3432 </
fld
>

3433 <
fld
>

3434 <
me
>
DMDIS
</name>

3435 <
desti
>
De
 
mode
 
dib
</description>

3436 <
bOfft
>2</bitOffset>

3437 <
bWidth
>1</bitWidth>

3438 <
acss
>
ad
-
wre
</access>

3439 </
fld
>

3440 <
fld
>

3441 <
me
>
FTH
</name>

3442 <
desti
>
FIFO
 
thshd
 
i
</description>

3443 <
bOfft
>0</bitOffset>

3444 <
bWidth
>2</bitWidth>

3445 <
acss
>
ad
-
wre
</access>

3446 </
fld
>

3447 </
flds
>

3450 <
me
>
S2CR
</name>

3451 <
diyName
>
S2CR
</displayName>

3452 <
desti
>
am
 
x
 
cfiguti


3453 </
desti
>

3454 <
addssOfft
>0x40</addressOffset>

3455 <
size
>0x20</size>

3456 <
acss
>
ad
-
wre
</access>

3457 <
tVue
>0x00000000</resetValue>

3458 <
flds
>

3459 <
fld
>

3460 <
me
>
CHSEL
</name>

3461 <
desti
>
Chl
 
i
</description>

3462 <
bOfft
>25</bitOffset>

3463 <
bWidth
>3</bitWidth>

3464 </
fld
>

3465 <
fld
>

3466 <
me
>
MBURST
</name>

3467 <
desti
>
Memy
 
bur
 
sr


3468 
cfiguti
</
desti
>

3469 <
bOfft
>23</bitOffset>

3470 <
bWidth
>2</bitWidth>

3471 </
fld
>

3472 <
fld
>

3473 <
me
>
PBURST
</name>

3474 <
desti
>
Ph
 
bur
 
sr


3475 
cfiguti
</
desti
>

3476 <
bOfft
>21</bitOffset>

3477 <
bWidth
>2</bitWidth>

3478 </
fld
>

3479 <
fld
>

3480 <
me
>
ACK
</name>

3481 <
desti
>
ACK
</description>

3482 <
bOfft
>20</bitOffset>

3483 <
bWidth
>1</bitWidth>

3484 </
fld
>

3485 <
fld
>

3486 <
me
>
CT
</name>

3487 <
desti
>
Cut
 
rg
 (
ly
 

 
bufr


3488 
mode
)</
desti
>

3489 <
bOfft
>19</bitOffset>

3490 <
bWidth
>1</bitWidth>

3491 </
fld
>

3492 <
fld
>

3493 <
me
>
DBM
</name>

3494 <
desti
>
Doub
 
bufr
 
mode
</description>

3495 <
bOfft
>18</bitOffset>

3496 <
bWidth
>1</bitWidth>

3497 </
fld
>

3498 <
fld
>

3499 <
me
>
PL
</name>

3500 <
desti
>
Priܙy
 
v
</description>

3501 <
bOfft
>16</bitOffset>

3502 <
bWidth
>2</bitWidth>

3503 </
fld
>

3504 <
fld
>

3505 <
me
>
PINCOS
</name>

3506 <
desti
>
Ph
 
emt
 
offt


3507 
size
</
desti
>

3508 <
bOfft
>15</bitOffset>

3509 <
bWidth
>1</bitWidth>

3510 </
fld
>

3511 <
fld
>

3512 <
me
>
MSIZE
</name>

3513 <
desti
>
Memy
 
da
 
size
</description>

3514 <
bOfft
>13</bitOffset>

3515 <
bWidth
>2</bitWidth>

3516 </
fld
>

3517 <
fld
>

3518 <
me
>
PSIZE
</name>

3519 <
desti
>
Ph
 
da
 
size
</description>

3520 <
bOfft
>11</bitOffset>

3521 <
bWidth
>2</bitWidth>

3522 </
fld
>

3523 <
fld
>

3524 <
me
>
MINC
</name>

3525 <
desti
>
Memy
 
emt
 
mode
</description>

3526 <
bOfft
>10</bitOffset>

3527 <
bWidth
>1</bitWidth>

3528 </
fld
>

3529 <
fld
>

3530 <
me
>
PINC
</name>

3531 <
desti
>
Ph
 
emt
 
mode
</description>

3532 <
bOfft
>9</bitOffset>

3533 <
bWidth
>1</bitWidth>

3534 </
fld
>

3535 <
fld
>

3536 <
me
>
CIRC
</name>

3537 <
desti
>
Ccur
 
mode
</description>

3538 <
bOfft
>8</bitOffset>

3539 <
bWidth
>1</bitWidth>

3540 </
fld
>

3541 <
fld
>

3542 <
me
>
DIR
</name>

3543 <
desti
>
Da
 
sr
 
dei
</description>

3544 <
bOfft
>6</bitOffset>

3545 <
bWidth
>2</bitWidth>

3546 </
fld
>

3547 <
fld
>

3548 <
me
>
PFCTRL
</name>

3549 <
desti
>
Ph
 
ow
 
cڌr
</description>

3550 <
bOfft
>5</bitOffset>

3551 <
bWidth
>1</bitWidth>

3552 </
fld
>

3553 <
fld
>

3554 <
me
>
TCIE
</name>

3555 <
desti
>
Tnsr
 
come
 
u


3556 
ab
</
desti
>

3557 <
bOfft
>4</bitOffset>

3558 <
bWidth
>1</bitWidth>

3559 </
fld
>

3560 <
fld
>

3561 <
me
>
HTIE
</name>

3562 <
desti
>
Hf
 
sr
 
u


3563 
ab
</
desti
>

3564 <
bOfft
>3</bitOffset>

3565 <
bWidth
>1</bitWidth>

3566 </
fld
>

3567 <
fld
>

3568 <
me
>
TEIE
</name>

3569 <
desti
>
Tnsr
 
r
 
u


3570 
ab
</
desti
>

3571 <
bOfft
>2</bitOffset>

3572 <
bWidth
>1</bitWidth>

3573 </
fld
>

3574 <
fld
>

3575 <
me
>
DMEIE
</name>

3576 <
desti
>
De
 
mode
 
r
 
u


3577 
ab
</
desti
>

3578 <
bOfft
>1</bitOffset>

3579 <
bWidth
>1</bitWidth>

3580 </
fld
>

3581 <
fld
>

3582 <
me
>
EN
</name>

3583 <
desti
>
Sm
 
ab
 / 
ag
 
am
 
ady
 
wh


3584 
ad
 
low
</
desti
>

3585 <
bOfft
>0</bitOffset>

3586 <
bWidth
>1</bitWidth>

3587 </
fld
>

3588 </
flds
>

3591 <
me
>
S2NDTR
</name>

3592 <
diyName
>
S2NDTR
</displayName>

3593 <
desti
>
am
 
x
 
numb
 
of
 
da


3594 </
desti
>

3595 <
addssOfft
>0x44</addressOffset>

3596 <
size
>0x20</size>

3597 <
acss
>
ad
-
wre
</access>

3598 <
tVue
>0x00000000</resetValue>

3599 <
flds
>

3600 <
fld
>

3601 <
me
>
NDT
</name>

3602 <
desti
>
Numb
 
of
 
da
 
ems
 
to


3603 
sr
</
desti
>

3604 <
bOfft
>0</bitOffset>

3605 <
bWidth
>16</bitWidth>

3606 </
fld
>

3607 </
flds
>

3610 <
me
>
S2PAR
</name>

3611 <
diyName
>
S2PAR
</displayName>

3612 <
desti
>
am
 
x
 
rh
 
addss


3613 </
desti
>

3614 <
addssOfft
>0x48</addressOffset>

3615 <
size
>0x20</size>

3616 <
acss
>
ad
-
wre
</access>

3617 <
tVue
>0x00000000</resetValue>

3618 <
flds
>

3619 <
fld
>

3620 <
me
>
PA
</name>

3621 <
desti
>
Ph
 
addss
</description>

3622 <
bOfft
>0</bitOffset>

3623 <
bWidth
>32</bitWidth>

3624 </
fld
>

3625 </
flds
>

3628 <
me
>
S2M0AR
</name>

3629 <
diyName
>
S2M0AR
</displayName>

3630 <
desti
>
am
 
x
 
memy
 0 
addss


3631 </
desti
>

3632 <
addssOfft
>0x4C</addressOffset>

3633 <
size
>0x20</size>

3634 <
acss
>
ad
-
wre
</access>

3635 <
tVue
>0x00000000</resetValue>

3636 <
flds
>

3637 <
fld
>

3638 <
me
>
M0A
</name>

3639 <
desti
>
Memy
 0 
addss
</description>

3640 <
bOfft
>0</bitOffset>

3641 <
bWidth
>32</bitWidth>

3642 </
fld
>

3643 </
flds
>

3646 <
me
>
S2M1AR
</name>

3647 <
diyName
>
S2M1AR
</displayName>

3648 <
desti
>
am
 
x
 
memy
 1 
addss


3649 </
desti
>

3650 <
addssOfft
>0x50</addressOffset>

3651 <
size
>0x20</size>

3652 <
acss
>
ad
-
wre
</access>

3653 <
tVue
>0x00000000</resetValue>

3654 <
flds
>

3655 <
fld
>

3656 <
me
>
M1A
</name>

3657 <
desti
>
Memy
 1 
addss
 (
ud
 

 
of
 
Doub


3658 
bufr
 
mode
)</
desti
>

3659 <
bOfft
>0</bitOffset>

3660 <
bWidth
>32</bitWidth>

3661 </
fld
>

3662 </
flds
>

3665 <
me
>
S2FCR
</name>

3666 <
diyName
>
S2FCR
</displayName>

3667 <
desti
>
am
 
x
 
FIFO
 
cڌ
 </description>

3668 <
addssOfft
>0x54</addressOffset>

3669 <
size
>0x20</size>

3670 <
tVue
>0x00000021</resetValue>

3671 <
flds
>

3672 <
fld
>

3673 <
me
>
FEIE
</name>

3674 <
desti
>
FIFO
 
r
 
u


3675 
ab
</
desti
>

3676 <
bOfft
>7</bitOffset>

3677 <
bWidth
>1</bitWidth>

3678 <
acss
>
ad
-
wre
</access>

3679 </
fld
>

3680 <
fld
>

3681 <
me
>
FS
</name>

3682 <
desti
>
FIFO
 
us
</description>

3683 <
bOfft
>3</bitOffset>

3684 <
bWidth
>3</bitWidth>

3685 <
acss
>
ad
-
ly
</access>

3686 </
fld
>

3687 <
fld
>

3688 <
me
>
DMDIS
</name>

3689 <
desti
>
De
 
mode
 
dib
</description>

3690 <
bOfft
>2</bitOffset>

3691 <
bWidth
>1</bitWidth>

3692 <
acss
>
ad
-
wre
</access>

3693 </
fld
>

3694 <
fld
>

3695 <
me
>
FTH
</name>

3696 <
desti
>
FIFO
 
thshd
 
i
</description>

3697 <
bOfft
>0</bitOffset>

3698 <
bWidth
>2</bitWidth>

3699 <
acss
>
ad
-
wre
</access>

3700 </
fld
>

3701 </
flds
>

3704 <
me
>
S3CR
</name>

3705 <
diyName
>
S3CR
</displayName>

3706 <
desti
>
am
 
x
 
cfiguti


3707 </
desti
>

3708 <
addssOfft
>0x58</addressOffset>

3709 <
size
>0x20</size>

3710 <
acss
>
ad
-
wre
</access>

3711 <
tVue
>0x00000000</resetValue>

3712 <
flds
>

3713 <
fld
>

3714 <
me
>
CHSEL
</name>

3715 <
desti
>
Chl
 
i
</description>

3716 <
bOfft
>25</bitOffset>

3717 <
bWidth
>3</bitWidth>

3718 </
fld
>

3719 <
fld
>

3720 <
me
>
MBURST
</name>

3721 <
desti
>
Memy
 
bur
 
sr


3722 
cfiguti
</
desti
>

3723 <
bOfft
>23</bitOffset>

3724 <
bWidth
>2</bitWidth>

3725 </
fld
>

3726 <
fld
>

3727 <
me
>
PBURST
</name>

3728 <
desti
>
Ph
 
bur
 
sr


3729 
cfiguti
</
desti
>

3730 <
bOfft
>21</bitOffset>

3731 <
bWidth
>2</bitWidth>

3732 </
fld
>

3733 <
fld
>

3734 <
me
>
ACK
</name>

3735 <
desti
>
ACK
</description>

3736 <
bOfft
>20</bitOffset>

3737 <
bWidth
>1</bitWidth>

3738 </
fld
>

3739 <
fld
>

3740 <
me
>
CT
</name>

3741 <
desti
>
Cut
 
rg
 (
ly
 

 
bufr


3742 
mode
)</
desti
>

3743 <
bOfft
>19</bitOffset>

3744 <
bWidth
>1</bitWidth>

3745 </
fld
>

3746 <
fld
>

3747 <
me
>
DBM
</name>

3748 <
desti
>
Doub
 
bufr
 
mode
</description>

3749 <
bOfft
>18</bitOffset>

3750 <
bWidth
>1</bitWidth>

3751 </
fld
>

3752 <
fld
>

3753 <
me
>
PL
</name>

3754 <
desti
>
Priܙy
 
v
</description>

3755 <
bOfft
>16</bitOffset>

3756 <
bWidth
>2</bitWidth>

3757 </
fld
>

3758 <
fld
>

3759 <
me
>
PINCOS
</name>

3760 <
desti
>
Ph
 
emt
 
offt


3761 
size
</
desti
>

3762 <
bOfft
>15</bitOffset>

3763 <
bWidth
>1</bitWidth>

3764 </
fld
>

3765 <
fld
>

3766 <
me
>
MSIZE
</name>

3767 <
desti
>
Memy
 
da
 
size
</description>

3768 <
bOfft
>13</bitOffset>

3769 <
bWidth
>2</bitWidth>

3770 </
fld
>

3771 <
fld
>

3772 <
me
>
PSIZE
</name>

3773 <
desti
>
Ph
 
da
 
size
</description>

3774 <
bOfft
>11</bitOffset>

3775 <
bWidth
>2</bitWidth>

3776 </
fld
>

3777 <
fld
>

3778 <
me
>
MINC
</name>

3779 <
desti
>
Memy
 
emt
 
mode
</description>

3780 <
bOfft
>10</bitOffset>

3781 <
bWidth
>1</bitWidth>

3782 </
fld
>

3783 <
fld
>

3784 <
me
>
PINC
</name>

3785 <
desti
>
Ph
 
emt
 
mode
</description>

3786 <
bOfft
>9</bitOffset>

3787 <
bWidth
>1</bitWidth>

3788 </
fld
>

3789 <
fld
>

3790 <
me
>
CIRC
</name>

3791 <
desti
>
Ccur
 
mode
</description>

3792 <
bOfft
>8</bitOffset>

3793 <
bWidth
>1</bitWidth>

3794 </
fld
>

3795 <
fld
>

3796 <
me
>
DIR
</name>

3797 <
desti
>
Da
 
sr
 
dei
</description>

3798 <
bOfft
>6</bitOffset>

3799 <
bWidth
>2</bitWidth>

3800 </
fld
>

3801 <
fld
>

3802 <
me
>
PFCTRL
</name>

3803 <
desti
>
Ph
 
ow
 
cڌr
</description>

3804 <
bOfft
>5</bitOffset>

3805 <
bWidth
>1</bitWidth>

3806 </
fld
>

3807 <
fld
>

3808 <
me
>
TCIE
</name>

3809 <
desti
>
Tnsr
 
come
 
u


3810 
ab
</
desti
>

3811 <
bOfft
>4</bitOffset>

3812 <
bWidth
>1</bitWidth>

3813 </
fld
>

3814 <
fld
>

3815 <
me
>
HTIE
</name>

3816 <
desti
>
Hf
 
sr
 
u


3817 
ab
</
desti
>

3818 <
bOfft
>3</bitOffset>

3819 <
bWidth
>1</bitWidth>

3820 </
fld
>

3821 <
fld
>

3822 <
me
>
TEIE
</name>

3823 <
desti
>
Tnsr
 
r
 
u


3824 
ab
</
desti
>

3825 <
bOfft
>2</bitOffset>

3826 <
bWidth
>1</bitWidth>

3827 </
fld
>

3828 <
fld
>

3829 <
me
>
DMEIE
</name>

3830 <
desti
>
De
 
mode
 
r
 
u


3831 
ab
</
desti
>

3832 <
bOfft
>1</bitOffset>

3833 <
bWidth
>1</bitWidth>

3834 </
fld
>

3835 <
fld
>

3836 <
me
>
EN
</name>

3837 <
desti
>
Sm
 
ab
 / 
ag
 
am
 
ady
 
wh


3838 
ad
 
low
</
desti
>

3839 <
bOfft
>0</bitOffset>

3840 <
bWidth
>1</bitWidth>

3841 </
fld
>

3842 </
flds
>

3845 <
me
>
S3NDTR
</name>

3846 <
diyName
>
S3NDTR
</displayName>

3847 <
desti
>
am
 
x
 
numb
 
of
 
da


3848 </
desti
>

3849 <
addssOfft
>0x5C</addressOffset>

3850 <
size
>0x20</size>

3851 <
acss
>
ad
-
wre
</access>

3852 <
tVue
>0x00000000</resetValue>

3853 <
flds
>

3854 <
fld
>

3855 <
me
>
NDT
</name>

3856 <
desti
>
Numb
 
of
 
da
 
ems
 
to


3857 
sr
</
desti
>

3858 <
bOfft
>0</bitOffset>

3859 <
bWidth
>16</bitWidth>

3860 </
fld
>

3861 </
flds
>

3864 <
me
>
S3PAR
</name>

3865 <
diyName
>
S3PAR
</displayName>

3866 <
desti
>
am
 
x
 
rh
 
addss


3867 </
desti
>

3868 <
addssOfft
>0x60</addressOffset>

3869 <
size
>0x20</size>

3870 <
acss
>
ad
-
wre
</access>

3871 <
tVue
>0x00000000</resetValue>

3872 <
flds
>

3873 <
fld
>

3874 <
me
>
PA
</name>

3875 <
desti
>
Ph
 
addss
</description>

3876 <
bOfft
>0</bitOffset>

3877 <
bWidth
>32</bitWidth>

3878 </
fld
>

3879 </
flds
>

3882 <
me
>
S3M0AR
</name>

3883 <
diyName
>
S3M0AR
</displayName>

3884 <
desti
>
am
 
x
 
memy
 0 
addss


3885 </
desti
>

3886 <
addssOfft
>0x64</addressOffset>

3887 <
size
>0x20</size>

3888 <
acss
>
ad
-
wre
</access>

3889 <
tVue
>0x00000000</resetValue>

3890 <
flds
>

3891 <
fld
>

3892 <
me
>
M0A
</name>

3893 <
desti
>
Memy
 0 
addss
</description>

3894 <
bOfft
>0</bitOffset>

3895 <
bWidth
>32</bitWidth>

3896 </
fld
>

3897 </
flds
>

3900 <
me
>
S3M1AR
</name>

3901 <
diyName
>
S3M1AR
</displayName>

3902 <
desti
>
am
 
x
 
memy
 1 
addss


3903 </
desti
>

3904 <
addssOfft
>0x68</addressOffset>

3905 <
size
>0x20</size>

3906 <
acss
>
ad
-
wre
</access>

3907 <
tVue
>0x00000000</resetValue>

3908 <
flds
>

3909 <
fld
>

3910 <
me
>
M1A
</name>

3911 <
desti
>
Memy
 1 
addss
 (
ud
 

 
of
 
Doub


3912 
bufr
 
mode
)</
desti
>

3913 <
bOfft
>0</bitOffset>

3914 <
bWidth
>32</bitWidth>

3915 </
fld
>

3916 </
flds
>

3919 <
me
>
S3FCR
</name>

3920 <
diyName
>
S3FCR
</displayName>

3921 <
desti
>
am
 
x
 
FIFO
 
cڌ
 </description>

3922 <
addssOfft
>0x6C</addressOffset>

3923 <
size
>0x20</size>

3924 <
tVue
>0x00000021</resetValue>

3925 <
flds
>

3926 <
fld
>

3927 <
me
>
FEIE
</name>

3928 <
desti
>
FIFO
 
r
 
u


3929 
ab
</
desti
>

3930 <
bOfft
>7</bitOffset>

3931 <
bWidth
>1</bitWidth>

3932 <
acss
>
ad
-
wre
</access>

3933 </
fld
>

3934 <
fld
>

3935 <
me
>
FS
</name>

3936 <
desti
>
FIFO
 
us
</description>

3937 <
bOfft
>3</bitOffset>

3938 <
bWidth
>3</bitWidth>

3939 <
acss
>
ad
-
ly
</access>

3940 </
fld
>

3941 <
fld
>

3942 <
me
>
DMDIS
</name>

3943 <
desti
>
De
 
mode
 
dib
</description>

3944 <
bOfft
>2</bitOffset>

3945 <
bWidth
>1</bitWidth>

3946 <
acss
>
ad
-
wre
</access>

3947 </
fld
>

3948 <
fld
>

3949 <
me
>
FTH
</name>

3950 <
desti
>
FIFO
 
thshd
 
i
</description>

3951 <
bOfft
>0</bitOffset>

3952 <
bWidth
>2</bitWidth>

3953 <
acss
>
ad
-
wre
</access>

3954 </
fld
>

3955 </
flds
>

3958 <
me
>
S4CR
</name>

3959 <
diyName
>
S4CR
</displayName>

3960 <
desti
>
am
 
x
 
cfiguti


3961 </
desti
>

3962 <
addssOfft
>0x70</addressOffset>

3963 <
size
>0x20</size>

3964 <
acss
>
ad
-
wre
</access>

3965 <
tVue
>0x00000000</resetValue>

3966 <
flds
>

3967 <
fld
>

3968 <
me
>
CHSEL
</name>

3969 <
desti
>
Chl
 
i
</description>

3970 <
bOfft
>25</bitOffset>

3971 <
bWidth
>3</bitWidth>

3972 </
fld
>

3973 <
fld
>

3974 <
me
>
MBURST
</name>

3975 <
desti
>
Memy
 
bur
 
sr


3976 
cfiguti
</
desti
>

3977 <
bOfft
>23</bitOffset>

3978 <
bWidth
>2</bitWidth>

3979 </
fld
>

3980 <
fld
>

3981 <
me
>
PBURST
</name>

3982 <
desti
>
Ph
 
bur
 
sr


3983 
cfiguti
</
desti
>

3984 <
bOfft
>21</bitOffset>

3985 <
bWidth
>2</bitWidth>

3986 </
fld
>

3987 <
fld
>

3988 <
me
>
ACK
</name>

3989 <
desti
>
ACK
</description>

3990 <
bOfft
>20</bitOffset>

3991 <
bWidth
>1</bitWidth>

3992 </
fld
>

3993 <
fld
>

3994 <
me
>
CT
</name>

3995 <
desti
>
Cut
 
rg
 (
ly
 

 
bufr


3996 
mode
)</
desti
>

3997 <
bOfft
>19</bitOffset>

3998 <
bWidth
>1</bitWidth>

3999 </
fld
>

4000 <
fld
>

4001 <
me
>
DBM
</name>

4002 <
desti
>
Doub
 
bufr
 
mode
</description>

4003 <
bOfft
>18</bitOffset>

4004 <
bWidth
>1</bitWidth>

4005 </
fld
>

4006 <
fld
>

4007 <
me
>
PL
</name>

4008 <
desti
>
Priܙy
 
v
</description>

4009 <
bOfft
>16</bitOffset>

4010 <
bWidth
>2</bitWidth>

4011 </
fld
>

4012 <
fld
>

4013 <
me
>
PINCOS
</name>

4014 <
desti
>
Ph
 
emt
 
offt


4015 
size
</
desti
>

4016 <
bOfft
>15</bitOffset>

4017 <
bWidth
>1</bitWidth>

4018 </
fld
>

4019 <
fld
>

4020 <
me
>
MSIZE
</name>

4021 <
desti
>
Memy
 
da
 
size
</description>

4022 <
bOfft
>13</bitOffset>

4023 <
bWidth
>2</bitWidth>

4024 </
fld
>

4025 <
fld
>

4026 <
me
>
PSIZE
</name>

4027 <
desti
>
Ph
 
da
 
size
</description>

4028 <
bOfft
>11</bitOffset>

4029 <
bWidth
>2</bitWidth>

4030 </
fld
>

4031 <
fld
>

4032 <
me
>
MINC
</name>

4033 <
desti
>
Memy
 
emt
 
mode
</description>

4034 <
bOfft
>10</bitOffset>

4035 <
bWidth
>1</bitWidth>

4036 </
fld
>

4037 <
fld
>

4038 <
me
>
PINC
</name>

4039 <
desti
>
Ph
 
emt
 
mode
</description>

4040 <
bOfft
>9</bitOffset>

4041 <
bWidth
>1</bitWidth>

4042 </
fld
>

4043 <
fld
>

4044 <
me
>
CIRC
</name>

4045 <
desti
>
Ccur
 
mode
</description>

4046 <
bOfft
>8</bitOffset>

4047 <
bWidth
>1</bitWidth>

4048 </
fld
>

4049 <
fld
>

4050 <
me
>
DIR
</name>

4051 <
desti
>
Da
 
sr
 
dei
</description>

4052 <
bOfft
>6</bitOffset>

4053 <
bWidth
>2</bitWidth>

4054 </
fld
>

4055 <
fld
>

4056 <
me
>
PFCTRL
</name>

4057 <
desti
>
Ph
 
ow
 
cڌr
</description>

4058 <
bOfft
>5</bitOffset>

4059 <
bWidth
>1</bitWidth>

4060 </
fld
>

4061 <
fld
>

4062 <
me
>
TCIE
</name>

4063 <
desti
>
Tnsr
 
come
 
u


4064 
ab
</
desti
>

4065 <
bOfft
>4</bitOffset>

4066 <
bWidth
>1</bitWidth>

4067 </
fld
>

4068 <
fld
>

4069 <
me
>
HTIE
</name>

4070 <
desti
>
Hf
 
sr
 
u


4071 
ab
</
desti
>

4072 <
bOfft
>3</bitOffset>

4073 <
bWidth
>1</bitWidth>

4074 </
fld
>

4075 <
fld
>

4076 <
me
>
TEIE
</name>

4077 <
desti
>
Tnsr
 
r
 
u


4078 
ab
</
desti
>

4079 <
bOfft
>2</bitOffset>

4080 <
bWidth
>1</bitWidth>

4081 </
fld
>

4082 <
fld
>

4083 <
me
>
DMEIE
</name>

4084 <
desti
>
De
 
mode
 
r
 
u


4085 
ab
</
desti
>

4086 <
bOfft
>1</bitOffset>

4087 <
bWidth
>1</bitWidth>

4088 </
fld
>

4089 <
fld
>

4090 <
me
>
EN
</name>

4091 <
desti
>
Sm
 
ab
 / 
ag
 
am
 
ady
 
wh


4092 
ad
 
low
</
desti
>

4093 <
bOfft
>0</bitOffset>

4094 <
bWidth
>1</bitWidth>

4095 </
fld
>

4096 </
flds
>

4099 <
me
>
S4NDTR
</name>

4100 <
diyName
>
S4NDTR
</displayName>

4101 <
desti
>
am
 
x
 
numb
 
of
 
da


4102 </
desti
>

4103 <
addssOfft
>0x74</addressOffset>

4104 <
size
>0x20</size>

4105 <
acss
>
ad
-
wre
</access>

4106 <
tVue
>0x00000000</resetValue>

4107 <
flds
>

4108 <
fld
>

4109 <
me
>
NDT
</name>

4110 <
desti
>
Numb
 
of
 
da
 
ems
 
to


4111 
sr
</
desti
>

4112 <
bOfft
>0</bitOffset>

4113 <
bWidth
>16</bitWidth>

4114 </
fld
>

4115 </
flds
>

4118 <
me
>
S4PAR
</name>

4119 <
diyName
>
S4PAR
</displayName>

4120 <
desti
>
am
 
x
 
rh
 
addss


4121 </
desti
>

4122 <
addssOfft
>0x78</addressOffset>

4123 <
size
>0x20</size>

4124 <
acss
>
ad
-
wre
</access>

4125 <
tVue
>0x00000000</resetValue>

4126 <
flds
>

4127 <
fld
>

4128 <
me
>
PA
</name>

4129 <
desti
>
Ph
 
addss
</description>

4130 <
bOfft
>0</bitOffset>

4131 <
bWidth
>32</bitWidth>

4132 </
fld
>

4133 </
flds
>

4136 <
me
>
S4M0AR
</name>

4137 <
diyName
>
S4M0AR
</displayName>

4138 <
desti
>
am
 
x
 
memy
 0 
addss


4139 </
desti
>

4140 <
addssOfft
>0x7C</addressOffset>

4141 <
size
>0x20</size>

4142 <
acss
>
ad
-
wre
</access>

4143 <
tVue
>0x00000000</resetValue>

4144 <
flds
>

4145 <
fld
>

4146 <
me
>
M0A
</name>

4147 <
desti
>
Memy
 0 
addss
</description>

4148 <
bOfft
>0</bitOffset>

4149 <
bWidth
>32</bitWidth>

4150 </
fld
>

4151 </
flds
>

4154 <
me
>
S4M1AR
</name>

4155 <
diyName
>
S4M1AR
</displayName>

4156 <
desti
>
am
 
x
 
memy
 1 
addss


4157 </
desti
>

4158 <
addssOfft
>0x80</addressOffset>

4159 <
size
>0x20</size>

4160 <
acss
>
ad
-
wre
</access>

4161 <
tVue
>0x00000000</resetValue>

4162 <
flds
>

4163 <
fld
>

4164 <
me
>
M1A
</name>

4165 <
desti
>
Memy
 1 
addss
 (
ud
 

 
of
 
Doub


4166 
bufr
 
mode
)</
desti
>

4167 <
bOfft
>0</bitOffset>

4168 <
bWidth
>32</bitWidth>

4169 </
fld
>

4170 </
flds
>

4173 <
me
>
S4FCR
</name>

4174 <
diyName
>
S4FCR
</displayName>

4175 <
desti
>
am
 
x
 
FIFO
 
cڌ
 </description>

4176 <
addssOfft
>0x84</addressOffset>

4177 <
size
>0x20</size>

4178 <
tVue
>0x00000021</resetValue>

4179 <
flds
>

4180 <
fld
>

4181 <
me
>
FEIE
</name>

4182 <
desti
>
FIFO
 
r
 
u


4183 
ab
</
desti
>

4184 <
bOfft
>7</bitOffset>

4185 <
bWidth
>1</bitWidth>

4186 <
acss
>
ad
-
wre
</access>

4187 </
fld
>

4188 <
fld
>

4189 <
me
>
FS
</name>

4190 <
desti
>
FIFO
 
us
</description>

4191 <
bOfft
>3</bitOffset>

4192 <
bWidth
>3</bitWidth>

4193 <
acss
>
ad
-
ly
</access>

4194 </
fld
>

4195 <
fld
>

4196 <
me
>
DMDIS
</name>

4197 <
desti
>
De
 
mode
 
dib
</description>

4198 <
bOfft
>2</bitOffset>

4199 <
bWidth
>1</bitWidth>

4200 <
acss
>
ad
-
wre
</access>

4201 </
fld
>

4202 <
fld
>

4203 <
me
>
FTH
</name>

4204 <
desti
>
FIFO
 
thshd
 
i
</description>

4205 <
bOfft
>0</bitOffset>

4206 <
bWidth
>2</bitWidth>

4207 <
acss
>
ad
-
wre
</access>

4208 </
fld
>

4209 </
flds
>

4212 <
me
>
S5CR
</name>

4213 <
diyName
>
S5CR
</displayName>

4214 <
desti
>
am
 
x
 
cfiguti


4215 </
desti
>

4216 <
addssOfft
>0x88</addressOffset>

4217 <
size
>0x20</size>

4218 <
acss
>
ad
-
wre
</access>

4219 <
tVue
>0x00000000</resetValue>

4220 <
flds
>

4221 <
fld
>

4222 <
me
>
CHSEL
</name>

4223 <
desti
>
Chl
 
i
</description>

4224 <
bOfft
>25</bitOffset>

4225 <
bWidth
>3</bitWidth>

4226 </
fld
>

4227 <
fld
>

4228 <
me
>
MBURST
</name>

4229 <
desti
>
Memy
 
bur
 
sr


4230 
cfiguti
</
desti
>

4231 <
bOfft
>23</bitOffset>

4232 <
bWidth
>2</bitWidth>

4233 </
fld
>

4234 <
fld
>

4235 <
me
>
PBURST
</name>

4236 <
desti
>
Ph
 
bur
 
sr


4237 
cfiguti
</
desti
>

4238 <
bOfft
>21</bitOffset>

4239 <
bWidth
>2</bitWidth>

4240 </
fld
>

4241 <
fld
>

4242 <
me
>
ACK
</name>

4243 <
desti
>
ACK
</description>

4244 <
bOfft
>20</bitOffset>

4245 <
bWidth
>1</bitWidth>

4246 </
fld
>

4247 <
fld
>

4248 <
me
>
CT
</name>

4249 <
desti
>
Cut
 
rg
 (
ly
 

 
bufr


4250 
mode
)</
desti
>

4251 <
bOfft
>19</bitOffset>

4252 <
bWidth
>1</bitWidth>

4253 </
fld
>

4254 <
fld
>

4255 <
me
>
DBM
</name>

4256 <
desti
>
Doub
 
bufr
 
mode
</description>

4257 <
bOfft
>18</bitOffset>

4258 <
bWidth
>1</bitWidth>

4259 </
fld
>

4260 <
fld
>

4261 <
me
>
PL
</name>

4262 <
desti
>
Priܙy
 
v
</description>

4263 <
bOfft
>16</bitOffset>

4264 <
bWidth
>2</bitWidth>

4265 </
fld
>

4266 <
fld
>

4267 <
me
>
PINCOS
</name>

4268 <
desti
>
Ph
 
emt
 
offt


4269 
size
</
desti
>

4270 <
bOfft
>15</bitOffset>

4271 <
bWidth
>1</bitWidth>

4272 </
fld
>

4273 <
fld
>

4274 <
me
>
MSIZE
</name>

4275 <
desti
>
Memy
 
da
 
size
</description>

4276 <
bOfft
>13</bitOffset>

4277 <
bWidth
>2</bitWidth>

4278 </
fld
>

4279 <
fld
>

4280 <
me
>
PSIZE
</name>

4281 <
desti
>
Ph
 
da
 
size
</description>

4282 <
bOfft
>11</bitOffset>

4283 <
bWidth
>2</bitWidth>

4284 </
fld
>

4285 <
fld
>

4286 <
me
>
MINC
</name>

4287 <
desti
>
Memy
 
emt
 
mode
</description>

4288 <
bOfft
>10</bitOffset>

4289 <
bWidth
>1</bitWidth>

4290 </
fld
>

4291 <
fld
>

4292 <
me
>
PINC
</name>

4293 <
desti
>
Ph
 
emt
 
mode
</description>

4294 <
bOfft
>9</bitOffset>

4295 <
bWidth
>1</bitWidth>

4296 </
fld
>

4297 <
fld
>

4298 <
me
>
CIRC
</name>

4299 <
desti
>
Ccur
 
mode
</description>

4300 <
bOfft
>8</bitOffset>

4301 <
bWidth
>1</bitWidth>

4302 </
fld
>

4303 <
fld
>

4304 <
me
>
DIR
</name>

4305 <
desti
>
Da
 
sr
 
dei
</description>

4306 <
bOfft
>6</bitOffset>

4307 <
bWidth
>2</bitWidth>

4308 </
fld
>

4309 <
fld
>

4310 <
me
>
PFCTRL
</name>

4311 <
desti
>
Ph
 
ow
 
cڌr
</description>

4312 <
bOfft
>5</bitOffset>

4313 <
bWidth
>1</bitWidth>

4314 </
fld
>

4315 <
fld
>

4316 <
me
>
TCIE
</name>

4317 <
desti
>
Tnsr
 
come
 
u


4318 
ab
</
desti
>

4319 <
bOfft
>4</bitOffset>

4320 <
bWidth
>1</bitWidth>

4321 </
fld
>

4322 <
fld
>

4323 <
me
>
HTIE
</name>

4324 <
desti
>
Hf
 
sr
 
u


4325 
ab
</
desti
>

4326 <
bOfft
>3</bitOffset>

4327 <
bWidth
>1</bitWidth>

4328 </
fld
>

4329 <
fld
>

4330 <
me
>
TEIE
</name>

4331 <
desti
>
Tnsr
 
r
 
u


4332 
ab
</
desti
>

4333 <
bOfft
>2</bitOffset>

4334 <
bWidth
>1</bitWidth>

4335 </
fld
>

4336 <
fld
>

4337 <
me
>
DMEIE
</name>

4338 <
desti
>
De
 
mode
 
r
 
u


4339 
ab
</
desti
>

4340 <
bOfft
>1</bitOffset>

4341 <
bWidth
>1</bitWidth>

4342 </
fld
>

4343 <
fld
>

4344 <
me
>
EN
</name>

4345 <
desti
>
Sm
 
ab
 / 
ag
 
am
 
ady
 
wh


4346 
ad
 
low
</
desti
>

4347 <
bOfft
>0</bitOffset>

4348 <
bWidth
>1</bitWidth>

4349 </
fld
>

4350 </
flds
>

4353 <
me
>
S5NDTR
</name>

4354 <
diyName
>
S5NDTR
</displayName>

4355 <
desti
>
am
 
x
 
numb
 
of
 
da


4356 </
desti
>

4357 <
addssOfft
>0x8C</addressOffset>

4358 <
size
>0x20</size>

4359 <
acss
>
ad
-
wre
</access>

4360 <
tVue
>0x00000000</resetValue>

4361 <
flds
>

4362 <
fld
>

4363 <
me
>
NDT
</name>

4364 <
desti
>
Numb
 
of
 
da
 
ems
 
to


4365 
sr
</
desti
>

4366 <
bOfft
>0</bitOffset>

4367 <
bWidth
>16</bitWidth>

4368 </
fld
>

4369 </
flds
>

4372 <
me
>
S5PAR
</name>

4373 <
diyName
>
S5PAR
</displayName>

4374 <
desti
>
am
 
x
 
rh
 
addss


4375 </
desti
>

4376 <
addssOfft
>0x90</addressOffset>

4377 <
size
>0x20</size>

4378 <
acss
>
ad
-
wre
</access>

4379 <
tVue
>0x00000000</resetValue>

4380 <
flds
>

4381 <
fld
>

4382 <
me
>
PA
</name>

4383 <
desti
>
Ph
 
addss
</description>

4384 <
bOfft
>0</bitOffset>

4385 <
bWidth
>32</bitWidth>

4386 </
fld
>

4387 </
flds
>

4390 <
me
>
S5M0AR
</name>

4391 <
diyName
>
S5M0AR
</displayName>

4392 <
desti
>
am
 
x
 
memy
 0 
addss


4393 </
desti
>

4394 <
addssOfft
>0x94</addressOffset>

4395 <
size
>0x20</size>

4396 <
acss
>
ad
-
wre
</access>

4397 <
tVue
>0x00000000</resetValue>

4398 <
flds
>

4399 <
fld
>

4400 <
me
>
M0A
</name>

4401 <
desti
>
Memy
 0 
addss
</description>

4402 <
bOfft
>0</bitOffset>

4403 <
bWidth
>32</bitWidth>

4404 </
fld
>

4405 </
flds
>

4408 <
me
>
S5M1AR
</name>

4409 <
diyName
>
S5M1AR
</displayName>

4410 <
desti
>
am
 
x
 
memy
 1 
addss


4411 </
desti
>

4412 <
addssOfft
>0x98</addressOffset>

4413 <
size
>0x20</size>

4414 <
acss
>
ad
-
wre
</access>

4415 <
tVue
>0x00000000</resetValue>

4416 <
flds
>

4417 <
fld
>

4418 <
me
>
M1A
</name>

4419 <
desti
>
Memy
 1 
addss
 (
ud
 

 
of
 
Doub


4420 
bufr
 
mode
)</
desti
>

4421 <
bOfft
>0</bitOffset>

4422 <
bWidth
>32</bitWidth>

4423 </
fld
>

4424 </
flds
>

4427 <
me
>
S5FCR
</name>

4428 <
diyName
>
S5FCR
</displayName>

4429 <
desti
>
am
 
x
 
FIFO
 
cڌ
 </description>

4430 <
addssOfft
>0x9C</addressOffset>

4431 <
size
>0x20</size>

4432 <
tVue
>0x00000021</resetValue>

4433 <
flds
>

4434 <
fld
>

4435 <
me
>
FEIE
</name>

4436 <
desti
>
FIFO
 
r
 
u


4437 
ab
</
desti
>

4438 <
bOfft
>7</bitOffset>

4439 <
bWidth
>1</bitWidth>

4440 <
acss
>
ad
-
wre
</access>

4441 </
fld
>

4442 <
fld
>

4443 <
me
>
FS
</name>

4444 <
desti
>
FIFO
 
us
</description>

4445 <
bOfft
>3</bitOffset>

4446 <
bWidth
>3</bitWidth>

4447 <
acss
>
ad
-
ly
</access>

4448 </
fld
>

4449 <
fld
>

4450 <
me
>
DMDIS
</name>

4451 <
desti
>
De
 
mode
 
dib
</description>

4452 <
bOfft
>2</bitOffset>

4453 <
bWidth
>1</bitWidth>

4454 <
acss
>
ad
-
wre
</access>

4455 </
fld
>

4456 <
fld
>

4457 <
me
>
FTH
</name>

4458 <
desti
>
FIFO
 
thshd
 
i
</description>

4459 <
bOfft
>0</bitOffset>

4460 <
bWidth
>2</bitWidth>

4461 <
acss
>
ad
-
wre
</access>

4462 </
fld
>

4463 </
flds
>

4466 <
me
>
S6CR
</name>

4467 <
diyName
>
S6CR
</displayName>

4468 <
desti
>
am
 
x
 
cfiguti


4469 </
desti
>

4470 <
addssOfft
>0xA0</addressOffset>

4471 <
size
>0x20</size>

4472 <
acss
>
ad
-
wre
</access>

4473 <
tVue
>0x00000000</resetValue>

4474 <
flds
>

4475 <
fld
>

4476 <
me
>
CHSEL
</name>

4477 <
desti
>
Chl
 
i
</description>

4478 <
bOfft
>25</bitOffset>

4479 <
bWidth
>3</bitWidth>

4480 </
fld
>

4481 <
fld
>

4482 <
me
>
MBURST
</name>

4483 <
desti
>
Memy
 
bur
 
sr


4484 
cfiguti
</
desti
>

4485 <
bOfft
>23</bitOffset>

4486 <
bWidth
>2</bitWidth>

4487 </
fld
>

4488 <
fld
>

4489 <
me
>
PBURST
</name>

4490 <
desti
>
Ph
 
bur
 
sr


4491 
cfiguti
</
desti
>

4492 <
bOfft
>21</bitOffset>

4493 <
bWidth
>2</bitWidth>

4494 </
fld
>

4495 <
fld
>

4496 <
me
>
ACK
</name>

4497 <
desti
>
ACK
</description>

4498 <
bOfft
>20</bitOffset>

4499 <
bWidth
>1</bitWidth>

4500 </
fld
>

4501 <
fld
>

4502 <
me
>
CT
</name>

4503 <
desti
>
Cut
 
rg
 (
ly
 

 
bufr


4504 
mode
)</
desti
>

4505 <
bOfft
>19</bitOffset>

4506 <
bWidth
>1</bitWidth>

4507 </
fld
>

4508 <
fld
>

4509 <
me
>
DBM
</name>

4510 <
desti
>
Doub
 
bufr
 
mode
</description>

4511 <
bOfft
>18</bitOffset>

4512 <
bWidth
>1</bitWidth>

4513 </
fld
>

4514 <
fld
>

4515 <
me
>
PL
</name>

4516 <
desti
>
Priܙy
 
v
</description>

4517 <
bOfft
>16</bitOffset>

4518 <
bWidth
>2</bitWidth>

4519 </
fld
>

4520 <
fld
>

4521 <
me
>
PINCOS
</name>

4522 <
desti
>
Ph
 
emt
 
offt


4523 
size
</
desti
>

4524 <
bOfft
>15</bitOffset>

4525 <
bWidth
>1</bitWidth>

4526 </
fld
>

4527 <
fld
>

4528 <
me
>
MSIZE
</name>

4529 <
desti
>
Memy
 
da
 
size
</description>

4530 <
bOfft
>13</bitOffset>

4531 <
bWidth
>2</bitWidth>

4532 </
fld
>

4533 <
fld
>

4534 <
me
>
PSIZE
</name>

4535 <
desti
>
Ph
 
da
 
size
</description>

4536 <
bOfft
>11</bitOffset>

4537 <
bWidth
>2</bitWidth>

4538 </
fld
>

4539 <
fld
>

4540 <
me
>
MINC
</name>

4541 <
desti
>
Memy
 
emt
 
mode
</description>

4542 <
bOfft
>10</bitOffset>

4543 <
bWidth
>1</bitWidth>

4544 </
fld
>

4545 <
fld
>

4546 <
me
>
PINC
</name>

4547 <
desti
>
Ph
 
emt
 
mode
</description>

4548 <
bOfft
>9</bitOffset>

4549 <
bWidth
>1</bitWidth>

4550 </
fld
>

4551 <
fld
>

4552 <
me
>
CIRC
</name>

4553 <
desti
>
Ccur
 
mode
</description>

4554 <
bOfft
>8</bitOffset>

4555 <
bWidth
>1</bitWidth>

4556 </
fld
>

4557 <
fld
>

4558 <
me
>
DIR
</name>

4559 <
desti
>
Da
 
sr
 
dei
</description>

4560 <
bOfft
>6</bitOffset>

4561 <
bWidth
>2</bitWidth>

4562 </
fld
>

4563 <
fld
>

4564 <
me
>
PFCTRL
</name>

4565 <
desti
>
Ph
 
ow
 
cڌr
</description>

4566 <
bOfft
>5</bitOffset>

4567 <
bWidth
>1</bitWidth>

4568 </
fld
>

4569 <
fld
>

4570 <
me
>
TCIE
</name>

4571 <
desti
>
Tnsr
 
come
 
u


4572 
ab
</
desti
>

4573 <
bOfft
>4</bitOffset>

4574 <
bWidth
>1</bitWidth>

4575 </
fld
>

4576 <
fld
>

4577 <
me
>
HTIE
</name>

4578 <
desti
>
Hf
 
sr
 
u


4579 
ab
</
desti
>

4580 <
bOfft
>3</bitOffset>

4581 <
bWidth
>1</bitWidth>

4582 </
fld
>

4583 <
fld
>

4584 <
me
>
TEIE
</name>

4585 <
desti
>
Tnsr
 
r
 
u


4586 
ab
</
desti
>

4587 <
bOfft
>2</bitOffset>

4588 <
bWidth
>1</bitWidth>

4589 </
fld
>

4590 <
fld
>

4591 <
me
>
DMEIE
</name>

4592 <
desti
>
De
 
mode
 
r
 
u


4593 
ab
</
desti
>

4594 <
bOfft
>1</bitOffset>

4595 <
bWidth
>1</bitWidth>

4596 </
fld
>

4597 <
fld
>

4598 <
me
>
EN
</name>

4599 <
desti
>
Sm
 
ab
 / 
ag
 
am
 
ady
 
wh


4600 
ad
 
low
</
desti
>

4601 <
bOfft
>0</bitOffset>

4602 <
bWidth
>1</bitWidth>

4603 </
fld
>

4604 </
flds
>

4607 <
me
>
S6NDTR
</name>

4608 <
diyName
>
S6NDTR
</displayName>

4609 <
desti
>
am
 
x
 
numb
 
of
 
da


4610 </
desti
>

4611 <
addssOfft
>0xA4</addressOffset>

4612 <
size
>0x20</size>

4613 <
acss
>
ad
-
wre
</access>

4614 <
tVue
>0x00000000</resetValue>

4615 <
flds
>

4616 <
fld
>

4617 <
me
>
NDT
</name>

4618 <
desti
>
Numb
 
of
 
da
 
ems
 
to


4619 
sr
</
desti
>

4620 <
bOfft
>0</bitOffset>

4621 <
bWidth
>16</bitWidth>

4622 </
fld
>

4623 </
flds
>

4626 <
me
>
S6PAR
</name>

4627 <
diyName
>
S6PAR
</displayName>

4628 <
desti
>
am
 
x
 
rh
 
addss


4629 </
desti
>

4630 <
addssOfft
>0xA8</addressOffset>

4631 <
size
>0x20</size>

4632 <
acss
>
ad
-
wre
</access>

4633 <
tVue
>0x00000000</resetValue>

4634 <
flds
>

4635 <
fld
>

4636 <
me
>
PA
</name>

4637 <
desti
>
Ph
 
addss
</description>

4638 <
bOfft
>0</bitOffset>

4639 <
bWidth
>32</bitWidth>

4640 </
fld
>

4641 </
flds
>

4644 <
me
>
S6M0AR
</name>

4645 <
diyName
>
S6M0AR
</displayName>

4646 <
desti
>
am
 
x
 
memy
 0 
addss


4647 </
desti
>

4648 <
addssOfft
>0xAC</addressOffset>

4649 <
size
>0x20</size>

4650 <
acss
>
ad
-
wre
</access>

4651 <
tVue
>0x00000000</resetValue>

4652 <
flds
>

4653 <
fld
>

4654 <
me
>
M0A
</name>

4655 <
desti
>
Memy
 0 
addss
</description>

4656 <
bOfft
>0</bitOffset>

4657 <
bWidth
>32</bitWidth>

4658 </
fld
>

4659 </
flds
>

4662 <
me
>
S6M1AR
</name>

4663 <
diyName
>
S6M1AR
</displayName>

4664 <
desti
>
am
 
x
 
memy
 1 
addss


4665 </
desti
>

4666 <
addssOfft
>0xB0</addressOffset>

4667 <
size
>0x20</size>

4668 <
acss
>
ad
-
wre
</access>

4669 <
tVue
>0x00000000</resetValue>

4670 <
flds
>

4671 <
fld
>

4672 <
me
>
M1A
</name>

4673 <
desti
>
Memy
 1 
addss
 (
ud
 

 
of
 
Doub


4674 
bufr
 
mode
)</
desti
>

4675 <
bOfft
>0</bitOffset>

4676 <
bWidth
>32</bitWidth>

4677 </
fld
>

4678 </
flds
>

4681 <
me
>
S6FCR
</name>

4682 <
diyName
>
S6FCR
</displayName>

4683 <
desti
>
am
 
x
 
FIFO
 
cڌ
 </description>

4684 <
addssOfft
>0xB4</addressOffset>

4685 <
size
>0x20</size>

4686 <
tVue
>0x00000021</resetValue>

4687 <
flds
>

4688 <
fld
>

4689 <
me
>
FEIE
</name>

4690 <
desti
>
FIFO
 
r
 
u


4691 
ab
</
desti
>

4692 <
bOfft
>7</bitOffset>

4693 <
bWidth
>1</bitWidth>

4694 <
acss
>
ad
-
wre
</access>

4695 </
fld
>

4696 <
fld
>

4697 <
me
>
FS
</name>

4698 <
desti
>
FIFO
 
us
</description>

4699 <
bOfft
>3</bitOffset>

4700 <
bWidth
>3</bitWidth>

4701 <
acss
>
ad
-
ly
</access>

4702 </
fld
>

4703 <
fld
>

4704 <
me
>
DMDIS
</name>

4705 <
desti
>
De
 
mode
 
dib
</description>

4706 <
bOfft
>2</bitOffset>

4707 <
bWidth
>1</bitWidth>

4708 <
acss
>
ad
-
wre
</access>

4709 </
fld
>

4710 <
fld
>

4711 <
me
>
FTH
</name>

4712 <
desti
>
FIFO
 
thshd
 
i
</description>

4713 <
bOfft
>0</bitOffset>

4714 <
bWidth
>2</bitWidth>

4715 <
acss
>
ad
-
wre
</access>

4716 </
fld
>

4717 </
flds
>

4720 <
me
>
S7CR
</name>

4721 <
diyName
>
S7CR
</displayName>

4722 <
desti
>
am
 
x
 
cfiguti


4723 </
desti
>

4724 <
addssOfft
>0xB8</addressOffset>

4725 <
size
>0x20</size>

4726 <
acss
>
ad
-
wre
</access>

4727 <
tVue
>0x00000000</resetValue>

4728 <
flds
>

4729 <
fld
>

4730 <
me
>
CHSEL
</name>

4731 <
desti
>
Chl
 
i
</description>

4732 <
bOfft
>25</bitOffset>

4733 <
bWidth
>3</bitWidth>

4734 </
fld
>

4735 <
fld
>

4736 <
me
>
MBURST
</name>

4737 <
desti
>
Memy
 
bur
 
sr


4738 
cfiguti
</
desti
>

4739 <
bOfft
>23</bitOffset>

4740 <
bWidth
>2</bitWidth>

4741 </
fld
>

4742 <
fld
>

4743 <
me
>
PBURST
</name>

4744 <
desti
>
Ph
 
bur
 
sr


4745 
cfiguti
</
desti
>

4746 <
bOfft
>21</bitOffset>

4747 <
bWidth
>2</bitWidth>

4748 </
fld
>

4749 <
fld
>

4750 <
me
>
ACK
</name>

4751 <
desti
>
ACK
</description>

4752 <
bOfft
>20</bitOffset>

4753 <
bWidth
>1</bitWidth>

4754 </
fld
>

4755 <
fld
>

4756 <
me
>
CT
</name>

4757 <
desti
>
Cut
 
rg
 (
ly
 

 
bufr


4758 
mode
)</
desti
>

4759 <
bOfft
>19</bitOffset>

4760 <
bWidth
>1</bitWidth>

4761 </
fld
>

4762 <
fld
>

4763 <
me
>
DBM
</name>

4764 <
desti
>
Doub
 
bufr
 
mode
</description>

4765 <
bOfft
>18</bitOffset>

4766 <
bWidth
>1</bitWidth>

4767 </
fld
>

4768 <
fld
>

4769 <
me
>
PL
</name>

4770 <
desti
>
Priܙy
 
v
</description>

4771 <
bOfft
>16</bitOffset>

4772 <
bWidth
>2</bitWidth>

4773 </
fld
>

4774 <
fld
>

4775 <
me
>
PINCOS
</name>

4776 <
desti
>
Ph
 
emt
 
offt


4777 
size
</
desti
>

4778 <
bOfft
>15</bitOffset>

4779 <
bWidth
>1</bitWidth>

4780 </
fld
>

4781 <
fld
>

4782 <
me
>
MSIZE
</name>

4783 <
desti
>
Memy
 
da
 
size
</description>

4784 <
bOfft
>13</bitOffset>

4785 <
bWidth
>2</bitWidth>

4786 </
fld
>

4787 <
fld
>

4788 <
me
>
PSIZE
</name>

4789 <
desti
>
Ph
 
da
 
size
</description>

4790 <
bOfft
>11</bitOffset>

4791 <
bWidth
>2</bitWidth>

4792 </
fld
>

4793 <
fld
>

4794 <
me
>
MINC
</name>

4795 <
desti
>
Memy
 
emt
 
mode
</description>

4796 <
bOfft
>10</bitOffset>

4797 <
bWidth
>1</bitWidth>

4798 </
fld
>

4799 <
fld
>

4800 <
me
>
PINC
</name>

4801 <
desti
>
Ph
 
emt
 
mode
</description>

4802 <
bOfft
>9</bitOffset>

4803 <
bWidth
>1</bitWidth>

4804 </
fld
>

4805 <
fld
>

4806 <
me
>
CIRC
</name>

4807 <
desti
>
Ccur
 
mode
</description>

4808 <
bOfft
>8</bitOffset>

4809 <
bWidth
>1</bitWidth>

4810 </
fld
>

4811 <
fld
>

4812 <
me
>
DIR
</name>

4813 <
desti
>
Da
 
sr
 
dei
</description>

4814 <
bOfft
>6</bitOffset>

4815 <
bWidth
>2</bitWidth>

4816 </
fld
>

4817 <
fld
>

4818 <
me
>
PFCTRL
</name>

4819 <
desti
>
Ph
 
ow
 
cڌr
</description>

4820 <
bOfft
>5</bitOffset>

4821 <
bWidth
>1</bitWidth>

4822 </
fld
>

4823 <
fld
>

4824 <
me
>
TCIE
</name>

4825 <
desti
>
Tnsr
 
come
 
u


4826 
ab
</
desti
>

4827 <
bOfft
>4</bitOffset>

4828 <
bWidth
>1</bitWidth>

4829 </
fld
>

4830 <
fld
>

4831 <
me
>
HTIE
</name>

4832 <
desti
>
Hf
 
sr
 
u


4833 
ab
</
desti
>

4834 <
bOfft
>3</bitOffset>

4835 <
bWidth
>1</bitWidth>

4836 </
fld
>

4837 <
fld
>

4838 <
me
>
TEIE
</name>

4839 <
desti
>
Tnsr
 
r
 
u


4840 
ab
</
desti
>

4841 <
bOfft
>2</bitOffset>

4842 <
bWidth
>1</bitWidth>

4843 </
fld
>

4844 <
fld
>

4845 <
me
>
DMEIE
</name>

4846 <
desti
>
De
 
mode
 
r
 
u


4847 
ab
</
desti
>

4848 <
bOfft
>1</bitOffset>

4849 <
bWidth
>1</bitWidth>

4850 </
fld
>

4851 <
fld
>

4852 <
me
>
EN
</name>

4853 <
desti
>
Sm
 
ab
 / 
ag
 
am
 
ady
 
wh


4854 
ad
 
low
</
desti
>

4855 <
bOfft
>0</bitOffset>

4856 <
bWidth
>1</bitWidth>

4857 </
fld
>

4858 </
flds
>

4861 <
me
>
S7NDTR
</name>

4862 <
diyName
>
S7NDTR
</displayName>

4863 <
desti
>
am
 
x
 
numb
 
of
 
da


4864 </
desti
>

4865 <
addssOfft
>0xBC</addressOffset>

4866 <
size
>0x20</size>

4867 <
acss
>
ad
-
wre
</access>

4868 <
tVue
>0x00000000</resetValue>

4869 <
flds
>

4870 <
fld
>

4871 <
me
>
NDT
</name>

4872 <
desti
>
Numb
 
of
 
da
 
ems
 
to


4873 
sr
</
desti
>

4874 <
bOfft
>0</bitOffset>

4875 <
bWidth
>16</bitWidth>

4876 </
fld
>

4877 </
flds
>

4880 <
me
>
S7PAR
</name>

4881 <
diyName
>
S7PAR
</displayName>

4882 <
desti
>
am
 
x
 
rh
 
addss


4883 </
desti
>

4884 <
addssOfft
>0xC0</addressOffset>

4885 <
size
>0x20</size>

4886 <
acss
>
ad
-
wre
</access>

4887 <
tVue
>0x00000000</resetValue>

4888 <
flds
>

4889 <
fld
>

4890 <
me
>
PA
</name>

4891 <
desti
>
Ph
 
addss
</description>

4892 <
bOfft
>0</bitOffset>

4893 <
bWidth
>32</bitWidth>

4894 </
fld
>

4895 </
flds
>

4898 <
me
>
S7M0AR
</name>

4899 <
diyName
>
S7M0AR
</displayName>

4900 <
desti
>
am
 
x
 
memy
 0 
addss


4901 </
desti
>

4902 <
addssOfft
>0xC4</addressOffset>

4903 <
size
>0x20</size>

4904 <
acss
>
ad
-
wre
</access>

4905 <
tVue
>0x00000000</resetValue>

4906 <
flds
>

4907 <
fld
>

4908 <
me
>
M0A
</name>

4909 <
desti
>
Memy
 0 
addss
</description>

4910 <
bOfft
>0</bitOffset>

4911 <
bWidth
>32</bitWidth>

4912 </
fld
>

4913 </
flds
>

4916 <
me
>
S7M1AR
</name>

4917 <
diyName
>
S7M1AR
</displayName>

4918 <
desti
>
am
 
x
 
memy
 1 
addss


4919 </
desti
>

4920 <
addssOfft
>0xC8</addressOffset>

4921 <
size
>0x20</size>

4922 <
acss
>
ad
-
wre
</access>

4923 <
tVue
>0x00000000</resetValue>

4924 <
flds
>

4925 <
fld
>

4926 <
me
>
M1A
</name>

4927 <
desti
>
Memy
 1 
addss
 (
ud
 

 
of
 
Doub


4928 
bufr
 
mode
)</
desti
>

4929 <
bOfft
>0</bitOffset>

4930 <
bWidth
>32</bitWidth>

4931 </
fld
>

4932 </
flds
>

4935 <
me
>
S7FCR
</name>

4936 <
diyName
>
S7FCR
</displayName>

4937 <
desti
>
am
 
x
 
FIFO
 
cڌ
 </description>

4938 <
addssOfft
>0xCC</addressOffset>

4939 <
size
>0x20</size>

4940 <
tVue
>0x00000021</resetValue>

4941 <
flds
>

4942 <
fld
>

4943 <
me
>
FEIE
</name>

4944 <
desti
>
FIFO
 
r
 
u


4945 
ab
</
desti
>

4946 <
bOfft
>7</bitOffset>

4947 <
bWidth
>1</bitWidth>

4948 <
acss
>
ad
-
wre
</access>

4949 </
fld
>

4950 <
fld
>

4951 <
me
>
FS
</name>

4952 <
desti
>
FIFO
 
us
</description>

4953 <
bOfft
>3</bitOffset>

4954 <
bWidth
>3</bitWidth>

4955 <
acss
>
ad
-
ly
</access>

4956 </
fld
>

4957 <
fld
>

4958 <
me
>
DMDIS
</name>

4959 <
desti
>
De
 
mode
 
dib
</description>

4960 <
bOfft
>2</bitOffset>

4961 <
bWidth
>1</bitWidth>

4962 <
acss
>
ad
-
wre
</access>

4963 </
fld
>

4964 <
fld
>

4965 <
me
>
FTH
</name>

4966 <
desti
>
FIFO
 
thshd
 
i
</description>

4967 <
bOfft
>0</bitOffset>

4968 <
bWidth
>2</bitWidth>

4969 <
acss
>
ad
-
wre
</access>

4970 </
fld
>

4971 </
flds
>

4973 </
gis
>

4974 </
rh
>

4975 <
rh
 
divedFrom
="DMA2">

4976 <
me
>
DMA1
</name>

4977 <
baAddss
>0x40026000</baseAddress>

4978 <
u
>

4979 <
me
>
DMA1_Sm0_IRQ
</name>

4980 <
desti
>
DMA1
 
Sm0
 
glob
 
u
</description>

4981 <
vue
>11</value>

4982 </
u
>

4983 <
u
>

4984 <
me
>
DMA1_Sm1_IRQ
</name>

4985 <
desti
>
DMA1
 
Sm1
 
glob
 
u
</description>

4986 <
vue
>12</value>

4987 </
u
>

4988 <
u
>

4989 <
me
>
DMA1_Sm2_IRQ
</name>

4990 <
desti
>
DMA1
 
Sm2
 
glob
 
u
</description>

4991 <
vue
>13</value>

4992 </
u
>

4993 <
u
>

4994 <
me
>
DMA1_Sm3_IRQ
</name>

4995 <
desti
>
DMA1
 
Sm3
 
glob
 
u
</description>

4996 <
vue
>14</value>

4997 </
u
>

4998 <
u
>

4999 <
me
>
DMA1_Sm4_IRQ
</name>

5000 <
desti
>
DMA1
 
Sm4
 
glob
 
u
</description>

5001 <
vue
>15</value>

5002 </
u
>

5003 <
u
>

5004 <
me
>
DMA1_Sm5_IRQ
</name>

5005 <
desti
>
DMA1
 
Sm5
 
glob
 
u
</description>

5006 <
vue
>16</value>

5007 </
u
>

5008 <
u
>

5009 <
me
>
DMA1_Sm6_IRQ
</name>

5010 <
desti
>
DMA1
 
Sm6
 
glob
 
u
</description>

5011 <
vue
>17</value>

5012 </
u
>

5013 <
u
>

5014 <
me
>
DMA1_Sm7_IRQ
</name>

5015 <
desti
>
DMA1
 
Sm7
 
glob
 
u
</description>

5016 <
vue
>47</value>

5017 </
u
>

5018 </
rh
>

5019 <
rh
>

5020 <
me
>
RCC
</name>

5021 <
desti
>
Ret
 
d
 
ock
 
cڌ
</description>

5022 <
groupName
>
RCC
</groupName>

5023 <
baAddss
>0x40023800</baseAddress>

5024 <
addssBlock
>

5025 <
offt
>0x0</offset>

5026 <
size
>0x400</size>

5027 <
uge
>
gis
</usage>

5028 </
addssBlock
>

5029 <
u
>

5030 <
me
>
RCC_IRQ
</name>

5031 <
desti
>
RCC
 
glob
 
u
</description>

5032 <
vue
>5</value>

5033 </
u
>

5034 <
gis
>

5036 <
me
>
CR
</name>

5037 <
diyName
>
CR
</displayName>

5038 <
desti
>
ock
 
cڌ
 </description>

5039 <
addssOfft
>0x0</addressOffset>

5040 <
size
>0x20</size>

5041 <
tVue
>0x00000083</resetValue>

5042 <
flds
>

5043 <
fld
>

5044 <
me
>
PLLI2SRDY
</name>

5045 <
desti
>
PLLI2S
 
ock
 
ady
 
ag
</description>

5046 <
bOfft
>27</bitOffset>

5047 <
bWidth
>1</bitWidth>

5048 <
acss
>
ad
-
ly
</access>

5049 </
fld
>

5050 <
fld
>

5051 <
me
>
PLLI2SON
</name>

5052 <
desti
>
PLLI2S
 
ab
</description>

5053 <
bOfft
>26</bitOffset>

5054 <
bWidth
>1</bitWidth>

5055 <
acss
>
ad
-
wre
</access>

5056 </
fld
>

5057 <
fld
>

5058 <
me
>
PLLRDY
</name>

5059 <
desti
>
Ma
 
	$PLL
 (
PLL

ock
 
ady


5060 
ag
</
desti
>

5061 <
bOfft
>25</bitOffset>

5062 <
bWidth
>1</bitWidth>

5063 <
acss
>
ad
-
ly
</access>

5064 </
fld
>

5065 <
fld
>

5066 <
me
>
PLLON
</name>

5067 <
desti
>
Ma
 
	$PLL
 (
PLL

ab
</
desti
>

5068 <
bOfft
>24</bitOffset>

5069 <
bWidth
>1</bitWidth>

5070 <
acss
>
ad
-
wre
</access>

5071 </
fld
>

5072 <
fld
>

5073 <
me
>
CSSON
</name>

5074 <
desti
>
Clock
 
cury
 
syem


5075 
ab
</
desti
>

5076 <
bOfft
>19</bitOffset>

5077 <
bWidth
>1</bitWidth>

5078 <
acss
>
ad
-
wre
</access>

5079 </
fld
>

5080 <
fld
>

5081 <
me
>
HSEBYP
</name>

5082 <
desti
>
HSE
 
ock
 
byss
</description>

5083 <
bOfft
>18</bitOffset>

5084 <
bWidth
>1</bitWidth>

5085 <
acss
>
ad
-
wre
</access>

5086 </
fld
>

5087 <
fld
>

5088 <
me
>
HSERDY
</name>

5089 <
desti
>
HSE
 
ock
 
ady
 
ag
</description>

5090 <
bOfft
>17</bitOffset>

5091 <
bWidth
>1</bitWidth>

5092 <
acss
>
ad
-
ly
</access>

5093 </
fld
>

5094 <
fld
>

5095 <
me
>
HSEON
</name>

5096 <
desti
>
HSE
 
ock
 
ab
</description>

5097 <
bOfft
>16</bitOffset>

5098 <
bWidth
>1</bitWidth>

5099 <
acss
>
ad
-
wre
</access>

5100 </
fld
>

5101 <
fld
>

5102 <
me
>
HSICAL
</name>

5103 <
desti
>
Il
 
high
-
d
 
ock


5104 
libti
</
desti
>

5105 <
bOfft
>8</bitOffset>

5106 <
bWidth
>8</bitWidth>

5107 <
acss
>
ad
-
ly
</access>

5108 </
fld
>

5109 <
fld
>

5110 <
me
>
HSITRIM
</name>

5111 <
desti
>
Il
 
high
-
d
 
ock


5112 
immg
</
desti
>

5113 <
bOfft
>3</bitOffset>

5114 <
bWidth
>5</bitWidth>

5115 <
acss
>
ad
-
wre
</access>

5116 </
fld
>

5117 <
fld
>

5118 <
me
>
HSIRDY
</name>

5119 <
desti
>
Il
 
high
-
d
 
ock
 
ady


5120 
ag
</
desti
>

5121 <
bOfft
>1</bitOffset>

5122 <
bWidth
>1</bitWidth>

5123 <
acss
>
ad
-
ly
</access>

5124 </
fld
>

5125 <
fld
>

5126 <
me
>
HSION
</name>

5127 <
desti
>
Il
 
high
-
d
 
ock


5128 
ab
</
desti
>

5129 <
bOfft
>0</bitOffset>

5130 <
bWidth
>1</bitWidth>

5131 <
acss
>
ad
-
wre
</access>

5132 </
fld
>

5133 </
flds
>

5136 <
me
>
PLLCFGR
</name>

5137 <
diyName
>
PLLCFGR
</displayName>

5138 <
desti
>
PLL
 
cfiguti
 </description>

5139 <
addssOfft
>0x4</addressOffset>

5140 <
size
>0x20</size>

5141 <
acss
>
ad
-
wre
</access>

5142 <
tVue
>0x24003010</resetValue>

5143 <
flds
>

5144 <
fld
>

5145 <
me
>
PLLQ3
</name>

5146 <
desti
>
Ma
 
	$PLL
 (
PLL

divisi
 

 
USB


5147 
OTG
 
FS
, 
SDIO
 
d
 
ndom
 
numb
 
g


5148 
ocks
</
desti
>

5149 <
bOfft
>27</bitOffset>

5150 <
bWidth
>1</bitWidth>

5151 </
fld
>

5152 <
fld
>

5153 <
me
>
PLLQ2
</name>

5154 <
desti
>
Ma
 
	$PLL
 (
PLL

divisi
 

 
USB


5155 
OTG
 
FS
, 
SDIO
 
d
 
ndom
 
numb
 
g


5156 
ocks
</
desti
>

5157 <
bOfft
>26</bitOffset>

5158 <
bWidth
>1</bitWidth>

5159 </
fld
>

5160 <
fld
>

5161 <
me
>
PLLQ1
</name>

5162 <
desti
>
Ma
 
	$PLL
 (
PLL

divisi
 

 
USB


5163 
OTG
 
FS
, 
SDIO
 
d
 
ndom
 
numb
 
g


5164 
ocks
</
desti
>

5165 <
bOfft
>25</bitOffset>

5166 <
bWidth
>1</bitWidth>

5167 </
fld
>

5168 <
fld
>

5169 <
me
>
PLLQ0
</name>

5170 <
desti
>
Ma
 
	$PLL
 (
PLL

divisi
 

 
USB


5171 
OTG
 
FS
, 
SDIO
 
d
 
ndom
 
numb
 
g


5172 
ocks
</
desti
>

5173 <
bOfft
>24</bitOffset>

5174 <
bWidth
>1</bitWidth>

5175 </
fld
>

5176 <
fld
>

5177 <
me
>
PLLSRC
</name>

5178 <
desti
>
Ma
 
	$PLL
(
PLL

d
 
audio
 
	$PLL
 (
PLLI2S
)

5179 
y
 
ock
 
sour
</
desti
>

5180 <
bOfft
>22</bitOffset>

5181 <
bWidth
>1</bitWidth>

5182 </
fld
>

5183 <
fld
>

5184 <
me
>
PLLP1
</name>

5185 <
desti
>
Ma
 
	$PLL
 (
PLL

divisi
 

 
ma


5186 
syem
 
ock
</
desti
>

5187 <
bOfft
>17</bitOffset>

5188 <
bWidth
>1</bitWidth>

5189 </
fld
>

5190 <
fld
>

5191 <
me
>
PLLP0
</name>

5192 <
desti
>
Ma
 
	$PLL
 (
PLL

divisi
 

 
ma


5193 
syem
 
ock
</
desti
>

5194 <
bOfft
>16</bitOffset>

5195 <
bWidth
>1</bitWidth>

5196 </
fld
>

5197 <
fld
>

5198 <
me
>
PLLN8
</name>

5199 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5200 
VCO
</
desti
>

5201 <
bOfft
>14</bitOffset>

5202 <
bWidth
>1</bitWidth>

5203 </
fld
>

5204 <
fld
>

5205 <
me
>
PLLN7
</name>

5206 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5207 
VCO
</
desti
>

5208 <
bOfft
>13</bitOffset>

5209 <
bWidth
>1</bitWidth>

5210 </
fld
>

5211 <
fld
>

5212 <
me
>
PLLN6
</name>

5213 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5214 
VCO
</
desti
>

5215 <
bOfft
>12</bitOffset>

5216 <
bWidth
>1</bitWidth>

5217 </
fld
>

5218 <
fld
>

5219 <
me
>
PLLN5
</name>

5220 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5221 
VCO
</
desti
>

5222 <
bOfft
>11</bitOffset>

5223 <
bWidth
>1</bitWidth>

5224 </
fld
>

5225 <
fld
>

5226 <
me
>
PLLN4
</name>

5227 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5228 
VCO
</
desti
>

5229 <
bOfft
>10</bitOffset>

5230 <
bWidth
>1</bitWidth>

5231 </
fld
>

5232 <
fld
>

5233 <
me
>
PLLN3
</name>

5234 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5235 
VCO
</
desti
>

5236 <
bOfft
>9</bitOffset>

5237 <
bWidth
>1</bitWidth>

5238 </
fld
>

5239 <
fld
>

5240 <
me
>
PLLN2
</name>

5241 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5242 
VCO
</
desti
>

5243 <
bOfft
>8</bitOffset>

5244 <
bWidth
>1</bitWidth>

5245 </
fld
>

5246 <
fld
>

5247 <
me
>
PLLN1
</name>

5248 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5249 
VCO
</
desti
>

5250 <
bOfft
>7</bitOffset>

5251 <
bWidth
>1</bitWidth>

5252 </
fld
>

5253 <
fld
>

5254 <
me
>
PLLN0
</name>

5255 <
desti
>
Ma
 
	$PLL
 (
PLL

muɝliti
 

 

5256 
VCO
</
desti
>

5257 <
bOfft
>6</bitOffset>

5258 <
bWidth
>1</bitWidth>

5259 </
fld
>

5260 <
fld
>

5261 <
me
>
PLLM5
</name>

5262 <
desti
>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL
)

5263 
d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
>

5264 <
bOfft
>5</bitOffset>

5265 <
bWidth
>1</bitWidth>

5266 </
fld
>

5267 <
fld
>

5268 <
me
>
PLLM4
</name>

5269 <
desti
>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL
)

5270 
d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
>

5271 <
bOfft
>4</bitOffset>

5272 <
bWidth
>1</bitWidth>

5273 </
fld
>

5274 <
fld
>

5275 <
me
>
PLLM3
</name>

5276 <
desti
>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL
)

5277 
d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
>

5278 <
bOfft
>3</bitOffset>

5279 <
bWidth
>1</bitWidth>

5280 </
fld
>

5281 <
fld
>

5282 <
me
>
PLLM2
</name>

5283 <
desti
>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL
)

5284 
d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
>

5285 <
bOfft
>2</bitOffset>

5286 <
bWidth
>1</bitWidth>

5287 </
fld
>

5288 <
fld
>

5289 <
me
>
PLLM1
</name>

5290 <
desti
>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL
)

5291 
d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
>

5292 <
bOfft
>1</bitOffset>

5293 <
bWidth
>1</bitWidth>

5294 </
fld
>

5295 <
fld
>

5296 <
me
>
PLLM0
</name>

5297 <
desti
>
Divisi
 

 
the
 
ma
 
	$PLL
 (
PLL
)

5298 
d
 
audio
 
	$PLL
 (
PLLI2S

put
 
ock
</
desti
>

5299 <
bOfft
>0</bitOffset>

5300 <
bWidth
>1</bitWidth>

5301 </
fld
>

5302 </
flds
>

5305 <
me
>
CFGR
</name>

5306 <
diyName
>
CFGR
</displayName>

5307 <
desti
>
ock
 
cfiguti
 </description>

5308 <
addssOfft
>0x8</addressOffset>

5309 <
size
>0x20</size>

5310 <
tVue
>0x00000000</resetValue>

5311 <
flds
>

5312 <
fld
>

5313 <
me
>
MCO2
</name>

5314 <
desti
>
Miocڌr
 
ock
 
ouut


5315 2</
desti
>

5316 <
bOfft
>30</bitOffset>

5317 <
bWidth
>2</bitWidth>

5318 <
acss
>
ad
-
wre
</access>

5319 </
fld
>

5320 <
fld
>

5321 <
me
>
MCO2PRE
</name>

5322 <
desti
>
MCO2
 
esr
</description>

5323 <
bOfft
>27</bitOffset>

5324 <
bWidth
>3</bitWidth>

5325 <
acss
>
ad
-
wre
</access>

5326 </
fld
>

5327 <
fld
>

5328 <
me
>
MCO1PRE
</name>

5329 <
desti
>
MCO1
 
esr
</description>

5330 <
bOfft
>24</bitOffset>

5331 <
bWidth
>3</bitWidth>

5332 <
acss
>
ad
-
wre
</access>

5333 </
fld
>

5334 <
fld
>

5335 <
me
>
I2SSRC
</name>

5336 <
desti
>
I2S
 
ock
 
i
</description>

5337 <
bOfft
>23</bitOffset>

5338 <
bWidth
>1</bitWidth>

5339 <
acss
>
ad
-
wre
</access>

5340 </
fld
>

5341 <
fld
>

5342 <
me
>
MCO1
</name>

5343 <
desti
>
Miocڌr
 
ock
 
ouut


5344 1</
desti
>

5345 <
bOfft
>21</bitOffset>

5346 <
bWidth
>2</bitWidth>

5347 <
acss
>
ad
-
wre
</access>

5348 </
fld
>

5349 <
fld
>

5350 <
me
>
RTCPRE
</name>

5351 <
desti
>
HSE
 
divisi
 

 
RTC


5352 
ock
</
desti
>

5353 <
bOfft
>16</bitOffset>

5354 <
bWidth
>5</bitWidth>

5355 <
acss
>
ad
-
wre
</access>

5356 </
fld
>

5357 <
fld
>

5358 <
me
>
PPRE2
</name>

5359 <
desti
>
APB
 
high
-
d
 
esr


5360 (
APB2
)</
desti
>

5361 <
bOfft
>13</bitOffset>

5362 <
bWidth
>3</bitWidth>

5363 <
acss
>
ad
-
wre
</access>

5364 </
fld
>

5365 <
fld
>

5366 <
me
>
PPRE1
</name>

5367 <
desti
>
APB
 
Low
 
d
 
esr


5368 (
APB1
)</
desti
>

5369 <
bOfft
>10</bitOffset>

5370 <
bWidth
>3</bitWidth>

5371 <
acss
>
ad
-
wre
</access>

5372 </
fld
>

5373 <
fld
>

5374 <
me
>
HPRE
</name>

5375 <
desti
>
AHB
 
esr
</description>

5376 <
bOfft
>4</bitOffset>

5377 <
bWidth
>4</bitWidth>

5378 <
acss
>
ad
-
wre
</access>

5379 </
fld
>

5380 <
fld
>

5381 <
me
>
SWS1
</name>

5382 <
desti
>
Syem
 
ock
 
us
</description>

5383 <
bOfft
>3</bitOffset>

5384 <
bWidth
>1</bitWidth>

5385 <
acss
>
ad
-
ly
</access>

5386 </
fld
>

5387 <
fld
>

5388 <
me
>
SWS0
</name>

5389 <
desti
>
Syem
 
ock
 
us
</description>

5390 <
bOfft
>2</bitOffset>

5391 <
bWidth
>1</bitWidth>

5392 <
acss
>
ad
-
ly
</access>

5393 </
fld
>

5394 <
fld
>

5395 <
me
>
SW1
</name>

5396 <
desti
>
Syem
 
ock
 </description>

5397 <
bOfft
>1</bitOffset>

5398 <
bWidth
>1</bitWidth>

5399 <
acss
>
ad
-
wre
</access>

5400 </
fld
>

5401 <
fld
>

5402 <
me
>
SW0
</name>

5403 <
desti
>
Syem
 
ock
 </description>

5404 <
bOfft
>0</bitOffset>

5405 <
bWidth
>1</bitWidth>

5406 <
acss
>
ad
-
wre
</access>

5407 </
fld
>

5408 </
flds
>

5411 <
me
>
CIR
</name>

5412 <
diyName
>
CIR
</displayName>

5413 <
desti
>
ock
 
u
 </description>

5414 <
addssOfft
>0xC</addressOffset>

5415 <
size
>0x20</size>

5416 <
tVue
>0x00000000</resetValue>

5417 <
flds
>

5418 <
fld
>

5419 <
me
>
CSSC
</name>

5420 <
desti
>
Clock
 
cury
 
syem
 
u


5421 
r
</
desti
>

5422 <
bOfft
>23</bitOffset>

5423 <
bWidth
>1</bitWidth>

5424 <
acss
>
wre
-
ly
</access>

5425 </
fld
>

5426 <
fld
>

5427 <
me
>
PLLI2SRDYC
</name>

5428 <
desti
>
PLLI2S
 
ady
 
u


5429 
r
</
desti
>

5430 <
bOfft
>21</bitOffset>

5431 <
bWidth
>1</bitWidth>

5432 <
acss
>
wre
-
ly
</access>

5433 </
fld
>

5434 <
fld
>

5435 <
me
>
PLLRDYC
</name>

5436 <
desti
>
Ma
 
	$PLL
(
PLL

ady
 
u


5437 
r
</
desti
>

5438 <
bOfft
>20</bitOffset>

5439 <
bWidth
>1</bitWidth>

5440 <
acss
>
wre
-
ly
</access>

5441 </
fld
>

5442 <
fld
>

5443 <
me
>
HSERDYC
</name>

5444 <
desti
>
HSE
 
ady
 
u
 
r
</description>

5445 <
bOfft
>19</bitOffset>

5446 <
bWidth
>1</bitWidth>

5447 <
acss
>
wre
-
ly
</access>

5448 </
fld
>

5449 <
fld
>

5450 <
me
>
HSIRDYC
</name>

5451 <
desti
>
HSI
 
ady
 
u
 
r
</description>

5452 <
bOfft
>18</bitOffset>

5453 <
bWidth
>1</bitWidth>

5454 <
acss
>
wre
-
ly
</access>

5455 </
fld
>

5456 <
fld
>

5457 <
me
>
LSERDYC
</name>

5458 <
desti
>
LSE
 
ady
 
u
 
r
</description>

5459 <
bOfft
>17</bitOffset>

5460 <
bWidth
>1</bitWidth>

5461 <
acss
>
wre
-
ly
</access>

5462 </
fld
>

5463 <
fld
>

5464 <
me
>
LSIRDYC
</name>

5465 <
desti
>
LSI
 
ady
 
u
 
r
</description>

5466 <
bOfft
>16</bitOffset>

5467 <
bWidth
>1</bitWidth>

5468 <
acss
>
wre
-
ly
</access>

5469 </
fld
>

5470 <
fld
>

5471 <
me
>
PLLI2SRDYIE
</name>

5472 <
desti
>
PLLI2S
 
ady
 
u


5473 
ab
</
desti
>

5474 <
bOfft
>13</bitOffset>

5475 <
bWidth
>1</bitWidth>

5476 <
acss
>
ad
-
wre
</access>

5477 </
fld
>

5478 <
fld
>

5479 <
me
>
PLLRDYIE
</name>

5480 <
desti
>
Ma
 
	$PLL
 (
PLL

ady
 
u


5481 
ab
</
desti
>

5482 <
bOfft
>12</bitOffset>

5483 <
bWidth
>1</bitWidth>

5484 <
acss
>
ad
-
wre
</access>

5485 </
fld
>

5486 <
fld
>

5487 <
me
>
HSERDYIE
</name>

5488 <
desti
>
HSE
 
ady
 
u
 
ab
</description>

5489 <
bOfft
>11</bitOffset>

5490 <
bWidth
>1</bitWidth>

5491 <
acss
>
ad
-
wre
</access>

5492 </
fld
>

5493 <
fld
>

5494 <
me
>
HSIRDYIE
</name>

5495 <
desti
>
HSI
 
ady
 
u
 
ab
</description>

5496 <
bOfft
>10</bitOffset>

5497 <
bWidth
>1</bitWidth>

5498 <
acss
>
ad
-
wre
</access>

5499 </
fld
>

5500 <
fld
>

5501 <
me
>
LSERDYIE
</name>

5502 <
desti
>
LSE
 
ady
 
u
 
ab
</description>

5503 <
bOfft
>9</bitOffset>

5504 <
bWidth
>1</bitWidth>

5505 <
acss
>
ad
-
wre
</access>

5506 </
fld
>

5507 <
fld
>

5508 <
me
>
LSIRDYIE
</name>

5509 <
desti
>
LSI
 
ady
 
u
 
ab
</description>

5510 <
bOfft
>8</bitOffset>

5511 <
bWidth
>1</bitWidth>

5512 <
acss
>
ad
-
wre
</access>

5513 </
fld
>

5514 <
fld
>

5515 <
me
>
CSSF
</name>

5516 <
desti
>
Clock
 
cury
 
syem
 
u


5517 
ag
</
desti
>

5518 <
bOfft
>7</bitOffset>

5519 <
bWidth
>1</bitWidth>

5520 <
acss
>
ad
-
ly
</access>

5521 </
fld
>

5522 <
fld
>

5523 <
me
>
PLLI2SRDYF
</name>

5524 <
desti
>
PLLI2S
 
ady
 
u


5525 
ag
</
desti
>

5526 <
bOfft
>5</bitOffset>

5527 <
bWidth
>1</bitWidth>

5528 <
acss
>
ad
-
ly
</access>

5529 </
fld
>

5530 <
fld
>

5531 <
me
>
PLLRDYF
</name>

5532 <
desti
>
Ma
 
	$PLL
 (
PLL

ady
 
u


5533 
ag
</
desti
>

5534 <
bOfft
>4</bitOffset>

5535 <
bWidth
>1</bitWidth>

5536 <
acss
>
ad
-
ly
</access>

5537 </
fld
>

5538 <
fld
>

5539 <
me
>
HSERDYF
</name>

5540 <
desti
>
HSE
 
ady
 
u
 
ag
</description>

5541 <
bOfft
>3</bitOffset>

5542 <
bWidth
>1</bitWidth>

5543 <
acss
>
ad
-
ly
</access>

5544 </
fld
>

5545 <
fld
>

5546 <
me
>
HSIRDYF
</name>

5547 <
desti
>
HSI
 
ady
 
u
 
ag
</description>

5548 <
bOfft
>2</bitOffset>

5549 <
bWidth
>1</bitWidth>

5550 <
acss
>
ad
-
ly
</access>

5551 </
fld
>

5552 <
fld
>

5553 <
me
>
LSERDYF
</name>

5554 <
desti
>
LSE
 
ady
 
u
 
ag
</description>

5555 <
bOfft
>1</bitOffset>

5556 <
bWidth
>1</bitWidth>

5557 <
acss
>
ad
-
ly
</access>

5558 </
fld
>

5559 <
fld
>

5560 <
me
>
LSIRDYF
</name>

5561 <
desti
>
LSI
 
ady
 
u
 
ag
</description>

5562 <
bOfft
>0</bitOffset>

5563 <
bWidth
>1</bitWidth>

5564 <
acss
>
ad
-
ly
</access>

5565 </
fld
>

5566 </
flds
>

5569 <
me
>
AHB1RSTR
</name>

5570 <
diyName
>
AHB1RSTR
</displayName>

5571 <
desti
>
AHB1
 
rh
 
t
 </description>

5572 <
addssOfft
>0x10</addressOffset>

5573 <
size
>0x20</size>

5574 <
acss
>
ad
-
wre
</access>

5575 <
tVue
>0x00000000</resetValue>

5576 <
flds
>

5577 <
fld
>

5578 <
me
>
OTGHSRST
</name>

5579 <
desti
>
USB
 
OTG
 
HS
 
modu
 
t
</description>

5580 <
bOfft
>29</bitOffset>

5581 <
bWidth
>1</bitWidth>

5582 </
fld
>

5583 <
fld
>

5584 <
me
>
ETHMACRST
</name>

5585 <
desti
>
Etht
 
MAC
 
t
</description>

5586 <
bOfft
>25</bitOffset>

5587 <
bWidth
>1</bitWidth>

5588 </
fld
>

5589 <
fld
>

5590 <
me
>
DMA2RST
</name>

5591 <
desti
>
DMA2
 
t
</description>

5592 <
bOfft
>22</bitOffset>

5593 <
bWidth
>1</bitWidth>

5594 </
fld
>

5595 <
fld
>

5596 <
me
>
DMA1RST
</name>

5597 <
desti
>
DMA2
 
t
</description>

5598 <
bOfft
>21</bitOffset>

5599 <
bWidth
>1</bitWidth>

5600 </
fld
>

5601 <
fld
>

5602 <
me
>
CRCRST
</name>

5603 <
desti
>
CRC
 
t
</description>

5604 <
bOfft
>12</bitOffset>

5605 <
bWidth
>1</bitWidth>

5606 </
fld
>

5607 <
fld
>

5608 <
me
>
GPIOIRST
</name>

5609 <
desti
>
IO
 
pt
 
I
 
t
</description>

5610 <
bOfft
>8</bitOffset>

5611 <
bWidth
>1</bitWidth>

5612 </
fld
>

5613 <
fld
>

5614 <
me
>
GPIOHRST
</name>

5615 <
desti
>
IO
 
pt
 
H
 
t
</description>

5616 <
bOfft
>7</bitOffset>

5617 <
bWidth
>1</bitWidth>

5618 </
fld
>

5619 <
fld
>

5620 <
me
>
GPIOGRST
</name>

5621 <
desti
>
IO
 
pt
 
G
 
t
</description>

5622 <
bOfft
>6</bitOffset>

5623 <
bWidth
>1</bitWidth>

5624 </
fld
>

5625 <
fld
>

5626 <
me
>
GPIOFRST
</name>

5627 <
desti
>
IO
 
pt
 
F
 
t
</description>

5628 <
bOfft
>5</bitOffset>

5629 <
bWidth
>1</bitWidth>

5630 </
fld
>

5631 <
fld
>

5632 <
me
>
GPIOERST
</name>

5633 <
desti
>
IO
 
pt
 
E
 
t
</description>

5634 <
bOfft
>4</bitOffset>

5635 <
bWidth
>1</bitWidth>

5636 </
fld
>

5637 <
fld
>

5638 <
me
>
GPIODRST
</name>

5639 <
desti
>
IO
 
pt
 
D
 
t
</description>

5640 <
bOfft
>3</bitOffset>

5641 <
bWidth
>1</bitWidth>

5642 </
fld
>

5643 <
fld
>

5644 <
me
>
GPIOCRST
</name>

5645 <
desti
>
IO
 
pt
 
C
 
t
</description>

5646 <
bOfft
>2</bitOffset>

5647 <
bWidth
>1</bitWidth>

5648 </
fld
>

5649 <
fld
>

5650 <
me
>
GPIOBRST
</name>

5651 <
desti
>
IO
 
pt
 
B
 
t
</description>

5652 <
bOfft
>1</bitOffset>

5653 <
bWidth
>1</bitWidth>

5654 </
fld
>

5655 <
fld
>

5656 <
me
>
GPIOARST
</name>

5657 <
desti
>
IO
 
pt
 
A
 
t
</description>

5658 <
bOfft
>0</bitOffset>

5659 <
bWidth
>1</bitWidth>

5660 </
fld
>

5661 </
flds
>

5664 <
me
>
AHB2RSTR
</name>

5665 <
diyName
>
AHB2RSTR
</displayName>

5666 <
desti
>
AHB2
 
rh
 
t
 </description>

5667 <
addssOfft
>0x14</addressOffset>

5668 <
size
>0x20</size>

5669 <
acss
>
ad
-
wre
</access>

5670 <
tVue
>0x00000000</resetValue>

5671 <
flds
>

5672 <
fld
>

5673 <
me
>
OTGFSRST
</name>

5674 <
desti
>
USB
 
OTG
 
FS
 
modu
 
t
</description>

5675 <
bOfft
>7</bitOffset>

5676 <
bWidth
>1</bitWidth>

5677 </
fld
>

5678 <
fld
>

5679 <
me
>
RNGRST
</name>

5680 <
desti
>
Rdom
 
numb
 
g
 
modu


5681 
t
</
desti
>

5682 <
bOfft
>6</bitOffset>

5683 <
bWidth
>1</bitWidth>

5684 </
fld
>

5685 <
fld
>

5686 <
me
>
DCMIRST
</name>

5687 <
desti
>
Cama
 
r
 
t
</description>

5688 <
bOfft
>0</bitOffset>

5689 <
bWidth
>1</bitWidth>

5690 </
fld
>

5691 </
flds
>

5694 <
me
>
AHB3RSTR
</name>

5695 <
diyName
>
AHB3RSTR
</displayName>

5696 <
desti
>
AHB3
 
rh
 
t
 </description>

5697 <
addssOfft
>0x18</addressOffset>

5698 <
size
>0x20</size>

5699 <
acss
>
ad
-
wre
</access>

5700 <
tVue
>0x00000000</resetValue>

5701 <
flds
>

5702 <
fld
>

5703 <
me
>
FSMCRST
</name>

5704 <
desti
>
Fxib
 
memy
 
cڌr
 
modu


5705 
t
</
desti
>

5706 <
bOfft
>0</bitOffset>

5707 <
bWidth
>1</bitWidth>

5708 </
fld
>

5709 </
flds
>

5712 <
me
>
APB1RSTR
</name>

5713 <
diyName
>
APB1RSTR
</displayName>

5714 <
desti
>
APB1
 
rh
 
t
 </description>

5715 <
addssOfft
>0x20</addressOffset>

5716 <
size
>0x20</size>

5717 <
acss
>
ad
-
wre
</access>

5718 <
tVue
>0x00000000</resetValue>

5719 <
flds
>

5720 <
fld
>

5721 <
me
>
DACRST
</name>

5722 <
desti
>
DAC
 
t
</description>

5723 <
bOfft
>29</bitOffset>

5724 <
bWidth
>1</bitWidth>

5725 </
fld
>

5726 <
fld
>

5727 <
me
>
PWRRST
</name>

5728 <
desti
>
Pow
 
r
 
t
</description>

5729 <
bOfft
>28</bitOffset>

5730 <
bWidth
>1</bitWidth>

5731 </
fld
>

5732 <
fld
>

5733 <
me
>
CAN2RST
</name>

5734 <
desti
>
CAN2
 
t
</description>

5735 <
bOfft
>26</bitOffset>

5736 <
bWidth
>1</bitWidth>

5737 </
fld
>

5738 <
fld
>

5739 <
me
>
CAN1RST
</name>

5740 <
desti
>
CAN1
 
t
</description>

5741 <
bOfft
>25</bitOffset>

5742 <
bWidth
>1</bitWidth>

5743 </
fld
>

5744 <
fld
>

5745 <
me
>
I2C3RST
</name>

5746 <
desti
>
I2C3
 
t
</description>

5747 <
bOfft
>23</bitOffset>

5748 <
bWidth
>1</bitWidth>

5749 </
fld
>

5750 <
fld
>

5751 <
me
>
I2C2RST
</name>

5752 <
desti
>
I2C
 2 
t
</description>

5753 <
bOfft
>22</bitOffset>

5754 <
bWidth
>1</bitWidth>

5755 </
fld
>

5756 <
fld
>

5757 <
me
>
I2C1RST
</name>

5758 <
desti
>
I2C
 1 
t
</description>

5759 <
bOfft
>21</bitOffset>

5760 <
bWidth
>1</bitWidth>

5761 </
fld
>

5762 <
fld
>

5763 <
me
>
UART5RST
</name>

5764 <
desti
>
USART
 5 
t
</description>

5765 <
bOfft
>20</bitOffset>

5766 <
bWidth
>1</bitWidth>

5767 </
fld
>

5768 <
fld
>

5769 <
me
>
UART4RST
</name>

5770 <
desti
>
USART
 4 
t
</description>

5771 <
bOfft
>19</bitOffset>

5772 <
bWidth
>1</bitWidth>

5773 </
fld
>

5774 <
fld
>

5775 <
me
>
UART3RST
</name>

5776 <
desti
>
USART
 3 
t
</description>

5777 <
bOfft
>18</bitOffset>

5778 <
bWidth
>1</bitWidth>

5779 </
fld
>

5780 <
fld
>

5781 <
me
>
UART2RST
</name>

5782 <
desti
>
USART
 2 
t
</description>

5783 <
bOfft
>17</bitOffset>

5784 <
bWidth
>1</bitWidth>

5785 </
fld
>

5786 <
fld
>

5787 <
me
>
SPI3RST
</name>

5788 <
desti
>
SPI
 3 
t
</description>

5789 <
bOfft
>15</bitOffset>

5790 <
bWidth
>1</bitWidth>

5791 </
fld
>

5792 <
fld
>

5793 <
me
>
SPI2RST
</name>

5794 <
desti
>
SPI
 2 
t
</description>

5795 <
bOfft
>14</bitOffset>

5796 <
bWidth
>1</bitWidth>

5797 </
fld
>

5798 <
fld
>

5799 <
me
>
WWDGRST
</name>

5800 <
desti
>
Wdow
 
wchdog
 
t
</description>

5801 <
bOfft
>11</bitOffset>

5802 <
bWidth
>1</bitWidth>

5803 </
fld
>

5804 <
fld
>

5805 <
me
>
TIM14RST
</name>

5806 <
desti
>
TIM14
 
t
</description>

5807 <
bOfft
>8</bitOffset>

5808 <
bWidth
>1</bitWidth>

5809 </
fld
>

5810 <
fld
>

5811 <
me
>
TIM13RST
</name>

5812 <
desti
>
TIM13
 
t
</description>

5813 <
bOfft
>7</bitOffset>

5814 <
bWidth
>1</bitWidth>

5815 </
fld
>

5816 <
fld
>

5817 <
me
>
TIM12RST
</name>

5818 <
desti
>
TIM12
 
t
</description>

5819 <
bOfft
>6</bitOffset>

5820 <
bWidth
>1</bitWidth>

5821 </
fld
>

5822 <
fld
>

5823 <
me
>
TIM7RST
</name>

5824 <
desti
>
TIM7
 
t
</description>

5825 <
bOfft
>5</bitOffset>

5826 <
bWidth
>1</bitWidth>

5827 </
fld
>

5828 <
fld
>

5829 <
me
>
TIM6RST
</name>

5830 <
desti
>
TIM6
 
t
</description>

5831 <
bOfft
>4</bitOffset>

5832 <
bWidth
>1</bitWidth>

5833 </
fld
>

5834 <
fld
>

5835 <
me
>
TIM5RST
</name>

5836 <
desti
>
TIM5
 
t
</description>

5837 <
bOfft
>3</bitOffset>

5838 <
bWidth
>1</bitWidth>

5839 </
fld
>

5840 <
fld
>

5841 <
me
>
TIM4RST
</name>

5842 <
desti
>
TIM4
 
t
</description>

5843 <
bOfft
>2</bitOffset>

5844 <
bWidth
>1</bitWidth>

5845 </
fld
>

5846 <
fld
>

5847 <
me
>
TIM3RST
</name>

5848 <
desti
>
TIM3
 
t
</description>

5849 <
bOfft
>1</bitOffset>

5850 <
bWidth
>1</bitWidth>

5851 </
fld
>

5852 <
fld
>

5853 <
me
>
TIM2RST
</name>

5854 <
desti
>
TIM2
 
t
</description>

5855 <
bOfft
>0</bitOffset>

5856 <
bWidth
>1</bitWidth>

5857 </
fld
>

5858 </
flds
>

5861 <
me
>
APB2RSTR
</name>

5862 <
diyName
>
APB2RSTR
</displayName>

5863 <
desti
>
APB2
 
rh
 
t
 </description>

5864 <
addssOfft
>0x24</addressOffset>

5865 <
size
>0x20</size>

5866 <
acss
>
ad
-
wre
</access>

5867 <
tVue
>0x00000000</resetValue>

5868 <
flds
>

5869 <
fld
>

5870 <
me
>
TIM11RST
</name>

5871 <
desti
>
TIM11
 
t
</description>

5872 <
bOfft
>18</bitOffset>

5873 <
bWidth
>1</bitWidth>

5874 </
fld
>

5875 <
fld
>

5876 <
me
>
TIM10RST
</name>

5877 <
desti
>
TIM10
 
t
</description>

5878 <
bOfft
>17</bitOffset>

5879 <
bWidth
>1</bitWidth>

5880 </
fld
>

5881 <
fld
>

5882 <
me
>
TIM9RST
</name>

5883 <
desti
>
TIM9
 
t
</description>

5884 <
bOfft
>16</bitOffset>

5885 <
bWidth
>1</bitWidth>

5886 </
fld
>

5887 <
fld
>

5888 <
me
>
SYSCFGRST
</name>

5889 <
desti
>
Syem
 
cfiguti
 
cڌr


5890 
t
</
desti
>

5891 <
bOfft
>14</bitOffset>

5892 <
bWidth
>1</bitWidth>

5893 </
fld
>

5894 <
fld
>

5895 <
me
>
SPI1RST
</name>

5896 <
desti
>
SPI
 1 
t
</description>

5897 <
bOfft
>12</bitOffset>

5898 <
bWidth
>1</bitWidth>

5899 </
fld
>

5900 <
fld
>

5901 <
me
>
SDIORST
</name>

5902 <
desti
>
SDIO
 
t
</description>

5903 <
bOfft
>11</bitOffset>

5904 <
bWidth
>1</bitWidth>

5905 </
fld
>

5906 <
fld
>

5907 <
me
>
ADCRST
</name>

5908 <
desti
>
ADC
 
r
 
	`t
 (
comm
 
to
 
l


5909 
ADCs
)</
desti
>

5910 <
bOfft
>8</bitOffset>

5911 <
bWidth
>1</bitWidth>

5912 </
fld
>

5913 <
fld
>

5914 <
me
>
USART6RST
</name>

5915 <
desti
>
USART6
 
t
</description>

5916 <
bOfft
>5</bitOffset>

5917 <
bWidth
>1</bitWidth>

5918 </
fld
>

5919 <
fld
>

5920 <
me
>
USART1RST
</name>

5921 <
desti
>
USART1
 
t
</description>

5922 <
bOfft
>4</bitOffset>

5923 <
bWidth
>1</bitWidth>

5924 </
fld
>

5925 <
fld
>

5926 <
me
>
TIM8RST
</name>

5927 <
desti
>
TIM8
 
t
</description>

5928 <
bOfft
>1</bitOffset>

5929 <
bWidth
>1</bitWidth>

5930 </
fld
>

5931 <
fld
>

5932 <
me
>
TIM1RST
</name>

5933 <
desti
>
TIM1
 
t
</description>

5934 <
bOfft
>0</bitOffset>

5935 <
bWidth
>1</bitWidth>

5936 </
fld
>

5937 </
flds
>

5940 <
me
>
AHB1ENR
</name>

5941 <
diyName
>
AHB1ENR
</displayName>

5942 <
desti
>
AHB1
 
rh
 
ock
 </description>

5943 <
addssOfft
>0x30</addressOffset>

5944 <
size
>0x20</size>

5945 <
acss
>
ad
-
wre
</access>

5946 <
tVue
>0x00100000</resetValue>

5947 <
flds
>

5948 <
fld
>

5949 <
me
>
OTGHSULPIEN
</name>

5950 <
desti
>
USB
 
OTG
 
HSULPI
 
ock


5951 
ab
</
desti
>

5952 <
bOfft
>30</bitOffset>

5953 <
bWidth
>1</bitWidth>

5954 </
fld
>

5955 <
fld
>

5956 <
me
>
OTGHSEN
</name>

5957 <
desti
>
USB
 
OTG
 
HS
 
ock
 
ab
</description>

5958 <
bOfft
>29</bitOffset>

5959 <
bWidth
>1</bitWidth>

5960 </
fld
>

5961 <
fld
>

5962 <
me
>
ETHMACPTPEN
</name>

5963 <
desti
>
Etht
 
PTP
 
ock
 
ab
</description>

5964 <
bOfft
>28</bitOffset>

5965 <
bWidth
>1</bitWidth>

5966 </
fld
>

5967 <
fld
>

5968 <
me
>
ETHMACRXEN
</name>

5969 <
desti
>
Etht
 
Rei
 
ock


5970 
ab
</
desti
>

5971 <
bOfft
>27</bitOffset>

5972 <
bWidth
>1</bitWidth>

5973 </
fld
>

5974 <
fld
>

5975 <
me
>
ETHMACTXEN
</name>

5976 <
desti
>
Etht
 
Tnsmissi
 
ock


5977 
ab
</
desti
>

5978 <
bOfft
>26</bitOffset>

5979 <
bWidth
>1</bitWidth>

5980 </
fld
>

5981 <
fld
>

5982 <
me
>
ETHMACEN
</name>

5983 <
desti
>
Etht
 
MAC
 
ock
 
ab
</description>

5984 <
bOfft
>25</bitOffset>

5985 <
bWidth
>1</bitWidth>

5986 </
fld
>

5987 <
fld
>

5988 <
me
>
DMA2EN
</name>

5989 <
desti
>
DMA2
 
ock
 
ab
</description>

5990 <
bOfft
>22</bitOffset>

5991 <
bWidth
>1</bitWidth>

5992 </
fld
>

5993 <
fld
>

5994 <
me
>
DMA1EN
</name>

5995 <
desti
>
DMA1
 
ock
 
ab
</description>

5996 <
bOfft
>21</bitOffset>

5997 <
bWidth
>1</bitWidth>

5998 </
fld
>

5999 <
fld
>

6000 <
me
>
BKPSRAMEN
</name>

6001 <
desti
>
Backup
 
SRAM
 
r
 
ock


6002 
ab
</
desti
>

6003 <
bOfft
>18</bitOffset>

6004 <
bWidth
>1</bitWidth>

6005 </
fld
>

6006 <
fld
>

6007 <
me
>
CRCEN
</name>

6008 <
desti
>
CRC
 
ock
 
ab
</description>

6009 <
bOfft
>12</bitOffset>

6010 <
bWidth
>1</bitWidth>

6011 </
fld
>

6012 <
fld
>

6013 <
me
>
GPIOIEN
</name>

6014 <
desti
>
IO
 
pt
 
I
 
ock
 
ab
</description>

6015 <
bOfft
>8</bitOffset>

6016 <
bWidth
>1</bitWidth>

6017 </
fld
>

6018 <
fld
>

6019 <
me
>
GPIOHEN
</name>

6020 <
desti
>
IO
 
pt
 
H
 
ock
 
ab
</description>

6021 <
bOfft
>7</bitOffset>

6022 <
bWidth
>1</bitWidth>

6023 </
fld
>

6024 <
fld
>

6025 <
me
>
GPIOGEN
</name>

6026 <
desti
>
IO
 
pt
 
G
 
ock
 
ab
</description>

6027 <
bOfft
>6</bitOffset>

6028 <
bWidth
>1</bitWidth>

6029 </
fld
>

6030 <
fld
>

6031 <
me
>
GPIOFEN
</name>

6032 <
desti
>
IO
 
pt
 
F
 
ock
 
ab
</description>

6033 <
bOfft
>5</bitOffset>

6034 <
bWidth
>1</bitWidth>

6035 </
fld
>

6036 <
fld
>

6037 <
me
>
GPIOEEN
</name>

6038 <
desti
>
IO
 
pt
 
E
 
ock
 
ab
</description>

6039 <
bOfft
>4</bitOffset>

6040 <
bWidth
>1</bitWidth>

6041 </
fld
>

6042 <
fld
>

6043 <
me
>
GPIODEN
</name>

6044 <
desti
>
IO
 
pt
 
D
 
ock
 
ab
</description>

6045 <
bOfft
>3</bitOffset>

6046 <
bWidth
>1</bitWidth>

6047 </
fld
>

6048 <
fld
>

6049 <
me
>
GPIOCEN
</name>

6050 <
desti
>
IO
 
pt
 
C
 
ock
 
ab
</description>

6051 <
bOfft
>2</bitOffset>

6052 <
bWidth
>1</bitWidth>

6053 </
fld
>

6054 <
fld
>

6055 <
me
>
GPIOBEN
</name>

6056 <
desti
>
IO
 
pt
 
B
 
ock
 
ab
</description>

6057 <
bOfft
>1</bitOffset>

6058 <
bWidth
>1</bitWidth>

6059 </
fld
>

6060 <
fld
>

6061 <
me
>
GPIOAEN
</name>

6062 <
desti
>
IO
 
pt
 
A
 
ock
 
ab
</description>

6063 <
bOfft
>0</bitOffset>

6064 <
bWidth
>1</bitWidth>

6065 </
fld
>

6066 </
flds
>

6069 <
me
>
AHB2ENR
</name>

6070 <
diyName
>
AHB2ENR
</displayName>

6071 <
desti
>
AHB2
 
rh
 
ock
 
ab


6072 </
desti
>

6073 <
addssOfft
>0x34</addressOffset>

6074 <
size
>0x20</size>

6075 <
acss
>
ad
-
wre
</access>

6076 <
tVue
>0x00000000</resetValue>

6077 <
flds
>

6078 <
fld
>

6079 <
me
>
OTGFSEN
</name>

6080 <
desti
>
USB
 
OTG
 
FS
 
ock
 
ab
</description>

6081 <
bOfft
>7</bitOffset>

6082 <
bWidth
>1</bitWidth>

6083 </
fld
>

6084 <
fld
>

6085 <
me
>
RNGEN
</name>

6086 <
desti
>
Rdom
 
numb
 
g
 
ock


6087 
ab
</
desti
>

6088 <
bOfft
>6</bitOffset>

6089 <
bWidth
>1</bitWidth>

6090 </
fld
>

6091 <
fld
>

6092 <
me
>
DCMIEN
</name>

6093 <
desti
>
Cama
 
r
 
ab
</description>

6094 <
bOfft
>0</bitOffset>

6095 <
bWidth
>1</bitWidth>

6096 </
fld
>

6097 </
flds
>

6100 <
me
>
AHB3ENR
</name>

6101 <
diyName
>
AHB3ENR
</displayName>

6102 <
desti
>
AHB3
 
rh
 
ock
 
ab


6103 </
desti
>

6104 <
addssOfft
>0x38</addressOffset>

6105 <
size
>0x20</size>

6106 <
acss
>
ad
-
wre
</access>

6107 <
tVue
>0x00000000</resetValue>

6108 <
flds
>

6109 <
fld
>

6110 <
me
>
FSMCEN
</name>

6111 <
desti
>
Fxib
 
memy
 
cڌr
 
modu


6112 
ock
 
ab
</
desti
>

6113 <
bOfft
>0</bitOffset>

6114 <
bWidth
>1</bitWidth>

6115 </
fld
>

6116 </
flds
>

6119 <
me
>
APB1ENR
</name>

6120 <
diyName
>
APB1ENR
</displayName>

6121 <
desti
>
APB1
 
rh
 
ock
 
ab


6122 </
desti
>

6123 <
addssOfft
>0x40</addressOffset>

6124 <
size
>0x20</size>

6125 <
acss
>
ad
-
wre
</access>

6126 <
tVue
>0x00000000</resetValue>

6127 <
flds
>

6128 <
fld
>

6129 <
me
>
DACEN
</name>

6130 <
desti
>
DAC
 
r
 
ock
 
ab
</description>

6131 <
bOfft
>29</bitOffset>

6132 <
bWidth
>1</bitWidth>

6133 </
fld
>

6134 <
fld
>

6135 <
me
>
PWREN
</name>

6136 <
desti
>
Pow
 
r
 
ock


6137 
ab
</
desti
>

6138 <
bOfft
>28</bitOffset>

6139 <
bWidth
>1</bitWidth>

6140 </
fld
>

6141 <
fld
>

6142 <
me
>
CAN2EN
</name>

6143 <
desti
>
CAN
 2 
ock
 
ab
</description>

6144 <
bOfft
>26</bitOffset>

6145 <
bWidth
>1</bitWidth>

6146 </
fld
>

6147 <
fld
>

6148 <
me
>
CAN1EN
</name>

6149 <
desti
>
CAN
 1 
ock
 
ab
</description>

6150 <
bOfft
>25</bitOffset>

6151 <
bWidth
>1</bitWidth>

6152 </
fld
>

6153 <
fld
>

6154 <
me
>
I2C3EN
</name>

6155 <
desti
>
I2C3
 
ock
 
ab
</description>

6156 <
bOfft
>23</bitOffset>

6157 <
bWidth
>1</bitWidth>

6158 </
fld
>

6159 <
fld
>

6160 <
me
>
I2C2EN
</name>

6161 <
desti
>
I2C2
 
ock
 
ab
</description>

6162 <
bOfft
>22</bitOffset>

6163 <
bWidth
>1</bitWidth>

6164 </
fld
>

6165 <
fld
>

6166 <
me
>
I2C1EN
</name>

6167 <
desti
>
I2C1
 
ock
 
ab
</description>

6168 <
bOfft
>21</bitOffset>

6169 <
bWidth
>1</bitWidth>

6170 </
fld
>

6171 <
fld
>

6172 <
me
>
UART5EN
</name>

6173 <
desti
>
UART5
 
ock
 
ab
</description>

6174 <
bOfft
>20</bitOffset>

6175 <
bWidth
>1</bitWidth>

6176 </
fld
>

6177 <
fld
>

6178 <
me
>
UART4EN
</name>

6179 <
desti
>
UART4
 
ock
 
ab
</description>

6180 <
bOfft
>19</bitOffset>

6181 <
bWidth
>1</bitWidth>

6182 </
fld
>

6183 <
fld
>

6184 <
me
>
USART3EN
</name>

6185 <
desti
>
USART3
 
ock
 
ab
</description>

6186 <
bOfft
>18</bitOffset>

6187 <
bWidth
>1</bitWidth>

6188 </
fld
>

6189 <
fld
>

6190 <
me
>
USART2EN
</name>

6191 <
desti
>
USART
 2 
ock
 
ab
</description>

6192 <
bOfft
>17</bitOffset>

6193 <
bWidth
>1</bitWidth>

6194 </
fld
>

6195 <
fld
>

6196 <
me
>
SPI3EN
</name>

6197 <
desti
>
SPI3
 
ock
 
ab
</description>

6198 <
bOfft
>15</bitOffset>

6199 <
bWidth
>1</bitWidth>

6200 </
fld
>

6201 <
fld
>

6202 <
me
>
SPI2EN
</name>

6203 <
desti
>
SPI2
 
ock
 
ab
</description>

6204 <
bOfft
>14</bitOffset>

6205 <
bWidth
>1</bitWidth>

6206 </
fld
>

6207 <
fld
>

6208 <
me
>
WWDGEN
</name>

6209 <
desti
>
Wdow
 
wchdog
 
ock


6210 
ab
</
desti
>

6211 <
bOfft
>11</bitOffset>

6212 <
bWidth
>1</bitWidth>

6213 </
fld
>

6214 <
fld
>

6215 <
me
>
TIM14EN
</name>

6216 <
desti
>
TIM14
 
ock
 
ab
</description>

6217 <
bOfft
>8</bitOffset>

6218 <
bWidth
>1</bitWidth>

6219 </
fld
>

6220 <
fld
>

6221 <
me
>
TIM13EN
</name>

6222 <
desti
>
TIM13
 
ock
 
ab
</description>

6223 <
bOfft
>7</bitOffset>

6224 <
bWidth
>1</bitWidth>

6225 </
fld
>

6226 <
fld
>

6227 <
me
>
TIM12EN
</name>

6228 <
desti
>
TIM12
 
ock
 
ab
</description>

6229 <
bOfft
>6</bitOffset>

6230 <
bWidth
>1</bitWidth>

6231 </
fld
>

6232 <
fld
>

6233 <
me
>
TIM7EN
</name>

6234 <
desti
>
TIM7
 
ock
 
ab
</description>

6235 <
bOfft
>5</bitOffset>

6236 <
bWidth
>1</bitWidth>

6237 </
fld
>

6238 <
fld
>

6239 <
me
>
TIM6EN
</name>

6240 <
desti
>
TIM6
 
ock
 
ab
</description>

6241 <
bOfft
>4</bitOffset>

6242 <
bWidth
>1</bitWidth>

6243 </
fld
>

6244 <
fld
>

6245 <
me
>
TIM5EN
</name>

6246 <
desti
>
TIM5
 
ock
 
ab
</description>

6247 <
bOfft
>3</bitOffset>

6248 <
bWidth
>1</bitWidth>

6249 </
fld
>

6250 <
fld
>

6251 <
me
>
TIM4EN
</name>

6252 <
desti
>
TIM4
 
ock
 
ab
</description>

6253 <
bOfft
>2</bitOffset>

6254 <
bWidth
>1</bitWidth>

6255 </
fld
>

6256 <
fld
>

6257 <
me
>
TIM3EN
</name>

6258 <
desti
>
TIM3
 
ock
 
ab
</description>

6259 <
bOfft
>1</bitOffset>

6260 <
bWidth
>1</bitWidth>

6261 </
fld
>

6262 <
fld
>

6263 <
me
>
TIM2EN
</name>

6264 <
desti
>
TIM2
 
ock
 
ab
</description>

6265 <
bOfft
>0</bitOffset>

6266 <
bWidth
>1</bitWidth>

6267 </
fld
>

6268 </
flds
>

6271 <
me
>
APB2ENR
</name>

6272 <
diyName
>
APB2ENR
</displayName>

6273 <
desti
>
APB2
 
rh
 
ock
 
ab


6274 </
desti
>

6275 <
addssOfft
>0x44</addressOffset>

6276 <
size
>0x20</size>

6277 <
acss
>
ad
-
wre
</access>

6278 <
tVue
>0x00000000</resetValue>

6279 <
flds
>

6280 <
fld
>

6281 <
me
>
TIM11EN
</name>

6282 <
desti
>
TIM11
 
ock
 
ab
</description>

6283 <
bOfft
>18</bitOffset>

6284 <
bWidth
>1</bitWidth>

6285 </
fld
>

6286 <
fld
>

6287 <
me
>
TIM10EN
</name>

6288 <
desti
>
TIM10
 
ock
 
ab
</description>

6289 <
bOfft
>17</bitOffset>

6290 <
bWidth
>1</bitWidth>

6291 </
fld
>

6292 <
fld
>

6293 <
me
>
TIM9EN
</name>

6294 <
desti
>
TIM9
 
ock
 
ab
</description>

6295 <
bOfft
>16</bitOffset>

6296 <
bWidth
>1</bitWidth>

6297 </
fld
>

6298 <
fld
>

6299 <
me
>
SYSCFGEN
</name>

6300 <
desti
>
Syem
 
cfiguti
 
cڌr
 
ock


6301 
ab
</
desti
>

6302 <
bOfft
>14</bitOffset>

6303 <
bWidth
>1</bitWidth>

6304 </
fld
>

6305 <
fld
>

6306 <
me
>
SPI1EN
</name>

6307 <
desti
>
SPI1
 
ock
 
ab
</description>

6308 <
bOfft
>12</bitOffset>

6309 <
bWidth
>1</bitWidth>

6310 </
fld
>

6311 <
fld
>

6312 <
me
>
SDIOEN
</name>

6313 <
desti
>
SDIO
 
ock
 
ab
</description>

6314 <
bOfft
>11</bitOffset>

6315 <
bWidth
>1</bitWidth>

6316 </
fld
>

6317 <
fld
>

6318 <
me
>
ADC3EN
</name>

6319 <
desti
>
ADC3
 
ock
 
ab
</description>

6320 <
bOfft
>10</bitOffset>

6321 <
bWidth
>1</bitWidth>

6322 </
fld
>

6323 <
fld
>

6324 <
me
>
ADC2EN
</name>

6325 <
desti
>
ADC2
 
ock
 
ab
</description>

6326 <
bOfft
>9</bitOffset>

6327 <
bWidth
>1</bitWidth>

6328 </
fld
>

6329 <
fld
>

6330 <
me
>
ADC1EN
</name>

6331 <
desti
>
ADC1
 
ock
 
ab
</description>

6332 <
bOfft
>8</bitOffset>

6333 <
bWidth
>1</bitWidth>

6334 </
fld
>

6335 <
fld
>

6336 <
me
>
USART6EN
</name>

6337 <
desti
>
USART6
 
ock
 
ab
</description>

6338 <
bOfft
>5</bitOffset>

6339 <
bWidth
>1</bitWidth>

6340 </
fld
>

6341 <
fld
>

6342 <
me
>
USART1EN
</name>

6343 <
desti
>
USART1
 
ock
 
ab
</description>

6344 <
bOfft
>4</bitOffset>

6345 <
bWidth
>1</bitWidth>

6346 </
fld
>

6347 <
fld
>

6348 <
me
>
TIM8EN
</name>

6349 <
desti
>
TIM8
 
ock
 
ab
</description>

6350 <
bOfft
>1</bitOffset>

6351 <
bWidth
>1</bitWidth>

6352 </
fld
>

6353 <
fld
>

6354 <
me
>
TIM1EN
</name>

6355 <
desti
>
TIM1
 
ock
 
ab
</description>

6356 <
bOfft
>0</bitOffset>

6357 <
bWidth
>1</bitWidth>

6358 </
fld
>

6359 </
flds
>

6362 <
me
>
AHB1LPENR
</name>

6363 <
diyName
>
AHB1LPENR
</displayName>

6364 <
desti
>
AHB1
 
rh
 
ock
 
ab
 

 
low
 
pow


6365 
mode
 </
desti
>

6366 <
addssOfft
>0x50</addressOffset>

6367 <
size
>0x20</size>

6368 <
acss
>
ad
-
wre
</access>

6369 <
tVue
>0x7E6791FF</resetValue>

6370 <
flds
>

6371 <
fld
>

6372 <
me
>
OTGHSULPILPEN
</name>

6373 <
desti
>
USB
 
OTG
 
HS
 
ULPI
 
ock
 
ab
 
durg


6374 
S˕
 
mode
</
desti
>

6375 <
bOfft
>30</bitOffset>

6376 <
bWidth
>1</bitWidth>

6377 </
fld
>

6378 <
fld
>

6379 <
me
>
OTGHSLPEN
</name>

6380 <
desti
>
USB
 
OTG
 
HS
 
ock
 
ab
 
durg
 
S˕


6381 
mode
</
desti
>

6382 <
bOfft
>29</bitOffset>

6383 <
bWidth
>1</bitWidth>

6384 </
fld
>

6385 <
fld
>

6386 <
me
>
ETHMACPTPLPEN
</name>

6387 <
desti
>
Etht
 
PTP
 
ock
 
ab
 
durg
 
S˕


6388 
mode
</
desti
>

6389 <
bOfft
>28</bitOffset>

6390 <
bWidth
>1</bitWidth>

6391 </
fld
>

6392 <
fld
>

6393 <
me
>
ETHMACRXLPEN
</name>

6394 <
desti
>
Etht
 
i
 
ock
 
ab
 
durg


6395 
S˕
 
mode
</
desti
>

6396 <
bOfft
>27</bitOffset>

6397 <
bWidth
>1</bitWidth>

6398 </
fld
>

6399 <
fld
>

6400 <
me
>
ETHMACTXLPEN
</name>

6401 <
desti
>
Etht
 
smissi
 
ock
 
ab


6402 
durg
 
S˕
 
mode
</
desti
>

6403 <
bOfft
>26</bitOffset>

6404 <
bWidth
>1</bitWidth>

6405 </
fld
>

6406 <
fld
>

6407 <
me
>
ETHMACLPEN
</name>

6408 <
desti
>
Etht
 
MAC
 
ock
 
ab
 
durg
 
S˕


6409 
mode
</
desti
>

6410 <
bOfft
>25</bitOffset>

6411 <
bWidth
>1</bitWidth>

6412 </
fld
>

6413 <
fld
>

6414 <
me
>
DMA2LPEN
</name>

6415 <
desti
>
DMA2
 
ock
 
ab
 
durg
 
S˕


6416 
mode
</
desti
>

6417 <
bOfft
>22</bitOffset>

6418 <
bWidth
>1</bitWidth>

6419 </
fld
>

6420 <
fld
>

6421 <
me
>
DMA1LPEN
</name>

6422 <
desti
>
DMA1
 
ock
 
ab
 
durg
 
S˕


6423 
mode
</
desti
>

6424 <
bOfft
>21</bitOffset>

6425 <
bWidth
>1</bitWidth>

6426 </
fld
>

6427 <
fld
>

6428 <
me
>
BKPSRAMLPEN
</name>

6429 <
desti
>
Backup
 
SRAM
 
r
 
ock
 
ab


6430 
durg
 
S˕
 
mode
</
desti
>

6431 <
bOfft
>18</bitOffset>

6432 <
bWidth
>1</bitWidth>

6433 </
fld
>

6434 <
fld
>

6435 <
me
>
SRAM2LPEN
</name>

6436 <
desti
>
SRAM
 2 
r
 
ock
 
ab
 
durg


6437 
S˕
 
mode
</
desti
>

6438 <
bOfft
>17</bitOffset>

6439 <
bWidth
>1</bitWidth>

6440 </
fld
>

6441 <
fld
>

6442 <
me
>
SRAM1LPEN
</name>

6443 <
desti
>
SRAM
 1
r
 
ock
 
ab
 
durg


6444 
S˕
 
mode
</
desti
>

6445 <
bOfft
>16</bitOffset>

6446 <
bWidth
>1</bitWidth>

6447 </
fld
>

6448 <
fld
>

6449 <
me
>
FLITFLPEN
</name>

6450 <
desti
>
Fsh
 
r
 
ock
 
ab
 
durg


6451 
S˕
 
mode
</
desti
>

6452 <
bOfft
>15</bitOffset>

6453 <
bWidth
>1</bitWidth>

6454 </
fld
>

6455 <
fld
>

6456 <
me
>
CRCLPEN
</name>

6457 <
desti
>
CRC
 
ock
 
ab
 
durg
 
S˕


6458 
mode
</
desti
>

6459 <
bOfft
>12</bitOffset>

6460 <
bWidth
>1</bitWidth>

6461 </
fld
>

6462 <
fld
>

6463 <
me
>
GPIOILPEN
</name>

6464 <
desti
>
IO
 
pt
 
I
 
ock
 
ab
 
durg
 
S˕


6465 
mode
</
desti
>

6466 <
bOfft
>8</bitOffset>

6467 <
bWidth
>1</bitWidth>

6468 </
fld
>

6469 <
fld
>

6470 <
me
>
GPIOHLPEN
</name>

6471 <
desti
>
IO
 
pt
 
H
 
ock
 
ab
 
durg
 
S˕


6472 
mode
</
desti
>

6473 <
bOfft
>7</bitOffset>

6474 <
bWidth
>1</bitWidth>

6475 </
fld
>

6476 <
fld
>

6477 <
me
>
GPIOGLPEN
</name>

6478 <
desti
>
IO
 
pt
 
G
 
ock
 
ab
 
durg
 
S˕


6479 
mode
</
desti
>

6480 <
bOfft
>6</bitOffset>

6481 <
bWidth
>1</bitWidth>

6482 </
fld
>

6483 <
fld
>

6484 <
me
>
GPIOFLPEN
</name>

6485 <
desti
>
IO
 
pt
 
F
 
ock
 
ab
 
durg
 
S˕


6486 
mode
</
desti
>

6487 <
bOfft
>5</bitOffset>

6488 <
bWidth
>1</bitWidth>

6489 </
fld
>

6490 <
fld
>

6491 <
me
>
GPIOELPEN
</name>

6492 <
desti
>
IO
 
pt
 
E
 
ock
 
ab
 
durg
 
S˕


6493 
mode
</
desti
>

6494 <
bOfft
>4</bitOffset>

6495 <
bWidth
>1</bitWidth>

6496 </
fld
>

6497 <
fld
>

6498 <
me
>
GPIODLPEN
</name>

6499 <
desti
>
IO
 
pt
 
D
 
ock
 
ab
 
durg
 
S˕


6500 
mode
</
desti
>

6501 <
bOfft
>3</bitOffset>

6502 <
bWidth
>1</bitWidth>

6503 </
fld
>

6504 <
fld
>

6505 <
me
>
GPIOCLPEN
</name>

6506 <
desti
>
IO
 
pt
 
C
 
ock
 
ab
 
durg
 
S˕


6507 
mode
</
desti
>

6508 <
bOfft
>2</bitOffset>

6509 <
bWidth
>1</bitWidth>

6510 </
fld
>

6511 <
fld
>

6512 <
me
>
GPIOBLPEN
</name>

6513 <
desti
>
IO
 
pt
 
B
 
ock
 
ab
 
durg
 
S˕


6514 
mode
</
desti
>

6515 <
bOfft
>1</bitOffset>

6516 <
bWidth
>1</bitWidth>

6517 </
fld
>

6518 <
fld
>

6519 <
me
>
GPIOALPEN
</name>

6520 <
desti
>
IO
 
pt
 
A
 
ock
 
ab
 
durg
 
p


6521 
mode
</
desti
>

6522 <
bOfft
>0</bitOffset>

6523 <
bWidth
>1</bitWidth>

6524 </
fld
>

6525 </
flds
>

6528 <
me
>
AHB2LPENR
</name>

6529 <
diyName
>
AHB2LPENR
</displayName>

6530 <
desti
>
AHB2
 
rh
 
ock
 
ab
 

 
low
 
pow


6531 
mode
 </
desti
>

6532 <
addssOfft
>0x54</addressOffset>

6533 <
size
>0x20</size>

6534 <
acss
>
ad
-
wre
</access>

6535 <
tVue
>0x000000F1</resetValue>

6536 <
flds
>

6537 <
fld
>

6538 <
me
>
OTGFSLPEN
</name>

6539 <
desti
>
USB
 
OTG
 
FS
 
ock
 
ab
 
durg
 
S˕


6540 
mode
</
desti
>

6541 <
bOfft
>7</bitOffset>

6542 <
bWidth
>1</bitWidth>

6543 </
fld
>

6544 <
fld
>

6545 <
me
>
RNGLPEN
</name>

6546 <
desti
>
Rdom
 
numb
 
g
 
ock
 
ab


6547 
durg
 
S˕
 
mode
</
desti
>

6548 <
bOfft
>6</bitOffset>

6549 <
bWidth
>1</bitWidth>

6550 </
fld
>

6551 <
fld
>

6552 <
me
>
DCMILPEN
</name>

6553 <
desti
>
Cama
 
r
 
ab
 
durg
 
S˕


6554 
mode
</
desti
>

6555 <
bOfft
>0</bitOffset>

6556 <
bWidth
>1</bitWidth>

6557 </
fld
>

6558 </
flds
>

6561 <
me
>
AHB3LPENR
</name>

6562 <
diyName
>
AHB3LPENR
</displayName>

6563 <
desti
>
AHB3
 
rh
 
ock
 
ab
 

 
low
 
pow


6564 
mode
 </
desti
>

6565 <
addssOfft
>0x58</addressOffset>

6566 <
size
>0x20</size>

6567 <
acss
>
ad
-
wre
</access>

6568 <
tVue
>0x00000001</resetValue>

6569 <
flds
>

6570 <
fld
>

6571 <
me
>
FSMCLPEN
</name>

6572 <
desti
>
Fxib
 
memy
 
cڌr
 
modu


6573 
ock
 
ab
 
durg
 
S˕
 
mode
</
desti
>

6574 <
bOfft
>0</bitOffset>

6575 <
bWidth
>1</bitWidth>

6576 </
fld
>

6577 </
flds
>

6580 <
me
>
APB1LPENR
</name>

6581 <
diyName
>
APB1LPENR
</displayName>

6582 <
desti
>
APB1
 
rh
 
ock
 
ab
 

 
low
 
pow


6583 
mode
 </
desti
>

6584 <
addssOfft
>0x60</addressOffset>

6585 <
size
>0x20</size>

6586 <
acss
>
ad
-
wre
</access>

6587 <
tVue
>0x36FEC9FF</resetValue>

6588 <
flds
>

6589 <
fld
>

6590 <
me
>
DACLPEN
</name>

6591 <
desti
>
DAC
 
r
 
ock
 
ab
 
durg
 
S˕


6592 
mode
</
desti
>

6593 <
bOfft
>29</bitOffset>

6594 <
bWidth
>1</bitWidth>

6595 </
fld
>

6596 <
fld
>

6597 <
me
>
PWRLPEN
</name>

6598 <
desti
>
Pow
 
r
 
ock
 
ab
 
durg


6599 
S˕
 
mode
</
desti
>

6600 <
bOfft
>28</bitOffset>

6601 <
bWidth
>1</bitWidth>

6602 </
fld
>

6603 <
fld
>

6604 <
me
>
CAN2LPEN
</name>

6605 <
desti
>
CAN
 2 
ock
 
ab
 
durg
 
S˕


6606 
mode
</
desti
>

6607 <
bOfft
>26</bitOffset>

6608 <
bWidth
>1</bitWidth>

6609 </
fld
>

6610 <
fld
>

6611 <
me
>
CAN1LPEN
</name>

6612 <
desti
>
CAN
 1 
ock
 
ab
 
durg
 
S˕


6613 
mode
</
desti
>

6614 <
bOfft
>25</bitOffset>

6615 <
bWidth
>1</bitWidth>

6616 </
fld
>

6617 <
fld
>

6618 <
me
>
I2C3LPEN
</name>

6619 <
desti
>
I2C3
 
ock
 
ab
 
durg
 
S˕


6620 
mode
</
desti
>

6621 <
bOfft
>23</bitOffset>

6622 <
bWidth
>1</bitWidth>

6623 </
fld
>

6624 <
fld
>

6625 <
me
>
I2C2LPEN
</name>

6626 <
desti
>
I2C2
 
ock
 
ab
 
durg
 
S˕


6627 
mode
</
desti
>

6628 <
bOfft
>22</bitOffset>

6629 <
bWidth
>1</bitWidth>

6630 </
fld
>

6631 <
fld
>

6632 <
me
>
I2C1LPEN
</name>

6633 <
desti
>
I2C1
 
ock
 
ab
 
durg
 
S˕


6634 
mode
</
desti
>

6635 <
bOfft
>21</bitOffset>

6636 <
bWidth
>1</bitWidth>

6637 </
fld
>

6638 <
fld
>

6639 <
me
>
UART5LPEN
</name>

6640 <
desti
>
UART5
 
ock
 
ab
 
durg
 
S˕


6641 
mode
</
desti
>

6642 <
bOfft
>20</bitOffset>

6643 <
bWidth
>1</bitWidth>

6644 </
fld
>

6645 <
fld
>

6646 <
me
>
UART4LPEN
</name>

6647 <
desti
>
UART4
 
ock
 
ab
 
durg
 
S˕


6648 
mode
</
desti
>

6649 <
bOfft
>19</bitOffset>

6650 <
bWidth
>1</bitWidth>

6651 </
fld
>

6652 <
fld
>

6653 <
me
>
USART3LPEN
</name>

6654 <
desti
>
USART3
 
ock
 
ab
 
durg
 
S˕


6655 
mode
</
desti
>

6656 <
bOfft
>18</bitOffset>

6657 <
bWidth
>1</bitWidth>

6658 </
fld
>

6659 <
fld
>

6660 <
me
>
USART2LPEN
</name>

6661 <
desti
>
USART2
 
ock
 
ab
 
durg
 
S˕


6662 
mode
</
desti
>

6663 <
bOfft
>17</bitOffset>

6664 <
bWidth
>1</bitWidth>

6665 </
fld
>

6666 <
fld
>

6667 <
me
>
SPI3LPEN
</name>

6668 <
desti
>
SPI3
 
ock
 
ab
 
durg
 
S˕


6669 
mode
</
desti
>

6670 <
bOfft
>15</bitOffset>

6671 <
bWidth
>1</bitWidth>

6672 </
fld
>

6673 <
fld
>

6674 <
me
>
SPI2LPEN
</name>

6675 <
desti
>
SPI2
 
ock
 
ab
 
durg
 
S˕


6676 
mode
</
desti
>

6677 <
bOfft
>14</bitOffset>

6678 <
bWidth
>1</bitWidth>

6679 </
fld
>

6680 <
fld
>

6681 <
me
>
WWDGLPEN
</name>

6682 <
desti
>
Wdow
 
wchdog
 
ock
 
ab
 
durg


6683 
S˕
 
mode
</
desti
>

6684 <
bOfft
>11</bitOffset>

6685 <
bWidth
>1</bitWidth>

6686 </
fld
>

6687 <
fld
>

6688 <
me
>
TIM14LPEN
</name>

6689 <
desti
>
TIM14
 
ock
 
ab
 
durg
 
S˕


6690 
mode
</
desti
>

6691 <
bOfft
>8</bitOffset>

6692 <
bWidth
>1</bitWidth>

6693 </
fld
>

6694 <
fld
>

6695 <
me
>
TIM13LPEN
</name>

6696 <
desti
>
TIM13
 
ock
 
ab
 
durg
 
S˕


6697 
mode
</
desti
>

6698 <
bOfft
>7</bitOffset>

6699 <
bWidth
>1</bitWidth>

6700 </
fld
>

6701 <
fld
>

6702 <
me
>
TIM12LPEN
</name>

6703 <
desti
>
TIM12
 
ock
 
ab
 
durg
 
S˕


6704 
mode
</
desti
>

6705 <
bOfft
>6</bitOffset>

6706 <
bWidth
>1</bitWidth>

6707 </
fld
>

6708 <
fld
>

6709 <
me
>
TIM7LPEN
</name>

6710 <
desti
>
TIM7
 
ock
 
ab
 
durg
 
S˕


6711 
mode
</
desti
>

6712 <
bOfft
>5</bitOffset>

6713 <
bWidth
>1</bitWidth>

6714 </
fld
>

6715 <
fld
>

6716 <
me
>
TIM6LPEN
</name>

6717 <
desti
>
TIM6
 
ock
 
ab
 
durg
 
S˕


6718 
mode
</
desti
>

6719 <
bOfft
>4</bitOffset>

6720 <
bWidth
>1</bitWidth>

6721 </
fld
>

6722 <
fld
>

6723 <
me
>
TIM5LPEN
</name>

6724 <
desti
>
TIM5
 
ock
 
ab
 
durg
 
S˕


6725 
mode
</
desti
>

6726 <
bOfft
>3</bitOffset>

6727 <
bWidth
>1</bitWidth>

6728 </
fld
>

6729 <
fld
>

6730 <
me
>
TIM4LPEN
</name>

6731 <
desti
>
TIM4
 
ock
 
ab
 
durg
 
S˕


6732 
mode
</
desti
>

6733 <
bOfft
>2</bitOffset>

6734 <
bWidth
>1</bitWidth>

6735 </
fld
>

6736 <
fld
>

6737 <
me
>
TIM3LPEN
</name>

6738 <
desti
>
TIM3
 
ock
 
ab
 
durg
 
S˕


6739 
mode
</
desti
>

6740 <
bOfft
>1</bitOffset>

6741 <
bWidth
>1</bitWidth>

6742 </
fld
>

6743 <
fld
>

6744 <
me
>
TIM2LPEN
</name>

6745 <
desti
>
TIM2
 
ock
 
ab
 
durg
 
S˕


6746 
mode
</
desti
>

6747 <
bOfft
>0</bitOffset>

6748 <
bWidth
>1</bitWidth>

6749 </
fld
>

6750 </
flds
>

6753 <
me
>
APB2LPENR
</name>

6754 <
diyName
>
APB2LPENR
</displayName>

6755 <
desti
>
APB2
 
rh
 
ock
 
abd
 

 
low
 
pow


6756 
mode
 </
desti
>

6757 <
addssOfft
>0x64</addressOffset>

6758 <
size
>0x20</size>

6759 <
acss
>
ad
-
wre
</access>

6760 <
tVue
>0x00075F33</resetValue>

6761 <
flds
>

6762 <
fld
>

6763 <
me
>
TIM11LPEN
</name>

6764 <
desti
>
TIM11
 
ock
 
ab
 
durg
 
S˕


6765 
mode
</
desti
>

6766 <
bOfft
>18</bitOffset>

6767 <
bWidth
>1</bitWidth>

6768 </
fld
>

6769 <
fld
>

6770 <
me
>
TIM10LPEN
</name>

6771 <
desti
>
TIM10
 
ock
 
ab
 
durg
 
S˕


6772 
mode
</
desti
>

6773 <
bOfft
>17</bitOffset>

6774 <
bWidth
>1</bitWidth>

6775 </
fld
>

6776 <
fld
>

6777 <
me
>
TIM9LPEN
</name>

6778 <
desti
>
TIM9
 
ock
 
ab
 
durg
 
p


6779 
mode
</
desti
>

6780 <
bOfft
>16</bitOffset>

6781 <
bWidth
>1</bitWidth>

6782 </
fld
>

6783 <
fld
>

6784 <
me
>
SYSCFGLPEN
</name>

6785 <
desti
>
Syem
 
cfiguti
 
cڌr
 
ock


6786 
ab
 
durg
 
S˕
 
mode
</
desti
>

6787 <
bOfft
>14</bitOffset>

6788 <
bWidth
>1</bitWidth>

6789 </
fld
>

6790 <
fld
>

6791 <
me
>
SPI1LPEN
</name>

6792 <
desti
>
SPI
 1 
ock
 
ab
 
durg
 
S˕


6793 
mode
</
desti
>

6794 <
bOfft
>12</bitOffset>

6795 <
bWidth
>1</bitWidth>

6796 </
fld
>

6797 <
fld
>

6798 <
me
>
SDIOLPEN
</name>

6799 <
desti
>
SDIO
 
ock
 
ab
 
durg
 
S˕


6800 
mode
</
desti
>

6801 <
bOfft
>11</bitOffset>

6802 <
bWidth
>1</bitWidth>

6803 </
fld
>

6804 <
fld
>

6805 <
me
>
ADC3LPEN
</name>

6806 <
desti
>
ADC
 3 
ock
 
ab
 
durg
 
S˕


6807 
mode
</
desti
>

6808 <
bOfft
>10</bitOffset>

6809 <
bWidth
>1</bitWidth>

6810 </
fld
>

6811 <
fld
>

6812 <
me
>
ADC2LPEN
</name>

6813 <
desti
>
ADC2
 
ock
 
ab
 
durg
 
S˕


6814 
mode
</
desti
>

6815 <
bOfft
>9</bitOffset>

6816 <
bWidth
>1</bitWidth>

6817 </
fld
>

6818 <
fld
>

6819 <
me
>
ADC1LPEN
</name>

6820 <
desti
>
ADC1
 
ock
 
ab
 
durg
 
S˕


6821 
mode
</
desti
>

6822 <
bOfft
>8</bitOffset>

6823 <
bWidth
>1</bitWidth>

6824 </
fld
>

6825 <
fld
>

6826 <
me
>
USART6LPEN
</name>

6827 <
desti
>
USART6
 
ock
 
ab
 
durg
 
S˕


6828 
mode
</
desti
>

6829 <
bOfft
>5</bitOffset>

6830 <
bWidth
>1</bitWidth>

6831 </
fld
>

6832 <
fld
>

6833 <
me
>
USART1LPEN
</name>

6834 <
desti
>
USART1
 
ock
 
ab
 
durg
 
S˕


6835 
mode
</
desti
>

6836 <
bOfft
>4</bitOffset>

6837 <
bWidth
>1</bitWidth>

6838 </
fld
>

6839 <
fld
>

6840 <
me
>
TIM8LPEN
</name>

6841 <
desti
>
TIM8
 
ock
 
ab
 
durg
 
S˕


6842 
mode
</
desti
>

6843 <
bOfft
>1</bitOffset>

6844 <
bWidth
>1</bitWidth>

6845 </
fld
>

6846 <
fld
>

6847 <
me
>
TIM1LPEN
</name>

6848 <
desti
>
TIM1
 
ock
 
ab
 
durg
 
S˕


6849 
mode
</
desti
>

6850 <
bOfft
>0</bitOffset>

6851 <
bWidth
>1</bitWidth>

6852 </
fld
>

6853 </
flds
>

6856 <
me
>
BDCR
</name>

6857 <
diyName
>
BDCR
</displayName>

6858 <
desti
>
Backup
 
doma
 
cڌ
 </description>

6859 <
addssOfft
>0x70</addressOffset>

6860 <
size
>0x20</size>

6861 <
tVue
>0x00000000</resetValue>

6862 <
flds
>

6863 <
fld
>

6864 <
me
>
BDRST
</name>

6865 <
desti
>
Backup
 
doma
 
sowe


6866 
t
</
desti
>

6867 <
bOfft
>16</bitOffset>

6868 <
bWidth
>1</bitWidth>

6869 <
acss
>
ad
-
wre
</access>

6870 </
fld
>

6871 <
fld
>

6872 <
me
>
RTCEN
</name>

6873 <
desti
>
RTC
 
ock
 
ab
</description>

6874 <
bOfft
>15</bitOffset>

6875 <
bWidth
>1</bitWidth>

6876 <
acss
>
ad
-
wre
</access>

6877 </
fld
>

6878 <
fld
>

6879 <
me
>
RTCSEL1
</name>

6880 <
desti
>
RTC
 
ock
 
sour
 
i
</description>

6881 <
bOfft
>9</bitOffset>

6882 <
bWidth
>1</bitWidth>

6883 <
acss
>
ad
-
wre
</access>

6884 </
fld
>

6885 <
fld
>

6886 <
me
>
RTCSEL0
</name>

6887 <
desti
>
RTC
 
ock
 
sour
 
i
</description>

6888 <
bOfft
>8</bitOffset>

6889 <
bWidth
>1</bitWidth>

6890 <
acss
>
ad
-
wre
</access>

6891 </
fld
>

6892 <
fld
>

6893 <
me
>
LSEBYP
</name>

6894 <
desti
>
Ex
 
low
-
d
 
osct


6895 
byss
</
desti
>

6896 <
bOfft
>2</bitOffset>

6897 <
bWidth
>1</bitWidth>

6898 <
acss
>
ad
-
wre
</access>

6899 </
fld
>

6900 <
fld
>

6901 <
me
>
LSERDY
</name>

6902 <
desti
>
Ex
 
low
-
d
 
osct


6903 
ady
</
desti
>

6904 <
bOfft
>1</bitOffset>

6905 <
bWidth
>1</bitWidth>

6906 <
acss
>
ad
-
ly
</access>

6907 </
fld
>

6908 <
fld
>

6909 <
me
>
LSEON
</name>

6910 <
desti
>
Ex
 
low
-
d
 
osct


6911 
ab
</
desti
>

6912 <
bOfft
>0</bitOffset>

6913 <
bWidth
>1</bitWidth>

6914 <
acss
>
ad
-
wre
</access>

6915 </
fld
>

6916 </
flds
>

6919 <
me
>
CSR
</name>

6920 <
diyName
>
CSR
</displayName>

6921 <
desti
>
ock
 
cڌ
 &
amp
; 
us


6922 </
desti
>

6923 <
addssOfft
>0x74</addressOffset>

6924 <
size
>0x20</size>

6925 <
tVue
>0x0E000000</resetValue>

6926 <
flds
>

6927 <
fld
>

6928 <
me
>
LPWRRSTF
</name>

6929 <
desti
>
Low
-
pow
 
t
 
ag
</description>

6930 <
bOfft
>31</bitOffset>

6931 <
bWidth
>1</bitWidth>

6932 <
acss
>
ad
-
wre
</access>

6933 </
fld
>

6934 <
fld
>

6935 <
me
>
WWDGRSTF
</name>

6936 <
desti
>
Wdow
 
wchdog
 
t
 
ag
</description>

6937 <
bOfft
>30</bitOffset>

6938 <
bWidth
>1</bitWidth>

6939 <
acss
>
ad
-
wre
</access>

6940 </
fld
>

6941 <
fld
>

6942 <
me
>
WDGRSTF
</name>

6943 <
desti
>
Inddt
 
wchdog
 
t


6944 
ag
</
desti
>

6945 <
bOfft
>29</bitOffset>

6946 <
bWidth
>1</bitWidth>

6947 <
acss
>
ad
-
wre
</access>

6948 </
fld
>

6949 <
fld
>

6950 <
me
>
SFTRSTF
</name>

6951 <
desti
>
Sowe
 
t
 
ag
</description>

6952 <
bOfft
>28</bitOffset>

6953 <
bWidth
>1</bitWidth>

6954 <
acss
>
ad
-
wre
</access>

6955 </
fld
>

6956 <
fld
>

6957 <
me
>
PORRSTF
</name>

6958 <
desti
>
POR
/
PDR
 
t
 
ag
</description>

6959 <
bOfft
>27</bitOffset>

6960 <
bWidth
>1</bitWidth>

6961 <
acss
>
ad
-
wre
</access>

6962 </
fld
>

6963 <
fld
>

6964 <
me
>
PADRSTF
</name>

6965 <
desti
>
PIN
 
t
 
ag
</description>

6966 <
bOfft
>26</bitOffset>

6967 <
bWidth
>1</bitWidth>

6968 <
acss
>
ad
-
wre
</access>

6969 </
fld
>

6970 <
fld
>

6971 <
me
>
BORRSTF
</name>

6972 <
desti
>
BOR
 
t
 
ag
</description>

6973 <
bOfft
>25</bitOffset>

6974 <
bWidth
>1</bitWidth>

6975 <
acss
>
ad
-
wre
</access>

6976 </
fld
>

6977 <
fld
>

6978 <
me
>
RMVF
</name>

6979 <
desti
>
Remove
 
t
 
ag
</description>

6980 <
bOfft
>24</bitOffset>

6981 <
bWidth
>1</bitWidth>

6982 <
acss
>
ad
-
wre
</access>

6983 </
fld
>

6984 <
fld
>

6985 <
me
>
LSIRDY
</name>

6986 <
desti
>
Il
 
low
-
d
 
osct


6987 
ady
</
desti
>

6988 <
bOfft
>1</bitOffset>

6989 <
bWidth
>1</bitWidth>

6990 <
acss
>
ad
-
ly
</access>

6991 </
fld
>

6992 <
fld
>

6993 <
me
>
LSION
</name>

6994 <
desti
>
Il
 
low
-
d
 
osct


6995 
ab
</
desti
>

6996 <
bOfft
>0</bitOffset>

6997 <
bWidth
>1</bitWidth>

6998 <
acss
>
ad
-
wre
</access>

6999 </
fld
>

7000 </
flds
>

7003 <
me
>
SSCGR
</name>

7004 <
diyName
>
SSCGR
</displayName>

7005 <
desti
>
ad
 
erum
 
ock
 
gi


7006 </
desti
>

7007 <
addssOfft
>0x80</addressOffset>

7008 <
size
>0x20</size>

7009 <
acss
>
ad
-
wre
</access>

7010 <
tVue
>0x00000000</resetValue>

7011 <
flds
>

7012 <
fld
>

7013 <
me
>
SSCGEN
</name>

7014 <
desti
>
Sd
 
erum
 
moduti


7015 
ab
</
desti
>

7016 <
bOfft
>31</bitOffset>

7017 <
bWidth
>1</bitWidth>

7018 </
fld
>

7019 <
fld
>

7020 <
me
>
SPREADSEL
</name>

7021 <
desti
>
Sd
 
Se
</description>

7022 <
bOfft
>30</bitOffset>

7023 <
bWidth
>1</bitWidth>

7024 </
fld
>

7025 <
fld
>

7026 <
me
>
INCSTEP
</name>

7027 <
desti
>
Inemti
 

</description>

7028 <
bOfft
>13</bitOffset>

7029 <
bWidth
>15</bitWidth>

7030 </
fld
>

7031 <
fld
>

7032 <
me
>
MODPER
</name>

7033 <
desti
>
Moduti
 
riod
</description>

7034 <
bOfft
>0</bitOffset>

7035 <
bWidth
>13</bitWidth>

7036 </
fld
>

7037 </
flds
>

7040 <
me
>
PLLI2SCFGR
</name>

7041 <
diyName
>
PLLI2SCFGR
</displayName>

7042 <
desti
>
PLLI2S
 
cfiguti
 </description>

7043 <
addssOfft
>0x84</addressOffset>

7044 <
size
>0x20</size>

7045 <
acss
>
ad
-
wre
</access>

7046 <
tVue
>0x20003000</resetValue>

7047 <
flds
>

7048 <
fld
>

7049 <
me
>
PLLI2SRx
</name>

7050 <
desti
>
PLLI2S
 
divisi
 

 
I2S


7051 
ocks
</
desti
>

7052 <
bOfft
>28</bitOffset>

7053 <
bWidth
>3</bitWidth>

7054 </
fld
>

7055 <
fld
>

7056 <
me
>
PLLI2SNx
</name>

7057 <
desti
>
PLLI2S
 
muɝliti
 

 

7058 
VCO
</
desti
>

7059 <
bOfft
>6</bitOffset>

7060 <
bWidth
>9</bitWidth>

7061 </
fld
>

7062 </
flds
>

7064 </
gis
>

7065 </
rh
>

7066 <
rh
>

7067 <
me
>
GPIOI
</name>

7068 <
desti
>
G
-
puo
 
I
/
Os
</description>

7069 <
groupName
>
GPIO
</groupName>

7070 <
baAddss
>0x40022000</baseAddress>

7071 <
addssBlock
>

7072 <
offt
>0x0</offset>

7073 <
size
>0x400</size>

7074 <
uge
>
gis
</usage>

7075 </
addssBlock
>

7076 <
gis
>

7078 <
me
>
MODER
</name>

7079 <
diyName
>
MODER
</displayName>

7080 <
desti
>
GPIO
 
pt
 
mode
 </description>

7081 <
addssOfft
>0x0</addressOffset>

7082 <
size
>0x20</size>

7083 <
acss
>
ad
-
wre
</access>

7084 <
tVue
>0x00000000</resetValue>

7085 <
flds
>

7086 <
fld
>

7087 <
me
>
MODER15
</name>

7088 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7089 0..15)</
desti
>

7090 <
bOfft
>30</bitOffset>

7091 <
bWidth
>2</bitWidth>

7092 </
fld
>

7093 <
fld
>

7094 <
me
>
MODER14
</name>

7095 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7096 0..15)</
desti
>

7097 <
bOfft
>28</bitOffset>

7098 <
bWidth
>2</bitWidth>

7099 </
fld
>

7100 <
fld
>

7101 <
me
>
MODER13
</name>

7102 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7103 0..15)</
desti
>

7104 <
bOfft
>26</bitOffset>

7105 <
bWidth
>2</bitWidth>

7106 </
fld
>

7107 <
fld
>

7108 <
me
>
MODER12
</name>

7109 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7110 0..15)</
desti
>

7111 <
bOfft
>24</bitOffset>

7112 <
bWidth
>2</bitWidth>

7113 </
fld
>

7114 <
fld
>

7115 <
me
>
MODER11
</name>

7116 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7117 0..15)</
desti
>

7118 <
bOfft
>22</bitOffset>

7119 <
bWidth
>2</bitWidth>

7120 </
fld
>

7121 <
fld
>

7122 <
me
>
MODER10
</name>

7123 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7124 0..15)</
desti
>

7125 <
bOfft
>20</bitOffset>

7126 <
bWidth
>2</bitWidth>

7127 </
fld
>

7128 <
fld
>

7129 <
me
>
MODER9
</name>

7130 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7131 0..15)</
desti
>

7132 <
bOfft
>18</bitOffset>

7133 <
bWidth
>2</bitWidth>

7134 </
fld
>

7135 <
fld
>

7136 <
me
>
MODER8
</name>

7137 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7138 0..15)</
desti
>

7139 <
bOfft
>16</bitOffset>

7140 <
bWidth
>2</bitWidth>

7141 </
fld
>

7142 <
fld
>

7143 <
me
>
MODER7
</name>

7144 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7145 0..15)</
desti
>

7146 <
bOfft
>14</bitOffset>

7147 <
bWidth
>2</bitWidth>

7148 </
fld
>

7149 <
fld
>

7150 <
me
>
MODER6
</name>

7151 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7152 0..15)</
desti
>

7153 <
bOfft
>12</bitOffset>

7154 <
bWidth
>2</bitWidth>

7155 </
fld
>

7156 <
fld
>

7157 <
me
>
MODER5
</name>

7158 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7159 0..15)</
desti
>

7160 <
bOfft
>10</bitOffset>

7161 <
bWidth
>2</bitWidth>

7162 </
fld
>

7163 <
fld
>

7164 <
me
>
MODER4
</name>

7165 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7166 0..15)</
desti
>

7167 <
bOfft
>8</bitOffset>

7168 <
bWidth
>2</bitWidth>

7169 </
fld
>

7170 <
fld
>

7171 <
me
>
MODER3
</name>

7172 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7173 0..15)</
desti
>

7174 <
bOfft
>6</bitOffset>

7175 <
bWidth
>2</bitWidth>

7176 </
fld
>

7177 <
fld
>

7178 <
me
>
MODER2
</name>

7179 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7180 0..15)</
desti
>

7181 <
bOfft
>4</bitOffset>

7182 <
bWidth
>2</bitWidth>

7183 </
fld
>

7184 <
fld
>

7185 <
me
>
MODER1
</name>

7186 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7187 0..15)</
desti
>

7188 <
bOfft
>2</bitOffset>

7189 <
bWidth
>2</bitWidth>

7190 </
fld
>

7191 <
fld
>

7192 <
me
>
MODER0
</name>

7193 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7194 0..15)</
desti
>

7195 <
bOfft
>0</bitOffset>

7196 <
bWidth
>2</bitWidth>

7197 </
fld
>

7198 </
flds
>

7201 <
me
>
OTYPER
</name>

7202 <
diyName
>
OTYPER
</displayName>

7203 <
desti
>
GPIO
 
pt
 
ouut
 
ty
 </description>

7204 <
addssOfft
>0x4</addressOffset>

7205 <
size
>0x20</size>

7206 <
acss
>
ad
-
wre
</access>

7207 <
tVue
>0x00000000</resetValue>

7208 <
flds
>

7209 <
fld
>

7210 <
me
>
OT15
</name>

7211 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7212 0..15)</
desti
>

7213 <
bOfft
>15</bitOffset>

7214 <
bWidth
>1</bitWidth>

7215 </
fld
>

7216 <
fld
>

7217 <
me
>
OT14
</name>

7218 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7219 0..15)</
desti
>

7220 <
bOfft
>14</bitOffset>

7221 <
bWidth
>1</bitWidth>

7222 </
fld
>

7223 <
fld
>

7224 <
me
>
OT13
</name>

7225 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7226 0..15)</
desti
>

7227 <
bOfft
>13</bitOffset>

7228 <
bWidth
>1</bitWidth>

7229 </
fld
>

7230 <
fld
>

7231 <
me
>
OT12
</name>

7232 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7233 0..15)</
desti
>

7234 <
bOfft
>12</bitOffset>

7235 <
bWidth
>1</bitWidth>

7236 </
fld
>

7237 <
fld
>

7238 <
me
>
OT11
</name>

7239 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7240 0..15)</
desti
>

7241 <
bOfft
>11</bitOffset>

7242 <
bWidth
>1</bitWidth>

7243 </
fld
>

7244 <
fld
>

7245 <
me
>
OT10
</name>

7246 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7247 0..15)</
desti
>

7248 <
bOfft
>10</bitOffset>

7249 <
bWidth
>1</bitWidth>

7250 </
fld
>

7251 <
fld
>

7252 <
me
>
OT9
</name>

7253 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7254 0..15)</
desti
>

7255 <
bOfft
>9</bitOffset>

7256 <
bWidth
>1</bitWidth>

7257 </
fld
>

7258 <
fld
>

7259 <
me
>
OT8
</name>

7260 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7261 0..15)</
desti
>

7262 <
bOfft
>8</bitOffset>

7263 <
bWidth
>1</bitWidth>

7264 </
fld
>

7265 <
fld
>

7266 <
me
>
OT7
</name>

7267 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7268 0..15)</
desti
>

7269 <
bOfft
>7</bitOffset>

7270 <
bWidth
>1</bitWidth>

7271 </
fld
>

7272 <
fld
>

7273 <
me
>
OT6
</name>

7274 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7275 0..15)</
desti
>

7276 <
bOfft
>6</bitOffset>

7277 <
bWidth
>1</bitWidth>

7278 </
fld
>

7279 <
fld
>

7280 <
me
>
OT5
</name>

7281 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7282 0..15)</
desti
>

7283 <
bOfft
>5</bitOffset>

7284 <
bWidth
>1</bitWidth>

7285 </
fld
>

7286 <
fld
>

7287 <
me
>
OT4
</name>

7288 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7289 0..15)</
desti
>

7290 <
bOfft
>4</bitOffset>

7291 <
bWidth
>1</bitWidth>

7292 </
fld
>

7293 <
fld
>

7294 <
me
>
OT3
</name>

7295 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7296 0..15)</
desti
>

7297 <
bOfft
>3</bitOffset>

7298 <
bWidth
>1</bitWidth>

7299 </
fld
>

7300 <
fld
>

7301 <
me
>
OT2
</name>

7302 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7303 0..15)</
desti
>

7304 <
bOfft
>2</bitOffset>

7305 <
bWidth
>1</bitWidth>

7306 </
fld
>

7307 <
fld
>

7308 <
me
>
OT1
</name>

7309 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7310 0..15)</
desti
>

7311 <
bOfft
>1</bitOffset>

7312 <
bWidth
>1</bitWidth>

7313 </
fld
>

7314 <
fld
>

7315 <
me
>
OT0
</name>

7316 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7317 0..15)</
desti
>

7318 <
bOfft
>0</bitOffset>

7319 <
bWidth
>1</bitWidth>

7320 </
fld
>

7321 </
flds
>

7324 <
me
>
OSPEEDR
</name>

7325 <
diyName
>
OSPEEDR
</displayName>

7326 <
desti
>
GPIO
 
pt
 
ouut
 
d


7327 </
desti
>

7328 <
addssOfft
>0x8</addressOffset>

7329 <
size
>0x20</size>

7330 <
acss
>
ad
-
wre
</access>

7331 <
tVue
>0x00000000</resetValue>

7332 <
flds
>

7333 <
fld
>

7334 <
me
>
OSPEEDR15
</name>

7335 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7336 0..15)</
desti
>

7337 <
bOfft
>30</bitOffset>

7338 <
bWidth
>2</bitWidth>

7339 </
fld
>

7340 <
fld
>

7341 <
me
>
OSPEEDR14
</name>

7342 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7343 0..15)</
desti
>

7344 <
bOfft
>28</bitOffset>

7345 <
bWidth
>2</bitWidth>

7346 </
fld
>

7347 <
fld
>

7348 <
me
>
OSPEEDR13
</name>

7349 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7350 0..15)</
desti
>

7351 <
bOfft
>26</bitOffset>

7352 <
bWidth
>2</bitWidth>

7353 </
fld
>

7354 <
fld
>

7355 <
me
>
OSPEEDR12
</name>

7356 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7357 0..15)</
desti
>

7358 <
bOfft
>24</bitOffset>

7359 <
bWidth
>2</bitWidth>

7360 </
fld
>

7361 <
fld
>

7362 <
me
>
OSPEEDR11
</name>

7363 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7364 0..15)</
desti
>

7365 <
bOfft
>22</bitOffset>

7366 <
bWidth
>2</bitWidth>

7367 </
fld
>

7368 <
fld
>

7369 <
me
>
OSPEEDR10
</name>

7370 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7371 0..15)</
desti
>

7372 <
bOfft
>20</bitOffset>

7373 <
bWidth
>2</bitWidth>

7374 </
fld
>

7375 <
fld
>

7376 <
me
>
OSPEEDR9
</name>

7377 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7378 0..15)</
desti
>

7379 <
bOfft
>18</bitOffset>

7380 <
bWidth
>2</bitWidth>

7381 </
fld
>

7382 <
fld
>

7383 <
me
>
OSPEEDR8
</name>

7384 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7385 0..15)</
desti
>

7386 <
bOfft
>16</bitOffset>

7387 <
bWidth
>2</bitWidth>

7388 </
fld
>

7389 <
fld
>

7390 <
me
>
OSPEEDR7
</name>

7391 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7392 0..15)</
desti
>

7393 <
bOfft
>14</bitOffset>

7394 <
bWidth
>2</bitWidth>

7395 </
fld
>

7396 <
fld
>

7397 <
me
>
OSPEEDR6
</name>

7398 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7399 0..15)</
desti
>

7400 <
bOfft
>12</bitOffset>

7401 <
bWidth
>2</bitWidth>

7402 </
fld
>

7403 <
fld
>

7404 <
me
>
OSPEEDR5
</name>

7405 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7406 0..15)</
desti
>

7407 <
bOfft
>10</bitOffset>

7408 <
bWidth
>2</bitWidth>

7409 </
fld
>

7410 <
fld
>

7411 <
me
>
OSPEEDR4
</name>

7412 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7413 0..15)</
desti
>

7414 <
bOfft
>8</bitOffset>

7415 <
bWidth
>2</bitWidth>

7416 </
fld
>

7417 <
fld
>

7418 <
me
>
OSPEEDR3
</name>

7419 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7420 0..15)</
desti
>

7421 <
bOfft
>6</bitOffset>

7422 <
bWidth
>2</bitWidth>

7423 </
fld
>

7424 <
fld
>

7425 <
me
>
OSPEEDR2
</name>

7426 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7427 0..15)</
desti
>

7428 <
bOfft
>4</bitOffset>

7429 <
bWidth
>2</bitWidth>

7430 </
fld
>

7431 <
fld
>

7432 <
me
>
OSPEEDR1
</name>

7433 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7434 0..15)</
desti
>

7435 <
bOfft
>2</bitOffset>

7436 <
bWidth
>2</bitWidth>

7437 </
fld
>

7438 <
fld
>

7439 <
me
>
OSPEEDR0
</name>

7440 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7441 0..15)</
desti
>

7442 <
bOfft
>0</bitOffset>

7443 <
bWidth
>2</bitWidth>

7444 </
fld
>

7445 </
flds
>

7448 <
me
>
PUPDR
</name>

7449 <
diyName
>
PUPDR
</displayName>

7450 <
desti
>
GPIO
 
pt
 
pu
-
up
/pu-
down


7451 </
desti
>

7452 <
addssOfft
>0xC</addressOffset>

7453 <
size
>0x20</size>

7454 <
acss
>
ad
-
wre
</access>

7455 <
tVue
>0x00000000</resetValue>

7456 <
flds
>

7457 <
fld
>

7458 <
me
>
PUPDR15
</name>

7459 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7460 0..15)</
desti
>

7461 <
bOfft
>30</bitOffset>

7462 <
bWidth
>2</bitWidth>

7463 </
fld
>

7464 <
fld
>

7465 <
me
>
PUPDR14
</name>

7466 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7467 0..15)</
desti
>

7468 <
bOfft
>28</bitOffset>

7469 <
bWidth
>2</bitWidth>

7470 </
fld
>

7471 <
fld
>

7472 <
me
>
PUPDR13
</name>

7473 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7474 0..15)</
desti
>

7475 <
bOfft
>26</bitOffset>

7476 <
bWidth
>2</bitWidth>

7477 </
fld
>

7478 <
fld
>

7479 <
me
>
PUPDR12
</name>

7480 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7481 0..15)</
desti
>

7482 <
bOfft
>24</bitOffset>

7483 <
bWidth
>2</bitWidth>

7484 </
fld
>

7485 <
fld
>

7486 <
me
>
PUPDR11
</name>

7487 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7488 0..15)</
desti
>

7489 <
bOfft
>22</bitOffset>

7490 <
bWidth
>2</bitWidth>

7491 </
fld
>

7492 <
fld
>

7493 <
me
>
PUPDR10
</name>

7494 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7495 0..15)</
desti
>

7496 <
bOfft
>20</bitOffset>

7497 <
bWidth
>2</bitWidth>

7498 </
fld
>

7499 <
fld
>

7500 <
me
>
PUPDR9
</name>

7501 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7502 0..15)</
desti
>

7503 <
bOfft
>18</bitOffset>

7504 <
bWidth
>2</bitWidth>

7505 </
fld
>

7506 <
fld
>

7507 <
me
>
PUPDR8
</name>

7508 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7509 0..15)</
desti
>

7510 <
bOfft
>16</bitOffset>

7511 <
bWidth
>2</bitWidth>

7512 </
fld
>

7513 <
fld
>

7514 <
me
>
PUPDR7
</name>

7515 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7516 0..15)</
desti
>

7517 <
bOfft
>14</bitOffset>

7518 <
bWidth
>2</bitWidth>

7519 </
fld
>

7520 <
fld
>

7521 <
me
>
PUPDR6
</name>

7522 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7523 0..15)</
desti
>

7524 <
bOfft
>12</bitOffset>

7525 <
bWidth
>2</bitWidth>

7526 </
fld
>

7527 <
fld
>

7528 <
me
>
PUPDR5
</name>

7529 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7530 0..15)</
desti
>

7531 <
bOfft
>10</bitOffset>

7532 <
bWidth
>2</bitWidth>

7533 </
fld
>

7534 <
fld
>

7535 <
me
>
PUPDR4
</name>

7536 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7537 0..15)</
desti
>

7538 <
bOfft
>8</bitOffset>

7539 <
bWidth
>2</bitWidth>

7540 </
fld
>

7541 <
fld
>

7542 <
me
>
PUPDR3
</name>

7543 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7544 0..15)</
desti
>

7545 <
bOfft
>6</bitOffset>

7546 <
bWidth
>2</bitWidth>

7547 </
fld
>

7548 <
fld
>

7549 <
me
>
PUPDR2
</name>

7550 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7551 0..15)</
desti
>

7552 <
bOfft
>4</bitOffset>

7553 <
bWidth
>2</bitWidth>

7554 </
fld
>

7555 <
fld
>

7556 <
me
>
PUPDR1
</name>

7557 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7558 0..15)</
desti
>

7559 <
bOfft
>2</bitOffset>

7560 <
bWidth
>2</bitWidth>

7561 </
fld
>

7562 <
fld
>

7563 <
me
>
PUPDR0
</name>

7564 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

7565 0..15)</
desti
>

7566 <
bOfft
>0</bitOffset>

7567 <
bWidth
>2</bitWidth>

7568 </
fld
>

7569 </
flds
>

7572 <
me
>
IDR
</name>

7573 <
diyName
>
IDR
</displayName>

7574 <
desti
>
GPIO
 
pt
 
put
 
da
 </description>

7575 <
addssOfft
>0x10</addressOffset>

7576 <
size
>0x20</size>

7577 <
acss
>
ad
-
ly
</access>

7578 <
tVue
>0x00000000</resetValue>

7579 <
flds
>

7580 <
fld
>

7581 <
me
>
IDR15
</name>

7582 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7583 0..15)</
desti
>

7584 <
bOfft
>15</bitOffset>

7585 <
bWidth
>1</bitWidth>

7586 </
fld
>

7587 <
fld
>

7588 <
me
>
IDR14
</name>

7589 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7590 0..15)</
desti
>

7591 <
bOfft
>14</bitOffset>

7592 <
bWidth
>1</bitWidth>

7593 </
fld
>

7594 <
fld
>

7595 <
me
>
IDR13
</name>

7596 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7597 0..15)</
desti
>

7598 <
bOfft
>13</bitOffset>

7599 <
bWidth
>1</bitWidth>

7600 </
fld
>

7601 <
fld
>

7602 <
me
>
IDR12
</name>

7603 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7604 0..15)</
desti
>

7605 <
bOfft
>12</bitOffset>

7606 <
bWidth
>1</bitWidth>

7607 </
fld
>

7608 <
fld
>

7609 <
me
>
IDR11
</name>

7610 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7611 0..15)</
desti
>

7612 <
bOfft
>11</bitOffset>

7613 <
bWidth
>1</bitWidth>

7614 </
fld
>

7615 <
fld
>

7616 <
me
>
IDR10
</name>

7617 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7618 0..15)</
desti
>

7619 <
bOfft
>10</bitOffset>

7620 <
bWidth
>1</bitWidth>

7621 </
fld
>

7622 <
fld
>

7623 <
me
>
IDR9
</name>

7624 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7625 0..15)</
desti
>

7626 <
bOfft
>9</bitOffset>

7627 <
bWidth
>1</bitWidth>

7628 </
fld
>

7629 <
fld
>

7630 <
me
>
IDR8
</name>

7631 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7632 0..15)</
desti
>

7633 <
bOfft
>8</bitOffset>

7634 <
bWidth
>1</bitWidth>

7635 </
fld
>

7636 <
fld
>

7637 <
me
>
IDR7
</name>

7638 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7639 0..15)</
desti
>

7640 <
bOfft
>7</bitOffset>

7641 <
bWidth
>1</bitWidth>

7642 </
fld
>

7643 <
fld
>

7644 <
me
>
IDR6
</name>

7645 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7646 0..15)</
desti
>

7647 <
bOfft
>6</bitOffset>

7648 <
bWidth
>1</bitWidth>

7649 </
fld
>

7650 <
fld
>

7651 <
me
>
IDR5
</name>

7652 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7653 0..15)</
desti
>

7654 <
bOfft
>5</bitOffset>

7655 <
bWidth
>1</bitWidth>

7656 </
fld
>

7657 <
fld
>

7658 <
me
>
IDR4
</name>

7659 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7660 0..15)</
desti
>

7661 <
bOfft
>4</bitOffset>

7662 <
bWidth
>1</bitWidth>

7663 </
fld
>

7664 <
fld
>

7665 <
me
>
IDR3
</name>

7666 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7667 0..15)</
desti
>

7668 <
bOfft
>3</bitOffset>

7669 <
bWidth
>1</bitWidth>

7670 </
fld
>

7671 <
fld
>

7672 <
me
>
IDR2
</name>

7673 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7674 0..15)</
desti
>

7675 <
bOfft
>2</bitOffset>

7676 <
bWidth
>1</bitWidth>

7677 </
fld
>

7678 <
fld
>

7679 <
me
>
IDR1
</name>

7680 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7681 0..15)</
desti
>

7682 <
bOfft
>1</bitOffset>

7683 <
bWidth
>1</bitWidth>

7684 </
fld
>

7685 <
fld
>

7686 <
me
>
IDR0
</name>

7687 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

7688 0..15)</
desti
>

7689 <
bOfft
>0</bitOffset>

7690 <
bWidth
>1</bitWidth>

7691 </
fld
>

7692 </
flds
>

7695 <
me
>
ODR
</name>

7696 <
diyName
>
ODR
</displayName>

7697 <
desti
>
GPIO
 
pt
 
ouut
 
da
 </description>

7698 <
addssOfft
>0x14</addressOffset>

7699 <
size
>0x20</size>

7700 <
acss
>
ad
-
wre
</access>

7701 <
tVue
>0x00000000</resetValue>

7702 <
flds
>

7703 <
fld
>

7704 <
me
>
ODR15
</name>

7705 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7706 0..15)</
desti
>

7707 <
bOfft
>15</bitOffset>

7708 <
bWidth
>1</bitWidth>

7709 </
fld
>

7710 <
fld
>

7711 <
me
>
ODR14
</name>

7712 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7713 0..15)</
desti
>

7714 <
bOfft
>14</bitOffset>

7715 <
bWidth
>1</bitWidth>

7716 </
fld
>

7717 <
fld
>

7718 <
me
>
ODR13
</name>

7719 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7720 0..15)</
desti
>

7721 <
bOfft
>13</bitOffset>

7722 <
bWidth
>1</bitWidth>

7723 </
fld
>

7724 <
fld
>

7725 <
me
>
ODR12
</name>

7726 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7727 0..15)</
desti
>

7728 <
bOfft
>12</bitOffset>

7729 <
bWidth
>1</bitWidth>

7730 </
fld
>

7731 <
fld
>

7732 <
me
>
ODR11
</name>

7733 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7734 0..15)</
desti
>

7735 <
bOfft
>11</bitOffset>

7736 <
bWidth
>1</bitWidth>

7737 </
fld
>

7738 <
fld
>

7739 <
me
>
ODR10
</name>

7740 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7741 0..15)</
desti
>

7742 <
bOfft
>10</bitOffset>

7743 <
bWidth
>1</bitWidth>

7744 </
fld
>

7745 <
fld
>

7746 <
me
>
ODR9
</name>

7747 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7748 0..15)</
desti
>

7749 <
bOfft
>9</bitOffset>

7750 <
bWidth
>1</bitWidth>

7751 </
fld
>

7752 <
fld
>

7753 <
me
>
ODR8
</name>

7754 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7755 0..15)</
desti
>

7756 <
bOfft
>8</bitOffset>

7757 <
bWidth
>1</bitWidth>

7758 </
fld
>

7759 <
fld
>

7760 <
me
>
ODR7
</name>

7761 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7762 0..15)</
desti
>

7763 <
bOfft
>7</bitOffset>

7764 <
bWidth
>1</bitWidth>

7765 </
fld
>

7766 <
fld
>

7767 <
me
>
ODR6
</name>

7768 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7769 0..15)</
desti
>

7770 <
bOfft
>6</bitOffset>

7771 <
bWidth
>1</bitWidth>

7772 </
fld
>

7773 <
fld
>

7774 <
me
>
ODR5
</name>

7775 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7776 0..15)</
desti
>

7777 <
bOfft
>5</bitOffset>

7778 <
bWidth
>1</bitWidth>

7779 </
fld
>

7780 <
fld
>

7781 <
me
>
ODR4
</name>

7782 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7783 0..15)</
desti
>

7784 <
bOfft
>4</bitOffset>

7785 <
bWidth
>1</bitWidth>

7786 </
fld
>

7787 <
fld
>

7788 <
me
>
ODR3
</name>

7789 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7790 0..15)</
desti
>

7791 <
bOfft
>3</bitOffset>

7792 <
bWidth
>1</bitWidth>

7793 </
fld
>

7794 <
fld
>

7795 <
me
>
ODR2
</name>

7796 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7797 0..15)</
desti
>

7798 <
bOfft
>2</bitOffset>

7799 <
bWidth
>1</bitWidth>

7800 </
fld
>

7801 <
fld
>

7802 <
me
>
ODR1
</name>

7803 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7804 0..15)</
desti
>

7805 <
bOfft
>1</bitOffset>

7806 <
bWidth
>1</bitWidth>

7807 </
fld
>

7808 <
fld
>

7809 <
me
>
ODR0
</name>

7810 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

7811 0..15)</
desti
>

7812 <
bOfft
>0</bitOffset>

7813 <
bWidth
>1</bitWidth>

7814 </
fld
>

7815 </
flds
>

7818 <
me
>
BSRR
</name>

7819 <
diyName
>
BSRR
</displayName>

7820 <
desti
>
GPIO
 
pt
 
b
 
t
/
t


7821 </
desti
>

7822 <
addssOfft
>0x18</addressOffset>

7823 <
size
>0x20</size>

7824 <
acss
>
wre
-
ly
</access>

7825 <
tVue
>0x00000000</resetValue>

7826 <
flds
>

7827 <
fld
>

7828 <
me
>
BR15
</name>

7829 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7830 0..15)</
desti
>

7831 <
bOfft
>31</bitOffset>

7832 <
bWidth
>1</bitWidth>

7833 </
fld
>

7834 <
fld
>

7835 <
me
>
BR14
</name>

7836 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7837 0..15)</
desti
>

7838 <
bOfft
>30</bitOffset>

7839 <
bWidth
>1</bitWidth>

7840 </
fld
>

7841 <
fld
>

7842 <
me
>
BR13
</name>

7843 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7844 0..15)</
desti
>

7845 <
bOfft
>29</bitOffset>

7846 <
bWidth
>1</bitWidth>

7847 </
fld
>

7848 <
fld
>

7849 <
me
>
BR12
</name>

7850 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7851 0..15)</
desti
>

7852 <
bOfft
>28</bitOffset>

7853 <
bWidth
>1</bitWidth>

7854 </
fld
>

7855 <
fld
>

7856 <
me
>
BR11
</name>

7857 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7858 0..15)</
desti
>

7859 <
bOfft
>27</bitOffset>

7860 <
bWidth
>1</bitWidth>

7861 </
fld
>

7862 <
fld
>

7863 <
me
>
BR10
</name>

7864 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7865 0..15)</
desti
>

7866 <
bOfft
>26</bitOffset>

7867 <
bWidth
>1</bitWidth>

7868 </
fld
>

7869 <
fld
>

7870 <
me
>
BR9
</name>

7871 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7872 0..15)</
desti
>

7873 <
bOfft
>25</bitOffset>

7874 <
bWidth
>1</bitWidth>

7875 </
fld
>

7876 <
fld
>

7877 <
me
>
BR8
</name>

7878 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7879 0..15)</
desti
>

7880 <
bOfft
>24</bitOffset>

7881 <
bWidth
>1</bitWidth>

7882 </
fld
>

7883 <
fld
>

7884 <
me
>
BR7
</name>

7885 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7886 0..15)</
desti
>

7887 <
bOfft
>23</bitOffset>

7888 <
bWidth
>1</bitWidth>

7889 </
fld
>

7890 <
fld
>

7891 <
me
>
BR6
</name>

7892 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7893 0..15)</
desti
>

7894 <
bOfft
>22</bitOffset>

7895 <
bWidth
>1</bitWidth>

7896 </
fld
>

7897 <
fld
>

7898 <
me
>
BR5
</name>

7899 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7900 0..15)</
desti
>

7901 <
bOfft
>21</bitOffset>

7902 <
bWidth
>1</bitWidth>

7903 </
fld
>

7904 <
fld
>

7905 <
me
>
BR4
</name>

7906 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7907 0..15)</
desti
>

7908 <
bOfft
>20</bitOffset>

7909 <
bWidth
>1</bitWidth>

7910 </
fld
>

7911 <
fld
>

7912 <
me
>
BR3
</name>

7913 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7914 0..15)</
desti
>

7915 <
bOfft
>19</bitOffset>

7916 <
bWidth
>1</bitWidth>

7917 </
fld
>

7918 <
fld
>

7919 <
me
>
BR2
</name>

7920 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7921 0..15)</
desti
>

7922 <
bOfft
>18</bitOffset>

7923 <
bWidth
>1</bitWidth>

7924 </
fld
>

7925 <
fld
>

7926 <
me
>
BR1
</name>

7927 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

7928 0..15)</
desti
>

7929 <
bOfft
>17</bitOffset>

7930 <
bWidth
>1</bitWidth>

7931 </
fld
>

7932 <
fld
>

7933 <
me
>
BR0
</name>

7934 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7935 0..15)</
desti
>

7936 <
bOfft
>16</bitOffset>

7937 <
bWidth
>1</bitWidth>

7938 </
fld
>

7939 <
fld
>

7940 <
me
>
BS15
</name>

7941 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7942 0..15)</
desti
>

7943 <
bOfft
>15</bitOffset>

7944 <
bWidth
>1</bitWidth>

7945 </
fld
>

7946 <
fld
>

7947 <
me
>
BS14
</name>

7948 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7949 0..15)</
desti
>

7950 <
bOfft
>14</bitOffset>

7951 <
bWidth
>1</bitWidth>

7952 </
fld
>

7953 <
fld
>

7954 <
me
>
BS13
</name>

7955 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7956 0..15)</
desti
>

7957 <
bOfft
>13</bitOffset>

7958 <
bWidth
>1</bitWidth>

7959 </
fld
>

7960 <
fld
>

7961 <
me
>
BS12
</name>

7962 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7963 0..15)</
desti
>

7964 <
bOfft
>12</bitOffset>

7965 <
bWidth
>1</bitWidth>

7966 </
fld
>

7967 <
fld
>

7968 <
me
>
BS11
</name>

7969 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7970 0..15)</
desti
>

7971 <
bOfft
>11</bitOffset>

7972 <
bWidth
>1</bitWidth>

7973 </
fld
>

7974 <
fld
>

7975 <
me
>
BS10
</name>

7976 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7977 0..15)</
desti
>

7978 <
bOfft
>10</bitOffset>

7979 <
bWidth
>1</bitWidth>

7980 </
fld
>

7981 <
fld
>

7982 <
me
>
BS9
</name>

7983 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7984 0..15)</
desti
>

7985 <
bOfft
>9</bitOffset>

7986 <
bWidth
>1</bitWidth>

7987 </
fld
>

7988 <
fld
>

7989 <
me
>
BS8
</name>

7990 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7991 0..15)</
desti
>

7992 <
bOfft
>8</bitOffset>

7993 <
bWidth
>1</bitWidth>

7994 </
fld
>

7995 <
fld
>

7996 <
me
>
BS7
</name>

7997 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

7998 0..15)</
desti
>

7999 <
bOfft
>7</bitOffset>

8000 <
bWidth
>1</bitWidth>

8001 </
fld
>

8002 <
fld
>

8003 <
me
>
BS6
</name>

8004 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

8005 0..15)</
desti
>

8006 <
bOfft
>6</bitOffset>

8007 <
bWidth
>1</bitWidth>

8008 </
fld
>

8009 <
fld
>

8010 <
me
>
BS5
</name>

8011 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

8012 0..15)</
desti
>

8013 <
bOfft
>5</bitOffset>

8014 <
bWidth
>1</bitWidth>

8015 </
fld
>

8016 <
fld
>

8017 <
me
>
BS4
</name>

8018 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

8019 0..15)</
desti
>

8020 <
bOfft
>4</bitOffset>

8021 <
bWidth
>1</bitWidth>

8022 </
fld
>

8023 <
fld
>

8024 <
me
>
BS3
</name>

8025 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

8026 0..15)</
desti
>

8027 <
bOfft
>3</bitOffset>

8028 <
bWidth
>1</bitWidth>

8029 </
fld
>

8030 <
fld
>

8031 <
me
>
BS2
</name>

8032 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

8033 0..15)</
desti
>

8034 <
bOfft
>2</bitOffset>

8035 <
bWidth
>1</bitWidth>

8036 </
fld
>

8037 <
fld
>

8038 <
me
>
BS1
</name>

8039 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

8040 0..15)</
desti
>

8041 <
bOfft
>1</bitOffset>

8042 <
bWidth
>1</bitWidth>

8043 </
fld
>

8044 <
fld
>

8045 <
me
>
BS0
</name>

8046 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

8047 0..15)</
desti
>

8048 <
bOfft
>0</bitOffset>

8049 <
bWidth
>1</bitWidth>

8050 </
fld
>

8051 </
flds
>

8054 <
me
>
LCKR
</name>

8055 <
diyName
>
LCKR
</displayName>

8056 <
desti
>
GPIO
 
pt
 
cfiguti
 
lock


8057 </
desti
>

8058 <
addssOfft
>0x1C</addressOffset>

8059 <
size
>0x20</size>

8060 <
acss
>
ad
-
wre
</access>

8061 <
tVue
>0x00000000</resetValue>

8062 <
flds
>

8063 <
fld
>

8064 <
me
>
LCKK
</name>

8065 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8066 0..15)</
desti
>

8067 <
bOfft
>16</bitOffset>

8068 <
bWidth
>1</bitWidth>

8069 </
fld
>

8070 <
fld
>

8071 <
me
>
LCK15
</name>

8072 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8073 0..15)</
desti
>

8074 <
bOfft
>15</bitOffset>

8075 <
bWidth
>1</bitWidth>

8076 </
fld
>

8077 <
fld
>

8078 <
me
>
LCK14
</name>

8079 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8080 0..15)</
desti
>

8081 <
bOfft
>14</bitOffset>

8082 <
bWidth
>1</bitWidth>

8083 </
fld
>

8084 <
fld
>

8085 <
me
>
LCK13
</name>

8086 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8087 0..15)</
desti
>

8088 <
bOfft
>13</bitOffset>

8089 <
bWidth
>1</bitWidth>

8090 </
fld
>

8091 <
fld
>

8092 <
me
>
LCK12
</name>

8093 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8094 0..15)</
desti
>

8095 <
bOfft
>12</bitOffset>

8096 <
bWidth
>1</bitWidth>

8097 </
fld
>

8098 <
fld
>

8099 <
me
>
LCK11
</name>

8100 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8101 0..15)</
desti
>

8102 <
bOfft
>11</bitOffset>

8103 <
bWidth
>1</bitWidth>

8104 </
fld
>

8105 <
fld
>

8106 <
me
>
LCK10
</name>

8107 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8108 0..15)</
desti
>

8109 <
bOfft
>10</bitOffset>

8110 <
bWidth
>1</bitWidth>

8111 </
fld
>

8112 <
fld
>

8113 <
me
>
LCK9
</name>

8114 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8115 0..15)</
desti
>

8116 <
bOfft
>9</bitOffset>

8117 <
bWidth
>1</bitWidth>

8118 </
fld
>

8119 <
fld
>

8120 <
me
>
LCK8
</name>

8121 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8122 0..15)</
desti
>

8123 <
bOfft
>8</bitOffset>

8124 <
bWidth
>1</bitWidth>

8125 </
fld
>

8126 <
fld
>

8127 <
me
>
LCK7
</name>

8128 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8129 0..15)</
desti
>

8130 <
bOfft
>7</bitOffset>

8131 <
bWidth
>1</bitWidth>

8132 </
fld
>

8133 <
fld
>

8134 <
me
>
LCK6
</name>

8135 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8136 0..15)</
desti
>

8137 <
bOfft
>6</bitOffset>

8138 <
bWidth
>1</bitWidth>

8139 </
fld
>

8140 <
fld
>

8141 <
me
>
LCK5
</name>

8142 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8143 0..15)</
desti
>

8144 <
bOfft
>5</bitOffset>

8145 <
bWidth
>1</bitWidth>

8146 </
fld
>

8147 <
fld
>

8148 <
me
>
LCK4
</name>

8149 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8150 0..15)</
desti
>

8151 <
bOfft
>4</bitOffset>

8152 <
bWidth
>1</bitWidth>

8153 </
fld
>

8154 <
fld
>

8155 <
me
>
LCK3
</name>

8156 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8157 0..15)</
desti
>

8158 <
bOfft
>3</bitOffset>

8159 <
bWidth
>1</bitWidth>

8160 </
fld
>

8161 <
fld
>

8162 <
me
>
LCK2
</name>

8163 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8164 0..15)</
desti
>

8165 <
bOfft
>2</bitOffset>

8166 <
bWidth
>1</bitWidth>

8167 </
fld
>

8168 <
fld
>

8169 <
me
>
LCK1
</name>

8170 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8171 0..15)</
desti
>

8172 <
bOfft
>1</bitOffset>

8173 <
bWidth
>1</bitWidth>

8174 </
fld
>

8175 <
fld
>

8176 <
me
>
LCK0
</name>

8177 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

8178 0..15)</
desti
>

8179 <
bOfft
>0</bitOffset>

8180 <
bWidth
>1</bitWidth>

8181 </
fld
>

8182 </
flds
>

8185 <
me
>
AFRL
</name>

8186 <
diyName
>
AFRL
</displayName>

8187 <
desti
>
GPIO
 
e
 
funi
 
low


8188 </
desti
>

8189 <
addssOfft
>0x20</addressOffset>

8190 <
size
>0x20</size>

8191 <
acss
>
ad
-
wre
</access>

8192 <
tVue
>0x00000000</resetValue>

8193 <
flds
>

8194 <
fld
>

8195 <
me
>
AFRL7
</name>

8196 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8197 
b
 
	`y
 (
y
 = 0..7)</
desti
>

8198 <
bOfft
>28</bitOffset>

8199 <
bWidth
>4</bitWidth>

8200 </
fld
>

8201 <
fld
>

8202 <
me
>
AFRL6
</name>

8203 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8204 
b
 
	`y
 (
y
 = 0..7)</
desti
>

8205 <
bOfft
>24</bitOffset>

8206 <
bWidth
>4</bitWidth>

8207 </
fld
>

8208 <
fld
>

8209 <
me
>
AFRL5
</name>

8210 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8211 
b
 
	`y
 (
y
 = 0..7)</
desti
>

8212 <
bOfft
>20</bitOffset>

8213 <
bWidth
>4</bitWidth>

8214 </
fld
>

8215 <
fld
>

8216 <
me
>
AFRL4
</name>

8217 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8218 
b
 
	`y
 (
y
 = 0..7)</
desti
>

8219 <
bOfft
>16</bitOffset>

8220 <
bWidth
>4</bitWidth>

8221 </
fld
>

8222 <
fld
>

8223 <
me
>
AFRL3
</name>

8224 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8225 
b
 
	`y
 (
y
 = 0..7)</
desti
>

8226 <
bOfft
>12</bitOffset>

8227 <
bWidth
>4</bitWidth>

8228 </
fld
>

8229 <
fld
>

8230 <
me
>
AFRL2
</name>

8231 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8232 
b
 
	`y
 (
y
 = 0..7)</
desti
>

8233 <
bOfft
>8</bitOffset>

8234 <
bWidth
>4</bitWidth>

8235 </
fld
>

8236 <
fld
>

8237 <
me
>
AFRL1
</name>

8238 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8239 
b
 
	`y
 (
y
 = 0..7)</
desti
>

8240 <
bOfft
>4</bitOffset>

8241 <
bWidth
>4</bitWidth>

8242 </
fld
>

8243 <
fld
>

8244 <
me
>
AFRL0
</name>

8245 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8246 
b
 
	`y
 (
y
 = 0..7)</
desti
>

8247 <
bOfft
>0</bitOffset>

8248 <
bWidth
>4</bitWidth>

8249 </
fld
>

8250 </
flds
>

8253 <
me
>
AFRH
</name>

8254 <
diyName
>
AFRH
</displayName>

8255 <
desti
>
GPIO
 
e
 
funi
 
high


8256 </
desti
>

8257 <
addssOfft
>0x24</addressOffset>

8258 <
size
>0x20</size>

8259 <
acss
>
ad
-
wre
</access>

8260 <
tVue
>0x00000000</resetValue>

8261 <
flds
>

8262 <
fld
>

8263 <
me
>
AFRH15
</name>

8264 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8265 
b
 
	`y
 (
y
 = 8..15)</
desti
>

8266 <
bOfft
>28</bitOffset>

8267 <
bWidth
>4</bitWidth>

8268 </
fld
>

8269 <
fld
>

8270 <
me
>
AFRH14
</name>

8271 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8272 
b
 
	`y
 (
y
 = 8..15)</
desti
>

8273 <
bOfft
>24</bitOffset>

8274 <
bWidth
>4</bitWidth>

8275 </
fld
>

8276 <
fld
>

8277 <
me
>
AFRH13
</name>

8278 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8279 
b
 
	`y
 (
y
 = 8..15)</
desti
>

8280 <
bOfft
>20</bitOffset>

8281 <
bWidth
>4</bitWidth>

8282 </
fld
>

8283 <
fld
>

8284 <
me
>
AFRH12
</name>

8285 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8286 
b
 
	`y
 (
y
 = 8..15)</
desti
>

8287 <
bOfft
>16</bitOffset>

8288 <
bWidth
>4</bitWidth>

8289 </
fld
>

8290 <
fld
>

8291 <
me
>
AFRH11
</name>

8292 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8293 
b
 
	`y
 (
y
 = 8..15)</
desti
>

8294 <
bOfft
>12</bitOffset>

8295 <
bWidth
>4</bitWidth>

8296 </
fld
>

8297 <
fld
>

8298 <
me
>
AFRH10
</name>

8299 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8300 
b
 
	`y
 (
y
 = 8..15)</
desti
>

8301 <
bOfft
>8</bitOffset>

8302 <
bWidth
>4</bitWidth>

8303 </
fld
>

8304 <
fld
>

8305 <
me
>
AFRH9
</name>

8306 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8307 
b
 
	`y
 (
y
 = 8..15)</
desti
>

8308 <
bOfft
>4</bitOffset>

8309 <
bWidth
>4</bitWidth>

8310 </
fld
>

8311 <
fld
>

8312 <
me
>
AFRH8
</name>

8313 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


8314 
b
 
	`y
 (
y
 = 8..15)</
desti
>

8315 <
bOfft
>0</bitOffset>

8316 <
bWidth
>4</bitWidth>

8317 </
fld
>

8318 </
flds
>

8320 </
gis
>

8321 </
rh
>

8322 <
rh
 
divedFrom
="GPIOI">

8323 <
me
>
GPIOH
</name>

8324 <
baAddss
>0x40021C00</baseAddress>

8325 </
rh
>

8326 <
rh
 
divedFrom
="GPIOI">

8327 <
me
>
GPIOG
</name>

8328 <
baAddss
>0x40021800</baseAddress>

8329 </
rh
>

8330 <
rh
 
divedFrom
="GPIOI">

8331 <
me
>
GPIOF
</name>

8332 <
baAddss
>0x40021400</baseAddress>

8333 </
rh
>

8334 <
rh
 
divedFrom
="GPIOI">

8335 <
me
>
GPIOE
</name>

8336 <
baAddss
>0x40021000</baseAddress>

8337 </
rh
>

8338 <
rh
 
divedFrom
="GPIOI">

8339 <
me
>
GPIOD
</name>

8340 <
baAddss
>0X40020C00</baseAddress>

8341 </
rh
>

8342 <
rh
 
divedFrom
="GPIOI">

8343 <
me
>
GPIOC
</name>

8344 <
baAddss
>0x40020800</baseAddress>

8345 </
rh
>

8346 <
rh
>

8347 <
me
>
GPIOB
</name>

8348 <
desti
>
G
-
puo
 
I
/
Os
</description>

8349 <
groupName
>
GPIO
</groupName>

8350 <
baAddss
>0x40020400</baseAddress>

8351 <
addssBlock
>

8352 <
offt
>0x0</offset>

8353 <
size
>0x400</size>

8354 <
uge
>
gis
</usage>

8355 </
addssBlock
>

8356 <
gis
>

8358 <
me
>
MODER
</name>

8359 <
diyName
>
MODER
</displayName>

8360 <
desti
>
GPIO
 
pt
 
mode
 </description>

8361 <
addssOfft
>0x0</addressOffset>

8362 <
size
>0x20</size>

8363 <
acss
>
ad
-
wre
</access>

8364 <
tVue
>0x00000280</resetValue>

8365 <
flds
>

8366 <
fld
>

8367 <
me
>
MODER15
</name>

8368 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8369 0..15)</
desti
>

8370 <
bOfft
>30</bitOffset>

8371 <
bWidth
>2</bitWidth>

8372 </
fld
>

8373 <
fld
>

8374 <
me
>
MODER14
</name>

8375 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8376 0..15)</
desti
>

8377 <
bOfft
>28</bitOffset>

8378 <
bWidth
>2</bitWidth>

8379 </
fld
>

8380 <
fld
>

8381 <
me
>
MODER13
</name>

8382 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8383 0..15)</
desti
>

8384 <
bOfft
>26</bitOffset>

8385 <
bWidth
>2</bitWidth>

8386 </
fld
>

8387 <
fld
>

8388 <
me
>
MODER12
</name>

8389 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8390 0..15)</
desti
>

8391 <
bOfft
>24</bitOffset>

8392 <
bWidth
>2</bitWidth>

8393 </
fld
>

8394 <
fld
>

8395 <
me
>
MODER11
</name>

8396 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8397 0..15)</
desti
>

8398 <
bOfft
>22</bitOffset>

8399 <
bWidth
>2</bitWidth>

8400 </
fld
>

8401 <
fld
>

8402 <
me
>
MODER10
</name>

8403 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8404 0..15)</
desti
>

8405 <
bOfft
>20</bitOffset>

8406 <
bWidth
>2</bitWidth>

8407 </
fld
>

8408 <
fld
>

8409 <
me
>
MODER9
</name>

8410 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8411 0..15)</
desti
>

8412 <
bOfft
>18</bitOffset>

8413 <
bWidth
>2</bitWidth>

8414 </
fld
>

8415 <
fld
>

8416 <
me
>
MODER8
</name>

8417 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8418 0..15)</
desti
>

8419 <
bOfft
>16</bitOffset>

8420 <
bWidth
>2</bitWidth>

8421 </
fld
>

8422 <
fld
>

8423 <
me
>
MODER7
</name>

8424 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8425 0..15)</
desti
>

8426 <
bOfft
>14</bitOffset>

8427 <
bWidth
>2</bitWidth>

8428 </
fld
>

8429 <
fld
>

8430 <
me
>
MODER6
</name>

8431 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8432 0..15)</
desti
>

8433 <
bOfft
>12</bitOffset>

8434 <
bWidth
>2</bitWidth>

8435 </
fld
>

8436 <
fld
>

8437 <
me
>
MODER5
</name>

8438 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8439 0..15)</
desti
>

8440 <
bOfft
>10</bitOffset>

8441 <
bWidth
>2</bitWidth>

8442 </
fld
>

8443 <
fld
>

8444 <
me
>
MODER4
</name>

8445 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8446 0..15)</
desti
>

8447 <
bOfft
>8</bitOffset>

8448 <
bWidth
>2</bitWidth>

8449 </
fld
>

8450 <
fld
>

8451 <
me
>
MODER3
</name>

8452 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8453 0..15)</
desti
>

8454 <
bOfft
>6</bitOffset>

8455 <
bWidth
>2</bitWidth>

8456 </
fld
>

8457 <
fld
>

8458 <
me
>
MODER2
</name>

8459 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8460 0..15)</
desti
>

8461 <
bOfft
>4</bitOffset>

8462 <
bWidth
>2</bitWidth>

8463 </
fld
>

8464 <
fld
>

8465 <
me
>
MODER1
</name>

8466 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8467 0..15)</
desti
>

8468 <
bOfft
>2</bitOffset>

8469 <
bWidth
>2</bitWidth>

8470 </
fld
>

8471 <
fld
>

8472 <
me
>
MODER0
</name>

8473 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8474 0..15)</
desti
>

8475 <
bOfft
>0</bitOffset>

8476 <
bWidth
>2</bitWidth>

8477 </
fld
>

8478 </
flds
>

8481 <
me
>
OTYPER
</name>

8482 <
diyName
>
OTYPER
</displayName>

8483 <
desti
>
GPIO
 
pt
 
ouut
 
ty
 </description>

8484 <
addssOfft
>0x4</addressOffset>

8485 <
size
>0x20</size>

8486 <
acss
>
ad
-
wre
</access>

8487 <
tVue
>0x00000000</resetValue>

8488 <
flds
>

8489 <
fld
>

8490 <
me
>
OT15
</name>

8491 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8492 0..15)</
desti
>

8493 <
bOfft
>15</bitOffset>

8494 <
bWidth
>1</bitWidth>

8495 </
fld
>

8496 <
fld
>

8497 <
me
>
OT14
</name>

8498 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8499 0..15)</
desti
>

8500 <
bOfft
>14</bitOffset>

8501 <
bWidth
>1</bitWidth>

8502 </
fld
>

8503 <
fld
>

8504 <
me
>
OT13
</name>

8505 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8506 0..15)</
desti
>

8507 <
bOfft
>13</bitOffset>

8508 <
bWidth
>1</bitWidth>

8509 </
fld
>

8510 <
fld
>

8511 <
me
>
OT12
</name>

8512 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8513 0..15)</
desti
>

8514 <
bOfft
>12</bitOffset>

8515 <
bWidth
>1</bitWidth>

8516 </
fld
>

8517 <
fld
>

8518 <
me
>
OT11
</name>

8519 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8520 0..15)</
desti
>

8521 <
bOfft
>11</bitOffset>

8522 <
bWidth
>1</bitWidth>

8523 </
fld
>

8524 <
fld
>

8525 <
me
>
OT10
</name>

8526 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8527 0..15)</
desti
>

8528 <
bOfft
>10</bitOffset>

8529 <
bWidth
>1</bitWidth>

8530 </
fld
>

8531 <
fld
>

8532 <
me
>
OT9
</name>

8533 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8534 0..15)</
desti
>

8535 <
bOfft
>9</bitOffset>

8536 <
bWidth
>1</bitWidth>

8537 </
fld
>

8538 <
fld
>

8539 <
me
>
OT8
</name>

8540 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8541 0..15)</
desti
>

8542 <
bOfft
>8</bitOffset>

8543 <
bWidth
>1</bitWidth>

8544 </
fld
>

8545 <
fld
>

8546 <
me
>
OT7
</name>

8547 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8548 0..15)</
desti
>

8549 <
bOfft
>7</bitOffset>

8550 <
bWidth
>1</bitWidth>

8551 </
fld
>

8552 <
fld
>

8553 <
me
>
OT6
</name>

8554 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8555 0..15)</
desti
>

8556 <
bOfft
>6</bitOffset>

8557 <
bWidth
>1</bitWidth>

8558 </
fld
>

8559 <
fld
>

8560 <
me
>
OT5
</name>

8561 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8562 0..15)</
desti
>

8563 <
bOfft
>5</bitOffset>

8564 <
bWidth
>1</bitWidth>

8565 </
fld
>

8566 <
fld
>

8567 <
me
>
OT4
</name>

8568 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8569 0..15)</
desti
>

8570 <
bOfft
>4</bitOffset>

8571 <
bWidth
>1</bitWidth>

8572 </
fld
>

8573 <
fld
>

8574 <
me
>
OT3
</name>

8575 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8576 0..15)</
desti
>

8577 <
bOfft
>3</bitOffset>

8578 <
bWidth
>1</bitWidth>

8579 </
fld
>

8580 <
fld
>

8581 <
me
>
OT2
</name>

8582 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8583 0..15)</
desti
>

8584 <
bOfft
>2</bitOffset>

8585 <
bWidth
>1</bitWidth>

8586 </
fld
>

8587 <
fld
>

8588 <
me
>
OT1
</name>

8589 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8590 0..15)</
desti
>

8591 <
bOfft
>1</bitOffset>

8592 <
bWidth
>1</bitWidth>

8593 </
fld
>

8594 <
fld
>

8595 <
me
>
OT0
</name>

8596 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8597 0..15)</
desti
>

8598 <
bOfft
>0</bitOffset>

8599 <
bWidth
>1</bitWidth>

8600 </
fld
>

8601 </
flds
>

8604 <
me
>
OSPEEDR
</name>

8605 <
diyName
>
OSPEEDR
</displayName>

8606 <
desti
>
GPIO
 
pt
 
ouut
 
d


8607 </
desti
>

8608 <
addssOfft
>0x8</addressOffset>

8609 <
size
>0x20</size>

8610 <
acss
>
ad
-
wre
</access>

8611 <
tVue
>0x000000C0</resetValue>

8612 <
flds
>

8613 <
fld
>

8614 <
me
>
OSPEEDR15
</name>

8615 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8616 0..15)</
desti
>

8617 <
bOfft
>30</bitOffset>

8618 <
bWidth
>2</bitWidth>

8619 </
fld
>

8620 <
fld
>

8621 <
me
>
OSPEEDR14
</name>

8622 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8623 0..15)</
desti
>

8624 <
bOfft
>28</bitOffset>

8625 <
bWidth
>2</bitWidth>

8626 </
fld
>

8627 <
fld
>

8628 <
me
>
OSPEEDR13
</name>

8629 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8630 0..15)</
desti
>

8631 <
bOfft
>26</bitOffset>

8632 <
bWidth
>2</bitWidth>

8633 </
fld
>

8634 <
fld
>

8635 <
me
>
OSPEEDR12
</name>

8636 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8637 0..15)</
desti
>

8638 <
bOfft
>24</bitOffset>

8639 <
bWidth
>2</bitWidth>

8640 </
fld
>

8641 <
fld
>

8642 <
me
>
OSPEEDR11
</name>

8643 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8644 0..15)</
desti
>

8645 <
bOfft
>22</bitOffset>

8646 <
bWidth
>2</bitWidth>

8647 </
fld
>

8648 <
fld
>

8649 <
me
>
OSPEEDR10
</name>

8650 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8651 0..15)</
desti
>

8652 <
bOfft
>20</bitOffset>

8653 <
bWidth
>2</bitWidth>

8654 </
fld
>

8655 <
fld
>

8656 <
me
>
OSPEEDR9
</name>

8657 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8658 0..15)</
desti
>

8659 <
bOfft
>18</bitOffset>

8660 <
bWidth
>2</bitWidth>

8661 </
fld
>

8662 <
fld
>

8663 <
me
>
OSPEEDR8
</name>

8664 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8665 0..15)</
desti
>

8666 <
bOfft
>16</bitOffset>

8667 <
bWidth
>2</bitWidth>

8668 </
fld
>

8669 <
fld
>

8670 <
me
>
OSPEEDR7
</name>

8671 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8672 0..15)</
desti
>

8673 <
bOfft
>14</bitOffset>

8674 <
bWidth
>2</bitWidth>

8675 </
fld
>

8676 <
fld
>

8677 <
me
>
OSPEEDR6
</name>

8678 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8679 0..15)</
desti
>

8680 <
bOfft
>12</bitOffset>

8681 <
bWidth
>2</bitWidth>

8682 </
fld
>

8683 <
fld
>

8684 <
me
>
OSPEEDR5
</name>

8685 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8686 0..15)</
desti
>

8687 <
bOfft
>10</bitOffset>

8688 <
bWidth
>2</bitWidth>

8689 </
fld
>

8690 <
fld
>

8691 <
me
>
OSPEEDR4
</name>

8692 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8693 0..15)</
desti
>

8694 <
bOfft
>8</bitOffset>

8695 <
bWidth
>2</bitWidth>

8696 </
fld
>

8697 <
fld
>

8698 <
me
>
OSPEEDR3
</name>

8699 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8700 0..15)</
desti
>

8701 <
bOfft
>6</bitOffset>

8702 <
bWidth
>2</bitWidth>

8703 </
fld
>

8704 <
fld
>

8705 <
me
>
OSPEEDR2
</name>

8706 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8707 0..15)</
desti
>

8708 <
bOfft
>4</bitOffset>

8709 <
bWidth
>2</bitWidth>

8710 </
fld
>

8711 <
fld
>

8712 <
me
>
OSPEEDR1
</name>

8713 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8714 0..15)</
desti
>

8715 <
bOfft
>2</bitOffset>

8716 <
bWidth
>2</bitWidth>

8717 </
fld
>

8718 <
fld
>

8719 <
me
>
OSPEEDR0
</name>

8720 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8721 0..15)</
desti
>

8722 <
bOfft
>0</bitOffset>

8723 <
bWidth
>2</bitWidth>

8724 </
fld
>

8725 </
flds
>

8728 <
me
>
PUPDR
</name>

8729 <
diyName
>
PUPDR
</displayName>

8730 <
desti
>
GPIO
 
pt
 
pu
-
up
/pu-
down


8731 </
desti
>

8732 <
addssOfft
>0xC</addressOffset>

8733 <
size
>0x20</size>

8734 <
acss
>
ad
-
wre
</access>

8735 <
tVue
>0x00000100</resetValue>

8736 <
flds
>

8737 <
fld
>

8738 <
me
>
PUPDR15
</name>

8739 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8740 0..15)</
desti
>

8741 <
bOfft
>30</bitOffset>

8742 <
bWidth
>2</bitWidth>

8743 </
fld
>

8744 <
fld
>

8745 <
me
>
PUPDR14
</name>

8746 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8747 0..15)</
desti
>

8748 <
bOfft
>28</bitOffset>

8749 <
bWidth
>2</bitWidth>

8750 </
fld
>

8751 <
fld
>

8752 <
me
>
PUPDR13
</name>

8753 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8754 0..15)</
desti
>

8755 <
bOfft
>26</bitOffset>

8756 <
bWidth
>2</bitWidth>

8757 </
fld
>

8758 <
fld
>

8759 <
me
>
PUPDR12
</name>

8760 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8761 0..15)</
desti
>

8762 <
bOfft
>24</bitOffset>

8763 <
bWidth
>2</bitWidth>

8764 </
fld
>

8765 <
fld
>

8766 <
me
>
PUPDR11
</name>

8767 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8768 0..15)</
desti
>

8769 <
bOfft
>22</bitOffset>

8770 <
bWidth
>2</bitWidth>

8771 </
fld
>

8772 <
fld
>

8773 <
me
>
PUPDR10
</name>

8774 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8775 0..15)</
desti
>

8776 <
bOfft
>20</bitOffset>

8777 <
bWidth
>2</bitWidth>

8778 </
fld
>

8779 <
fld
>

8780 <
me
>
PUPDR9
</name>

8781 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8782 0..15)</
desti
>

8783 <
bOfft
>18</bitOffset>

8784 <
bWidth
>2</bitWidth>

8785 </
fld
>

8786 <
fld
>

8787 <
me
>
PUPDR8
</name>

8788 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8789 0..15)</
desti
>

8790 <
bOfft
>16</bitOffset>

8791 <
bWidth
>2</bitWidth>

8792 </
fld
>

8793 <
fld
>

8794 <
me
>
PUPDR7
</name>

8795 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8796 0..15)</
desti
>

8797 <
bOfft
>14</bitOffset>

8798 <
bWidth
>2</bitWidth>

8799 </
fld
>

8800 <
fld
>

8801 <
me
>
PUPDR6
</name>

8802 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8803 0..15)</
desti
>

8804 <
bOfft
>12</bitOffset>

8805 <
bWidth
>2</bitWidth>

8806 </
fld
>

8807 <
fld
>

8808 <
me
>
PUPDR5
</name>

8809 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8810 0..15)</
desti
>

8811 <
bOfft
>10</bitOffset>

8812 <
bWidth
>2</bitWidth>

8813 </
fld
>

8814 <
fld
>

8815 <
me
>
PUPDR4
</name>

8816 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8817 0..15)</
desti
>

8818 <
bOfft
>8</bitOffset>

8819 <
bWidth
>2</bitWidth>

8820 </
fld
>

8821 <
fld
>

8822 <
me
>
PUPDR3
</name>

8823 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8824 0..15)</
desti
>

8825 <
bOfft
>6</bitOffset>

8826 <
bWidth
>2</bitWidth>

8827 </
fld
>

8828 <
fld
>

8829 <
me
>
PUPDR2
</name>

8830 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8831 0..15)</
desti
>

8832 <
bOfft
>4</bitOffset>

8833 <
bWidth
>2</bitWidth>

8834 </
fld
>

8835 <
fld
>

8836 <
me
>
PUPDR1
</name>

8837 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8838 0..15)</
desti
>

8839 <
bOfft
>2</bitOffset>

8840 <
bWidth
>2</bitWidth>

8841 </
fld
>

8842 <
fld
>

8843 <
me
>
PUPDR0
</name>

8844 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

8845 0..15)</
desti
>

8846 <
bOfft
>0</bitOffset>

8847 <
bWidth
>2</bitWidth>

8848 </
fld
>

8849 </
flds
>

8852 <
me
>
IDR
</name>

8853 <
diyName
>
IDR
</displayName>

8854 <
desti
>
GPIO
 
pt
 
put
 
da
 </description>

8855 <
addssOfft
>0x10</addressOffset>

8856 <
size
>0x20</size>

8857 <
acss
>
ad
-
ly
</access>

8858 <
tVue
>0x00000000</resetValue>

8859 <
flds
>

8860 <
fld
>

8861 <
me
>
IDR15
</name>

8862 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8863 0..15)</
desti
>

8864 <
bOfft
>15</bitOffset>

8865 <
bWidth
>1</bitWidth>

8866 </
fld
>

8867 <
fld
>

8868 <
me
>
IDR14
</name>

8869 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8870 0..15)</
desti
>

8871 <
bOfft
>14</bitOffset>

8872 <
bWidth
>1</bitWidth>

8873 </
fld
>

8874 <
fld
>

8875 <
me
>
IDR13
</name>

8876 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8877 0..15)</
desti
>

8878 <
bOfft
>13</bitOffset>

8879 <
bWidth
>1</bitWidth>

8880 </
fld
>

8881 <
fld
>

8882 <
me
>
IDR12
</name>

8883 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8884 0..15)</
desti
>

8885 <
bOfft
>12</bitOffset>

8886 <
bWidth
>1</bitWidth>

8887 </
fld
>

8888 <
fld
>

8889 <
me
>
IDR11
</name>

8890 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8891 0..15)</
desti
>

8892 <
bOfft
>11</bitOffset>

8893 <
bWidth
>1</bitWidth>

8894 </
fld
>

8895 <
fld
>

8896 <
me
>
IDR10
</name>

8897 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8898 0..15)</
desti
>

8899 <
bOfft
>10</bitOffset>

8900 <
bWidth
>1</bitWidth>

8901 </
fld
>

8902 <
fld
>

8903 <
me
>
IDR9
</name>

8904 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8905 0..15)</
desti
>

8906 <
bOfft
>9</bitOffset>

8907 <
bWidth
>1</bitWidth>

8908 </
fld
>

8909 <
fld
>

8910 <
me
>
IDR8
</name>

8911 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8912 0..15)</
desti
>

8913 <
bOfft
>8</bitOffset>

8914 <
bWidth
>1</bitWidth>

8915 </
fld
>

8916 <
fld
>

8917 <
me
>
IDR7
</name>

8918 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8919 0..15)</
desti
>

8920 <
bOfft
>7</bitOffset>

8921 <
bWidth
>1</bitWidth>

8922 </
fld
>

8923 <
fld
>

8924 <
me
>
IDR6
</name>

8925 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8926 0..15)</
desti
>

8927 <
bOfft
>6</bitOffset>

8928 <
bWidth
>1</bitWidth>

8929 </
fld
>

8930 <
fld
>

8931 <
me
>
IDR5
</name>

8932 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8933 0..15)</
desti
>

8934 <
bOfft
>5</bitOffset>

8935 <
bWidth
>1</bitWidth>

8936 </
fld
>

8937 <
fld
>

8938 <
me
>
IDR4
</name>

8939 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8940 0..15)</
desti
>

8941 <
bOfft
>4</bitOffset>

8942 <
bWidth
>1</bitWidth>

8943 </
fld
>

8944 <
fld
>

8945 <
me
>
IDR3
</name>

8946 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8947 0..15)</
desti
>

8948 <
bOfft
>3</bitOffset>

8949 <
bWidth
>1</bitWidth>

8950 </
fld
>

8951 <
fld
>

8952 <
me
>
IDR2
</name>

8953 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8954 0..15)</
desti
>

8955 <
bOfft
>2</bitOffset>

8956 <
bWidth
>1</bitWidth>

8957 </
fld
>

8958 <
fld
>

8959 <
me
>
IDR1
</name>

8960 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8961 0..15)</
desti
>

8962 <
bOfft
>1</bitOffset>

8963 <
bWidth
>1</bitWidth>

8964 </
fld
>

8965 <
fld
>

8966 <
me
>
IDR0
</name>

8967 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

8968 0..15)</
desti
>

8969 <
bOfft
>0</bitOffset>

8970 <
bWidth
>1</bitWidth>

8971 </
fld
>

8972 </
flds
>

8975 <
me
>
ODR
</name>

8976 <
diyName
>
ODR
</displayName>

8977 <
desti
>
GPIO
 
pt
 
ouut
 
da
 </description>

8978 <
addssOfft
>0x14</addressOffset>

8979 <
size
>0x20</size>

8980 <
acss
>
ad
-
wre
</access>

8981 <
tVue
>0x00000000</resetValue>

8982 <
flds
>

8983 <
fld
>

8984 <
me
>
ODR15
</name>

8985 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

8986 0..15)</
desti
>

8987 <
bOfft
>15</bitOffset>

8988 <
bWidth
>1</bitWidth>

8989 </
fld
>

8990 <
fld
>

8991 <
me
>
ODR14
</name>

8992 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

8993 0..15)</
desti
>

8994 <
bOfft
>14</bitOffset>

8995 <
bWidth
>1</bitWidth>

8996 </
fld
>

8997 <
fld
>

8998 <
me
>
ODR13
</name>

8999 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9000 0..15)</
desti
>

9001 <
bOfft
>13</bitOffset>

9002 <
bWidth
>1</bitWidth>

9003 </
fld
>

9004 <
fld
>

9005 <
me
>
ODR12
</name>

9006 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9007 0..15)</
desti
>

9008 <
bOfft
>12</bitOffset>

9009 <
bWidth
>1</bitWidth>

9010 </
fld
>

9011 <
fld
>

9012 <
me
>
ODR11
</name>

9013 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9014 0..15)</
desti
>

9015 <
bOfft
>11</bitOffset>

9016 <
bWidth
>1</bitWidth>

9017 </
fld
>

9018 <
fld
>

9019 <
me
>
ODR10
</name>

9020 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9021 0..15)</
desti
>

9022 <
bOfft
>10</bitOffset>

9023 <
bWidth
>1</bitWidth>

9024 </
fld
>

9025 <
fld
>

9026 <
me
>
ODR9
</name>

9027 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9028 0..15)</
desti
>

9029 <
bOfft
>9</bitOffset>

9030 <
bWidth
>1</bitWidth>

9031 </
fld
>

9032 <
fld
>

9033 <
me
>
ODR8
</name>

9034 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9035 0..15)</
desti
>

9036 <
bOfft
>8</bitOffset>

9037 <
bWidth
>1</bitWidth>

9038 </
fld
>

9039 <
fld
>

9040 <
me
>
ODR7
</name>

9041 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9042 0..15)</
desti
>

9043 <
bOfft
>7</bitOffset>

9044 <
bWidth
>1</bitWidth>

9045 </
fld
>

9046 <
fld
>

9047 <
me
>
ODR6
</name>

9048 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9049 0..15)</
desti
>

9050 <
bOfft
>6</bitOffset>

9051 <
bWidth
>1</bitWidth>

9052 </
fld
>

9053 <
fld
>

9054 <
me
>
ODR5
</name>

9055 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9056 0..15)</
desti
>

9057 <
bOfft
>5</bitOffset>

9058 <
bWidth
>1</bitWidth>

9059 </
fld
>

9060 <
fld
>

9061 <
me
>
ODR4
</name>

9062 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9063 0..15)</
desti
>

9064 <
bOfft
>4</bitOffset>

9065 <
bWidth
>1</bitWidth>

9066 </
fld
>

9067 <
fld
>

9068 <
me
>
ODR3
</name>

9069 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9070 0..15)</
desti
>

9071 <
bOfft
>3</bitOffset>

9072 <
bWidth
>1</bitWidth>

9073 </
fld
>

9074 <
fld
>

9075 <
me
>
ODR2
</name>

9076 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9077 0..15)</
desti
>

9078 <
bOfft
>2</bitOffset>

9079 <
bWidth
>1</bitWidth>

9080 </
fld
>

9081 <
fld
>

9082 <
me
>
ODR1
</name>

9083 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9084 0..15)</
desti
>

9085 <
bOfft
>1</bitOffset>

9086 <
bWidth
>1</bitWidth>

9087 </
fld
>

9088 <
fld
>

9089 <
me
>
ODR0
</name>

9090 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

9091 0..15)</
desti
>

9092 <
bOfft
>0</bitOffset>

9093 <
bWidth
>1</bitWidth>

9094 </
fld
>

9095 </
flds
>

9098 <
me
>
BSRR
</name>

9099 <
diyName
>
BSRR
</displayName>

9100 <
desti
>
GPIO
 
pt
 
b
 
t
/
t


9101 </
desti
>

9102 <
addssOfft
>0x18</addressOffset>

9103 <
size
>0x20</size>

9104 <
acss
>
wre
-
ly
</access>

9105 <
tVue
>0x00000000</resetValue>

9106 <
flds
>

9107 <
fld
>

9108 <
me
>
BR15
</name>

9109 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9110 0..15)</
desti
>

9111 <
bOfft
>31</bitOffset>

9112 <
bWidth
>1</bitWidth>

9113 </
fld
>

9114 <
fld
>

9115 <
me
>
BR14
</name>

9116 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9117 0..15)</
desti
>

9118 <
bOfft
>30</bitOffset>

9119 <
bWidth
>1</bitWidth>

9120 </
fld
>

9121 <
fld
>

9122 <
me
>
BR13
</name>

9123 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9124 0..15)</
desti
>

9125 <
bOfft
>29</bitOffset>

9126 <
bWidth
>1</bitWidth>

9127 </
fld
>

9128 <
fld
>

9129 <
me
>
BR12
</name>

9130 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9131 0..15)</
desti
>

9132 <
bOfft
>28</bitOffset>

9133 <
bWidth
>1</bitWidth>

9134 </
fld
>

9135 <
fld
>

9136 <
me
>
BR11
</name>

9137 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9138 0..15)</
desti
>

9139 <
bOfft
>27</bitOffset>

9140 <
bWidth
>1</bitWidth>

9141 </
fld
>

9142 <
fld
>

9143 <
me
>
BR10
</name>

9144 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9145 0..15)</
desti
>

9146 <
bOfft
>26</bitOffset>

9147 <
bWidth
>1</bitWidth>

9148 </
fld
>

9149 <
fld
>

9150 <
me
>
BR9
</name>

9151 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9152 0..15)</
desti
>

9153 <
bOfft
>25</bitOffset>

9154 <
bWidth
>1</bitWidth>

9155 </
fld
>

9156 <
fld
>

9157 <
me
>
BR8
</name>

9158 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9159 0..15)</
desti
>

9160 <
bOfft
>24</bitOffset>

9161 <
bWidth
>1</bitWidth>

9162 </
fld
>

9163 <
fld
>

9164 <
me
>
BR7
</name>

9165 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9166 0..15)</
desti
>

9167 <
bOfft
>23</bitOffset>

9168 <
bWidth
>1</bitWidth>

9169 </
fld
>

9170 <
fld
>

9171 <
me
>
BR6
</name>

9172 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9173 0..15)</
desti
>

9174 <
bOfft
>22</bitOffset>

9175 <
bWidth
>1</bitWidth>

9176 </
fld
>

9177 <
fld
>

9178 <
me
>
BR5
</name>

9179 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9180 0..15)</
desti
>

9181 <
bOfft
>21</bitOffset>

9182 <
bWidth
>1</bitWidth>

9183 </
fld
>

9184 <
fld
>

9185 <
me
>
BR4
</name>

9186 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9187 0..15)</
desti
>

9188 <
bOfft
>20</bitOffset>

9189 <
bWidth
>1</bitWidth>

9190 </
fld
>

9191 <
fld
>

9192 <
me
>
BR3
</name>

9193 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9194 0..15)</
desti
>

9195 <
bOfft
>19</bitOffset>

9196 <
bWidth
>1</bitWidth>

9197 </
fld
>

9198 <
fld
>

9199 <
me
>
BR2
</name>

9200 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9201 0..15)</
desti
>

9202 <
bOfft
>18</bitOffset>

9203 <
bWidth
>1</bitWidth>

9204 </
fld
>

9205 <
fld
>

9206 <
me
>
BR1
</name>

9207 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

9208 0..15)</
desti
>

9209 <
bOfft
>17</bitOffset>

9210 <
bWidth
>1</bitWidth>

9211 </
fld
>

9212 <
fld
>

9213 <
me
>
BR0
</name>

9214 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9215 0..15)</
desti
>

9216 <
bOfft
>16</bitOffset>

9217 <
bWidth
>1</bitWidth>

9218 </
fld
>

9219 <
fld
>

9220 <
me
>
BS15
</name>

9221 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9222 0..15)</
desti
>

9223 <
bOfft
>15</bitOffset>

9224 <
bWidth
>1</bitWidth>

9225 </
fld
>

9226 <
fld
>

9227 <
me
>
BS14
</name>

9228 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9229 0..15)</
desti
>

9230 <
bOfft
>14</bitOffset>

9231 <
bWidth
>1</bitWidth>

9232 </
fld
>

9233 <
fld
>

9234 <
me
>
BS13
</name>

9235 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9236 0..15)</
desti
>

9237 <
bOfft
>13</bitOffset>

9238 <
bWidth
>1</bitWidth>

9239 </
fld
>

9240 <
fld
>

9241 <
me
>
BS12
</name>

9242 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9243 0..15)</
desti
>

9244 <
bOfft
>12</bitOffset>

9245 <
bWidth
>1</bitWidth>

9246 </
fld
>

9247 <
fld
>

9248 <
me
>
BS11
</name>

9249 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9250 0..15)</
desti
>

9251 <
bOfft
>11</bitOffset>

9252 <
bWidth
>1</bitWidth>

9253 </
fld
>

9254 <
fld
>

9255 <
me
>
BS10
</name>

9256 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9257 0..15)</
desti
>

9258 <
bOfft
>10</bitOffset>

9259 <
bWidth
>1</bitWidth>

9260 </
fld
>

9261 <
fld
>

9262 <
me
>
BS9
</name>

9263 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9264 0..15)</
desti
>

9265 <
bOfft
>9</bitOffset>

9266 <
bWidth
>1</bitWidth>

9267 </
fld
>

9268 <
fld
>

9269 <
me
>
BS8
</name>

9270 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9271 0..15)</
desti
>

9272 <
bOfft
>8</bitOffset>

9273 <
bWidth
>1</bitWidth>

9274 </
fld
>

9275 <
fld
>

9276 <
me
>
BS7
</name>

9277 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9278 0..15)</
desti
>

9279 <
bOfft
>7</bitOffset>

9280 <
bWidth
>1</bitWidth>

9281 </
fld
>

9282 <
fld
>

9283 <
me
>
BS6
</name>

9284 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9285 0..15)</
desti
>

9286 <
bOfft
>6</bitOffset>

9287 <
bWidth
>1</bitWidth>

9288 </
fld
>

9289 <
fld
>

9290 <
me
>
BS5
</name>

9291 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9292 0..15)</
desti
>

9293 <
bOfft
>5</bitOffset>

9294 <
bWidth
>1</bitWidth>

9295 </
fld
>

9296 <
fld
>

9297 <
me
>
BS4
</name>

9298 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9299 0..15)</
desti
>

9300 <
bOfft
>4</bitOffset>

9301 <
bWidth
>1</bitWidth>

9302 </
fld
>

9303 <
fld
>

9304 <
me
>
BS3
</name>

9305 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9306 0..15)</
desti
>

9307 <
bOfft
>3</bitOffset>

9308 <
bWidth
>1</bitWidth>

9309 </
fld
>

9310 <
fld
>

9311 <
me
>
BS2
</name>

9312 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9313 0..15)</
desti
>

9314 <
bOfft
>2</bitOffset>

9315 <
bWidth
>1</bitWidth>

9316 </
fld
>

9317 <
fld
>

9318 <
me
>
BS1
</name>

9319 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9320 0..15)</
desti
>

9321 <
bOfft
>1</bitOffset>

9322 <
bWidth
>1</bitWidth>

9323 </
fld
>

9324 <
fld
>

9325 <
me
>
BS0
</name>

9326 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

9327 0..15)</
desti
>

9328 <
bOfft
>0</bitOffset>

9329 <
bWidth
>1</bitWidth>

9330 </
fld
>

9331 </
flds
>

9334 <
me
>
LCKR
</name>

9335 <
diyName
>
LCKR
</displayName>

9336 <
desti
>
GPIO
 
pt
 
cfiguti
 
lock


9337 </
desti
>

9338 <
addssOfft
>0x1C</addressOffset>

9339 <
size
>0x20</size>

9340 <
acss
>
ad
-
wre
</access>

9341 <
tVue
>0x00000000</resetValue>

9342 <
flds
>

9343 <
fld
>

9344 <
me
>
LCKK
</name>

9345 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9346 0..15)</
desti
>

9347 <
bOfft
>16</bitOffset>

9348 <
bWidth
>1</bitWidth>

9349 </
fld
>

9350 <
fld
>

9351 <
me
>
LCK15
</name>

9352 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9353 0..15)</
desti
>

9354 <
bOfft
>15</bitOffset>

9355 <
bWidth
>1</bitWidth>

9356 </
fld
>

9357 <
fld
>

9358 <
me
>
LCK14
</name>

9359 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9360 0..15)</
desti
>

9361 <
bOfft
>14</bitOffset>

9362 <
bWidth
>1</bitWidth>

9363 </
fld
>

9364 <
fld
>

9365 <
me
>
LCK13
</name>

9366 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9367 0..15)</
desti
>

9368 <
bOfft
>13</bitOffset>

9369 <
bWidth
>1</bitWidth>

9370 </
fld
>

9371 <
fld
>

9372 <
me
>
LCK12
</name>

9373 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9374 0..15)</
desti
>

9375 <
bOfft
>12</bitOffset>

9376 <
bWidth
>1</bitWidth>

9377 </
fld
>

9378 <
fld
>

9379 <
me
>
LCK11
</name>

9380 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9381 0..15)</
desti
>

9382 <
bOfft
>11</bitOffset>

9383 <
bWidth
>1</bitWidth>

9384 </
fld
>

9385 <
fld
>

9386 <
me
>
LCK10
</name>

9387 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9388 0..15)</
desti
>

9389 <
bOfft
>10</bitOffset>

9390 <
bWidth
>1</bitWidth>

9391 </
fld
>

9392 <
fld
>

9393 <
me
>
LCK9
</name>

9394 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9395 0..15)</
desti
>

9396 <
bOfft
>9</bitOffset>

9397 <
bWidth
>1</bitWidth>

9398 </
fld
>

9399 <
fld
>

9400 <
me
>
LCK8
</name>

9401 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9402 0..15)</
desti
>

9403 <
bOfft
>8</bitOffset>

9404 <
bWidth
>1</bitWidth>

9405 </
fld
>

9406 <
fld
>

9407 <
me
>
LCK7
</name>

9408 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9409 0..15)</
desti
>

9410 <
bOfft
>7</bitOffset>

9411 <
bWidth
>1</bitWidth>

9412 </
fld
>

9413 <
fld
>

9414 <
me
>
LCK6
</name>

9415 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9416 0..15)</
desti
>

9417 <
bOfft
>6</bitOffset>

9418 <
bWidth
>1</bitWidth>

9419 </
fld
>

9420 <
fld
>

9421 <
me
>
LCK5
</name>

9422 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9423 0..15)</
desti
>

9424 <
bOfft
>5</bitOffset>

9425 <
bWidth
>1</bitWidth>

9426 </
fld
>

9427 <
fld
>

9428 <
me
>
LCK4
</name>

9429 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9430 0..15)</
desti
>

9431 <
bOfft
>4</bitOffset>

9432 <
bWidth
>1</bitWidth>

9433 </
fld
>

9434 <
fld
>

9435 <
me
>
LCK3
</name>

9436 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9437 0..15)</
desti
>

9438 <
bOfft
>3</bitOffset>

9439 <
bWidth
>1</bitWidth>

9440 </
fld
>

9441 <
fld
>

9442 <
me
>
LCK2
</name>

9443 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9444 0..15)</
desti
>

9445 <
bOfft
>2</bitOffset>

9446 <
bWidth
>1</bitWidth>

9447 </
fld
>

9448 <
fld
>

9449 <
me
>
LCK1
</name>

9450 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9451 0..15)</
desti
>

9452 <
bOfft
>1</bitOffset>

9453 <
bWidth
>1</bitWidth>

9454 </
fld
>

9455 <
fld
>

9456 <
me
>
LCK0
</name>

9457 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

9458 0..15)</
desti
>

9459 <
bOfft
>0</bitOffset>

9460 <
bWidth
>1</bitWidth>

9461 </
fld
>

9462 </
flds
>

9465 <
me
>
AFRL
</name>

9466 <
diyName
>
AFRL
</displayName>

9467 <
desti
>
GPIO
 
e
 
funi
 
low


9468 </
desti
>

9469 <
addssOfft
>0x20</addressOffset>

9470 <
size
>0x20</size>

9471 <
acss
>
ad
-
wre
</access>

9472 <
tVue
>0x00000000</resetValue>

9473 <
flds
>

9474 <
fld
>

9475 <
me
>
AFRL7
</name>

9476 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9477 
b
 
	`y
 (
y
 = 0..7)</
desti
>

9478 <
bOfft
>28</bitOffset>

9479 <
bWidth
>4</bitWidth>

9480 </
fld
>

9481 <
fld
>

9482 <
me
>
AFRL6
</name>

9483 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9484 
b
 
	`y
 (
y
 = 0..7)</
desti
>

9485 <
bOfft
>24</bitOffset>

9486 <
bWidth
>4</bitWidth>

9487 </
fld
>

9488 <
fld
>

9489 <
me
>
AFRL5
</name>

9490 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9491 
b
 
	`y
 (
y
 = 0..7)</
desti
>

9492 <
bOfft
>20</bitOffset>

9493 <
bWidth
>4</bitWidth>

9494 </
fld
>

9495 <
fld
>

9496 <
me
>
AFRL4
</name>

9497 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9498 
b
 
	`y
 (
y
 = 0..7)</
desti
>

9499 <
bOfft
>16</bitOffset>

9500 <
bWidth
>4</bitWidth>

9501 </
fld
>

9502 <
fld
>

9503 <
me
>
AFRL3
</name>

9504 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9505 
b
 
	`y
 (
y
 = 0..7)</
desti
>

9506 <
bOfft
>12</bitOffset>

9507 <
bWidth
>4</bitWidth>

9508 </
fld
>

9509 <
fld
>

9510 <
me
>
AFRL2
</name>

9511 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9512 
b
 
	`y
 (
y
 = 0..7)</
desti
>

9513 <
bOfft
>8</bitOffset>

9514 <
bWidth
>4</bitWidth>

9515 </
fld
>

9516 <
fld
>

9517 <
me
>
AFRL1
</name>

9518 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9519 
b
 
	`y
 (
y
 = 0..7)</
desti
>

9520 <
bOfft
>4</bitOffset>

9521 <
bWidth
>4</bitWidth>

9522 </
fld
>

9523 <
fld
>

9524 <
me
>
AFRL0
</name>

9525 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9526 
b
 
	`y
 (
y
 = 0..7)</
desti
>

9527 <
bOfft
>0</bitOffset>

9528 <
bWidth
>4</bitWidth>

9529 </
fld
>

9530 </
flds
>

9533 <
me
>
AFRH
</name>

9534 <
diyName
>
AFRH
</displayName>

9535 <
desti
>
GPIO
 
e
 
funi
 
high


9536 </
desti
>

9537 <
addssOfft
>0x24</addressOffset>

9538 <
size
>0x20</size>

9539 <
acss
>
ad
-
wre
</access>

9540 <
tVue
>0x00000000</resetValue>

9541 <
flds
>

9542 <
fld
>

9543 <
me
>
AFRH15
</name>

9544 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9545 
b
 
	`y
 (
y
 = 8..15)</
desti
>

9546 <
bOfft
>28</bitOffset>

9547 <
bWidth
>4</bitWidth>

9548 </
fld
>

9549 <
fld
>

9550 <
me
>
AFRH14
</name>

9551 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9552 
b
 
	`y
 (
y
 = 8..15)</
desti
>

9553 <
bOfft
>24</bitOffset>

9554 <
bWidth
>4</bitWidth>

9555 </
fld
>

9556 <
fld
>

9557 <
me
>
AFRH13
</name>

9558 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9559 
b
 
	`y
 (
y
 = 8..15)</
desti
>

9560 <
bOfft
>20</bitOffset>

9561 <
bWidth
>4</bitWidth>

9562 </
fld
>

9563 <
fld
>

9564 <
me
>
AFRH12
</name>

9565 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9566 
b
 
	`y
 (
y
 = 8..15)</
desti
>

9567 <
bOfft
>16</bitOffset>

9568 <
bWidth
>4</bitWidth>

9569 </
fld
>

9570 <
fld
>

9571 <
me
>
AFRH11
</name>

9572 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9573 
b
 
	`y
 (
y
 = 8..15)</
desti
>

9574 <
bOfft
>12</bitOffset>

9575 <
bWidth
>4</bitWidth>

9576 </
fld
>

9577 <
fld
>

9578 <
me
>
AFRH10
</name>

9579 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9580 
b
 
	`y
 (
y
 = 8..15)</
desti
>

9581 <
bOfft
>8</bitOffset>

9582 <
bWidth
>4</bitWidth>

9583 </
fld
>

9584 <
fld
>

9585 <
me
>
AFRH9
</name>

9586 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9587 
b
 
	`y
 (
y
 = 8..15)</
desti
>

9588 <
bOfft
>4</bitOffset>

9589 <
bWidth
>4</bitWidth>

9590 </
fld
>

9591 <
fld
>

9592 <
me
>
AFRH8
</name>

9593 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


9594 
b
 
	`y
 (
y
 = 8..15)</
desti
>

9595 <
bOfft
>0</bitOffset>

9596 <
bWidth
>4</bitWidth>

9597 </
fld
>

9598 </
flds
>

9600 </
gis
>

9601 </
rh
>

9602 <
rh
>

9603 <
me
>
GPIOA
</name>

9604 <
desti
>
G
-
puo
 
I
/
Os
</description>

9605 <
groupName
>
GPIO
</groupName>

9606 <
baAddss
>0x40020000</baseAddress>

9607 <
addssBlock
>

9608 <
offt
>0x0</offset>

9609 <
size
>0x400</size>

9610 <
uge
>
gis
</usage>

9611 </
addssBlock
>

9612 <
gis
>

9614 <
me
>
MODER
</name>

9615 <
diyName
>
MODER
</displayName>

9616 <
desti
>
GPIO
 
pt
 
mode
 </description>

9617 <
addssOfft
>0x0</addressOffset>

9618 <
size
>0x20</size>

9619 <
acss
>
ad
-
wre
</access>

9620 <
tVue
>0xA8000000</resetValue>

9621 <
flds
>

9622 <
fld
>

9623 <
me
>
MODER15
</name>

9624 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9625 0..15)</
desti
>

9626 <
bOfft
>30</bitOffset>

9627 <
bWidth
>2</bitWidth>

9628 </
fld
>

9629 <
fld
>

9630 <
me
>
MODER14
</name>

9631 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9632 0..15)</
desti
>

9633 <
bOfft
>28</bitOffset>

9634 <
bWidth
>2</bitWidth>

9635 </
fld
>

9636 <
fld
>

9637 <
me
>
MODER13
</name>

9638 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9639 0..15)</
desti
>

9640 <
bOfft
>26</bitOffset>

9641 <
bWidth
>2</bitWidth>

9642 </
fld
>

9643 <
fld
>

9644 <
me
>
MODER12
</name>

9645 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9646 0..15)</
desti
>

9647 <
bOfft
>24</bitOffset>

9648 <
bWidth
>2</bitWidth>

9649 </
fld
>

9650 <
fld
>

9651 <
me
>
MODER11
</name>

9652 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9653 0..15)</
desti
>

9654 <
bOfft
>22</bitOffset>

9655 <
bWidth
>2</bitWidth>

9656 </
fld
>

9657 <
fld
>

9658 <
me
>
MODER10
</name>

9659 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9660 0..15)</
desti
>

9661 <
bOfft
>20</bitOffset>

9662 <
bWidth
>2</bitWidth>

9663 </
fld
>

9664 <
fld
>

9665 <
me
>
MODER9
</name>

9666 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9667 0..15)</
desti
>

9668 <
bOfft
>18</bitOffset>

9669 <
bWidth
>2</bitWidth>

9670 </
fld
>

9671 <
fld
>

9672 <
me
>
MODER8
</name>

9673 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9674 0..15)</
desti
>

9675 <
bOfft
>16</bitOffset>

9676 <
bWidth
>2</bitWidth>

9677 </
fld
>

9678 <
fld
>

9679 <
me
>
MODER7
</name>

9680 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9681 0..15)</
desti
>

9682 <
bOfft
>14</bitOffset>

9683 <
bWidth
>2</bitWidth>

9684 </
fld
>

9685 <
fld
>

9686 <
me
>
MODER6
</name>

9687 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9688 0..15)</
desti
>

9689 <
bOfft
>12</bitOffset>

9690 <
bWidth
>2</bitWidth>

9691 </
fld
>

9692 <
fld
>

9693 <
me
>
MODER5
</name>

9694 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9695 0..15)</
desti
>

9696 <
bOfft
>10</bitOffset>

9697 <
bWidth
>2</bitWidth>

9698 </
fld
>

9699 <
fld
>

9700 <
me
>
MODER4
</name>

9701 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9702 0..15)</
desti
>

9703 <
bOfft
>8</bitOffset>

9704 <
bWidth
>2</bitWidth>

9705 </
fld
>

9706 <
fld
>

9707 <
me
>
MODER3
</name>

9708 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9709 0..15)</
desti
>

9710 <
bOfft
>6</bitOffset>

9711 <
bWidth
>2</bitWidth>

9712 </
fld
>

9713 <
fld
>

9714 <
me
>
MODER2
</name>

9715 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9716 0..15)</
desti
>

9717 <
bOfft
>4</bitOffset>

9718 <
bWidth
>2</bitWidth>

9719 </
fld
>

9720 <
fld
>

9721 <
me
>
MODER1
</name>

9722 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9723 0..15)</
desti
>

9724 <
bOfft
>2</bitOffset>

9725 <
bWidth
>2</bitWidth>

9726 </
fld
>

9727 <
fld
>

9728 <
me
>
MODER0
</name>

9729 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9730 0..15)</
desti
>

9731 <
bOfft
>0</bitOffset>

9732 <
bWidth
>2</bitWidth>

9733 </
fld
>

9734 </
flds
>

9737 <
me
>
OTYPER
</name>

9738 <
diyName
>
OTYPER
</displayName>

9739 <
desti
>
GPIO
 
pt
 
ouut
 
ty
 </description>

9740 <
addssOfft
>0x4</addressOffset>

9741 <
size
>0x20</size>

9742 <
acss
>
ad
-
wre
</access>

9743 <
tVue
>0x00000000</resetValue>

9744 <
flds
>

9745 <
fld
>

9746 <
me
>
OT15
</name>

9747 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9748 0..15)</
desti
>

9749 <
bOfft
>15</bitOffset>

9750 <
bWidth
>1</bitWidth>

9751 </
fld
>

9752 <
fld
>

9753 <
me
>
OT14
</name>

9754 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9755 0..15)</
desti
>

9756 <
bOfft
>14</bitOffset>

9757 <
bWidth
>1</bitWidth>

9758 </
fld
>

9759 <
fld
>

9760 <
me
>
OT13
</name>

9761 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9762 0..15)</
desti
>

9763 <
bOfft
>13</bitOffset>

9764 <
bWidth
>1</bitWidth>

9765 </
fld
>

9766 <
fld
>

9767 <
me
>
OT12
</name>

9768 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9769 0..15)</
desti
>

9770 <
bOfft
>12</bitOffset>

9771 <
bWidth
>1</bitWidth>

9772 </
fld
>

9773 <
fld
>

9774 <
me
>
OT11
</name>

9775 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9776 0..15)</
desti
>

9777 <
bOfft
>11</bitOffset>

9778 <
bWidth
>1</bitWidth>

9779 </
fld
>

9780 <
fld
>

9781 <
me
>
OT10
</name>

9782 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9783 0..15)</
desti
>

9784 <
bOfft
>10</bitOffset>

9785 <
bWidth
>1</bitWidth>

9786 </
fld
>

9787 <
fld
>

9788 <
me
>
OT9
</name>

9789 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9790 0..15)</
desti
>

9791 <
bOfft
>9</bitOffset>

9792 <
bWidth
>1</bitWidth>

9793 </
fld
>

9794 <
fld
>

9795 <
me
>
OT8
</name>

9796 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9797 0..15)</
desti
>

9798 <
bOfft
>8</bitOffset>

9799 <
bWidth
>1</bitWidth>

9800 </
fld
>

9801 <
fld
>

9802 <
me
>
OT7
</name>

9803 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9804 0..15)</
desti
>

9805 <
bOfft
>7</bitOffset>

9806 <
bWidth
>1</bitWidth>

9807 </
fld
>

9808 <
fld
>

9809 <
me
>
OT6
</name>

9810 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9811 0..15)</
desti
>

9812 <
bOfft
>6</bitOffset>

9813 <
bWidth
>1</bitWidth>

9814 </
fld
>

9815 <
fld
>

9816 <
me
>
OT5
</name>

9817 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9818 0..15)</
desti
>

9819 <
bOfft
>5</bitOffset>

9820 <
bWidth
>1</bitWidth>

9821 </
fld
>

9822 <
fld
>

9823 <
me
>
OT4
</name>

9824 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9825 0..15)</
desti
>

9826 <
bOfft
>4</bitOffset>

9827 <
bWidth
>1</bitWidth>

9828 </
fld
>

9829 <
fld
>

9830 <
me
>
OT3
</name>

9831 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9832 0..15)</
desti
>

9833 <
bOfft
>3</bitOffset>

9834 <
bWidth
>1</bitWidth>

9835 </
fld
>

9836 <
fld
>

9837 <
me
>
OT2
</name>

9838 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9839 0..15)</
desti
>

9840 <
bOfft
>2</bitOffset>

9841 <
bWidth
>1</bitWidth>

9842 </
fld
>

9843 <
fld
>

9844 <
me
>
OT1
</name>

9845 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9846 0..15)</
desti
>

9847 <
bOfft
>1</bitOffset>

9848 <
bWidth
>1</bitWidth>

9849 </
fld
>

9850 <
fld
>

9851 <
me
>
OT0
</name>

9852 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9853 0..15)</
desti
>

9854 <
bOfft
>0</bitOffset>

9855 <
bWidth
>1</bitWidth>

9856 </
fld
>

9857 </
flds
>

9860 <
me
>
OSPEEDR
</name>

9861 <
diyName
>
OSPEEDR
</displayName>

9862 <
desti
>
GPIO
 
pt
 
ouut
 
d


9863 </
desti
>

9864 <
addssOfft
>0x8</addressOffset>

9865 <
size
>0x20</size>

9866 <
acss
>
ad
-
wre
</access>

9867 <
tVue
>0x00000000</resetValue>

9868 <
flds
>

9869 <
fld
>

9870 <
me
>
OSPEEDR15
</name>

9871 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9872 0..15)</
desti
>

9873 <
bOfft
>30</bitOffset>

9874 <
bWidth
>2</bitWidth>

9875 </
fld
>

9876 <
fld
>

9877 <
me
>
OSPEEDR14
</name>

9878 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9879 0..15)</
desti
>

9880 <
bOfft
>28</bitOffset>

9881 <
bWidth
>2</bitWidth>

9882 </
fld
>

9883 <
fld
>

9884 <
me
>
OSPEEDR13
</name>

9885 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9886 0..15)</
desti
>

9887 <
bOfft
>26</bitOffset>

9888 <
bWidth
>2</bitWidth>

9889 </
fld
>

9890 <
fld
>

9891 <
me
>
OSPEEDR12
</name>

9892 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9893 0..15)</
desti
>

9894 <
bOfft
>24</bitOffset>

9895 <
bWidth
>2</bitWidth>

9896 </
fld
>

9897 <
fld
>

9898 <
me
>
OSPEEDR11
</name>

9899 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9900 0..15)</
desti
>

9901 <
bOfft
>22</bitOffset>

9902 <
bWidth
>2</bitWidth>

9903 </
fld
>

9904 <
fld
>

9905 <
me
>
OSPEEDR10
</name>

9906 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9907 0..15)</
desti
>

9908 <
bOfft
>20</bitOffset>

9909 <
bWidth
>2</bitWidth>

9910 </
fld
>

9911 <
fld
>

9912 <
me
>
OSPEEDR9
</name>

9913 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9914 0..15)</
desti
>

9915 <
bOfft
>18</bitOffset>

9916 <
bWidth
>2</bitWidth>

9917 </
fld
>

9918 <
fld
>

9919 <
me
>
OSPEEDR8
</name>

9920 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9921 0..15)</
desti
>

9922 <
bOfft
>16</bitOffset>

9923 <
bWidth
>2</bitWidth>

9924 </
fld
>

9925 <
fld
>

9926 <
me
>
OSPEEDR7
</name>

9927 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9928 0..15)</
desti
>

9929 <
bOfft
>14</bitOffset>

9930 <
bWidth
>2</bitWidth>

9931 </
fld
>

9932 <
fld
>

9933 <
me
>
OSPEEDR6
</name>

9934 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9935 0..15)</
desti
>

9936 <
bOfft
>12</bitOffset>

9937 <
bWidth
>2</bitWidth>

9938 </
fld
>

9939 <
fld
>

9940 <
me
>
OSPEEDR5
</name>

9941 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9942 0..15)</
desti
>

9943 <
bOfft
>10</bitOffset>

9944 <
bWidth
>2</bitWidth>

9945 </
fld
>

9946 <
fld
>

9947 <
me
>
OSPEEDR4
</name>

9948 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9949 0..15)</
desti
>

9950 <
bOfft
>8</bitOffset>

9951 <
bWidth
>2</bitWidth>

9952 </
fld
>

9953 <
fld
>

9954 <
me
>
OSPEEDR3
</name>

9955 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9956 0..15)</
desti
>

9957 <
bOfft
>6</bitOffset>

9958 <
bWidth
>2</bitWidth>

9959 </
fld
>

9960 <
fld
>

9961 <
me
>
OSPEEDR2
</name>

9962 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9963 0..15)</
desti
>

9964 <
bOfft
>4</bitOffset>

9965 <
bWidth
>2</bitWidth>

9966 </
fld
>

9967 <
fld
>

9968 <
me
>
OSPEEDR1
</name>

9969 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9970 0..15)</
desti
>

9971 <
bOfft
>2</bitOffset>

9972 <
bWidth
>2</bitWidth>

9973 </
fld
>

9974 <
fld
>

9975 <
me
>
OSPEEDR0
</name>

9976 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9977 0..15)</
desti
>

9978 <
bOfft
>0</bitOffset>

9979 <
bWidth
>2</bitWidth>

9980 </
fld
>

9981 </
flds
>

9984 <
me
>
PUPDR
</name>

9985 <
diyName
>
PUPDR
</displayName>

9986 <
desti
>
GPIO
 
pt
 
pu
-
up
/pu-
down


9987 </
desti
>

9988 <
addssOfft
>0xC</addressOffset>

9989 <
size
>0x20</size>

9990 <
acss
>
ad
-
wre
</access>

9991 <
tVue
>0x64000000</resetValue>

9992 <
flds
>

9993 <
fld
>

9994 <
me
>
PUPDR15
</name>

9995 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

9996 0..15)</
desti
>

9997 <
bOfft
>30</bitOffset>

9998 <
bWidth
>2</bitWidth>

9999 </
fld
>

10000 <
fld
>

10001 <
me
>
PUPDR14
</name>

10002 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10003 0..15)</
desti
>

10004 <
bOfft
>28</bitOffset>

10005 <
bWidth
>2</bitWidth>

10006 </
fld
>

10007 <
fld
>

10008 <
me
>
PUPDR13
</name>

10009 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10010 0..15)</
desti
>

10011 <
bOfft
>26</bitOffset>

10012 <
bWidth
>2</bitWidth>

10013 </
fld
>

10014 <
fld
>

10015 <
me
>
PUPDR12
</name>

10016 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10017 0..15)</
desti
>

10018 <
bOfft
>24</bitOffset>

10019 <
bWidth
>2</bitWidth>

10020 </
fld
>

10021 <
fld
>

10022 <
me
>
PUPDR11
</name>

10023 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10024 0..15)</
desti
>

10025 <
bOfft
>22</bitOffset>

10026 <
bWidth
>2</bitWidth>

10027 </
fld
>

10028 <
fld
>

10029 <
me
>
PUPDR10
</name>

10030 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10031 0..15)</
desti
>

10032 <
bOfft
>20</bitOffset>

10033 <
bWidth
>2</bitWidth>

10034 </
fld
>

10035 <
fld
>

10036 <
me
>
PUPDR9
</name>

10037 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10038 0..15)</
desti
>

10039 <
bOfft
>18</bitOffset>

10040 <
bWidth
>2</bitWidth>

10041 </
fld
>

10042 <
fld
>

10043 <
me
>
PUPDR8
</name>

10044 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10045 0..15)</
desti
>

10046 <
bOfft
>16</bitOffset>

10047 <
bWidth
>2</bitWidth>

10048 </
fld
>

10049 <
fld
>

10050 <
me
>
PUPDR7
</name>

10051 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10052 0..15)</
desti
>

10053 <
bOfft
>14</bitOffset>

10054 <
bWidth
>2</bitWidth>

10055 </
fld
>

10056 <
fld
>

10057 <
me
>
PUPDR6
</name>

10058 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10059 0..15)</
desti
>

10060 <
bOfft
>12</bitOffset>

10061 <
bWidth
>2</bitWidth>

10062 </
fld
>

10063 <
fld
>

10064 <
me
>
PUPDR5
</name>

10065 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10066 0..15)</
desti
>

10067 <
bOfft
>10</bitOffset>

10068 <
bWidth
>2</bitWidth>

10069 </
fld
>

10070 <
fld
>

10071 <
me
>
PUPDR4
</name>

10072 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10073 0..15)</
desti
>

10074 <
bOfft
>8</bitOffset>

10075 <
bWidth
>2</bitWidth>

10076 </
fld
>

10077 <
fld
>

10078 <
me
>
PUPDR3
</name>

10079 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10080 0..15)</
desti
>

10081 <
bOfft
>6</bitOffset>

10082 <
bWidth
>2</bitWidth>

10083 </
fld
>

10084 <
fld
>

10085 <
me
>
PUPDR2
</name>

10086 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10087 0..15)</
desti
>

10088 <
bOfft
>4</bitOffset>

10089 <
bWidth
>2</bitWidth>

10090 </
fld
>

10091 <
fld
>

10092 <
me
>
PUPDR1
</name>

10093 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10094 0..15)</
desti
>

10095 <
bOfft
>2</bitOffset>

10096 <
bWidth
>2</bitWidth>

10097 </
fld
>

10098 <
fld
>

10099 <
me
>
PUPDR0
</name>

10100 <
desti
>
Pt
 
x
 
cfiguti
 
	`bs
 (
y
 =

10101 0..15)</
desti
>

10102 <
bOfft
>0</bitOffset>

10103 <
bWidth
>2</bitWidth>

10104 </
fld
>

10105 </
flds
>

10108 <
me
>
IDR
</name>

10109 <
diyName
>
IDR
</displayName>

10110 <
desti
>
GPIO
 
pt
 
put
 
da
 </description>

10111 <
addssOfft
>0x10</addressOffset>

10112 <
size
>0x20</size>

10113 <
acss
>
ad
-
ly
</access>

10114 <
tVue
>0x00000000</resetValue>

10115 <
flds
>

10116 <
fld
>

10117 <
me
>
IDR15
</name>

10118 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10119 0..15)</
desti
>

10120 <
bOfft
>15</bitOffset>

10121 <
bWidth
>1</bitWidth>

10122 </
fld
>

10123 <
fld
>

10124 <
me
>
IDR14
</name>

10125 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10126 0..15)</
desti
>

10127 <
bOfft
>14</bitOffset>

10128 <
bWidth
>1</bitWidth>

10129 </
fld
>

10130 <
fld
>

10131 <
me
>
IDR13
</name>

10132 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10133 0..15)</
desti
>

10134 <
bOfft
>13</bitOffset>

10135 <
bWidth
>1</bitWidth>

10136 </
fld
>

10137 <
fld
>

10138 <
me
>
IDR12
</name>

10139 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10140 0..15)</
desti
>

10141 <
bOfft
>12</bitOffset>

10142 <
bWidth
>1</bitWidth>

10143 </
fld
>

10144 <
fld
>

10145 <
me
>
IDR11
</name>

10146 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10147 0..15)</
desti
>

10148 <
bOfft
>11</bitOffset>

10149 <
bWidth
>1</bitWidth>

10150 </
fld
>

10151 <
fld
>

10152 <
me
>
IDR10
</name>

10153 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10154 0..15)</
desti
>

10155 <
bOfft
>10</bitOffset>

10156 <
bWidth
>1</bitWidth>

10157 </
fld
>

10158 <
fld
>

10159 <
me
>
IDR9
</name>

10160 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10161 0..15)</
desti
>

10162 <
bOfft
>9</bitOffset>

10163 <
bWidth
>1</bitWidth>

10164 </
fld
>

10165 <
fld
>

10166 <
me
>
IDR8
</name>

10167 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10168 0..15)</
desti
>

10169 <
bOfft
>8</bitOffset>

10170 <
bWidth
>1</bitWidth>

10171 </
fld
>

10172 <
fld
>

10173 <
me
>
IDR7
</name>

10174 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10175 0..15)</
desti
>

10176 <
bOfft
>7</bitOffset>

10177 <
bWidth
>1</bitWidth>

10178 </
fld
>

10179 <
fld
>

10180 <
me
>
IDR6
</name>

10181 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10182 0..15)</
desti
>

10183 <
bOfft
>6</bitOffset>

10184 <
bWidth
>1</bitWidth>

10185 </
fld
>

10186 <
fld
>

10187 <
me
>
IDR5
</name>

10188 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10189 0..15)</
desti
>

10190 <
bOfft
>5</bitOffset>

10191 <
bWidth
>1</bitWidth>

10192 </
fld
>

10193 <
fld
>

10194 <
me
>
IDR4
</name>

10195 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10196 0..15)</
desti
>

10197 <
bOfft
>4</bitOffset>

10198 <
bWidth
>1</bitWidth>

10199 </
fld
>

10200 <
fld
>

10201 <
me
>
IDR3
</name>

10202 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10203 0..15)</
desti
>

10204 <
bOfft
>3</bitOffset>

10205 <
bWidth
>1</bitWidth>

10206 </
fld
>

10207 <
fld
>

10208 <
me
>
IDR2
</name>

10209 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10210 0..15)</
desti
>

10211 <
bOfft
>2</bitOffset>

10212 <
bWidth
>1</bitWidth>

10213 </
fld
>

10214 <
fld
>

10215 <
me
>
IDR1
</name>

10216 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10217 0..15)</
desti
>

10218 <
bOfft
>1</bitOffset>

10219 <
bWidth
>1</bitWidth>

10220 </
fld
>

10221 <
fld
>

10222 <
me
>
IDR0
</name>

10223 <
desti
>
Pt
 
put
 
	`da
 (
y
 =

10224 0..15)</
desti
>

10225 <
bOfft
>0</bitOffset>

10226 <
bWidth
>1</bitWidth>

10227 </
fld
>

10228 </
flds
>

10231 <
me
>
ODR
</name>

10232 <
diyName
>
ODR
</displayName>

10233 <
desti
>
GPIO
 
pt
 
ouut
 
da
 </description>

10234 <
addssOfft
>0x14</addressOffset>

10235 <
size
>0x20</size>

10236 <
acss
>
ad
-
wre
</access>

10237 <
tVue
>0x00000000</resetValue>

10238 <
flds
>

10239 <
fld
>

10240 <
me
>
ODR15
</name>

10241 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10242 0..15)</
desti
>

10243 <
bOfft
>15</bitOffset>

10244 <
bWidth
>1</bitWidth>

10245 </
fld
>

10246 <
fld
>

10247 <
me
>
ODR14
</name>

10248 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10249 0..15)</
desti
>

10250 <
bOfft
>14</bitOffset>

10251 <
bWidth
>1</bitWidth>

10252 </
fld
>

10253 <
fld
>

10254 <
me
>
ODR13
</name>

10255 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10256 0..15)</
desti
>

10257 <
bOfft
>13</bitOffset>

10258 <
bWidth
>1</bitWidth>

10259 </
fld
>

10260 <
fld
>

10261 <
me
>
ODR12
</name>

10262 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10263 0..15)</
desti
>

10264 <
bOfft
>12</bitOffset>

10265 <
bWidth
>1</bitWidth>

10266 </
fld
>

10267 <
fld
>

10268 <
me
>
ODR11
</name>

10269 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10270 0..15)</
desti
>

10271 <
bOfft
>11</bitOffset>

10272 <
bWidth
>1</bitWidth>

10273 </
fld
>

10274 <
fld
>

10275 <
me
>
ODR10
</name>

10276 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10277 0..15)</
desti
>

10278 <
bOfft
>10</bitOffset>

10279 <
bWidth
>1</bitWidth>

10280 </
fld
>

10281 <
fld
>

10282 <
me
>
ODR9
</name>

10283 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10284 0..15)</
desti
>

10285 <
bOfft
>9</bitOffset>

10286 <
bWidth
>1</bitWidth>

10287 </
fld
>

10288 <
fld
>

10289 <
me
>
ODR8
</name>

10290 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10291 0..15)</
desti
>

10292 <
bOfft
>8</bitOffset>

10293 <
bWidth
>1</bitWidth>

10294 </
fld
>

10295 <
fld
>

10296 <
me
>
ODR7
</name>

10297 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10298 0..15)</
desti
>

10299 <
bOfft
>7</bitOffset>

10300 <
bWidth
>1</bitWidth>

10301 </
fld
>

10302 <
fld
>

10303 <
me
>
ODR6
</name>

10304 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10305 0..15)</
desti
>

10306 <
bOfft
>6</bitOffset>

10307 <
bWidth
>1</bitWidth>

10308 </
fld
>

10309 <
fld
>

10310 <
me
>
ODR5
</name>

10311 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10312 0..15)</
desti
>

10313 <
bOfft
>5</bitOffset>

10314 <
bWidth
>1</bitWidth>

10315 </
fld
>

10316 <
fld
>

10317 <
me
>
ODR4
</name>

10318 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10319 0..15)</
desti
>

10320 <
bOfft
>4</bitOffset>

10321 <
bWidth
>1</bitWidth>

10322 </
fld
>

10323 <
fld
>

10324 <
me
>
ODR3
</name>

10325 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10326 0..15)</
desti
>

10327 <
bOfft
>3</bitOffset>

10328 <
bWidth
>1</bitWidth>

10329 </
fld
>

10330 <
fld
>

10331 <
me
>
ODR2
</name>

10332 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10333 0..15)</
desti
>

10334 <
bOfft
>2</bitOffset>

10335 <
bWidth
>1</bitWidth>

10336 </
fld
>

10337 <
fld
>

10338 <
me
>
ODR1
</name>

10339 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10340 0..15)</
desti
>

10341 <
bOfft
>1</bitOffset>

10342 <
bWidth
>1</bitWidth>

10343 </
fld
>

10344 <
fld
>

10345 <
me
>
ODR0
</name>

10346 <
desti
>
Pt
 
ouut
 
	`da
 (
y
 =

10347 0..15)</
desti
>

10348 <
bOfft
>0</bitOffset>

10349 <
bWidth
>1</bitWidth>

10350 </
fld
>

10351 </
flds
>

10354 <
me
>
BSRR
</name>

10355 <
diyName
>
BSRR
</displayName>

10356 <
desti
>
GPIO
 
pt
 
b
 
t
/
t


10357 </
desti
>

10358 <
addssOfft
>0x18</addressOffset>

10359 <
size
>0x20</size>

10360 <
acss
>
wre
-
ly
</access>

10361 <
tVue
>0x00000000</resetValue>

10362 <
flds
>

10363 <
fld
>

10364 <
me
>
BR15
</name>

10365 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10366 0..15)</
desti
>

10367 <
bOfft
>31</bitOffset>

10368 <
bWidth
>1</bitWidth>

10369 </
fld
>

10370 <
fld
>

10371 <
me
>
BR14
</name>

10372 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10373 0..15)</
desti
>

10374 <
bOfft
>30</bitOffset>

10375 <
bWidth
>1</bitWidth>

10376 </
fld
>

10377 <
fld
>

10378 <
me
>
BR13
</name>

10379 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10380 0..15)</
desti
>

10381 <
bOfft
>29</bitOffset>

10382 <
bWidth
>1</bitWidth>

10383 </
fld
>

10384 <
fld
>

10385 <
me
>
BR12
</name>

10386 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10387 0..15)</
desti
>

10388 <
bOfft
>28</bitOffset>

10389 <
bWidth
>1</bitWidth>

10390 </
fld
>

10391 <
fld
>

10392 <
me
>
BR11
</name>

10393 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10394 0..15)</
desti
>

10395 <
bOfft
>27</bitOffset>

10396 <
bWidth
>1</bitWidth>

10397 </
fld
>

10398 <
fld
>

10399 <
me
>
BR10
</name>

10400 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10401 0..15)</
desti
>

10402 <
bOfft
>26</bitOffset>

10403 <
bWidth
>1</bitWidth>

10404 </
fld
>

10405 <
fld
>

10406 <
me
>
BR9
</name>

10407 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10408 0..15)</
desti
>

10409 <
bOfft
>25</bitOffset>

10410 <
bWidth
>1</bitWidth>

10411 </
fld
>

10412 <
fld
>

10413 <
me
>
BR8
</name>

10414 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10415 0..15)</
desti
>

10416 <
bOfft
>24</bitOffset>

10417 <
bWidth
>1</bitWidth>

10418 </
fld
>

10419 <
fld
>

10420 <
me
>
BR7
</name>

10421 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10422 0..15)</
desti
>

10423 <
bOfft
>23</bitOffset>

10424 <
bWidth
>1</bitWidth>

10425 </
fld
>

10426 <
fld
>

10427 <
me
>
BR6
</name>

10428 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10429 0..15)</
desti
>

10430 <
bOfft
>22</bitOffset>

10431 <
bWidth
>1</bitWidth>

10432 </
fld
>

10433 <
fld
>

10434 <
me
>
BR5
</name>

10435 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10436 0..15)</
desti
>

10437 <
bOfft
>21</bitOffset>

10438 <
bWidth
>1</bitWidth>

10439 </
fld
>

10440 <
fld
>

10441 <
me
>
BR4
</name>

10442 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10443 0..15)</
desti
>

10444 <
bOfft
>20</bitOffset>

10445 <
bWidth
>1</bitWidth>

10446 </
fld
>

10447 <
fld
>

10448 <
me
>
BR3
</name>

10449 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10450 0..15)</
desti
>

10451 <
bOfft
>19</bitOffset>

10452 <
bWidth
>1</bitWidth>

10453 </
fld
>

10454 <
fld
>

10455 <
me
>
BR2
</name>

10456 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10457 0..15)</
desti
>

10458 <
bOfft
>18</bitOffset>

10459 <
bWidth
>1</bitWidth>

10460 </
fld
>

10461 <
fld
>

10462 <
me
>
BR1
</name>

10463 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
 =

10464 0..15)</
desti
>

10465 <
bOfft
>17</bitOffset>

10466 <
bWidth
>1</bitWidth>

10467 </
fld
>

10468 <
fld
>

10469 <
me
>
BR0
</name>

10470 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10471 0..15)</
desti
>

10472 <
bOfft
>16</bitOffset>

10473 <
bWidth
>1</bitWidth>

10474 </
fld
>

10475 <
fld
>

10476 <
me
>
BS15
</name>

10477 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10478 0..15)</
desti
>

10479 <
bOfft
>15</bitOffset>

10480 <
bWidth
>1</bitWidth>

10481 </
fld
>

10482 <
fld
>

10483 <
me
>
BS14
</name>

10484 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10485 0..15)</
desti
>

10486 <
bOfft
>14</bitOffset>

10487 <
bWidth
>1</bitWidth>

10488 </
fld
>

10489 <
fld
>

10490 <
me
>
BS13
</name>

10491 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10492 0..15)</
desti
>

10493 <
bOfft
>13</bitOffset>

10494 <
bWidth
>1</bitWidth>

10495 </
fld
>

10496 <
fld
>

10497 <
me
>
BS12
</name>

10498 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10499 0..15)</
desti
>

10500 <
bOfft
>12</bitOffset>

10501 <
bWidth
>1</bitWidth>

10502 </
fld
>

10503 <
fld
>

10504 <
me
>
BS11
</name>

10505 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10506 0..15)</
desti
>

10507 <
bOfft
>11</bitOffset>

10508 <
bWidth
>1</bitWidth>

10509 </
fld
>

10510 <
fld
>

10511 <
me
>
BS10
</name>

10512 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10513 0..15)</
desti
>

10514 <
bOfft
>10</bitOffset>

10515 <
bWidth
>1</bitWidth>

10516 </
fld
>

10517 <
fld
>

10518 <
me
>
BS9
</name>

10519 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10520 0..15)</
desti
>

10521 <
bOfft
>9</bitOffset>

10522 <
bWidth
>1</bitWidth>

10523 </
fld
>

10524 <
fld
>

10525 <
me
>
BS8
</name>

10526 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10527 0..15)</
desti
>

10528 <
bOfft
>8</bitOffset>

10529 <
bWidth
>1</bitWidth>

10530 </
fld
>

10531 <
fld
>

10532 <
me
>
BS7
</name>

10533 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10534 0..15)</
desti
>

10535 <
bOfft
>7</bitOffset>

10536 <
bWidth
>1</bitWidth>

10537 </
fld
>

10538 <
fld
>

10539 <
me
>
BS6
</name>

10540 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10541 0..15)</
desti
>

10542 <
bOfft
>6</bitOffset>

10543 <
bWidth
>1</bitWidth>

10544 </
fld
>

10545 <
fld
>

10546 <
me
>
BS5
</name>

10547 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10548 0..15)</
desti
>

10549 <
bOfft
>5</bitOffset>

10550 <
bWidth
>1</bitWidth>

10551 </
fld
>

10552 <
fld
>

10553 <
me
>
BS4
</name>

10554 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10555 0..15)</
desti
>

10556 <
bOfft
>4</bitOffset>

10557 <
bWidth
>1</bitWidth>

10558 </
fld
>

10559 <
fld
>

10560 <
me
>
BS3
</name>

10561 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10562 0..15)</
desti
>

10563 <
bOfft
>3</bitOffset>

10564 <
bWidth
>1</bitWidth>

10565 </
fld
>

10566 <
fld
>

10567 <
me
>
BS2
</name>

10568 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10569 0..15)</
desti
>

10570 <
bOfft
>2</bitOffset>

10571 <
bWidth
>1</bitWidth>

10572 </
fld
>

10573 <
fld
>

10574 <
me
>
BS1
</name>

10575 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10576 0..15)</
desti
>

10577 <
bOfft
>1</bitOffset>

10578 <
bWidth
>1</bitWidth>

10579 </
fld
>

10580 <
fld
>

10581 <
me
>
BS0
</name>

10582 <
desti
>
Pt
 
x
 
t
 
b
 
	`y
 (
y
=

10583 0..15)</
desti
>

10584 <
bOfft
>0</bitOffset>

10585 <
bWidth
>1</bitWidth>

10586 </
fld
>

10587 </
flds
>

10590 <
me
>
LCKR
</name>

10591 <
diyName
>
LCKR
</displayName>

10592 <
desti
>
GPIO
 
pt
 
cfiguti
 
lock


10593 </
desti
>

10594 <
addssOfft
>0x1C</addressOffset>

10595 <
size
>0x20</size>

10596 <
acss
>
ad
-
wre
</access>

10597 <
tVue
>0x00000000</resetValue>

10598 <
flds
>

10599 <
fld
>

10600 <
me
>
LCKK
</name>

10601 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10602 0..15)</
desti
>

10603 <
bOfft
>16</bitOffset>

10604 <
bWidth
>1</bitWidth>

10605 </
fld
>

10606 <
fld
>

10607 <
me
>
LCK15
</name>

10608 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10609 0..15)</
desti
>

10610 <
bOfft
>15</bitOffset>

10611 <
bWidth
>1</bitWidth>

10612 </
fld
>

10613 <
fld
>

10614 <
me
>
LCK14
</name>

10615 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10616 0..15)</
desti
>

10617 <
bOfft
>14</bitOffset>

10618 <
bWidth
>1</bitWidth>

10619 </
fld
>

10620 <
fld
>

10621 <
me
>
LCK13
</name>

10622 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10623 0..15)</
desti
>

10624 <
bOfft
>13</bitOffset>

10625 <
bWidth
>1</bitWidth>

10626 </
fld
>

10627 <
fld
>

10628 <
me
>
LCK12
</name>

10629 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10630 0..15)</
desti
>

10631 <
bOfft
>12</bitOffset>

10632 <
bWidth
>1</bitWidth>

10633 </
fld
>

10634 <
fld
>

10635 <
me
>
LCK11
</name>

10636 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10637 0..15)</
desti
>

10638 <
bOfft
>11</bitOffset>

10639 <
bWidth
>1</bitWidth>

10640 </
fld
>

10641 <
fld
>

10642 <
me
>
LCK10
</name>

10643 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10644 0..15)</
desti
>

10645 <
bOfft
>10</bitOffset>

10646 <
bWidth
>1</bitWidth>

10647 </
fld
>

10648 <
fld
>

10649 <
me
>
LCK9
</name>

10650 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10651 0..15)</
desti
>

10652 <
bOfft
>9</bitOffset>

10653 <
bWidth
>1</bitWidth>

10654 </
fld
>

10655 <
fld
>

10656 <
me
>
LCK8
</name>

10657 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10658 0..15)</
desti
>

10659 <
bOfft
>8</bitOffset>

10660 <
bWidth
>1</bitWidth>

10661 </
fld
>

10662 <
fld
>

10663 <
me
>
LCK7
</name>

10664 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10665 0..15)</
desti
>

10666 <
bOfft
>7</bitOffset>

10667 <
bWidth
>1</bitWidth>

10668 </
fld
>

10669 <
fld
>

10670 <
me
>
LCK6
</name>

10671 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10672 0..15)</
desti
>

10673 <
bOfft
>6</bitOffset>

10674 <
bWidth
>1</bitWidth>

10675 </
fld
>

10676 <
fld
>

10677 <
me
>
LCK5
</name>

10678 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10679 0..15)</
desti
>

10680 <
bOfft
>5</bitOffset>

10681 <
bWidth
>1</bitWidth>

10682 </
fld
>

10683 <
fld
>

10684 <
me
>
LCK4
</name>

10685 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10686 0..15)</
desti
>

10687 <
bOfft
>4</bitOffset>

10688 <
bWidth
>1</bitWidth>

10689 </
fld
>

10690 <
fld
>

10691 <
me
>
LCK3
</name>

10692 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10693 0..15)</
desti
>

10694 <
bOfft
>3</bitOffset>

10695 <
bWidth
>1</bitWidth>

10696 </
fld
>

10697 <
fld
>

10698 <
me
>
LCK2
</name>

10699 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10700 0..15)</
desti
>

10701 <
bOfft
>2</bitOffset>

10702 <
bWidth
>1</bitWidth>

10703 </
fld
>

10704 <
fld
>

10705 <
me
>
LCK1
</name>

10706 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10707 0..15)</
desti
>

10708 <
bOfft
>1</bitOffset>

10709 <
bWidth
>1</bitWidth>

10710 </
fld
>

10711 <
fld
>

10712 <
me
>
LCK0
</name>

10713 <
desti
>
Pt
 
x
 
lock
 
b
 
	`y
 (
y
=

10714 0..15)</
desti
>

10715 <
bOfft
>0</bitOffset>

10716 <
bWidth
>1</bitWidth>

10717 </
fld
>

10718 </
flds
>

10721 <
me
>
AFRL
</name>

10722 <
diyName
>
AFRL
</displayName>

10723 <
desti
>
GPIO
 
e
 
funi
 
low


10724 </
desti
>

10725 <
addssOfft
>0x20</addressOffset>

10726 <
size
>0x20</size>

10727 <
acss
>
ad
-
wre
</access>

10728 <
tVue
>0x00000000</resetValue>

10729 <
flds
>

10730 <
fld
>

10731 <
me
>
AFRL7
</name>

10732 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10733 
b
 
	`y
 (
y
 = 0..7)</
desti
>

10734 <
bOfft
>28</bitOffset>

10735 <
bWidth
>4</bitWidth>

10736 </
fld
>

10737 <
fld
>

10738 <
me
>
AFRL6
</name>

10739 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10740 
b
 
	`y
 (
y
 = 0..7)</
desti
>

10741 <
bOfft
>24</bitOffset>

10742 <
bWidth
>4</bitWidth>

10743 </
fld
>

10744 <
fld
>

10745 <
me
>
AFRL5
</name>

10746 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10747 
b
 
	`y
 (
y
 = 0..7)</
desti
>

10748 <
bOfft
>20</bitOffset>

10749 <
bWidth
>4</bitWidth>

10750 </
fld
>

10751 <
fld
>

10752 <
me
>
AFRL4
</name>

10753 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10754 
b
 
	`y
 (
y
 = 0..7)</
desti
>

10755 <
bOfft
>16</bitOffset>

10756 <
bWidth
>4</bitWidth>

10757 </
fld
>

10758 <
fld
>

10759 <
me
>
AFRL3
</name>

10760 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10761 
b
 
	`y
 (
y
 = 0..7)</
desti
>

10762 <
bOfft
>12</bitOffset>

10763 <
bWidth
>4</bitWidth>

10764 </
fld
>

10765 <
fld
>

10766 <
me
>
AFRL2
</name>

10767 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10768 
b
 
	`y
 (
y
 = 0..7)</
desti
>

10769 <
bOfft
>8</bitOffset>

10770 <
bWidth
>4</bitWidth>

10771 </
fld
>

10772 <
fld
>

10773 <
me
>
AFRL1
</name>

10774 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10775 
b
 
	`y
 (
y
 = 0..7)</
desti
>

10776 <
bOfft
>4</bitOffset>

10777 <
bWidth
>4</bitWidth>

10778 </
fld
>

10779 <
fld
>

10780 <
me
>
AFRL0
</name>

10781 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10782 
b
 
	`y
 (
y
 = 0..7)</
desti
>

10783 <
bOfft
>0</bitOffset>

10784 <
bWidth
>4</bitWidth>

10785 </
fld
>

10786 </
flds
>

10789 <
me
>
AFRH
</name>

10790 <
diyName
>
AFRH
</displayName>

10791 <
desti
>
GPIO
 
e
 
funi
 
high


10792 </
desti
>

10793 <
addssOfft
>0x24</addressOffset>

10794 <
size
>0x20</size>

10795 <
acss
>
ad
-
wre
</access>

10796 <
tVue
>0x00000000</resetValue>

10797 <
flds
>

10798 <
fld
>

10799 <
me
>
AFRH15
</name>

10800 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10801 
b
 
	`y
 (
y
 = 8..15)</
desti
>

10802 <
bOfft
>28</bitOffset>

10803 <
bWidth
>4</bitWidth>

10804 </
fld
>

10805 <
fld
>

10806 <
me
>
AFRH14
</name>

10807 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10808 
b
 
	`y
 (
y
 = 8..15)</
desti
>

10809 <
bOfft
>24</bitOffset>

10810 <
bWidth
>4</bitWidth>

10811 </
fld
>

10812 <
fld
>

10813 <
me
>
AFRH13
</name>

10814 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10815 
b
 
	`y
 (
y
 = 8..15)</
desti
>

10816 <
bOfft
>20</bitOffset>

10817 <
bWidth
>4</bitWidth>

10818 </
fld
>

10819 <
fld
>

10820 <
me
>
AFRH12
</name>

10821 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10822 
b
 
	`y
 (
y
 = 8..15)</
desti
>

10823 <
bOfft
>16</bitOffset>

10824 <
bWidth
>4</bitWidth>

10825 </
fld
>

10826 <
fld
>

10827 <
me
>
AFRH11
</name>

10828 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10829 
b
 
	`y
 (
y
 = 8..15)</
desti
>

10830 <
bOfft
>12</bitOffset>

10831 <
bWidth
>4</bitWidth>

10832 </
fld
>

10833 <
fld
>

10834 <
me
>
AFRH10
</name>

10835 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10836 
b
 
	`y
 (
y
 = 8..15)</
desti
>

10837 <
bOfft
>8</bitOffset>

10838 <
bWidth
>4</bitWidth>

10839 </
fld
>

10840 <
fld
>

10841 <
me
>
AFRH9
</name>

10842 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10843 
b
 
	`y
 (
y
 = 8..15)</
desti
>

10844 <
bOfft
>4</bitOffset>

10845 <
bWidth
>4</bitWidth>

10846 </
fld
>

10847 <
fld
>

10848 <
me
>
AFRH8
</name>

10849 <
desti
>
Aɔǋ
 
funi
 
i
 
pt
 
x


10850 
b
 
	`y
 (
y
 = 8..15)</
desti
>

10851 <
bOfft
>0</bitOffset>

10852 <
bWidth
>4</bitWidth>

10853 </
fld
>

10854 </
flds
>

10856 </
gis
>

10857 </
rh
>

10858 <
rh
>

10859 <
me
>
SYSCFG
</name>

10860 <
desti
>
Syem
 
cfiguti
 
cڌr
</description>

10861 <
groupName
>
SYSCFG
</groupName>

10862 <
baAddss
>0x40013800</baseAddress>

10863 <
addssBlock
>

10864 <
offt
>0x0</offset>

10865 <
size
>0x400</size>

10866 <
uge
>
gis
</usage>

10867 </
addssBlock
>

10868 <
gis
>

10870 <
me
>
MEMRM
</name>

10871 <
diyName
>
MEMRM
</displayName>

10872 <
desti
>
memy
 
m
 </description>

10873 <
addssOfft
>0x0</addressOffset>

10874 <
size
>0x20</size>

10875 <
acss
>
ad
-
wre
</access>

10876 <
tVue
>0x00000000</resetValue>

10877 <
flds
>

10878 <
fld
>

10879 <
me
>
MEM_MODE
</name>

10880 <
desti
>
MEM_MODE
</description>

10881 <
bOfft
>0</bitOffset>

10882 <
bWidth
>2</bitWidth>

10883 </
fld
>

10884 </
flds
>

10887 <
me
>
PMC
</name>

10888 <
diyName
>
PMC
</displayName>

10889 <
desti
>
rh
 
mode
 
cfiguti


10890 </
desti
>

10891 <
addssOfft
>0x4</addressOffset>

10892 <
size
>0x20</size>

10893 <
acss
>
ad
-
wre
</access>

10894 <
tVue
>0x00000000</resetValue>

10895 <
flds
>

10896 <
fld
>

10897 <
me
>
MII_RMII_SEL
</name>

10898 <
desti
>
Etht
 
PHY
 
r


10899 
i
</
desti
>

10900 <
bOfft
>23</bitOffset>

10901 <
bWidth
>1</bitWidth>

10902 </
fld
>

10903 </
flds
>

10906 <
me
>
EXTICR1
</name>

10907 <
diyName
>
EXTICR1
</displayName>

10908 <
desti
>
ex
 
u
 
cfiguti
 

10909 1</
desti
>

10910 <
addssOfft
>0x8</addressOffset>

10911 <
size
>0x20</size>

10912 <
acss
>
ad
-
wre
</access>

10913 <
tVue
>0x0000</resetValue>

10914 <
flds
>

10915 <
fld
>

10916 <
me
>
EXTI3
</name>

10917 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 0 
to


10918 3)</
desti
>

10919 <
bOfft
>12</bitOffset>

10920 <
bWidth
>4</bitWidth>

10921 </
fld
>

10922 <
fld
>

10923 <
me
>
EXTI2
</name>

10924 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 0 
to


10925 3)</
desti
>

10926 <
bOfft
>8</bitOffset>

10927 <
bWidth
>4</bitWidth>

10928 </
fld
>

10929 <
fld
>

10930 <
me
>
EXTI1
</name>

10931 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 0 
to


10932 3)</
desti
>

10933 <
bOfft
>4</bitOffset>

10934 <
bWidth
>4</bitWidth>

10935 </
fld
>

10936 <
fld
>

10937 <
me
>
EXTI0
</name>

10938 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 0 
to


10939 3)</
desti
>

10940 <
bOfft
>0</bitOffset>

10941 <
bWidth
>4</bitWidth>

10942 </
fld
>

10943 </
flds
>

10946 <
me
>
EXTICR2
</name>

10947 <
diyName
>
EXTICR2
</displayName>

10948 <
desti
>
ex
 
u
 
cfiguti
 

10949 2</
desti
>

10950 <
addssOfft
>0xC</addressOffset>

10951 <
size
>0x20</size>

10952 <
acss
>
ad
-
wre
</access>

10953 <
tVue
>0x0000</resetValue>

10954 <
flds
>

10955 <
fld
>

10956 <
me
>
EXTI7
</name>

10957 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 4 
to


10958 7)</
desti
>

10959 <
bOfft
>12</bitOffset>

10960 <
bWidth
>4</bitWidth>

10961 </
fld
>

10962 <
fld
>

10963 <
me
>
EXTI6
</name>

10964 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 4 
to


10965 7)</
desti
>

10966 <
bOfft
>8</bitOffset>

10967 <
bWidth
>4</bitWidth>

10968 </
fld
>

10969 <
fld
>

10970 <
me
>
EXTI5
</name>

10971 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 4 
to


10972 7)</
desti
>

10973 <
bOfft
>4</bitOffset>

10974 <
bWidth
>4</bitWidth>

10975 </
fld
>

10976 <
fld
>

10977 <
me
>
EXTI4
</name>

10978 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 4 
to


10979 7)</
desti
>

10980 <
bOfft
>0</bitOffset>

10981 <
bWidth
>4</bitWidth>

10982 </
fld
>

10983 </
flds
>

10986 <
me
>
EXTICR3
</name>

10987 <
diyName
>
EXTICR3
</displayName>

10988 <
desti
>
ex
 
u
 
cfiguti
 

10989 3</
desti
>

10990 <
addssOfft
>0x10</addressOffset>

10991 <
size
>0x20</size>

10992 <
acss
>
ad
-
wre
</access>

10993 <
tVue
>0x0000</resetValue>

10994 <
flds
>

10995 <
fld
>

10996 <
me
>
EXTI11
</name>

10997 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 8 
to


10998 11)</
desti
>

10999 <
bOfft
>12</bitOffset>

11000 <
bWidth
>4</bitWidth>

11001 </
fld
>

11002 <
fld
>

11003 <
me
>
EXTI10
</name>

11004 <
desti
>
EXTI10
</description>

11005 <
bOfft
>8</bitOffset>

11006 <
bWidth
>4</bitWidth>

11007 </
fld
>

11008 <
fld
>

11009 <
me
>
EXTI9
</name>

11010 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 8 
to


11011 11)</
desti
>

11012 <
bOfft
>4</bitOffset>

11013 <
bWidth
>4</bitWidth>

11014 </
fld
>

11015 <
fld
>

11016 <
me
>
EXTI8
</name>

11017 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 8 
to


11018 11)</
desti
>

11019 <
bOfft
>0</bitOffset>

11020 <
bWidth
>4</bitWidth>

11021 </
fld
>

11022 </
flds
>

11025 <
me
>
EXTICR4
</name>

11026 <
diyName
>
EXTICR4
</displayName>

11027 <
desti
>
ex
 
u
 
cfiguti
 

11028 4</
desti
>

11029 <
addssOfft
>0x14</addressOffset>

11030 <
size
>0x20</size>

11031 <
acss
>
ad
-
wre
</access>

11032 <
tVue
>0x0000</resetValue>

11033 <
flds
>

11034 <
fld
>

11035 <
me
>
EXTI15
</name>

11036 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 12 
to


11037 15)</
desti
>

11038 <
bOfft
>12</bitOffset>

11039 <
bWidth
>4</bitWidth>

11040 </
fld
>

11041 <
fld
>

11042 <
me
>
EXTI14
</name>

11043 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 12 
to


11044 15)</
desti
>

11045 <
bOfft
>8</bitOffset>

11046 <
bWidth
>4</bitWidth>

11047 </
fld
>

11048 <
fld
>

11049 <
me
>
EXTI13
</name>

11050 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 12 
to


11051 15)</
desti
>

11052 <
bOfft
>4</bitOffset>

11053 <
bWidth
>4</bitWidth>

11054 </
fld
>

11055 <
fld
>

11056 <
me
>
EXTI12
</name>

11057 <
desti
>
EXTI
 
x
 
	`cfiguti
 (x = 12 
to


11058 15)</
desti
>

11059 <
bOfft
>0</bitOffset>

11060 <
bWidth
>4</bitWidth>

11061 </
fld
>

11062 </
flds
>

11065 <
me
>
CMPCR
</name>

11066 <
diyName
>
CMPCR
</displayName>

11067 <
desti
>
Comnti
 

 
cڌ


11068 </
desti
>

11069 <
addssOfft
>0x20</addressOffset>

11070 <
size
>0x20</size>

11071 <
acss
>
ad
-
ly
</access>

11072 <
tVue
>0x00000000</resetValue>

11073 <
flds
>

11074 <
fld
>

11075 <
me
>
READY
</name>

11076 <
desti
>
READY
</description>

11077 <
bOfft
>8</bitOffset>

11078 <
bWidth
>1</bitWidth>

11079 </
fld
>

11080 <
fld
>

11081 <
me
>
CMP_PD
</name>

11082 <
desti
>
Comnti
 



11083 
pow
-
down
</
desti
>

11084 <
bOfft
>0</bitOffset>

11085 <
bWidth
>1</bitWidth>

11086 </
fld
>

11087 </
flds
>

11089 </
gis
>

11090 </
rh
>

11091 <
rh
>

11092 <
me
>
SPI1
</name>

11093 <
desti
>
Sl
 
rh
 
r
</description>

11094 <
groupName
>
SPI
</groupName>

11095 <
baAddss
>0x40013000</baseAddress>

11096 <
addssBlock
>

11097 <
offt
>0x0</offset>

11098 <
size
>0x400</size>

11099 <
uge
>
gis
</usage>

11100 </
addssBlock
>

11101 <
u
>

11102 <
me
>
SPI1_IRQ
</name>

11103 <
desti
>
SPI1
 
glob
 
u
</description>

11104 <
vue
>35</value>

11105 </
u
>

11106 <
gis
>

11108 <
me
>
CR1
</name>

11109 <
diyName
>
CR1
</displayName>

11110 <
desti
>
cڌ
 1</description>

11111 <
addssOfft
>0x0</addressOffset>

11112 <
size
>0x20</size>

11113 <
acss
>
ad
-
wre
</access>

11114 <
tVue
>0x0000</resetValue>

11115 <
flds
>

11116 <
fld
>

11117 <
me
>
BIDIMODE
</name>

11118 <
desti
>
Bideiڮ
 
da
 
mode


11119 
ab
</
desti
>

11120 <
bOfft
>15</bitOffset>

11121 <
bWidth
>1</bitWidth>

11122 </
fld
>

11123 <
fld
>

11124 <
me
>
BIDIOE
</name>

11125 <
desti
>
Ouut
 
ab
 

 
bideiڮ


11126 
mode
</
desti
>

11127 <
bOfft
>14</bitOffset>

11128 <
bWidth
>1</bitWidth>

11129 </
fld
>

11130 <
fld
>

11131 <
me
>
CRCEN
</name>

11132 <
desti
>
Hdwe
 
CRC
 
lcuti


11133 
ab
</
desti
>

11134 <
bOfft
>13</bitOffset>

11135 <
bWidth
>1</bitWidth>

11136 </
fld
>

11137 <
fld
>

11138 <
me
>
CRCNEXT
</name>

11139 <
desti
>
CRC
 
sr
 
xt
</description>

11140 <
bOfft
>12</bitOffset>

11141 <
bWidth
>1</bitWidth>

11142 </
fld
>

11143 <
fld
>

11144 <
me
>
DFF
</name>

11145 <
desti
>
Da
 
ame
 
fm
</description>

11146 <
bOfft
>11</bitOffset>

11147 <
bWidth
>1</bitWidth>

11148 </
fld
>

11149 <
fld
>

11150 <
me
>
RXONLY
</name>

11151 <
desti
>
Reive
 
ly
</description>

11152 <
bOfft
>10</bitOffset>

11153 <
bWidth
>1</bitWidth>

11154 </
fld
>

11155 <
fld
>

11156 <
me
>
SSM
</name>

11157 <
desti
>
Sowe
 
ave
 
magemt
</description>

11158 <
bOfft
>9</bitOffset>

11159 <
bWidth
>1</bitWidth>

11160 </
fld
>

11161 <
fld
>

11162 <
me
>
SSI
</name>

11163 <
desti
>
Il
 
ave
 

</description>

11164 <
bOfft
>8</bitOffset>

11165 <
bWidth
>1</bitWidth>

11166 </
fld
>

11167 <
fld
>

11168 <
me
>
LSBFIRST
</name>

11169 <
desti
>
Fme
 
fm
</description>

11170 <
bOfft
>7</bitOffset>

11171 <
bWidth
>1</bitWidth>

11172 </
fld
>

11173 <
fld
>

11174 <
me
>
SPE
</name>

11175 <
desti
>
SPI
 
ab
</description>

11176 <
bOfft
>6</bitOffset>

11177 <
bWidth
>1</bitWidth>

11178 </
fld
>

11179 <
fld
>

11180 <
me
>
BR
</name>

11181 <
desti
>
Baud
 

 
cڌ
</description>

11182 <
bOfft
>3</bitOffset>

11183 <
bWidth
>3</bitWidth>

11184 </
fld
>

11185 <
fld
>

11186 <
me
>
MSTR
</name>

11187 <
desti
>
Ma
 
i
</description>

11188 <
bOfft
>2</bitOffset>

11189 <
bWidth
>1</bitWidth>

11190 </
fld
>

11191 <
fld
>

11192 <
me
>
CPOL
</name>

11193 <
desti
>
Clock
 
pެy
</description>

11194 <
bOfft
>1</bitOffset>

11195 <
bWidth
>1</bitWidth>

11196 </
fld
>

11197 <
fld
>

11198 <
me
>
CPHA
</name>

11199 <
desti
>
Clock
 
pha
</description>

11200 <
bOfft
>0</bitOffset>

11201 <
bWidth
>1</bitWidth>

11202 </
fld
>

11203 </
flds
>

11206 <
me
>
CR2
</name>

11207 <
diyName
>
CR2
</displayName>

11208 <
desti
>
cڌ
 2</description>

11209 <
addssOfft
>0x4</addressOffset>

11210 <
size
>0x20</size>

11211 <
acss
>
ad
-
wre
</access>

11212 <
tVue
>0x0000</resetValue>

11213 <
flds
>

11214 <
fld
>

11215 <
me
>
TXEIE
</name>

11216 <
desti
>
Tx
 
bufr
 
emy
 
u


11217 
ab
</
desti
>

11218 <
bOfft
>7</bitOffset>

11219 <
bWidth
>1</bitWidth>

11220 </
fld
>

11221 <
fld
>

11222 <
me
>
RXNEIE
</name>

11223 <
desti
>
RX
 
bufr
 
n
 
emy
 
u


11224 
ab
</
desti
>

11225 <
bOfft
>6</bitOffset>

11226 <
bWidth
>1</bitWidth>

11227 </
fld
>

11228 <
fld
>

11229 <
me
>
ERRIE
</name>

11230 <
desti
>
E
 
u
 
ab
</description>

11231 <
bOfft
>5</bitOffset>

11232 <
bWidth
>1</bitWidth>

11233 </
fld
>

11234 <
fld
>

11235 <
me
>
FRF
</name>

11236 <
desti
>
Fme
 
fm
</description>

11237 <
bOfft
>4</bitOffset>

11238 <
bWidth
>1</bitWidth>

11239 </
fld
>

11240 <
fld
>

11241 <
me
>
SSOE
</name>

11242 <
desti
>
SS
 
ouut
 
ab
</description>

11243 <
bOfft
>2</bitOffset>

11244 <
bWidth
>1</bitWidth>

11245 </
fld
>

11246 <
fld
>

11247 <
me
>
TXDMAEN
</name>

11248 <
desti
>
Tx
 
bufr
 
DMA
 
ab
</description>

11249 <
bOfft
>1</bitOffset>

11250 <
bWidth
>1</bitWidth>

11251 </
fld
>

11252 <
fld
>

11253 <
me
>
RXDMAEN
</name>

11254 <
desti
>
Rx
 
bufr
 
DMA
 
ab
</description>

11255 <
bOfft
>0</bitOffset>

11256 <
bWidth
>1</bitWidth>

11257 </
fld
>

11258 </
flds
>

11261 <
me
>
SR
</name>

11262 <
diyName
>
SR
</displayName>

11263 <
desti
>
us
 </description>

11264 <
addssOfft
>0x8</addressOffset>

11265 <
size
>0x20</size>

11266 <
tVue
>0x0002</resetValue>

11267 <
flds
>

11268 <
fld
>

11269 <
me
>
TIFRFE
</name>

11270 <
desti
>
TI
 
ame
 
fm
 
r
</description>

11271 <
bOfft
>8</bitOffset>

11272 <
bWidth
>1</bitWidth>

11273 <
acss
>
ad
-
ly
</access>

11274 </
fld
>

11275 <
fld
>

11276 <
me
>
BSY
</name>

11277 <
desti
>
Busy
 
ag
</description>

11278 <
bOfft
>7</bitOffset>

11279 <
bWidth
>1</bitWidth>

11280 <
acss
>
ad
-
ly
</access>

11281 </
fld
>

11282 <
fld
>

11283 <
me
>
OVR
</name>

11284 <
desti
>
Ovrun
 
ag
</description>

11285 <
bOfft
>6</bitOffset>

11286 <
bWidth
>1</bitWidth>

11287 <
acss
>
ad
-
ly
</access>

11288 </
fld
>

11289 <
fld
>

11290 <
me
>
MODF
</name>

11291 <
desti
>
Mode
 
u
</description>

11292 <
bOfft
>5</bitOffset>

11293 <
bWidth
>1</bitWidth>

11294 <
acss
>
ad
-
ly
</access>

11295 </
fld
>

11296 <
fld
>

11297 <
me
>
CRCERR
</name>

11298 <
desti
>
CRC
 
r
 
ag
</description>

11299 <
bOfft
>4</bitOffset>

11300 <
bWidth
>1</bitWidth>

11301 <
acss
>
ad
-
wre
</access>

11302 </
fld
>

11303 <
fld
>

11304 <
me
>
UDR
</name>

11305 <
desti
>
Undrun
 
ag
</description>

11306 <
bOfft
>3</bitOffset>

11307 <
bWidth
>1</bitWidth>

11308 <
acss
>
ad
-
ly
</access>

11309 </
fld
>

11310 <
fld
>

11311 <
me
>
CHSIDE
</name>

11312 <
desti
>
Chl
 
side
</description>

11313 <
bOfft
>2</bitOffset>

11314 <
bWidth
>1</bitWidth>

11315 <
acss
>
ad
-
ly
</access>

11316 </
fld
>

11317 <
fld
>

11318 <
me
>
TXE
</name>

11319 <
desti
>
Tnsm
 
bufr
 
emy
</description>

11320 <
bOfft
>1</bitOffset>

11321 <
bWidth
>1</bitWidth>

11322 <
acss
>
ad
-
ly
</access>

11323 </
fld
>

11324 <
fld
>

11325 <
me
>
RXNE
</name>

11326 <
desti
>
Reive
 
bufr
 
n
 
emy
</description>

11327 <
bOfft
>0</bitOffset>

11328 <
bWidth
>1</bitWidth>

11329 <
acss
>
ad
-
ly
</access>

11330 </
fld
>

11331 </
flds
>

11334 <
me
>
DR
</name>

11335 <
diyName
>
DR
</displayName>

11336 <
desti
>
da
 </description>

11337 <
addssOfft
>0xC</addressOffset>

11338 <
size
>0x20</size>

11339 <
acss
>
ad
-
wre
</access>

11340 <
tVue
>0x0000</resetValue>

11341 <
flds
>

11342 <
fld
>

11343 <
me
>
DR
</name>

11344 <
desti
>
Da
 </description>

11345 <
bOfft
>0</bitOffset>

11346 <
bWidth
>16</bitWidth>

11347 </
fld
>

11348 </
flds
>

11351 <
me
>
CRCPR
</name>

11352 <
diyName
>
CRCPR
</displayName>

11353 <
desti
>
CRC
 
pynoml
 </description>

11354 <
addssOfft
>0x10</addressOffset>

11355 <
size
>0x20</size>

11356 <
acss
>
ad
-
wre
</access>

11357 <
tVue
>0x0007</resetValue>

11358 <
flds
>

11359 <
fld
>

11360 <
me
>
CRCPOLY
</name>

11361 <
desti
>
CRC
 
pynoml
 </description>

11362 <
bOfft
>0</bitOffset>

11363 <
bWidth
>16</bitWidth>

11364 </
fld
>

11365 </
flds
>

11368 <
me
>
RXCRCR
</name>

11369 <
diyName
>
RXCRCR
</displayName>

11370 <
desti
>
RX
 
CRC
 </description>

11371 <
addssOfft
>0x14</addressOffset>

11372 <
size
>0x20</size>

11373 <
acss
>
ad
-
ly
</access>

11374 <
tVue
>0x0000</resetValue>

11375 <
flds
>

11376 <
fld
>

11377 <
me
>
RxCRC
</name>

11378 <
desti
>
Rx
 
CRC
 </description>

11379 <
bOfft
>0</bitOffset>

11380 <
bWidth
>16</bitWidth>

11381 </
fld
>

11382 </
flds
>

11385 <
me
>
TXCRCR
</name>

11386 <
diyName
>
TXCRCR
</displayName>

11387 <
desti
>
TX
 
CRC
 </description>

11388 <
addssOfft
>0x18</addressOffset>

11389 <
size
>0x20</size>

11390 <
acss
>
ad
-
ly
</access>

11391 <
tVue
>0x0000</resetValue>

11392 <
flds
>

11393 <
fld
>

11394 <
me
>
TxCRC
</name>

11395 <
desti
>
Tx
 
CRC
 </description>

11396 <
bOfft
>0</bitOffset>

11397 <
bWidth
>16</bitWidth>

11398 </
fld
>

11399 </
flds
>

11402 <
me
>
I2SCFGR
</name>

11403 <
diyName
>
I2SCFGR
</displayName>

11404 <
desti
>
I2S
 
cfiguti
 </description>

11405 <
addssOfft
>0x1C</addressOffset>

11406 <
size
>0x20</size>

11407 <
acss
>
ad
-
wre
</access>

11408 <
tVue
>0x0000</resetValue>

11409 <
flds
>

11410 <
fld
>

11411 <
me
>
I2SMOD
</name>

11412 <
desti
>
I2S
 
mode
 
i
</description>

11413 <
bOfft
>11</bitOffset>

11414 <
bWidth
>1</bitWidth>

11415 </
fld
>

11416 <
fld
>

11417 <
me
>
I2SE
</name>

11418 <
desti
>
I2S
 
Eb
</description>

11419 <
bOfft
>10</bitOffset>

11420 <
bWidth
>1</bitWidth>

11421 </
fld
>

11422 <
fld
>

11423 <
me
>
I2SCFG
</name>

11424 <
desti
>
I2S
 
cfiguti
 
mode
</description>

11425 <
bOfft
>8</bitOffset>

11426 <
bWidth
>2</bitWidth>

11427 </
fld
>

11428 <
fld
>

11429 <
me
>
PCMSYNC
</name>

11430 <
desti
>
PCM
 
ame
 
synchrizi
</description>

11431 <
bOfft
>7</bitOffset>

11432 <
bWidth
>1</bitWidth>

11433 </
fld
>

11434 <
fld
>

11435 <
me
>
I2SSTD
</name>

11436 <
desti
>
I2S
 
dd
 
i
</description>

11437 <
bOfft
>4</bitOffset>

11438 <
bWidth
>2</bitWidth>

11439 </
fld
>

11440 <
fld
>

11441 <
me
>
CKPOL
</name>

11442 <
desti
>
Sady
 
e
 
ock


11443 
pެy
</
desti
>

11444 <
bOfft
>3</bitOffset>

11445 <
bWidth
>1</bitWidth>

11446 </
fld
>

11447 <
fld
>

11448 <
me
>
DATLEN
</name>

11449 <
desti
>
Da
 
ngth
 
to
 
be


11450 
sed
</
desti
>

11451 <
bOfft
>1</bitOffset>

11452 <
bWidth
>2</bitWidth>

11453 </
fld
>

11454 <
fld
>

11455 <
me
>
CHLEN
</name>

11456 <
desti
>
Chl
 
	`ngth
 (
numb
 
of
 
bs
 
r
 
audio


11457 
chl
)</
desti
>

11458 <
bOfft
>0</bitOffset>

11459 <
bWidth
>1</bitWidth>

11460 </
fld
>

11461 </
flds
>

11464 <
me
>
I2SPR
</name>

11465 <
diyName
>
I2SPR
</displayName>

11466 <
desti
>
I2S
 
esr
 </description>

11467 <
addssOfft
>0x20</addressOffset>

11468 <
size
>0x20</size>

11469 <
acss
>
ad
-
wre
</access>

11470 <
tVue
>00000010</resetValue>

11471 <
flds
>

11472 <
fld
>

11473 <
me
>
MCKOE
</name>

11474 <
desti
>
Ma
 
ock
 
ouut
 
ab
</description>

11475 <
bOfft
>9</bitOffset>

11476 <
bWidth
>1</bitWidth>

11477 </
fld
>

11478 <
fld
>

11479 <
me
>
ODD
</name>

11480 <
desti
>
Odd
 

 
the


11481 
esr
</
desti
>

11482 <
bOfft
>8</bitOffset>

11483 <
bWidth
>1</bitWidth>

11484 </
fld
>

11485 <
fld
>

11486 <
me
>
I2SDIV
</name>

11487 <
desti
>
I2S
 
Lr
 
esr
</description>

11488 <
bOfft
>0</bitOffset>

11489 <
bWidth
>8</bitWidth>

11490 </
fld
>

11491 </
flds
>

11493 </
gis
>

11494 </
rh
>

11495 <
rh
 
divedFrom
="SPI1">

11496 <
me
>
SPI2
</name>

11497 <
baAddss
>0x40003800</baseAddress>

11498 <
u
>

11499 <
me
>
SPI2_IRQ
</name>

11500 <
desti
>
SPI2
 
glob
 
u
</description>

11501 <
vue
>36</value>

11502 </
u
>

11503 </
rh
>

11504 <
rh
 
divedFrom
="SPI1">

11505 <
me
>
SPI3
</name>

11506 <
baAddss
>0x40003C00</baseAddress>

11507 <
u
>

11508 <
me
>
SPI3_IRQ
</name>

11509 <
desti
>
SPI3
 
glob
 
u
</description>

11510 <
vue
>51</value>

11511 </
u
>

11512 </
rh
>

11513 <
rh
 
divedFrom
="SPI1">

11514 <
me
>
I2S2ext
</name>

11515 <
baAddss
>0x40003400</baseAddress>

11516 </
rh
>

11517 <
rh
 
divedFrom
="SPI1">

11518 <
me
>
I2S3ext
</name>

11519 <
baAddss
>0x40004000</baseAddress>

11520 </
rh
>

11521 <
rh
>

11522 <
me
>
SDIO
</name>

11523 <
desti
>
Secu
 
dig
 
put
/
ouut


11524 
r
</
desti
>

11525 <
groupName
>
SDIO
</groupName>

11526 <
baAddss
>0x40012C00</baseAddress>

11527 <
addssBlock
>

11528 <
offt
>0x0</offset>

11529 <
size
>0x400</size>

11530 <
uge
>
gis
</usage>

11531 </
addssBlock
>

11532 <
u
>

11533 <
me
>
SDIO_IRQ
</name>

11534 <
desti
>
SDIO
 
glob
 
u
</description>

11535 <
vue
>49</value>

11536 </
u
>

11537 <
gis
>

11539 <
me
>
POWER
</name>

11540 <
diyName
>
POWER
</displayName>

11541 <
desti
>
pow
 
cڌ
 </description>

11542 <
addssOfft
>0x0</addressOffset>

11543 <
size
>0x20</size>

11544 <
acss
>
ad
-
wre
</access>

11545 <
tVue
>0x00000000</resetValue>

11546 <
flds
>

11547 <
fld
>

11548 <
me
>
PWRCTRL
</name>

11549 <
desti
>
PWRCTRL
</description>

11550 <
bOfft
>0</bitOffset>

11551 <
bWidth
>2</bitWidth>

11552 </
fld
>

11553 </
flds
>

11556 <
me
>
CLKCR
</name>

11557 <
diyName
>
CLKCR
</displayName>

11558 <
desti
>
SDI
 
ock
 
cڌ
 </description>

11559 <
addssOfft
>0x4</addressOffset>

11560 <
size
>0x20</size>

11561 <
acss
>
ad
-
wre
</access>

11562 <
tVue
>0x00000000</resetValue>

11563 <
flds
>

11564 <
fld
>

11565 <
me
>
HWFC_EN
</name>

11566 <
desti
>
HW
 
Flow
 
Cڌ
 
ab
</description>

11567 <
bOfft
>14</bitOffset>

11568 <
bWidth
>1</bitWidth>

11569 </
fld
>

11570 <
fld
>

11571 <
me
>
NEGEDGE
</name>

11572 <
desti
>
SDIO_CK
 
dhasg
 
i


11573 
b
</
desti
>

11574 <
bOfft
>13</bitOffset>

11575 <
bWidth
>1</bitWidth>

11576 </
fld
>

11577 <
fld
>

11578 <
me
>
WIDBUS
</name>

11579 <
desti
>
Wide
 
bus
 
mode
 
ab
 
b
</description>

11580 <
bOfft
>11</bitOffset>

11581 <
bWidth
>2</bitWidth>

11582 </
fld
>

11583 <
fld
>

11584 <
me
>
BYPASS
</name>

11585 <
desti
>
Clock
 
divid
 
byss
 
ab


11586 
b
</
desti
>

11587 <
bOfft
>10</bitOffset>

11588 <
bWidth
>1</bitWidth>

11589 </
fld
>

11590 <
fld
>

11591 <
me
>
PWRSAV
</name>

11592 <
desti
>
Pow
 
vg
 
cfiguti


11593 
b
</
desti
>

11594 <
bOfft
>9</bitOffset>

11595 <
bWidth
>1</bitWidth>

11596 </
fld
>

11597 <
fld
>

11598 <
me
>
CLKEN
</name>

11599 <
desti
>
Clock
 
ab
 
b
</description>

11600 <
bOfft
>8</bitOffset>

11601 <
bWidth
>1</bitWidth>

11602 </
fld
>

11603 <
fld
>

11604 <
me
>
CLKDIV
</name>

11605 <
desti
>
Clock
 
divide
 

</description>

11606 <
bOfft
>0</bitOffset>

11607 <
bWidth
>8</bitWidth>

11608 </
fld
>

11609 </
flds
>

11612 <
me
>
ARG
</name>

11613 <
diyName
>
ARG
</displayName>

11614 <
desti
>
gumt
 </description>

11615 <
addssOfft
>0x8</addressOffset>

11616 <
size
>0x20</size>

11617 <
acss
>
ad
-
wre
</access>

11618 <
tVue
>0x00000000</resetValue>

11619 <
flds
>

11620 <
fld
>

11621 <
me
>
CMDARG
</name>

11622 <
desti
>
Commd
 
gumt
</description>

11623 <
bOfft
>0</bitOffset>

11624 <
bWidth
>32</bitWidth>

11625 </
fld
>

11626 </
flds
>

11629 <
me
>
CMD
</name>

11630 <
diyName
>
CMD
</displayName>

11631 <
desti
>
commd
 </description>

11632 <
addssOfft
>0xC</addressOffset>

11633 <
size
>0x20</size>

11634 <
acss
>
ad
-
wre
</access>

11635 <
tVue
>0x00000000</resetValue>

11636 <
flds
>

11637 <
fld
>

11638 <
me
>
CE_ATACMD
</name>

11639 <
desti
>
CE
-
ATA
 
commd
</description>

11640 <
bOfft
>14</bitOffset>

11641 <
bWidth
>1</bitWidth>

11642 </
fld
>

11643 <
fld
>

11644 <
me
>
nIEN
</name>

11645 <
desti
>
n
 
Iru
 
Eb
</description>

11646 <
bOfft
>13</bitOffset>

11647 <
bWidth
>1</bitWidth>

11648 </
fld
>

11649 <
fld
>

11650 <
me
>
ENCMDcom
</name>

11651 <
desti
>
Eb
 
CMD
 
comi
</description>

11652 <
bOfft
>12</bitOffset>

11653 <
bWidth
>1</bitWidth>

11654 </
fld
>

11655 <
fld
>

11656 <
me
>
SDIOSud
</name>

11657 <
desti
>
SD
 
I
/
O
 
sud
 
commd
</description>

11658 <
bOfft
>11</bitOffset>

11659 <
bWidth
>1</bitWidth>

11660 </
fld
>

11661 <
fld
>

11662 <
me
>
CPSMEN
</name>

11663 <
desti
>
Commd
 
th
 
e
 
	$mache
 (
CPSM

Eb


11664 
b
</
desti
>

11665 <
bOfft
>10</bitOffset>

11666 <
bWidth
>1</bitWidth>

11667 </
fld
>

11668 <
fld
>

11669 <
me
>
WAITPEND
</name>

11670 <
desti
>
CPSM
 
Was
 
ds
 
of
 
da
 
sr


11671 (
CmdPd
 

 
sigl
).</
desti
>

11672 <
bOfft
>9</bitOffset>

11673 <
bWidth
>1</bitWidth>

11674 </
fld
>

11675 <
fld
>

11676 <
me
>
WAITINT
</name>

11677 <
desti
>
CPSM
 
was
 
u


11678 
que
</
desti
>

11679 <
bOfft
>8</bitOffset>

11680 <
bWidth
>1</bitWidth>

11681 </
fld
>

11682 <
fld
>

11683 <
me
>
WAITRESP
</name>

11684 <
desti
>
Wa
 
ڣ
 
bs
</description>

11685 <
bOfft
>6</bitOffset>

11686 <
bWidth
>2</bitWidth>

11687 </
fld
>

11688 <
fld
>

11689 <
me
>
CMDINDEX
</name>

11690 <
desti
>
Commd
 
dex
</description>

11691 <
bOfft
>0</bitOffset>

11692 <
bWidth
>6</bitWidth>

11693 </
fld
>

11694 </
flds
>

11697 <
me
>
RESPCMD
</name>

11698 <
diyName
>
RESPCMD
</displayName>

11699 <
desti
>
commd
 
ڣ
 </description>

11700 <
addssOfft
>0x10</addressOffset>

11701 <
size
>0x20</size>

11702 <
acss
>
ad
-
ly
</access>

11703 <
tVue
>0x00000000</resetValue>

11704 <
flds
>

11705 <
fld
>

11706 <
me
>
RESPCMD
</name>

11707 <
desti
>
Reڣ
 
commd
 
dex
</description>

11708 <
bOfft
>0</bitOffset>

11709 <
bWidth
>6</bitWidth>

11710 </
fld
>

11711 </
flds
>

11714 <
me
>
RESP1
</name>

11715 <
diyName
>
RESP1
</displayName>

11716 <
desti
>
ڣ
 1..4 </description>

11717 <
addssOfft
>0x14</addressOffset>

11718 <
size
>0x20</size>

11719 <
acss
>
ad
-
ly
</access>

11720 <
tVue
>0x00000000</resetValue>

11721 <
flds
>

11722 <
fld
>

11723 <
me
>
CARDSTATUS1
</name>

11724 <
desti
>
e
 
Tab
 132.</description>

11725 <
bOfft
>0</bitOffset>

11726 <
bWidth
>32</bitWidth>

11727 </
fld
>

11728 </
flds
>

11731 <
me
>
RESP2
</name>

11732 <
diyName
>
RESP2
</displayName>

11733 <
desti
>
ڣ
 1..4 </description>

11734 <
addssOfft
>0x18</addressOffset>

11735 <
size
>0x20</size>

11736 <
acss
>
ad
-
ly
</access>

11737 <
tVue
>0x00000000</resetValue>

11738 <
flds
>

11739 <
fld
>

11740 <
me
>
CARDSTATUS2
</name>

11741 <
desti
>
e
 
Tab
 132.</description>

11742 <
bOfft
>0</bitOffset>

11743 <
bWidth
>32</bitWidth>

11744 </
fld
>

11745 </
flds
>

11748 <
me
>
RESP3
</name>

11749 <
diyName
>
RESP3
</displayName>

11750 <
desti
>
ڣ
 1..4 </description>

11751 <
addssOfft
>0x1C</addressOffset>

11752 <
size
>0x20</size>

11753 <
acss
>
ad
-
ly
</access>

11754 <
tVue
>0x00000000</resetValue>

11755 <
flds
>

11756 <
fld
>

11757 <
me
>
CARDSTATUS3
</name>

11758 <
desti
>
e
 
Tab
 132.</description>

11759 <
bOfft
>0</bitOffset>

11760 <
bWidth
>32</bitWidth>

11761 </
fld
>

11762 </
flds
>

11765 <
me
>
RESP4
</name>

11766 <
diyName
>
RESP4
</displayName>

11767 <
desti
>
ڣ
 1..4 </description>

11768 <
addssOfft
>0x20</addressOffset>

11769 <
size
>0x20</size>

11770 <
acss
>
ad
-
ly
</access>

11771 <
tVue
>0x00000000</resetValue>

11772 <
flds
>

11773 <
fld
>

11774 <
me
>
CARDSTATUS4
</name>

11775 <
desti
>
e
 
Tab
 132.</description>

11776 <
bOfft
>0</bitOffset>

11777 <
bWidth
>32</bitWidth>

11778 </
fld
>

11779 </
flds
>

11782 <
me
>
DTIMER
</name>

11783 <
diyName
>
DTIMER
</displayName>

11784 <
desti
>
da
 
tim
 </description>

11785 <
addssOfft
>0x24</addressOffset>

11786 <
size
>0x20</size>

11787 <
acss
>
ad
-
wre
</access>

11788 <
tVue
>0x00000000</resetValue>

11789 <
flds
>

11790 <
fld
>

11791 <
me
>
DATATIME
</name>

11792 <
desti
>
Da
 
timeout
 
riod
</description>

11793 <
bOfft
>0</bitOffset>

11794 <
bWidth
>32</bitWidth>

11795 </
fld
>

11796 </
flds
>

11799 <
me
>
DLEN
</name>

11800 <
diyName
>
DLEN
</displayName>

11801 <
desti
>
da
 
ngth
 </description>

11802 <
addssOfft
>0x28</addressOffset>

11803 <
size
>0x20</size>

11804 <
acss
>
ad
-
wre
</access>

11805 <
tVue
>0x00000000</resetValue>

11806 <
flds
>

11807 <
fld
>

11808 <
me
>
DATALENGTH
</name>

11809 <
desti
>
Da
 
ngth
 
vue
</description>

11810 <
bOfft
>0</bitOffset>

11811 <
bWidth
>25</bitWidth>

11812 </
fld
>

11813 </
flds
>

11816 <
me
>
DCTRL
</name>

11817 <
diyName
>
DCTRL
</displayName>

11818 <
desti
>
da
 
cڌ
 </description>

11819 <
addssOfft
>0x2C</addressOffset>

11820 <
size
>0x20</size>

11821 <
acss
>
ad
-
wre
</access>

11822 <
tVue
>0x00000000</resetValue>

11823 <
flds
>

11824 <
fld
>

11825 <
me
>
SDIOEN
</name>

11826 <
desti
>
SD
 
I
/
O
 
ab
 
funis
</description>

11827 <
bOfft
>11</bitOffset>

11828 <
bWidth
>1</bitWidth>

11829 </
fld
>

11830 <
fld
>

11831 <
me
>
RWMOD
</name>

11832 <
desti
>
Rd
 
wa
 
mode
</description>

11833 <
bOfft
>10</bitOffset>

11834 <
bWidth
>1</bitWidth>

11835 </
fld
>

11836 <
fld
>

11837 <
me
>
RWSTOP
</name>

11838 <
desti
>
Rd
 
wa
 

</description>

11839 <
bOfft
>9</bitOffset>

11840 <
bWidth
>1</bitWidth>

11841 </
fld
>

11842 <
fld
>

11843 <
me
>
RWSTART
</name>

11844 <
desti
>
Rd
 
wa
 
t
</description>

11845 <
bOfft
>8</bitOffset>

11846 <
bWidth
>1</bitWidth>

11847 </
fld
>

11848 <
fld
>

11849 <
me
>
DBLOCKSIZE
</name>

11850 <
desti
>
Da
 
block
 
size
</description>

11851 <
bOfft
>4</bitOffset>

11852 <
bWidth
>4</bitWidth>

11853 </
fld
>

11854 <
fld
>

11855 <
me
>
DMAEN
</name>

11856 <
desti
>
DMA
 
ab
 
b
</description>

11857 <
bOfft
>3</bitOffset>

11858 <
bWidth
>1</bitWidth>

11859 </
fld
>

11860 <
fld
>

11861 <
me
>
DTMODE
</name>

11862 <
desti
>
Da
 
sr
 
mode
 
i
 1: 
Sm


11863 

 
SDIO
 
muiby
 
da
 
sr
.</
desti
>

11864 <
bOfft
>2</bitOffset>

11865 <
bWidth
>1</bitWidth>

11866 </
fld
>

11867 <
fld
>

11868 <
me
>
DTDIR
</name>

11869 <
desti
>
Da
 
sr
 
dei


11870 
i
</
desti
>

11871 <
bOfft
>1</bitOffset>

11872 <
bWidth
>1</bitWidth>

11873 </
fld
>

11874 <
fld
>

11875 <
me
>
DTEN
</name>

11876 <
desti
>
DTEN
</description>

11877 <
bOfft
>0</bitOffset>

11878 <
bWidth
>1</bitWidth>

11879 </
fld
>

11880 </
flds
>

11883 <
me
>
DCOUNT
</name>

11884 <
diyName
>
DCOUNT
</displayName>

11885 <
desti
>
da
 
cou
 </description>

11886 <
addssOfft
>0x30</addressOffset>

11887 <
size
>0x20</size>

11888 <
acss
>
ad
-
ly
</access>

11889 <
tVue
>0x00000000</resetValue>

11890 <
flds
>

11891 <
fld
>

11892 <
me
>
DATACOUNT
</name>

11893 <
desti
>
Da
 
cou
 
vue
</description>

11894 <
bOfft
>0</bitOffset>

11895 <
bWidth
>25</bitWidth>

11896 </
fld
>

11897 </
flds
>

11900 <
me
>
STA
</name>

11901 <
diyName
>
STA
</displayName>

11902 <
desti
>
us
 </description>

11903 <
addssOfft
>0x34</addressOffset>

11904 <
size
>0x20</size>

11905 <
acss
>
ad
-
ly
</access>

11906 <
tVue
>0x00000000</resetValue>

11907 <
flds
>

11908 <
fld
>

11909 <
me
>
CEATAEND
</name>

11910 <
desti
>
CE
-
ATA
 
commd
 
comi
 
sigl


11911 
ived
 
CMD61
</
desti
>

11912 <
bOfft
>23</bitOffset>

11913 <
bWidth
>1</bitWidth>

11914 </
fld
>

11915 <
fld
>

11916 <
me
>
SDIOIT
</name>

11917 <
desti
>
SDIO
 
u
 
ived
</description>

11918 <
bOfft
>22</bitOffset>

11919 <
bWidth
>1</bitWidth>

11920 </
fld
>

11921 <
fld
>

11922 <
me
>
RXDAVL
</name>

11923 <
desti
>
Da
 
avaab
 

 
ive


11924 
FIFO
</
desti
>

11925 <
bOfft
>21</bitOffset>

11926 <
bWidth
>1</bitWidth>

11927 </
fld
>

11928 <
fld
>

11929 <
me
>
TXDAVL
</name>

11930 <
desti
>
Da
 
avaab
 

 
sm


11931 
FIFO
</
desti
>

11932 <
bOfft
>20</bitOffset>

11933 <
bWidth
>1</bitWidth>

11934 </
fld
>

11935 <
fld
>

11936 <
me
>
RXFIFOE
</name>

11937 <
desti
>
Reive
 
FIFO
 
emy
</description>

11938 <
bOfft
>19</bitOffset>

11939 <
bWidth
>1</bitWidth>

11940 </
fld
>

11941 <
fld
>

11942 <
me
>
TXFIFOE
</name>

11943 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

11944 <
bOfft
>18</bitOffset>

11945 <
bWidth
>1</bitWidth>

11946 </
fld
>

11947 <
fld
>

11948 <
me
>
RXFIFOF
</name>

11949 <
desti
>
Reive
 
FIFO
 
fu
</description>

11950 <
bOfft
>17</bitOffset>

11951 <
bWidth
>1</bitWidth>

11952 </
fld
>

11953 <
fld
>

11954 <
me
>
TXFIFOF
</name>

11955 <
desti
>
Tnsm
 
FIFO
 
fu
</description>

11956 <
bOfft
>16</bitOffset>

11957 <
bWidth
>1</bitWidth>

11958 </
fld
>

11959 <
fld
>

11960 <
me
>
RXFIFOHF
</name>

11961 <
desti
>
Reive
 
FIFO
 
hf
 
fu
: 
the
 
e
 



11962 
a
 8 
wds
 

 
the
 
FIFO
</
desti
>

11963 <
bOfft
>15</bitOffset>

11964 <
bWidth
>1</bitWidth>

11965 </
fld
>

11966 <
fld
>

11967 <
me
>
TXFIFOHE
</name>

11968 <
desti
>
Tnsm
 
FIFO
 
hf
 
emy
: 

 
a
 8

11969 
wds
 
n
 
be
 
wrn
 
to
 
the
 
FIFO
</
desti
>

11970 <
bOfft
>14</bitOffset>

11971 <
bWidth
>1</bitWidth>

11972 </
fld
>

11973 <
fld
>

11974 <
me
>
RXACT
</name>

11975 <
desti
>
Da
 
ive
 

 
ogss
</description>

11976 <
bOfft
>13</bitOffset>

11977 <
bWidth
>1</bitWidth>

11978 </
fld
>

11979 <
fld
>

11980 <
me
>
TXACT
</name>

11981 <
desti
>
Da
 
sm
 

 
ogss
</description>

11982 <
bOfft
>12</bitOffset>

11983 <
bWidth
>1</bitWidth>

11984 </
fld
>

11985 <
fld
>

11986 <
me
>
CMDACT
</name>

11987 <
desti
>
Commd
 
sr
 



11988 
ogss
</
desti
>

11989 <
bOfft
>11</bitOffset>

11990 <
bWidth
>1</bitWidth>

11991 </
fld
>

11992 <
fld
>

11993 <
me
>
DBCKEND
</name>

11994 <
desti
>
Da
 
block
 

/
	`ived
 (
CRC
 
check


11995 
sd
)</
desti
>

11996 <
bOfft
>10</bitOffset>

11997 <
bWidth
>1</bitWidth>

11998 </
fld
>

11999 <
fld
>

12000 <
me
>
STBITERR
</name>

12001 <
desti
>
S
 
b
 
n
 
deed
 

 
l
 
da


12002 
sigls
 

 
wide
 
bus
 
mode
</
desti
>

12003 <
bOfft
>9</bitOffset>

12004 <
bWidth
>1</bitWidth>

12005 </
fld
>

12006 <
fld
>

12007 <
me
>
DATAEND
</name>

12008 <
desti
>
Da
 
	`d
 (
da
 
cou
, 
SDIDCOUNT
, 
is


12009 
zo
)</
desti
>

12010 <
bOfft
>8</bitOffset>

12011 <
bWidth
>1</bitWidth>

12012 </
fld
>

12013 <
fld
>

12014 <
me
>
CMDSENT
</name>

12015 <
desti
>
Commd
 
	`
 (
no
 
ڣ


12016 
qued
)</
desti
>

12017 <
bOfft
>7</bitOffset>

12018 <
bWidth
>1</bitWidth>

12019 </
fld
>

12020 <
fld
>

12021 <
me
>
CMDREND
</name>

12022 <
desti
>
Commd
 
ڣ
 
	`ived
 (
CRC
 
check


12023 
sd
)</
desti
>

12024 <
bOfft
>6</bitOffset>

12025 <
bWidth
>1</bitWidth>

12026 </
fld
>

12027 <
fld
>

12028 <
me
>
RXOVERR
</name>

12029 <
desti
>
Reived
 
FIFO
 
ovrun


12030 
r
</
desti
>

12031 <
bOfft
>5</bitOffset>

12032 <
bWidth
>1</bitWidth>

12033 </
fld
>

12034 <
fld
>

12035 <
me
>
TXUNDERR
</name>

12036 <
desti
>
Tnsm
 
FIFO
 
undrun


12037 
r
</
desti
>

12038 <
bOfft
>4</bitOffset>

12039 <
bWidth
>1</bitWidth>

12040 </
fld
>

12041 <
fld
>

12042 <
me
>
DTIMEOUT
</name>

12043 <
desti
>
Da
 
timeout
</description>

12044 <
bOfft
>3</bitOffset>

12045 <
bWidth
>1</bitWidth>

12046 </
fld
>

12047 <
fld
>

12048 <
me
>
CTIMEOUT
</name>

12049 <
desti
>
Commd
 
ڣ
 
timeout
</description>

12050 <
bOfft
>2</bitOffset>

12051 <
bWidth
>1</bitWidth>

12052 </
fld
>

12053 <
fld
>

12054 <
me
>
DCRCFAIL
</name>

12055 <
desti
>
Da
 
block
 

/
	`ived
 (
CRC
 
check


12056 
ed
)</
desti
>

12057 <
bOfft
>1</bitOffset>

12058 <
bWidth
>1</bitWidth>

12059 </
fld
>

12060 <
fld
>

12061 <
me
>
CCRCFAIL
</name>

12062 <
desti
>
Commd
 
ڣ
 
	`ived
 (
CRC
 
check


12063 
ed
)</
desti
>

12064 <
bOfft
>0</bitOffset>

12065 <
bWidth
>1</bitWidth>

12066 </
fld
>

12067 </
flds
>

12070 <
me
>
ICR
</name>

12071 <
diyName
>
ICR
</displayName>

12072 <
desti
>
u
 
r
 </description>

12073 <
addssOfft
>0x38</addressOffset>

12074 <
size
>0x20</size>

12075 <
acss
>
ad
-
wre
</access>

12076 <
tVue
>0x00000000</resetValue>

12077 <
flds
>

12078 <
fld
>

12079 <
me
>
CEATAENDC
</name>

12080 <
desti
>
CEATAEND
 
ag
 
r
 
b
</description>

12081 <
bOfft
>23</bitOffset>

12082 <
bWidth
>1</bitWidth>

12083 </
fld
>

12084 <
fld
>

12085 <
me
>
SDIOITC
</name>

12086 <
desti
>
SDIOIT
 
ag
 
r
 
b
</description>

12087 <
bOfft
>22</bitOffset>

12088 <
bWidth
>1</bitWidth>

12089 </
fld
>

12090 <
fld
>

12091 <
me
>
DBCKENDC
</name>

12092 <
desti
>
DBCKEND
 
ag
 
r
 
b
</description>

12093 <
bOfft
>10</bitOffset>

12094 <
bWidth
>1</bitWidth>

12095 </
fld
>

12096 <
fld
>

12097 <
me
>
STBITERRC
</name>

12098 <
desti
>
STBITERR
 
ag
 
r
 
b
</description>

12099 <
bOfft
>9</bitOffset>

12100 <
bWidth
>1</bitWidth>

12101 </
fld
>

12102 <
fld
>

12103 <
me
>
DATAENDC
</name>

12104 <
desti
>
DATAEND
 
ag
 
r
 
b
</description>

12105 <
bOfft
>8</bitOffset>

12106 <
bWidth
>1</bitWidth>

12107 </
fld
>

12108 <
fld
>

12109 <
me
>
CMDSENTC
</name>

12110 <
desti
>
CMDSENT
 
ag
 
r
 
b
</description>

12111 <
bOfft
>7</bitOffset>

12112 <
bWidth
>1</bitWidth>

12113 </
fld
>

12114 <
fld
>

12115 <
me
>
CMDRENDC
</name>

12116 <
desti
>
CMDREND
 
ag
 
r
 
b
</description>

12117 <
bOfft
>6</bitOffset>

12118 <
bWidth
>1</bitWidth>

12119 </
fld
>

12120 <
fld
>

12121 <
me
>
RXOVERRC
</name>

12122 <
desti
>
RXOVERR
 
ag
 
r
 
b
</description>

12123 <
bOfft
>5</bitOffset>

12124 <
bWidth
>1</bitWidth>

12125 </
fld
>

12126 <
fld
>

12127 <
me
>
TXUNDERRC
</name>

12128 <
desti
>
TXUNDERR
 
ag
 
r
 
b
</description>

12129 <
bOfft
>4</bitOffset>

12130 <
bWidth
>1</bitWidth>

12131 </
fld
>

12132 <
fld
>

12133 <
me
>
DTIMEOUTC
</name>

12134 <
desti
>
DTIMEOUT
 
ag
 
r
 
b
</description>

12135 <
bOfft
>3</bitOffset>

12136 <
bWidth
>1</bitWidth>

12137 </
fld
>

12138 <
fld
>

12139 <
me
>
CTIMEOUTC
</name>

12140 <
desti
>
CTIMEOUT
 
ag
 
r
 
b
</description>

12141 <
bOfft
>2</bitOffset>

12142 <
bWidth
>1</bitWidth>

12143 </
fld
>

12144 <
fld
>

12145 <
me
>
DCRCFAILC
</name>

12146 <
desti
>
DCRCFAIL
 
ag
 
r
 
b
</description>

12147 <
bOfft
>1</bitOffset>

12148 <
bWidth
>1</bitWidth>

12149 </
fld
>

12150 <
fld
>

12151 <
me
>
CCRCFAILC
</name>

12152 <
desti
>
CCRCFAIL
 
ag
 
r
 
b
</description>

12153 <
bOfft
>0</bitOffset>

12154 <
bWidth
>1</bitWidth>

12155 </
fld
>

12156 </
flds
>

12159 <
me
>
MASK
</name>

12160 <
diyName
>
MASK
</displayName>

12161 <
desti
>
mask
 </description>

12162 <
addssOfft
>0x3C</addressOffset>

12163 <
size
>0x20</size>

12164 <
acss
>
ad
-
wre
</access>

12165 <
tVue
>0x00000000</resetValue>

12166 <
flds
>

12167 <
fld
>

12168 <
me
>
CEATAENDIE
</name>

12169 <
desti
>
CE
-
ATA
 
commd
 
comi
 
sigl


12170 
ived
 
u
 
ab
</
desti
>

12171 <
bOfft
>23</bitOffset>

12172 <
bWidth
>1</bitWidth>

12173 </
fld
>

12174 <
fld
>

12175 <
me
>
SDIOITIE
</name>

12176 <
desti
>
SDIO
 
mode
 
u
 
ived
 interrupt

12177 
ab
</
desti
>

12178 <
bOfft
>22</bitOffset>

12179 <
bWidth
>1</bitWidth>

12180 </
fld
>

12181 <
fld
>

12182 <
me
>
RXDAVLIE
</name>

12183 <
desti
>
Da
 
avaab
 

 
Rx
 
FIFO
 
u


12184 
ab
</
desti
>

12185 <
bOfft
>21</bitOffset>

12186 <
bWidth
>1</bitWidth>

12187 </
fld
>

12188 <
fld
>

12189 <
me
>
TXDAVLIE
</name>

12190 <
desti
>
Da
 
avaab
 

 
Tx
 
FIFO
 
u


12191 
ab
</
desti
>

12192 <
bOfft
>20</bitOffset>

12193 <
bWidth
>1</bitWidth>

12194 </
fld
>

12195 <
fld
>

12196 <
me
>
RXFIFOEIE
</name>

12197 <
desti
>
Rx
 
FIFO
 
emy
 
u


12198 
ab
</
desti
>

12199 <
bOfft
>19</bitOffset>

12200 <
bWidth
>1</bitWidth>

12201 </
fld
>

12202 <
fld
>

12203 <
me
>
TXFIFOEIE
</name>

12204 <
desti
>
Tx
 
FIFO
 
emy
 
u


12205 
ab
</
desti
>

12206 <
bOfft
>18</bitOffset>

12207 <
bWidth
>1</bitWidth>

12208 </
fld
>

12209 <
fld
>

12210 <
me
>
RXFIFOFIE
</name>

12211 <
desti
>
Rx
 
FIFO
 
fu
 
u


12212 
ab
</
desti
>

12213 <
bOfft
>17</bitOffset>

12214 <
bWidth
>1</bitWidth>

12215 </
fld
>

12216 <
fld
>

12217 <
me
>
TXFIFOFIE
</name>

12218 <
desti
>
Tx
 
FIFO
 
fu
 
u


12219 
ab
</
desti
>

12220 <
bOfft
>16</bitOffset>

12221 <
bWidth
>1</bitWidth>

12222 </
fld
>

12223 <
fld
>

12224 <
me
>
RXFIFOHFIE
</name>

12225 <
desti
>
Rx
 
FIFO
 
hf
 
fu
 
u


12226 
ab
</
desti
>

12227 <
bOfft
>15</bitOffset>

12228 <
bWidth
>1</bitWidth>

12229 </
fld
>

12230 <
fld
>

12231 <
me
>
TXFIFOHEIE
</name>

12232 <
desti
>
Tx
 
FIFO
 
hf
 
emy
 
u


12233 
ab
</
desti
>

12234 <
bOfft
>14</bitOffset>

12235 <
bWidth
>1</bitWidth>

12236 </
fld
>

12237 <
fld
>

12238 <
me
>
RXACTIE
</name>

12239 <
desti
>
Da
 
ive
 
ag
 
u


12240 
ab
</
desti
>

12241 <
bOfft
>13</bitOffset>

12242 <
bWidth
>1</bitWidth>

12243 </
fld
>

12244 <
fld
>

12245 <
me
>
TXACTIE
</name>

12246 <
desti
>
Da
 
sm
 
ag
 
u


12247 
ab
</
desti
>

12248 <
bOfft
>12</bitOffset>

12249 <
bWidth
>1</bitWidth>

12250 </
fld
>

12251 <
fld
>

12252 <
me
>
CMDACTIE
</name>

12253 <
desti
>
Commd
 
ag
 
u


12254 
ab
</
desti
>

12255 <
bOfft
>11</bitOffset>

12256 <
bWidth
>1</bitWidth>

12257 </
fld
>

12258 <
fld
>

12259 <
me
>
DBCKENDIE
</name>

12260 <
desti
>
Da
 
block
 
d
 
u


12261 
ab
</
desti
>

12262 <
bOfft
>10</bitOffset>

12263 <
bWidth
>1</bitWidth>

12264 </
fld
>

12265 <
fld
>

12266 <
me
>
STBITERRIE
</name>

12267 <
desti
>
S
 
b
 
r
 
u


12268 
ab
</
desti
>

12269 <
bOfft
>9</bitOffset>

12270 <
bWidth
>1</bitWidth>

12271 </
fld
>

12272 <
fld
>

12273 <
me
>
DATAENDIE
</name>

12274 <
desti
>
Da
 
d
 
u
 
ab
</description>

12275 <
bOfft
>8</bitOffset>

12276 <
bWidth
>1</bitWidth>

12277 </
fld
>

12278 <
fld
>

12279 <
me
>
CMDSENTIE
</name>

12280 <
desti
>
Commd
 

 
u


12281 
ab
</
desti
>

12282 <
bOfft
>7</bitOffset>

12283 <
bWidth
>1</bitWidth>

12284 </
fld
>

12285 <
fld
>

12286 <
me
>
CMDRENDIE
</name>

12287 <
desti
>
Commd
 
ڣ
 
ived
 
u


12288 
ab
</
desti
>

12289 <
bOfft
>6</bitOffset>

12290 <
bWidth
>1</bitWidth>

12291 </
fld
>

12292 <
fld
>

12293 <
me
>
RXOVERRIE
</name>

12294 <
desti
>
Rx
 
FIFO
 
ovrun
 
r
 
u


12295 
ab
</
desti
>

12296 <
bOfft
>5</bitOffset>

12297 <
bWidth
>1</bitWidth>

12298 </
fld
>

12299 <
fld
>

12300 <
me
>
TXUNDERRIE
</name>

12301 <
desti
>
Tx
 
FIFO
 
undrun
 
r
 
u


12302 
ab
</
desti
>

12303 <
bOfft
>4</bitOffset>

12304 <
bWidth
>1</bitWidth>

12305 </
fld
>

12306 <
fld
>

12307 <
me
>
DTIMEOUTIE
</name>

12308 <
desti
>
Da
 
timeout
 
u


12309 
ab
</
desti
>

12310 <
bOfft
>3</bitOffset>

12311 <
bWidth
>1</bitWidth>

12312 </
fld
>

12313 <
fld
>

12314 <
me
>
CTIMEOUTIE
</name>

12315 <
desti
>
Commd
 
timeout
 
u


12316 
ab
</
desti
>

12317 <
bOfft
>2</bitOffset>

12318 <
bWidth
>1</bitWidth>

12319 </
fld
>

12320 <
fld
>

12321 <
me
>
DCRCFAILIE
</name>

12322 <
desti
>
Da
 
CRC
 

 
u


12323 
ab
</
desti
>

12324 <
bOfft
>1</bitOffset>

12325 <
bWidth
>1</bitWidth>

12326 </
fld
>

12327 <
fld
>

12328 <
me
>
CCRCFAILIE
</name>

12329 <
desti
>
Commd
 
CRC
 

 
u


12330 
ab
</
desti
>

12331 <
bOfft
>0</bitOffset>

12332 <
bWidth
>1</bitWidth>

12333 </
fld
>

12334 </
flds
>

12337 <
me
>
FIFOCNT
</name>

12338 <
diyName
>
FIFOCNT
</displayName>

12339 <
desti
>
FIFO
 
cou
 </description>

12340 <
addssOfft
>0x48</addressOffset>

12341 <
size
>0x20</size>

12342 <
acss
>
ad
-
ly
</access>

12343 <
tVue
>0x00000000</resetValue>

12344 <
flds
>

12345 <
fld
>

12346 <
me
>
FIFOCOUNT
</name>

12347 <
desti
>
Remag
 
numb
 
of
 
wds
 
to
 
be
 
wrn


12348 
to
 

 
ad
 
om
 
the
 
FIFO
.</
desti
>

12349 <
bOfft
>0</bitOffset>

12350 <
bWidth
>24</bitWidth>

12351 </
fld
>

12352 </
flds
>

12355 <
me
>
FIFO
</name>

12356 <
diyName
>
FIFO
</displayName>

12357 <
desti
>
da
 
FIFO
 </description>

12358 <
addssOfft
>0x80</addressOffset>

12359 <
size
>0x20</size>

12360 <
acss
>
ad
-
wre
</access>

12361 <
tVue
>0x00000000</resetValue>

12362 <
flds
>

12363 <
fld
>

12364 <
me
>
FIFODa
</name>

12365 <
desti
>
Reive
 
d
 
sm
 
FIFO


12366 
da
</
desti
>

12367 <
bOfft
>0</bitOffset>

12368 <
bWidth
>32</bitWidth>

12369 </
fld
>

12370 </
flds
>

12372 </
gis
>

12373 </
rh
>

12374 <
rh
>

12375 <
me
>
ADC1
</name>

12376 <
desti
>
Alog
-
to
-
dig
 
cvr
</description>

12377 <
groupName
>
ADC
</groupName>

12378 <
baAddss
>0x40012000</baseAddress>

12379 <
addssBlock
>

12380 <
offt
>0x0</offset>

12381 <
size
>0x400</size>

12382 <
uge
>
gis
</usage>

12383 </
addssBlock
>

12384 <
u
>

12385 <
me
>
ADC_IRQ
</name>

12386 <
desti
>
ADC1
 
glob
 
u
</description>

12387 <
vue
>18</value>

12388 </
u
>

12389 <
gis
>

12391 <
me
>
SR
</name>

12392 <
diyName
>
SR
</displayName>

12393 <
desti
>
us
 </description>

12394 <
addssOfft
>0x0</addressOffset>

12395 <
size
>0x20</size>

12396 <
acss
>
ad
-
wre
</access>

12397 <
tVue
>0x00000000</resetValue>

12398 <
flds
>

12399 <
fld
>

12400 <
me
>
OVR
</name>

12401 <
desti
>
Ovrun
</description>

12402 <
bOfft
>5</bitOffset>

12403 <
bWidth
>1</bitWidth>

12404 </
fld
>

12405 <
fld
>

12406 <
me
>
STRT
</name>

12407 <
desti
>
Regur
 
chl
 
t
 
ag
</description>

12408 <
bOfft
>4</bitOffset>

12409 <
bWidth
>1</bitWidth>

12410 </
fld
>

12411 <
fld
>

12412 <
me
>
JSTRT
</name>

12413 <
desti
>
Injeed
 
chl
 
t


12414 
ag
</
desti
>

12415 <
bOfft
>3</bitOffset>

12416 <
bWidth
>1</bitWidth>

12417 </
fld
>

12418 <
fld
>

12419 <
me
>
JEOC
</name>

12420 <
desti
>
Injeed
 
chl
 
d
 
of


12421 
cvsi
</
desti
>

12422 <
bOfft
>2</bitOffset>

12423 <
bWidth
>1</bitWidth>

12424 </
fld
>

12425 <
fld
>

12426 <
me
>
EOC
</name>

12427 <
desti
>
Regur
 
chl
 
d
 
of


12428 
cvsi
</
desti
>

12429 <
bOfft
>1</bitOffset>

12430 <
bWidth
>1</bitWidth>

12431 </
fld
>

12432 <
fld
>

12433 <
me
>
AWD
</name>

12434 <
desti
>
Alog
 
wchdog
 
ag
</description>

12435 <
bOfft
>0</bitOffset>

12436 <
bWidth
>1</bitWidth>

12437 </
fld
>

12438 </
flds
>

12441 <
me
>
CR1
</name>

12442 <
diyName
>
CR1
</displayName>

12443 <
desti
>
cڌ
 1</description>

12444 <
addssOfft
>0x4</addressOffset>

12445 <
size
>0x20</size>

12446 <
acss
>
ad
-
wre
</access>

12447 <
tVue
>0x00000000</resetValue>

12448 <
flds
>

12449 <
fld
>

12450 <
me
>
OVRIE
</name>

12451 <
desti
>
Ovrun
 
u
 
ab
</description>

12452 <
bOfft
>26</bitOffset>

12453 <
bWidth
>1</bitWidth>

12454 </
fld
>

12455 <
fld
>

12456 <
me
>
RES
</name>

12457 <
desti
>
Resuti
</description>

12458 <
bOfft
>24</bitOffset>

12459 <
bWidth
>2</bitWidth>

12460 </
fld
>

12461 <
fld
>

12462 <
me
>
AWDEN
</name>

12463 <
desti
>
Alog
 
wchdog
 
ab
 

 
gur


12464 
chls
</
desti
>

12465 <
bOfft
>23</bitOffset>

12466 <
bWidth
>1</bitWidth>

12467 </
fld
>

12468 <
fld
>

12469 <
me
>
JAWDEN
</name>

12470 <
desti
>
Alog
 
wchdog
 
ab
 

 
jeed


12471 
chls
</
desti
>

12472 <
bOfft
>22</bitOffset>

12473 <
bWidth
>1</bitWidth>

12474 </
fld
>

12475 <
fld
>

12476 <
me
>
DISCNUM
</name>

12477 <
desti
>
Disctuous
 
mode
 
chl


12478 
cou
</
desti
>

12479 <
bOfft
>13</bitOffset>

12480 <
bWidth
>3</bitWidth>

12481 </
fld
>

12482 <
fld
>

12483 <
me
>
JDISCEN
</name>

12484 <
desti
>
Disctuous
 
mode
 

 
jeed


12485 
chls
</
desti
>

12486 <
bOfft
>12</bitOffset>

12487 <
bWidth
>1</bitWidth>

12488 </
fld
>

12489 <
fld
>

12490 <
me
>
DISCEN
</name>

12491 <
desti
>
Disctuous
 
mode
 

 
gur


12492 
chls
</
desti
>

12493 <
bOfft
>11</bitOffset>

12494 <
bWidth
>1</bitWidth>

12495 </
fld
>

12496 <
fld
>

12497 <
me
>
JAUTO
</name>

12498 <
desti
>
Automic
 
jeed
 
group


12499 
cvsi
</
desti
>

12500 <
bOfft
>10</bitOffset>

12501 <
bWidth
>1</bitWidth>

12502 </
fld
>

12503 <
fld
>

12504 <
me
>
AWDSGL
</name>

12505 <
desti
>
Eb
 
the
 
wchdog
 

 
a
 
sg
 
chl


12506 

 
sn
 
mode
</
desti
>

12507 <
bOfft
>9</bitOffset>

12508 <
bWidth
>1</bitWidth>

12509 </
fld
>

12510 <
fld
>

12511 <
me
>
SCAN
</name>

12512 <
desti
>
Sn
 
mode
</description>

12513 <
bOfft
>8</bitOffset>

12514 <
bWidth
>1</bitWidth>

12515 </
fld
>

12516 <
fld
>

12517 <
me
>
JEOCIE
</name>

12518 <
desti
>
Iru
 
ab
 
jeed


12519 
chls
</
desti
>

12520 <
bOfft
>7</bitOffset>

12521 <
bWidth
>1</bitWidth>

12522 </
fld
>

12523 <
fld
>

12524 <
me
>
AWDIE
</name>

12525 <
desti
>
Alog
 
wchdog
 
u


12526 
ab
</
desti
>

12527 <
bOfft
>6</bitOffset>

12528 <
bWidth
>1</bitWidth>

12529 </
fld
>

12530 <
fld
>

12531 <
me
>
EOCIE
</name>

12532 <
desti
>
Iru
 
ab
 
EOC
</description>

12533 <
bOfft
>5</bitOffset>

12534 <
bWidth
>1</bitWidth>

12535 </
fld
>

12536 <
fld
>

12537 <
me
>
AWDCH
</name>

12538 <
desti
>
Alog
 
wchdog
 
chl
 



12539 
bs
</
desti
>

12540 <
bOfft
>0</bitOffset>

12541 <
bWidth
>5</bitWidth>

12542 </
fld
>

12543 </
flds
>

12546 <
me
>
CR2
</name>

12547 <
diyName
>
CR2
</displayName>

12548 <
desti
>
cڌ
 2</description>

12549 <
addssOfft
>0x8</addressOffset>

12550 <
size
>0x20</size>

12551 <
acss
>
ad
-
wre
</access>

12552 <
tVue
>0x00000000</resetValue>

12553 <
flds
>

12554 <
fld
>

12555 <
me
>
SWSTART
</name>

12556 <
desti
>
S
 
cvsi
 
of
 
gur


12557 
chls
</
desti
>

12558 <
bOfft
>30</bitOffset>

12559 <
bWidth
>1</bitWidth>

12560 </
fld
>

12561 <
fld
>

12562 <
me
>
EXTEN
</name>

12563 <
desti
>
Ex
 
igg
 
ab
 
gur


12564 
chls
</
desti
>

12565 <
bOfft
>28</bitOffset>

12566 <
bWidth
>2</bitWidth>

12567 </
fld
>

12568 <
fld
>

12569 <
me
>
EXTSEL
</name>

12570 <
desti
>
Ex
 
evt
 

 
gur


12571 
group
</
desti
>

12572 <
bOfft
>24</bitOffset>

12573 <
bWidth
>4</bitWidth>

12574 </
fld
>

12575 <
fld
>

12576 <
me
>
JSWSTART
</name>

12577 <
desti
>
S
 
cvsi
 
of
 
jeed


12578 
chls
</
desti
>

12579 <
bOfft
>22</bitOffset>

12580 <
bWidth
>1</bitWidth>

12581 </
fld
>

12582 <
fld
>

12583 <
me
>
JEXTEN
</name>

12584 <
desti
>
Ex
 
igg
 
ab
 
jeed


12585 
chls
</
desti
>

12586 <
bOfft
>20</bitOffset>

12587 <
bWidth
>2</bitWidth>

12588 </
fld
>

12589 <
fld
>

12590 <
me
>
JEXTSEL
</name>

12591 <
desti
>
Ex
 
evt
 

 
jeed


12592 
group
</
desti
>

12593 <
bOfft
>16</bitOffset>

12594 <
bWidth
>4</bitWidth>

12595 </
fld
>

12596 <
fld
>

12597 <
me
>
ALIGN
</name>

12598 <
desti
>
Da
 
ignmt
</description>

12599 <
bOfft
>11</bitOffset>

12600 <
bWidth
>1</bitWidth>

12601 </
fld
>

12602 <
fld
>

12603 <
me
>
EOCS
</name>

12604 <
desti
>
End
 
of
 
cvsi


12605 
i
</
desti
>

12606 <
bOfft
>10</bitOffset>

12607 <
bWidth
>1</bitWidth>

12608 </
fld
>

12609 <
fld
>

12610 <
me
>
DDS
</name>

12611 <
desti
>
DMA
 
dib
 
	`i
 (
sg
 
ADC


12612 
mode
)</
desti
>

12613 <
bOfft
>9</bitOffset>

12614 <
bWidth
>1</bitWidth>

12615 </
fld
>

12616 <
fld
>

12617 <
me
>
DMA
</name>

12618 <
desti
>
De
 
memy
 
acss
 
	`mode
 (
sg


12619 
ADC
 
mode
)</
desti
>

12620 <
bOfft
>8</bitOffset>

12621 <
bWidth
>1</bitWidth>

12622 </
fld
>

12623 <
fld
>

12624 <
me
>
CONT
</name>

12625 <
desti
>
Ctuous
 
cvsi
</description>

12626 <
bOfft
>1</bitOffset>

12627 <
bWidth
>1</bitWidth>

12628 </
fld
>

12629 <
fld
>

12630 <
me
>
ADON
</name>

12631 <
desti
>
A
/
D
 
Cvr
 
ON
 / 
OFF
</description>

12632 <
bOfft
>0</bitOffset>

12633 <
bWidth
>1</bitWidth>

12634 </
fld
>

12635 </
flds
>

12638 <
me
>
SMPR1
</name>

12639 <
diyName
>
SMPR1
</displayName>

12640 <
desti
>
me
 
time
 1</description>

12641 <
addssOfft
>0xC</addressOffset>

12642 <
size
>0x20</size>

12643 <
acss
>
ad
-
wre
</access>

12644 <
tVue
>0x00000000</resetValue>

12645 <
flds
>

12646 <
fld
>

12647 <
me
>
SMPx_x
</name>

12648 <
desti
>
Same
 
time
 
bs
</description>

12649 <
bOfft
>0</bitOffset>

12650 <
bWidth
>32</bitWidth>

12651 </
fld
>

12652 </
flds
>

12655 <
me
>
SMPR2
</name>

12656 <
diyName
>
SMPR2
</displayName>

12657 <
desti
>
me
 
time
 2</description>

12658 <
addssOfft
>0x10</addressOffset>

12659 <
size
>0x20</size>

12660 <
acss
>
ad
-
wre
</access>

12661 <
tVue
>0x00000000</resetValue>

12662 <
flds
>

12663 <
fld
>

12664 <
me
>
SMPx_x
</name>

12665 <
desti
>
Same
 
time
 
bs
</description>

12666 <
bOfft
>0</bitOffset>

12667 <
bWidth
>32</bitWidth>

12668 </
fld
>

12669 </
flds
>

12672 <
me
>
JOFR1
</name>

12673 <
diyName
>
JOFR1
</displayName>

12674 <
desti
>
jeed
 
chl
 
da
 
offt
 

12675 
x
</
desti
>

12676 <
addssOfft
>0x14</addressOffset>

12677 <
size
>0x20</size>

12678 <
acss
>
ad
-
wre
</access>

12679 <
tVue
>0x00000000</resetValue>

12680 <
flds
>

12681 <
fld
>

12682 <
me
>
JOFFSET1
</name>

12683 <
desti
>
Da
 
offt
 
jeed
 
chl


12684 
x
</
desti
>

12685 <
bOfft
>0</bitOffset>

12686 <
bWidth
>12</bitWidth>

12687 </
fld
>

12688 </
flds
>

12691 <
me
>
JOFR2
</name>

12692 <
diyName
>
JOFR2
</displayName>

12693 <
desti
>
jeed
 
chl
 
da
 
offt
 

12694 
x
</
desti
>

12695 <
addssOfft
>0x18</addressOffset>

12696 <
size
>0x20</size>

12697 <
acss
>
ad
-
wre
</access>

12698 <
tVue
>0x00000000</resetValue>

12699 <
flds
>

12700 <
fld
>

12701 <
me
>
JOFFSET2
</name>

12702 <
desti
>
Da
 
offt
 
jeed
 
chl


12703 
x
</
desti
>

12704 <
bOfft
>0</bitOffset>

12705 <
bWidth
>12</bitWidth>

12706 </
fld
>

12707 </
flds
>

12710 <
me
>
JOFR3
</name>

12711 <
diyName
>
JOFR3
</displayName>

12712 <
desti
>
jeed
 
chl
 
da
 
offt
 

12713 
x
</
desti
>

12714 <
addssOfft
>0x1C</addressOffset>

12715 <
size
>0x20</size>

12716 <
acss
>
ad
-
wre
</access>

12717 <
tVue
>0x00000000</resetValue>

12718 <
flds
>

12719 <
fld
>

12720 <
me
>
JOFFSET3
</name>

12721 <
desti
>
Da
 
offt
 
jeed
 
chl


12722 
x
</
desti
>

12723 <
bOfft
>0</bitOffset>

12724 <
bWidth
>12</bitWidth>

12725 </
fld
>

12726 </
flds
>

12729 <
me
>
JOFR4
</name>

12730 <
diyName
>
JOFR4
</displayName>

12731 <
desti
>
jeed
 
chl
 
da
 
offt
 

12732 
x
</
desti
>

12733 <
addssOfft
>0x20</addressOffset>

12734 <
size
>0x20</size>

12735 <
acss
>
ad
-
wre
</access>

12736 <
tVue
>0x00000000</resetValue>

12737 <
flds
>

12738 <
fld
>

12739 <
me
>
JOFFSET4
</name>

12740 <
desti
>
Da
 
offt
 
jeed
 
chl


12741 
x
</
desti
>

12742 <
bOfft
>0</bitOffset>

12743 <
bWidth
>12</bitWidth>

12744 </
fld
>

12745 </
flds
>

12748 <
me
>
HTR
</name>

12749 <
diyName
>
HTR
</displayName>

12750 <
desti
>
wchdog
 
high
 
thshd


12751 </
desti
>

12752 <
addssOfft
>0x24</addressOffset>

12753 <
size
>0x20</size>

12754 <
acss
>
ad
-
wre
</access>

12755 <
tVue
>0x00000FFF</resetValue>

12756 <
flds
>

12757 <
fld
>

12758 <
me
>
HT
</name>

12759 <
desti
>
Alog
 
wchdog
 
high


12760 
thshd
</
desti
>

12761 <
bOfft
>0</bitOffset>

12762 <
bWidth
>12</bitWidth>

12763 </
fld
>

12764 </
flds
>

12767 <
me
>
LTR
</name>

12768 <
diyName
>
LTR
</displayName>

12769 <
desti
>
wchdog
 
low
 
thshd


12770 </
desti
>

12771 <
addssOfft
>0x28</addressOffset>

12772 <
size
>0x20</size>

12773 <
acss
>
ad
-
wre
</access>

12774 <
tVue
>0x00000000</resetValue>

12775 <
flds
>

12776 <
fld
>

12777 <
me
>
LT
</name>

12778 <
desti
>
Alog
 
wchdog
 
low


12779 
thshd
</
desti
>

12780 <
bOfft
>0</bitOffset>

12781 <
bWidth
>12</bitWidth>

12782 </
fld
>

12783 </
flds
>

12786 <
me
>
SQR1
</name>

12787 <
diyName
>
SQR1
</displayName>

12788 <
desti
>
gur
 
qu
 1</description>

12789 <
addssOfft
>0x2C</addressOffset>

12790 <
size
>0x20</size>

12791 <
acss
>
ad
-
wre
</access>

12792 <
tVue
>0x00000000</resetValue>

12793 <
flds
>

12794 <
fld
>

12795 <
me
>
L
</name>

12796 <
desti
>
Regur
 
chl
 
qu


12797 
ngth
</
desti
>

12798 <
bOfft
>20</bitOffset>

12799 <
bWidth
>4</bitWidth>

12800 </
fld
>

12801 <
fld
>

12802 <
me
>
SQ16
</name>

12803 <
desti
>16
th
 
cvsi
 

 
gur


12804 
qu
</
desti
>

12805 <
bOfft
>15</bitOffset>

12806 <
bWidth
>5</bitWidth>

12807 </
fld
>

12808 <
fld
>

12809 <
me
>
SQ15
</name>

12810 <
desti
>15
th
 
cvsi
 

 
gur


12811 
qu
</
desti
>

12812 <
bOfft
>10</bitOffset>

12813 <
bWidth
>5</bitWidth>

12814 </
fld
>

12815 <
fld
>

12816 <
me
>
SQ14
</name>

12817 <
desti
>14
th
 
cvsi
 

 
gur


12818 
qu
</
desti
>

12819 <
bOfft
>5</bitOffset>

12820 <
bWidth
>5</bitWidth>

12821 </
fld
>

12822 <
fld
>

12823 <
me
>
SQ13
</name>

12824 <
desti
>13
th
 
cvsi
 

 
gur


12825 
qu
</
desti
>

12826 <
bOfft
>0</bitOffset>

12827 <
bWidth
>5</bitWidth>

12828 </
fld
>

12829 </
flds
>

12832 <
me
>
SQR2
</name>

12833 <
diyName
>
SQR2
</displayName>

12834 <
desti
>
gur
 
qu
 2</description>

12835 <
addssOfft
>0x30</addressOffset>

12836 <
size
>0x20</size>

12837 <
acss
>
ad
-
wre
</access>

12838 <
tVue
>0x00000000</resetValue>

12839 <
flds
>

12840 <
fld
>

12841 <
me
>
SQ12
</name>

12842 <
desti
>12
th
 
cvsi
 

 
gur


12843 
qu
</
desti
>

12844 <
bOfft
>25</bitOffset>

12845 <
bWidth
>5</bitWidth>

12846 </
fld
>

12847 <
fld
>

12848 <
me
>
SQ11
</name>

12849 <
desti
>11
th
 
cvsi
 

 
gur


12850 
qu
</
desti
>

12851 <
bOfft
>20</bitOffset>

12852 <
bWidth
>5</bitWidth>

12853 </
fld
>

12854 <
fld
>

12855 <
me
>
SQ10
</name>

12856 <
desti
>10
th
 
cvsi
 

 
gur


12857 
qu
</
desti
>

12858 <
bOfft
>15</bitOffset>

12859 <
bWidth
>5</bitWidth>

12860 </
fld
>

12861 <
fld
>

12862 <
me
>
SQ9
</name>

12863 <
desti
>9
th
 
cvsi
 

 
gur


12864 
qu
</
desti
>

12865 <
bOfft
>10</bitOffset>

12866 <
bWidth
>5</bitWidth>

12867 </
fld
>

12868 <
fld
>

12869 <
me
>
SQ8
</name>

12870 <
desti
>8
th
 
cvsi
 

 
gur


12871 
qu
</
desti
>

12872 <
bOfft
>5</bitOffset>

12873 <
bWidth
>5</bitWidth>

12874 </
fld
>

12875 <
fld
>

12876 <
me
>
SQ7
</name>

12877 <
desti
>7
th
 
cvsi
 

 
gur


12878 
qu
</
desti
>

12879 <
bOfft
>0</bitOffset>

12880 <
bWidth
>5</bitWidth>

12881 </
fld
>

12882 </
flds
>

12885 <
me
>
SQR3
</name>

12886 <
diyName
>
SQR3
</displayName>

12887 <
desti
>
gur
 
qu
 3</description>

12888 <
addssOfft
>0x34</addressOffset>

12889 <
size
>0x20</size>

12890 <
acss
>
ad
-
wre
</access>

12891 <
tVue
>0x00000000</resetValue>

12892 <
flds
>

12893 <
fld
>

12894 <
me
>
SQ6
</name>

12895 <
desti
>6
th
 
cvsi
 

 
gur


12896 
qu
</
desti
>

12897 <
bOfft
>25</bitOffset>

12898 <
bWidth
>5</bitWidth>

12899 </
fld
>

12900 <
fld
>

12901 <
me
>
SQ5
</name>

12902 <
desti
>5
th
 
cvsi
 

 
gur


12903 
qu
</
desti
>

12904 <
bOfft
>20</bitOffset>

12905 <
bWidth
>5</bitWidth>

12906 </
fld
>

12907 <
fld
>

12908 <
me
>
SQ4
</name>

12909 <
desti
>4
th
 
cvsi
 

 
gur


12910 
qu
</
desti
>

12911 <
bOfft
>15</bitOffset>

12912 <
bWidth
>5</bitWidth>

12913 </
fld
>

12914 <
fld
>

12915 <
me
>
SQ3
</name>

12916 <
desti
>3
rd
 
cvsi
 

 
gur


12917 
qu
</
desti
>

12918 <
bOfft
>10</bitOffset>

12919 <
bWidth
>5</bitWidth>

12920 </
fld
>

12921 <
fld
>

12922 <
me
>
SQ2
</name>

12923 <
desti
>2
nd
 
cvsi
 

 
gur


12924 
qu
</
desti
>

12925 <
bOfft
>5</bitOffset>

12926 <
bWidth
>5</bitWidth>

12927 </
fld
>

12928 <
fld
>

12929 <
me
>
SQ1
</name>

12930 <
desti
>1

 
cvsi
 

 
gur


12931 
qu
</
desti
>

12932 <
bOfft
>0</bitOffset>

12933 <
bWidth
>5</bitWidth>

12934 </
fld
>

12935 </
flds
>

12938 <
me
>
JSQR
</name>

12939 <
diyName
>
JSQR
</displayName>

12940 <
desti
>
jeed
 
qu
 </description>

12941 <
addssOfft
>0x38</addressOffset>

12942 <
size
>0x20</size>

12943 <
acss
>
ad
-
wre
</access>

12944 <
tVue
>0x00000000</resetValue>

12945 <
flds
>

12946 <
fld
>

12947 <
me
>
JL
</name>

12948 <
desti
>
Injeed
 
qu
 
ngth
</description>

12949 <
bOfft
>20</bitOffset>

12950 <
bWidth
>2</bitWidth>

12951 </
fld
>

12952 <
fld
>

12953 <
me
>
JSQ4
</name>

12954 <
desti
>4
th
 
cvsi
 

 
jeed


12955 
qu
</
desti
>

12956 <
bOfft
>15</bitOffset>

12957 <
bWidth
>5</bitWidth>

12958 </
fld
>

12959 <
fld
>

12960 <
me
>
JSQ3
</name>

12961 <
desti
>3
rd
 
cvsi
 

 
jeed


12962 
qu
</
desti
>

12963 <
bOfft
>10</bitOffset>

12964 <
bWidth
>5</bitWidth>

12965 </
fld
>

12966 <
fld
>

12967 <
me
>
JSQ2
</name>

12968 <
desti
>2
nd
 
cvsi
 

 
jeed


12969 
qu
</
desti
>

12970 <
bOfft
>5</bitOffset>

12971 <
bWidth
>5</bitWidth>

12972 </
fld
>

12973 <
fld
>

12974 <
me
>
JSQ1
</name>

12975 <
desti
>1

 
cvsi
 

 
jeed


12976 
qu
</
desti
>

12977 <
bOfft
>0</bitOffset>

12978 <
bWidth
>5</bitWidth>

12979 </
fld
>

12980 </
flds
>

12983 <
me
>
JDR1
</name>

12984 <
diyName
>
JDR1
</displayName>

12985 <
desti
>
jeed
 
da
 
x
</description>

12986 <
addssOfft
>0x3C</addressOffset>

12987 <
size
>0x20</size>

12988 <
acss
>
ad
-
ly
</access>

12989 <
tVue
>0x00000000</resetValue>

12990 <
flds
>

12991 <
fld
>

12992 <
me
>
JDATA
</name>

12993 <
desti
>
Injeed
 
da
</description>

12994 <
bOfft
>0</bitOffset>

12995 <
bWidth
>16</bitWidth>

12996 </
fld
>

12997 </
flds
>

13000 <
me
>
JDR2
</name>

13001 <
diyName
>
JDR2
</displayName>

13002 <
desti
>
jeed
 
da
 
x
</description>

13003 <
addssOfft
>0x40</addressOffset>

13004 <
size
>0x20</size>

13005 <
acss
>
ad
-
ly
</access>

13006 <
tVue
>0x00000000</resetValue>

13007 <
flds
>

13008 <
fld
>

13009 <
me
>
JDATA
</name>

13010 <
desti
>
Injeed
 
da
</description>

13011 <
bOfft
>0</bitOffset>

13012 <
bWidth
>16</bitWidth>

13013 </
fld
>

13014 </
flds
>

13017 <
me
>
JDR3
</name>

13018 <
diyName
>
JDR3
</displayName>

13019 <
desti
>
jeed
 
da
 
x
</description>

13020 <
addssOfft
>0x44</addressOffset>

13021 <
size
>0x20</size>

13022 <
acss
>
ad
-
ly
</access>

13023 <
tVue
>0x00000000</resetValue>

13024 <
flds
>

13025 <
fld
>

13026 <
me
>
JDATA
</name>

13027 <
desti
>
Injeed
 
da
</description>

13028 <
bOfft
>0</bitOffset>

13029 <
bWidth
>16</bitWidth>

13030 </
fld
>

13031 </
flds
>

13034 <
me
>
JDR4
</name>

13035 <
diyName
>
JDR4
</displayName>

13036 <
desti
>
jeed
 
da
 
x
</description>

13037 <
addssOfft
>0x48</addressOffset>

13038 <
size
>0x20</size>

13039 <
acss
>
ad
-
ly
</access>

13040 <
tVue
>0x00000000</resetValue>

13041 <
flds
>

13042 <
fld
>

13043 <
me
>
JDATA
</name>

13044 <
desti
>
Injeed
 
da
</description>

13045 <
bOfft
>0</bitOffset>

13046 <
bWidth
>16</bitWidth>

13047 </
fld
>

13048 </
flds
>

13051 <
me
>
DR
</name>

13052 <
diyName
>
DR
</displayName>

13053 <
desti
>
gur
 
da
 </description>

13054 <
addssOfft
>0x4C</addressOffset>

13055 <
size
>0x20</size>

13056 <
acss
>
ad
-
ly
</access>

13057 <
tVue
>0x00000000</resetValue>

13058 <
flds
>

13059 <
fld
>

13060 <
me
>
DATA
</name>

13061 <
desti
>
Regur
 
da
</description>

13062 <
bOfft
>0</bitOffset>

13063 <
bWidth
>16</bitWidth>

13064 </
fld
>

13065 </
flds
>

13067 </
gis
>

13068 </
rh
>

13069 <
rh
 
divedFrom
="ADC1">

13070 <
me
>
ADC2
</name>

13071 <
baAddss
>0x40012100</baseAddress>

13072 <
u
>

13073 <
me
>
ADC_IRQ
</name>

13074 <
desti
>
ADC2
 
glob
 
us
</description>

13075 <
vue
>18</value>

13076 </
u
>

13077 </
rh
>

13078 <
rh
 
divedFrom
="ADC1">

13079 <
me
>
ADC3
</name>

13080 <
baAddss
>0x40012200</baseAddress>

13081 <
u
>

13082 <
me
>
ADC_IRQ
</name>

13083 <
desti
>
ADC3
 
glob
 
us
</description>

13084 <
vue
>18</value>

13085 </
u
>

13086 </
rh
>

13087 <
rh
>

13088 <
me
>
USART6
</name>

13089 <
desti
>
Univl
 
synchrous
 
asynchrous
 
iv


13090 
smr
</
desti
>

13091 <
groupName
>
USART
</groupName>

13092 <
baAddss
>0x40011400</baseAddress>

13093 <
addssBlock
>

13094 <
offt
>0x0</offset>

13095 <
size
>0x400</size>

13096 <
uge
>
gis
</usage>

13097 </
addssBlock
>

13098 <
u
>

13099 <
me
>
USART6_IRQ
</name>

13100 <
desti
>
USART6
 
glob
 
u
</description>

13101 <
vue
>71</value>

13102 </
u
>

13103 <
gis
>

13105 <
me
>
SR
</name>

13106 <
diyName
>
SR
</displayName>

13107 <
desti
>
Stus
 </description>

13108 <
addssOfft
>0x0</addressOffset>

13109 <
size
>0x20</size>

13110 <
tVue
>0x00C00000</resetValue>

13111 <
flds
>

13112 <
fld
>

13113 <
me
>
CTS
</name>

13114 <
desti
>
CTS
 
ag
</description>

13115 <
bOfft
>9</bitOffset>

13116 <
bWidth
>1</bitWidth>

13117 <
acss
>
ad
-
wre
</access>

13118 </
fld
>

13119 <
fld
>

13120 <
me
>
LBD
</name>

13121 <
desti
>
LIN
  
dei
 
ag
</description>

13122 <
bOfft
>8</bitOffset>

13123 <
bWidth
>1</bitWidth>

13124 <
acss
>
ad
-
wre
</access>

13125 </
fld
>

13126 <
fld
>

13127 <
me
>
TXE
</name>

13128 <
desti
>
Tnsm
 
da
 

13129 
emy
</
desti
>

13130 <
bOfft
>7</bitOffset>

13131 <
bWidth
>1</bitWidth>

13132 <
acss
>
ad
-
ly
</access>

13133 </
fld
>

13134 <
fld
>

13135 <
me
>
TC
</name>

13136 <
desti
>
Tnsmissi
 
come
</description>

13137 <
bOfft
>6</bitOffset>

13138 <
bWidth
>1</bitWidth>

13139 <
acss
>
ad
-
wre
</access>

13140 </
fld
>

13141 <
fld
>

13142 <
me
>
RXNE
</name>

13143 <
desti
>
Rd
 
da
 
n


13144 
emy
</
desti
>

13145 <
bOfft
>5</bitOffset>

13146 <
bWidth
>1</bitWidth>

13147 <
acss
>
ad
-
wre
</access>

13148 </
fld
>

13149 <
fld
>

13150 <
me
>
IDLE
</name>

13151 <
desti
>
IDLE
 
le
 
deed
</description>

13152 <
bOfft
>4</bitOffset>

13153 <
bWidth
>1</bitWidth>

13154 <
acss
>
ad
-
ly
</access>

13155 </
fld
>

13156 <
fld
>

13157 <
me
>
ORE
</name>

13158 <
desti
>
Ovrun
 
r
</description>

13159 <
bOfft
>3</bitOffset>

13160 <
bWidth
>1</bitWidth>

13161 <
acss
>
ad
-
ly
</access>

13162 </
fld
>

13163 <
fld
>

13164 <
me
>
NF
</name>

13165 <
desti
>
Noi
 
deed
 
ag
</description>

13166 <
bOfft
>2</bitOffset>

13167 <
bWidth
>1</bitWidth>

13168 <
acss
>
ad
-
ly
</access>

13169 </
fld
>

13170 <
fld
>

13171 <
me
>
FE
</name>

13172 <
desti
>
Fmg
 
r
</description>

13173 <
bOfft
>1</bitOffset>

13174 <
bWidth
>1</bitWidth>

13175 <
acss
>
ad
-
ly
</access>

13176 </
fld
>

13177 <
fld
>

13178 <
me
>
PE
</name>

13179 <
desti
>
Py
 
r
</description>

13180 <
bOfft
>0</bitOffset>

13181 <
bWidth
>1</bitWidth>

13182 <
acss
>
ad
-
ly
</access>

13183 </
fld
>

13184 </
flds
>

13187 <
me
>
DR
</name>

13188 <
diyName
>
DR
</displayName>

13189 <
desti
>
Da
 </description>

13190 <
addssOfft
>0x4</addressOffset>

13191 <
size
>0x20</size>

13192 <
acss
>
ad
-
wre
</access>

13193 <
tVue
>0x00000000</resetValue>

13194 <
flds
>

13195 <
fld
>

13196 <
me
>
DR
</name>

13197 <
desti
>
Da
 
vue
</description>

13198 <
bOfft
>0</bitOffset>

13199 <
bWidth
>9</bitWidth>

13200 </
fld
>

13201 </
flds
>

13204 <
me
>
BRR
</name>

13205 <
diyName
>
BRR
</displayName>

13206 <
desti
>
Baud
 

 </description>

13207 <
addssOfft
>0x8</addressOffset>

13208 <
size
>0x20</size>

13209 <
acss
>
ad
-
wre
</access>

13210 <
tVue
>0x0000</resetValue>

13211 <
flds
>

13212 <
fld
>

13213 <
me
>
DIV_Mtis
</name>

13214 <
desti
>
mtis
 
of
 
USARTDIV
</description>

13215 <
bOfft
>4</bitOffset>

13216 <
bWidth
>12</bitWidth>

13217 </
fld
>

13218 <
fld
>

13219 <
me
>
DIV_Fi
</name>

13220 <
desti
>
ai
 
of
 
USARTDIV
</description>

13221 <
bOfft
>0</bitOffset>

13222 <
bWidth
>4</bitWidth>

13223 </
fld
>

13224 </
flds
>

13227 <
me
>
CR1
</name>

13228 <
diyName
>
CR1
</displayName>

13229 <
desti
>
Cڌ
 1</description>

13230 <
addssOfft
>0xC</addressOffset>

13231 <
size
>0x20</size>

13232 <
acss
>
ad
-
wre
</access>

13233 <
tVue
>0x0000</resetValue>

13234 <
flds
>

13235 <
fld
>

13236 <
me
>
OVER8
</name>

13237 <
desti
>
Ovmg
 
mode
</description>

13238 <
bOfft
>15</bitOffset>

13239 <
bWidth
>1</bitWidth>

13240 </
fld
>

13241 <
fld
>

13242 <
me
>
UE
</name>

13243 <
desti
>
USART
 
ab
</description>

13244 <
bOfft
>13</bitOffset>

13245 <
bWidth
>1</bitWidth>

13246 </
fld
>

13247 <
fld
>

13248 <
me
>
M
</name>

13249 <
desti
>
Wd
 
ngth
</description>

13250 <
bOfft
>12</bitOffset>

13251 <
bWidth
>1</bitWidth>

13252 </
fld
>

13253 <
fld
>

13254 <
me
>
WAKE
</name>

13255 <
desti
>
Wakeup
 
mhod
</description>

13256 <
bOfft
>11</bitOffset>

13257 <
bWidth
>1</bitWidth>

13258 </
fld
>

13259 <
fld
>

13260 <
me
>
PCE
</name>

13261 <
desti
>
Py
 
cڌ
 
ab
</description>

13262 <
bOfft
>10</bitOffset>

13263 <
bWidth
>1</bitWidth>

13264 </
fld
>

13265 <
fld
>

13266 <
me
>
PS
</name>

13267 <
desti
>
Py
 
i
</description>

13268 <
bOfft
>9</bitOffset>

13269 <
bWidth
>1</bitWidth>

13270 </
fld
>

13271 <
fld
>

13272 <
me
>
PEIE
</name>

13273 <
desti
>
PE
 
u
 
ab
</description>

13274 <
bOfft
>8</bitOffset>

13275 <
bWidth
>1</bitWidth>

13276 </
fld
>

13277 <
fld
>

13278 <
me
>
TXEIE
</name>

13279 <
desti
>
TXE
 
u
 
ab
</description>

13280 <
bOfft
>7</bitOffset>

13281 <
bWidth
>1</bitWidth>

13282 </
fld
>

13283 <
fld
>

13284 <
me
>
TCIE
</name>

13285 <
desti
>
Tnsmissi
 
come
 
u


13286 
ab
</
desti
>

13287 <
bOfft
>6</bitOffset>

13288 <
bWidth
>1</bitWidth>

13289 </
fld
>

13290 <
fld
>

13291 <
me
>
RXNEIE
</name>

13292 <
desti
>
RXNE
 
u
 
ab
</description>

13293 <
bOfft
>5</bitOffset>

13294 <
bWidth
>1</bitWidth>

13295 </
fld
>

13296 <
fld
>

13297 <
me
>
IDLEIE
</name>

13298 <
desti
>
IDLE
 
u
 
ab
</description>

13299 <
bOfft
>4</bitOffset>

13300 <
bWidth
>1</bitWidth>

13301 </
fld
>

13302 <
fld
>

13303 <
me
>
TE
</name>

13304 <
desti
>
Tnsmr
 
ab
</description>

13305 <
bOfft
>3</bitOffset>

13306 <
bWidth
>1</bitWidth>

13307 </
fld
>

13308 <
fld
>

13309 <
me
>
RE
</name>

13310 <
desti
>
Reiv
 
ab
</description>

13311 <
bOfft
>2</bitOffset>

13312 <
bWidth
>1</bitWidth>

13313 </
fld
>

13314 <
fld
>

13315 <
me
>
RWU
</name>

13316 <
desti
>
Reiv
 
wakeup
</description>

13317 <
bOfft
>1</bitOffset>

13318 <
bWidth
>1</bitWidth>

13319 </
fld
>

13320 <
fld
>

13321 <
me
>
SBK
</name>

13322 <
desti
>
Sd
 </description>

13323 <
bOfft
>0</bitOffset>

13324 <
bWidth
>1</bitWidth>

13325 </
fld
>

13326 </
flds
>

13329 <
me
>
CR2
</name>

13330 <
diyName
>
CR2
</displayName>

13331 <
desti
>
Cڌ
 2</description>

13332 <
addssOfft
>0x10</addressOffset>

13333 <
size
>0x20</size>

13334 <
acss
>
ad
-
wre
</access>

13335 <
tVue
>0x0000</resetValue>

13336 <
flds
>

13337 <
fld
>

13338 <
me
>
LINEN
</name>

13339 <
desti
>
LIN
 
mode
 
ab
</description>

13340 <
bOfft
>14</bitOffset>

13341 <
bWidth
>1</bitWidth>

13342 </
fld
>

13343 <
fld
>

13344 <
me
>
STOP
</name>

13345 <
desti
>
STOP
 
bs
</description>

13346 <
bOfft
>12</bitOffset>

13347 <
bWidth
>2</bitWidth>

13348 </
fld
>

13349 <
fld
>

13350 <
me
>
CLKEN
</name>

13351 <
desti
>
Clock
 
ab
</description>

13352 <
bOfft
>11</bitOffset>

13353 <
bWidth
>1</bitWidth>

13354 </
fld
>

13355 <
fld
>

13356 <
me
>
CPOL
</name>

13357 <
desti
>
Clock
 
pެy
</description>

13358 <
bOfft
>10</bitOffset>

13359 <
bWidth
>1</bitWidth>

13360 </
fld
>

13361 <
fld
>

13362 <
me
>
CPHA
</name>

13363 <
desti
>
Clock
 
pha
</description>

13364 <
bOfft
>9</bitOffset>

13365 <
bWidth
>1</bitWidth>

13366 </
fld
>

13367 <
fld
>

13368 <
me
>
LBCL
</name>

13369 <
desti
>
La
 
b
 
ock
 
pul
</description>

13370 <
bOfft
>8</bitOffset>

13371 <
bWidth
>1</bitWidth>

13372 </
fld
>

13373 <
fld
>

13374 <
me
>
LBDIE
</name>

13375 <
desti
>
LIN
  
dei
 
u


13376 
ab
</
desti
>

13377 <
bOfft
>6</bitOffset>

13378 <
bWidth
>1</bitWidth>

13379 </
fld
>

13380 <
fld
>

13381 <
me
>
LBDL
</name>

13382 <
desti
>
l
  
dei
 
ngth
</description>

13383 <
bOfft
>5</bitOffset>

13384 <
bWidth
>1</bitWidth>

13385 </
fld
>

13386 <
fld
>

13387 <
me
>
ADD
</name>

13388 <
desti
>
Addss
 
of
 
the
 
USART
 
node
</description>

13389 <
bOfft
>0</bitOffset>

13390 <
bWidth
>4</bitWidth>

13391 </
fld
>

13392 </
flds
>

13395 <
me
>
CR3
</name>

13396 <
diyName
>
CR3
</displayName>

13397 <
desti
>
Cڌ
 3</description>

13398 <
addssOfft
>0x14</addressOffset>

13399 <
size
>0x20</size>

13400 <
acss
>
ad
-
wre
</access>

13401 <
tVue
>0x0000</resetValue>

13402 <
flds
>

13403 <
fld
>

13404 <
me
>
ONEBIT
</name>

13405 <
desti
>
O
 
me
 
b
 
mhod


13406 
ab
</
desti
>

13407 <
bOfft
>11</bitOffset>

13408 <
bWidth
>1</bitWidth>

13409 </
fld
>

13410 <
fld
>

13411 <
me
>
CTSIE
</name>

13412 <
desti
>
CTS
 
u
 
ab
</description>

13413 <
bOfft
>10</bitOffset>

13414 <
bWidth
>1</bitWidth>

13415 </
fld
>

13416 <
fld
>

13417 <
me
>
CTSE
</name>

13418 <
desti
>
CTS
 
ab
</description>

13419 <
bOfft
>9</bitOffset>

13420 <
bWidth
>1</bitWidth>

13421 </
fld
>

13422 <
fld
>

13423 <
me
>
RTSE
</name>

13424 <
desti
>
RTS
 
ab
</description>

13425 <
bOfft
>8</bitOffset>

13426 <
bWidth
>1</bitWidth>

13427 </
fld
>

13428 <
fld
>

13429 <
me
>
DMAT
</name>

13430 <
desti
>
DMA
 
ab
 
smr
</description>

13431 <
bOfft
>7</bitOffset>

13432 <
bWidth
>1</bitWidth>

13433 </
fld
>

13434 <
fld
>

13435 <
me
>
DMAR
</name>

13436 <
desti
>
DMA
 
ab
 
iv
</description>

13437 <
bOfft
>6</bitOffset>

13438 <
bWidth
>1</bitWidth>

13439 </
fld
>

13440 <
fld
>

13441 <
me
>
SCEN
</name>

13442 <
desti
>
Smtrd
 
mode
 
ab
</description>

13443 <
bOfft
>5</bitOffset>

13444 <
bWidth
>1</bitWidth>

13445 </
fld
>

13446 <
fld
>

13447 <
me
>
NACK
</name>

13448 <
desti
>
Smtrd
 
NACK
 
ab
</description>

13449 <
bOfft
>4</bitOffset>

13450 <
bWidth
>1</bitWidth>

13451 </
fld
>

13452 <
fld
>

13453 <
me
>
HDSEL
</name>

13454 <
desti
>
Hf
-
duex
 
i
</description>

13455 <
bOfft
>3</bitOffset>

13456 <
bWidth
>1</bitWidth>

13457 </
fld
>

13458 <
fld
>

13459 <
me
>
IRLP
</name>

13460 <
desti
>
IrDA
 
low
-
pow
</description>

13461 <
bOfft
>2</bitOffset>

13462 <
bWidth
>1</bitWidth>

13463 </
fld
>

13464 <
fld
>

13465 <
me
>
IREN
</name>

13466 <
desti
>
IrDA
 
mode
 
ab
</description>

13467 <
bOfft
>1</bitOffset>

13468 <
bWidth
>1</bitWidth>

13469 </
fld
>

13470 <
fld
>

13471 <
me
>
EIE
</name>

13472 <
desti
>
E
 
u
 
ab
</description>

13473 <
bOfft
>0</bitOffset>

13474 <
bWidth
>1</bitWidth>

13475 </
fld
>

13476 </
flds
>

13479 <
me
>
GTPR
</name>

13480 <
diyName
>
GTPR
</displayName>

13481 <
desti
>
Gud
 
time
 
d
 
esr


13482 </
desti
>

13483 <
addssOfft
>0x18</addressOffset>

13484 <
size
>0x20</size>

13485 <
acss
>
ad
-
wre
</access>

13486 <
tVue
>0x0000</resetValue>

13487 <
flds
>

13488 <
fld
>

13489 <
me
>
GT
</name>

13490 <
desti
>
Gud
 
time
 
vue
</description>

13491 <
bOfft
>8</bitOffset>

13492 <
bWidth
>8</bitWidth>

13493 </
fld
>

13494 <
fld
>

13495 <
me
>
PSC
</name>

13496 <
desti
>
Psr
 
vue
</description>

13497 <
bOfft
>0</bitOffset>

13498 <
bWidth
>8</bitWidth>

13499 </
fld
>

13500 </
flds
>

13502 </
gis
>

13503 </
rh
>

13504 <
rh
 
divedFrom
="USART6">

13505 <
me
>
USART1
</name>

13506 <
baAddss
>0x40011000</baseAddress>

13507 <
u
>

13508 <
me
>
USART1_IRQ
</name>

13509 <
desti
>
USART1
 
glob
 
u
</description>

13510 <
vue
>37</value>

13511 </
u
>

13512 </
rh
>

13513 <
rh
 
divedFrom
="USART6">

13514 <
me
>
USART2
</name>

13515 <
baAddss
>0x40004400</baseAddress>

13516 <
u
>

13517 <
me
>
USART2_IRQ
</name>

13518 <
desti
>
USART2
 
glob
 
u
</description>

13519 <
vue
>38</value>

13520 </
u
>

13521 </
rh
>

13522 <
rh
 
divedFrom
="USART6">

13523 <
me
>
USART3
</name>

13524 <
baAddss
>0x40004800</baseAddress>

13525 <
u
>

13526 <
me
>
USART3_IRQ
</name>

13527 <
desti
>
USART3
 
glob
 
u
</description>

13528 <
vue
>39</value>

13529 </
u
>

13530 </
rh
>

13531 <
rh
>

13532 <
me
>
DAC
</name>

13533 <
desti
>
Dig
-
to
-
og
 
cvr
</description>

13534 <
groupName
>
DAC
</groupName>

13535 <
baAddss
>0x40007400</baseAddress>

13536 <
addssBlock
>

13537 <
offt
>0x0</offset>

13538 <
size
>0x400</size>

13539 <
uge
>
gis
</usage>

13540 </
addssBlock
>

13541 <
u
>

13542 <
me
>
TIM6_DAC_IRQ
</name>

13543 <
desti
>
TIM6
 
glob
 
u
, 
DAC1
 
d
 
DAC2
 
undrun


13544 
r
 
u
</
desti
>

13545 <
vue
>54</value>

13546 </
u
>

13547 <
gis
>

13549 <
me
>
CR
</name>

13550 <
diyName
>
CR
</displayName>

13551 <
desti
>
cڌ
 </description>

13552 <
addssOfft
>0x0</addressOffset>

13553 <
size
>0x20</size>

13554 <
acss
>
ad
-
wre
</access>

13555 <
tVue
>0x00000000</resetValue>

13556 <
flds
>

13557 <
fld
>

13558 <
me
>
DMAUDRIE2
</name>

13559 <
desti
>
DAC
 
chl2
 
DMA
 
undrun
 
u


13560 
ab
</
desti
>

13561 <
bOfft
>29</bitOffset>

13562 <
bWidth
>1</bitWidth>

13563 </
fld
>

13564 <
fld
>

13565 <
me
>
DMAEN2
</name>

13566 <
desti
>
DAC
 
chl2
 
DMA
 
ab
</description>

13567 <
bOfft
>28</bitOffset>

13568 <
bWidth
>1</bitWidth>

13569 </
fld
>

13570 <
fld
>

13571 <
me
>
MAMP2
</name>

13572 <
desti
>
DAC
 
chl2
 
mask
/
amude


13573 

</
desti
>

13574 <
bOfft
>24</bitOffset>

13575 <
bWidth
>4</bitWidth>

13576 </
fld
>

13577 <
fld
>

13578 <
me
>
WAVE2
</name>

13579 <
desti
>
DAC
 
chl2
 
noi
/
ng
 
wave


13580 
gi
 
ab
</
desti
>

13581 <
bOfft
>22</bitOffset>

13582 <
bWidth
>2</bitWidth>

13583 </
fld
>

13584 <
fld
>

13585 <
me
>
TSEL2
</name>

13586 <
desti
>
DAC
 
chl2
 
igg


13587 
i
</
desti
>

13588 <
bOfft
>19</bitOffset>

13589 <
bWidth
>3</bitWidth>

13590 </
fld
>

13591 <
fld
>

13592 <
me
>
TEN2
</name>

13593 <
desti
>
DAC
 
chl2
 
igg


13594 
ab
</
desti
>

13595 <
bOfft
>18</bitOffset>

13596 <
bWidth
>1</bitWidth>

13597 </
fld
>

13598 <
fld
>

13599 <
me
>
BOFF2
</name>

13600 <
desti
>
DAC
 
chl2
 
ouut
 
bufr


13601 
dib
</
desti
>

13602 <
bOfft
>17</bitOffset>

13603 <
bWidth
>1</bitWidth>

13604 </
fld
>

13605 <
fld
>

13606 <
me
>
EN2
</name>

13607 <
desti
>
DAC
 
chl2
 
ab
</description>

13608 <
bOfft
>16</bitOffset>

13609 <
bWidth
>1</bitWidth>

13610 </
fld
>

13611 <
fld
>

13612 <
me
>
DMAUDRIE1
</name>

13613 <
desti
>
DAC
 
chl1
 
DMA
 
Undrun
 
Iru


13614 
ab
</
desti
>

13615 <
bOfft
>13</bitOffset>

13616 <
bWidth
>1</bitWidth>

13617 </
fld
>

13618 <
fld
>

13619 <
me
>
DMAEN1
</name>

13620 <
desti
>
DAC
 
chl1
 
DMA
 
ab
</description>

13621 <
bOfft
>12</bitOffset>

13622 <
bWidth
>1</bitWidth>

13623 </
fld
>

13624 <
fld
>

13625 <
me
>
MAMP1
</name>

13626 <
desti
>
DAC
 
chl1
 
mask
/
amude


13627 

</
desti
>

13628 <
bOfft
>8</bitOffset>

13629 <
bWidth
>4</bitWidth>

13630 </
fld
>

13631 <
fld
>

13632 <
me
>
WAVE1
</name>

13633 <
desti
>
DAC
 
chl1
 
noi
/
ng
 
wave


13634 
gi
 
ab
</
desti
>

13635 <
bOfft
>6</bitOffset>

13636 <
bWidth
>2</bitWidth>

13637 </
fld
>

13638 <
fld
>

13639 <
me
>
TSEL1
</name>

13640 <
desti
>
DAC
 
chl1
 
igg


13641 
i
</
desti
>

13642 <
bOfft
>3</bitOffset>

13643 <
bWidth
>3</bitWidth>

13644 </
fld
>

13645 <
fld
>

13646 <
me
>
TEN1
</name>

13647 <
desti
>
DAC
 
chl1
 
igg


13648 
ab
</
desti
>

13649 <
bOfft
>2</bitOffset>

13650 <
bWidth
>1</bitWidth>

13651 </
fld
>

13652 <
fld
>

13653 <
me
>
BOFF1
</name>

13654 <
desti
>
DAC
 
chl1
 
ouut
 
bufr


13655 
dib
</
desti
>

13656 <
bOfft
>1</bitOffset>

13657 <
bWidth
>1</bitWidth>

13658 </
fld
>

13659 <
fld
>

13660 <
me
>
EN1
</name>

13661 <
desti
>
DAC
 
chl1
 
ab
</description>

13662 <
bOfft
>0</bitOffset>

13663 <
bWidth
>1</bitWidth>

13664 </
fld
>

13665 </
flds
>

13668 <
me
>
SWTRIGR
</name>

13669 <
diyName
>
SWTRIGR
</displayName>

13670 <
desti
>
sowe
 
igg
 </description>

13671 <
addssOfft
>0x4</addressOffset>

13672 <
size
>0x20</size>

13673 <
acss
>
wre
-
ly
</access>

13674 <
tVue
>0x00000000</resetValue>

13675 <
flds
>

13676 <
fld
>

13677 <
me
>
SWTRIG2
</name>

13678 <
desti
>
DAC
 
chl2
 
sowe


13679 
igg
</
desti
>

13680 <
bOfft
>1</bitOffset>

13681 <
bWidth
>1</bitWidth>

13682 </
fld
>

13683 <
fld
>

13684 <
me
>
SWTRIG1
</name>

13685 <
desti
>
DAC
 
chl1
 
sowe


13686 
igg
</
desti
>

13687 <
bOfft
>0</bitOffset>

13688 <
bWidth
>1</bitWidth>

13689 </
fld
>

13690 </
flds
>

13693 <
me
>
DHR12R1
</name>

13694 <
diyName
>
DHR12R1
</displayName>

13695 <
desti
>
chl1
 12-
b
 
right
-
igd
 
da
 
hdg


13696 </
desti
>

13697 <
addssOfft
>0x8</addressOffset>

13698 <
size
>0x20</size>

13699 <
acss
>
ad
-
wre
</access>

13700 <
tVue
>0x00000000</resetValue>

13701 <
flds
>

13702 <
fld
>

13703 <
me
>
DACC1DHR
</name>

13704 <
desti
>
DAC
 
chl1
 12-
b
 
right
-
igd


13705 
da
</
desti
>

13706 <
bOfft
>0</bitOffset>

13707 <
bWidth
>12</bitWidth>

13708 </
fld
>

13709 </
flds
>

13712 <
me
>
DHR12L1
</name>

13713 <
diyName
>
DHR12L1
</displayName>

13714 <
desti
>
chl1
 12-
b
 

 
igd
 
da
 
hdg


13715 </
desti
>

13716 <
addssOfft
>0xC</addressOffset>

13717 <
size
>0x20</size>

13718 <
acss
>
ad
-
wre
</access>

13719 <
tVue
>0x00000000</resetValue>

13720 <
flds
>

13721 <
fld
>

13722 <
me
>
DACC1DHR
</name>

13723 <
desti
>
DAC
 
chl1
 12-
b
 

-
igd


13724 
da
</
desti
>

13725 <
bOfft
>4</bitOffset>

13726 <
bWidth
>12</bitWidth>

13727 </
fld
>

13728 </
flds
>

13731 <
me
>
DHR8R1
</name>

13732 <
diyName
>
DHR8R1
</displayName>

13733 <
desti
>
chl1
 8-
b
 
right
 
igd
 
da
 
hdg


13734 </
desti
>

13735 <
addssOfft
>0x10</addressOffset>

13736 <
size
>0x20</size>

13737 <
acss
>
ad
-
wre
</access>

13738 <
tVue
>0x00000000</resetValue>

13739 <
flds
>

13740 <
fld
>

13741 <
me
>
DACC1DHR
</name>

13742 <
desti
>
DAC
 
chl1
 8-
b
 
right
-
igd


13743 
da
</
desti
>

13744 <
bOfft
>0</bitOffset>

13745 <
bWidth
>8</bitWidth>

13746 </
fld
>

13747 </
flds
>

13750 <
me
>
DHR12R2
</name>

13751 <
diyName
>
DHR12R2
</displayName>

13752 <
desti
>
chl2
 12-
b
 
right
 
igd
 
da
 
hdg


13753 </
desti
>

13754 <
addssOfft
>0x14</addressOffset>

13755 <
size
>0x20</size>

13756 <
acss
>
ad
-
wre
</access>

13757 <
tVue
>0x00000000</resetValue>

13758 <
flds
>

13759 <
fld
>

13760 <
me
>
DACC2DHR
</name>

13761 <
desti
>
DAC
 
chl2
 12-
b
 
right
-
igd


13762 
da
</
desti
>

13763 <
bOfft
>0</bitOffset>

13764 <
bWidth
>12</bitWidth>

13765 </
fld
>

13766 </
flds
>

13769 <
me
>
DHR12L2
</name>

13770 <
diyName
>
DHR12L2
</displayName>

13771 <
desti
>
chl2
 12-
b
 

 
igd
 
da
 
hdg


13772 </
desti
>

13773 <
addssOfft
>0x18</addressOffset>

13774 <
size
>0x20</size>

13775 <
acss
>
ad
-
wre
</access>

13776 <
tVue
>0x00000000</resetValue>

13777 <
flds
>

13778 <
fld
>

13779 <
me
>
DACC2DHR
</name>

13780 <
desti
>
DAC
 
chl2
 12-
b
 

-
igd


13781 
da
</
desti
>

13782 <
bOfft
>4</bitOffset>

13783 <
bWidth
>12</bitWidth>

13784 </
fld
>

13785 </
flds
>

13788 <
me
>
DHR8R2
</name>

13789 <
diyName
>
DHR8R2
</displayName>

13790 <
desti
>
chl2
 8-
b
 
right
-
igd
 
da
 
hdg


13791 </
desti
>

13792 <
addssOfft
>0x1C</addressOffset>

13793 <
size
>0x20</size>

13794 <
acss
>
ad
-
wre
</access>

13795 <
tVue
>0x00000000</resetValue>

13796 <
flds
>

13797 <
fld
>

13798 <
me
>
DACC2DHR
</name>

13799 <
desti
>
DAC
 
chl2
 8-
b
 
right
-
igd


13800 
da
</
desti
>

13801 <
bOfft
>0</bitOffset>

13802 <
bWidth
>8</bitWidth>

13803 </
fld
>

13804 </
flds
>

13807 <
me
>
DHR12RD
</name>

13808 <
diyName
>
DHR12RD
</displayName>

13809 <
desti
>
Du
 
DAC
 12-
b
 
right
-
igd
 
da
 
hdg


13810 </
desti
>

13811 <
addssOfft
>0x20</addressOffset>

13812 <
size
>0x20</size>

13813 <
acss
>
ad
-
wre
</access>

13814 <
tVue
>0x00000000</resetValue>

13815 <
flds
>

13816 <
fld
>

13817 <
me
>
DACC2DHR
</name>

13818 <
desti
>
DAC
 
chl2
 12-
b
 
right
-
igd


13819 
da
</
desti
>

13820 <
bOfft
>16</bitOffset>

13821 <
bWidth
>12</bitWidth>

13822 </
fld
>

13823 <
fld
>

13824 <
me
>
DACC1DHR
</name>

13825 <
desti
>
DAC
 
chl1
 12-
b
 
right
-
igd


13826 
da
</
desti
>

13827 <
bOfft
>0</bitOffset>

13828 <
bWidth
>12</bitWidth>

13829 </
fld
>

13830 </
flds
>

13833 <
me
>
DHR12LD
</name>

13834 <
diyName
>
DHR12LD
</displayName>

13835 <
desti
>
DUAL
 
DAC
 12-
b
 

 
igd
 
da
 
hdg


13836 </
desti
>

13837 <
addssOfft
>0x24</addressOffset>

13838 <
size
>0x20</size>

13839 <
acss
>
ad
-
wre
</access>

13840 <
tVue
>0x00000000</resetValue>

13841 <
flds
>

13842 <
fld
>

13843 <
me
>
DACC2DHR
</name>

13844 <
desti
>
DAC
 
chl2
 12-
b
 

-
igd


13845 
da
</
desti
>

13846 <
bOfft
>20</bitOffset>

13847 <
bWidth
>12</bitWidth>

13848 </
fld
>

13849 <
fld
>

13850 <
me
>
DACC1DHR
</name>

13851 <
desti
>
DAC
 
chl1
 12-
b
 

-
igd


13852 
da
</
desti
>

13853 <
bOfft
>4</bitOffset>

13854 <
bWidth
>12</bitWidth>

13855 </
fld
>

13856 </
flds
>

13859 <
me
>
DHR8RD
</name>

13860 <
diyName
>
DHR8RD
</displayName>

13861 <
desti
>
DUAL
 
DAC
 8-
b
 
right
 
igd
 
da
 
hdg


13862 </
desti
>

13863 <
addssOfft
>0x28</addressOffset>

13864 <
size
>0x20</size>

13865 <
acss
>
ad
-
wre
</access>

13866 <
tVue
>0x00000000</resetValue>

13867 <
flds
>

13868 <
fld
>

13869 <
me
>
DACC2DHR
</name>

13870 <
desti
>
DAC
 
chl2
 8-
b
 
right
-
igd


13871 
da
</
desti
>

13872 <
bOfft
>8</bitOffset>

13873 <
bWidth
>8</bitWidth>

13874 </
fld
>

13875 <
fld
>

13876 <
me
>
DACC1DHR
</name>

13877 <
desti
>
DAC
 
chl1
 8-
b
 
right
-
igd


13878 
da
</
desti
>

13879 <
bOfft
>0</bitOffset>

13880 <
bWidth
>8</bitWidth>

13881 </
fld
>

13882 </
flds
>

13885 <
me
>
DOR1
</name>

13886 <
diyName
>
DOR1
</displayName>

13887 <
desti
>
chl1
 
da
 
ouut
 </description>

13888 <
addssOfft
>0x2C</addressOffset>

13889 <
size
>0x20</size>

13890 <
acss
>
ad
-
ly
</access>

13891 <
tVue
>0x00000000</resetValue>

13892 <
flds
>

13893 <
fld
>

13894 <
me
>
DACC1DOR
</name>

13895 <
desti
>
DAC
 
chl1
 
da
 
ouut
</description>

13896 <
bOfft
>0</bitOffset>

13897 <
bWidth
>12</bitWidth>

13898 </
fld
>

13899 </
flds
>

13902 <
me
>
DOR2
</name>

13903 <
diyName
>
DOR2
</displayName>

13904 <
desti
>
chl2
 
da
 
ouut
 </description>

13905 <
addssOfft
>0x30</addressOffset>

13906 <
size
>0x20</size>

13907 <
acss
>
ad
-
ly
</access>

13908 <
tVue
>0x00000000</resetValue>

13909 <
flds
>

13910 <
fld
>

13911 <
me
>
DACC2DOR
</name>

13912 <
desti
>
DAC
 
chl2
 
da
 
ouut
</description>

13913 <
bOfft
>0</bitOffset>

13914 <
bWidth
>12</bitWidth>

13915 </
fld
>

13916 </
flds
>

13919 <
me
>
SR
</name>

13920 <
diyName
>
SR
</displayName>

13921 <
desti
>
us
 </description>

13922 <
addssOfft
>0x34</addressOffset>

13923 <
size
>0x20</size>

13924 <
acss
>
ad
-
wre
</access>

13925 <
tVue
>0x00000000</resetValue>

13926 <
flds
>

13927 <
fld
>

13928 <
me
>
DMAUDR2
</name>

13929 <
desti
>
DAC
 
chl2
 
DMA
 
undrun


13930 
ag
</
desti
>

13931 <
bOfft
>29</bitOffset>

13932 <
bWidth
>1</bitWidth>

13933 </
fld
>

13934 <
fld
>

13935 <
me
>
DMAUDR1
</name>

13936 <
desti
>
DAC
 
chl1
 
DMA
 
undrun


13937 
ag
</
desti
>

13938 <
bOfft
>13</bitOffset>

13939 <
bWidth
>1</bitWidth>

13940 </
fld
>

13941 </
flds
>

13943 </
gis
>

13944 </
rh
>

13945 <
rh
>

13946 <
me
>
PWR
</name>

13947 <
desti
>
Pow
 
cڌ
</description>

13948 <
groupName
>
PWR
</groupName>

13949 <
baAddss
>0x40007000</baseAddress>

13950 <
addssBlock
>

13951 <
offt
>0x0</offset>

13952 <
size
>0x400</size>

13953 <
uge
>
gis
</usage>

13954 </
addssBlock
>

13955 <
u
>

13956 <
me
>
PVD_IRQ
</name>

13957 <
desti
>
PVD
 
through
 
EXTI
 
le
 
dei


13958 
u
</
desti
>

13959 <
vue
>1</value>

13960 </
u
>

13961 <
gis
>

13963 <
me
>
CR
</name>

13964 <
diyName
>
CR
</displayName>

13965 <
desti
>
pow
 
cڌ
 </description>

13966 <
addssOfft
>0x0</addressOffset>

13967 <
size
>0x20</size>

13968 <
acss
>
ad
-
wre
</access>

13969 <
tVue
>0x00000000</resetValue>

13970 <
flds
>

13971 <
fld
>

13972 <
me
>
FPDS
</name>

13973 <
desti
>
Fsh
 
pow
 
down
 

 
St


13974 
mode
</
desti
>

13975 <
bOfft
>9</bitOffset>

13976 <
bWidth
>1</bitWidth>

13977 </
fld
>

13978 <
fld
>

13979 <
me
>
DBP
</name>

13980 <
desti
>
Dib
 
backup
 
doma
 
wre


13981 
ei
</
desti
>

13982 <
bOfft
>8</bitOffset>

13983 <
bWidth
>1</bitWidth>

13984 </
fld
>

13985 <
fld
>

13986 <
me
>
PLS
</name>

13987 <
desti
>
PVD
 
v
 
i
</description>

13988 <
bOfft
>5</bitOffset>

13989 <
bWidth
>3</bitWidth>

13990 </
fld
>

13991 <
fld
>

13992 <
me
>
PVDE
</name>

13993 <
desti
>
Pow
 
vޏge
 
de


13994 
ab
</
desti
>

13995 <
bOfft
>4</bitOffset>

13996 <
bWidth
>1</bitWidth>

13997 </
fld
>

13998 <
fld
>

13999 <
me
>
CSBF
</name>

14000 <
desti
>
Cˬ
 
dby
 
ag
</description>

14001 <
bOfft
>3</bitOffset>

14002 <
bWidth
>1</bitWidth>

14003 </
fld
>

14004 <
fld
>

14005 <
me
>
CWUF
</name>

14006 <
desti
>
Cˬ
 
wakeup
 
ag
</description>

14007 <
bOfft
>2</bitOffset>

14008 <
bWidth
>1</bitWidth>

14009 </
fld
>

14010 <
fld
>

14011 <
me
>
PDDS
</name>

14012 <
desti
>
Pow
 
down
 
dpp
</description>

14013 <
bOfft
>1</bitOffset>

14014 <
bWidth
>1</bitWidth>

14015 </
fld
>

14016 <
fld
>

14017 <
me
>
LPDS
</name>

14018 <
desti
>
Low
-
pow
 
dp
 
p
</description>

14019 <
bOfft
>0</bitOffset>

14020 <
bWidth
>1</bitWidth>

14021 </
fld
>

14022 </
flds
>

14025 <
me
>
CSR
</name>

14026 <
diyName
>
CSR
</displayName>

14027 <
desti
>
pow
 
cڌ
/
us
 </description>

14028 <
addssOfft
>0x4</addressOffset>

14029 <
size
>0x20</size>

14030 <
tVue
>0x00000000</resetValue>

14031 <
flds
>

14032 <
fld
>

14033 <
me
>
WUF
</name>

14034 <
desti
>
Wakeup
 
ag
</description>

14035 <
bOfft
>0</bitOffset>

14036 <
bWidth
>1</bitWidth>

14037 <
acss
>
ad
-
ly
</access>

14038 </
fld
>

14039 <
fld
>

14040 <
me
>
SBF
</name>

14041 <
desti
>
Sndby
 
ag
</description>

14042 <
bOfft
>1</bitOffset>

14043 <
bWidth
>1</bitWidth>

14044 <
acss
>
ad
-
ly
</access>

14045 </
fld
>

14046 <
fld
>

14047 <
me
>
PVDO
</name>

14048 <
desti
>
PVD
 
ouut
</description>

14049 <
bOfft
>2</bitOffset>

14050 <
bWidth
>1</bitWidth>

14051 <
acss
>
ad
-
ly
</access>

14052 </
fld
>

14053 <
fld
>

14054 <
me
>
BRR
</name>

14055 <
desti
>
Backup
 
gut
 
ady
</description>

14056 <
bOfft
>3</bitOffset>

14057 <
bWidth
>1</bitWidth>

14058 <
acss
>
ad
-
ly
</access>

14059 </
fld
>

14060 <
fld
>

14061 <
me
>
EWUP
</name>

14062 <
desti
>
Eb
 
WKUP
 
p
</description>

14063 <
bOfft
>8</bitOffset>

14064 <
bWidth
>1</bitWidth>

14065 <
acss
>
ad
-
wre
</access>

14066 </
fld
>

14067 <
fld
>

14068 <
me
>
BRE
</name>

14069 <
desti
>
Backup
 
gut
 
ab
</description>

14070 <
bOfft
>9</bitOffset>

14071 <
bWidth
>1</bitWidth>

14072 <
acss
>
ad
-
wre
</access>

14073 </
fld
>

14074 <
fld
>

14075 <
me
>
VOSRDY
</name>

14076 <
desti
>
Regut
 
vޏge
 
slg
 
ouut


14077 
i
 
ady
 
b
</
desti
>

14078 <
bOfft
>14</bitOffset>

14079 <
bWidth
>1</bitWidth>

14080 <
acss
>
ad
-
wre
</access>

14081 </
fld
>

14082 </
flds
>

14084 </
gis
>

14085 </
rh
>

14086 <
rh
>

14087 <
me
>
I2C3
</name>

14088 <
desti
>
I
-
gd
 
ccu
</description>

14089 <
groupName
>
I2C
</groupName>

14090 <
baAddss
>0x40005C00</baseAddress>

14091 <
addssBlock
>

14092 <
offt
>0x0</offset>

14093 <
size
>0x400</size>

14094 <
uge
>
gis
</usage>

14095 </
addssBlock
>

14096 <
u
>

14097 <
me
>
I2C3_EV_IRQ
</name>

14098 <
desti
>
I2C3
 
evt
 
u
</description>

14099 <
vue
>72</value>

14100 </
u
>

14101 <
u
>

14102 <
me
>
I2C3_ER_IRQ
</name>

14103 <
desti
>
I2C3
 
r
 
u
</description>

14104 <
vue
>73</value>

14105 </
u
>

14106 <
gis
>

14108 <
me
>
CR1
</name>

14109 <
diyName
>
CR1
</displayName>

14110 <
desti
>
Cڌ
 1</description>

14111 <
addssOfft
>0x0</addressOffset>

14112 <
size
>0x20</size>

14113 <
acss
>
ad
-
wre
</access>

14114 <
tVue
>0x0000</resetValue>

14115 <
flds
>

14116 <
fld
>

14117 <
me
>
SWRST
</name>

14118 <
desti
>
Sowe
 
t
</description>

14119 <
bOfft
>15</bitOffset>

14120 <
bWidth
>1</bitWidth>

14121 </
fld
>

14122 <
fld
>

14123 <
me
>
ALERT
</name>

14124 <
desti
>
SMBus
 
t
</description>

14125 <
bOfft
>13</bitOffset>

14126 <
bWidth
>1</bitWidth>

14127 </
fld
>

14128 <
fld
>

14129 <
me
>
PEC
</name>

14130 <
desti
>
Pack
 
r
 
checkg
</description>

14131 <
bOfft
>12</bitOffset>

14132 <
bWidth
>1</bitWidth>

14133 </
fld
>

14134 <
fld
>

14135 <
me
>
POS
</name>

14136 <
desti
>
Acknowdge
/
PEC
 
	`Posi
 (
da


14137 
i
)</
desti
>

14138 <
bOfft
>11</bitOffset>

14139 <
bWidth
>1</bitWidth>

14140 </
fld
>

14141 <
fld
>

14142 <
me
>
ACK
</name>

14143 <
desti
>
Acknowdge
 
ab
</description>

14144 <
bOfft
>10</bitOffset>

14145 <
bWidth
>1</bitWidth>

14146 </
fld
>

14147 <
fld
>

14148 <
me
>
STOP
</name>

14149 <
desti
>
St
 
gi
</description>

14150 <
bOfft
>9</bitOffset>

14151 <
bWidth
>1</bitWidth>

14152 </
fld
>

14153 <
fld
>

14154 <
me
>
START
</name>

14155 <
desti
>
S
 
gi
</description>

14156 <
bOfft
>8</bitOffset>

14157 <
bWidth
>1</bitWidth>

14158 </
fld
>

14159 <
fld
>

14160 <
me
>
NOSTRETCH
</name>

14161 <
desti
>
Clock
 
tchg
 
	`dib
 (
Sve


14162 
mode
)</
desti
>

14163 <
bOfft
>7</bitOffset>

14164 <
bWidth
>1</bitWidth>

14165 </
fld
>

14166 <
fld
>

14167 <
me
>
ENGC
</name>

14168 <
desti
>
G
 

 
ab
</description>

14169 <
bOfft
>6</bitOffset>

14170 <
bWidth
>1</bitWidth>

14171 </
fld
>

14172 <
fld
>

14173 <
me
>
ENPEC
</name>

14174 <
desti
>
PEC
 
ab
</description>

14175 <
bOfft
>5</bitOffset>

14176 <
bWidth
>1</bitWidth>

14177 </
fld
>

14178 <
fld
>

14179 <
me
>
ENARP
</name>

14180 <
desti
>
ARP
 
ab
</description>

14181 <
bOfft
>4</bitOffset>

14182 <
bWidth
>1</bitWidth>

14183 </
fld
>

14184 <
fld
>

14185 <
me
>
SMBTYPE
</name>

14186 <
desti
>
SMBus
 
ty
</description>

14187 <
bOfft
>3</bitOffset>

14188 <
bWidth
>1</bitWidth>

14189 </
fld
>

14190 <
fld
>

14191 <
me
>
SMBUS
</name>

14192 <
desti
>
SMBus
 
mode
</description>

14193 <
bOfft
>1</bitOffset>

14194 <
bWidth
>1</bitWidth>

14195 </
fld
>

14196 <
fld
>

14197 <
me
>
PE
</name>

14198 <
desti
>
Ph
 
ab
</description>

14199 <
bOfft
>0</bitOffset>

14200 <
bWidth
>1</bitWidth>

14201 </
fld
>

14202 </
flds
>

14205 <
me
>
CR2
</name>

14206 <
diyName
>
CR2
</displayName>

14207 <
desti
>
Cڌ
 2</description>

14208 <
addssOfft
>0x4</addressOffset>

14209 <
size
>0x20</size>

14210 <
acss
>
ad
-
wre
</access>

14211 <
tVue
>0x0000</resetValue>

14212 <
flds
>

14213 <
fld
>

14214 <
me
>
LAST
</name>

14215 <
desti
>
DMA
 
ϡ
 
sr
</description>

14216 <
bOfft
>12</bitOffset>

14217 <
bWidth
>1</bitWidth>

14218 </
fld
>

14219 <
fld
>

14220 <
me
>
DMAEN
</name>

14221 <
desti
>
DMA
 
ques
 
ab
</description>

14222 <
bOfft
>11</bitOffset>

14223 <
bWidth
>1</bitWidth>

14224 </
fld
>

14225 <
fld
>

14226 <
me
>
ITBUFEN
</name>

14227 <
desti
>
Bufr
 
u
 
ab
</description>

14228 <
bOfft
>10</bitOffset>

14229 <
bWidth
>1</bitWidth>

14230 </
fld
>

14231 <
fld
>

14232 <
me
>
ITEVTEN
</name>

14233 <
desti
>
Evt
 
u
 
ab
</description>

14234 <
bOfft
>9</bitOffset>

14235 <
bWidth
>1</bitWidth>

14236 </
fld
>

14237 <
fld
>

14238 <
me
>
ITERREN
</name>

14239 <
desti
>
E
 
u
 
ab
</description>

14240 <
bOfft
>8</bitOffset>

14241 <
bWidth
>1</bitWidth>

14242 </
fld
>

14243 <
fld
>

14244 <
me
>
FREQ
</name>

14245 <
desti
>
Ph
 
ock
 
equcy
</description>

14246 <
bOfft
>0</bitOffset>

14247 <
bWidth
>6</bitWidth>

14248 </
fld
>

14249 </
flds
>

14252 <
me
>
OAR1
</name>

14253 <
diyName
>
OAR1
</displayName>

14254 <
desti
>
Own
 
addss
 1</description>

14255 <
addssOfft
>0x8</addressOffset>

14256 <
size
>0x20</size>

14257 <
acss
>
ad
-
wre
</access>

14258 <
tVue
>0x0000</resetValue>

14259 <
flds
>

14260 <
fld
>

14261 <
me
>
ADDMODE
</name>

14262 <
desti
>
Addssg
 
	`mode
 (
ave


14263 
mode
)</
desti
>

14264 <
bOfft
>15</bitOffset>

14265 <
bWidth
>1</bitWidth>

14266 </
fld
>

14267 <
fld
>

14268 <
me
>
ADD10
</name>

14269 <
desti
>
I
 
addss
</description>

14270 <
bOfft
>8</bitOffset>

14271 <
bWidth
>2</bitWidth>

14272 </
fld
>

14273 <
fld
>

14274 <
me
>
ADD7
</name>

14275 <
desti
>
I
 
addss
</description>

14276 <
bOfft
>1</bitOffset>

14277 <
bWidth
>7</bitWidth>

14278 </
fld
>

14279 <
fld
>

14280 <
me
>
ADD0
</name>

14281 <
desti
>
I
 
addss
</description>

14282 <
bOfft
>0</bitOffset>

14283 <
bWidth
>1</bitWidth>

14284 </
fld
>

14285 </
flds
>

14288 <
me
>
OAR2
</name>

14289 <
diyName
>
OAR2
</displayName>

14290 <
desti
>
Own
 
addss
 2</description>

14291 <
addssOfft
>0xC</addressOffset>

14292 <
size
>0x20</size>

14293 <
acss
>
ad
-
wre
</access>

14294 <
tVue
>0x0000</resetValue>

14295 <
flds
>

14296 <
fld
>

14297 <
me
>
ADD2
</name>

14298 <
desti
>
I
 
addss
</description>

14299 <
bOfft
>1</bitOffset>

14300 <
bWidth
>7</bitWidth>

14301 </
fld
>

14302 <
fld
>

14303 <
me
>
ENDUAL
</name>

14304 <
desti
>
Du
 
addssg
 
mode


14305 
ab
</
desti
>

14306 <
bOfft
>0</bitOffset>

14307 <
bWidth
>1</bitWidth>

14308 </
fld
>

14309 </
flds
>

14312 <
me
>
DR
</name>

14313 <
diyName
>
DR
</displayName>

14314 <
desti
>
Da
 </description>

14315 <
addssOfft
>0x10</addressOffset>

14316 <
size
>0x20</size>

14317 <
acss
>
ad
-
wre
</access>

14318 <
tVue
>0x0000</resetValue>

14319 <
flds
>

14320 <
fld
>

14321 <
me
>
DR
</name>

14322 <
desti
>8-
b
 
da
 </description>

14323 <
bOfft
>0</bitOffset>

14324 <
bWidth
>8</bitWidth>

14325 </
fld
>

14326 </
flds
>

14329 <
me
>
SR1
</name>

14330 <
diyName
>
SR1
</displayName>

14331 <
desti
>
Stus
 1</description>

14332 <
addssOfft
>0x14</addressOffset>

14333 <
size
>0x20</size>

14334 <
tVue
>0x0000</resetValue>

14335 <
flds
>

14336 <
fld
>

14337 <
me
>
SMBALERT
</name>

14338 <
desti
>
SMBus
 
t
</description>

14339 <
bOfft
>15</bitOffset>

14340 <
bWidth
>1</bitWidth>

14341 <
acss
>
ad
-
wre
</access>

14342 </
fld
>

14343 <
fld
>

14344 <
me
>
TIMEOUT
</name>

14345 <
desti
>
Timeout
 

 
Tlow
 
r
</description>

14346 <
bOfft
>14</bitOffset>

14347 <
bWidth
>1</bitWidth>

14348 <
acss
>
ad
-
wre
</access>

14349 </
fld
>

14350 <
fld
>

14351 <
me
>
PECERR
</name>

14352 <
desti
>
PEC
 
E
 

 
i
</description>

14353 <
bOfft
>12</bitOffset>

14354 <
bWidth
>1</bitWidth>

14355 <
acss
>
ad
-
wre
</access>

14356 </
fld
>

14357 <
fld
>

14358 <
me
>
OVR
</name>

14359 <
desti
>
Ovrun
/
Undrun
</description>

14360 <
bOfft
>11</bitOffset>

14361 <
bWidth
>1</bitWidth>

14362 <
acss
>
ad
-
wre
</access>

14363 </
fld
>

14364 <
fld
>

14365 <
me
>
AF
</name>

14366 <
desti
>
Acknowdge
 
u
</description>

14367 <
bOfft
>10</bitOffset>

14368 <
bWidth
>1</bitWidth>

14369 <
acss
>
ad
-
wre
</access>

14370 </
fld
>

14371 <
fld
>

14372 <
me
>
ARLO
</name>

14373 <
desti
>
Arbti
 
	`lo
 (
ma


14374 
mode
)</
desti
>

14375 <
bOfft
>9</bitOffset>

14376 <
bWidth
>1</bitWidth>

14377 <
acss
>
ad
-
wre
</access>

14378 </
fld
>

14379 <
fld
>

14380 <
me
>
BERR
</name>

14381 <
desti
>
Bus
 
r
</description>

14382 <
bOfft
>8</bitOffset>

14383 <
bWidth
>1</bitWidth>

14384 <
acss
>
ad
-
wre
</access>

14385 </
fld
>

14386 <
fld
>

14387 <
me
>
TxE
</name>

14388 <
desti
>
Da
 
emy


14389 (
smrs
)</
desti
>

14390 <
bOfft
>7</bitOffset>

14391 <
bWidth
>1</bitWidth>

14392 <
acss
>
ad
-
ly
</access>

14393 </
fld
>

14394 <
fld
>

14395 <
me
>
RxNE
</name>

14396 <
desti
>
Da
 
n
 
emy


14397 (
ivs
)</
desti
>

14398 <
bOfft
>6</bitOffset>

14399 <
bWidth
>1</bitWidth>

14400 <
acss
>
ad
-
ly
</access>

14401 </
fld
>

14402 <
fld
>

14403 <
me
>
STOPF
</name>

14404 <
desti
>
St
 
	`dei
 (
ave


14405 
mode
)</
desti
>

14406 <
bOfft
>4</bitOffset>

14407 <
bWidth
>1</bitWidth>

14408 <
acss
>
ad
-
ly
</access>

14409 </
fld
>

14410 <
fld
>

14411 <
me
>
ADD10
</name>

14412 <
desti
>10-
b
 
hd
 
	`
 (
Ma


14413 
mode
)</
desti
>

14414 <
bOfft
>3</bitOffset>

14415 <
bWidth
>1</bitWidth>

14416 <
acss
>
ad
-
ly
</access>

14417 </
fld
>

14418 <
fld
>

14419 <
me
>
BTF
</name>

14420 <
desti
>
By
 
sr
 
fished
</description>

14421 <
bOfft
>2</bitOffset>

14422 <
bWidth
>1</bitWidth>

14423 <
acss
>
ad
-
ly
</access>

14424 </
fld
>

14425 <
fld
>

14426 <
me
>
ADDR
</name>

14427 <
desti
>
Addss
 
	`
 (
ma
 
mode
)/
mched


14428 (
ave
 
mode
)</
desti
>

14429 <
bOfft
>1</bitOffset>

14430 <
bWidth
>1</bitWidth>

14431 <
acss
>
ad
-
ly
</access>

14432 </
fld
>

14433 <
fld
>

14434 <
me
>
SB
</name>

14435 <
desti
>
S
 
	`b
 (
Ma
 
mode
)</description>

14436 <
bOfft
>0</bitOffset>

14437 <
bWidth
>1</bitWidth>

14438 <
acss
>
ad
-
ly
</access>

14439 </
fld
>

14440 </
flds
>

14443 <
me
>
SR2
</name>

14444 <
diyName
>
SR2
</displayName>

14445 <
desti
>
Stus
 2</description>

14446 <
addssOfft
>0x18</addressOffset>

14447 <
size
>0x20</size>

14448 <
acss
>
ad
-
ly
</access>

14449 <
tVue
>0x0000</resetValue>

14450 <
flds
>

14451 <
fld
>

14452 <
me
>
PEC
</name>

14453 <
desti
>
ack
 
r
 
checkg


14454 </
desti
>

14455 <
bOfft
>8</bitOffset>

14456 <
bWidth
>8</bitWidth>

14457 </
fld
>

14458 <
fld
>

14459 <
me
>
DUALF
</name>

14460 <
desti
>
Du
 
	`ag
 (
Sve
 
mode
)</description>

14461 <
bOfft
>7</bitOffset>

14462 <
bWidth
>1</bitWidth>

14463 </
fld
>

14464 <
fld
>

14465 <
me
>
SMBHOST
</name>

14466 <
desti
>
SMBus
 
ho
 
	`hd
 (
Sve


14467 
mode
)</
desti
>

14468 <
bOfft
>6</bitOffset>

14469 <
bWidth
>1</bitWidth>

14470 </
fld
>

14471 <
fld
>

14472 <
me
>
SMBDEFAULT
</name>

14473 <
desti
>
SMBus
 
devi
  
	`addss
 (
Sve


14474 
mode
)</
desti
>

14475 <
bOfft
>5</bitOffset>

14476 <
bWidth
>1</bitWidth>

14477 </
fld
>

14478 <
fld
>

14479 <
me
>
GENCALL
</name>

14480 <
desti
>
G
 

 
	`addss
 (
Sve


14481 
mode
)</
desti
>

14482 <
bOfft
>4</bitOffset>

14483 <
bWidth
>1</bitWidth>

14484 </
fld
>

14485 <
fld
>

14486 <
me
>
TRA
</name>

14487 <
desti
>
Tnsmr
/
iv
</description>

14488 <
bOfft
>2</bitOffset>

14489 <
bWidth
>1</bitWidth>

14490 </
fld
>

14491 <
fld
>

14492 <
me
>
BUSY
</name>

14493 <
desti
>
Bus
 
busy
</description>

14494 <
bOfft
>1</bitOffset>

14495 <
bWidth
>1</bitWidth>

14496 </
fld
>

14497 <
fld
>

14498 <
me
>
MSL
</name>

14499 <
desti
>
Ma
/
ave
</description>

14500 <
bOfft
>0</bitOffset>

14501 <
bWidth
>1</bitWidth>

14502 </
fld
>

14503 </
flds
>

14506 <
me
>
CCR
</name>

14507 <
diyName
>
CCR
</displayName>

14508 <
desti
>
Clock
 
cڌ
 </description>

14509 <
addssOfft
>0x1C</addressOffset>

14510 <
size
>0x20</size>

14511 <
acss
>
ad
-
wre
</access>

14512 <
tVue
>0x0000</resetValue>

14513 <
flds
>

14514 <
fld
>

14515 <
me
>
F_S
</name>

14516 <
desti
>
I2C
 
ma
 
mode
 
i
</description>

14517 <
bOfft
>15</bitOffset>

14518 <
bWidth
>1</bitWidth>

14519 </
fld
>

14520 <
fld
>

14521 <
me
>
DUTY
</name>

14522 <
desti
>
Fa
 
mode
 
duty
 
cye
</description>

14523 <
bOfft
>14</bitOffset>

14524 <
bWidth
>1</bitWidth>

14525 </
fld
>

14526 <
fld
>

14527 <
me
>
CCR
</name>

14528 <
desti
>
Clock
 
cڌ
 

 
Fa
/
Sndd


14529 
	`mode
 (
Ma
 
mode
)</
desti
>

14530 <
bOfft
>0</bitOffset>

14531 <
bWidth
>12</bitWidth>

14532 </
fld
>

14533 </
flds
>

14536 <
me
>
TRISE
</name>

14537 <
diyName
>
TRISE
</displayName>

14538 <
desti
>
TRISE
 </description>

14539 <
addssOfft
>0x20</addressOffset>

14540 <
size
>0x20</size>

14541 <
acss
>
ad
-
wre
</access>

14542 <
tVue
>0x0002</resetValue>

14543 <
flds
>

14544 <
fld
>

14545 <
me
>
TRISE
</name>

14546 <
desti
>
Maximum
 
ri
 
time
 

 
Fa
/
Sndd
 
mode


14547 (
Ma
 
mode
)</
desti
>

14548 <
bOfft
>0</bitOffset>

14549 <
bWidth
>6</bitWidth>

14550 </
fld
>

14551 </
flds
>

14553 </
gis
>

14554 </
rh
>

14555 <
rh
 
divedFrom
="I2C3">

14556 <
me
>
I2C2
</name>

14557 <
baAddss
>0x40005800</baseAddress>

14558 <
u
>

14559 <
me
>
I2C2_EV_IRQ
</name>

14560 <
desti
>
I2C2
 
evt
 
u
</description>

14561 <
vue
>33</value>

14562 </
u
>

14563 <
u
>

14564 <
me
>
I2C2_ER_IRQ
</name>

14565 <
desti
>
I2C2
 
r
 
u
</description>

14566 <
vue
>34</value>

14567 </
u
>

14568 </
rh
>

14569 <
rh
 
divedFrom
="I2C3">

14570 <
me
>
I2C1
</name>

14571 <
baAddss
>0x40005400</baseAddress>

14572 <
u
>

14573 <
me
>
I2C1_EV_IRQ
</name>

14574 <
desti
>
I2C1
 
evt
 
u
</description>

14575 <
vue
>31</value>

14576 </
u
>

14577 <
u
>

14578 <
me
>
I2C1_ER_IRQ
</name>

14579 <
desti
>
I2C1
 
r
 
u
</description>

14580 <
vue
>32</value>

14581 </
u
>

14582 </
rh
>

14583 <
rh
>

14584 <
me
>
IWDG
</name>

14585 <
desti
>
Inddt
 
wchdog
</description>

14586 <
groupName
>
IWDG
</groupName>

14587 <
baAddss
>0x40003000</baseAddress>

14588 <
addssBlock
>

14589 <
offt
>0x0</offset>

14590 <
size
>0x400</size>

14591 <
uge
>
gis
</usage>

14592 </
addssBlock
>

14593 <
gis
>

14595 <
me
>
KR
</name>

14596 <
diyName
>
KR
</displayName>

14597 <
desti
>
Key
 </description>

14598 <
addssOfft
>0x0</addressOffset>

14599 <
size
>0x20</size>

14600 <
acss
>
wre
-
ly
</access>

14601 <
tVue
>0x00000000</resetValue>

14602 <
flds
>

14603 <
fld
>

14604 <
me
>
KEY
</name>

14605 <
desti
>
Key
 
	`vue
 (
wre
 
ly
, 
ad


14606 0000
h
)</
desti
>

14607 <
bOfft
>0</bitOffset>

14608 <
bWidth
>16</bitWidth>

14609 </
fld
>

14610 </
flds
>

14613 <
me
>
PR
</name>

14614 <
diyName
>
PR
</displayName>

14615 <
desti
>
Psr
 </description>

14616 <
addssOfft
>0x4</addressOffset>

14617 <
size
>0x20</size>

14618 <
acss
>
ad
-
wre
</access>

14619 <
tVue
>0x00000000</resetValue>

14620 <
flds
>

14621 <
fld
>

14622 <
me
>
PR
</name>

14623 <
desti
>
Psr
 
divid
</description>

14624 <
bOfft
>0</bitOffset>

14625 <
bWidth
>3</bitWidth>

14626 </
fld
>

14627 </
flds
>

14630 <
me
>
RLR
</name>

14631 <
diyName
>
RLR
</displayName>

14632 <
desti
>
Rd
 </description>

14633 <
addssOfft
>0x8</addressOffset>

14634 <
size
>0x20</size>

14635 <
acss
>
ad
-
wre
</access>

14636 <
tVue
>0x00000FFF</resetValue>

14637 <
flds
>

14638 <
fld
>

14639 <
me
>
RL
</name>

14640 <
desti
>
Wchdog
 
cou
 
ld


14641 
vue
</
desti
>

14642 <
bOfft
>0</bitOffset>

14643 <
bWidth
>12</bitWidth>

14644 </
fld
>

14645 </
flds
>

14648 <
me
>
SR
</name>

14649 <
diyName
>
SR
</displayName>

14650 <
desti
>
Stus
 </description>

14651 <
addssOfft
>0xC</addressOffset>

14652 <
size
>0x20</size>

14653 <
acss
>
ad
-
ly
</access>

14654 <
tVue
>0x00000000</resetValue>

14655 <
flds
>

14656 <
fld
>

14657 <
me
>
RVU
</name>

14658 <
desti
>
Wchdog
 
cou
 
ld
 
vue


14659 
upde
</
desti
>

14660 <
bOfft
>1</bitOffset>

14661 <
bWidth
>1</bitWidth>

14662 </
fld
>

14663 <
fld
>

14664 <
me
>
PVU
</name>

14665 <
desti
>
Wchdog
 
esr
 
vue


14666 
upde
</
desti
>

14667 <
bOfft
>0</bitOffset>

14668 <
bWidth
>1</bitWidth>

14669 </
fld
>

14670 </
flds
>

14672 </
gis
>

14673 </
rh
>

14674 <
rh
>

14675 <
me
>
WWDG
</name>

14676 <
desti
>
Wdow
 
wchdog
</description>

14677 <
groupName
>
WWDG
</groupName>

14678 <
baAddss
>0x40002C00</baseAddress>

14679 <
addssBlock
>

14680 <
offt
>0x0</offset>

14681 <
size
>0x400</size>

14682 <
uge
>
gis
</usage>

14683 </
addssBlock
>

14684 <
u
>

14685 <
me
>
WWDG_IRQ
</name>

14686 <
desti
>
Wdow
 
Wchdog
 
u
</description>

14687 <
vue
>0</value>

14688 </
u
>

14689 <
gis
>

14691 <
me
>
CR
</name>

14692 <
diyName
>
CR
</displayName>

14693 <
desti
>
Cڌ
 </description>

14694 <
addssOfft
>0x0</addressOffset>

14695 <
size
>0x20</size>

14696 <
acss
>
ad
-
wre
</access>

14697 <
tVue
>0x7F</resetValue>

14698 <
flds
>

14699 <
fld
>

14700 <
me
>
WDGA
</name>

14701 <
desti
>
Aivi
 
b
</description>

14702 <
bOfft
>7</bitOffset>

14703 <
bWidth
>1</bitWidth>

14704 </
fld
>

14705 <
fld
>

14706 <
me
>
T
</name>

14707 <
desti
>7-
b
 
	`cou
 (
MSB
 
to
 
LSB
)</description>

14708 <
bOfft
>0</bitOffset>

14709 <
bWidth
>7</bitWidth>

14710 </
fld
>

14711 </
flds
>

14714 <
me
>
CFR
</name>

14715 <
diyName
>
CFR
</displayName>

14716 <
desti
>
Cfiguti
 </description>

14717 <
addssOfft
>0x4</addressOffset>

14718 <
size
>0x20</size>

14719 <
acss
>
ad
-
wre
</access>

14720 <
tVue
>0x7F</resetValue>

14721 <
flds
>

14722 <
fld
>

14723 <
me
>
EWI
</name>

14724 <
desti
>
Ely
 
wakeup
 
u
</description>

14725 <
bOfft
>9</bitOffset>

14726 <
bWidth
>1</bitWidth>

14727 </
fld
>

14728 <
fld
>

14729 <
me
>
WDGTB1
</name>

14730 <
desti
>
Tim
 
ba
</description>

14731 <
bOfft
>8</bitOffset>

14732 <
bWidth
>1</bitWidth>

14733 </
fld
>

14734 <
fld
>

14735 <
me
>
WDGTB0
</name>

14736 <
desti
>
Tim
 
ba
</description>

14737 <
bOfft
>7</bitOffset>

14738 <
bWidth
>1</bitWidth>

14739 </
fld
>

14740 <
fld
>

14741 <
me
>
W
</name>

14742 <
desti
>7-
b
 
wdow
 
vue
</description>

14743 <
bOfft
>0</bitOffset>

14744 <
bWidth
>7</bitWidth>

14745 </
fld
>

14746 </
flds
>

14749 <
me
>
SR
</name>

14750 <
diyName
>
SR
</displayName>

14751 <
desti
>
Stus
 </description>

14752 <
addssOfft
>0x8</addressOffset>

14753 <
size
>0x20</size>

14754 <
acss
>
ad
-
wre
</access>

14755 <
tVue
>0x00</resetValue>

14756 <
flds
>

14757 <
fld
>

14758 <
me
>
EWIF
</name>

14759 <
desti
>
Ely
 
wakeup
 
u


14760 
ag
</
desti
>

14761 <
bOfft
>0</bitOffset>

14762 <
bWidth
>1</bitWidth>

14763 </
fld
>

14764 </
flds
>

14766 </
gis
>

14767 </
rh
>

14768 <
rh
>

14769 <
me
>
RTC
</name>

14770 <
desti
>
Rl
-
time
 
ock
</description>

14771 <
groupName
>
RTC
</groupName>

14772 <
baAddss
>0x40002800</baseAddress>

14773 <
addssBlock
>

14774 <
offt
>0x0</offset>

14775 <
size
>0x400</size>

14776 <
uge
>
gis
</usage>

14777 </
addssBlock
>

14778 <
u
>

14779 <
me
>
RTC_WKUP_IRQ
</name>

14780 <
desti
>
RTC
 
Wakeup
 
u
 
through
 
the
 
EXTI


14781 
le
</
desti
>

14782 <
vue
>3</value>

14783 </
u
>

14784 <
u
>

14785 <
me
>
RTC_Arm_IRQ
</name>

14786 <
desti
>
RTC
 
	$Arms
 (
A
 
d
 
B

through
 
EXTI
 
le


14787 
u
</
desti
>

14788 <
vue
>41</value>

14789 </
u
>

14790 <
gis
>

14792 <
me
>
TR
</name>

14793 <
diyName
>
TR
</displayName>

14794 <
desti
>
time
 </description>

14795 <
addssOfft
>0x0</addressOffset>

14796 <
size
>0x20</size>

14797 <
acss
>
ad
-
wre
</access>

14798 <
tVue
>0x00000000</resetValue>

14799 <
flds
>

14800 <
fld
>

14801 <
me
>
PM
</name>

14802 <
desti
>
AM
/
PM
 
n٩i
</description>

14803 <
bOfft
>22</bitOffset>

14804 <
bWidth
>1</bitWidth>

14805 </
fld
>

14806 <
fld
>

14807 <
me
>
HT
</name>

14808 <
desti
>
Hour
 
ns
 

 
BCD
 
fm
</description>

14809 <
bOfft
>20</bitOffset>

14810 <
bWidth
>2</bitWidth>

14811 </
fld
>

14812 <
fld
>

14813 <
me
>
HU
</name>

14814 <
desti
>
Hour
 
uns
 

 
BCD
 
fm
</description>

14815 <
bOfft
>16</bitOffset>

14816 <
bWidth
>4</bitWidth>

14817 </
fld
>

14818 <
fld
>

14819 <
me
>
MNT
</name>

14820 <
desti
>
Mu
 
ns
 

 
BCD
 
fm
</description>

14821 <
bOfft
>12</bitOffset>

14822 <
bWidth
>3</bitWidth>

14823 </
fld
>

14824 <
fld
>

14825 <
me
>
MNU
</name>

14826 <
desti
>
Mu
 
uns
 

 
BCD
 
fm
</description>

14827 <
bOfft
>8</bitOffset>

14828 <
bWidth
>4</bitWidth>

14829 </
fld
>

14830 <
fld
>

14831 <
me
>
ST
</name>

14832 <
desti
>
Secd
 
ns
 

 
BCD
 
fm
</description>

14833 <
bOfft
>4</bitOffset>

14834 <
bWidth
>3</bitWidth>

14835 </
fld
>

14836 <
fld
>

14837 <
me
>
SU
</name>

14838 <
desti
>
Secd
 
uns
 

 
BCD
 
fm
</description>

14839 <
bOfft
>0</bitOffset>

14840 <
bWidth
>4</bitWidth>

14841 </
fld
>

14842 </
flds
>

14845 <
me
>
DR
</name>

14846 <
diyName
>
DR
</displayName>

14847 <
desti
>
de
 </description>

14848 <
addssOfft
>0x4</addressOffset>

14849 <
size
>0x20</size>

14850 <
acss
>
ad
-
wre
</access>

14851 <
tVue
>0x00002101</resetValue>

14852 <
flds
>

14853 <
fld
>

14854 <
me
>
YT
</name>

14855 <
desti
>
Yr
 
ns
 

 
BCD
 
fm
</description>

14856 <
bOfft
>20</bitOffset>

14857 <
bWidth
>4</bitWidth>

14858 </
fld
>

14859 <
fld
>

14860 <
me
>
YU
</name>

14861 <
desti
>
Yr
 
uns
 

 
BCD
 
fm
</description>

14862 <
bOfft
>16</bitOffset>

14863 <
bWidth
>4</bitWidth>

14864 </
fld
>

14865 <
fld
>

14866 <
me
>
WDU
</name>

14867 <
desti
>
Wk
 
day
 
uns
</description>

14868 <
bOfft
>13</bitOffset>

14869 <
bWidth
>3</bitWidth>

14870 </
fld
>

14871 <
fld
>

14872 <
me
>
MT
</name>

14873 <
desti
>
Mth
 
ns
 

 
BCD
 
fm
</description>

14874 <
bOfft
>12</bitOffset>

14875 <
bWidth
>1</bitWidth>

14876 </
fld
>

14877 <
fld
>

14878 <
me
>
MU
</name>

14879 <
desti
>
Mth
 
uns
 

 
BCD
 
fm
</description>

14880 <
bOfft
>8</bitOffset>

14881 <
bWidth
>4</bitWidth>

14882 </
fld
>

14883 <
fld
>

14884 <
me
>
DT
</name>

14885 <
desti
>
De
 
ns
 

 
BCD
 
fm
</description>

14886 <
bOfft
>4</bitOffset>

14887 <
bWidth
>2</bitWidth>

14888 </
fld
>

14889 <
fld
>

14890 <
me
>
DU
</name>

14891 <
desti
>
De
 
uns
 

 
BCD
 
fm
</description>

14892 <
bOfft
>0</bitOffset>

14893 <
bWidth
>4</bitWidth>

14894 </
fld
>

14895 </
flds
>

14898 <
me
>
CR
</name>

14899 <
diyName
>
CR
</displayName>

14900 <
desti
>
cڌ
 </description>

14901 <
addssOfft
>0x8</addressOffset>

14902 <
size
>0x20</size>

14903 <
acss
>
ad
-
wre
</access>

14904 <
tVue
>0x00000000</resetValue>

14905 <
flds
>

14906 <
fld
>

14907 <
me
>
COE
</name>

14908 <
desti
>
Cibti
 
ouut
 
ab
</description>

14909 <
bOfft
>23</bitOffset>

14910 <
bWidth
>1</bitWidth>

14911 </
fld
>

14912 <
fld
>

14913 <
me
>
OSEL
</name>

14914 <
desti
>
Ouut
 
i
</description>

14915 <
bOfft
>21</bitOffset>

14916 <
bWidth
>2</bitWidth>

14917 </
fld
>

14918 <
fld
>

14919 <
me
>
POL
</name>

14920 <
desti
>
Ouut
 
pެy
</description>

14921 <
bOfft
>20</bitOffset>

14922 <
bWidth
>1</bitWidth>

14923 </
fld
>

14924 <
fld
>

14925 <
me
>
BKP
</name>

14926 <
desti
>
Backup
</description>

14927 <
bOfft
>18</bitOffset>

14928 <
bWidth
>1</bitWidth>

14929 </
fld
>

14930 <
fld
>

14931 <
me
>
SUB1H
</name>

14932 <
desti
>
Suba
 1 
	`hour
 (
wr
 
time


14933 
chge
)</
desti
>

14934 <
bOfft
>17</bitOffset>

14935 <
bWidth
>1</bitWidth>

14936 </
fld
>

14937 <
fld
>

14938 <
me
>
ADD1H
</name>

14939 <
desti
>
Add
 1 
	`hour
 (
summ
 
time


14940 
chge
)</
desti
>

14941 <
bOfft
>16</bitOffset>

14942 <
bWidth
>1</bitWidth>

14943 </
fld
>

14944 <
fld
>

14945 <
me
>
TSIE
</name>

14946 <
desti
>
Time
-
amp
 
u


14947 
ab
</
desti
>

14948 <
bOfft
>15</bitOffset>

14949 <
bWidth
>1</bitWidth>

14950 </
fld
>

14951 <
fld
>

14952 <
me
>
WUTIE
</name>

14953 <
desti
>
Wakeup
 
tim
 
u


14954 
ab
</
desti
>

14955 <
bOfft
>14</bitOffset>

14956 <
bWidth
>1</bitWidth>

14957 </
fld
>

14958 <
fld
>

14959 <
me
>
ALRBIE
</name>

14960 <
desti
>
Arm
 
B
 
u
 
ab
</description>

14961 <
bOfft
>13</bitOffset>

14962 <
bWidth
>1</bitWidth>

14963 </
fld
>

14964 <
fld
>

14965 <
me
>
ALRAIE
</name>

14966 <
desti
>
Arm
 
A
 
u
 
ab
</description>

14967 <
bOfft
>12</bitOffset>

14968 <
bWidth
>1</bitWidth>

14969 </
fld
>

14970 <
fld
>

14971 <
me
>
TSE
</name>

14972 <
desti
>
Time
 
amp
 
ab
</description>

14973 <
bOfft
>11</bitOffset>

14974 <
bWidth
>1</bitWidth>

14975 </
fld
>

14976 <
fld
>

14977 <
me
>
WUTE
</name>

14978 <
desti
>
Wakeup
 
tim
 
ab
</description>

14979 <
bOfft
>10</bitOffset>

14980 <
bWidth
>1</bitWidth>

14981 </
fld
>

14982 <
fld
>

14983 <
me
>
ALRBE
</name>

14984 <
desti
>
Arm
 
B
 
ab
</description>

14985 <
bOfft
>9</bitOffset>

14986 <
bWidth
>1</bitWidth>

14987 </
fld
>

14988 <
fld
>

14989 <
me
>
ALRAE
</name>

14990 <
desti
>
Arm
 
A
 
ab
</description>

14991 <
bOfft
>8</bitOffset>

14992 <
bWidth
>1</bitWidth>

14993 </
fld
>

14994 <
fld
>

14995 <
me
>
DCE
</name>

14996 <
desti
>
Cr
 
dig
 
libti


14997 
ab
</
desti
>

14998 <
bOfft
>7</bitOffset>

14999 <
bWidth
>1</bitWidth>

15000 </
fld
>

15001 <
fld
>

15002 <
me
>
FMT
</name>

15003 <
desti
>
Hour
 
fm
</description>

15004 <
bOfft
>6</bitOffset>

15005 <
bWidth
>1</bitWidth>

15006 </
fld
>

15007 <
fld
>

15008 <
me
>
REFCKON
</name>

15009 <
desti
>
Ren
 
ock
 
dei
 
	`ab
 (50 



15010 60 
Hz
)</
desti
>

15011 <
bOfft
>4</bitOffset>

15012 <
bWidth
>1</bitWidth>

15013 </
fld
>

15014 <
fld
>

15015 <
me
>
TSEDGE
</name>

15016 <
desti
>
Time
-
amp
 
evt
 
aive


15017 
edge
</
desti
>

15018 <
bOfft
>3</bitOffset>

15019 <
bWidth
>1</bitWidth>

15020 </
fld
>

15021 <
fld
>

15022 <
me
>
WCKSEL
</name>

15023 <
desti
>
Wakeup
 
ock
 
i
</description>

15024 <
bOfft
>0</bitOffset>

15025 <
bWidth
>3</bitWidth>

15026 </
fld
>

15027 </
flds
>

15030 <
me
>
ISR
</name>

15031 <
diyName
>
ISR
</displayName>

15032 <
desti
>
lizi
 
d
 
us


15033 </
desti
>

15034 <
addssOfft
>0xC</addressOffset>

15035 <
size
>0x20</size>

15036 <
tVue
>0x00000007</resetValue>

15037 <
flds
>

15038 <
fld
>

15039 <
me
>
ALRAWF
</name>

15040 <
desti
>
Arm
 
A
 
wre
 
ag
</description>

15041 <
bOfft
>0</bitOffset>

15042 <
bWidth
>1</bitWidth>

15043 <
acss
>
ad
-
ly
</access>

15044 </
fld
>

15045 <
fld
>

15046 <
me
>
ALRBWF
</name>

15047 <
desti
>
Arm
 
B
 
wre
 
ag
</description>

15048 <
bOfft
>1</bitOffset>

15049 <
bWidth
>1</bitWidth>

15050 <
acss
>
ad
-
ly
</access>

15051 </
fld
>

15052 <
fld
>

15053 <
me
>
WUTWF
</name>

15054 <
desti
>
Wakeup
 
tim
 
wre
 
ag
</description>

15055 <
bOfft
>2</bitOffset>

15056 <
bWidth
>1</bitWidth>

15057 <
acss
>
ad
-
ly
</access>

15058 </
fld
>

15059 <
fld
>

15060 <
me
>
SHPF
</name>

15061 <
desti
>
Shi
 
ݔi
 
ndg
</description>

15062 <
bOfft
>3</bitOffset>

15063 <
bWidth
>1</bitWidth>

15064 <
acss
>
ad
-
wre
</access>

15065 </
fld
>

15066 <
fld
>

15067 <
me
>
INITS
</name>

15068 <
desti
>
Inlizi
 
us
 
ag
</description>

15069 <
bOfft
>4</bitOffset>

15070 <
bWidth
>1</bitWidth>

15071 <
acss
>
ad
-
ly
</access>

15072 </
fld
>

15073 <
fld
>

15074 <
me
>
RSF
</name>

15075 <
desti
>
Regis
 
synchrizi


15076 
ag
</
desti
>

15077 <
bOfft
>5</bitOffset>

15078 <
bWidth
>1</bitWidth>

15079 <
acss
>
ad
-
wre
</access>

15080 </
fld
>

15081 <
fld
>

15082 <
me
>
INITF
</name>

15083 <
desti
>
Inlizi
 
ag
</description>

15084 <
bOfft
>6</bitOffset>

15085 <
bWidth
>1</bitWidth>

15086 <
acss
>
ad
-
ly
</access>

15087 </
fld
>

15088 <
fld
>

15089 <
me
>
INIT
</name>

15090 <
desti
>
Inlizi
 
mode
</description>

15091 <
bOfft
>7</bitOffset>

15092 <
bWidth
>1</bitWidth>

15093 <
acss
>
ad
-
wre
</access>

15094 </
fld
>

15095 <
fld
>

15096 <
me
>
ALRAF
</name>

15097 <
desti
>
Arm
 
A
 
ag
</description>

15098 <
bOfft
>8</bitOffset>

15099 <
bWidth
>1</bitWidth>

15100 <
acss
>
ad
-
wre
</access>

15101 </
fld
>

15102 <
fld
>

15103 <
me
>
ALRBF
</name>

15104 <
desti
>
Arm
 
B
 
ag
</description>

15105 <
bOfft
>9</bitOffset>

15106 <
bWidth
>1</bitWidth>

15107 <
acss
>
ad
-
wre
</access>

15108 </
fld
>

15109 <
fld
>

15110 <
me
>
WUTF
</name>

15111 <
desti
>
Wakeup
 
tim
 
ag
</description>

15112 <
bOfft
>10</bitOffset>

15113 <
bWidth
>1</bitWidth>

15114 <
acss
>
ad
-
wre
</access>

15115 </
fld
>

15116 <
fld
>

15117 <
me
>
TSF
</name>

15118 <
desti
>
Time
-
amp
 
ag
</description>

15119 <
bOfft
>11</bitOffset>

15120 <
bWidth
>1</bitWidth>

15121 <
acss
>
ad
-
wre
</access>

15122 </
fld
>

15123 <
fld
>

15124 <
me
>
TSOVF
</name>

15125 <
desti
>
Time
-
amp
 
ovow
 
ag
</description>

15126 <
bOfft
>12</bitOffset>

15127 <
bWidth
>1</bitWidth>

15128 <
acss
>
ad
-
wre
</access>

15129 </
fld
>

15130 <
fld
>

15131 <
me
>
TAMP1F
</name>

15132 <
desti
>
Tamr
 
dei
 
ag
</description>

15133 <
bOfft
>13</bitOffset>

15134 <
bWidth
>1</bitWidth>

15135 <
acss
>
ad
-
wre
</access>

15136 </
fld
>

15137 <
fld
>

15138 <
me
>
TAMP2F
</name>

15139 <
desti
>
TAMPER2
 
dei
 
ag
</description>

15140 <
bOfft
>14</bitOffset>

15141 <
bWidth
>1</bitWidth>

15142 <
acss
>
ad
-
wre
</access>

15143 </
fld
>

15144 <
fld
>

15145 <
me
>
RECALPF
</name>

15146 <
desti
>
Relibti
 
ndg
 
Fg
</description>

15147 <
bOfft
>16</bitOffset>

15148 <
bWidth
>1</bitWidth>

15149 <
acss
>
ad
-
ly
</access>

15150 </
fld
>

15151 </
flds
>

15154 <
me
>
PRER
</name>

15155 <
diyName
>
PRER
</displayName>

15156 <
desti
>
esr
 </description>

15157 <
addssOfft
>0x10</addressOffset>

15158 <
size
>0x20</size>

15159 <
acss
>
ad
-
wre
</access>

15160 <
tVue
>0x007F00FF</resetValue>

15161 <
flds
>

15162 <
fld
>

15163 <
me
>
PREDIV_A
</name>

15164 <
desti
>
Asynchrous
 
esr


15165 

</
desti
>

15166 <
bOfft
>16</bitOffset>

15167 <
bWidth
>7</bitWidth>

15168 </
fld
>

15169 <
fld
>

15170 <
me
>
PREDIV_S
</name>

15171 <
desti
>
Synchrous
 
esr


15172 

</
desti
>

15173 <
bOfft
>0</bitOffset>

15174 <
bWidth
>15</bitWidth>

15175 </
fld
>

15176 </
flds
>

15179 <
me
>
WUTR
</name>

15180 <
diyName
>
WUTR
</displayName>

15181 <
desti
>
wakeup
 
tim
 </description>

15182 <
addssOfft
>0x14</addressOffset>

15183 <
size
>0x20</size>

15184 <
acss
>
ad
-
wre
</access>

15185 <
tVue
>0x0000FFFF</resetValue>

15186 <
flds
>

15187 <
fld
>

15188 <
me
>
WUT
</name>

15189 <
desti
>
Wakeup
uto-
ld
 
vue


15190 
bs
</
desti
>

15191 <
bOfft
>0</bitOffset>

15192 <
bWidth
>16</bitWidth>

15193 </
fld
>

15194 </
flds
>

15197 <
me
>
CALIBR
</name>

15198 <
diyName
>
CALIBR
</displayName>

15199 <
desti
>
libti
 </description>

15200 <
addssOfft
>0x18</addressOffset>

15201 <
size
>0x20</size>

15202 <
acss
>
ad
-
wre
</access>

15203 <
tVue
>0x00000000</resetValue>

15204 <
flds
>

15205 <
fld
>

15206 <
me
>
DCS
</name>

15207 <
desti
>
Dig
 
libti
 
sign
</description>

15208 <
bOfft
>7</bitOffset>

15209 <
bWidth
>1</bitWidth>

15210 </
fld
>

15211 <
fld
>

15212 <
me
>
DC
</name>

15213 <
desti
>
Dig
 
libti
</description>

15214 <
bOfft
>0</bitOffset>

15215 <
bWidth
>5</bitWidth>

15216 </
fld
>

15217 </
flds
>

15220 <
me
>
ALRMAR
</name>

15221 <
diyName
>
ALRMAR
</displayName>

15222 <
desti
>
m
 
A
 </description>

15223 <
addssOfft
>0x1C</addressOffset>

15224 <
size
>0x20</size>

15225 <
acss
>
ad
-
wre
</access>

15226 <
tVue
>0x00000000</resetValue>

15227 <
flds
>

15228 <
fld
>

15229 <
me
>
MSK4
</name>

15230 <
desti
>
Arm
 
A
 
de
 
mask
</description>

15231 <
bOfft
>31</bitOffset>

15232 <
bWidth
>1</bitWidth>

15233 </
fld
>

15234 <
fld
>

15235 <
me
>
WDSEL
</name>

15236 <
desti
>
Wk
 
day
 
i
</description>

15237 <
bOfft
>30</bitOffset>

15238 <
bWidth
>1</bitWidth>

15239 </
fld
>

15240 <
fld
>

15241 <
me
>
DT
</name>

15242 <
desti
>
De
 
ns
 

 
BCD
 
fm
</description>

15243 <
bOfft
>28</bitOffset>

15244 <
bWidth
>2</bitWidth>

15245 </
fld
>

15246 <
fld
>

15247 <
me
>
DU
</name>

15248 <
desti
>
De
 
uns
 

 
day
 

 
BCD


15249 
fm
</
desti
>

15250 <
bOfft
>24</bitOffset>

15251 <
bWidth
>4</bitWidth>

15252 </
fld
>

15253 <
fld
>

15254 <
me
>
MSK3
</name>

15255 <
desti
>
Arm
 
A
 
hours
 
mask
</description>

15256 <
bOfft
>23</bitOffset>

15257 <
bWidth
>1</bitWidth>

15258 </
fld
>

15259 <
fld
>

15260 <
me
>
PM
</name>

15261 <
desti
>
AM
/
PM
 
n٩i
</description>

15262 <
bOfft
>22</bitOffset>

15263 <
bWidth
>1</bitWidth>

15264 </
fld
>

15265 <
fld
>

15266 <
me
>
HT
</name>

15267 <
desti
>
Hour
 
ns
 

 
BCD
 
fm
</description>

15268 <
bOfft
>20</bitOffset>

15269 <
bWidth
>2</bitWidth>

15270 </
fld
>

15271 <
fld
>

15272 <
me
>
HU
</name>

15273 <
desti
>
Hour
 
uns
 

 
BCD
 
fm
</description>

15274 <
bOfft
>16</bitOffset>

15275 <
bWidth
>4</bitWidth>

15276 </
fld
>

15277 <
fld
>

15278 <
me
>
MSK2
</name>

15279 <
desti
>
Arm
 
A
 
mus
 
mask
</description>

15280 <
bOfft
>15</bitOffset>

15281 <
bWidth
>1</bitWidth>

15282 </
fld
>

15283 <
fld
>

15284 <
me
>
MNT
</name>

15285 <
desti
>
Mu
 
ns
 

 
BCD
 
fm
</description>

15286 <
bOfft
>12</bitOffset>

15287 <
bWidth
>3</bitWidth>

15288 </
fld
>

15289 <
fld
>

15290 <
me
>
MNU
</name>

15291 <
desti
>
Mu
 
uns
 

 
BCD
 
fm
</description>

15292 <
bOfft
>8</bitOffset>

15293 <
bWidth
>4</bitWidth>

15294 </
fld
>

15295 <
fld
>

15296 <
me
>
MSK1
</name>

15297 <
desti
>
Arm
 
A
 
cds
 
mask
</description>

15298 <
bOfft
>7</bitOffset>

15299 <
bWidth
>1</bitWidth>

15300 </
fld
>

15301 <
fld
>

15302 <
me
>
ST
</name>

15303 <
desti
>
Secd
 
ns
 

 
BCD
 
fm
</description>

15304 <
bOfft
>4</bitOffset>

15305 <
bWidth
>3</bitWidth>

15306 </
fld
>

15307 <
fld
>

15308 <
me
>
SU
</name>

15309 <
desti
>
Secd
 
uns
 

 
BCD
 
fm
</description>

15310 <
bOfft
>0</bitOffset>

15311 <
bWidth
>4</bitWidth>

15312 </
fld
>

15313 </
flds
>

15316 <
me
>
ALRMBR
</name>

15317 <
diyName
>
ALRMBR
</displayName>

15318 <
desti
>
m
 
B
 </description>

15319 <
addssOfft
>0x20</addressOffset>

15320 <
size
>0x20</size>

15321 <
acss
>
ad
-
wre
</access>

15322 <
tVue
>0x00000000</resetValue>

15323 <
flds
>

15324 <
fld
>

15325 <
me
>
MSK4
</name>

15326 <
desti
>
Arm
 
B
 
de
 
mask
</description>

15327 <
bOfft
>31</bitOffset>

15328 <
bWidth
>1</bitWidth>

15329 </
fld
>

15330 <
fld
>

15331 <
me
>
WDSEL
</name>

15332 <
desti
>
Wk
 
day
 
i
</description>

15333 <
bOfft
>30</bitOffset>

15334 <
bWidth
>1</bitWidth>

15335 </
fld
>

15336 <
fld
>

15337 <
me
>
DT
</name>

15338 <
desti
>
De
 
ns
 

 
BCD
 
fm
</description>

15339 <
bOfft
>28</bitOffset>

15340 <
bWidth
>2</bitWidth>

15341 </
fld
>

15342 <
fld
>

15343 <
me
>
DU
</name>

15344 <
desti
>
De
 
uns
 

 
day
 

 
BCD


15345 
fm
</
desti
>

15346 <
bOfft
>24</bitOffset>

15347 <
bWidth
>4</bitWidth>

15348 </
fld
>

15349 <
fld
>

15350 <
me
>
MSK3
</name>

15351 <
desti
>
Arm
 
B
 
hours
 
mask
</description>

15352 <
bOfft
>23</bitOffset>

15353 <
bWidth
>1</bitWidth>

15354 </
fld
>

15355 <
fld
>

15356 <
me
>
PM
</name>

15357 <
desti
>
AM
/
PM
 
n٩i
</description>

15358 <
bOfft
>22</bitOffset>

15359 <
bWidth
>1</bitWidth>

15360 </
fld
>

15361 <
fld
>

15362 <
me
>
HT
</name>

15363 <
desti
>
Hour
 
ns
 

 
BCD
 
fm
</description>

15364 <
bOfft
>20</bitOffset>

15365 <
bWidth
>2</bitWidth>

15366 </
fld
>

15367 <
fld
>

15368 <
me
>
HU
</name>

15369 <
desti
>
Hour
 
uns
 

 
BCD
 
fm
</description>

15370 <
bOfft
>16</bitOffset>

15371 <
bWidth
>4</bitWidth>

15372 </
fld
>

15373 <
fld
>

15374 <
me
>
MSK2
</name>

15375 <
desti
>
Arm
 
B
 
mus
 
mask
</description>

15376 <
bOfft
>15</bitOffset>

15377 <
bWidth
>1</bitWidth>

15378 </
fld
>

15379 <
fld
>

15380 <
me
>
MNT
</name>

15381 <
desti
>
Mu
 
ns
 

 
BCD
 
fm
</description>

15382 <
bOfft
>12</bitOffset>

15383 <
bWidth
>3</bitWidth>

15384 </
fld
>

15385 <
fld
>

15386 <
me
>
MNU
</name>

15387 <
desti
>
Mu
 
uns
 

 
BCD
 
fm
</description>

15388 <
bOfft
>8</bitOffset>

15389 <
bWidth
>4</bitWidth>

15390 </
fld
>

15391 <
fld
>

15392 <
me
>
MSK1
</name>

15393 <
desti
>
Arm
 
B
 
cds
 
mask
</description>

15394 <
bOfft
>7</bitOffset>

15395 <
bWidth
>1</bitWidth>

15396 </
fld
>

15397 <
fld
>

15398 <
me
>
ST
</name>

15399 <
desti
>
Secd
 
ns
 

 
BCD
 
fm
</description>

15400 <
bOfft
>4</bitOffset>

15401 <
bWidth
>3</bitWidth>

15402 </
fld
>

15403 <
fld
>

15404 <
me
>
SU
</name>

15405 <
desti
>
Secd
 
uns
 

 
BCD
 
fm
</description>

15406 <
bOfft
>0</bitOffset>

15407 <
bWidth
>4</bitWidth>

15408 </
fld
>

15409 </
flds
>

15412 <
me
>
WPR
</name>

15413 <
diyName
>
WPR
</displayName>

15414 <
desti
>
wre
 
ei
 </description>

15415 <
addssOfft
>0x24</addressOffset>

15416 <
size
>0x20</size>

15417 <
acss
>
wre
-
ly
</access>

15418 <
tVue
>0x00000000</resetValue>

15419 <
flds
>

15420 <
fld
>

15421 <
me
>
KEY
</name>

15422 <
desti
>
Wre
 
ei
 
key
</description>

15423 <
bOfft
>0</bitOffset>

15424 <
bWidth
>8</bitWidth>

15425 </
fld
>

15426 </
flds
>

15429 <
me
>
SSR
</name>

15430 <
diyName
>
SSR
</displayName>

15431 <
desti
>
sub
 
cd
 </description>

15432 <
addssOfft
>0x28</addressOffset>

15433 <
size
>0x20</size>

15434 <
acss
>
ad
-
ly
</access>

15435 <
tVue
>0x00000000</resetValue>

15436 <
flds
>

15437 <
fld
>

15438 <
me
>
SS
</name>

15439 <
desti
>
Sub
 
cd
 
vue
</description>

15440 <
bOfft
>0</bitOffset>

15441 <
bWidth
>16</bitWidth>

15442 </
fld
>

15443 </
flds
>

15446 <
me
>
SHIFTR
</name>

15447 <
diyName
>
SHIFTR
</displayName>

15448 <
desti
>
shi
 
cڌ
 </description>

15449 <
addssOfft
>0x2C</addressOffset>

15450 <
size
>0x20</size>

15451 <
acss
>
wre
-
ly
</access>

15452 <
tVue
>0x00000000</resetValue>

15453 <
flds
>

15454 <
fld
>

15455 <
me
>
ADD1S
</name>

15456 <
desti
>
Add
 
e
 
cd
</description>

15457 <
bOfft
>31</bitOffset>

15458 <
bWidth
>1</bitWidth>

15459 </
fld
>

15460 <
fld
>

15461 <
me
>
SUBFS
</name>

15462 <
desti
>
Suba
 
a
 
ai
 
of


15463 
cd
</
desti
>

15464 <
bOfft
>0</bitOffset>

15465 <
bWidth
>15</bitWidth>

15466 </
fld
>

15467 </
flds
>

15470 <
me
>
TSTR
</name>

15471 <
diyName
>
TSTR
</displayName>

15472 <
desti
>
time
 
amp
ime </description>

15473 <
addssOfft
>0x30</addressOffset>

15474 <
size
>0x20</size>

15475 <
acss
>
ad
-
ly
</access>

15476 <
tVue
>0x00000000</resetValue>

15477 <
flds
>

15478 <
fld
>

15479 <
me
>
ALARMOUTTYPE
</name>

15480 <
desti
>
AFO_ALARM
 
ouut
 
ty
</description>

15481 <
bOfft
>18</bitOffset>

15482 <
bWidth
>1</bitWidth>

15483 </
fld
>

15484 <
fld
>

15485 <
me
>
TSINSEL
</name>

15486 <
desti
>
TIMESTAMP
 
mpg
</description>

15487 <
bOfft
>17</bitOffset>

15488 <
bWidth
>1</bitWidth>

15489 </
fld
>

15490 <
fld
>

15491 <
me
>
TAMP1INSEL
</name>

15492 <
desti
>
TAMPER1
 
mpg
</description>

15493 <
bOfft
>16</bitOffset>

15494 <
bWidth
>1</bitWidth>

15495 </
fld
>

15496 <
fld
>

15497 <
me
>
TAMPIE
</name>

15498 <
desti
>
Tamr
 
u
 
ab
</description>

15499 <
bOfft
>2</bitOffset>

15500 <
bWidth
>1</bitWidth>

15501 </
fld
>

15502 <
fld
>

15503 <
me
>
TAMP1TRG
</name>

15504 <
desti
>
Aive
 
v
 
mr
 1</description>

15505 <
bOfft
>1</bitOffset>

15506 <
bWidth
>1</bitWidth>

15507 </
fld
>

15508 <
fld
>

15509 <
me
>
TAMP1E
</name>

15510 <
desti
>
Tamr
 1 
dei
 
ab
</description>

15511 <
bOfft
>0</bitOffset>

15512 <
bWidth
>1</bitWidth>

15513 </
fld
>

15514 </
flds
>

15517 <
me
>
TSDR
</name>

15518 <
diyName
>
TSDR
</displayName>

15519 <
desti
>
time
 
amp
 
de
 </description>

15520 <
addssOfft
>0x34</addressOffset>

15521 <
size
>0x20</size>

15522 <
acss
>
ad
-
ly
</access>

15523 <
tVue
>0x00000000</resetValue>

15524 <
flds
>

15525 <
fld
>

15526 <
me
>
WDU
</name>

15527 <
desti
>
Wk
 
day
 
uns
</description>

15528 <
bOfft
>13</bitOffset>

15529 <
bWidth
>3</bitWidth>

15530 </
fld
>

15531 <
fld
>

15532 <
me
>
MT
</name>

15533 <
desti
>
Mth
 
ns
 

 
BCD
 
fm
</description>

15534 <
bOfft
>12</bitOffset>

15535 <
bWidth
>1</bitWidth>

15536 </
fld
>

15537 <
fld
>

15538 <
me
>
MU
</name>

15539 <
desti
>
Mth
 
uns
 

 
BCD
 
fm
</description>

15540 <
bOfft
>8</bitOffset>

15541 <
bWidth
>4</bitWidth>

15542 </
fld
>

15543 <
fld
>

15544 <
me
>
DT
</name>

15545 <
desti
>
De
 
ns
 

 
BCD
 
fm
</description>

15546 <
bOfft
>4</bitOffset>

15547 <
bWidth
>2</bitWidth>

15548 </
fld
>

15549 <
fld
>

15550 <
me
>
DU
</name>

15551 <
desti
>
De
 
uns
 

 
BCD
 
fm
</description>

15552 <
bOfft
>0</bitOffset>

15553 <
bWidth
>4</bitWidth>

15554 </
fld
>

15555 </
flds
>

15558 <
me
>
TSSSR
</name>

15559 <
diyName
>
TSSSR
</displayName>

15560 <
desti
>
timeamp
 
sub
 
cd
 </description>

15561 <
addssOfft
>0x38</addressOffset>

15562 <
size
>0x20</size>

15563 <
acss
>
ad
-
ly
</access>

15564 <
tVue
>0x00000000</resetValue>

15565 <
flds
>

15566 <
fld
>

15567 <
me
>
SS
</name>

15568 <
desti
>
Sub
 
cd
 
vue
</description>

15569 <
bOfft
>0</bitOffset>

15570 <
bWidth
>16</bitWidth>

15571 </
fld
>

15572 </
flds
>

15575 <
me
>
CALR
</name>

15576 <
diyName
>
CALR
</displayName>

15577 <
desti
>
libti
 </description>

15578 <
addssOfft
>0x3C</addressOffset>

15579 <
size
>0x20</size>

15580 <
acss
>
ad
-
wre
</access>

15581 <
tVue
>0x00000000</resetValue>

15582 <
flds
>

15583 <
fld
>

15584 <
me
>
CALP
</name>

15585 <
desti
>
In
 
equcy
 
of
 
RTC
 
by
 488.5

15586 
m
</
desti
>

15587 <
bOfft
>15</bitOffset>

15588 <
bWidth
>1</bitWidth>

15589 </
fld
>

15590 <
fld
>

15591 <
me
>
CALW8
</name>

15592 <
desti
>
U
 

 8-
cd
 
libti
 
cye


15593 
riod
</
desti
>

15594 <
bOfft
>14</bitOffset>

15595 <
bWidth
>1</bitWidth>

15596 </
fld
>

15597 <
fld
>

15598 <
me
>
CALW16
</name>

15599 <
desti
>
U
 
a
 16-
cd
 
libti
 
cye


15600 
riod
</
desti
>

15601 <
bOfft
>13</bitOffset>

15602 <
bWidth
>1</bitWidth>

15603 </
fld
>

15604 <
fld
>

15605 <
me
>
CALM
</name>

15606 <
desti
>
Cibti
 
mus
</description>

15607 <
bOfft
>0</bitOffset>

15608 <
bWidth
>9</bitWidth>

15609 </
fld
>

15610 </
flds
>

15613 <
me
>
TAFCR
</name>

15614 <
diyName
>
TAFCR
</displayName>

15615 <
desti
>
mr
 
d
 
e
 
funi
 
cfiguti


15616 </
desti
>

15617 <
addssOfft
>0x40</addressOffset>

15618 <
size
>0x20</size>

15619 <
acss
>
ad
-
wre
</access>

15620 <
tVue
>0x00000000</resetValue>

15621 <
flds
>

15622 <
fld
>

15623 <
me
>
ALARMOUTTYPE
</name>

15624 <
desti
>
AFO_ALARM
 
ouut
 
ty
</description>

15625 <
bOfft
>18</bitOffset>

15626 <
bWidth
>1</bitWidth>

15627 </
fld
>

15628 <
fld
>

15629 <
me
>
TSINSEL
</name>

15630 <
desti
>
TIMESTAMP
 
mpg
</description>

15631 <
bOfft
>17</bitOffset>

15632 <
bWidth
>1</bitWidth>

15633 </
fld
>

15634 <
fld
>

15635 <
me
>
TAMP1INSEL
</name>

15636 <
desti
>
TAMPER1
 
mpg
</description>

15637 <
bOfft
>16</bitOffset>

15638 <
bWidth
>1</bitWidth>

15639 </
fld
>

15640 <
fld
>

15641 <
me
>
TAMPPUDIS
</name>

15642 <
desti
>
TAMPER
 
pu
-
up
 
dib
</description>

15643 <
bOfft
>15</bitOffset>

15644 <
bWidth
>1</bitWidth>

15645 </
fld
>

15646 <
fld
>

15647 <
me
>
TAMPPRCH
</name>

15648 <
desti
>
Tamr
 
echge
 
duti
</description>

15649 <
bOfft
>13</bitOffset>

15650 <
bWidth
>2</bitWidth>

15651 </
fld
>

15652 <
fld
>

15653 <
me
>
TAMPFLT
</name>

15654 <
desti
>
Tamr
 
fr
 
cou
</description>

15655 <
bOfft
>11</bitOffset>

15656 <
bWidth
>2</bitWidth>

15657 </
fld
>

15658 <
fld
>

15659 <
me
>
TAMPFREQ
</name>

15660 <
desti
>
Tamr
 
mg
 
equcy
</description>

15661 <
bOfft
>8</bitOffset>

15662 <
bWidth
>3</bitWidth>

15663 </
fld
>

15664 <
fld
>

15665 <
me
>
TAMPTS
</name>

15666 <
desti
>
Aive
 
timeamp
 

 
mr
 
dei


15667 
evt
</
desti
>

15668 <
bOfft
>7</bitOffset>

15669 <
bWidth
>1</bitWidth>

15670 </
fld
>

15671 <
fld
>

15672 <
me
>
TAMP2TRG
</name>

15673 <
desti
>
Aive
 
v
 
mr
 2</description>

15674 <
bOfft
>4</bitOffset>

15675 <
bWidth
>1</bitWidth>

15676 </
fld
>

15677 <
fld
>

15678 <
me
>
TAMP2E
</name>

15679 <
desti
>
Tamr
 2 
dei
 
ab
</description>

15680 <
bOfft
>3</bitOffset>

15681 <
bWidth
>1</bitWidth>

15682 </
fld
>

15683 <
fld
>

15684 <
me
>
TAMPIE
</name>

15685 <
desti
>
Tamr
 
u
 
ab
</description>

15686 <
bOfft
>2</bitOffset>

15687 <
bWidth
>1</bitWidth>

15688 </
fld
>

15689 <
fld
>

15690 <
me
>
TAMP1TRG
</name>

15691 <
desti
>
Aive
 
v
 
mr
 1</description>

15692 <
bOfft
>1</bitOffset>

15693 <
bWidth
>1</bitWidth>

15694 </
fld
>

15695 <
fld
>

15696 <
me
>
TAMP1E
</name>

15697 <
desti
>
Tamr
 1 
dei
 
ab
</description>

15698 <
bOfft
>0</bitOffset>

15699 <
bWidth
>1</bitWidth>

15700 </
fld
>

15701 </
flds
>

15704 <
me
>
ALRMASSR
</name>

15705 <
diyName
>
ALRMASSR
</displayName>

15706 <
desti
>
m
 
A
 
sub
 
cd
 </description>

15707 <
addssOfft
>0x44</addressOffset>

15708 <
size
>0x20</size>

15709 <
acss
>
ad
-
wre
</access>

15710 <
tVue
>0x00000000</resetValue>

15711 <
flds
>

15712 <
fld
>

15713 <
me
>
MASKSS
</name>

15714 <
desti
>
Mask
 
the
 
mo
-
signifi
 
bs
 
tg


15715 

 
this
 
b
</
desti
>

15716 <
bOfft
>24</bitOffset>

15717 <
bWidth
>4</bitWidth>

15718 </
fld
>

15719 <
fld
>

15720 <
me
>
SS
</name>

15721 <
desti
>
Sub
 
cds
 
vue
</description>

15722 <
bOfft
>0</bitOffset>

15723 <
bWidth
>15</bitWidth>

15724 </
fld
>

15725 </
flds
>

15728 <
me
>
ALRMBSSR
</name>

15729 <
diyName
>
ALRMBSSR
</displayName>

15730 <
desti
>
m
 
B
 
sub
 
cd
 </description>

15731 <
addssOfft
>0x48</addressOffset>

15732 <
size
>0x20</size>

15733 <
acss
>
ad
-
wre
</access>

15734 <
tVue
>0x00000000</resetValue>

15735 <
flds
>

15736 <
fld
>

15737 <
me
>
MASKSS
</name>

15738 <
desti
>
Mask
 
the
 
mo
-
signifi
 
bs
 
tg


15739 

 
this
 
b
</
desti
>

15740 <
bOfft
>24</bitOffset>

15741 <
bWidth
>4</bitWidth>

15742 </
fld
>

15743 <
fld
>

15744 <
me
>
SS
</name>

15745 <
desti
>
Sub
 
cds
 
vue
</description>

15746 <
bOfft
>0</bitOffset>

15747 <
bWidth
>15</bitWidth>

15748 </
fld
>

15749 </
flds
>

15752 <
me
>
BKP0R
</name>

15753 <
diyName
>
BKP0R
</displayName>

15754 <
desti
>
backup
 </description>

15755 <
addssOfft
>0x50</addressOffset>

15756 <
size
>0x20</size>

15757 <
acss
>
ad
-
wre
</access>

15758 <
tVue
>0x00000000</resetValue>

15759 <
flds
>

15760 <
fld
>

15761 <
me
>
BKP
</name>

15762 <
desti
>
BKP
</description>

15763 <
bOfft
>0</bitOffset>

15764 <
bWidth
>32</bitWidth>

15765 </
fld
>

15766 </
flds
>

15769 <
me
>
BKP1R
</name>

15770 <
diyName
>
BKP1R
</displayName>

15771 <
desti
>
backup
 </description>

15772 <
addssOfft
>0x54</addressOffset>

15773 <
size
>0x20</size>

15774 <
acss
>
ad
-
wre
</access>

15775 <
tVue
>0x00000000</resetValue>

15776 <
flds
>

15777 <
fld
>

15778 <
me
>
BKP
</name>

15779 <
desti
>
BKP
</description>

15780 <
bOfft
>0</bitOffset>

15781 <
bWidth
>32</bitWidth>

15782 </
fld
>

15783 </
flds
>

15786 <
me
>
BKP2R
</name>

15787 <
diyName
>
BKP2R
</displayName>

15788 <
desti
>
backup
 </description>

15789 <
addssOfft
>0x58</addressOffset>

15790 <
size
>0x20</size>

15791 <
acss
>
ad
-
wre
</access>

15792 <
tVue
>0x00000000</resetValue>

15793 <
flds
>

15794 <
fld
>

15795 <
me
>
BKP
</name>

15796 <
desti
>
BKP
</description>

15797 <
bOfft
>0</bitOffset>

15798 <
bWidth
>32</bitWidth>

15799 </
fld
>

15800 </
flds
>

15803 <
me
>
BKP3R
</name>

15804 <
diyName
>
BKP3R
</displayName>

15805 <
desti
>
backup
 </description>

15806 <
addssOfft
>0x5C</addressOffset>

15807 <
size
>0x20</size>

15808 <
acss
>
ad
-
wre
</access>

15809 <
tVue
>0x00000000</resetValue>

15810 <
flds
>

15811 <
fld
>

15812 <
me
>
BKP
</name>

15813 <
desti
>
BKP
</description>

15814 <
bOfft
>0</bitOffset>

15815 <
bWidth
>32</bitWidth>

15816 </
fld
>

15817 </
flds
>

15820 <
me
>
BKP4R
</name>

15821 <
diyName
>
BKP4R
</displayName>

15822 <
desti
>
backup
 </description>

15823 <
addssOfft
>0x60</addressOffset>

15824 <
size
>0x20</size>

15825 <
acss
>
ad
-
wre
</access>

15826 <
tVue
>0x00000000</resetValue>

15827 <
flds
>

15828 <
fld
>

15829 <
me
>
BKP
</name>

15830 <
desti
>
BKP
</description>

15831 <
bOfft
>0</bitOffset>

15832 <
bWidth
>32</bitWidth>

15833 </
fld
>

15834 </
flds
>

15837 <
me
>
BKP5R
</name>

15838 <
diyName
>
BKP5R
</displayName>

15839 <
desti
>
backup
 </description>

15840 <
addssOfft
>0x64</addressOffset>

15841 <
size
>0x20</size>

15842 <
acss
>
ad
-
wre
</access>

15843 <
tVue
>0x00000000</resetValue>

15844 <
flds
>

15845 <
fld
>

15846 <
me
>
BKP
</name>

15847 <
desti
>
BKP
</description>

15848 <
bOfft
>0</bitOffset>

15849 <
bWidth
>32</bitWidth>

15850 </
fld
>

15851 </
flds
>

15854 <
me
>
BKP6R
</name>

15855 <
diyName
>
BKP6R
</displayName>

15856 <
desti
>
backup
 </description>

15857 <
addssOfft
>0x68</addressOffset>

15858 <
size
>0x20</size>

15859 <
acss
>
ad
-
wre
</access>

15860 <
tVue
>0x00000000</resetValue>

15861 <
flds
>

15862 <
fld
>

15863 <
me
>
BKP
</name>

15864 <
desti
>
BKP
</description>

15865 <
bOfft
>0</bitOffset>

15866 <
bWidth
>32</bitWidth>

15867 </
fld
>

15868 </
flds
>

15871 <
me
>
BKP7R
</name>

15872 <
diyName
>
BKP7R
</displayName>

15873 <
desti
>
backup
 </description>

15874 <
addssOfft
>0x6C</addressOffset>

15875 <
size
>0x20</size>

15876 <
acss
>
ad
-
wre
</access>

15877 <
tVue
>0x00000000</resetValue>

15878 <
flds
>

15879 <
fld
>

15880 <
me
>
BKP
</name>

15881 <
desti
>
BKP
</description>

15882 <
bOfft
>0</bitOffset>

15883 <
bWidth
>32</bitWidth>

15884 </
fld
>

15885 </
flds
>

15888 <
me
>
BKP8R
</name>

15889 <
diyName
>
BKP8R
</displayName>

15890 <
desti
>
backup
 </description>

15891 <
addssOfft
>0x70</addressOffset>

15892 <
size
>0x20</size>

15893 <
acss
>
ad
-
wre
</access>

15894 <
tVue
>0x00000000</resetValue>

15895 <
flds
>

15896 <
fld
>

15897 <
me
>
BKP
</name>

15898 <
desti
>
BKP
</description>

15899 <
bOfft
>0</bitOffset>

15900 <
bWidth
>32</bitWidth>

15901 </
fld
>

15902 </
flds
>

15905 <
me
>
BKP9R
</name>

15906 <
diyName
>
BKP9R
</displayName>

15907 <
desti
>
backup
 </description>

15908 <
addssOfft
>0x74</addressOffset>

15909 <
size
>0x20</size>

15910 <
acss
>
ad
-
wre
</access>

15911 <
tVue
>0x00000000</resetValue>

15912 <
flds
>

15913 <
fld
>

15914 <
me
>
BKP
</name>

15915 <
desti
>
BKP
</description>

15916 <
bOfft
>0</bitOffset>

15917 <
bWidth
>32</bitWidth>

15918 </
fld
>

15919 </
flds
>

15922 <
me
>
BKP10R
</name>

15923 <
diyName
>
BKP10R
</displayName>

15924 <
desti
>
backup
 </description>

15925 <
addssOfft
>0x78</addressOffset>

15926 <
size
>0x20</size>

15927 <
acss
>
ad
-
wre
</access>

15928 <
tVue
>0x00000000</resetValue>

15929 <
flds
>

15930 <
fld
>

15931 <
me
>
BKP
</name>

15932 <
desti
>
BKP
</description>

15933 <
bOfft
>0</bitOffset>

15934 <
bWidth
>32</bitWidth>

15935 </
fld
>

15936 </
flds
>

15939 <
me
>
BKP11R
</name>

15940 <
diyName
>
BKP11R
</displayName>

15941 <
desti
>
backup
 </description>

15942 <
addssOfft
>0x7C</addressOffset>

15943 <
size
>0x20</size>

15944 <
acss
>
ad
-
wre
</access>

15945 <
tVue
>0x00000000</resetValue>

15946 <
flds
>

15947 <
fld
>

15948 <
me
>
BKP
</name>

15949 <
desti
>
BKP
</description>

15950 <
bOfft
>0</bitOffset>

15951 <
bWidth
>32</bitWidth>

15952 </
fld
>

15953 </
flds
>

15956 <
me
>
BKP12R
</name>

15957 <
diyName
>
BKP12R
</displayName>

15958 <
desti
>
backup
 </description>

15959 <
addssOfft
>0x80</addressOffset>

15960 <
size
>0x20</size>

15961 <
acss
>
ad
-
wre
</access>

15962 <
tVue
>0x00000000</resetValue>

15963 <
flds
>

15964 <
fld
>

15965 <
me
>
BKP
</name>

15966 <
desti
>
BKP
</description>

15967 <
bOfft
>0</bitOffset>

15968 <
bWidth
>32</bitWidth>

15969 </
fld
>

15970 </
flds
>

15973 <
me
>
BKP13R
</name>

15974 <
diyName
>
BKP13R
</displayName>

15975 <
desti
>
backup
 </description>

15976 <
addssOfft
>0x84</addressOffset>

15977 <
size
>0x20</size>

15978 <
acss
>
ad
-
wre
</access>

15979 <
tVue
>0x00000000</resetValue>

15980 <
flds
>

15981 <
fld
>

15982 <
me
>
BKP
</name>

15983 <
desti
>
BKP
</description>

15984 <
bOfft
>0</bitOffset>

15985 <
bWidth
>32</bitWidth>

15986 </
fld
>

15987 </
flds
>

15990 <
me
>
BKP14R
</name>

15991 <
diyName
>
BKP14R
</displayName>

15992 <
desti
>
backup
 </description>

15993 <
addssOfft
>0x88</addressOffset>

15994 <
size
>0x20</size>

15995 <
acss
>
ad
-
wre
</access>

15996 <
tVue
>0x00000000</resetValue>

15997 <
flds
>

15998 <
fld
>

15999 <
me
>
BKP
</name>

16000 <
desti
>
BKP
</description>

16001 <
bOfft
>0</bitOffset>

16002 <
bWidth
>32</bitWidth>

16003 </
fld
>

16004 </
flds
>

16007 <
me
>
BKP15R
</name>

16008 <
diyName
>
BKP15R
</displayName>

16009 <
desti
>
backup
 </description>

16010 <
addssOfft
>0x8C</addressOffset>

16011 <
size
>0x20</size>

16012 <
acss
>
ad
-
wre
</access>

16013 <
tVue
>0x00000000</resetValue>

16014 <
flds
>

16015 <
fld
>

16016 <
me
>
BKP
</name>

16017 <
desti
>
BKP
</description>

16018 <
bOfft
>0</bitOffset>

16019 <
bWidth
>32</bitWidth>

16020 </
fld
>

16021 </
flds
>

16024 <
me
>
BKP16R
</name>

16025 <
diyName
>
BKP16R
</displayName>

16026 <
desti
>
backup
 </description>

16027 <
addssOfft
>0x90</addressOffset>

16028 <
size
>0x20</size>

16029 <
acss
>
ad
-
wre
</access>

16030 <
tVue
>0x00000000</resetValue>

16031 <
flds
>

16032 <
fld
>

16033 <
me
>
BKP
</name>

16034 <
desti
>
BKP
</description>

16035 <
bOfft
>0</bitOffset>

16036 <
bWidth
>32</bitWidth>

16037 </
fld
>

16038 </
flds
>

16041 <
me
>
BKP17R
</name>

16042 <
diyName
>
BKP17R
</displayName>

16043 <
desti
>
backup
 </description>

16044 <
addssOfft
>0x94</addressOffset>

16045 <
size
>0x20</size>

16046 <
acss
>
ad
-
wre
</access>

16047 <
tVue
>0x00000000</resetValue>

16048 <
flds
>

16049 <
fld
>

16050 <
me
>
BKP
</name>

16051 <
desti
>
BKP
</description>

16052 <
bOfft
>0</bitOffset>

16053 <
bWidth
>32</bitWidth>

16054 </
fld
>

16055 </
flds
>

16058 <
me
>
BKP18R
</name>

16059 <
diyName
>
BKP18R
</displayName>

16060 <
desti
>
backup
 </description>

16061 <
addssOfft
>0x98</addressOffset>

16062 <
size
>0x20</size>

16063 <
acss
>
ad
-
wre
</access>

16064 <
tVue
>0x00000000</resetValue>

16065 <
flds
>

16066 <
fld
>

16067 <
me
>
BKP
</name>

16068 <
desti
>
BKP
</description>

16069 <
bOfft
>0</bitOffset>

16070 <
bWidth
>32</bitWidth>

16071 </
fld
>

16072 </
flds
>

16075 <
me
>
BKP19R
</name>

16076 <
diyName
>
BKP19R
</displayName>

16077 <
desti
>
backup
 </description>

16078 <
addssOfft
>0x9C</addressOffset>

16079 <
size
>0x20</size>

16080 <
acss
>
ad
-
wre
</access>

16081 <
tVue
>0x00000000</resetValue>

16082 <
flds
>

16083 <
fld
>

16084 <
me
>
BKP
</name>

16085 <
desti
>
BKP
</description>

16086 <
bOfft
>0</bitOffset>

16087 <
bWidth
>32</bitWidth>

16088 </
fld
>

16089 </
flds
>

16091 </
gis
>

16092 </
rh
>

16093 <
rh
>

16094 <
me
>
UART4
</name>

16095 <
desti
>
Univl
 
synchrous
 
asynchrous
 
iv


16096 
smr
</
desti
>

16097 <
groupName
>
USART
</groupName>

16098 <
baAddss
>0x40004C00</baseAddress>

16099 <
addssBlock
>

16100 <
offt
>0x0</offset>

16101 <
size
>0x400</size>

16102 <
uge
>
gis
</usage>

16103 </
addssBlock
>

16104 <
u
>

16105 <
me
>
UART4_IRQ
</name>

16106 <
desti
>
UART4
 
glob
 
u
</description>

16107 <
vue
>52</value>

16108 </
u
>

16109 <
gis
>

16111 <
me
>
SR
</name>

16112 <
diyName
>
SR
</displayName>

16113 <
desti
>
Stus
 </description>

16114 <
addssOfft
>0x0</addressOffset>

16115 <
size
>0x20</size>

16116 <
tVue
>0x00C00000</resetValue>

16117 <
flds
>

16118 <
fld
>

16119 <
me
>
LBD
</name>

16120 <
desti
>
LIN
  
dei
 
ag
</description>

16121 <
bOfft
>8</bitOffset>

16122 <
bWidth
>1</bitWidth>

16123 <
acss
>
ad
-
wre
</access>

16124 </
fld
>

16125 <
fld
>

16126 <
me
>
TXE
</name>

16127 <
desti
>
Tnsm
 
da
 

16128 
emy
</
desti
>

16129 <
bOfft
>7</bitOffset>

16130 <
bWidth
>1</bitWidth>

16131 <
acss
>
ad
-
ly
</access>

16132 </
fld
>

16133 <
fld
>

16134 <
me
>
TC
</name>

16135 <
desti
>
Tnsmissi
 
come
</description>

16136 <
bOfft
>6</bitOffset>

16137 <
bWidth
>1</bitWidth>

16138 <
acss
>
ad
-
wre
</access>

16139 </
fld
>

16140 <
fld
>

16141 <
me
>
RXNE
</name>

16142 <
desti
>
Rd
 
da
 
n


16143 
emy
</
desti
>

16144 <
bOfft
>5</bitOffset>

16145 <
bWidth
>1</bitWidth>

16146 <
acss
>
ad
-
wre
</access>

16147 </
fld
>

16148 <
fld
>

16149 <
me
>
IDLE
</name>

16150 <
desti
>
IDLE
 
le
 
deed
</description>

16151 <
bOfft
>4</bitOffset>

16152 <
bWidth
>1</bitWidth>

16153 <
acss
>
ad
-
ly
</access>

16154 </
fld
>

16155 <
fld
>

16156 <
me
>
ORE
</name>

16157 <
desti
>
Ovrun
 
r
</description>

16158 <
bOfft
>3</bitOffset>

16159 <
bWidth
>1</bitWidth>

16160 <
acss
>
ad
-
ly
</access>

16161 </
fld
>

16162 <
fld
>

16163 <
me
>
NF
</name>

16164 <
desti
>
Noi
 
deed
 
ag
</description>

16165 <
bOfft
>2</bitOffset>

16166 <
bWidth
>1</bitWidth>

16167 <
acss
>
ad
-
ly
</access>

16168 </
fld
>

16169 <
fld
>

16170 <
me
>
FE
</name>

16171 <
desti
>
Fmg
 
r
</description>

16172 <
bOfft
>1</bitOffset>

16173 <
bWidth
>1</bitWidth>

16174 <
acss
>
ad
-
ly
</access>

16175 </
fld
>

16176 <
fld
>

16177 <
me
>
PE
</name>

16178 <
desti
>
Py
 
r
</description>

16179 <
bOfft
>0</bitOffset>

16180 <
bWidth
>1</bitWidth>

16181 <
acss
>
ad
-
ly
</access>

16182 </
fld
>

16183 </
flds
>

16186 <
me
>
DR
</name>

16187 <
diyName
>
DR
</displayName>

16188 <
desti
>
Da
 </description>

16189 <
addssOfft
>0x4</addressOffset>

16190 <
size
>0x20</size>

16191 <
acss
>
ad
-
wre
</access>

16192 <
tVue
>0x00000000</resetValue>

16193 <
flds
>

16194 <
fld
>

16195 <
me
>
DR
</name>

16196 <
desti
>
Da
 
vue
</description>

16197 <
bOfft
>0</bitOffset>

16198 <
bWidth
>9</bitWidth>

16199 </
fld
>

16200 </
flds
>

16203 <
me
>
BRR
</name>

16204 <
diyName
>
BRR
</displayName>

16205 <
desti
>
Baud
 

 </description>

16206 <
addssOfft
>0x8</addressOffset>

16207 <
size
>0x20</size>

16208 <
acss
>
ad
-
wre
</access>

16209 <
tVue
>0x0000</resetValue>

16210 <
flds
>

16211 <
fld
>

16212 <
me
>
DIV_Mtis
</name>

16213 <
desti
>
mtis
 
of
 
USARTDIV
</description>

16214 <
bOfft
>4</bitOffset>

16215 <
bWidth
>12</bitWidth>

16216 </
fld
>

16217 <
fld
>

16218 <
me
>
DIV_Fi
</name>

16219 <
desti
>
ai
 
of
 
USARTDIV
</description>

16220 <
bOfft
>0</bitOffset>

16221 <
bWidth
>4</bitWidth>

16222 </
fld
>

16223 </
flds
>

16226 <
me
>
CR1
</name>

16227 <
diyName
>
CR1
</displayName>

16228 <
desti
>
Cڌ
 1</description>

16229 <
addssOfft
>0xC</addressOffset>

16230 <
size
>0x20</size>

16231 <
acss
>
ad
-
wre
</access>

16232 <
tVue
>0x0000</resetValue>

16233 <
flds
>

16234 <
fld
>

16235 <
me
>
OVER8
</name>

16236 <
desti
>
Ovmg
 
mode
</description>

16237 <
bOfft
>15</bitOffset>

16238 <
bWidth
>1</bitWidth>

16239 </
fld
>

16240 <
fld
>

16241 <
me
>
UE
</name>

16242 <
desti
>
USART
 
ab
</description>

16243 <
bOfft
>13</bitOffset>

16244 <
bWidth
>1</bitWidth>

16245 </
fld
>

16246 <
fld
>

16247 <
me
>
M
</name>

16248 <
desti
>
Wd
 
ngth
</description>

16249 <
bOfft
>12</bitOffset>

16250 <
bWidth
>1</bitWidth>

16251 </
fld
>

16252 <
fld
>

16253 <
me
>
WAKE
</name>

16254 <
desti
>
Wakeup
 
mhod
</description>

16255 <
bOfft
>11</bitOffset>

16256 <
bWidth
>1</bitWidth>

16257 </
fld
>

16258 <
fld
>

16259 <
me
>
PCE
</name>

16260 <
desti
>
Py
 
cڌ
 
ab
</description>

16261 <
bOfft
>10</bitOffset>

16262 <
bWidth
>1</bitWidth>

16263 </
fld
>

16264 <
fld
>

16265 <
me
>
PS
</name>

16266 <
desti
>
Py
 
i
</description>

16267 <
bOfft
>9</bitOffset>

16268 <
bWidth
>1</bitWidth>

16269 </
fld
>

16270 <
fld
>

16271 <
me
>
PEIE
</name>

16272 <
desti
>
PE
 
u
 
ab
</description>

16273 <
bOfft
>8</bitOffset>

16274 <
bWidth
>1</bitWidth>

16275 </
fld
>

16276 <
fld
>

16277 <
me
>
TXEIE
</name>

16278 <
desti
>
TXE
 
u
 
ab
</description>

16279 <
bOfft
>7</bitOffset>

16280 <
bWidth
>1</bitWidth>

16281 </
fld
>

16282 <
fld
>

16283 <
me
>
TCIE
</name>

16284 <
desti
>
Tnsmissi
 
come
 
u


16285 
ab
</
desti
>

16286 <
bOfft
>6</bitOffset>

16287 <
bWidth
>1</bitWidth>

16288 </
fld
>

16289 <
fld
>

16290 <
me
>
RXNEIE
</name>

16291 <
desti
>
RXNE
 
u
 
ab
</description>

16292 <
bOfft
>5</bitOffset>

16293 <
bWidth
>1</bitWidth>

16294 </
fld
>

16295 <
fld
>

16296 <
me
>
IDLEIE
</name>

16297 <
desti
>
IDLE
 
u
 
ab
</description>

16298 <
bOfft
>4</bitOffset>

16299 <
bWidth
>1</bitWidth>

16300 </
fld
>

16301 <
fld
>

16302 <
me
>
TE
</name>

16303 <
desti
>
Tnsmr
 
ab
</description>

16304 <
bOfft
>3</bitOffset>

16305 <
bWidth
>1</bitWidth>

16306 </
fld
>

16307 <
fld
>

16308 <
me
>
RE
</name>

16309 <
desti
>
Reiv
 
ab
</description>

16310 <
bOfft
>2</bitOffset>

16311 <
bWidth
>1</bitWidth>

16312 </
fld
>

16313 <
fld
>

16314 <
me
>
RWU
</name>

16315 <
desti
>
Reiv
 
wakeup
</description>

16316 <
bOfft
>1</bitOffset>

16317 <
bWidth
>1</bitWidth>

16318 </
fld
>

16319 <
fld
>

16320 <
me
>
SBK
</name>

16321 <
desti
>
Sd
 </description>

16322 <
bOfft
>0</bitOffset>

16323 <
bWidth
>1</bitWidth>

16324 </
fld
>

16325 </
flds
>

16328 <
me
>
CR2
</name>

16329 <
diyName
>
CR2
</displayName>

16330 <
desti
>
Cڌ
 2</description>

16331 <
addssOfft
>0x10</addressOffset>

16332 <
size
>0x20</size>

16333 <
acss
>
ad
-
wre
</access>

16334 <
tVue
>0x0000</resetValue>

16335 <
flds
>

16336 <
fld
>

16337 <
me
>
LINEN
</name>

16338 <
desti
>
LIN
 
mode
 
ab
</description>

16339 <
bOfft
>14</bitOffset>

16340 <
bWidth
>1</bitWidth>

16341 </
fld
>

16342 <
fld
>

16343 <
me
>
STOP
</name>

16344 <
desti
>
STOP
 
bs
</description>

16345 <
bOfft
>12</bitOffset>

16346 <
bWidth
>2</bitWidth>

16347 </
fld
>

16348 <
fld
>

16349 <
me
>
LBDIE
</name>

16350 <
desti
>
LIN
  
dei
 
u


16351 
ab
</
desti
>

16352 <
bOfft
>6</bitOffset>

16353 <
bWidth
>1</bitWidth>

16354 </
fld
>

16355 <
fld
>

16356 <
me
>
LBDL
</name>

16357 <
desti
>
l
  
dei
 
ngth
</description>

16358 <
bOfft
>5</bitOffset>

16359 <
bWidth
>1</bitWidth>

16360 </
fld
>

16361 <
fld
>

16362 <
me
>
ADD
</name>

16363 <
desti
>
Addss
 
of
 
the
 
USART
 
node
</description>

16364 <
bOfft
>0</bitOffset>

16365 <
bWidth
>4</bitWidth>

16366 </
fld
>

16367 </
flds
>

16370 <
me
>
CR3
</name>

16371 <
diyName
>
CR3
</displayName>

16372 <
desti
>
Cڌ
 3</description>

16373 <
addssOfft
>0x14</addressOffset>

16374 <
size
>0x20</size>

16375 <
acss
>
ad
-
wre
</access>

16376 <
tVue
>0x0000</resetValue>

16377 <
flds
>

16378 <
fld
>

16379 <
me
>
ONEBIT
</name>

16380 <
desti
>
O
 
me
 
b
 
mhod


16381 
ab
</
desti
>

16382 <
bOfft
>11</bitOffset>

16383 <
bWidth
>1</bitWidth>

16384 </
fld
>

16385 <
fld
>

16386 <
me
>
DMAT
</name>

16387 <
desti
>
DMA
 
ab
 
smr
</description>

16388 <
bOfft
>7</bitOffset>

16389 <
bWidth
>1</bitWidth>

16390 </
fld
>

16391 <
fld
>

16392 <
me
>
DMAR
</name>

16393 <
desti
>
DMA
 
ab
 
iv
</description>

16394 <
bOfft
>6</bitOffset>

16395 <
bWidth
>1</bitWidth>

16396 </
fld
>

16397 <
fld
>

16398 <
me
>
HDSEL
</name>

16399 <
desti
>
Hf
-
duex
 
i
</description>

16400 <
bOfft
>3</bitOffset>

16401 <
bWidth
>1</bitWidth>

16402 </
fld
>

16403 <
fld
>

16404 <
me
>
IRLP
</name>

16405 <
desti
>
IrDA
 
low
-
pow
</description>

16406 <
bOfft
>2</bitOffset>

16407 <
bWidth
>1</bitWidth>

16408 </
fld
>

16409 <
fld
>

16410 <
me
>
IREN
</name>

16411 <
desti
>
IrDA
 
mode
 
ab
</description>

16412 <
bOfft
>1</bitOffset>

16413 <
bWidth
>1</bitWidth>

16414 </
fld
>

16415 <
fld
>

16416 <
me
>
EIE
</name>

16417 <
desti
>
E
 
u
 
ab
</description>

16418 <
bOfft
>0</bitOffset>

16419 <
bWidth
>1</bitWidth>

16420 </
fld
>

16421 </
flds
>

16423 </
gis
>

16424 </
rh
>

16425 <
rh
 
divedFrom
="UART4">

16426 <
me
>
UART5
</name>

16427 <
baAddss
>0x40005000</baseAddress>

16428 <
u
>

16429 <
me
>
UART5_IRQ
</name>

16430 <
desti
>
UART5
 
glob
 
u
</description>

16431 <
vue
>53</value>

16432 </
u
>

16433 </
rh
>

16434 <
rh
>

16435 <
me
>
C_ADC
</name>

16436 <
desti
>
Comm
 
ADC
 
gis
</description>

16437 <
groupName
>
ADC
</groupName>

16438 <
baAddss
>0x40012300</baseAddress>

16439 <
addssBlock
>

16440 <
offt
>0x0</offset>

16441 <
size
>0x400</size>

16442 <
uge
>
gis
</usage>

16443 </
addssBlock
>

16444 <
gis
>

16446 <
me
>
CSR
</name>

16447 <
diyName
>
CSR
</displayName>

16448 <
desti
>
ADC
 
Comm
 
us
 </description>

16449 <
addssOfft
>0x0</addressOffset>

16450 <
size
>0x20</size>

16451 <
acss
>
ad
-
ly
</access>

16452 <
tVue
>0x00000000</resetValue>

16453 <
flds
>

16454 <
fld
>

16455 <
me
>
OVR3
</name>

16456 <
desti
>
Ovrun
 
ag
 
of
 
ADC3
</description>

16457 <
bOfft
>21</bitOffset>

16458 <
bWidth
>1</bitWidth>

16459 </
fld
>

16460 <
fld
>

16461 <
me
>
STRT3
</name>

16462 <
desti
>
Regur
 
chl
 
S
 
ag
 
of
 
ADC


16463 3</
desti
>

16464 <
bOfft
>20</bitOffset>

16465 <
bWidth
>1</bitWidth>

16466 </
fld
>

16467 <
fld
>

16468 <
me
>
JSTRT3
</name>

16469 <
desti
>
Injeed
 
chl
 
S
 
ag
 
of
 
ADC


16470 3</
desti
>

16471 <
bOfft
>19</bitOffset>

16472 <
bWidth
>1</bitWidth>

16473 </
fld
>

16474 <
fld
>

16475 <
me
>
JEOC3
</name>

16476 <
desti
>
Injeed
 
chl
 
d
 
of
 
cvsi
 of

16477 
ADC
 3</
desti
>

16478 <
bOfft
>18</bitOffset>

16479 <
bWidth
>1</bitWidth>

16480 </
fld
>

16481 <
fld
>

16482 <
me
>
EOC3
</name>

16483 <
desti
>
End
 
of
 
cvsi
 o
ADC
 3</description>

16484 <
bOfft
>17</bitOffset>

16485 <
bWidth
>1</bitWidth>

16486 </
fld
>

16487 <
fld
>

16488 <
me
>
AWD3
</name>

16489 <
desti
>
Alog
 
wchdog
 
ag
 
of
 
ADC


16490 3</
desti
>

16491 <
bOfft
>16</bitOffset>

16492 <
bWidth
>1</bitWidth>

16493 </
fld
>

16494 <
fld
>

16495 <
me
>
OVR2
</name>

16496 <
desti
>
Ovrun
 
ag
 
of
 
ADC
 2</description>

16497 <
bOfft
>13</bitOffset>

16498 <
bWidth
>1</bitWidth>

16499 </
fld
>

16500 <
fld
>

16501 <
me
>
STRT2
</name>

16502 <
desti
>
Regur
 
chl
 
S
 
ag
 
of
 
ADC


16503 2</
desti
>

16504 <
bOfft
>12</bitOffset>

16505 <
bWidth
>1</bitWidth>

16506 </
fld
>

16507 <
fld
>

16508 <
me
>
JSTRT2
</name>

16509 <
desti
>
Injeed
 
chl
 
S
 
ag
 
of
 
ADC


16510 2</
desti
>

16511 <
bOfft
>11</bitOffset>

16512 <
bWidth
>1</bitWidth>

16513 </
fld
>

16514 <
fld
>

16515 <
me
>
JEOC2
</name>

16516 <
desti
>
Injeed
 
chl
 
d
 
of
 
cvsi
 of

16517 
ADC
 2</
desti
>

16518 <
bOfft
>10</bitOffset>

16519 <
bWidth
>1</bitWidth>

16520 </
fld
>

16521 <
fld
>

16522 <
me
>
EOC2
</name>

16523 <
desti
>
End
 
of
 
cvsi
 o
ADC
 2</description>

16524 <
bOfft
>9</bitOffset>

16525 <
bWidth
>1</bitWidth>

16526 </
fld
>

16527 <
fld
>

16528 <
me
>
AWD2
</name>

16529 <
desti
>
Alog
 
wchdog
 
ag
 
of
 
ADC


16530 2</
desti
>

16531 <
bOfft
>8</bitOffset>

16532 <
bWidth
>1</bitWidth>

16533 </
fld
>

16534 <
fld
>

16535 <
me
>
OVR1
</name>

16536 <
desti
>
Ovrun
 
ag
 
of
 
ADC
 1</description>

16537 <
bOfft
>5</bitOffset>

16538 <
bWidth
>1</bitWidth>

16539 </
fld
>

16540 <
fld
>

16541 <
me
>
STRT1
</name>

16542 <
desti
>
Regur
 
chl
 
S
 
ag
 
of
 
ADC


16543 1</
desti
>

16544 <
bOfft
>4</bitOffset>

16545 <
bWidth
>1</bitWidth>

16546 </
fld
>

16547 <
fld
>

16548 <
me
>
JSTRT1
</name>

16549 <
desti
>
Injeed
 
chl
 
S
 
ag
 
of
 
ADC


16550 1</
desti
>

16551 <
bOfft
>3</bitOffset>

16552 <
bWidth
>1</bitWidth>

16553 </
fld
>

16554 <
fld
>

16555 <
me
>
JEOC1
</name>

16556 <
desti
>
Injeed
 
chl
 
d
 
of
 
cvsi
 of

16557 
ADC
 1</
desti
>

16558 <
bOfft
>2</bitOffset>

16559 <
bWidth
>1</bitWidth>

16560 </
fld
>

16561 <
fld
>

16562 <
me
>
EOC1
</name>

16563 <
desti
>
End
 
of
 
cvsi
 o
ADC
 1</description>

16564 <
bOfft
>1</bitOffset>

16565 <
bWidth
>1</bitWidth>

16566 </
fld
>

16567 <
fld
>

16568 <
me
>
AWD1
</name>

16569 <
desti
>
Alog
 
wchdog
 
ag
 
of
 
ADC


16570 1</
desti
>

16571 <
bOfft
>0</bitOffset>

16572 <
bWidth
>1</bitWidth>

16573 </
fld
>

16574 </
flds
>

16577 <
me
>
CCR
</name>

16578 <
diyName
>
CCR
</displayName>

16579 <
desti
>
ADC
 
comm
 
cڌ
 </description>

16580 <
addssOfft
>0x4</addressOffset>

16581 <
size
>0x20</size>

16582 <
acss
>
ad
-
wre
</access>

16583 <
tVue
>0x00000000</resetValue>

16584 <
flds
>

16585 <
fld
>

16586 <
me
>
TSVREFE
</name>

16587 <
desti
>
Temtu
 
ns
 
d
 
VREFINT


16588 
ab
</
desti
>

16589 <
bOfft
>23</bitOffset>

16590 <
bWidth
>1</bitWidth>

16591 </
fld
>

16592 <
fld
>

16593 <
me
>
VBATE
</name>

16594 <
desti
>
VBAT
 
ab
</description>

16595 <
bOfft
>22</bitOffset>

16596 <
bWidth
>1</bitWidth>

16597 </
fld
>

16598 <
fld
>

16599 <
me
>
ADCPRE
</name>

16600 <
desti
>
ADC
 
esr
</description>

16601 <
bOfft
>16</bitOffset>

16602 <
bWidth
>2</bitWidth>

16603 </
fld
>

16604 <
fld
>

16605 <
me
>
DMA
</name>

16606 <
desti
>
De
 
memy
 
acss
 
mode
 
mui
 
ADC


16607 
mode
</
desti
>

16608 <
bOfft
>14</bitOffset>

16609 <
bWidth
>2</bitWidth>

16610 </
fld
>

16611 <
fld
>

16612 <
me
>
DDS
</name>

16613 <
desti
>
DMA
 
dib
 
i
 
mui
-
ADC


16614 
mode
</
desti
>

16615 <
bOfft
>13</bitOffset>

16616 <
bWidth
>1</bitWidth>

16617 </
fld
>

16618 <
fld
>

16619 <
me
>
DELAY
</name>

16620 <
desti
>
Day
 
bwn
 2 
mg


16621 
phas
</
desti
>

16622 <
bOfft
>8</bitOffset>

16623 <
bWidth
>4</bitWidth>

16624 </
fld
>

16625 <
fld
>

16626 <
me
>
MULT
</name>

16627 <
desti
>
Mui
 
ADC
 
mode
 
i
</description>

16628 <
bOfft
>0</bitOffset>

16629 <
bWidth
>5</bitWidth>

16630 </
fld
>

16631 </
flds
>

16634 <
me
>
CDR
</name>

16635 <
diyName
>
CDR
</displayName>

16636 <
desti
>
ADC
 
comm
 
gur
 
da
 
du


16637 
d
 

 
modes
</
desti
>

16638 <
addssOfft
>0x8</addressOffset>

16639 <
size
>0x20</size>

16640 <
acss
>
ad
-
ly
</access>

16641 <
tVue
>0x00000000</resetValue>

16642 <
flds
>

16643 <
fld
>

16644 <
me
>
DATA2
</name>

16645 <
desti
>2
nd
 
da
 
em
 
of
 
a
 

 o
gur


16646 
cvsis
</
desti
>

16647 <
bOfft
>16</bitOffset>

16648 <
bWidth
>16</bitWidth>

16649 </
fld
>

16650 <
fld
>

16651 <
me
>
DATA1
</name>

16652 <
desti
>1

 
da
 
em
 
of
 
a
 

 o
gur


16653 
cvsis
</
desti
>

16654 <
bOfft
>0</bitOffset>

16655 <
bWidth
>16</bitWidth>

16656 </
fld
>

16657 </
flds
>

16659 </
gis
>

16660 </
rh
>

16661 <
rh
>

16662 <
me
>
TIM1
</name>

16663 <
desti
>
Advd
-
tims
</description>

16664 <
groupName
>
TIM
</groupName>

16665 <
baAddss
>0x40010000</baseAddress>

16666 <
addssBlock
>

16667 <
offt
>0x0</offset>

16668 <
size
>0x400</size>

16669 <
uge
>
gis
</usage>

16670 </
addssBlock
>

16671 <
u
>

16672 <
me
>
TIM1_BRK_TIM9_IRQ
</name>

16673 <
desti
>
TIM1
 
Bak
 
u
 
d
 
TIM9
 
glob


16674 
u
</
desti
>

16675 <
vue
>24</value>

16676 </
u
>

16677 <
u
>

16678 <
me
>
TIM1_UP_TIM10_IRQ
</name>

16679 <
desti
>
TIM1
 
Upde
 
u
 
d
 
TIM10
 
glob


16680 
u
</
desti
>

16681 <
vue
>25</value>

16682 </
u
>

16683 <
u
>

16684 <
me
>
TIM1_TRG_COM_TIM11_IRQ
</name>

16685 <
desti
>
TIM1
 
Trigg
 
d
 
Commuti
 
us
nd

16686 
TIM11
 
glob
 
u
</
desti
>

16687 <
vue
>26</value>

16688 </
u
>

16689 <
u
>

16690 <
me
>
TIM1_CC_IRQ
</name>

16691 <
desti
>
TIM1
 
Ctu
 
Com
 
u
</description>

16692 <
vue
>27</value>

16693 </
u
>

16694 <
gis
>

16696 <
me
>
CR1
</name>

16697 <
diyName
>
CR1
</displayName>

16698 <
desti
>
cڌ
 1</description>

16699 <
addssOfft
>0x0</addressOffset>

16700 <
size
>0x20</size>

16701 <
acss
>
ad
-
wre
</access>

16702 <
tVue
>0x0000</resetValue>

16703 <
flds
>

16704 <
fld
>

16705 <
me
>
CKD
</name>

16706 <
desti
>
Clock
 
divisi
</description>

16707 <
bOfft
>8</bitOffset>

16708 <
bWidth
>2</bitWidth>

16709 </
fld
>

16710 <
fld
>

16711 <
me
>
ARPE
</name>

16712 <
desti
>
Auto
-
ld
 
d
 
ab
</description>

16713 <
bOfft
>7</bitOffset>

16714 <
bWidth
>1</bitWidth>

16715 </
fld
>

16716 <
fld
>

16717 <
me
>
CMS
</name>

16718 <
desti
>
Cr
-
igd
 
mode


16719 
i
</
desti
>

16720 <
bOfft
>5</bitOffset>

16721 <
bWidth
>2</bitWidth>

16722 </
fld
>

16723 <
fld
>

16724 <
me
>
DIR
</name>

16725 <
desti
>
Dei
</description>

16726 <
bOfft
>4</bitOffset>

16727 <
bWidth
>1</bitWidth>

16728 </
fld
>

16729 <
fld
>

16730 <
me
>
OPM
</name>

16731 <
desti
>
O
-
pul
 
mode
</description>

16732 <
bOfft
>3</bitOffset>

16733 <
bWidth
>1</bitWidth>

16734 </
fld
>

16735 <
fld
>

16736 <
me
>
URS
</name>

16737 <
desti
>
Upde
 
que
 
sour
</description>

16738 <
bOfft
>2</bitOffset>

16739 <
bWidth
>1</bitWidth>

16740 </
fld
>

16741 <
fld
>

16742 <
me
>
UDIS
</name>

16743 <
desti
>
Upde
 
dib
</description>

16744 <
bOfft
>1</bitOffset>

16745 <
bWidth
>1</bitWidth>

16746 </
fld
>

16747 <
fld
>

16748 <
me
>
CEN
</name>

16749 <
desti
>
Cou
 
ab
</description>

16750 <
bOfft
>0</bitOffset>

16751 <
bWidth
>1</bitWidth>

16752 </
fld
>

16753 </
flds
>

16756 <
me
>
CR2
</name>

16757 <
diyName
>
CR2
</displayName>

16758 <
desti
>
cڌ
 2</description>

16759 <
addssOfft
>0x4</addressOffset>

16760 <
size
>0x20</size>

16761 <
acss
>
ad
-
wre
</access>

16762 <
tVue
>0x0000</resetValue>

16763 <
flds
>

16764 <
fld
>

16765 <
me
>
OIS4
</name>

16766 <
desti
>
Ouut
 
Id
 
e
 4</description>

16767 <
bOfft
>14</bitOffset>

16768 <
bWidth
>1</bitWidth>

16769 </
fld
>

16770 <
fld
>

16771 <
me
>
OIS3N
</name>

16772 <
desti
>
Ouut
 
Id
 
e
 3</description>

16773 <
bOfft
>13</bitOffset>

16774 <
bWidth
>1</bitWidth>

16775 </
fld
>

16776 <
fld
>

16777 <
me
>
OIS3
</name>

16778 <
desti
>
Ouut
 
Id
 
e
 3</description>

16779 <
bOfft
>12</bitOffset>

16780 <
bWidth
>1</bitWidth>

16781 </
fld
>

16782 <
fld
>

16783 <
me
>
OIS2N
</name>

16784 <
desti
>
Ouut
 
Id
 
e
 2</description>

16785 <
bOfft
>11</bitOffset>

16786 <
bWidth
>1</bitWidth>

16787 </
fld
>

16788 <
fld
>

16789 <
me
>
OIS2
</name>

16790 <
desti
>
Ouut
 
Id
 
e
 2</description>

16791 <
bOfft
>10</bitOffset>

16792 <
bWidth
>1</bitWidth>

16793 </
fld
>

16794 <
fld
>

16795 <
me
>
OIS1N
</name>

16796 <
desti
>
Ouut
 
Id
 
e
 1</description>

16797 <
bOfft
>9</bitOffset>

16798 <
bWidth
>1</bitWidth>

16799 </
fld
>

16800 <
fld
>

16801 <
me
>
OIS1
</name>

16802 <
desti
>
Ouut
 
Id
 
e
 1</description>

16803 <
bOfft
>8</bitOffset>

16804 <
bWidth
>1</bitWidth>

16805 </
fld
>

16806 <
fld
>

16807 <
me
>
TI1S
</name>

16808 <
desti
>
TI1
 
i
</description>

16809 <
bOfft
>7</bitOffset>

16810 <
bWidth
>1</bitWidth>

16811 </
fld
>

16812 <
fld
>

16813 <
me
>
MMS
</name>

16814 <
desti
>
Ma
 
mode
 
i
</description>

16815 <
bOfft
>4</bitOffset>

16816 <
bWidth
>3</bitWidth>

16817 </
fld
>

16818 <
fld
>

16819 <
me
>
CCDS
</name>

16820 <
desti
>
Ctu
/
com
 
DMA


16821 
i
</
desti
>

16822 <
bOfft
>3</bitOffset>

16823 <
bWidth
>1</bitWidth>

16824 </
fld
>

16825 <
fld
>

16826 <
me
>
CCUS
</name>

16827 <
desti
>
Ctu
/
com
 
cڌ
 
upde


16828 
i
</
desti
>

16829 <
bOfft
>2</bitOffset>

16830 <
bWidth
>1</bitWidth>

16831 </
fld
>

16832 <
fld
>

16833 <
me
>
CCPC
</name>

16834 <
desti
>
Ctu
/
com
 
ded


16835 
cڌ
</
desti
>

16836 <
bOfft
>0</bitOffset>

16837 <
bWidth
>1</bitWidth>

16838 </
fld
>

16839 </
flds
>

16842 <
me
>
SMCR
</name>

16843 <
diyName
>
SMCR
</displayName>

16844 <
desti
>
ave
 
mode
 
cڌ
 </description>

16845 <
addssOfft
>0x8</addressOffset>

16846 <
size
>0x20</size>

16847 <
acss
>
ad
-
wre
</access>

16848 <
tVue
>0x0000</resetValue>

16849 <
flds
>

16850 <
fld
>

16851 <
me
>
ETP
</name>

16852 <
desti
>
Ex
 
igg
 
pެy
</description>

16853 <
bOfft
>15</bitOffset>

16854 <
bWidth
>1</bitWidth>

16855 </
fld
>

16856 <
fld
>

16857 <
me
>
ECE
</name>

16858 <
desti
>
Ex
 
ock
 
ab
</description>

16859 <
bOfft
>14</bitOffset>

16860 <
bWidth
>1</bitWidth>

16861 </
fld
>

16862 <
fld
>

16863 <
me
>
ETPS
</name>

16864 <
desti
>
Ex
 
igg
 
esr
</description>

16865 <
bOfft
>12</bitOffset>

16866 <
bWidth
>2</bitWidth>

16867 </
fld
>

16868 <
fld
>

16869 <
me
>
ETF
</name>

16870 <
desti
>
Ex
 
igg
 
fr
</description>

16871 <
bOfft
>8</bitOffset>

16872 <
bWidth
>4</bitWidth>

16873 </
fld
>

16874 <
fld
>

16875 <
me
>
MSM
</name>

16876 <
desti
>
Ma
/
Sve
 
mode
</description>

16877 <
bOfft
>7</bitOffset>

16878 <
bWidth
>1</bitWidth>

16879 </
fld
>

16880 <
fld
>

16881 <
me
>
TS
</name>

16882 <
desti
>
Trigg
 
i
</description>

16883 <
bOfft
>4</bitOffset>

16884 <
bWidth
>3</bitWidth>

16885 </
fld
>

16886 <
fld
>

16887 <
me
>
SMS
</name>

16888 <
desti
>
Sve
 
mode
 
i
</description>

16889 <
bOfft
>0</bitOffset>

16890 <
bWidth
>3</bitWidth>

16891 </
fld
>

16892 </
flds
>

16895 <
me
>
DIER
</name>

16896 <
diyName
>
DIER
</displayName>

16897 <
desti
>
DMA
/
Iru
 
ab
 </description>

16898 <
addssOfft
>0xC</addressOffset>

16899 <
size
>0x20</size>

16900 <
acss
>
ad
-
wre
</access>

16901 <
tVue
>0x0000</resetValue>

16902 <
flds
>

16903 <
fld
>

16904 <
me
>
TDE
</name>

16905 <
desti
>
Trigg
 
DMA
 
que
 
ab
</description>

16906 <
bOfft
>14</bitOffset>

16907 <
bWidth
>1</bitWidth>

16908 </
fld
>

16909 <
fld
>

16910 <
me
>
COMDE
</name>

16911 <
desti
>
COM
 
DMA
 
que
 
ab
</description>

16912 <
bOfft
>13</bitOffset>

16913 <
bWidth
>1</bitWidth>

16914 </
fld
>

16915 <
fld
>

16916 <
me
>
CC4DE
</name>

16917 <
desti
>
Ctu
/
Com
 4 
DMA
 
que


16918 
ab
</
desti
>

16919 <
bOfft
>12</bitOffset>

16920 <
bWidth
>1</bitWidth>

16921 </
fld
>

16922 <
fld
>

16923 <
me
>
CC3DE
</name>

16924 <
desti
>
Ctu
/
Com
 3 
DMA
 
que


16925 
ab
</
desti
>

16926 <
bOfft
>11</bitOffset>

16927 <
bWidth
>1</bitWidth>

16928 </
fld
>

16929 <
fld
>

16930 <
me
>
CC2DE
</name>

16931 <
desti
>
Ctu
/
Com
 2 
DMA
 
que


16932 
ab
</
desti
>

16933 <
bOfft
>10</bitOffset>

16934 <
bWidth
>1</bitWidth>

16935 </
fld
>

16936 <
fld
>

16937 <
me
>
CC1DE
</name>

16938 <
desti
>
Ctu
/
Com
 1 
DMA
 
que


16939 
ab
</
desti
>

16940 <
bOfft
>9</bitOffset>

16941 <
bWidth
>1</bitWidth>

16942 </
fld
>

16943 <
fld
>

16944 <
me
>
UDE
</name>

16945 <
desti
>
Upde
 
DMA
 
que
 
ab
</description>

16946 <
bOfft
>8</bitOffset>

16947 <
bWidth
>1</bitWidth>

16948 </
fld
>

16949 <
fld
>

16950 <
me
>
TIE
</name>

16951 <
desti
>
Trigg
 
u
 
ab
</description>

16952 <
bOfft
>6</bitOffset>

16953 <
bWidth
>1</bitWidth>

16954 </
fld
>

16955 <
fld
>

16956 <
me
>
CC4IE
</name>

16957 <
desti
>
Ctu
/
Com
 4 
u


16958 
ab
</
desti
>

16959 <
bOfft
>4</bitOffset>

16960 <
bWidth
>1</bitWidth>

16961 </
fld
>

16962 <
fld
>

16963 <
me
>
CC3IE
</name>

16964 <
desti
>
Ctu
/
Com
 3 
u


16965 
ab
</
desti
>

16966 <
bOfft
>3</bitOffset>

16967 <
bWidth
>1</bitWidth>

16968 </
fld
>

16969 <
fld
>

16970 <
me
>
CC2IE
</name>

16971 <
desti
>
Ctu
/
Com
 2 
u


16972 
ab
</
desti
>

16973 <
bOfft
>2</bitOffset>

16974 <
bWidth
>1</bitWidth>

16975 </
fld
>

16976 <
fld
>

16977 <
me
>
CC1IE
</name>

16978 <
desti
>
Ctu
/
Com
 1 
u


16979 
ab
</
desti
>

16980 <
bOfft
>1</bitOffset>

16981 <
bWidth
>1</bitWidth>

16982 </
fld
>

16983 <
fld
>

16984 <
me
>
UIE
</name>

16985 <
desti
>
Upde
 
u
 
ab
</description>

16986 <
bOfft
>0</bitOffset>

16987 <
bWidth
>1</bitWidth>

16988 </
fld
>

16989 <
fld
>

16990 <
me
>
BIE
</name>

16991 <
desti
>
Bak
 
u
 
ab
</description>

16992 <
bOfft
>7</bitOffset>

16993 <
bWidth
>1</bitWidth>

16994 </
fld
>

16995 <
fld
>

16996 <
me
>
COMIE
</name>

16997 <
desti
>
COM
 
u
 
ab
</description>

16998 <
bOfft
>5</bitOffset>

16999 <
bWidth
>1</bitWidth>

17000 </
fld
>

17001 </
flds
>

17004 <
me
>
SR
</name>

17005 <
diyName
>
SR
</displayName>

17006 <
desti
>
us
 </description>

17007 <
addssOfft
>0x10</addressOffset>

17008 <
size
>0x20</size>

17009 <
acss
>
ad
-
wre
</access>

17010 <
tVue
>0x0000</resetValue>

17011 <
flds
>

17012 <
fld
>

17013 <
me
>
CC4OF
</name>

17014 <
desti
>
Ctu
/
Com
 4 
ovu


17015 
ag
</
desti
>

17016 <
bOfft
>12</bitOffset>

17017 <
bWidth
>1</bitWidth>

17018 </
fld
>

17019 <
fld
>

17020 <
me
>
CC3OF
</name>

17021 <
desti
>
Ctu
/
Com
 3 
ovu


17022 
ag
</
desti
>

17023 <
bOfft
>11</bitOffset>

17024 <
bWidth
>1</bitWidth>

17025 </
fld
>

17026 <
fld
>

17027 <
me
>
CC2OF
</name>

17028 <
desti
>
Ctu
/
com
 2 
ovu


17029 
ag
</
desti
>

17030 <
bOfft
>10</bitOffset>

17031 <
bWidth
>1</bitWidth>

17032 </
fld
>

17033 <
fld
>

17034 <
me
>
CC1OF
</name>

17035 <
desti
>
Ctu
/
Com
 1 
ovu


17036 
ag
</
desti
>

17037 <
bOfft
>9</bitOffset>

17038 <
bWidth
>1</bitWidth>

17039 </
fld
>

17040 <
fld
>

17041 <
me
>
BIF
</name>

17042 <
desti
>
Bak
 
u
 
ag
</description>

17043 <
bOfft
>7</bitOffset>

17044 <
bWidth
>1</bitWidth>

17045 </
fld
>

17046 <
fld
>

17047 <
me
>
TIF
</name>

17048 <
desti
>
Trigg
 
u
 
ag
</description>

17049 <
bOfft
>6</bitOffset>

17050 <
bWidth
>1</bitWidth>

17051 </
fld
>

17052 <
fld
>

17053 <
me
>
COMIF
</name>

17054 <
desti
>
COM
 
u
 
ag
</description>

17055 <
bOfft
>5</bitOffset>

17056 <
bWidth
>1</bitWidth>

17057 </
fld
>

17058 <
fld
>

17059 <
me
>
CC4IF
</name>

17060 <
desti
>
Ctu
/
Com
 4 
u


17061 
ag
</
desti
>

17062 <
bOfft
>4</bitOffset>

17063 <
bWidth
>1</bitWidth>

17064 </
fld
>

17065 <
fld
>

17066 <
me
>
CC3IF
</name>

17067 <
desti
>
Ctu
/
Com
 3 
u


17068 
ag
</
desti
>

17069 <
bOfft
>3</bitOffset>

17070 <
bWidth
>1</bitWidth>

17071 </
fld
>

17072 <
fld
>

17073 <
me
>
CC2IF
</name>

17074 <
desti
>
Ctu
/
Com
 2 
u


17075 
ag
</
desti
>

17076 <
bOfft
>2</bitOffset>

17077 <
bWidth
>1</bitWidth>

17078 </
fld
>

17079 <
fld
>

17080 <
me
>
CC1IF
</name>

17081 <
desti
>
Ctu
/
com
 1 
u


17082 
ag
</
desti
>

17083 <
bOfft
>1</bitOffset>

17084 <
bWidth
>1</bitWidth>

17085 </
fld
>

17086 <
fld
>

17087 <
me
>
UIF
</name>

17088 <
desti
>
Upde
 
u
 
ag
</description>

17089 <
bOfft
>0</bitOffset>

17090 <
bWidth
>1</bitWidth>

17091 </
fld
>

17092 </
flds
>

17095 <
me
>
EGR
</name>

17096 <
diyName
>
EGR
</displayName>

17097 <
desti
>
evt
 
gi
 </description>

17098 <
addssOfft
>0x14</addressOffset>

17099 <
size
>0x20</size>

17100 <
acss
>
wre
-
ly
</access>

17101 <
tVue
>0x0000</resetValue>

17102 <
flds
>

17103 <
fld
>

17104 <
me
>
BG
</name>

17105 <
desti
>
Bak
 
gi
</description>

17106 <
bOfft
>7</bitOffset>

17107 <
bWidth
>1</bitWidth>

17108 </
fld
>

17109 <
fld
>

17110 <
me
>
TG
</name>

17111 <
desti
>
Trigg
 
gi
</description>

17112 <
bOfft
>6</bitOffset>

17113 <
bWidth
>1</bitWidth>

17114 </
fld
>

17115 <
fld
>

17116 <
me
>
COMG
</name>

17117 <
desti
>
Ctu
/
Com
 
cڌ
 
upde


17118 
gi
</
desti
>

17119 <
bOfft
>5</bitOffset>

17120 <
bWidth
>1</bitWidth>

17121 </
fld
>

17122 <
fld
>

17123 <
me
>
CC4G
</name>

17124 <
desti
>
Ctu
/
com
 4

17125 
gi
</
desti
>

17126 <
bOfft
>4</bitOffset>

17127 <
bWidth
>1</bitWidth>

17128 </
fld
>

17129 <
fld
>

17130 <
me
>
CC3G
</name>

17131 <
desti
>
Ctu
/
com
 3

17132 
gi
</
desti
>

17133 <
bOfft
>3</bitOffset>

17134 <
bWidth
>1</bitWidth>

17135 </
fld
>

17136 <
fld
>

17137 <
me
>
CC2G
</name>

17138 <
desti
>
Ctu
/
com
 2

17139 
gi
</
desti
>

17140 <
bOfft
>2</bitOffset>

17141 <
bWidth
>1</bitWidth>

17142 </
fld
>

17143 <
fld
>

17144 <
me
>
CC1G
</name>

17145 <
desti
>
Ctu
/
com
 1

17146 
gi
</
desti
>

17147 <
bOfft
>1</bitOffset>

17148 <
bWidth
>1</bitWidth>

17149 </
fld
>

17150 <
fld
>

17151 <
me
>
UG
</name>

17152 <
desti
>
Upde
 
gi
</description>

17153 <
bOfft
>0</bitOffset>

17154 <
bWidth
>1</bitWidth>

17155 </
fld
>

17156 </
flds
>

17159 <
me
>
CCMR1_Ouut
</name>

17160 <
diyName
>
CCMR1_Ouut
</displayName>

17161 <
desti
>
u
/
com
 
mode
 1 (
ouut


17162 
mode
)</
desti
>

17163 <
addssOfft
>0x18</addressOffset>

17164 <
size
>0x20</size>

17165 <
acss
>
ad
-
wre
</access>

17166 <
tVue
>0x00000000</resetValue>

17167 <
flds
>

17168 <
fld
>

17169 <
me
>
OC2CE
</name>

17170 <
desti
>
Ouut
 
Com
 2 
r


17171 
ab
</
desti
>

17172 <
bOfft
>15</bitOffset>

17173 <
bWidth
>1</bitWidth>

17174 </
fld
>

17175 <
fld
>

17176 <
me
>
OC2M
</name>

17177 <
desti
>
Ouut
 
Com
 2 
mode
</description>

17178 <
bOfft
>12</bitOffset>

17179 <
bWidth
>3</bitWidth>

17180 </
fld
>

17181 <
fld
>

17182 <
me
>
OC2PE
</name>

17183 <
desti
>
Ouut
 
Com
 2 
d


17184 
ab
</
desti
>

17185 <
bOfft
>11</bitOffset>

17186 <
bWidth
>1</bitWidth>

17187 </
fld
>

17188 <
fld
>

17189 <
me
>
OC2FE
</name>

17190 <
desti
>
Ouut
 
Com
 2 



17191 
ab
</
desti
>

17192 <
bOfft
>10</bitOffset>

17193 <
bWidth
>1</bitWidth>

17194 </
fld
>

17195 <
fld
>

17196 <
me
>
CC2S
</name>

17197 <
desti
>
Ctu
/
Com
 2

17198 
i
</
desti
>

17199 <
bOfft
>8</bitOffset>

17200 <
bWidth
>2</bitWidth>

17201 </
fld
>

17202 <
fld
>

17203 <
me
>
OC1CE
</name>

17204 <
desti
>
Ouut
 
Com
 1 
r


17205 
ab
</
desti
>

17206 <
bOfft
>7</bitOffset>

17207 <
bWidth
>1</bitWidth>

17208 </
fld
>

17209 <
fld
>

17210 <
me
>
OC1M
</name>

17211 <
desti
>
Ouut
 
Com
 1 
mode
</description>

17212 <
bOfft
>4</bitOffset>

17213 <
bWidth
>3</bitWidth>

17214 </
fld
>

17215 <
fld
>

17216 <
me
>
OC1PE
</name>

17217 <
desti
>
Ouut
 
Com
 1 
d


17218 
ab
</
desti
>

17219 <
bOfft
>3</bitOffset>

17220 <
bWidth
>1</bitWidth>

17221 </
fld
>

17222 <
fld
>

17223 <
me
>
OC1FE
</name>

17224 <
desti
>
Ouut
 
Com
 1 



17225 
ab
</
desti
>

17226 <
bOfft
>2</bitOffset>

17227 <
bWidth
>1</bitWidth>

17228 </
fld
>

17229 <
fld
>

17230 <
me
>
CC1S
</name>

17231 <
desti
>
Ctu
/
Com
 1

17232 
i
</
desti
>

17233 <
bOfft
>0</bitOffset>

17234 <
bWidth
>2</bitWidth>

17235 </
fld
>

17236 </
flds
>

17239 <
me
>
CCMR1_Iut
</name>

17240 <
diyName
>
CCMR1_Iut
</displayName>

17241 <
desti
>
u
/
com
 
mode
 1 (
put


17242 
mode
)</
desti
>

17243 <
eRegi
>
CCMR1_Ouut
</alternateRegister>

17244 <
addssOfft
>0x18</addressOffset>

17245 <
size
>0x20</size>

17246 <
acss
>
ad
-
wre
</access>

17247 <
tVue
>0x00000000</resetValue>

17248 <
flds
>

17249 <
fld
>

17250 <
me
>
IC2F
</name>

17251 <
desti
>
Iut
 
u
 2 
fr
</description>

17252 <
bOfft
>12</bitOffset>

17253 <
bWidth
>4</bitWidth>

17254 </
fld
>

17255 <
fld
>

17256 <
me
>
IC2PCS
</name>

17257 <
desti
>
Iut
 
u
 2 
esr
</description>

17258 <
bOfft
>10</bitOffset>

17259 <
bWidth
>2</bitWidth>

17260 </
fld
>

17261 <
fld
>

17262 <
me
>
CC2S
</name>

17263 <
desti
>
Ctu
/
Com
 2

17264 
i
</
desti
>

17265 <
bOfft
>8</bitOffset>

17266 <
bWidth
>2</bitWidth>

17267 </
fld
>

17268 <
fld
>

17269 <
me
>
IC1F
</name>

17270 <
desti
>
Iut
 
u
 1 
fr
</description>

17271 <
bOfft
>4</bitOffset>

17272 <
bWidth
>4</bitWidth>

17273 </
fld
>

17274 <
fld
>

17275 <
me
>
ICPCS
</name>

17276 <
desti
>
Iut
 
u
 1 
esr
</description>

17277 <
bOfft
>2</bitOffset>

17278 <
bWidth
>2</bitWidth>

17279 </
fld
>

17280 <
fld
>

17281 <
me
>
CC1S
</name>

17282 <
desti
>
Ctu
/
Com
 1

17283 
i
</
desti
>

17284 <
bOfft
>0</bitOffset>

17285 <
bWidth
>2</bitWidth>

17286 </
fld
>

17287 </
flds
>

17290 <
me
>
CCMR2_Ouut
</name>

17291 <
diyName
>
CCMR2_Ouut
</displayName>

17292 <
desti
>
u
/
com
 
mode
 2 (
ouut


17293 
mode
)</
desti
>

17294 <
addssOfft
>0x1C</addressOffset>

17295 <
size
>0x20</size>

17296 <
acss
>
ad
-
wre
</access>

17297 <
tVue
>0x00000000</resetValue>

17298 <
flds
>

17299 <
fld
>

17300 <
me
>
OC4CE
</name>

17301 <
desti
>
Ouut
 
com
 4 
r


17302 
ab
</
desti
>

17303 <
bOfft
>15</bitOffset>

17304 <
bWidth
>1</bitWidth>

17305 </
fld
>

17306 <
fld
>

17307 <
me
>
OC4M
</name>

17308 <
desti
>
Ouut
 
com
 4 
mode
</description>

17309 <
bOfft
>12</bitOffset>

17310 <
bWidth
>3</bitWidth>

17311 </
fld
>

17312 <
fld
>

17313 <
me
>
OC4PE
</name>

17314 <
desti
>
Ouut
 
com
 4 
d


17315 
ab
</
desti
>

17316 <
bOfft
>11</bitOffset>

17317 <
bWidth
>1</bitWidth>

17318 </
fld
>

17319 <
fld
>

17320 <
me
>
OC4FE
</name>

17321 <
desti
>
Ouut
 
com
 4 



17322 
ab
</
desti
>

17323 <
bOfft
>10</bitOffset>

17324 <
bWidth
>1</bitWidth>

17325 </
fld
>

17326 <
fld
>

17327 <
me
>
CC4S
</name>

17328 <
desti
>
Ctu
/
Com
 4

17329 
i
</
desti
>

17330 <
bOfft
>8</bitOffset>

17331 <
bWidth
>2</bitWidth>

17332 </
fld
>

17333 <
fld
>

17334 <
me
>
OC3CE
</name>

17335 <
desti
>
Ouut
 
com
 3 
r


17336 
ab
</
desti
>

17337 <
bOfft
>7</bitOffset>

17338 <
bWidth
>1</bitWidth>

17339 </
fld
>

17340 <
fld
>

17341 <
me
>
OC3M
</name>

17342 <
desti
>
Ouut
 
com
 3 
mode
</description>

17343 <
bOfft
>4</bitOffset>

17344 <
bWidth
>3</bitWidth>

17345 </
fld
>

17346 <
fld
>

17347 <
me
>
OC3PE
</name>

17348 <
desti
>
Ouut
 
com
 3 
d


17349 
ab
</
desti
>

17350 <
bOfft
>3</bitOffset>

17351 <
bWidth
>1</bitWidth>

17352 </
fld
>

17353 <
fld
>

17354 <
me
>
OC3FE
</name>

17355 <
desti
>
Ouut
 
com
 3 



17356 
ab
</
desti
>

17357 <
bOfft
>2</bitOffset>

17358 <
bWidth
>1</bitWidth>

17359 </
fld
>

17360 <
fld
>

17361 <
me
>
CC3S
</name>

17362 <
desti
>
Ctu
/
Com
 3

17363 
i
</
desti
>

17364 <
bOfft
>0</bitOffset>

17365 <
bWidth
>2</bitWidth>

17366 </
fld
>

17367 </
flds
>

17370 <
me
>
CCMR2_Iut
</name>

17371 <
diyName
>
CCMR2_Iut
</displayName>

17372 <
desti
>
u
/
com
 
mode
 2 (
put


17373 
mode
)</
desti
>

17374 <
eRegi
>
CCMR2_Ouut
</alternateRegister>

17375 <
addssOfft
>0x1C</addressOffset>

17376 <
size
>0x20</size>

17377 <
acss
>
ad
-
wre
</access>

17378 <
tVue
>0x00000000</resetValue>

17379 <
flds
>

17380 <
fld
>

17381 <
me
>
IC4F
</name>

17382 <
desti
>
Iut
 
u
 4 
fr
</description>

17383 <
bOfft
>12</bitOffset>

17384 <
bWidth
>4</bitWidth>

17385 </
fld
>

17386 <
fld
>

17387 <
me
>
IC4PSC
</name>

17388 <
desti
>
Iut
 
u
 4 
esr
</description>

17389 <
bOfft
>10</bitOffset>

17390 <
bWidth
>2</bitWidth>

17391 </
fld
>

17392 <
fld
>

17393 <
me
>
CC4S
</name>

17394 <
desti
>
Ctu
/
Com
 4

17395 
i
</
desti
>

17396 <
bOfft
>8</bitOffset>

17397 <
bWidth
>2</bitWidth>

17398 </
fld
>

17399 <
fld
>

17400 <
me
>
IC3F
</name>

17401 <
desti
>
Iut
 
u
 3 
fr
</description>

17402 <
bOfft
>4</bitOffset>

17403 <
bWidth
>4</bitWidth>

17404 </
fld
>

17405 <
fld
>

17406 <
me
>
IC3PSC
</name>

17407 <
desti
>
Iut
 
u
 3 
esr
</description>

17408 <
bOfft
>2</bitOffset>

17409 <
bWidth
>2</bitWidth>

17410 </
fld
>

17411 <
fld
>

17412 <
me
>
CC3S
</name>

17413 <
desti
>
Ctu
/
com
 3

17414 
i
</
desti
>

17415 <
bOfft
>0</bitOffset>

17416 <
bWidth
>2</bitWidth>

17417 </
fld
>

17418 </
flds
>

17421 <
me
>
CCER
</name>

17422 <
diyName
>
CCER
</displayName>

17423 <
desti
>
u
/
com
 
ab


17424 </
desti
>

17425 <
addssOfft
>0x20</addressOffset>

17426 <
size
>0x20</size>

17427 <
acss
>
ad
-
wre
</access>

17428 <
tVue
>0x0000</resetValue>

17429 <
flds
>

17430 <
fld
>

17431 <
me
>
CC4P
</name>

17432 <
desti
>
Ctu
/
Com
 3 
ouut


17433 
Pެy
</
desti
>

17434 <
bOfft
>13</bitOffset>

17435 <
bWidth
>1</bitWidth>

17436 </
fld
>

17437 <
fld
>

17438 <
me
>
CC4E
</name>

17439 <
desti
>
Ctu
/
Com
 4 
ouut


17440 
ab
</
desti
>

17441 <
bOfft
>12</bitOffset>

17442 <
bWidth
>1</bitWidth>

17443 </
fld
>

17444 <
fld
>

17445 <
me
>
CC3NP
</name>

17446 <
desti
>
Ctu
/
Com
 3 
ouut


17447 
Pެy
</
desti
>

17448 <
bOfft
>11</bitOffset>

17449 <
bWidth
>1</bitWidth>

17450 </
fld
>

17451 <
fld
>

17452 <
me
>
CC3NE
</name>

17453 <
desti
>
Ctu
/
Com
 3 
comemry
 
ouut


17454 
ab
</
desti
>

17455 <
bOfft
>10</bitOffset>

17456 <
bWidth
>1</bitWidth>

17457 </
fld
>

17458 <
fld
>

17459 <
me
>
CC3P
</name>

17460 <
desti
>
Ctu
/
Com
 3 
ouut


17461 
Pެy
</
desti
>

17462 <
bOfft
>9</bitOffset>

17463 <
bWidth
>1</bitWidth>

17464 </
fld
>

17465 <
fld
>

17466 <
me
>
CC3E
</name>

17467 <
desti
>
Ctu
/
Com
 3 
ouut


17468 
ab
</
desti
>

17469 <
bOfft
>8</bitOffset>

17470 <
bWidth
>1</bitWidth>

17471 </
fld
>

17472 <
fld
>

17473 <
me
>
CC2NP
</name>

17474 <
desti
>
Ctu
/
Com
 2 
ouut


17475 
Pެy
</
desti
>

17476 <
bOfft
>7</bitOffset>

17477 <
bWidth
>1</bitWidth>

17478 </
fld
>

17479 <
fld
>

17480 <
me
>
CC2NE
</name>

17481 <
desti
>
Ctu
/
Com
 2 
comemry
 
ouut


17482 
ab
</
desti
>

17483 <
bOfft
>6</bitOffset>

17484 <
bWidth
>1</bitWidth>

17485 </
fld
>

17486 <
fld
>

17487 <
me
>
CC2P
</name>

17488 <
desti
>
Ctu
/
Com
 2 
ouut


17489 
Pެy
</
desti
>

17490 <
bOfft
>5</bitOffset>

17491 <
bWidth
>1</bitWidth>

17492 </
fld
>

17493 <
fld
>

17494 <
me
>
CC2E
</name>

17495 <
desti
>
Ctu
/
Com
 2 
ouut


17496 
ab
</
desti
>

17497 <
bOfft
>4</bitOffset>

17498 <
bWidth
>1</bitWidth>

17499 </
fld
>

17500 <
fld
>

17501 <
me
>
CC1NP
</name>

17502 <
desti
>
Ctu
/
Com
 1 
ouut


17503 
Pެy
</
desti
>

17504 <
bOfft
>3</bitOffset>

17505 <
bWidth
>1</bitWidth>

17506 </
fld
>

17507 <
fld
>

17508 <
me
>
CC1NE
</name>

17509 <
desti
>
Ctu
/
Com
 1 
comemry
 
ouut


17510 
ab
</
desti
>

17511 <
bOfft
>2</bitOffset>

17512 <
bWidth
>1</bitWidth>

17513 </
fld
>

17514 <
fld
>

17515 <
me
>
CC1P
</name>

17516 <
desti
>
Ctu
/
Com
 1 
ouut


17517 
Pެy
</
desti
>

17518 <
bOfft
>1</bitOffset>

17519 <
bWidth
>1</bitWidth>

17520 </
fld
>

17521 <
fld
>

17522 <
me
>
CC1E
</name>

17523 <
desti
>
Ctu
/
Com
 1 
ouut


17524 
ab
</
desti
>

17525 <
bOfft
>0</bitOffset>

17526 <
bWidth
>1</bitWidth>

17527 </
fld
>

17528 </
flds
>

17531 <
me
>
CNT
</name>

17532 <
diyName
>
CNT
</displayName>

17533 <
desti
>
cou
</description>

17534 <
addssOfft
>0x24</addressOffset>

17535 <
size
>0x20</size>

17536 <
acss
>
ad
-
wre
</access>

17537 <
tVue
>0x00000000</resetValue>

17538 <
flds
>

17539 <
fld
>

17540 <
me
>
CNT
</name>

17541 <
desti
>
cou
 
vue
</description>

17542 <
bOfft
>0</bitOffset>

17543 <
bWidth
>16</bitWidth>

17544 </
fld
>

17545 </
flds
>

17548 <
me
>
PSC
</name>

17549 <
diyName
>
PSC
</displayName>

17550 <
desti
>
esr
</description>

17551 <
addssOfft
>0x28</addressOffset>

17552 <
size
>0x20</size>

17553 <
acss
>
ad
-
wre
</access>

17554 <
tVue
>0x0000</resetValue>

17555 <
flds
>

17556 <
fld
>

17557 <
me
>
PSC
</name>

17558 <
desti
>
Psr
 
vue
</description>

17559 <
bOfft
>0</bitOffset>

17560 <
bWidth
>16</bitWidth>

17561 </
fld
>

17562 </
flds
>

17565 <
me
>
ARR
</name>

17566 <
diyName
>
ARR
</displayName>

17567 <
desti
>auto-
ld
 </description>

17568 <
addssOfft
>0x2C</addressOffset>

17569 <
size
>0x20</size>

17570 <
acss
>
ad
-
wre
</access>

17571 <
tVue
>0x00000000</resetValue>

17572 <
flds
>

17573 <
fld
>

17574 <
me
>
ARR
</name>

17575 <
desti
>
Auto
-
ld
 
vue
</description>

17576 <
bOfft
>0</bitOffset>

17577 <
bWidth
>16</bitWidth>

17578 </
fld
>

17579 </
flds
>

17582 <
me
>
CCR1
</name>

17583 <
diyName
>
CCR1
</displayName>

17584 <
desti
>
u
/
com
 1</description>

17585 <
addssOfft
>0x34</addressOffset>

17586 <
size
>0x20</size>

17587 <
acss
>
ad
-
wre
</access>

17588 <
tVue
>0x00000000</resetValue>

17589 <
flds
>

17590 <
fld
>

17591 <
me
>
CCR1
</name>

17592 <
desti
>
Ctu
/
Com
 1 
vue
</description>

17593 <
bOfft
>0</bitOffset>

17594 <
bWidth
>16</bitWidth>

17595 </
fld
>

17596 </
flds
>

17599 <
me
>
CCR2
</name>

17600 <
diyName
>
CCR2
</displayName>

17601 <
desti
>
u
/
com
 2</description>

17602 <
addssOfft
>0x38</addressOffset>

17603 <
size
>0x20</size>

17604 <
acss
>
ad
-
wre
</access>

17605 <
tVue
>0x00000000</resetValue>

17606 <
flds
>

17607 <
fld
>

17608 <
me
>
CCR2
</name>

17609 <
desti
>
Ctu
/
Com
 2 
vue
</description>

17610 <
bOfft
>0</bitOffset>

17611 <
bWidth
>16</bitWidth>

17612 </
fld
>

17613 </
flds
>

17616 <
me
>
CCR3
</name>

17617 <
diyName
>
CCR3
</displayName>

17618 <
desti
>
u
/
com
 3</description>

17619 <
addssOfft
>0x3C</addressOffset>

17620 <
size
>0x20</size>

17621 <
acss
>
ad
-
wre
</access>

17622 <
tVue
>0x00000000</resetValue>

17623 <
flds
>

17624 <
fld
>

17625 <
me
>
CCR3
</name>

17626 <
desti
>
Ctu
/
Com
 
vue
</description>

17627 <
bOfft
>0</bitOffset>

17628 <
bWidth
>16</bitWidth>

17629 </
fld
>

17630 </
flds
>

17633 <
me
>
CCR4
</name>

17634 <
diyName
>
CCR4
</displayName>

17635 <
desti
>
u
/
com
 4</description>

17636 <
addssOfft
>0x40</addressOffset>

17637 <
size
>0x20</size>

17638 <
acss
>
ad
-
wre
</access>

17639 <
tVue
>0x00000000</resetValue>

17640 <
flds
>

17641 <
fld
>

17642 <
me
>
CCR4
</name>

17643 <
desti
>
Ctu
/
Com
 
vue
</description>

17644 <
bOfft
>0</bitOffset>

17645 <
bWidth
>16</bitWidth>

17646 </
fld
>

17647 </
flds
>

17650 <
me
>
DCR
</name>

17651 <
diyName
>
DCR
</displayName>

17652 <
desti
>
DMA
 
cڌ
 </description>

17653 <
addssOfft
>0x48</addressOffset>

17654 <
size
>0x20</size>

17655 <
acss
>
ad
-
wre
</access>

17656 <
tVue
>0x0000</resetValue>

17657 <
flds
>

17658 <
fld
>

17659 <
me
>
DBL
</name>

17660 <
desti
>
DMA
 
bur
 
ngth
</description>

17661 <
bOfft
>8</bitOffset>

17662 <
bWidth
>5</bitWidth>

17663 </
fld
>

17664 <
fld
>

17665 <
me
>
DBA
</name>

17666 <
desti
>
DMA
 
ba
 
addss
</description>

17667 <
bOfft
>0</bitOffset>

17668 <
bWidth
>5</bitWidth>

17669 </
fld
>

17670 </
flds
>

17673 <
me
>
DMAR
</name>

17674 <
diyName
>
DMAR
</displayName>

17675 <
desti
>
DMA
 
addss
 
fu
 
sr
</description>

17676 <
addssOfft
>0x4C</addressOffset>

17677 <
size
>0x20</size>

17678 <
acss
>
ad
-
wre
</access>

17679 <
tVue
>0x0000</resetValue>

17680 <
flds
>

17681 <
fld
>

17682 <
me
>
DMAB
</name>

17683 <
desti
>
DMA
 
bur


17684 
acss
</
desti
>

17685 <
bOfft
>0</bitOffset>

17686 <
bWidth
>16</bitWidth>

17687 </
fld
>

17688 </
flds
>

17691 <
me
>
RCR
</name>

17692 <
diyName
>
RCR
</displayName>

17693 <
desti
>
ti
 
cou
 </description>

17694 <
addssOfft
>0x30</addressOffset>

17695 <
size
>0x20</size>

17696 <
acss
>
ad
-
wre
</access>

17697 <
tVue
>0x0000</resetValue>

17698 <
flds
>

17699 <
fld
>

17700 <
me
>
REP
</name>

17701 <
desti
>
Ri
 
cou
 
vue
</description>

17702 <
bOfft
>0</bitOffset>

17703 <
bWidth
>8</bitWidth>

17704 </
fld
>

17705 </
flds
>

17708 <
me
>
BDTR
</name>

17709 <
diyName
>
BDTR
</displayName>

17710 <
desti
> 
d
 
dd
-
time
 </description>

17711 <
addssOfft
>0x44</addressOffset>

17712 <
size
>0x20</size>

17713 <
acss
>
ad
-
wre
</access>

17714 <
tVue
>0x0000</resetValue>

17715 <
flds
>

17716 <
fld
>

17717 <
me
>
MOE
</name>

17718 <
desti
>
Ma
 
ouut
 
ab
</description>

17719 <
bOfft
>15</bitOffset>

17720 <
bWidth
>1</bitWidth>

17721 </
fld
>

17722 <
fld
>

17723 <
me
>
AOE
</name>

17724 <
desti
>
Automic
 
ouut
 
ab
</description>

17725 <
bOfft
>14</bitOffset>

17726 <
bWidth
>1</bitWidth>

17727 </
fld
>

17728 <
fld
>

17729 <
me
>
BKP
</name>

17730 <
desti
>
Bak
 
pެy
</description>

17731 <
bOfft
>13</bitOffset>

17732 <
bWidth
>1</bitWidth>

17733 </
fld
>

17734 <
fld
>

17735 <
me
>
BKE
</name>

17736 <
desti
>
Bak
 
ab
</description>

17737 <
bOfft
>12</bitOffset>

17738 <
bWidth
>1</bitWidth>

17739 </
fld
>

17740 <
fld
>

17741 <
me
>
OSSR
</name>

17742 <
desti
>
Off
-
e
 
i
 
Run


17743 
mode
</
desti
>

17744 <
bOfft
>11</bitOffset>

17745 <
bWidth
>1</bitWidth>

17746 </
fld
>

17747 <
fld
>

17748 <
me
>
OSSI
</name>

17749 <
desti
>
Off
-
e
 
i
 
Id


17750 
mode
</
desti
>

17751 <
bOfft
>10</bitOffset>

17752 <
bWidth
>1</bitWidth>

17753 </
fld
>

17754 <
fld
>

17755 <
me
>
LOCK
</name>

17756 <
desti
>
Lock
 
cfiguti
</description>

17757 <
bOfft
>8</bitOffset>

17758 <
bWidth
>2</bitWidth>

17759 </
fld
>

17760 <
fld
>

17761 <
me
>
DTG
</name>

17762 <
desti
>
Dd
-
time
 
g
 
tup
</description>

17763 <
bOfft
>0</bitOffset>

17764 <
bWidth
>8</bitWidth>

17765 </
fld
>

17766 </
flds
>

17768 </
gis
>

17769 </
rh
>

17770 <
rh
 
divedFrom
="TIM1">

17771 <
me
>
TIM8
</name>

17772 <
baAddss
>0x40010400</baseAddress>

17773 <
u
>

17774 <
me
>
TIM8_BRK_TIM12_IRQ
</name>

17775 <
desti
>
TIM8
 
Bak
 
u
 
d
 
TIM12
 
glob


17776 
u
</
desti
>

17777 <
vue
>43</value>

17778 </
u
>

17779 <
u
>

17780 <
me
>
TIM8_UP_TIM13_IRQ
</name>

17781 <
desti
>
TIM8
 
Upde
 
u
 
d
 
TIM13
 
glob


17782 
u
</
desti
>

17783 <
vue
>44</value>

17784 </
u
>

17785 <
u
>

17786 <
me
>
TIM8_TRG_COM_TIM14_IRQ
</name>

17787 <
desti
>
TIM8
 
Trigg
 
d
 
Commuti
 
us
nd

17788 
TIM14
 
glob
 
u
</
desti
>

17789 <
vue
>45</value>

17790 </
u
>

17791 <
u
>

17792 <
me
>
TIM8_CC_IRQ
</name>

17793 <
desti
>
TIM8
 
Ctu
 
Com
 
u
</description>

17794 <
vue
>46</value>

17795 </
u
>

17796 </
rh
>

17797 <
rh
>

17798 <
me
>
TIM2
</name>

17799 <
desti
>
G
 
puo
 
tims
</description>

17800 <
groupName
>
TIM
</groupName>

17801 <
baAddss
>0x40000000</baseAddress>

17802 <
addssBlock
>

17803 <
offt
>0x0</offset>

17804 <
size
>0x400</size>

17805 <
uge
>
gis
</usage>

17806 </
addssBlock
>

17807 <
u
>

17808 <
me
>
TIM2_IRQ
</name>

17809 <
desti
>
TIM2
 
glob
 
u
</description>

17810 <
vue
>28</value>

17811 </
u
>

17812 <
gis
>

17814 <
me
>
CR1
</name>

17815 <
diyName
>
CR1
</displayName>

17816 <
desti
>
cڌ
 1</description>

17817 <
addssOfft
>0x0</addressOffset>

17818 <
size
>0x20</size>

17819 <
acss
>
ad
-
wre
</access>

17820 <
tVue
>0x0000</resetValue>

17821 <
flds
>

17822 <
fld
>

17823 <
me
>
CKD
</name>

17824 <
desti
>
Clock
 
divisi
</description>

17825 <
bOfft
>8</bitOffset>

17826 <
bWidth
>2</bitWidth>

17827 </
fld
>

17828 <
fld
>

17829 <
me
>
ARPE
</name>

17830 <
desti
>
Auto
-
ld
 
d
 
ab
</description>

17831 <
bOfft
>7</bitOffset>

17832 <
bWidth
>1</bitWidth>

17833 </
fld
>

17834 <
fld
>

17835 <
me
>
CMS
</name>

17836 <
desti
>
Cr
-
igd
 
mode


17837 
i
</
desti
>

17838 <
bOfft
>5</bitOffset>

17839 <
bWidth
>2</bitWidth>

17840 </
fld
>

17841 <
fld
>

17842 <
me
>
DIR
</name>

17843 <
desti
>
Dei
</description>

17844 <
bOfft
>4</bitOffset>

17845 <
bWidth
>1</bitWidth>

17846 </
fld
>

17847 <
fld
>

17848 <
me
>
OPM
</name>

17849 <
desti
>
O
-
pul
 
mode
</description>

17850 <
bOfft
>3</bitOffset>

17851 <
bWidth
>1</bitWidth>

17852 </
fld
>

17853 <
fld
>

17854 <
me
>
URS
</name>

17855 <
desti
>
Upde
 
que
 
sour
</description>

17856 <
bOfft
>2</bitOffset>

17857 <
bWidth
>1</bitWidth>

17858 </
fld
>

17859 <
fld
>

17860 <
me
>
UDIS
</name>

17861 <
desti
>
Upde
 
dib
</description>

17862 <
bOfft
>1</bitOffset>

17863 <
bWidth
>1</bitWidth>

17864 </
fld
>

17865 <
fld
>

17866 <
me
>
CEN
</name>

17867 <
desti
>
Cou
 
ab
</description>

17868 <
bOfft
>0</bitOffset>

17869 <
bWidth
>1</bitWidth>

17870 </
fld
>

17871 </
flds
>

17874 <
me
>
CR2
</name>

17875 <
diyName
>
CR2
</displayName>

17876 <
desti
>
cڌ
 2</description>

17877 <
addssOfft
>0x4</addressOffset>

17878 <
size
>0x20</size>

17879 <
acss
>
ad
-
wre
</access>

17880 <
tVue
>0x0000</resetValue>

17881 <
flds
>

17882 <
fld
>

17883 <
me
>
TI1S
</name>

17884 <
desti
>
TI1
 
i
</description>

17885 <
bOfft
>7</bitOffset>

17886 <
bWidth
>1</bitWidth>

17887 </
fld
>

17888 <
fld
>

17889 <
me
>
MMS
</name>

17890 <
desti
>
Ma
 
mode
 
i
</description>

17891 <
bOfft
>4</bitOffset>

17892 <
bWidth
>3</bitWidth>

17893 </
fld
>

17894 <
fld
>

17895 <
me
>
CCDS
</name>

17896 <
desti
>
Ctu
/
com
 
DMA


17897 
i
</
desti
>

17898 <
bOfft
>3</bitOffset>

17899 <
bWidth
>1</bitWidth>

17900 </
fld
>

17901 </
flds
>

17904 <
me
>
SMCR
</name>

17905 <
diyName
>
SMCR
</displayName>

17906 <
desti
>
ave
 
mode
 
cڌ
 </description>

17907 <
addssOfft
>0x8</addressOffset>

17908 <
size
>0x20</size>

17909 <
acss
>
ad
-
wre
</access>

17910 <
tVue
>0x0000</resetValue>

17911 <
flds
>

17912 <
fld
>

17913 <
me
>
ETP
</name>

17914 <
desti
>
Ex
 
igg
 
pެy
</description>

17915 <
bOfft
>15</bitOffset>

17916 <
bWidth
>1</bitWidth>

17917 </
fld
>

17918 <
fld
>

17919 <
me
>
ECE
</name>

17920 <
desti
>
Ex
 
ock
 
ab
</description>

17921 <
bOfft
>14</bitOffset>

17922 <
bWidth
>1</bitWidth>

17923 </
fld
>

17924 <
fld
>

17925 <
me
>
ETPS
</name>

17926 <
desti
>
Ex
 
igg
 
esr
</description>

17927 <
bOfft
>12</bitOffset>

17928 <
bWidth
>2</bitWidth>

17929 </
fld
>

17930 <
fld
>

17931 <
me
>
ETF
</name>

17932 <
desti
>
Ex
 
igg
 
fr
</description>

17933 <
bOfft
>8</bitOffset>

17934 <
bWidth
>4</bitWidth>

17935 </
fld
>

17936 <
fld
>

17937 <
me
>
MSM
</name>

17938 <
desti
>
Ma
/
Sve
 
mode
</description>

17939 <
bOfft
>7</bitOffset>

17940 <
bWidth
>1</bitWidth>

17941 </
fld
>

17942 <
fld
>

17943 <
me
>
TS
</name>

17944 <
desti
>
Trigg
 
i
</description>

17945 <
bOfft
>4</bitOffset>

17946 <
bWidth
>3</bitWidth>

17947 </
fld
>

17948 <
fld
>

17949 <
me
>
SMS
</name>

17950 <
desti
>
Sve
 
mode
 
i
</description>

17951 <
bOfft
>0</bitOffset>

17952 <
bWidth
>3</bitWidth>

17953 </
fld
>

17954 </
flds
>

17957 <
me
>
DIER
</name>

17958 <
diyName
>
DIER
</displayName>

17959 <
desti
>
DMA
/
Iru
 
ab
 </description>

17960 <
addssOfft
>0xC</addressOffset>

17961 <
size
>0x20</size>

17962 <
acss
>
ad
-
wre
</access>

17963 <
tVue
>0x0000</resetValue>

17964 <
flds
>

17965 <
fld
>

17966 <
me
>
TDE
</name>

17967 <
desti
>
Trigg
 
DMA
 
que
 
ab
</description>

17968 <
bOfft
>14</bitOffset>

17969 <
bWidth
>1</bitWidth>

17970 </
fld
>

17971 <
fld
>

17972 <
me
>
CC4DE
</name>

17973 <
desti
>
Ctu
/
Com
 4 
DMA
 
que


17974 
ab
</
desti
>

17975 <
bOfft
>12</bitOffset>

17976 <
bWidth
>1</bitWidth>

17977 </
fld
>

17978 <
fld
>

17979 <
me
>
CC3DE
</name>

17980 <
desti
>
Ctu
/
Com
 3 
DMA
 
que


17981 
ab
</
desti
>

17982 <
bOfft
>11</bitOffset>

17983 <
bWidth
>1</bitWidth>

17984 </
fld
>

17985 <
fld
>

17986 <
me
>
CC2DE
</name>

17987 <
desti
>
Ctu
/
Com
 2 
DMA
 
que


17988 
ab
</
desti
>

17989 <
bOfft
>10</bitOffset>

17990 <
bWidth
>1</bitWidth>

17991 </
fld
>

17992 <
fld
>

17993 <
me
>
CC1DE
</name>

17994 <
desti
>
Ctu
/
Com
 1 
DMA
 
que


17995 
ab
</
desti
>

17996 <
bOfft
>9</bitOffset>

17997 <
bWidth
>1</bitWidth>

17998 </
fld
>

17999 <
fld
>

18000 <
me
>
UDE
</name>

18001 <
desti
>
Upde
 
DMA
 
que
 
ab
</description>

18002 <
bOfft
>8</bitOffset>

18003 <
bWidth
>1</bitWidth>

18004 </
fld
>

18005 <
fld
>

18006 <
me
>
TIE
</name>

18007 <
desti
>
Trigg
 
u
 
ab
</description>

18008 <
bOfft
>6</bitOffset>

18009 <
bWidth
>1</bitWidth>

18010 </
fld
>

18011 <
fld
>

18012 <
me
>
CC4IE
</name>

18013 <
desti
>
Ctu
/
Com
 4 
u


18014 
ab
</
desti
>

18015 <
bOfft
>4</bitOffset>

18016 <
bWidth
>1</bitWidth>

18017 </
fld
>

18018 <
fld
>

18019 <
me
>
CC3IE
</name>

18020 <
desti
>
Ctu
/
Com
 3 
u


18021 
ab
</
desti
>

18022 <
bOfft
>3</bitOffset>

18023 <
bWidth
>1</bitWidth>

18024 </
fld
>

18025 <
fld
>

18026 <
me
>
CC2IE
</name>

18027 <
desti
>
Ctu
/
Com
 2 
u


18028 
ab
</
desti
>

18029 <
bOfft
>2</bitOffset>

18030 <
bWidth
>1</bitWidth>

18031 </
fld
>

18032 <
fld
>

18033 <
me
>
CC1IE
</name>

18034 <
desti
>
Ctu
/
Com
 1 
u


18035 
ab
</
desti
>

18036 <
bOfft
>1</bitOffset>

18037 <
bWidth
>1</bitWidth>

18038 </
fld
>

18039 <
fld
>

18040 <
me
>
UIE
</name>

18041 <
desti
>
Upde
 
u
 
ab
</description>

18042 <
bOfft
>0</bitOffset>

18043 <
bWidth
>1</bitWidth>

18044 </
fld
>

18045 </
flds
>

18048 <
me
>
SR
</name>

18049 <
diyName
>
SR
</displayName>

18050 <
desti
>
us
 </description>

18051 <
addssOfft
>0x10</addressOffset>

18052 <
size
>0x20</size>

18053 <
acss
>
ad
-
wre
</access>

18054 <
tVue
>0x0000</resetValue>

18055 <
flds
>

18056 <
fld
>

18057 <
me
>
CC4OF
</name>

18058 <
desti
>
Ctu
/
Com
 4 
ovu


18059 
ag
</
desti
>

18060 <
bOfft
>12</bitOffset>

18061 <
bWidth
>1</bitWidth>

18062 </
fld
>

18063 <
fld
>

18064 <
me
>
CC3OF
</name>

18065 <
desti
>
Ctu
/
Com
 3 
ovu


18066 
ag
</
desti
>

18067 <
bOfft
>11</bitOffset>

18068 <
bWidth
>1</bitWidth>

18069 </
fld
>

18070 <
fld
>

18071 <
me
>
CC2OF
</name>

18072 <
desti
>
Ctu
/
com
 2 
ovu


18073 
ag
</
desti
>

18074 <
bOfft
>10</bitOffset>

18075 <
bWidth
>1</bitWidth>

18076 </
fld
>

18077 <
fld
>

18078 <
me
>
CC1OF
</name>

18079 <
desti
>
Ctu
/
Com
 1 
ovu


18080 
ag
</
desti
>

18081 <
bOfft
>9</bitOffset>

18082 <
bWidth
>1</bitWidth>

18083 </
fld
>

18084 <
fld
>

18085 <
me
>
TIF
</name>

18086 <
desti
>
Trigg
 
u
 
ag
</description>

18087 <
bOfft
>6</bitOffset>

18088 <
bWidth
>1</bitWidth>

18089 </
fld
>

18090 <
fld
>

18091 <
me
>
CC4IF
</name>

18092 <
desti
>
Ctu
/
Com
 4 
u


18093 
ag
</
desti
>

18094 <
bOfft
>4</bitOffset>

18095 <
bWidth
>1</bitWidth>

18096 </
fld
>

18097 <
fld
>

18098 <
me
>
CC3IF
</name>

18099 <
desti
>
Ctu
/
Com
 3 
u


18100 
ag
</
desti
>

18101 <
bOfft
>3</bitOffset>

18102 <
bWidth
>1</bitWidth>

18103 </
fld
>

18104 <
fld
>

18105 <
me
>
CC2IF
</name>

18106 <
desti
>
Ctu
/
Com
 2 
u


18107 
ag
</
desti
>

18108 <
bOfft
>2</bitOffset>

18109 <
bWidth
>1</bitWidth>

18110 </
fld
>

18111 <
fld
>

18112 <
me
>
CC1IF
</name>

18113 <
desti
>
Ctu
/
com
 1 
u


18114 
ag
</
desti
>

18115 <
bOfft
>1</bitOffset>

18116 <
bWidth
>1</bitWidth>

18117 </
fld
>

18118 <
fld
>

18119 <
me
>
UIF
</name>

18120 <
desti
>
Upde
 
u
 
ag
</description>

18121 <
bOfft
>0</bitOffset>

18122 <
bWidth
>1</bitWidth>

18123 </
fld
>

18124 </
flds
>

18127 <
me
>
EGR
</name>

18128 <
diyName
>
EGR
</displayName>

18129 <
desti
>
evt
 
gi
 </description>

18130 <
addssOfft
>0x14</addressOffset>

18131 <
size
>0x20</size>

18132 <
acss
>
wre
-
ly
</access>

18133 <
tVue
>0x0000</resetValue>

18134 <
flds
>

18135 <
fld
>

18136 <
me
>
TG
</name>

18137 <
desti
>
Trigg
 
gi
</description>

18138 <
bOfft
>6</bitOffset>

18139 <
bWidth
>1</bitWidth>

18140 </
fld
>

18141 <
fld
>

18142 <
me
>
CC4G
</name>

18143 <
desti
>
Ctu
/
com
 4

18144 
gi
</
desti
>

18145 <
bOfft
>4</bitOffset>

18146 <
bWidth
>1</bitWidth>

18147 </
fld
>

18148 <
fld
>

18149 <
me
>
CC3G
</name>

18150 <
desti
>
Ctu
/
com
 3

18151 
gi
</
desti
>

18152 <
bOfft
>3</bitOffset>

18153 <
bWidth
>1</bitWidth>

18154 </
fld
>

18155 <
fld
>

18156 <
me
>
CC2G
</name>

18157 <
desti
>
Ctu
/
com
 2

18158 
gi
</
desti
>

18159 <
bOfft
>2</bitOffset>

18160 <
bWidth
>1</bitWidth>

18161 </
fld
>

18162 <
fld
>

18163 <
me
>
CC1G
</name>

18164 <
desti
>
Ctu
/
com
 1

18165 
gi
</
desti
>

18166 <
bOfft
>1</bitOffset>

18167 <
bWidth
>1</bitWidth>

18168 </
fld
>

18169 <
fld
>

18170 <
me
>
UG
</name>

18171 <
desti
>
Upde
 
gi
</description>

18172 <
bOfft
>0</bitOffset>

18173 <
bWidth
>1</bitWidth>

18174 </
fld
>

18175 </
flds
>

18178 <
me
>
CCMR1_Ouut
</name>

18179 <
diyName
>
CCMR1_Ouut
</displayName>

18180 <
desti
>
u
/
com
 
mode
 1 (
ouut


18181 
mode
)</
desti
>

18182 <
addssOfft
>0x18</addressOffset>

18183 <
size
>0x20</size>

18184 <
acss
>
ad
-
wre
</access>

18185 <
tVue
>0x00000000</resetValue>

18186 <
flds
>

18187 <
fld
>

18188 <
me
>
OC2CE
</name>

18189 <
desti
>
OC2CE
</description>

18190 <
bOfft
>15</bitOffset>

18191 <
bWidth
>1</bitWidth>

18192 </
fld
>

18193 <
fld
>

18194 <
me
>
OC2M
</name>

18195 <
desti
>
OC2M
</description>

18196 <
bOfft
>12</bitOffset>

18197 <
bWidth
>3</bitWidth>

18198 </
fld
>

18199 <
fld
>

18200 <
me
>
OC2PE
</name>

18201 <
desti
>
OC2PE
</description>

18202 <
bOfft
>11</bitOffset>

18203 <
bWidth
>1</bitWidth>

18204 </
fld
>

18205 <
fld
>

18206 <
me
>
OC2FE
</name>

18207 <
desti
>
OC2FE
</description>

18208 <
bOfft
>10</bitOffset>

18209 <
bWidth
>1</bitWidth>

18210 </
fld
>

18211 <
fld
>

18212 <
me
>
CC2S
</name>

18213 <
desti
>
CC2S
</description>

18214 <
bOfft
>8</bitOffset>

18215 <
bWidth
>2</bitWidth>

18216 </
fld
>

18217 <
fld
>

18218 <
me
>
OC1CE
</name>

18219 <
desti
>
OC1CE
</description>

18220 <
bOfft
>7</bitOffset>

18221 <
bWidth
>1</bitWidth>

18222 </
fld
>

18223 <
fld
>

18224 <
me
>
OC1M
</name>

18225 <
desti
>
OC1M
</description>

18226 <
bOfft
>4</bitOffset>

18227 <
bWidth
>3</bitWidth>

18228 </
fld
>

18229 <
fld
>

18230 <
me
>
OC1PE
</name>

18231 <
desti
>
OC1PE
</description>

18232 <
bOfft
>3</bitOffset>

18233 <
bWidth
>1</bitWidth>

18234 </
fld
>

18235 <
fld
>

18236 <
me
>
OC1FE
</name>

18237 <
desti
>
OC1FE
</description>

18238 <
bOfft
>2</bitOffset>

18239 <
bWidth
>1</bitWidth>

18240 </
fld
>

18241 <
fld
>

18242 <
me
>
CC1S
</name>

18243 <
desti
>
CC1S
</description>

18244 <
bOfft
>0</bitOffset>

18245 <
bWidth
>2</bitWidth>

18246 </
fld
>

18247 </
flds
>

18250 <
me
>
CCMR1_Iut
</name>

18251 <
diyName
>
CCMR1_Iut
</displayName>

18252 <
desti
>
u
/
com
 
mode
 1 (
put


18253 
mode
)</
desti
>

18254 <
eRegi
>
CCMR1_Ouut
</alternateRegister>

18255 <
addssOfft
>0x18</addressOffset>

18256 <
size
>0x20</size>

18257 <
acss
>
ad
-
wre
</access>

18258 <
tVue
>0x00000000</resetValue>

18259 <
flds
>

18260 <
fld
>

18261 <
me
>
IC2F
</name>

18262 <
desti
>
Iut
 
u
 2 
fr
</description>

18263 <
bOfft
>12</bitOffset>

18264 <
bWidth
>4</bitWidth>

18265 </
fld
>

18266 <
fld
>

18267 <
me
>
IC2PCS
</name>

18268 <
desti
>
Iut
 
u
 2 
esr
</description>

18269 <
bOfft
>10</bitOffset>

18270 <
bWidth
>2</bitWidth>

18271 </
fld
>

18272 <
fld
>

18273 <
me
>
CC2S
</name>

18274 <
desti
>
Ctu
/
Com
 2

18275 
i
</
desti
>

18276 <
bOfft
>8</bitOffset>

18277 <
bWidth
>2</bitWidth>

18278 </
fld
>

18279 <
fld
>

18280 <
me
>
IC1F
</name>

18281 <
desti
>
Iut
 
u
 1 
fr
</description>

18282 <
bOfft
>4</bitOffset>

18283 <
bWidth
>4</bitWidth>

18284 </
fld
>

18285 <
fld
>

18286 <
me
>
ICPCS
</name>

18287 <
desti
>
Iut
 
u
 1 
esr
</description>

18288 <
bOfft
>2</bitOffset>

18289 <
bWidth
>2</bitWidth>

18290 </
fld
>

18291 <
fld
>

18292 <
me
>
CC1S
</name>

18293 <
desti
>
Ctu
/
Com
 1

18294 
i
</
desti
>

18295 <
bOfft
>0</bitOffset>

18296 <
bWidth
>2</bitWidth>

18297 </
fld
>

18298 </
flds
>

18301 <
me
>
CCMR2_Ouut
</name>

18302 <
diyName
>
CCMR2_Ouut
</displayName>

18303 <
desti
>
u
/
com
 
mode
 2 (
ouut


18304 
mode
)</
desti
>

18305 <
addssOfft
>0x1C</addressOffset>

18306 <
size
>0x20</size>

18307 <
acss
>
ad
-
wre
</access>

18308 <
tVue
>0x00000000</resetValue>

18309 <
flds
>

18310 <
fld
>

18311 <
me
>
O24CE
</name>

18312 <
desti
>
O24CE
</description>

18313 <
bOfft
>15</bitOffset>

18314 <
bWidth
>1</bitWidth>

18315 </
fld
>

18316 <
fld
>

18317 <
me
>
OC4M
</name>

18318 <
desti
>
OC4M
</description>

18319 <
bOfft
>12</bitOffset>

18320 <
bWidth
>3</bitWidth>

18321 </
fld
>

18322 <
fld
>

18323 <
me
>
OC4PE
</name>

18324 <
desti
>
OC4PE
</description>

18325 <
bOfft
>11</bitOffset>

18326 <
bWidth
>1</bitWidth>

18327 </
fld
>

18328 <
fld
>

18329 <
me
>
OC4FE
</name>

18330 <
desti
>
OC4FE
</description>

18331 <
bOfft
>10</bitOffset>

18332 <
bWidth
>1</bitWidth>

18333 </
fld
>

18334 <
fld
>

18335 <
me
>
CC4S
</name>

18336 <
desti
>
CC4S
</description>

18337 <
bOfft
>8</bitOffset>

18338 <
bWidth
>2</bitWidth>

18339 </
fld
>

18340 <
fld
>

18341 <
me
>
OC3CE
</name>

18342 <
desti
>
OC3CE
</description>

18343 <
bOfft
>7</bitOffset>

18344 <
bWidth
>1</bitWidth>

18345 </
fld
>

18346 <
fld
>

18347 <
me
>
OC3M
</name>

18348 <
desti
>
OC3M
</description>

18349 <
bOfft
>4</bitOffset>

18350 <
bWidth
>3</bitWidth>

18351 </
fld
>

18352 <
fld
>

18353 <
me
>
OC3PE
</name>

18354 <
desti
>
OC3PE
</description>

18355 <
bOfft
>3</bitOffset>

18356 <
bWidth
>1</bitWidth>

18357 </
fld
>

18358 <
fld
>

18359 <
me
>
OC3FE
</name>

18360 <
desti
>
OC3FE
</description>

18361 <
bOfft
>2</bitOffset>

18362 <
bWidth
>1</bitWidth>

18363 </
fld
>

18364 <
fld
>

18365 <
me
>
CC3S
</name>

18366 <
desti
>
CC3S
</description>

18367 <
bOfft
>0</bitOffset>

18368 <
bWidth
>2</bitWidth>

18369 </
fld
>

18370 </
flds
>

18373 <
me
>
CCMR2_Iut
</name>

18374 <
diyName
>
CCMR2_Iut
</displayName>

18375 <
desti
>
u
/
com
 
mode
 2 (
put


18376 
mode
)</
desti
>

18377 <
eRegi
>
CCMR2_Ouut
</alternateRegister>

18378 <
addssOfft
>0x1C</addressOffset>

18379 <
size
>0x20</size>

18380 <
acss
>
ad
-
wre
</access>

18381 <
tVue
>0x00000000</resetValue>

18382 <
flds
>

18383 <
fld
>

18384 <
me
>
IC4F
</name>

18385 <
desti
>
Iut
 
u
 4 
fr
</description>

18386 <
bOfft
>12</bitOffset>

18387 <
bWidth
>4</bitWidth>

18388 </
fld
>

18389 <
fld
>

18390 <
me
>
IC4PSC
</name>

18391 <
desti
>
Iut
 
u
 4 
esr
</description>

18392 <
bOfft
>10</bitOffset>

18393 <
bWidth
>2</bitWidth>

18394 </
fld
>

18395 <
fld
>

18396 <
me
>
CC4S
</name>

18397 <
desti
>
Ctu
/
Com
 4

18398 
i
</
desti
>

18399 <
bOfft
>8</bitOffset>

18400 <
bWidth
>2</bitWidth>

18401 </
fld
>

18402 <
fld
>

18403 <
me
>
IC3F
</name>

18404 <
desti
>
Iut
 
u
 3 
fr
</description>

18405 <
bOfft
>4</bitOffset>

18406 <
bWidth
>4</bitWidth>

18407 </
fld
>

18408 <
fld
>

18409 <
me
>
IC3PSC
</name>

18410 <
desti
>
Iut
 
u
 3 
esr
</description>

18411 <
bOfft
>2</bitOffset>

18412 <
bWidth
>2</bitWidth>

18413 </
fld
>

18414 <
fld
>

18415 <
me
>
CC3S
</name>

18416 <
desti
>
Ctu
/
com
 3

18417 
i
</
desti
>

18418 <
bOfft
>0</bitOffset>

18419 <
bWidth
>2</bitWidth>

18420 </
fld
>

18421 </
flds
>

18424 <
me
>
CCER
</name>

18425 <
diyName
>
CCER
</displayName>

18426 <
desti
>
u
/
com
 
ab


18427 </
desti
>

18428 <
addssOfft
>0x20</addressOffset>

18429 <
size
>0x20</size>

18430 <
acss
>
ad
-
wre
</access>

18431 <
tVue
>0x0000</resetValue>

18432 <
flds
>

18433 <
fld
>

18434 <
me
>
CC4NP
</name>

18435 <
desti
>
Ctu
/
Com
 4 
ouut


18436 
Pެy
</
desti
>

18437 <
bOfft
>15</bitOffset>

18438 <
bWidth
>1</bitWidth>

18439 </
fld
>

18440 <
fld
>

18441 <
me
>
CC4P
</name>

18442 <
desti
>
Ctu
/
Com
 3 
ouut


18443 
Pެy
</
desti
>

18444 <
bOfft
>13</bitOffset>

18445 <
bWidth
>1</bitWidth>

18446 </
fld
>

18447 <
fld
>

18448 <
me
>
CC4E
</name>

18449 <
desti
>
Ctu
/
Com
 4 
ouut


18450 
ab
</
desti
>

18451 <
bOfft
>12</bitOffset>

18452 <
bWidth
>1</bitWidth>

18453 </
fld
>

18454 <
fld
>

18455 <
me
>
CC3NP
</name>

18456 <
desti
>
Ctu
/
Com
 3 
ouut


18457 
Pެy
</
desti
>

18458 <
bOfft
>11</bitOffset>

18459 <
bWidth
>1</bitWidth>

18460 </
fld
>

18461 <
fld
>

18462 <
me
>
CC3P
</name>

18463 <
desti
>
Ctu
/
Com
 3 
ouut


18464 
Pެy
</
desti
>

18465 <
bOfft
>9</bitOffset>

18466 <
bWidth
>1</bitWidth>

18467 </
fld
>

18468 <
fld
>

18469 <
me
>
CC3E
</name>

18470 <
desti
>
Ctu
/
Com
 3 
ouut


18471 
ab
</
desti
>

18472 <
bOfft
>8</bitOffset>

18473 <
bWidth
>1</bitWidth>

18474 </
fld
>

18475 <
fld
>

18476 <
me
>
CC2NP
</name>

18477 <
desti
>
Ctu
/
Com
 2 
ouut


18478 
Pެy
</
desti
>

18479 <
bOfft
>7</bitOffset>

18480 <
bWidth
>1</bitWidth>

18481 </
fld
>

18482 <
fld
>

18483 <
me
>
CC2P
</name>

18484 <
desti
>
Ctu
/
Com
 2 
ouut


18485 
Pެy
</
desti
>

18486 <
bOfft
>5</bitOffset>

18487 <
bWidth
>1</bitWidth>

18488 </
fld
>

18489 <
fld
>

18490 <
me
>
CC2E
</name>

18491 <
desti
>
Ctu
/
Com
 2 
ouut


18492 
ab
</
desti
>

18493 <
bOfft
>4</bitOffset>

18494 <
bWidth
>1</bitWidth>

18495 </
fld
>

18496 <
fld
>

18497 <
me
>
CC1NP
</name>

18498 <
desti
>
Ctu
/
Com
 1 
ouut


18499 
Pެy
</
desti
>

18500 <
bOfft
>3</bitOffset>

18501 <
bWidth
>1</bitWidth>

18502 </
fld
>

18503 <
fld
>

18504 <
me
>
CC1P
</name>

18505 <
desti
>
Ctu
/
Com
 1 
ouut


18506 
Pެy
</
desti
>

18507 <
bOfft
>1</bitOffset>

18508 <
bWidth
>1</bitWidth>

18509 </
fld
>

18510 <
fld
>

18511 <
me
>
CC1E
</name>

18512 <
desti
>
Ctu
/
Com
 1 
ouut


18513 
ab
</
desti
>

18514 <
bOfft
>0</bitOffset>

18515 <
bWidth
>1</bitWidth>

18516 </
fld
>

18517 </
flds
>

18520 <
me
>
CNT
</name>

18521 <
diyName
>
CNT
</displayName>

18522 <
desti
>
cou
</description>

18523 <
addssOfft
>0x24</addressOffset>

18524 <
size
>0x20</size>

18525 <
acss
>
ad
-
wre
</access>

18526 <
tVue
>0x00000000</resetValue>

18527 <
flds
>

18528 <
fld
>

18529 <
me
>
CNT_H
</name>

18530 <
desti
>
High
 
cou
 
vue
</description>

18531 <
bOfft
>16</bitOffset>

18532 <
bWidth
>16</bitWidth>

18533 </
fld
>

18534 <
fld
>

18535 <
me
>
CNT_L
</name>

18536 <
desti
>
Low
 
cou
 
vue
</description>

18537 <
bOfft
>0</bitOffset>

18538 <
bWidth
>16</bitWidth>

18539 </
fld
>

18540 </
flds
>

18543 <
me
>
PSC
</name>

18544 <
diyName
>
PSC
</displayName>

18545 <
desti
>
esr
</description>

18546 <
addssOfft
>0x28</addressOffset>

18547 <
size
>0x20</size>

18548 <
acss
>
ad
-
wre
</access>

18549 <
tVue
>0x0000</resetValue>

18550 <
flds
>

18551 <
fld
>

18552 <
me
>
PSC
</name>

18553 <
desti
>
Psr
 
vue
</description>

18554 <
bOfft
>0</bitOffset>

18555 <
bWidth
>16</bitWidth>

18556 </
fld
>

18557 </
flds
>

18560 <
me
>
ARR
</name>

18561 <
diyName
>
ARR
</displayName>

18562 <
desti
>auto-
ld
 </description>

18563 <
addssOfft
>0x2C</addressOffset>

18564 <
size
>0x20</size>

18565 <
acss
>
ad
-
wre
</access>

18566 <
tVue
>0x00000000</resetValue>

18567 <
flds
>

18568 <
fld
>

18569 <
me
>
ARR_H
</name>

18570 <
desti
>
High
 
Auto
-
ld
 
vue
</description>

18571 <
bOfft
>16</bitOffset>

18572 <
bWidth
>16</bitWidth>

18573 </
fld
>

18574 <
fld
>

18575 <
me
>
ARR_L
</name>

18576 <
desti
>
Low
 
Auto
-
ld
 
vue
</description>

18577 <
bOfft
>0</bitOffset>

18578 <
bWidth
>16</bitWidth>

18579 </
fld
>

18580 </
flds
>

18583 <
me
>
CCR1
</name>

18584 <
diyName
>
CCR1
</displayName>

18585 <
desti
>
u
/
com
 1</description>

18586 <
addssOfft
>0x34</addressOffset>

18587 <
size
>0x20</size>

18588 <
acss
>
ad
-
wre
</access>

18589 <
tVue
>0x00000000</resetValue>

18590 <
flds
>

18591 <
fld
>

18592 <
me
>
CCR1_H
</name>

18593 <
desti
>
High
 
Ctu
/
Com
 1

18594 
vue
</
desti
>

18595 <
bOfft
>16</bitOffset>

18596 <
bWidth
>16</bitWidth>

18597 </
fld
>

18598 <
fld
>

18599 <
me
>
CCR1_L
</name>

18600 <
desti
>
Low
 
Ctu
/
Com
 1

18601 
vue
</
desti
>

18602 <
bOfft
>0</bitOffset>

18603 <
bWidth
>16</bitWidth>

18604 </
fld
>

18605 </
flds
>

18608 <
me
>
CCR2
</name>

18609 <
diyName
>
CCR2
</displayName>

18610 <
desti
>
u
/
com
 2</description>

18611 <
addssOfft
>0x38</addressOffset>

18612 <
size
>0x20</size>

18613 <
acss
>
ad
-
wre
</access>

18614 <
tVue
>0x00000000</resetValue>

18615 <
flds
>

18616 <
fld
>

18617 <
me
>
CCR2_H
</name>

18618 <
desti
>
High
 
Ctu
/
Com
 2

18619 
vue
</
desti
>

18620 <
bOfft
>16</bitOffset>

18621 <
bWidth
>16</bitWidth>

18622 </
fld
>

18623 <
fld
>

18624 <
me
>
CCR2_L
</name>

18625 <
desti
>
Low
 
Ctu
/
Com
 2

18626 
vue
</
desti
>

18627 <
bOfft
>0</bitOffset>

18628 <
bWidth
>16</bitWidth>

18629 </
fld
>

18630 </
flds
>

18633 <
me
>
CCR3
</name>

18634 <
diyName
>
CCR3
</displayName>

18635 <
desti
>
u
/
com
 3</description>

18636 <
addssOfft
>0x3C</addressOffset>

18637 <
size
>0x20</size>

18638 <
acss
>
ad
-
wre
</access>

18639 <
tVue
>0x00000000</resetValue>

18640 <
flds
>

18641 <
fld
>

18642 <
me
>
CCR3_H
</name>

18643 <
desti
>
High
 
Ctu
/
Com
 
vue
</description>

18644 <
bOfft
>16</bitOffset>

18645 <
bWidth
>16</bitWidth>

18646 </
fld
>

18647 <
fld
>

18648 <
me
>
CCR3_L
</name>

18649 <
desti
>
Low
 
Ctu
/
Com
 
vue
</description>

18650 <
bOfft
>0</bitOffset>

18651 <
bWidth
>16</bitWidth>

18652 </
fld
>

18653 </
flds
>

18656 <
me
>
CCR4
</name>

18657 <
diyName
>
CCR4
</displayName>

18658 <
desti
>
u
/
com
 4</description>

18659 <
addssOfft
>0x40</addressOffset>

18660 <
size
>0x20</size>

18661 <
acss
>
ad
-
wre
</access>

18662 <
tVue
>0x00000000</resetValue>

18663 <
flds
>

18664 <
fld
>

18665 <
me
>
CCR4_H
</name>

18666 <
desti
>
High
 
Ctu
/
Com
 
vue
</description>

18667 <
bOfft
>16</bitOffset>

18668 <
bWidth
>16</bitWidth>

18669 </
fld
>

18670 <
fld
>

18671 <
me
>
CCR4_L
</name>

18672 <
desti
>
Low
 
Ctu
/
Com
 
vue
</description>

18673 <
bOfft
>0</bitOffset>

18674 <
bWidth
>16</bitWidth>

18675 </
fld
>

18676 </
flds
>

18679 <
me
>
DCR
</name>

18680 <
diyName
>
DCR
</displayName>

18681 <
desti
>
DMA
 
cڌ
 </description>

18682 <
addssOfft
>0x48</addressOffset>

18683 <
size
>0x20</size>

18684 <
acss
>
ad
-
wre
</access>

18685 <
tVue
>0x0000</resetValue>

18686 <
flds
>

18687 <
fld
>

18688 <
me
>
DBL
</name>

18689 <
desti
>
DMA
 
bur
 
ngth
</description>

18690 <
bOfft
>8</bitOffset>

18691 <
bWidth
>5</bitWidth>

18692 </
fld
>

18693 <
fld
>

18694 <
me
>
DBA
</name>

18695 <
desti
>
DMA
 
ba
 
addss
</description>

18696 <
bOfft
>0</bitOffset>

18697 <
bWidth
>5</bitWidth>

18698 </
fld
>

18699 </
flds
>

18702 <
me
>
DMAR
</name>

18703 <
diyName
>
DMAR
</displayName>

18704 <
desti
>
DMA
 
addss
 
fu
 
sr
</description>

18705 <
addssOfft
>0x4C</addressOffset>

18706 <
size
>0x20</size>

18707 <
acss
>
ad
-
wre
</access>

18708 <
tVue
>0x0000</resetValue>

18709 <
flds
>

18710 <
fld
>

18711 <
me
>
DMAB
</name>

18712 <
desti
>
DMA
 
bur


18713 
acss
</
desti
>

18714 <
bOfft
>0</bitOffset>

18715 <
bWidth
>16</bitWidth>

18716 </
fld
>

18717 </
flds
>

18720 <
me
>
OR
</name>

18721 <
diyName
>
OR
</displayName>

18722 <
desti
>
TIM5
 
ti
 </description>

18723 <
addssOfft
>0x50</addressOffset>

18724 <
size
>0x20</size>

18725 <
acss
>
ad
-
wre
</access>

18726 <
tVue
>0x0000</resetValue>

18727 <
flds
>

18728 <
fld
>

18729 <
me
>
ITR1_RMP
</name>

18730 <
desti
>
Tim
 
Iut
 4 
m
</description>

18731 <
bOfft
>10</bitOffset>

18732 <
bWidth
>2</bitWidth>

18733 </
fld
>

18734 </
flds
>

18736 </
gis
>

18737 </
rh
>

18738 <
rh
>

18739 <
me
>
TIM3
</name>

18740 <
desti
>
G
 
puo
 
tims
</description>

18741 <
groupName
>
TIM
</groupName>

18742 <
baAddss
>0x40000400</baseAddress>

18743 <
addssBlock
>

18744 <
offt
>0x0</offset>

18745 <
size
>0x400</size>

18746 <
uge
>
gis
</usage>

18747 </
addssBlock
>

18748 <
u
>

18749 <
me
>
TIM3_IRQ
</name>

18750 <
desti
>
TIM3
 
glob
 
u
</description>

18751 <
vue
>29</value>

18752 </
u
>

18753 <
gis
>

18755 <
me
>
CR1
</name>

18756 <
diyName
>
CR1
</displayName>

18757 <
desti
>
cڌ
 1</description>

18758 <
addssOfft
>0x0</addressOffset>

18759 <
size
>0x20</size>

18760 <
acss
>
ad
-
wre
</access>

18761 <
tVue
>0x0000</resetValue>

18762 <
flds
>

18763 <
fld
>

18764 <
me
>
CKD
</name>

18765 <
desti
>
Clock
 
divisi
</description>

18766 <
bOfft
>8</bitOffset>

18767 <
bWidth
>2</bitWidth>

18768 </
fld
>

18769 <
fld
>

18770 <
me
>
ARPE
</name>

18771 <
desti
>
Auto
-
ld
 
d
 
ab
</description>

18772 <
bOfft
>7</bitOffset>

18773 <
bWidth
>1</bitWidth>

18774 </
fld
>

18775 <
fld
>

18776 <
me
>
CMS
</name>

18777 <
desti
>
Cr
-
igd
 
mode


18778 
i
</
desti
>

18779 <
bOfft
>5</bitOffset>

18780 <
bWidth
>2</bitWidth>

18781 </
fld
>

18782 <
fld
>

18783 <
me
>
DIR
</name>

18784 <
desti
>
Dei
</description>

18785 <
bOfft
>4</bitOffset>

18786 <
bWidth
>1</bitWidth>

18787 </
fld
>

18788 <
fld
>

18789 <
me
>
OPM
</name>

18790 <
desti
>
O
-
pul
 
mode
</description>

18791 <
bOfft
>3</bitOffset>

18792 <
bWidth
>1</bitWidth>

18793 </
fld
>

18794 <
fld
>

18795 <
me
>
URS
</name>

18796 <
desti
>
Upde
 
que
 
sour
</description>

18797 <
bOfft
>2</bitOffset>

18798 <
bWidth
>1</bitWidth>

18799 </
fld
>

18800 <
fld
>

18801 <
me
>
UDIS
</name>

18802 <
desti
>
Upde
 
dib
</description>

18803 <
bOfft
>1</bitOffset>

18804 <
bWidth
>1</bitWidth>

18805 </
fld
>

18806 <
fld
>

18807 <
me
>
CEN
</name>

18808 <
desti
>
Cou
 
ab
</description>

18809 <
bOfft
>0</bitOffset>

18810 <
bWidth
>1</bitWidth>

18811 </
fld
>

18812 </
flds
>

18815 <
me
>
CR2
</name>

18816 <
diyName
>
CR2
</displayName>

18817 <
desti
>
cڌ
 2</description>

18818 <
addssOfft
>0x4</addressOffset>

18819 <
size
>0x20</size>

18820 <
acss
>
ad
-
wre
</access>

18821 <
tVue
>0x0000</resetValue>

18822 <
flds
>

18823 <
fld
>

18824 <
me
>
TI1S
</name>

18825 <
desti
>
TI1
 
i
</description>

18826 <
bOfft
>7</bitOffset>

18827 <
bWidth
>1</bitWidth>

18828 </
fld
>

18829 <
fld
>

18830 <
me
>
MMS
</name>

18831 <
desti
>
Ma
 
mode
 
i
</description>

18832 <
bOfft
>4</bitOffset>

18833 <
bWidth
>3</bitWidth>

18834 </
fld
>

18835 <
fld
>

18836 <
me
>
CCDS
</name>

18837 <
desti
>
Ctu
/
com
 
DMA


18838 
i
</
desti
>

18839 <
bOfft
>3</bitOffset>

18840 <
bWidth
>1</bitWidth>

18841 </
fld
>

18842 </
flds
>

18845 <
me
>
SMCR
</name>

18846 <
diyName
>
SMCR
</displayName>

18847 <
desti
>
ave
 
mode
 
cڌ
 </description>

18848 <
addssOfft
>0x8</addressOffset>

18849 <
size
>0x20</size>

18850 <
acss
>
ad
-
wre
</access>

18851 <
tVue
>0x0000</resetValue>

18852 <
flds
>

18853 <
fld
>

18854 <
me
>
ETP
</name>

18855 <
desti
>
Ex
 
igg
 
pެy
</description>

18856 <
bOfft
>15</bitOffset>

18857 <
bWidth
>1</bitWidth>

18858 </
fld
>

18859 <
fld
>

18860 <
me
>
ECE
</name>

18861 <
desti
>
Ex
 
ock
 
ab
</description>

18862 <
bOfft
>14</bitOffset>

18863 <
bWidth
>1</bitWidth>

18864 </
fld
>

18865 <
fld
>

18866 <
me
>
ETPS
</name>

18867 <
desti
>
Ex
 
igg
 
esr
</description>

18868 <
bOfft
>12</bitOffset>

18869 <
bWidth
>2</bitWidth>

18870 </
fld
>

18871 <
fld
>

18872 <
me
>
ETF
</name>

18873 <
desti
>
Ex
 
igg
 
fr
</description>

18874 <
bOfft
>8</bitOffset>

18875 <
bWidth
>4</bitWidth>

18876 </
fld
>

18877 <
fld
>

18878 <
me
>
MSM
</name>

18879 <
desti
>
Ma
/
Sve
 
mode
</description>

18880 <
bOfft
>7</bitOffset>

18881 <
bWidth
>1</bitWidth>

18882 </
fld
>

18883 <
fld
>

18884 <
me
>
TS
</name>

18885 <
desti
>
Trigg
 
i
</description>

18886 <
bOfft
>4</bitOffset>

18887 <
bWidth
>3</bitWidth>

18888 </
fld
>

18889 <
fld
>

18890 <
me
>
SMS
</name>

18891 <
desti
>
Sve
 
mode
 
i
</description>

18892 <
bOfft
>0</bitOffset>

18893 <
bWidth
>3</bitWidth>

18894 </
fld
>

18895 </
flds
>

18898 <
me
>
DIER
</name>

18899 <
diyName
>
DIER
</displayName>

18900 <
desti
>
DMA
/
Iru
 
ab
 </description>

18901 <
addssOfft
>0xC</addressOffset>

18902 <
size
>0x20</size>

18903 <
acss
>
ad
-
wre
</access>

18904 <
tVue
>0x0000</resetValue>

18905 <
flds
>

18906 <
fld
>

18907 <
me
>
TDE
</name>

18908 <
desti
>
Trigg
 
DMA
 
que
 
ab
</description>

18909 <
bOfft
>14</bitOffset>

18910 <
bWidth
>1</bitWidth>

18911 </
fld
>

18912 <
fld
>

18913 <
me
>
CC4DE
</name>

18914 <
desti
>
Ctu
/
Com
 4 
DMA
 
que


18915 
ab
</
desti
>

18916 <
bOfft
>12</bitOffset>

18917 <
bWidth
>1</bitWidth>

18918 </
fld
>

18919 <
fld
>

18920 <
me
>
CC3DE
</name>

18921 <
desti
>
Ctu
/
Com
 3 
DMA
 
que


18922 
ab
</
desti
>

18923 <
bOfft
>11</bitOffset>

18924 <
bWidth
>1</bitWidth>

18925 </
fld
>

18926 <
fld
>

18927 <
me
>
CC2DE
</name>

18928 <
desti
>
Ctu
/
Com
 2 
DMA
 
que


18929 
ab
</
desti
>

18930 <
bOfft
>10</bitOffset>

18931 <
bWidth
>1</bitWidth>

18932 </
fld
>

18933 <
fld
>

18934 <
me
>
CC1DE
</name>

18935 <
desti
>
Ctu
/
Com
 1 
DMA
 
que


18936 
ab
</
desti
>

18937 <
bOfft
>9</bitOffset>

18938 <
bWidth
>1</bitWidth>

18939 </
fld
>

18940 <
fld
>

18941 <
me
>
UDE
</name>

18942 <
desti
>
Upde
 
DMA
 
que
 
ab
</description>

18943 <
bOfft
>8</bitOffset>

18944 <
bWidth
>1</bitWidth>

18945 </
fld
>

18946 <
fld
>

18947 <
me
>
TIE
</name>

18948 <
desti
>
Trigg
 
u
 
ab
</description>

18949 <
bOfft
>6</bitOffset>

18950 <
bWidth
>1</bitWidth>

18951 </
fld
>

18952 <
fld
>

18953 <
me
>
CC4IE
</name>

18954 <
desti
>
Ctu
/
Com
 4 
u


18955 
ab
</
desti
>

18956 <
bOfft
>4</bitOffset>

18957 <
bWidth
>1</bitWidth>

18958 </
fld
>

18959 <
fld
>

18960 <
me
>
CC3IE
</name>

18961 <
desti
>
Ctu
/
Com
 3 
u


18962 
ab
</
desti
>

18963 <
bOfft
>3</bitOffset>

18964 <
bWidth
>1</bitWidth>

18965 </
fld
>

18966 <
fld
>

18967 <
me
>
CC2IE
</name>

18968 <
desti
>
Ctu
/
Com
 2 
u


18969 
ab
</
desti
>

18970 <
bOfft
>2</bitOffset>

18971 <
bWidth
>1</bitWidth>

18972 </
fld
>

18973 <
fld
>

18974 <
me
>
CC1IE
</name>

18975 <
desti
>
Ctu
/
Com
 1 
u


18976 
ab
</
desti
>

18977 <
bOfft
>1</bitOffset>

18978 <
bWidth
>1</bitWidth>

18979 </
fld
>

18980 <
fld
>

18981 <
me
>
UIE
</name>

18982 <
desti
>
Upde
 
u
 
ab
</description>

18983 <
bOfft
>0</bitOffset>

18984 <
bWidth
>1</bitWidth>

18985 </
fld
>

18986 </
flds
>

18989 <
me
>
SR
</name>

18990 <
diyName
>
SR
</displayName>

18991 <
desti
>
us
 </description>

18992 <
addssOfft
>0x10</addressOffset>

18993 <
size
>0x20</size>

18994 <
acss
>
ad
-
wre
</access>

18995 <
tVue
>0x0000</resetValue>

18996 <
flds
>

18997 <
fld
>

18998 <
me
>
CC4OF
</name>

18999 <
desti
>
Ctu
/
Com
 4 
ovu


19000 
ag
</
desti
>

19001 <
bOfft
>12</bitOffset>

19002 <
bWidth
>1</bitWidth>

19003 </
fld
>

19004 <
fld
>

19005 <
me
>
CC3OF
</name>

19006 <
desti
>
Ctu
/
Com
 3 
ovu


19007 
ag
</
desti
>

19008 <
bOfft
>11</bitOffset>

19009 <
bWidth
>1</bitWidth>

19010 </
fld
>

19011 <
fld
>

19012 <
me
>
CC2OF
</name>

19013 <
desti
>
Ctu
/
com
 2 
ovu


19014 
ag
</
desti
>

19015 <
bOfft
>10</bitOffset>

19016 <
bWidth
>1</bitWidth>

19017 </
fld
>

19018 <
fld
>

19019 <
me
>
CC1OF
</name>

19020 <
desti
>
Ctu
/
Com
 1 
ovu


19021 
ag
</
desti
>

19022 <
bOfft
>9</bitOffset>

19023 <
bWidth
>1</bitWidth>

19024 </
fld
>

19025 <
fld
>

19026 <
me
>
TIF
</name>

19027 <
desti
>
Trigg
 
u
 
ag
</description>

19028 <
bOfft
>6</bitOffset>

19029 <
bWidth
>1</bitWidth>

19030 </
fld
>

19031 <
fld
>

19032 <
me
>
CC4IF
</name>

19033 <
desti
>
Ctu
/
Com
 4 
u


19034 
ag
</
desti
>

19035 <
bOfft
>4</bitOffset>

19036 <
bWidth
>1</bitWidth>

19037 </
fld
>

19038 <
fld
>

19039 <
me
>
CC3IF
</name>

19040 <
desti
>
Ctu
/
Com
 3 
u


19041 
ag
</
desti
>

19042 <
bOfft
>3</bitOffset>

19043 <
bWidth
>1</bitWidth>

19044 </
fld
>

19045 <
fld
>

19046 <
me
>
CC2IF
</name>

19047 <
desti
>
Ctu
/
Com
 2 
u


19048 
ag
</
desti
>

19049 <
bOfft
>2</bitOffset>

19050 <
bWidth
>1</bitWidth>

19051 </
fld
>

19052 <
fld
>

19053 <
me
>
CC1IF
</name>

19054 <
desti
>
Ctu
/
com
 1 
u


19055 
ag
</
desti
>

19056 <
bOfft
>1</bitOffset>

19057 <
bWidth
>1</bitWidth>

19058 </
fld
>

19059 <
fld
>

19060 <
me
>
UIF
</name>

19061 <
desti
>
Upde
 
u
 
ag
</description>

19062 <
bOfft
>0</bitOffset>

19063 <
bWidth
>1</bitWidth>

19064 </
fld
>

19065 </
flds
>

19068 <
me
>
EGR
</name>

19069 <
diyName
>
EGR
</displayName>

19070 <
desti
>
evt
 
gi
 </description>

19071 <
addssOfft
>0x14</addressOffset>

19072 <
size
>0x20</size>

19073 <
acss
>
wre
-
ly
</access>

19074 <
tVue
>0x0000</resetValue>

19075 <
flds
>

19076 <
fld
>

19077 <
me
>
TG
</name>

19078 <
desti
>
Trigg
 
gi
</description>

19079 <
bOfft
>6</bitOffset>

19080 <
bWidth
>1</bitWidth>

19081 </
fld
>

19082 <
fld
>

19083 <
me
>
CC4G
</name>

19084 <
desti
>
Ctu
/
com
 4

19085 
gi
</
desti
>

19086 <
bOfft
>4</bitOffset>

19087 <
bWidth
>1</bitWidth>

19088 </
fld
>

19089 <
fld
>

19090 <
me
>
CC3G
</name>

19091 <
desti
>
Ctu
/
com
 3

19092 
gi
</
desti
>

19093 <
bOfft
>3</bitOffset>

19094 <
bWidth
>1</bitWidth>

19095 </
fld
>

19096 <
fld
>

19097 <
me
>
CC2G
</name>

19098 <
desti
>
Ctu
/
com
 2

19099 
gi
</
desti
>

19100 <
bOfft
>2</bitOffset>

19101 <
bWidth
>1</bitWidth>

19102 </
fld
>

19103 <
fld
>

19104 <
me
>
CC1G
</name>

19105 <
desti
>
Ctu
/
com
 1

19106 
gi
</
desti
>

19107 <
bOfft
>1</bitOffset>

19108 <
bWidth
>1</bitWidth>

19109 </
fld
>

19110 <
fld
>

19111 <
me
>
UG
</name>

19112 <
desti
>
Upde
 
gi
</description>

19113 <
bOfft
>0</bitOffset>

19114 <
bWidth
>1</bitWidth>

19115 </
fld
>

19116 </
flds
>

19119 <
me
>
CCMR1_Ouut
</name>

19120 <
diyName
>
CCMR1_Ouut
</displayName>

19121 <
desti
>
u
/
com
 
mode
 1 (
ouut


19122 
mode
)</
desti
>

19123 <
addssOfft
>0x18</addressOffset>

19124 <
size
>0x20</size>

19125 <
acss
>
ad
-
wre
</access>

19126 <
tVue
>0x00000000</resetValue>

19127 <
flds
>

19128 <
fld
>

19129 <
me
>
OC2CE
</name>

19130 <
desti
>
OC2CE
</description>

19131 <
bOfft
>15</bitOffset>

19132 <
bWidth
>1</bitWidth>

19133 </
fld
>

19134 <
fld
>

19135 <
me
>
OC2M
</name>

19136 <
desti
>
OC2M
</description>

19137 <
bOfft
>12</bitOffset>

19138 <
bWidth
>3</bitWidth>

19139 </
fld
>

19140 <
fld
>

19141 <
me
>
OC2PE
</name>

19142 <
desti
>
OC2PE
</description>

19143 <
bOfft
>11</bitOffset>

19144 <
bWidth
>1</bitWidth>

19145 </
fld
>

19146 <
fld
>

19147 <
me
>
OC2FE
</name>

19148 <
desti
>
OC2FE
</description>

19149 <
bOfft
>10</bitOffset>

19150 <
bWidth
>1</bitWidth>

19151 </
fld
>

19152 <
fld
>

19153 <
me
>
CC2S
</name>

19154 <
desti
>
CC2S
</description>

19155 <
bOfft
>8</bitOffset>

19156 <
bWidth
>2</bitWidth>

19157 </
fld
>

19158 <
fld
>

19159 <
me
>
OC1CE
</name>

19160 <
desti
>
OC1CE
</description>

19161 <
bOfft
>7</bitOffset>

19162 <
bWidth
>1</bitWidth>

19163 </
fld
>

19164 <
fld
>

19165 <
me
>
OC1M
</name>

19166 <
desti
>
OC1M
</description>

19167 <
bOfft
>4</bitOffset>

19168 <
bWidth
>3</bitWidth>

19169 </
fld
>

19170 <
fld
>

19171 <
me
>
OC1PE
</name>

19172 <
desti
>
OC1PE
</description>

19173 <
bOfft
>3</bitOffset>

19174 <
bWidth
>1</bitWidth>

19175 </
fld
>

19176 <
fld
>

19177 <
me
>
OC1FE
</name>

19178 <
desti
>
OC1FE
</description>

19179 <
bOfft
>2</bitOffset>

19180 <
bWidth
>1</bitWidth>

19181 </
fld
>

19182 <
fld
>

19183 <
me
>
CC1S
</name>

19184 <
desti
>
CC1S
</description>

19185 <
bOfft
>0</bitOffset>

19186 <
bWidth
>2</bitWidth>

19187 </
fld
>

19188 </
flds
>

19191 <
me
>
CCMR1_Iut
</name>

19192 <
diyName
>
CCMR1_Iut
</displayName>

19193 <
desti
>
u
/
com
 
mode
 1 (
put


19194 
mode
)</
desti
>

19195 <
eRegi
>
CCMR1_Ouut
</alternateRegister>

19196 <
addssOfft
>0x18</addressOffset>

19197 <
size
>0x20</size>

19198 <
acss
>
ad
-
wre
</access>

19199 <
tVue
>0x00000000</resetValue>

19200 <
flds
>

19201 <
fld
>

19202 <
me
>
IC2F
</name>

19203 <
desti
>
Iut
 
u
 2 
fr
</description>

19204 <
bOfft
>12</bitOffset>

19205 <
bWidth
>4</bitWidth>

19206 </
fld
>

19207 <
fld
>

19208 <
me
>
IC2PCS
</name>

19209 <
desti
>
Iut
 
u
 2 
esr
</description>

19210 <
bOfft
>10</bitOffset>

19211 <
bWidth
>2</bitWidth>

19212 </
fld
>

19213 <
fld
>

19214 <
me
>
CC2S
</name>

19215 <
desti
>
Ctu
/
Com
 2

19216 
i
</
desti
>

19217 <
bOfft
>8</bitOffset>

19218 <
bWidth
>2</bitWidth>

19219 </
fld
>

19220 <
fld
>

19221 <
me
>
IC1F
</name>

19222 <
desti
>
Iut
 
u
 1 
fr
</description>

19223 <
bOfft
>4</bitOffset>

19224 <
bWidth
>4</bitWidth>

19225 </
fld
>

19226 <
fld
>

19227 <
me
>
ICPCS
</name>

19228 <
desti
>
Iut
 
u
 1 
esr
</description>

19229 <
bOfft
>2</bitOffset>

19230 <
bWidth
>2</bitWidth>

19231 </
fld
>

19232 <
fld
>

19233 <
me
>
CC1S
</name>

19234 <
desti
>
Ctu
/
Com
 1

19235 
i
</
desti
>

19236 <
bOfft
>0</bitOffset>

19237 <
bWidth
>2</bitWidth>

19238 </
fld
>

19239 </
flds
>

19242 <
me
>
CCMR2_Ouut
</name>

19243 <
diyName
>
CCMR2_Ouut
</displayName>

19244 <
desti
>
u
/
com
 
mode
 2 (
ouut


19245 
mode
)</
desti
>

19246 <
addssOfft
>0x1C</addressOffset>

19247 <
size
>0x20</size>

19248 <
acss
>
ad
-
wre
</access>

19249 <
tVue
>0x00000000</resetValue>

19250 <
flds
>

19251 <
fld
>

19252 <
me
>
O24CE
</name>

19253 <
desti
>
O24CE
</description>

19254 <
bOfft
>15</bitOffset>

19255 <
bWidth
>1</bitWidth>

19256 </
fld
>

19257 <
fld
>

19258 <
me
>
OC4M
</name>

19259 <
desti
>
OC4M
</description>

19260 <
bOfft
>12</bitOffset>

19261 <
bWidth
>3</bitWidth>

19262 </
fld
>

19263 <
fld
>

19264 <
me
>
OC4PE
</name>

19265 <
desti
>
OC4PE
</description>

19266 <
bOfft
>11</bitOffset>

19267 <
bWidth
>1</bitWidth>

19268 </
fld
>

19269 <
fld
>

19270 <
me
>
OC4FE
</name>

19271 <
desti
>
OC4FE
</description>

19272 <
bOfft
>10</bitOffset>

19273 <
bWidth
>1</bitWidth>

19274 </
fld
>

19275 <
fld
>

19276 <
me
>
CC4S
</name>

19277 <
desti
>
CC4S
</description>

19278 <
bOfft
>8</bitOffset>

19279 <
bWidth
>2</bitWidth>

19280 </
fld
>

19281 <
fld
>

19282 <
me
>
OC3CE
</name>

19283 <
desti
>
OC3CE
</description>

19284 <
bOfft
>7</bitOffset>

19285 <
bWidth
>1</bitWidth>

19286 </
fld
>

19287 <
fld
>

19288 <
me
>
OC3M
</name>

19289 <
desti
>
OC3M
</description>

19290 <
bOfft
>4</bitOffset>

19291 <
bWidth
>3</bitWidth>

19292 </
fld
>

19293 <
fld
>

19294 <
me
>
OC3PE
</name>

19295 <
desti
>
OC3PE
</description>

19296 <
bOfft
>3</bitOffset>

19297 <
bWidth
>1</bitWidth>

19298 </
fld
>

19299 <
fld
>

19300 <
me
>
OC3FE
</name>

19301 <
desti
>
OC3FE
</description>

19302 <
bOfft
>2</bitOffset>

19303 <
bWidth
>1</bitWidth>

19304 </
fld
>

19305 <
fld
>

19306 <
me
>
CC3S
</name>

19307 <
desti
>
CC3S
</description>

19308 <
bOfft
>0</bitOffset>

19309 <
bWidth
>2</bitWidth>

19310 </
fld
>

19311 </
flds
>

19314 <
me
>
CCMR2_Iut
</name>

19315 <
diyName
>
CCMR2_Iut
</displayName>

19316 <
desti
>
u
/
com
 
mode
 2 (
put


19317 
mode
)</
desti
>

19318 <
eRegi
>
CCMR2_Ouut
</alternateRegister>

19319 <
addssOfft
>0x1C</addressOffset>

19320 <
size
>0x20</size>

19321 <
acss
>
ad
-
wre
</access>

19322 <
tVue
>0x00000000</resetValue>

19323 <
flds
>

19324 <
fld
>

19325 <
me
>
IC4F
</name>

19326 <
desti
>
Iut
 
u
 4 
fr
</description>

19327 <
bOfft
>12</bitOffset>

19328 <
bWidth
>4</bitWidth>

19329 </
fld
>

19330 <
fld
>

19331 <
me
>
IC4PSC
</name>

19332 <
desti
>
Iut
 
u
 4 
esr
</description>

19333 <
bOfft
>10</bitOffset>

19334 <
bWidth
>2</bitWidth>

19335 </
fld
>

19336 <
fld
>

19337 <
me
>
CC4S
</name>

19338 <
desti
>
Ctu
/
Com
 4

19339 
i
</
desti
>

19340 <
bOfft
>8</bitOffset>

19341 <
bWidth
>2</bitWidth>

19342 </
fld
>

19343 <
fld
>

19344 <
me
>
IC3F
</name>

19345 <
desti
>
Iut
 
u
 3 
fr
</description>

19346 <
bOfft
>4</bitOffset>

19347 <
bWidth
>4</bitWidth>

19348 </
fld
>

19349 <
fld
>

19350 <
me
>
IC3PSC
</name>

19351 <
desti
>
Iut
 
u
 3 
esr
</description>

19352 <
bOfft
>2</bitOffset>

19353 <
bWidth
>2</bitWidth>

19354 </
fld
>

19355 <
fld
>

19356 <
me
>
CC3S
</name>

19357 <
desti
>
Ctu
/
com
 3

19358 
i
</
desti
>

19359 <
bOfft
>0</bitOffset>

19360 <
bWidth
>2</bitWidth>

19361 </
fld
>

19362 </
flds
>

19365 <
me
>
CCER
</name>

19366 <
diyName
>
CCER
</displayName>

19367 <
desti
>
u
/
com
 
ab


19368 </
desti
>

19369 <
addssOfft
>0x20</addressOffset>

19370 <
size
>0x20</size>

19371 <
acss
>
ad
-
wre
</access>

19372 <
tVue
>0x0000</resetValue>

19373 <
flds
>

19374 <
fld
>

19375 <
me
>
CC4NP
</name>

19376 <
desti
>
Ctu
/
Com
 4 
ouut


19377 
Pެy
</
desti
>

19378 <
bOfft
>15</bitOffset>

19379 <
bWidth
>1</bitWidth>

19380 </
fld
>

19381 <
fld
>

19382 <
me
>
CC4P
</name>

19383 <
desti
>
Ctu
/
Com
 3 
ouut


19384 
Pެy
</
desti
>

19385 <
bOfft
>13</bitOffset>

19386 <
bWidth
>1</bitWidth>

19387 </
fld
>

19388 <
fld
>

19389 <
me
>
CC4E
</name>

19390 <
desti
>
Ctu
/
Com
 4 
ouut


19391 
ab
</
desti
>

19392 <
bOfft
>12</bitOffset>

19393 <
bWidth
>1</bitWidth>

19394 </
fld
>

19395 <
fld
>

19396 <
me
>
CC3NP
</name>

19397 <
desti
>
Ctu
/
Com
 3 
ouut


19398 
Pެy
</
desti
>

19399 <
bOfft
>11</bitOffset>

19400 <
bWidth
>1</bitWidth>

19401 </
fld
>

19402 <
fld
>

19403 <
me
>
CC3P
</name>

19404 <
desti
>
Ctu
/
Com
 3 
ouut


19405 
Pެy
</
desti
>

19406 <
bOfft
>9</bitOffset>

19407 <
bWidth
>1</bitWidth>

19408 </
fld
>

19409 <
fld
>

19410 <
me
>
CC3E
</name>

19411 <
desti
>
Ctu
/
Com
 3 
ouut


19412 
ab
</
desti
>

19413 <
bOfft
>8</bitOffset>

19414 <
bWidth
>1</bitWidth>

19415 </
fld
>

19416 <
fld
>

19417 <
me
>
CC2NP
</name>

19418 <
desti
>
Ctu
/
Com
 2 
ouut


19419 
Pެy
</
desti
>

19420 <
bOfft
>7</bitOffset>

19421 <
bWidth
>1</bitWidth>

19422 </
fld
>

19423 <
fld
>

19424 <
me
>
CC2P
</name>

19425 <
desti
>
Ctu
/
Com
 2 
ouut


19426 
Pެy
</
desti
>

19427 <
bOfft
>5</bitOffset>

19428 <
bWidth
>1</bitWidth>

19429 </
fld
>

19430 <
fld
>

19431 <
me
>
CC2E
</name>

19432 <
desti
>
Ctu
/
Com
 2 
ouut


19433 
ab
</
desti
>

19434 <
bOfft
>4</bitOffset>

19435 <
bWidth
>1</bitWidth>

19436 </
fld
>

19437 <
fld
>

19438 <
me
>
CC1NP
</name>

19439 <
desti
>
Ctu
/
Com
 1 
ouut


19440 
Pެy
</
desti
>

19441 <
bOfft
>3</bitOffset>

19442 <
bWidth
>1</bitWidth>

19443 </
fld
>

19444 <
fld
>

19445 <
me
>
CC1P
</name>

19446 <
desti
>
Ctu
/
Com
 1 
ouut


19447 
Pެy
</
desti
>

19448 <
bOfft
>1</bitOffset>

19449 <
bWidth
>1</bitWidth>

19450 </
fld
>

19451 <
fld
>

19452 <
me
>
CC1E
</name>

19453 <
desti
>
Ctu
/
Com
 1 
ouut


19454 
ab
</
desti
>

19455 <
bOfft
>0</bitOffset>

19456 <
bWidth
>1</bitWidth>

19457 </
fld
>

19458 </
flds
>

19461 <
me
>
CNT
</name>

19462 <
diyName
>
CNT
</displayName>

19463 <
desti
>
cou
</description>

19464 <
addssOfft
>0x24</addressOffset>

19465 <
size
>0x20</size>

19466 <
acss
>
ad
-
wre
</access>

19467 <
tVue
>0x00000000</resetValue>

19468 <
flds
>

19469 <
fld
>

19470 <
me
>
CNT_H
</name>

19471 <
desti
>
High
 
cou
 
vue
</description>

19472 <
bOfft
>16</bitOffset>

19473 <
bWidth
>16</bitWidth>

19474 </
fld
>

19475 <
fld
>

19476 <
me
>
CNT_L
</name>

19477 <
desti
>
Low
 
cou
 
vue
</description>

19478 <
bOfft
>0</bitOffset>

19479 <
bWidth
>16</bitWidth>

19480 </
fld
>

19481 </
flds
>

19484 <
me
>
PSC
</name>

19485 <
diyName
>
PSC
</displayName>

19486 <
desti
>
esr
</description>

19487 <
addssOfft
>0x28</addressOffset>

19488 <
size
>0x20</size>

19489 <
acss
>
ad
-
wre
</access>

19490 <
tVue
>0x0000</resetValue>

19491 <
flds
>

19492 <
fld
>

19493 <
me
>
PSC
</name>

19494 <
desti
>
Psr
 
vue
</description>

19495 <
bOfft
>0</bitOffset>

19496 <
bWidth
>16</bitWidth>

19497 </
fld
>

19498 </
flds
>

19501 <
me
>
ARR
</name>

19502 <
diyName
>
ARR
</displayName>

19503 <
desti
>auto-
ld
 </description>

19504 <
addssOfft
>0x2C</addressOffset>

19505 <
size
>0x20</size>

19506 <
acss
>
ad
-
wre
</access>

19507 <
tVue
>0x00000000</resetValue>

19508 <
flds
>

19509 <
fld
>

19510 <
me
>
ARR_H
</name>

19511 <
desti
>
High
 
Auto
-
ld
 
vue
</description>

19512 <
bOfft
>16</bitOffset>

19513 <
bWidth
>16</bitWidth>

19514 </
fld
>

19515 <
fld
>

19516 <
me
>
ARR_L
</name>

19517 <
desti
>
Low
 
Auto
-
ld
 
vue
</description>

19518 <
bOfft
>0</bitOffset>

19519 <
bWidth
>16</bitWidth>

19520 </
fld
>

19521 </
flds
>

19524 <
me
>
CCR1
</name>

19525 <
diyName
>
CCR1
</displayName>

19526 <
desti
>
u
/
com
 1</description>

19527 <
addssOfft
>0x34</addressOffset>

19528 <
size
>0x20</size>

19529 <
acss
>
ad
-
wre
</access>

19530 <
tVue
>0x00000000</resetValue>

19531 <
flds
>

19532 <
fld
>

19533 <
me
>
CCR1_H
</name>

19534 <
desti
>
High
 
Ctu
/
Com
 1

19535 
vue
</
desti
>

19536 <
bOfft
>16</bitOffset>

19537 <
bWidth
>16</bitWidth>

19538 </
fld
>

19539 <
fld
>

19540 <
me
>
CCR1_L
</name>

19541 <
desti
>
Low
 
Ctu
/
Com
 1

19542 
vue
</
desti
>

19543 <
bOfft
>0</bitOffset>

19544 <
bWidth
>16</bitWidth>

19545 </
fld
>

19546 </
flds
>

19549 <
me
>
CCR2
</name>

19550 <
diyName
>
CCR2
</displayName>

19551 <
desti
>
u
/
com
 2</description>

19552 <
addssOfft
>0x38</addressOffset>

19553 <
size
>0x20</size>

19554 <
acss
>
ad
-
wre
</access>

19555 <
tVue
>0x00000000</resetValue>

19556 <
flds
>

19557 <
fld
>

19558 <
me
>
CCR2_H
</name>

19559 <
desti
>
High
 
Ctu
/
Com
 2

19560 
vue
</
desti
>

19561 <
bOfft
>16</bitOffset>

19562 <
bWidth
>16</bitWidth>

19563 </
fld
>

19564 <
fld
>

19565 <
me
>
CCR2_L
</name>

19566 <
desti
>
Low
 
Ctu
/
Com
 2

19567 
vue
</
desti
>

19568 <
bOfft
>0</bitOffset>

19569 <
bWidth
>16</bitWidth>

19570 </
fld
>

19571 </
flds
>

19574 <
me
>
CCR3
</name>

19575 <
diyName
>
CCR3
</displayName>

19576 <
desti
>
u
/
com
 3</description>

19577 <
addssOfft
>0x3C</addressOffset>

19578 <
size
>0x20</size>

19579 <
acss
>
ad
-
wre
</access>

19580 <
tVue
>0x00000000</resetValue>

19581 <
flds
>

19582 <
fld
>

19583 <
me
>
CCR3_H
</name>

19584 <
desti
>
High
 
Ctu
/
Com
 
vue
</description>

19585 <
bOfft
>16</bitOffset>

19586 <
bWidth
>16</bitWidth>

19587 </
fld
>

19588 <
fld
>

19589 <
me
>
CCR3_L
</name>

19590 <
desti
>
Low
 
Ctu
/
Com
 
vue
</description>

19591 <
bOfft
>0</bitOffset>

19592 <
bWidth
>16</bitWidth>

19593 </
fld
>

19594 </
flds
>

19597 <
me
>
CCR4
</name>

19598 <
diyName
>
CCR4
</displayName>

19599 <
desti
>
u
/
com
 4</description>

19600 <
addssOfft
>0x40</addressOffset>

19601 <
size
>0x20</size>

19602 <
acss
>
ad
-
wre
</access>

19603 <
tVue
>0x00000000</resetValue>

19604 <
flds
>

19605 <
fld
>

19606 <
me
>
CCR4_H
</name>

19607 <
desti
>
High
 
Ctu
/
Com
 
vue
</description>

19608 <
bOfft
>16</bitOffset>

19609 <
bWidth
>16</bitWidth>

19610 </
fld
>

19611 <
fld
>

19612 <
me
>
CCR4_L
</name>

19613 <
desti
>
Low
 
Ctu
/
Com
 
vue
</description>

19614 <
bOfft
>0</bitOffset>

19615 <
bWidth
>16</bitWidth>

19616 </
fld
>

19617 </
flds
>

19620 <
me
>
DCR
</name>

19621 <
diyName
>
DCR
</displayName>

19622 <
desti
>
DMA
 
cڌ
 </description>

19623 <
addssOfft
>0x48</addressOffset>

19624 <
size
>0x20</size>

19625 <
acss
>
ad
-
wre
</access>

19626 <
tVue
>0x0000</resetValue>

19627 <
flds
>

19628 <
fld
>

19629 <
me
>
DBL
</name>

19630 <
desti
>
DMA
 
bur
 
ngth
</description>

19631 <
bOfft
>8</bitOffset>

19632 <
bWidth
>5</bitWidth>

19633 </
fld
>

19634 <
fld
>

19635 <
me
>
DBA
</name>

19636 <
desti
>
DMA
 
ba
 
addss
</description>

19637 <
bOfft
>0</bitOffset>

19638 <
bWidth
>5</bitWidth>

19639 </
fld
>

19640 </
flds
>

19643 <
me
>
DMAR
</name>

19644 <
diyName
>
DMAR
</displayName>

19645 <
desti
>
DMA
 
addss
 
fu
 
sr
</description>

19646 <
addssOfft
>0x4C</addressOffset>

19647 <
size
>0x20</size>

19648 <
acss
>
ad
-
wre
</access>

19649 <
tVue
>0x0000</resetValue>

19650 <
flds
>

19651 <
fld
>

19652 <
me
>
DMAB
</name>

19653 <
desti
>
DMA
 
bur


19654 
acss
</
desti
>

19655 <
bOfft
>0</bitOffset>

19656 <
bWidth
>16</bitWidth>

19657 </
fld
>

19658 </
flds
>

19660 </
gis
>

19661 </
rh
>

19662 <
rh
 
divedFrom
="TIM3">

19663 <
me
>
TIM4
</name>

19664 <
baAddss
>0x40000800</baseAddress>

19665 <
u
>

19666 <
me
>
TIM4_IRQ
</name>

19667 <
desti
>
TIM4
 
glob
 
u
</description>

19668 <
vue
>30</value>

19669 </
u
>

19670 </
rh
>

19671 <
rh
>

19672 <
me
>
TIM5
</name>

19673 <
desti
>
G
-
puo
-
tims
</description>

19674 <
groupName
>
TIM
</groupName>

19675 <
baAddss
>0x40000C00</baseAddress>

19676 <
addssBlock
>

19677 <
offt
>0x0</offset>

19678 <
size
>0x400</size>

19679 <
uge
>
gis
</usage>

19680 </
addssBlock
>

19681 <
u
>

19682 <
me
>
TIM5_IRQ
</name>

19683 <
desti
>
TIM5
 
glob
 
u
</description>

19684 <
vue
>50</value>

19685 </
u
>

19686 <
gis
>

19688 <
me
>
CR1
</name>

19689 <
diyName
>
CR1
</displayName>

19690 <
desti
>
cڌ
 1</description>

19691 <
addssOfft
>0x0</addressOffset>

19692 <
size
>0x20</size>

19693 <
acss
>
ad
-
wre
</access>

19694 <
tVue
>0x0000</resetValue>

19695 <
flds
>

19696 <
fld
>

19697 <
me
>
CKD
</name>

19698 <
desti
>
Clock
 
divisi
</description>

19699 <
bOfft
>8</bitOffset>

19700 <
bWidth
>2</bitWidth>

19701 </
fld
>

19702 <
fld
>

19703 <
me
>
ARPE
</name>

19704 <
desti
>
Auto
-
ld
 
d
 
ab
</description>

19705 <
bOfft
>7</bitOffset>

19706 <
bWidth
>1</bitWidth>

19707 </
fld
>

19708 <
fld
>

19709 <
me
>
CMS
</name>

19710 <
desti
>
Cr
-
igd
 
mode


19711 
i
</
desti
>

19712 <
bOfft
>5</bitOffset>

19713 <
bWidth
>2</bitWidth>

19714 </
fld
>

19715 <
fld
>

19716 <
me
>
DIR
</name>

19717 <
desti
>
Dei
</description>

19718 <
bOfft
>4</bitOffset>

19719 <
bWidth
>1</bitWidth>

19720 </
fld
>

19721 <
fld
>

19722 <
me
>
OPM
</name>

19723 <
desti
>
O
-
pul
 
mode
</description>

19724 <
bOfft
>3</bitOffset>

19725 <
bWidth
>1</bitWidth>

19726 </
fld
>

19727 <
fld
>

19728 <
me
>
URS
</name>

19729 <
desti
>
Upde
 
que
 
sour
</description>

19730 <
bOfft
>2</bitOffset>

19731 <
bWidth
>1</bitWidth>

19732 </
fld
>

19733 <
fld
>

19734 <
me
>
UDIS
</name>

19735 <
desti
>
Upde
 
dib
</description>

19736 <
bOfft
>1</bitOffset>

19737 <
bWidth
>1</bitWidth>

19738 </
fld
>

19739 <
fld
>

19740 <
me
>
CEN
</name>

19741 <
desti
>
Cou
 
ab
</description>

19742 <
bOfft
>0</bitOffset>

19743 <
bWidth
>1</bitWidth>

19744 </
fld
>

19745 </
flds
>

19748 <
me
>
CR2
</name>

19749 <
diyName
>
CR2
</displayName>

19750 <
desti
>
cڌ
 2</description>

19751 <
addssOfft
>0x4</addressOffset>

19752 <
size
>0x20</size>

19753 <
acss
>
ad
-
wre
</access>

19754 <
tVue
>0x0000</resetValue>

19755 <
flds
>

19756 <
fld
>

19757 <
me
>
TI1S
</name>

19758 <
desti
>
TI1
 
i
</description>

19759 <
bOfft
>7</bitOffset>

19760 <
bWidth
>1</bitWidth>

19761 </
fld
>

19762 <
fld
>

19763 <
me
>
MMS
</name>

19764 <
desti
>
Ma
 
mode
 
i
</description>

19765 <
bOfft
>4</bitOffset>

19766 <
bWidth
>3</bitWidth>

19767 </
fld
>

19768 <
fld
>

19769 <
me
>
CCDS
</name>

19770 <
desti
>
Ctu
/
com
 
DMA


19771 
i
</
desti
>

19772 <
bOfft
>3</bitOffset>

19773 <
bWidth
>1</bitWidth>

19774 </
fld
>

19775 </
flds
>

19778 <
me
>
SMCR
</name>

19779 <
diyName
>
SMCR
</displayName>

19780 <
desti
>
ave
 
mode
 
cڌ
 </description>

19781 <
addssOfft
>0x8</addressOffset>

19782 <
size
>0x20</size>

19783 <
acss
>
ad
-
wre
</access>

19784 <
tVue
>0x0000</resetValue>

19785 <
flds
>

19786 <
fld
>

19787 <
me
>
ETP
</name>

19788 <
desti
>
Ex
 
igg
 
pެy
</description>

19789 <
bOfft
>15</bitOffset>

19790 <
bWidth
>1</bitWidth>

19791 </
fld
>

19792 <
fld
>

19793 <
me
>
ECE
</name>

19794 <
desti
>
Ex
 
ock
 
ab
</description>

19795 <
bOfft
>14</bitOffset>

19796 <
bWidth
>1</bitWidth>

19797 </
fld
>

19798 <
fld
>

19799 <
me
>
ETPS
</name>

19800 <
desti
>
Ex
 
igg
 
esr
</description>

19801 <
bOfft
>12</bitOffset>

19802 <
bWidth
>2</bitWidth>

19803 </
fld
>

19804 <
fld
>

19805 <
me
>
ETF
</name>

19806 <
desti
>
Ex
 
igg
 
fr
</description>

19807 <
bOfft
>8</bitOffset>

19808 <
bWidth
>4</bitWidth>

19809 </
fld
>

19810 <
fld
>

19811 <
me
>
MSM
</name>

19812 <
desti
>
Ma
/
Sve
 
mode
</description>

19813 <
bOfft
>7</bitOffset>

19814 <
bWidth
>1</bitWidth>

19815 </
fld
>

19816 <
fld
>

19817 <
me
>
TS
</name>

19818 <
desti
>
Trigg
 
i
</description>

19819 <
bOfft
>4</bitOffset>

19820 <
bWidth
>3</bitWidth>

19821 </
fld
>

19822 <
fld
>

19823 <
me
>
SMS
</name>

19824 <
desti
>
Sve
 
mode
 
i
</description>

19825 <
bOfft
>0</bitOffset>

19826 <
bWidth
>3</bitWidth>

19827 </
fld
>

19828 </
flds
>

19831 <
me
>
DIER
</name>

19832 <
diyName
>
DIER
</displayName>

19833 <
desti
>
DMA
/
Iru
 
ab
 </description>

19834 <
addssOfft
>0xC</addressOffset>

19835 <
size
>0x20</size>

19836 <
acss
>
ad
-
wre
</access>

19837 <
tVue
>0x0000</resetValue>

19838 <
flds
>

19839 <
fld
>

19840 <
me
>
TDE
</name>

19841 <
desti
>
Trigg
 
DMA
 
que
 
ab
</description>

19842 <
bOfft
>14</bitOffset>

19843 <
bWidth
>1</bitWidth>

19844 </
fld
>

19845 <
fld
>

19846 <
me
>
CC4DE
</name>

19847 <
desti
>
Ctu
/
Com
 4 
DMA
 
que


19848 
ab
</
desti
>

19849 <
bOfft
>12</bitOffset>

19850 <
bWidth
>1</bitWidth>

19851 </
fld
>

19852 <
fld
>

19853 <
me
>
CC3DE
</name>

19854 <
desti
>
Ctu
/
Com
 3 
DMA
 
que


19855 
ab
</
desti
>

19856 <
bOfft
>11</bitOffset>

19857 <
bWidth
>1</bitWidth>

19858 </
fld
>

19859 <
fld
>

19860 <
me
>
CC2DE
</name>

19861 <
desti
>
Ctu
/
Com
 2 
DMA
 
que


19862 
ab
</
desti
>

19863 <
bOfft
>10</bitOffset>

19864 <
bWidth
>1</bitWidth>

19865 </
fld
>

19866 <
fld
>

19867 <
me
>
CC1DE
</name>

19868 <
desti
>
Ctu
/
Com
 1 
DMA
 
que


19869 
ab
</
desti
>

19870 <
bOfft
>9</bitOffset>

19871 <
bWidth
>1</bitWidth>

19872 </
fld
>

19873 <
fld
>

19874 <
me
>
UDE
</name>

19875 <
desti
>
Upde
 
DMA
 
que
 
ab
</description>

19876 <
bOfft
>8</bitOffset>

19877 <
bWidth
>1</bitWidth>

19878 </
fld
>

19879 <
fld
>

19880 <
me
>
TIE
</name>

19881 <
desti
>
Trigg
 
u
 
ab
</description>

19882 <
bOfft
>6</bitOffset>

19883 <
bWidth
>1</bitWidth>

19884 </
fld
>

19885 <
fld
>

19886 <
me
>
CC4IE
</name>

19887 <
desti
>
Ctu
/
Com
 4 
u


19888 
ab
</
desti
>

19889 <
bOfft
>4</bitOffset>

19890 <
bWidth
>1</bitWidth>

19891 </
fld
>

19892 <
fld
>

19893 <
me
>
CC3IE
</name>

19894 <
desti
>
Ctu
/
Com
 3 
u


19895 
ab
</
desti
>

19896 <
bOfft
>3</bitOffset>

19897 <
bWidth
>1</bitWidth>

19898 </
fld
>

19899 <
fld
>

19900 <
me
>
CC2IE
</name>

19901 <
desti
>
Ctu
/
Com
 2 
u


19902 
ab
</
desti
>

19903 <
bOfft
>2</bitOffset>

19904 <
bWidth
>1</bitWidth>

19905 </
fld
>

19906 <
fld
>

19907 <
me
>
CC1IE
</name>

19908 <
desti
>
Ctu
/
Com
 1 
u


19909 
ab
</
desti
>

19910 <
bOfft
>1</bitOffset>

19911 <
bWidth
>1</bitWidth>

19912 </
fld
>

19913 <
fld
>

19914 <
me
>
UIE
</name>

19915 <
desti
>
Upde
 
u
 
ab
</description>

19916 <
bOfft
>0</bitOffset>

19917 <
bWidth
>1</bitWidth>

19918 </
fld
>

19919 </
flds
>

19922 <
me
>
SR
</name>

19923 <
diyName
>
SR
</displayName>

19924 <
desti
>
us
 </description>

19925 <
addssOfft
>0x10</addressOffset>

19926 <
size
>0x20</size>

19927 <
acss
>
ad
-
wre
</access>

19928 <
tVue
>0x0000</resetValue>

19929 <
flds
>

19930 <
fld
>

19931 <
me
>
CC4OF
</name>

19932 <
desti
>
Ctu
/
Com
 4 
ovu


19933 
ag
</
desti
>

19934 <
bOfft
>12</bitOffset>

19935 <
bWidth
>1</bitWidth>

19936 </
fld
>

19937 <
fld
>

19938 <
me
>
CC3OF
</name>

19939 <
desti
>
Ctu
/
Com
 3 
ovu


19940 
ag
</
desti
>

19941 <
bOfft
>11</bitOffset>

19942 <
bWidth
>1</bitWidth>

19943 </
fld
>

19944 <
fld
>

19945 <
me
>
CC2OF
</name>

19946 <
desti
>
Ctu
/
com
 2 
ovu


19947 
ag
</
desti
>

19948 <
bOfft
>10</bitOffset>

19949 <
bWidth
>1</bitWidth>

19950 </
fld
>

19951 <
fld
>

19952 <
me
>
CC1OF
</name>

19953 <
desti
>
Ctu
/
Com
 1 
ovu


19954 
ag
</
desti
>

19955 <
bOfft
>9</bitOffset>

19956 <
bWidth
>1</bitWidth>

19957 </
fld
>

19958 <
fld
>

19959 <
me
>
TIF
</name>

19960 <
desti
>
Trigg
 
u
 
ag
</description>

19961 <
bOfft
>6</bitOffset>

19962 <
bWidth
>1</bitWidth>

19963 </
fld
>

19964 <
fld
>

19965 <
me
>
CC4IF
</name>

19966 <
desti
>
Ctu
/
Com
 4 
u


19967 
ag
</
desti
>

19968 <
bOfft
>4</bitOffset>

19969 <
bWidth
>1</bitWidth>

19970 </
fld
>

19971 <
fld
>

19972 <
me
>
CC3IF
</name>

19973 <
desti
>
Ctu
/
Com
 3 
u


19974 
ag
</
desti
>

19975 <
bOfft
>3</bitOffset>

19976 <
bWidth
>1</bitWidth>

19977 </
fld
>

19978 <
fld
>

19979 <
me
>
CC2IF
</name>

19980 <
desti
>
Ctu
/
Com
 2 
u


19981 
ag
</
desti
>

19982 <
bOfft
>2</bitOffset>

19983 <
bWidth
>1</bitWidth>

19984 </
fld
>

19985 <
fld
>

19986 <
me
>
CC1IF
</name>

19987 <
desti
>
Ctu
/
com
 1 
u


19988 
ag
</
desti
>

19989 <
bOfft
>1</bitOffset>

19990 <
bWidth
>1</bitWidth>

19991 </
fld
>

19992 <
fld
>

19993 <
me
>
UIF
</name>

19994 <
desti
>
Upde
 
u
 
ag
</description>

19995 <
bOfft
>0</bitOffset>

19996 <
bWidth
>1</bitWidth>

19997 </
fld
>

19998 </
flds
>

20001 <
me
>
EGR
</name>

20002 <
diyName
>
EGR
</displayName>

20003 <
desti
>
evt
 
gi
 </description>

20004 <
addssOfft
>0x14</addressOffset>

20005 <
size
>0x20</size>

20006 <
acss
>
wre
-
ly
</access>

20007 <
tVue
>0x0000</resetValue>

20008 <
flds
>

20009 <
fld
>

20010 <
me
>
TG
</name>

20011 <
desti
>
Trigg
 
gi
</description>

20012 <
bOfft
>6</bitOffset>

20013 <
bWidth
>1</bitWidth>

20014 </
fld
>

20015 <
fld
>

20016 <
me
>
CC4G
</name>

20017 <
desti
>
Ctu
/
com
 4

20018 
gi
</
desti
>

20019 <
bOfft
>4</bitOffset>

20020 <
bWidth
>1</bitWidth>

20021 </
fld
>

20022 <
fld
>

20023 <
me
>
CC3G
</name>

20024 <
desti
>
Ctu
/
com
 3

20025 
gi
</
desti
>

20026 <
bOfft
>3</bitOffset>

20027 <
bWidth
>1</bitWidth>

20028 </
fld
>

20029 <
fld
>

20030 <
me
>
CC2G
</name>

20031 <
desti
>
Ctu
/
com
 2

20032 
gi
</
desti
>

20033 <
bOfft
>2</bitOffset>

20034 <
bWidth
>1</bitWidth>

20035 </
fld
>

20036 <
fld
>

20037 <
me
>
CC1G
</name>

20038 <
desti
>
Ctu
/
com
 1

20039 
gi
</
desti
>

20040 <
bOfft
>1</bitOffset>

20041 <
bWidth
>1</bitWidth>

20042 </
fld
>

20043 <
fld
>

20044 <
me
>
UG
</name>

20045 <
desti
>
Upde
 
gi
</description>

20046 <
bOfft
>0</bitOffset>

20047 <
bWidth
>1</bitWidth>

20048 </
fld
>

20049 </
flds
>

20052 <
me
>
CCMR1_Ouut
</name>

20053 <
diyName
>
CCMR1_Ouut
</displayName>

20054 <
desti
>
u
/
com
 
mode
 1 (
ouut


20055 
mode
)</
desti
>

20056 <
addssOfft
>0x18</addressOffset>

20057 <
size
>0x20</size>

20058 <
acss
>
ad
-
wre
</access>

20059 <
tVue
>0x00000000</resetValue>

20060 <
flds
>

20061 <
fld
>

20062 <
me
>
OC2CE
</name>

20063 <
desti
>
OC2CE
</description>

20064 <
bOfft
>15</bitOffset>

20065 <
bWidth
>1</bitWidth>

20066 </
fld
>

20067 <
fld
>

20068 <
me
>
OC2M
</name>

20069 <
desti
>
OC2M
</description>

20070 <
bOfft
>12</bitOffset>

20071 <
bWidth
>3</bitWidth>

20072 </
fld
>

20073 <
fld
>

20074 <
me
>
OC2PE
</name>

20075 <
desti
>
OC2PE
</description>

20076 <
bOfft
>11</bitOffset>

20077 <
bWidth
>1</bitWidth>

20078 </
fld
>

20079 <
fld
>

20080 <
me
>
OC2FE
</name>

20081 <
desti
>
OC2FE
</description>

20082 <
bOfft
>10</bitOffset>

20083 <
bWidth
>1</bitWidth>

20084 </
fld
>

20085 <
fld
>

20086 <
me
>
CC2S
</name>

20087 <
desti
>
CC2S
</description>

20088 <
bOfft
>8</bitOffset>

20089 <
bWidth
>2</bitWidth>

20090 </
fld
>

20091 <
fld
>

20092 <
me
>
OC1CE
</name>

20093 <
desti
>
OC1CE
</description>

20094 <
bOfft
>7</bitOffset>

20095 <
bWidth
>1</bitWidth>

20096 </
fld
>

20097 <
fld
>

20098 <
me
>
OC1M
</name>

20099 <
desti
>
OC1M
</description>

20100 <
bOfft
>4</bitOffset>

20101 <
bWidth
>3</bitWidth>

20102 </
fld
>

20103 <
fld
>

20104 <
me
>
OC1PE
</name>

20105 <
desti
>
OC1PE
</description>

20106 <
bOfft
>3</bitOffset>

20107 <
bWidth
>1</bitWidth>

20108 </
fld
>

20109 <
fld
>

20110 <
me
>
OC1FE
</name>

20111 <
desti
>
OC1FE
</description>

20112 <
bOfft
>2</bitOffset>

20113 <
bWidth
>1</bitWidth>

20114 </
fld
>

20115 <
fld
>

20116 <
me
>
CC1S
</name>

20117 <
desti
>
CC1S
</description>

20118 <
bOfft
>0</bitOffset>

20119 <
bWidth
>2</bitWidth>

20120 </
fld
>

20121 </
flds
>

20124 <
me
>
CCMR1_Iut
</name>

20125 <
diyName
>
CCMR1_Iut
</displayName>

20126 <
desti
>
u
/
com
 
mode
 1 (
put


20127 
mode
)</
desti
>

20128 <
eRegi
>
CCMR1_Ouut
</alternateRegister>

20129 <
addssOfft
>0x18</addressOffset>

20130 <
size
>0x20</size>

20131 <
acss
>
ad
-
wre
</access>

20132 <
tVue
>0x00000000</resetValue>

20133 <
flds
>

20134 <
fld
>

20135 <
me
>
IC2F
</name>

20136 <
desti
>
Iut
 
u
 2 
fr
</description>

20137 <
bOfft
>12</bitOffset>

20138 <
bWidth
>4</bitWidth>

20139 </
fld
>

20140 <
fld
>

20141 <
me
>
IC2PCS
</name>

20142 <
desti
>
Iut
 
u
 2 
esr
</description>

20143 <
bOfft
>10</bitOffset>

20144 <
bWidth
>2</bitWidth>

20145 </
fld
>

20146 <
fld
>

20147 <
me
>
CC2S
</name>

20148 <
desti
>
Ctu
/
Com
 2

20149 
i
</
desti
>

20150 <
bOfft
>8</bitOffset>

20151 <
bWidth
>2</bitWidth>

20152 </
fld
>

20153 <
fld
>

20154 <
me
>
IC1F
</name>

20155 <
desti
>
Iut
 
u
 1 
fr
</description>

20156 <
bOfft
>4</bitOffset>

20157 <
bWidth
>4</bitWidth>

20158 </
fld
>

20159 <
fld
>

20160 <
me
>
ICPCS
</name>

20161 <
desti
>
Iut
 
u
 1 
esr
</description>

20162 <
bOfft
>2</bitOffset>

20163 <
bWidth
>2</bitWidth>

20164 </
fld
>

20165 <
fld
>

20166 <
me
>
CC1S
</name>

20167 <
desti
>
Ctu
/
Com
 1

20168 
i
</
desti
>

20169 <
bOfft
>0</bitOffset>

20170 <
bWidth
>2</bitWidth>

20171 </
fld
>

20172 </
flds
>

20175 <
me
>
CCMR2_Ouut
</name>

20176 <
diyName
>
CCMR2_Ouut
</displayName>

20177 <
desti
>
u
/
com
 
mode
 2 (
ouut


20178 
mode
)</
desti
>

20179 <
addssOfft
>0x1C</addressOffset>

20180 <
size
>0x20</size>

20181 <
acss
>
ad
-
wre
</access>

20182 <
tVue
>0x00000000</resetValue>

20183 <
flds
>

20184 <
fld
>

20185 <
me
>
O24CE
</name>

20186 <
desti
>
O24CE
</description>

20187 <
bOfft
>15</bitOffset>

20188 <
bWidth
>1</bitWidth>

20189 </
fld
>

20190 <
fld
>

20191 <
me
>
OC4M
</name>

20192 <
desti
>
OC4M
</description>

20193 <
bOfft
>12</bitOffset>

20194 <
bWidth
>3</bitWidth>

20195 </
fld
>

20196 <
fld
>

20197 <
me
>
OC4PE
</name>

20198 <
desti
>
OC4PE
</description>

20199 <
bOfft
>11</bitOffset>

20200 <
bWidth
>1</bitWidth>

20201 </
fld
>

20202 <
fld
>

20203 <
me
>
OC4FE
</name>

20204 <
desti
>
OC4FE
</description>

20205 <
bOfft
>10</bitOffset>

20206 <
bWidth
>1</bitWidth>

20207 </
fld
>

20208 <
fld
>

20209 <
me
>
CC4S
</name>

20210 <
desti
>
CC4S
</description>

20211 <
bOfft
>8</bitOffset>

20212 <
bWidth
>2</bitWidth>

20213 </
fld
>

20214 <
fld
>

20215 <
me
>
OC3CE
</name>

20216 <
desti
>
OC3CE
</description>

20217 <
bOfft
>7</bitOffset>

20218 <
bWidth
>1</bitWidth>

20219 </
fld
>

20220 <
fld
>

20221 <
me
>
OC3M
</name>

20222 <
desti
>
OC3M
</description>

20223 <
bOfft
>4</bitOffset>

20224 <
bWidth
>3</bitWidth>

20225 </
fld
>

20226 <
fld
>

20227 <
me
>
OC3PE
</name>

20228 <
desti
>
OC3PE
</description>

20229 <
bOfft
>3</bitOffset>

20230 <
bWidth
>1</bitWidth>

20231 </
fld
>

20232 <
fld
>

20233 <
me
>
OC3FE
</name>

20234 <
desti
>
OC3FE
</description>

20235 <
bOfft
>2</bitOffset>

20236 <
bWidth
>1</bitWidth>

20237 </
fld
>

20238 <
fld
>

20239 <
me
>
CC3S
</name>

20240 <
desti
>
CC3S
</description>

20241 <
bOfft
>0</bitOffset>

20242 <
bWidth
>2</bitWidth>

20243 </
fld
>

20244 </
flds
>

20247 <
me
>
CCMR2_Iut
</name>

20248 <
diyName
>
CCMR2_Iut
</displayName>

20249 <
desti
>
u
/
com
 
mode
 2 (
put


20250 
mode
)</
desti
>

20251 <
eRegi
>
CCMR2_Ouut
</alternateRegister>

20252 <
addssOfft
>0x1C</addressOffset>

20253 <
size
>0x20</size>

20254 <
acss
>
ad
-
wre
</access>

20255 <
tVue
>0x00000000</resetValue>

20256 <
flds
>

20257 <
fld
>

20258 <
me
>
IC4F
</name>

20259 <
desti
>
Iut
 
u
 4 
fr
</description>

20260 <
bOfft
>12</bitOffset>

20261 <
bWidth
>4</bitWidth>

20262 </
fld
>

20263 <
fld
>

20264 <
me
>
IC4PSC
</name>

20265 <
desti
>
Iut
 
u
 4 
esr
</description>

20266 <
bOfft
>10</bitOffset>

20267 <
bWidth
>2</bitWidth>

20268 </
fld
>

20269 <
fld
>

20270 <
me
>
CC4S
</name>

20271 <
desti
>
Ctu
/
Com
 4

20272 
i
</
desti
>

20273 <
bOfft
>8</bitOffset>

20274 <
bWidth
>2</bitWidth>

20275 </
fld
>

20276 <
fld
>

20277 <
me
>
IC3F
</name>

20278 <
desti
>
Iut
 
u
 3 
fr
</description>

20279 <
bOfft
>4</bitOffset>

20280 <
bWidth
>4</bitWidth>

20281 </
fld
>

20282 <
fld
>

20283 <
me
>
IC3PSC
</name>

20284 <
desti
>
Iut
 
u
 3 
esr
</description>

20285 <
bOfft
>2</bitOffset>

20286 <
bWidth
>2</bitWidth>

20287 </
fld
>

20288 <
fld
>

20289 <
me
>
CC3S
</name>

20290 <
desti
>
Ctu
/
com
 3

20291 
i
</
desti
>

20292 <
bOfft
>0</bitOffset>

20293 <
bWidth
>2</bitWidth>

20294 </
fld
>

20295 </
flds
>

20298 <
me
>
CCER
</name>

20299 <
diyName
>
CCER
</displayName>

20300 <
desti
>
u
/
com
 
ab


20301 </
desti
>

20302 <
addssOfft
>0x20</addressOffset>

20303 <
size
>0x20</size>

20304 <
acss
>
ad
-
wre
</access>

20305 <
tVue
>0x0000</resetValue>

20306 <
flds
>

20307 <
fld
>

20308 <
me
>
CC4NP
</name>

20309 <
desti
>
Ctu
/
Com
 4 
ouut


20310 
Pެy
</
desti
>

20311 <
bOfft
>15</bitOffset>

20312 <
bWidth
>1</bitWidth>

20313 </
fld
>

20314 <
fld
>

20315 <
me
>
CC4P
</name>

20316 <
desti
>
Ctu
/
Com
 3 
ouut


20317 
Pެy
</
desti
>

20318 <
bOfft
>13</bitOffset>

20319 <
bWidth
>1</bitWidth>

20320 </
fld
>

20321 <
fld
>

20322 <
me
>
CC4E
</name>

20323 <
desti
>
Ctu
/
Com
 4 
ouut


20324 
ab
</
desti
>

20325 <
bOfft
>12</bitOffset>

20326 <
bWidth
>1</bitWidth>

20327 </
fld
>

20328 <
fld
>

20329 <
me
>
CC3NP
</name>

20330 <
desti
>
Ctu
/
Com
 3 
ouut


20331 
Pެy
</
desti
>

20332 <
bOfft
>11</bitOffset>

20333 <
bWidth
>1</bitWidth>

20334 </
fld
>

20335 <
fld
>

20336 <
me
>
CC3P
</name>

20337 <
desti
>
Ctu
/
Com
 3 
ouut


20338 
Pެy
</
desti
>

20339 <
bOfft
>9</bitOffset>

20340 <
bWidth
>1</bitWidth>

20341 </
fld
>

20342 <
fld
>

20343 <
me
>
CC3E
</name>

20344 <
desti
>
Ctu
/
Com
 3 
ouut


20345 
ab
</
desti
>

20346 <
bOfft
>8</bitOffset>

20347 <
bWidth
>1</bitWidth>

20348 </
fld
>

20349 <
fld
>

20350 <
me
>
CC2NP
</name>

20351 <
desti
>
Ctu
/
Com
 2 
ouut


20352 
Pެy
</
desti
>

20353 <
bOfft
>7</bitOffset>

20354 <
bWidth
>1</bitWidth>

20355 </
fld
>

20356 <
fld
>

20357 <
me
>
CC2P
</name>

20358 <
desti
>
Ctu
/
Com
 2 
ouut


20359 
Pެy
</
desti
>

20360 <
bOfft
>5</bitOffset>

20361 <
bWidth
>1</bitWidth>

20362 </
fld
>

20363 <
fld
>

20364 <
me
>
CC2E
</name>

20365 <
desti
>
Ctu
/
Com
 2 
ouut


20366 
ab
</
desti
>

20367 <
bOfft
>4</bitOffset>

20368 <
bWidth
>1</bitWidth>

20369 </
fld
>

20370 <
fld
>

20371 <
me
>
CC1NP
</name>

20372 <
desti
>
Ctu
/
Com
 1 
ouut


20373 
Pެy
</
desti
>

20374 <
bOfft
>3</bitOffset>

20375 <
bWidth
>1</bitWidth>

20376 </
fld
>

20377 <
fld
>

20378 <
me
>
CC1P
</name>

20379 <
desti
>
Ctu
/
Com
 1 
ouut


20380 
Pެy
</
desti
>

20381 <
bOfft
>1</bitOffset>

20382 <
bWidth
>1</bitWidth>

20383 </
fld
>

20384 <
fld
>

20385 <
me
>
CC1E
</name>

20386 <
desti
>
Ctu
/
Com
 1 
ouut


20387 
ab
</
desti
>

20388 <
bOfft
>0</bitOffset>

20389 <
bWidth
>1</bitWidth>

20390 </
fld
>

20391 </
flds
>

20394 <
me
>
CNT
</name>

20395 <
diyName
>
CNT
</displayName>

20396 <
desti
>
cou
</description>

20397 <
addssOfft
>0x24</addressOffset>

20398 <
size
>0x20</size>

20399 <
acss
>
ad
-
wre
</access>

20400 <
tVue
>0x00000000</resetValue>

20401 <
flds
>

20402 <
fld
>

20403 <
me
>
CNT_H
</name>

20404 <
desti
>
High
 
cou
 
vue
</description>

20405 <
bOfft
>16</bitOffset>

20406 <
bWidth
>16</bitWidth>

20407 </
fld
>

20408 <
fld
>

20409 <
me
>
CNT_L
</name>

20410 <
desti
>
Low
 
cou
 
vue
</description>

20411 <
bOfft
>0</bitOffset>

20412 <
bWidth
>16</bitWidth>

20413 </
fld
>

20414 </
flds
>

20417 <
me
>
PSC
</name>

20418 <
diyName
>
PSC
</displayName>

20419 <
desti
>
esr
</description>

20420 <
addssOfft
>0x28</addressOffset>

20421 <
size
>0x20</size>

20422 <
acss
>
ad
-
wre
</access>

20423 <
tVue
>0x0000</resetValue>

20424 <
flds
>

20425 <
fld
>

20426 <
me
>
PSC
</name>

20427 <
desti
>
Psr
 
vue
</description>

20428 <
bOfft
>0</bitOffset>

20429 <
bWidth
>16</bitWidth>

20430 </
fld
>

20431 </
flds
>

20434 <
me
>
ARR
</name>

20435 <
diyName
>
ARR
</displayName>

20436 <
desti
>auto-
ld
 </description>

20437 <
addssOfft
>0x2C</addressOffset>

20438 <
size
>0x20</size>

20439 <
acss
>
ad
-
wre
</access>

20440 <
tVue
>0x00000000</resetValue>

20441 <
flds
>

20442 <
fld
>

20443 <
me
>
ARR_H
</name>

20444 <
desti
>
High
 
Auto
-
ld
 
vue
</description>

20445 <
bOfft
>16</bitOffset>

20446 <
bWidth
>16</bitWidth>

20447 </
fld
>

20448 <
fld
>

20449 <
me
>
ARR_L
</name>

20450 <
desti
>
Low
 
Auto
-
ld
 
vue
</description>

20451 <
bOfft
>0</bitOffset>

20452 <
bWidth
>16</bitWidth>

20453 </
fld
>

20454 </
flds
>

20457 <
me
>
CCR1
</name>

20458 <
diyName
>
CCR1
</displayName>

20459 <
desti
>
u
/
com
 1</description>

20460 <
addssOfft
>0x34</addressOffset>

20461 <
size
>0x20</size>

20462 <
acss
>
ad
-
wre
</access>

20463 <
tVue
>0x00000000</resetValue>

20464 <
flds
>

20465 <
fld
>

20466 <
me
>
CCR1_H
</name>

20467 <
desti
>
High
 
Ctu
/
Com
 1

20468 
vue
</
desti
>

20469 <
bOfft
>16</bitOffset>

20470 <
bWidth
>16</bitWidth>

20471 </
fld
>

20472 <
fld
>

20473 <
me
>
CCR1_L
</name>

20474 <
desti
>
Low
 
Ctu
/
Com
 1

20475 
vue
</
desti
>

20476 <
bOfft
>0</bitOffset>

20477 <
bWidth
>16</bitWidth>

20478 </
fld
>

20479 </
flds
>

20482 <
me
>
CCR2
</name>

20483 <
diyName
>
CCR2
</displayName>

20484 <
desti
>
u
/
com
 2</description>

20485 <
addssOfft
>0x38</addressOffset>

20486 <
size
>0x20</size>

20487 <
acss
>
ad
-
wre
</access>

20488 <
tVue
>0x00000000</resetValue>

20489 <
flds
>

20490 <
fld
>

20491 <
me
>
CCR2_H
</name>

20492 <
desti
>
High
 
Ctu
/
Com
 2

20493 
vue
</
desti
>

20494 <
bOfft
>16</bitOffset>

20495 <
bWidth
>16</bitWidth>

20496 </
fld
>

20497 <
fld
>

20498 <
me
>
CCR2_L
</name>

20499 <
desti
>
Low
 
Ctu
/
Com
 2

20500 
vue
</
desti
>

20501 <
bOfft
>0</bitOffset>

20502 <
bWidth
>16</bitWidth>

20503 </
fld
>

20504 </
flds
>

20507 <
me
>
CCR3
</name>

20508 <
diyName
>
CCR3
</displayName>

20509 <
desti
>
u
/
com
 3</description>

20510 <
addssOfft
>0x3C</addressOffset>

20511 <
size
>0x20</size>

20512 <
acss
>
ad
-
wre
</access>

20513 <
tVue
>0x00000000</resetValue>

20514 <
flds
>

20515 <
fld
>

20516 <
me
>
CCR3_H
</name>

20517 <
desti
>
High
 
Ctu
/
Com
 
vue
</description>

20518 <
bOfft
>16</bitOffset>

20519 <
bWidth
>16</bitWidth>

20520 </
fld
>

20521 <
fld
>

20522 <
me
>
CCR3_L
</name>

20523 <
desti
>
Low
 
Ctu
/
Com
 
vue
</description>

20524 <
bOfft
>0</bitOffset>

20525 <
bWidth
>16</bitWidth>

20526 </
fld
>

20527 </
flds
>

20530 <
me
>
CCR4
</name>

20531 <
diyName
>
CCR4
</displayName>

20532 <
desti
>
u
/
com
 4</description>

20533 <
addssOfft
>0x40</addressOffset>

20534 <
size
>0x20</size>

20535 <
acss
>
ad
-
wre
</access>

20536 <
tVue
>0x00000000</resetValue>

20537 <
flds
>

20538 <
fld
>

20539 <
me
>
CCR4_H
</name>

20540 <
desti
>
High
 
Ctu
/
Com
 
vue
</description>

20541 <
bOfft
>16</bitOffset>

20542 <
bWidth
>16</bitWidth>

20543 </
fld
>

20544 <
fld
>

20545 <
me
>
CCR4_L
</name>

20546 <
desti
>
Low
 
Ctu
/
Com
 
vue
</description>

20547 <
bOfft
>0</bitOffset>

20548 <
bWidth
>16</bitWidth>

20549 </
fld
>

20550 </
flds
>

20553 <
me
>
DCR
</name>

20554 <
diyName
>
DCR
</displayName>

20555 <
desti
>
DMA
 
cڌ
 </description>

20556 <
addssOfft
>0x48</addressOffset>

20557 <
size
>0x20</size>

20558 <
acss
>
ad
-
wre
</access>

20559 <
tVue
>0x0000</resetValue>

20560 <
flds
>

20561 <
fld
>

20562 <
me
>
DBL
</name>

20563 <
desti
>
DMA
 
bur
 
ngth
</description>

20564 <
bOfft
>8</bitOffset>

20565 <
bWidth
>5</bitWidth>

20566 </
fld
>

20567 <
fld
>

20568 <
me
>
DBA
</name>

20569 <
desti
>
DMA
 
ba
 
addss
</description>

20570 <
bOfft
>0</bitOffset>

20571 <
bWidth
>5</bitWidth>

20572 </
fld
>

20573 </
flds
>

20576 <
me
>
DMAR
</name>

20577 <
diyName
>
DMAR
</displayName>

20578 <
desti
>
DMA
 
addss
 
fu
 
sr
</description>

20579 <
addssOfft
>0x4C</addressOffset>

20580 <
size
>0x20</size>

20581 <
acss
>
ad
-
wre
</access>

20582 <
tVue
>0x0000</resetValue>

20583 <
flds
>

20584 <
fld
>

20585 <
me
>
DMAB
</name>

20586 <
desti
>
DMA
 
bur


20587 
acss
</
desti
>

20588 <
bOfft
>0</bitOffset>

20589 <
bWidth
>16</bitWidth>

20590 </
fld
>

20591 </
flds
>

20594 <
me
>
OR
</name>

20595 <
diyName
>
OR
</displayName>

20596 <
desti
>
TIM5
 
ti
 </description>

20597 <
addssOfft
>0x50</addressOffset>

20598 <
size
>0x20</size>

20599 <
acss
>
ad
-
wre
</access>

20600 <
tVue
>0x0000</resetValue>

20601 <
flds
>

20602 <
fld
>

20603 <
me
>
IT4_RMP
</name>

20604 <
desti
>
Tim
 
Iut
 4 
m
</description>

20605 <
bOfft
>6</bitOffset>

20606 <
bWidth
>2</bitWidth>

20607 </
fld
>

20608 </
flds
>

20610 </
gis
>

20611 </
rh
>

20612 <
rh
>

20613 <
me
>
TIM9
</name>

20614 <
desti
>
G
 
puo
 
tims
</description>

20615 <
groupName
>
TIM
</groupName>

20616 <
baAddss
>0x40014000</baseAddress>

20617 <
addssBlock
>

20618 <
offt
>0x0</offset>

20619 <
size
>0x400</size>

20620 <
uge
>
gis
</usage>

20621 </
addssBlock
>

20622 <
u
>

20623 <
me
>
TIM1_BRK_TIM9_IRQ
</name>

20624 <
desti
>
TIM1
 
Bak
 
u
 
d
 
TIM9
 
glob


20625 
u
</
desti
>

20626 <
vue
>24</value>

20627 </
u
>

20628 <
gis
>

20630 <
me
>
CR1
</name>

20631 <
diyName
>
CR1
</displayName>

20632 <
desti
>
cڌ
 1</description>

20633 <
addssOfft
>0x0</addressOffset>

20634 <
size
>0x20</size>

20635 <
acss
>
ad
-
wre
</access>

20636 <
tVue
>0x0000</resetValue>

20637 <
flds
>

20638 <
fld
>

20639 <
me
>
CKD
</name>

20640 <
desti
>
Clock
 
divisi
</description>

20641 <
bOfft
>8</bitOffset>

20642 <
bWidth
>2</bitWidth>

20643 </
fld
>

20644 <
fld
>

20645 <
me
>
ARPE
</name>

20646 <
desti
>
Auto
-
ld
 
d
 
ab
</description>

20647 <
bOfft
>7</bitOffset>

20648 <
bWidth
>1</bitWidth>

20649 </
fld
>

20650 <
fld
>

20651 <
me
>
OPM
</name>

20652 <
desti
>
O
-
pul
 
mode
</description>

20653 <
bOfft
>3</bitOffset>

20654 <
bWidth
>1</bitWidth>

20655 </
fld
>

20656 <
fld
>

20657 <
me
>
URS
</name>

20658 <
desti
>
Upde
 
que
 
sour
</description>

20659 <
bOfft
>2</bitOffset>

20660 <
bWidth
>1</bitWidth>

20661 </
fld
>

20662 <
fld
>

20663 <
me
>
UDIS
</name>

20664 <
desti
>
Upde
 
dib
</description>

20665 <
bOfft
>1</bitOffset>

20666 <
bWidth
>1</bitWidth>

20667 </
fld
>

20668 <
fld
>

20669 <
me
>
CEN
</name>

20670 <
desti
>
Cou
 
ab
</description>

20671 <
bOfft
>0</bitOffset>

20672 <
bWidth
>1</bitWidth>

20673 </
fld
>

20674 </
flds
>

20677 <
me
>
CR2
</name>

20678 <
diyName
>
CR2
</displayName>

20679 <
desti
>
cڌ
 2</description>

20680 <
addssOfft
>0x4</addressOffset>

20681 <
size
>0x20</size>

20682 <
acss
>
ad
-
wre
</access>

20683 <
tVue
>0x0000</resetValue>

20684 <
flds
>

20685 <
fld
>

20686 <
me
>
MMS
</name>

20687 <
desti
>
Ma
 
mode
 
i
</description>

20688 <
bOfft
>4</bitOffset>

20689 <
bWidth
>3</bitWidth>

20690 </
fld
>

20691 </
flds
>

20694 <
me
>
SMCR
</name>

20695 <
diyName
>
SMCR
</displayName>

20696 <
desti
>
ave
 
mode
 
cڌ
 </description>

20697 <
addssOfft
>0x8</addressOffset>

20698 <
size
>0x20</size>

20699 <
acss
>
ad
-
wre
</access>

20700 <
tVue
>0x0000</resetValue>

20701 <
flds
>

20702 <
fld
>

20703 <
me
>
MSM
</name>

20704 <
desti
>
Ma
/
Sve
 
mode
</description>

20705 <
bOfft
>7</bitOffset>

20706 <
bWidth
>1</bitWidth>

20707 </
fld
>

20708 <
fld
>

20709 <
me
>
TS
</name>

20710 <
desti
>
Trigg
 
i
</description>

20711 <
bOfft
>4</bitOffset>

20712 <
bWidth
>3</bitWidth>

20713 </
fld
>

20714 <
fld
>

20715 <
me
>
SMS
</name>

20716 <
desti
>
Sve
 
mode
 
i
</description>

20717 <
bOfft
>0</bitOffset>

20718 <
bWidth
>3</bitWidth>

20719 </
fld
>

20720 </
flds
>

20723 <
me
>
DIER
</name>

20724 <
diyName
>
DIER
</displayName>

20725 <
desti
>
DMA
/
Iru
 
ab
 </description>

20726 <
addssOfft
>0xC</addressOffset>

20727 <
size
>0x20</size>

20728 <
acss
>
ad
-
wre
</access>

20729 <
tVue
>0x0000</resetValue>

20730 <
flds
>

20731 <
fld
>

20732 <
me
>
TIE
</name>

20733 <
desti
>
Trigg
 
u
 
ab
</description>

20734 <
bOfft
>6</bitOffset>

20735 <
bWidth
>1</bitWidth>

20736 </
fld
>

20737 <
fld
>

20738 <
me
>
CC2IE
</name>

20739 <
desti
>
Ctu
/
Com
 2 
u


20740 
ab
</
desti
>

20741 <
bOfft
>2</bitOffset>

20742 <
bWidth
>1</bitWidth>

20743 </
fld
>

20744 <
fld
>

20745 <
me
>
CC1IE
</name>

20746 <
desti
>
Ctu
/
Com
 1 
u


20747 
ab
</
desti
>

20748 <
bOfft
>1</bitOffset>

20749 <
bWidth
>1</bitWidth>

20750 </
fld
>

20751 <
fld
>

20752 <
me
>
UIE
</name>

20753 <
desti
>
Upde
 
u
 
ab
</description>

20754 <
bOfft
>0</bitOffset>

20755 <
bWidth
>1</bitWidth>

20756 </
fld
>

20757 </
flds
>

20760 <
me
>
SR
</name>

20761 <
diyName
>
SR
</displayName>

20762 <
desti
>
us
 </description>

20763 <
addssOfft
>0x10</addressOffset>

20764 <
size
>0x20</size>

20765 <
acss
>
ad
-
wre
</access>

20766 <
tVue
>0x0000</resetValue>

20767 <
flds
>

20768 <
fld
>

20769 <
me
>
CC2OF
</name>

20770 <
desti
>
Ctu
/
com
 2 
ovu


20771 
ag
</
desti
>

20772 <
bOfft
>10</bitOffset>

20773 <
bWidth
>1</bitWidth>

20774 </
fld
>

20775 <
fld
>

20776 <
me
>
CC1OF
</name>

20777 <
desti
>
Ctu
/
Com
 1 
ovu


20778 
ag
</
desti
>

20779 <
bOfft
>9</bitOffset>

20780 <
bWidth
>1</bitWidth>

20781 </
fld
>

20782 <
fld
>

20783 <
me
>
TIF
</name>

20784 <
desti
>
Trigg
 
u
 
ag
</description>

20785 <
bOfft
>6</bitOffset>

20786 <
bWidth
>1</bitWidth>

20787 </
fld
>

20788 <
fld
>

20789 <
me
>
CC2IF
</name>

20790 <
desti
>
Ctu
/
Com
 2 
u


20791 
ag
</
desti
>

20792 <
bOfft
>2</bitOffset>

20793 <
bWidth
>1</bitWidth>

20794 </
fld
>

20795 <
fld
>

20796 <
me
>
CC1IF
</name>

20797 <
desti
>
Ctu
/
com
 1 
u


20798 
ag
</
desti
>

20799 <
bOfft
>1</bitOffset>

20800 <
bWidth
>1</bitWidth>

20801 </
fld
>

20802 <
fld
>

20803 <
me
>
UIF
</name>

20804 <
desti
>
Upde
 
u
 
ag
</description>

20805 <
bOfft
>0</bitOffset>

20806 <
bWidth
>1</bitWidth>

20807 </
fld
>

20808 </
flds
>

20811 <
me
>
EGR
</name>

20812 <
diyName
>
EGR
</displayName>

20813 <
desti
>
evt
 
gi
 </description>

20814 <
addssOfft
>0x14</addressOffset>

20815 <
size
>0x20</size>

20816 <
acss
>
wre
-
ly
</access>

20817 <
tVue
>0x0000</resetValue>

20818 <
flds
>

20819 <
fld
>

20820 <
me
>
TG
</name>

20821 <
desti
>
Trigg
 
gi
</description>

20822 <
bOfft
>6</bitOffset>

20823 <
bWidth
>1</bitWidth>

20824 </
fld
>

20825 <
fld
>

20826 <
me
>
CC2G
</name>

20827 <
desti
>
Ctu
/
com
 2

20828 
gi
</
desti
>

20829 <
bOfft
>2</bitOffset>

20830 <
bWidth
>1</bitWidth>

20831 </
fld
>

20832 <
fld
>

20833 <
me
>
CC1G
</name>

20834 <
desti
>
Ctu
/
com
 1

20835 
gi
</
desti
>

20836 <
bOfft
>1</bitOffset>

20837 <
bWidth
>1</bitWidth>

20838 </
fld
>

20839 <
fld
>

20840 <
me
>
UG
</name>

20841 <
desti
>
Upde
 
gi
</description>

20842 <
bOfft
>0</bitOffset>

20843 <
bWidth
>1</bitWidth>

20844 </
fld
>

20845 </
flds
>

20848 <
me
>
CCMR1_Ouut
</name>

20849 <
diyName
>
CCMR1_Ouut
</displayName>

20850 <
desti
>
u
/
com
 
mode
 1 (
ouut


20851 
mode
)</
desti
>

20852 <
addssOfft
>0x18</addressOffset>

20853 <
size
>0x20</size>

20854 <
acss
>
ad
-
wre
</access>

20855 <
tVue
>0x00000000</resetValue>

20856 <
flds
>

20857 <
fld
>

20858 <
me
>
OC2M
</name>

20859 <
desti
>
Ouut
 
Com
 2 
mode
</description>

20860 <
bOfft
>12</bitOffset>

20861 <
bWidth
>3</bitWidth>

20862 </
fld
>

20863 <
fld
>

20864 <
me
>
OC2PE
</name>

20865 <
desti
>
Ouut
 
Com
 2 
d


20866 
ab
</
desti
>

20867 <
bOfft
>11</bitOffset>

20868 <
bWidth
>1</bitWidth>

20869 </
fld
>

20870 <
fld
>

20871 <
me
>
OC2FE
</name>

20872 <
desti
>
Ouut
 
Com
 2 



20873 
ab
</
desti
>

20874 <
bOfft
>10</bitOffset>

20875 <
bWidth
>1</bitWidth>

20876 </
fld
>

20877 <
fld
>

20878 <
me
>
CC2S
</name>

20879 <
desti
>
Ctu
/
Com
 2

20880 
i
</
desti
>

20881 <
bOfft
>8</bitOffset>

20882 <
bWidth
>2</bitWidth>

20883 </
fld
>

20884 <
fld
>

20885 <
me
>
OC1M
</name>

20886 <
desti
>
Ouut
 
Com
 1 
mode
</description>

20887 <
bOfft
>4</bitOffset>

20888 <
bWidth
>3</bitWidth>

20889 </
fld
>

20890 <
fld
>

20891 <
me
>
OC1PE
</name>

20892 <
desti
>
Ouut
 
Com
 1 
d


20893 
ab
</
desti
>

20894 <
bOfft
>3</bitOffset>

20895 <
bWidth
>1</bitWidth>

20896 </
fld
>

20897 <
fld
>

20898 <
me
>
OC1FE
</name>

20899 <
desti
>
Ouut
 
Com
 1 



20900 
ab
</
desti
>

20901 <
bOfft
>2</bitOffset>

20902 <
bWidth
>1</bitWidth>

20903 </
fld
>

20904 <
fld
>

20905 <
me
>
CC1S
</name>

20906 <
desti
>
Ctu
/
Com
 1

20907 
i
</
desti
>

20908 <
bOfft
>0</bitOffset>

20909 <
bWidth
>2</bitWidth>

20910 </
fld
>

20911 </
flds
>

20914 <
me
>
CCMR1_Iut
</name>

20915 <
diyName
>
CCMR1_Iut
</displayName>

20916 <
desti
>
u
/
com
 
mode
 1 (
put


20917 
mode
)</
desti
>

20918 <
eRegi
>
CCMR1_Ouut
</alternateRegister>

20919 <
addssOfft
>0x18</addressOffset>

20920 <
size
>0x20</size>

20921 <
acss
>
ad
-
wre
</access>

20922 <
tVue
>0x00000000</resetValue>

20923 <
flds
>

20924 <
fld
>

20925 <
me
>
IC2F
</name>

20926 <
desti
>
Iut
 
u
 2 
fr
</description>

20927 <
bOfft
>12</bitOffset>

20928 <
bWidth
>3</bitWidth>

20929 </
fld
>

20930 <
fld
>

20931 <
me
>
IC2PCS
</name>

20932 <
desti
>
Iut
 
u
 2 
esr
</description>

20933 <
bOfft
>10</bitOffset>

20934 <
bWidth
>2</bitWidth>

20935 </
fld
>

20936 <
fld
>

20937 <
me
>
CC2S
</name>

20938 <
desti
>
Ctu
/
Com
 2

20939 
i
</
desti
>

20940 <
bOfft
>8</bitOffset>

20941 <
bWidth
>2</bitWidth>

20942 </
fld
>

20943 <
fld
>

20944 <
me
>
IC1F
</name>

20945 <
desti
>
Iut
 
u
 1 
fr
</description>

20946 <
bOfft
>4</bitOffset>

20947 <
bWidth
>3</bitWidth>

20948 </
fld
>

20949 <
fld
>

20950 <
me
>
ICPCS
</name>

20951 <
desti
>
Iut
 
u
 1 
esr
</description>

20952 <
bOfft
>2</bitOffset>

20953 <
bWidth
>2</bitWidth>

20954 </
fld
>

20955 <
fld
>

20956 <
me
>
CC1S
</name>

20957 <
desti
>
Ctu
/
Com
 1

20958 
i
</
desti
>

20959 <
bOfft
>0</bitOffset>

20960 <
bWidth
>2</bitWidth>

20961 </
fld
>

20962 </
flds
>

20965 <
me
>
CCER
</name>

20966 <
diyName
>
CCER
</displayName>

20967 <
desti
>
u
/
com
 
ab


20968 </
desti
>

20969 <
addssOfft
>0x20</addressOffset>

20970 <
size
>0x20</size>

20971 <
acss
>
ad
-
wre
</access>

20972 <
tVue
>0x0000</resetValue>

20973 <
flds
>

20974 <
fld
>

20975 <
me
>
CC2NP
</name>

20976 <
desti
>
Ctu
/
Com
 2 
ouut


20977 
Pެy
</
desti
>

20978 <
bOfft
>7</bitOffset>

20979 <
bWidth
>1</bitWidth>

20980 </
fld
>

20981 <
fld
>

20982 <
me
>
CC2P
</name>

20983 <
desti
>
Ctu
/
Com
 2 
ouut


20984 
Pެy
</
desti
>

20985 <
bOfft
>5</bitOffset>

20986 <
bWidth
>1</bitWidth>

20987 </
fld
>

20988 <
fld
>

20989 <
me
>
CC2E
</name>

20990 <
desti
>
Ctu
/
Com
 2 
ouut


20991 
ab
</
desti
>

20992 <
bOfft
>4</bitOffset>

20993 <
bWidth
>1</bitWidth>

20994 </
fld
>

20995 <
fld
>

20996 <
me
>
CC1NP
</name>

20997 <
desti
>
Ctu
/
Com
 1 
ouut


20998 
Pެy
</
desti
>

20999 <
bOfft
>3</bitOffset>

21000 <
bWidth
>1</bitWidth>

21001 </
fld
>

21002 <
fld
>

21003 <
me
>
CC1P
</name>

21004 <
desti
>
Ctu
/
Com
 1 
ouut


21005 
Pެy
</
desti
>

21006 <
bOfft
>1</bitOffset>

21007 <
bWidth
>1</bitWidth>

21008 </
fld
>

21009 <
fld
>

21010 <
me
>
CC1E
</name>

21011 <
desti
>
Ctu
/
Com
 1 
ouut


21012 
ab
</
desti
>

21013 <
bOfft
>0</bitOffset>

21014 <
bWidth
>1</bitWidth>

21015 </
fld
>

21016 </
flds
>

21019 <
me
>
CNT
</name>

21020 <
diyName
>
CNT
</displayName>

21021 <
desti
>
cou
</description>

21022 <
addssOfft
>0x24</addressOffset>

21023 <
size
>0x20</size>

21024 <
acss
>
ad
-
wre
</access>

21025 <
tVue
>0x00000000</resetValue>

21026 <
flds
>

21027 <
fld
>

21028 <
me
>
CNT
</name>

21029 <
desti
>
cou
 
vue
</description>

21030 <
bOfft
>0</bitOffset>

21031 <
bWidth
>16</bitWidth>

21032 </
fld
>

21033 </
flds
>

21036 <
me
>
PSC
</name>

21037 <
diyName
>
PSC
</displayName>

21038 <
desti
>
esr
</description>

21039 <
addssOfft
>0x28</addressOffset>

21040 <
size
>0x20</size>

21041 <
acss
>
ad
-
wre
</access>

21042 <
tVue
>0x0000</resetValue>

21043 <
flds
>

21044 <
fld
>

21045 <
me
>
PSC
</name>

21046 <
desti
>
Psr
 
vue
</description>

21047 <
bOfft
>0</bitOffset>

21048 <
bWidth
>16</bitWidth>

21049 </
fld
>

21050 </
flds
>

21053 <
me
>
ARR
</name>

21054 <
diyName
>
ARR
</displayName>

21055 <
desti
>auto-
ld
 </description>

21056 <
addssOfft
>0x2C</addressOffset>

21057 <
size
>0x20</size>

21058 <
acss
>
ad
-
wre
</access>

21059 <
tVue
>0x00000000</resetValue>

21060 <
flds
>

21061 <
fld
>

21062 <
me
>
ARR
</name>

21063 <
desti
>
Auto
-
ld
 
vue
</description>

21064 <
bOfft
>0</bitOffset>

21065 <
bWidth
>16</bitWidth>

21066 </
fld
>

21067 </
flds
>

21070 <
me
>
CCR1
</name>

21071 <
diyName
>
CCR1
</displayName>

21072 <
desti
>
u
/
com
 1</description>

21073 <
addssOfft
>0x34</addressOffset>

21074 <
size
>0x20</size>

21075 <
acss
>
ad
-
wre
</access>

21076 <
tVue
>0x00000000</resetValue>

21077 <
flds
>

21078 <
fld
>

21079 <
me
>
CCR1
</name>

21080 <
desti
>
Ctu
/
Com
 1 
vue
</description>

21081 <
bOfft
>0</bitOffset>

21082 <
bWidth
>16</bitWidth>

21083 </
fld
>

21084 </
flds
>

21087 <
me
>
CCR2
</name>

21088 <
diyName
>
CCR2
</displayName>

21089 <
desti
>
u
/
com
 2</description>

21090 <
addssOfft
>0x38</addressOffset>

21091 <
size
>0x20</size>

21092 <
acss
>
ad
-
wre
</access>

21093 <
tVue
>0x00000000</resetValue>

21094 <
flds
>

21095 <
fld
>

21096 <
me
>
CCR2
</name>

21097 <
desti
>
Ctu
/
Com
 2 
vue
</description>

21098 <
bOfft
>0</bitOffset>

21099 <
bWidth
>16</bitWidth>

21100 </
fld
>

21101 </
flds
>

21103 </
gis
>

21104 </
rh
>

21105 <
rh
 
divedFrom
="TIM9">

21106 <
me
>
TIM12
</name>

21107 <
baAddss
>0x40001800</baseAddress>

21108 <
u
>

21109 <
me
>
TIM8_BRK_TIM12_IRQ
</name>

21110 <
desti
>
TIM8
 
Bak
 
u
 
d
 
TIM12
 
glob


21111 
u
</
desti
>

21112 <
vue
>43</value>

21113 </
u
>

21114 </
rh
>

21115 <
rh
>

21116 <
me
>
TIM10
</name>

21117 <
desti
>
G
-
puo
-
tims
</description>

21118 <
groupName
>
TIM
</groupName>

21119 <
baAddss
>0x40014400</baseAddress>

21120 <
addssBlock
>

21121 <
offt
>0x0</offset>

21122 <
size
>0x400</size>

21123 <
uge
>
gis
</usage>

21124 </
addssBlock
>

21125 <
u
>

21126 <
me
>
TIM1_UP_TIM10_IRQ
</name>

21127 <
desti
>
TIM1
 
Upde
 
u
 
d
 
TIM10
 
glob


21128 
u
</
desti
>

21129 <
vue
>25</value>

21130 </
u
>

21131 <
gis
>

21133 <
me
>
CR1
</name>

21134 <
diyName
>
CR1
</displayName>

21135 <
desti
>
cڌ
 1</description>

21136 <
addssOfft
>0x0</addressOffset>

21137 <
size
>0x20</size>

21138 <
acss
>
ad
-
wre
</access>

21139 <
tVue
>0x0000</resetValue>

21140 <
flds
>

21141 <
fld
>

21142 <
me
>
CKD
</name>

21143 <
desti
>
Clock
 
divisi
</description>

21144 <
bOfft
>8</bitOffset>

21145 <
bWidth
>2</bitWidth>

21146 </
fld
>

21147 <
fld
>

21148 <
me
>
ARPE
</name>

21149 <
desti
>
Auto
-
ld
 
d
 
ab
</description>

21150 <
bOfft
>7</bitOffset>

21151 <
bWidth
>1</bitWidth>

21152 </
fld
>

21153 <
fld
>

21154 <
me
>
URS
</name>

21155 <
desti
>
Upde
 
que
 
sour
</description>

21156 <
bOfft
>2</bitOffset>

21157 <
bWidth
>1</bitWidth>

21158 </
fld
>

21159 <
fld
>

21160 <
me
>
UDIS
</name>

21161 <
desti
>
Upde
 
dib
</description>

21162 <
bOfft
>1</bitOffset>

21163 <
bWidth
>1</bitWidth>

21164 </
fld
>

21165 <
fld
>

21166 <
me
>
CEN
</name>

21167 <
desti
>
Cou
 
ab
</description>

21168 <
bOfft
>0</bitOffset>

21169 <
bWidth
>1</bitWidth>

21170 </
fld
>

21171 </
flds
>

21174 <
me
>
DIER
</name>

21175 <
diyName
>
DIER
</displayName>

21176 <
desti
>
DMA
/
Iru
 
ab
 </description>

21177 <
addssOfft
>0xC</addressOffset>

21178 <
size
>0x20</size>

21179 <
acss
>
ad
-
wre
</access>

21180 <
tVue
>0x0000</resetValue>

21181 <
flds
>

21182 <
fld
>

21183 <
me
>
CC1IE
</name>

21184 <
desti
>
Ctu
/
Com
 1 
u


21185 
ab
</
desti
>

21186 <
bOfft
>1</bitOffset>

21187 <
bWidth
>1</bitWidth>

21188 </
fld
>

21189 <
fld
>

21190 <
me
>
UIE
</name>

21191 <
desti
>
Upde
 
u
 
ab
</description>

21192 <
bOfft
>0</bitOffset>

21193 <
bWidth
>1</bitWidth>

21194 </
fld
>

21195 </
flds
>

21198 <
me
>
SR
</name>

21199 <
diyName
>
SR
</displayName>

21200 <
desti
>
us
 </description>

21201 <
addssOfft
>0x10</addressOffset>

21202 <
size
>0x20</size>

21203 <
acss
>
ad
-
wre
</access>

21204 <
tVue
>0x0000</resetValue>

21205 <
flds
>

21206 <
fld
>

21207 <
me
>
CC1OF
</name>

21208 <
desti
>
Ctu
/
Com
 1 
ovu


21209 
ag
</
desti
>

21210 <
bOfft
>9</bitOffset>

21211 <
bWidth
>1</bitWidth>

21212 </
fld
>

21213 <
fld
>

21214 <
me
>
CC1IF
</name>

21215 <
desti
>
Ctu
/
com
 1 
u


21216 
ag
</
desti
>

21217 <
bOfft
>1</bitOffset>

21218 <
bWidth
>1</bitWidth>

21219 </
fld
>

21220 <
fld
>

21221 <
me
>
UIF
</name>

21222 <
desti
>
Upde
 
u
 
ag
</description>

21223 <
bOfft
>0</bitOffset>

21224 <
bWidth
>1</bitWidth>

21225 </
fld
>

21226 </
flds
>

21229 <
me
>
EGR
</name>

21230 <
diyName
>
EGR
</displayName>

21231 <
desti
>
evt
 
gi
 </description>

21232 <
addssOfft
>0x14</addressOffset>

21233 <
size
>0x20</size>

21234 <
acss
>
wre
-
ly
</access>

21235 <
tVue
>0x0000</resetValue>

21236 <
flds
>

21237 <
fld
>

21238 <
me
>
CC1G
</name>

21239 <
desti
>
Ctu
/
com
 1

21240 
gi
</
desti
>

21241 <
bOfft
>1</bitOffset>

21242 <
bWidth
>1</bitWidth>

21243 </
fld
>

21244 <
fld
>

21245 <
me
>
UG
</name>

21246 <
desti
>
Upde
 
gi
</description>

21247 <
bOfft
>0</bitOffset>

21248 <
bWidth
>1</bitWidth>

21249 </
fld
>

21250 </
flds
>

21253 <
me
>
CCMR1_Ouut
</name>

21254 <
diyName
>
CCMR1_Ouut
</displayName>

21255 <
desti
>
u
/
com
 
mode
 1 (
ouut


21256 
mode
)</
desti
>

21257 <
addssOfft
>0x18</addressOffset>

21258 <
size
>0x20</size>

21259 <
acss
>
ad
-
wre
</access>

21260 <
tVue
>0x00000000</resetValue>

21261 <
flds
>

21262 <
fld
>

21263 <
me
>
OC1M
</name>

21264 <
desti
>
Ouut
 
Com
 1 
mode
</description>

21265 <
bOfft
>4</bitOffset>

21266 <
bWidth
>3</bitWidth>

21267 </
fld
>

21268 <
fld
>

21269 <
me
>
OC1PE
</name>

21270 <
desti
>
Ouut
 
Com
 1 
d


21271 
ab
</
desti
>

21272 <
bOfft
>3</bitOffset>

21273 <
bWidth
>1</bitWidth>

21274 </
fld
>

21275 <
fld
>

21276 <
me
>
OC1FE
</name>

21277 <
desti
>
Ouut
 
Com
 1 



21278 
ab
</
desti
>

21279 <
bOfft
>2</bitOffset>

21280 <
bWidth
>1</bitWidth>

21281 </
fld
>

21282 <
fld
>

21283 <
me
>
CC1S
</name>

21284 <
desti
>
Ctu
/
Com
 1

21285 
i
</
desti
>

21286 <
bOfft
>0</bitOffset>

21287 <
bWidth
>2</bitWidth>

21288 </
fld
>

21289 </
flds
>

21292 <
me
>
CCMR1_Iut
</name>

21293 <
diyName
>
CCMR1_Iut
</displayName>

21294 <
desti
>
u
/
com
 
mode
 1 (
put


21295 
mode
)</
desti
>

21296 <
eRegi
>
CCMR1_Ouut
</alternateRegister>

21297 <
addssOfft
>0x18</addressOffset>

21298 <
size
>0x20</size>

21299 <
acss
>
ad
-
wre
</access>

21300 <
tVue
>0x00000000</resetValue>

21301 <
flds
>

21302 <
fld
>

21303 <
me
>
IC1F
</name>

21304 <
desti
>
Iut
 
u
 1 
fr
</description>

21305 <
bOfft
>4</bitOffset>

21306 <
bWidth
>4</bitWidth>

21307 </
fld
>

21308 <
fld
>

21309 <
me
>
ICPCS
</name>

21310 <
desti
>
Iut
 
u
 1 
esr
</description>

21311 <
bOfft
>2</bitOffset>

21312 <
bWidth
>2</bitWidth>

21313 </
fld
>

21314 <
fld
>

21315 <
me
>
CC1S
</name>

21316 <
desti
>
Ctu
/
Com
 1

21317 
i
</
desti
>

21318 <
bOfft
>0</bitOffset>

21319 <
bWidth
>2</bitWidth>

21320 </
fld
>

21321 </
flds
>

21324 <
me
>
CCER
</name>

21325 <
diyName
>
CCER
</displayName>

21326 <
desti
>
u
/
com
 
ab


21327 </
desti
>

21328 <
addssOfft
>0x20</addressOffset>

21329 <
size
>0x20</size>

21330 <
acss
>
ad
-
wre
</access>

21331 <
tVue
>0x0000</resetValue>

21332 <
flds
>

21333 <
fld
>

21334 <
me
>
CC1NP
</name>

21335 <
desti
>
Ctu
/
Com
 1 
ouut


21336 
Pެy
</
desti
>

21337 <
bOfft
>3</bitOffset>

21338 <
bWidth
>1</bitWidth>

21339 </
fld
>

21340 <
fld
>

21341 <
me
>
CC1P
</name>

21342 <
desti
>
Ctu
/
Com
 1 
ouut


21343 
Pެy
</
desti
>

21344 <
bOfft
>1</bitOffset>

21345 <
bWidth
>1</bitWidth>

21346 </
fld
>

21347 <
fld
>

21348 <
me
>
CC1E
</name>

21349 <
desti
>
Ctu
/
Com
 1 
ouut


21350 
ab
</
desti
>

21351 <
bOfft
>0</bitOffset>

21352 <
bWidth
>1</bitWidth>

21353 </
fld
>

21354 </
flds
>

21357 <
me
>
CNT
</name>

21358 <
diyName
>
CNT
</displayName>

21359 <
desti
>
cou
</description>

21360 <
addssOfft
>0x24</addressOffset>

21361 <
size
>0x20</size>

21362 <
acss
>
ad
-
wre
</access>

21363 <
tVue
>0x00000000</resetValue>

21364 <
flds
>

21365 <
fld
>

21366 <
me
>
CNT
</name>

21367 <
desti
>
cou
 
vue
</description>

21368 <
bOfft
>0</bitOffset>

21369 <
bWidth
>16</bitWidth>

21370 </
fld
>

21371 </
flds
>

21374 <
me
>
PSC
</name>

21375 <
diyName
>
PSC
</displayName>

21376 <
desti
>
esr
</description>

21377 <
addssOfft
>0x28</addressOffset>

21378 <
size
>0x20</size>

21379 <
acss
>
ad
-
wre
</access>

21380 <
tVue
>0x0000</resetValue>

21381 <
flds
>

21382 <
fld
>

21383 <
me
>
PSC
</name>

21384 <
desti
>
Psr
 
vue
</description>

21385 <
bOfft
>0</bitOffset>

21386 <
bWidth
>16</bitWidth>

21387 </
fld
>

21388 </
flds
>

21391 <
me
>
ARR
</name>

21392 <
diyName
>
ARR
</displayName>

21393 <
desti
>auto-
ld
 </description>

21394 <
addssOfft
>0x2C</addressOffset>

21395 <
size
>0x20</size>

21396 <
acss
>
ad
-
wre
</access>

21397 <
tVue
>0x00000000</resetValue>

21398 <
flds
>

21399 <
fld
>

21400 <
me
>
ARR
</name>

21401 <
desti
>
Auto
-
ld
 
vue
</description>

21402 <
bOfft
>0</bitOffset>

21403 <
bWidth
>16</bitWidth>

21404 </
fld
>

21405 </
flds
>

21408 <
me
>
CCR1
</name>

21409 <
diyName
>
CCR1
</displayName>

21410 <
desti
>
u
/
com
 1</description>

21411 <
addssOfft
>0x34</addressOffset>

21412 <
size
>0x20</size>

21413 <
acss
>
ad
-
wre
</access>

21414 <
tVue
>0x00000000</resetValue>

21415 <
flds
>

21416 <
fld
>

21417 <
me
>
CCR1
</name>

21418 <
desti
>
Ctu
/
Com
 1 
vue
</description>

21419 <
bOfft
>0</bitOffset>

21420 <
bWidth
>16</bitWidth>

21421 </
fld
>

21422 </
flds
>

21424 </
gis
>

21425 </
rh
>

21426 <
rh
 
divedFrom
="TIM10">

21427 <
me
>
TIM13
</name>

21428 <
baAddss
>0x40001C00</baseAddress>

21429 <
u
>

21430 <
me
>
TIM8_UP_TIM13_IRQ
</name>

21431 <
desti
>
TIM8
 
Upde
 
u
 
d
 
TIM13
 
glob


21432 
u
</
desti
>

21433 <
vue
>44</value>

21434 </
u
>

21435 </
rh
>

21436 <
rh
 
divedFrom
="TIM10">

21437 <
me
>
TIM14
</name>

21438 <
baAddss
>0x40002000</baseAddress>

21439 <
u
>

21440 <
me
>
TIM8_TRG_COM_TIM14_IRQ
</name>

21441 <
desti
>
TIM8
 
Trigg
 
d
 
Commuti
 
us
nd

21442 
TIM14
 
glob
 
u
</
desti
>

21443 <
vue
>45</value>

21444 </
u
>

21445 </
rh
>

21446 <
rh
>

21447 <
me
>
TIM11
</name>

21448 <
desti
>
G
-
puo
-
tims
</description>

21449 <
groupName
>
TIM
</groupName>

21450 <
baAddss
>0x40014800</baseAddress>

21451 <
addssBlock
>

21452 <
offt
>0x0</offset>

21453 <
size
>0x400</size>

21454 <
uge
>
gis
</usage>

21455 </
addssBlock
>

21456 <
u
>

21457 <
me
>
TIM1_TRG_COM_TIM11_IRQ
</name>

21458 <
desti
>
TIM1
 
Trigg
 
d
 
Commuti
 
us
nd

21459 
TIM11
 
glob
 
u
</
desti
>

21460 <
vue
>26</value>

21461 </
u
>

21462 <
gis
>

21464 <
me
>
CR1
</name>

21465 <
diyName
>
CR1
</displayName>

21466 <
desti
>
cڌ
 1</description>

21467 <
addssOfft
>0x0</addressOffset>

21468 <
size
>0x20</size>

21469 <
acss
>
ad
-
wre
</access>

21470 <
tVue
>0x0000</resetValue>

21471 <
flds
>

21472 <
fld
>

21473 <
me
>
CKD
</name>

21474 <
desti
>
Clock
 
divisi
</description>

21475 <
bOfft
>8</bitOffset>

21476 <
bWidth
>2</bitWidth>

21477 </
fld
>

21478 <
fld
>

21479 <
me
>
ARPE
</name>

21480 <
desti
>
Auto
-
ld
 
d
 
ab
</description>

21481 <
bOfft
>7</bitOffset>

21482 <
bWidth
>1</bitWidth>

21483 </
fld
>

21484 <
fld
>

21485 <
me
>
URS
</name>

21486 <
desti
>
Upde
 
que
 
sour
</description>

21487 <
bOfft
>2</bitOffset>

21488 <
bWidth
>1</bitWidth>

21489 </
fld
>

21490 <
fld
>

21491 <
me
>
UDIS
</name>

21492 <
desti
>
Upde
 
dib
</description>

21493 <
bOfft
>1</bitOffset>

21494 <
bWidth
>1</bitWidth>

21495 </
fld
>

21496 <
fld
>

21497 <
me
>
CEN
</name>

21498 <
desti
>
Cou
 
ab
</description>

21499 <
bOfft
>0</bitOffset>

21500 <
bWidth
>1</bitWidth>

21501 </
fld
>

21502 </
flds
>

21505 <
me
>
DIER
</name>

21506 <
diyName
>
DIER
</displayName>

21507 <
desti
>
DMA
/
Iru
 
ab
 </description>

21508 <
addssOfft
>0xC</addressOffset>

21509 <
size
>0x20</size>

21510 <
acss
>
ad
-
wre
</access>

21511 <
tVue
>0x0000</resetValue>

21512 <
flds
>

21513 <
fld
>

21514 <
me
>
CC1IE
</name>

21515 <
desti
>
Ctu
/
Com
 1 
u


21516 
ab
</
desti
>

21517 <
bOfft
>1</bitOffset>

21518 <
bWidth
>1</bitWidth>

21519 </
fld
>

21520 <
fld
>

21521 <
me
>
UIE
</name>

21522 <
desti
>
Upde
 
u
 
ab
</description>

21523 <
bOfft
>0</bitOffset>

21524 <
bWidth
>1</bitWidth>

21525 </
fld
>

21526 </
flds
>

21529 <
me
>
SR
</name>

21530 <
diyName
>
SR
</displayName>

21531 <
desti
>
us
 </description>

21532 <
addssOfft
>0x10</addressOffset>

21533 <
size
>0x20</size>

21534 <
acss
>
ad
-
wre
</access>

21535 <
tVue
>0x0000</resetValue>

21536 <
flds
>

21537 <
fld
>

21538 <
me
>
CC1OF
</name>

21539 <
desti
>
Ctu
/
Com
 1 
ovu


21540 
ag
</
desti
>

21541 <
bOfft
>9</bitOffset>

21542 <
bWidth
>1</bitWidth>

21543 </
fld
>

21544 <
fld
>

21545 <
me
>
CC1IF
</name>

21546 <
desti
>
Ctu
/
com
 1 
u


21547 
ag
</
desti
>

21548 <
bOfft
>1</bitOffset>

21549 <
bWidth
>1</bitWidth>

21550 </
fld
>

21551 <
fld
>

21552 <
me
>
UIF
</name>

21553 <
desti
>
Upde
 
u
 
ag
</description>

21554 <
bOfft
>0</bitOffset>

21555 <
bWidth
>1</bitWidth>

21556 </
fld
>

21557 </
flds
>

21560 <
me
>
EGR
</name>

21561 <
diyName
>
EGR
</displayName>

21562 <
desti
>
evt
 
gi
 </description>

21563 <
addssOfft
>0x14</addressOffset>

21564 <
size
>0x20</size>

21565 <
acss
>
wre
-
ly
</access>

21566 <
tVue
>0x0000</resetValue>

21567 <
flds
>

21568 <
fld
>

21569 <
me
>
CC1G
</name>

21570 <
desti
>
Ctu
/
com
 1

21571 
gi
</
desti
>

21572 <
bOfft
>1</bitOffset>

21573 <
bWidth
>1</bitWidth>

21574 </
fld
>

21575 <
fld
>

21576 <
me
>
UG
</name>

21577 <
desti
>
Upde
 
gi
</description>

21578 <
bOfft
>0</bitOffset>

21579 <
bWidth
>1</bitWidth>

21580 </
fld
>

21581 </
flds
>

21584 <
me
>
CCMR1_Ouut
</name>

21585 <
diyName
>
CCMR1_Ouut
</displayName>

21586 <
desti
>
u
/
com
 
mode
 1 (
ouut


21587 
mode
)</
desti
>

21588 <
addssOfft
>0x18</addressOffset>

21589 <
size
>0x20</size>

21590 <
acss
>
ad
-
wre
</access>

21591 <
tVue
>0x00000000</resetValue>

21592 <
flds
>

21593 <
fld
>

21594 <
me
>
OC1M
</name>

21595 <
desti
>
Ouut
 
Com
 1 
mode
</description>

21596 <
bOfft
>4</bitOffset>

21597 <
bWidth
>3</bitWidth>

21598 </
fld
>

21599 <
fld
>

21600 <
me
>
OC1PE
</name>

21601 <
desti
>
Ouut
 
Com
 1 
d


21602 
ab
</
desti
>

21603 <
bOfft
>3</bitOffset>

21604 <
bWidth
>1</bitWidth>

21605 </
fld
>

21606 <
fld
>

21607 <
me
>
OC1FE
</name>

21608 <
desti
>
Ouut
 
Com
 1 



21609 
ab
</
desti
>

21610 <
bOfft
>2</bitOffset>

21611 <
bWidth
>1</bitWidth>

21612 </
fld
>

21613 <
fld
>

21614 <
me
>
CC1S
</name>

21615 <
desti
>
Ctu
/
Com
 1

21616 
i
</
desti
>

21617 <
bOfft
>0</bitOffset>

21618 <
bWidth
>2</bitWidth>

21619 </
fld
>

21620 </
flds
>

21623 <
me
>
CCMR1_Iut
</name>

21624 <
diyName
>
CCMR1_Iut
</displayName>

21625 <
desti
>
u
/
com
 
mode
 1 (
put


21626 
mode
)</
desti
>

21627 <
eRegi
>
CCMR1_Ouut
</alternateRegister>

21628 <
addssOfft
>0x18</addressOffset>

21629 <
size
>0x20</size>

21630 <
acss
>
ad
-
wre
</access>

21631 <
tVue
>0x00000000</resetValue>

21632 <
flds
>

21633 <
fld
>

21634 <
me
>
IC1F
</name>

21635 <
desti
>
Iut
 
u
 1 
fr
</description>

21636 <
bOfft
>4</bitOffset>

21637 <
bWidth
>4</bitWidth>

21638 </
fld
>

21639 <
fld
>

21640 <
me
>
ICPCS
</name>

21641 <
desti
>
Iut
 
u
 1 
esr
</description>

21642 <
bOfft
>2</bitOffset>

21643 <
bWidth
>2</bitWidth>

21644 </
fld
>

21645 <
fld
>

21646 <
me
>
CC1S
</name>

21647 <
desti
>
Ctu
/
Com
 1

21648 
i
</
desti
>

21649 <
bOfft
>0</bitOffset>

21650 <
bWidth
>2</bitWidth>

21651 </
fld
>

21652 </
flds
>

21655 <
me
>
CCER
</name>

21656 <
diyName
>
CCER
</displayName>

21657 <
desti
>
u
/
com
 
ab


21658 </
desti
>

21659 <
addssOfft
>0x20</addressOffset>

21660 <
size
>0x20</size>

21661 <
acss
>
ad
-
wre
</access>

21662 <
tVue
>0x0000</resetValue>

21663 <
flds
>

21664 <
fld
>

21665 <
me
>
CC1NP
</name>

21666 <
desti
>
Ctu
/
Com
 1 
ouut


21667 
Pެy
</
desti
>

21668 <
bOfft
>3</bitOffset>

21669 <
bWidth
>1</bitWidth>

21670 </
fld
>

21671 <
fld
>

21672 <
me
>
CC1P
</name>

21673 <
desti
>
Ctu
/
Com
 1 
ouut


21674 
Pެy
</
desti
>

21675 <
bOfft
>1</bitOffset>

21676 <
bWidth
>1</bitWidth>

21677 </
fld
>

21678 <
fld
>

21679 <
me
>
CC1E
</name>

21680 <
desti
>
Ctu
/
Com
 1 
ouut


21681 
ab
</
desti
>

21682 <
bOfft
>0</bitOffset>

21683 <
bWidth
>1</bitWidth>

21684 </
fld
>

21685 </
flds
>

21688 <
me
>
CNT
</name>

21689 <
diyName
>
CNT
</displayName>

21690 <
desti
>
cou
</description>

21691 <
addssOfft
>0x24</addressOffset>

21692 <
size
>0x20</size>

21693 <
acss
>
ad
-
wre
</access>

21694 <
tVue
>0x00000000</resetValue>

21695 <
flds
>

21696 <
fld
>

21697 <
me
>
CNT
</name>

21698 <
desti
>
cou
 
vue
</description>

21699 <
bOfft
>0</bitOffset>

21700 <
bWidth
>16</bitWidth>

21701 </
fld
>

21702 </
flds
>

21705 <
me
>
PSC
</name>

21706 <
diyName
>
PSC
</displayName>

21707 <
desti
>
esr
</description>

21708 <
addssOfft
>0x28</addressOffset>

21709 <
size
>0x20</size>

21710 <
acss
>
ad
-
wre
</access>

21711 <
tVue
>0x0000</resetValue>

21712 <
flds
>

21713 <
fld
>

21714 <
me
>
PSC
</name>

21715 <
desti
>
Psr
 
vue
</description>

21716 <
bOfft
>0</bitOffset>

21717 <
bWidth
>16</bitWidth>

21718 </
fld
>

21719 </
flds
>

21722 <
me
>
ARR
</name>

21723 <
diyName
>
ARR
</displayName>

21724 <
desti
>auto-
ld
 </description>

21725 <
addssOfft
>0x2C</addressOffset>

21726 <
size
>0x20</size>

21727 <
acss
>
ad
-
wre
</access>

21728 <
tVue
>0x00000000</resetValue>

21729 <
flds
>

21730 <
fld
>

21731 <
me
>
ARR
</name>

21732 <
desti
>
Auto
-
ld
 
vue
</description>

21733 <
bOfft
>0</bitOffset>

21734 <
bWidth
>16</bitWidth>

21735 </
fld
>

21736 </
flds
>

21739 <
me
>
CCR1
</name>

21740 <
diyName
>
CCR1
</displayName>

21741 <
desti
>
u
/
com
 1</description>

21742 <
addssOfft
>0x34</addressOffset>

21743 <
size
>0x20</size>

21744 <
acss
>
ad
-
wre
</access>

21745 <
tVue
>0x00000000</resetValue>

21746 <
flds
>

21747 <
fld
>

21748 <
me
>
CCR1
</name>

21749 <
desti
>
Ctu
/
Com
 1 
vue
</description>

21750 <
bOfft
>0</bitOffset>

21751 <
bWidth
>16</bitWidth>

21752 </
fld
>

21753 </
flds
>

21756 <
me
>
OR
</name>

21757 <
diyName
>
OR
</displayName>

21758 <
desti
>
ti
 </description>

21759 <
addssOfft
>0x50</addressOffset>

21760 <
size
>0x20</size>

21761 <
acss
>
ad
-
wre
</access>

21762 <
tVue
>0x00000000</resetValue>

21763 <
flds
>

21764 <
fld
>

21765 <
me
>
RMP
</name>

21766 <
desti
>
Iut
 1 
mpg


21767 
by
</
desti
>

21768 <
bOfft
>0</bitOffset>

21769 <
bWidth
>2</bitWidth>

21770 </
fld
>

21771 </
flds
>

21773 </
gis
>

21774 </
rh
>

21775 <
rh
>

21776 <
me
>
TIM6
</name>

21777 <
desti
>
Basic
 
tims
</description>

21778 <
groupName
>
TIM
</groupName>

21779 <
baAddss
>0x40001000</baseAddress>

21780 <
addssBlock
>

21781 <
offt
>0x0</offset>

21782 <
size
>0x400</size>

21783 <
uge
>
gis
</usage>

21784 </
addssBlock
>

21785 <
u
>

21786 <
me
>
TIM6_DAC_IRQ
</name>

21787 <
desti
>
TIM6
 
glob
 
u
, 
DAC1
 
d
 
DAC2
 
undrun


21788 
r
 
u
</
desti
>

21789 <
vue
>54</value>

21790 </
u
>

21791 <
gis
>

21793 <
me
>
CR1
</name>

21794 <
diyName
>
CR1
</displayName>

21795 <
desti
>
cڌ
 1</description>

21796 <
addssOfft
>0x0</addressOffset>

21797 <
size
>0x20</size>

21798 <
acss
>
ad
-
wre
</access>

21799 <
tVue
>0x0000</resetValue>

21800 <
flds
>

21801 <
fld
>

21802 <
me
>
ARPE
</name>

21803 <
desti
>
Auto
-
ld
 
d
 
ab
</description>

21804 <
bOfft
>7</bitOffset>

21805 <
bWidth
>1</bitWidth>

21806 </
fld
>

21807 <
fld
>

21808 <
me
>
OPM
</name>

21809 <
desti
>
O
-
pul
 
mode
</description>

21810 <
bOfft
>3</bitOffset>

21811 <
bWidth
>1</bitWidth>

21812 </
fld
>

21813 <
fld
>

21814 <
me
>
URS
</name>

21815 <
desti
>
Upde
 
que
 
sour
</description>

21816 <
bOfft
>2</bitOffset>

21817 <
bWidth
>1</bitWidth>

21818 </
fld
>

21819 <
fld
>

21820 <
me
>
UDIS
</name>

21821 <
desti
>
Upde
 
dib
</description>

21822 <
bOfft
>1</bitOffset>

21823 <
bWidth
>1</bitWidth>

21824 </
fld
>

21825 <
fld
>

21826 <
me
>
CEN
</name>

21827 <
desti
>
Cou
 
ab
</description>

21828 <
bOfft
>0</bitOffset>

21829 <
bWidth
>1</bitWidth>

21830 </
fld
>

21831 </
flds
>

21834 <
me
>
CR2
</name>

21835 <
diyName
>
CR2
</displayName>

21836 <
desti
>
cڌ
 2</description>

21837 <
addssOfft
>0x4</addressOffset>

21838 <
size
>0x20</size>

21839 <
acss
>
ad
-
wre
</access>

21840 <
tVue
>0x0000</resetValue>

21841 <
flds
>

21842 <
fld
>

21843 <
me
>
MMS
</name>

21844 <
desti
>
Ma
 
mode
 
i
</description>

21845 <
bOfft
>4</bitOffset>

21846 <
bWidth
>3</bitWidth>

21847 </
fld
>

21848 </
flds
>

21851 <
me
>
DIER
</name>

21852 <
diyName
>
DIER
</displayName>

21853 <
desti
>
DMA
/
Iru
 
ab
 </description>

21854 <
addssOfft
>0xC</addressOffset>

21855 <
size
>0x20</size>

21856 <
acss
>
ad
-
wre
</access>

21857 <
tVue
>0x0000</resetValue>

21858 <
flds
>

21859 <
fld
>

21860 <
me
>
UDE
</name>

21861 <
desti
>
Upde
 
DMA
 
que
 
ab
</description>

21862 <
bOfft
>8</bitOffset>

21863 <
bWidth
>1</bitWidth>

21864 </
fld
>

21865 <
fld
>

21866 <
me
>
UIE
</name>

21867 <
desti
>
Upde
 
u
 
ab
</description>

21868 <
bOfft
>0</bitOffset>

21869 <
bWidth
>1</bitWidth>

21870 </
fld
>

21871 </
flds
>

21874 <
me
>
SR
</name>

21875 <
diyName
>
SR
</displayName>

21876 <
desti
>
us
 </description>

21877 <
addssOfft
>0x10</addressOffset>

21878 <
size
>0x20</size>

21879 <
acss
>
ad
-
wre
</access>

21880 <
tVue
>0x0000</resetValue>

21881 <
flds
>

21882 <
fld
>

21883 <
me
>
UIF
</name>

21884 <
desti
>
Upde
 
u
 
ag
</description>

21885 <
bOfft
>0</bitOffset>

21886 <
bWidth
>1</bitWidth>

21887 </
fld
>

21888 </
flds
>

21891 <
me
>
EGR
</name>

21892 <
diyName
>
EGR
</displayName>

21893 <
desti
>
evt
 
gi
 </description>

21894 <
addssOfft
>0x14</addressOffset>

21895 <
size
>0x20</size>

21896 <
acss
>
wre
-
ly
</access>

21897 <
tVue
>0x0000</resetValue>

21898 <
flds
>

21899 <
fld
>

21900 <
me
>
UG
</name>

21901 <
desti
>
Upde
 
gi
</description>

21902 <
bOfft
>0</bitOffset>

21903 <
bWidth
>1</bitWidth>

21904 </
fld
>

21905 </
flds
>

21908 <
me
>
CNT
</name>

21909 <
diyName
>
CNT
</displayName>

21910 <
desti
>
cou
</description>

21911 <
addssOfft
>0x24</addressOffset>

21912 <
size
>0x20</size>

21913 <
acss
>
ad
-
wre
</access>

21914 <
tVue
>0x00000000</resetValue>

21915 <
flds
>

21916 <
fld
>

21917 <
me
>
CNT
</name>

21918 <
desti
>
Low
 
cou
 
vue
</description>

21919 <
bOfft
>0</bitOffset>

21920 <
bWidth
>16</bitWidth>

21921 </
fld
>

21922 </
flds
>

21925 <
me
>
PSC
</name>

21926 <
diyName
>
PSC
</displayName>

21927 <
desti
>
esr
</description>

21928 <
addssOfft
>0x28</addressOffset>

21929 <
size
>0x20</size>

21930 <
acss
>
ad
-
wre
</access>

21931 <
tVue
>0x0000</resetValue>

21932 <
flds
>

21933 <
fld
>

21934 <
me
>
PSC
</name>

21935 <
desti
>
Psr
 
vue
</description>

21936 <
bOfft
>0</bitOffset>

21937 <
bWidth
>16</bitWidth>

21938 </
fld
>

21939 </
flds
>

21942 <
me
>
ARR
</name>

21943 <
diyName
>
ARR
</displayName>

21944 <
desti
>auto-
ld
 </description>

21945 <
addssOfft
>0x2C</addressOffset>

21946 <
size
>0x20</size>

21947 <
acss
>
ad
-
wre
</access>

21948 <
tVue
>0x00000000</resetValue>

21949 <
flds
>

21950 <
fld
>

21951 <
me
>
ARR
</name>

21952 <
desti
>
Low
 
Auto
-
ld
 
vue
</description>

21953 <
bOfft
>0</bitOffset>

21954 <
bWidth
>16</bitWidth>

21955 </
fld
>

21956 </
flds
>

21958 </
gis
>

21959 </
rh
>

21960 <
rh
 
divedFrom
="TIM6">

21961 <
me
>
TIM7
</name>

21962 <
baAddss
>0x40001400</baseAddress>

21963 <
u
>

21964 <
me
>
TIM7_IRQ
</name>

21965 <
desti
>
TIM7
 
glob
 
u
</description>

21966 <
vue
>55</value>

21967 </
u
>

21968 </
rh
>

21969 <
rh
>

21970 <
me
>
Etht_MAC
</name>

21971 <
desti
>
Etht
: 
med
 
acss
 
cڌ


21972 (
MAC
)</
desti
>

21973 <
groupName
>
Etht
</groupName>

21974 <
baAddss
>0x40028000</baseAddress>

21975 <
addssBlock
>

21976 <
offt
>0x0</offset>

21977 <
size
>0x400</size>

21978 <
uge
>
gis
</usage>

21979 </
addssBlock
>

21980 <
u
>

21981 <
me
>
ETH_IRQ
</name>

21982 <
desti
>
Etht
 
glob
 
u
</description>

21983 <
vue
>61</value>

21984 </
u
>

21985 <
u
>

21986 <
me
>
ETH_WKUP_IRQ
</name>

21987 <
desti
>
Etht
 
Wakeup
 
through
 
EXTI
 
le


21988 
u
</
desti
>

21989 <
vue
>62</value>

21990 </
u
>

21991 <
gis
>

21993 <
me
>
MACCR
</name>

21994 <
diyName
>
MACCR
</displayName>

21995 <
desti
>
Etht
 
MAC
 
cfiguti


21996 </
desti
>

21997 <
addssOfft
>0x0</addressOffset>

21998 <
size
>0x20</size>

21999 <
acss
>
ad
-
wre
</access>

22000 <
tVue
>0x0008000</resetValue>

22001 <
flds
>

22002 <
fld
>

22003 <
me
>
RE
</name>

22004 <
desti
>
RE
</description>

22005 <
bOfft
>2</bitOffset>

22006 <
bWidth
>1</bitWidth>

22007 </
fld
>

22008 <
fld
>

22009 <
me
>
TE
</name>

22010 <
desti
>
TE
</description>

22011 <
bOfft
>3</bitOffset>

22012 <
bWidth
>1</bitWidth>

22013 </
fld
>

22014 <
fld
>

22015 <
me
>
DC
</name>

22016 <
desti
>
DC
</description>

22017 <
bOfft
>4</bitOffset>

22018 <
bWidth
>1</bitWidth>

22019 </
fld
>

22020 <
fld
>

22021 <
me
>
BL
</name>

22022 <
desti
>
BL
</description>

22023 <
bOfft
>5</bitOffset>

22024 <
bWidth
>2</bitWidth>

22025 </
fld
>

22026 <
fld
>

22027 <
me
>
APCS
</name>

22028 <
desti
>
APCS
</description>

22029 <
bOfft
>7</bitOffset>

22030 <
bWidth
>1</bitWidth>

22031 </
fld
>

22032 <
fld
>

22033 <
me
>
RD
</name>

22034 <
desti
>
RD
</description>

22035 <
bOfft
>9</bitOffset>

22036 <
bWidth
>1</bitWidth>

22037 </
fld
>

22038 <
fld
>

22039 <
me
>
IPCO
</name>

22040 <
desti
>
IPCO
</description>

22041 <
bOfft
>10</bitOffset>

22042 <
bWidth
>1</bitWidth>

22043 </
fld
>

22044 <
fld
>

22045 <
me
>
DM
</name>

22046 <
desti
>
DM
</description>

22047 <
bOfft
>11</bitOffset>

22048 <
bWidth
>1</bitWidth>

22049 </
fld
>

22050 <
fld
>

22051 <
me
>
LM
</name>

22052 <
desti
>
LM
</description>

22053 <
bOfft
>12</bitOffset>

22054 <
bWidth
>1</bitWidth>

22055 </
fld
>

22056 <
fld
>

22057 <
me
>
ROD
</name>

22058 <
desti
>
ROD
</description>

22059 <
bOfft
>13</bitOffset>

22060 <
bWidth
>1</bitWidth>

22061 </
fld
>

22062 <
fld
>

22063 <
me
>
FES
</name>

22064 <
desti
>
FES
</description>

22065 <
bOfft
>14</bitOffset>

22066 <
bWidth
>1</bitWidth>

22067 </
fld
>

22068 <
fld
>

22069 <
me
>
CSD
</name>

22070 <
desti
>
CSD
</description>

22071 <
bOfft
>16</bitOffset>

22072 <
bWidth
>1</bitWidth>

22073 </
fld
>

22074 <
fld
>

22075 <
me
>
IFG
</name>

22076 <
desti
>
IFG
</description>

22077 <
bOfft
>17</bitOffset>

22078 <
bWidth
>3</bitWidth>

22079 </
fld
>

22080 <
fld
>

22081 <
me
>
JD
</name>

22082 <
desti
>
JD
</description>

22083 <
bOfft
>22</bitOffset>

22084 <
bWidth
>1</bitWidth>

22085 </
fld
>

22086 <
fld
>

22087 <
me
>
WD
</name>

22088 <
desti
>
WD
</description>

22089 <
bOfft
>23</bitOffset>

22090 <
bWidth
>1</bitWidth>

22091 </
fld
>

22092 <
fld
>

22093 <
me
>
CSTF
</name>

22094 <
desti
>
CSTF
</description>

22095 <
bOfft
>25</bitOffset>

22096 <
bWidth
>1</bitWidth>

22097 </
fld
>

22098 </
flds
>

22101 <
me
>
MACFFR
</name>

22102 <
diyName
>
MACFFR
</displayName>

22103 <
desti
>
Etht
 
MAC
 
ame
 
fr


22104 </
desti
>

22105 <
addssOfft
>0x4</addressOffset>

22106 <
size
>0x20</size>

22107 <
acss
>
ad
-
wre
</access>

22108 <
tVue
>0x00000000</resetValue>

22109 <
flds
>

22110 <
fld
>

22111 <
me
>
PM
</name>

22112 <
desti
>
no
 desti 
avaab
</description>

22113 <
bOfft
>0</bitOffset>

22114 <
bWidth
>1</bitWidth>

22115 </
fld
>

22116 <
fld
>

22117 <
me
>
HU
</name>

22118 <
desti
>
no
 desti 
avaab
</description>

22119 <
bOfft
>1</bitOffset>

22120 <
bWidth
>1</bitWidth>

22121 </
fld
>

22122 <
fld
>

22123 <
me
>
HM
</name>

22124 <
desti
>
no
 desti 
avaab
</description>

22125 <
bOfft
>2</bitOffset>

22126 <
bWidth
>1</bitWidth>

22127 </
fld
>

22128 <
fld
>

22129 <
me
>
DAIF
</name>

22130 <
desti
>
no
 desti 
avaab
</description>

22131 <
bOfft
>3</bitOffset>

22132 <
bWidth
>1</bitWidth>

22133 </
fld
>

22134 <
fld
>

22135 <
me
>
RAM
</name>

22136 <
desti
>
no
 desti 
avaab
</description>

22137 <
bOfft
>4</bitOffset>

22138 <
bWidth
>1</bitWidth>

22139 </
fld
>

22140 <
fld
>

22141 <
me
>
BFD
</name>

22142 <
desti
>
no
 desti 
avaab
</description>

22143 <
bOfft
>5</bitOffset>

22144 <
bWidth
>1</bitWidth>

22145 </
fld
>

22146 <
fld
>

22147 <
me
>
PCF
</name>

22148 <
desti
>
no
 desti 
avaab
</description>

22149 <
bOfft
>6</bitOffset>

22150 <
bWidth
>1</bitWidth>

22151 </
fld
>

22152 <
fld
>

22153 <
me
>
SAIF
</name>

22154 <
desti
>
no
 desti 
avaab
</description>

22155 <
bOfft
>7</bitOffset>

22156 <
bWidth
>1</bitWidth>

22157 </
fld
>

22158 <
fld
>

22159 <
me
>
SAF
</name>

22160 <
desti
>
no
 desti 
avaab
</description>

22161 <
bOfft
>8</bitOffset>

22162 <
bWidth
>1</bitWidth>

22163 </
fld
>

22164 <
fld
>

22165 <
me
>
HPF
</name>

22166 <
desti
>
no
 desti 
avaab
</description>

22167 <
bOfft
>9</bitOffset>

22168 <
bWidth
>1</bitWidth>

22169 </
fld
>

22170 <
fld
>

22171 <
me
>
RA
</name>

22172 <
desti
>
no
 desti 
avaab
</description>

22173 <
bOfft
>31</bitOffset>

22174 <
bWidth
>1</bitWidth>

22175 </
fld
>

22176 </
flds
>

22179 <
me
>
MACHTHR
</name>

22180 <
diyName
>
MACHTHR
</displayName>

22181 <
desti
>
Etht
 
MAC
 
hash
 
b
 
high


22182 </
desti
>

22183 <
addssOfft
>0x8</addressOffset>

22184 <
size
>0x20</size>

22185 <
acss
>
ad
-
wre
</access>

22186 <
tVue
>0x00000000</resetValue>

22187 <
flds
>

22188 <
fld
>

22189 <
me
>
HTH
</name>

22190 <
desti
>
no
 desti 
avaab
</description>

22191 <
bOfft
>0</bitOffset>

22192 <
bWidth
>32</bitWidth>

22193 </
fld
>

22194 </
flds
>

22197 <
me
>
MACHTLR
</name>

22198 <
diyName
>
MACHTLR
</displayName>

22199 <
desti
>
Etht
 
MAC
 
hash
 
b
 
low


22200 </
desti
>

22201 <
addssOfft
>0xC</addressOffset>

22202 <
size
>0x20</size>

22203 <
acss
>
ad
-
wre
</access>

22204 <
tVue
>0x00000000</resetValue>

22205 <
flds
>

22206 <
fld
>

22207 <
me
>
HTL
</name>

22208 <
desti
>
no
 desti 
avaab
</description>

22209 <
bOfft
>0</bitOffset>

22210 <
bWidth
>32</bitWidth>

22211 </
fld
>

22212 </
flds
>

22215 <
me
>
MACMIIAR
</name>

22216 <
diyName
>
MACMIIAR
</displayName>

22217 <
desti
>
Etht
 
MAC
 
MII
 
addss


22218 </
desti
>

22219 <
addssOfft
>0x10</addressOffset>

22220 <
size
>0x20</size>

22221 <
acss
>
ad
-
wre
</access>

22222 <
tVue
>0x00000000</resetValue>

22223 <
flds
>

22224 <
fld
>

22225 <
me
>
MB
</name>

22226 <
desti
>
no
 desti 
avaab
</description>

22227 <
bOfft
>0</bitOffset>

22228 <
bWidth
>1</bitWidth>

22229 </
fld
>

22230 <
fld
>

22231 <
me
>
MW
</name>

22232 <
desti
>
no
 desti 
avaab
</description>

22233 <
bOfft
>1</bitOffset>

22234 <
bWidth
>1</bitWidth>

22235 </
fld
>

22236 <
fld
>

22237 <
me
>
CR
</name>

22238 <
desti
>
no
 desti 
avaab
</description>

22239 <
bOfft
>2</bitOffset>

22240 <
bWidth
>3</bitWidth>

22241 </
fld
>

22242 <
fld
>

22243 <
me
>
MR
</name>

22244 <
desti
>
no
 desti 
avaab
</description>

22245 <
bOfft
>6</bitOffset>

22246 <
bWidth
>5</bitWidth>

22247 </
fld
>

22248 <
fld
>

22249 <
me
>
PA
</name>

22250 <
desti
>
no
 desti 
avaab
</description>

22251 <
bOfft
>11</bitOffset>

22252 <
bWidth
>5</bitWidth>

22253 </
fld
>

22254 </
flds
>

22257 <
me
>
MACMIIDR
</name>

22258 <
diyName
>
MACMIIDR
</displayName>

22259 <
desti
>
Etht
 
MAC
 
MII
 
da
 </description>

22260 <
addssOfft
>0x14</addressOffset>

22261 <
size
>0x20</size>

22262 <
acss
>
ad
-
wre
</access>

22263 <
tVue
>0x00000000</resetValue>

22264 <
flds
>

22265 <
fld
>

22266 <
me
>
TD
</name>

22267 <
desti
>
no
 desti 
avaab
</description>

22268 <
bOfft
>0</bitOffset>

22269 <
bWidth
>16</bitWidth>

22270 </
fld
>

22271 </
flds
>

22274 <
me
>
MACFCR
</name>

22275 <
diyName
>
MACFCR
</displayName>

22276 <
desti
>
Etht
 
MAC
 
ow
 
cڌ


22277 </
desti
>

22278 <
addssOfft
>0x18</addressOffset>

22279 <
size
>0x20</size>

22280 <
acss
>
ad
-
wre
</access>

22281 <
tVue
>0x00000000</resetValue>

22282 <
flds
>

22283 <
fld
>

22284 <
me
>
FCB
</name>

22285 <
desti
>
no
 desti 
avaab
</description>

22286 <
bOfft
>0</bitOffset>

22287 <
bWidth
>1</bitWidth>

22288 </
fld
>

22289 <
fld
>

22290 <
me
>
TFCE
</name>

22291 <
desti
>
no
 desti 
avaab
</description>

22292 <
bOfft
>1</bitOffset>

22293 <
bWidth
>1</bitWidth>

22294 </
fld
>

22295 <
fld
>

22296 <
me
>
RFCE
</name>

22297 <
desti
>
no
 desti 
avaab
</description>

22298 <
bOfft
>2</bitOffset>

22299 <
bWidth
>1</bitWidth>

22300 </
fld
>

22301 <
fld
>

22302 <
me
>
UPFD
</name>

22303 <
desti
>
no
 desti 
avaab
</description>

22304 <
bOfft
>3</bitOffset>

22305 <
bWidth
>1</bitWidth>

22306 </
fld
>

22307 <
fld
>

22308 <
me
>
PLT
</name>

22309 <
desti
>
no
 desti 
avaab
</description>

22310 <
bOfft
>4</bitOffset>

22311 <
bWidth
>2</bitWidth>

22312 </
fld
>

22313 <
fld
>

22314 <
me
>
ZQPD
</name>

22315 <
desti
>
no
 desti 
avaab
</description>

22316 <
bOfft
>7</bitOffset>

22317 <
bWidth
>1</bitWidth>

22318 </
fld
>

22319 <
fld
>

22320 <
me
>
PT
</name>

22321 <
desti
>
no
 desti 
avaab
</description>

22322 <
bOfft
>16</bitOffset>

22323 <
bWidth
>16</bitWidth>

22324 </
fld
>

22325 </
flds
>

22328 <
me
>
MACVLANTR
</name>

22329 <
diyName
>
MACVLANTR
</displayName>

22330 <
desti
>
Etht
 
MAC
 
VLAN
 
g
 </description>

22331 <
addssOfft
>0x1C</addressOffset>

22332 <
size
>0x20</size>

22333 <
acss
>
ad
-
wre
</access>

22334 <
tVue
>0x00000000</resetValue>

22335 <
flds
>

22336 <
fld
>

22337 <
me
>
VLANTI
</name>

22338 <
desti
>
no
 desti 
avaab
</description>

22339 <
bOfft
>0</bitOffset>

22340 <
bWidth
>16</bitWidth>

22341 </
fld
>

22342 <
fld
>

22343 <
me
>
VLANTC
</name>

22344 <
desti
>
no
 desti 
avaab
</description>

22345 <
bOfft
>16</bitOffset>

22346 <
bWidth
>1</bitWidth>

22347 </
fld
>

22348 </
flds
>

22351 <
me
>
MACPMTCSR
</name>

22352 <
diyName
>
MACPMTCSR
</displayName>

22353 <
desti
>
Etht
 
MAC
 
PMT
 
cڌ
 
d
 
us


22354 </
desti
>

22355 <
addssOfft
>0x2C</addressOffset>

22356 <
size
>0x20</size>

22357 <
acss
>
ad
-
wre
</access>

22358 <
tVue
>0x00000000</resetValue>

22359 <
flds
>

22360 <
fld
>

22361 <
me
>
PD
</name>

22362 <
desti
>
no
 desti 
avaab
</description>

22363 <
bOfft
>0</bitOffset>

22364 <
bWidth
>1</bitWidth>

22365 </
fld
>

22366 <
fld
>

22367 <
me
>
MPE
</name>

22368 <
desti
>
no
 desti 
avaab
</description>

22369 <
bOfft
>1</bitOffset>

22370 <
bWidth
>1</bitWidth>

22371 </
fld
>

22372 <
fld
>

22373 <
me
>
WFE
</name>

22374 <
desti
>
no
 desti 
avaab
</description>

22375 <
bOfft
>2</bitOffset>

22376 <
bWidth
>1</bitWidth>

22377 </
fld
>

22378 <
fld
>

22379 <
me
>
MPR
</name>

22380 <
desti
>
no
 desti 
avaab
</description>

22381 <
bOfft
>5</bitOffset>

22382 <
bWidth
>1</bitWidth>

22383 </
fld
>

22384 <
fld
>

22385 <
me
>
WFR
</name>

22386 <
desti
>
no
 desti 
avaab
</description>

22387 <
bOfft
>6</bitOffset>

22388 <
bWidth
>1</bitWidth>

22389 </
fld
>

22390 <
fld
>

22391 <
me
>
GU
</name>

22392 <
desti
>
no
 desti 
avaab
</description>

22393 <
bOfft
>9</bitOffset>

22394 <
bWidth
>1</bitWidth>

22395 </
fld
>

22396 <
fld
>

22397 <
me
>
WFFRPR
</name>

22398 <
desti
>
no
 desti 
avaab
</description>

22399 <
bOfft
>31</bitOffset>

22400 <
bWidth
>1</bitWidth>

22401 </
fld
>

22402 </
flds
>

22405 <
me
>
MACDBGR
</name>

22406 <
diyName
>
MACDBGR
</displayName>

22407 <
desti
>
Etht
 
MAC
 
debug
 </description>

22408 <
addssOfft
>0x34</addressOffset>

22409 <
size
>0x20</size>

22410 <
acss
>
ad
-
ly
</access>

22411 <
tVue
>0x00000000</resetValue>

22412 <
flds
>

22413 <
fld
>

22414 <
me
>
CR
</name>

22415 <
desti
>
CR
</description>

22416 <
bOfft
>0</bitOffset>

22417 <
bWidth
>1</bitWidth>

22418 </
fld
>

22419 <
fld
>

22420 <
me
>
CSR
</name>

22421 <
desti
>
CSR
</description>

22422 <
bOfft
>1</bitOffset>

22423 <
bWidth
>1</bitWidth>

22424 </
fld
>

22425 <
fld
>

22426 <
me
>
ROR
</name>

22427 <
desti
>
ROR
</description>

22428 <
bOfft
>2</bitOffset>

22429 <
bWidth
>1</bitWidth>

22430 </
fld
>

22431 <
fld
>

22432 <
me
>
MCF
</name>

22433 <
desti
>
MCF
</description>

22434 <
bOfft
>3</bitOffset>

22435 <
bWidth
>1</bitWidth>

22436 </
fld
>

22437 <
fld
>

22438 <
me
>
MCP
</name>

22439 <
desti
>
MCP
</description>

22440 <
bOfft
>4</bitOffset>

22441 <
bWidth
>1</bitWidth>

22442 </
fld
>

22443 <
fld
>

22444 <
me
>
MCFHP
</name>

22445 <
desti
>
MCFHP
</description>

22446 <
bOfft
>5</bitOffset>

22447 <
bWidth
>1</bitWidth>

22448 </
fld
>

22449 </
flds
>

22452 <
me
>
MACSR
</name>

22453 <
diyName
>
MACSR
</displayName>

22454 <
desti
>
Etht
 
MAC
 
u
 
us


22455 </
desti
>

22456 <
addssOfft
>0x38</addressOffset>

22457 <
size
>0x20</size>

22458 <
tVue
>0x00000000</resetValue>

22459 <
flds
>

22460 <
fld
>

22461 <
me
>
PMTS
</name>

22462 <
desti
>
no
 desti 
avaab
</description>

22463 <
bOfft
>3</bitOffset>

22464 <
bWidth
>1</bitWidth>

22465 <
acss
>
ad
-
ly
</access>

22466 </
fld
>

22467 <
fld
>

22468 <
me
>
MMCS
</name>

22469 <
desti
>
no
 desti 
avaab
</description>

22470 <
bOfft
>4</bitOffset>

22471 <
bWidth
>1</bitWidth>

22472 <
acss
>
ad
-
ly
</access>

22473 </
fld
>

22474 <
fld
>

22475 <
me
>
MMCRS
</name>

22476 <
desti
>
no
 desti 
avaab
</description>

22477 <
bOfft
>5</bitOffset>

22478 <
bWidth
>1</bitWidth>

22479 <
acss
>
ad
-
ly
</access>

22480 </
fld
>

22481 <
fld
>

22482 <
me
>
MMCTS
</name>

22483 <
desti
>
no
 desti 
avaab
</description>

22484 <
bOfft
>6</bitOffset>

22485 <
bWidth
>1</bitWidth>

22486 <
acss
>
ad
-
ly
</access>

22487 </
fld
>

22488 <
fld
>

22489 <
me
>
TSTS
</name>

22490 <
desti
>
no
 desti 
avaab
</description>

22491 <
bOfft
>9</bitOffset>

22492 <
bWidth
>1</bitWidth>

22493 <
acss
>
ad
-
wre
</access>

22494 </
fld
>

22495 </
flds
>

22498 <
me
>
MACIMR
</name>

22499 <
diyName
>
MACIMR
</displayName>

22500 <
desti
>
Etht
 
MAC
 
u
 
mask


22501 </
desti
>

22502 <
addssOfft
>0x3C</addressOffset>

22503 <
size
>0x20</size>

22504 <
acss
>
ad
-
wre
</access>

22505 <
tVue
>0x00000000</resetValue>

22506 <
flds
>

22507 <
fld
>

22508 <
me
>
PMTIM
</name>

22509 <
desti
>
no
 desti 
avaab
</description>

22510 <
bOfft
>3</bitOffset>

22511 <
bWidth
>1</bitWidth>

22512 </
fld
>

22513 <
fld
>

22514 <
me
>
TSTIM
</name>

22515 <
desti
>
no
 desti 
avaab
</description>

22516 <
bOfft
>9</bitOffset>

22517 <
bWidth
>1</bitWidth>

22518 </
fld
>

22519 </
flds
>

22522 <
me
>
MACA0HR
</name>

22523 <
diyName
>
MACA0HR
</displayName>

22524 <
desti
>
Etht
 
MAC
 
addss
 0 
high


22525 </
desti
>

22526 <
addssOfft
>0x40</addressOffset>

22527 <
size
>0x20</size>

22528 <
tVue
>0x0010FFFF</resetValue>

22529 <
flds
>

22530 <
fld
>

22531 <
me
>
MACA0H
</name>

22532 <
desti
>
MAC
 
addss0
 
high
</description>

22533 <
bOfft
>0</bitOffset>

22534 <
bWidth
>16</bitWidth>

22535 <
acss
>
ad
-
wre
</access>

22536 </
fld
>

22537 <
fld
>

22538 <
me
>
MO
</name>

22539 <
desti
>
Always
 1</description>

22540 <
bOfft
>31</bitOffset>

22541 <
bWidth
>1</bitWidth>

22542 <
acss
>
ad
-
ly
</access>

22543 </
fld
>

22544 </
flds
>

22547 <
me
>
MACA0LR
</name>

22548 <
diyName
>
MACA0LR
</displayName>

22549 <
desti
>
Etht
 
MAC
 
addss
 0 
low


22550 </
desti
>

22551 <
addssOfft
>0x44</addressOffset>

22552 <
size
>0x20</size>

22553 <
acss
>
ad
-
wre
</access>

22554 <
tVue
>0xFFFFFFFF</resetValue>

22555 <
flds
>

22556 <
fld
>

22557 <
me
>
MACA0L
</name>

22558 <
desti
>0</description>

22559 <
bOfft
>0</bitOffset>

22560 <
bWidth
>32</bitWidth>

22561 </
fld
>

22562 </
flds
>

22565 <
me
>
MACA1HR
</name>

22566 <
diyName
>
MACA1HR
</displayName>

22567 <
desti
>
Etht
 
MAC
 
addss
 1 
high


22568 </
desti
>

22569 <
addssOfft
>0x48</addressOffset>

22570 <
size
>0x20</size>

22571 <
acss
>
ad
-
wre
</access>

22572 <
tVue
>0x0000FFFF</resetValue>

22573 <
flds
>

22574 <
fld
>

22575 <
me
>
MACA1H
</name>

22576 <
desti
>
no
 desti 
avaab
</description>

22577 <
bOfft
>0</bitOffset>

22578 <
bWidth
>16</bitWidth>

22579 </
fld
>

22580 <
fld
>

22581 <
me
>
MBC
</name>

22582 <
desti
>
no
 desti 
avaab
</description>

22583 <
bOfft
>24</bitOffset>

22584 <
bWidth
>6</bitWidth>

22585 </
fld
>

22586 <
fld
>

22587 <
me
>
SA
</name>

22588 <
desti
>
no
 desti 
avaab
</description>

22589 <
bOfft
>30</bitOffset>

22590 <
bWidth
>1</bitWidth>

22591 </
fld
>

22592 <
fld
>

22593 <
me
>
AE
</name>

22594 <
desti
>
no
 desti 
avaab
</description>

22595 <
bOfft
>31</bitOffset>

22596 <
bWidth
>1</bitWidth>

22597 </
fld
>

22598 </
flds
>

22601 <
me
>
MACA1LR
</name>

22602 <
diyName
>
MACA1LR
</displayName>

22603 <
desti
>
Etht
 
MAC
 
addss1
 
low


22604 </
desti
>

22605 <
addssOfft
>0x4C</addressOffset>

22606 <
size
>0x20</size>

22607 <
acss
>
ad
-
wre
</access>

22608 <
tVue
>0xFFFFFFFF</resetValue>

22609 <
flds
>

22610 <
fld
>

22611 <
me
>
MACA1LR
</name>

22612 <
desti
>
no
 desti 
avaab
</description>

22613 <
bOfft
>0</bitOffset>

22614 <
bWidth
>32</bitWidth>

22615 </
fld
>

22616 </
flds
>

22619 <
me
>
MACA2HR
</name>

22620 <
diyName
>
MACA2HR
</displayName>

22621 <
desti
>
Etht
 
MAC
 
addss
 2 
high


22622 </
desti
>

22623 <
addssOfft
>0x50</addressOffset>

22624 <
size
>0x20</size>

22625 <
acss
>
ad
-
wre
</access>

22626 <
tVue
>0x0000FFFF</resetValue>

22627 <
flds
>

22628 <
fld
>

22629 <
me
>
MAC2AH
</name>

22630 <
desti
>
no
 desti 
avaab
</description>

22631 <
bOfft
>0</bitOffset>

22632 <
bWidth
>16</bitWidth>

22633 </
fld
>

22634 <
fld
>

22635 <
me
>
MBC
</name>

22636 <
desti
>
no
 desti 
avaab
</description>

22637 <
bOfft
>24</bitOffset>

22638 <
bWidth
>6</bitWidth>

22639 </
fld
>

22640 <
fld
>

22641 <
me
>
SA
</name>

22642 <
desti
>
no
 desti 
avaab
</description>

22643 <
bOfft
>30</bitOffset>

22644 <
bWidth
>1</bitWidth>

22645 </
fld
>

22646 <
fld
>

22647 <
me
>
AE
</name>

22648 <
desti
>
no
 desti 
avaab
</description>

22649 <
bOfft
>31</bitOffset>

22650 <
bWidth
>1</bitWidth>

22651 </
fld
>

22652 </
flds
>

22655 <
me
>
MACA2LR
</name>

22656 <
diyName
>
MACA2LR
</displayName>

22657 <
desti
>
Etht
 
MAC
 
addss
 2 
low


22658 </
desti
>

22659 <
addssOfft
>0x54</addressOffset>

22660 <
size
>0x20</size>

22661 <
acss
>
ad
-
wre
</access>

22662 <
tVue
>0xFFFFFFFF</resetValue>

22663 <
flds
>

22664 <
fld
>

22665 <
me
>
MACA2L
</name>

22666 <
desti
>
no
 desti 
avaab
</description>

22667 <
bOfft
>0</bitOffset>

22668 <
bWidth
>31</bitWidth>

22669 </
fld
>

22670 </
flds
>

22673 <
me
>
MACA3HR
</name>

22674 <
diyName
>
MACA3HR
</displayName>

22675 <
desti
>
Etht
 
MAC
 
addss
 3 
high


22676 </
desti
>

22677 <
addssOfft
>0x58</addressOffset>

22678 <
size
>0x20</size>

22679 <
acss
>
ad
-
wre
</access>

22680 <
tVue
>0x0000FFFF</resetValue>

22681 <
flds
>

22682 <
fld
>

22683 <
me
>
MACA3H
</name>

22684 <
desti
>
no
 desti 
avaab
</description>

22685 <
bOfft
>0</bitOffset>

22686 <
bWidth
>16</bitWidth>

22687 </
fld
>

22688 <
fld
>

22689 <
me
>
MBC
</name>

22690 <
desti
>
no
 desti 
avaab
</description>

22691 <
bOfft
>24</bitOffset>

22692 <
bWidth
>6</bitWidth>

22693 </
fld
>

22694 <
fld
>

22695 <
me
>
SA
</name>

22696 <
desti
>
no
 desti 
avaab
</description>

22697 <
bOfft
>30</bitOffset>

22698 <
bWidth
>1</bitWidth>

22699 </
fld
>

22700 <
fld
>

22701 <
me
>
AE
</name>

22702 <
desti
>
no
 desti 
avaab
</description>

22703 <
bOfft
>31</bitOffset>

22704 <
bWidth
>1</bitWidth>

22705 </
fld
>

22706 </
flds
>

22709 <
me
>
MACA3LR
</name>

22710 <
diyName
>
MACA3LR
</displayName>

22711 <
desti
>
Etht
 
MAC
 
addss
 3 
low


22712 </
desti
>

22713 <
addssOfft
>0x5C</addressOffset>

22714 <
size
>0x20</size>

22715 <
acss
>
ad
-
wre
</access>

22716 <
tVue
>0xFFFFFFFF</resetValue>

22717 <
flds
>

22718 <
fld
>

22719 <
me
>
MBCA3L
</name>

22720 <
desti
>
no
 desti 
avaab
</description>

22721 <
bOfft
>0</bitOffset>

22722 <
bWidth
>32</bitWidth>

22723 </
fld
>

22724 </
flds
>

22726 </
gis
>

22727 </
rh
>

22728 <
rh
>

22729 <
me
>
Etht_MMC
</name>

22730 <
desti
>
Etht
: 
MAC
 
magemt
 
cous
</description>

22731 <
groupName
>
Etht
</groupName>

22732 <
baAddss
>0x40028100</baseAddress>

22733 <
addssBlock
>

22734 <
offt
>0x0</offset>

22735 <
size
>0x400</size>

22736 <
uge
>
gis
</usage>

22737 </
addssBlock
>

22738 <
gis
>

22740 <
me
>
MMCCR
</name>

22741 <
diyName
>
MMCCR
</displayName>

22742 <
desti
>
Etht
 
MMC
 
cڌ
 </description>

22743 <
addssOfft
>0x0</addressOffset>

22744 <
size
>0x20</size>

22745 <
acss
>
ad
-
wre
</access>

22746 <
tVue
>0x00000000</resetValue>

22747 <
flds
>

22748 <
fld
>

22749 <
me
>
CR
</name>

22750 <
desti
>
no
 desti 
avaab
</description>

22751 <
bOfft
>0</bitOffset>

22752 <
bWidth
>1</bitWidth>

22753 </
fld
>

22754 <
fld
>

22755 <
me
>
CSR
</name>

22756 <
desti
>
no
 desti 
avaab
</description>

22757 <
bOfft
>1</bitOffset>

22758 <
bWidth
>1</bitWidth>

22759 </
fld
>

22760 <
fld
>

22761 <
me
>
ROR
</name>

22762 <
desti
>
no
 desti 
avaab
</description>

22763 <
bOfft
>2</bitOffset>

22764 <
bWidth
>1</bitWidth>

22765 </
fld
>

22766 <
fld
>

22767 <
me
>
MCF
</name>

22768 <
desti
>
no
 desti 
avaab
</description>

22769 <
bOfft
>3</bitOffset>

22770 <
bWidth
>1</bitWidth>

22771 </
fld
>

22772 <
fld
>

22773 <
me
>
MCP
</name>

22774 <
desti
>
no
 desti 
avaab
</description>

22775 <
bOfft
>4</bitOffset>

22776 <
bWidth
>1</bitWidth>

22777 </
fld
>

22778 <
fld
>

22779 <
me
>
MCFHP
</name>

22780 <
desti
>
no
 desti 
avaab
</description>

22781 <
bOfft
>5</bitOffset>

22782 <
bWidth
>1</bitWidth>

22783 </
fld
>

22784 </
flds
>

22787 <
me
>
MMCRIR
</name>

22788 <
diyName
>
MMCRIR
</displayName>

22789 <
desti
>
Etht
 
MMC
 
ive
 
u


22790 </
desti
>

22791 <
addssOfft
>0x4</addressOffset>

22792 <
size
>0x20</size>

22793 <
acss
>
ad
-
wre
</access>

22794 <
tVue
>0x00000000</resetValue>

22795 <
flds
>

22796 <
fld
>

22797 <
me
>
RFCES
</name>

22798 <
desti
>
no
 desti 
avaab
</description>

22799 <
bOfft
>5</bitOffset>

22800 <
bWidth
>1</bitWidth>

22801 </
fld
>

22802 <
fld
>

22803 <
me
>
RFAES
</name>

22804 <
desti
>
no
 desti 
avaab
</description>

22805 <
bOfft
>6</bitOffset>

22806 <
bWidth
>1</bitWidth>

22807 </
fld
>

22808 <
fld
>

22809 <
me
>
RGUFS
</name>

22810 <
desti
>
no
 desti 
avaab
</description>

22811 <
bOfft
>17</bitOffset>

22812 <
bWidth
>1</bitWidth>

22813 </
fld
>

22814 </
flds
>

22817 <
me
>
MMCTIR
</name>

22818 <
diyName
>
MMCTIR
</displayName>

22819 <
desti
>
Etht
 
MMC
 
sm
 
u


22820 </
desti
>

22821 <
addssOfft
>0x8</addressOffset>

22822 <
size
>0x20</size>

22823 <
acss
>
ad
-
ly
</access>

22824 <
tVue
>0x00000000</resetValue>

22825 <
flds
>

22826 <
fld
>

22827 <
me
>
TGFSCS
</name>

22828 <
desti
>
no
 desti 
avaab
</description>

22829 <
bOfft
>14</bitOffset>

22830 <
bWidth
>1</bitWidth>

22831 </
fld
>

22832 <
fld
>

22833 <
me
>
TGFMSCS
</name>

22834 <
desti
>
no
 desti 
avaab
</description>

22835 <
bOfft
>15</bitOffset>

22836 <
bWidth
>1</bitWidth>

22837 </
fld
>

22838 <
fld
>

22839 <
me
>
TGFS
</name>

22840 <
desti
>
no
 desti 
avaab
</description>

22841 <
bOfft
>21</bitOffset>

22842 <
bWidth
>1</bitWidth>

22843 </
fld
>

22844 </
flds
>

22847 <
me
>
MMCRIMR
</name>

22848 <
diyName
>
MMCRIMR
</displayName>

22849 <
desti
>
Etht
 
MMC
 
ive
 
u
 
mask


22850 </
desti
>

22851 <
addssOfft
>0xC</addressOffset>

22852 <
size
>0x20</size>

22853 <
acss
>
ad
-
wre
</access>

22854 <
tVue
>0x00000000</resetValue>

22855 <
flds
>

22856 <
fld
>

22857 <
me
>
RFCEM
</name>

22858 <
desti
>
no
 desti 
avaab
</description>

22859 <
bOfft
>5</bitOffset>

22860 <
bWidth
>1</bitWidth>

22861 </
fld
>

22862 <
fld
>

22863 <
me
>
RFAEM
</name>

22864 <
desti
>
no
 desti 
avaab
</description>

22865 <
bOfft
>6</bitOffset>

22866 <
bWidth
>1</bitWidth>

22867 </
fld
>

22868 <
fld
>

22869 <
me
>
RGUFM
</name>

22870 <
desti
>
no
 desti 
avaab
</description>

22871 <
bOfft
>17</bitOffset>

22872 <
bWidth
>1</bitWidth>

22873 </
fld
>

22874 </
flds
>

22877 <
me
>
MMCTIMR
</name>

22878 <
diyName
>
MMCTIMR
</displayName>

22879 <
desti
>
Etht
 
MMC
 
sm
 
u
 
mask


22880 </
desti
>

22881 <
addssOfft
>0x10</addressOffset>

22882 <
size
>0x20</size>

22883 <
acss
>
ad
-
wre
</access>

22884 <
tVue
>0x00000000</resetValue>

22885 <
flds
>

22886 <
fld
>

22887 <
me
>
TGFSCM
</name>

22888 <
desti
>
no
 desti 
avaab
</description>

22889 <
bOfft
>14</bitOffset>

22890 <
bWidth
>1</bitWidth>

22891 </
fld
>

22892 <
fld
>

22893 <
me
>
TGFMSCM
</name>

22894 <
desti
>
no
 desti 
avaab
</description>

22895 <
bOfft
>15</bitOffset>

22896 <
bWidth
>1</bitWidth>

22897 </
fld
>

22898 <
fld
>

22899 <
me
>
TGFM
</name>

22900 <
desti
>
no
 desti 
avaab
</description>

22901 <
bOfft
>16</bitOffset>

22902 <
bWidth
>1</bitWidth>

22903 </
fld
>

22904 </
flds
>

22907 <
me
>
MMCTGFSCCR
</name>

22908 <
diyName
>
MMCTGFSCCR
</displayName>

22909 <
desti
>
Etht
 
MMC
 
smd
 
good
 
ames
 
a
 
a


22910 
sg
 
clisi
 
cou
</
desti
>

22911 <
addssOfft
>0x4C</addressOffset>

22912 <
size
>0x20</size>

22913 <
acss
>
ad
-
ly
</access>

22914 <
tVue
>0x00000000</resetValue>

22915 <
flds
>

22916 <
fld
>

22917 <
me
>
TGFSCC
</name>

22918 <
desti
>
no
 desti 
avaab
</description>

22919 <
bOfft
>0</bitOffset>

22920 <
bWidth
>32</bitWidth>

22921 </
fld
>

22922 </
flds
>

22925 <
me
>
MMCTGFMSCCR
</name>

22926 <
diyName
>
MMCTGFMSCCR
</displayName>

22927 <
desti
>
Etht
 
MMC
 
smd
 
good
 
ames
 
a


22928 
me
 
th
 
a
 
sg
 
clisi
</
desti
>

22929 <
addssOfft
>0x50</addressOffset>

22930 <
size
>0x20</size>

22931 <
acss
>
ad
-
ly
</access>

22932 <
tVue
>0x00000000</resetValue>

22933 <
flds
>

22934 <
fld
>

22935 <
me
>
TGFMSCC
</name>

22936 <
desti
>
no
 desti 
avaab
</description>

22937 <
bOfft
>0</bitOffset>

22938 <
bWidth
>32</bitWidth>

22939 </
fld
>

22940 </
flds
>

22943 <
me
>
MMCTGFCR
</name>

22944 <
diyName
>
MMCTGFCR
</displayName>

22945 <
desti
>
Etht
 
MMC
 
smd
 
good
 
ames
 
cou


22946 </
desti
>

22947 <
addssOfft
>0x68</addressOffset>

22948 <
size
>0x20</size>

22949 <
acss
>
ad
-
ly
</access>

22950 <
tVue
>0x00000000</resetValue>

22951 <
flds
>

22952 <
fld
>

22953 <
me
>
TGFC
</name>

22954 <
desti
>
HTL
</description>

22955 <
bOfft
>0</bitOffset>

22956 <
bWidth
>32</bitWidth>

22957 </
fld
>

22958 </
flds
>

22961 <
me
>
MMCRFCECR
</name>

22962 <
diyName
>
MMCRFCECR
</displayName>

22963 <
desti
>
Etht
 
MMC
 
ived
 
ames
 
wh
 
CRC
 
r


22964 
cou
 </
desti
>

22965 <
addssOfft
>0x94</addressOffset>

22966 <
size
>0x20</size>

22967 <
acss
>
ad
-
ly
</access>

22968 <
tVue
>0x00000000</resetValue>

22969 <
flds
>

22970 <
fld
>

22971 <
me
>
RFCFC
</name>

22972 <
desti
>
no
 desti 
avaab
</description>

22973 <
bOfft
>0</bitOffset>

22974 <
bWidth
>32</bitWidth>

22975 </
fld
>

22976 </
flds
>

22979 <
me
>
MMCRFAECR
</name>

22980 <
diyName
>
MMCRFAECR
</displayName>

22981 <
desti
>
Etht
 
MMC
 
ived
 
ames
 
wh
 
ignmt


22982 
r
 
cou
 </
desti
>

22983 <
addssOfft
>0x98</addressOffset>

22984 <
size
>0x20</size>

22985 <
acss
>
ad
-
ly
</access>

22986 <
tVue
>0x00000000</resetValue>

22987 <
flds
>

22988 <
fld
>

22989 <
me
>
RFAEC
</name>

22990 <
desti
>
no
 desti 
avaab
</description>

22991 <
bOfft
>0</bitOffset>

22992 <
bWidth
>32</bitWidth>

22993 </
fld
>

22994 </
flds
>

22997 <
me
>
MMCRGUFCR
</name>

22998 <
diyName
>
MMCRGUFCR
</displayName>

22999 <
desti
>
MMC
 
ived
 
good
 
uni
 
ames
 
cou


23000 </
desti
>

23001 <
addssOfft
>0xC4</addressOffset>

23002 <
size
>0x20</size>

23003 <
acss
>
ad
-
ly
</access>

23004 <
tVue
>0x00000000</resetValue>

23005 <
flds
>

23006 <
fld
>

23007 <
me
>
RGUFC
</name>

23008 <
desti
>
no
 desti 
avaab
</description>

23009 <
bOfft
>0</bitOffset>

23010 <
bWidth
>32</bitWidth>

23011 </
fld
>

23012 </
flds
>

23014 </
gis
>

23015 </
rh
>

23016 <
rh
>

23017 <
me
>
Etht_PTP
</name>

23018 <
desti
>
Etht
: 
Pcisi
 
time
 
oc
</description>

23019 <
groupName
>
Etht
</groupName>

23020 <
baAddss
>0x40028700</baseAddress>

23021 <
addssBlock
>

23022 <
offt
>0x0</offset>

23023 <
size
>0x400</size>

23024 <
uge
>
gis
</usage>

23025 </
addssBlock
>

23026 <
gis
>

23028 <
me
>
PTPTSCR
</name>

23029 <
diyName
>
PTPTSCR
</displayName>

23030 <
desti
>
Etht
 
PTP
 
time
 
amp
 
cڌ


23031 </
desti
>

23032 <
addssOfft
>0x0</addressOffset>

23033 <
size
>0x20</size>

23034 <
acss
>
ad
-
wre
</access>

23035 <
tVue
>0x00002000</resetValue>

23036 <
flds
>

23037 <
fld
>

23038 <
me
>
TSE
</name>

23039 <
desti
>
no
 desti 
avaab
</description>

23040 <
bOfft
>0</bitOffset>

23041 <
bWidth
>1</bitWidth>

23042 </
fld
>

23043 <
fld
>

23044 <
me
>
TSFCU
</name>

23045 <
desti
>
no
 desti 
avaab
</description>

23046 <
bOfft
>1</bitOffset>

23047 <
bWidth
>1</bitWidth>

23048 </
fld
>

23049 <
fld
>

23050 <
me
>
TSPTPPSV2E
</name>

23051 <
desti
>
no
 desti 
avaab
</description>

23052 <
bOfft
>10</bitOffset>

23053 <
bWidth
>1</bitWidth>

23054 </
fld
>

23055 <
fld
>

23056 <
me
>
TSSPTPOEFE
</name>

23057 <
desti
>
no
 desti 
avaab
</description>

23058 <
bOfft
>11</bitOffset>

23059 <
bWidth
>1</bitWidth>

23060 </
fld
>

23061 <
fld
>

23062 <
me
>
TSSIPV6FE
</name>

23063 <
desti
>
no
 desti 
avaab
</description>

23064 <
bOfft
>12</bitOffset>

23065 <
bWidth
>1</bitWidth>

23066 </
fld
>

23067 <
fld
>

23068 <
me
>
TSSIPV4FE
</name>

23069 <
desti
>
no
 desti 
avaab
</description>

23070 <
bOfft
>13</bitOffset>

23071 <
bWidth
>1</bitWidth>

23072 </
fld
>

23073 <
fld
>

23074 <
me
>
TSSEME
</name>

23075 <
desti
>
no
 desti 
avaab
</description>

23076 <
bOfft
>14</bitOffset>

23077 <
bWidth
>1</bitWidth>

23078 </
fld
>

23079 <
fld
>

23080 <
me
>
TSSMRME
</name>

23081 <
desti
>
no
 desti 
avaab
</description>

23082 <
bOfft
>15</bitOffset>

23083 <
bWidth
>1</bitWidth>

23084 </
fld
>

23085 <
fld
>

23086 <
me
>
TSCNT
</name>

23087 <
desti
>
no
 desti 
avaab
</description>

23088 <
bOfft
>16</bitOffset>

23089 <
bWidth
>2</bitWidth>

23090 </
fld
>

23091 <
fld
>

23092 <
me
>
TSPFFMAE
</name>

23093 <
desti
>
no
 desti 
avaab
</description>

23094 <
bOfft
>18</bitOffset>

23095 <
bWidth
>1</bitWidth>

23096 </
fld
>

23097 <
fld
>

23098 <
me
>
TSSTI
</name>

23099 <
desti
>
no
 desti 
avaab
</description>

23100 <
bOfft
>2</bitOffset>

23101 <
bWidth
>1</bitWidth>

23102 </
fld
>

23103 <
fld
>

23104 <
me
>
TSSTU
</name>

23105 <
desti
>
no
 desti 
avaab
</description>

23106 <
bOfft
>3</bitOffset>

23107 <
bWidth
>1</bitWidth>

23108 </
fld
>

23109 <
fld
>

23110 <
me
>
TSITE
</name>

23111 <
desti
>
no
 desti 
avaab
</description>

23112 <
bOfft
>4</bitOffset>

23113 <
bWidth
>1</bitWidth>

23114 </
fld
>

23115 <
fld
>

23116 <
me
>
TTSARU
</name>

23117 <
desti
>
no
 desti 
avaab
</description>

23118 <
bOfft
>5</bitOffset>

23119 <
bWidth
>1</bitWidth>

23120 </
fld
>

23121 <
fld
>

23122 <
me
>
TSSARFE
</name>

23123 <
desti
>
no
 desti 
avaab
</description>

23124 <
bOfft
>8</bitOffset>

23125 <
bWidth
>1</bitWidth>

23126 </
fld
>

23127 <
fld
>

23128 <
me
>
TSSSR
</name>

23129 <
desti
>
no
 desti 
avaab
</description>

23130 <
bOfft
>9</bitOffset>

23131 <
bWidth
>1</bitWidth>

23132 </
fld
>

23133 </
flds
>

23136 <
me
>
PTPSSIR
</name>

23137 <
diyName
>
PTPSSIR
</displayName>

23138 <
desti
>
Etht
 
PTP
 
subcd
 
emt


23139 </
desti
>

23140 <
addssOfft
>0x4</addressOffset>

23141 <
size
>0x20</size>

23142 <
acss
>
ad
-
wre
</access>

23143 <
tVue
>0x00000000</resetValue>

23144 <
flds
>

23145 <
fld
>

23146 <
me
>
STSSI
</name>

23147 <
desti
>
no
 desti 
avaab
</description>

23148 <
bOfft
>0</bitOffset>

23149 <
bWidth
>8</bitWidth>

23150 </
fld
>

23151 </
flds
>

23154 <
me
>
PTPTSHR
</name>

23155 <
diyName
>
PTPTSHR
</displayName>

23156 <
desti
>
Etht
 
PTP
 
time
 
amp
 
high


23157 </
desti
>

23158 <
addssOfft
>0x8</addressOffset>

23159 <
size
>0x20</size>

23160 <
acss
>
ad
-
ly
</access>

23161 <
tVue
>0x00000000</resetValue>

23162 <
flds
>

23163 <
fld
>

23164 <
me
>
STS
</name>

23165 <
desti
>
no
 desti 
avaab
</description>

23166 <
bOfft
>0</bitOffset>

23167 <
bWidth
>32</bitWidth>

23168 </
fld
>

23169 </
flds
>

23172 <
me
>
PTPTSLR
</name>

23173 <
diyName
>
PTPTSLR
</displayName>

23174 <
desti
>
Etht
 
PTP
 
time
 
amp
 
low


23175 </
desti
>

23176 <
addssOfft
>0xC</addressOffset>

23177 <
size
>0x20</size>

23178 <
acss
>
ad
-
ly
</access>

23179 <
tVue
>0x00000000</resetValue>

23180 <
flds
>

23181 <
fld
>

23182 <
me
>
STSS
</name>

23183 <
desti
>
no
 desti 
avaab
</description>

23184 <
bOfft
>0</bitOffset>

23185 <
bWidth
>31</bitWidth>

23186 </
fld
>

23187 <
fld
>

23188 <
me
>
STPNS
</name>

23189 <
desti
>
no
 desti 
avaab
</description>

23190 <
bOfft
>31</bitOffset>

23191 <
bWidth
>1</bitWidth>

23192 </
fld
>

23193 </
flds
>

23196 <
me
>
PTPTSHUR
</name>

23197 <
diyName
>
PTPTSHUR
</displayName>

23198 <
desti
>
Etht
 
PTP
 
time
 
amp
 
high
 
upde


23199 </
desti
>

23200 <
addssOfft
>0x10</addressOffset>

23201 <
size
>0x20</size>

23202 <
acss
>
ad
-
wre
</access>

23203 <
tVue
>0x00000000</resetValue>

23204 <
flds
>

23205 <
fld
>

23206 <
me
>
TSUS
</name>

23207 <
desti
>
no
 desti 
avaab
</description>

23208 <
bOfft
>0</bitOffset>

23209 <
bWidth
>32</bitWidth>

23210 </
fld
>

23211 </
flds
>

23214 <
me
>
PTPTSLUR
</name>

23215 <
diyName
>
PTPTSLUR
</displayName>

23216 <
desti
>
Etht
 
PTP
 
time
 
amp
 
low
 
upde


23217 </
desti
>

23218 <
addssOfft
>0x14</addressOffset>

23219 <
size
>0x20</size>

23220 <
acss
>
ad
-
wre
</access>

23221 <
tVue
>0x00000000</resetValue>

23222 <
flds
>

23223 <
fld
>

23224 <
me
>
TSUSS
</name>

23225 <
desti
>
no
 desti 
avaab
</description>

23226 <
bOfft
>0</bitOffset>

23227 <
bWidth
>31</bitWidth>

23228 </
fld
>

23229 <
fld
>

23230 <
me
>
TSUPNS
</name>

23231 <
desti
>
no
 desti 
avaab
</description>

23232 <
bOfft
>31</bitOffset>

23233 <
bWidth
>1</bitWidth>

23234 </
fld
>

23235 </
flds
>

23238 <
me
>
PTPTSAR
</name>

23239 <
diyName
>
PTPTSAR
</displayName>

23240 <
desti
>
Etht
 
PTP
 
time
 
amp
 
addd


23241 </
desti
>

23242 <
addssOfft
>0x18</addressOffset>

23243 <
size
>0x20</size>

23244 <
acss
>
ad
-
wre
</access>

23245 <
tVue
>0x00000000</resetValue>

23246 <
flds
>

23247 <
fld
>

23248 <
me
>
TSA
</name>

23249 <
desti
>
no
 desti 
avaab
</description>

23250 <
bOfft
>0</bitOffset>

23251 <
bWidth
>32</bitWidth>

23252 </
fld
>

23253 </
flds
>

23256 <
me
>
PTPTTHR
</name>

23257 <
diyName
>
PTPTTHR
</displayName>

23258 <
desti
>
Etht
 
PTP
 
rg
 
time
 
high


23259 </
desti
>

23260 <
addssOfft
>0x1C</addressOffset>

23261 <
size
>0x20</size>

23262 <
acss
>
ad
-
wre
</access>

23263 <
tVue
>0x00000000</resetValue>

23264 <
flds
>

23265 <
fld
>

23266 <
me
>
TTSH
</name>

23267 <
desti
>0</description>

23268 <
bOfft
>0</bitOffset>

23269 <
bWidth
>32</bitWidth>

23270 </
fld
>

23271 </
flds
>

23274 <
me
>
PTPTTLR
</name>

23275 <
diyName
>
PTPTTLR
</displayName>

23276 <
desti
>
Etht
 
PTP
 
rg
 
time
 
low


23277 </
desti
>

23278 <
addssOfft
>0x20</addressOffset>

23279 <
size
>0x20</size>

23280 <
acss
>
ad
-
wre
</access>

23281 <
tVue
>0x00000000</resetValue>

23282 <
flds
>

23283 <
fld
>

23284 <
me
>
TTSL
</name>

23285 <
desti
>
no
 desti 
avaab
</description>

23286 <
bOfft
>0</bitOffset>

23287 <
bWidth
>32</bitWidth>

23288 </
fld
>

23289 </
flds
>

23292 <
me
>
PTPTSSR
</name>

23293 <
diyName
>
PTPTSSR
</displayName>

23294 <
desti
>
Etht
 
PTP
 
time
 
amp
 
us


23295 </
desti
>

23296 <
addssOfft
>0x28</addressOffset>

23297 <
size
>0x20</size>

23298 <
acss
>
ad
-
ly
</access>

23299 <
tVue
>0x00000000</resetValue>

23300 <
flds
>

23301 <
fld
>

23302 <
me
>
TSSO
</name>

23303 <
desti
>
no
 desti 
avaab
</description>

23304 <
bOfft
>0</bitOffset>

23305 <
bWidth
>1</bitWidth>

23306 </
fld
>

23307 <
fld
>

23308 <
me
>
TSTTR
</name>

23309 <
desti
>
no
 desti 
avaab
</description>

23310 <
bOfft
>1</bitOffset>

23311 <
bWidth
>1</bitWidth>

23312 </
fld
>

23313 </
flds
>

23316 <
me
>
PTPPPSCR
</name>

23317 <
diyName
>
PTPPPSCR
</displayName>

23318 <
desti
>
Etht
 
PTP
 
PPS
 
cڌ


23319 </
desti
>

23320 <
addssOfft
>0x2C</addressOffset>

23321 <
size
>0x20</size>

23322 <
acss
>
ad
-
ly
</access>

23323 <
tVue
>0x00000000</resetValue>

23324 <
flds
>

23325 <
fld
>

23326 <
me
>
TSSO
</name>

23327 <
desti
>
TSSO
</description>

23328 <
bOfft
>0</bitOffset>

23329 <
bWidth
>1</bitWidth>

23330 </
fld
>

23331 <
fld
>

23332 <
me
>
TSTTR
</name>

23333 <
desti
>
TSTTR
</description>

23334 <
bOfft
>1</bitOffset>

23335 <
bWidth
>1</bitWidth>

23336 </
fld
>

23337 </
flds
>

23339 </
gis
>

23340 </
rh
>

23341 <
rh
>

23342 <
me
>
Etht_DMA
</name>

23343 <
desti
>
Etht
: 
DMA
 
cڌr
 
ݔi
</description>

23344 <
groupName
>
Etht
</groupName>

23345 <
baAddss
>0x40029000</baseAddress>

23346 <
addssBlock
>

23347 <
offt
>0x0</offset>

23348 <
size
>0x400</size>

23349 <
uge
>
gis
</usage>

23350 </
addssBlock
>

23351 <
gis
>

23353 <
me
>
DMABMR
</name>

23354 <
diyName
>
DMABMR
</displayName>

23355 <
desti
>
Etht
 
DMA
 
bus
 
mode
 </description>

23356 <
addssOfft
>0x0</addressOffset>

23357 <
size
>0x20</size>

23358 <
acss
>
ad
-
wre
</access>

23359 <
tVue
>0x00002101</resetValue>

23360 <
flds
>

23361 <
fld
>

23362 <
me
>
SR
</name>

23363 <
desti
>
no
 desti 
avaab
</description>

23364 <
bOfft
>0</bitOffset>

23365 <
bWidth
>1</bitWidth>

23366 </
fld
>

23367 <
fld
>

23368 <
me
>
DA
</name>

23369 <
desti
>
no
 desti 
avaab
</description>

23370 <
bOfft
>1</bitOffset>

23371 <
bWidth
>1</bitWidth>

23372 </
fld
>

23373 <
fld
>

23374 <
me
>
DSL
</name>

23375 <
desti
>
no
 desti 
avaab
</description>

23376 <
bOfft
>2</bitOffset>

23377 <
bWidth
>5</bitWidth>

23378 </
fld
>

23379 <
fld
>

23380 <
me
>
EDFE
</name>

23381 <
desti
>
no
 desti 
avaab
</description>

23382 <
bOfft
>7</bitOffset>

23383 <
bWidth
>1</bitWidth>

23384 </
fld
>

23385 <
fld
>

23386 <
me
>
PBL
</name>

23387 <
desti
>
no
 desti 
avaab
</description>

23388 <
bOfft
>8</bitOffset>

23389 <
bWidth
>6</bitWidth>

23390 </
fld
>

23391 <
fld
>

23392 <
me
>
RTPR
</name>

23393 <
desti
>
no
 desti 
avaab
</description>

23394 <
bOfft
>14</bitOffset>

23395 <
bWidth
>2</bitWidth>

23396 </
fld
>

23397 <
fld
>

23398 <
me
>
FB
</name>

23399 <
desti
>
no
 desti 
avaab
</description>

23400 <
bOfft
>16</bitOffset>

23401 <
bWidth
>1</bitWidth>

23402 </
fld
>

23403 <
fld
>

23404 <
me
>
RDP
</name>

23405 <
desti
>
no
 desti 
avaab
</description>

23406 <
bOfft
>17</bitOffset>

23407 <
bWidth
>6</bitWidth>

23408 </
fld
>

23409 <
fld
>

23410 <
me
>
USP
</name>

23411 <
desti
>
no
 desti 
avaab
</description>

23412 <
bOfft
>23</bitOffset>

23413 <
bWidth
>1</bitWidth>

23414 </
fld
>

23415 <
fld
>

23416 <
me
>
FPM
</name>

23417 <
desti
>
no
 desti 
avaab
</description>

23418 <
bOfft
>24</bitOffset>

23419 <
bWidth
>1</bitWidth>

23420 </
fld
>

23421 <
fld
>

23422 <
me
>
AAB
</name>

23423 <
desti
>
no
 desti 
avaab
</description>

23424 <
bOfft
>25</bitOffset>

23425 <
bWidth
>1</bitWidth>

23426 </
fld
>

23427 <
fld
>

23428 <
me
>
MB
</name>

23429 <
desti
>
no
 desti 
avaab
</description>

23430 <
bOfft
>26</bitOffset>

23431 <
bWidth
>1</bitWidth>

23432 </
fld
>

23433 </
flds
>

23436 <
me
>
DMATPDR
</name>

23437 <
diyName
>
DMATPDR
</displayName>

23438 <
desti
>
Etht
 
DMA
 
sm
 
pl
 
demd


23439 </
desti
>

23440 <
addssOfft
>0x4</addressOffset>

23441 <
size
>0x20</size>

23442 <
acss
>
ad
-
wre
</access>

23443 <
tVue
>0x00000000</resetValue>

23444 <
flds
>

23445 <
fld
>

23446 <
me
>
TPD
</name>

23447 <
desti
>
no
 desti 
avaab
</description>

23448 <
bOfft
>0</bitOffset>

23449 <
bWidth
>32</bitWidth>

23450 </
fld
>

23451 </
flds
>

23454 <
me
>
DMARPDR
</name>

23455 <
diyName
>
DMARPDR
</displayName>

23456 <
desti
>
EHERNET
 
DMA
 
ive
 
pl
 
demd


23457 </
desti
>

23458 <
addssOfft
>0x8</addressOffset>

23459 <
size
>0x20</size>

23460 <
acss
>
ad
-
wre
</access>

23461 <
tVue
>0x00000000</resetValue>

23462 <
flds
>

23463 <
fld
>

23464 <
me
>
RPD
</name>

23465 <
desti
>
RPD
</description>

23466 <
bOfft
>0</bitOffset>

23467 <
bWidth
>32</bitWidth>

23468 </
fld
>

23469 </
flds
>

23472 <
me
>
DMARDLAR
</name>

23473 <
diyName
>
DMARDLAR
</displayName>

23474 <
desti
>
Etht
 
DMA
 
ive
 
dest
 
li
 
addss


23475 </
desti
>

23476 <
addssOfft
>0xC</addressOffset>

23477 <
size
>0x20</size>

23478 <
acss
>
ad
-
wre
</access>

23479 <
tVue
>0x00000000</resetValue>

23480 <
flds
>

23481 <
fld
>

23482 <
me
>
SRL
</name>

23483 <
desti
>
no
 desti 
avaab
</description>

23484 <
bOfft
>0</bitOffset>

23485 <
bWidth
>32</bitWidth>

23486 </
fld
>

23487 </
flds
>

23490 <
me
>
DMATDLAR
</name>

23491 <
diyName
>
DMATDLAR
</displayName>

23492 <
desti
>
Etht
 
DMA
 
sm
 
dest
 
li


23493 
addss
 </
desti
>

23494 <
addssOfft
>0x10</addressOffset>

23495 <
size
>0x20</size>

23496 <
acss
>
ad
-
wre
</access>

23497 <
tVue
>0x00000000</resetValue>

23498 <
flds
>

23499 <
fld
>

23500 <
me
>
STL
</name>

23501 <
desti
>
no
 desti 
avaab
</description>

23502 <
bOfft
>0</bitOffset>

23503 <
bWidth
>32</bitWidth>

23504 </
fld
>

23505 </
flds
>

23508 <
me
>
DMASR
</name>

23509 <
diyName
>
DMASR
</displayName>

23510 <
desti
>
Etht
 
DMA
 
us
 </description>

23511 <
addssOfft
>0x14</addressOffset>

23512 <
size
>0x20</size>

23513 <
tVue
>0x00000000</resetValue>

23514 <
flds
>

23515 <
fld
>

23516 <
me
>
TS
</name>

23517 <
desti
>
no
 desti 
avaab
</description>

23518 <
bOfft
>0</bitOffset>

23519 <
bWidth
>1</bitWidth>

23520 <
acss
>
ad
-
wre
</access>

23521 </
fld
>

23522 <
fld
>

23523 <
me
>
TPSS
</name>

23524 <
desti
>
no
 desti 
avaab
</description>

23525 <
bOfft
>1</bitOffset>

23526 <
bWidth
>1</bitWidth>

23527 <
acss
>
ad
-
wre
</access>

23528 </
fld
>

23529 <
fld
>

23530 <
me
>
TBUS
</name>

23531 <
desti
>
no
 desti 
avaab
</description>

23532 <
bOfft
>2</bitOffset>

23533 <
bWidth
>1</bitWidth>

23534 <
acss
>
ad
-
wre
</access>

23535 </
fld
>

23536 <
fld
>

23537 <
me
>
TJTS
</name>

23538 <
desti
>
no
 desti 
avaab
</description>

23539 <
bOfft
>3</bitOffset>

23540 <
bWidth
>1</bitWidth>

23541 <
acss
>
ad
-
wre
</access>

23542 </
fld
>

23543 <
fld
>

23544 <
me
>
ROS
</name>

23545 <
desti
>
no
 desti 
avaab
</description>

23546 <
bOfft
>4</bitOffset>

23547 <
bWidth
>1</bitWidth>

23548 <
acss
>
ad
-
wre
</access>

23549 </
fld
>

23550 <
fld
>

23551 <
me
>
TUS
</name>

23552 <
desti
>
no
 desti 
avaab
</description>

23553 <
bOfft
>5</bitOffset>

23554 <
bWidth
>1</bitWidth>

23555 <
acss
>
ad
-
wre
</access>

23556 </
fld
>

23557 <
fld
>

23558 <
me
>
RS
</name>

23559 <
desti
>
no
 desti 
avaab
</description>

23560 <
bOfft
>6</bitOffset>

23561 <
bWidth
>1</bitWidth>

23562 <
acss
>
ad
-
wre
</access>

23563 </
fld
>

23564 <
fld
>

23565 <
me
>
RBUS
</name>

23566 <
desti
>
no
 desti 
avaab
</description>

23567 <
bOfft
>7</bitOffset>

23568 <
bWidth
>1</bitWidth>

23569 <
acss
>
ad
-
wre
</access>

23570 </
fld
>

23571 <
fld
>

23572 <
me
>
RPSS
</name>

23573 <
desti
>
no
 desti 
avaab
</description>

23574 <
bOfft
>8</bitOffset>

23575 <
bWidth
>1</bitWidth>

23576 <
acss
>
ad
-
wre
</access>

23577 </
fld
>

23578 <
fld
>

23579 <
me
>
PWTS
</name>

23580 <
desti
>
no
 desti 
avaab
</description>

23581 <
bOfft
>9</bitOffset>

23582 <
bWidth
>1</bitWidth>

23583 <
acss
>
ad
-
wre
</access>

23584 </
fld
>

23585 <
fld
>

23586 <
me
>
ETS
</name>

23587 <
desti
>
no
 desti 
avaab
</description>

23588 <
bOfft
>10</bitOffset>

23589 <
bWidth
>1</bitWidth>

23590 <
acss
>
ad
-
wre
</access>

23591 </
fld
>

23592 <
fld
>

23593 <
me
>
FBES
</name>

23594 <
desti
>
no
 desti 
avaab
</description>

23595 <
bOfft
>13</bitOffset>

23596 <
bWidth
>1</bitWidth>

23597 <
acss
>
ad
-
wre
</access>

23598 </
fld
>

23599 <
fld
>

23600 <
me
>
ERS
</name>

23601 <
desti
>
no
 desti 
avaab
</description>

23602 <
bOfft
>14</bitOffset>

23603 <
bWidth
>1</bitWidth>

23604 <
acss
>
ad
-
wre
</access>

23605 </
fld
>

23606 <
fld
>

23607 <
me
>
AIS
</name>

23608 <
desti
>
no
 desti 
avaab
</description>

23609 <
bOfft
>15</bitOffset>

23610 <
bWidth
>1</bitWidth>

23611 <
acss
>
ad
-
wre
</access>

23612 </
fld
>

23613 <
fld
>

23614 <
me
>
NIS
</name>

23615 <
desti
>
no
 desti 
avaab
</description>

23616 <
bOfft
>16</bitOffset>

23617 <
bWidth
>1</bitWidth>

23618 <
acss
>
ad
-
wre
</access>

23619 </
fld
>

23620 <
fld
>

23621 <
me
>
RPS
</name>

23622 <
desti
>
no
 desti 
avaab
</description>

23623 <
bOfft
>17</bitOffset>

23624 <
bWidth
>3</bitWidth>

23625 <
acss
>
ad
-
ly
</access>

23626 </
fld
>

23627 <
fld
>

23628 <
me
>
TPS
</name>

23629 <
desti
>
no
 desti 
avaab
</description>

23630 <
bOfft
>20</bitOffset>

23631 <
bWidth
>3</bitWidth>

23632 <
acss
>
ad
-
ly
</access>

23633 </
fld
>

23634 <
fld
>

23635 <
me
>
EBS
</name>

23636 <
desti
>
no
 desti 
avaab
</description>

23637 <
bOfft
>23</bitOffset>

23638 <
bWidth
>3</bitWidth>

23639 <
acss
>
ad
-
ly
</access>

23640 </
fld
>

23641 <
fld
>

23642 <
me
>
MMCS
</name>

23643 <
desti
>
no
 desti 
avaab
</description>

23644 <
bOfft
>27</bitOffset>

23645 <
bWidth
>1</bitWidth>

23646 <
acss
>
ad
-
ly
</access>

23647 </
fld
>

23648 <
fld
>

23649 <
me
>
PMTS
</name>

23650 <
desti
>
no
 desti 
avaab
</description>

23651 <
bOfft
>28</bitOffset>

23652 <
bWidth
>1</bitWidth>

23653 <
acss
>
ad
-
ly
</access>

23654 </
fld
>

23655 <
fld
>

23656 <
me
>
TSTS
</name>

23657 <
desti
>
no
 desti 
avaab
</description>

23658 <
bOfft
>29</bitOffset>

23659 <
bWidth
>1</bitWidth>

23660 <
acss
>
ad
-
ly
</access>

23661 </
fld
>

23662 </
flds
>

23665 <
me
>
DMAOMR
</name>

23666 <
diyName
>
DMAOMR
</displayName>

23667 <
desti
>
Etht
 
DMA
 
ݔi
 
mode


23668 </
desti
>

23669 <
addssOfft
>0x18</addressOffset>

23670 <
size
>0x20</size>

23671 <
acss
>
ad
-
wre
</access>

23672 <
tVue
>0x00000000</resetValue>

23673 <
flds
>

23674 <
fld
>

23675 <
me
>
SR
</name>

23676 <
desti
>
SR
</description>

23677 <
bOfft
>1</bitOffset>

23678 <
bWidth
>1</bitWidth>

23679 </
fld
>

23680 <
fld
>

23681 <
me
>
OSF
</name>

23682 <
desti
>
OSF
</description>

23683 <
bOfft
>2</bitOffset>

23684 <
bWidth
>1</bitWidth>

23685 </
fld
>

23686 <
fld
>

23687 <
me
>
RTC
</name>

23688 <
desti
>
RTC
</description>

23689 <
bOfft
>3</bitOffset>

23690 <
bWidth
>2</bitWidth>

23691 </
fld
>

23692 <
fld
>

23693 <
me
>
FUGF
</name>

23694 <
desti
>
FUGF
</description>

23695 <
bOfft
>6</bitOffset>

23696 <
bWidth
>1</bitWidth>

23697 </
fld
>

23698 <
fld
>

23699 <
me
>
FEF
</name>

23700 <
desti
>
FEF
</description>

23701 <
bOfft
>7</bitOffset>

23702 <
bWidth
>1</bitWidth>

23703 </
fld
>

23704 <
fld
>

23705 <
me
>
ST
</name>

23706 <
desti
>
ST
</description>

23707 <
bOfft
>13</bitOffset>

23708 <
bWidth
>1</bitWidth>

23709 </
fld
>

23710 <
fld
>

23711 <
me
>
TTC
</name>

23712 <
desti
>
TTC
</description>

23713 <
bOfft
>14</bitOffset>

23714 <
bWidth
>3</bitWidth>

23715 </
fld
>

23716 <
fld
>

23717 <
me
>
FTF
</name>

23718 <
desti
>
FTF
</description>

23719 <
bOfft
>20</bitOffset>

23720 <
bWidth
>1</bitWidth>

23721 </
fld
>

23722 <
fld
>

23723 <
me
>
TSF
</name>

23724 <
desti
>
TSF
</description>

23725 <
bOfft
>21</bitOffset>

23726 <
bWidth
>1</bitWidth>

23727 </
fld
>

23728 <
fld
>

23729 <
me
>
DFRF
</name>

23730 <
desti
>
DFRF
</description>

23731 <
bOfft
>24</bitOffset>

23732 <
bWidth
>1</bitWidth>

23733 </
fld
>

23734 <
fld
>

23735 <
me
>
RSF
</name>

23736 <
desti
>
RSF
</description>

23737 <
bOfft
>25</bitOffset>

23738 <
bWidth
>1</bitWidth>

23739 </
fld
>

23740 <
fld
>

23741 <
me
>
DTCEFD
</name>

23742 <
desti
>
DTCEFD
</description>

23743 <
bOfft
>26</bitOffset>

23744 <
bWidth
>1</bitWidth>

23745 </
fld
>

23746 </
flds
>

23749 <
me
>
DMAIER
</name>

23750 <
diyName
>
DMAIER
</displayName>

23751 <
desti
>
Etht
 
DMA
 
u
 
ab


23752 </
desti
>

23753 <
addssOfft
>0x1C</addressOffset>

23754 <
size
>0x20</size>

23755 <
acss
>
ad
-
wre
</access>

23756 <
tVue
>0x00000000</resetValue>

23757 <
flds
>

23758 <
fld
>

23759 <
me
>
TIE
</name>

23760 <
desti
>
no
 desti 
avaab
</description>

23761 <
bOfft
>0</bitOffset>

23762 <
bWidth
>1</bitWidth>

23763 </
fld
>

23764 <
fld
>

23765 <
me
>
TPSIE
</name>

23766 <
desti
>
no
 desti 
avaab
</description>

23767 <
bOfft
>1</bitOffset>

23768 <
bWidth
>1</bitWidth>

23769 </
fld
>

23770 <
fld
>

23771 <
me
>
TBUIE
</name>

23772 <
desti
>
no
 desti 
avaab
</description>

23773 <
bOfft
>2</bitOffset>

23774 <
bWidth
>1</bitWidth>

23775 </
fld
>

23776 <
fld
>

23777 <
me
>
TJTIE
</name>

23778 <
desti
>
no
 desti 
avaab
</description>

23779 <
bOfft
>3</bitOffset>

23780 <
bWidth
>1</bitWidth>

23781 </
fld
>

23782 <
fld
>

23783 <
me
>
ROIE
</name>

23784 <
desti
>
no
 desti 
avaab
</description>

23785 <
bOfft
>4</bitOffset>

23786 <
bWidth
>1</bitWidth>

23787 </
fld
>

23788 <
fld
>

23789 <
me
>
TUIE
</name>

23790 <
desti
>
no
 desti 
avaab
</description>

23791 <
bOfft
>5</bitOffset>

23792 <
bWidth
>1</bitWidth>

23793 </
fld
>

23794 <
fld
>

23795 <
me
>
RIE
</name>

23796 <
desti
>
no
 desti 
avaab
</description>

23797 <
bOfft
>6</bitOffset>

23798 <
bWidth
>1</bitWidth>

23799 </
fld
>

23800 <
fld
>

23801 <
me
>
RBUIE
</name>

23802 <
desti
>
no
 desti 
avaab
</description>

23803 <
bOfft
>7</bitOffset>

23804 <
bWidth
>1</bitWidth>

23805 </
fld
>

23806 <
fld
>

23807 <
me
>
RPSIE
</name>

23808 <
desti
>
no
 desti 
avaab
</description>

23809 <
bOfft
>8</bitOffset>

23810 <
bWidth
>1</bitWidth>

23811 </
fld
>

23812 <
fld
>

23813 <
me
>
RWTIE
</name>

23814 <
desti
>
no
 desti 
avaab
</description>

23815 <
bOfft
>9</bitOffset>

23816 <
bWidth
>1</bitWidth>

23817 </
fld
>

23818 <
fld
>

23819 <
me
>
ETIE
</name>

23820 <
desti
>
no
 desti 
avaab
</description>

23821 <
bOfft
>10</bitOffset>

23822 <
bWidth
>1</bitWidth>

23823 </
fld
>

23824 <
fld
>

23825 <
me
>
FBEIE
</name>

23826 <
desti
>
no
 desti 
avaab
</description>

23827 <
bOfft
>13</bitOffset>

23828 <
bWidth
>1</bitWidth>

23829 </
fld
>

23830 <
fld
>

23831 <
me
>
ERIE
</name>

23832 <
desti
>
no
 desti 
avaab
</description>

23833 <
bOfft
>14</bitOffset>

23834 <
bWidth
>1</bitWidth>

23835 </
fld
>

23836 <
fld
>

23837 <
me
>
AISE
</name>

23838 <
desti
>
no
 desti 
avaab
</description>

23839 <
bOfft
>15</bitOffset>

23840 <
bWidth
>1</bitWidth>

23841 </
fld
>

23842 <
fld
>

23843 <
me
>
NISE
</name>

23844 <
desti
>
no
 desti 
avaab
</description>

23845 <
bOfft
>16</bitOffset>

23846 <
bWidth
>1</bitWidth>

23847 </
fld
>

23848 </
flds
>

23851 <
me
>
DMAMFBOCR
</name>

23852 <
diyName
>
DMAMFBOCR
</displayName>

23853 <
desti
>
Etht
 
DMA
 
misd
 
ame
 
d
 
bufr


23854 
ovow
 
cou
 </
desti
>

23855 <
addssOfft
>0x20</addressOffset>

23856 <
size
>0x20</size>

23857 <
acss
>
ad
-
wre
</access>

23858 <
tVue
>0x00000000</resetValue>

23859 <
flds
>

23860 <
fld
>

23861 <
me
>
MFC
</name>

23862 <
desti
>
no
 desti 
avaab
</description>

23863 <
bOfft
>0</bitOffset>

23864 <
bWidth
>16</bitWidth>

23865 </
fld
>

23866 <
fld
>

23867 <
me
>
OMFC
</name>

23868 <
desti
>
no
 desti 
avaab
</description>

23869 <
bOfft
>16</bitOffset>

23870 <
bWidth
>1</bitWidth>

23871 </
fld
>

23872 <
fld
>

23873 <
me
>
MFA
</name>

23874 <
desti
>
no
 desti 
avaab
</description>

23875 <
bOfft
>17</bitOffset>

23876 <
bWidth
>11</bitWidth>

23877 </
fld
>

23878 <
fld
>

23879 <
me
>
OFOC
</name>

23880 <
desti
>
no
 desti 
avaab
</description>

23881 <
bOfft
>28</bitOffset>

23882 <
bWidth
>1</bitWidth>

23883 </
fld
>

23884 </
flds
>

23887 <
me
>
DMARSWTR
</name>

23888 <
diyName
>
DMARSWTR
</displayName>

23889 <
desti
>
Etht
 
DMA
 
ive
 
us
 
wchdog
 
tim


23890 </
desti
>

23891 <
addssOfft
>0x24</addressOffset>

23892 <
size
>0x20</size>

23893 <
acss
>
ad
-
wre
</access>

23894 <
tVue
>0x00000000</resetValue>

23895 <
flds
>

23896 <
fld
>

23897 <
me
>
RSWTC
</name>

23898 <
desti
>
RSWTC
</description>

23899 <
bOfft
>0</bitOffset>

23900 <
bWidth
>8</bitWidth>

23901 </
fld
>

23902 </
flds
>

23905 <
me
>
DMACHTDR
</name>

23906 <
diyName
>
DMACHTDR
</displayName>

23907 <
desti
>
Etht
 
DMA
 
cut
 
ho
 
sm


23908 
dest
 </
desti
>

23909 <
addssOfft
>0x48</addressOffset>

23910 <
size
>0x20</size>

23911 <
acss
>
ad
-
ly
</access>

23912 <
tVue
>0x00000000</resetValue>

23913 <
flds
>

23914 <
fld
>

23915 <
me
>
HTDAP
</name>

23916 <
desti
>
HTDAP
</description>

23917 <
bOfft
>0</bitOffset>

23918 <
bWidth
>32</bitWidth>

23919 </
fld
>

23920 </
flds
>

23923 <
me
>
DMACHRDR
</name>

23924 <
diyName
>
DMACHRDR
</displayName>

23925 <
desti
>
Etht
 
DMA
 
cut
 
ho
 
ive
 
dest


23926 </
desti
>

23927 <
addssOfft
>0x4C</addressOffset>

23928 <
size
>0x20</size>

23929 <
acss
>
ad
-
ly
</access>

23930 <
tVue
>0x00000000</resetValue>

23931 <
flds
>

23932 <
fld
>

23933 <
me
>
HRDAP
</name>

23934 <
desti
>
HRDAP
</description>

23935 <
bOfft
>0</bitOffset>

23936 <
bWidth
>32</bitWidth>

23937 </
fld
>

23938 </
flds
>

23941 <
me
>
DMACHTBAR
</name>

23942 <
diyName
>
DMACHTBAR
</displayName>

23943 <
desti
>
Etht
 
DMA
 
cut
 
ho
 
sm
 
bufr


23944 
addss
 </
desti
>

23945 <
addssOfft
>0x50</addressOffset>

23946 <
size
>0x20</size>

23947 <
acss
>
ad
-
ly
</access>

23948 <
tVue
>0x00000000</resetValue>

23949 <
flds
>

23950 <
fld
>

23951 <
me
>
HTBAP
</name>

23952 <
desti
>
no
 desti 
avaab
</description>

23953 <
bOfft
>0</bitOffset>

23954 <
bWidth
>32</bitWidth>

23955 </
fld
>

23956 </
flds
>

23959 <
me
>
DMACHRBAR
</name>

23960 <
diyName
>
DMACHRBAR
</displayName>

23961 <
desti
>
Etht
 
DMA
 
cut
 
ho
 
ive
 
bufr


23962 
addss
 </
desti
>

23963 <
addssOfft
>0x54</addressOffset>

23964 <
size
>0x20</size>

23965 <
acss
>
ad
-
ly
</access>

23966 <
tVue
>0x00000000</resetValue>

23967 <
flds
>

23968 <
fld
>

23969 <
me
>
HRBAP
</name>

23970 <
desti
>
no
 desti 
avaab
</description>

23971 <
bOfft
>0</bitOffset>

23972 <
bWidth
>32</bitWidth>

23973 </
fld
>

23974 </
flds
>

23976 </
gis
>

23977 </
rh
>

23978 <
rh
>

23979 <
me
>
CRC
</name>

23980 <
desti
>
Cryogphic
 
oss
</description>

23981 <
groupName
>
CRC
</groupName>

23982 <
baAddss
>0x40023000</baseAddress>

23983 <
addssBlock
>

23984 <
offt
>0x0</offset>

23985 <
size
>0x400</size>

23986 <
uge
>
gis
</usage>

23987 </
addssBlock
>

23988 <
gis
>

23990 <
me
>
DR
</name>

23991 <
diyName
>
DR
</displayName>

23992 <
desti
>
Da
 </description>

23993 <
addssOfft
>0x0</addressOffset>

23994 <
size
>0x20</size>

23995 <
acss
>
ad
-
wre
</access>

23996 <
tVue
>0xFFFFFFFF</resetValue>

23997 <
flds
>

23998 <
fld
>

23999 <
me
>
DR
</name>

24000 <
desti
>
Da
 
Regi
</description>

24001 <
bOfft
>0</bitOffset>

24002 <
bWidth
>32</bitWidth>

24003 </
fld
>

24004 </
flds
>

24007 <
me
>
IDR
</name>

24008 <
diyName
>
IDR
</displayName>

24009 <
desti
>
Inddt
 
Da
 </description>

24010 <
addssOfft
>0x4</addressOffset>

24011 <
size
>0x20</size>

24012 <
acss
>
ad
-
wre
</access>

24013 <
tVue
>0x00000000</resetValue>

24014 <
flds
>

24015 <
fld
>

24016 <
me
>
IDR
</name>

24017 <
desti
>
Inddt
 
Da
 </description>

24018 <
bOfft
>0</bitOffset>

24019 <
bWidth
>8</bitWidth>

24020 </
fld
>

24021 </
flds
>

24024 <
me
>
CR
</name>

24025 <
diyName
>
CR
</displayName>

24026 <
desti
>
Cڌ
 </description>

24027 <
addssOfft
>0x8</addressOffset>

24028 <
size
>0x20</size>

24029 <
acss
>
wre
-
ly
</access>

24030 <
tVue
>0x00000000</resetValue>

24031 <
flds
>

24032 <
fld
>

24033 <
me
>
CR
</name>

24034 <
desti
>
Cڌ
 
gidr
</description>

24035 <
bOfft
>0</bitOffset>

24036 <
bWidth
>1</bitWidth>

24037 </
fld
>

24038 </
flds
>

24040 </
gis
>

24041 </
rh
>

24042 <
rh
>

24043 <
me
>
OTG_FS_GLOBAL
</name>

24044 <
desti
>
USB
 

 
the
 
go
 
fu
 
d
</description>

24045 <
groupName
>
USB_OTG_FS
</groupName>

24046 <
baAddss
>0x50000000</baseAddress>

24047 <
addssBlock
>

24048 <
offt
>0x0</offset>

24049 <
size
>0x400</size>

24050 <
uge
>
gis
</usage>

24051 </
addssBlock
>

24052 <
u
>

24053 <
me
>
OTG_FS_WKUP_IRQ
</name>

24054 <
desti
>
USB
 
On
-
The
-
Go
 
FS
 
Wakeup
 
through
 
EXTI
 
le


24055 
u
</
desti
>

24056 <
vue
>42</value>

24057 </
u
>

24058 <
u
>

24059 <
me
>
OTG_FS_IRQ
</name>

24060 <
desti
>
USB
 
On
 
The
 
Go
 
FS
 
glob


24061 
u
</
desti
>

24062 <
vue
>67</value>

24063 </
u
>

24064 <
gis
>

24066 <
me
>
FS_GOTGCTL
</name>

24067 <
diyName
>
FS_GOTGCTL
</displayName>

24068 <
desti
>
OTG_FS
 
cڌ
 
d
 
us
 

24069 (
OTG_FS_GOTGCTL
)</
desti
>

24070 <
addssOfft
>0x0</addressOffset>

24071 <
size
>0x20</size>

24072 <
tVue
>0x00000800</resetValue>

24073 <
flds
>

24074 <
fld
>

24075 <
me
>
SRQSCS
</name>

24076 <
desti
>
Sessi
 
que
 
sucss
</description>

24077 <
bOfft
>0</bitOffset>

24078 <
bWidth
>1</bitWidth>

24079 <
acss
>
ad
-
ly
</access>

24080 </
fld
>

24081 <
fld
>

24082 <
me
>
SRQ
</name>

24083 <
desti
>
Sessi
 
que
</description>

24084 <
bOfft
>1</bitOffset>

24085 <
bWidth
>1</bitWidth>

24086 <
acss
>
ad
-
wre
</access>

24087 </
fld
>

24088 <
fld
>

24089 <
me
>
HNGSCS
</name>

24090 <
desti
>
Ho
 
gٟti
 
sucss
</description>

24091 <
bOfft
>8</bitOffset>

24092 <
bWidth
>1</bitWidth>

24093 <
acss
>
ad
-
ly
</access>

24094 </
fld
>

24095 <
fld
>

24096 <
me
>
HNPRQ
</name>

24097 <
desti
>
HNP
 
que
</description>

24098 <
bOfft
>9</bitOffset>

24099 <
bWidth
>1</bitWidth>

24100 <
acss
>
ad
-
wre
</access>

24101 </
fld
>

24102 <
fld
>

24103 <
me
>
HSHNPEN
</name>

24104 <
desti
>
Ho
 
t
 
HNP
 
ab
</description>

24105 <
bOfft
>10</bitOffset>

24106 <
bWidth
>1</bitWidth>

24107 <
acss
>
ad
-
wre
</access>

24108 </
fld
>

24109 <
fld
>

24110 <
me
>
DHNPEN
</name>

24111 <
desti
>
Devi
 
HNP
 
abd
</description>

24112 <
bOfft
>11</bitOffset>

24113 <
bWidth
>1</bitWidth>

24114 <
acss
>
ad
-
wre
</access>

24115 </
fld
>

24116 <
fld
>

24117 <
me
>
CIDSTS
</name>

24118 <
desti
>
C
 
ID
 
us
</description>

24119 <
bOfft
>16</bitOffset>

24120 <
bWidth
>1</bitWidth>

24121 <
acss
>
ad
-
ly
</access>

24122 </
fld
>

24123 <
fld
>

24124 <
me
>
DBCT
</name>

24125 <
desti
>
Lg
/
deboun
 
time
</description>

24126 <
bOfft
>17</bitOffset>

24127 <
bWidth
>1</bitWidth>

24128 <
acss
>
ad
-
ly
</access>

24129 </
fld
>

24130 <
fld
>

24131 <
me
>
ASVLD
</name>

24132 <
desti
>
A
-
ssi
 
vid
</description>

24133 <
bOfft
>18</bitOffset>

24134 <
bWidth
>1</bitWidth>

24135 <
acss
>
ad
-
ly
</access>

24136 </
fld
>

24137 <
fld
>

24138 <
me
>
BSVLD
</name>

24139 <
desti
>
B
-
ssi
 
vid
</description>

24140 <
bOfft
>19</bitOffset>

24141 <
bWidth
>1</bitWidth>

24142 <
acss
>
ad
-
ly
</access>

24143 </
fld
>

24144 </
flds
>

24147 <
me
>
FS_GOTGINT
</name>

24148 <
diyName
>
FS_GOTGINT
</displayName>

24149 <
desti
>
OTG_FS
 
u
 

24150 (
OTG_FS_GOTGINT
)</
desti
>

24151 <
addssOfft
>0x4</addressOffset>

24152 <
size
>0x20</size>

24153 <
acss
>
ad
-
wre
</access>

24154 <
tVue
>0x00000000</resetValue>

24155 <
flds
>

24156 <
fld
>

24157 <
me
>
SEDET
</name>

24158 <
desti
>
Sessi
 
d
 
deed
</description>

24159 <
bOfft
>2</bitOffset>

24160 <
bWidth
>1</bitWidth>

24161 </
fld
>

24162 <
fld
>

24163 <
me
>
SRSSCHG
</name>

24164 <
desti
>
Sessi
 
que
 
sucss
 
us


24165 
chge
</
desti
>

24166 <
bOfft
>8</bitOffset>

24167 <
bWidth
>1</bitWidth>

24168 </
fld
>

24169 <
fld
>

24170 <
me
>
HNSSCHG
</name>

24171 <
desti
>
Ho
 
gٟti
 
sucss
 
us


24172 
chge
</
desti
>

24173 <
bOfft
>9</bitOffset>

24174 <
bWidth
>1</bitWidth>

24175 </
fld
>

24176 <
fld
>

24177 <
me
>
HNGDET
</name>

24178 <
desti
>
Ho
 
gٟti
 
deed
</description>

24179 <
bOfft
>17</bitOffset>

24180 <
bWidth
>1</bitWidth>

24181 </
fld
>

24182 <
fld
>

24183 <
me
>
ADTOCHG
</name>

24184 <
desti
>
A
-
devi
 
timeout
 
chge
</description>

24185 <
bOfft
>18</bitOffset>

24186 <
bWidth
>1</bitWidth>

24187 </
fld
>

24188 <
fld
>

24189 <
me
>
DBCDNE
</name>

24190 <
desti
>
Deboun
 
de
</description>

24191 <
bOfft
>19</bitOffset>

24192 <
bWidth
>1</bitWidth>

24193 </
fld
>

24194 </
flds
>

24197 <
me
>
FS_GAHBCFG
</name>

24198 <
diyName
>
FS_GAHBCFG
</displayName>

24199 <
desti
>
OTG_FS
 
AHB
 
cfiguti
 

24200 (
OTG_FS_GAHBCFG
)</
desti
>

24201 <
addssOfft
>0x8</addressOffset>

24202 <
size
>0x20</size>

24203 <
acss
>
ad
-
wre
</access>

24204 <
tVue
>0x00000000</resetValue>

24205 <
flds
>

24206 <
fld
>

24207 <
me
>
GINT
</name>

24208 <
desti
>
Glob
 
u
 
mask
</description>

24209 <
bOfft
>0</bitOffset>

24210 <
bWidth
>1</bitWidth>

24211 </
fld
>

24212 <
fld
>

24213 <
me
>
TXFELVL
</name>

24214 <
desti
>
TxFIFO
 
emy
 
v
</description>

24215 <
bOfft
>7</bitOffset>

24216 <
bWidth
>1</bitWidth>

24217 </
fld
>

24218 <
fld
>

24219 <
me
>
PTXFELVL
</name>

24220 <
desti
>
Piodic
 
TxFIFO
 
emy


24221 
v
</
desti
>

24222 <
bOfft
>8</bitOffset>

24223 <
bWidth
>1</bitWidth>

24224 </
fld
>

24225 </
flds
>

24228 <
me
>
FS_GUSBCFG
</name>

24229 <
diyName
>
FS_GUSBCFG
</displayName>

24230 <
desti
>
OTG_FS
 
USB
 
cfiguti
 

24231 (
OTG_FS_GUSBCFG
)</
desti
>

24232 <
addssOfft
>0xC</addressOffset>

24233 <
size
>0x20</size>

24234 <
tVue
>0x00000A00</resetValue>

24235 <
flds
>

24236 <
fld
>

24237 <
me
>
TOCAL
</name>

24238 <
desti
>
FS
 
timeout
 
libti
</description>

24239 <
bOfft
>0</bitOffset>

24240 <
bWidth
>3</bitWidth>

24241 <
acss
>
ad
-
wre
</access>

24242 </
fld
>

24243 <
fld
>

24244 <
me
>
PHYSEL
</name>

24245 <
desti
>
Fu
 
Sed
 
rl
 
siv


24246 

</
desti
>

24247 <
bOfft
>6</bitOffset>

24248 <
bWidth
>1</bitWidth>

24249 <
acss
>
wre
-
ly
</access>

24250 </
fld
>

24251 <
fld
>

24252 <
me
>
SRPCAP
</name>

24253 <
desti
>
SRP
-
b
</description>

24254 <
bOfft
>8</bitOffset>

24255 <
bWidth
>1</bitWidth>

24256 <
acss
>
ad
-
wre
</access>

24257 </
fld
>

24258 <
fld
>

24259 <
me
>
HNPCAP
</name>

24260 <
desti
>
HNP
-
b
</description>

24261 <
bOfft
>9</bitOffset>

24262 <
bWidth
>1</bitWidth>

24263 <
acss
>
ad
-
wre
</access>

24264 </
fld
>

24265 <
fld
>

24266 <
me
>
TRDT
</name>

24267 <
desti
>
USB
 
tuound
 
time
</description>

24268 <
bOfft
>10</bitOffset>

24269 <
bWidth
>4</bitWidth>

24270 <
acss
>
ad
-
wre
</access>

24271 </
fld
>

24272 <
fld
>

24273 <
me
>
FHMOD
</name>

24274 <
desti
>
F
 
ho
 
mode
</description>

24275 <
bOfft
>29</bitOffset>

24276 <
bWidth
>1</bitWidth>

24277 <
acss
>
ad
-
wre
</access>

24278 </
fld
>

24279 <
fld
>

24280 <
me
>
FDMOD
</name>

24281 <
desti
>
F
 
devi
 
mode
</description>

24282 <
bOfft
>30</bitOffset>

24283 <
bWidth
>1</bitWidth>

24284 <
acss
>
ad
-
wre
</access>

24285 </
fld
>

24286 <
fld
>

24287 <
me
>
CTXPKT
</name>

24288 <
desti
>
Cru
 
Tx
 
ck
</description>

24289 <
bOfft
>31</bitOffset>

24290 <
bWidth
>1</bitWidth>

24291 <
acss
>
ad
-
wre
</access>

24292 </
fld
>

24293 </
flds
>

24296 <
me
>
FS_GRSTCTL
</name>

24297 <
diyName
>
FS_GRSTCTL
</displayName>

24298 <
desti
>
OTG_FS
 
t
 

24299 (
OTG_FS_GRSTCTL
)</
desti
>

24300 <
addssOfft
>0x10</addressOffset>

24301 <
size
>0x20</size>

24302 <
tVue
>0x20000000</resetValue>

24303 <
flds
>

24304 <
fld
>

24305 <
me
>
CSRST
</name>

24306 <
desti
>
Ce
 
so
 
t
</description>

24307 <
bOfft
>0</bitOffset>

24308 <
bWidth
>1</bitWidth>

24309 <
acss
>
ad
-
wre
</access>

24310 </
fld
>

24311 <
fld
>

24312 <
me
>
HSRST
</name>

24313 <
desti
>
HCLK
 
so
 
t
</description>

24314 <
bOfft
>1</bitOffset>

24315 <
bWidth
>1</bitWidth>

24316 <
acss
>
ad
-
wre
</access>

24317 </
fld
>

24318 <
fld
>

24319 <
me
>
FCRST
</name>

24320 <
desti
>
Ho
 
ame
 
cou
 
t
</description>

24321 <
bOfft
>2</bitOffset>

24322 <
bWidth
>1</bitWidth>

24323 <
acss
>
ad
-
wre
</access>

24324 </
fld
>

24325 <
fld
>

24326 <
me
>
RXFFLSH
</name>

24327 <
desti
>
RxFIFO
 
ush
</description>

24328 <
bOfft
>4</bitOffset>

24329 <
bWidth
>1</bitWidth>

24330 <
acss
>
ad
-
wre
</access>

24331 </
fld
>

24332 <
fld
>

24333 <
me
>
TXFFLSH
</name>

24334 <
desti
>
TxFIFO
 
ush
</description>

24335 <
bOfft
>5</bitOffset>

24336 <
bWidth
>1</bitWidth>

24337 <
acss
>
ad
-
wre
</access>

24338 </
fld
>

24339 <
fld
>

24340 <
me
>
TXFNUM
</name>

24341 <
desti
>
TxFIFO
 
numb
</description>

24342 <
bOfft
>6</bitOffset>

24343 <
bWidth
>5</bitWidth>

24344 <
acss
>
ad
-
wre
</access>

24345 </
fld
>

24346 <
fld
>

24347 <
me
>
AHBIDL
</name>

24348 <
desti
>
AHB
 
ma
 
id
</description>

24349 <
bOfft
>31</bitOffset>

24350 <
bWidth
>1</bitWidth>

24351 <
acss
>
ad
-
ly
</access>

24352 </
fld
>

24353 </
flds
>

24356 <
me
>
FS_GINTSTS
</name>

24357 <
diyName
>
FS_GINTSTS
</displayName>

24358 <
desti
>
OTG_FS
 
ce
 
u
 

24359 (
OTG_FS_GINTSTS
)</
desti
>

24360 <
addssOfft
>0x14</addressOffset>

24361 <
size
>0x20</size>

24362 <
tVue
>0x04000020</resetValue>

24363 <
flds
>

24364 <
fld
>

24365 <
me
>
CMOD
</name>

24366 <
desti
>
Cut
 
mode
 
of
 
ݔi
</description>

24367 <
bOfft
>0</bitOffset>

24368 <
bWidth
>1</bitWidth>

24369 <
acss
>
ad
-
ly
</access>

24370 </
fld
>

24371 <
fld
>

24372 <
me
>
MMIS
</name>

24373 <
desti
>
Mode
 
mismch
 
u
</description>

24374 <
bOfft
>1</bitOffset>

24375 <
bWidth
>1</bitWidth>

24376 <
acss
>
ad
-
wre
</access>

24377 </
fld
>

24378 <
fld
>

24379 <
me
>
OTGINT
</name>

24380 <
desti
>
OTG
 
u
</description>

24381 <
bOfft
>2</bitOffset>

24382 <
bWidth
>1</bitWidth>

24383 <
acss
>
ad
-
ly
</access>

24384 </
fld
>

24385 <
fld
>

24386 <
me
>
SOF
</name>

24387 <
desti
>
S
 
of
 
ame
</description>

24388 <
bOfft
>3</bitOffset>

24389 <
bWidth
>1</bitWidth>

24390 <
acss
>
ad
-
wre
</access>

24391 </
fld
>

24392 <
fld
>

24393 <
me
>
RXFLVL
</name>

24394 <
desti
>
RxFIFO
 
n
-
emy
</description>

24395 <
bOfft
>4</bitOffset>

24396 <
bWidth
>1</bitWidth>

24397 <
acss
>
ad
-
ly
</access>

24398 </
fld
>

24399 <
fld
>

24400 <
me
>
NPTXFE
</name>

24401 <
desti
>
N
-
riodic
 
TxFIFO
 
emy
</description>

24402 <
bOfft
>5</bitOffset>

24403 <
bWidth
>1</bitWidth>

24404 <
acss
>
ad
-
ly
</access>

24405 </
fld
>

24406 <
fld
>

24407 <
me
>
GINAKEFF
</name>

24408 <
desti
>
Glob
 
IN
 
n
-
riodic
 
NAK


24409 
efive
</
desti
>

24410 <
bOfft
>6</bitOffset>

24411 <
bWidth
>1</bitWidth>

24412 <
acss
>
ad
-
ly
</access>

24413 </
fld
>

24414 <
fld
>

24415 <
me
>
GOUTNAKEFF
</name>

24416 <
desti
>
Glob
 
OUT
 
NAK
 
efive
</description>

24417 <
bOfft
>7</bitOffset>

24418 <
bWidth
>1</bitWidth>

24419 <
acss
>
ad
-
ly
</access>

24420 </
fld
>

24421 <
fld
>

24422 <
me
>
ESUSP
</name>

24423 <
desti
>
Ely
 
sud
</description>

24424 <
bOfft
>10</bitOffset>

24425 <
bWidth
>1</bitWidth>

24426 <
acss
>
ad
-
wre
</access>

24427 </
fld
>

24428 <
fld
>

24429 <
me
>
USBSUSP
</name>

24430 <
desti
>
USB
 
sud
</description>

24431 <
bOfft
>11</bitOffset>

24432 <
bWidth
>1</bitWidth>

24433 <
acss
>
ad
-
wre
</access>

24434 </
fld
>

24435 <
fld
>

24436 <
me
>
USBRST
</name>

24437 <
desti
>
USB
 
t
</description>

24438 <
bOfft
>12</bitOffset>

24439 <
bWidth
>1</bitWidth>

24440 <
acss
>
ad
-
wre
</access>

24441 </
fld
>

24442 <
fld
>

24443 <
me
>
ENUMDNE
</name>

24444 <
desti
>
Enumi
 
de
</description>

24445 <
bOfft
>13</bitOffset>

24446 <
bWidth
>1</bitWidth>

24447 <
acss
>
ad
-
wre
</access>

24448 </
fld
>

24449 <
fld
>

24450 <
me
>
ISOODRP
</name>

24451 <
desti
>
Isochrous
 
OUT
 
ck
 
drݳd


24452 
u
</
desti
>

24453 <
bOfft
>14</bitOffset>

24454 <
bWidth
>1</bitWidth>

24455 <
acss
>
ad
-
wre
</access>

24456 </
fld
>

24457 <
fld
>

24458 <
me
>
EOPF
</name>

24459 <
desti
>
End
 
of
 
riodic
 
ame


24460 
u
</
desti
>

24461 <
bOfft
>15</bitOffset>

24462 <
bWidth
>1</bitWidth>

24463 <
acss
>
ad
-
wre
</access>

24464 </
fld
>

24465 <
fld
>

24466 <
me
>
IEPINT
</name>

24467 <
desti
>
IN
 
dpot
 
u
</description>

24468 <
bOfft
>18</bitOffset>

24469 <
bWidth
>1</bitWidth>

24470 <
acss
>
ad
-
ly
</access>

24471 </
fld
>

24472 <
fld
>

24473 <
me
>
OEPINT
</name>

24474 <
desti
>
OUT
 
dpot
 
u
</description>

24475 <
bOfft
>19</bitOffset>

24476 <
bWidth
>1</bitWidth>

24477 <
acss
>
ad
-
ly
</access>

24478 </
fld
>

24479 <
fld
>

24480 <
me
>
IISOIXFR
</name>

24481 <
desti
>
Income
 
isochrous
 
IN


24482 
sr
</
desti
>

24483 <
bOfft
>20</bitOffset>

24484 <
bWidth
>1</bitWidth>

24485 <
acss
>
ad
-
wre
</access>

24486 </
fld
>

24487 <
fld
>

24488 <
me
>
IPXFR_INCOMPISOOUT
</name>

24489 <
desti
>
Income
 
riodic
 
	`sr
(
Ho


24490 
mode
)/
Income
 
isochrous
 
OUT
 
	`sr
(
Devi


24491 
mode
)</
desti
>

24492 <
bOfft
>21</bitOffset>

24493 <
bWidth
>1</bitWidth>

24494 <
acss
>
ad
-
wre
</access>

24495 </
fld
>

24496 <
fld
>

24497 <
me
>
HPRTINT
</name>

24498 <
desti
>
Ho
 
pt
 
u
</description>

24499 <
bOfft
>24</bitOffset>

24500 <
bWidth
>1</bitWidth>

24501 <
acss
>
ad
-
ly
</access>

24502 </
fld
>

24503 <
fld
>

24504 <
me
>
HCINT
</name>

24505 <
desti
>
Ho
 
chls
 
u
</description>

24506 <
bOfft
>25</bitOffset>

24507 <
bWidth
>1</bitWidth>

24508 <
acss
>
ad
-
ly
</access>

24509 </
fld
>

24510 <
fld
>

24511 <
me
>
PTXFE
</name>

24512 <
desti
>
Piodic
 
TxFIFO
 
emy
</description>

24513 <
bOfft
>26</bitOffset>

24514 <
bWidth
>1</bitWidth>

24515 <
acss
>
ad
-
ly
</access>

24516 </
fld
>

24517 <
fld
>

24518 <
me
>
CIDSCHG
</name>

24519 <
desti
>
C
 
ID
 
us
 
chge
</description>

24520 <
bOfft
>28</bitOffset>

24521 <
bWidth
>1</bitWidth>

24522 <
acss
>
ad
-
wre
</access>

24523 </
fld
>

24524 <
fld
>

24525 <
me
>
DISCINT
</name>

24526 <
desti
>
Disc
 
deed


24527 
u
</
desti
>

24528 <
bOfft
>29</bitOffset>

24529 <
bWidth
>1</bitWidth>

24530 <
acss
>
ad
-
wre
</access>

24531 </
fld
>

24532 <
fld
>

24533 <
me
>
SRQINT
</name>

24534 <
desti
>
Sessi
 
que
/
w
 
ssi
 
deed


24535 
u
</
desti
>

24536 <
bOfft
>30</bitOffset>

24537 <
bWidth
>1</bitWidth>

24538 <
acss
>
ad
-
wre
</access>

24539 </
fld
>

24540 <
fld
>

24541 <
me
>
WKUPINT
</name>

24542 <
desti
>
Resume
/
me
 
wakeup
 
deed


24543 
u
</
desti
>

24544 <
bOfft
>31</bitOffset>

24545 <
bWidth
>1</bitWidth>

24546 <
acss
>
ad
-
wre
</access>

24547 </
fld
>

24548 </
flds
>

24551 <
me
>
FS_GINTMSK
</name>

24552 <
diyName
>
FS_GINTMSK
</displayName>

24553 <
desti
>
OTG_FS
 
u
 
mask
 

24554 (
OTG_FS_GINTMSK
)</
desti
>

24555 <
addssOfft
>0x18</addressOffset>

24556 <
size
>0x20</size>

24557 <
tVue
>0x00000000</resetValue>

24558 <
flds
>

24559 <
fld
>

24560 <
me
>
MMISM
</name>

24561 <
desti
>
Mode
 
mismch
 
u


24562 
mask
</
desti
>

24563 <
bOfft
>1</bitOffset>

24564 <
bWidth
>1</bitWidth>

24565 <
acss
>
ad
-
wre
</access>

24566 </
fld
>

24567 <
fld
>

24568 <
me
>
OTGINT
</name>

24569 <
desti
>
OTG
 
u
 
mask
</description>

24570 <
bOfft
>2</bitOffset>

24571 <
bWidth
>1</bitWidth>

24572 <
acss
>
ad
-
wre
</access>

24573 </
fld
>

24574 <
fld
>

24575 <
me
>
SOFM
</name>

24576 <
desti
>
S
 
of
 
ame
 
mask
</description>

24577 <
bOfft
>3</bitOffset>

24578 <
bWidth
>1</bitWidth>

24579 <
acss
>
ad
-
wre
</access>

24580 </
fld
>

24581 <
fld
>

24582 <
me
>
RXFLVLM
</name>

24583 <
desti
>
Reive
 
FIFO
 
n
-
emy


24584 
mask
</
desti
>

24585 <
bOfft
>4</bitOffset>

24586 <
bWidth
>1</bitWidth>

24587 <
acss
>
ad
-
wre
</access>

24588 </
fld
>

24589 <
fld
>

24590 <
me
>
NPTXFEM
</name>

24591 <
desti
>
N
-
riodic
 
TxFIFO
 
emy


24592 
mask
</
desti
>

24593 <
bOfft
>5</bitOffset>

24594 <
bWidth
>1</bitWidth>

24595 <
acss
>
ad
-
wre
</access>

24596 </
fld
>

24597 <
fld
>

24598 <
me
>
GINAKEFFM
</name>

24599 <
desti
>
Glob
 
n
-
riodic
 
IN
 
NAK
 
efive


24600 
mask
</
desti
>

24601 <
bOfft
>6</bitOffset>

24602 <
bWidth
>1</bitWidth>

24603 <
acss
>
ad
-
wre
</access>

24604 </
fld
>

24605 <
fld
>

24606 <
me
>
GONAKEFFM
</name>

24607 <
desti
>
Glob
 
OUT
 
NAK
 
efive


24608 
mask
</
desti
>

24609 <
bOfft
>7</bitOffset>

24610 <
bWidth
>1</bitWidth>

24611 <
acss
>
ad
-
wre
</access>

24612 </
fld
>

24613 <
fld
>

24614 <
me
>
ESUSPM
</name>

24615 <
desti
>
Ely
 
sud
 
mask
</description>

24616 <
bOfft
>10</bitOffset>

24617 <
bWidth
>1</bitWidth>

24618 <
acss
>
ad
-
wre
</access>

24619 </
fld
>

24620 <
fld
>

24621 <
me
>
USBSUSPM
</name>

24622 <
desti
>
USB
 
sud
 
mask
</description>

24623 <
bOfft
>11</bitOffset>

24624 <
bWidth
>1</bitWidth>

24625 <
acss
>
ad
-
wre
</access>

24626 </
fld
>

24627 <
fld
>

24628 <
me
>
USBRST
</name>

24629 <
desti
>
USB
 
t
 
mask
</description>

24630 <
bOfft
>12</bitOffset>

24631 <
bWidth
>1</bitWidth>

24632 <
acss
>
ad
-
wre
</access>

24633 </
fld
>

24634 <
fld
>

24635 <
me
>
ENUMDNEM
</name>

24636 <
desti
>
Enumi
 
de
 
mask
</description>

24637 <
bOfft
>13</bitOffset>

24638 <
bWidth
>1</bitWidth>

24639 <
acss
>
ad
-
wre
</access>

24640 </
fld
>

24641 <
fld
>

24642 <
me
>
ISOODRPM
</name>

24643 <
desti
>
Isochrous
 
OUT
 
ck
 
drݳd
 
u


24644 
mask
</
desti
>

24645 <
bOfft
>14</bitOffset>

24646 <
bWidth
>1</bitWidth>

24647 <
acss
>
ad
-
wre
</access>

24648 </
fld
>

24649 <
fld
>

24650 <
me
>
EOPFM
</name>

24651 <
desti
>
End
 
of
 
riodic
 
ame
 
u


24652 
mask
</
desti
>

24653 <
bOfft
>15</bitOffset>

24654 <
bWidth
>1</bitWidth>

24655 <
acss
>
ad
-
wre
</access>

24656 </
fld
>

24657 <
fld
>

24658 <
me
>
EPMISM
</name>

24659 <
desti
>
Endpot
 
mismch
 
u


24660 
mask
</
desti
>

24661 <
bOfft
>17</bitOffset>

24662 <
bWidth
>1</bitWidth>

24663 <
acss
>
ad
-
wre
</access>

24664 </
fld
>

24665 <
fld
>

24666 <
me
>
IEPINT
</name>

24667 <
desti
>
IN
 
dpots
 
u


24668 
mask
</
desti
>

24669 <
bOfft
>18</bitOffset>

24670 <
bWidth
>1</bitWidth>

24671 <
acss
>
ad
-
wre
</access>

24672 </
fld
>

24673 <
fld
>

24674 <
me
>
OEPINT
</name>

24675 <
desti
>
OUT
 
dpots
 
u


24676 
mask
</
desti
>

24677 <
bOfft
>19</bitOffset>

24678 <
bWidth
>1</bitWidth>

24679 <
acss
>
ad
-
wre
</access>

24680 </
fld
>

24681 <
fld
>

24682 <
me
>
IISOIXFRM
</name>

24683 <
desti
>
Income
 
isochrous
 
IN
 
sr


24684 
mask
</
desti
>

24685 <
bOfft
>20</bitOffset>

24686 <
bWidth
>1</bitWidth>

24687 <
acss
>
ad
-
wre
</access>

24688 </
fld
>

24689 <
fld
>

24690 <
me
>
IPXFRM_IISOOXFRM
</name>

24691 <
desti
>
Income
 
riodic
 
sr
 
	`mask
(
Ho


24692 
mode
)/
Income
 
isochrous
 
OUT
 
sr
 
	`mask
(
Devi


24693 
mode
)</
desti
>

24694 <
bOfft
>21</bitOffset>

24695 <
bWidth
>1</bitWidth>

24696 <
acss
>
ad
-
wre
</access>

24697 </
fld
>

24698 <
fld
>

24699 <
me
>
PRTIM
</name>

24700 <
desti
>
Ho
 
pt
 
u
 
mask
</description>

24701 <
bOfft
>24</bitOffset>

24702 <
bWidth
>1</bitWidth>

24703 <
acss
>
ad
-
ly
</access>

24704 </
fld
>

24705 <
fld
>

24706 <
me
>
HCIM
</name>

24707 <
desti
>
Ho
 
chls
 
u


24708 
mask
</
desti
>

24709 <
bOfft
>25</bitOffset>

24710 <
bWidth
>1</bitWidth>

24711 <
acss
>
ad
-
wre
</access>

24712 </
fld
>

24713 <
fld
>

24714 <
me
>
PTXFEM
</name>

24715 <
desti
>
Piodic
 
TxFIFO
 
emy
 
mask
</description>

24716 <
bOfft
>26</bitOffset>

24717 <
bWidth
>1</bitWidth>

24718 <
acss
>
ad
-
wre
</access>

24719 </
fld
>

24720 <
fld
>

24721 <
me
>
CIDSCHGM
</name>

24722 <
desti
>
C
 
ID
 
us
 
chge


24723 
mask
</
desti
>

24724 <
bOfft
>28</bitOffset>

24725 <
bWidth
>1</bitWidth>

24726 <
acss
>
ad
-
wre
</access>

24727 </
fld
>

24728 <
fld
>

24729 <
me
>
DISCINT
</name>

24730 <
desti
>
Disc
 
deed
 
u


24731 
mask
</
desti
>

24732 <
bOfft
>29</bitOffset>

24733 <
bWidth
>1</bitWidth>

24734 <
acss
>
ad
-
wre
</access>

24735 </
fld
>

24736 <
fld
>

24737 <
me
>
SRQIM
</name>

24738 <
desti
>
Sessi
 
que
/
w
 
ssi
 
deed


24739 
u
 
mask
</
desti
>

24740 <
bOfft
>30</bitOffset>

24741 <
bWidth
>1</bitWidth>

24742 <
acss
>
ad
-
wre
</access>

24743 </
fld
>

24744 <
fld
>

24745 <
me
>
WUIM
</name>

24746 <
desti
>
Resume
/
me
 
wakeup
 
deed
 
u


24747 
mask
</
desti
>

24748 <
bOfft
>31</bitOffset>

24749 <
bWidth
>1</bitWidth>

24750 <
acss
>
ad
-
wre
</access>

24751 </
fld
>

24752 </
flds
>

24755 <
me
>
FS_GRXSTSR_Devi
</name>

24756 <
diyName
>
FS_GRXSTSR_Devi
</displayName>

24757 <
desti
>
OTG_FS
 
Reive
 
us
 
debug
 
	`ad
(
Devi


24758 
mode
)</
desti
>

24759 <
addssOfft
>0x1C</addressOffset>

24760 <
size
>0x20</size>

24761 <
acss
>
ad
-
ly
</access>

24762 <
tVue
>0x00000000</resetValue>

24763 <
flds
>

24764 <
fld
>

24765 <
me
>
EPNUM
</name>

24766 <
desti
>
Endpot
 
numb
</description>

24767 <
bOfft
>0</bitOffset>

24768 <
bWidth
>4</bitWidth>

24769 </
fld
>

24770 <
fld
>

24771 <
me
>
BCNT
</name>

24772 <
desti
>
By
 
cou
</description>

24773 <
bOfft
>4</bitOffset>

24774 <
bWidth
>11</bitWidth>

24775 </
fld
>

24776 <
fld
>

24777 <
me
>
DPID
</name>

24778 <
desti
>
Da
 
PID
</description>

24779 <
bOfft
>15</bitOffset>

24780 <
bWidth
>2</bitWidth>

24781 </
fld
>

24782 <
fld
>

24783 <
me
>
PKTSTS
</name>

24784 <
desti
>
Pack
 
us
</description>

24785 <
bOfft
>17</bitOffset>

24786 <
bWidth
>4</bitWidth>

24787 </
fld
>

24788 <
fld
>

24789 <
me
>
FRMNUM
</name>

24790 <
desti
>
Fme
 
numb
</description>

24791 <
bOfft
>21</bitOffset>

24792 <
bWidth
>4</bitWidth>

24793 </
fld
>

24794 </
flds
>

24797 <
me
>
FS_GRXSTSR_Ho
</name>

24798 <
diyName
>
FS_GRXSTSR_Ho
</displayName>

24799 <
desti
>
OTG_FS
 
Reive
 
us
 
debug
 
	`ad
(
Ho


24800 
mode
)</
desti
>

24801 <
eRegi
>
FS_GRXSTSR_Devi
</alternateRegister>

24802 <
addssOfft
>0x1C</addressOffset>

24803 <
size
>0x20</size>

24804 <
acss
>
ad
-
ly
</access>

24805 <
tVue
>0x00000000</resetValue>

24806 <
flds
>

24807 <
fld
>

24808 <
me
>
EPNUM
</name>

24809 <
desti
>
Endpot
 
numb
</description>

24810 <
bOfft
>0</bitOffset>

24811 <
bWidth
>4</bitWidth>

24812 </
fld
>

24813 <
fld
>

24814 <
me
>
BCNT
</name>

24815 <
desti
>
By
 
cou
</description>

24816 <
bOfft
>4</bitOffset>

24817 <
bWidth
>11</bitWidth>

24818 </
fld
>

24819 <
fld
>

24820 <
me
>
DPID
</name>

24821 <
desti
>
Da
 
PID
</description>

24822 <
bOfft
>15</bitOffset>

24823 <
bWidth
>2</bitWidth>

24824 </
fld
>

24825 <
fld
>

24826 <
me
>
PKTSTS
</name>

24827 <
desti
>
Pack
 
us
</description>

24828 <
bOfft
>17</bitOffset>

24829 <
bWidth
>4</bitWidth>

24830 </
fld
>

24831 <
fld
>

24832 <
me
>
FRMNUM
</name>

24833 <
desti
>
Fme
 
numb
</description>

24834 <
bOfft
>21</bitOffset>

24835 <
bWidth
>4</bitWidth>

24836 </
fld
>

24837 </
flds
>

24840 <
me
>
FS_GRXFSIZ
</name>

24841 <
diyName
>
FS_GRXFSIZ
</displayName>

24842 <
desti
>
OTG_FS
 
Reive
 
FIFO
 
size
 

24843 (
OTG_FS_GRXFSIZ
)</
desti
>

24844 <
addssOfft
>0x24</addressOffset>

24845 <
size
>0x20</size>

24846 <
acss
>
ad
-
wre
</access>

24847 <
tVue
>0x00000200</resetValue>

24848 <
flds
>

24849 <
fld
>

24850 <
me
>
RXFD
</name>

24851 <
desti
>
RxFIFO
 
dth
</description>

24852 <
bOfft
>0</bitOffset>

24853 <
bWidth
>16</bitWidth>

24854 </
fld
>

24855 </
flds
>

24858 <
me
>
FS_GNPTXFSIZ_Devi
</name>

24859 <
diyName
>
FS_GNPTXFSIZ_Devi
</displayName>

24860 <
desti
>
OTG_FS
 
n
-
riodic
 
sm
 
FIFO
 
size


24861 (
Devi
 
mode
)</
desti
>

24862 <
addssOfft
>0x28</addressOffset>

24863 <
size
>0x20</size>

24864 <
acss
>
ad
-
wre
</access>

24865 <
tVue
>0x00000200</resetValue>

24866 <
flds
>

24867 <
fld
>

24868 <
me
>
TX0FSA
</name>

24869 <
desti
>
Endpot
 0 
sm
 
RAM
 
t


24870 
addss
</
desti
>

24871 <
bOfft
>0</bitOffset>

24872 <
bWidth
>16</bitWidth>

24873 </
fld
>

24874 <
fld
>

24875 <
me
>
TX0FD
</name>

24876 <
desti
>
Endpot
 0 
TxFIFO
 
dth
</description>

24877 <
bOfft
>16</bitOffset>

24878 <
bWidth
>16</bitWidth>

24879 </
fld
>

24880 </
flds
>

24883 <
me
>
FS_GNPTXFSIZ_Ho
</name>

24884 <
diyName
>
FS_GNPTXFSIZ_Ho
</displayName>

24885 <
desti
>
OTG_FS
 
n
-
riodic
 
sm
 
FIFO
 
size


24886 (
Ho
 
mode
)</
desti
>

24887 <
eRegi
>
FS_GNPTXFSIZ_Devi
</alternateRegister>

24888 <
addssOfft
>0x28</addressOffset>

24889 <
size
>0x20</size>

24890 <
acss
>
ad
-
wre
</access>

24891 <
tVue
>0x00000200</resetValue>

24892 <
flds
>

24893 <
fld
>

24894 <
me
>
NPTXFSA
</name>

24895 <
desti
>
N
-
riodic
 
sm
 
RAM
 
t


24896 
addss
</
desti
>

24897 <
bOfft
>0</bitOffset>

24898 <
bWidth
>16</bitWidth>

24899 </
fld
>

24900 <
fld
>

24901 <
me
>
NPTXFD
</name>

24902 <
desti
>
N
-
riodic
 
TxFIFO
 
dth
</description>

24903 <
bOfft
>16</bitOffset>

24904 <
bWidth
>16</bitWidth>

24905 </
fld
>

24906 </
flds
>

24909 <
me
>
FS_GNPTXSTS
</name>

24910 <
diyName
>
FS_GNPTXSTS
</displayName>

24911 <
desti
>
OTG_FS
 
n
-
riodic
 
sm
 
FIFO
/
queue


24912 
us
 (
OTG_FS_GNPTXSTS
)</
desti
>

24913 <
addssOfft
>0x2C</addressOffset>

24914 <
size
>0x20</size>

24915 <
acss
>
ad
-
ly
</access>

24916 <
tVue
>0x00080200</resetValue>

24917 <
flds
>

24918 <
fld
>

24919 <
me
>
NPTXFSAV
</name>

24920 <
desti
>
N
-
riodic
 
TxFIFO
 
a


24921 
avaab
</
desti
>

24922 <
bOfft
>0</bitOffset>

24923 <
bWidth
>16</bitWidth>

24924 </
fld
>

24925 <
fld
>

24926 <
me
>
NPTQXSAV
</name>

24927 <
desti
>
N
-
riodic
 
sm
 
que
 
queue


24928 
a
 
avaab
</
desti
>

24929 <
bOfft
>16</bitOffset>

24930 <
bWidth
>8</bitWidth>

24931 </
fld
>

24932 <
fld
>

24933 <
me
>
NPTXQTOP
</name>

24934 <
desti
>
T
 
of
 
the
 
n
-
riodic
 
sm
 
que


24935 
queue
</
desti
>

24936 <
bOfft
>24</bitOffset>

24937 <
bWidth
>7</bitWidth>

24938 </
fld
>

24939 </
flds
>

24942 <
me
>
FS_GCCFG
</name>

24943 <
diyName
>
FS_GCCFG
</displayName>

24944 <
desti
>
OTG_FS
 
g
 
ce
 
cfiguti
 

24945 (
OTG_FS_GCCFG
)</
desti
>

24946 <
addssOfft
>0x38</addressOffset>

24947 <
size
>0x20</size>

24948 <
acss
>
ad
-
wre
</access>

24949 <
tVue
>0x00000000</resetValue>

24950 <
flds
>

24951 <
fld
>

24952 <
me
>
PWRDWN
</name>

24953 <
desti
>
Pow
 
down
</description>

24954 <
bOfft
>16</bitOffset>

24955 <
bWidth
>1</bitWidth>

24956 </
fld
>

24957 <
fld
>

24958 <
me
>
VBUSASEN
</name>

24959 <
desti
>
Eb
 
the
 
VBUS
 
nsg


24960 
devi
</
desti
>

24961 <
bOfft
>18</bitOffset>

24962 <
bWidth
>1</bitWidth>

24963 </
fld
>

24964 <
fld
>

24965 <
me
>
VBUSBSEN
</name>

24966 <
desti
>
Eb
 
the
 
VBUS
 
nsg


24967 
devi
</
desti
>

24968 <
bOfft
>19</bitOffset>

24969 <
bWidth
>1</bitWidth>

24970 </
fld
>

24971 <
fld
>

24972 <
me
>
SOFOUTEN
</name>

24973 <
desti
>
SOF
 
ouut
 
ab
</description>

24974 <
bOfft
>20</bitOffset>

24975 <
bWidth
>1</bitWidth>

24976 </
fld
>

24977 </
flds
>

24980 <
me
>
FS_CID
</name>

24981 <
diyName
>
FS_CID
</displayName>

24982 <
desti
>
ce
 
ID
 </description>

24983 <
addssOfft
>0x3C</addressOffset>

24984 <
size
>0x20</size>

24985 <
acss
>
ad
-
wre
</access>

24986 <
tVue
>0x00001000</resetValue>

24987 <
flds
>

24988 <
fld
>

24989 <
me
>
PRODUCT_ID
</name>

24990 <
desti
>
Produ
 
ID
 
fld
</description>

24991 <
bOfft
>0</bitOffset>

24992 <
bWidth
>32</bitWidth>

24993 </
fld
>

24994 </
flds
>

24997 <
me
>
FS_HPTXFSIZ
</name>

24998 <
diyName
>
FS_HPTXFSIZ
</displayName>

24999 <
desti
>
OTG_FS
 
Ho
 
riodic
 
sm
 
FIFO
 
size


25000 (
OTG_FS_HPTXFSIZ
)</
desti
>

25001 <
addssOfft
>0x100</addressOffset>

25002 <
size
>0x20</size>

25003 <
acss
>
ad
-
wre
</access>

25004 <
tVue
>0x02000600</resetValue>

25005 <
flds
>

25006 <
fld
>

25007 <
me
>
PTXSA
</name>

25008 <
desti
>
Ho
 
riodic
 
TxFIFO
 
t


25009 
addss
</
desti
>

25010 <
bOfft
>0</bitOffset>

25011 <
bWidth
>16</bitWidth>

25012 </
fld
>

25013 <
fld
>

25014 <
me
>
PTXFSIZ
</name>

25015 <
desti
>
Ho
 
riodic
 
TxFIFO
 
dth
</description>

25016 <
bOfft
>16</bitOffset>

25017 <
bWidth
>16</bitWidth>

25018 </
fld
>

25019 </
flds
>

25022 <
me
>
FS_DIEPTXF1
</name>

25023 <
diyName
>
FS_DIEPTXF1
</displayName>

25024 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


25025 (
OTG_FS_DIEPTXF2
)</
desti
>

25026 <
addssOfft
>0x104</addressOffset>

25027 <
size
>0x20</size>

25028 <
acss
>
ad
-
wre
</access>

25029 <
tVue
>0x02000400</resetValue>

25030 <
flds
>

25031 <
fld
>

25032 <
me
>
INEPTXSA
</name>

25033 <
desti
>
IN
 
dpot
 
FIFO2
 
sm
 
RAM
 
t


25034 
addss
</
desti
>

25035 <
bOfft
>0</bitOffset>

25036 <
bWidth
>16</bitWidth>

25037 </
fld
>

25038 <
fld
>

25039 <
me
>
INEPTXFD
</name>

25040 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

25041 <
bOfft
>16</bitOffset>

25042 <
bWidth
>16</bitWidth>

25043 </
fld
>

25044 </
flds
>

25047 <
me
>
FS_DIEPTXF2
</name>

25048 <
diyName
>
FS_DIEPTXF2
</displayName>

25049 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


25050 (
OTG_FS_DIEPTXF3
)</
desti
>

25051 <
addssOfft
>0x108</addressOffset>

25052 <
size
>0x20</size>

25053 <
acss
>
ad
-
wre
</access>

25054 <
tVue
>0x02000400</resetValue>

25055 <
flds
>

25056 <
fld
>

25057 <
me
>
INEPTXSA
</name>

25058 <
desti
>
IN
 
dpot
 
FIFO3
 
sm
 
RAM
 
t


25059 
addss
</
desti
>

25060 <
bOfft
>0</bitOffset>

25061 <
bWidth
>16</bitWidth>

25062 </
fld
>

25063 <
fld
>

25064 <
me
>
INEPTXFD
</name>

25065 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

25066 <
bOfft
>16</bitOffset>

25067 <
bWidth
>16</bitWidth>

25068 </
fld
>

25069 </
flds
>

25072 <
me
>
FS_DIEPTXF3
</name>

25073 <
diyName
>
FS_DIEPTXF3
</displayName>

25074 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


25075 (
OTG_FS_DIEPTXF4
)</
desti
>

25076 <
addssOfft
>0x10C</addressOffset>

25077 <
size
>0x20</size>

25078 <
acss
>
ad
-
wre
</access>

25079 <
tVue
>0x02000400</resetValue>

25080 <
flds
>

25081 <
fld
>

25082 <
me
>
INEPTXSA
</name>

25083 <
desti
>
IN
 
dpot
 
FIFO4
 
sm
 
RAM
 
t


25084 
addss
</
desti
>

25085 <
bOfft
>0</bitOffset>

25086 <
bWidth
>16</bitWidth>

25087 </
fld
>

25088 <
fld
>

25089 <
me
>
INEPTXFD
</name>

25090 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

25091 <
bOfft
>16</bitOffset>

25092 <
bWidth
>16</bitWidth>

25093 </
fld
>

25094 </
flds
>

25096 </
gis
>

25097 </
rh
>

25098 <
rh
>

25099 <
me
>
OTG_FS_HOST
</name>

25100 <
desti
>
USB
 

 
the
 
go
 
fu
 
d
</description>

25101 <
groupName
>
USB_OTG_FS
</groupName>

25102 <
baAddss
>0x50000400</baseAddress>

25103 <
addssBlock
>

25104 <
offt
>0x0</offset>

25105 <
size
>0x400</size>

25106 <
uge
>
gis
</usage>

25107 </
addssBlock
>

25108 <
gis
>

25110 <
me
>
FS_HCFG
</name>

25111 <
diyName
>
FS_HCFG
</displayName>

25112 <
desti
>
OTG_FS
 
ho
 
cfiguti
 

25113 (
OTG_FS_HCFG
)</
desti
>

25114 <
addssOfft
>0x0</addressOffset>

25115 <
size
>0x20</size>

25116 <
tVue
>0x00000000</resetValue>

25117 <
flds
>

25118 <
fld
>

25119 <
me
>
FSLSPCS
</name>

25120 <
desti
>
FS
/
LS
 
PHY
 
ock
 

</description>

25121 <
bOfft
>0</bitOffset>

25122 <
bWidth
>2</bitWidth>

25123 <
acss
>
ad
-
wre
</access>

25124 </
fld
>

25125 <
fld
>

25126 <
me
>
FSLSS
</name>

25127 <
desti
>
FS
- 
d
 
LS
-
ly
 
sut
</description>

25128 <
bOfft
>2</bitOffset>

25129 <
bWidth
>1</bitWidth>

25130 <
acss
>
ad
-
ly
</access>

25131 </
fld
>

25132 </
flds
>

25135 <
me
>
HFIR
</name>

25136 <
diyName
>
HFIR
</displayName>

25137 <
desti
>
OTG_FS
 
Ho
 
ame
 
rv


25138 </
desti
>

25139 <
addssOfft
>0x4</addressOffset>

25140 <
size
>0x20</size>

25141 <
acss
>
ad
-
wre
</access>

25142 <
tVue
>0x0000EA60</resetValue>

25143 <
flds
>

25144 <
fld
>

25145 <
me
>
FRIVL
</name>

25146 <
desti
>
Fme
 
rv
</description>

25147 <
bOfft
>0</bitOffset>

25148 <
bWidth
>16</bitWidth>

25149 </
fld
>

25150 </
flds
>

25153 <
me
>
FS_HFNUM
</name>

25154 <
diyName
>
FS_HFNUM
</displayName>

25155 <
desti
>
OTG_FS
 
ho
 
ame
 
numb
/am
time


25156 
mag
 (
OTG_FS_HFNUM
)</
desti
>

25157 <
addssOfft
>0x8</addressOffset>

25158 <
size
>0x20</size>

25159 <
acss
>
ad
-
ly
</access>

25160 <
tVue
>0x00003FFF</resetValue>

25161 <
flds
>

25162 <
fld
>

25163 <
me
>
FRNUM
</name>

25164 <
desti
>
Fme
 
numb
</description>

25165 <
bOfft
>0</bitOffset>

25166 <
bWidth
>16</bitWidth>

25167 </
fld
>

25168 <
fld
>

25169 <
me
>
FTREM
</name>

25170 <
desti
>
Fme
 
time
 
mag
</description>

25171 <
bOfft
>16</bitOffset>

25172 <
bWidth
>16</bitWidth>

25173 </
fld
>

25174 </
flds
>

25177 <
me
>
FS_HPTXSTS
</name>

25178 <
diyName
>
FS_HPTXSTS
</displayName>

25179 <
desti
>
OTG_FS_Ho
 
riodic
 
sm
 
FIFO
/
queue


25180 
us
 (
OTG_FS_HPTXSTS
)</
desti
>

25181 <
addssOfft
>0x10</addressOffset>

25182 <
size
>0x20</size>

25183 <
tVue
>0x00080100</resetValue>

25184 <
flds
>

25185 <
fld
>

25186 <
me
>
PTXFSAVL
</name>

25187 <
desti
>
Piodic
 
sm
 
da
 
FIFO
 
a


25188 
avaab
</
desti
>

25189 <
bOfft
>0</bitOffset>

25190 <
bWidth
>16</bitWidth>

25191 <
acss
>
ad
-
wre
</access>

25192 </
fld
>

25193 <
fld
>

25194 <
me
>
PTXQSAV
</name>

25195 <
desti
>
Piodic
 
sm
 
que
 
queue
 
a


25196 
avaab
</
desti
>

25197 <
bOfft
>16</bitOffset>

25198 <
bWidth
>8</bitWidth>

25199 <
acss
>
ad
-
ly
</access>

25200 </
fld
>

25201 <
fld
>

25202 <
me
>
PTXQTOP
</name>

25203 <
desti
>
T
 
of
 
the
 
riodic
 
sm
 
que


25204 
queue
</
desti
>

25205 <
bOfft
>24</bitOffset>

25206 <
bWidth
>8</bitWidth>

25207 <
acss
>
ad
-
ly
</access>

25208 </
fld
>

25209 </
flds
>

25212 <
me
>
HAINT
</name>

25213 <
diyName
>
HAINT
</displayName>

25214 <
desti
>
OTG_FS
 
Ho
 
l
 
chls
 
u


25215 </
desti
>

25216 <
addssOfft
>0x14</addressOffset>

25217 <
size
>0x20</size>

25218 <
acss
>
ad
-
ly
</access>

25219 <
tVue
>0x00000000</resetValue>

25220 <
flds
>

25221 <
fld
>

25222 <
me
>
HAINT
</name>

25223 <
desti
>
Chl
 
us
</description>

25224 <
bOfft
>0</bitOffset>

25225 <
bWidth
>16</bitWidth>

25226 </
fld
>

25227 </
flds
>

25230 <
me
>
HAINTMSK
</name>

25231 <
diyName
>
HAINTMSK
</displayName>

25232 <
desti
>
OTG_FS
 
ho
 
l
 
chls
 
u
 
mask


25233 </
desti
>

25234 <
addssOfft
>0x18</addressOffset>

25235 <
size
>0x20</size>

25236 <
acss
>
ad
-
wre
</access>

25237 <
tVue
>0x00000000</resetValue>

25238 <
flds
>

25239 <
fld
>

25240 <
me
>
HAINTM
</name>

25241 <
desti
>
Chl
 
u
 
mask
</description>

25242 <
bOfft
>0</bitOffset>

25243 <
bWidth
>16</bitWidth>

25244 </
fld
>

25245 </
flds
>

25248 <
me
>
FS_HPRT
</name>

25249 <
diyName
>
FS_HPRT
</displayName>

25250 <
desti
>
OTG_FS
 
ho
 
pt
 
cڌ
 
d
 
us
 

25251 (
OTG_FS_HPRT
)</
desti
>

25252 <
addssOfft
>0x40</addressOffset>

25253 <
size
>0x20</size>

25254 <
tVue
>0x00000000</resetValue>

25255 <
flds
>

25256 <
fld
>

25257 <
me
>
PCSTS
</name>

25258 <
desti
>
Pt
 
c
 
us
</description>

25259 <
bOfft
>0</bitOffset>

25260 <
bWidth
>1</bitWidth>

25261 <
acss
>
ad
-
ly
</access>

25262 </
fld
>

25263 <
fld
>

25264 <
me
>
PCDET
</name>

25265 <
desti
>
Pt
 
c
 
deed
</description>

25266 <
bOfft
>1</bitOffset>

25267 <
bWidth
>1</bitWidth>

25268 <
acss
>
ad
-
wre
</access>

25269 </
fld
>

25270 <
fld
>

25271 <
me
>
PENA
</name>

25272 <
desti
>
Pt
 
ab
</description>

25273 <
bOfft
>2</bitOffset>

25274 <
bWidth
>1</bitWidth>

25275 <
acss
>
ad
-
wre
</access>

25276 </
fld
>

25277 <
fld
>

25278 <
me
>
PENCHNG
</name>

25279 <
desti
>
Pt
 
ab
/
dib
 
chge
</description>

25280 <
bOfft
>3</bitOffset>

25281 <
bWidth
>1</bitWidth>

25282 <
acss
>
ad
-
wre
</access>

25283 </
fld
>

25284 <
fld
>

25285 <
me
>
POCA
</name>

25286 <
desti
>
Pt
 
ovcut
 
aive
</description>

25287 <
bOfft
>4</bitOffset>

25288 <
bWidth
>1</bitWidth>

25289 <
acss
>
ad
-
ly
</access>

25290 </
fld
>

25291 <
fld
>

25292 <
me
>
POCCHNG
</name>

25293 <
desti
>
Pt
 
ovcut
 
chge
</description>

25294 <
bOfft
>5</bitOffset>

25295 <
bWidth
>1</bitWidth>

25296 <
acss
>
ad
-
wre
</access>

25297 </
fld
>

25298 <
fld
>

25299 <
me
>
PRES
</name>

25300 <
desti
>
Pt
 
sume
</description>

25301 <
bOfft
>6</bitOffset>

25302 <
bWidth
>1</bitWidth>

25303 <
acss
>
ad
-
wre
</access>

25304 </
fld
>

25305 <
fld
>

25306 <
me
>
PSUSP
</name>

25307 <
desti
>
Pt
 
sud
</description>

25308 <
bOfft
>7</bitOffset>

25309 <
bWidth
>1</bitWidth>

25310 <
acss
>
ad
-
wre
</access>

25311 </
fld
>

25312 <
fld
>

25313 <
me
>
PRST
</name>

25314 <
desti
>
Pt
 
t
</description>

25315 <
bOfft
>8</bitOffset>

25316 <
bWidth
>1</bitWidth>

25317 <
acss
>
ad
-
wre
</access>

25318 </
fld
>

25319 <
fld
>

25320 <
me
>
PLSTS
</name>

25321 <
desti
>
Pt
 
le
 
us
</description>

25322 <
bOfft
>10</bitOffset>

25323 <
bWidth
>2</bitWidth>

25324 <
acss
>
ad
-
ly
</access>

25325 </
fld
>

25326 <
fld
>

25327 <
me
>
PPWR
</name>

25328 <
desti
>
Pt
 
pow
</description>

25329 <
bOfft
>12</bitOffset>

25330 <
bWidth
>1</bitWidth>

25331 <
acss
>
ad
-
wre
</access>

25332 </
fld
>

25333 <
fld
>

25334 <
me
>
PTCTL
</name>

25335 <
desti
>
Pt
 

 
cڌ
</description>

25336 <
bOfft
>13</bitOffset>

25337 <
bWidth
>4</bitWidth>

25338 <
acss
>
ad
-
wre
</access>

25339 </
fld
>

25340 <
fld
>

25341 <
me
>
PSPD
</name>

25342 <
desti
>
Pt
 
d
</description>

25343 <
bOfft
>17</bitOffset>

25344 <
bWidth
>2</bitWidth>

25345 <
acss
>
ad
-
ly
</access>

25346 </
fld
>

25347 </
flds
>

25350 <
me
>
FS_HCCHAR0
</name>

25351 <
diyName
>
FS_HCCHAR0
</displayName>

25352 <
desti
>
OTG_FS
 
ho
 
chl
-0 
chaiics


25353 (
OTG_FS_HCCHAR0
)</
desti
>

25354 <
addssOfft
>0x100</addressOffset>

25355 <
size
>0x20</size>

25356 <
acss
>
ad
-
wre
</access>

25357 <
tVue
>0x00000000</resetValue>

25358 <
flds
>

25359 <
fld
>

25360 <
me
>
MPSIZ
</name>

25361 <
desti
>
Maximum
 
ck
 
size
</description>

25362 <
bOfft
>0</bitOffset>

25363 <
bWidth
>11</bitWidth>

25364 </
fld
>

25365 <
fld
>

25366 <
me
>
EPNUM
</name>

25367 <
desti
>
Endpot
 
numb
</description>

25368 <
bOfft
>11</bitOffset>

25369 <
bWidth
>4</bitWidth>

25370 </
fld
>

25371 <
fld
>

25372 <
me
>
EPDIR
</name>

25373 <
desti
>
Endpot
 
dei
</description>

25374 <
bOfft
>15</bitOffset>

25375 <
bWidth
>1</bitWidth>

25376 </
fld
>

25377 <
fld
>

25378 <
me
>
LSDEV
</name>

25379 <
desti
>
Low
-
d
 
devi
</description>

25380 <
bOfft
>17</bitOffset>

25381 <
bWidth
>1</bitWidth>

25382 </
fld
>

25383 <
fld
>

25384 <
me
>
EPTYP
</name>

25385 <
desti
>
Endpot
 
ty
</description>

25386 <
bOfft
>18</bitOffset>

25387 <
bWidth
>2</bitWidth>

25388 </
fld
>

25389 <
fld
>

25390 <
me
>
MCNT
</name>

25391 <
desti
>
Muicou
</description>

25392 <
bOfft
>20</bitOffset>

25393 <
bWidth
>2</bitWidth>

25394 </
fld
>

25395 <
fld
>

25396 <
me
>
DAD
</name>

25397 <
desti
>
Devi
 
addss
</description>

25398 <
bOfft
>22</bitOffset>

25399 <
bWidth
>7</bitWidth>

25400 </
fld
>

25401 <
fld
>

25402 <
me
>
ODDFRM
</name>

25403 <
desti
>
Odd
 
ame
</description>

25404 <
bOfft
>29</bitOffset>

25405 <
bWidth
>1</bitWidth>

25406 </
fld
>

25407 <
fld
>

25408 <
me
>
CHDIS
</name>

25409 <
desti
>
Chl
 
dib
</description>

25410 <
bOfft
>30</bitOffset>

25411 <
bWidth
>1</bitWidth>

25412 </
fld
>

25413 <
fld
>

25414 <
me
>
CHENA
</name>

25415 <
desti
>
Chl
 
ab
</description>

25416 <
bOfft
>31</bitOffset>

25417 <
bWidth
>1</bitWidth>

25418 </
fld
>

25419 </
flds
>

25422 <
me
>
FS_HCCHAR1
</name>

25423 <
diyName
>
FS_HCCHAR1
</displayName>

25424 <
desti
>
OTG_FS
 
ho
 
chl
-1 
chaiics


25425 (
OTG_FS_HCCHAR1
)</
desti
>

25426 <
addssOfft
>0x120</addressOffset>

25427 <
size
>0x20</size>

25428 <
acss
>
ad
-
wre
</access>

25429 <
tVue
>0x00000000</resetValue>

25430 <
flds
>

25431 <
fld
>

25432 <
me
>
MPSIZ
</name>

25433 <
desti
>
Maximum
 
ck
 
size
</description>

25434 <
bOfft
>0</bitOffset>

25435 <
bWidth
>11</bitWidth>

25436 </
fld
>

25437 <
fld
>

25438 <
me
>
EPNUM
</name>

25439 <
desti
>
Endpot
 
numb
</description>

25440 <
bOfft
>11</bitOffset>

25441 <
bWidth
>4</bitWidth>

25442 </
fld
>

25443 <
fld
>

25444 <
me
>
EPDIR
</name>

25445 <
desti
>
Endpot
 
dei
</description>

25446 <
bOfft
>15</bitOffset>

25447 <
bWidth
>1</bitWidth>

25448 </
fld
>

25449 <
fld
>

25450 <
me
>
LSDEV
</name>

25451 <
desti
>
Low
-
d
 
devi
</description>

25452 <
bOfft
>17</bitOffset>

25453 <
bWidth
>1</bitWidth>

25454 </
fld
>

25455 <
fld
>

25456 <
me
>
EPTYP
</name>

25457 <
desti
>
Endpot
 
ty
</description>

25458 <
bOfft
>18</bitOffset>

25459 <
bWidth
>2</bitWidth>

25460 </
fld
>

25461 <
fld
>

25462 <
me
>
MCNT
</name>

25463 <
desti
>
Muicou
</description>

25464 <
bOfft
>20</bitOffset>

25465 <
bWidth
>2</bitWidth>

25466 </
fld
>

25467 <
fld
>

25468 <
me
>
DAD
</name>

25469 <
desti
>
Devi
 
addss
</description>

25470 <
bOfft
>22</bitOffset>

25471 <
bWidth
>7</bitWidth>

25472 </
fld
>

25473 <
fld
>

25474 <
me
>
ODDFRM
</name>

25475 <
desti
>
Odd
 
ame
</description>

25476 <
bOfft
>29</bitOffset>

25477 <
bWidth
>1</bitWidth>

25478 </
fld
>

25479 <
fld
>

25480 <
me
>
CHDIS
</name>

25481 <
desti
>
Chl
 
dib
</description>

25482 <
bOfft
>30</bitOffset>

25483 <
bWidth
>1</bitWidth>

25484 </
fld
>

25485 <
fld
>

25486 <
me
>
CHENA
</name>

25487 <
desti
>
Chl
 
ab
</description>

25488 <
bOfft
>31</bitOffset>

25489 <
bWidth
>1</bitWidth>

25490 </
fld
>

25491 </
flds
>

25494 <
me
>
FS_HCCHAR2
</name>

25495 <
diyName
>
FS_HCCHAR2
</displayName>

25496 <
desti
>
OTG_FS
 
ho
 
chl
-2 
chaiics


25497 (
OTG_FS_HCCHAR2
)</
desti
>

25498 <
addssOfft
>0x140</addressOffset>

25499 <
size
>0x20</size>

25500 <
acss
>
ad
-
wre
</access>

25501 <
tVue
>0x00000000</resetValue>

25502 <
flds
>

25503 <
fld
>

25504 <
me
>
MPSIZ
</name>

25505 <
desti
>
Maximum
 
ck
 
size
</description>

25506 <
bOfft
>0</bitOffset>

25507 <
bWidth
>11</bitWidth>

25508 </
fld
>

25509 <
fld
>

25510 <
me
>
EPNUM
</name>

25511 <
desti
>
Endpot
 
numb
</description>

25512 <
bOfft
>11</bitOffset>

25513 <
bWidth
>4</bitWidth>

25514 </
fld
>

25515 <
fld
>

25516 <
me
>
EPDIR
</name>

25517 <
desti
>
Endpot
 
dei
</description>

25518 <
bOfft
>15</bitOffset>

25519 <
bWidth
>1</bitWidth>

25520 </
fld
>

25521 <
fld
>

25522 <
me
>
LSDEV
</name>

25523 <
desti
>
Low
-
d
 
devi
</description>

25524 <
bOfft
>17</bitOffset>

25525 <
bWidth
>1</bitWidth>

25526 </
fld
>

25527 <
fld
>

25528 <
me
>
EPTYP
</name>

25529 <
desti
>
Endpot
 
ty
</description>

25530 <
bOfft
>18</bitOffset>

25531 <
bWidth
>2</bitWidth>

25532 </
fld
>

25533 <
fld
>

25534 <
me
>
MCNT
</name>

25535 <
desti
>
Muicou
</description>

25536 <
bOfft
>20</bitOffset>

25537 <
bWidth
>2</bitWidth>

25538 </
fld
>

25539 <
fld
>

25540 <
me
>
DAD
</name>

25541 <
desti
>
Devi
 
addss
</description>

25542 <
bOfft
>22</bitOffset>

25543 <
bWidth
>7</bitWidth>

25544 </
fld
>

25545 <
fld
>

25546 <
me
>
ODDFRM
</name>

25547 <
desti
>
Odd
 
ame
</description>

25548 <
bOfft
>29</bitOffset>

25549 <
bWidth
>1</bitWidth>

25550 </
fld
>

25551 <
fld
>

25552 <
me
>
CHDIS
</name>

25553 <
desti
>
Chl
 
dib
</description>

25554 <
bOfft
>30</bitOffset>

25555 <
bWidth
>1</bitWidth>

25556 </
fld
>

25557 <
fld
>

25558 <
me
>
CHENA
</name>

25559 <
desti
>
Chl
 
ab
</description>

25560 <
bOfft
>31</bitOffset>

25561 <
bWidth
>1</bitWidth>

25562 </
fld
>

25563 </
flds
>

25566 <
me
>
FS_HCCHAR3
</name>

25567 <
diyName
>
FS_HCCHAR3
</displayName>

25568 <
desti
>
OTG_FS
 
ho
 
chl
-3 
chaiics


25569 (
OTG_FS_HCCHAR3
)</
desti
>

25570 <
addssOfft
>0x160</addressOffset>

25571 <
size
>0x20</size>

25572 <
acss
>
ad
-
wre
</access>

25573 <
tVue
>0x00000000</resetValue>

25574 <
flds
>

25575 <
fld
>

25576 <
me
>
MPSIZ
</name>

25577 <
desti
>
Maximum
 
ck
 
size
</description>

25578 <
bOfft
>0</bitOffset>

25579 <
bWidth
>11</bitWidth>

25580 </
fld
>

25581 <
fld
>

25582 <
me
>
EPNUM
</name>

25583 <
desti
>
Endpot
 
numb
</description>

25584 <
bOfft
>11</bitOffset>

25585 <
bWidth
>4</bitWidth>

25586 </
fld
>

25587 <
fld
>

25588 <
me
>
EPDIR
</name>

25589 <
desti
>
Endpot
 
dei
</description>

25590 <
bOfft
>15</bitOffset>

25591 <
bWidth
>1</bitWidth>

25592 </
fld
>

25593 <
fld
>

25594 <
me
>
LSDEV
</name>

25595 <
desti
>
Low
-
d
 
devi
</description>

25596 <
bOfft
>17</bitOffset>

25597 <
bWidth
>1</bitWidth>

25598 </
fld
>

25599 <
fld
>

25600 <
me
>
EPTYP
</name>

25601 <
desti
>
Endpot
 
ty
</description>

25602 <
bOfft
>18</bitOffset>

25603 <
bWidth
>2</bitWidth>

25604 </
fld
>

25605 <
fld
>

25606 <
me
>
MCNT
</name>

25607 <
desti
>
Muicou
</description>

25608 <
bOfft
>20</bitOffset>

25609 <
bWidth
>2</bitWidth>

25610 </
fld
>

25611 <
fld
>

25612 <
me
>
DAD
</name>

25613 <
desti
>
Devi
 
addss
</description>

25614 <
bOfft
>22</bitOffset>

25615 <
bWidth
>7</bitWidth>

25616 </
fld
>

25617 <
fld
>

25618 <
me
>
ODDFRM
</name>

25619 <
desti
>
Odd
 
ame
</description>

25620 <
bOfft
>29</bitOffset>

25621 <
bWidth
>1</bitWidth>

25622 </
fld
>

25623 <
fld
>

25624 <
me
>
CHDIS
</name>

25625 <
desti
>
Chl
 
dib
</description>

25626 <
bOfft
>30</bitOffset>

25627 <
bWidth
>1</bitWidth>

25628 </
fld
>

25629 <
fld
>

25630 <
me
>
CHENA
</name>

25631 <
desti
>
Chl
 
ab
</description>

25632 <
bOfft
>31</bitOffset>

25633 <
bWidth
>1</bitWidth>

25634 </
fld
>

25635 </
flds
>

25638 <
me
>
FS_HCCHAR4
</name>

25639 <
diyName
>
FS_HCCHAR4
</displayName>

25640 <
desti
>
OTG_FS
 
ho
 
chl
-4 
chaiics


25641 (
OTG_FS_HCCHAR4
)</
desti
>

25642 <
addssOfft
>0x180</addressOffset>

25643 <
size
>0x20</size>

25644 <
acss
>
ad
-
wre
</access>

25645 <
tVue
>0x00000000</resetValue>

25646 <
flds
>

25647 <
fld
>

25648 <
me
>
MPSIZ
</name>

25649 <
desti
>
Maximum
 
ck
 
size
</description>

25650 <
bOfft
>0</bitOffset>

25651 <
bWidth
>11</bitWidth>

25652 </
fld
>

25653 <
fld
>

25654 <
me
>
EPNUM
</name>

25655 <
desti
>
Endpot
 
numb
</description>

25656 <
bOfft
>11</bitOffset>

25657 <
bWidth
>4</bitWidth>

25658 </
fld
>

25659 <
fld
>

25660 <
me
>
EPDIR
</name>

25661 <
desti
>
Endpot
 
dei
</description>

25662 <
bOfft
>15</bitOffset>

25663 <
bWidth
>1</bitWidth>

25664 </
fld
>

25665 <
fld
>

25666 <
me
>
LSDEV
</name>

25667 <
desti
>
Low
-
d
 
devi
</description>

25668 <
bOfft
>17</bitOffset>

25669 <
bWidth
>1</bitWidth>

25670 </
fld
>

25671 <
fld
>

25672 <
me
>
EPTYP
</name>

25673 <
desti
>
Endpot
 
ty
</description>

25674 <
bOfft
>18</bitOffset>

25675 <
bWidth
>2</bitWidth>

25676 </
fld
>

25677 <
fld
>

25678 <
me
>
MCNT
</name>

25679 <
desti
>
Muicou
</description>

25680 <
bOfft
>20</bitOffset>

25681 <
bWidth
>2</bitWidth>

25682 </
fld
>

25683 <
fld
>

25684 <
me
>
DAD
</name>

25685 <
desti
>
Devi
 
addss
</description>

25686 <
bOfft
>22</bitOffset>

25687 <
bWidth
>7</bitWidth>

25688 </
fld
>

25689 <
fld
>

25690 <
me
>
ODDFRM
</name>

25691 <
desti
>
Odd
 
ame
</description>

25692 <
bOfft
>29</bitOffset>

25693 <
bWidth
>1</bitWidth>

25694 </
fld
>

25695 <
fld
>

25696 <
me
>
CHDIS
</name>

25697 <
desti
>
Chl
 
dib
</description>

25698 <
bOfft
>30</bitOffset>

25699 <
bWidth
>1</bitWidth>

25700 </
fld
>

25701 <
fld
>

25702 <
me
>
CHENA
</name>

25703 <
desti
>
Chl
 
ab
</description>

25704 <
bOfft
>31</bitOffset>

25705 <
bWidth
>1</bitWidth>

25706 </
fld
>

25707 </
flds
>

25710 <
me
>
FS_HCCHAR5
</name>

25711 <
diyName
>
FS_HCCHAR5
</displayName>

25712 <
desti
>
OTG_FS
 
ho
 
chl
-5 
chaiics


25713 (
OTG_FS_HCCHAR5
)</
desti
>

25714 <
addssOfft
>0x1A0</addressOffset>

25715 <
size
>0x20</size>

25716 <
acss
>
ad
-
wre
</access>

25717 <
tVue
>0x00000000</resetValue>

25718 <
flds
>

25719 <
fld
>

25720 <
me
>
MPSIZ
</name>

25721 <
desti
>
Maximum
 
ck
 
size
</description>

25722 <
bOfft
>0</bitOffset>

25723 <
bWidth
>11</bitWidth>

25724 </
fld
>

25725 <
fld
>

25726 <
me
>
EPNUM
</name>

25727 <
desti
>
Endpot
 
numb
</description>

25728 <
bOfft
>11</bitOffset>

25729 <
bWidth
>4</bitWidth>

25730 </
fld
>

25731 <
fld
>

25732 <
me
>
EPDIR
</name>

25733 <
desti
>
Endpot
 
dei
</description>

25734 <
bOfft
>15</bitOffset>

25735 <
bWidth
>1</bitWidth>

25736 </
fld
>

25737 <
fld
>

25738 <
me
>
LSDEV
</name>

25739 <
desti
>
Low
-
d
 
devi
</description>

25740 <
bOfft
>17</bitOffset>

25741 <
bWidth
>1</bitWidth>

25742 </
fld
>

25743 <
fld
>

25744 <
me
>
EPTYP
</name>

25745 <
desti
>
Endpot
 
ty
</description>

25746 <
bOfft
>18</bitOffset>

25747 <
bWidth
>2</bitWidth>

25748 </
fld
>

25749 <
fld
>

25750 <
me
>
MCNT
</name>

25751 <
desti
>
Muicou
</description>

25752 <
bOfft
>20</bitOffset>

25753 <
bWidth
>2</bitWidth>

25754 </
fld
>

25755 <
fld
>

25756 <
me
>
DAD
</name>

25757 <
desti
>
Devi
 
addss
</description>

25758 <
bOfft
>22</bitOffset>

25759 <
bWidth
>7</bitWidth>

25760 </
fld
>

25761 <
fld
>

25762 <
me
>
ODDFRM
</name>

25763 <
desti
>
Odd
 
ame
</description>

25764 <
bOfft
>29</bitOffset>

25765 <
bWidth
>1</bitWidth>

25766 </
fld
>

25767 <
fld
>

25768 <
me
>
CHDIS
</name>

25769 <
desti
>
Chl
 
dib
</description>

25770 <
bOfft
>30</bitOffset>

25771 <
bWidth
>1</bitWidth>

25772 </
fld
>

25773 <
fld
>

25774 <
me
>
CHENA
</name>

25775 <
desti
>
Chl
 
ab
</description>

25776 <
bOfft
>31</bitOffset>

25777 <
bWidth
>1</bitWidth>

25778 </
fld
>

25779 </
flds
>

25782 <
me
>
FS_HCCHAR6
</name>

25783 <
diyName
>
FS_HCCHAR6
</displayName>

25784 <
desti
>
OTG_FS
 
ho
 
chl
-6 
chaiics


25785 (
OTG_FS_HCCHAR6
)</
desti
>

25786 <
addssOfft
>0x1C0</addressOffset>

25787 <
size
>0x20</size>

25788 <
acss
>
ad
-
wre
</access>

25789 <
tVue
>0x00000000</resetValue>

25790 <
flds
>

25791 <
fld
>

25792 <
me
>
MPSIZ
</name>

25793 <
desti
>
Maximum
 
ck
 
size
</description>

25794 <
bOfft
>0</bitOffset>

25795 <
bWidth
>11</bitWidth>

25796 </
fld
>

25797 <
fld
>

25798 <
me
>
EPNUM
</name>

25799 <
desti
>
Endpot
 
numb
</description>

25800 <
bOfft
>11</bitOffset>

25801 <
bWidth
>4</bitWidth>

25802 </
fld
>

25803 <
fld
>

25804 <
me
>
EPDIR
</name>

25805 <
desti
>
Endpot
 
dei
</description>

25806 <
bOfft
>15</bitOffset>

25807 <
bWidth
>1</bitWidth>

25808 </
fld
>

25809 <
fld
>

25810 <
me
>
LSDEV
</name>

25811 <
desti
>
Low
-
d
 
devi
</description>

25812 <
bOfft
>17</bitOffset>

25813 <
bWidth
>1</bitWidth>

25814 </
fld
>

25815 <
fld
>

25816 <
me
>
EPTYP
</name>

25817 <
desti
>
Endpot
 
ty
</description>

25818 <
bOfft
>18</bitOffset>

25819 <
bWidth
>2</bitWidth>

25820 </
fld
>

25821 <
fld
>

25822 <
me
>
MCNT
</name>

25823 <
desti
>
Muicou
</description>

25824 <
bOfft
>20</bitOffset>

25825 <
bWidth
>2</bitWidth>

25826 </
fld
>

25827 <
fld
>

25828 <
me
>
DAD
</name>

25829 <
desti
>
Devi
 
addss
</description>

25830 <
bOfft
>22</bitOffset>

25831 <
bWidth
>7</bitWidth>

25832 </
fld
>

25833 <
fld
>

25834 <
me
>
ODDFRM
</name>

25835 <
desti
>
Odd
 
ame
</description>

25836 <
bOfft
>29</bitOffset>

25837 <
bWidth
>1</bitWidth>

25838 </
fld
>

25839 <
fld
>

25840 <
me
>
CHDIS
</name>

25841 <
desti
>
Chl
 
dib
</description>

25842 <
bOfft
>30</bitOffset>

25843 <
bWidth
>1</bitWidth>

25844 </
fld
>

25845 <
fld
>

25846 <
me
>
CHENA
</name>

25847 <
desti
>
Chl
 
ab
</description>

25848 <
bOfft
>31</bitOffset>

25849 <
bWidth
>1</bitWidth>

25850 </
fld
>

25851 </
flds
>

25854 <
me
>
FS_HCCHAR7
</name>

25855 <
diyName
>
FS_HCCHAR7
</displayName>

25856 <
desti
>
OTG_FS
 
ho
 
chl
-7 
chaiics


25857 (
OTG_FS_HCCHAR7
)</
desti
>

25858 <
addssOfft
>0x1E0</addressOffset>

25859 <
size
>0x20</size>

25860 <
acss
>
ad
-
wre
</access>

25861 <
tVue
>0x00000000</resetValue>

25862 <
flds
>

25863 <
fld
>

25864 <
me
>
MPSIZ
</name>

25865 <
desti
>
Maximum
 
ck
 
size
</description>

25866 <
bOfft
>0</bitOffset>

25867 <
bWidth
>11</bitWidth>

25868 </
fld
>

25869 <
fld
>

25870 <
me
>
EPNUM
</name>

25871 <
desti
>
Endpot
 
numb
</description>

25872 <
bOfft
>11</bitOffset>

25873 <
bWidth
>4</bitWidth>

25874 </
fld
>

25875 <
fld
>

25876 <
me
>
EPDIR
</name>

25877 <
desti
>
Endpot
 
dei
</description>

25878 <
bOfft
>15</bitOffset>

25879 <
bWidth
>1</bitWidth>

25880 </
fld
>

25881 <
fld
>

25882 <
me
>
LSDEV
</name>

25883 <
desti
>
Low
-
d
 
devi
</description>

25884 <
bOfft
>17</bitOffset>

25885 <
bWidth
>1</bitWidth>

25886 </
fld
>

25887 <
fld
>

25888 <
me
>
EPTYP
</name>

25889 <
desti
>
Endpot
 
ty
</description>

25890 <
bOfft
>18</bitOffset>

25891 <
bWidth
>2</bitWidth>

25892 </
fld
>

25893 <
fld
>

25894 <
me
>
MCNT
</name>

25895 <
desti
>
Muicou
</description>

25896 <
bOfft
>20</bitOffset>

25897 <
bWidth
>2</bitWidth>

25898 </
fld
>

25899 <
fld
>

25900 <
me
>
DAD
</name>

25901 <
desti
>
Devi
 
addss
</description>

25902 <
bOfft
>22</bitOffset>

25903 <
bWidth
>7</bitWidth>

25904 </
fld
>

25905 <
fld
>

25906 <
me
>
ODDFRM
</name>

25907 <
desti
>
Odd
 
ame
</description>

25908 <
bOfft
>29</bitOffset>

25909 <
bWidth
>1</bitWidth>

25910 </
fld
>

25911 <
fld
>

25912 <
me
>
CHDIS
</name>

25913 <
desti
>
Chl
 
dib
</description>

25914 <
bOfft
>30</bitOffset>

25915 <
bWidth
>1</bitWidth>

25916 </
fld
>

25917 <
fld
>

25918 <
me
>
CHENA
</name>

25919 <
desti
>
Chl
 
ab
</description>

25920 <
bOfft
>31</bitOffset>

25921 <
bWidth
>1</bitWidth>

25922 </
fld
>

25923 </
flds
>

25926 <
me
>
FS_HCINT0
</name>

25927 <
diyName
>
FS_HCINT0
</displayName>

25928 <
desti
>
OTG_FS
 
ho
 
chl
-0 
u
 

25929 (
OTG_FS_HCINT0
)</
desti
>

25930 <
addssOfft
>0x108</addressOffset>

25931 <
size
>0x20</size>

25932 <
acss
>
ad
-
wre
</access>

25933 <
tVue
>0x00000000</resetValue>

25934 <
flds
>

25935 <
fld
>

25936 <
me
>
XFRC
</name>

25937 <
desti
>
Tnsr
 
comed
</description>

25938 <
bOfft
>0</bitOffset>

25939 <
bWidth
>1</bitWidth>

25940 </
fld
>

25941 <
fld
>

25942 <
me
>
CHH
</name>

25943 <
desti
>
Chl
 
hd
</description>

25944 <
bOfft
>1</bitOffset>

25945 <
bWidth
>1</bitWidth>

25946 </
fld
>

25947 <
fld
>

25948 <
me
>
STALL
</name>

25949 <
desti
>
STALL
 
ڣ
 
ived


25950 
u
</
desti
>

25951 <
bOfft
>3</bitOffset>

25952 <
bWidth
>1</bitWidth>

25953 </
fld
>

25954 <
fld
>

25955 <
me
>
NAK
</name>

25956 <
desti
>
NAK
 
ڣ
 
ived


25957 
u
</
desti
>

25958 <
bOfft
>4</bitOffset>

25959 <
bWidth
>1</bitWidth>

25960 </
fld
>

25961 <
fld
>

25962 <
me
>
ACK
</name>

25963 <
desti
>
ACK
 
ڣ
 
ived
/
smd


25964 
u
</
desti
>

25965 <
bOfft
>5</bitOffset>

25966 <
bWidth
>1</bitWidth>

25967 </
fld
>

25968 <
fld
>

25969 <
me
>
TXERR
</name>

25970 <
desti
>
Tni
 
r
</description>

25971 <
bOfft
>7</bitOffset>

25972 <
bWidth
>1</bitWidth>

25973 </
fld
>

25974 <
fld
>

25975 <
me
>
BBERR
</name>

25976 <
desti
>
Babb
 
r
</description>

25977 <
bOfft
>8</bitOffset>

25978 <
bWidth
>1</bitWidth>

25979 </
fld
>

25980 <
fld
>

25981 <
me
>
FRMOR
</name>

25982 <
desti
>
Fme
 
ovrun
</description>

25983 <
bOfft
>9</bitOffset>

25984 <
bWidth
>1</bitWidth>

25985 </
fld
>

25986 <
fld
>

25987 <
me
>
DTERR
</name>

25988 <
desti
>
Da
 
togg
 
r
</description>

25989 <
bOfft
>10</bitOffset>

25990 <
bWidth
>1</bitWidth>

25991 </
fld
>

25992 </
flds
>

25995 <
me
>
FS_HCINT1
</name>

25996 <
diyName
>
FS_HCINT1
</displayName>

25997 <
desti
>
OTG_FS
 
ho
 
chl
-1 
u
 

25998 (
OTG_FS_HCINT1
)</
desti
>

25999 <
addssOfft
>0x128</addressOffset>

26000 <
size
>0x20</size>

26001 <
acss
>
ad
-
wre
</access>

26002 <
tVue
>0x00000000</resetValue>

26003 <
flds
>

26004 <
fld
>

26005 <
me
>
XFRC
</name>

26006 <
desti
>
Tnsr
 
comed
</description>

26007 <
bOfft
>0</bitOffset>

26008 <
bWidth
>1</bitWidth>

26009 </
fld
>

26010 <
fld
>

26011 <
me
>
CHH
</name>

26012 <
desti
>
Chl
 
hd
</description>

26013 <
bOfft
>1</bitOffset>

26014 <
bWidth
>1</bitWidth>

26015 </
fld
>

26016 <
fld
>

26017 <
me
>
STALL
</name>

26018 <
desti
>
STALL
 
ڣ
 
ived


26019 
u
</
desti
>

26020 <
bOfft
>3</bitOffset>

26021 <
bWidth
>1</bitWidth>

26022 </
fld
>

26023 <
fld
>

26024 <
me
>
NAK
</name>

26025 <
desti
>
NAK
 
ڣ
 
ived


26026 
u
</
desti
>

26027 <
bOfft
>4</bitOffset>

26028 <
bWidth
>1</bitWidth>

26029 </
fld
>

26030 <
fld
>

26031 <
me
>
ACK
</name>

26032 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26033 
u
</
desti
>

26034 <
bOfft
>5</bitOffset>

26035 <
bWidth
>1</bitWidth>

26036 </
fld
>

26037 <
fld
>

26038 <
me
>
TXERR
</name>

26039 <
desti
>
Tni
 
r
</description>

26040 <
bOfft
>7</bitOffset>

26041 <
bWidth
>1</bitWidth>

26042 </
fld
>

26043 <
fld
>

26044 <
me
>
BBERR
</name>

26045 <
desti
>
Babb
 
r
</description>

26046 <
bOfft
>8</bitOffset>

26047 <
bWidth
>1</bitWidth>

26048 </
fld
>

26049 <
fld
>

26050 <
me
>
FRMOR
</name>

26051 <
desti
>
Fme
 
ovrun
</description>

26052 <
bOfft
>9</bitOffset>

26053 <
bWidth
>1</bitWidth>

26054 </
fld
>

26055 <
fld
>

26056 <
me
>
DTERR
</name>

26057 <
desti
>
Da
 
togg
 
r
</description>

26058 <
bOfft
>10</bitOffset>

26059 <
bWidth
>1</bitWidth>

26060 </
fld
>

26061 </
flds
>

26064 <
me
>
FS_HCINT2
</name>

26065 <
diyName
>
FS_HCINT2
</displayName>

26066 <
desti
>
OTG_FS
 
ho
 
chl
-2 
u
 

26067 (
OTG_FS_HCINT2
)</
desti
>

26068 <
addssOfft
>0x148</addressOffset>

26069 <
size
>0x20</size>

26070 <
acss
>
ad
-
wre
</access>

26071 <
tVue
>0x00000000</resetValue>

26072 <
flds
>

26073 <
fld
>

26074 <
me
>
XFRC
</name>

26075 <
desti
>
Tnsr
 
comed
</description>

26076 <
bOfft
>0</bitOffset>

26077 <
bWidth
>1</bitWidth>

26078 </
fld
>

26079 <
fld
>

26080 <
me
>
CHH
</name>

26081 <
desti
>
Chl
 
hd
</description>

26082 <
bOfft
>1</bitOffset>

26083 <
bWidth
>1</bitWidth>

26084 </
fld
>

26085 <
fld
>

26086 <
me
>
STALL
</name>

26087 <
desti
>
STALL
 
ڣ
 
ived


26088 
u
</
desti
>

26089 <
bOfft
>3</bitOffset>

26090 <
bWidth
>1</bitWidth>

26091 </
fld
>

26092 <
fld
>

26093 <
me
>
NAK
</name>

26094 <
desti
>
NAK
 
ڣ
 
ived


26095 
u
</
desti
>

26096 <
bOfft
>4</bitOffset>

26097 <
bWidth
>1</bitWidth>

26098 </
fld
>

26099 <
fld
>

26100 <
me
>
ACK
</name>

26101 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26102 
u
</
desti
>

26103 <
bOfft
>5</bitOffset>

26104 <
bWidth
>1</bitWidth>

26105 </
fld
>

26106 <
fld
>

26107 <
me
>
TXERR
</name>

26108 <
desti
>
Tni
 
r
</description>

26109 <
bOfft
>7</bitOffset>

26110 <
bWidth
>1</bitWidth>

26111 </
fld
>

26112 <
fld
>

26113 <
me
>
BBERR
</name>

26114 <
desti
>
Babb
 
r
</description>

26115 <
bOfft
>8</bitOffset>

26116 <
bWidth
>1</bitWidth>

26117 </
fld
>

26118 <
fld
>

26119 <
me
>
FRMOR
</name>

26120 <
desti
>
Fme
 
ovrun
</description>

26121 <
bOfft
>9</bitOffset>

26122 <
bWidth
>1</bitWidth>

26123 </
fld
>

26124 <
fld
>

26125 <
me
>
DTERR
</name>

26126 <
desti
>
Da
 
togg
 
r
</description>

26127 <
bOfft
>10</bitOffset>

26128 <
bWidth
>1</bitWidth>

26129 </
fld
>

26130 </
flds
>

26133 <
me
>
FS_HCINT3
</name>

26134 <
diyName
>
FS_HCINT3
</displayName>

26135 <
desti
>
OTG_FS
 
ho
 
chl
-3 
u
 

26136 (
OTG_FS_HCINT3
)</
desti
>

26137 <
addssOfft
>0x168</addressOffset>

26138 <
size
>0x20</size>

26139 <
acss
>
ad
-
wre
</access>

26140 <
tVue
>0x00000000</resetValue>

26141 <
flds
>

26142 <
fld
>

26143 <
me
>
XFRC
</name>

26144 <
desti
>
Tnsr
 
comed
</description>

26145 <
bOfft
>0</bitOffset>

26146 <
bWidth
>1</bitWidth>

26147 </
fld
>

26148 <
fld
>

26149 <
me
>
CHH
</name>

26150 <
desti
>
Chl
 
hd
</description>

26151 <
bOfft
>1</bitOffset>

26152 <
bWidth
>1</bitWidth>

26153 </
fld
>

26154 <
fld
>

26155 <
me
>
STALL
</name>

26156 <
desti
>
STALL
 
ڣ
 
ived


26157 
u
</
desti
>

26158 <
bOfft
>3</bitOffset>

26159 <
bWidth
>1</bitWidth>

26160 </
fld
>

26161 <
fld
>

26162 <
me
>
NAK
</name>

26163 <
desti
>
NAK
 
ڣ
 
ived


26164 
u
</
desti
>

26165 <
bOfft
>4</bitOffset>

26166 <
bWidth
>1</bitWidth>

26167 </
fld
>

26168 <
fld
>

26169 <
me
>
ACK
</name>

26170 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26171 
u
</
desti
>

26172 <
bOfft
>5</bitOffset>

26173 <
bWidth
>1</bitWidth>

26174 </
fld
>

26175 <
fld
>

26176 <
me
>
TXERR
</name>

26177 <
desti
>
Tni
 
r
</description>

26178 <
bOfft
>7</bitOffset>

26179 <
bWidth
>1</bitWidth>

26180 </
fld
>

26181 <
fld
>

26182 <
me
>
BBERR
</name>

26183 <
desti
>
Babb
 
r
</description>

26184 <
bOfft
>8</bitOffset>

26185 <
bWidth
>1</bitWidth>

26186 </
fld
>

26187 <
fld
>

26188 <
me
>
FRMOR
</name>

26189 <
desti
>
Fme
 
ovrun
</description>

26190 <
bOfft
>9</bitOffset>

26191 <
bWidth
>1</bitWidth>

26192 </
fld
>

26193 <
fld
>

26194 <
me
>
DTERR
</name>

26195 <
desti
>
Da
 
togg
 
r
</description>

26196 <
bOfft
>10</bitOffset>

26197 <
bWidth
>1</bitWidth>

26198 </
fld
>

26199 </
flds
>

26202 <
me
>
FS_HCINT4
</name>

26203 <
diyName
>
FS_HCINT4
</displayName>

26204 <
desti
>
OTG_FS
 
ho
 
chl
-4 
u
 

26205 (
OTG_FS_HCINT4
)</
desti
>

26206 <
addssOfft
>0x188</addressOffset>

26207 <
size
>0x20</size>

26208 <
acss
>
ad
-
wre
</access>

26209 <
tVue
>0x00000000</resetValue>

26210 <
flds
>

26211 <
fld
>

26212 <
me
>
XFRC
</name>

26213 <
desti
>
Tnsr
 
comed
</description>

26214 <
bOfft
>0</bitOffset>

26215 <
bWidth
>1</bitWidth>

26216 </
fld
>

26217 <
fld
>

26218 <
me
>
CHH
</name>

26219 <
desti
>
Chl
 
hd
</description>

26220 <
bOfft
>1</bitOffset>

26221 <
bWidth
>1</bitWidth>

26222 </
fld
>

26223 <
fld
>

26224 <
me
>
STALL
</name>

26225 <
desti
>
STALL
 
ڣ
 
ived


26226 
u
</
desti
>

26227 <
bOfft
>3</bitOffset>

26228 <
bWidth
>1</bitWidth>

26229 </
fld
>

26230 <
fld
>

26231 <
me
>
NAK
</name>

26232 <
desti
>
NAK
 
ڣ
 
ived


26233 
u
</
desti
>

26234 <
bOfft
>4</bitOffset>

26235 <
bWidth
>1</bitWidth>

26236 </
fld
>

26237 <
fld
>

26238 <
me
>
ACK
</name>

26239 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26240 
u
</
desti
>

26241 <
bOfft
>5</bitOffset>

26242 <
bWidth
>1</bitWidth>

26243 </
fld
>

26244 <
fld
>

26245 <
me
>
TXERR
</name>

26246 <
desti
>
Tni
 
r
</description>

26247 <
bOfft
>7</bitOffset>

26248 <
bWidth
>1</bitWidth>

26249 </
fld
>

26250 <
fld
>

26251 <
me
>
BBERR
</name>

26252 <
desti
>
Babb
 
r
</description>

26253 <
bOfft
>8</bitOffset>

26254 <
bWidth
>1</bitWidth>

26255 </
fld
>

26256 <
fld
>

26257 <
me
>
FRMOR
</name>

26258 <
desti
>
Fme
 
ovrun
</description>

26259 <
bOfft
>9</bitOffset>

26260 <
bWidth
>1</bitWidth>

26261 </
fld
>

26262 <
fld
>

26263 <
me
>
DTERR
</name>

26264 <
desti
>
Da
 
togg
 
r
</description>

26265 <
bOfft
>10</bitOffset>

26266 <
bWidth
>1</bitWidth>

26267 </
fld
>

26268 </
flds
>

26271 <
me
>
FS_HCINT5
</name>

26272 <
diyName
>
FS_HCINT5
</displayName>

26273 <
desti
>
OTG_FS
 
ho
 
chl
-5 
u
 

26274 (
OTG_FS_HCINT5
)</
desti
>

26275 <
addssOfft
>0x1A8</addressOffset>

26276 <
size
>0x20</size>

26277 <
acss
>
ad
-
wre
</access>

26278 <
tVue
>0x00000000</resetValue>

26279 <
flds
>

26280 <
fld
>

26281 <
me
>
XFRC
</name>

26282 <
desti
>
Tnsr
 
comed
</description>

26283 <
bOfft
>0</bitOffset>

26284 <
bWidth
>1</bitWidth>

26285 </
fld
>

26286 <
fld
>

26287 <
me
>
CHH
</name>

26288 <
desti
>
Chl
 
hd
</description>

26289 <
bOfft
>1</bitOffset>

26290 <
bWidth
>1</bitWidth>

26291 </
fld
>

26292 <
fld
>

26293 <
me
>
STALL
</name>

26294 <
desti
>
STALL
 
ڣ
 
ived


26295 
u
</
desti
>

26296 <
bOfft
>3</bitOffset>

26297 <
bWidth
>1</bitWidth>

26298 </
fld
>

26299 <
fld
>

26300 <
me
>
NAK
</name>

26301 <
desti
>
NAK
 
ڣ
 
ived


26302 
u
</
desti
>

26303 <
bOfft
>4</bitOffset>

26304 <
bWidth
>1</bitWidth>

26305 </
fld
>

26306 <
fld
>

26307 <
me
>
ACK
</name>

26308 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26309 
u
</
desti
>

26310 <
bOfft
>5</bitOffset>

26311 <
bWidth
>1</bitWidth>

26312 </
fld
>

26313 <
fld
>

26314 <
me
>
TXERR
</name>

26315 <
desti
>
Tni
 
r
</description>

26316 <
bOfft
>7</bitOffset>

26317 <
bWidth
>1</bitWidth>

26318 </
fld
>

26319 <
fld
>

26320 <
me
>
BBERR
</name>

26321 <
desti
>
Babb
 
r
</description>

26322 <
bOfft
>8</bitOffset>

26323 <
bWidth
>1</bitWidth>

26324 </
fld
>

26325 <
fld
>

26326 <
me
>
FRMOR
</name>

26327 <
desti
>
Fme
 
ovrun
</description>

26328 <
bOfft
>9</bitOffset>

26329 <
bWidth
>1</bitWidth>

26330 </
fld
>

26331 <
fld
>

26332 <
me
>
DTERR
</name>

26333 <
desti
>
Da
 
togg
 
r
</description>

26334 <
bOfft
>10</bitOffset>

26335 <
bWidth
>1</bitWidth>

26336 </
fld
>

26337 </
flds
>

26340 <
me
>
FS_HCINT6
</name>

26341 <
diyName
>
FS_HCINT6
</displayName>

26342 <
desti
>
OTG_FS
 
ho
 
chl
-6 
u
 

26343 (
OTG_FS_HCINT6
)</
desti
>

26344 <
addssOfft
>0x1C8</addressOffset>

26345 <
size
>0x20</size>

26346 <
acss
>
ad
-
wre
</access>

26347 <
tVue
>0x00000000</resetValue>

26348 <
flds
>

26349 <
fld
>

26350 <
me
>
XFRC
</name>

26351 <
desti
>
Tnsr
 
comed
</description>

26352 <
bOfft
>0</bitOffset>

26353 <
bWidth
>1</bitWidth>

26354 </
fld
>

26355 <
fld
>

26356 <
me
>
CHH
</name>

26357 <
desti
>
Chl
 
hd
</description>

26358 <
bOfft
>1</bitOffset>

26359 <
bWidth
>1</bitWidth>

26360 </
fld
>

26361 <
fld
>

26362 <
me
>
STALL
</name>

26363 <
desti
>
STALL
 
ڣ
 
ived


26364 
u
</
desti
>

26365 <
bOfft
>3</bitOffset>

26366 <
bWidth
>1</bitWidth>

26367 </
fld
>

26368 <
fld
>

26369 <
me
>
NAK
</name>

26370 <
desti
>
NAK
 
ڣ
 
ived


26371 
u
</
desti
>

26372 <
bOfft
>4</bitOffset>

26373 <
bWidth
>1</bitWidth>

26374 </
fld
>

26375 <
fld
>

26376 <
me
>
ACK
</name>

26377 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26378 
u
</
desti
>

26379 <
bOfft
>5</bitOffset>

26380 <
bWidth
>1</bitWidth>

26381 </
fld
>

26382 <
fld
>

26383 <
me
>
TXERR
</name>

26384 <
desti
>
Tni
 
r
</description>

26385 <
bOfft
>7</bitOffset>

26386 <
bWidth
>1</bitWidth>

26387 </
fld
>

26388 <
fld
>

26389 <
me
>
BBERR
</name>

26390 <
desti
>
Babb
 
r
</description>

26391 <
bOfft
>8</bitOffset>

26392 <
bWidth
>1</bitWidth>

26393 </
fld
>

26394 <
fld
>

26395 <
me
>
FRMOR
</name>

26396 <
desti
>
Fme
 
ovrun
</description>

26397 <
bOfft
>9</bitOffset>

26398 <
bWidth
>1</bitWidth>

26399 </
fld
>

26400 <
fld
>

26401 <
me
>
DTERR
</name>

26402 <
desti
>
Da
 
togg
 
r
</description>

26403 <
bOfft
>10</bitOffset>

26404 <
bWidth
>1</bitWidth>

26405 </
fld
>

26406 </
flds
>

26409 <
me
>
FS_HCINT7
</name>

26410 <
diyName
>
FS_HCINT7
</displayName>

26411 <
desti
>
OTG_FS
 
ho
 
chl
-7 
u
 

26412 (
OTG_FS_HCINT7
)</
desti
>

26413 <
addssOfft
>0x1E8</addressOffset>

26414 <
size
>0x20</size>

26415 <
acss
>
ad
-
wre
</access>

26416 <
tVue
>0x00000000</resetValue>

26417 <
flds
>

26418 <
fld
>

26419 <
me
>
XFRC
</name>

26420 <
desti
>
Tnsr
 
comed
</description>

26421 <
bOfft
>0</bitOffset>

26422 <
bWidth
>1</bitWidth>

26423 </
fld
>

26424 <
fld
>

26425 <
me
>
CHH
</name>

26426 <
desti
>
Chl
 
hd
</description>

26427 <
bOfft
>1</bitOffset>

26428 <
bWidth
>1</bitWidth>

26429 </
fld
>

26430 <
fld
>

26431 <
me
>
STALL
</name>

26432 <
desti
>
STALL
 
ڣ
 
ived


26433 
u
</
desti
>

26434 <
bOfft
>3</bitOffset>

26435 <
bWidth
>1</bitWidth>

26436 </
fld
>

26437 <
fld
>

26438 <
me
>
NAK
</name>

26439 <
desti
>
NAK
 
ڣ
 
ived


26440 
u
</
desti
>

26441 <
bOfft
>4</bitOffset>

26442 <
bWidth
>1</bitWidth>

26443 </
fld
>

26444 <
fld
>

26445 <
me
>
ACK
</name>

26446 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26447 
u
</
desti
>

26448 <
bOfft
>5</bitOffset>

26449 <
bWidth
>1</bitWidth>

26450 </
fld
>

26451 <
fld
>

26452 <
me
>
TXERR
</name>

26453 <
desti
>
Tni
 
r
</description>

26454 <
bOfft
>7</bitOffset>

26455 <
bWidth
>1</bitWidth>

26456 </
fld
>

26457 <
fld
>

26458 <
me
>
BBERR
</name>

26459 <
desti
>
Babb
 
r
</description>

26460 <
bOfft
>8</bitOffset>

26461 <
bWidth
>1</bitWidth>

26462 </
fld
>

26463 <
fld
>

26464 <
me
>
FRMOR
</name>

26465 <
desti
>
Fme
 
ovrun
</description>

26466 <
bOfft
>9</bitOffset>

26467 <
bWidth
>1</bitWidth>

26468 </
fld
>

26469 <
fld
>

26470 <
me
>
DTERR
</name>

26471 <
desti
>
Da
 
togg
 
r
</description>

26472 <
bOfft
>10</bitOffset>

26473 <
bWidth
>1</bitWidth>

26474 </
fld
>

26475 </
flds
>

26478 <
me
>
FS_HCINTMSK0
</name>

26479 <
diyName
>
FS_HCINTMSK0
</displayName>

26480 <
desti
>
OTG_FS
 
ho
 
chl
-0 
mask
 

26481 (
OTG_FS_HCINTMSK0
)</
desti
>

26482 <
addssOfft
>0x10C</addressOffset>

26483 <
size
>0x20</size>

26484 <
acss
>
ad
-
wre
</access>

26485 <
tVue
>0x00000000</resetValue>

26486 <
flds
>

26487 <
fld
>

26488 <
me
>
XFRCM
</name>

26489 <
desti
>
Tnsr
 
comed
 
mask
</description>

26490 <
bOfft
>0</bitOffset>

26491 <
bWidth
>1</bitWidth>

26492 </
fld
>

26493 <
fld
>

26494 <
me
>
CHHM
</name>

26495 <
desti
>
Chl
 
hd
 
mask
</description>

26496 <
bOfft
>1</bitOffset>

26497 <
bWidth
>1</bitWidth>

26498 </
fld
>

26499 <
fld
>

26500 <
me
>
STALLM
</name>

26501 <
desti
>
STALL
 
ڣ
 
ived
 
u


26502 
mask
</
desti
>

26503 <
bOfft
>3</bitOffset>

26504 <
bWidth
>1</bitWidth>

26505 </
fld
>

26506 <
fld
>

26507 <
me
>
NAKM
</name>

26508 <
desti
>
NAK
 
ڣ
 
ived
 
u


26509 
mask
</
desti
>

26510 <
bOfft
>4</bitOffset>

26511 <
bWidth
>1</bitWidth>

26512 </
fld
>

26513 <
fld
>

26514 <
me
>
ACKM
</name>

26515 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26516 
u
 
mask
</
desti
>

26517 <
bOfft
>5</bitOffset>

26518 <
bWidth
>1</bitWidth>

26519 </
fld
>

26520 <
fld
>

26521 <
me
>
NYET
</name>

26522 <
desti
>
ڣ
 
ived
 
u


26523 
mask
</
desti
>

26524 <
bOfft
>6</bitOffset>

26525 <
bWidth
>1</bitWidth>

26526 </
fld
>

26527 <
fld
>

26528 <
me
>
TXERRM
</name>

26529 <
desti
>
Tni
 
r
 
mask
</description>

26530 <
bOfft
>7</bitOffset>

26531 <
bWidth
>1</bitWidth>

26532 </
fld
>

26533 <
fld
>

26534 <
me
>
BBERRM
</name>

26535 <
desti
>
Babb
 
r
 
mask
</description>

26536 <
bOfft
>8</bitOffset>

26537 <
bWidth
>1</bitWidth>

26538 </
fld
>

26539 <
fld
>

26540 <
me
>
FRMORM
</name>

26541 <
desti
>
Fme
 
ovrun
 
mask
</description>

26542 <
bOfft
>9</bitOffset>

26543 <
bWidth
>1</bitWidth>

26544 </
fld
>

26545 <
fld
>

26546 <
me
>
DTERRM
</name>

26547 <
desti
>
Da
 
togg
 
r
 
mask
</description>

26548 <
bOfft
>10</bitOffset>

26549 <
bWidth
>1</bitWidth>

26550 </
fld
>

26551 </
flds
>

26554 <
me
>
FS_HCINTMSK1
</name>

26555 <
diyName
>
FS_HCINTMSK1
</displayName>

26556 <
desti
>
OTG_FS
 
ho
 
chl
-1 
mask
 

26557 (
OTG_FS_HCINTMSK1
)</
desti
>

26558 <
addssOfft
>0x12C</addressOffset>

26559 <
size
>0x20</size>

26560 <
acss
>
ad
-
wre
</access>

26561 <
tVue
>0x00000000</resetValue>

26562 <
flds
>

26563 <
fld
>

26564 <
me
>
XFRCM
</name>

26565 <
desti
>
Tnsr
 
comed
 
mask
</description>

26566 <
bOfft
>0</bitOffset>

26567 <
bWidth
>1</bitWidth>

26568 </
fld
>

26569 <
fld
>

26570 <
me
>
CHHM
</name>

26571 <
desti
>
Chl
 
hd
 
mask
</description>

26572 <
bOfft
>1</bitOffset>

26573 <
bWidth
>1</bitWidth>

26574 </
fld
>

26575 <
fld
>

26576 <
me
>
STALLM
</name>

26577 <
desti
>
STALL
 
ڣ
 
ived
 
u


26578 
mask
</
desti
>

26579 <
bOfft
>3</bitOffset>

26580 <
bWidth
>1</bitWidth>

26581 </
fld
>

26582 <
fld
>

26583 <
me
>
NAKM
</name>

26584 <
desti
>
NAK
 
ڣ
 
ived
 
u


26585 
mask
</
desti
>

26586 <
bOfft
>4</bitOffset>

26587 <
bWidth
>1</bitWidth>

26588 </
fld
>

26589 <
fld
>

26590 <
me
>
ACKM
</name>

26591 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26592 
u
 
mask
</
desti
>

26593 <
bOfft
>5</bitOffset>

26594 <
bWidth
>1</bitWidth>

26595 </
fld
>

26596 <
fld
>

26597 <
me
>
NYET
</name>

26598 <
desti
>
ڣ
 
ived
 
u


26599 
mask
</
desti
>

26600 <
bOfft
>6</bitOffset>

26601 <
bWidth
>1</bitWidth>

26602 </
fld
>

26603 <
fld
>

26604 <
me
>
TXERRM
</name>

26605 <
desti
>
Tni
 
r
 
mask
</description>

26606 <
bOfft
>7</bitOffset>

26607 <
bWidth
>1</bitWidth>

26608 </
fld
>

26609 <
fld
>

26610 <
me
>
BBERRM
</name>

26611 <
desti
>
Babb
 
r
 
mask
</description>

26612 <
bOfft
>8</bitOffset>

26613 <
bWidth
>1</bitWidth>

26614 </
fld
>

26615 <
fld
>

26616 <
me
>
FRMORM
</name>

26617 <
desti
>
Fme
 
ovrun
 
mask
</description>

26618 <
bOfft
>9</bitOffset>

26619 <
bWidth
>1</bitWidth>

26620 </
fld
>

26621 <
fld
>

26622 <
me
>
DTERRM
</name>

26623 <
desti
>
Da
 
togg
 
r
 
mask
</description>

26624 <
bOfft
>10</bitOffset>

26625 <
bWidth
>1</bitWidth>

26626 </
fld
>

26627 </
flds
>

26630 <
me
>
FS_HCINTMSK2
</name>

26631 <
diyName
>
FS_HCINTMSK2
</displayName>

26632 <
desti
>
OTG_FS
 
ho
 
chl
-2 
mask
 

26633 (
OTG_FS_HCINTMSK2
)</
desti
>

26634 <
addssOfft
>0x14C</addressOffset>

26635 <
size
>0x20</size>

26636 <
acss
>
ad
-
wre
</access>

26637 <
tVue
>0x00000000</resetValue>

26638 <
flds
>

26639 <
fld
>

26640 <
me
>
XFRCM
</name>

26641 <
desti
>
Tnsr
 
comed
 
mask
</description>

26642 <
bOfft
>0</bitOffset>

26643 <
bWidth
>1</bitWidth>

26644 </
fld
>

26645 <
fld
>

26646 <
me
>
CHHM
</name>

26647 <
desti
>
Chl
 
hd
 
mask
</description>

26648 <
bOfft
>1</bitOffset>

26649 <
bWidth
>1</bitWidth>

26650 </
fld
>

26651 <
fld
>

26652 <
me
>
STALLM
</name>

26653 <
desti
>
STALL
 
ڣ
 
ived
 
u


26654 
mask
</
desti
>

26655 <
bOfft
>3</bitOffset>

26656 <
bWidth
>1</bitWidth>

26657 </
fld
>

26658 <
fld
>

26659 <
me
>
NAKM
</name>

26660 <
desti
>
NAK
 
ڣ
 
ived
 
u


26661 
mask
</
desti
>

26662 <
bOfft
>4</bitOffset>

26663 <
bWidth
>1</bitWidth>

26664 </
fld
>

26665 <
fld
>

26666 <
me
>
ACKM
</name>

26667 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26668 
u
 
mask
</
desti
>

26669 <
bOfft
>5</bitOffset>

26670 <
bWidth
>1</bitWidth>

26671 </
fld
>

26672 <
fld
>

26673 <
me
>
NYET
</name>

26674 <
desti
>
ڣ
 
ived
 
u


26675 
mask
</
desti
>

26676 <
bOfft
>6</bitOffset>

26677 <
bWidth
>1</bitWidth>

26678 </
fld
>

26679 <
fld
>

26680 <
me
>
TXERRM
</name>

26681 <
desti
>
Tni
 
r
 
mask
</description>

26682 <
bOfft
>7</bitOffset>

26683 <
bWidth
>1</bitWidth>

26684 </
fld
>

26685 <
fld
>

26686 <
me
>
BBERRM
</name>

26687 <
desti
>
Babb
 
r
 
mask
</description>

26688 <
bOfft
>8</bitOffset>

26689 <
bWidth
>1</bitWidth>

26690 </
fld
>

26691 <
fld
>

26692 <
me
>
FRMORM
</name>

26693 <
desti
>
Fme
 
ovrun
 
mask
</description>

26694 <
bOfft
>9</bitOffset>

26695 <
bWidth
>1</bitWidth>

26696 </
fld
>

26697 <
fld
>

26698 <
me
>
DTERRM
</name>

26699 <
desti
>
Da
 
togg
 
r
 
mask
</description>

26700 <
bOfft
>10</bitOffset>

26701 <
bWidth
>1</bitWidth>

26702 </
fld
>

26703 </
flds
>

26706 <
me
>
FS_HCINTMSK3
</name>

26707 <
diyName
>
FS_HCINTMSK3
</displayName>

26708 <
desti
>
OTG_FS
 
ho
 
chl
-3 
mask
 

26709 (
OTG_FS_HCINTMSK3
)</
desti
>

26710 <
addssOfft
>0x16C</addressOffset>

26711 <
size
>0x20</size>

26712 <
acss
>
ad
-
wre
</access>

26713 <
tVue
>0x00000000</resetValue>

26714 <
flds
>

26715 <
fld
>

26716 <
me
>
XFRCM
</name>

26717 <
desti
>
Tnsr
 
comed
 
mask
</description>

26718 <
bOfft
>0</bitOffset>

26719 <
bWidth
>1</bitWidth>

26720 </
fld
>

26721 <
fld
>

26722 <
me
>
CHHM
</name>

26723 <
desti
>
Chl
 
hd
 
mask
</description>

26724 <
bOfft
>1</bitOffset>

26725 <
bWidth
>1</bitWidth>

26726 </
fld
>

26727 <
fld
>

26728 <
me
>
STALLM
</name>

26729 <
desti
>
STALL
 
ڣ
 
ived
 
u


26730 
mask
</
desti
>

26731 <
bOfft
>3</bitOffset>

26732 <
bWidth
>1</bitWidth>

26733 </
fld
>

26734 <
fld
>

26735 <
me
>
NAKM
</name>

26736 <
desti
>
NAK
 
ڣ
 
ived
 
u


26737 
mask
</
desti
>

26738 <
bOfft
>4</bitOffset>

26739 <
bWidth
>1</bitWidth>

26740 </
fld
>

26741 <
fld
>

26742 <
me
>
ACKM
</name>

26743 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26744 
u
 
mask
</
desti
>

26745 <
bOfft
>5</bitOffset>

26746 <
bWidth
>1</bitWidth>

26747 </
fld
>

26748 <
fld
>

26749 <
me
>
NYET
</name>

26750 <
desti
>
ڣ
 
ived
 
u


26751 
mask
</
desti
>

26752 <
bOfft
>6</bitOffset>

26753 <
bWidth
>1</bitWidth>

26754 </
fld
>

26755 <
fld
>

26756 <
me
>
TXERRM
</name>

26757 <
desti
>
Tni
 
r
 
mask
</description>

26758 <
bOfft
>7</bitOffset>

26759 <
bWidth
>1</bitWidth>

26760 </
fld
>

26761 <
fld
>

26762 <
me
>
BBERRM
</name>

26763 <
desti
>
Babb
 
r
 
mask
</description>

26764 <
bOfft
>8</bitOffset>

26765 <
bWidth
>1</bitWidth>

26766 </
fld
>

26767 <
fld
>

26768 <
me
>
FRMORM
</name>

26769 <
desti
>
Fme
 
ovrun
 
mask
</description>

26770 <
bOfft
>9</bitOffset>

26771 <
bWidth
>1</bitWidth>

26772 </
fld
>

26773 <
fld
>

26774 <
me
>
DTERRM
</name>

26775 <
desti
>
Da
 
togg
 
r
 
mask
</description>

26776 <
bOfft
>10</bitOffset>

26777 <
bWidth
>1</bitWidth>

26778 </
fld
>

26779 </
flds
>

26782 <
me
>
FS_HCINTMSK4
</name>

26783 <
diyName
>
FS_HCINTMSK4
</displayName>

26784 <
desti
>
OTG_FS
 
ho
 
chl
-4 
mask
 

26785 (
OTG_FS_HCINTMSK4
)</
desti
>

26786 <
addssOfft
>0x18C</addressOffset>

26787 <
size
>0x20</size>

26788 <
acss
>
ad
-
wre
</access>

26789 <
tVue
>0x00000000</resetValue>

26790 <
flds
>

26791 <
fld
>

26792 <
me
>
XFRCM
</name>

26793 <
desti
>
Tnsr
 
comed
 
mask
</description>

26794 <
bOfft
>0</bitOffset>

26795 <
bWidth
>1</bitWidth>

26796 </
fld
>

26797 <
fld
>

26798 <
me
>
CHHM
</name>

26799 <
desti
>
Chl
 
hd
 
mask
</description>

26800 <
bOfft
>1</bitOffset>

26801 <
bWidth
>1</bitWidth>

26802 </
fld
>

26803 <
fld
>

26804 <
me
>
STALLM
</name>

26805 <
desti
>
STALL
 
ڣ
 
ived
 
u


26806 
mask
</
desti
>

26807 <
bOfft
>3</bitOffset>

26808 <
bWidth
>1</bitWidth>

26809 </
fld
>

26810 <
fld
>

26811 <
me
>
NAKM
</name>

26812 <
desti
>
NAK
 
ڣ
 
ived
 
u


26813 
mask
</
desti
>

26814 <
bOfft
>4</bitOffset>

26815 <
bWidth
>1</bitWidth>

26816 </
fld
>

26817 <
fld
>

26818 <
me
>
ACKM
</name>

26819 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26820 
u
 
mask
</
desti
>

26821 <
bOfft
>5</bitOffset>

26822 <
bWidth
>1</bitWidth>

26823 </
fld
>

26824 <
fld
>

26825 <
me
>
NYET
</name>

26826 <
desti
>
ڣ
 
ived
 
u


26827 
mask
</
desti
>

26828 <
bOfft
>6</bitOffset>

26829 <
bWidth
>1</bitWidth>

26830 </
fld
>

26831 <
fld
>

26832 <
me
>
TXERRM
</name>

26833 <
desti
>
Tni
 
r
 
mask
</description>

26834 <
bOfft
>7</bitOffset>

26835 <
bWidth
>1</bitWidth>

26836 </
fld
>

26837 <
fld
>

26838 <
me
>
BBERRM
</name>

26839 <
desti
>
Babb
 
r
 
mask
</description>

26840 <
bOfft
>8</bitOffset>

26841 <
bWidth
>1</bitWidth>

26842 </
fld
>

26843 <
fld
>

26844 <
me
>
FRMORM
</name>

26845 <
desti
>
Fme
 
ovrun
 
mask
</description>

26846 <
bOfft
>9</bitOffset>

26847 <
bWidth
>1</bitWidth>

26848 </
fld
>

26849 <
fld
>

26850 <
me
>
DTERRM
</name>

26851 <
desti
>
Da
 
togg
 
r
 
mask
</description>

26852 <
bOfft
>10</bitOffset>

26853 <
bWidth
>1</bitWidth>

26854 </
fld
>

26855 </
flds
>

26858 <
me
>
FS_HCINTMSK5
</name>

26859 <
diyName
>
FS_HCINTMSK5
</displayName>

26860 <
desti
>
OTG_FS
 
ho
 
chl
-5 
mask
 

26861 (
OTG_FS_HCINTMSK5
)</
desti
>

26862 <
addssOfft
>0x1AC</addressOffset>

26863 <
size
>0x20</size>

26864 <
acss
>
ad
-
wre
</access>

26865 <
tVue
>0x00000000</resetValue>

26866 <
flds
>

26867 <
fld
>

26868 <
me
>
XFRCM
</name>

26869 <
desti
>
Tnsr
 
comed
 
mask
</description>

26870 <
bOfft
>0</bitOffset>

26871 <
bWidth
>1</bitWidth>

26872 </
fld
>

26873 <
fld
>

26874 <
me
>
CHHM
</name>

26875 <
desti
>
Chl
 
hd
 
mask
</description>

26876 <
bOfft
>1</bitOffset>

26877 <
bWidth
>1</bitWidth>

26878 </
fld
>

26879 <
fld
>

26880 <
me
>
STALLM
</name>

26881 <
desti
>
STALL
 
ڣ
 
ived
 
u


26882 
mask
</
desti
>

26883 <
bOfft
>3</bitOffset>

26884 <
bWidth
>1</bitWidth>

26885 </
fld
>

26886 <
fld
>

26887 <
me
>
NAKM
</name>

26888 <
desti
>
NAK
 
ڣ
 
ived
 
u


26889 
mask
</
desti
>

26890 <
bOfft
>4</bitOffset>

26891 <
bWidth
>1</bitWidth>

26892 </
fld
>

26893 <
fld
>

26894 <
me
>
ACKM
</name>

26895 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26896 
u
 
mask
</
desti
>

26897 <
bOfft
>5</bitOffset>

26898 <
bWidth
>1</bitWidth>

26899 </
fld
>

26900 <
fld
>

26901 <
me
>
NYET
</name>

26902 <
desti
>
ڣ
 
ived
 
u


26903 
mask
</
desti
>

26904 <
bOfft
>6</bitOffset>

26905 <
bWidth
>1</bitWidth>

26906 </
fld
>

26907 <
fld
>

26908 <
me
>
TXERRM
</name>

26909 <
desti
>
Tni
 
r
 
mask
</description>

26910 <
bOfft
>7</bitOffset>

26911 <
bWidth
>1</bitWidth>

26912 </
fld
>

26913 <
fld
>

26914 <
me
>
BBERRM
</name>

26915 <
desti
>
Babb
 
r
 
mask
</description>

26916 <
bOfft
>8</bitOffset>

26917 <
bWidth
>1</bitWidth>

26918 </
fld
>

26919 <
fld
>

26920 <
me
>
FRMORM
</name>

26921 <
desti
>
Fme
 
ovrun
 
mask
</description>

26922 <
bOfft
>9</bitOffset>

26923 <
bWidth
>1</bitWidth>

26924 </
fld
>

26925 <
fld
>

26926 <
me
>
DTERRM
</name>

26927 <
desti
>
Da
 
togg
 
r
 
mask
</description>

26928 <
bOfft
>10</bitOffset>

26929 <
bWidth
>1</bitWidth>

26930 </
fld
>

26931 </
flds
>

26934 <
me
>
FS_HCINTMSK6
</name>

26935 <
diyName
>
FS_HCINTMSK6
</displayName>

26936 <
desti
>
OTG_FS
 
ho
 
chl
-6 
mask
 

26937 (
OTG_FS_HCINTMSK6
)</
desti
>

26938 <
addssOfft
>0x1CC</addressOffset>

26939 <
size
>0x20</size>

26940 <
acss
>
ad
-
wre
</access>

26941 <
tVue
>0x00000000</resetValue>

26942 <
flds
>

26943 <
fld
>

26944 <
me
>
XFRCM
</name>

26945 <
desti
>
Tnsr
 
comed
 
mask
</description>

26946 <
bOfft
>0</bitOffset>

26947 <
bWidth
>1</bitWidth>

26948 </
fld
>

26949 <
fld
>

26950 <
me
>
CHHM
</name>

26951 <
desti
>
Chl
 
hd
 
mask
</description>

26952 <
bOfft
>1</bitOffset>

26953 <
bWidth
>1</bitWidth>

26954 </
fld
>

26955 <
fld
>

26956 <
me
>
STALLM
</name>

26957 <
desti
>
STALL
 
ڣ
 
ived
 
u


26958 
mask
</
desti
>

26959 <
bOfft
>3</bitOffset>

26960 <
bWidth
>1</bitWidth>

26961 </
fld
>

26962 <
fld
>

26963 <
me
>
NAKM
</name>

26964 <
desti
>
NAK
 
ڣ
 
ived
 
u


26965 
mask
</
desti
>

26966 <
bOfft
>4</bitOffset>

26967 <
bWidth
>1</bitWidth>

26968 </
fld
>

26969 <
fld
>

26970 <
me
>
ACKM
</name>

26971 <
desti
>
ACK
 
ڣ
 
ived
/
smd


26972 
u
 
mask
</
desti
>

26973 <
bOfft
>5</bitOffset>

26974 <
bWidth
>1</bitWidth>

26975 </
fld
>

26976 <
fld
>

26977 <
me
>
NYET
</name>

26978 <
desti
>
ڣ
 
ived
 
u


26979 
mask
</
desti
>

26980 <
bOfft
>6</bitOffset>

26981 <
bWidth
>1</bitWidth>

26982 </
fld
>

26983 <
fld
>

26984 <
me
>
TXERRM
</name>

26985 <
desti
>
Tni
 
r
 
mask
</description>

26986 <
bOfft
>7</bitOffset>

26987 <
bWidth
>1</bitWidth>

26988 </
fld
>

26989 <
fld
>

26990 <
me
>
BBERRM
</name>

26991 <
desti
>
Babb
 
r
 
mask
</description>

26992 <
bOfft
>8</bitOffset>

26993 <
bWidth
>1</bitWidth>

26994 </
fld
>

26995 <
fld
>

26996 <
me
>
FRMORM
</name>

26997 <
desti
>
Fme
 
ovrun
 
mask
</description>

26998 <
bOfft
>9</bitOffset>

26999 <
bWidth
>1</bitWidth>

27000 </
fld
>

27001 <
fld
>

27002 <
me
>
DTERRM
</name>

27003 <
desti
>
Da
 
togg
 
r
 
mask
</description>

27004 <
bOfft
>10</bitOffset>

27005 <
bWidth
>1</bitWidth>

27006 </
fld
>

27007 </
flds
>

27010 <
me
>
FS_HCINTMSK7
</name>

27011 <
diyName
>
FS_HCINTMSK7
</displayName>

27012 <
desti
>
OTG_FS
 
ho
 
chl
-7 
mask
 

27013 (
OTG_FS_HCINTMSK7
)</
desti
>

27014 <
addssOfft
>0x1EC</addressOffset>

27015 <
size
>0x20</size>

27016 <
acss
>
ad
-
wre
</access>

27017 <
tVue
>0x00000000</resetValue>

27018 <
flds
>

27019 <
fld
>

27020 <
me
>
XFRCM
</name>

27021 <
desti
>
Tnsr
 
comed
 
mask
</description>

27022 <
bOfft
>0</bitOffset>

27023 <
bWidth
>1</bitWidth>

27024 </
fld
>

27025 <
fld
>

27026 <
me
>
CHHM
</name>

27027 <
desti
>
Chl
 
hd
 
mask
</description>

27028 <
bOfft
>1</bitOffset>

27029 <
bWidth
>1</bitWidth>

27030 </
fld
>

27031 <
fld
>

27032 <
me
>
STALLM
</name>

27033 <
desti
>
STALL
 
ڣ
 
ived
 
u


27034 
mask
</
desti
>

27035 <
bOfft
>3</bitOffset>

27036 <
bWidth
>1</bitWidth>

27037 </
fld
>

27038 <
fld
>

27039 <
me
>
NAKM
</name>

27040 <
desti
>
NAK
 
ڣ
 
ived
 
u


27041 
mask
</
desti
>

27042 <
bOfft
>4</bitOffset>

27043 <
bWidth
>1</bitWidth>

27044 </
fld
>

27045 <
fld
>

27046 <
me
>
ACKM
</name>

27047 <
desti
>
ACK
 
ڣ
 
ived
/
smd


27048 
u
 
mask
</
desti
>

27049 <
bOfft
>5</bitOffset>

27050 <
bWidth
>1</bitWidth>

27051 </
fld
>

27052 <
fld
>

27053 <
me
>
NYET
</name>

27054 <
desti
>
ڣ
 
ived
 
u


27055 
mask
</
desti
>

27056 <
bOfft
>6</bitOffset>

27057 <
bWidth
>1</bitWidth>

27058 </
fld
>

27059 <
fld
>

27060 <
me
>
TXERRM
</name>

27061 <
desti
>
Tni
 
r
 
mask
</description>

27062 <
bOfft
>7</bitOffset>

27063 <
bWidth
>1</bitWidth>

27064 </
fld
>

27065 <
fld
>

27066 <
me
>
BBERRM
</name>

27067 <
desti
>
Babb
 
r
 
mask
</description>

27068 <
bOfft
>8</bitOffset>

27069 <
bWidth
>1</bitWidth>

27070 </
fld
>

27071 <
fld
>

27072 <
me
>
FRMORM
</name>

27073 <
desti
>
Fme
 
ovrun
 
mask
</description>

27074 <
bOfft
>9</bitOffset>

27075 <
bWidth
>1</bitWidth>

27076 </
fld
>

27077 <
fld
>

27078 <
me
>
DTERRM
</name>

27079 <
desti
>
Da
 
togg
 
r
 
mask
</description>

27080 <
bOfft
>10</bitOffset>

27081 <
bWidth
>1</bitWidth>

27082 </
fld
>

27083 </
flds
>

27086 <
me
>
FS_HCTSIZ0
</name>

27087 <
diyName
>
FS_HCTSIZ0
</displayName>

27088 <
desti
>
OTG_FS
 
ho
 
chl
-0 
sr
 
size


27089 </
desti
>

27090 <
addssOfft
>0x110</addressOffset>

27091 <
size
>0x20</size>

27092 <
acss
>
ad
-
wre
</access>

27093 <
tVue
>0x00000000</resetValue>

27094 <
flds
>

27095 <
fld
>

27096 <
me
>
XFRSIZ
</name>

27097 <
desti
>
Tnsr
 
size
</description>

27098 <
bOfft
>0</bitOffset>

27099 <
bWidth
>19</bitWidth>

27100 </
fld
>

27101 <
fld
>

27102 <
me
>
PKTCNT
</name>

27103 <
desti
>
Pack
 
cou
</description>

27104 <
bOfft
>19</bitOffset>

27105 <
bWidth
>10</bitWidth>

27106 </
fld
>

27107 <
fld
>

27108 <
me
>
DPID
</name>

27109 <
desti
>
Da
 
PID
</description>

27110 <
bOfft
>29</bitOffset>

27111 <
bWidth
>2</bitWidth>

27112 </
fld
>

27113 </
flds
>

27116 <
me
>
FS_HCTSIZ1
</name>

27117 <
diyName
>
FS_HCTSIZ1
</displayName>

27118 <
desti
>
OTG_FS
 
ho
 
chl
-1 
sr
 
size


27119 </
desti
>

27120 <
addssOfft
>0x130</addressOffset>

27121 <
size
>0x20</size>

27122 <
acss
>
ad
-
wre
</access>

27123 <
tVue
>0x00000000</resetValue>

27124 <
flds
>

27125 <
fld
>

27126 <
me
>
XFRSIZ
</name>

27127 <
desti
>
Tnsr
 
size
</description>

27128 <
bOfft
>0</bitOffset>

27129 <
bWidth
>19</bitWidth>

27130 </
fld
>

27131 <
fld
>

27132 <
me
>
PKTCNT
</name>

27133 <
desti
>
Pack
 
cou
</description>

27134 <
bOfft
>19</bitOffset>

27135 <
bWidth
>10</bitWidth>

27136 </
fld
>

27137 <
fld
>

27138 <
me
>
DPID
</name>

27139 <
desti
>
Da
 
PID
</description>

27140 <
bOfft
>29</bitOffset>

27141 <
bWidth
>2</bitWidth>

27142 </
fld
>

27143 </
flds
>

27146 <
me
>
FS_HCTSIZ2
</name>

27147 <
diyName
>
FS_HCTSIZ2
</displayName>

27148 <
desti
>
OTG_FS
 
ho
 
chl
-2 
sr
 
size


27149 </
desti
>

27150 <
addssOfft
>0x150</addressOffset>

27151 <
size
>0x20</size>

27152 <
acss
>
ad
-
wre
</access>

27153 <
tVue
>0x00000000</resetValue>

27154 <
flds
>

27155 <
fld
>

27156 <
me
>
XFRSIZ
</name>

27157 <
desti
>
Tnsr
 
size
</description>

27158 <
bOfft
>0</bitOffset>

27159 <
bWidth
>19</bitWidth>

27160 </
fld
>

27161 <
fld
>

27162 <
me
>
PKTCNT
</name>

27163 <
desti
>
Pack
 
cou
</description>

27164 <
bOfft
>19</bitOffset>

27165 <
bWidth
>10</bitWidth>

27166 </
fld
>

27167 <
fld
>

27168 <
me
>
DPID
</name>

27169 <
desti
>
Da
 
PID
</description>

27170 <
bOfft
>29</bitOffset>

27171 <
bWidth
>2</bitWidth>

27172 </
fld
>

27173 </
flds
>

27176 <
me
>
FS_HCTSIZ3
</name>

27177 <
diyName
>
FS_HCTSIZ3
</displayName>

27178 <
desti
>
OTG_FS
 
ho
 
chl
-3 
sr
 
size


27179 </
desti
>

27180 <
addssOfft
>0x170</addressOffset>

27181 <
size
>0x20</size>

27182 <
acss
>
ad
-
wre
</access>

27183 <
tVue
>0x00000000</resetValue>

27184 <
flds
>

27185 <
fld
>

27186 <
me
>
XFRSIZ
</name>

27187 <
desti
>
Tnsr
 
size
</description>

27188 <
bOfft
>0</bitOffset>

27189 <
bWidth
>19</bitWidth>

27190 </
fld
>

27191 <
fld
>

27192 <
me
>
PKTCNT
</name>

27193 <
desti
>
Pack
 
cou
</description>

27194 <
bOfft
>19</bitOffset>

27195 <
bWidth
>10</bitWidth>

27196 </
fld
>

27197 <
fld
>

27198 <
me
>
DPID
</name>

27199 <
desti
>
Da
 
PID
</description>

27200 <
bOfft
>29</bitOffset>

27201 <
bWidth
>2</bitWidth>

27202 </
fld
>

27203 </
flds
>

27206 <
me
>
FS_HCTSIZ4
</name>

27207 <
diyName
>
FS_HCTSIZ4
</displayName>

27208 <
desti
>
OTG_FS
 
ho
 
chl
-
x
 
sr
 
size


27209 </
desti
>

27210 <
addssOfft
>0x190</addressOffset>

27211 <
size
>0x20</size>

27212 <
acss
>
ad
-
wre
</access>

27213 <
tVue
>0x00000000</resetValue>

27214 <
flds
>

27215 <
fld
>

27216 <
me
>
XFRSIZ
</name>

27217 <
desti
>
Tnsr
 
size
</description>

27218 <
bOfft
>0</bitOffset>

27219 <
bWidth
>19</bitWidth>

27220 </
fld
>

27221 <
fld
>

27222 <
me
>
PKTCNT
</name>

27223 <
desti
>
Pack
 
cou
</description>

27224 <
bOfft
>19</bitOffset>

27225 <
bWidth
>10</bitWidth>

27226 </
fld
>

27227 <
fld
>

27228 <
me
>
DPID
</name>

27229 <
desti
>
Da
 
PID
</description>

27230 <
bOfft
>29</bitOffset>

27231 <
bWidth
>2</bitWidth>

27232 </
fld
>

27233 </
flds
>

27236 <
me
>
FS_HCTSIZ5
</name>

27237 <
diyName
>
FS_HCTSIZ5
</displayName>

27238 <
desti
>
OTG_FS
 
ho
 
chl
-5 
sr
 
size


27239 </
desti
>

27240 <
addssOfft
>0x1B0</addressOffset>

27241 <
size
>0x20</size>

27242 <
acss
>
ad
-
wre
</access>

27243 <
tVue
>0x00000000</resetValue>

27244 <
flds
>

27245 <
fld
>

27246 <
me
>
XFRSIZ
</name>

27247 <
desti
>
Tnsr
 
size
</description>

27248 <
bOfft
>0</bitOffset>

27249 <
bWidth
>19</bitWidth>

27250 </
fld
>

27251 <
fld
>

27252 <
me
>
PKTCNT
</name>

27253 <
desti
>
Pack
 
cou
</description>

27254 <
bOfft
>19</bitOffset>

27255 <
bWidth
>10</bitWidth>

27256 </
fld
>

27257 <
fld
>

27258 <
me
>
DPID
</name>

27259 <
desti
>
Da
 
PID
</description>

27260 <
bOfft
>29</bitOffset>

27261 <
bWidth
>2</bitWidth>

27262 </
fld
>

27263 </
flds
>

27266 <
me
>
FS_HCTSIZ6
</name>

27267 <
diyName
>
FS_HCTSIZ6
</displayName>

27268 <
desti
>
OTG_FS
 
ho
 
chl
-6 
sr
 
size


27269 </
desti
>

27270 <
addssOfft
>0x1D0</addressOffset>

27271 <
size
>0x20</size>

27272 <
acss
>
ad
-
wre
</access>

27273 <
tVue
>0x00000000</resetValue>

27274 <
flds
>

27275 <
fld
>

27276 <
me
>
XFRSIZ
</name>

27277 <
desti
>
Tnsr
 
size
</description>

27278 <
bOfft
>0</bitOffset>

27279 <
bWidth
>19</bitWidth>

27280 </
fld
>

27281 <
fld
>

27282 <
me
>
PKTCNT
</name>

27283 <
desti
>
Pack
 
cou
</description>

27284 <
bOfft
>19</bitOffset>

27285 <
bWidth
>10</bitWidth>

27286 </
fld
>

27287 <
fld
>

27288 <
me
>
DPID
</name>

27289 <
desti
>
Da
 
PID
</description>

27290 <
bOfft
>29</bitOffset>

27291 <
bWidth
>2</bitWidth>

27292 </
fld
>

27293 </
flds
>

27296 <
me
>
FS_HCTSIZ7
</name>

27297 <
diyName
>
FS_HCTSIZ7
</displayName>

27298 <
desti
>
OTG_FS
 
ho
 
chl
-7 
sr
 
size


27299 </
desti
>

27300 <
addssOfft
>0x1F0</addressOffset>

27301 <
size
>0x20</size>

27302 <
acss
>
ad
-
wre
</access>

27303 <
tVue
>0x00000000</resetValue>

27304 <
flds
>

27305 <
fld
>

27306 <
me
>
XFRSIZ
</name>

27307 <
desti
>
Tnsr
 
size
</description>

27308 <
bOfft
>0</bitOffset>

27309 <
bWidth
>19</bitWidth>

27310 </
fld
>

27311 <
fld
>

27312 <
me
>
PKTCNT
</name>

27313 <
desti
>
Pack
 
cou
</description>

27314 <
bOfft
>19</bitOffset>

27315 <
bWidth
>10</bitWidth>

27316 </
fld
>

27317 <
fld
>

27318 <
me
>
DPID
</name>

27319 <
desti
>
Da
 
PID
</description>

27320 <
bOfft
>29</bitOffset>

27321 <
bWidth
>2</bitWidth>

27322 </
fld
>

27323 </
flds
>

27325 </
gis
>

27326 </
rh
>

27327 <
rh
>

27328 <
me
>
OTG_FS_DEVICE
</name>

27329 <
desti
>
USB
 

 
the
 
go
 
fu
 
d
</description>

27330 <
groupName
>
USB_OTG_FS
</groupName>

27331 <
baAddss
>0x50000800</baseAddress>

27332 <
addssBlock
>

27333 <
offt
>0x0</offset>

27334 <
size
>0x400</size>

27335 <
uge
>
gis
</usage>

27336 </
addssBlock
>

27337 <
gis
>

27339 <
me
>
FS_DCFG
</name>

27340 <
diyName
>
FS_DCFG
</displayName>

27341 <
desti
>
OTG_FS
 
devi
 
cfiguti
 

27342 (
OTG_FS_DCFG
)</
desti
>

27343 <
addssOfft
>0x0</addressOffset>

27344 <
size
>0x20</size>

27345 <
acss
>
ad
-
wre
</access>

27346 <
tVue
>0x02200000</resetValue>

27347 <
flds
>

27348 <
fld
>

27349 <
me
>
DSPD
</name>

27350 <
desti
>
Devi
 
d
</description>

27351 <
bOfft
>0</bitOffset>

27352 <
bWidth
>2</bitWidth>

27353 </
fld
>

27354 <
fld
>

27355 <
me
>
NZLSOHSK
</name>

27356 <
desti
>
N
-
zo
-
ngth
 
us
 
OUT


27357 
hdshake
</
desti
>

27358 <
bOfft
>2</bitOffset>

27359 <
bWidth
>1</bitWidth>

27360 </
fld
>

27361 <
fld
>

27362 <
me
>
DAD
</name>

27363 <
desti
>
Devi
 
addss
</description>

27364 <
bOfft
>4</bitOffset>

27365 <
bWidth
>7</bitWidth>

27366 </
fld
>

27367 <
fld
>

27368 <
me
>
PFIVL
</name>

27369 <
desti
>
Piodic
 
ame
 
rv
</description>

27370 <
bOfft
>11</bitOffset>

27371 <
bWidth
>2</bitWidth>

27372 </
fld
>

27373 </
flds
>

27376 <
me
>
FS_DCTL
</name>

27377 <
diyName
>
FS_DCTL
</displayName>

27378 <
desti
>
OTG_FS
 
devi
 
cڌ
 

27379 (
OTG_FS_DCTL
)</
desti
>

27380 <
addssOfft
>0x4</addressOffset>

27381 <
size
>0x20</size>

27382 <
tVue
>0x00000000</resetValue>

27383 <
flds
>

27384 <
fld
>

27385 <
me
>
RWUSIG
</name>

27386 <
desti
>
Reme
 
wakeup
 
siglg
</description>

27387 <
bOfft
>0</bitOffset>

27388 <
bWidth
>1</bitWidth>

27389 <
acss
>
ad
-
wre
</access>

27390 </
fld
>

27391 <
fld
>

27392 <
me
>
SDIS
</name>

27393 <
desti
>
So
 
disc
</description>

27394 <
bOfft
>1</bitOffset>

27395 <
bWidth
>1</bitWidth>

27396 <
acss
>
ad
-
wre
</access>

27397 </
fld
>

27398 <
fld
>

27399 <
me
>
GINSTS
</name>

27400 <
desti
>
Glob
 
IN
 
NAK
 
us
</description>

27401 <
bOfft
>2</bitOffset>

27402 <
bWidth
>1</bitWidth>

27403 <
acss
>
ad
-
ly
</access>

27404 </
fld
>

27405 <
fld
>

27406 <
me
>
GONSTS
</name>

27407 <
desti
>
Glob
 
OUT
 
NAK
 
us
</description>

27408 <
bOfft
>3</bitOffset>

27409 <
bWidth
>1</bitWidth>

27410 <
acss
>
ad
-
ly
</access>

27411 </
fld
>

27412 <
fld
>

27413 <
me
>
TCTL
</name>

27414 <
desti
>
Te
 
cڌ
</description>

27415 <
bOfft
>4</bitOffset>

27416 <
bWidth
>3</bitWidth>

27417 <
acss
>
ad
-
wre
</access>

27418 </
fld
>

27419 <
fld
>

27420 <
me
>
SGINAK
</name>

27421 <
desti
>
S
 
glob
 
IN
 
NAK
</description>

27422 <
bOfft
>7</bitOffset>

27423 <
bWidth
>1</bitWidth>

27424 <
acss
>
ad
-
wre
</access>

27425 </
fld
>

27426 <
fld
>

27427 <
me
>
CGINAK
</name>

27428 <
desti
>
Cˬ
 
glob
 
IN
 
NAK
</description>

27429 <
bOfft
>8</bitOffset>

27430 <
bWidth
>1</bitWidth>

27431 <
acss
>
ad
-
wre
</access>

27432 </
fld
>

27433 <
fld
>

27434 <
me
>
SGONAK
</name>

27435 <
desti
>
S
 
glob
 
OUT
 
NAK
</description>

27436 <
bOfft
>9</bitOffset>

27437 <
bWidth
>1</bitWidth>

27438 <
acss
>
ad
-
wre
</access>

27439 </
fld
>

27440 <
fld
>

27441 <
me
>
CGONAK
</name>

27442 <
desti
>
Cˬ
 
glob
 
OUT
 
NAK
</description>

27443 <
bOfft
>10</bitOffset>

27444 <
bWidth
>1</bitWidth>

27445 <
acss
>
ad
-
wre
</access>

27446 </
fld
>

27447 <
fld
>

27448 <
me
>
POPRGDNE
</name>

27449 <
desti
>
Pow
-

 
ogmmg
 
de
</description>

27450 <
bOfft
>11</bitOffset>

27451 <
bWidth
>1</bitWidth>

27452 <
acss
>
ad
-
wre
</access>

27453 </
fld
>

27454 </
flds
>

27457 <
me
>
FS_DSTS
</name>

27458 <
diyName
>
FS_DSTS
</displayName>

27459 <
desti
>
OTG_FS
 
devi
 
us
 

27460 (
OTG_FS_DSTS
)</
desti
>

27461 <
addssOfft
>0x8</addressOffset>

27462 <
size
>0x20</size>

27463 <
acss
>
ad
-
ly
</access>

27464 <
tVue
>0x00000010</resetValue>

27465 <
flds
>

27466 <
fld
>

27467 <
me
>
SUSPSTS
</name>

27468 <
desti
>
Sud
 
us
</description>

27469 <
bOfft
>0</bitOffset>

27470 <
bWidth
>1</bitWidth>

27471 </
fld
>

27472 <
fld
>

27473 <
me
>
ENUMSPD
</name>

27474 <
desti
>
Enumed
 
d
</description>

27475 <
bOfft
>1</bitOffset>

27476 <
bWidth
>2</bitWidth>

27477 </
fld
>

27478 <
fld
>

27479 <
me
>
EERR
</name>

27480 <
desti
>
Eic
 
r
</description>

27481 <
bOfft
>3</bitOffset>

27482 <
bWidth
>1</bitWidth>

27483 </
fld
>

27484 <
fld
>

27485 <
me
>
FNSOF
</name>

27486 <
desti
>
Fme
 
numb
 
of
 
the
 
ived


27487 
SOF
</
desti
>

27488 <
bOfft
>8</bitOffset>

27489 <
bWidth
>14</bitWidth>

27490 </
fld
>

27491 </
flds
>

27494 <
me
>
FS_DIEPMSK
</name>

27495 <
diyName
>
FS_DIEPMSK
</displayName>

27496 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
comm
 
u


27497 
mask
 (
OTG_FS_DIEPMSK
)</
desti
>

27498 <
addssOfft
>0x10</addressOffset>

27499 <
size
>0x20</size>

27500 <
acss
>
ad
-
wre
</access>

27501 <
tVue
>0x00000000</resetValue>

27502 <
flds
>

27503 <
fld
>

27504 <
me
>
XFRCM
</name>

27505 <
desti
>
Tnsr
 
comed
 
u


27506 
mask
</
desti
>

27507 <
bOfft
>0</bitOffset>

27508 <
bWidth
>1</bitWidth>

27509 </
fld
>

27510 <
fld
>

27511 <
me
>
EPDM
</name>

27512 <
desti
>
Endpot
 
dibd
 
u


27513 
mask
</
desti
>

27514 <
bOfft
>1</bitOffset>

27515 <
bWidth
>1</bitWidth>

27516 </
fld
>

27517 <
fld
>

27518 <
me
>
TOM
</name>

27519 <
desti
>
Timeout
 
cdi
 
	`mask
 (
N
-
isochrous


27520 
dpots
)</
desti
>

27521 <
bOfft
>3</bitOffset>

27522 <
bWidth
>1</bitWidth>

27523 </
fld
>

27524 <
fld
>

27525 <
me
>
ITTXFEMSK
</name>

27526 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
emy


27527 
mask
</
desti
>

27528 <
bOfft
>4</bitOffset>

27529 <
bWidth
>1</bitWidth>

27530 </
fld
>

27531 <
fld
>

27532 <
me
>
INEPNMM
</name>

27533 <
desti
>
IN
 
tok
 
ived
 
wh
 
EP
 
mismch


27534 
mask
</
desti
>

27535 <
bOfft
>5</bitOffset>

27536 <
bWidth
>1</bitWidth>

27537 </
fld
>

27538 <
fld
>

27539 <
me
>
INEPNEM
</name>

27540 <
desti
>
IN
 
dpot
 
NAK
 
efive


27541 
mask
</
desti
>

27542 <
bOfft
>6</bitOffset>

27543 <
bWidth
>1</bitWidth>

27544 </
fld
>

27545 </
flds
>

27548 <
me
>
FS_DOEPMSK
</name>

27549 <
diyName
>
FS_DOEPMSK
</displayName>

27550 <
desti
>
OTG_FS
 
devi
 
OUT
 
dpot
 
comm
 
u


27551 
mask
 (
OTG_FS_DOEPMSK
)</
desti
>

27552 <
addssOfft
>0x14</addressOffset>

27553 <
size
>0x20</size>

27554 <
acss
>
ad
-
wre
</access>

27555 <
tVue
>0x00000000</resetValue>

27556 <
flds
>

27557 <
fld
>

27558 <
me
>
XFRCM
</name>

27559 <
desti
>
Tnsr
 
comed
 
u


27560 
mask
</
desti
>

27561 <
bOfft
>0</bitOffset>

27562 <
bWidth
>1</bitWidth>

27563 </
fld
>

27564 <
fld
>

27565 <
me
>
EPDM
</name>

27566 <
desti
>
Endpot
 
dibd
 
u


27567 
mask
</
desti
>

27568 <
bOfft
>1</bitOffset>

27569 <
bWidth
>1</bitWidth>

27570 </
fld
>

27571 <
fld
>

27572 <
me
>
STUPM
</name>

27573 <
desti
>
SETUP
 
pha
 
de
 
mask
</description>

27574 <
bOfft
>3</bitOffset>

27575 <
bWidth
>1</bitWidth>

27576 </
fld
>

27577 <
fld
>

27578 <
me
>
OTEPDM
</name>

27579 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


27580 
dibd
 
mask
</
desti
>

27581 <
bOfft
>4</bitOffset>

27582 <
bWidth
>1</bitWidth>

27583 </
fld
>

27584 </
flds
>

27587 <
me
>
FS_DAINT
</name>

27588 <
diyName
>
FS_DAINT
</displayName>

27589 <
desti
>
OTG_FS
 
devi
 
l
 
dpots
 
u


27590 (
OTG_FS_DAINT
)</
desti
>

27591 <
addssOfft
>0x18</addressOffset>

27592 <
size
>0x20</size>

27593 <
acss
>
ad
-
ly
</access>

27594 <
tVue
>0x00000000</resetValue>

27595 <
flds
>

27596 <
fld
>

27597 <
me
>
IEPINT
</name>

27598 <
desti
>
IN
 
dpot
 
u
 
bs
</description>

27599 <
bOfft
>0</bitOffset>

27600 <
bWidth
>16</bitWidth>

27601 </
fld
>

27602 <
fld
>

27603 <
me
>
OEPINT
</name>

27604 <
desti
>
OUT
 
dpot
 
u


27605 
bs
</
desti
>

27606 <
bOfft
>16</bitOffset>

27607 <
bWidth
>16</bitWidth>

27608 </
fld
>

27609 </
flds
>

27612 <
me
>
FS_DAINTMSK
</name>

27613 <
diyName
>
FS_DAINTMSK
</displayName>

27614 <
desti
>
OTG_FS
 
l
 
dpots
 
u
 
mask
 

27615 (
OTG_FS_DAINTMSK
)</
desti
>

27616 <
addssOfft
>0x1C</addressOffset>

27617 <
size
>0x20</size>

27618 <
acss
>
ad
-
wre
</access>

27619 <
tVue
>0x00000000</resetValue>

27620 <
flds
>

27621 <
fld
>

27622 <
me
>
IEPM
</name>

27623 <
desti
>
IN
 
EP
 
u
 
mask
 
bs
</description>

27624 <
bOfft
>0</bitOffset>

27625 <
bWidth
>16</bitWidth>

27626 </
fld
>

27627 <
fld
>

27628 <
me
>
OEPINT
</name>

27629 <
desti
>
OUT
 
dpot
 
u


27630 
bs
</
desti
>

27631 <
bOfft
>16</bitOffset>

27632 <
bWidth
>16</bitWidth>

27633 </
fld
>

27634 </
flds
>

27637 <
me
>
DVBUSDIS
</name>

27638 <
diyName
>
DVBUSDIS
</displayName>

27639 <
desti
>
OTG_FS
 
devi
 
VBUS
 
dischge
 
time


27640 </
desti
>

27641 <
addssOfft
>0x28</addressOffset>

27642 <
size
>0x20</size>

27643 <
acss
>
ad
-
wre
</access>

27644 <
tVue
>0x000017D7</resetValue>

27645 <
flds
>

27646 <
fld
>

27647 <
me
>
VBUSDT
</name>

27648 <
desti
>
Devi
 
VBUS
 
dischge
 
time
</description>

27649 <
bOfft
>0</bitOffset>

27650 <
bWidth
>16</bitWidth>

27651 </
fld
>

27652 </
flds
>

27655 <
me
>
DVBUSPULSE
</name>

27656 <
diyName
>
DVBUSPULSE
</displayName>

27657 <
desti
>
OTG_FS
 
devi
 
VBUS
 
pulsg
 
time


27658 </
desti
>

27659 <
addssOfft
>0x2C</addressOffset>

27660 <
size
>0x20</size>

27661 <
acss
>
ad
-
wre
</access>

27662 <
tVue
>0x000005B8</resetValue>

27663 <
flds
>

27664 <
fld
>

27665 <
me
>
DVBUSP
</name>

27666 <
desti
>
Devi
 
VBUS
 
pulsg
 
time
</description>

27667 <
bOfft
>0</bitOffset>

27668 <
bWidth
>12</bitWidth>

27669 </
fld
>

27670 </
flds
>

27673 <
me
>
DIEPEMPMSK
</name>

27674 <
diyName
>
DIEPEMPMSK
</displayName>

27675 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
FIFO
 
emy


27676 
u
 
mask
 </
desti
>

27677 <
addssOfft
>0x34</addressOffset>

27678 <
size
>0x20</size>

27679 <
acss
>
ad
-
wre
</access>

27680 <
tVue
>0x00000000</resetValue>

27681 <
flds
>

27682 <
fld
>

27683 <
me
>
INEPTXFEM
</name>

27684 <
desti
>
IN
 
EP
 
Tx
 
FIFO
 
emy
 
u
 
mask


27685 
bs
</
desti
>

27686 <
bOfft
>0</bitOffset>

27687 <
bWidth
>16</bitWidth>

27688 </
fld
>

27689 </
flds
>

27692 <
me
>
FS_DIEPCTL0
</name>

27693 <
diyName
>
FS_DIEPCTL0
</displayName>

27694 <
desti
>
OTG_FS
 
devi
 
cڌ
 
IN
 
dpot
 0 control

27695 (
OTG_FS_DIEPCTL0
)</
desti
>

27696 <
addssOfft
>0x100</addressOffset>

27697 <
size
>0x20</size>

27698 <
tVue
>0x00000000</resetValue>

27699 <
flds
>

27700 <
fld
>

27701 <
me
>
MPSIZ
</name>

27702 <
desti
>
Maximum
 
ck
 
size
</description>

27703 <
bOfft
>0</bitOffset>

27704 <
bWidth
>2</bitWidth>

27705 <
acss
>
ad
-
wre
</access>

27706 </
fld
>

27707 <
fld
>

27708 <
me
>
USBAEP
</name>

27709 <
desti
>
USB
 
aive
 
dpot
</description>

27710 <
bOfft
>15</bitOffset>

27711 <
bWidth
>1</bitWidth>

27712 <
acss
>
ad
-
ly
</access>

27713 </
fld
>

27714 <
fld
>

27715 <
me
>
NAKSTS
</name>

27716 <
desti
>
NAK
 
us
</description>

27717 <
bOfft
>17</bitOffset>

27718 <
bWidth
>1</bitWidth>

27719 <
acss
>
ad
-
ly
</access>

27720 </
fld
>

27721 <
fld
>

27722 <
me
>
EPTYP
</name>

27723 <
desti
>
Endpot
 
ty
</description>

27724 <
bOfft
>18</bitOffset>

27725 <
bWidth
>2</bitWidth>

27726 <
acss
>
ad
-
ly
</access>

27727 </
fld
>

27728 <
fld
>

27729 <
me
>
STALL
</name>

27730 <
desti
>
STALL
 
hdshake
</description>

27731 <
bOfft
>21</bitOffset>

27732 <
bWidth
>1</bitWidth>

27733 <
acss
>
ad
-
wre
</access>

27734 </
fld
>

27735 <
fld
>

27736 <
me
>
TXFNUM
</name>

27737 <
desti
>
TxFIFO
 
numb
</description>

27738 <
bOfft
>22</bitOffset>

27739 <
bWidth
>4</bitWidth>

27740 <
acss
>
ad
-
wre
</access>

27741 </
fld
>

27742 <
fld
>

27743 <
me
>
CNAK
</name>

27744 <
desti
>
Cˬ
 
NAK
</description>

27745 <
bOfft
>26</bitOffset>

27746 <
bWidth
>1</bitWidth>

27747 <
acss
>
wre
-
ly
</access>

27748 </
fld
>

27749 <
fld
>

27750 <
me
>
SNAK
</name>

27751 <
desti
>
S
 
NAK
</description>

27752 <
bOfft
>27</bitOffset>

27753 <
bWidth
>1</bitWidth>

27754 <
acss
>
wre
-
ly
</access>

27755 </
fld
>

27756 <
fld
>

27757 <
me
>
EPDIS
</name>

27758 <
desti
>
Endpot
 
dib
</description>

27759 <
bOfft
>30</bitOffset>

27760 <
bWidth
>1</bitWidth>

27761 <
acss
>
ad
-
ly
</access>

27762 </
fld
>

27763 <
fld
>

27764 <
me
>
EPENA
</name>

27765 <
desti
>
Endpot
 
ab
</description>

27766 <
bOfft
>31</bitOffset>

27767 <
bWidth
>1</bitWidth>

27768 <
acss
>
ad
-
ly
</access>

27769 </
fld
>

27770 </
flds
>

27773 <
me
>
DIEPCTL1
</name>

27774 <
diyName
>
DIEPCTL1
</displayName>

27775 <
desti
>
OTG
 
devi
 
dpot
-1 
cڌ


27776 </
desti
>

27777 <
addssOfft
>0x120</addressOffset>

27778 <
size
>0x20</size>

27779 <
tVue
>0x00000000</resetValue>

27780 <
flds
>

27781 <
fld
>

27782 <
me
>
EPENA
</name>

27783 <
desti
>
EPENA
</description>

27784 <
bOfft
>31</bitOffset>

27785 <
bWidth
>1</bitWidth>

27786 <
acss
>
ad
-
wre
</access>

27787 </
fld
>

27788 <
fld
>

27789 <
me
>
EPDIS
</name>

27790 <
desti
>
EPDIS
</description>

27791 <
bOfft
>30</bitOffset>

27792 <
bWidth
>1</bitWidth>

27793 <
acss
>
ad
-
wre
</access>

27794 </
fld
>

27795 <
fld
>

27796 <
me
>
SODDFRM_SD1PID
</name>

27797 <
desti
>
SODDFRM
/
SD1PID
</description>

27798 <
bOfft
>29</bitOffset>

27799 <
bWidth
>1</bitWidth>

27800 <
acss
>
wre
-
ly
</access>

27801 </
fld
>

27802 <
fld
>

27803 <
me
>
SD0PID_SEVNFRM
</name>

27804 <
desti
>
SD0PID
/
SEVNFRM
</description>

27805 <
bOfft
>28</bitOffset>

27806 <
bWidth
>1</bitWidth>

27807 <
acss
>
wre
-
ly
</access>

27808 </
fld
>

27809 <
fld
>

27810 <
me
>
SNAK
</name>

27811 <
desti
>
SNAK
</description>

27812 <
bOfft
>27</bitOffset>

27813 <
bWidth
>1</bitWidth>

27814 <
acss
>
wre
-
ly
</access>

27815 </
fld
>

27816 <
fld
>

27817 <
me
>
CNAK
</name>

27818 <
desti
>
CNAK
</description>

27819 <
bOfft
>26</bitOffset>

27820 <
bWidth
>1</bitWidth>

27821 <
acss
>
wre
-
ly
</access>

27822 </
fld
>

27823 <
fld
>

27824 <
me
>
TXFNUM
</name>

27825 <
desti
>
TXFNUM
</description>

27826 <
bOfft
>22</bitOffset>

27827 <
bWidth
>4</bitWidth>

27828 <
acss
>
ad
-
wre
</access>

27829 </
fld
>

27830 <
fld
>

27831 <
me
>
S
</name>

27832 <
desti
>
S
</description>

27833 <
bOfft
>21</bitOffset>

27834 <
bWidth
>1</bitWidth>

27835 <
acss
>
ad
-
wre
</access>

27836 </
fld
>

27837 <
fld
>

27838 <
me
>
EPTYP
</name>

27839 <
desti
>
EPTYP
</description>

27840 <
bOfft
>18</bitOffset>

27841 <
bWidth
>2</bitWidth>

27842 <
acss
>
ad
-
wre
</access>

27843 </
fld
>

27844 <
fld
>

27845 <
me
>
NAKSTS
</name>

27846 <
desti
>
NAKSTS
</description>

27847 <
bOfft
>17</bitOffset>

27848 <
bWidth
>1</bitWidth>

27849 <
acss
>
ad
-
ly
</access>

27850 </
fld
>

27851 <
fld
>

27852 <
me
>
EONUM_DPID
</name>

27853 <
desti
>
EONUM
/
DPID
</description>

27854 <
bOfft
>16</bitOffset>

27855 <
bWidth
>1</bitWidth>

27856 <
acss
>
ad
-
ly
</access>

27857 </
fld
>

27858 <
fld
>

27859 <
me
>
USBAEP
</name>

27860 <
desti
>
USBAEP
</description>

27861 <
bOfft
>15</bitOffset>

27862 <
bWidth
>1</bitWidth>

27863 <
acss
>
ad
-
wre
</access>

27864 </
fld
>

27865 <
fld
>

27866 <
me
>
MPSIZ
</name>

27867 <
desti
>
MPSIZ
</description>

27868 <
bOfft
>0</bitOffset>

27869 <
bWidth
>11</bitWidth>

27870 <
acss
>
ad
-
wre
</access>

27871 </
fld
>

27872 </
flds
>

27875 <
me
>
DIEPCTL2
</name>

27876 <
diyName
>
DIEPCTL2
</displayName>

27877 <
desti
>
OTG
 
devi
 
dpot
-2 
cڌ


27878 </
desti
>

27879 <
addssOfft
>0x140</addressOffset>

27880 <
size
>0x20</size>

27881 <
tVue
>0x00000000</resetValue>

27882 <
flds
>

27883 <
fld
>

27884 <
me
>
EPENA
</name>

27885 <
desti
>
EPENA
</description>

27886 <
bOfft
>31</bitOffset>

27887 <
bWidth
>1</bitWidth>

27888 <
acss
>
ad
-
wre
</access>

27889 </
fld
>

27890 <
fld
>

27891 <
me
>
EPDIS
</name>

27892 <
desti
>
EPDIS
</description>

27893 <
bOfft
>30</bitOffset>

27894 <
bWidth
>1</bitWidth>

27895 <
acss
>
ad
-
wre
</access>

27896 </
fld
>

27897 <
fld
>

27898 <
me
>
SODDFRM
</name>

27899 <
desti
>
SODDFRM
</description>

27900 <
bOfft
>29</bitOffset>

27901 <
bWidth
>1</bitWidth>

27902 <
acss
>
wre
-
ly
</access>

27903 </
fld
>

27904 <
fld
>

27905 <
me
>
SD0PID_SEVNFRM
</name>

27906 <
desti
>
SD0PID
/
SEVNFRM
</description>

27907 <
bOfft
>28</bitOffset>

27908 <
bWidth
>1</bitWidth>

27909 <
acss
>
wre
-
ly
</access>

27910 </
fld
>

27911 <
fld
>

27912 <
me
>
SNAK
</name>

27913 <
desti
>
SNAK
</description>

27914 <
bOfft
>27</bitOffset>

27915 <
bWidth
>1</bitWidth>

27916 <
acss
>
wre
-
ly
</access>

27917 </
fld
>

27918 <
fld
>

27919 <
me
>
CNAK
</name>

27920 <
desti
>
CNAK
</description>

27921 <
bOfft
>26</bitOffset>

27922 <
bWidth
>1</bitWidth>

27923 <
acss
>
wre
-
ly
</access>

27924 </
fld
>

27925 <
fld
>

27926 <
me
>
TXFNUM
</name>

27927 <
desti
>
TXFNUM
</description>

27928 <
bOfft
>22</bitOffset>

27929 <
bWidth
>4</bitWidth>

27930 <
acss
>
ad
-
wre
</access>

27931 </
fld
>

27932 <
fld
>

27933 <
me
>
S
</name>

27934 <
desti
>
S
</description>

27935 <
bOfft
>21</bitOffset>

27936 <
bWidth
>1</bitWidth>

27937 <
acss
>
ad
-
wre
</access>

27938 </
fld
>

27939 <
fld
>

27940 <
me
>
EPTYP
</name>

27941 <
desti
>
EPTYP
</description>

27942 <
bOfft
>18</bitOffset>

27943 <
bWidth
>2</bitWidth>

27944 <
acss
>
ad
-
wre
</access>

27945 </
fld
>

27946 <
fld
>

27947 <
me
>
NAKSTS
</name>

27948 <
desti
>
NAKSTS
</description>

27949 <
bOfft
>17</bitOffset>

27950 <
bWidth
>1</bitWidth>

27951 <
acss
>
ad
-
ly
</access>

27952 </
fld
>

27953 <
fld
>

27954 <
me
>
EONUM_DPID
</name>

27955 <
desti
>
EONUM
/
DPID
</description>

27956 <
bOfft
>16</bitOffset>

27957 <
bWidth
>1</bitWidth>

27958 <
acss
>
ad
-
ly
</access>

27959 </
fld
>

27960 <
fld
>

27961 <
me
>
USBAEP
</name>

27962 <
desti
>
USBAEP
</description>

27963 <
bOfft
>15</bitOffset>

27964 <
bWidth
>1</bitWidth>

27965 <
acss
>
ad
-
wre
</access>

27966 </
fld
>

27967 <
fld
>

27968 <
me
>
MPSIZ
</name>

27969 <
desti
>
MPSIZ
</description>

27970 <
bOfft
>0</bitOffset>

27971 <
bWidth
>11</bitWidth>

27972 <
acss
>
ad
-
wre
</access>

27973 </
fld
>

27974 </
flds
>

27977 <
me
>
DIEPCTL3
</name>

27978 <
diyName
>
DIEPCTL3
</displayName>

27979 <
desti
>
OTG
 
devi
 
dpot
-3 
cڌ


27980 </
desti
>

27981 <
addssOfft
>0x160</addressOffset>

27982 <
size
>0x20</size>

27983 <
tVue
>0x00000000</resetValue>

27984 <
flds
>

27985 <
fld
>

27986 <
me
>
EPENA
</name>

27987 <
desti
>
EPENA
</description>

27988 <
bOfft
>31</bitOffset>

27989 <
bWidth
>1</bitWidth>

27990 <
acss
>
ad
-
wre
</access>

27991 </
fld
>

27992 <
fld
>

27993 <
me
>
EPDIS
</name>

27994 <
desti
>
EPDIS
</description>

27995 <
bOfft
>30</bitOffset>

27996 <
bWidth
>1</bitWidth>

27997 <
acss
>
ad
-
wre
</access>

27998 </
fld
>

27999 <
fld
>

28000 <
me
>
SODDFRM
</name>

28001 <
desti
>
SODDFRM
</description>

28002 <
bOfft
>29</bitOffset>

28003 <
bWidth
>1</bitWidth>

28004 <
acss
>
wre
-
ly
</access>

28005 </
fld
>

28006 <
fld
>

28007 <
me
>
SD0PID_SEVNFRM
</name>

28008 <
desti
>
SD0PID
/
SEVNFRM
</description>

28009 <
bOfft
>28</bitOffset>

28010 <
bWidth
>1</bitWidth>

28011 <
acss
>
wre
-
ly
</access>

28012 </
fld
>

28013 <
fld
>

28014 <
me
>
SNAK
</name>

28015 <
desti
>
SNAK
</description>

28016 <
bOfft
>27</bitOffset>

28017 <
bWidth
>1</bitWidth>

28018 <
acss
>
wre
-
ly
</access>

28019 </
fld
>

28020 <
fld
>

28021 <
me
>
CNAK
</name>

28022 <
desti
>
CNAK
</description>

28023 <
bOfft
>26</bitOffset>

28024 <
bWidth
>1</bitWidth>

28025 <
acss
>
wre
-
ly
</access>

28026 </
fld
>

28027 <
fld
>

28028 <
me
>
TXFNUM
</name>

28029 <
desti
>
TXFNUM
</description>

28030 <
bOfft
>22</bitOffset>

28031 <
bWidth
>4</bitWidth>

28032 <
acss
>
ad
-
wre
</access>

28033 </
fld
>

28034 <
fld
>

28035 <
me
>
S
</name>

28036 <
desti
>
S
</description>

28037 <
bOfft
>21</bitOffset>

28038 <
bWidth
>1</bitWidth>

28039 <
acss
>
ad
-
wre
</access>

28040 </
fld
>

28041 <
fld
>

28042 <
me
>
EPTYP
</name>

28043 <
desti
>
EPTYP
</description>

28044 <
bOfft
>18</bitOffset>

28045 <
bWidth
>2</bitWidth>

28046 <
acss
>
ad
-
wre
</access>

28047 </
fld
>

28048 <
fld
>

28049 <
me
>
NAKSTS
</name>

28050 <
desti
>
NAKSTS
</description>

28051 <
bOfft
>17</bitOffset>

28052 <
bWidth
>1</bitWidth>

28053 <
acss
>
ad
-
ly
</access>

28054 </
fld
>

28055 <
fld
>

28056 <
me
>
EONUM_DPID
</name>

28057 <
desti
>
EONUM
/
DPID
</description>

28058 <
bOfft
>16</bitOffset>

28059 <
bWidth
>1</bitWidth>

28060 <
acss
>
ad
-
ly
</access>

28061 </
fld
>

28062 <
fld
>

28063 <
me
>
USBAEP
</name>

28064 <
desti
>
USBAEP
</description>

28065 <
bOfft
>15</bitOffset>

28066 <
bWidth
>1</bitWidth>

28067 <
acss
>
ad
-
wre
</access>

28068 </
fld
>

28069 <
fld
>

28070 <
me
>
MPSIZ
</name>

28071 <
desti
>
MPSIZ
</description>

28072 <
bOfft
>0</bitOffset>

28073 <
bWidth
>11</bitWidth>

28074 <
acss
>
ad
-
wre
</access>

28075 </
fld
>

28076 </
flds
>

28079 <
me
>
DOEPCTL0
</name>

28080 <
diyName
>
DOEPCTL0
</displayName>

28081 <
desti
>
devi
 
dpot
-0 
cڌ


28082 </
desti
>

28083 <
addssOfft
>0x300</addressOffset>

28084 <
size
>0x20</size>

28085 <
tVue
>0x00008000</resetValue>

28086 <
flds
>

28087 <
fld
>

28088 <
me
>
EPENA
</name>

28089 <
desti
>
EPENA
</description>

28090 <
bOfft
>31</bitOffset>

28091 <
bWidth
>1</bitWidth>

28092 <
acss
>
wre
-
ly
</access>

28093 </
fld
>

28094 <
fld
>

28095 <
me
>
EPDIS
</name>

28096 <
desti
>
EPDIS
</description>

28097 <
bOfft
>30</bitOffset>

28098 <
bWidth
>1</bitWidth>

28099 <
acss
>
ad
-
ly
</access>

28100 </
fld
>

28101 <
fld
>

28102 <
me
>
SNAK
</name>

28103 <
desti
>
SNAK
</description>

28104 <
bOfft
>27</bitOffset>

28105 <
bWidth
>1</bitWidth>

28106 <
acss
>
wre
-
ly
</access>

28107 </
fld
>

28108 <
fld
>

28109 <
me
>
CNAK
</name>

28110 <
desti
>
CNAK
</description>

28111 <
bOfft
>26</bitOffset>

28112 <
bWidth
>1</bitWidth>

28113 <
acss
>
wre
-
ly
</access>

28114 </
fld
>

28115 <
fld
>

28116 <
me
>
S
</name>

28117 <
desti
>
S
</description>

28118 <
bOfft
>21</bitOffset>

28119 <
bWidth
>1</bitWidth>

28120 <
acss
>
ad
-
wre
</access>

28121 </
fld
>

28122 <
fld
>

28123 <
me
>
SNPM
</name>

28124 <
desti
>
SNPM
</description>

28125 <
bOfft
>20</bitOffset>

28126 <
bWidth
>1</bitWidth>

28127 <
acss
>
ad
-
wre
</access>

28128 </
fld
>

28129 <
fld
>

28130 <
me
>
EPTYP
</name>

28131 <
desti
>
EPTYP
</description>

28132 <
bOfft
>18</bitOffset>

28133 <
bWidth
>2</bitWidth>

28134 <
acss
>
ad
-
ly
</access>

28135 </
fld
>

28136 <
fld
>

28137 <
me
>
NAKSTS
</name>

28138 <
desti
>
NAKSTS
</description>

28139 <
bOfft
>17</bitOffset>

28140 <
bWidth
>1</bitWidth>

28141 <
acss
>
ad
-
ly
</access>

28142 </
fld
>

28143 <
fld
>

28144 <
me
>
USBAEP
</name>

28145 <
desti
>
USBAEP
</description>

28146 <
bOfft
>15</bitOffset>

28147 <
bWidth
>1</bitWidth>

28148 <
acss
>
ad
-
ly
</access>

28149 </
fld
>

28150 <
fld
>

28151 <
me
>
MPSIZ
</name>

28152 <
desti
>
MPSIZ
</description>

28153 <
bOfft
>0</bitOffset>

28154 <
bWidth
>2</bitWidth>

28155 <
acss
>
ad
-
ly
</access>

28156 </
fld
>

28157 </
flds
>

28160 <
me
>
DOEPCTL1
</name>

28161 <
diyName
>
DOEPCTL1
</displayName>

28162 <
desti
>
devi
 
dpot
-1 
cڌ


28163 </
desti
>

28164 <
addssOfft
>0x320</addressOffset>

28165 <
size
>0x20</size>

28166 <
tVue
>0x00000000</resetValue>

28167 <
flds
>

28168 <
fld
>

28169 <
me
>
EPENA
</name>

28170 <
desti
>
EPENA
</description>

28171 <
bOfft
>31</bitOffset>

28172 <
bWidth
>1</bitWidth>

28173 <
acss
>
ad
-
wre
</access>

28174 </
fld
>

28175 <
fld
>

28176 <
me
>
EPDIS
</name>

28177 <
desti
>
EPDIS
</description>

28178 <
bOfft
>30</bitOffset>

28179 <
bWidth
>1</bitWidth>

28180 <
acss
>
ad
-
wre
</access>

28181 </
fld
>

28182 <
fld
>

28183 <
me
>
SODDFRM
</name>

28184 <
desti
>
SODDFRM
</description>

28185 <
bOfft
>29</bitOffset>

28186 <
bWidth
>1</bitWidth>

28187 <
acss
>
wre
-
ly
</access>

28188 </
fld
>

28189 <
fld
>

28190 <
me
>
SD0PID_SEVNFRM
</name>

28191 <
desti
>
SD0PID
/
SEVNFRM
</description>

28192 <
bOfft
>28</bitOffset>

28193 <
bWidth
>1</bitWidth>

28194 <
acss
>
wre
-
ly
</access>

28195 </
fld
>

28196 <
fld
>

28197 <
me
>
SNAK
</name>

28198 <
desti
>
SNAK
</description>

28199 <
bOfft
>27</bitOffset>

28200 <
bWidth
>1</bitWidth>

28201 <
acss
>
wre
-
ly
</access>

28202 </
fld
>

28203 <
fld
>

28204 <
me
>
CNAK
</name>

28205 <
desti
>
CNAK
</description>

28206 <
bOfft
>26</bitOffset>

28207 <
bWidth
>1</bitWidth>

28208 <
acss
>
wre
-
ly
</access>

28209 </
fld
>

28210 <
fld
>

28211 <
me
>
S
</name>

28212 <
desti
>
S
</description>

28213 <
bOfft
>21</bitOffset>

28214 <
bWidth
>1</bitWidth>

28215 <
acss
>
ad
-
wre
</access>

28216 </
fld
>

28217 <
fld
>

28218 <
me
>
SNPM
</name>

28219 <
desti
>
SNPM
</description>

28220 <
bOfft
>20</bitOffset>

28221 <
bWidth
>1</bitWidth>

28222 <
acss
>
ad
-
wre
</access>

28223 </
fld
>

28224 <
fld
>

28225 <
me
>
EPTYP
</name>

28226 <
desti
>
EPTYP
</description>

28227 <
bOfft
>18</bitOffset>

28228 <
bWidth
>2</bitWidth>

28229 <
acss
>
ad
-
wre
</access>

28230 </
fld
>

28231 <
fld
>

28232 <
me
>
NAKSTS
</name>

28233 <
desti
>
NAKSTS
</description>

28234 <
bOfft
>17</bitOffset>

28235 <
bWidth
>1</bitWidth>

28236 <
acss
>
ad
-
ly
</access>

28237 </
fld
>

28238 <
fld
>

28239 <
me
>
EONUM_DPID
</name>

28240 <
desti
>
EONUM
/
DPID
</description>

28241 <
bOfft
>16</bitOffset>

28242 <
bWidth
>1</bitWidth>

28243 <
acss
>
ad
-
ly
</access>

28244 </
fld
>

28245 <
fld
>

28246 <
me
>
USBAEP
</name>

28247 <
desti
>
USBAEP
</description>

28248 <
bOfft
>15</bitOffset>

28249 <
bWidth
>1</bitWidth>

28250 <
acss
>
ad
-
wre
</access>

28251 </
fld
>

28252 <
fld
>

28253 <
me
>
MPSIZ
</name>

28254 <
desti
>
MPSIZ
</description>

28255 <
bOfft
>0</bitOffset>

28256 <
bWidth
>11</bitWidth>

28257 <
acss
>
ad
-
wre
</access>

28258 </
fld
>

28259 </
flds
>

28262 <
me
>
DOEPCTL2
</name>

28263 <
diyName
>
DOEPCTL2
</displayName>

28264 <
desti
>
devi
 
dpot
-2 
cڌ


28265 </
desti
>

28266 <
addssOfft
>0x340</addressOffset>

28267 <
size
>0x20</size>

28268 <
tVue
>0x00000000</resetValue>

28269 <
flds
>

28270 <
fld
>

28271 <
me
>
EPENA
</name>

28272 <
desti
>
EPENA
</description>

28273 <
bOfft
>31</bitOffset>

28274 <
bWidth
>1</bitWidth>

28275 <
acss
>
ad
-
wre
</access>

28276 </
fld
>

28277 <
fld
>

28278 <
me
>
EPDIS
</name>

28279 <
desti
>
EPDIS
</description>

28280 <
bOfft
>30</bitOffset>

28281 <
bWidth
>1</bitWidth>

28282 <
acss
>
ad
-
wre
</access>

28283 </
fld
>

28284 <
fld
>

28285 <
me
>
SODDFRM
</name>

28286 <
desti
>
SODDFRM
</description>

28287 <
bOfft
>29</bitOffset>

28288 <
bWidth
>1</bitWidth>

28289 <
acss
>
wre
-
ly
</access>

28290 </
fld
>

28291 <
fld
>

28292 <
me
>
SD0PID_SEVNFRM
</name>

28293 <
desti
>
SD0PID
/
SEVNFRM
</description>

28294 <
bOfft
>28</bitOffset>

28295 <
bWidth
>1</bitWidth>

28296 <
acss
>
wre
-
ly
</access>

28297 </
fld
>

28298 <
fld
>

28299 <
me
>
SNAK
</name>

28300 <
desti
>
SNAK
</description>

28301 <
bOfft
>27</bitOffset>

28302 <
bWidth
>1</bitWidth>

28303 <
acss
>
wre
-
ly
</access>

28304 </
fld
>

28305 <
fld
>

28306 <
me
>
CNAK
</name>

28307 <
desti
>
CNAK
</description>

28308 <
bOfft
>26</bitOffset>

28309 <
bWidth
>1</bitWidth>

28310 <
acss
>
wre
-
ly
</access>

28311 </
fld
>

28312 <
fld
>

28313 <
me
>
S
</name>

28314 <
desti
>
S
</description>

28315 <
bOfft
>21</bitOffset>

28316 <
bWidth
>1</bitWidth>

28317 <
acss
>
ad
-
wre
</access>

28318 </
fld
>

28319 <
fld
>

28320 <
me
>
SNPM
</name>

28321 <
desti
>
SNPM
</description>

28322 <
bOfft
>20</bitOffset>

28323 <
bWidth
>1</bitWidth>

28324 <
acss
>
ad
-
wre
</access>

28325 </
fld
>

28326 <
fld
>

28327 <
me
>
EPTYP
</name>

28328 <
desti
>
EPTYP
</description>

28329 <
bOfft
>18</bitOffset>

28330 <
bWidth
>2</bitWidth>

28331 <
acss
>
ad
-
wre
</access>

28332 </
fld
>

28333 <
fld
>

28334 <
me
>
NAKSTS
</name>

28335 <
desti
>
NAKSTS
</description>

28336 <
bOfft
>17</bitOffset>

28337 <
bWidth
>1</bitWidth>

28338 <
acss
>
ad
-
ly
</access>

28339 </
fld
>

28340 <
fld
>

28341 <
me
>
EONUM_DPID
</name>

28342 <
desti
>
EONUM
/
DPID
</description>

28343 <
bOfft
>16</bitOffset>

28344 <
bWidth
>1</bitWidth>

28345 <
acss
>
ad
-
ly
</access>

28346 </
fld
>

28347 <
fld
>

28348 <
me
>
USBAEP
</name>

28349 <
desti
>
USBAEP
</description>

28350 <
bOfft
>15</bitOffset>

28351 <
bWidth
>1</bitWidth>

28352 <
acss
>
ad
-
wre
</access>

28353 </
fld
>

28354 <
fld
>

28355 <
me
>
MPSIZ
</name>

28356 <
desti
>
MPSIZ
</description>

28357 <
bOfft
>0</bitOffset>

28358 <
bWidth
>11</bitWidth>

28359 <
acss
>
ad
-
wre
</access>

28360 </
fld
>

28361 </
flds
>

28364 <
me
>
DOEPCTL3
</name>

28365 <
diyName
>
DOEPCTL3
</displayName>

28366 <
desti
>
devi
 
dpot
-3 
cڌ


28367 </
desti
>

28368 <
addssOfft
>0x360</addressOffset>

28369 <
size
>0x20</size>

28370 <
tVue
>0x00000000</resetValue>

28371 <
flds
>

28372 <
fld
>

28373 <
me
>
EPENA
</name>

28374 <
desti
>
EPENA
</description>

28375 <
bOfft
>31</bitOffset>

28376 <
bWidth
>1</bitWidth>

28377 <
acss
>
ad
-
wre
</access>

28378 </
fld
>

28379 <
fld
>

28380 <
me
>
EPDIS
</name>

28381 <
desti
>
EPDIS
</description>

28382 <
bOfft
>30</bitOffset>

28383 <
bWidth
>1</bitWidth>

28384 <
acss
>
ad
-
wre
</access>

28385 </
fld
>

28386 <
fld
>

28387 <
me
>
SODDFRM
</name>

28388 <
desti
>
SODDFRM
</description>

28389 <
bOfft
>29</bitOffset>

28390 <
bWidth
>1</bitWidth>

28391 <
acss
>
wre
-
ly
</access>

28392 </
fld
>

28393 <
fld
>

28394 <
me
>
SD0PID_SEVNFRM
</name>

28395 <
desti
>
SD0PID
/
SEVNFRM
</description>

28396 <
bOfft
>28</bitOffset>

28397 <
bWidth
>1</bitWidth>

28398 <
acss
>
wre
-
ly
</access>

28399 </
fld
>

28400 <
fld
>

28401 <
me
>
SNAK
</name>

28402 <
desti
>
SNAK
</description>

28403 <
bOfft
>27</bitOffset>

28404 <
bWidth
>1</bitWidth>

28405 <
acss
>
wre
-
ly
</access>

28406 </
fld
>

28407 <
fld
>

28408 <
me
>
CNAK
</name>

28409 <
desti
>
CNAK
</description>

28410 <
bOfft
>26</bitOffset>

28411 <
bWidth
>1</bitWidth>

28412 <
acss
>
wre
-
ly
</access>

28413 </
fld
>

28414 <
fld
>

28415 <
me
>
S
</name>

28416 <
desti
>
S
</description>

28417 <
bOfft
>21</bitOffset>

28418 <
bWidth
>1</bitWidth>

28419 <
acss
>
ad
-
wre
</access>

28420 </
fld
>

28421 <
fld
>

28422 <
me
>
SNPM
</name>

28423 <
desti
>
SNPM
</description>

28424 <
bOfft
>20</bitOffset>

28425 <
bWidth
>1</bitWidth>

28426 <
acss
>
ad
-
wre
</access>

28427 </
fld
>

28428 <
fld
>

28429 <
me
>
EPTYP
</name>

28430 <
desti
>
EPTYP
</description>

28431 <
bOfft
>18</bitOffset>

28432 <
bWidth
>2</bitWidth>

28433 <
acss
>
ad
-
wre
</access>

28434 </
fld
>

28435 <
fld
>

28436 <
me
>
NAKSTS
</name>

28437 <
desti
>
NAKSTS
</description>

28438 <
bOfft
>17</bitOffset>

28439 <
bWidth
>1</bitWidth>

28440 <
acss
>
ad
-
ly
</access>

28441 </
fld
>

28442 <
fld
>

28443 <
me
>
EONUM_DPID
</name>

28444 <
desti
>
EONUM
/
DPID
</description>

28445 <
bOfft
>16</bitOffset>

28446 <
bWidth
>1</bitWidth>

28447 <
acss
>
ad
-
ly
</access>

28448 </
fld
>

28449 <
fld
>

28450 <
me
>
USBAEP
</name>

28451 <
desti
>
USBAEP
</description>

28452 <
bOfft
>15</bitOffset>

28453 <
bWidth
>1</bitWidth>

28454 <
acss
>
ad
-
wre
</access>

28455 </
fld
>

28456 <
fld
>

28457 <
me
>
MPSIZ
</name>

28458 <
desti
>
MPSIZ
</description>

28459 <
bOfft
>0</bitOffset>

28460 <
bWidth
>11</bitWidth>

28461 <
acss
>
ad
-
wre
</access>

28462 </
fld
>

28463 </
flds
>

28466 <
me
>
DIEPINT0
</name>

28467 <
diyName
>
DIEPINT0
</displayName>

28468 <
desti
>
devi
 
dpot
-
x
 
u


28469 </
desti
>

28470 <
addssOfft
>0x108</addressOffset>

28471 <
size
>0x20</size>

28472 <
tVue
>0x00000080</resetValue>

28473 <
flds
>

28474 <
fld
>

28475 <
me
>
TXFE
</name>

28476 <
desti
>
TXFE
</description>

28477 <
bOfft
>7</bitOffset>

28478 <
bWidth
>1</bitWidth>

28479 <
acss
>
ad
-
ly
</access>

28480 </
fld
>

28481 <
fld
>

28482 <
me
>
INEPNE
</name>

28483 <
desti
>
INEPNE
</description>

28484 <
bOfft
>6</bitOffset>

28485 <
bWidth
>1</bitWidth>

28486 <
acss
>
ad
-
wre
</access>

28487 </
fld
>

28488 <
fld
>

28489 <
me
>
ITTXFE
</name>

28490 <
desti
>
ITTXFE
</description>

28491 <
bOfft
>4</bitOffset>

28492 <
bWidth
>1</bitWidth>

28493 <
acss
>
ad
-
wre
</access>

28494 </
fld
>

28495 <
fld
>

28496 <
me
>
TOC
</name>

28497 <
desti
>
TOC
</description>

28498 <
bOfft
>3</bitOffset>

28499 <
bWidth
>1</bitWidth>

28500 <
acss
>
ad
-
wre
</access>

28501 </
fld
>

28502 <
fld
>

28503 <
me
>
EPDISD
</name>

28504 <
desti
>
EPDISD
</description>

28505 <
bOfft
>1</bitOffset>

28506 <
bWidth
>1</bitWidth>

28507 <
acss
>
ad
-
wre
</access>

28508 </
fld
>

28509 <
fld
>

28510 <
me
>
XFRC
</name>

28511 <
desti
>
XFRC
</description>

28512 <
bOfft
>0</bitOffset>

28513 <
bWidth
>1</bitWidth>

28514 <
acss
>
ad
-
wre
</access>

28515 </
fld
>

28516 </
flds
>

28519 <
me
>
DIEPINT1
</name>

28520 <
diyName
>
DIEPINT1
</displayName>

28521 <
desti
>
devi
 
dpot
-1 
u


28522 </
desti
>

28523 <
addssOfft
>0x128</addressOffset>

28524 <
size
>0x20</size>

28525 <
tVue
>0x00000080</resetValue>

28526 <
flds
>

28527 <
fld
>

28528 <
me
>
TXFE
</name>

28529 <
desti
>
TXFE
</description>

28530 <
bOfft
>7</bitOffset>

28531 <
bWidth
>1</bitWidth>

28532 <
acss
>
ad
-
ly
</access>

28533 </
fld
>

28534 <
fld
>

28535 <
me
>
INEPNE
</name>

28536 <
desti
>
INEPNE
</description>

28537 <
bOfft
>6</bitOffset>

28538 <
bWidth
>1</bitWidth>

28539 <
acss
>
ad
-
wre
</access>

28540 </
fld
>

28541 <
fld
>

28542 <
me
>
ITTXFE
</name>

28543 <
desti
>
ITTXFE
</description>

28544 <
bOfft
>4</bitOffset>

28545 <
bWidth
>1</bitWidth>

28546 <
acss
>
ad
-
wre
</access>

28547 </
fld
>

28548 <
fld
>

28549 <
me
>
TOC
</name>

28550 <
desti
>
TOC
</description>

28551 <
bOfft
>3</bitOffset>

28552 <
bWidth
>1</bitWidth>

28553 <
acss
>
ad
-
wre
</access>

28554 </
fld
>

28555 <
fld
>

28556 <
me
>
EPDISD
</name>

28557 <
desti
>
EPDISD
</description>

28558 <
bOfft
>1</bitOffset>

28559 <
bWidth
>1</bitWidth>

28560 <
acss
>
ad
-
wre
</access>

28561 </
fld
>

28562 <
fld
>

28563 <
me
>
XFRC
</name>

28564 <
desti
>
XFRC
</description>

28565 <
bOfft
>0</bitOffset>

28566 <
bWidth
>1</bitWidth>

28567 <
acss
>
ad
-
wre
</access>

28568 </
fld
>

28569 </
flds
>

28572 <
me
>
DIEPINT2
</name>

28573 <
diyName
>
DIEPINT2
</displayName>

28574 <
desti
>
devi
 
dpot
-2 
u


28575 </
desti
>

28576 <
addssOfft
>0x148</addressOffset>

28577 <
size
>0x20</size>

28578 <
tVue
>0x00000080</resetValue>

28579 <
flds
>

28580 <
fld
>

28581 <
me
>
TXFE
</name>

28582 <
desti
>
TXFE
</description>

28583 <
bOfft
>7</bitOffset>

28584 <
bWidth
>1</bitWidth>

28585 <
acss
>
ad
-
ly
</access>

28586 </
fld
>

28587 <
fld
>

28588 <
me
>
INEPNE
</name>

28589 <
desti
>
INEPNE
</description>

28590 <
bOfft
>6</bitOffset>

28591 <
bWidth
>1</bitWidth>

28592 <
acss
>
ad
-
wre
</access>

28593 </
fld
>

28594 <
fld
>

28595 <
me
>
ITTXFE
</name>

28596 <
desti
>
ITTXFE
</description>

28597 <
bOfft
>4</bitOffset>

28598 <
bWidth
>1</bitWidth>

28599 <
acss
>
ad
-
wre
</access>

28600 </
fld
>

28601 <
fld
>

28602 <
me
>
TOC
</name>

28603 <
desti
>
TOC
</description>

28604 <
bOfft
>3</bitOffset>

28605 <
bWidth
>1</bitWidth>

28606 <
acss
>
ad
-
wre
</access>

28607 </
fld
>

28608 <
fld
>

28609 <
me
>
EPDISD
</name>

28610 <
desti
>
EPDISD
</description>

28611 <
bOfft
>1</bitOffset>

28612 <
bWidth
>1</bitWidth>

28613 <
acss
>
ad
-
wre
</access>

28614 </
fld
>

28615 <
fld
>

28616 <
me
>
XFRC
</name>

28617 <
desti
>
XFRC
</description>

28618 <
bOfft
>0</bitOffset>

28619 <
bWidth
>1</bitWidth>

28620 <
acss
>
ad
-
wre
</access>

28621 </
fld
>

28622 </
flds
>

28625 <
me
>
DIEPINT3
</name>

28626 <
diyName
>
DIEPINT3
</displayName>

28627 <
desti
>
devi
 
dpot
-3 
u


28628 </
desti
>

28629 <
addssOfft
>0x168</addressOffset>

28630 <
size
>0x20</size>

28631 <
tVue
>0x00000080</resetValue>

28632 <
flds
>

28633 <
fld
>

28634 <
me
>
TXFE
</name>

28635 <
desti
>
TXFE
</description>

28636 <
bOfft
>7</bitOffset>

28637 <
bWidth
>1</bitWidth>

28638 <
acss
>
ad
-
ly
</access>

28639 </
fld
>

28640 <
fld
>

28641 <
me
>
INEPNE
</name>

28642 <
desti
>
INEPNE
</description>

28643 <
bOfft
>6</bitOffset>

28644 <
bWidth
>1</bitWidth>

28645 <
acss
>
ad
-
wre
</access>

28646 </
fld
>

28647 <
fld
>

28648 <
me
>
ITTXFE
</name>

28649 <
desti
>
ITTXFE
</description>

28650 <
bOfft
>4</bitOffset>

28651 <
bWidth
>1</bitWidth>

28652 <
acss
>
ad
-
wre
</access>

28653 </
fld
>

28654 <
fld
>

28655 <
me
>
TOC
</name>

28656 <
desti
>
TOC
</description>

28657 <
bOfft
>3</bitOffset>

28658 <
bWidth
>1</bitWidth>

28659 <
acss
>
ad
-
wre
</access>

28660 </
fld
>

28661 <
fld
>

28662 <
me
>
EPDISD
</name>

28663 <
desti
>
EPDISD
</description>

28664 <
bOfft
>1</bitOffset>

28665 <
bWidth
>1</bitWidth>

28666 <
acss
>
ad
-
wre
</access>

28667 </
fld
>

28668 <
fld
>

28669 <
me
>
XFRC
</name>

28670 <
desti
>
XFRC
</description>

28671 <
bOfft
>0</bitOffset>

28672 <
bWidth
>1</bitWidth>

28673 <
acss
>
ad
-
wre
</access>

28674 </
fld
>

28675 </
flds
>

28678 <
me
>
DOEPINT0
</name>

28679 <
diyName
>
DOEPINT0
</displayName>

28680 <
desti
>
devi
 
dpot
-0 
u


28681 </
desti
>

28682 <
addssOfft
>0x308</addressOffset>

28683 <
size
>0x20</size>

28684 <
acss
>
ad
-
wre
</access>

28685 <
tVue
>0x00000080</resetValue>

28686 <
flds
>

28687 <
fld
>

28688 <
me
>
B2BSTUP
</name>

28689 <
desti
>
B2BSTUP
</description>

28690 <
bOfft
>6</bitOffset>

28691 <
bWidth
>1</bitWidth>

28692 </
fld
>

28693 <
fld
>

28694 <
me
>
OTEPDIS
</name>

28695 <
desti
>
OTEPDIS
</description>

28696 <
bOfft
>4</bitOffset>

28697 <
bWidth
>1</bitWidth>

28698 </
fld
>

28699 <
fld
>

28700 <
me
>
STUP
</name>

28701 <
desti
>
STUP
</description>

28702 <
bOfft
>3</bitOffset>

28703 <
bWidth
>1</bitWidth>

28704 </
fld
>

28705 <
fld
>

28706 <
me
>
EPDISD
</name>

28707 <
desti
>
EPDISD
</description>

28708 <
bOfft
>1</bitOffset>

28709 <
bWidth
>1</bitWidth>

28710 </
fld
>

28711 <
fld
>

28712 <
me
>
XFRC
</name>

28713 <
desti
>
XFRC
</description>

28714 <
bOfft
>0</bitOffset>

28715 <
bWidth
>1</bitWidth>

28716 </
fld
>

28717 </
flds
>

28720 <
me
>
DOEPINT1
</name>

28721 <
diyName
>
DOEPINT1
</displayName>

28722 <
desti
>
devi
 
dpot
-1 
u


28723 </
desti
>

28724 <
addssOfft
>0x328</addressOffset>

28725 <
size
>0x20</size>

28726 <
acss
>
ad
-
wre
</access>

28727 <
tVue
>0x00000080</resetValue>

28728 <
flds
>

28729 <
fld
>

28730 <
me
>
B2BSTUP
</name>

28731 <
desti
>
B2BSTUP
</description>

28732 <
bOfft
>6</bitOffset>

28733 <
bWidth
>1</bitWidth>

28734 </
fld
>

28735 <
fld
>

28736 <
me
>
OTEPDIS
</name>

28737 <
desti
>
OTEPDIS
</description>

28738 <
bOfft
>4</bitOffset>

28739 <
bWidth
>1</bitWidth>

28740 </
fld
>

28741 <
fld
>

28742 <
me
>
STUP
</name>

28743 <
desti
>
STUP
</description>

28744 <
bOfft
>3</bitOffset>

28745 <
bWidth
>1</bitWidth>

28746 </
fld
>

28747 <
fld
>

28748 <
me
>
EPDISD
</name>

28749 <
desti
>
EPDISD
</description>

28750 <
bOfft
>1</bitOffset>

28751 <
bWidth
>1</bitWidth>

28752 </
fld
>

28753 <
fld
>

28754 <
me
>
XFRC
</name>

28755 <
desti
>
XFRC
</description>

28756 <
bOfft
>0</bitOffset>

28757 <
bWidth
>1</bitWidth>

28758 </
fld
>

28759 </
flds
>

28762 <
me
>
DOEPINT2
</name>

28763 <
diyName
>
DOEPINT2
</displayName>

28764 <
desti
>
devi
 
dpot
-2 
u


28765 </
desti
>

28766 <
addssOfft
>0x348</addressOffset>

28767 <
size
>0x20</size>

28768 <
acss
>
ad
-
wre
</access>

28769 <
tVue
>0x00000080</resetValue>

28770 <
flds
>

28771 <
fld
>

28772 <
me
>
B2BSTUP
</name>

28773 <
desti
>
B2BSTUP
</description>

28774 <
bOfft
>6</bitOffset>

28775 <
bWidth
>1</bitWidth>

28776 </
fld
>

28777 <
fld
>

28778 <
me
>
OTEPDIS
</name>

28779 <
desti
>
OTEPDIS
</description>

28780 <
bOfft
>4</bitOffset>

28781 <
bWidth
>1</bitWidth>

28782 </
fld
>

28783 <
fld
>

28784 <
me
>
STUP
</name>

28785 <
desti
>
STUP
</description>

28786 <
bOfft
>3</bitOffset>

28787 <
bWidth
>1</bitWidth>

28788 </
fld
>

28789 <
fld
>

28790 <
me
>
EPDISD
</name>

28791 <
desti
>
EPDISD
</description>

28792 <
bOfft
>1</bitOffset>

28793 <
bWidth
>1</bitWidth>

28794 </
fld
>

28795 <
fld
>

28796 <
me
>
XFRC
</name>

28797 <
desti
>
XFRC
</description>

28798 <
bOfft
>0</bitOffset>

28799 <
bWidth
>1</bitWidth>

28800 </
fld
>

28801 </
flds
>

28804 <
me
>
DOEPINT3
</name>

28805 <
diyName
>
DOEPINT3
</displayName>

28806 <
desti
>
devi
 
dpot
-3 
u


28807 </
desti
>

28808 <
addssOfft
>0x368</addressOffset>

28809 <
size
>0x20</size>

28810 <
acss
>
ad
-
wre
</access>

28811 <
tVue
>0x00000080</resetValue>

28812 <
flds
>

28813 <
fld
>

28814 <
me
>
B2BSTUP
</name>

28815 <
desti
>
B2BSTUP
</description>

28816 <
bOfft
>6</bitOffset>

28817 <
bWidth
>1</bitWidth>

28818 </
fld
>

28819 <
fld
>

28820 <
me
>
OTEPDIS
</name>

28821 <
desti
>
OTEPDIS
</description>

28822 <
bOfft
>4</bitOffset>

28823 <
bWidth
>1</bitWidth>

28824 </
fld
>

28825 <
fld
>

28826 <
me
>
STUP
</name>

28827 <
desti
>
STUP
</description>

28828 <
bOfft
>3</bitOffset>

28829 <
bWidth
>1</bitWidth>

28830 </
fld
>

28831 <
fld
>

28832 <
me
>
EPDISD
</name>

28833 <
desti
>
EPDISD
</description>

28834 <
bOfft
>1</bitOffset>

28835 <
bWidth
>1</bitWidth>

28836 </
fld
>

28837 <
fld
>

28838 <
me
>
XFRC
</name>

28839 <
desti
>
XFRC
</description>

28840 <
bOfft
>0</bitOffset>

28841 <
bWidth
>1</bitWidth>

28842 </
fld
>

28843 </
flds
>

28846 <
me
>
DIEPTSIZ0
</name>

28847 <
diyName
>
DIEPTSIZ0
</displayName>

28848 <
desti
>
devi
 
dpot
-0 
sr
 
size


28849 </
desti
>

28850 <
addssOfft
>0x110</addressOffset>

28851 <
size
>0x20</size>

28852 <
acss
>
ad
-
wre
</access>

28853 <
tVue
>0x00000000</resetValue>

28854 <
flds
>

28855 <
fld
>

28856 <
me
>
PKTCNT
</name>

28857 <
desti
>
Pack
 
cou
</description>

28858 <
bOfft
>19</bitOffset>

28859 <
bWidth
>2</bitWidth>

28860 </
fld
>

28861 <
fld
>

28862 <
me
>
XFRSIZ
</name>

28863 <
desti
>
Tnsr
 
size
</description>

28864 <
bOfft
>0</bitOffset>

28865 <
bWidth
>7</bitWidth>

28866 </
fld
>

28867 </
flds
>

28870 <
me
>
DOEPTSIZ0
</name>

28871 <
diyName
>
DOEPTSIZ0
</displayName>

28872 <
desti
>
devi
 
OUT
 
dpot
-0 
sr
 
size


28873 </
desti
>

28874 <
addssOfft
>0x310</addressOffset>

28875 <
size
>0x20</size>

28876 <
acss
>
ad
-
wre
</access>

28877 <
tVue
>0x00000000</resetValue>

28878 <
flds
>

28879 <
fld
>

28880 <
me
>
STUPCNT
</name>

28881 <
desti
>
SETUP
 
ck
 
cou
</description>

28882 <
bOfft
>29</bitOffset>

28883 <
bWidth
>2</bitWidth>

28884 </
fld
>

28885 <
fld
>

28886 <
me
>
PKTCNT
</name>

28887 <
desti
>
Pack
 
cou
</description>

28888 <
bOfft
>19</bitOffset>

28889 <
bWidth
>1</bitWidth>

28890 </
fld
>

28891 <
fld
>

28892 <
me
>
XFRSIZ
</name>

28893 <
desti
>
Tnsr
 
size
</description>

28894 <
bOfft
>0</bitOffset>

28895 <
bWidth
>7</bitWidth>

28896 </
fld
>

28897 </
flds
>

28900 <
me
>
DIEPTSIZ1
</name>

28901 <
diyName
>
DIEPTSIZ1
</displayName>

28902 <
desti
>
devi
 
dpot
-1 
sr
 
size


28903 </
desti
>

28904 <
addssOfft
>0x130</addressOffset>

28905 <
size
>0x20</size>

28906 <
acss
>
ad
-
wre
</access>

28907 <
tVue
>0x00000000</resetValue>

28908 <
flds
>

28909 <
fld
>

28910 <
me
>
MCNT
</name>

28911 <
desti
>
Mui
 
cou
</description>

28912 <
bOfft
>29</bitOffset>

28913 <
bWidth
>2</bitWidth>

28914 </
fld
>

28915 <
fld
>

28916 <
me
>
PKTCNT
</name>

28917 <
desti
>
Pack
 
cou
</description>

28918 <
bOfft
>19</bitOffset>

28919 <
bWidth
>10</bitWidth>

28920 </
fld
>

28921 <
fld
>

28922 <
me
>
XFRSIZ
</name>

28923 <
desti
>
Tnsr
 
size
</description>

28924 <
bOfft
>0</bitOffset>

28925 <
bWidth
>19</bitWidth>

28926 </
fld
>

28927 </
flds
>

28930 <
me
>
DIEPTSIZ2
</name>

28931 <
diyName
>
DIEPTSIZ2
</displayName>

28932 <
desti
>
devi
 
dpot
-2 
sr
 
size


28933 </
desti
>

28934 <
addssOfft
>0x150</addressOffset>

28935 <
size
>0x20</size>

28936 <
acss
>
ad
-
wre
</access>

28937 <
tVue
>0x00000000</resetValue>

28938 <
flds
>

28939 <
fld
>

28940 <
me
>
MCNT
</name>

28941 <
desti
>
Mui
 
cou
</description>

28942 <
bOfft
>29</bitOffset>

28943 <
bWidth
>2</bitWidth>

28944 </
fld
>

28945 <
fld
>

28946 <
me
>
PKTCNT
</name>

28947 <
desti
>
Pack
 
cou
</description>

28948 <
bOfft
>19</bitOffset>

28949 <
bWidth
>10</bitWidth>

28950 </
fld
>

28951 <
fld
>

28952 <
me
>
XFRSIZ
</name>

28953 <
desti
>
Tnsr
 
size
</description>

28954 <
bOfft
>0</bitOffset>

28955 <
bWidth
>19</bitWidth>

28956 </
fld
>

28957 </
flds
>

28960 <
me
>
DIEPTSIZ3
</name>

28961 <
diyName
>
DIEPTSIZ3
</displayName>

28962 <
desti
>
devi
 
dpot
-3 
sr
 
size


28963 </
desti
>

28964 <
addssOfft
>0x170</addressOffset>

28965 <
size
>0x20</size>

28966 <
acss
>
ad
-
wre
</access>

28967 <
tVue
>0x00000000</resetValue>

28968 <
flds
>

28969 <
fld
>

28970 <
me
>
MCNT
</name>

28971 <
desti
>
Mui
 
cou
</description>

28972 <
bOfft
>29</bitOffset>

28973 <
bWidth
>2</bitWidth>

28974 </
fld
>

28975 <
fld
>

28976 <
me
>
PKTCNT
</name>

28977 <
desti
>
Pack
 
cou
</description>

28978 <
bOfft
>19</bitOffset>

28979 <
bWidth
>10</bitWidth>

28980 </
fld
>

28981 <
fld
>

28982 <
me
>
XFRSIZ
</name>

28983 <
desti
>
Tnsr
 
size
</description>

28984 <
bOfft
>0</bitOffset>

28985 <
bWidth
>19</bitWidth>

28986 </
fld
>

28987 </
flds
>

28990 <
me
>
DTXFSTS0
</name>

28991 <
diyName
>
DTXFSTS0
</displayName>

28992 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


28993 
us
 </
desti
>

28994 <
addssOfft
>0x118</addressOffset>

28995 <
size
>0x20</size>

28996 <
acss
>
ad
-
ly
</access>

28997 <
tVue
>0x00000000</resetValue>

28998 <
flds
>

28999 <
fld
>

29000 <
me
>
INEPTFSAV
</name>

29001 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


29002 
avaab
</
desti
>

29003 <
bOfft
>0</bitOffset>

29004 <
bWidth
>16</bitWidth>

29005 </
fld
>

29006 </
flds
>

29009 <
me
>
DTXFSTS1
</name>

29010 <
diyName
>
DTXFSTS1
</displayName>

29011 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


29012 
us
 </
desti
>

29013 <
addssOfft
>0x138</addressOffset>

29014 <
size
>0x20</size>

29015 <
acss
>
ad
-
ly
</access>

29016 <
tVue
>0x00000000</resetValue>

29017 <
flds
>

29018 <
fld
>

29019 <
me
>
INEPTFSAV
</name>

29020 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


29021 
avaab
</
desti
>

29022 <
bOfft
>0</bitOffset>

29023 <
bWidth
>16</bitWidth>

29024 </
fld
>

29025 </
flds
>

29028 <
me
>
DTXFSTS2
</name>

29029 <
diyName
>
DTXFSTS2
</displayName>

29030 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


29031 
us
 </
desti
>

29032 <
addssOfft
>0x158</addressOffset>

29033 <
size
>0x20</size>

29034 <
acss
>
ad
-
ly
</access>

29035 <
tVue
>0x00000000</resetValue>

29036 <
flds
>

29037 <
fld
>

29038 <
me
>
INEPTFSAV
</name>

29039 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


29040 
avaab
</
desti
>

29041 <
bOfft
>0</bitOffset>

29042 <
bWidth
>16</bitWidth>

29043 </
fld
>

29044 </
flds
>

29047 <
me
>
DTXFSTS3
</name>

29048 <
diyName
>
DTXFSTS3
</displayName>

29049 <
desti
>
OTG_FS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


29050 
us
 </
desti
>

29051 <
addssOfft
>0x178</addressOffset>

29052 <
size
>0x20</size>

29053 <
acss
>
ad
-
ly
</access>

29054 <
tVue
>0x00000000</resetValue>

29055 <
flds
>

29056 <
fld
>

29057 <
me
>
INEPTFSAV
</name>

29058 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


29059 
avaab
</
desti
>

29060 <
bOfft
>0</bitOffset>

29061 <
bWidth
>16</bitWidth>

29062 </
fld
>

29063 </
flds
>

29066 <
me
>
DOEPTSIZ1
</name>

29067 <
diyName
>
DOEPTSIZ1
</displayName>

29068 <
desti
>
devi
 
OUT
 
dpot
-1 
sr
 
size


29069 </
desti
>

29070 <
addssOfft
>0x330</addressOffset>

29071 <
size
>0x20</size>

29072 <
acss
>
ad
-
wre
</access>

29073 <
tVue
>0x00000000</resetValue>

29074 <
flds
>

29075 <
fld
>

29076 <
me
>
RXDPID_STUPCNT
</name>

29077 <
desti
>
Reived
 
da
 
PID
/
SETUP
 
ck


29078 
cou
</
desti
>

29079 <
bOfft
>29</bitOffset>

29080 <
bWidth
>2</bitWidth>

29081 </
fld
>

29082 <
fld
>

29083 <
me
>
PKTCNT
</name>

29084 <
desti
>
Pack
 
cou
</description>

29085 <
bOfft
>19</bitOffset>

29086 <
bWidth
>10</bitWidth>

29087 </
fld
>

29088 <
fld
>

29089 <
me
>
XFRSIZ
</name>

29090 <
desti
>
Tnsr
 
size
</description>

29091 <
bOfft
>0</bitOffset>

29092 <
bWidth
>19</bitWidth>

29093 </
fld
>

29094 </
flds
>

29097 <
me
>
DOEPTSIZ2
</name>

29098 <
diyName
>
DOEPTSIZ2
</displayName>

29099 <
desti
>
devi
 
OUT
 
dpot
-2 
sr
 
size


29100 </
desti
>

29101 <
addssOfft
>0x350</addressOffset>

29102 <
size
>0x20</size>

29103 <
acss
>
ad
-
wre
</access>

29104 <
tVue
>0x00000000</resetValue>

29105 <
flds
>

29106 <
fld
>

29107 <
me
>
RXDPID_STUPCNT
</name>

29108 <
desti
>
Reived
 
da
 
PID
/
SETUP
 
ck


29109 
cou
</
desti
>

29110 <
bOfft
>29</bitOffset>

29111 <
bWidth
>2</bitWidth>

29112 </
fld
>

29113 <
fld
>

29114 <
me
>
PKTCNT
</name>

29115 <
desti
>
Pack
 
cou
</description>

29116 <
bOfft
>19</bitOffset>

29117 <
bWidth
>10</bitWidth>

29118 </
fld
>

29119 <
fld
>

29120 <
me
>
XFRSIZ
</name>

29121 <
desti
>
Tnsr
 
size
</description>

29122 <
bOfft
>0</bitOffset>

29123 <
bWidth
>19</bitWidth>

29124 </
fld
>

29125 </
flds
>

29128 <
me
>
DOEPTSIZ3
</name>

29129 <
diyName
>
DOEPTSIZ3
</displayName>

29130 <
desti
>
devi
 
OUT
 
dpot
-3 
sr
 
size


29131 </
desti
>

29132 <
addssOfft
>0x370</addressOffset>

29133 <
size
>0x20</size>

29134 <
acss
>
ad
-
wre
</access>

29135 <
tVue
>0x00000000</resetValue>

29136 <
flds
>

29137 <
fld
>

29138 <
me
>
RXDPID_STUPCNT
</name>

29139 <
desti
>
Reived
 
da
 
PID
/
SETUP
 
ck


29140 
cou
</
desti
>

29141 <
bOfft
>29</bitOffset>

29142 <
bWidth
>2</bitWidth>

29143 </
fld
>

29144 <
fld
>

29145 <
me
>
PKTCNT
</name>

29146 <
desti
>
Pack
 
cou
</description>

29147 <
bOfft
>19</bitOffset>

29148 <
bWidth
>10</bitWidth>

29149 </
fld
>

29150 <
fld
>

29151 <
me
>
XFRSIZ
</name>

29152 <
desti
>
Tnsr
 
size
</description>

29153 <
bOfft
>0</bitOffset>

29154 <
bWidth
>19</bitWidth>

29155 </
fld
>

29156 </
flds
>

29158 </
gis
>

29159 </
rh
>

29160 <
rh
>

29161 <
me
>
OTG_FS_PWRCLK
</name>

29162 <
desti
>
USB
 

 
the
 
go
 
fu
 
d
</description>

29163 <
groupName
>
USB_OTG_FS
</groupName>

29164 <
baAddss
>0x50000E00</baseAddress>

29165 <
addssBlock
>

29166 <
offt
>0x0</offset>

29167 <
size
>0x400</size>

29168 <
uge
>
gis
</usage>

29169 </
addssBlock
>

29170 <
gis
>

29172 <
me
>
FS_PCGCCTL
</name>

29173 <
diyName
>
FS_PCGCCTL
</displayName>

29174 <
desti
>
OTG_FS
 
pow
 
d
 
ock
 
gg
 
cڌ


29175 </
desti
>

29176 <
addssOfft
>0x0</addressOffset>

29177 <
size
>0x20</size>

29178 <
acss
>
ad
-
wre
</access>

29179 <
tVue
>0x00000000</resetValue>

29180 <
flds
>

29181 <
fld
>

29182 <
me
>
STPPCLK
</name>

29183 <
desti
>
St
 
PHY
 
ock
</description>

29184 <
bOfft
>0</bitOffset>

29185 <
bWidth
>1</bitWidth>

29186 </
fld
>

29187 <
fld
>

29188 <
me
>
GATEHCLK
</name>

29189 <
desti
>
Ge
 
HCLK
</description>

29190 <
bOfft
>1</bitOffset>

29191 <
bWidth
>1</bitWidth>

29192 </
fld
>

29193 <
fld
>

29194 <
me
>
PHYSUSP
</name>

29195 <
desti
>
PHY
 
Suded
</description>

29196 <
bOfft
>4</bitOffset>

29197 <
bWidth
>1</bitWidth>

29198 </
fld
>

29199 </
flds
>

29201 </
gis
>

29202 </
rh
>

29203 <
rh
>

29204 <
me
>
CAN1
</name>

29205 <
desti
>
Cڌr
 

 
twk
</description>

29206 <
groupName
>
CAN
</groupName>

29207 <
baAddss
>0x40006400</baseAddress>

29208 <
addssBlock
>

29209 <
offt
>0x0</offset>

29210 <
size
>0x400</size>

29211 <
uge
>
gis
</usage>

29212 </
addssBlock
>

29213 <
u
>

29214 <
me
>
CAN1_TX_IRQ
</name>

29215 <
desti
>
CAN1
 
TX
 
us
</description>

29216 <
vue
>19</value>

29217 </
u
>

29218 <
u
>

29219 <
me
>
CAN1_RX0_IRQ
</name>

29220 <
desti
>
CAN1
 
RX0
 
us
</description>

29221 <
vue
>20</value>

29222 </
u
>

29223 <
u
>

29224 <
me
>
CAN1_RX1_IRQ
</name>

29225 <
desti
>
CAN1
 
RX1
 
us
</description>

29226 <
vue
>21</value>

29227 </
u
>

29228 <
u
>

29229 <
me
>
CAN1_SCE_IRQ
</name>

29230 <
desti
>
CAN1
 
SCE
 
u
</description>

29231 <
vue
>22</value>

29232 </
u
>

29233 <
gis
>

29235 <
me
>
MCR
</name>

29236 <
diyName
>
MCR
</displayName>

29237 <
desti
>
ma
 
cڌ
 </description>

29238 <
addssOfft
>0x0</addressOffset>

29239 <
size
>0x20</size>

29240 <
acss
>
ad
-
wre
</access>

29241 <
tVue
>0x00010002</resetValue>

29242 <
flds
>

29243 <
fld
>

29244 <
me
>
DBF
</name>

29245 <
desti
>
DBF
</description>

29246 <
bOfft
>16</bitOffset>

29247 <
bWidth
>1</bitWidth>

29248 </
fld
>

29249 <
fld
>

29250 <
me
>
RESET
</name>

29251 <
desti
>
RESET
</description>

29252 <
bOfft
>15</bitOffset>

29253 <
bWidth
>1</bitWidth>

29254 </
fld
>

29255 <
fld
>

29256 <
me
>
TTCM
</name>

29257 <
desti
>
TTCM
</description>

29258 <
bOfft
>7</bitOffset>

29259 <
bWidth
>1</bitWidth>

29260 </
fld
>

29261 <
fld
>

29262 <
me
>
ABOM
</name>

29263 <
desti
>
ABOM
</description>

29264 <
bOfft
>6</bitOffset>

29265 <
bWidth
>1</bitWidth>

29266 </
fld
>

29267 <
fld
>

29268 <
me
>
AWUM
</name>

29269 <
desti
>
AWUM
</description>

29270 <
bOfft
>5</bitOffset>

29271 <
bWidth
>1</bitWidth>

29272 </
fld
>

29273 <
fld
>

29274 <
me
>
NART
</name>

29275 <
desti
>
NART
</description>

29276 <
bOfft
>4</bitOffset>

29277 <
bWidth
>1</bitWidth>

29278 </
fld
>

29279 <
fld
>

29280 <
me
>
RFLM
</name>

29281 <
desti
>
RFLM
</description>

29282 <
bOfft
>3</bitOffset>

29283 <
bWidth
>1</bitWidth>

29284 </
fld
>

29285 <
fld
>

29286 <
me
>
TXFP
</name>

29287 <
desti
>
TXFP
</description>

29288 <
bOfft
>2</bitOffset>

29289 <
bWidth
>1</bitWidth>

29290 </
fld
>

29291 <
fld
>

29292 <
me
>
SLEEP
</name>

29293 <
desti
>
SLEEP
</description>

29294 <
bOfft
>1</bitOffset>

29295 <
bWidth
>1</bitWidth>

29296 </
fld
>

29297 <
fld
>

29298 <
me
>
INRQ
</name>

29299 <
desti
>
INRQ
</description>

29300 <
bOfft
>0</bitOffset>

29301 <
bWidth
>1</bitWidth>

29302 </
fld
>

29303 </
flds
>

29306 <
me
>
MSR
</name>

29307 <
diyName
>
MSR
</displayName>

29308 <
desti
>
ma
 
us
 </description>

29309 <
addssOfft
>0x4</addressOffset>

29310 <
size
>0x20</size>

29311 <
tVue
>0x00000C02</resetValue>

29312 <
flds
>

29313 <
fld
>

29314 <
me
>
RX
</name>

29315 <
desti
>
RX
</description>

29316 <
bOfft
>11</bitOffset>

29317 <
bWidth
>1</bitWidth>

29318 <
acss
>
ad
-
ly
</access>

29319 </
fld
>

29320 <
fld
>

29321 <
me
>
SAMP
</name>

29322 <
desti
>
SAMP
</description>

29323 <
bOfft
>10</bitOffset>

29324 <
bWidth
>1</bitWidth>

29325 <
acss
>
ad
-
ly
</access>

29326 </
fld
>

29327 <
fld
>

29328 <
me
>
RXM
</name>

29329 <
desti
>
RXM
</description>

29330 <
bOfft
>9</bitOffset>

29331 <
bWidth
>1</bitWidth>

29332 <
acss
>
ad
-
ly
</access>

29333 </
fld
>

29334 <
fld
>

29335 <
me
>
TXM
</name>

29336 <
desti
>
TXM
</description>

29337 <
bOfft
>8</bitOffset>

29338 <
bWidth
>1</bitWidth>

29339 <
acss
>
ad
-
ly
</access>

29340 </
fld
>

29341 <
fld
>

29342 <
me
>
SLAKI
</name>

29343 <
desti
>
SLAKI
</description>

29344 <
bOfft
>4</bitOffset>

29345 <
bWidth
>1</bitWidth>

29346 <
acss
>
ad
-
wre
</access>

29347 </
fld
>

29348 <
fld
>

29349 <
me
>
WKUI
</name>

29350 <
desti
>
WKUI
</description>

29351 <
bOfft
>3</bitOffset>

29352 <
bWidth
>1</bitWidth>

29353 <
acss
>
ad
-
wre
</access>

29354 </
fld
>

29355 <
fld
>

29356 <
me
>
ERRI
</name>

29357 <
desti
>
ERRI
</description>

29358 <
bOfft
>2</bitOffset>

29359 <
bWidth
>1</bitWidth>

29360 <
acss
>
ad
-
wre
</access>

29361 </
fld
>

29362 <
fld
>

29363 <
me
>
SLAK
</name>

29364 <
desti
>
SLAK
</description>

29365 <
bOfft
>1</bitOffset>

29366 <
bWidth
>1</bitWidth>

29367 <
acss
>
ad
-
ly
</access>

29368 </
fld
>

29369 <
fld
>

29370 <
me
>
INAK
</name>

29371 <
desti
>
INAK
</description>

29372 <
bOfft
>0</bitOffset>

29373 <
bWidth
>1</bitWidth>

29374 <
acss
>
ad
-
ly
</access>

29375 </
fld
>

29376 </
flds
>

29379 <
me
>
TSR
</name>

29380 <
diyName
>
TSR
</displayName>

29381 <
desti
>
sm
 
us
 </description>

29382 <
addssOfft
>0x8</addressOffset>

29383 <
size
>0x20</size>

29384 <
tVue
>0x1C000000</resetValue>

29385 <
flds
>

29386 <
fld
>

29387 <
me
>
LOW2
</name>

29388 <
desti
>
Lowe
 
iܙy
 
ag
 
mabox


29389 2</
desti
>

29390 <
bOfft
>31</bitOffset>

29391 <
bWidth
>1</bitWidth>

29392 <
acss
>
ad
-
ly
</access>

29393 </
fld
>

29394 <
fld
>

29395 <
me
>
LOW1
</name>

29396 <
desti
>
Lowe
 
iܙy
 
ag
 
mabox


29397 1</
desti
>

29398 <
bOfft
>30</bitOffset>

29399 <
bWidth
>1</bitWidth>

29400 <
acss
>
ad
-
ly
</access>

29401 </
fld
>

29402 <
fld
>

29403 <
me
>
LOW0
</name>

29404 <
desti
>
Lowe
 
iܙy
 
ag
 
mabox


29405 0</
desti
>

29406 <
bOfft
>29</bitOffset>

29407 <
bWidth
>1</bitWidth>

29408 <
acss
>
ad
-
ly
</access>

29409 </
fld
>

29410 <
fld
>

29411 <
me
>
TME2
</name>

29412 <
desti
>
Lowe
 
iܙy
 
ag
 
mabox


29413 2</
desti
>

29414 <
bOfft
>28</bitOffset>

29415 <
bWidth
>1</bitWidth>

29416 <
acss
>
ad
-
ly
</access>

29417 </
fld
>

29418 <
fld
>

29419 <
me
>
TME1
</name>

29420 <
desti
>
Lowe
 
iܙy
 
ag
 
mabox


29421 1</
desti
>

29422 <
bOfft
>27</bitOffset>

29423 <
bWidth
>1</bitWidth>

29424 <
acss
>
ad
-
ly
</access>

29425 </
fld
>

29426 <
fld
>

29427 <
me
>
TME0
</name>

29428 <
desti
>
Lowe
 
iܙy
 
ag
 
mabox


29429 0</
desti
>

29430 <
bOfft
>26</bitOffset>

29431 <
bWidth
>1</bitWidth>

29432 <
acss
>
ad
-
ly
</access>

29433 </
fld
>

29434 <
fld
>

29435 <
me
>
CODE
</name>

29436 <
desti
>
CODE
</description>

29437 <
bOfft
>24</bitOffset>

29438 <
bWidth
>2</bitWidth>

29439 <
acss
>
ad
-
ly
</access>

29440 </
fld
>

29441 <
fld
>

29442 <
me
>
ABRQ2
</name>

29443 <
desti
>
ABRQ2
</description>

29444 <
bOfft
>23</bitOffset>

29445 <
bWidth
>1</bitWidth>

29446 <
acss
>
ad
-
wre
</access>

29447 </
fld
>

29448 <
fld
>

29449 <
me
>
TERR2
</name>

29450 <
desti
>
TERR2
</description>

29451 <
bOfft
>19</bitOffset>

29452 <
bWidth
>1</bitWidth>

29453 <
acss
>
ad
-
wre
</access>

29454 </
fld
>

29455 <
fld
>

29456 <
me
>
ALST2
</name>

29457 <
desti
>
ALST2
</description>

29458 <
bOfft
>18</bitOffset>

29459 <
bWidth
>1</bitWidth>

29460 <
acss
>
ad
-
wre
</access>

29461 </
fld
>

29462 <
fld
>

29463 <
me
>
TXOK2
</name>

29464 <
desti
>
TXOK2
</description>

29465 <
bOfft
>17</bitOffset>

29466 <
bWidth
>1</bitWidth>

29467 <
acss
>
ad
-
wre
</access>

29468 </
fld
>

29469 <
fld
>

29470 <
me
>
RQCP2
</name>

29471 <
desti
>
RQCP2
</description>

29472 <
bOfft
>16</bitOffset>

29473 <
bWidth
>1</bitWidth>

29474 <
acss
>
ad
-
wre
</access>

29475 </
fld
>

29476 <
fld
>

29477 <
me
>
ABRQ1
</name>

29478 <
desti
>
ABRQ1
</description>

29479 <
bOfft
>15</bitOffset>

29480 <
bWidth
>1</bitWidth>

29481 <
acss
>
ad
-
wre
</access>

29482 </
fld
>

29483 <
fld
>

29484 <
me
>
TERR1
</name>

29485 <
desti
>
TERR1
</description>

29486 <
bOfft
>11</bitOffset>

29487 <
bWidth
>1</bitWidth>

29488 <
acss
>
ad
-
wre
</access>

29489 </
fld
>

29490 <
fld
>

29491 <
me
>
ALST1
</name>

29492 <
desti
>
ALST1
</description>

29493 <
bOfft
>10</bitOffset>

29494 <
bWidth
>1</bitWidth>

29495 <
acss
>
ad
-
wre
</access>

29496 </
fld
>

29497 <
fld
>

29498 <
me
>
TXOK1
</name>

29499 <
desti
>
TXOK1
</description>

29500 <
bOfft
>9</bitOffset>

29501 <
bWidth
>1</bitWidth>

29502 <
acss
>
ad
-
wre
</access>

29503 </
fld
>

29504 <
fld
>

29505 <
me
>
RQCP1
</name>

29506 <
desti
>
RQCP1
</description>

29507 <
bOfft
>8</bitOffset>

29508 <
bWidth
>1</bitWidth>

29509 <
acss
>
ad
-
wre
</access>

29510 </
fld
>

29511 <
fld
>

29512 <
me
>
ABRQ0
</name>

29513 <
desti
>
ABRQ0
</description>

29514 <
bOfft
>7</bitOffset>

29515 <
bWidth
>1</bitWidth>

29516 <
acss
>
ad
-
wre
</access>

29517 </
fld
>

29518 <
fld
>

29519 <
me
>
TERR0
</name>

29520 <
desti
>
TERR0
</description>

29521 <
bOfft
>3</bitOffset>

29522 <
bWidth
>1</bitWidth>

29523 <
acss
>
ad
-
wre
</access>

29524 </
fld
>

29525 <
fld
>

29526 <
me
>
ALST0
</name>

29527 <
desti
>
ALST0
</description>

29528 <
bOfft
>2</bitOffset>

29529 <
bWidth
>1</bitWidth>

29530 <
acss
>
ad
-
wre
</access>

29531 </
fld
>

29532 <
fld
>

29533 <
me
>
TXOK0
</name>

29534 <
desti
>
TXOK0
</description>

29535 <
bOfft
>1</bitOffset>

29536 <
bWidth
>1</bitWidth>

29537 <
acss
>
ad
-
wre
</access>

29538 </
fld
>

29539 <
fld
>

29540 <
me
>
RQCP0
</name>

29541 <
desti
>
RQCP0
</description>

29542 <
bOfft
>0</bitOffset>

29543 <
bWidth
>1</bitWidth>

29544 <
acss
>
ad
-
wre
</access>

29545 </
fld
>

29546 </
flds
>

29549 <
me
>
RF0R
</name>

29550 <
diyName
>
RF0R
</displayName>

29551 <
desti
>
ive
 
FIFO
 0 </description>

29552 <
addssOfft
>0xC</addressOffset>

29553 <
size
>0x20</size>

29554 <
tVue
>0x00000000</resetValue>

29555 <
flds
>

29556 <
fld
>

29557 <
me
>
RFOM0
</name>

29558 <
desti
>
RFOM0
</description>

29559 <
bOfft
>5</bitOffset>

29560 <
bWidth
>1</bitWidth>

29561 <
acss
>
ad
-
wre
</access>

29562 </
fld
>

29563 <
fld
>

29564 <
me
>
FOVR0
</name>

29565 <
desti
>
FOVR0
</description>

29566 <
bOfft
>4</bitOffset>

29567 <
bWidth
>1</bitWidth>

29568 <
acss
>
ad
-
wre
</access>

29569 </
fld
>

29570 <
fld
>

29571 <
me
>
FULL0
</name>

29572 <
desti
>
FULL0
</description>

29573 <
bOfft
>3</bitOffset>

29574 <
bWidth
>1</bitWidth>

29575 <
acss
>
ad
-
wre
</access>

29576 </
fld
>

29577 <
fld
>

29578 <
me
>
FMP0
</name>

29579 <
desti
>
FMP0
</description>

29580 <
bOfft
>0</bitOffset>

29581 <
bWidth
>2</bitWidth>

29582 <
acss
>
ad
-
ly
</access>

29583 </
fld
>

29584 </
flds
>

29587 <
me
>
RF1R
</name>

29588 <
diyName
>
RF1R
</displayName>

29589 <
desti
>
ive
 
FIFO
 1 </description>

29590 <
addssOfft
>0x10</addressOffset>

29591 <
size
>0x20</size>

29592 <
tVue
>0x00000000</resetValue>

29593 <
flds
>

29594 <
fld
>

29595 <
me
>
RFOM1
</name>

29596 <
desti
>
RFOM1
</description>

29597 <
bOfft
>5</bitOffset>

29598 <
bWidth
>1</bitWidth>

29599 <
acss
>
ad
-
wre
</access>

29600 </
fld
>

29601 <
fld
>

29602 <
me
>
FOVR1
</name>

29603 <
desti
>
FOVR1
</description>

29604 <
bOfft
>4</bitOffset>

29605 <
bWidth
>1</bitWidth>

29606 <
acss
>
ad
-
wre
</access>

29607 </
fld
>

29608 <
fld
>

29609 <
me
>
FULL1
</name>

29610 <
desti
>
FULL1
</description>

29611 <
bOfft
>3</bitOffset>

29612 <
bWidth
>1</bitWidth>

29613 <
acss
>
ad
-
wre
</access>

29614 </
fld
>

29615 <
fld
>

29616 <
me
>
FMP1
</name>

29617 <
desti
>
FMP1
</description>

29618 <
bOfft
>0</bitOffset>

29619 <
bWidth
>2</bitWidth>

29620 <
acss
>
ad
-
ly
</access>

29621 </
fld
>

29622 </
flds
>

29625 <
me
>
IER
</name>

29626 <
diyName
>
IER
</displayName>

29627 <
desti
>
u
 
ab
 </description>

29628 <
addssOfft
>0x14</addressOffset>

29629 <
size
>0x20</size>

29630 <
acss
>
ad
-
wre
</access>

29631 <
tVue
>0x00000000</resetValue>

29632 <
flds
>

29633 <
fld
>

29634 <
me
>
SLKIE
</name>

29635 <
desti
>
SLKIE
</description>

29636 <
bOfft
>17</bitOffset>

29637 <
bWidth
>1</bitWidth>

29638 </
fld
>

29639 <
fld
>

29640 <
me
>
WKUIE
</name>

29641 <
desti
>
WKUIE
</description>

29642 <
bOfft
>16</bitOffset>

29643 <
bWidth
>1</bitWidth>

29644 </
fld
>

29645 <
fld
>

29646 <
me
>
ERRIE
</name>

29647 <
desti
>
ERRIE
</description>

29648 <
bOfft
>15</bitOffset>

29649 <
bWidth
>1</bitWidth>

29650 </
fld
>

29651 <
fld
>

29652 <
me
>
LECIE
</name>

29653 <
desti
>
LECIE
</description>

29654 <
bOfft
>11</bitOffset>

29655 <
bWidth
>1</bitWidth>

29656 </
fld
>

29657 <
fld
>

29658 <
me
>
BOFIE
</name>

29659 <
desti
>
BOFIE
</description>

29660 <
bOfft
>10</bitOffset>

29661 <
bWidth
>1</bitWidth>

29662 </
fld
>

29663 <
fld
>

29664 <
me
>
EPVIE
</name>

29665 <
desti
>
EPVIE
</description>

29666 <
bOfft
>9</bitOffset>

29667 <
bWidth
>1</bitWidth>

29668 </
fld
>

29669 <
fld
>

29670 <
me
>
EWGIE
</name>

29671 <
desti
>
EWGIE
</description>

29672 <
bOfft
>8</bitOffset>

29673 <
bWidth
>1</bitWidth>

29674 </
fld
>

29675 <
fld
>

29676 <
me
>
FOVIE1
</name>

29677 <
desti
>
FOVIE1
</description>

29678 <
bOfft
>6</bitOffset>

29679 <
bWidth
>1</bitWidth>

29680 </
fld
>

29681 <
fld
>

29682 <
me
>
FFIE1
</name>

29683 <
desti
>
FFIE1
</description>

29684 <
bOfft
>5</bitOffset>

29685 <
bWidth
>1</bitWidth>

29686 </
fld
>

29687 <
fld
>

29688 <
me
>
FMPIE1
</name>

29689 <
desti
>
FMPIE1
</description>

29690 <
bOfft
>4</bitOffset>

29691 <
bWidth
>1</bitWidth>

29692 </
fld
>

29693 <
fld
>

29694 <
me
>
FOVIE0
</name>

29695 <
desti
>
FOVIE0
</description>

29696 <
bOfft
>3</bitOffset>

29697 <
bWidth
>1</bitWidth>

29698 </
fld
>

29699 <
fld
>

29700 <
me
>
FFIE0
</name>

29701 <
desti
>
FFIE0
</description>

29702 <
bOfft
>2</bitOffset>

29703 <
bWidth
>1</bitWidth>

29704 </
fld
>

29705 <
fld
>

29706 <
me
>
FMPIE0
</name>

29707 <
desti
>
FMPIE0
</description>

29708 <
bOfft
>1</bitOffset>

29709 <
bWidth
>1</bitWidth>

29710 </
fld
>

29711 <
fld
>

29712 <
me
>
TMEIE
</name>

29713 <
desti
>
TMEIE
</description>

29714 <
bOfft
>0</bitOffset>

29715 <
bWidth
>1</bitWidth>

29716 </
fld
>

29717 </
flds
>

29720 <
me
>
ESR
</name>

29721 <
diyName
>
ESR
</displayName>

29722 <
desti
>
u
 
ab
 </description>

29723 <
addssOfft
>0x18</addressOffset>

29724 <
size
>0x20</size>

29725 <
tVue
>0x00000000</resetValue>

29726 <
flds
>

29727 <
fld
>

29728 <
me
>
REC
</name>

29729 <
desti
>
REC
</description>

29730 <
bOfft
>24</bitOffset>

29731 <
bWidth
>8</bitWidth>

29732 <
acss
>
ad
-
ly
</access>

29733 </
fld
>

29734 <
fld
>

29735 <
me
>
TEC
</name>

29736 <
desti
>
TEC
</description>

29737 <
bOfft
>16</bitOffset>

29738 <
bWidth
>8</bitWidth>

29739 <
acss
>
ad
-
ly
</access>

29740 </
fld
>

29741 <
fld
>

29742 <
me
>
LEC
</name>

29743 <
desti
>
LEC
</description>

29744 <
bOfft
>4</bitOffset>

29745 <
bWidth
>3</bitWidth>

29746 <
acss
>
ad
-
wre
</access>

29747 </
fld
>

29748 <
fld
>

29749 <
me
>
BOFF
</name>

29750 <
desti
>
BOFF
</description>

29751 <
bOfft
>2</bitOffset>

29752 <
bWidth
>1</bitWidth>

29753 <
acss
>
ad
-
ly
</access>

29754 </
fld
>

29755 <
fld
>

29756 <
me
>
EPVF
</name>

29757 <
desti
>
EPVF
</description>

29758 <
bOfft
>1</bitOffset>

29759 <
bWidth
>1</bitWidth>

29760 <
acss
>
ad
-
ly
</access>

29761 </
fld
>

29762 <
fld
>

29763 <
me
>
EWGF
</name>

29764 <
desti
>
EWGF
</description>

29765 <
bOfft
>0</bitOffset>

29766 <
bWidth
>1</bitWidth>

29767 <
acss
>
ad
-
ly
</access>

29768 </
fld
>

29769 </
flds
>

29772 <
me
>
BTR
</name>

29773 <
diyName
>
BTR
</displayName>

29774 <
desti
>
b
 
timg
 </description>

29775 <
addssOfft
>0x1C</addressOffset>

29776 <
size
>0x20</size>

29777 <
acss
>
ad
-
wre
</access>

29778 <
tVue
>0x00000000</resetValue>

29779 <
flds
>

29780 <
fld
>

29781 <
me
>
SILM
</name>

29782 <
desti
>
SILM
</description>

29783 <
bOfft
>31</bitOffset>

29784 <
bWidth
>1</bitWidth>

29785 </
fld
>

29786 <
fld
>

29787 <
me
>
LBKM
</name>

29788 <
desti
>
LBKM
</description>

29789 <
bOfft
>30</bitOffset>

29790 <
bWidth
>1</bitWidth>

29791 </
fld
>

29792 <
fld
>

29793 <
me
>
SJW
</name>

29794 <
desti
>
SJW
</description>

29795 <
bOfft
>24</bitOffset>

29796 <
bWidth
>2</bitWidth>

29797 </
fld
>

29798 <
fld
>

29799 <
me
>
TS2
</name>

29800 <
desti
>
TS2
</description>

29801 <
bOfft
>20</bitOffset>

29802 <
bWidth
>3</bitWidth>

29803 </
fld
>

29804 <
fld
>

29805 <
me
>
TS1
</name>

29806 <
desti
>
TS1
</description>

29807 <
bOfft
>16</bitOffset>

29808 <
bWidth
>4</bitWidth>

29809 </
fld
>

29810 <
fld
>

29811 <
me
>
BRP
</name>

29812 <
desti
>
BRP
</description>

29813 <
bOfft
>0</bitOffset>

29814 <
bWidth
>10</bitWidth>

29815 </
fld
>

29816 </
flds
>

29819 <
me
>
TI0R
</name>

29820 <
diyName
>
TI0R
</displayName>

29821 <
desti
>
TX
 
mabox
 
idtifr
 </description>

29822 <
addssOfft
>0x180</addressOffset>

29823 <
size
>0x20</size>

29824 <
acss
>
ad
-
wre
</access>

29825 <
tVue
>0x00000000</resetValue>

29826 <
flds
>

29827 <
fld
>

29828 <
me
>
STID
</name>

29829 <
desti
>
STID
</description>

29830 <
bOfft
>21</bitOffset>

29831 <
bWidth
>11</bitWidth>

29832 </
fld
>

29833 <
fld
>

29834 <
me
>
EXID
</name>

29835 <
desti
>
EXID
</description>

29836 <
bOfft
>3</bitOffset>

29837 <
bWidth
>18</bitWidth>

29838 </
fld
>

29839 <
fld
>

29840 <
me
>
IDE
</name>

29841 <
desti
>
IDE
</description>

29842 <
bOfft
>2</bitOffset>

29843 <
bWidth
>1</bitWidth>

29844 </
fld
>

29845 <
fld
>

29846 <
me
>
RTR
</name>

29847 <
desti
>
RTR
</description>

29848 <
bOfft
>1</bitOffset>

29849 <
bWidth
>1</bitWidth>

29850 </
fld
>

29851 <
fld
>

29852 <
me
>
TXRQ
</name>

29853 <
desti
>
TXRQ
</description>

29854 <
bOfft
>0</bitOffset>

29855 <
bWidth
>1</bitWidth>

29856 </
fld
>

29857 </
flds
>

29860 <
me
>
TDT0R
</name>

29861 <
diyName
>
TDT0R
</displayName>

29862 <
desti
>
mabox
 
da
 
ngth
 
cڌ
 
d
 
time
 
amp


29863 </
desti
>

29864 <
addssOfft
>0x184</addressOffset>

29865 <
size
>0x20</size>

29866 <
acss
>
ad
-
wre
</access>

29867 <
tVue
>0x00000000</resetValue>

29868 <
flds
>

29869 <
fld
>

29870 <
me
>
TIME
</name>

29871 <
desti
>
TIME
</description>

29872 <
bOfft
>16</bitOffset>

29873 <
bWidth
>16</bitWidth>

29874 </
fld
>

29875 <
fld
>

29876 <
me
>
TGT
</name>

29877 <
desti
>
TGT
</description>

29878 <
bOfft
>8</bitOffset>

29879 <
bWidth
>1</bitWidth>

29880 </
fld
>

29881 <
fld
>

29882 <
me
>
DLC
</name>

29883 <
desti
>
DLC
</description>

29884 <
bOfft
>0</bitOffset>

29885 <
bWidth
>4</bitWidth>

29886 </
fld
>

29887 </
flds
>

29890 <
me
>
TDL0R
</name>

29891 <
diyName
>
TDL0R
</displayName>

29892 <
desti
>
mabox
 
da
 
low
 </description>

29893 <
addssOfft
>0x188</addressOffset>

29894 <
size
>0x20</size>

29895 <
acss
>
ad
-
wre
</access>

29896 <
tVue
>0x00000000</resetValue>

29897 <
flds
>

29898 <
fld
>

29899 <
me
>
DATA3
</name>

29900 <
desti
>
DATA3
</description>

29901 <
bOfft
>24</bitOffset>

29902 <
bWidth
>8</bitWidth>

29903 </
fld
>

29904 <
fld
>

29905 <
me
>
DATA2
</name>

29906 <
desti
>
DATA2
</description>

29907 <
bOfft
>16</bitOffset>

29908 <
bWidth
>8</bitWidth>

29909 </
fld
>

29910 <
fld
>

29911 <
me
>
DATA1
</name>

29912 <
desti
>
DATA1
</description>

29913 <
bOfft
>8</bitOffset>

29914 <
bWidth
>8</bitWidth>

29915 </
fld
>

29916 <
fld
>

29917 <
me
>
DATA0
</name>

29918 <
desti
>
DATA0
</description>

29919 <
bOfft
>0</bitOffset>

29920 <
bWidth
>8</bitWidth>

29921 </
fld
>

29922 </
flds
>

29925 <
me
>
TDH0R
</name>

29926 <
diyName
>
TDH0R
</displayName>

29927 <
desti
>
mabox
 
da
 
high
 </description>

29928 <
addssOfft
>0x18C</addressOffset>

29929 <
size
>0x20</size>

29930 <
acss
>
ad
-
wre
</access>

29931 <
tVue
>0x00000000</resetValue>

29932 <
flds
>

29933 <
fld
>

29934 <
me
>
DATA7
</name>

29935 <
desti
>
DATA7
</description>

29936 <
bOfft
>24</bitOffset>

29937 <
bWidth
>8</bitWidth>

29938 </
fld
>

29939 <
fld
>

29940 <
me
>
DATA6
</name>

29941 <
desti
>
DATA6
</description>

29942 <
bOfft
>16</bitOffset>

29943 <
bWidth
>8</bitWidth>

29944 </
fld
>

29945 <
fld
>

29946 <
me
>
DATA5
</name>

29947 <
desti
>
DATA5
</description>

29948 <
bOfft
>8</bitOffset>

29949 <
bWidth
>8</bitWidth>

29950 </
fld
>

29951 <
fld
>

29952 <
me
>
DATA4
</name>

29953 <
desti
>
DATA4
</description>

29954 <
bOfft
>0</bitOffset>

29955 <
bWidth
>8</bitWidth>

29956 </
fld
>

29957 </
flds
>

29960 <
me
>
TI1R
</name>

29961 <
diyName
>
TI1R
</displayName>

29962 <
desti
>
mabox
 
idtifr
 </description>

29963 <
addssOfft
>0x190</addressOffset>

29964 <
size
>0x20</size>

29965 <
acss
>
ad
-
wre
</access>

29966 <
tVue
>0x00000000</resetValue>

29967 <
flds
>

29968 <
fld
>

29969 <
me
>
STID
</name>

29970 <
desti
>
STID
</description>

29971 <
bOfft
>21</bitOffset>

29972 <
bWidth
>11</bitWidth>

29973 </
fld
>

29974 <
fld
>

29975 <
me
>
EXID
</name>

29976 <
desti
>
EXID
</description>

29977 <
bOfft
>3</bitOffset>

29978 <
bWidth
>18</bitWidth>

29979 </
fld
>

29980 <
fld
>

29981 <
me
>
IDE
</name>

29982 <
desti
>
IDE
</description>

29983 <
bOfft
>2</bitOffset>

29984 <
bWidth
>1</bitWidth>

29985 </
fld
>

29986 <
fld
>

29987 <
me
>
RTR
</name>

29988 <
desti
>
RTR
</description>

29989 <
bOfft
>1</bitOffset>

29990 <
bWidth
>1</bitWidth>

29991 </
fld
>

29992 <
fld
>

29993 <
me
>
TXRQ
</name>

29994 <
desti
>
TXRQ
</description>

29995 <
bOfft
>0</bitOffset>

29996 <
bWidth
>1</bitWidth>

29997 </
fld
>

29998 </
flds
>

30001 <
me
>
TDT1R
</name>

30002 <
diyName
>
TDT1R
</displayName>

30003 <
desti
>
mabox
 
da
 
ngth
 
cڌ
 
d
 
time
 
amp


30004 </
desti
>

30005 <
addssOfft
>0x194</addressOffset>

30006 <
size
>0x20</size>

30007 <
acss
>
ad
-
wre
</access>

30008 <
tVue
>0x00000000</resetValue>

30009 <
flds
>

30010 <
fld
>

30011 <
me
>
TIME
</name>

30012 <
desti
>
TIME
</description>

30013 <
bOfft
>16</bitOffset>

30014 <
bWidth
>16</bitWidth>

30015 </
fld
>

30016 <
fld
>

30017 <
me
>
TGT
</name>

30018 <
desti
>
TGT
</description>

30019 <
bOfft
>8</bitOffset>

30020 <
bWidth
>1</bitWidth>

30021 </
fld
>

30022 <
fld
>

30023 <
me
>
DLC
</name>

30024 <
desti
>
DLC
</description>

30025 <
bOfft
>0</bitOffset>

30026 <
bWidth
>4</bitWidth>

30027 </
fld
>

30028 </
flds
>

30031 <
me
>
TDL1R
</name>

30032 <
diyName
>
TDL1R
</displayName>

30033 <
desti
>
mabox
 
da
 
low
 </description>

30034 <
addssOfft
>0x198</addressOffset>

30035 <
size
>0x20</size>

30036 <
acss
>
ad
-
wre
</access>

30037 <
tVue
>0x00000000</resetValue>

30038 <
flds
>

30039 <
fld
>

30040 <
me
>
DATA3
</name>

30041 <
desti
>
DATA3
</description>

30042 <
bOfft
>24</bitOffset>

30043 <
bWidth
>8</bitWidth>

30044 </
fld
>

30045 <
fld
>

30046 <
me
>
DATA2
</name>

30047 <
desti
>
DATA2
</description>

30048 <
bOfft
>16</bitOffset>

30049 <
bWidth
>8</bitWidth>

30050 </
fld
>

30051 <
fld
>

30052 <
me
>
DATA1
</name>

30053 <
desti
>
DATA1
</description>

30054 <
bOfft
>8</bitOffset>

30055 <
bWidth
>8</bitWidth>

30056 </
fld
>

30057 <
fld
>

30058 <
me
>
DATA0
</name>

30059 <
desti
>
DATA0
</description>

30060 <
bOfft
>0</bitOffset>

30061 <
bWidth
>8</bitWidth>

30062 </
fld
>

30063 </
flds
>

30066 <
me
>
TDH1R
</name>

30067 <
diyName
>
TDH1R
</displayName>

30068 <
desti
>
mabox
 
da
 
high
 </description>

30069 <
addssOfft
>0x19C</addressOffset>

30070 <
size
>0x20</size>

30071 <
acss
>
ad
-
wre
</access>

30072 <
tVue
>0x00000000</resetValue>

30073 <
flds
>

30074 <
fld
>

30075 <
me
>
DATA7
</name>

30076 <
desti
>
DATA7
</description>

30077 <
bOfft
>24</bitOffset>

30078 <
bWidth
>8</bitWidth>

30079 </
fld
>

30080 <
fld
>

30081 <
me
>
DATA6
</name>

30082 <
desti
>
DATA6
</description>

30083 <
bOfft
>16</bitOffset>

30084 <
bWidth
>8</bitWidth>

30085 </
fld
>

30086 <
fld
>

30087 <
me
>
DATA5
</name>

30088 <
desti
>
DATA5
</description>

30089 <
bOfft
>8</bitOffset>

30090 <
bWidth
>8</bitWidth>

30091 </
fld
>

30092 <
fld
>

30093 <
me
>
DATA4
</name>

30094 <
desti
>
DATA4
</description>

30095 <
bOfft
>0</bitOffset>

30096 <
bWidth
>8</bitWidth>

30097 </
fld
>

30098 </
flds
>

30101 <
me
>
TI2R
</name>

30102 <
diyName
>
TI2R
</displayName>

30103 <
desti
>
mabox
 
idtifr
 </description>

30104 <
addssOfft
>0x1A0</addressOffset>

30105 <
size
>0x20</size>

30106 <
acss
>
ad
-
wre
</access>

30107 <
tVue
>0x00000000</resetValue>

30108 <
flds
>

30109 <
fld
>

30110 <
me
>
STID
</name>

30111 <
desti
>
STID
</description>

30112 <
bOfft
>21</bitOffset>

30113 <
bWidth
>11</bitWidth>

30114 </
fld
>

30115 <
fld
>

30116 <
me
>
EXID
</name>

30117 <
desti
>
EXID
</description>

30118 <
bOfft
>3</bitOffset>

30119 <
bWidth
>18</bitWidth>

30120 </
fld
>

30121 <
fld
>

30122 <
me
>
IDE
</name>

30123 <
desti
>
IDE
</description>

30124 <
bOfft
>2</bitOffset>

30125 <
bWidth
>1</bitWidth>

30126 </
fld
>

30127 <
fld
>

30128 <
me
>
RTR
</name>

30129 <
desti
>
RTR
</description>

30130 <
bOfft
>1</bitOffset>

30131 <
bWidth
>1</bitWidth>

30132 </
fld
>

30133 <
fld
>

30134 <
me
>
TXRQ
</name>

30135 <
desti
>
TXRQ
</description>

30136 <
bOfft
>0</bitOffset>

30137 <
bWidth
>1</bitWidth>

30138 </
fld
>

30139 </
flds
>

30142 <
me
>
TDT2R
</name>

30143 <
diyName
>
TDT2R
</displayName>

30144 <
desti
>
mabox
 
da
 
ngth
 
cڌ
 
d
 
time
 
amp


30145 </
desti
>

30146 <
addssOfft
>0x1A4</addressOffset>

30147 <
size
>0x20</size>

30148 <
acss
>
ad
-
wre
</access>

30149 <
tVue
>0x00000000</resetValue>

30150 <
flds
>

30151 <
fld
>

30152 <
me
>
TIME
</name>

30153 <
desti
>
TIME
</description>

30154 <
bOfft
>16</bitOffset>

30155 <
bWidth
>16</bitWidth>

30156 </
fld
>

30157 <
fld
>

30158 <
me
>
TGT
</name>

30159 <
desti
>
TGT
</description>

30160 <
bOfft
>8</bitOffset>

30161 <
bWidth
>1</bitWidth>

30162 </
fld
>

30163 <
fld
>

30164 <
me
>
DLC
</name>

30165 <
desti
>
DLC
</description>

30166 <
bOfft
>0</bitOffset>

30167 <
bWidth
>4</bitWidth>

30168 </
fld
>

30169 </
flds
>

30172 <
me
>
TDL2R
</name>

30173 <
diyName
>
TDL2R
</displayName>

30174 <
desti
>
mabox
 
da
 
low
 </description>

30175 <
addssOfft
>0x1A8</addressOffset>

30176 <
size
>0x20</size>

30177 <
acss
>
ad
-
wre
</access>

30178 <
tVue
>0x00000000</resetValue>

30179 <
flds
>

30180 <
fld
>

30181 <
me
>
DATA3
</name>

30182 <
desti
>
DATA3
</description>

30183 <
bOfft
>24</bitOffset>

30184 <
bWidth
>8</bitWidth>

30185 </
fld
>

30186 <
fld
>

30187 <
me
>
DATA2
</name>

30188 <
desti
>
DATA2
</description>

30189 <
bOfft
>16</bitOffset>

30190 <
bWidth
>8</bitWidth>

30191 </
fld
>

30192 <
fld
>

30193 <
me
>
DATA1
</name>

30194 <
desti
>
DATA1
</description>

30195 <
bOfft
>8</bitOffset>

30196 <
bWidth
>8</bitWidth>

30197 </
fld
>

30198 <
fld
>

30199 <
me
>
DATA0
</name>

30200 <
desti
>
DATA0
</description>

30201 <
bOfft
>0</bitOffset>

30202 <
bWidth
>8</bitWidth>

30203 </
fld
>

30204 </
flds
>

30207 <
me
>
TDH2R
</name>

30208 <
diyName
>
TDH2R
</displayName>

30209 <
desti
>
mabox
 
da
 
high
 </description>

30210 <
addssOfft
>0x1AC</addressOffset>

30211 <
size
>0x20</size>

30212 <
acss
>
ad
-
wre
</access>

30213 <
tVue
>0x00000000</resetValue>

30214 <
flds
>

30215 <
fld
>

30216 <
me
>
DATA7
</name>

30217 <
desti
>
DATA7
</description>

30218 <
bOfft
>24</bitOffset>

30219 <
bWidth
>8</bitWidth>

30220 </
fld
>

30221 <
fld
>

30222 <
me
>
DATA6
</name>

30223 <
desti
>
DATA6
</description>

30224 <
bOfft
>16</bitOffset>

30225 <
bWidth
>8</bitWidth>

30226 </
fld
>

30227 <
fld
>

30228 <
me
>
DATA5
</name>

30229 <
desti
>
DATA5
</description>

30230 <
bOfft
>8</bitOffset>

30231 <
bWidth
>8</bitWidth>

30232 </
fld
>

30233 <
fld
>

30234 <
me
>
DATA4
</name>

30235 <
desti
>
DATA4
</description>

30236 <
bOfft
>0</bitOffset>

30237 <
bWidth
>8</bitWidth>

30238 </
fld
>

30239 </
flds
>

30242 <
me
>
RI0R
</name>

30243 <
diyName
>
RI0R
</displayName>

30244 <
desti
>
ive
 
FIFO
 
mabox
 
idtifr


30245 </
desti
>

30246 <
addssOfft
>0x1B0</addressOffset>

30247 <
size
>0x20</size>

30248 <
acss
>
ad
-
ly
</access>

30249 <
tVue
>0x00000000</resetValue>

30250 <
flds
>

30251 <
fld
>

30252 <
me
>
STID
</name>

30253 <
desti
>
STID
</description>

30254 <
bOfft
>21</bitOffset>

30255 <
bWidth
>11</bitWidth>

30256 </
fld
>

30257 <
fld
>

30258 <
me
>
EXID
</name>

30259 <
desti
>
EXID
</description>

30260 <
bOfft
>3</bitOffset>

30261 <
bWidth
>18</bitWidth>

30262 </
fld
>

30263 <
fld
>

30264 <
me
>
IDE
</name>

30265 <
desti
>
IDE
</description>

30266 <
bOfft
>2</bitOffset>

30267 <
bWidth
>1</bitWidth>

30268 </
fld
>

30269 <
fld
>

30270 <
me
>
RTR
</name>

30271 <
desti
>
RTR
</description>

30272 <
bOfft
>1</bitOffset>

30273 <
bWidth
>1</bitWidth>

30274 </
fld
>

30275 </
flds
>

30278 <
me
>
RDT0R
</name>

30279 <
diyName
>
RDT0R
</displayName>

30280 <
desti
>
mabox
 
da
 
high
 </description>

30281 <
addssOfft
>0x1B4</addressOffset>

30282 <
size
>0x20</size>

30283 <
acss
>
ad
-
ly
</access>

30284 <
tVue
>0x00000000</resetValue>

30285 <
flds
>

30286 <
fld
>

30287 <
me
>
TIME
</name>

30288 <
desti
>
TIME
</description>

30289 <
bOfft
>16</bitOffset>

30290 <
bWidth
>16</bitWidth>

30291 </
fld
>

30292 <
fld
>

30293 <
me
>
FMI
</name>

30294 <
desti
>
FMI
</description>

30295 <
bOfft
>8</bitOffset>

30296 <
bWidth
>8</bitWidth>

30297 </
fld
>

30298 <
fld
>

30299 <
me
>
DLC
</name>

30300 <
desti
>
DLC
</description>

30301 <
bOfft
>0</bitOffset>

30302 <
bWidth
>4</bitWidth>

30303 </
fld
>

30304 </
flds
>

30307 <
me
>
RDL0R
</name>

30308 <
diyName
>
RDL0R
</displayName>

30309 <
desti
>
mabox
 
da
 
high
 </description>

30310 <
addssOfft
>0x1B8</addressOffset>

30311 <
size
>0x20</size>

30312 <
acss
>
ad
-
ly
</access>

30313 <
tVue
>0x00000000</resetValue>

30314 <
flds
>

30315 <
fld
>

30316 <
me
>
DATA3
</name>

30317 <
desti
>
DATA3
</description>

30318 <
bOfft
>24</bitOffset>

30319 <
bWidth
>8</bitWidth>

30320 </
fld
>

30321 <
fld
>

30322 <
me
>
DATA2
</name>

30323 <
desti
>
DATA2
</description>

30324 <
bOfft
>16</bitOffset>

30325 <
bWidth
>8</bitWidth>

30326 </
fld
>

30327 <
fld
>

30328 <
me
>
DATA1
</name>

30329 <
desti
>
DATA1
</description>

30330 <
bOfft
>8</bitOffset>

30331 <
bWidth
>8</bitWidth>

30332 </
fld
>

30333 <
fld
>

30334 <
me
>
DATA0
</name>

30335 <
desti
>
DATA0
</description>

30336 <
bOfft
>0</bitOffset>

30337 <
bWidth
>8</bitWidth>

30338 </
fld
>

30339 </
flds
>

30342 <
me
>
RDH0R
</name>

30343 <
diyName
>
RDH0R
</displayName>

30344 <
desti
>
ive
 
FIFO
 
mabox
 
da
 
high


30345 </
desti
>

30346 <
addssOfft
>0x1BC</addressOffset>

30347 <
size
>0x20</size>

30348 <
acss
>
ad
-
ly
</access>

30349 <
tVue
>0x00000000</resetValue>

30350 <
flds
>

30351 <
fld
>

30352 <
me
>
DATA7
</name>

30353 <
desti
>
DATA7
</description>

30354 <
bOfft
>24</bitOffset>

30355 <
bWidth
>8</bitWidth>

30356 </
fld
>

30357 <
fld
>

30358 <
me
>
DATA6
</name>

30359 <
desti
>
DATA6
</description>

30360 <
bOfft
>16</bitOffset>

30361 <
bWidth
>8</bitWidth>

30362 </
fld
>

30363 <
fld
>

30364 <
me
>
DATA5
</name>

30365 <
desti
>
DATA5
</description>

30366 <
bOfft
>8</bitOffset>

30367 <
bWidth
>8</bitWidth>

30368 </
fld
>

30369 <
fld
>

30370 <
me
>
DATA4
</name>

30371 <
desti
>
DATA4
</description>

30372 <
bOfft
>0</bitOffset>

30373 <
bWidth
>8</bitWidth>

30374 </
fld
>

30375 </
flds
>

30378 <
me
>
RI1R
</name>

30379 <
diyName
>
RI1R
</displayName>

30380 <
desti
>
mabox
 
da
 
high
 </description>

30381 <
addssOfft
>0x1C0</addressOffset>

30382 <
size
>0x20</size>

30383 <
acss
>
ad
-
ly
</access>

30384 <
tVue
>0x00000000</resetValue>

30385 <
flds
>

30386 <
fld
>

30387 <
me
>
STID
</name>

30388 <
desti
>
STID
</description>

30389 <
bOfft
>21</bitOffset>

30390 <
bWidth
>11</bitWidth>

30391 </
fld
>

30392 <
fld
>

30393 <
me
>
EXID
</name>

30394 <
desti
>
EXID
</description>

30395 <
bOfft
>3</bitOffset>

30396 <
bWidth
>18</bitWidth>

30397 </
fld
>

30398 <
fld
>

30399 <
me
>
IDE
</name>

30400 <
desti
>
IDE
</description>

30401 <
bOfft
>2</bitOffset>

30402 <
bWidth
>1</bitWidth>

30403 </
fld
>

30404 <
fld
>

30405 <
me
>
RTR
</name>

30406 <
desti
>
RTR
</description>

30407 <
bOfft
>1</bitOffset>

30408 <
bWidth
>1</bitWidth>

30409 </
fld
>

30410 </
flds
>

30413 <
me
>
RDT1R
</name>

30414 <
diyName
>
RDT1R
</displayName>

30415 <
desti
>
mabox
 
da
 
high
 </description>

30416 <
addssOfft
>0x1C4</addressOffset>

30417 <
size
>0x20</size>

30418 <
acss
>
ad
-
ly
</access>

30419 <
tVue
>0x00000000</resetValue>

30420 <
flds
>

30421 <
fld
>

30422 <
me
>
TIME
</name>

30423 <
desti
>
TIME
</description>

30424 <
bOfft
>16</bitOffset>

30425 <
bWidth
>16</bitWidth>

30426 </
fld
>

30427 <
fld
>

30428 <
me
>
FMI
</name>

30429 <
desti
>
FMI
</description>

30430 <
bOfft
>8</bitOffset>

30431 <
bWidth
>8</bitWidth>

30432 </
fld
>

30433 <
fld
>

30434 <
me
>
DLC
</name>

30435 <
desti
>
DLC
</description>

30436 <
bOfft
>0</bitOffset>

30437 <
bWidth
>4</bitWidth>

30438 </
fld
>

30439 </
flds
>

30442 <
me
>
RDL1R
</name>

30443 <
diyName
>
RDL1R
</displayName>

30444 <
desti
>
mabox
 
da
 
high
 </description>

30445 <
addssOfft
>0x1C8</addressOffset>

30446 <
size
>0x20</size>

30447 <
acss
>
ad
-
ly
</access>

30448 <
tVue
>0x00000000</resetValue>

30449 <
flds
>

30450 <
fld
>

30451 <
me
>
DATA3
</name>

30452 <
desti
>
DATA3
</description>

30453 <
bOfft
>24</bitOffset>

30454 <
bWidth
>8</bitWidth>

30455 </
fld
>

30456 <
fld
>

30457 <
me
>
DATA2
</name>

30458 <
desti
>
DATA2
</description>

30459 <
bOfft
>16</bitOffset>

30460 <
bWidth
>8</bitWidth>

30461 </
fld
>

30462 <
fld
>

30463 <
me
>
DATA1
</name>

30464 <
desti
>
DATA1
</description>

30465 <
bOfft
>8</bitOffset>

30466 <
bWidth
>8</bitWidth>

30467 </
fld
>

30468 <
fld
>

30469 <
me
>
DATA0
</name>

30470 <
desti
>
DATA0
</description>

30471 <
bOfft
>0</bitOffset>

30472 <
bWidth
>8</bitWidth>

30473 </
fld
>

30474 </
flds
>

30477 <
me
>
RDH1R
</name>

30478 <
diyName
>
RDH1R
</displayName>

30479 <
desti
>
mabox
 
da
 
high
 </description>

30480 <
addssOfft
>0x1CC</addressOffset>

30481 <
size
>0x20</size>

30482 <
acss
>
ad
-
ly
</access>

30483 <
tVue
>0x00000000</resetValue>

30484 <
flds
>

30485 <
fld
>

30486 <
me
>
DATA7
</name>

30487 <
desti
>
DATA7
</description>

30488 <
bOfft
>24</bitOffset>

30489 <
bWidth
>8</bitWidth>

30490 </
fld
>

30491 <
fld
>

30492 <
me
>
DATA6
</name>

30493 <
desti
>
DATA6
</description>

30494 <
bOfft
>16</bitOffset>

30495 <
bWidth
>8</bitWidth>

30496 </
fld
>

30497 <
fld
>

30498 <
me
>
DATA5
</name>

30499 <
desti
>
DATA5
</description>

30500 <
bOfft
>8</bitOffset>

30501 <
bWidth
>8</bitWidth>

30502 </
fld
>

30503 <
fld
>

30504 <
me
>
DATA4
</name>

30505 <
desti
>
DATA4
</description>

30506 <
bOfft
>0</bitOffset>

30507 <
bWidth
>8</bitWidth>

30508 </
fld
>

30509 </
flds
>

30512 <
me
>
FMR
</name>

30513 <
diyName
>
FMR
</displayName>

30514 <
desti
>
fr
 
ma
 </description>

30515 <
addssOfft
>0x200</addressOffset>

30516 <
size
>0x20</size>

30517 <
acss
>
ad
-
wre
</access>

30518 <
tVue
>0x2A1C0E01</resetValue>

30519 <
flds
>

30520 <
fld
>

30521 <
me
>
CAN2SB
</name>

30522 <
desti
>
CAN2SB
</description>

30523 <
bOfft
>8</bitOffset>

30524 <
bWidth
>6</bitWidth>

30525 </
fld
>

30526 <
fld
>

30527 <
me
>
FINIT
</name>

30528 <
desti
>
FINIT
</description>

30529 <
bOfft
>0</bitOffset>

30530 <
bWidth
>1</bitWidth>

30531 </
fld
>

30532 </
flds
>

30535 <
me
>
FM1R
</name>

30536 <
diyName
>
FM1R
</displayName>

30537 <
desti
>
fr
 
mode
 </description>

30538 <
addssOfft
>0x204</addressOffset>

30539 <
size
>0x20</size>

30540 <
acss
>
ad
-
wre
</access>

30541 <
tVue
>0x00000000</resetValue>

30542 <
flds
>

30543 <
fld
>

30544 <
me
>
FBM0
</name>

30545 <
desti
>
Fr
 
mode
</description>

30546 <
bOfft
>0</bitOffset>

30547 <
bWidth
>1</bitWidth>

30548 </
fld
>

30549 <
fld
>

30550 <
me
>
FBM1
</name>

30551 <
desti
>
Fr
 
mode
</description>

30552 <
bOfft
>1</bitOffset>

30553 <
bWidth
>1</bitWidth>

30554 </
fld
>

30555 <
fld
>

30556 <
me
>
FBM2
</name>

30557 <
desti
>
Fr
 
mode
</description>

30558 <
bOfft
>2</bitOffset>

30559 <
bWidth
>1</bitWidth>

30560 </
fld
>

30561 <
fld
>

30562 <
me
>
FBM3
</name>

30563 <
desti
>
Fr
 
mode
</description>

30564 <
bOfft
>3</bitOffset>

30565 <
bWidth
>1</bitWidth>

30566 </
fld
>

30567 <
fld
>

30568 <
me
>
FBM4
</name>

30569 <
desti
>
Fr
 
mode
</description>

30570 <
bOfft
>4</bitOffset>

30571 <
bWidth
>1</bitWidth>

30572 </
fld
>

30573 <
fld
>

30574 <
me
>
FBM5
</name>

30575 <
desti
>
Fr
 
mode
</description>

30576 <
bOfft
>5</bitOffset>

30577 <
bWidth
>1</bitWidth>

30578 </
fld
>

30579 <
fld
>

30580 <
me
>
FBM6
</name>

30581 <
desti
>
Fr
 
mode
</description>

30582 <
bOfft
>6</bitOffset>

30583 <
bWidth
>1</bitWidth>

30584 </
fld
>

30585 <
fld
>

30586 <
me
>
FBM7
</name>

30587 <
desti
>
Fr
 
mode
</description>

30588 <
bOfft
>7</bitOffset>

30589 <
bWidth
>1</bitWidth>

30590 </
fld
>

30591 <
fld
>

30592 <
me
>
FBM8
</name>

30593 <
desti
>
Fr
 
mode
</description>

30594 <
bOfft
>8</bitOffset>

30595 <
bWidth
>1</bitWidth>

30596 </
fld
>

30597 <
fld
>

30598 <
me
>
FBM9
</name>

30599 <
desti
>
Fr
 
mode
</description>

30600 <
bOfft
>9</bitOffset>

30601 <
bWidth
>1</bitWidth>

30602 </
fld
>

30603 <
fld
>

30604 <
me
>
FBM10
</name>

30605 <
desti
>
Fr
 
mode
</description>

30606 <
bOfft
>10</bitOffset>

30607 <
bWidth
>1</bitWidth>

30608 </
fld
>

30609 <
fld
>

30610 <
me
>
FBM11
</name>

30611 <
desti
>
Fr
 
mode
</description>

30612 <
bOfft
>11</bitOffset>

30613 <
bWidth
>1</bitWidth>

30614 </
fld
>

30615 <
fld
>

30616 <
me
>
FBM12
</name>

30617 <
desti
>
Fr
 
mode
</description>

30618 <
bOfft
>12</bitOffset>

30619 <
bWidth
>1</bitWidth>

30620 </
fld
>

30621 <
fld
>

30622 <
me
>
FBM13
</name>

30623 <
desti
>
Fr
 
mode
</description>

30624 <
bOfft
>13</bitOffset>

30625 <
bWidth
>1</bitWidth>

30626 </
fld
>

30627 <
fld
>

30628 <
me
>
FBM14
</name>

30629 <
desti
>
Fr
 
mode
</description>

30630 <
bOfft
>14</bitOffset>

30631 <
bWidth
>1</bitWidth>

30632 </
fld
>

30633 <
fld
>

30634 <
me
>
FBM15
</name>

30635 <
desti
>
Fr
 
mode
</description>

30636 <
bOfft
>15</bitOffset>

30637 <
bWidth
>1</bitWidth>

30638 </
fld
>

30639 <
fld
>

30640 <
me
>
FBM16
</name>

30641 <
desti
>
Fr
 
mode
</description>

30642 <
bOfft
>16</bitOffset>

30643 <
bWidth
>1</bitWidth>

30644 </
fld
>

30645 <
fld
>

30646 <
me
>
FBM17
</name>

30647 <
desti
>
Fr
 
mode
</description>

30648 <
bOfft
>17</bitOffset>

30649 <
bWidth
>1</bitWidth>

30650 </
fld
>

30651 <
fld
>

30652 <
me
>
FBM18
</name>

30653 <
desti
>
Fr
 
mode
</description>

30654 <
bOfft
>18</bitOffset>

30655 <
bWidth
>1</bitWidth>

30656 </
fld
>

30657 <
fld
>

30658 <
me
>
FBM19
</name>

30659 <
desti
>
Fr
 
mode
</description>

30660 <
bOfft
>19</bitOffset>

30661 <
bWidth
>1</bitWidth>

30662 </
fld
>

30663 <
fld
>

30664 <
me
>
FBM20
</name>

30665 <
desti
>
Fr
 
mode
</description>

30666 <
bOfft
>20</bitOffset>

30667 <
bWidth
>1</bitWidth>

30668 </
fld
>

30669 <
fld
>

30670 <
me
>
FBM21
</name>

30671 <
desti
>
Fr
 
mode
</description>

30672 <
bOfft
>21</bitOffset>

30673 <
bWidth
>1</bitWidth>

30674 </
fld
>

30675 <
fld
>

30676 <
me
>
FBM22
</name>

30677 <
desti
>
Fr
 
mode
</description>

30678 <
bOfft
>22</bitOffset>

30679 <
bWidth
>1</bitWidth>

30680 </
fld
>

30681 <
fld
>

30682 <
me
>
FBM23
</name>

30683 <
desti
>
Fr
 
mode
</description>

30684 <
bOfft
>23</bitOffset>

30685 <
bWidth
>1</bitWidth>

30686 </
fld
>

30687 <
fld
>

30688 <
me
>
FBM24
</name>

30689 <
desti
>
Fr
 
mode
</description>

30690 <
bOfft
>24</bitOffset>

30691 <
bWidth
>1</bitWidth>

30692 </
fld
>

30693 <
fld
>

30694 <
me
>
FBM25
</name>

30695 <
desti
>
Fr
 
mode
</description>

30696 <
bOfft
>25</bitOffset>

30697 <
bWidth
>1</bitWidth>

30698 </
fld
>

30699 <
fld
>

30700 <
me
>
FBM26
</name>

30701 <
desti
>
Fr
 
mode
</description>

30702 <
bOfft
>26</bitOffset>

30703 <
bWidth
>1</bitWidth>

30704 </
fld
>

30705 <
fld
>

30706 <
me
>
FBM27
</name>

30707 <
desti
>
Fr
 
mode
</description>

30708 <
bOfft
>27</bitOffset>

30709 <
bWidth
>1</bitWidth>

30710 </
fld
>

30711 </
flds
>

30714 <
me
>
FS1R
</name>

30715 <
diyName
>
FS1R
</displayName>

30716 <
desti
>
fr
 
s
 </description>

30717 <
addssOfft
>0x20C</addressOffset>

30718 <
size
>0x20</size>

30719 <
acss
>
ad
-
wre
</access>

30720 <
tVue
>0x00000000</resetValue>

30721 <
flds
>

30722 <
fld
>

30723 <
me
>
FSC0
</name>

30724 <
desti
>
Fr
 
s
 
cfiguti
</description>

30725 <
bOfft
>0</bitOffset>

30726 <
bWidth
>1</bitWidth>

30727 </
fld
>

30728 <
fld
>

30729 <
me
>
FSC1
</name>

30730 <
desti
>
Fr
 
s
 
cfiguti
</description>

30731 <
bOfft
>1</bitOffset>

30732 <
bWidth
>1</bitWidth>

30733 </
fld
>

30734 <
fld
>

30735 <
me
>
FSC2
</name>

30736 <
desti
>
Fr
 
s
 
cfiguti
</description>

30737 <
bOfft
>2</bitOffset>

30738 <
bWidth
>1</bitWidth>

30739 </
fld
>

30740 <
fld
>

30741 <
me
>
FSC3
</name>

30742 <
desti
>
Fr
 
s
 
cfiguti
</description>

30743 <
bOfft
>3</bitOffset>

30744 <
bWidth
>1</bitWidth>

30745 </
fld
>

30746 <
fld
>

30747 <
me
>
FSC4
</name>

30748 <
desti
>
Fr
 
s
 
cfiguti
</description>

30749 <
bOfft
>4</bitOffset>

30750 <
bWidth
>1</bitWidth>

30751 </
fld
>

30752 <
fld
>

30753 <
me
>
FSC5
</name>

30754 <
desti
>
Fr
 
s
 
cfiguti
</description>

30755 <
bOfft
>5</bitOffset>

30756 <
bWidth
>1</bitWidth>

30757 </
fld
>

30758 <
fld
>

30759 <
me
>
FSC6
</name>

30760 <
desti
>
Fr
 
s
 
cfiguti
</description>

30761 <
bOfft
>6</bitOffset>

30762 <
bWidth
>1</bitWidth>

30763 </
fld
>

30764 <
fld
>

30765 <
me
>
FSC7
</name>

30766 <
desti
>
Fr
 
s
 
cfiguti
</description>

30767 <
bOfft
>7</bitOffset>

30768 <
bWidth
>1</bitWidth>

30769 </
fld
>

30770 <
fld
>

30771 <
me
>
FSC8
</name>

30772 <
desti
>
Fr
 
s
 
cfiguti
</description>

30773 <
bOfft
>8</bitOffset>

30774 <
bWidth
>1</bitWidth>

30775 </
fld
>

30776 <
fld
>

30777 <
me
>
FSC9
</name>

30778 <
desti
>
Fr
 
s
 
cfiguti
</description>

30779 <
bOfft
>9</bitOffset>

30780 <
bWidth
>1</bitWidth>

30781 </
fld
>

30782 <
fld
>

30783 <
me
>
FSC10
</name>

30784 <
desti
>
Fr
 
s
 
cfiguti
</description>

30785 <
bOfft
>10</bitOffset>

30786 <
bWidth
>1</bitWidth>

30787 </
fld
>

30788 <
fld
>

30789 <
me
>
FSC11
</name>

30790 <
desti
>
Fr
 
s
 
cfiguti
</description>

30791 <
bOfft
>11</bitOffset>

30792 <
bWidth
>1</bitWidth>

30793 </
fld
>

30794 <
fld
>

30795 <
me
>
FSC12
</name>

30796 <
desti
>
Fr
 
s
 
cfiguti
</description>

30797 <
bOfft
>12</bitOffset>

30798 <
bWidth
>1</bitWidth>

30799 </
fld
>

30800 <
fld
>

30801 <
me
>
FSC13
</name>

30802 <
desti
>
Fr
 
s
 
cfiguti
</description>

30803 <
bOfft
>13</bitOffset>

30804 <
bWidth
>1</bitWidth>

30805 </
fld
>

30806 <
fld
>

30807 <
me
>
FSC14
</name>

30808 <
desti
>
Fr
 
s
 
cfiguti
</description>

30809 <
bOfft
>14</bitOffset>

30810 <
bWidth
>1</bitWidth>

30811 </
fld
>

30812 <
fld
>

30813 <
me
>
FSC15
</name>

30814 <
desti
>
Fr
 
s
 
cfiguti
</description>

30815 <
bOfft
>15</bitOffset>

30816 <
bWidth
>1</bitWidth>

30817 </
fld
>

30818 <
fld
>

30819 <
me
>
FSC16
</name>

30820 <
desti
>
Fr
 
s
 
cfiguti
</description>

30821 <
bOfft
>16</bitOffset>

30822 <
bWidth
>1</bitWidth>

30823 </
fld
>

30824 <
fld
>

30825 <
me
>
FSC17
</name>

30826 <
desti
>
Fr
 
s
 
cfiguti
</description>

30827 <
bOfft
>17</bitOffset>

30828 <
bWidth
>1</bitWidth>

30829 </
fld
>

30830 <
fld
>

30831 <
me
>
FSC18
</name>

30832 <
desti
>
Fr
 
s
 
cfiguti
</description>

30833 <
bOfft
>18</bitOffset>

30834 <
bWidth
>1</bitWidth>

30835 </
fld
>

30836 <
fld
>

30837 <
me
>
FSC19
</name>

30838 <
desti
>
Fr
 
s
 
cfiguti
</description>

30839 <
bOfft
>19</bitOffset>

30840 <
bWidth
>1</bitWidth>

30841 </
fld
>

30842 <
fld
>

30843 <
me
>
FSC20
</name>

30844 <
desti
>
Fr
 
s
 
cfiguti
</description>

30845 <
bOfft
>20</bitOffset>

30846 <
bWidth
>1</bitWidth>

30847 </
fld
>

30848 <
fld
>

30849 <
me
>
FSC21
</name>

30850 <
desti
>
Fr
 
s
 
cfiguti
</description>

30851 <
bOfft
>21</bitOffset>

30852 <
bWidth
>1</bitWidth>

30853 </
fld
>

30854 <
fld
>

30855 <
me
>
FSC22
</name>

30856 <
desti
>
Fr
 
s
 
cfiguti
</description>

30857 <
bOfft
>22</bitOffset>

30858 <
bWidth
>1</bitWidth>

30859 </
fld
>

30860 <
fld
>

30861 <
me
>
FSC23
</name>

30862 <
desti
>
Fr
 
s
 
cfiguti
</description>

30863 <
bOfft
>23</bitOffset>

30864 <
bWidth
>1</bitWidth>

30865 </
fld
>

30866 <
fld
>

30867 <
me
>
FSC24
</name>

30868 <
desti
>
Fr
 
s
 
cfiguti
</description>

30869 <
bOfft
>24</bitOffset>

30870 <
bWidth
>1</bitWidth>

30871 </
fld
>

30872 <
fld
>

30873 <
me
>
FSC25
</name>

30874 <
desti
>
Fr
 
s
 
cfiguti
</description>

30875 <
bOfft
>25</bitOffset>

30876 <
bWidth
>1</bitWidth>

30877 </
fld
>

30878 <
fld
>

30879 <
me
>
FSC26
</name>

30880 <
desti
>
Fr
 
s
 
cfiguti
</description>

30881 <
bOfft
>26</bitOffset>

30882 <
bWidth
>1</bitWidth>

30883 </
fld
>

30884 <
fld
>

30885 <
me
>
FSC27
</name>

30886 <
desti
>
Fr
 
s
 
cfiguti
</description>

30887 <
bOfft
>27</bitOffset>

30888 <
bWidth
>1</bitWidth>

30889 </
fld
>

30890 </
flds
>

30893 <
me
>
FFA1R
</name>

30894 <
diyName
>
FFA1R
</displayName>

30895 <
desti
>
fr
 
FIFO
 
assignmt


30896 </
desti
>

30897 <
addssOfft
>0x214</addressOffset>

30898 <
size
>0x20</size>

30899 <
acss
>
ad
-
wre
</access>

30900 <
tVue
>0x00000000</resetValue>

30901 <
flds
>

30902 <
fld
>

30903 <
me
>
FFA0
</name>

30904 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30905 0</
desti
>

30906 <
bOfft
>0</bitOffset>

30907 <
bWidth
>1</bitWidth>

30908 </
fld
>

30909 <
fld
>

30910 <
me
>
FFA1
</name>

30911 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30912 1</
desti
>

30913 <
bOfft
>1</bitOffset>

30914 <
bWidth
>1</bitWidth>

30915 </
fld
>

30916 <
fld
>

30917 <
me
>
FFA2
</name>

30918 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30919 2</
desti
>

30920 <
bOfft
>2</bitOffset>

30921 <
bWidth
>1</bitWidth>

30922 </
fld
>

30923 <
fld
>

30924 <
me
>
FFA3
</name>

30925 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30926 3</
desti
>

30927 <
bOfft
>3</bitOffset>

30928 <
bWidth
>1</bitWidth>

30929 </
fld
>

30930 <
fld
>

30931 <
me
>
FFA4
</name>

30932 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30933 4</
desti
>

30934 <
bOfft
>4</bitOffset>

30935 <
bWidth
>1</bitWidth>

30936 </
fld
>

30937 <
fld
>

30938 <
me
>
FFA5
</name>

30939 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30940 5</
desti
>

30941 <
bOfft
>5</bitOffset>

30942 <
bWidth
>1</bitWidth>

30943 </
fld
>

30944 <
fld
>

30945 <
me
>
FFA6
</name>

30946 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30947 6</
desti
>

30948 <
bOfft
>6</bitOffset>

30949 <
bWidth
>1</bitWidth>

30950 </
fld
>

30951 <
fld
>

30952 <
me
>
FFA7
</name>

30953 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30954 7</
desti
>

30955 <
bOfft
>7</bitOffset>

30956 <
bWidth
>1</bitWidth>

30957 </
fld
>

30958 <
fld
>

30959 <
me
>
FFA8
</name>

30960 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30961 8</
desti
>

30962 <
bOfft
>8</bitOffset>

30963 <
bWidth
>1</bitWidth>

30964 </
fld
>

30965 <
fld
>

30966 <
me
>
FFA9
</name>

30967 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30968 9</
desti
>

30969 <
bOfft
>9</bitOffset>

30970 <
bWidth
>1</bitWidth>

30971 </
fld
>

30972 <
fld
>

30973 <
me
>
FFA10
</name>

30974 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30975 10</
desti
>

30976 <
bOfft
>10</bitOffset>

30977 <
bWidth
>1</bitWidth>

30978 </
fld
>

30979 <
fld
>

30980 <
me
>
FFA11
</name>

30981 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30982 11</
desti
>

30983 <
bOfft
>11</bitOffset>

30984 <
bWidth
>1</bitWidth>

30985 </
fld
>

30986 <
fld
>

30987 <
me
>
FFA12
</name>

30988 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30989 12</
desti
>

30990 <
bOfft
>12</bitOffset>

30991 <
bWidth
>1</bitWidth>

30992 </
fld
>

30993 <
fld
>

30994 <
me
>
FFA13
</name>

30995 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


30996 13</
desti
>

30997 <
bOfft
>13</bitOffset>

30998 <
bWidth
>1</bitWidth>

30999 </
fld
>

31000 <
fld
>

31001 <
me
>
FFA14
</name>

31002 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31003 14</
desti
>

31004 <
bOfft
>14</bitOffset>

31005 <
bWidth
>1</bitWidth>

31006 </
fld
>

31007 <
fld
>

31008 <
me
>
FFA15
</name>

31009 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31010 15</
desti
>

31011 <
bOfft
>15</bitOffset>

31012 <
bWidth
>1</bitWidth>

31013 </
fld
>

31014 <
fld
>

31015 <
me
>
FFA16
</name>

31016 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31017 16</
desti
>

31018 <
bOfft
>16</bitOffset>

31019 <
bWidth
>1</bitWidth>

31020 </
fld
>

31021 <
fld
>

31022 <
me
>
FFA17
</name>

31023 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31024 17</
desti
>

31025 <
bOfft
>17</bitOffset>

31026 <
bWidth
>1</bitWidth>

31027 </
fld
>

31028 <
fld
>

31029 <
me
>
FFA18
</name>

31030 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31031 18</
desti
>

31032 <
bOfft
>18</bitOffset>

31033 <
bWidth
>1</bitWidth>

31034 </
fld
>

31035 <
fld
>

31036 <
me
>
FFA19
</name>

31037 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31038 19</
desti
>

31039 <
bOfft
>19</bitOffset>

31040 <
bWidth
>1</bitWidth>

31041 </
fld
>

31042 <
fld
>

31043 <
me
>
FFA20
</name>

31044 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31045 20</
desti
>

31046 <
bOfft
>20</bitOffset>

31047 <
bWidth
>1</bitWidth>

31048 </
fld
>

31049 <
fld
>

31050 <
me
>
FFA21
</name>

31051 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31052 21</
desti
>

31053 <
bOfft
>21</bitOffset>

31054 <
bWidth
>1</bitWidth>

31055 </
fld
>

31056 <
fld
>

31057 <
me
>
FFA22
</name>

31058 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31059 22</
desti
>

31060 <
bOfft
>22</bitOffset>

31061 <
bWidth
>1</bitWidth>

31062 </
fld
>

31063 <
fld
>

31064 <
me
>
FFA23
</name>

31065 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31066 23</
desti
>

31067 <
bOfft
>23</bitOffset>

31068 <
bWidth
>1</bitWidth>

31069 </
fld
>

31070 <
fld
>

31071 <
me
>
FFA24
</name>

31072 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31073 24</
desti
>

31074 <
bOfft
>24</bitOffset>

31075 <
bWidth
>1</bitWidth>

31076 </
fld
>

31077 <
fld
>

31078 <
me
>
FFA25
</name>

31079 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31080 25</
desti
>

31081 <
bOfft
>25</bitOffset>

31082 <
bWidth
>1</bitWidth>

31083 </
fld
>

31084 <
fld
>

31085 <
me
>
FFA26
</name>

31086 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31087 26</
desti
>

31088 <
bOfft
>26</bitOffset>

31089 <
bWidth
>1</bitWidth>

31090 </
fld
>

31091 <
fld
>

31092 <
me
>
FFA27
</name>

31093 <
desti
>
Fr
 
FIFO
 
assignmt
 
fr


31094 27</
desti
>

31095 <
bOfft
>27</bitOffset>

31096 <
bWidth
>1</bitWidth>

31097 </
fld
>

31098 </
flds
>

31101 <
me
>
FA1R
</name>

31102 <
diyName
>
FA1R
</displayName>

31103 <
desti
>
fr
 
aivi
 </description>

31104 <
addssOfft
>0x21C</addressOffset>

31105 <
size
>0x20</size>

31106 <
acss
>
ad
-
wre
</access>

31107 <
tVue
>0x00000000</resetValue>

31108 <
flds
>

31109 <
fld
>

31110 <
me
>
FACT0
</name>

31111 <
desti
>
Fr
 
aive
</description>

31112 <
bOfft
>0</bitOffset>

31113 <
bWidth
>1</bitWidth>

31114 </
fld
>

31115 <
fld
>

31116 <
me
>
FACT1
</name>

31117 <
desti
>
Fr
 
aive
</description>

31118 <
bOfft
>1</bitOffset>

31119 <
bWidth
>1</bitWidth>

31120 </
fld
>

31121 <
fld
>

31122 <
me
>
FACT2
</name>

31123 <
desti
>
Fr
 
aive
</description>

31124 <
bOfft
>2</bitOffset>

31125 <
bWidth
>1</bitWidth>

31126 </
fld
>

31127 <
fld
>

31128 <
me
>
FACT3
</name>

31129 <
desti
>
Fr
 
aive
</description>

31130 <
bOfft
>3</bitOffset>

31131 <
bWidth
>1</bitWidth>

31132 </
fld
>

31133 <
fld
>

31134 <
me
>
FACT4
</name>

31135 <
desti
>
Fr
 
aive
</description>

31136 <
bOfft
>4</bitOffset>

31137 <
bWidth
>1</bitWidth>

31138 </
fld
>

31139 <
fld
>

31140 <
me
>
FACT5
</name>

31141 <
desti
>
Fr
 
aive
</description>

31142 <
bOfft
>5</bitOffset>

31143 <
bWidth
>1</bitWidth>

31144 </
fld
>

31145 <
fld
>

31146 <
me
>
FACT6
</name>

31147 <
desti
>
Fr
 
aive
</description>

31148 <
bOfft
>6</bitOffset>

31149 <
bWidth
>1</bitWidth>

31150 </
fld
>

31151 <
fld
>

31152 <
me
>
FACT7
</name>

31153 <
desti
>
Fr
 
aive
</description>

31154 <
bOfft
>7</bitOffset>

31155 <
bWidth
>1</bitWidth>

31156 </
fld
>

31157 <
fld
>

31158 <
me
>
FACT8
</name>

31159 <
desti
>
Fr
 
aive
</description>

31160 <
bOfft
>8</bitOffset>

31161 <
bWidth
>1</bitWidth>

31162 </
fld
>

31163 <
fld
>

31164 <
me
>
FACT9
</name>

31165 <
desti
>
Fr
 
aive
</description>

31166 <
bOfft
>9</bitOffset>

31167 <
bWidth
>1</bitWidth>

31168 </
fld
>

31169 <
fld
>

31170 <
me
>
FACT10
</name>

31171 <
desti
>
Fr
 
aive
</description>

31172 <
bOfft
>10</bitOffset>

31173 <
bWidth
>1</bitWidth>

31174 </
fld
>

31175 <
fld
>

31176 <
me
>
FACT11
</name>

31177 <
desti
>
Fr
 
aive
</description>

31178 <
bOfft
>11</bitOffset>

31179 <
bWidth
>1</bitWidth>

31180 </
fld
>

31181 <
fld
>

31182 <
me
>
FACT12
</name>

31183 <
desti
>
Fr
 
aive
</description>

31184 <
bOfft
>12</bitOffset>

31185 <
bWidth
>1</bitWidth>

31186 </
fld
>

31187 <
fld
>

31188 <
me
>
FACT13
</name>

31189 <
desti
>
Fr
 
aive
</description>

31190 <
bOfft
>13</bitOffset>

31191 <
bWidth
>1</bitWidth>

31192 </
fld
>

31193 <
fld
>

31194 <
me
>
FACT14
</name>

31195 <
desti
>
Fr
 
aive
</description>

31196 <
bOfft
>14</bitOffset>

31197 <
bWidth
>1</bitWidth>

31198 </
fld
>

31199 <
fld
>

31200 <
me
>
FACT15
</name>

31201 <
desti
>
Fr
 
aive
</description>

31202 <
bOfft
>15</bitOffset>

31203 <
bWidth
>1</bitWidth>

31204 </
fld
>

31205 <
fld
>

31206 <
me
>
FACT16
</name>

31207 <
desti
>
Fr
 
aive
</description>

31208 <
bOfft
>16</bitOffset>

31209 <
bWidth
>1</bitWidth>

31210 </
fld
>

31211 <
fld
>

31212 <
me
>
FACT17
</name>

31213 <
desti
>
Fr
 
aive
</description>

31214 <
bOfft
>17</bitOffset>

31215 <
bWidth
>1</bitWidth>

31216 </
fld
>

31217 <
fld
>

31218 <
me
>
FACT18
</name>

31219 <
desti
>
Fr
 
aive
</description>

31220 <
bOfft
>18</bitOffset>

31221 <
bWidth
>1</bitWidth>

31222 </
fld
>

31223 <
fld
>

31224 <
me
>
FACT19
</name>

31225 <
desti
>
Fr
 
aive
</description>

31226 <
bOfft
>19</bitOffset>

31227 <
bWidth
>1</bitWidth>

31228 </
fld
>

31229 <
fld
>

31230 <
me
>
FACT20
</name>

31231 <
desti
>
Fr
 
aive
</description>

31232 <
bOfft
>20</bitOffset>

31233 <
bWidth
>1</bitWidth>

31234 </
fld
>

31235 <
fld
>

31236 <
me
>
FACT21
</name>

31237 <
desti
>
Fr
 
aive
</description>

31238 <
bOfft
>21</bitOffset>

31239 <
bWidth
>1</bitWidth>

31240 </
fld
>

31241 <
fld
>

31242 <
me
>
FACT22
</name>

31243 <
desti
>
Fr
 
aive
</description>

31244 <
bOfft
>22</bitOffset>

31245 <
bWidth
>1</bitWidth>

31246 </
fld
>

31247 <
fld
>

31248 <
me
>
FACT23
</name>

31249 <
desti
>
Fr
 
aive
</description>

31250 <
bOfft
>23</bitOffset>

31251 <
bWidth
>1</bitWidth>

31252 </
fld
>

31253 <
fld
>

31254 <
me
>
FACT24
</name>

31255 <
desti
>
Fr
 
aive
</description>

31256 <
bOfft
>24</bitOffset>

31257 <
bWidth
>1</bitWidth>

31258 </
fld
>

31259 <
fld
>

31260 <
me
>
FACT25
</name>

31261 <
desti
>
Fr
 
aive
</description>

31262 <
bOfft
>25</bitOffset>

31263 <
bWidth
>1</bitWidth>

31264 </
fld
>

31265 <
fld
>

31266 <
me
>
FACT26
</name>

31267 <
desti
>
Fr
 
aive
</description>

31268 <
bOfft
>26</bitOffset>

31269 <
bWidth
>1</bitWidth>

31270 </
fld
>

31271 <
fld
>

31272 <
me
>
FACT27
</name>

31273 <
desti
>
Fr
 
aive
</description>

31274 <
bOfft
>27</bitOffset>

31275 <
bWidth
>1</bitWidth>

31276 </
fld
>

31277 </
flds
>

31280 <
me
>
F0R1
</name>

31281 <
diyName
>
F0R1
</displayName>

31282 <
desti
>
Fr
 
bk
 0 1</description>

31283 <
addssOfft
>0x240</addressOffset>

31284 <
size
>0x20</size>

31285 <
acss
>
ad
-
wre
</access>

31286 <
tVue
>0x00000000</resetValue>

31287 <
flds
>

31288 <
fld
>

31289 <
me
>
FB0
</name>

31290 <
desti
>
Fr
 
bs
</description>

31291 <
bOfft
>0</bitOffset>

31292 <
bWidth
>1</bitWidth>

31293 </
fld
>

31294 <
fld
>

31295 <
me
>
FB1
</name>

31296 <
desti
>
Fr
 
bs
</description>

31297 <
bOfft
>1</bitOffset>

31298 <
bWidth
>1</bitWidth>

31299 </
fld
>

31300 <
fld
>

31301 <
me
>
FB2
</name>

31302 <
desti
>
Fr
 
bs
</description>

31303 <
bOfft
>2</bitOffset>

31304 <
bWidth
>1</bitWidth>

31305 </
fld
>

31306 <
fld
>

31307 <
me
>
FB3
</name>

31308 <
desti
>
Fr
 
bs
</description>

31309 <
bOfft
>3</bitOffset>

31310 <
bWidth
>1</bitWidth>

31311 </
fld
>

31312 <
fld
>

31313 <
me
>
FB4
</name>

31314 <
desti
>
Fr
 
bs
</description>

31315 <
bOfft
>4</bitOffset>

31316 <
bWidth
>1</bitWidth>

31317 </
fld
>

31318 <
fld
>

31319 <
me
>
FB5
</name>

31320 <
desti
>
Fr
 
bs
</description>

31321 <
bOfft
>5</bitOffset>

31322 <
bWidth
>1</bitWidth>

31323 </
fld
>

31324 <
fld
>

31325 <
me
>
FB6
</name>

31326 <
desti
>
Fr
 
bs
</description>

31327 <
bOfft
>6</bitOffset>

31328 <
bWidth
>1</bitWidth>

31329 </
fld
>

31330 <
fld
>

31331 <
me
>
FB7
</name>

31332 <
desti
>
Fr
 
bs
</description>

31333 <
bOfft
>7</bitOffset>

31334 <
bWidth
>1</bitWidth>

31335 </
fld
>

31336 <
fld
>

31337 <
me
>
FB8
</name>

31338 <
desti
>
Fr
 
bs
</description>

31339 <
bOfft
>8</bitOffset>

31340 <
bWidth
>1</bitWidth>

31341 </
fld
>

31342 <
fld
>

31343 <
me
>
FB9
</name>

31344 <
desti
>
Fr
 
bs
</description>

31345 <
bOfft
>9</bitOffset>

31346 <
bWidth
>1</bitWidth>

31347 </
fld
>

31348 <
fld
>

31349 <
me
>
FB10
</name>

31350 <
desti
>
Fr
 
bs
</description>

31351 <
bOfft
>10</bitOffset>

31352 <
bWidth
>1</bitWidth>

31353 </
fld
>

31354 <
fld
>

31355 <
me
>
FB11
</name>

31356 <
desti
>
Fr
 
bs
</description>

31357 <
bOfft
>11</bitOffset>

31358 <
bWidth
>1</bitWidth>

31359 </
fld
>

31360 <
fld
>

31361 <
me
>
FB12
</name>

31362 <
desti
>
Fr
 
bs
</description>

31363 <
bOfft
>12</bitOffset>

31364 <
bWidth
>1</bitWidth>

31365 </
fld
>

31366 <
fld
>

31367 <
me
>
FB13
</name>

31368 <
desti
>
Fr
 
bs
</description>

31369 <
bOfft
>13</bitOffset>

31370 <
bWidth
>1</bitWidth>

31371 </
fld
>

31372 <
fld
>

31373 <
me
>
FB14
</name>

31374 <
desti
>
Fr
 
bs
</description>

31375 <
bOfft
>14</bitOffset>

31376 <
bWidth
>1</bitWidth>

31377 </
fld
>

31378 <
fld
>

31379 <
me
>
FB15
</name>

31380 <
desti
>
Fr
 
bs
</description>

31381 <
bOfft
>15</bitOffset>

31382 <
bWidth
>1</bitWidth>

31383 </
fld
>

31384 <
fld
>

31385 <
me
>
FB16
</name>

31386 <
desti
>
Fr
 
bs
</description>

31387 <
bOfft
>16</bitOffset>

31388 <
bWidth
>1</bitWidth>

31389 </
fld
>

31390 <
fld
>

31391 <
me
>
FB17
</name>

31392 <
desti
>
Fr
 
bs
</description>

31393 <
bOfft
>17</bitOffset>

31394 <
bWidth
>1</bitWidth>

31395 </
fld
>

31396 <
fld
>

31397 <
me
>
FB18
</name>

31398 <
desti
>
Fr
 
bs
</description>

31399 <
bOfft
>18</bitOffset>

31400 <
bWidth
>1</bitWidth>

31401 </
fld
>

31402 <
fld
>

31403 <
me
>
FB19
</name>

31404 <
desti
>
Fr
 
bs
</description>

31405 <
bOfft
>19</bitOffset>

31406 <
bWidth
>1</bitWidth>

31407 </
fld
>

31408 <
fld
>

31409 <
me
>
FB20
</name>

31410 <
desti
>
Fr
 
bs
</description>

31411 <
bOfft
>20</bitOffset>

31412 <
bWidth
>1</bitWidth>

31413 </
fld
>

31414 <
fld
>

31415 <
me
>
FB21
</name>

31416 <
desti
>
Fr
 
bs
</description>

31417 <
bOfft
>21</bitOffset>

31418 <
bWidth
>1</bitWidth>

31419 </
fld
>

31420 <
fld
>

31421 <
me
>
FB22
</name>

31422 <
desti
>
Fr
 
bs
</description>

31423 <
bOfft
>22</bitOffset>

31424 <
bWidth
>1</bitWidth>

31425 </
fld
>

31426 <
fld
>

31427 <
me
>
FB23
</name>

31428 <
desti
>
Fr
 
bs
</description>

31429 <
bOfft
>23</bitOffset>

31430 <
bWidth
>1</bitWidth>

31431 </
fld
>

31432 <
fld
>

31433 <
me
>
FB24
</name>

31434 <
desti
>
Fr
 
bs
</description>

31435 <
bOfft
>24</bitOffset>

31436 <
bWidth
>1</bitWidth>

31437 </
fld
>

31438 <
fld
>

31439 <
me
>
FB25
</name>

31440 <
desti
>
Fr
 
bs
</description>

31441 <
bOfft
>25</bitOffset>

31442 <
bWidth
>1</bitWidth>

31443 </
fld
>

31444 <
fld
>

31445 <
me
>
FB26
</name>

31446 <
desti
>
Fr
 
bs
</description>

31447 <
bOfft
>26</bitOffset>

31448 <
bWidth
>1</bitWidth>

31449 </
fld
>

31450 <
fld
>

31451 <
me
>
FB27
</name>

31452 <
desti
>
Fr
 
bs
</description>

31453 <
bOfft
>27</bitOffset>

31454 <
bWidth
>1</bitWidth>

31455 </
fld
>

31456 <
fld
>

31457 <
me
>
FB28
</name>

31458 <
desti
>
Fr
 
bs
</description>

31459 <
bOfft
>28</bitOffset>

31460 <
bWidth
>1</bitWidth>

31461 </
fld
>

31462 <
fld
>

31463 <
me
>
FB29
</name>

31464 <
desti
>
Fr
 
bs
</description>

31465 <
bOfft
>29</bitOffset>

31466 <
bWidth
>1</bitWidth>

31467 </
fld
>

31468 <
fld
>

31469 <
me
>
FB30
</name>

31470 <
desti
>
Fr
 
bs
</description>

31471 <
bOfft
>30</bitOffset>

31472 <
bWidth
>1</bitWidth>

31473 </
fld
>

31474 <
fld
>

31475 <
me
>
FB31
</name>

31476 <
desti
>
Fr
 
bs
</description>

31477 <
bOfft
>31</bitOffset>

31478 <
bWidth
>1</bitWidth>

31479 </
fld
>

31480 </
flds
>

31483 <
me
>
F0R2
</name>

31484 <
diyName
>
F0R2
</displayName>

31485 <
desti
>
Fr
 
bk
 0 2</description>

31486 <
addssOfft
>0x244</addressOffset>

31487 <
size
>0x20</size>

31488 <
acss
>
ad
-
wre
</access>

31489 <
tVue
>0x00000000</resetValue>

31490 <
flds
>

31491 <
fld
>

31492 <
me
>
FB0
</name>

31493 <
desti
>
Fr
 
bs
</description>

31494 <
bOfft
>0</bitOffset>

31495 <
bWidth
>1</bitWidth>

31496 </
fld
>

31497 <
fld
>

31498 <
me
>
FB1
</name>

31499 <
desti
>
Fr
 
bs
</description>

31500 <
bOfft
>1</bitOffset>

31501 <
bWidth
>1</bitWidth>

31502 </
fld
>

31503 <
fld
>

31504 <
me
>
FB2
</name>

31505 <
desti
>
Fr
 
bs
</description>

31506 <
bOfft
>2</bitOffset>

31507 <
bWidth
>1</bitWidth>

31508 </
fld
>

31509 <
fld
>

31510 <
me
>
FB3
</name>

31511 <
desti
>
Fr
 
bs
</description>

31512 <
bOfft
>3</bitOffset>

31513 <
bWidth
>1</bitWidth>

31514 </
fld
>

31515 <
fld
>

31516 <
me
>
FB4
</name>

31517 <
desti
>
Fr
 
bs
</description>

31518 <
bOfft
>4</bitOffset>

31519 <
bWidth
>1</bitWidth>

31520 </
fld
>

31521 <
fld
>

31522 <
me
>
FB5
</name>

31523 <
desti
>
Fr
 
bs
</description>

31524 <
bOfft
>5</bitOffset>

31525 <
bWidth
>1</bitWidth>

31526 </
fld
>

31527 <
fld
>

31528 <
me
>
FB6
</name>

31529 <
desti
>
Fr
 
bs
</description>

31530 <
bOfft
>6</bitOffset>

31531 <
bWidth
>1</bitWidth>

31532 </
fld
>

31533 <
fld
>

31534 <
me
>
FB7
</name>

31535 <
desti
>
Fr
 
bs
</description>

31536 <
bOfft
>7</bitOffset>

31537 <
bWidth
>1</bitWidth>

31538 </
fld
>

31539 <
fld
>

31540 <
me
>
FB8
</name>

31541 <
desti
>
Fr
 
bs
</description>

31542 <
bOfft
>8</bitOffset>

31543 <
bWidth
>1</bitWidth>

31544 </
fld
>

31545 <
fld
>

31546 <
me
>
FB9
</name>

31547 <
desti
>
Fr
 
bs
</description>

31548 <
bOfft
>9</bitOffset>

31549 <
bWidth
>1</bitWidth>

31550 </
fld
>

31551 <
fld
>

31552 <
me
>
FB10
</name>

31553 <
desti
>
Fr
 
bs
</description>

31554 <
bOfft
>10</bitOffset>

31555 <
bWidth
>1</bitWidth>

31556 </
fld
>

31557 <
fld
>

31558 <
me
>
FB11
</name>

31559 <
desti
>
Fr
 
bs
</description>

31560 <
bOfft
>11</bitOffset>

31561 <
bWidth
>1</bitWidth>

31562 </
fld
>

31563 <
fld
>

31564 <
me
>
FB12
</name>

31565 <
desti
>
Fr
 
bs
</description>

31566 <
bOfft
>12</bitOffset>

31567 <
bWidth
>1</bitWidth>

31568 </
fld
>

31569 <
fld
>

31570 <
me
>
FB13
</name>

31571 <
desti
>
Fr
 
bs
</description>

31572 <
bOfft
>13</bitOffset>

31573 <
bWidth
>1</bitWidth>

31574 </
fld
>

31575 <
fld
>

31576 <
me
>
FB14
</name>

31577 <
desti
>
Fr
 
bs
</description>

31578 <
bOfft
>14</bitOffset>

31579 <
bWidth
>1</bitWidth>

31580 </
fld
>

31581 <
fld
>

31582 <
me
>
FB15
</name>

31583 <
desti
>
Fr
 
bs
</description>

31584 <
bOfft
>15</bitOffset>

31585 <
bWidth
>1</bitWidth>

31586 </
fld
>

31587 <
fld
>

31588 <
me
>
FB16
</name>

31589 <
desti
>
Fr
 
bs
</description>

31590 <
bOfft
>16</bitOffset>

31591 <
bWidth
>1</bitWidth>

31592 </
fld
>

31593 <
fld
>

31594 <
me
>
FB17
</name>

31595 <
desti
>
Fr
 
bs
</description>

31596 <
bOfft
>17</bitOffset>

31597 <
bWidth
>1</bitWidth>

31598 </
fld
>

31599 <
fld
>

31600 <
me
>
FB18
</name>

31601 <
desti
>
Fr
 
bs
</description>

31602 <
bOfft
>18</bitOffset>

31603 <
bWidth
>1</bitWidth>

31604 </
fld
>

31605 <
fld
>

31606 <
me
>
FB19
</name>

31607 <
desti
>
Fr
 
bs
</description>

31608 <
bOfft
>19</bitOffset>

31609 <
bWidth
>1</bitWidth>

31610 </
fld
>

31611 <
fld
>

31612 <
me
>
FB20
</name>

31613 <
desti
>
Fr
 
bs
</description>

31614 <
bOfft
>20</bitOffset>

31615 <
bWidth
>1</bitWidth>

31616 </
fld
>

31617 <
fld
>

31618 <
me
>
FB21
</name>

31619 <
desti
>
Fr
 
bs
</description>

31620 <
bOfft
>21</bitOffset>

31621 <
bWidth
>1</bitWidth>

31622 </
fld
>

31623 <
fld
>

31624 <
me
>
FB22
</name>

31625 <
desti
>
Fr
 
bs
</description>

31626 <
bOfft
>22</bitOffset>

31627 <
bWidth
>1</bitWidth>

31628 </
fld
>

31629 <
fld
>

31630 <
me
>
FB23
</name>

31631 <
desti
>
Fr
 
bs
</description>

31632 <
bOfft
>23</bitOffset>

31633 <
bWidth
>1</bitWidth>

31634 </
fld
>

31635 <
fld
>

31636 <
me
>
FB24
</name>

31637 <
desti
>
Fr
 
bs
</description>

31638 <
bOfft
>24</bitOffset>

31639 <
bWidth
>1</bitWidth>

31640 </
fld
>

31641 <
fld
>

31642 <
me
>
FB25
</name>

31643 <
desti
>
Fr
 
bs
</description>

31644 <
bOfft
>25</bitOffset>

31645 <
bWidth
>1</bitWidth>

31646 </
fld
>

31647 <
fld
>

31648 <
me
>
FB26
</name>

31649 <
desti
>
Fr
 
bs
</description>

31650 <
bOfft
>26</bitOffset>

31651 <
bWidth
>1</bitWidth>

31652 </
fld
>

31653 <
fld
>

31654 <
me
>
FB27
</name>

31655 <
desti
>
Fr
 
bs
</description>

31656 <
bOfft
>27</bitOffset>

31657 <
bWidth
>1</bitWidth>

31658 </
fld
>

31659 <
fld
>

31660 <
me
>
FB28
</name>

31661 <
desti
>
Fr
 
bs
</description>

31662 <
bOfft
>28</bitOffset>

31663 <
bWidth
>1</bitWidth>

31664 </
fld
>

31665 <
fld
>

31666 <
me
>
FB29
</name>

31667 <
desti
>
Fr
 
bs
</description>

31668 <
bOfft
>29</bitOffset>

31669 <
bWidth
>1</bitWidth>

31670 </
fld
>

31671 <
fld
>

31672 <
me
>
FB30
</name>

31673 <
desti
>
Fr
 
bs
</description>

31674 <
bOfft
>30</bitOffset>

31675 <
bWidth
>1</bitWidth>

31676 </
fld
>

31677 <
fld
>

31678 <
me
>
FB31
</name>

31679 <
desti
>
Fr
 
bs
</description>

31680 <
bOfft
>31</bitOffset>

31681 <
bWidth
>1</bitWidth>

31682 </
fld
>

31683 </
flds
>

31686 <
me
>
F1R1
</name>

31687 <
diyName
>
F1R1
</displayName>

31688 <
desti
>
Fr
 
bk
 1 1</description>

31689 <
addssOfft
>0x248</addressOffset>

31690 <
size
>0x20</size>

31691 <
acss
>
ad
-
wre
</access>

31692 <
tVue
>0x00000000</resetValue>

31693 <
flds
>

31694 <
fld
>

31695 <
me
>
FB0
</name>

31696 <
desti
>
Fr
 
bs
</description>

31697 <
bOfft
>0</bitOffset>

31698 <
bWidth
>1</bitWidth>

31699 </
fld
>

31700 <
fld
>

31701 <
me
>
FB1
</name>

31702 <
desti
>
Fr
 
bs
</description>

31703 <
bOfft
>1</bitOffset>

31704 <
bWidth
>1</bitWidth>

31705 </
fld
>

31706 <
fld
>

31707 <
me
>
FB2
</name>

31708 <
desti
>
Fr
 
bs
</description>

31709 <
bOfft
>2</bitOffset>

31710 <
bWidth
>1</bitWidth>

31711 </
fld
>

31712 <
fld
>

31713 <
me
>
FB3
</name>

31714 <
desti
>
Fr
 
bs
</description>

31715 <
bOfft
>3</bitOffset>

31716 <
bWidth
>1</bitWidth>

31717 </
fld
>

31718 <
fld
>

31719 <
me
>
FB4
</name>

31720 <
desti
>
Fr
 
bs
</description>

31721 <
bOfft
>4</bitOffset>

31722 <
bWidth
>1</bitWidth>

31723 </
fld
>

31724 <
fld
>

31725 <
me
>
FB5
</name>

31726 <
desti
>
Fr
 
bs
</description>

31727 <
bOfft
>5</bitOffset>

31728 <
bWidth
>1</bitWidth>

31729 </
fld
>

31730 <
fld
>

31731 <
me
>
FB6
</name>

31732 <
desti
>
Fr
 
bs
</description>

31733 <
bOfft
>6</bitOffset>

31734 <
bWidth
>1</bitWidth>

31735 </
fld
>

31736 <
fld
>

31737 <
me
>
FB7
</name>

31738 <
desti
>
Fr
 
bs
</description>

31739 <
bOfft
>7</bitOffset>

31740 <
bWidth
>1</bitWidth>

31741 </
fld
>

31742 <
fld
>

31743 <
me
>
FB8
</name>

31744 <
desti
>
Fr
 
bs
</description>

31745 <
bOfft
>8</bitOffset>

31746 <
bWidth
>1</bitWidth>

31747 </
fld
>

31748 <
fld
>

31749 <
me
>
FB9
</name>

31750 <
desti
>
Fr
 
bs
</description>

31751 <
bOfft
>9</bitOffset>

31752 <
bWidth
>1</bitWidth>

31753 </
fld
>

31754 <
fld
>

31755 <
me
>
FB10
</name>

31756 <
desti
>
Fr
 
bs
</description>

31757 <
bOfft
>10</bitOffset>

31758 <
bWidth
>1</bitWidth>

31759 </
fld
>

31760 <
fld
>

31761 <
me
>
FB11
</name>

31762 <
desti
>
Fr
 
bs
</description>

31763 <
bOfft
>11</bitOffset>

31764 <
bWidth
>1</bitWidth>

31765 </
fld
>

31766 <
fld
>

31767 <
me
>
FB12
</name>

31768 <
desti
>
Fr
 
bs
</description>

31769 <
bOfft
>12</bitOffset>

31770 <
bWidth
>1</bitWidth>

31771 </
fld
>

31772 <
fld
>

31773 <
me
>
FB13
</name>

31774 <
desti
>
Fr
 
bs
</description>

31775 <
bOfft
>13</bitOffset>

31776 <
bWidth
>1</bitWidth>

31777 </
fld
>

31778 <
fld
>

31779 <
me
>
FB14
</name>

31780 <
desti
>
Fr
 
bs
</description>

31781 <
bOfft
>14</bitOffset>

31782 <
bWidth
>1</bitWidth>

31783 </
fld
>

31784 <
fld
>

31785 <
me
>
FB15
</name>

31786 <
desti
>
Fr
 
bs
</description>

31787 <
bOfft
>15</bitOffset>

31788 <
bWidth
>1</bitWidth>

31789 </
fld
>

31790 <
fld
>

31791 <
me
>
FB16
</name>

31792 <
desti
>
Fr
 
bs
</description>

31793 <
bOfft
>16</bitOffset>

31794 <
bWidth
>1</bitWidth>

31795 </
fld
>

31796 <
fld
>

31797 <
me
>
FB17
</name>

31798 <
desti
>
Fr
 
bs
</description>

31799 <
bOfft
>17</bitOffset>

31800 <
bWidth
>1</bitWidth>

31801 </
fld
>

31802 <
fld
>

31803 <
me
>
FB18
</name>

31804 <
desti
>
Fr
 
bs
</description>

31805 <
bOfft
>18</bitOffset>

31806 <
bWidth
>1</bitWidth>

31807 </
fld
>

31808 <
fld
>

31809 <
me
>
FB19
</name>

31810 <
desti
>
Fr
 
bs
</description>

31811 <
bOfft
>19</bitOffset>

31812 <
bWidth
>1</bitWidth>

31813 </
fld
>

31814 <
fld
>

31815 <
me
>
FB20
</name>

31816 <
desti
>
Fr
 
bs
</description>

31817 <
bOfft
>20</bitOffset>

31818 <
bWidth
>1</bitWidth>

31819 </
fld
>

31820 <
fld
>

31821 <
me
>
FB21
</name>

31822 <
desti
>
Fr
 
bs
</description>

31823 <
bOfft
>21</bitOffset>

31824 <
bWidth
>1</bitWidth>

31825 </
fld
>

31826 <
fld
>

31827 <
me
>
FB22
</name>

31828 <
desti
>
Fr
 
bs
</description>

31829 <
bOfft
>22</bitOffset>

31830 <
bWidth
>1</bitWidth>

31831 </
fld
>

31832 <
fld
>

31833 <
me
>
FB23
</name>

31834 <
desti
>
Fr
 
bs
</description>

31835 <
bOfft
>23</bitOffset>

31836 <
bWidth
>1</bitWidth>

31837 </
fld
>

31838 <
fld
>

31839 <
me
>
FB24
</name>

31840 <
desti
>
Fr
 
bs
</description>

31841 <
bOfft
>24</bitOffset>

31842 <
bWidth
>1</bitWidth>

31843 </
fld
>

31844 <
fld
>

31845 <
me
>
FB25
</name>

31846 <
desti
>
Fr
 
bs
</description>

31847 <
bOfft
>25</bitOffset>

31848 <
bWidth
>1</bitWidth>

31849 </
fld
>

31850 <
fld
>

31851 <
me
>
FB26
</name>

31852 <
desti
>
Fr
 
bs
</description>

31853 <
bOfft
>26</bitOffset>

31854 <
bWidth
>1</bitWidth>

31855 </
fld
>

31856 <
fld
>

31857 <
me
>
FB27
</name>

31858 <
desti
>
Fr
 
bs
</description>

31859 <
bOfft
>27</bitOffset>

31860 <
bWidth
>1</bitWidth>

31861 </
fld
>

31862 <
fld
>

31863 <
me
>
FB28
</name>

31864 <
desti
>
Fr
 
bs
</description>

31865 <
bOfft
>28</bitOffset>

31866 <
bWidth
>1</bitWidth>

31867 </
fld
>

31868 <
fld
>

31869 <
me
>
FB29
</name>

31870 <
desti
>
Fr
 
bs
</description>

31871 <
bOfft
>29</bitOffset>

31872 <
bWidth
>1</bitWidth>

31873 </
fld
>

31874 <
fld
>

31875 <
me
>
FB30
</name>

31876 <
desti
>
Fr
 
bs
</description>

31877 <
bOfft
>30</bitOffset>

31878 <
bWidth
>1</bitWidth>

31879 </
fld
>

31880 <
fld
>

31881 <
me
>
FB31
</name>

31882 <
desti
>
Fr
 
bs
</description>

31883 <
bOfft
>31</bitOffset>

31884 <
bWidth
>1</bitWidth>

31885 </
fld
>

31886 </
flds
>

31889 <
me
>
F1R2
</name>

31890 <
diyName
>
F1R2
</displayName>

31891 <
desti
>
Fr
 
bk
 1 2</description>

31892 <
addssOfft
>0x24C</addressOffset>

31893 <
size
>0x20</size>

31894 <
acss
>
ad
-
wre
</access>

31895 <
tVue
>0x00000000</resetValue>

31896 <
flds
>

31897 <
fld
>

31898 <
me
>
FB0
</name>

31899 <
desti
>
Fr
 
bs
</description>

31900 <
bOfft
>0</bitOffset>

31901 <
bWidth
>1</bitWidth>

31902 </
fld
>

31903 <
fld
>

31904 <
me
>
FB1
</name>

31905 <
desti
>
Fr
 
bs
</description>

31906 <
bOfft
>1</bitOffset>

31907 <
bWidth
>1</bitWidth>

31908 </
fld
>

31909 <
fld
>

31910 <
me
>
FB2
</name>

31911 <
desti
>
Fr
 
bs
</description>

31912 <
bOfft
>2</bitOffset>

31913 <
bWidth
>1</bitWidth>

31914 </
fld
>

31915 <
fld
>

31916 <
me
>
FB3
</name>

31917 <
desti
>
Fr
 
bs
</description>

31918 <
bOfft
>3</bitOffset>

31919 <
bWidth
>1</bitWidth>

31920 </
fld
>

31921 <
fld
>

31922 <
me
>
FB4
</name>

31923 <
desti
>
Fr
 
bs
</description>

31924 <
bOfft
>4</bitOffset>

31925 <
bWidth
>1</bitWidth>

31926 </
fld
>

31927 <
fld
>

31928 <
me
>
FB5
</name>

31929 <
desti
>
Fr
 
bs
</description>

31930 <
bOfft
>5</bitOffset>

31931 <
bWidth
>1</bitWidth>

31932 </
fld
>

31933 <
fld
>

31934 <
me
>
FB6
</name>

31935 <
desti
>
Fr
 
bs
</description>

31936 <
bOfft
>6</bitOffset>

31937 <
bWidth
>1</bitWidth>

31938 </
fld
>

31939 <
fld
>

31940 <
me
>
FB7
</name>

31941 <
desti
>
Fr
 
bs
</description>

31942 <
bOfft
>7</bitOffset>

31943 <
bWidth
>1</bitWidth>

31944 </
fld
>

31945 <
fld
>

31946 <
me
>
FB8
</name>

31947 <
desti
>
Fr
 
bs
</description>

31948 <
bOfft
>8</bitOffset>

31949 <
bWidth
>1</bitWidth>

31950 </
fld
>

31951 <
fld
>

31952 <
me
>
FB9
</name>

31953 <
desti
>
Fr
 
bs
</description>

31954 <
bOfft
>9</bitOffset>

31955 <
bWidth
>1</bitWidth>

31956 </
fld
>

31957 <
fld
>

31958 <
me
>
FB10
</name>

31959 <
desti
>
Fr
 
bs
</description>

31960 <
bOfft
>10</bitOffset>

31961 <
bWidth
>1</bitWidth>

31962 </
fld
>

31963 <
fld
>

31964 <
me
>
FB11
</name>

31965 <
desti
>
Fr
 
bs
</description>

31966 <
bOfft
>11</bitOffset>

31967 <
bWidth
>1</bitWidth>

31968 </
fld
>

31969 <
fld
>

31970 <
me
>
FB12
</name>

31971 <
desti
>
Fr
 
bs
</description>

31972 <
bOfft
>12</bitOffset>

31973 <
bWidth
>1</bitWidth>

31974 </
fld
>

31975 <
fld
>

31976 <
me
>
FB13
</name>

31977 <
desti
>
Fr
 
bs
</description>

31978 <
bOfft
>13</bitOffset>

31979 <
bWidth
>1</bitWidth>

31980 </
fld
>

31981 <
fld
>

31982 <
me
>
FB14
</name>

31983 <
desti
>
Fr
 
bs
</description>

31984 <
bOfft
>14</bitOffset>

31985 <
bWidth
>1</bitWidth>

31986 </
fld
>

31987 <
fld
>

31988 <
me
>
FB15
</name>

31989 <
desti
>
Fr
 
bs
</description>

31990 <
bOfft
>15</bitOffset>

31991 <
bWidth
>1</bitWidth>

31992 </
fld
>

31993 <
fld
>

31994 <
me
>
FB16
</name>

31995 <
desti
>
Fr
 
bs
</description>

31996 <
bOfft
>16</bitOffset>

31997 <
bWidth
>1</bitWidth>

31998 </
fld
>

31999 <
fld
>

32000 <
me
>
FB17
</name>

32001 <
desti
>
Fr
 
bs
</description>

32002 <
bOfft
>17</bitOffset>

32003 <
bWidth
>1</bitWidth>

32004 </
fld
>

32005 <
fld
>

32006 <
me
>
FB18
</name>

32007 <
desti
>
Fr
 
bs
</description>

32008 <
bOfft
>18</bitOffset>

32009 <
bWidth
>1</bitWidth>

32010 </
fld
>

32011 <
fld
>

32012 <
me
>
FB19
</name>

32013 <
desti
>
Fr
 
bs
</description>

32014 <
bOfft
>19</bitOffset>

32015 <
bWidth
>1</bitWidth>

32016 </
fld
>

32017 <
fld
>

32018 <
me
>
FB20
</name>

32019 <
desti
>
Fr
 
bs
</description>

32020 <
bOfft
>20</bitOffset>

32021 <
bWidth
>1</bitWidth>

32022 </
fld
>

32023 <
fld
>

32024 <
me
>
FB21
</name>

32025 <
desti
>
Fr
 
bs
</description>

32026 <
bOfft
>21</bitOffset>

32027 <
bWidth
>1</bitWidth>

32028 </
fld
>

32029 <
fld
>

32030 <
me
>
FB22
</name>

32031 <
desti
>
Fr
 
bs
</description>

32032 <
bOfft
>22</bitOffset>

32033 <
bWidth
>1</bitWidth>

32034 </
fld
>

32035 <
fld
>

32036 <
me
>
FB23
</name>

32037 <
desti
>
Fr
 
bs
</description>

32038 <
bOfft
>23</bitOffset>

32039 <
bWidth
>1</bitWidth>

32040 </
fld
>

32041 <
fld
>

32042 <
me
>
FB24
</name>

32043 <
desti
>
Fr
 
bs
</description>

32044 <
bOfft
>24</bitOffset>

32045 <
bWidth
>1</bitWidth>

32046 </
fld
>

32047 <
fld
>

32048 <
me
>
FB25
</name>

32049 <
desti
>
Fr
 
bs
</description>

32050 <
bOfft
>25</bitOffset>

32051 <
bWidth
>1</bitWidth>

32052 </
fld
>

32053 <
fld
>

32054 <
me
>
FB26
</name>

32055 <
desti
>
Fr
 
bs
</description>

32056 <
bOfft
>26</bitOffset>

32057 <
bWidth
>1</bitWidth>

32058 </
fld
>

32059 <
fld
>

32060 <
me
>
FB27
</name>

32061 <
desti
>
Fr
 
bs
</description>

32062 <
bOfft
>27</bitOffset>

32063 <
bWidth
>1</bitWidth>

32064 </
fld
>

32065 <
fld
>

32066 <
me
>
FB28
</name>

32067 <
desti
>
Fr
 
bs
</description>

32068 <
bOfft
>28</bitOffset>

32069 <
bWidth
>1</bitWidth>

32070 </
fld
>

32071 <
fld
>

32072 <
me
>
FB29
</name>

32073 <
desti
>
Fr
 
bs
</description>

32074 <
bOfft
>29</bitOffset>

32075 <
bWidth
>1</bitWidth>

32076 </
fld
>

32077 <
fld
>

32078 <
me
>
FB30
</name>

32079 <
desti
>
Fr
 
bs
</description>

32080 <
bOfft
>30</bitOffset>

32081 <
bWidth
>1</bitWidth>

32082 </
fld
>

32083 <
fld
>

32084 <
me
>
FB31
</name>

32085 <
desti
>
Fr
 
bs
</description>

32086 <
bOfft
>31</bitOffset>

32087 <
bWidth
>1</bitWidth>

32088 </
fld
>

32089 </
flds
>

32092 <
me
>
F2R1
</name>

32093 <
diyName
>
F2R1
</displayName>

32094 <
desti
>
Fr
 
bk
 2 1</description>

32095 <
addssOfft
>0x250</addressOffset>

32096 <
size
>0x20</size>

32097 <
acss
>
ad
-
wre
</access>

32098 <
tVue
>0x00000000</resetValue>

32099 <
flds
>

32100 <
fld
>

32101 <
me
>
FB0
</name>

32102 <
desti
>
Fr
 
bs
</description>

32103 <
bOfft
>0</bitOffset>

32104 <
bWidth
>1</bitWidth>

32105 </
fld
>

32106 <
fld
>

32107 <
me
>
FB1
</name>

32108 <
desti
>
Fr
 
bs
</description>

32109 <
bOfft
>1</bitOffset>

32110 <
bWidth
>1</bitWidth>

32111 </
fld
>

32112 <
fld
>

32113 <
me
>
FB2
</name>

32114 <
desti
>
Fr
 
bs
</description>

32115 <
bOfft
>2</bitOffset>

32116 <
bWidth
>1</bitWidth>

32117 </
fld
>

32118 <
fld
>

32119 <
me
>
FB3
</name>

32120 <
desti
>
Fr
 
bs
</description>

32121 <
bOfft
>3</bitOffset>

32122 <
bWidth
>1</bitWidth>

32123 </
fld
>

32124 <
fld
>

32125 <
me
>
FB4
</name>

32126 <
desti
>
Fr
 
bs
</description>

32127 <
bOfft
>4</bitOffset>

32128 <
bWidth
>1</bitWidth>

32129 </
fld
>

32130 <
fld
>

32131 <
me
>
FB5
</name>

32132 <
desti
>
Fr
 
bs
</description>

32133 <
bOfft
>5</bitOffset>

32134 <
bWidth
>1</bitWidth>

32135 </
fld
>

32136 <
fld
>

32137 <
me
>
FB6
</name>

32138 <
desti
>
Fr
 
bs
</description>

32139 <
bOfft
>6</bitOffset>

32140 <
bWidth
>1</bitWidth>

32141 </
fld
>

32142 <
fld
>

32143 <
me
>
FB7
</name>

32144 <
desti
>
Fr
 
bs
</description>

32145 <
bOfft
>7</bitOffset>

32146 <
bWidth
>1</bitWidth>

32147 </
fld
>

32148 <
fld
>

32149 <
me
>
FB8
</name>

32150 <
desti
>
Fr
 
bs
</description>

32151 <
bOfft
>8</bitOffset>

32152 <
bWidth
>1</bitWidth>

32153 </
fld
>

32154 <
fld
>

32155 <
me
>
FB9
</name>

32156 <
desti
>
Fr
 
bs
</description>

32157 <
bOfft
>9</bitOffset>

32158 <
bWidth
>1</bitWidth>

32159 </
fld
>

32160 <
fld
>

32161 <
me
>
FB10
</name>

32162 <
desti
>
Fr
 
bs
</description>

32163 <
bOfft
>10</bitOffset>

32164 <
bWidth
>1</bitWidth>

32165 </
fld
>

32166 <
fld
>

32167 <
me
>
FB11
</name>

32168 <
desti
>
Fr
 
bs
</description>

32169 <
bOfft
>11</bitOffset>

32170 <
bWidth
>1</bitWidth>

32171 </
fld
>

32172 <
fld
>

32173 <
me
>
FB12
</name>

32174 <
desti
>
Fr
 
bs
</description>

32175 <
bOfft
>12</bitOffset>

32176 <
bWidth
>1</bitWidth>

32177 </
fld
>

32178 <
fld
>

32179 <
me
>
FB13
</name>

32180 <
desti
>
Fr
 
bs
</description>

32181 <
bOfft
>13</bitOffset>

32182 <
bWidth
>1</bitWidth>

32183 </
fld
>

32184 <
fld
>

32185 <
me
>
FB14
</name>

32186 <
desti
>
Fr
 
bs
</description>

32187 <
bOfft
>14</bitOffset>

32188 <
bWidth
>1</bitWidth>

32189 </
fld
>

32190 <
fld
>

32191 <
me
>
FB15
</name>

32192 <
desti
>
Fr
 
bs
</description>

32193 <
bOfft
>15</bitOffset>

32194 <
bWidth
>1</bitWidth>

32195 </
fld
>

32196 <
fld
>

32197 <
me
>
FB16
</name>

32198 <
desti
>
Fr
 
bs
</description>

32199 <
bOfft
>16</bitOffset>

32200 <
bWidth
>1</bitWidth>

32201 </
fld
>

32202 <
fld
>

32203 <
me
>
FB17
</name>

32204 <
desti
>
Fr
 
bs
</description>

32205 <
bOfft
>17</bitOffset>

32206 <
bWidth
>1</bitWidth>

32207 </
fld
>

32208 <
fld
>

32209 <
me
>
FB18
</name>

32210 <
desti
>
Fr
 
bs
</description>

32211 <
bOfft
>18</bitOffset>

32212 <
bWidth
>1</bitWidth>

32213 </
fld
>

32214 <
fld
>

32215 <
me
>
FB19
</name>

32216 <
desti
>
Fr
 
bs
</description>

32217 <
bOfft
>19</bitOffset>

32218 <
bWidth
>1</bitWidth>

32219 </
fld
>

32220 <
fld
>

32221 <
me
>
FB20
</name>

32222 <
desti
>
Fr
 
bs
</description>

32223 <
bOfft
>20</bitOffset>

32224 <
bWidth
>1</bitWidth>

32225 </
fld
>

32226 <
fld
>

32227 <
me
>
FB21
</name>

32228 <
desti
>
Fr
 
bs
</description>

32229 <
bOfft
>21</bitOffset>

32230 <
bWidth
>1</bitWidth>

32231 </
fld
>

32232 <
fld
>

32233 <
me
>
FB22
</name>

32234 <
desti
>
Fr
 
bs
</description>

32235 <
bOfft
>22</bitOffset>

32236 <
bWidth
>1</bitWidth>

32237 </
fld
>

32238 <
fld
>

32239 <
me
>
FB23
</name>

32240 <
desti
>
Fr
 
bs
</description>

32241 <
bOfft
>23</bitOffset>

32242 <
bWidth
>1</bitWidth>

32243 </
fld
>

32244 <
fld
>

32245 <
me
>
FB24
</name>

32246 <
desti
>
Fr
 
bs
</description>

32247 <
bOfft
>24</bitOffset>

32248 <
bWidth
>1</bitWidth>

32249 </
fld
>

32250 <
fld
>

32251 <
me
>
FB25
</name>

32252 <
desti
>
Fr
 
bs
</description>

32253 <
bOfft
>25</bitOffset>

32254 <
bWidth
>1</bitWidth>

32255 </
fld
>

32256 <
fld
>

32257 <
me
>
FB26
</name>

32258 <
desti
>
Fr
 
bs
</description>

32259 <
bOfft
>26</bitOffset>

32260 <
bWidth
>1</bitWidth>

32261 </
fld
>

32262 <
fld
>

32263 <
me
>
FB27
</name>

32264 <
desti
>
Fr
 
bs
</description>

32265 <
bOfft
>27</bitOffset>

32266 <
bWidth
>1</bitWidth>

32267 </
fld
>

32268 <
fld
>

32269 <
me
>
FB28
</name>

32270 <
desti
>
Fr
 
bs
</description>

32271 <
bOfft
>28</bitOffset>

32272 <
bWidth
>1</bitWidth>

32273 </
fld
>

32274 <
fld
>

32275 <
me
>
FB29
</name>

32276 <
desti
>
Fr
 
bs
</description>

32277 <
bOfft
>29</bitOffset>

32278 <
bWidth
>1</bitWidth>

32279 </
fld
>

32280 <
fld
>

32281 <
me
>
FB30
</name>

32282 <
desti
>
Fr
 
bs
</description>

32283 <
bOfft
>30</bitOffset>

32284 <
bWidth
>1</bitWidth>

32285 </
fld
>

32286 <
fld
>

32287 <
me
>
FB31
</name>

32288 <
desti
>
Fr
 
bs
</description>

32289 <
bOfft
>31</bitOffset>

32290 <
bWidth
>1</bitWidth>

32291 </
fld
>

32292 </
flds
>

32295 <
me
>
F2R2
</name>

32296 <
diyName
>
F2R2
</displayName>

32297 <
desti
>
Fr
 
bk
 2 2</description>

32298 <
addssOfft
>0x254</addressOffset>

32299 <
size
>0x20</size>

32300 <
acss
>
ad
-
wre
</access>

32301 <
tVue
>0x00000000</resetValue>

32302 <
flds
>

32303 <
fld
>

32304 <
me
>
FB0
</name>

32305 <
desti
>
Fr
 
bs
</description>

32306 <
bOfft
>0</bitOffset>

32307 <
bWidth
>1</bitWidth>

32308 </
fld
>

32309 <
fld
>

32310 <
me
>
FB1
</name>

32311 <
desti
>
Fr
 
bs
</description>

32312 <
bOfft
>1</bitOffset>

32313 <
bWidth
>1</bitWidth>

32314 </
fld
>

32315 <
fld
>

32316 <
me
>
FB2
</name>

32317 <
desti
>
Fr
 
bs
</description>

32318 <
bOfft
>2</bitOffset>

32319 <
bWidth
>1</bitWidth>

32320 </
fld
>

32321 <
fld
>

32322 <
me
>
FB3
</name>

32323 <
desti
>
Fr
 
bs
</description>

32324 <
bOfft
>3</bitOffset>

32325 <
bWidth
>1</bitWidth>

32326 </
fld
>

32327 <
fld
>

32328 <
me
>
FB4
</name>

32329 <
desti
>
Fr
 
bs
</description>

32330 <
bOfft
>4</bitOffset>

32331 <
bWidth
>1</bitWidth>

32332 </
fld
>

32333 <
fld
>

32334 <
me
>
FB5
</name>

32335 <
desti
>
Fr
 
bs
</description>

32336 <
bOfft
>5</bitOffset>

32337 <
bWidth
>1</bitWidth>

32338 </
fld
>

32339 <
fld
>

32340 <
me
>
FB6
</name>

32341 <
desti
>
Fr
 
bs
</description>

32342 <
bOfft
>6</bitOffset>

32343 <
bWidth
>1</bitWidth>

32344 </
fld
>

32345 <
fld
>

32346 <
me
>
FB7
</name>

32347 <
desti
>
Fr
 
bs
</description>

32348 <
bOfft
>7</bitOffset>

32349 <
bWidth
>1</bitWidth>

32350 </
fld
>

32351 <
fld
>

32352 <
me
>
FB8
</name>

32353 <
desti
>
Fr
 
bs
</description>

32354 <
bOfft
>8</bitOffset>

32355 <
bWidth
>1</bitWidth>

32356 </
fld
>

32357 <
fld
>

32358 <
me
>
FB9
</name>

32359 <
desti
>
Fr
 
bs
</description>

32360 <
bOfft
>9</bitOffset>

32361 <
bWidth
>1</bitWidth>

32362 </
fld
>

32363 <
fld
>

32364 <
me
>
FB10
</name>

32365 <
desti
>
Fr
 
bs
</description>

32366 <
bOfft
>10</bitOffset>

32367 <
bWidth
>1</bitWidth>

32368 </
fld
>

32369 <
fld
>

32370 <
me
>
FB11
</name>

32371 <
desti
>
Fr
 
bs
</description>

32372 <
bOfft
>11</bitOffset>

32373 <
bWidth
>1</bitWidth>

32374 </
fld
>

32375 <
fld
>

32376 <
me
>
FB12
</name>

32377 <
desti
>
Fr
 
bs
</description>

32378 <
bOfft
>12</bitOffset>

32379 <
bWidth
>1</bitWidth>

32380 </
fld
>

32381 <
fld
>

32382 <
me
>
FB13
</name>

32383 <
desti
>
Fr
 
bs
</description>

32384 <
bOfft
>13</bitOffset>

32385 <
bWidth
>1</bitWidth>

32386 </
fld
>

32387 <
fld
>

32388 <
me
>
FB14
</name>

32389 <
desti
>
Fr
 
bs
</description>

32390 <
bOfft
>14</bitOffset>

32391 <
bWidth
>1</bitWidth>

32392 </
fld
>

32393 <
fld
>

32394 <
me
>
FB15
</name>

32395 <
desti
>
Fr
 
bs
</description>

32396 <
bOfft
>15</bitOffset>

32397 <
bWidth
>1</bitWidth>

32398 </
fld
>

32399 <
fld
>

32400 <
me
>
FB16
</name>

32401 <
desti
>
Fr
 
bs
</description>

32402 <
bOfft
>16</bitOffset>

32403 <
bWidth
>1</bitWidth>

32404 </
fld
>

32405 <
fld
>

32406 <
me
>
FB17
</name>

32407 <
desti
>
Fr
 
bs
</description>

32408 <
bOfft
>17</bitOffset>

32409 <
bWidth
>1</bitWidth>

32410 </
fld
>

32411 <
fld
>

32412 <
me
>
FB18
</name>

32413 <
desti
>
Fr
 
bs
</description>

32414 <
bOfft
>18</bitOffset>

32415 <
bWidth
>1</bitWidth>

32416 </
fld
>

32417 <
fld
>

32418 <
me
>
FB19
</name>

32419 <
desti
>
Fr
 
bs
</description>

32420 <
bOfft
>19</bitOffset>

32421 <
bWidth
>1</bitWidth>

32422 </
fld
>

32423 <
fld
>

32424 <
me
>
FB20
</name>

32425 <
desti
>
Fr
 
bs
</description>

32426 <
bOfft
>20</bitOffset>

32427 <
bWidth
>1</bitWidth>

32428 </
fld
>

32429 <
fld
>

32430 <
me
>
FB21
</name>

32431 <
desti
>
Fr
 
bs
</description>

32432 <
bOfft
>21</bitOffset>

32433 <
bWidth
>1</bitWidth>

32434 </
fld
>

32435 <
fld
>

32436 <
me
>
FB22
</name>

32437 <
desti
>
Fr
 
bs
</description>

32438 <
bOfft
>22</bitOffset>

32439 <
bWidth
>1</bitWidth>

32440 </
fld
>

32441 <
fld
>

32442 <
me
>
FB23
</name>

32443 <
desti
>
Fr
 
bs
</description>

32444 <
bOfft
>23</bitOffset>

32445 <
bWidth
>1</bitWidth>

32446 </
fld
>

32447 <
fld
>

32448 <
me
>
FB24
</name>

32449 <
desti
>
Fr
 
bs
</description>

32450 <
bOfft
>24</bitOffset>

32451 <
bWidth
>1</bitWidth>

32452 </
fld
>

32453 <
fld
>

32454 <
me
>
FB25
</name>

32455 <
desti
>
Fr
 
bs
</description>

32456 <
bOfft
>25</bitOffset>

32457 <
bWidth
>1</bitWidth>

32458 </
fld
>

32459 <
fld
>

32460 <
me
>
FB26
</name>

32461 <
desti
>
Fr
 
bs
</description>

32462 <
bOfft
>26</bitOffset>

32463 <
bWidth
>1</bitWidth>

32464 </
fld
>

32465 <
fld
>

32466 <
me
>
FB27
</name>

32467 <
desti
>
Fr
 
bs
</description>

32468 <
bOfft
>27</bitOffset>

32469 <
bWidth
>1</bitWidth>

32470 </
fld
>

32471 <
fld
>

32472 <
me
>
FB28
</name>

32473 <
desti
>
Fr
 
bs
</description>

32474 <
bOfft
>28</bitOffset>

32475 <
bWidth
>1</bitWidth>

32476 </
fld
>

32477 <
fld
>

32478 <
me
>
FB29
</name>

32479 <
desti
>
Fr
 
bs
</description>

32480 <
bOfft
>29</bitOffset>

32481 <
bWidth
>1</bitWidth>

32482 </
fld
>

32483 <
fld
>

32484 <
me
>
FB30
</name>

32485 <
desti
>
Fr
 
bs
</description>

32486 <
bOfft
>30</bitOffset>

32487 <
bWidth
>1</bitWidth>

32488 </
fld
>

32489 <
fld
>

32490 <
me
>
FB31
</name>

32491 <
desti
>
Fr
 
bs
</description>

32492 <
bOfft
>31</bitOffset>

32493 <
bWidth
>1</bitWidth>

32494 </
fld
>

32495 </
flds
>

32498 <
me
>
F3R1
</name>

32499 <
diyName
>
F3R1
</displayName>

32500 <
desti
>
Fr
 
bk
 3 1</description>

32501 <
addssOfft
>0x258</addressOffset>

32502 <
size
>0x20</size>

32503 <
acss
>
ad
-
wre
</access>

32504 <
tVue
>0x00000000</resetValue>

32505 <
flds
>

32506 <
fld
>

32507 <
me
>
FB0
</name>

32508 <
desti
>
Fr
 
bs
</description>

32509 <
bOfft
>0</bitOffset>

32510 <
bWidth
>1</bitWidth>

32511 </
fld
>

32512 <
fld
>

32513 <
me
>
FB1
</name>

32514 <
desti
>
Fr
 
bs
</description>

32515 <
bOfft
>1</bitOffset>

32516 <
bWidth
>1</bitWidth>

32517 </
fld
>

32518 <
fld
>

32519 <
me
>
FB2
</name>

32520 <
desti
>
Fr
 
bs
</description>

32521 <
bOfft
>2</bitOffset>

32522 <
bWidth
>1</bitWidth>

32523 </
fld
>

32524 <
fld
>

32525 <
me
>
FB3
</name>

32526 <
desti
>
Fr
 
bs
</description>

32527 <
bOfft
>3</bitOffset>

32528 <
bWidth
>1</bitWidth>

32529 </
fld
>

32530 <
fld
>

32531 <
me
>
FB4
</name>

32532 <
desti
>
Fr
 
bs
</description>

32533 <
bOfft
>4</bitOffset>

32534 <
bWidth
>1</bitWidth>

32535 </
fld
>

32536 <
fld
>

32537 <
me
>
FB5
</name>

32538 <
desti
>
Fr
 
bs
</description>

32539 <
bOfft
>5</bitOffset>

32540 <
bWidth
>1</bitWidth>

32541 </
fld
>

32542 <
fld
>

32543 <
me
>
FB6
</name>

32544 <
desti
>
Fr
 
bs
</description>

32545 <
bOfft
>6</bitOffset>

32546 <
bWidth
>1</bitWidth>

32547 </
fld
>

32548 <
fld
>

32549 <
me
>
FB7
</name>

32550 <
desti
>
Fr
 
bs
</description>

32551 <
bOfft
>7</bitOffset>

32552 <
bWidth
>1</bitWidth>

32553 </
fld
>

32554 <
fld
>

32555 <
me
>
FB8
</name>

32556 <
desti
>
Fr
 
bs
</description>

32557 <
bOfft
>8</bitOffset>

32558 <
bWidth
>1</bitWidth>

32559 </
fld
>

32560 <
fld
>

32561 <
me
>
FB9
</name>

32562 <
desti
>
Fr
 
bs
</description>

32563 <
bOfft
>9</bitOffset>

32564 <
bWidth
>1</bitWidth>

32565 </
fld
>

32566 <
fld
>

32567 <
me
>
FB10
</name>

32568 <
desti
>
Fr
 
bs
</description>

32569 <
bOfft
>10</bitOffset>

32570 <
bWidth
>1</bitWidth>

32571 </
fld
>

32572 <
fld
>

32573 <
me
>
FB11
</name>

32574 <
desti
>
Fr
 
bs
</description>

32575 <
bOfft
>11</bitOffset>

32576 <
bWidth
>1</bitWidth>

32577 </
fld
>

32578 <
fld
>

32579 <
me
>
FB12
</name>

32580 <
desti
>
Fr
 
bs
</description>

32581 <
bOfft
>12</bitOffset>

32582 <
bWidth
>1</bitWidth>

32583 </
fld
>

32584 <
fld
>

32585 <
me
>
FB13
</name>

32586 <
desti
>
Fr
 
bs
</description>

32587 <
bOfft
>13</bitOffset>

32588 <
bWidth
>1</bitWidth>

32589 </
fld
>

32590 <
fld
>

32591 <
me
>
FB14
</name>

32592 <
desti
>
Fr
 
bs
</description>

32593 <
bOfft
>14</bitOffset>

32594 <
bWidth
>1</bitWidth>

32595 </
fld
>

32596 <
fld
>

32597 <
me
>
FB15
</name>

32598 <
desti
>
Fr
 
bs
</description>

32599 <
bOfft
>15</bitOffset>

32600 <
bWidth
>1</bitWidth>

32601 </
fld
>

32602 <
fld
>

32603 <
me
>
FB16
</name>

32604 <
desti
>
Fr
 
bs
</description>

32605 <
bOfft
>16</bitOffset>

32606 <
bWidth
>1</bitWidth>

32607 </
fld
>

32608 <
fld
>

32609 <
me
>
FB17
</name>

32610 <
desti
>
Fr
 
bs
</description>

32611 <
bOfft
>17</bitOffset>

32612 <
bWidth
>1</bitWidth>

32613 </
fld
>

32614 <
fld
>

32615 <
me
>
FB18
</name>

32616 <
desti
>
Fr
 
bs
</description>

32617 <
bOfft
>18</bitOffset>

32618 <
bWidth
>1</bitWidth>

32619 </
fld
>

32620 <
fld
>

32621 <
me
>
FB19
</name>

32622 <
desti
>
Fr
 
bs
</description>

32623 <
bOfft
>19</bitOffset>

32624 <
bWidth
>1</bitWidth>

32625 </
fld
>

32626 <
fld
>

32627 <
me
>
FB20
</name>

32628 <
desti
>
Fr
 
bs
</description>

32629 <
bOfft
>20</bitOffset>

32630 <
bWidth
>1</bitWidth>

32631 </
fld
>

32632 <
fld
>

32633 <
me
>
FB21
</name>

32634 <
desti
>
Fr
 
bs
</description>

32635 <
bOfft
>21</bitOffset>

32636 <
bWidth
>1</bitWidth>

32637 </
fld
>

32638 <
fld
>

32639 <
me
>
FB22
</name>

32640 <
desti
>
Fr
 
bs
</description>

32641 <
bOfft
>22</bitOffset>

32642 <
bWidth
>1</bitWidth>

32643 </
fld
>

32644 <
fld
>

32645 <
me
>
FB23
</name>

32646 <
desti
>
Fr
 
bs
</description>

32647 <
bOfft
>23</bitOffset>

32648 <
bWidth
>1</bitWidth>

32649 </
fld
>

32650 <
fld
>

32651 <
me
>
FB24
</name>

32652 <
desti
>
Fr
 
bs
</description>

32653 <
bOfft
>24</bitOffset>

32654 <
bWidth
>1</bitWidth>

32655 </
fld
>

32656 <
fld
>

32657 <
me
>
FB25
</name>

32658 <
desti
>
Fr
 
bs
</description>

32659 <
bOfft
>25</bitOffset>

32660 <
bWidth
>1</bitWidth>

32661 </
fld
>

32662 <
fld
>

32663 <
me
>
FB26
</name>

32664 <
desti
>
Fr
 
bs
</description>

32665 <
bOfft
>26</bitOffset>

32666 <
bWidth
>1</bitWidth>

32667 </
fld
>

32668 <
fld
>

32669 <
me
>
FB27
</name>

32670 <
desti
>
Fr
 
bs
</description>

32671 <
bOfft
>27</bitOffset>

32672 <
bWidth
>1</bitWidth>

32673 </
fld
>

32674 <
fld
>

32675 <
me
>
FB28
</name>

32676 <
desti
>
Fr
 
bs
</description>

32677 <
bOfft
>28</bitOffset>

32678 <
bWidth
>1</bitWidth>

32679 </
fld
>

32680 <
fld
>

32681 <
me
>
FB29
</name>

32682 <
desti
>
Fr
 
bs
</description>

32683 <
bOfft
>29</bitOffset>

32684 <
bWidth
>1</bitWidth>

32685 </
fld
>

32686 <
fld
>

32687 <
me
>
FB30
</name>

32688 <
desti
>
Fr
 
bs
</description>

32689 <
bOfft
>30</bitOffset>

32690 <
bWidth
>1</bitWidth>

32691 </
fld
>

32692 <
fld
>

32693 <
me
>
FB31
</name>

32694 <
desti
>
Fr
 
bs
</description>

32695 <
bOfft
>31</bitOffset>

32696 <
bWidth
>1</bitWidth>

32697 </
fld
>

32698 </
flds
>

32701 <
me
>
F3R2
</name>

32702 <
diyName
>
F3R2
</displayName>

32703 <
desti
>
Fr
 
bk
 3 2</description>

32704 <
addssOfft
>0x25C</addressOffset>

32705 <
size
>0x20</size>

32706 <
acss
>
ad
-
wre
</access>

32707 <
tVue
>0x00000000</resetValue>

32708 <
flds
>

32709 <
fld
>

32710 <
me
>
FB0
</name>

32711 <
desti
>
Fr
 
bs
</description>

32712 <
bOfft
>0</bitOffset>

32713 <
bWidth
>1</bitWidth>

32714 </
fld
>

32715 <
fld
>

32716 <
me
>
FB1
</name>

32717 <
desti
>
Fr
 
bs
</description>

32718 <
bOfft
>1</bitOffset>

32719 <
bWidth
>1</bitWidth>

32720 </
fld
>

32721 <
fld
>

32722 <
me
>
FB2
</name>

32723 <
desti
>
Fr
 
bs
</description>

32724 <
bOfft
>2</bitOffset>

32725 <
bWidth
>1</bitWidth>

32726 </
fld
>

32727 <
fld
>

32728 <
me
>
FB3
</name>

32729 <
desti
>
Fr
 
bs
</description>

32730 <
bOfft
>3</bitOffset>

32731 <
bWidth
>1</bitWidth>

32732 </
fld
>

32733 <
fld
>

32734 <
me
>
FB4
</name>

32735 <
desti
>
Fr
 
bs
</description>

32736 <
bOfft
>4</bitOffset>

32737 <
bWidth
>1</bitWidth>

32738 </
fld
>

32739 <
fld
>

32740 <
me
>
FB5
</name>

32741 <
desti
>
Fr
 
bs
</description>

32742 <
bOfft
>5</bitOffset>

32743 <
bWidth
>1</bitWidth>

32744 </
fld
>

32745 <
fld
>

32746 <
me
>
FB6
</name>

32747 <
desti
>
Fr
 
bs
</description>

32748 <
bOfft
>6</bitOffset>

32749 <
bWidth
>1</bitWidth>

32750 </
fld
>

32751 <
fld
>

32752 <
me
>
FB7
</name>

32753 <
desti
>
Fr
 
bs
</description>

32754 <
bOfft
>7</bitOffset>

32755 <
bWidth
>1</bitWidth>

32756 </
fld
>

32757 <
fld
>

32758 <
me
>
FB8
</name>

32759 <
desti
>
Fr
 
bs
</description>

32760 <
bOfft
>8</bitOffset>

32761 <
bWidth
>1</bitWidth>

32762 </
fld
>

32763 <
fld
>

32764 <
me
>
FB9
</name>

32765 <
desti
>
Fr
 
bs
</description>

32766 <
bOfft
>9</bitOffset>

32767 <
bWidth
>1</bitWidth>

32768 </
fld
>

32769 <
fld
>

32770 <
me
>
FB10
</name>

32771 <
desti
>
Fr
 
bs
</description>

32772 <
bOfft
>10</bitOffset>

32773 <
bWidth
>1</bitWidth>

32774 </
fld
>

32775 <
fld
>

32776 <
me
>
FB11
</name>

32777 <
desti
>
Fr
 
bs
</description>

32778 <
bOfft
>11</bitOffset>

32779 <
bWidth
>1</bitWidth>

32780 </
fld
>

32781 <
fld
>

32782 <
me
>
FB12
</name>

32783 <
desti
>
Fr
 
bs
</description>

32784 <
bOfft
>12</bitOffset>

32785 <
bWidth
>1</bitWidth>

32786 </
fld
>

32787 <
fld
>

32788 <
me
>
FB13
</name>

32789 <
desti
>
Fr
 
bs
</description>

32790 <
bOfft
>13</bitOffset>

32791 <
bWidth
>1</bitWidth>

32792 </
fld
>

32793 <
fld
>

32794 <
me
>
FB14
</name>

32795 <
desti
>
Fr
 
bs
</description>

32796 <
bOfft
>14</bitOffset>

32797 <
bWidth
>1</bitWidth>

32798 </
fld
>

32799 <
fld
>

32800 <
me
>
FB15
</name>

32801 <
desti
>
Fr
 
bs
</description>

32802 <
bOfft
>15</bitOffset>

32803 <
bWidth
>1</bitWidth>

32804 </
fld
>

32805 <
fld
>

32806 <
me
>
FB16
</name>

32807 <
desti
>
Fr
 
bs
</description>

32808 <
bOfft
>16</bitOffset>

32809 <
bWidth
>1</bitWidth>

32810 </
fld
>

32811 <
fld
>

32812 <
me
>
FB17
</name>

32813 <
desti
>
Fr
 
bs
</description>

32814 <
bOfft
>17</bitOffset>

32815 <
bWidth
>1</bitWidth>

32816 </
fld
>

32817 <
fld
>

32818 <
me
>
FB18
</name>

32819 <
desti
>
Fr
 
bs
</description>

32820 <
bOfft
>18</bitOffset>

32821 <
bWidth
>1</bitWidth>

32822 </
fld
>

32823 <
fld
>

32824 <
me
>
FB19
</name>

32825 <
desti
>
Fr
 
bs
</description>

32826 <
bOfft
>19</bitOffset>

32827 <
bWidth
>1</bitWidth>

32828 </
fld
>

32829 <
fld
>

32830 <
me
>
FB20
</name>

32831 <
desti
>
Fr
 
bs
</description>

32832 <
bOfft
>20</bitOffset>

32833 <
bWidth
>1</bitWidth>

32834 </
fld
>

32835 <
fld
>

32836 <
me
>
FB21
</name>

32837 <
desti
>
Fr
 
bs
</description>

32838 <
bOfft
>21</bitOffset>

32839 <
bWidth
>1</bitWidth>

32840 </
fld
>

32841 <
fld
>

32842 <
me
>
FB22
</name>

32843 <
desti
>
Fr
 
bs
</description>

32844 <
bOfft
>22</bitOffset>

32845 <
bWidth
>1</bitWidth>

32846 </
fld
>

32847 <
fld
>

32848 <
me
>
FB23
</name>

32849 <
desti
>
Fr
 
bs
</description>

32850 <
bOfft
>23</bitOffset>

32851 <
bWidth
>1</bitWidth>

32852 </
fld
>

32853 <
fld
>

32854 <
me
>
FB24
</name>

32855 <
desti
>
Fr
 
bs
</description>

32856 <
bOfft
>24</bitOffset>

32857 <
bWidth
>1</bitWidth>

32858 </
fld
>

32859 <
fld
>

32860 <
me
>
FB25
</name>

32861 <
desti
>
Fr
 
bs
</description>

32862 <
bOfft
>25</bitOffset>

32863 <
bWidth
>1</bitWidth>

32864 </
fld
>

32865 <
fld
>

32866 <
me
>
FB26
</name>

32867 <
desti
>
Fr
 
bs
</description>

32868 <
bOfft
>26</bitOffset>

32869 <
bWidth
>1</bitWidth>

32870 </
fld
>

32871 <
fld
>

32872 <
me
>
FB27
</name>

32873 <
desti
>
Fr
 
bs
</description>

32874 <
bOfft
>27</bitOffset>

32875 <
bWidth
>1</bitWidth>

32876 </
fld
>

32877 <
fld
>

32878 <
me
>
FB28
</name>

32879 <
desti
>
Fr
 
bs
</description>

32880 <
bOfft
>28</bitOffset>

32881 <
bWidth
>1</bitWidth>

32882 </
fld
>

32883 <
fld
>

32884 <
me
>
FB29
</name>

32885 <
desti
>
Fr
 
bs
</description>

32886 <
bOfft
>29</bitOffset>

32887 <
bWidth
>1</bitWidth>

32888 </
fld
>

32889 <
fld
>

32890 <
me
>
FB30
</name>

32891 <
desti
>
Fr
 
bs
</description>

32892 <
bOfft
>30</bitOffset>

32893 <
bWidth
>1</bitWidth>

32894 </
fld
>

32895 <
fld
>

32896 <
me
>
FB31
</name>

32897 <
desti
>
Fr
 
bs
</description>

32898 <
bOfft
>31</bitOffset>

32899 <
bWidth
>1</bitWidth>

32900 </
fld
>

32901 </
flds
>

32904 <
me
>
F4R1
</name>

32905 <
diyName
>
F4R1
</displayName>

32906 <
desti
>
Fr
 
bk
 4 1</description>

32907 <
addssOfft
>0x260</addressOffset>

32908 <
size
>0x20</size>

32909 <
acss
>
ad
-
wre
</access>

32910 <
tVue
>0x00000000</resetValue>

32911 <
flds
>

32912 <
fld
>

32913 <
me
>
FB0
</name>

32914 <
desti
>
Fr
 
bs
</description>

32915 <
bOfft
>0</bitOffset>

32916 <
bWidth
>1</bitWidth>

32917 </
fld
>

32918 <
fld
>

32919 <
me
>
FB1
</name>

32920 <
desti
>
Fr
 
bs
</description>

32921 <
bOfft
>1</bitOffset>

32922 <
bWidth
>1</bitWidth>

32923 </
fld
>

32924 <
fld
>

32925 <
me
>
FB2
</name>

32926 <
desti
>
Fr
 
bs
</description>

32927 <
bOfft
>2</bitOffset>

32928 <
bWidth
>1</bitWidth>

32929 </
fld
>

32930 <
fld
>

32931 <
me
>
FB3
</name>

32932 <
desti
>
Fr
 
bs
</description>

32933 <
bOfft
>3</bitOffset>

32934 <
bWidth
>1</bitWidth>

32935 </
fld
>

32936 <
fld
>

32937 <
me
>
FB4
</name>

32938 <
desti
>
Fr
 
bs
</description>

32939 <
bOfft
>4</bitOffset>

32940 <
bWidth
>1</bitWidth>

32941 </
fld
>

32942 <
fld
>

32943 <
me
>
FB5
</name>

32944 <
desti
>
Fr
 
bs
</description>

32945 <
bOfft
>5</bitOffset>

32946 <
bWidth
>1</bitWidth>

32947 </
fld
>

32948 <
fld
>

32949 <
me
>
FB6
</name>

32950 <
desti
>
Fr
 
bs
</description>

32951 <
bOfft
>6</bitOffset>

32952 <
bWidth
>1</bitWidth>

32953 </
fld
>

32954 <
fld
>

32955 <
me
>
FB7
</name>

32956 <
desti
>
Fr
 
bs
</description>

32957 <
bOfft
>7</bitOffset>

32958 <
bWidth
>1</bitWidth>

32959 </
fld
>

32960 <
fld
>

32961 <
me
>
FB8
</name>

32962 <
desti
>
Fr
 
bs
</description>

32963 <
bOfft
>8</bitOffset>

32964 <
bWidth
>1</bitWidth>

32965 </
fld
>

32966 <
fld
>

32967 <
me
>
FB9
</name>

32968 <
desti
>
Fr
 
bs
</description>

32969 <
bOfft
>9</bitOffset>

32970 <
bWidth
>1</bitWidth>

32971 </
fld
>

32972 <
fld
>

32973 <
me
>
FB10
</name>

32974 <
desti
>
Fr
 
bs
</description>

32975 <
bOfft
>10</bitOffset>

32976 <
bWidth
>1</bitWidth>

32977 </
fld
>

32978 <
fld
>

32979 <
me
>
FB11
</name>

32980 <
desti
>
Fr
 
bs
</description>

32981 <
bOfft
>11</bitOffset>

32982 <
bWidth
>1</bitWidth>

32983 </
fld
>

32984 <
fld
>

32985 <
me
>
FB12
</name>

32986 <
desti
>
Fr
 
bs
</description>

32987 <
bOfft
>12</bitOffset>

32988 <
bWidth
>1</bitWidth>

32989 </
fld
>

32990 <
fld
>

32991 <
me
>
FB13
</name>

32992 <
desti
>
Fr
 
bs
</description>

32993 <
bOfft
>13</bitOffset>

32994 <
bWidth
>1</bitWidth>

32995 </
fld
>

32996 <
fld
>

32997 <
me
>
FB14
</name>

32998 <
desti
>
Fr
 
bs
</description>

32999 <
bOfft
>14</bitOffset>

33000 <
bWidth
>1</bitWidth>

33001 </
fld
>

33002 <
fld
>

33003 <
me
>
FB15
</name>

33004 <
desti
>
Fr
 
bs
</description>

33005 <
bOfft
>15</bitOffset>

33006 <
bWidth
>1</bitWidth>

33007 </
fld
>

33008 <
fld
>

33009 <
me
>
FB16
</name>

33010 <
desti
>
Fr
 
bs
</description>

33011 <
bOfft
>16</bitOffset>

33012 <
bWidth
>1</bitWidth>

33013 </
fld
>

33014 <
fld
>

33015 <
me
>
FB17
</name>

33016 <
desti
>
Fr
 
bs
</description>

33017 <
bOfft
>17</bitOffset>

33018 <
bWidth
>1</bitWidth>

33019 </
fld
>

33020 <
fld
>

33021 <
me
>
FB18
</name>

33022 <
desti
>
Fr
 
bs
</description>

33023 <
bOfft
>18</bitOffset>

33024 <
bWidth
>1</bitWidth>

33025 </
fld
>

33026 <
fld
>

33027 <
me
>
FB19
</name>

33028 <
desti
>
Fr
 
bs
</description>

33029 <
bOfft
>19</bitOffset>

33030 <
bWidth
>1</bitWidth>

33031 </
fld
>

33032 <
fld
>

33033 <
me
>
FB20
</name>

33034 <
desti
>
Fr
 
bs
</description>

33035 <
bOfft
>20</bitOffset>

33036 <
bWidth
>1</bitWidth>

33037 </
fld
>

33038 <
fld
>

33039 <
me
>
FB21
</name>

33040 <
desti
>
Fr
 
bs
</description>

33041 <
bOfft
>21</bitOffset>

33042 <
bWidth
>1</bitWidth>

33043 </
fld
>

33044 <
fld
>

33045 <
me
>
FB22
</name>

33046 <
desti
>
Fr
 
bs
</description>

33047 <
bOfft
>22</bitOffset>

33048 <
bWidth
>1</bitWidth>

33049 </
fld
>

33050 <
fld
>

33051 <
me
>
FB23
</name>

33052 <
desti
>
Fr
 
bs
</description>

33053 <
bOfft
>23</bitOffset>

33054 <
bWidth
>1</bitWidth>

33055 </
fld
>

33056 <
fld
>

33057 <
me
>
FB24
</name>

33058 <
desti
>
Fr
 
bs
</description>

33059 <
bOfft
>24</bitOffset>

33060 <
bWidth
>1</bitWidth>

33061 </
fld
>

33062 <
fld
>

33063 <
me
>
FB25
</name>

33064 <
desti
>
Fr
 
bs
</description>

33065 <
bOfft
>25</bitOffset>

33066 <
bWidth
>1</bitWidth>

33067 </
fld
>

33068 <
fld
>

33069 <
me
>
FB26
</name>

33070 <
desti
>
Fr
 
bs
</description>

33071 <
bOfft
>26</bitOffset>

33072 <
bWidth
>1</bitWidth>

33073 </
fld
>

33074 <
fld
>

33075 <
me
>
FB27
</name>

33076 <
desti
>
Fr
 
bs
</description>

33077 <
bOfft
>27</bitOffset>

33078 <
bWidth
>1</bitWidth>

33079 </
fld
>

33080 <
fld
>

33081 <
me
>
FB28
</name>

33082 <
desti
>
Fr
 
bs
</description>

33083 <
bOfft
>28</bitOffset>

33084 <
bWidth
>1</bitWidth>

33085 </
fld
>

33086 <
fld
>

33087 <
me
>
FB29
</name>

33088 <
desti
>
Fr
 
bs
</description>

33089 <
bOfft
>29</bitOffset>

33090 <
bWidth
>1</bitWidth>

33091 </
fld
>

33092 <
fld
>

33093 <
me
>
FB30
</name>

33094 <
desti
>
Fr
 
bs
</description>

33095 <
bOfft
>30</bitOffset>

33096 <
bWidth
>1</bitWidth>

33097 </
fld
>

33098 <
fld
>

33099 <
me
>
FB31
</name>

33100 <
desti
>
Fr
 
bs
</description>

33101 <
bOfft
>31</bitOffset>

33102 <
bWidth
>1</bitWidth>

33103 </
fld
>

33104 </
flds
>

33107 <
me
>
F4R2
</name>

33108 <
diyName
>
F4R2
</displayName>

33109 <
desti
>
Fr
 
bk
 4 2</description>

33110 <
addssOfft
>0x264</addressOffset>

33111 <
size
>0x20</size>

33112 <
acss
>
ad
-
wre
</access>

33113 <
tVue
>0x00000000</resetValue>

33114 <
flds
>

33115 <
fld
>

33116 <
me
>
FB0
</name>

33117 <
desti
>
Fr
 
bs
</description>

33118 <
bOfft
>0</bitOffset>

33119 <
bWidth
>1</bitWidth>

33120 </
fld
>

33121 <
fld
>

33122 <
me
>
FB1
</name>

33123 <
desti
>
Fr
 
bs
</description>

33124 <
bOfft
>1</bitOffset>

33125 <
bWidth
>1</bitWidth>

33126 </
fld
>

33127 <
fld
>

33128 <
me
>
FB2
</name>

33129 <
desti
>
Fr
 
bs
</description>

33130 <
bOfft
>2</bitOffset>

33131 <
bWidth
>1</bitWidth>

33132 </
fld
>

33133 <
fld
>

33134 <
me
>
FB3
</name>

33135 <
desti
>
Fr
 
bs
</description>

33136 <
bOfft
>3</bitOffset>

33137 <
bWidth
>1</bitWidth>

33138 </
fld
>

33139 <
fld
>

33140 <
me
>
FB4
</name>

33141 <
desti
>
Fr
 
bs
</description>

33142 <
bOfft
>4</bitOffset>

33143 <
bWidth
>1</bitWidth>

33144 </
fld
>

33145 <
fld
>

33146 <
me
>
FB5
</name>

33147 <
desti
>
Fr
 
bs
</description>

33148 <
bOfft
>5</bitOffset>

33149 <
bWidth
>1</bitWidth>

33150 </
fld
>

33151 <
fld
>

33152 <
me
>
FB6
</name>

33153 <
desti
>
Fr
 
bs
</description>

33154 <
bOfft
>6</bitOffset>

33155 <
bWidth
>1</bitWidth>

33156 </
fld
>

33157 <
fld
>

33158 <
me
>
FB7
</name>

33159 <
desti
>
Fr
 
bs
</description>

33160 <
bOfft
>7</bitOffset>

33161 <
bWidth
>1</bitWidth>

33162 </
fld
>

33163 <
fld
>

33164 <
me
>
FB8
</name>

33165 <
desti
>
Fr
 
bs
</description>

33166 <
bOfft
>8</bitOffset>

33167 <
bWidth
>1</bitWidth>

33168 </
fld
>

33169 <
fld
>

33170 <
me
>
FB9
</name>

33171 <
desti
>
Fr
 
bs
</description>

33172 <
bOfft
>9</bitOffset>

33173 <
bWidth
>1</bitWidth>

33174 </
fld
>

33175 <
fld
>

33176 <
me
>
FB10
</name>

33177 <
desti
>
Fr
 
bs
</description>

33178 <
bOfft
>10</bitOffset>

33179 <
bWidth
>1</bitWidth>

33180 </
fld
>

33181 <
fld
>

33182 <
me
>
FB11
</name>

33183 <
desti
>
Fr
 
bs
</description>

33184 <
bOfft
>11</bitOffset>

33185 <
bWidth
>1</bitWidth>

33186 </
fld
>

33187 <
fld
>

33188 <
me
>
FB12
</name>

33189 <
desti
>
Fr
 
bs
</description>

33190 <
bOfft
>12</bitOffset>

33191 <
bWidth
>1</bitWidth>

33192 </
fld
>

33193 <
fld
>

33194 <
me
>
FB13
</name>

33195 <
desti
>
Fr
 
bs
</description>

33196 <
bOfft
>13</bitOffset>

33197 <
bWidth
>1</bitWidth>

33198 </
fld
>

33199 <
fld
>

33200 <
me
>
FB14
</name>

33201 <
desti
>
Fr
 
bs
</description>

33202 <
bOfft
>14</bitOffset>

33203 <
bWidth
>1</bitWidth>

33204 </
fld
>

33205 <
fld
>

33206 <
me
>
FB15
</name>

33207 <
desti
>
Fr
 
bs
</description>

33208 <
bOfft
>15</bitOffset>

33209 <
bWidth
>1</bitWidth>

33210 </
fld
>

33211 <
fld
>

33212 <
me
>
FB16
</name>

33213 <
desti
>
Fr
 
bs
</description>

33214 <
bOfft
>16</bitOffset>

33215 <
bWidth
>1</bitWidth>

33216 </
fld
>

33217 <
fld
>

33218 <
me
>
FB17
</name>

33219 <
desti
>
Fr
 
bs
</description>

33220 <
bOfft
>17</bitOffset>

33221 <
bWidth
>1</bitWidth>

33222 </
fld
>

33223 <
fld
>

33224 <
me
>
FB18
</name>

33225 <
desti
>
Fr
 
bs
</description>

33226 <
bOfft
>18</bitOffset>

33227 <
bWidth
>1</bitWidth>

33228 </
fld
>

33229 <
fld
>

33230 <
me
>
FB19
</name>

33231 <
desti
>
Fr
 
bs
</description>

33232 <
bOfft
>19</bitOffset>

33233 <
bWidth
>1</bitWidth>

33234 </
fld
>

33235 <
fld
>

33236 <
me
>
FB20
</name>

33237 <
desti
>
Fr
 
bs
</description>

33238 <
bOfft
>20</bitOffset>

33239 <
bWidth
>1</bitWidth>

33240 </
fld
>

33241 <
fld
>

33242 <
me
>
FB21
</name>

33243 <
desti
>
Fr
 
bs
</description>

33244 <
bOfft
>21</bitOffset>

33245 <
bWidth
>1</bitWidth>

33246 </
fld
>

33247 <
fld
>

33248 <
me
>
FB22
</name>

33249 <
desti
>
Fr
 
bs
</description>

33250 <
bOfft
>22</bitOffset>

33251 <
bWidth
>1</bitWidth>

33252 </
fld
>

33253 <
fld
>

33254 <
me
>
FB23
</name>

33255 <
desti
>
Fr
 
bs
</description>

33256 <
bOfft
>23</bitOffset>

33257 <
bWidth
>1</bitWidth>

33258 </
fld
>

33259 <
fld
>

33260 <
me
>
FB24
</name>

33261 <
desti
>
Fr
 
bs
</description>

33262 <
bOfft
>24</bitOffset>

33263 <
bWidth
>1</bitWidth>

33264 </
fld
>

33265 <
fld
>

33266 <
me
>
FB25
</name>

33267 <
desti
>
Fr
 
bs
</description>

33268 <
bOfft
>25</bitOffset>

33269 <
bWidth
>1</bitWidth>

33270 </
fld
>

33271 <
fld
>

33272 <
me
>
FB26
</name>

33273 <
desti
>
Fr
 
bs
</description>

33274 <
bOfft
>26</bitOffset>

33275 <
bWidth
>1</bitWidth>

33276 </
fld
>

33277 <
fld
>

33278 <
me
>
FB27
</name>

33279 <
desti
>
Fr
 
bs
</description>

33280 <
bOfft
>27</bitOffset>

33281 <
bWidth
>1</bitWidth>

33282 </
fld
>

33283 <
fld
>

33284 <
me
>
FB28
</name>

33285 <
desti
>
Fr
 
bs
</description>

33286 <
bOfft
>28</bitOffset>

33287 <
bWidth
>1</bitWidth>

33288 </
fld
>

33289 <
fld
>

33290 <
me
>
FB29
</name>

33291 <
desti
>
Fr
 
bs
</description>

33292 <
bOfft
>29</bitOffset>

33293 <
bWidth
>1</bitWidth>

33294 </
fld
>

33295 <
fld
>

33296 <
me
>
FB30
</name>

33297 <
desti
>
Fr
 
bs
</description>

33298 <
bOfft
>30</bitOffset>

33299 <
bWidth
>1</bitWidth>

33300 </
fld
>

33301 <
fld
>

33302 <
me
>
FB31
</name>

33303 <
desti
>
Fr
 
bs
</description>

33304 <
bOfft
>31</bitOffset>

33305 <
bWidth
>1</bitWidth>

33306 </
fld
>

33307 </
flds
>

33310 <
me
>
F5R1
</name>

33311 <
diyName
>
F5R1
</displayName>

33312 <
desti
>
Fr
 
bk
 5 1</description>

33313 <
addssOfft
>0x268</addressOffset>

33314 <
size
>0x20</size>

33315 <
acss
>
ad
-
wre
</access>

33316 <
tVue
>0x00000000</resetValue>

33317 <
flds
>

33318 <
fld
>

33319 <
me
>
FB0
</name>

33320 <
desti
>
Fr
 
bs
</description>

33321 <
bOfft
>0</bitOffset>

33322 <
bWidth
>1</bitWidth>

33323 </
fld
>

33324 <
fld
>

33325 <
me
>
FB1
</name>

33326 <
desti
>
Fr
 
bs
</description>

33327 <
bOfft
>1</bitOffset>

33328 <
bWidth
>1</bitWidth>

33329 </
fld
>

33330 <
fld
>

33331 <
me
>
FB2
</name>

33332 <
desti
>
Fr
 
bs
</description>

33333 <
bOfft
>2</bitOffset>

33334 <
bWidth
>1</bitWidth>

33335 </
fld
>

33336 <
fld
>

33337 <
me
>
FB3
</name>

33338 <
desti
>
Fr
 
bs
</description>

33339 <
bOfft
>3</bitOffset>

33340 <
bWidth
>1</bitWidth>

33341 </
fld
>

33342 <
fld
>

33343 <
me
>
FB4
</name>

33344 <
desti
>
Fr
 
bs
</description>

33345 <
bOfft
>4</bitOffset>

33346 <
bWidth
>1</bitWidth>

33347 </
fld
>

33348 <
fld
>

33349 <
me
>
FB5
</name>

33350 <
desti
>
Fr
 
bs
</description>

33351 <
bOfft
>5</bitOffset>

33352 <
bWidth
>1</bitWidth>

33353 </
fld
>

33354 <
fld
>

33355 <
me
>
FB6
</name>

33356 <
desti
>
Fr
 
bs
</description>

33357 <
bOfft
>6</bitOffset>

33358 <
bWidth
>1</bitWidth>

33359 </
fld
>

33360 <
fld
>

33361 <
me
>
FB7
</name>

33362 <
desti
>
Fr
 
bs
</description>

33363 <
bOfft
>7</bitOffset>

33364 <
bWidth
>1</bitWidth>

33365 </
fld
>

33366 <
fld
>

33367 <
me
>
FB8
</name>

33368 <
desti
>
Fr
 
bs
</description>

33369 <
bOfft
>8</bitOffset>

33370 <
bWidth
>1</bitWidth>

33371 </
fld
>

33372 <
fld
>

33373 <
me
>
FB9
</name>

33374 <
desti
>
Fr
 
bs
</description>

33375 <
bOfft
>9</bitOffset>

33376 <
bWidth
>1</bitWidth>

33377 </
fld
>

33378 <
fld
>

33379 <
me
>
FB10
</name>

33380 <
desti
>
Fr
 
bs
</description>

33381 <
bOfft
>10</bitOffset>

33382 <
bWidth
>1</bitWidth>

33383 </
fld
>

33384 <
fld
>

33385 <
me
>
FB11
</name>

33386 <
desti
>
Fr
 
bs
</description>

33387 <
bOfft
>11</bitOffset>

33388 <
bWidth
>1</bitWidth>

33389 </
fld
>

33390 <
fld
>

33391 <
me
>
FB12
</name>

33392 <
desti
>
Fr
 
bs
</description>

33393 <
bOfft
>12</bitOffset>

33394 <
bWidth
>1</bitWidth>

33395 </
fld
>

33396 <
fld
>

33397 <
me
>
FB13
</name>

33398 <
desti
>
Fr
 
bs
</description>

33399 <
bOfft
>13</bitOffset>

33400 <
bWidth
>1</bitWidth>

33401 </
fld
>

33402 <
fld
>

33403 <
me
>
FB14
</name>

33404 <
desti
>
Fr
 
bs
</description>

33405 <
bOfft
>14</bitOffset>

33406 <
bWidth
>1</bitWidth>

33407 </
fld
>

33408 <
fld
>

33409 <
me
>
FB15
</name>

33410 <
desti
>
Fr
 
bs
</description>

33411 <
bOfft
>15</bitOffset>

33412 <
bWidth
>1</bitWidth>

33413 </
fld
>

33414 <
fld
>

33415 <
me
>
FB16
</name>

33416 <
desti
>
Fr
 
bs
</description>

33417 <
bOfft
>16</bitOffset>

33418 <
bWidth
>1</bitWidth>

33419 </
fld
>

33420 <
fld
>

33421 <
me
>
FB17
</name>

33422 <
desti
>
Fr
 
bs
</description>

33423 <
bOfft
>17</bitOffset>

33424 <
bWidth
>1</bitWidth>

33425 </
fld
>

33426 <
fld
>

33427 <
me
>
FB18
</name>

33428 <
desti
>
Fr
 
bs
</description>

33429 <
bOfft
>18</bitOffset>

33430 <
bWidth
>1</bitWidth>

33431 </
fld
>

33432 <
fld
>

33433 <
me
>
FB19
</name>

33434 <
desti
>
Fr
 
bs
</description>

33435 <
bOfft
>19</bitOffset>

33436 <
bWidth
>1</bitWidth>

33437 </
fld
>

33438 <
fld
>

33439 <
me
>
FB20
</name>

33440 <
desti
>
Fr
 
bs
</description>

33441 <
bOfft
>20</bitOffset>

33442 <
bWidth
>1</bitWidth>

33443 </
fld
>

33444 <
fld
>

33445 <
me
>
FB21
</name>

33446 <
desti
>
Fr
 
bs
</description>

33447 <
bOfft
>21</bitOffset>

33448 <
bWidth
>1</bitWidth>

33449 </
fld
>

33450 <
fld
>

33451 <
me
>
FB22
</name>

33452 <
desti
>
Fr
 
bs
</description>

33453 <
bOfft
>22</bitOffset>

33454 <
bWidth
>1</bitWidth>

33455 </
fld
>

33456 <
fld
>

33457 <
me
>
FB23
</name>

33458 <
desti
>
Fr
 
bs
</description>

33459 <
bOfft
>23</bitOffset>

33460 <
bWidth
>1</bitWidth>

33461 </
fld
>

33462 <
fld
>

33463 <
me
>
FB24
</name>

33464 <
desti
>
Fr
 
bs
</description>

33465 <
bOfft
>24</bitOffset>

33466 <
bWidth
>1</bitWidth>

33467 </
fld
>

33468 <
fld
>

33469 <
me
>
FB25
</name>

33470 <
desti
>
Fr
 
bs
</description>

33471 <
bOfft
>25</bitOffset>

33472 <
bWidth
>1</bitWidth>

33473 </
fld
>

33474 <
fld
>

33475 <
me
>
FB26
</name>

33476 <
desti
>
Fr
 
bs
</description>

33477 <
bOfft
>26</bitOffset>

33478 <
bWidth
>1</bitWidth>

33479 </
fld
>

33480 <
fld
>

33481 <
me
>
FB27
</name>

33482 <
desti
>
Fr
 
bs
</description>

33483 <
bOfft
>27</bitOffset>

33484 <
bWidth
>1</bitWidth>

33485 </
fld
>

33486 <
fld
>

33487 <
me
>
FB28
</name>

33488 <
desti
>
Fr
 
bs
</description>

33489 <
bOfft
>28</bitOffset>

33490 <
bWidth
>1</bitWidth>

33491 </
fld
>

33492 <
fld
>

33493 <
me
>
FB29
</name>

33494 <
desti
>
Fr
 
bs
</description>

33495 <
bOfft
>29</bitOffset>

33496 <
bWidth
>1</bitWidth>

33497 </
fld
>

33498 <
fld
>

33499 <
me
>
FB30
</name>

33500 <
desti
>
Fr
 
bs
</description>

33501 <
bOfft
>30</bitOffset>

33502 <
bWidth
>1</bitWidth>

33503 </
fld
>

33504 <
fld
>

33505 <
me
>
FB31
</name>

33506 <
desti
>
Fr
 
bs
</description>

33507 <
bOfft
>31</bitOffset>

33508 <
bWidth
>1</bitWidth>

33509 </
fld
>

33510 </
flds
>

33513 <
me
>
F5R2
</name>

33514 <
diyName
>
F5R2
</displayName>

33515 <
desti
>
Fr
 
bk
 5 2</description>

33516 <
addssOfft
>0x26C</addressOffset>

33517 <
size
>0x20</size>

33518 <
acss
>
ad
-
wre
</access>

33519 <
tVue
>0x00000000</resetValue>

33520 <
flds
>

33521 <
fld
>

33522 <
me
>
FB0
</name>

33523 <
desti
>
Fr
 
bs
</description>

33524 <
bOfft
>0</bitOffset>

33525 <
bWidth
>1</bitWidth>

33526 </
fld
>

33527 <
fld
>

33528 <
me
>
FB1
</name>

33529 <
desti
>
Fr
 
bs
</description>

33530 <
bOfft
>1</bitOffset>

33531 <
bWidth
>1</bitWidth>

33532 </
fld
>

33533 <
fld
>

33534 <
me
>
FB2
</name>

33535 <
desti
>
Fr
 
bs
</description>

33536 <
bOfft
>2</bitOffset>

33537 <
bWidth
>1</bitWidth>

33538 </
fld
>

33539 <
fld
>

33540 <
me
>
FB3
</name>

33541 <
desti
>
Fr
 
bs
</description>

33542 <
bOfft
>3</bitOffset>

33543 <
bWidth
>1</bitWidth>

33544 </
fld
>

33545 <
fld
>

33546 <
me
>
FB4
</name>

33547 <
desti
>
Fr
 
bs
</description>

33548 <
bOfft
>4</bitOffset>

33549 <
bWidth
>1</bitWidth>

33550 </
fld
>

33551 <
fld
>

33552 <
me
>
FB5
</name>

33553 <
desti
>
Fr
 
bs
</description>

33554 <
bOfft
>5</bitOffset>

33555 <
bWidth
>1</bitWidth>

33556 </
fld
>

33557 <
fld
>

33558 <
me
>
FB6
</name>

33559 <
desti
>
Fr
 
bs
</description>

33560 <
bOfft
>6</bitOffset>

33561 <
bWidth
>1</bitWidth>

33562 </
fld
>

33563 <
fld
>

33564 <
me
>
FB7
</name>

33565 <
desti
>
Fr
 
bs
</description>

33566 <
bOfft
>7</bitOffset>

33567 <
bWidth
>1</bitWidth>

33568 </
fld
>

33569 <
fld
>

33570 <
me
>
FB8
</name>

33571 <
desti
>
Fr
 
bs
</description>

33572 <
bOfft
>8</bitOffset>

33573 <
bWidth
>1</bitWidth>

33574 </
fld
>

33575 <
fld
>

33576 <
me
>
FB9
</name>

33577 <
desti
>
Fr
 
bs
</description>

33578 <
bOfft
>9</bitOffset>

33579 <
bWidth
>1</bitWidth>

33580 </
fld
>

33581 <
fld
>

33582 <
me
>
FB10
</name>

33583 <
desti
>
Fr
 
bs
</description>

33584 <
bOfft
>10</bitOffset>

33585 <
bWidth
>1</bitWidth>

33586 </
fld
>

33587 <
fld
>

33588 <
me
>
FB11
</name>

33589 <
desti
>
Fr
 
bs
</description>

33590 <
bOfft
>11</bitOffset>

33591 <
bWidth
>1</bitWidth>

33592 </
fld
>

33593 <
fld
>

33594 <
me
>
FB12
</name>

33595 <
desti
>
Fr
 
bs
</description>

33596 <
bOfft
>12</bitOffset>

33597 <
bWidth
>1</bitWidth>

33598 </
fld
>

33599 <
fld
>

33600 <
me
>
FB13
</name>

33601 <
desti
>
Fr
 
bs
</description>

33602 <
bOfft
>13</bitOffset>

33603 <
bWidth
>1</bitWidth>

33604 </
fld
>

33605 <
fld
>

33606 <
me
>
FB14
</name>

33607 <
desti
>
Fr
 
bs
</description>

33608 <
bOfft
>14</bitOffset>

33609 <
bWidth
>1</bitWidth>

33610 </
fld
>

33611 <
fld
>

33612 <
me
>
FB15
</name>

33613 <
desti
>
Fr
 
bs
</description>

33614 <
bOfft
>15</bitOffset>

33615 <
bWidth
>1</bitWidth>

33616 </
fld
>

33617 <
fld
>

33618 <
me
>
FB16
</name>

33619 <
desti
>
Fr
 
bs
</description>

33620 <
bOfft
>16</bitOffset>

33621 <
bWidth
>1</bitWidth>

33622 </
fld
>

33623 <
fld
>

33624 <
me
>
FB17
</name>

33625 <
desti
>
Fr
 
bs
</description>

33626 <
bOfft
>17</bitOffset>

33627 <
bWidth
>1</bitWidth>

33628 </
fld
>

33629 <
fld
>

33630 <
me
>
FB18
</name>

33631 <
desti
>
Fr
 
bs
</description>

33632 <
bOfft
>18</bitOffset>

33633 <
bWidth
>1</bitWidth>

33634 </
fld
>

33635 <
fld
>

33636 <
me
>
FB19
</name>

33637 <
desti
>
Fr
 
bs
</description>

33638 <
bOfft
>19</bitOffset>

33639 <
bWidth
>1</bitWidth>

33640 </
fld
>

33641 <
fld
>

33642 <
me
>
FB20
</name>

33643 <
desti
>
Fr
 
bs
</description>

33644 <
bOfft
>20</bitOffset>

33645 <
bWidth
>1</bitWidth>

33646 </
fld
>

33647 <
fld
>

33648 <
me
>
FB21
</name>

33649 <
desti
>
Fr
 
bs
</description>

33650 <
bOfft
>21</bitOffset>

33651 <
bWidth
>1</bitWidth>

33652 </
fld
>

33653 <
fld
>

33654 <
me
>
FB22
</name>

33655 <
desti
>
Fr
 
bs
</description>

33656 <
bOfft
>22</bitOffset>

33657 <
bWidth
>1</bitWidth>

33658 </
fld
>

33659 <
fld
>

33660 <
me
>
FB23
</name>

33661 <
desti
>
Fr
 
bs
</description>

33662 <
bOfft
>23</bitOffset>

33663 <
bWidth
>1</bitWidth>

33664 </
fld
>

33665 <
fld
>

33666 <
me
>
FB24
</name>

33667 <
desti
>
Fr
 
bs
</description>

33668 <
bOfft
>24</bitOffset>

33669 <
bWidth
>1</bitWidth>

33670 </
fld
>

33671 <
fld
>

33672 <
me
>
FB25
</name>

33673 <
desti
>
Fr
 
bs
</description>

33674 <
bOfft
>25</bitOffset>

33675 <
bWidth
>1</bitWidth>

33676 </
fld
>

33677 <
fld
>

33678 <
me
>
FB26
</name>

33679 <
desti
>
Fr
 
bs
</description>

33680 <
bOfft
>26</bitOffset>

33681 <
bWidth
>1</bitWidth>

33682 </
fld
>

33683 <
fld
>

33684 <
me
>
FB27
</name>

33685 <
desti
>
Fr
 
bs
</description>

33686 <
bOfft
>27</bitOffset>

33687 <
bWidth
>1</bitWidth>

33688 </
fld
>

33689 <
fld
>

33690 <
me
>
FB28
</name>

33691 <
desti
>
Fr
 
bs
</description>

33692 <
bOfft
>28</bitOffset>

33693 <
bWidth
>1</bitWidth>

33694 </
fld
>

33695 <
fld
>

33696 <
me
>
FB29
</name>

33697 <
desti
>
Fr
 
bs
</description>

33698 <
bOfft
>29</bitOffset>

33699 <
bWidth
>1</bitWidth>

33700 </
fld
>

33701 <
fld
>

33702 <
me
>
FB30
</name>

33703 <
desti
>
Fr
 
bs
</description>

33704 <
bOfft
>30</bitOffset>

33705 <
bWidth
>1</bitWidth>

33706 </
fld
>

33707 <
fld
>

33708 <
me
>
FB31
</name>

33709 <
desti
>
Fr
 
bs
</description>

33710 <
bOfft
>31</bitOffset>

33711 <
bWidth
>1</bitWidth>

33712 </
fld
>

33713 </
flds
>

33716 <
me
>
F6R1
</name>

33717 <
diyName
>
F6R1
</displayName>

33718 <
desti
>
Fr
 
bk
 6 1</description>

33719 <
addssOfft
>0x270</addressOffset>

33720 <
size
>0x20</size>

33721 <
acss
>
ad
-
wre
</access>

33722 <
tVue
>0x00000000</resetValue>

33723 <
flds
>

33724 <
fld
>

33725 <
me
>
FB0
</name>

33726 <
desti
>
Fr
 
bs
</description>

33727 <
bOfft
>0</bitOffset>

33728 <
bWidth
>1</bitWidth>

33729 </
fld
>

33730 <
fld
>

33731 <
me
>
FB1
</name>

33732 <
desti
>
Fr
 
bs
</description>

33733 <
bOfft
>1</bitOffset>

33734 <
bWidth
>1</bitWidth>

33735 </
fld
>

33736 <
fld
>

33737 <
me
>
FB2
</name>

33738 <
desti
>
Fr
 
bs
</description>

33739 <
bOfft
>2</bitOffset>

33740 <
bWidth
>1</bitWidth>

33741 </
fld
>

33742 <
fld
>

33743 <
me
>
FB3
</name>

33744 <
desti
>
Fr
 
bs
</description>

33745 <
bOfft
>3</bitOffset>

33746 <
bWidth
>1</bitWidth>

33747 </
fld
>

33748 <
fld
>

33749 <
me
>
FB4
</name>

33750 <
desti
>
Fr
 
bs
</description>

33751 <
bOfft
>4</bitOffset>

33752 <
bWidth
>1</bitWidth>

33753 </
fld
>

33754 <
fld
>

33755 <
me
>
FB5
</name>

33756 <
desti
>
Fr
 
bs
</description>

33757 <
bOfft
>5</bitOffset>

33758 <
bWidth
>1</bitWidth>

33759 </
fld
>

33760 <
fld
>

33761 <
me
>
FB6
</name>

33762 <
desti
>
Fr
 
bs
</description>

33763 <
bOfft
>6</bitOffset>

33764 <
bWidth
>1</bitWidth>

33765 </
fld
>

33766 <
fld
>

33767 <
me
>
FB7
</name>

33768 <
desti
>
Fr
 
bs
</description>

33769 <
bOfft
>7</bitOffset>

33770 <
bWidth
>1</bitWidth>

33771 </
fld
>

33772 <
fld
>

33773 <
me
>
FB8
</name>

33774 <
desti
>
Fr
 
bs
</description>

33775 <
bOfft
>8</bitOffset>

33776 <
bWidth
>1</bitWidth>

33777 </
fld
>

33778 <
fld
>

33779 <
me
>
FB9
</name>

33780 <
desti
>
Fr
 
bs
</description>

33781 <
bOfft
>9</bitOffset>

33782 <
bWidth
>1</bitWidth>

33783 </
fld
>

33784 <
fld
>

33785 <
me
>
FB10
</name>

33786 <
desti
>
Fr
 
bs
</description>

33787 <
bOfft
>10</bitOffset>

33788 <
bWidth
>1</bitWidth>

33789 </
fld
>

33790 <
fld
>

33791 <
me
>
FB11
</name>

33792 <
desti
>
Fr
 
bs
</description>

33793 <
bOfft
>11</bitOffset>

33794 <
bWidth
>1</bitWidth>

33795 </
fld
>

33796 <
fld
>

33797 <
me
>
FB12
</name>

33798 <
desti
>
Fr
 
bs
</description>

33799 <
bOfft
>12</bitOffset>

33800 <
bWidth
>1</bitWidth>

33801 </
fld
>

33802 <
fld
>

33803 <
me
>
FB13
</name>

33804 <
desti
>
Fr
 
bs
</description>

33805 <
bOfft
>13</bitOffset>

33806 <
bWidth
>1</bitWidth>

33807 </
fld
>

33808 <
fld
>

33809 <
me
>
FB14
</name>

33810 <
desti
>
Fr
 
bs
</description>

33811 <
bOfft
>14</bitOffset>

33812 <
bWidth
>1</bitWidth>

33813 </
fld
>

33814 <
fld
>

33815 <
me
>
FB15
</name>

33816 <
desti
>
Fr
 
bs
</description>

33817 <
bOfft
>15</bitOffset>

33818 <
bWidth
>1</bitWidth>

33819 </
fld
>

33820 <
fld
>

33821 <
me
>
FB16
</name>

33822 <
desti
>
Fr
 
bs
</description>

33823 <
bOfft
>16</bitOffset>

33824 <
bWidth
>1</bitWidth>

33825 </
fld
>

33826 <
fld
>

33827 <
me
>
FB17
</name>

33828 <
desti
>
Fr
 
bs
</description>

33829 <
bOfft
>17</bitOffset>

33830 <
bWidth
>1</bitWidth>

33831 </
fld
>

33832 <
fld
>

33833 <
me
>
FB18
</name>

33834 <
desti
>
Fr
 
bs
</description>

33835 <
bOfft
>18</bitOffset>

33836 <
bWidth
>1</bitWidth>

33837 </
fld
>

33838 <
fld
>

33839 <
me
>
FB19
</name>

33840 <
desti
>
Fr
 
bs
</description>

33841 <
bOfft
>19</bitOffset>

33842 <
bWidth
>1</bitWidth>

33843 </
fld
>

33844 <
fld
>

33845 <
me
>
FB20
</name>

33846 <
desti
>
Fr
 
bs
</description>

33847 <
bOfft
>20</bitOffset>

33848 <
bWidth
>1</bitWidth>

33849 </
fld
>

33850 <
fld
>

33851 <
me
>
FB21
</name>

33852 <
desti
>
Fr
 
bs
</description>

33853 <
bOfft
>21</bitOffset>

33854 <
bWidth
>1</bitWidth>

33855 </
fld
>

33856 <
fld
>

33857 <
me
>
FB22
</name>

33858 <
desti
>
Fr
 
bs
</description>

33859 <
bOfft
>22</bitOffset>

33860 <
bWidth
>1</bitWidth>

33861 </
fld
>

33862 <
fld
>

33863 <
me
>
FB23
</name>

33864 <
desti
>
Fr
 
bs
</description>

33865 <
bOfft
>23</bitOffset>

33866 <
bWidth
>1</bitWidth>

33867 </
fld
>

33868 <
fld
>

33869 <
me
>
FB24
</name>

33870 <
desti
>
Fr
 
bs
</description>

33871 <
bOfft
>24</bitOffset>

33872 <
bWidth
>1</bitWidth>

33873 </
fld
>

33874 <
fld
>

33875 <
me
>
FB25
</name>

33876 <
desti
>
Fr
 
bs
</description>

33877 <
bOfft
>25</bitOffset>

33878 <
bWidth
>1</bitWidth>

33879 </
fld
>

33880 <
fld
>

33881 <
me
>
FB26
</name>

33882 <
desti
>
Fr
 
bs
</description>

33883 <
bOfft
>26</bitOffset>

33884 <
bWidth
>1</bitWidth>

33885 </
fld
>

33886 <
fld
>

33887 <
me
>
FB27
</name>

33888 <
desti
>
Fr
 
bs
</description>

33889 <
bOfft
>27</bitOffset>

33890 <
bWidth
>1</bitWidth>

33891 </
fld
>

33892 <
fld
>

33893 <
me
>
FB28
</name>

33894 <
desti
>
Fr
 
bs
</description>

33895 <
bOfft
>28</bitOffset>

33896 <
bWidth
>1</bitWidth>

33897 </
fld
>

33898 <
fld
>

33899 <
me
>
FB29
</name>

33900 <
desti
>
Fr
 
bs
</description>

33901 <
bOfft
>29</bitOffset>

33902 <
bWidth
>1</bitWidth>

33903 </
fld
>

33904 <
fld
>

33905 <
me
>
FB30
</name>

33906 <
desti
>
Fr
 
bs
</description>

33907 <
bOfft
>30</bitOffset>

33908 <
bWidth
>1</bitWidth>

33909 </
fld
>

33910 <
fld
>

33911 <
me
>
FB31
</name>

33912 <
desti
>
Fr
 
bs
</description>

33913 <
bOfft
>31</bitOffset>

33914 <
bWidth
>1</bitWidth>

33915 </
fld
>

33916 </
flds
>

33919 <
me
>
F6R2
</name>

33920 <
diyName
>
F6R2
</displayName>

33921 <
desti
>
Fr
 
bk
 6 2</description>

33922 <
addssOfft
>0x274</addressOffset>

33923 <
size
>0x20</size>

33924 <
acss
>
ad
-
wre
</access>

33925 <
tVue
>0x00000000</resetValue>

33926 <
flds
>

33927 <
fld
>

33928 <
me
>
FB0
</name>

33929 <
desti
>
Fr
 
bs
</description>

33930 <
bOfft
>0</bitOffset>

33931 <
bWidth
>1</bitWidth>

33932 </
fld
>

33933 <
fld
>

33934 <
me
>
FB1
</name>

33935 <
desti
>
Fr
 
bs
</description>

33936 <
bOfft
>1</bitOffset>

33937 <
bWidth
>1</bitWidth>

33938 </
fld
>

33939 <
fld
>

33940 <
me
>
FB2
</name>

33941 <
desti
>
Fr
 
bs
</description>

33942 <
bOfft
>2</bitOffset>

33943 <
bWidth
>1</bitWidth>

33944 </
fld
>

33945 <
fld
>

33946 <
me
>
FB3
</name>

33947 <
desti
>
Fr
 
bs
</description>

33948 <
bOfft
>3</bitOffset>

33949 <
bWidth
>1</bitWidth>

33950 </
fld
>

33951 <
fld
>

33952 <
me
>
FB4
</name>

33953 <
desti
>
Fr
 
bs
</description>

33954 <
bOfft
>4</bitOffset>

33955 <
bWidth
>1</bitWidth>

33956 </
fld
>

33957 <
fld
>

33958 <
me
>
FB5
</name>

33959 <
desti
>
Fr
 
bs
</description>

33960 <
bOfft
>5</bitOffset>

33961 <
bWidth
>1</bitWidth>

33962 </
fld
>

33963 <
fld
>

33964 <
me
>
FB6
</name>

33965 <
desti
>
Fr
 
bs
</description>

33966 <
bOfft
>6</bitOffset>

33967 <
bWidth
>1</bitWidth>

33968 </
fld
>

33969 <
fld
>

33970 <
me
>
FB7
</name>

33971 <
desti
>
Fr
 
bs
</description>

33972 <
bOfft
>7</bitOffset>

33973 <
bWidth
>1</bitWidth>

33974 </
fld
>

33975 <
fld
>

33976 <
me
>
FB8
</name>

33977 <
desti
>
Fr
 
bs
</description>

33978 <
bOfft
>8</bitOffset>

33979 <
bWidth
>1</bitWidth>

33980 </
fld
>

33981 <
fld
>

33982 <
me
>
FB9
</name>

33983 <
desti
>
Fr
 
bs
</description>

33984 <
bOfft
>9</bitOffset>

33985 <
bWidth
>1</bitWidth>

33986 </
fld
>

33987 <
fld
>

33988 <
me
>
FB10
</name>

33989 <
desti
>
Fr
 
bs
</description>

33990 <
bOfft
>10</bitOffset>

33991 <
bWidth
>1</bitWidth>

33992 </
fld
>

33993 <
fld
>

33994 <
me
>
FB11
</name>

33995 <
desti
>
Fr
 
bs
</description>

33996 <
bOfft
>11</bitOffset>

33997 <
bWidth
>1</bitWidth>

33998 </
fld
>

33999 <
fld
>

34000 <
me
>
FB12
</name>

34001 <
desti
>
Fr
 
bs
</description>

34002 <
bOfft
>12</bitOffset>

34003 <
bWidth
>1</bitWidth>

34004 </
fld
>

34005 <
fld
>

34006 <
me
>
FB13
</name>

34007 <
desti
>
Fr
 
bs
</description>

34008 <
bOfft
>13</bitOffset>

34009 <
bWidth
>1</bitWidth>

34010 </
fld
>

34011 <
fld
>

34012 <
me
>
FB14
</name>

34013 <
desti
>
Fr
 
bs
</description>

34014 <
bOfft
>14</bitOffset>

34015 <
bWidth
>1</bitWidth>

34016 </
fld
>

34017 <
fld
>

34018 <
me
>
FB15
</name>

34019 <
desti
>
Fr
 
bs
</description>

34020 <
bOfft
>15</bitOffset>

34021 <
bWidth
>1</bitWidth>

34022 </
fld
>

34023 <
fld
>

34024 <
me
>
FB16
</name>

34025 <
desti
>
Fr
 
bs
</description>

34026 <
bOfft
>16</bitOffset>

34027 <
bWidth
>1</bitWidth>

34028 </
fld
>

34029 <
fld
>

34030 <
me
>
FB17
</name>

34031 <
desti
>
Fr
 
bs
</description>

34032 <
bOfft
>17</bitOffset>

34033 <
bWidth
>1</bitWidth>

34034 </
fld
>

34035 <
fld
>

34036 <
me
>
FB18
</name>

34037 <
desti
>
Fr
 
bs
</description>

34038 <
bOfft
>18</bitOffset>

34039 <
bWidth
>1</bitWidth>

34040 </
fld
>

34041 <
fld
>

34042 <
me
>
FB19
</name>

34043 <
desti
>
Fr
 
bs
</description>

34044 <
bOfft
>19</bitOffset>

34045 <
bWidth
>1</bitWidth>

34046 </
fld
>

34047 <
fld
>

34048 <
me
>
FB20
</name>

34049 <
desti
>
Fr
 
bs
</description>

34050 <
bOfft
>20</bitOffset>

34051 <
bWidth
>1</bitWidth>

34052 </
fld
>

34053 <
fld
>

34054 <
me
>
FB21
</name>

34055 <
desti
>
Fr
 
bs
</description>

34056 <
bOfft
>21</bitOffset>

34057 <
bWidth
>1</bitWidth>

34058 </
fld
>

34059 <
fld
>

34060 <
me
>
FB22
</name>

34061 <
desti
>
Fr
 
bs
</description>

34062 <
bOfft
>22</bitOffset>

34063 <
bWidth
>1</bitWidth>

34064 </
fld
>

34065 <
fld
>

34066 <
me
>
FB23
</name>

34067 <
desti
>
Fr
 
bs
</description>

34068 <
bOfft
>23</bitOffset>

34069 <
bWidth
>1</bitWidth>

34070 </
fld
>

34071 <
fld
>

34072 <
me
>
FB24
</name>

34073 <
desti
>
Fr
 
bs
</description>

34074 <
bOfft
>24</bitOffset>

34075 <
bWidth
>1</bitWidth>

34076 </
fld
>

34077 <
fld
>

34078 <
me
>
FB25
</name>

34079 <
desti
>
Fr
 
bs
</description>

34080 <
bOfft
>25</bitOffset>

34081 <
bWidth
>1</bitWidth>

34082 </
fld
>

34083 <
fld
>

34084 <
me
>
FB26
</name>

34085 <
desti
>
Fr
 
bs
</description>

34086 <
bOfft
>26</bitOffset>

34087 <
bWidth
>1</bitWidth>

34088 </
fld
>

34089 <
fld
>

34090 <
me
>
FB27
</name>

34091 <
desti
>
Fr
 
bs
</description>

34092 <
bOfft
>27</bitOffset>

34093 <
bWidth
>1</bitWidth>

34094 </
fld
>

34095 <
fld
>

34096 <
me
>
FB28
</name>

34097 <
desti
>
Fr
 
bs
</description>

34098 <
bOfft
>28</bitOffset>

34099 <
bWidth
>1</bitWidth>

34100 </
fld
>

34101 <
fld
>

34102 <
me
>
FB29
</name>

34103 <
desti
>
Fr
 
bs
</description>

34104 <
bOfft
>29</bitOffset>

34105 <
bWidth
>1</bitWidth>

34106 </
fld
>

34107 <
fld
>

34108 <
me
>
FB30
</name>

34109 <
desti
>
Fr
 
bs
</description>

34110 <
bOfft
>30</bitOffset>

34111 <
bWidth
>1</bitWidth>

34112 </
fld
>

34113 <
fld
>

34114 <
me
>
FB31
</name>

34115 <
desti
>
Fr
 
bs
</description>

34116 <
bOfft
>31</bitOffset>

34117 <
bWidth
>1</bitWidth>

34118 </
fld
>

34119 </
flds
>

34123 <
me
>
F7R1
</name>

34124 <
diyName
>
F7R1
</displayName>

34125 <
desti
>
Fr
 
bk
 7 1</description>

34126 <
addssOfft
>0x278</addressOffset>

34127 <
size
>0x20</size>

34128 <
acss
>
ad
-
wre
</access>

34129 <
tVue
>0x00000000</resetValue>

34130 <
flds
>

34131 <
fld
>

34132 <
me
>
FB0
</name>

34133 <
desti
>
Fr
 
bs
</description>

34134 <
bOfft
>0</bitOffset>

34135 <
bWidth
>1</bitWidth>

34136 </
fld
>

34137 <
fld
>

34138 <
me
>
FB1
</name>

34139 <
desti
>
Fr
 
bs
</description>

34140 <
bOfft
>1</bitOffset>

34141 <
bWidth
>1</bitWidth>

34142 </
fld
>

34143 <
fld
>

34144 <
me
>
FB2
</name>

34145 <
desti
>
Fr
 
bs
</description>

34146 <
bOfft
>2</bitOffset>

34147 <
bWidth
>1</bitWidth>

34148 </
fld
>

34149 <
fld
>

34150 <
me
>
FB3
</name>

34151 <
desti
>
Fr
 
bs
</description>

34152 <
bOfft
>3</bitOffset>

34153 <
bWidth
>1</bitWidth>

34154 </
fld
>

34155 <
fld
>

34156 <
me
>
FB4
</name>

34157 <
desti
>
Fr
 
bs
</description>

34158 <
bOfft
>4</bitOffset>

34159 <
bWidth
>1</bitWidth>

34160 </
fld
>

34161 <
fld
>

34162 <
me
>
FB5
</name>

34163 <
desti
>
Fr
 
bs
</description>

34164 <
bOfft
>5</bitOffset>

34165 <
bWidth
>1</bitWidth>

34166 </
fld
>

34167 <
fld
>

34168 <
me
>
FB6
</name>

34169 <
desti
>
Fr
 
bs
</description>

34170 <
bOfft
>6</bitOffset>

34171 <
bWidth
>1</bitWidth>

34172 </
fld
>

34173 <
fld
>

34174 <
me
>
FB7
</name>

34175 <
desti
>
Fr
 
bs
</description>

34176 <
bOfft
>7</bitOffset>

34177 <
bWidth
>1</bitWidth>

34178 </
fld
>

34179 <
fld
>

34180 <
me
>
FB8
</name>

34181 <
desti
>
Fr
 
bs
</description>

34182 <
bOfft
>8</bitOffset>

34183 <
bWidth
>1</bitWidth>

34184 </
fld
>

34185 <
fld
>

34186 <
me
>
FB9
</name>

34187 <
desti
>
Fr
 
bs
</description>

34188 <
bOfft
>9</bitOffset>

34189 <
bWidth
>1</bitWidth>

34190 </
fld
>

34191 <
fld
>

34192 <
me
>
FB10
</name>

34193 <
desti
>
Fr
 
bs
</description>

34194 <
bOfft
>10</bitOffset>

34195 <
bWidth
>1</bitWidth>

34196 </
fld
>

34197 <
fld
>

34198 <
me
>
FB11
</name>

34199 <
desti
>
Fr
 
bs
</description>

34200 <
bOfft
>11</bitOffset>

34201 <
bWidth
>1</bitWidth>

34202 </
fld
>

34203 <
fld
>

34204 <
me
>
FB12
</name>

34205 <
desti
>
Fr
 
bs
</description>

34206 <
bOfft
>12</bitOffset>

34207 <
bWidth
>1</bitWidth>

34208 </
fld
>

34209 <
fld
>

34210 <
me
>
FB13
</name>

34211 <
desti
>
Fr
 
bs
</description>

34212 <
bOfft
>13</bitOffset>

34213 <
bWidth
>1</bitWidth>

34214 </
fld
>

34215 <
fld
>

34216 <
me
>
FB14
</name>

34217 <
desti
>
Fr
 
bs
</description>

34218 <
bOfft
>14</bitOffset>

34219 <
bWidth
>1</bitWidth>

34220 </
fld
>

34221 <
fld
>

34222 <
me
>
FB15
</name>

34223 <
desti
>
Fr
 
bs
</description>

34224 <
bOfft
>15</bitOffset>

34225 <
bWidth
>1</bitWidth>

34226 </
fld
>

34227 <
fld
>

34228 <
me
>
FB16
</name>

34229 <
desti
>
Fr
 
bs
</description>

34230 <
bOfft
>16</bitOffset>

34231 <
bWidth
>1</bitWidth>

34232 </
fld
>

34233 <
fld
>

34234 <
me
>
FB17
</name>

34235 <
desti
>
Fr
 
bs
</description>

34236 <
bOfft
>17</bitOffset>

34237 <
bWidth
>1</bitWidth>

34238 </
fld
>

34239 <
fld
>

34240 <
me
>
FB18
</name>

34241 <
desti
>
Fr
 
bs
</description>

34242 <
bOfft
>18</bitOffset>

34243 <
bWidth
>1</bitWidth>

34244 </
fld
>

34245 <
fld
>

34246 <
me
>
FB19
</name>

34247 <
desti
>
Fr
 
bs
</description>

34248 <
bOfft
>19</bitOffset>

34249 <
bWidth
>1</bitWidth>

34250 </
fld
>

34251 <
fld
>

34252 <
me
>
FB20
</name>

34253 <
desti
>
Fr
 
bs
</description>

34254 <
bOfft
>20</bitOffset>

34255 <
bWidth
>1</bitWidth>

34256 </
fld
>

34257 <
fld
>

34258 <
me
>
FB21
</name>

34259 <
desti
>
Fr
 
bs
</description>

34260 <
bOfft
>21</bitOffset>

34261 <
bWidth
>1</bitWidth>

34262 </
fld
>

34263 <
fld
>

34264 <
me
>
FB22
</name>

34265 <
desti
>
Fr
 
bs
</description>

34266 <
bOfft
>22</bitOffset>

34267 <
bWidth
>1</bitWidth>

34268 </
fld
>

34269 <
fld
>

34270 <
me
>
FB23
</name>

34271 <
desti
>
Fr
 
bs
</description>

34272 <
bOfft
>23</bitOffset>

34273 <
bWidth
>1</bitWidth>

34274 </
fld
>

34275 <
fld
>

34276 <
me
>
FB24
</name>

34277 <
desti
>
Fr
 
bs
</description>

34278 <
bOfft
>24</bitOffset>

34279 <
bWidth
>1</bitWidth>

34280 </
fld
>

34281 <
fld
>

34282 <
me
>
FB25
</name>

34283 <
desti
>
Fr
 
bs
</description>

34284 <
bOfft
>25</bitOffset>

34285 <
bWidth
>1</bitWidth>

34286 </
fld
>

34287 <
fld
>

34288 <
me
>
FB26
</name>

34289 <
desti
>
Fr
 
bs
</description>

34290 <
bOfft
>26</bitOffset>

34291 <
bWidth
>1</bitWidth>

34292 </
fld
>

34293 <
fld
>

34294 <
me
>
FB27
</name>

34295 <
desti
>
Fr
 
bs
</description>

34296 <
bOfft
>27</bitOffset>

34297 <
bWidth
>1</bitWidth>

34298 </
fld
>

34299 <
fld
>

34300 <
me
>
FB28
</name>

34301 <
desti
>
Fr
 
bs
</description>

34302 <
bOfft
>28</bitOffset>

34303 <
bWidth
>1</bitWidth>

34304 </
fld
>

34305 <
fld
>

34306 <
me
>
FB29
</name>

34307 <
desti
>
Fr
 
bs
</description>

34308 <
bOfft
>29</bitOffset>

34309 <
bWidth
>1</bitWidth>

34310 </
fld
>

34311 <
fld
>

34312 <
me
>
FB30
</name>

34313 <
desti
>
Fr
 
bs
</description>

34314 <
bOfft
>30</bitOffset>

34315 <
bWidth
>1</bitWidth>

34316 </
fld
>

34317 <
fld
>

34318 <
me
>
FB31
</name>

34319 <
desti
>
Fr
 
bs
</description>

34320 <
bOfft
>31</bitOffset>

34321 <
bWidth
>1</bitWidth>

34322 </
fld
>

34323 </
flds
>

34326 <
me
>
F7R2
</name>

34327 <
diyName
>
F7R2
</displayName>

34328 <
desti
>
Fr
 
bk
 7 2</description>

34329 <
addssOfft
>0x27C</addressOffset>

34330 <
size
>0x20</size>

34331 <
acss
>
ad
-
wre
</access>

34332 <
tVue
>0x00000000</resetValue>

34333 <
flds
>

34334 <
fld
>

34335 <
me
>
FB0
</name>

34336 <
desti
>
Fr
 
bs
</description>

34337 <
bOfft
>0</bitOffset>

34338 <
bWidth
>1</bitWidth>

34339 </
fld
>

34340 <
fld
>

34341 <
me
>
FB1
</name>

34342 <
desti
>
Fr
 
bs
</description>

34343 <
bOfft
>1</bitOffset>

34344 <
bWidth
>1</bitWidth>

34345 </
fld
>

34346 <
fld
>

34347 <
me
>
FB2
</name>

34348 <
desti
>
Fr
 
bs
</description>

34349 <
bOfft
>2</bitOffset>

34350 <
bWidth
>1</bitWidth>

34351 </
fld
>

34352 <
fld
>

34353 <
me
>
FB3
</name>

34354 <
desti
>
Fr
 
bs
</description>

34355 <
bOfft
>3</bitOffset>

34356 <
bWidth
>1</bitWidth>

34357 </
fld
>

34358 <
fld
>

34359 <
me
>
FB4
</name>

34360 <
desti
>
Fr
 
bs
</description>

34361 <
bOfft
>4</bitOffset>

34362 <
bWidth
>1</bitWidth>

34363 </
fld
>

34364 <
fld
>

34365 <
me
>
FB5
</name>

34366 <
desti
>
Fr
 
bs
</description>

34367 <
bOfft
>5</bitOffset>

34368 <
bWidth
>1</bitWidth>

34369 </
fld
>

34370 <
fld
>

34371 <
me
>
FB6
</name>

34372 <
desti
>
Fr
 
bs
</description>

34373 <
bOfft
>6</bitOffset>

34374 <
bWidth
>1</bitWidth>

34375 </
fld
>

34376 <
fld
>

34377 <
me
>
FB7
</name>

34378 <
desti
>
Fr
 
bs
</description>

34379 <
bOfft
>7</bitOffset>

34380 <
bWidth
>1</bitWidth>

34381 </
fld
>

34382 <
fld
>

34383 <
me
>
FB8
</name>

34384 <
desti
>
Fr
 
bs
</description>

34385 <
bOfft
>8</bitOffset>

34386 <
bWidth
>1</bitWidth>

34387 </
fld
>

34388 <
fld
>

34389 <
me
>
FB9
</name>

34390 <
desti
>
Fr
 
bs
</description>

34391 <
bOfft
>9</bitOffset>

34392 <
bWidth
>1</bitWidth>

34393 </
fld
>

34394 <
fld
>

34395 <
me
>
FB10
</name>

34396 <
desti
>
Fr
 
bs
</description>

34397 <
bOfft
>10</bitOffset>

34398 <
bWidth
>1</bitWidth>

34399 </
fld
>

34400 <
fld
>

34401 <
me
>
FB11
</name>

34402 <
desti
>
Fr
 
bs
</description>

34403 <
bOfft
>11</bitOffset>

34404 <
bWidth
>1</bitWidth>

34405 </
fld
>

34406 <
fld
>

34407 <
me
>
FB12
</name>

34408 <
desti
>
Fr
 
bs
</description>

34409 <
bOfft
>12</bitOffset>

34410 <
bWidth
>1</bitWidth>

34411 </
fld
>

34412 <
fld
>

34413 <
me
>
FB13
</name>

34414 <
desti
>
Fr
 
bs
</description>

34415 <
bOfft
>13</bitOffset>

34416 <
bWidth
>1</bitWidth>

34417 </
fld
>

34418 <
fld
>

34419 <
me
>
FB14
</name>

34420 <
desti
>
Fr
 
bs
</description>

34421 <
bOfft
>14</bitOffset>

34422 <
bWidth
>1</bitWidth>

34423 </
fld
>

34424 <
fld
>

34425 <
me
>
FB15
</name>

34426 <
desti
>
Fr
 
bs
</description>

34427 <
bOfft
>15</bitOffset>

34428 <
bWidth
>1</bitWidth>

34429 </
fld
>

34430 <
fld
>

34431 <
me
>
FB16
</name>

34432 <
desti
>
Fr
 
bs
</description>

34433 <
bOfft
>16</bitOffset>

34434 <
bWidth
>1</bitWidth>

34435 </
fld
>

34436 <
fld
>

34437 <
me
>
FB17
</name>

34438 <
desti
>
Fr
 
bs
</description>

34439 <
bOfft
>17</bitOffset>

34440 <
bWidth
>1</bitWidth>

34441 </
fld
>

34442 <
fld
>

34443 <
me
>
FB18
</name>

34444 <
desti
>
Fr
 
bs
</description>

34445 <
bOfft
>18</bitOffset>

34446 <
bWidth
>1</bitWidth>

34447 </
fld
>

34448 <
fld
>

34449 <
me
>
FB19
</name>

34450 <
desti
>
Fr
 
bs
</description>

34451 <
bOfft
>19</bitOffset>

34452 <
bWidth
>1</bitWidth>

34453 </
fld
>

34454 <
fld
>

34455 <
me
>
FB20
</name>

34456 <
desti
>
Fr
 
bs
</description>

34457 <
bOfft
>20</bitOffset>

34458 <
bWidth
>1</bitWidth>

34459 </
fld
>

34460 <
fld
>

34461 <
me
>
FB21
</name>

34462 <
desti
>
Fr
 
bs
</description>

34463 <
bOfft
>21</bitOffset>

34464 <
bWidth
>1</bitWidth>

34465 </
fld
>

34466 <
fld
>

34467 <
me
>
FB22
</name>

34468 <
desti
>
Fr
 
bs
</description>

34469 <
bOfft
>22</bitOffset>

34470 <
bWidth
>1</bitWidth>

34471 </
fld
>

34472 <
fld
>

34473 <
me
>
FB23
</name>

34474 <
desti
>
Fr
 
bs
</description>

34475 <
bOfft
>23</bitOffset>

34476 <
bWidth
>1</bitWidth>

34477 </
fld
>

34478 <
fld
>

34479 <
me
>
FB24
</name>

34480 <
desti
>
Fr
 
bs
</description>

34481 <
bOfft
>24</bitOffset>

34482 <
bWidth
>1</bitWidth>

34483 </
fld
>

34484 <
fld
>

34485 <
me
>
FB25
</name>

34486 <
desti
>
Fr
 
bs
</description>

34487 <
bOfft
>25</bitOffset>

34488 <
bWidth
>1</bitWidth>

34489 </
fld
>

34490 <
fld
>

34491 <
me
>
FB26
</name>

34492 <
desti
>
Fr
 
bs
</description>

34493 <
bOfft
>26</bitOffset>

34494 <
bWidth
>1</bitWidth>

34495 </
fld
>

34496 <
fld
>

34497 <
me
>
FB27
</name>

34498 <
desti
>
Fr
 
bs
</description>

34499 <
bOfft
>27</bitOffset>

34500 <
bWidth
>1</bitWidth>

34501 </
fld
>

34502 <
fld
>

34503 <
me
>
FB28
</name>

34504 <
desti
>
Fr
 
bs
</description>

34505 <
bOfft
>28</bitOffset>

34506 <
bWidth
>1</bitWidth>

34507 </
fld
>

34508 <
fld
>

34509 <
me
>
FB29
</name>

34510 <
desti
>
Fr
 
bs
</description>

34511 <
bOfft
>29</bitOffset>

34512 <
bWidth
>1</bitWidth>

34513 </
fld
>

34514 <
fld
>

34515 <
me
>
FB30
</name>

34516 <
desti
>
Fr
 
bs
</description>

34517 <
bOfft
>30</bitOffset>

34518 <
bWidth
>1</bitWidth>

34519 </
fld
>

34520 <
fld
>

34521 <
me
>
FB31
</name>

34522 <
desti
>
Fr
 
bs
</description>

34523 <
bOfft
>31</bitOffset>

34524 <
bWidth
>1</bitWidth>

34525 </
fld
>

34526 </
flds
>

34529 <
me
>
F8R1
</name>

34530 <
diyName
>
F8R1
</displayName>

34531 <
desti
>
Fr
 
bk
 8 1</description>

34532 <
addssOfft
>0x280</addressOffset>

34533 <
size
>0x20</size>

34534 <
acss
>
ad
-
wre
</access>

34535 <
tVue
>0x00000000</resetValue>

34536 <
flds
>

34537 <
fld
>

34538 <
me
>
FB0
</name>

34539 <
desti
>
Fr
 
bs
</description>

34540 <
bOfft
>0</bitOffset>

34541 <
bWidth
>1</bitWidth>

34542 </
fld
>

34543 <
fld
>

34544 <
me
>
FB1
</name>

34545 <
desti
>
Fr
 
bs
</description>

34546 <
bOfft
>1</bitOffset>

34547 <
bWidth
>1</bitWidth>

34548 </
fld
>

34549 <
fld
>

34550 <
me
>
FB2
</name>

34551 <
desti
>
Fr
 
bs
</description>

34552 <
bOfft
>2</bitOffset>

34553 <
bWidth
>1</bitWidth>

34554 </
fld
>

34555 <
fld
>

34556 <
me
>
FB3
</name>

34557 <
desti
>
Fr
 
bs
</description>

34558 <
bOfft
>3</bitOffset>

34559 <
bWidth
>1</bitWidth>

34560 </
fld
>

34561 <
fld
>

34562 <
me
>
FB4
</name>

34563 <
desti
>
Fr
 
bs
</description>

34564 <
bOfft
>4</bitOffset>

34565 <
bWidth
>1</bitWidth>

34566 </
fld
>

34567 <
fld
>

34568 <
me
>
FB5
</name>

34569 <
desti
>
Fr
 
bs
</description>

34570 <
bOfft
>5</bitOffset>

34571 <
bWidth
>1</bitWidth>

34572 </
fld
>

34573 <
fld
>

34574 <
me
>
FB6
</name>

34575 <
desti
>
Fr
 
bs
</description>

34576 <
bOfft
>6</bitOffset>

34577 <
bWidth
>1</bitWidth>

34578 </
fld
>

34579 <
fld
>

34580 <
me
>
FB7
</name>

34581 <
desti
>
Fr
 
bs
</description>

34582 <
bOfft
>7</bitOffset>

34583 <
bWidth
>1</bitWidth>

34584 </
fld
>

34585 <
fld
>

34586 <
me
>
FB8
</name>

34587 <
desti
>
Fr
 
bs
</description>

34588 <
bOfft
>8</bitOffset>

34589 <
bWidth
>1</bitWidth>

34590 </
fld
>

34591 <
fld
>

34592 <
me
>
FB9
</name>

34593 <
desti
>
Fr
 
bs
</description>

34594 <
bOfft
>9</bitOffset>

34595 <
bWidth
>1</bitWidth>

34596 </
fld
>

34597 <
fld
>

34598 <
me
>
FB10
</name>

34599 <
desti
>
Fr
 
bs
</description>

34600 <
bOfft
>10</bitOffset>

34601 <
bWidth
>1</bitWidth>

34602 </
fld
>

34603 <
fld
>

34604 <
me
>
FB11
</name>

34605 <
desti
>
Fr
 
bs
</description>

34606 <
bOfft
>11</bitOffset>

34607 <
bWidth
>1</bitWidth>

34608 </
fld
>

34609 <
fld
>

34610 <
me
>
FB12
</name>

34611 <
desti
>
Fr
 
bs
</description>

34612 <
bOfft
>12</bitOffset>

34613 <
bWidth
>1</bitWidth>

34614 </
fld
>

34615 <
fld
>

34616 <
me
>
FB13
</name>

34617 <
desti
>
Fr
 
bs
</description>

34618 <
bOfft
>13</bitOffset>

34619 <
bWidth
>1</bitWidth>

34620 </
fld
>

34621 <
fld
>

34622 <
me
>
FB14
</name>

34623 <
desti
>
Fr
 
bs
</description>

34624 <
bOfft
>14</bitOffset>

34625 <
bWidth
>1</bitWidth>

34626 </
fld
>

34627 <
fld
>

34628 <
me
>
FB15
</name>

34629 <
desti
>
Fr
 
bs
</description>

34630 <
bOfft
>15</bitOffset>

34631 <
bWidth
>1</bitWidth>

34632 </
fld
>

34633 <
fld
>

34634 <
me
>
FB16
</name>

34635 <
desti
>
Fr
 
bs
</description>

34636 <
bOfft
>16</bitOffset>

34637 <
bWidth
>1</bitWidth>

34638 </
fld
>

34639 <
fld
>

34640 <
me
>
FB17
</name>

34641 <
desti
>
Fr
 
bs
</description>

34642 <
bOfft
>17</bitOffset>

34643 <
bWidth
>1</bitWidth>

34644 </
fld
>

34645 <
fld
>

34646 <
me
>
FB18
</name>

34647 <
desti
>
Fr
 
bs
</description>

34648 <
bOfft
>18</bitOffset>

34649 <
bWidth
>1</bitWidth>

34650 </
fld
>

34651 <
fld
>

34652 <
me
>
FB19
</name>

34653 <
desti
>
Fr
 
bs
</description>

34654 <
bOfft
>19</bitOffset>

34655 <
bWidth
>1</bitWidth>

34656 </
fld
>

34657 <
fld
>

34658 <
me
>
FB20
</name>

34659 <
desti
>
Fr
 
bs
</description>

34660 <
bOfft
>20</bitOffset>

34661 <
bWidth
>1</bitWidth>

34662 </
fld
>

34663 <
fld
>

34664 <
me
>
FB21
</name>

34665 <
desti
>
Fr
 
bs
</description>

34666 <
bOfft
>21</bitOffset>

34667 <
bWidth
>1</bitWidth>

34668 </
fld
>

34669 <
fld
>

34670 <
me
>
FB22
</name>

34671 <
desti
>
Fr
 
bs
</description>

34672 <
bOfft
>22</bitOffset>

34673 <
bWidth
>1</bitWidth>

34674 </
fld
>

34675 <
fld
>

34676 <
me
>
FB23
</name>

34677 <
desti
>
Fr
 
bs
</description>

34678 <
bOfft
>23</bitOffset>

34679 <
bWidth
>1</bitWidth>

34680 </
fld
>

34681 <
fld
>

34682 <
me
>
FB24
</name>

34683 <
desti
>
Fr
 
bs
</description>

34684 <
bOfft
>24</bitOffset>

34685 <
bWidth
>1</bitWidth>

34686 </
fld
>

34687 <
fld
>

34688 <
me
>
FB25
</name>

34689 <
desti
>
Fr
 
bs
</description>

34690 <
bOfft
>25</bitOffset>

34691 <
bWidth
>1</bitWidth>

34692 </
fld
>

34693 <
fld
>

34694 <
me
>
FB26
</name>

34695 <
desti
>
Fr
 
bs
</description>

34696 <
bOfft
>26</bitOffset>

34697 <
bWidth
>1</bitWidth>

34698 </
fld
>

34699 <
fld
>

34700 <
me
>
FB27
</name>

34701 <
desti
>
Fr
 
bs
</description>

34702 <
bOfft
>27</bitOffset>

34703 <
bWidth
>1</bitWidth>

34704 </
fld
>

34705 <
fld
>

34706 <
me
>
FB28
</name>

34707 <
desti
>
Fr
 
bs
</description>

34708 <
bOfft
>28</bitOffset>

34709 <
bWidth
>1</bitWidth>

34710 </
fld
>

34711 <
fld
>

34712 <
me
>
FB29
</name>

34713 <
desti
>
Fr
 
bs
</description>

34714 <
bOfft
>29</bitOffset>

34715 <
bWidth
>1</bitWidth>

34716 </
fld
>

34717 <
fld
>

34718 <
me
>
FB30
</name>

34719 <
desti
>
Fr
 
bs
</description>

34720 <
bOfft
>30</bitOffset>

34721 <
bWidth
>1</bitWidth>

34722 </
fld
>

34723 <
fld
>

34724 <
me
>
FB31
</name>

34725 <
desti
>
Fr
 
bs
</description>

34726 <
bOfft
>31</bitOffset>

34727 <
bWidth
>1</bitWidth>

34728 </
fld
>

34729 </
flds
>

34732 <
me
>
F8R2
</name>

34733 <
diyName
>
F8R2
</displayName>

34734 <
desti
>
Fr
 
bk
 8 2</description>

34735 <
addssOfft
>0x284</addressOffset>

34736 <
size
>0x20</size>

34737 <
acss
>
ad
-
wre
</access>

34738 <
tVue
>0x00000000</resetValue>

34739 <
flds
>

34740 <
fld
>

34741 <
me
>
FB0
</name>

34742 <
desti
>
Fr
 
bs
</description>

34743 <
bOfft
>0</bitOffset>

34744 <
bWidth
>1</bitWidth>

34745 </
fld
>

34746 <
fld
>

34747 <
me
>
FB1
</name>

34748 <
desti
>
Fr
 
bs
</description>

34749 <
bOfft
>1</bitOffset>

34750 <
bWidth
>1</bitWidth>

34751 </
fld
>

34752 <
fld
>

34753 <
me
>
FB2
</name>

34754 <
desti
>
Fr
 
bs
</description>

34755 <
bOfft
>2</bitOffset>

34756 <
bWidth
>1</bitWidth>

34757 </
fld
>

34758 <
fld
>

34759 <
me
>
FB3
</name>

34760 <
desti
>
Fr
 
bs
</description>

34761 <
bOfft
>3</bitOffset>

34762 <
bWidth
>1</bitWidth>

34763 </
fld
>

34764 <
fld
>

34765 <
me
>
FB4
</name>

34766 <
desti
>
Fr
 
bs
</description>

34767 <
bOfft
>4</bitOffset>

34768 <
bWidth
>1</bitWidth>

34769 </
fld
>

34770 <
fld
>

34771 <
me
>
FB5
</name>

34772 <
desti
>
Fr
 
bs
</description>

34773 <
bOfft
>5</bitOffset>

34774 <
bWidth
>1</bitWidth>

34775 </
fld
>

34776 <
fld
>

34777 <
me
>
FB6
</name>

34778 <
desti
>
Fr
 
bs
</description>

34779 <
bOfft
>6</bitOffset>

34780 <
bWidth
>1</bitWidth>

34781 </
fld
>

34782 <
fld
>

34783 <
me
>
FB7
</name>

34784 <
desti
>
Fr
 
bs
</description>

34785 <
bOfft
>7</bitOffset>

34786 <
bWidth
>1</bitWidth>

34787 </
fld
>

34788 <
fld
>

34789 <
me
>
FB8
</name>

34790 <
desti
>
Fr
 
bs
</description>

34791 <
bOfft
>8</bitOffset>

34792 <
bWidth
>1</bitWidth>

34793 </
fld
>

34794 <
fld
>

34795 <
me
>
FB9
</name>

34796 <
desti
>
Fr
 
bs
</description>

34797 <
bOfft
>9</bitOffset>

34798 <
bWidth
>1</bitWidth>

34799 </
fld
>

34800 <
fld
>

34801 <
me
>
FB10
</name>

34802 <
desti
>
Fr
 
bs
</description>

34803 <
bOfft
>10</bitOffset>

34804 <
bWidth
>1</bitWidth>

34805 </
fld
>

34806 <
fld
>

34807 <
me
>
FB11
</name>

34808 <
desti
>
Fr
 
bs
</description>

34809 <
bOfft
>11</bitOffset>

34810 <
bWidth
>1</bitWidth>

34811 </
fld
>

34812 <
fld
>

34813 <
me
>
FB12
</name>

34814 <
desti
>
Fr
 
bs
</description>

34815 <
bOfft
>12</bitOffset>

34816 <
bWidth
>1</bitWidth>

34817 </
fld
>

34818 <
fld
>

34819 <
me
>
FB13
</name>

34820 <
desti
>
Fr
 
bs
</description>

34821 <
bOfft
>13</bitOffset>

34822 <
bWidth
>1</bitWidth>

34823 </
fld
>

34824 <
fld
>

34825 <
me
>
FB14
</name>

34826 <
desti
>
Fr
 
bs
</description>

34827 <
bOfft
>14</bitOffset>

34828 <
bWidth
>1</bitWidth>

34829 </
fld
>

34830 <
fld
>

34831 <
me
>
FB15
</name>

34832 <
desti
>
Fr
 
bs
</description>

34833 <
bOfft
>15</bitOffset>

34834 <
bWidth
>1</bitWidth>

34835 </
fld
>

34836 <
fld
>

34837 <
me
>
FB16
</name>

34838 <
desti
>
Fr
 
bs
</description>

34839 <
bOfft
>16</bitOffset>

34840 <
bWidth
>1</bitWidth>

34841 </
fld
>

34842 <
fld
>

34843 <
me
>
FB17
</name>

34844 <
desti
>
Fr
 
bs
</description>

34845 <
bOfft
>17</bitOffset>

34846 <
bWidth
>1</bitWidth>

34847 </
fld
>

34848 <
fld
>

34849 <
me
>
FB18
</name>

34850 <
desti
>
Fr
 
bs
</description>

34851 <
bOfft
>18</bitOffset>

34852 <
bWidth
>1</bitWidth>

34853 </
fld
>

34854 <
fld
>

34855 <
me
>
FB19
</name>

34856 <
desti
>
Fr
 
bs
</description>

34857 <
bOfft
>19</bitOffset>

34858 <
bWidth
>1</bitWidth>

34859 </
fld
>

34860 <
fld
>

34861 <
me
>
FB20
</name>

34862 <
desti
>
Fr
 
bs
</description>

34863 <
bOfft
>20</bitOffset>

34864 <
bWidth
>1</bitWidth>

34865 </
fld
>

34866 <
fld
>

34867 <
me
>
FB21
</name>

34868 <
desti
>
Fr
 
bs
</description>

34869 <
bOfft
>21</bitOffset>

34870 <
bWidth
>1</bitWidth>

34871 </
fld
>

34872 <
fld
>

34873 <
me
>
FB22
</name>

34874 <
desti
>
Fr
 
bs
</description>

34875 <
bOfft
>22</bitOffset>

34876 <
bWidth
>1</bitWidth>

34877 </
fld
>

34878 <
fld
>

34879 <
me
>
FB23
</name>

34880 <
desti
>
Fr
 
bs
</description>

34881 <
bOfft
>23</bitOffset>

34882 <
bWidth
>1</bitWidth>

34883 </
fld
>

34884 <
fld
>

34885 <
me
>
FB24
</name>

34886 <
desti
>
Fr
 
bs
</description>

34887 <
bOfft
>24</bitOffset>

34888 <
bWidth
>1</bitWidth>

34889 </
fld
>

34890 <
fld
>

34891 <
me
>
FB25
</name>

34892 <
desti
>
Fr
 
bs
</description>

34893 <
bOfft
>25</bitOffset>

34894 <
bWidth
>1</bitWidth>

34895 </
fld
>

34896 <
fld
>

34897 <
me
>
FB26
</name>

34898 <
desti
>
Fr
 
bs
</description>

34899 <
bOfft
>26</bitOffset>

34900 <
bWidth
>1</bitWidth>

34901 </
fld
>

34902 <
fld
>

34903 <
me
>
FB27
</name>

34904 <
desti
>
Fr
 
bs
</description>

34905 <
bOfft
>27</bitOffset>

34906 <
bWidth
>1</bitWidth>

34907 </
fld
>

34908 <
fld
>

34909 <
me
>
FB28
</name>

34910 <
desti
>
Fr
 
bs
</description>

34911 <
bOfft
>28</bitOffset>

34912 <
bWidth
>1</bitWidth>

34913 </
fld
>

34914 <
fld
>

34915 <
me
>
FB29
</name>

34916 <
desti
>
Fr
 
bs
</description>

34917 <
bOfft
>29</bitOffset>

34918 <
bWidth
>1</bitWidth>

34919 </
fld
>

34920 <
fld
>

34921 <
me
>
FB30
</name>

34922 <
desti
>
Fr
 
bs
</description>

34923 <
bOfft
>30</bitOffset>

34924 <
bWidth
>1</bitWidth>

34925 </
fld
>

34926 <
fld
>

34927 <
me
>
FB31
</name>

34928 <
desti
>
Fr
 
bs
</description>

34929 <
bOfft
>31</bitOffset>

34930 <
bWidth
>1</bitWidth>

34931 </
fld
>

34932 </
flds
>

34935 <
me
>
F9R1
</name>

34936 <
diyName
>
F9R1
</displayName>

34937 <
desti
>
Fr
 
bk
 9 1</description>

34938 <
addssOfft
>0x288</addressOffset>

34939 <
size
>0x20</size>

34940 <
acss
>
ad
-
wre
</access>

34941 <
tVue
>0x00000000</resetValue>

34942 <
flds
>

34943 <
fld
>

34944 <
me
>
FB0
</name>

34945 <
desti
>
Fr
 
bs
</description>

34946 <
bOfft
>0</bitOffset>

34947 <
bWidth
>1</bitWidth>

34948 </
fld
>

34949 <
fld
>

34950 <
me
>
FB1
</name>

34951 <
desti
>
Fr
 
bs
</description>

34952 <
bOfft
>1</bitOffset>

34953 <
bWidth
>1</bitWidth>

34954 </
fld
>

34955 <
fld
>

34956 <
me
>
FB2
</name>

34957 <
desti
>
Fr
 
bs
</description>

34958 <
bOfft
>2</bitOffset>

34959 <
bWidth
>1</bitWidth>

34960 </
fld
>

34961 <
fld
>

34962 <
me
>
FB3
</name>

34963 <
desti
>
Fr
 
bs
</description>

34964 <
bOfft
>3</bitOffset>

34965 <
bWidth
>1</bitWidth>

34966 </
fld
>

34967 <
fld
>

34968 <
me
>
FB4
</name>

34969 <
desti
>
Fr
 
bs
</description>

34970 <
bOfft
>4</bitOffset>

34971 <
bWidth
>1</bitWidth>

34972 </
fld
>

34973 <
fld
>

34974 <
me
>
FB5
</name>

34975 <
desti
>
Fr
 
bs
</description>

34976 <
bOfft
>5</bitOffset>

34977 <
bWidth
>1</bitWidth>

34978 </
fld
>

34979 <
fld
>

34980 <
me
>
FB6
</name>

34981 <
desti
>
Fr
 
bs
</description>

34982 <
bOfft
>6</bitOffset>

34983 <
bWidth
>1</bitWidth>

34984 </
fld
>

34985 <
fld
>

34986 <
me
>
FB7
</name>

34987 <
desti
>
Fr
 
bs
</description>

34988 <
bOfft
>7</bitOffset>

34989 <
bWidth
>1</bitWidth>

34990 </
fld
>

34991 <
fld
>

34992 <
me
>
FB8
</name>

34993 <
desti
>
Fr
 
bs
</description>

34994 <
bOfft
>8</bitOffset>

34995 <
bWidth
>1</bitWidth>

34996 </
fld
>

34997 <
fld
>

34998 <
me
>
FB9
</name>

34999 <
desti
>
Fr
 
bs
</description>

35000 <
bOfft
>9</bitOffset>

35001 <
bWidth
>1</bitWidth>

35002 </
fld
>

35003 <
fld
>

35004 <
me
>
FB10
</name>

35005 <
desti
>
Fr
 
bs
</description>

35006 <
bOfft
>10</bitOffset>

35007 <
bWidth
>1</bitWidth>

35008 </
fld
>

35009 <
fld
>

35010 <
me
>
FB11
</name>

35011 <
desti
>
Fr
 
bs
</description>

35012 <
bOfft
>11</bitOffset>

35013 <
bWidth
>1</bitWidth>

35014 </
fld
>

35015 <
fld
>

35016 <
me
>
FB12
</name>

35017 <
desti
>
Fr
 
bs
</description>

35018 <
bOfft
>12</bitOffset>

35019 <
bWidth
>1</bitWidth>

35020 </
fld
>

35021 <
fld
>

35022 <
me
>
FB13
</name>

35023 <
desti
>
Fr
 
bs
</description>

35024 <
bOfft
>13</bitOffset>

35025 <
bWidth
>1</bitWidth>

35026 </
fld
>

35027 <
fld
>

35028 <
me
>
FB14
</name>

35029 <
desti
>
Fr
 
bs
</description>

35030 <
bOfft
>14</bitOffset>

35031 <
bWidth
>1</bitWidth>

35032 </
fld
>

35033 <
fld
>

35034 <
me
>
FB15
</name>

35035 <
desti
>
Fr
 
bs
</description>

35036 <
bOfft
>15</bitOffset>

35037 <
bWidth
>1</bitWidth>

35038 </
fld
>

35039 <
fld
>

35040 <
me
>
FB16
</name>

35041 <
desti
>
Fr
 
bs
</description>

35042 <
bOfft
>16</bitOffset>

35043 <
bWidth
>1</bitWidth>

35044 </
fld
>

35045 <
fld
>

35046 <
me
>
FB17
</name>

35047 <
desti
>
Fr
 
bs
</description>

35048 <
bOfft
>17</bitOffset>

35049 <
bWidth
>1</bitWidth>

35050 </
fld
>

35051 <
fld
>

35052 <
me
>
FB18
</name>

35053 <
desti
>
Fr
 
bs
</description>

35054 <
bOfft
>18</bitOffset>

35055 <
bWidth
>1</bitWidth>

35056 </
fld
>

35057 <
fld
>

35058 <
me
>
FB19
</name>

35059 <
desti
>
Fr
 
bs
</description>

35060 <
bOfft
>19</bitOffset>

35061 <
bWidth
>1</bitWidth>

35062 </
fld
>

35063 <
fld
>

35064 <
me
>
FB20
</name>

35065 <
desti
>
Fr
 
bs
</description>

35066 <
bOfft
>20</bitOffset>

35067 <
bWidth
>1</bitWidth>

35068 </
fld
>

35069 <
fld
>

35070 <
me
>
FB21
</name>

35071 <
desti
>
Fr
 
bs
</description>

35072 <
bOfft
>21</bitOffset>

35073 <
bWidth
>1</bitWidth>

35074 </
fld
>

35075 <
fld
>

35076 <
me
>
FB22
</name>

35077 <
desti
>
Fr
 
bs
</description>

35078 <
bOfft
>22</bitOffset>

35079 <
bWidth
>1</bitWidth>

35080 </
fld
>

35081 <
fld
>

35082 <
me
>
FB23
</name>

35083 <
desti
>
Fr
 
bs
</description>

35084 <
bOfft
>23</bitOffset>

35085 <
bWidth
>1</bitWidth>

35086 </
fld
>

35087 <
fld
>

35088 <
me
>
FB24
</name>

35089 <
desti
>
Fr
 
bs
</description>

35090 <
bOfft
>24</bitOffset>

35091 <
bWidth
>1</bitWidth>

35092 </
fld
>

35093 <
fld
>

35094 <
me
>
FB25
</name>

35095 <
desti
>
Fr
 
bs
</description>

35096 <
bOfft
>25</bitOffset>

35097 <
bWidth
>1</bitWidth>

35098 </
fld
>

35099 <
fld
>

35100 <
me
>
FB26
</name>

35101 <
desti
>
Fr
 
bs
</description>

35102 <
bOfft
>26</bitOffset>

35103 <
bWidth
>1</bitWidth>

35104 </
fld
>

35105 <
fld
>

35106 <
me
>
FB27
</name>

35107 <
desti
>
Fr
 
bs
</description>

35108 <
bOfft
>27</bitOffset>

35109 <
bWidth
>1</bitWidth>

35110 </
fld
>

35111 <
fld
>

35112 <
me
>
FB28
</name>

35113 <
desti
>
Fr
 
bs
</description>

35114 <
bOfft
>28</bitOffset>

35115 <
bWidth
>1</bitWidth>

35116 </
fld
>

35117 <
fld
>

35118 <
me
>
FB29
</name>

35119 <
desti
>
Fr
 
bs
</description>

35120 <
bOfft
>29</bitOffset>

35121 <
bWidth
>1</bitWidth>

35122 </
fld
>

35123 <
fld
>

35124 <
me
>
FB30
</name>

35125 <
desti
>
Fr
 
bs
</description>

35126 <
bOfft
>30</bitOffset>

35127 <
bWidth
>1</bitWidth>

35128 </
fld
>

35129 <
fld
>

35130 <
me
>
FB31
</name>

35131 <
desti
>
Fr
 
bs
</description>

35132 <
bOfft
>31</bitOffset>

35133 <
bWidth
>1</bitWidth>

35134 </
fld
>

35135 </
flds
>

35138 <
me
>
F9R2
</name>

35139 <
diyName
>
F9R2
</displayName>

35140 <
desti
>
Fr
 
bk
 9 2</description>

35141 <
addssOfft
>0x28C</addressOffset>

35142 <
size
>0x20</size>

35143 <
acss
>
ad
-
wre
</access>

35144 <
tVue
>0x00000000</resetValue>

35145 <
flds
>

35146 <
fld
>

35147 <
me
>
FB0
</name>

35148 <
desti
>
Fr
 
bs
</description>

35149 <
bOfft
>0</bitOffset>

35150 <
bWidth
>1</bitWidth>

35151 </
fld
>

35152 <
fld
>

35153 <
me
>
FB1
</name>

35154 <
desti
>
Fr
 
bs
</description>

35155 <
bOfft
>1</bitOffset>

35156 <
bWidth
>1</bitWidth>

35157 </
fld
>

35158 <
fld
>

35159 <
me
>
FB2
</name>

35160 <
desti
>
Fr
 
bs
</description>

35161 <
bOfft
>2</bitOffset>

35162 <
bWidth
>1</bitWidth>

35163 </
fld
>

35164 <
fld
>

35165 <
me
>
FB3
</name>

35166 <
desti
>
Fr
 
bs
</description>

35167 <
bOfft
>3</bitOffset>

35168 <
bWidth
>1</bitWidth>

35169 </
fld
>

35170 <
fld
>

35171 <
me
>
FB4
</name>

35172 <
desti
>
Fr
 
bs
</description>

35173 <
bOfft
>4</bitOffset>

35174 <
bWidth
>1</bitWidth>

35175 </
fld
>

35176 <
fld
>

35177 <
me
>
FB5
</name>

35178 <
desti
>
Fr
 
bs
</description>

35179 <
bOfft
>5</bitOffset>

35180 <
bWidth
>1</bitWidth>

35181 </
fld
>

35182 <
fld
>

35183 <
me
>
FB6
</name>

35184 <
desti
>
Fr
 
bs
</description>

35185 <
bOfft
>6</bitOffset>

35186 <
bWidth
>1</bitWidth>

35187 </
fld
>

35188 <
fld
>

35189 <
me
>
FB7
</name>

35190 <
desti
>
Fr
 
bs
</description>

35191 <
bOfft
>7</bitOffset>

35192 <
bWidth
>1</bitWidth>

35193 </
fld
>

35194 <
fld
>

35195 <
me
>
FB8
</name>

35196 <
desti
>
Fr
 
bs
</description>

35197 <
bOfft
>8</bitOffset>

35198 <
bWidth
>1</bitWidth>

35199 </
fld
>

35200 <
fld
>

35201 <
me
>
FB9
</name>

35202 <
desti
>
Fr
 
bs
</description>

35203 <
bOfft
>9</bitOffset>

35204 <
bWidth
>1</bitWidth>

35205 </
fld
>

35206 <
fld
>

35207 <
me
>
FB10
</name>

35208 <
desti
>
Fr
 
bs
</description>

35209 <
bOfft
>10</bitOffset>

35210 <
bWidth
>1</bitWidth>

35211 </
fld
>

35212 <
fld
>

35213 <
me
>
FB11
</name>

35214 <
desti
>
Fr
 
bs
</description>

35215 <
bOfft
>11</bitOffset>

35216 <
bWidth
>1</bitWidth>

35217 </
fld
>

35218 <
fld
>

35219 <
me
>
FB12
</name>

35220 <
desti
>
Fr
 
bs
</description>

35221 <
bOfft
>12</bitOffset>

35222 <
bWidth
>1</bitWidth>

35223 </
fld
>

35224 <
fld
>

35225 <
me
>
FB13
</name>

35226 <
desti
>
Fr
 
bs
</description>

35227 <
bOfft
>13</bitOffset>

35228 <
bWidth
>1</bitWidth>

35229 </
fld
>

35230 <
fld
>

35231 <
me
>
FB14
</name>

35232 <
desti
>
Fr
 
bs
</description>

35233 <
bOfft
>14</bitOffset>

35234 <
bWidth
>1</bitWidth>

35235 </
fld
>

35236 <
fld
>

35237 <
me
>
FB15
</name>

35238 <
desti
>
Fr
 
bs
</description>

35239 <
bOfft
>15</bitOffset>

35240 <
bWidth
>1</bitWidth>

35241 </
fld
>

35242 <
fld
>

35243 <
me
>
FB16
</name>

35244 <
desti
>
Fr
 
bs
</description>

35245 <
bOfft
>16</bitOffset>

35246 <
bWidth
>1</bitWidth>

35247 </
fld
>

35248 <
fld
>

35249 <
me
>
FB17
</name>

35250 <
desti
>
Fr
 
bs
</description>

35251 <
bOfft
>17</bitOffset>

35252 <
bWidth
>1</bitWidth>

35253 </
fld
>

35254 <
fld
>

35255 <
me
>
FB18
</name>

35256 <
desti
>
Fr
 
bs
</description>

35257 <
bOfft
>18</bitOffset>

35258 <
bWidth
>1</bitWidth>

35259 </
fld
>

35260 <
fld
>

35261 <
me
>
FB19
</name>

35262 <
desti
>
Fr
 
bs
</description>

35263 <
bOfft
>19</bitOffset>

35264 <
bWidth
>1</bitWidth>

35265 </
fld
>

35266 <
fld
>

35267 <
me
>
FB20
</name>

35268 <
desti
>
Fr
 
bs
</description>

35269 <
bOfft
>20</bitOffset>

35270 <
bWidth
>1</bitWidth>

35271 </
fld
>

35272 <
fld
>

35273 <
me
>
FB21
</name>

35274 <
desti
>
Fr
 
bs
</description>

35275 <
bOfft
>21</bitOffset>

35276 <
bWidth
>1</bitWidth>

35277 </
fld
>

35278 <
fld
>

35279 <
me
>
FB22
</name>

35280 <
desti
>
Fr
 
bs
</description>

35281 <
bOfft
>22</bitOffset>

35282 <
bWidth
>1</bitWidth>

35283 </
fld
>

35284 <
fld
>

35285 <
me
>
FB23
</name>

35286 <
desti
>
Fr
 
bs
</description>

35287 <
bOfft
>23</bitOffset>

35288 <
bWidth
>1</bitWidth>

35289 </
fld
>

35290 <
fld
>

35291 <
me
>
FB24
</name>

35292 <
desti
>
Fr
 
bs
</description>

35293 <
bOfft
>24</bitOffset>

35294 <
bWidth
>1</bitWidth>

35295 </
fld
>

35296 <
fld
>

35297 <
me
>
FB25
</name>

35298 <
desti
>
Fr
 
bs
</description>

35299 <
bOfft
>25</bitOffset>

35300 <
bWidth
>1</bitWidth>

35301 </
fld
>

35302 <
fld
>

35303 <
me
>
FB26
</name>

35304 <
desti
>
Fr
 
bs
</description>

35305 <
bOfft
>26</bitOffset>

35306 <
bWidth
>1</bitWidth>

35307 </
fld
>

35308 <
fld
>

35309 <
me
>
FB27
</name>

35310 <
desti
>
Fr
 
bs
</description>

35311 <
bOfft
>27</bitOffset>

35312 <
bWidth
>1</bitWidth>

35313 </
fld
>

35314 <
fld
>

35315 <
me
>
FB28
</name>

35316 <
desti
>
Fr
 
bs
</description>

35317 <
bOfft
>28</bitOffset>

35318 <
bWidth
>1</bitWidth>

35319 </
fld
>

35320 <
fld
>

35321 <
me
>
FB29
</name>

35322 <
desti
>
Fr
 
bs
</description>

35323 <
bOfft
>29</bitOffset>

35324 <
bWidth
>1</bitWidth>

35325 </
fld
>

35326 <
fld
>

35327 <
me
>
FB30
</name>

35328 <
desti
>
Fr
 
bs
</description>

35329 <
bOfft
>30</bitOffset>

35330 <
bWidth
>1</bitWidth>

35331 </
fld
>

35332 <
fld
>

35333 <
me
>
FB31
</name>

35334 <
desti
>
Fr
 
bs
</description>

35335 <
bOfft
>31</bitOffset>

35336 <
bWidth
>1</bitWidth>

35337 </
fld
>

35338 </
flds
>

35341 <
me
>
F10R1
</name>

35342 <
diyName
>
F10R1
</displayName>

35343 <
desti
>
Fr
 
bk
 10 1</description>

35344 <
addssOfft
>0x290</addressOffset>

35345 <
size
>0x20</size>

35346 <
acss
>
ad
-
wre
</access>

35347 <
tVue
>0x00000000</resetValue>

35348 <
flds
>

35349 <
fld
>

35350 <
me
>
FB0
</name>

35351 <
desti
>
Fr
 
bs
</description>

35352 <
bOfft
>0</bitOffset>

35353 <
bWidth
>1</bitWidth>

35354 </
fld
>

35355 <
fld
>

35356 <
me
>
FB1
</name>

35357 <
desti
>
Fr
 
bs
</description>

35358 <
bOfft
>1</bitOffset>

35359 <
bWidth
>1</bitWidth>

35360 </
fld
>

35361 <
fld
>

35362 <
me
>
FB2
</name>

35363 <
desti
>
Fr
 
bs
</description>

35364 <
bOfft
>2</bitOffset>

35365 <
bWidth
>1</bitWidth>

35366 </
fld
>

35367 <
fld
>

35368 <
me
>
FB3
</name>

35369 <
desti
>
Fr
 
bs
</description>

35370 <
bOfft
>3</bitOffset>

35371 <
bWidth
>1</bitWidth>

35372 </
fld
>

35373 <
fld
>

35374 <
me
>
FB4
</name>

35375 <
desti
>
Fr
 
bs
</description>

35376 <
bOfft
>4</bitOffset>

35377 <
bWidth
>1</bitWidth>

35378 </
fld
>

35379 <
fld
>

35380 <
me
>
FB5
</name>

35381 <
desti
>
Fr
 
bs
</description>

35382 <
bOfft
>5</bitOffset>

35383 <
bWidth
>1</bitWidth>

35384 </
fld
>

35385 <
fld
>

35386 <
me
>
FB6
</name>

35387 <
desti
>
Fr
 
bs
</description>

35388 <
bOfft
>6</bitOffset>

35389 <
bWidth
>1</bitWidth>

35390 </
fld
>

35391 <
fld
>

35392 <
me
>
FB7
</name>

35393 <
desti
>
Fr
 
bs
</description>

35394 <
bOfft
>7</bitOffset>

35395 <
bWidth
>1</bitWidth>

35396 </
fld
>

35397 <
fld
>

35398 <
me
>
FB8
</name>

35399 <
desti
>
Fr
 
bs
</description>

35400 <
bOfft
>8</bitOffset>

35401 <
bWidth
>1</bitWidth>

35402 </
fld
>

35403 <
fld
>

35404 <
me
>
FB9
</name>

35405 <
desti
>
Fr
 
bs
</description>

35406 <
bOfft
>9</bitOffset>

35407 <
bWidth
>1</bitWidth>

35408 </
fld
>

35409 <
fld
>

35410 <
me
>
FB10
</name>

35411 <
desti
>
Fr
 
bs
</description>

35412 <
bOfft
>10</bitOffset>

35413 <
bWidth
>1</bitWidth>

35414 </
fld
>

35415 <
fld
>

35416 <
me
>
FB11
</name>

35417 <
desti
>
Fr
 
bs
</description>

35418 <
bOfft
>11</bitOffset>

35419 <
bWidth
>1</bitWidth>

35420 </
fld
>

35421 <
fld
>

35422 <
me
>
FB12
</name>

35423 <
desti
>
Fr
 
bs
</description>

35424 <
bOfft
>12</bitOffset>

35425 <
bWidth
>1</bitWidth>

35426 </
fld
>

35427 <
fld
>

35428 <
me
>
FB13
</name>

35429 <
desti
>
Fr
 
bs
</description>

35430 <
bOfft
>13</bitOffset>

35431 <
bWidth
>1</bitWidth>

35432 </
fld
>

35433 <
fld
>

35434 <
me
>
FB14
</name>

35435 <
desti
>
Fr
 
bs
</description>

35436 <
bOfft
>14</bitOffset>

35437 <
bWidth
>1</bitWidth>

35438 </
fld
>

35439 <
fld
>

35440 <
me
>
FB15
</name>

35441 <
desti
>
Fr
 
bs
</description>

35442 <
bOfft
>15</bitOffset>

35443 <
bWidth
>1</bitWidth>

35444 </
fld
>

35445 <
fld
>

35446 <
me
>
FB16
</name>

35447 <
desti
>
Fr
 
bs
</description>

35448 <
bOfft
>16</bitOffset>

35449 <
bWidth
>1</bitWidth>

35450 </
fld
>

35451 <
fld
>

35452 <
me
>
FB17
</name>

35453 <
desti
>
Fr
 
bs
</description>

35454 <
bOfft
>17</bitOffset>

35455 <
bWidth
>1</bitWidth>

35456 </
fld
>

35457 <
fld
>

35458 <
me
>
FB18
</name>

35459 <
desti
>
Fr
 
bs
</description>

35460 <
bOfft
>18</bitOffset>

35461 <
bWidth
>1</bitWidth>

35462 </
fld
>

35463 <
fld
>

35464 <
me
>
FB19
</name>

35465 <
desti
>
Fr
 
bs
</description>

35466 <
bOfft
>19</bitOffset>

35467 <
bWidth
>1</bitWidth>

35468 </
fld
>

35469 <
fld
>

35470 <
me
>
FB20
</name>

35471 <
desti
>
Fr
 
bs
</description>

35472 <
bOfft
>20</bitOffset>

35473 <
bWidth
>1</bitWidth>

35474 </
fld
>

35475 <
fld
>

35476 <
me
>
FB21
</name>

35477 <
desti
>
Fr
 
bs
</description>

35478 <
bOfft
>21</bitOffset>

35479 <
bWidth
>1</bitWidth>

35480 </
fld
>

35481 <
fld
>

35482 <
me
>
FB22
</name>

35483 <
desti
>
Fr
 
bs
</description>

35484 <
bOfft
>22</bitOffset>

35485 <
bWidth
>1</bitWidth>

35486 </
fld
>

35487 <
fld
>

35488 <
me
>
FB23
</name>

35489 <
desti
>
Fr
 
bs
</description>

35490 <
bOfft
>23</bitOffset>

35491 <
bWidth
>1</bitWidth>

35492 </
fld
>

35493 <
fld
>

35494 <
me
>
FB24
</name>

35495 <
desti
>
Fr
 
bs
</description>

35496 <
bOfft
>24</bitOffset>

35497 <
bWidth
>1</bitWidth>

35498 </
fld
>

35499 <
fld
>

35500 <
me
>
FB25
</name>

35501 <
desti
>
Fr
 
bs
</description>

35502 <
bOfft
>25</bitOffset>

35503 <
bWidth
>1</bitWidth>

35504 </
fld
>

35505 <
fld
>

35506 <
me
>
FB26
</name>

35507 <
desti
>
Fr
 
bs
</description>

35508 <
bOfft
>26</bitOffset>

35509 <
bWidth
>1</bitWidth>

35510 </
fld
>

35511 <
fld
>

35512 <
me
>
FB27
</name>

35513 <
desti
>
Fr
 
bs
</description>

35514 <
bOfft
>27</bitOffset>

35515 <
bWidth
>1</bitWidth>

35516 </
fld
>

35517 <
fld
>

35518 <
me
>
FB28
</name>

35519 <
desti
>
Fr
 
bs
</description>

35520 <
bOfft
>28</bitOffset>

35521 <
bWidth
>1</bitWidth>

35522 </
fld
>

35523 <
fld
>

35524 <
me
>
FB29
</name>

35525 <
desti
>
Fr
 
bs
</description>

35526 <
bOfft
>29</bitOffset>

35527 <
bWidth
>1</bitWidth>

35528 </
fld
>

35529 <
fld
>

35530 <
me
>
FB30
</name>

35531 <
desti
>
Fr
 
bs
</description>

35532 <
bOfft
>30</bitOffset>

35533 <
bWidth
>1</bitWidth>

35534 </
fld
>

35535 <
fld
>

35536 <
me
>
FB31
</name>

35537 <
desti
>
Fr
 
bs
</description>

35538 <
bOfft
>31</bitOffset>

35539 <
bWidth
>1</bitWidth>

35540 </
fld
>

35541 </
flds
>

35544 <
me
>
F10R2
</name>

35545 <
diyName
>
F10R2
</displayName>

35546 <
desti
>
Fr
 
bk
 10 2</description>

35547 <
addssOfft
>0x294</addressOffset>

35548 <
size
>0x20</size>

35549 <
acss
>
ad
-
wre
</access>

35550 <
tVue
>0x00000000</resetValue>

35551 <
flds
>

35552 <
fld
>

35553 <
me
>
FB0
</name>

35554 <
desti
>
Fr
 
bs
</description>

35555 <
bOfft
>0</bitOffset>

35556 <
bWidth
>1</bitWidth>

35557 </
fld
>

35558 <
fld
>

35559 <
me
>
FB1
</name>

35560 <
desti
>
Fr
 
bs
</description>

35561 <
bOfft
>1</bitOffset>

35562 <
bWidth
>1</bitWidth>

35563 </
fld
>

35564 <
fld
>

35565 <
me
>
FB2
</name>

35566 <
desti
>
Fr
 
bs
</description>

35567 <
bOfft
>2</bitOffset>

35568 <
bWidth
>1</bitWidth>

35569 </
fld
>

35570 <
fld
>

35571 <
me
>
FB3
</name>

35572 <
desti
>
Fr
 
bs
</description>

35573 <
bOfft
>3</bitOffset>

35574 <
bWidth
>1</bitWidth>

35575 </
fld
>

35576 <
fld
>

35577 <
me
>
FB4
</name>

35578 <
desti
>
Fr
 
bs
</description>

35579 <
bOfft
>4</bitOffset>

35580 <
bWidth
>1</bitWidth>

35581 </
fld
>

35582 <
fld
>

35583 <
me
>
FB5
</name>

35584 <
desti
>
Fr
 
bs
</description>

35585 <
bOfft
>5</bitOffset>

35586 <
bWidth
>1</bitWidth>

35587 </
fld
>

35588 <
fld
>

35589 <
me
>
FB6
</name>

35590 <
desti
>
Fr
 
bs
</description>

35591 <
bOfft
>6</bitOffset>

35592 <
bWidth
>1</bitWidth>

35593 </
fld
>

35594 <
fld
>

35595 <
me
>
FB7
</name>

35596 <
desti
>
Fr
 
bs
</description>

35597 <
bOfft
>7</bitOffset>

35598 <
bWidth
>1</bitWidth>

35599 </
fld
>

35600 <
fld
>

35601 <
me
>
FB8
</name>

35602 <
desti
>
Fr
 
bs
</description>

35603 <
bOfft
>8</bitOffset>

35604 <
bWidth
>1</bitWidth>

35605 </
fld
>

35606 <
fld
>

35607 <
me
>
FB9
</name>

35608 <
desti
>
Fr
 
bs
</description>

35609 <
bOfft
>9</bitOffset>

35610 <
bWidth
>1</bitWidth>

35611 </
fld
>

35612 <
fld
>

35613 <
me
>
FB10
</name>

35614 <
desti
>
Fr
 
bs
</description>

35615 <
bOfft
>10</bitOffset>

35616 <
bWidth
>1</bitWidth>

35617 </
fld
>

35618 <
fld
>

35619 <
me
>
FB11
</name>

35620 <
desti
>
Fr
 
bs
</description>

35621 <
bOfft
>11</bitOffset>

35622 <
bWidth
>1</bitWidth>

35623 </
fld
>

35624 <
fld
>

35625 <
me
>
FB12
</name>

35626 <
desti
>
Fr
 
bs
</description>

35627 <
bOfft
>12</bitOffset>

35628 <
bWidth
>1</bitWidth>

35629 </
fld
>

35630 <
fld
>

35631 <
me
>
FB13
</name>

35632 <
desti
>
Fr
 
bs
</description>

35633 <
bOfft
>13</bitOffset>

35634 <
bWidth
>1</bitWidth>

35635 </
fld
>

35636 <
fld
>

35637 <
me
>
FB14
</name>

35638 <
desti
>
Fr
 
bs
</description>

35639 <
bOfft
>14</bitOffset>

35640 <
bWidth
>1</bitWidth>

35641 </
fld
>

35642 <
fld
>

35643 <
me
>
FB15
</name>

35644 <
desti
>
Fr
 
bs
</description>

35645 <
bOfft
>15</bitOffset>

35646 <
bWidth
>1</bitWidth>

35647 </
fld
>

35648 <
fld
>

35649 <
me
>
FB16
</name>

35650 <
desti
>
Fr
 
bs
</description>

35651 <
bOfft
>16</bitOffset>

35652 <
bWidth
>1</bitWidth>

35653 </
fld
>

35654 <
fld
>

35655 <
me
>
FB17
</name>

35656 <
desti
>
Fr
 
bs
</description>

35657 <
bOfft
>17</bitOffset>

35658 <
bWidth
>1</bitWidth>

35659 </
fld
>

35660 <
fld
>

35661 <
me
>
FB18
</name>

35662 <
desti
>
Fr
 
bs
</description>

35663 <
bOfft
>18</bitOffset>

35664 <
bWidth
>1</bitWidth>

35665 </
fld
>

35666 <
fld
>

35667 <
me
>
FB19
</name>

35668 <
desti
>
Fr
 
bs
</description>

35669 <
bOfft
>19</bitOffset>

35670 <
bWidth
>1</bitWidth>

35671 </
fld
>

35672 <
fld
>

35673 <
me
>
FB20
</name>

35674 <
desti
>
Fr
 
bs
</description>

35675 <
bOfft
>20</bitOffset>

35676 <
bWidth
>1</bitWidth>

35677 </
fld
>

35678 <
fld
>

35679 <
me
>
FB21
</name>

35680 <
desti
>
Fr
 
bs
</description>

35681 <
bOfft
>21</bitOffset>

35682 <
bWidth
>1</bitWidth>

35683 </
fld
>

35684 <
fld
>

35685 <
me
>
FB22
</name>

35686 <
desti
>
Fr
 
bs
</description>

35687 <
bOfft
>22</bitOffset>

35688 <
bWidth
>1</bitWidth>

35689 </
fld
>

35690 <
fld
>

35691 <
me
>
FB23
</name>

35692 <
desti
>
Fr
 
bs
</description>

35693 <
bOfft
>23</bitOffset>

35694 <
bWidth
>1</bitWidth>

35695 </
fld
>

35696 <
fld
>

35697 <
me
>
FB24
</name>

35698 <
desti
>
Fr
 
bs
</description>

35699 <
bOfft
>24</bitOffset>

35700 <
bWidth
>1</bitWidth>

35701 </
fld
>

35702 <
fld
>

35703 <
me
>
FB25
</name>

35704 <
desti
>
Fr
 
bs
</description>

35705 <
bOfft
>25</bitOffset>

35706 <
bWidth
>1</bitWidth>

35707 </
fld
>

35708 <
fld
>

35709 <
me
>
FB26
</name>

35710 <
desti
>
Fr
 
bs
</description>

35711 <
bOfft
>26</bitOffset>

35712 <
bWidth
>1</bitWidth>

35713 </
fld
>

35714 <
fld
>

35715 <
me
>
FB27
</name>

35716 <
desti
>
Fr
 
bs
</description>

35717 <
bOfft
>27</bitOffset>

35718 <
bWidth
>1</bitWidth>

35719 </
fld
>

35720 <
fld
>

35721 <
me
>
FB28
</name>

35722 <
desti
>
Fr
 
bs
</description>

35723 <
bOfft
>28</bitOffset>

35724 <
bWidth
>1</bitWidth>

35725 </
fld
>

35726 <
fld
>

35727 <
me
>
FB29
</name>

35728 <
desti
>
Fr
 
bs
</description>

35729 <
bOfft
>29</bitOffset>

35730 <
bWidth
>1</bitWidth>

35731 </
fld
>

35732 <
fld
>

35733 <
me
>
FB30
</name>

35734 <
desti
>
Fr
 
bs
</description>

35735 <
bOfft
>30</bitOffset>

35736 <
bWidth
>1</bitWidth>

35737 </
fld
>

35738 <
fld
>

35739 <
me
>
FB31
</name>

35740 <
desti
>
Fr
 
bs
</description>

35741 <
bOfft
>31</bitOffset>

35742 <
bWidth
>1</bitWidth>

35743 </
fld
>

35744 </
flds
>

35747 <
me
>
F11R1
</name>

35748 <
diyName
>
F11R1
</displayName>

35749 <
desti
>
Fr
 
bk
 11 1</description>

35750 <
addssOfft
>0x298</addressOffset>

35751 <
size
>0x20</size>

35752 <
acss
>
ad
-
wre
</access>

35753 <
tVue
>0x00000000</resetValue>

35754 <
flds
>

35755 <
fld
>

35756 <
me
>
FB0
</name>

35757 <
desti
>
Fr
 
bs
</description>

35758 <
bOfft
>0</bitOffset>

35759 <
bWidth
>1</bitWidth>

35760 </
fld
>

35761 <
fld
>

35762 <
me
>
FB1
</name>

35763 <
desti
>
Fr
 
bs
</description>

35764 <
bOfft
>1</bitOffset>

35765 <
bWidth
>1</bitWidth>

35766 </
fld
>

35767 <
fld
>

35768 <
me
>
FB2
</name>

35769 <
desti
>
Fr
 
bs
</description>

35770 <
bOfft
>2</bitOffset>

35771 <
bWidth
>1</bitWidth>

35772 </
fld
>

35773 <
fld
>

35774 <
me
>
FB3
</name>

35775 <
desti
>
Fr
 
bs
</description>

35776 <
bOfft
>3</bitOffset>

35777 <
bWidth
>1</bitWidth>

35778 </
fld
>

35779 <
fld
>

35780 <
me
>
FB4
</name>

35781 <
desti
>
Fr
 
bs
</description>

35782 <
bOfft
>4</bitOffset>

35783 <
bWidth
>1</bitWidth>

35784 </
fld
>

35785 <
fld
>

35786 <
me
>
FB5
</name>

35787 <
desti
>
Fr
 
bs
</description>

35788 <
bOfft
>5</bitOffset>

35789 <
bWidth
>1</bitWidth>

35790 </
fld
>

35791 <
fld
>

35792 <
me
>
FB6
</name>

35793 <
desti
>
Fr
 
bs
</description>

35794 <
bOfft
>6</bitOffset>

35795 <
bWidth
>1</bitWidth>

35796 </
fld
>

35797 <
fld
>

35798 <
me
>
FB7
</name>

35799 <
desti
>
Fr
 
bs
</description>

35800 <
bOfft
>7</bitOffset>

35801 <
bWidth
>1</bitWidth>

35802 </
fld
>

35803 <
fld
>

35804 <
me
>
FB8
</name>

35805 <
desti
>
Fr
 
bs
</description>

35806 <
bOfft
>8</bitOffset>

35807 <
bWidth
>1</bitWidth>

35808 </
fld
>

35809 <
fld
>

35810 <
me
>
FB9
</name>

35811 <
desti
>
Fr
 
bs
</description>

35812 <
bOfft
>9</bitOffset>

35813 <
bWidth
>1</bitWidth>

35814 </
fld
>

35815 <
fld
>

35816 <
me
>
FB10
</name>

35817 <
desti
>
Fr
 
bs
</description>

35818 <
bOfft
>10</bitOffset>

35819 <
bWidth
>1</bitWidth>

35820 </
fld
>

35821 <
fld
>

35822 <
me
>
FB11
</name>

35823 <
desti
>
Fr
 
bs
</description>

35824 <
bOfft
>11</bitOffset>

35825 <
bWidth
>1</bitWidth>

35826 </
fld
>

35827 <
fld
>

35828 <
me
>
FB12
</name>

35829 <
desti
>
Fr
 
bs
</description>

35830 <
bOfft
>12</bitOffset>

35831 <
bWidth
>1</bitWidth>

35832 </
fld
>

35833 <
fld
>

35834 <
me
>
FB13
</name>

35835 <
desti
>
Fr
 
bs
</description>

35836 <
bOfft
>13</bitOffset>

35837 <
bWidth
>1</bitWidth>

35838 </
fld
>

35839 <
fld
>

35840 <
me
>
FB14
</name>

35841 <
desti
>
Fr
 
bs
</description>

35842 <
bOfft
>14</bitOffset>

35843 <
bWidth
>1</bitWidth>

35844 </
fld
>

35845 <
fld
>

35846 <
me
>
FB15
</name>

35847 <
desti
>
Fr
 
bs
</description>

35848 <
bOfft
>15</bitOffset>

35849 <
bWidth
>1</bitWidth>

35850 </
fld
>

35851 <
fld
>

35852 <
me
>
FB16
</name>

35853 <
desti
>
Fr
 
bs
</description>

35854 <
bOfft
>16</bitOffset>

35855 <
bWidth
>1</bitWidth>

35856 </
fld
>

35857 <
fld
>

35858 <
me
>
FB17
</name>

35859 <
desti
>
Fr
 
bs
</description>

35860 <
bOfft
>17</bitOffset>

35861 <
bWidth
>1</bitWidth>

35862 </
fld
>

35863 <
fld
>

35864 <
me
>
FB18
</name>

35865 <
desti
>
Fr
 
bs
</description>

35866 <
bOfft
>18</bitOffset>

35867 <
bWidth
>1</bitWidth>

35868 </
fld
>

35869 <
fld
>

35870 <
me
>
FB19
</name>

35871 <
desti
>
Fr
 
bs
</description>

35872 <
bOfft
>19</bitOffset>

35873 <
bWidth
>1</bitWidth>

35874 </
fld
>

35875 <
fld
>

35876 <
me
>
FB20
</name>

35877 <
desti
>
Fr
 
bs
</description>

35878 <
bOfft
>20</bitOffset>

35879 <
bWidth
>1</bitWidth>

35880 </
fld
>

35881 <
fld
>

35882 <
me
>
FB21
</name>

35883 <
desti
>
Fr
 
bs
</description>

35884 <
bOfft
>21</bitOffset>

35885 <
bWidth
>1</bitWidth>

35886 </
fld
>

35887 <
fld
>

35888 <
me
>
FB22
</name>

35889 <
desti
>
Fr
 
bs
</description>

35890 <
bOfft
>22</bitOffset>

35891 <
bWidth
>1</bitWidth>

35892 </
fld
>

35893 <
fld
>

35894 <
me
>
FB23
</name>

35895 <
desti
>
Fr
 
bs
</description>

35896 <
bOfft
>23</bitOffset>

35897 <
bWidth
>1</bitWidth>

35898 </
fld
>

35899 <
fld
>

35900 <
me
>
FB24
</name>

35901 <
desti
>
Fr
 
bs
</description>

35902 <
bOfft
>24</bitOffset>

35903 <
bWidth
>1</bitWidth>

35904 </
fld
>

35905 <
fld
>

35906 <
me
>
FB25
</name>

35907 <
desti
>
Fr
 
bs
</description>

35908 <
bOfft
>25</bitOffset>

35909 <
bWidth
>1</bitWidth>

35910 </
fld
>

35911 <
fld
>

35912 <
me
>
FB26
</name>

35913 <
desti
>
Fr
 
bs
</description>

35914 <
bOfft
>26</bitOffset>

35915 <
bWidth
>1</bitWidth>

35916 </
fld
>

35917 <
fld
>

35918 <
me
>
FB27
</name>

35919 <
desti
>
Fr
 
bs
</description>

35920 <
bOfft
>27</bitOffset>

35921 <
bWidth
>1</bitWidth>

35922 </
fld
>

35923 <
fld
>

35924 <
me
>
FB28
</name>

35925 <
desti
>
Fr
 
bs
</description>

35926 <
bOfft
>28</bitOffset>

35927 <
bWidth
>1</bitWidth>

35928 </
fld
>

35929 <
fld
>

35930 <
me
>
FB29
</name>

35931 <
desti
>
Fr
 
bs
</description>

35932 <
bOfft
>29</bitOffset>

35933 <
bWidth
>1</bitWidth>

35934 </
fld
>

35935 <
fld
>

35936 <
me
>
FB30
</name>

35937 <
desti
>
Fr
 
bs
</description>

35938 <
bOfft
>30</bitOffset>

35939 <
bWidth
>1</bitWidth>

35940 </
fld
>

35941 <
fld
>

35942 <
me
>
FB31
</name>

35943 <
desti
>
Fr
 
bs
</description>

35944 <
bOfft
>31</bitOffset>

35945 <
bWidth
>1</bitWidth>

35946 </
fld
>

35947 </
flds
>

35950 <
me
>
F11R2
</name>

35951 <
diyName
>
F11R2
</displayName>

35952 <
desti
>
Fr
 
bk
 11 2</description>

35953 <
addssOfft
>0x29C</addressOffset>

35954 <
size
>0x20</size>

35955 <
acss
>
ad
-
wre
</access>

35956 <
tVue
>0x00000000</resetValue>

35957 <
flds
>

35958 <
fld
>

35959 <
me
>
FB0
</name>

35960 <
desti
>
Fr
 
bs
</description>

35961 <
bOfft
>0</bitOffset>

35962 <
bWidth
>1</bitWidth>

35963 </
fld
>

35964 <
fld
>

35965 <
me
>
FB1
</name>

35966 <
desti
>
Fr
 
bs
</description>

35967 <
bOfft
>1</bitOffset>

35968 <
bWidth
>1</bitWidth>

35969 </
fld
>

35970 <
fld
>

35971 <
me
>
FB2
</name>

35972 <
desti
>
Fr
 
bs
</description>

35973 <
bOfft
>2</bitOffset>

35974 <
bWidth
>1</bitWidth>

35975 </
fld
>

35976 <
fld
>

35977 <
me
>
FB3
</name>

35978 <
desti
>
Fr
 
bs
</description>

35979 <
bOfft
>3</bitOffset>

35980 <
bWidth
>1</bitWidth>

35981 </
fld
>

35982 <
fld
>

35983 <
me
>
FB4
</name>

35984 <
desti
>
Fr
 
bs
</description>

35985 <
bOfft
>4</bitOffset>

35986 <
bWidth
>1</bitWidth>

35987 </
fld
>

35988 <
fld
>

35989 <
me
>
FB5
</name>

35990 <
desti
>
Fr
 
bs
</description>

35991 <
bOfft
>5</bitOffset>

35992 <
bWidth
>1</bitWidth>

35993 </
fld
>

35994 <
fld
>

35995 <
me
>
FB6
</name>

35996 <
desti
>
Fr
 
bs
</description>

35997 <
bOfft
>6</bitOffset>

35998 <
bWidth
>1</bitWidth>

35999 </
fld
>

36000 <
fld
>

36001 <
me
>
FB7
</name>

36002 <
desti
>
Fr
 
bs
</description>

36003 <
bOfft
>7</bitOffset>

36004 <
bWidth
>1</bitWidth>

36005 </
fld
>

36006 <
fld
>

36007 <
me
>
FB8
</name>

36008 <
desti
>
Fr
 
bs
</description>

36009 <
bOfft
>8</bitOffset>

36010 <
bWidth
>1</bitWidth>

36011 </
fld
>

36012 <
fld
>

36013 <
me
>
FB9
</name>

36014 <
desti
>
Fr
 
bs
</description>

36015 <
bOfft
>9</bitOffset>

36016 <
bWidth
>1</bitWidth>

36017 </
fld
>

36018 <
fld
>

36019 <
me
>
FB10
</name>

36020 <
desti
>
Fr
 
bs
</description>

36021 <
bOfft
>10</bitOffset>

36022 <
bWidth
>1</bitWidth>

36023 </
fld
>

36024 <
fld
>

36025 <
me
>
FB11
</name>

36026 <
desti
>
Fr
 
bs
</description>

36027 <
bOfft
>11</bitOffset>

36028 <
bWidth
>1</bitWidth>

36029 </
fld
>

36030 <
fld
>

36031 <
me
>
FB12
</name>

36032 <
desti
>
Fr
 
bs
</description>

36033 <
bOfft
>12</bitOffset>

36034 <
bWidth
>1</bitWidth>

36035 </
fld
>

36036 <
fld
>

36037 <
me
>
FB13
</name>

36038 <
desti
>
Fr
 
bs
</description>

36039 <
bOfft
>13</bitOffset>

36040 <
bWidth
>1</bitWidth>

36041 </
fld
>

36042 <
fld
>

36043 <
me
>
FB14
</name>

36044 <
desti
>
Fr
 
bs
</description>

36045 <
bOfft
>14</bitOffset>

36046 <
bWidth
>1</bitWidth>

36047 </
fld
>

36048 <
fld
>

36049 <
me
>
FB15
</name>

36050 <
desti
>
Fr
 
bs
</description>

36051 <
bOfft
>15</bitOffset>

36052 <
bWidth
>1</bitWidth>

36053 </
fld
>

36054 <
fld
>

36055 <
me
>
FB16
</name>

36056 <
desti
>
Fr
 
bs
</description>

36057 <
bOfft
>16</bitOffset>

36058 <
bWidth
>1</bitWidth>

36059 </
fld
>

36060 <
fld
>

36061 <
me
>
FB17
</name>

36062 <
desti
>
Fr
 
bs
</description>

36063 <
bOfft
>17</bitOffset>

36064 <
bWidth
>1</bitWidth>

36065 </
fld
>

36066 <
fld
>

36067 <
me
>
FB18
</name>

36068 <
desti
>
Fr
 
bs
</description>

36069 <
bOfft
>18</bitOffset>

36070 <
bWidth
>1</bitWidth>

36071 </
fld
>

36072 <
fld
>

36073 <
me
>
FB19
</name>

36074 <
desti
>
Fr
 
bs
</description>

36075 <
bOfft
>19</bitOffset>

36076 <
bWidth
>1</bitWidth>

36077 </
fld
>

36078 <
fld
>

36079 <
me
>
FB20
</name>

36080 <
desti
>
Fr
 
bs
</description>

36081 <
bOfft
>20</bitOffset>

36082 <
bWidth
>1</bitWidth>

36083 </
fld
>

36084 <
fld
>

36085 <
me
>
FB21
</name>

36086 <
desti
>
Fr
 
bs
</description>

36087 <
bOfft
>21</bitOffset>

36088 <
bWidth
>1</bitWidth>

36089 </
fld
>

36090 <
fld
>

36091 <
me
>
FB22
</name>

36092 <
desti
>
Fr
 
bs
</description>

36093 <
bOfft
>22</bitOffset>

36094 <
bWidth
>1</bitWidth>

36095 </
fld
>

36096 <
fld
>

36097 <
me
>
FB23
</name>

36098 <
desti
>
Fr
 
bs
</description>

36099 <
bOfft
>23</bitOffset>

36100 <
bWidth
>1</bitWidth>

36101 </
fld
>

36102 <
fld
>

36103 <
me
>
FB24
</name>

36104 <
desti
>
Fr
 
bs
</description>

36105 <
bOfft
>24</bitOffset>

36106 <
bWidth
>1</bitWidth>

36107 </
fld
>

36108 <
fld
>

36109 <
me
>
FB25
</name>

36110 <
desti
>
Fr
 
bs
</description>

36111 <
bOfft
>25</bitOffset>

36112 <
bWidth
>1</bitWidth>

36113 </
fld
>

36114 <
fld
>

36115 <
me
>
FB26
</name>

36116 <
desti
>
Fr
 
bs
</description>

36117 <
bOfft
>26</bitOffset>

36118 <
bWidth
>1</bitWidth>

36119 </
fld
>

36120 <
fld
>

36121 <
me
>
FB27
</name>

36122 <
desti
>
Fr
 
bs
</description>

36123 <
bOfft
>27</bitOffset>

36124 <
bWidth
>1</bitWidth>

36125 </
fld
>

36126 <
fld
>

36127 <
me
>
FB28
</name>

36128 <
desti
>
Fr
 
bs
</description>

36129 <
bOfft
>28</bitOffset>

36130 <
bWidth
>1</bitWidth>

36131 </
fld
>

36132 <
fld
>

36133 <
me
>
FB29
</name>

36134 <
desti
>
Fr
 
bs
</description>

36135 <
bOfft
>29</bitOffset>

36136 <
bWidth
>1</bitWidth>

36137 </
fld
>

36138 <
fld
>

36139 <
me
>
FB30
</name>

36140 <
desti
>
Fr
 
bs
</description>

36141 <
bOfft
>30</bitOffset>

36142 <
bWidth
>1</bitWidth>

36143 </
fld
>

36144 <
fld
>

36145 <
me
>
FB31
</name>

36146 <
desti
>
Fr
 
bs
</description>

36147 <
bOfft
>31</bitOffset>

36148 <
bWidth
>1</bitWidth>

36149 </
fld
>

36150 </
flds
>

36153 <
me
>
F12R1
</name>

36154 <
diyName
>
F12R1
</displayName>

36155 <
desti
>
Fr
 
bk
 4 1</description>

36156 <
addssOfft
>0x2A0</addressOffset>

36157 <
size
>0x20</size>

36158 <
acss
>
ad
-
wre
</access>

36159 <
tVue
>0x00000000</resetValue>

36160 <
flds
>

36161 <
fld
>

36162 <
me
>
FB0
</name>

36163 <
desti
>
Fr
 
bs
</description>

36164 <
bOfft
>0</bitOffset>

36165 <
bWidth
>1</bitWidth>

36166 </
fld
>

36167 <
fld
>

36168 <
me
>
FB1
</name>

36169 <
desti
>
Fr
 
bs
</description>

36170 <
bOfft
>1</bitOffset>

36171 <
bWidth
>1</bitWidth>

36172 </
fld
>

36173 <
fld
>

36174 <
me
>
FB2
</name>

36175 <
desti
>
Fr
 
bs
</description>

36176 <
bOfft
>2</bitOffset>

36177 <
bWidth
>1</bitWidth>

36178 </
fld
>

36179 <
fld
>

36180 <
me
>
FB3
</name>

36181 <
desti
>
Fr
 
bs
</description>

36182 <
bOfft
>3</bitOffset>

36183 <
bWidth
>1</bitWidth>

36184 </
fld
>

36185 <
fld
>

36186 <
me
>
FB4
</name>

36187 <
desti
>
Fr
 
bs
</description>

36188 <
bOfft
>4</bitOffset>

36189 <
bWidth
>1</bitWidth>

36190 </
fld
>

36191 <
fld
>

36192 <
me
>
FB5
</name>

36193 <
desti
>
Fr
 
bs
</description>

36194 <
bOfft
>5</bitOffset>

36195 <
bWidth
>1</bitWidth>

36196 </
fld
>

36197 <
fld
>

36198 <
me
>
FB6
</name>

36199 <
desti
>
Fr
 
bs
</description>

36200 <
bOfft
>6</bitOffset>

36201 <
bWidth
>1</bitWidth>

36202 </
fld
>

36203 <
fld
>

36204 <
me
>
FB7
</name>

36205 <
desti
>
Fr
 
bs
</description>

36206 <
bOfft
>7</bitOffset>

36207 <
bWidth
>1</bitWidth>

36208 </
fld
>

36209 <
fld
>

36210 <
me
>
FB8
</name>

36211 <
desti
>
Fr
 
bs
</description>

36212 <
bOfft
>8</bitOffset>

36213 <
bWidth
>1</bitWidth>

36214 </
fld
>

36215 <
fld
>

36216 <
me
>
FB9
</name>

36217 <
desti
>
Fr
 
bs
</description>

36218 <
bOfft
>9</bitOffset>

36219 <
bWidth
>1</bitWidth>

36220 </
fld
>

36221 <
fld
>

36222 <
me
>
FB10
</name>

36223 <
desti
>
Fr
 
bs
</description>

36224 <
bOfft
>10</bitOffset>

36225 <
bWidth
>1</bitWidth>

36226 </
fld
>

36227 <
fld
>

36228 <
me
>
FB11
</name>

36229 <
desti
>
Fr
 
bs
</description>

36230 <
bOfft
>11</bitOffset>

36231 <
bWidth
>1</bitWidth>

36232 </
fld
>

36233 <
fld
>

36234 <
me
>
FB12
</name>

36235 <
desti
>
Fr
 
bs
</description>

36236 <
bOfft
>12</bitOffset>

36237 <
bWidth
>1</bitWidth>

36238 </
fld
>

36239 <
fld
>

36240 <
me
>
FB13
</name>

36241 <
desti
>
Fr
 
bs
</description>

36242 <
bOfft
>13</bitOffset>

36243 <
bWidth
>1</bitWidth>

36244 </
fld
>

36245 <
fld
>

36246 <
me
>
FB14
</name>

36247 <
desti
>
Fr
 
bs
</description>

36248 <
bOfft
>14</bitOffset>

36249 <
bWidth
>1</bitWidth>

36250 </
fld
>

36251 <
fld
>

36252 <
me
>
FB15
</name>

36253 <
desti
>
Fr
 
bs
</description>

36254 <
bOfft
>15</bitOffset>

36255 <
bWidth
>1</bitWidth>

36256 </
fld
>

36257 <
fld
>

36258 <
me
>
FB16
</name>

36259 <
desti
>
Fr
 
bs
</description>

36260 <
bOfft
>16</bitOffset>

36261 <
bWidth
>1</bitWidth>

36262 </
fld
>

36263 <
fld
>

36264 <
me
>
FB17
</name>

36265 <
desti
>
Fr
 
bs
</description>

36266 <
bOfft
>17</bitOffset>

36267 <
bWidth
>1</bitWidth>

36268 </
fld
>

36269 <
fld
>

36270 <
me
>
FB18
</name>

36271 <
desti
>
Fr
 
bs
</description>

36272 <
bOfft
>18</bitOffset>

36273 <
bWidth
>1</bitWidth>

36274 </
fld
>

36275 <
fld
>

36276 <
me
>
FB19
</name>

36277 <
desti
>
Fr
 
bs
</description>

36278 <
bOfft
>19</bitOffset>

36279 <
bWidth
>1</bitWidth>

36280 </
fld
>

36281 <
fld
>

36282 <
me
>
FB20
</name>

36283 <
desti
>
Fr
 
bs
</description>

36284 <
bOfft
>20</bitOffset>

36285 <
bWidth
>1</bitWidth>

36286 </
fld
>

36287 <
fld
>

36288 <
me
>
FB21
</name>

36289 <
desti
>
Fr
 
bs
</description>

36290 <
bOfft
>21</bitOffset>

36291 <
bWidth
>1</bitWidth>

36292 </
fld
>

36293 <
fld
>

36294 <
me
>
FB22
</name>

36295 <
desti
>
Fr
 
bs
</description>

36296 <
bOfft
>22</bitOffset>

36297 <
bWidth
>1</bitWidth>

36298 </
fld
>

36299 <
fld
>

36300 <
me
>
FB23
</name>

36301 <
desti
>
Fr
 
bs
</description>

36302 <
bOfft
>23</bitOffset>

36303 <
bWidth
>1</bitWidth>

36304 </
fld
>

36305 <
fld
>

36306 <
me
>
FB24
</name>

36307 <
desti
>
Fr
 
bs
</description>

36308 <
bOfft
>24</bitOffset>

36309 <
bWidth
>1</bitWidth>

36310 </
fld
>

36311 <
fld
>

36312 <
me
>
FB25
</name>

36313 <
desti
>
Fr
 
bs
</description>

36314 <
bOfft
>25</bitOffset>

36315 <
bWidth
>1</bitWidth>

36316 </
fld
>

36317 <
fld
>

36318 <
me
>
FB26
</name>

36319 <
desti
>
Fr
 
bs
</description>

36320 <
bOfft
>26</bitOffset>

36321 <
bWidth
>1</bitWidth>

36322 </
fld
>

36323 <
fld
>

36324 <
me
>
FB27
</name>

36325 <
desti
>
Fr
 
bs
</description>

36326 <
bOfft
>27</bitOffset>

36327 <
bWidth
>1</bitWidth>

36328 </
fld
>

36329 <
fld
>

36330 <
me
>
FB28
</name>

36331 <
desti
>
Fr
 
bs
</description>

36332 <
bOfft
>28</bitOffset>

36333 <
bWidth
>1</bitWidth>

36334 </
fld
>

36335 <
fld
>

36336 <
me
>
FB29
</name>

36337 <
desti
>
Fr
 
bs
</description>

36338 <
bOfft
>29</bitOffset>

36339 <
bWidth
>1</bitWidth>

36340 </
fld
>

36341 <
fld
>

36342 <
me
>
FB30
</name>

36343 <
desti
>
Fr
 
bs
</description>

36344 <
bOfft
>30</bitOffset>

36345 <
bWidth
>1</bitWidth>

36346 </
fld
>

36347 <
fld
>

36348 <
me
>
FB31
</name>

36349 <
desti
>
Fr
 
bs
</description>

36350 <
bOfft
>31</bitOffset>

36351 <
bWidth
>1</bitWidth>

36352 </
fld
>

36353 </
flds
>

36356 <
me
>
F12R2
</name>

36357 <
diyName
>
F12R2
</displayName>

36358 <
desti
>
Fr
 
bk
 12 2</description>

36359 <
addssOfft
>0x2A4</addressOffset>

36360 <
size
>0x20</size>

36361 <
acss
>
ad
-
wre
</access>

36362 <
tVue
>0x00000000</resetValue>

36363 <
flds
>

36364 <
fld
>

36365 <
me
>
FB0
</name>

36366 <
desti
>
Fr
 
bs
</description>

36367 <
bOfft
>0</bitOffset>

36368 <
bWidth
>1</bitWidth>

36369 </
fld
>

36370 <
fld
>

36371 <
me
>
FB1
</name>

36372 <
desti
>
Fr
 
bs
</description>

36373 <
bOfft
>1</bitOffset>

36374 <
bWidth
>1</bitWidth>

36375 </
fld
>

36376 <
fld
>

36377 <
me
>
FB2
</name>

36378 <
desti
>
Fr
 
bs
</description>

36379 <
bOfft
>2</bitOffset>

36380 <
bWidth
>1</bitWidth>

36381 </
fld
>

36382 <
fld
>

36383 <
me
>
FB3
</name>

36384 <
desti
>
Fr
 
bs
</description>

36385 <
bOfft
>3</bitOffset>

36386 <
bWidth
>1</bitWidth>

36387 </
fld
>

36388 <
fld
>

36389 <
me
>
FB4
</name>

36390 <
desti
>
Fr
 
bs
</description>

36391 <
bOfft
>4</bitOffset>

36392 <
bWidth
>1</bitWidth>

36393 </
fld
>

36394 <
fld
>

36395 <
me
>
FB5
</name>

36396 <
desti
>
Fr
 
bs
</description>

36397 <
bOfft
>5</bitOffset>

36398 <
bWidth
>1</bitWidth>

36399 </
fld
>

36400 <
fld
>

36401 <
me
>
FB6
</name>

36402 <
desti
>
Fr
 
bs
</description>

36403 <
bOfft
>6</bitOffset>

36404 <
bWidth
>1</bitWidth>

36405 </
fld
>

36406 <
fld
>

36407 <
me
>
FB7
</name>

36408 <
desti
>
Fr
 
bs
</description>

36409 <
bOfft
>7</bitOffset>

36410 <
bWidth
>1</bitWidth>

36411 </
fld
>

36412 <
fld
>

36413 <
me
>
FB8
</name>

36414 <
desti
>
Fr
 
bs
</description>

36415 <
bOfft
>8</bitOffset>

36416 <
bWidth
>1</bitWidth>

36417 </
fld
>

36418 <
fld
>

36419 <
me
>
FB9
</name>

36420 <
desti
>
Fr
 
bs
</description>

36421 <
bOfft
>9</bitOffset>

36422 <
bWidth
>1</bitWidth>

36423 </
fld
>

36424 <
fld
>

36425 <
me
>
FB10
</name>

36426 <
desti
>
Fr
 
bs
</description>

36427 <
bOfft
>10</bitOffset>

36428 <
bWidth
>1</bitWidth>

36429 </
fld
>

36430 <
fld
>

36431 <
me
>
FB11
</name>

36432 <
desti
>
Fr
 
bs
</description>

36433 <
bOfft
>11</bitOffset>

36434 <
bWidth
>1</bitWidth>

36435 </
fld
>

36436 <
fld
>

36437 <
me
>
FB12
</name>

36438 <
desti
>
Fr
 
bs
</description>

36439 <
bOfft
>12</bitOffset>

36440 <
bWidth
>1</bitWidth>

36441 </
fld
>

36442 <
fld
>

36443 <
me
>
FB13
</name>

36444 <
desti
>
Fr
 
bs
</description>

36445 <
bOfft
>13</bitOffset>

36446 <
bWidth
>1</bitWidth>

36447 </
fld
>

36448 <
fld
>

36449 <
me
>
FB14
</name>

36450 <
desti
>
Fr
 
bs
</description>

36451 <
bOfft
>14</bitOffset>

36452 <
bWidth
>1</bitWidth>

36453 </
fld
>

36454 <
fld
>

36455 <
me
>
FB15
</name>

36456 <
desti
>
Fr
 
bs
</description>

36457 <
bOfft
>15</bitOffset>

36458 <
bWidth
>1</bitWidth>

36459 </
fld
>

36460 <
fld
>

36461 <
me
>
FB16
</name>

36462 <
desti
>
Fr
 
bs
</description>

36463 <
bOfft
>16</bitOffset>

36464 <
bWidth
>1</bitWidth>

36465 </
fld
>

36466 <
fld
>

36467 <
me
>
FB17
</name>

36468 <
desti
>
Fr
 
bs
</description>

36469 <
bOfft
>17</bitOffset>

36470 <
bWidth
>1</bitWidth>

36471 </
fld
>

36472 <
fld
>

36473 <
me
>
FB18
</name>

36474 <
desti
>
Fr
 
bs
</description>

36475 <
bOfft
>18</bitOffset>

36476 <
bWidth
>1</bitWidth>

36477 </
fld
>

36478 <
fld
>

36479 <
me
>
FB19
</name>

36480 <
desti
>
Fr
 
bs
</description>

36481 <
bOfft
>19</bitOffset>

36482 <
bWidth
>1</bitWidth>

36483 </
fld
>

36484 <
fld
>

36485 <
me
>
FB20
</name>

36486 <
desti
>
Fr
 
bs
</description>

36487 <
bOfft
>20</bitOffset>

36488 <
bWidth
>1</bitWidth>

36489 </
fld
>

36490 <
fld
>

36491 <
me
>
FB21
</name>

36492 <
desti
>
Fr
 
bs
</description>

36493 <
bOfft
>21</bitOffset>

36494 <
bWidth
>1</bitWidth>

36495 </
fld
>

36496 <
fld
>

36497 <
me
>
FB22
</name>

36498 <
desti
>
Fr
 
bs
</description>

36499 <
bOfft
>22</bitOffset>

36500 <
bWidth
>1</bitWidth>

36501 </
fld
>

36502 <
fld
>

36503 <
me
>
FB23
</name>

36504 <
desti
>
Fr
 
bs
</description>

36505 <
bOfft
>23</bitOffset>

36506 <
bWidth
>1</bitWidth>

36507 </
fld
>

36508 <
fld
>

36509 <
me
>
FB24
</name>

36510 <
desti
>
Fr
 
bs
</description>

36511 <
bOfft
>24</bitOffset>

36512 <
bWidth
>1</bitWidth>

36513 </
fld
>

36514 <
fld
>

36515 <
me
>
FB25
</name>

36516 <
desti
>
Fr
 
bs
</description>

36517 <
bOfft
>25</bitOffset>

36518 <
bWidth
>1</bitWidth>

36519 </
fld
>

36520 <
fld
>

36521 <
me
>
FB26
</name>

36522 <
desti
>
Fr
 
bs
</description>

36523 <
bOfft
>26</bitOffset>

36524 <
bWidth
>1</bitWidth>

36525 </
fld
>

36526 <
fld
>

36527 <
me
>
FB27
</name>

36528 <
desti
>
Fr
 
bs
</description>

36529 <
bOfft
>27</bitOffset>

36530 <
bWidth
>1</bitWidth>

36531 </
fld
>

36532 <
fld
>

36533 <
me
>
FB28
</name>

36534 <
desti
>
Fr
 
bs
</description>

36535 <
bOfft
>28</bitOffset>

36536 <
bWidth
>1</bitWidth>

36537 </
fld
>

36538 <
fld
>

36539 <
me
>
FB29
</name>

36540 <
desti
>
Fr
 
bs
</description>

36541 <
bOfft
>29</bitOffset>

36542 <
bWidth
>1</bitWidth>

36543 </
fld
>

36544 <
fld
>

36545 <
me
>
FB30
</name>

36546 <
desti
>
Fr
 
bs
</description>

36547 <
bOfft
>30</bitOffset>

36548 <
bWidth
>1</bitWidth>

36549 </
fld
>

36550 <
fld
>

36551 <
me
>
FB31
</name>

36552 <
desti
>
Fr
 
bs
</description>

36553 <
bOfft
>31</bitOffset>

36554 <
bWidth
>1</bitWidth>

36555 </
fld
>

36556 </
flds
>

36559 <
me
>
F13R1
</name>

36560 <
diyName
>
F13R1
</displayName>

36561 <
desti
>
Fr
 
bk
 13 1</description>

36562 <
addssOfft
>0x2A8</addressOffset>

36563 <
size
>0x20</size>

36564 <
acss
>
ad
-
wre
</access>

36565 <
tVue
>0x00000000</resetValue>

36566 <
flds
>

36567 <
fld
>

36568 <
me
>
FB0
</name>

36569 <
desti
>
Fr
 
bs
</description>

36570 <
bOfft
>0</bitOffset>

36571 <
bWidth
>1</bitWidth>

36572 </
fld
>

36573 <
fld
>

36574 <
me
>
FB1
</name>

36575 <
desti
>
Fr
 
bs
</description>

36576 <
bOfft
>1</bitOffset>

36577 <
bWidth
>1</bitWidth>

36578 </
fld
>

36579 <
fld
>

36580 <
me
>
FB2
</name>

36581 <
desti
>
Fr
 
bs
</description>

36582 <
bOfft
>2</bitOffset>

36583 <
bWidth
>1</bitWidth>

36584 </
fld
>

36585 <
fld
>

36586 <
me
>
FB3
</name>

36587 <
desti
>
Fr
 
bs
</description>

36588 <
bOfft
>3</bitOffset>

36589 <
bWidth
>1</bitWidth>

36590 </
fld
>

36591 <
fld
>

36592 <
me
>
FB4
</name>

36593 <
desti
>
Fr
 
bs
</description>

36594 <
bOfft
>4</bitOffset>

36595 <
bWidth
>1</bitWidth>

36596 </
fld
>

36597 <
fld
>

36598 <
me
>
FB5
</name>

36599 <
desti
>
Fr
 
bs
</description>

36600 <
bOfft
>5</bitOffset>

36601 <
bWidth
>1</bitWidth>

36602 </
fld
>

36603 <
fld
>

36604 <
me
>
FB6
</name>

36605 <
desti
>
Fr
 
bs
</description>

36606 <
bOfft
>6</bitOffset>

36607 <
bWidth
>1</bitWidth>

36608 </
fld
>

36609 <
fld
>

36610 <
me
>
FB7
</name>

36611 <
desti
>
Fr
 
bs
</description>

36612 <
bOfft
>7</bitOffset>

36613 <
bWidth
>1</bitWidth>

36614 </
fld
>

36615 <
fld
>

36616 <
me
>
FB8
</name>

36617 <
desti
>
Fr
 
bs
</description>

36618 <
bOfft
>8</bitOffset>

36619 <
bWidth
>1</bitWidth>

36620 </
fld
>

36621 <
fld
>

36622 <
me
>
FB9
</name>

36623 <
desti
>
Fr
 
bs
</description>

36624 <
bOfft
>9</bitOffset>

36625 <
bWidth
>1</bitWidth>

36626 </
fld
>

36627 <
fld
>

36628 <
me
>
FB10
</name>

36629 <
desti
>
Fr
 
bs
</description>

36630 <
bOfft
>10</bitOffset>

36631 <
bWidth
>1</bitWidth>

36632 </
fld
>

36633 <
fld
>

36634 <
me
>
FB11
</name>

36635 <
desti
>
Fr
 
bs
</description>

36636 <
bOfft
>11</bitOffset>

36637 <
bWidth
>1</bitWidth>

36638 </
fld
>

36639 <
fld
>

36640 <
me
>
FB12
</name>

36641 <
desti
>
Fr
 
bs
</description>

36642 <
bOfft
>12</bitOffset>

36643 <
bWidth
>1</bitWidth>

36644 </
fld
>

36645 <
fld
>

36646 <
me
>
FB13
</name>

36647 <
desti
>
Fr
 
bs
</description>

36648 <
bOfft
>13</bitOffset>

36649 <
bWidth
>1</bitWidth>

36650 </
fld
>

36651 <
fld
>

36652 <
me
>
FB14
</name>

36653 <
desti
>
Fr
 
bs
</description>

36654 <
bOfft
>14</bitOffset>

36655 <
bWidth
>1</bitWidth>

36656 </
fld
>

36657 <
fld
>

36658 <
me
>
FB15
</name>

36659 <
desti
>
Fr
 
bs
</description>

36660 <
bOfft
>15</bitOffset>

36661 <
bWidth
>1</bitWidth>

36662 </
fld
>

36663 <
fld
>

36664 <
me
>
FB16
</name>

36665 <
desti
>
Fr
 
bs
</description>

36666 <
bOfft
>16</bitOffset>

36667 <
bWidth
>1</bitWidth>

36668 </
fld
>

36669 <
fld
>

36670 <
me
>
FB17
</name>

36671 <
desti
>
Fr
 
bs
</description>

36672 <
bOfft
>17</bitOffset>

36673 <
bWidth
>1</bitWidth>

36674 </
fld
>

36675 <
fld
>

36676 <
me
>
FB18
</name>

36677 <
desti
>
Fr
 
bs
</description>

36678 <
bOfft
>18</bitOffset>

36679 <
bWidth
>1</bitWidth>

36680 </
fld
>

36681 <
fld
>

36682 <
me
>
FB19
</name>

36683 <
desti
>
Fr
 
bs
</description>

36684 <
bOfft
>19</bitOffset>

36685 <
bWidth
>1</bitWidth>

36686 </
fld
>

36687 <
fld
>

36688 <
me
>
FB20
</name>

36689 <
desti
>
Fr
 
bs
</description>

36690 <
bOfft
>20</bitOffset>

36691 <
bWidth
>1</bitWidth>

36692 </
fld
>

36693 <
fld
>

36694 <
me
>
FB21
</name>

36695 <
desti
>
Fr
 
bs
</description>

36696 <
bOfft
>21</bitOffset>

36697 <
bWidth
>1</bitWidth>

36698 </
fld
>

36699 <
fld
>

36700 <
me
>
FB22
</name>

36701 <
desti
>
Fr
 
bs
</description>

36702 <
bOfft
>22</bitOffset>

36703 <
bWidth
>1</bitWidth>

36704 </
fld
>

36705 <
fld
>

36706 <
me
>
FB23
</name>

36707 <
desti
>
Fr
 
bs
</description>

36708 <
bOfft
>23</bitOffset>

36709 <
bWidth
>1</bitWidth>

36710 </
fld
>

36711 <
fld
>

36712 <
me
>
FB24
</name>

36713 <
desti
>
Fr
 
bs
</description>

36714 <
bOfft
>24</bitOffset>

36715 <
bWidth
>1</bitWidth>

36716 </
fld
>

36717 <
fld
>

36718 <
me
>
FB25
</name>

36719 <
desti
>
Fr
 
bs
</description>

36720 <
bOfft
>25</bitOffset>

36721 <
bWidth
>1</bitWidth>

36722 </
fld
>

36723 <
fld
>

36724 <
me
>
FB26
</name>

36725 <
desti
>
Fr
 
bs
</description>

36726 <
bOfft
>26</bitOffset>

36727 <
bWidth
>1</bitWidth>

36728 </
fld
>

36729 <
fld
>

36730 <
me
>
FB27
</name>

36731 <
desti
>
Fr
 
bs
</description>

36732 <
bOfft
>27</bitOffset>

36733 <
bWidth
>1</bitWidth>

36734 </
fld
>

36735 <
fld
>

36736 <
me
>
FB28
</name>

36737 <
desti
>
Fr
 
bs
</description>

36738 <
bOfft
>28</bitOffset>

36739 <
bWidth
>1</bitWidth>

36740 </
fld
>

36741 <
fld
>

36742 <
me
>
FB29
</name>

36743 <
desti
>
Fr
 
bs
</description>

36744 <
bOfft
>29</bitOffset>

36745 <
bWidth
>1</bitWidth>

36746 </
fld
>

36747 <
fld
>

36748 <
me
>
FB30
</name>

36749 <
desti
>
Fr
 
bs
</description>

36750 <
bOfft
>30</bitOffset>

36751 <
bWidth
>1</bitWidth>

36752 </
fld
>

36753 <
fld
>

36754 <
me
>
FB31
</name>

36755 <
desti
>
Fr
 
bs
</description>

36756 <
bOfft
>31</bitOffset>

36757 <
bWidth
>1</bitWidth>

36758 </
fld
>

36759 </
flds
>

36762 <
me
>
F13R2
</name>

36763 <
diyName
>
F13R2
</displayName>

36764 <
desti
>
Fr
 
bk
 13 2</description>

36765 <
addssOfft
>0x2AC</addressOffset>

36766 <
size
>0x20</size>

36767 <
acss
>
ad
-
wre
</access>

36768 <
tVue
>0x00000000</resetValue>

36769 <
flds
>

36770 <
fld
>

36771 <
me
>
FB0
</name>

36772 <
desti
>
Fr
 
bs
</description>

36773 <
bOfft
>0</bitOffset>

36774 <
bWidth
>1</bitWidth>

36775 </
fld
>

36776 <
fld
>

36777 <
me
>
FB1
</name>

36778 <
desti
>
Fr
 
bs
</description>

36779 <
bOfft
>1</bitOffset>

36780 <
bWidth
>1</bitWidth>

36781 </
fld
>

36782 <
fld
>

36783 <
me
>
FB2
</name>

36784 <
desti
>
Fr
 
bs
</description>

36785 <
bOfft
>2</bitOffset>

36786 <
bWidth
>1</bitWidth>

36787 </
fld
>

36788 <
fld
>

36789 <
me
>
FB3
</name>

36790 <
desti
>
Fr
 
bs
</description>

36791 <
bOfft
>3</bitOffset>

36792 <
bWidth
>1</bitWidth>

36793 </
fld
>

36794 <
fld
>

36795 <
me
>
FB4
</name>

36796 <
desti
>
Fr
 
bs
</description>

36797 <
bOfft
>4</bitOffset>

36798 <
bWidth
>1</bitWidth>

36799 </
fld
>

36800 <
fld
>

36801 <
me
>
FB5
</name>

36802 <
desti
>
Fr
 
bs
</description>

36803 <
bOfft
>5</bitOffset>

36804 <
bWidth
>1</bitWidth>

36805 </
fld
>

36806 <
fld
>

36807 <
me
>
FB6
</name>

36808 <
desti
>
Fr
 
bs
</description>

36809 <
bOfft
>6</bitOffset>

36810 <
bWidth
>1</bitWidth>

36811 </
fld
>

36812 <
fld
>

36813 <
me
>
FB7
</name>

36814 <
desti
>
Fr
 
bs
</description>

36815 <
bOfft
>7</bitOffset>

36816 <
bWidth
>1</bitWidth>

36817 </
fld
>

36818 <
fld
>

36819 <
me
>
FB8
</name>

36820 <
desti
>
Fr
 
bs
</description>

36821 <
bOfft
>8</bitOffset>

36822 <
bWidth
>1</bitWidth>

36823 </
fld
>

36824 <
fld
>

36825 <
me
>
FB9
</name>

36826 <
desti
>
Fr
 
bs
</description>

36827 <
bOfft
>9</bitOffset>

36828 <
bWidth
>1</bitWidth>

36829 </
fld
>

36830 <
fld
>

36831 <
me
>
FB10
</name>

36832 <
desti
>
Fr
 
bs
</description>

36833 <
bOfft
>10</bitOffset>

36834 <
bWidth
>1</bitWidth>

36835 </
fld
>

36836 <
fld
>

36837 <
me
>
FB11
</name>

36838 <
desti
>
Fr
 
bs
</description>

36839 <
bOfft
>11</bitOffset>

36840 <
bWidth
>1</bitWidth>

36841 </
fld
>

36842 <
fld
>

36843 <
me
>
FB12
</name>

36844 <
desti
>
Fr
 
bs
</description>

36845 <
bOfft
>12</bitOffset>

36846 <
bWidth
>1</bitWidth>

36847 </
fld
>

36848 <
fld
>

36849 <
me
>
FB13
</name>

36850 <
desti
>
Fr
 
bs
</description>

36851 <
bOfft
>13</bitOffset>

36852 <
bWidth
>1</bitWidth>

36853 </
fld
>

36854 <
fld
>

36855 <
me
>
FB14
</name>

36856 <
desti
>
Fr
 
bs
</description>

36857 <
bOfft
>14</bitOffset>

36858 <
bWidth
>1</bitWidth>

36859 </
fld
>

36860 <
fld
>

36861 <
me
>
FB15
</name>

36862 <
desti
>
Fr
 
bs
</description>

36863 <
bOfft
>15</bitOffset>

36864 <
bWidth
>1</bitWidth>

36865 </
fld
>

36866 <
fld
>

36867 <
me
>
FB16
</name>

36868 <
desti
>
Fr
 
bs
</description>

36869 <
bOfft
>16</bitOffset>

36870 <
bWidth
>1</bitWidth>

36871 </
fld
>

36872 <
fld
>

36873 <
me
>
FB17
</name>

36874 <
desti
>
Fr
 
bs
</description>

36875 <
bOfft
>17</bitOffset>

36876 <
bWidth
>1</bitWidth>

36877 </
fld
>

36878 <
fld
>

36879 <
me
>
FB18
</name>

36880 <
desti
>
Fr
 
bs
</description>

36881 <
bOfft
>18</bitOffset>

36882 <
bWidth
>1</bitWidth>

36883 </
fld
>

36884 <
fld
>

36885 <
me
>
FB19
</name>

36886 <
desti
>
Fr
 
bs
</description>

36887 <
bOfft
>19</bitOffset>

36888 <
bWidth
>1</bitWidth>

36889 </
fld
>

36890 <
fld
>

36891 <
me
>
FB20
</name>

36892 <
desti
>
Fr
 
bs
</description>

36893 <
bOfft
>20</bitOffset>

36894 <
bWidth
>1</bitWidth>

36895 </
fld
>

36896 <
fld
>

36897 <
me
>
FB21
</name>

36898 <
desti
>
Fr
 
bs
</description>

36899 <
bOfft
>21</bitOffset>

36900 <
bWidth
>1</bitWidth>

36901 </
fld
>

36902 <
fld
>

36903 <
me
>
FB22
</name>

36904 <
desti
>
Fr
 
bs
</description>

36905 <
bOfft
>22</bitOffset>

36906 <
bWidth
>1</bitWidth>

36907 </
fld
>

36908 <
fld
>

36909 <
me
>
FB23
</name>

36910 <
desti
>
Fr
 
bs
</description>

36911 <
bOfft
>23</bitOffset>

36912 <
bWidth
>1</bitWidth>

36913 </
fld
>

36914 <
fld
>

36915 <
me
>
FB24
</name>

36916 <
desti
>
Fr
 
bs
</description>

36917 <
bOfft
>24</bitOffset>

36918 <
bWidth
>1</bitWidth>

36919 </
fld
>

36920 <
fld
>

36921 <
me
>
FB25
</name>

36922 <
desti
>
Fr
 
bs
</description>

36923 <
bOfft
>25</bitOffset>

36924 <
bWidth
>1</bitWidth>

36925 </
fld
>

36926 <
fld
>

36927 <
me
>
FB26
</name>

36928 <
desti
>
Fr
 
bs
</description>

36929 <
bOfft
>26</bitOffset>

36930 <
bWidth
>1</bitWidth>

36931 </
fld
>

36932 <
fld
>

36933 <
me
>
FB27
</name>

36934 <
desti
>
Fr
 
bs
</description>

36935 <
bOfft
>27</bitOffset>

36936 <
bWidth
>1</bitWidth>

36937 </
fld
>

36938 <
fld
>

36939 <
me
>
FB28
</name>

36940 <
desti
>
Fr
 
bs
</description>

36941 <
bOfft
>28</bitOffset>

36942 <
bWidth
>1</bitWidth>

36943 </
fld
>

36944 <
fld
>

36945 <
me
>
FB29
</name>

36946 <
desti
>
Fr
 
bs
</description>

36947 <
bOfft
>29</bitOffset>

36948 <
bWidth
>1</bitWidth>

36949 </
fld
>

36950 <
fld
>

36951 <
me
>
FB30
</name>

36952 <
desti
>
Fr
 
bs
</description>

36953 <
bOfft
>30</bitOffset>

36954 <
bWidth
>1</bitWidth>

36955 </
fld
>

36956 <
fld
>

36957 <
me
>
FB31
</name>

36958 <
desti
>
Fr
 
bs
</description>

36959 <
bOfft
>31</bitOffset>

36960 <
bWidth
>1</bitWidth>

36961 </
fld
>

36962 </
flds
>

36965 <
me
>
F14R1
</name>

36966 <
diyName
>
F14R1
</displayName>

36967 <
desti
>
Fr
 
bk
 14 1</description>

36968 <
addssOfft
>0x2B0</addressOffset>

36969 <
size
>0x20</size>

36970 <
acss
>
ad
-
wre
</access>

36971 <
tVue
>0x00000000</resetValue>

36972 <
flds
>

36973 <
fld
>

36974 <
me
>
FB0
</name>

36975 <
desti
>
Fr
 
bs
</description>

36976 <
bOfft
>0</bitOffset>

36977 <
bWidth
>1</bitWidth>

36978 </
fld
>

36979 <
fld
>

36980 <
me
>
FB1
</name>

36981 <
desti
>
Fr
 
bs
</description>

36982 <
bOfft
>1</bitOffset>

36983 <
bWidth
>1</bitWidth>

36984 </
fld
>

36985 <
fld
>

36986 <
me
>
FB2
</name>

36987 <
desti
>
Fr
 
bs
</description>

36988 <
bOfft
>2</bitOffset>

36989 <
bWidth
>1</bitWidth>

36990 </
fld
>

36991 <
fld
>

36992 <
me
>
FB3
</name>

36993 <
desti
>
Fr
 
bs
</description>

36994 <
bOfft
>3</bitOffset>

36995 <
bWidth
>1</bitWidth>

36996 </
fld
>

36997 <
fld
>

36998 <
me
>
FB4
</name>

36999 <
desti
>
Fr
 
bs
</description>

37000 <
bOfft
>4</bitOffset>

37001 <
bWidth
>1</bitWidth>

37002 </
fld
>

37003 <
fld
>

37004 <
me
>
FB5
</name>

37005 <
desti
>
Fr
 
bs
</description>

37006 <
bOfft
>5</bitOffset>

37007 <
bWidth
>1</bitWidth>

37008 </
fld
>

37009 <
fld
>

37010 <
me
>
FB6
</name>

37011 <
desti
>
Fr
 
bs
</description>

37012 <
bOfft
>6</bitOffset>

37013 <
bWidth
>1</bitWidth>

37014 </
fld
>

37015 <
fld
>

37016 <
me
>
FB7
</name>

37017 <
desti
>
Fr
 
bs
</description>

37018 <
bOfft
>7</bitOffset>

37019 <
bWidth
>1</bitWidth>

37020 </
fld
>

37021 <
fld
>

37022 <
me
>
FB8
</name>

37023 <
desti
>
Fr
 
bs
</description>

37024 <
bOfft
>8</bitOffset>

37025 <
bWidth
>1</bitWidth>

37026 </
fld
>

37027 <
fld
>

37028 <
me
>
FB9
</name>

37029 <
desti
>
Fr
 
bs
</description>

37030 <
bOfft
>9</bitOffset>

37031 <
bWidth
>1</bitWidth>

37032 </
fld
>

37033 <
fld
>

37034 <
me
>
FB10
</name>

37035 <
desti
>
Fr
 
bs
</description>

37036 <
bOfft
>10</bitOffset>

37037 <
bWidth
>1</bitWidth>

37038 </
fld
>

37039 <
fld
>

37040 <
me
>
FB11
</name>

37041 <
desti
>
Fr
 
bs
</description>

37042 <
bOfft
>11</bitOffset>

37043 <
bWidth
>1</bitWidth>

37044 </
fld
>

37045 <
fld
>

37046 <
me
>
FB12
</name>

37047 <
desti
>
Fr
 
bs
</description>

37048 <
bOfft
>12</bitOffset>

37049 <
bWidth
>1</bitWidth>

37050 </
fld
>

37051 <
fld
>

37052 <
me
>
FB13
</name>

37053 <
desti
>
Fr
 
bs
</description>

37054 <
bOfft
>13</bitOffset>

37055 <
bWidth
>1</bitWidth>

37056 </
fld
>

37057 <
fld
>

37058 <
me
>
FB14
</name>

37059 <
desti
>
Fr
 
bs
</description>

37060 <
bOfft
>14</bitOffset>

37061 <
bWidth
>1</bitWidth>

37062 </
fld
>

37063 <
fld
>

37064 <
me
>
FB15
</name>

37065 <
desti
>
Fr
 
bs
</description>

37066 <
bOfft
>15</bitOffset>

37067 <
bWidth
>1</bitWidth>

37068 </
fld
>

37069 <
fld
>

37070 <
me
>
FB16
</name>

37071 <
desti
>
Fr
 
bs
</description>

37072 <
bOfft
>16</bitOffset>

37073 <
bWidth
>1</bitWidth>

37074 </
fld
>

37075 <
fld
>

37076 <
me
>
FB17
</name>

37077 <
desti
>
Fr
 
bs
</description>

37078 <
bOfft
>17</bitOffset>

37079 <
bWidth
>1</bitWidth>

37080 </
fld
>

37081 <
fld
>

37082 <
me
>
FB18
</name>

37083 <
desti
>
Fr
 
bs
</description>

37084 <
bOfft
>18</bitOffset>

37085 <
bWidth
>1</bitWidth>

37086 </
fld
>

37087 <
fld
>

37088 <
me
>
FB19
</name>

37089 <
desti
>
Fr
 
bs
</description>

37090 <
bOfft
>19</bitOffset>

37091 <
bWidth
>1</bitWidth>

37092 </
fld
>

37093 <
fld
>

37094 <
me
>
FB20
</name>

37095 <
desti
>
Fr
 
bs
</description>

37096 <
bOfft
>20</bitOffset>

37097 <
bWidth
>1</bitWidth>

37098 </
fld
>

37099 <
fld
>

37100 <
me
>
FB21
</name>

37101 <
desti
>
Fr
 
bs
</description>

37102 <
bOfft
>21</bitOffset>

37103 <
bWidth
>1</bitWidth>

37104 </
fld
>

37105 <
fld
>

37106 <
me
>
FB22
</name>

37107 <
desti
>
Fr
 
bs
</description>

37108 <
bOfft
>22</bitOffset>

37109 <
bWidth
>1</bitWidth>

37110 </
fld
>

37111 <
fld
>

37112 <
me
>
FB23
</name>

37113 <
desti
>
Fr
 
bs
</description>

37114 <
bOfft
>23</bitOffset>

37115 <
bWidth
>1</bitWidth>

37116 </
fld
>

37117 <
fld
>

37118 <
me
>
FB24
</name>

37119 <
desti
>
Fr
 
bs
</description>

37120 <
bOfft
>24</bitOffset>

37121 <
bWidth
>1</bitWidth>

37122 </
fld
>

37123 <
fld
>

37124 <
me
>
FB25
</name>

37125 <
desti
>
Fr
 
bs
</description>

37126 <
bOfft
>25</bitOffset>

37127 <
bWidth
>1</bitWidth>

37128 </
fld
>

37129 <
fld
>

37130 <
me
>
FB26
</name>

37131 <
desti
>
Fr
 
bs
</description>

37132 <
bOfft
>26</bitOffset>

37133 <
bWidth
>1</bitWidth>

37134 </
fld
>

37135 <
fld
>

37136 <
me
>
FB27
</name>

37137 <
desti
>
Fr
 
bs
</description>

37138 <
bOfft
>27</bitOffset>

37139 <
bWidth
>1</bitWidth>

37140 </
fld
>

37141 <
fld
>

37142 <
me
>
FB28
</name>

37143 <
desti
>
Fr
 
bs
</description>

37144 <
bOfft
>28</bitOffset>

37145 <
bWidth
>1</bitWidth>

37146 </
fld
>

37147 <
fld
>

37148 <
me
>
FB29
</name>

37149 <
desti
>
Fr
 
bs
</description>

37150 <
bOfft
>29</bitOffset>

37151 <
bWidth
>1</bitWidth>

37152 </
fld
>

37153 <
fld
>

37154 <
me
>
FB30
</name>

37155 <
desti
>
Fr
 
bs
</description>

37156 <
bOfft
>30</bitOffset>

37157 <
bWidth
>1</bitWidth>

37158 </
fld
>

37159 <
fld
>

37160 <
me
>
FB31
</name>

37161 <
desti
>
Fr
 
bs
</description>

37162 <
bOfft
>31</bitOffset>

37163 <
bWidth
>1</bitWidth>

37164 </
fld
>

37165 </
flds
>

37168 <
me
>
F14R2
</name>

37169 <
diyName
>
F14R2
</displayName>

37170 <
desti
>
Fr
 
bk
 14 2</description>

37171 <
addssOfft
>0x2B4</addressOffset>

37172 <
size
>0x20</size>

37173 <
acss
>
ad
-
wre
</access>

37174 <
tVue
>0x00000000</resetValue>

37175 <
flds
>

37176 <
fld
>

37177 <
me
>
FB0
</name>

37178 <
desti
>
Fr
 
bs
</description>

37179 <
bOfft
>0</bitOffset>

37180 <
bWidth
>1</bitWidth>

37181 </
fld
>

37182 <
fld
>

37183 <
me
>
FB1
</name>

37184 <
desti
>
Fr
 
bs
</description>

37185 <
bOfft
>1</bitOffset>

37186 <
bWidth
>1</bitWidth>

37187 </
fld
>

37188 <
fld
>

37189 <
me
>
FB2
</name>

37190 <
desti
>
Fr
 
bs
</description>

37191 <
bOfft
>2</bitOffset>

37192 <
bWidth
>1</bitWidth>

37193 </
fld
>

37194 <
fld
>

37195 <
me
>
FB3
</name>

37196 <
desti
>
Fr
 
bs
</description>

37197 <
bOfft
>3</bitOffset>

37198 <
bWidth
>1</bitWidth>

37199 </
fld
>

37200 <
fld
>

37201 <
me
>
FB4
</name>

37202 <
desti
>
Fr
 
bs
</description>

37203 <
bOfft
>4</bitOffset>

37204 <
bWidth
>1</bitWidth>

37205 </
fld
>

37206 <
fld
>

37207 <
me
>
FB5
</name>

37208 <
desti
>
Fr
 
bs
</description>

37209 <
bOfft
>5</bitOffset>

37210 <
bWidth
>1</bitWidth>

37211 </
fld
>

37212 <
fld
>

37213 <
me
>
FB6
</name>

37214 <
desti
>
Fr
 
bs
</description>

37215 <
bOfft
>6</bitOffset>

37216 <
bWidth
>1</bitWidth>

37217 </
fld
>

37218 <
fld
>

37219 <
me
>
FB7
</name>

37220 <
desti
>
Fr
 
bs
</description>

37221 <
bOfft
>7</bitOffset>

37222 <
bWidth
>1</bitWidth>

37223 </
fld
>

37224 <
fld
>

37225 <
me
>
FB8
</name>

37226 <
desti
>
Fr
 
bs
</description>

37227 <
bOfft
>8</bitOffset>

37228 <
bWidth
>1</bitWidth>

37229 </
fld
>

37230 <
fld
>

37231 <
me
>
FB9
</name>

37232 <
desti
>
Fr
 
bs
</description>

37233 <
bOfft
>9</bitOffset>

37234 <
bWidth
>1</bitWidth>

37235 </
fld
>

37236 <
fld
>

37237 <
me
>
FB10
</name>

37238 <
desti
>
Fr
 
bs
</description>

37239 <
bOfft
>10</bitOffset>

37240 <
bWidth
>1</bitWidth>

37241 </
fld
>

37242 <
fld
>

37243 <
me
>
FB11
</name>

37244 <
desti
>
Fr
 
bs
</description>

37245 <
bOfft
>11</bitOffset>

37246 <
bWidth
>1</bitWidth>

37247 </
fld
>

37248 <
fld
>

37249 <
me
>
FB12
</name>

37250 <
desti
>
Fr
 
bs
</description>

37251 <
bOfft
>12</bitOffset>

37252 <
bWidth
>1</bitWidth>

37253 </
fld
>

37254 <
fld
>

37255 <
me
>
FB13
</name>

37256 <
desti
>
Fr
 
bs
</description>

37257 <
bOfft
>13</bitOffset>

37258 <
bWidth
>1</bitWidth>

37259 </
fld
>

37260 <
fld
>

37261 <
me
>
FB14
</name>

37262 <
desti
>
Fr
 
bs
</description>

37263 <
bOfft
>14</bitOffset>

37264 <
bWidth
>1</bitWidth>

37265 </
fld
>

37266 <
fld
>

37267 <
me
>
FB15
</name>

37268 <
desti
>
Fr
 
bs
</description>

37269 <
bOfft
>15</bitOffset>

37270 <
bWidth
>1</bitWidth>

37271 </
fld
>

37272 <
fld
>

37273 <
me
>
FB16
</name>

37274 <
desti
>
Fr
 
bs
</description>

37275 <
bOfft
>16</bitOffset>

37276 <
bWidth
>1</bitWidth>

37277 </
fld
>

37278 <
fld
>

37279 <
me
>
FB17
</name>

37280 <
desti
>
Fr
 
bs
</description>

37281 <
bOfft
>17</bitOffset>

37282 <
bWidth
>1</bitWidth>

37283 </
fld
>

37284 <
fld
>

37285 <
me
>
FB18
</name>

37286 <
desti
>
Fr
 
bs
</description>

37287 <
bOfft
>18</bitOffset>

37288 <
bWidth
>1</bitWidth>

37289 </
fld
>

37290 <
fld
>

37291 <
me
>
FB19
</name>

37292 <
desti
>
Fr
 
bs
</description>

37293 <
bOfft
>19</bitOffset>

37294 <
bWidth
>1</bitWidth>

37295 </
fld
>

37296 <
fld
>

37297 <
me
>
FB20
</name>

37298 <
desti
>
Fr
 
bs
</description>

37299 <
bOfft
>20</bitOffset>

37300 <
bWidth
>1</bitWidth>

37301 </
fld
>

37302 <
fld
>

37303 <
me
>
FB21
</name>

37304 <
desti
>
Fr
 
bs
</description>

37305 <
bOfft
>21</bitOffset>

37306 <
bWidth
>1</bitWidth>

37307 </
fld
>

37308 <
fld
>

37309 <
me
>
FB22
</name>

37310 <
desti
>
Fr
 
bs
</description>

37311 <
bOfft
>22</bitOffset>

37312 <
bWidth
>1</bitWidth>

37313 </
fld
>

37314 <
fld
>

37315 <
me
>
FB23
</name>

37316 <
desti
>
Fr
 
bs
</description>

37317 <
bOfft
>23</bitOffset>

37318 <
bWidth
>1</bitWidth>

37319 </
fld
>

37320 <
fld
>

37321 <
me
>
FB24
</name>

37322 <
desti
>
Fr
 
bs
</description>

37323 <
bOfft
>24</bitOffset>

37324 <
bWidth
>1</bitWidth>

37325 </
fld
>

37326 <
fld
>

37327 <
me
>
FB25
</name>

37328 <
desti
>
Fr
 
bs
</description>

37329 <
bOfft
>25</bitOffset>

37330 <
bWidth
>1</bitWidth>

37331 </
fld
>

37332 <
fld
>

37333 <
me
>
FB26
</name>

37334 <
desti
>
Fr
 
bs
</description>

37335 <
bOfft
>26</bitOffset>

37336 <
bWidth
>1</bitWidth>

37337 </
fld
>

37338 <
fld
>

37339 <
me
>
FB27
</name>

37340 <
desti
>
Fr
 
bs
</description>

37341 <
bOfft
>27</bitOffset>

37342 <
bWidth
>1</bitWidth>

37343 </
fld
>

37344 <
fld
>

37345 <
me
>
FB28
</name>

37346 <
desti
>
Fr
 
bs
</description>

37347 <
bOfft
>28</bitOffset>

37348 <
bWidth
>1</bitWidth>

37349 </
fld
>

37350 <
fld
>

37351 <
me
>
FB29
</name>

37352 <
desti
>
Fr
 
bs
</description>

37353 <
bOfft
>29</bitOffset>

37354 <
bWidth
>1</bitWidth>

37355 </
fld
>

37356 <
fld
>

37357 <
me
>
FB30
</name>

37358 <
desti
>
Fr
 
bs
</description>

37359 <
bOfft
>30</bitOffset>

37360 <
bWidth
>1</bitWidth>

37361 </
fld
>

37362 <
fld
>

37363 <
me
>
FB31
</name>

37364 <
desti
>
Fr
 
bs
</description>

37365 <
bOfft
>31</bitOffset>

37366 <
bWidth
>1</bitWidth>

37367 </
fld
>

37368 </
flds
>

37371 <
me
>
F15R1
</name>

37372 <
diyName
>
F15R1
</displayName>

37373 <
desti
>
Fr
 
bk
 15 1</description>

37374 <
addssOfft
>0x2B8</addressOffset>

37375 <
size
>0x20</size>

37376 <
acss
>
ad
-
wre
</access>

37377 <
tVue
>0x00000000</resetValue>

37378 <
flds
>

37379 <
fld
>

37380 <
me
>
FB0
</name>

37381 <
desti
>
Fr
 
bs
</description>

37382 <
bOfft
>0</bitOffset>

37383 <
bWidth
>1</bitWidth>

37384 </
fld
>

37385 <
fld
>

37386 <
me
>
FB1
</name>

37387 <
desti
>
Fr
 
bs
</description>

37388 <
bOfft
>1</bitOffset>

37389 <
bWidth
>1</bitWidth>

37390 </
fld
>

37391 <
fld
>

37392 <
me
>
FB2
</name>

37393 <
desti
>
Fr
 
bs
</description>

37394 <
bOfft
>2</bitOffset>

37395 <
bWidth
>1</bitWidth>

37396 </
fld
>

37397 <
fld
>

37398 <
me
>
FB3
</name>

37399 <
desti
>
Fr
 
bs
</description>

37400 <
bOfft
>3</bitOffset>

37401 <
bWidth
>1</bitWidth>

37402 </
fld
>

37403 <
fld
>

37404 <
me
>
FB4
</name>

37405 <
desti
>
Fr
 
bs
</description>

37406 <
bOfft
>4</bitOffset>

37407 <
bWidth
>1</bitWidth>

37408 </
fld
>

37409 <
fld
>

37410 <
me
>
FB5
</name>

37411 <
desti
>
Fr
 
bs
</description>

37412 <
bOfft
>5</bitOffset>

37413 <
bWidth
>1</bitWidth>

37414 </
fld
>

37415 <
fld
>

37416 <
me
>
FB6
</name>

37417 <
desti
>
Fr
 
bs
</description>

37418 <
bOfft
>6</bitOffset>

37419 <
bWidth
>1</bitWidth>

37420 </
fld
>

37421 <
fld
>

37422 <
me
>
FB7
</name>

37423 <
desti
>
Fr
 
bs
</description>

37424 <
bOfft
>7</bitOffset>

37425 <
bWidth
>1</bitWidth>

37426 </
fld
>

37427 <
fld
>

37428 <
me
>
FB8
</name>

37429 <
desti
>
Fr
 
bs
</description>

37430 <
bOfft
>8</bitOffset>

37431 <
bWidth
>1</bitWidth>

37432 </
fld
>

37433 <
fld
>

37434 <
me
>
FB9
</name>

37435 <
desti
>
Fr
 
bs
</description>

37436 <
bOfft
>9</bitOffset>

37437 <
bWidth
>1</bitWidth>

37438 </
fld
>

37439 <
fld
>

37440 <
me
>
FB10
</name>

37441 <
desti
>
Fr
 
bs
</description>

37442 <
bOfft
>10</bitOffset>

37443 <
bWidth
>1</bitWidth>

37444 </
fld
>

37445 <
fld
>

37446 <
me
>
FB11
</name>

37447 <
desti
>
Fr
 
bs
</description>

37448 <
bOfft
>11</bitOffset>

37449 <
bWidth
>1</bitWidth>

37450 </
fld
>

37451 <
fld
>

37452 <
me
>
FB12
</name>

37453 <
desti
>
Fr
 
bs
</description>

37454 <
bOfft
>12</bitOffset>

37455 <
bWidth
>1</bitWidth>

37456 </
fld
>

37457 <
fld
>

37458 <
me
>
FB13
</name>

37459 <
desti
>
Fr
 
bs
</description>

37460 <
bOfft
>13</bitOffset>

37461 <
bWidth
>1</bitWidth>

37462 </
fld
>

37463 <
fld
>

37464 <
me
>
FB14
</name>

37465 <
desti
>
Fr
 
bs
</description>

37466 <
bOfft
>14</bitOffset>

37467 <
bWidth
>1</bitWidth>

37468 </
fld
>

37469 <
fld
>

37470 <
me
>
FB15
</name>

37471 <
desti
>
Fr
 
bs
</description>

37472 <
bOfft
>15</bitOffset>

37473 <
bWidth
>1</bitWidth>

37474 </
fld
>

37475 <
fld
>

37476 <
me
>
FB16
</name>

37477 <
desti
>
Fr
 
bs
</description>

37478 <
bOfft
>16</bitOffset>

37479 <
bWidth
>1</bitWidth>

37480 </
fld
>

37481 <
fld
>

37482 <
me
>
FB17
</name>

37483 <
desti
>
Fr
 
bs
</description>

37484 <
bOfft
>17</bitOffset>

37485 <
bWidth
>1</bitWidth>

37486 </
fld
>

37487 <
fld
>

37488 <
me
>
FB18
</name>

37489 <
desti
>
Fr
 
bs
</description>

37490 <
bOfft
>18</bitOffset>

37491 <
bWidth
>1</bitWidth>

37492 </
fld
>

37493 <
fld
>

37494 <
me
>
FB19
</name>

37495 <
desti
>
Fr
 
bs
</description>

37496 <
bOfft
>19</bitOffset>

37497 <
bWidth
>1</bitWidth>

37498 </
fld
>

37499 <
fld
>

37500 <
me
>
FB20
</name>

37501 <
desti
>
Fr
 
bs
</description>

37502 <
bOfft
>20</bitOffset>

37503 <
bWidth
>1</bitWidth>

37504 </
fld
>

37505 <
fld
>

37506 <
me
>
FB21
</name>

37507 <
desti
>
Fr
 
bs
</description>

37508 <
bOfft
>21</bitOffset>

37509 <
bWidth
>1</bitWidth>

37510 </
fld
>

37511 <
fld
>

37512 <
me
>
FB22
</name>

37513 <
desti
>
Fr
 
bs
</description>

37514 <
bOfft
>22</bitOffset>

37515 <
bWidth
>1</bitWidth>

37516 </
fld
>

37517 <
fld
>

37518 <
me
>
FB23
</name>

37519 <
desti
>
Fr
 
bs
</description>

37520 <
bOfft
>23</bitOffset>

37521 <
bWidth
>1</bitWidth>

37522 </
fld
>

37523 <
fld
>

37524 <
me
>
FB24
</name>

37525 <
desti
>
Fr
 
bs
</description>

37526 <
bOfft
>24</bitOffset>

37527 <
bWidth
>1</bitWidth>

37528 </
fld
>

37529 <
fld
>

37530 <
me
>
FB25
</name>

37531 <
desti
>
Fr
 
bs
</description>

37532 <
bOfft
>25</bitOffset>

37533 <
bWidth
>1</bitWidth>

37534 </
fld
>

37535 <
fld
>

37536 <
me
>
FB26
</name>

37537 <
desti
>
Fr
 
bs
</description>

37538 <
bOfft
>26</bitOffset>

37539 <
bWidth
>1</bitWidth>

37540 </
fld
>

37541 <
fld
>

37542 <
me
>
FB27
</name>

37543 <
desti
>
Fr
 
bs
</description>

37544 <
bOfft
>27</bitOffset>

37545 <
bWidth
>1</bitWidth>

37546 </
fld
>

37547 <
fld
>

37548 <
me
>
FB28
</name>

37549 <
desti
>
Fr
 
bs
</description>

37550 <
bOfft
>28</bitOffset>

37551 <
bWidth
>1</bitWidth>

37552 </
fld
>

37553 <
fld
>

37554 <
me
>
FB29
</name>

37555 <
desti
>
Fr
 
bs
</description>

37556 <
bOfft
>29</bitOffset>

37557 <
bWidth
>1</bitWidth>

37558 </
fld
>

37559 <
fld
>

37560 <
me
>
FB30
</name>

37561 <
desti
>
Fr
 
bs
</description>

37562 <
bOfft
>30</bitOffset>

37563 <
bWidth
>1</bitWidth>

37564 </
fld
>

37565 <
fld
>

37566 <
me
>
FB31
</name>

37567 <
desti
>
Fr
 
bs
</description>

37568 <
bOfft
>31</bitOffset>

37569 <
bWidth
>1</bitWidth>

37570 </
fld
>

37571 </
flds
>

37574 <
me
>
F15R2
</name>

37575 <
diyName
>
F15R2
</displayName>

37576 <
desti
>
Fr
 
bk
 15 2</description>

37577 <
addssOfft
>0x2BC</addressOffset>

37578 <
size
>0x20</size>

37579 <
acss
>
ad
-
wre
</access>

37580 <
tVue
>0x00000000</resetValue>

37581 <
flds
>

37582 <
fld
>

37583 <
me
>
FB0
</name>

37584 <
desti
>
Fr
 
bs
</description>

37585 <
bOfft
>0</bitOffset>

37586 <
bWidth
>1</bitWidth>

37587 </
fld
>

37588 <
fld
>

37589 <
me
>
FB1
</name>

37590 <
desti
>
Fr
 
bs
</description>

37591 <
bOfft
>1</bitOffset>

37592 <
bWidth
>1</bitWidth>

37593 </
fld
>

37594 <
fld
>

37595 <
me
>
FB2
</name>

37596 <
desti
>
Fr
 
bs
</description>

37597 <
bOfft
>2</bitOffset>

37598 <
bWidth
>1</bitWidth>

37599 </
fld
>

37600 <
fld
>

37601 <
me
>
FB3
</name>

37602 <
desti
>
Fr
 
bs
</description>

37603 <
bOfft
>3</bitOffset>

37604 <
bWidth
>1</bitWidth>

37605 </
fld
>

37606 <
fld
>

37607 <
me
>
FB4
</name>

37608 <
desti
>
Fr
 
bs
</description>

37609 <
bOfft
>4</bitOffset>

37610 <
bWidth
>1</bitWidth>

37611 </
fld
>

37612 <
fld
>

37613 <
me
>
FB5
</name>

37614 <
desti
>
Fr
 
bs
</description>

37615 <
bOfft
>5</bitOffset>

37616 <
bWidth
>1</bitWidth>

37617 </
fld
>

37618 <
fld
>

37619 <
me
>
FB6
</name>

37620 <
desti
>
Fr
 
bs
</description>

37621 <
bOfft
>6</bitOffset>

37622 <
bWidth
>1</bitWidth>

37623 </
fld
>

37624 <
fld
>

37625 <
me
>
FB7
</name>

37626 <
desti
>
Fr
 
bs
</description>

37627 <
bOfft
>7</bitOffset>

37628 <
bWidth
>1</bitWidth>

37629 </
fld
>

37630 <
fld
>

37631 <
me
>
FB8
</name>

37632 <
desti
>
Fr
 
bs
</description>

37633 <
bOfft
>8</bitOffset>

37634 <
bWidth
>1</bitWidth>

37635 </
fld
>

37636 <
fld
>

37637 <
me
>
FB9
</name>

37638 <
desti
>
Fr
 
bs
</description>

37639 <
bOfft
>9</bitOffset>

37640 <
bWidth
>1</bitWidth>

37641 </
fld
>

37642 <
fld
>

37643 <
me
>
FB10
</name>

37644 <
desti
>
Fr
 
bs
</description>

37645 <
bOfft
>10</bitOffset>

37646 <
bWidth
>1</bitWidth>

37647 </
fld
>

37648 <
fld
>

37649 <
me
>
FB11
</name>

37650 <
desti
>
Fr
 
bs
</description>

37651 <
bOfft
>11</bitOffset>

37652 <
bWidth
>1</bitWidth>

37653 </
fld
>

37654 <
fld
>

37655 <
me
>
FB12
</name>

37656 <
desti
>
Fr
 
bs
</description>

37657 <
bOfft
>12</bitOffset>

37658 <
bWidth
>1</bitWidth>

37659 </
fld
>

37660 <
fld
>

37661 <
me
>
FB13
</name>

37662 <
desti
>
Fr
 
bs
</description>

37663 <
bOfft
>13</bitOffset>

37664 <
bWidth
>1</bitWidth>

37665 </
fld
>

37666 <
fld
>

37667 <
me
>
FB14
</name>

37668 <
desti
>
Fr
 
bs
</description>

37669 <
bOfft
>14</bitOffset>

37670 <
bWidth
>1</bitWidth>

37671 </
fld
>

37672 <
fld
>

37673 <
me
>
FB15
</name>

37674 <
desti
>
Fr
 
bs
</description>

37675 <
bOfft
>15</bitOffset>

37676 <
bWidth
>1</bitWidth>

37677 </
fld
>

37678 <
fld
>

37679 <
me
>
FB16
</name>

37680 <
desti
>
Fr
 
bs
</description>

37681 <
bOfft
>16</bitOffset>

37682 <
bWidth
>1</bitWidth>

37683 </
fld
>

37684 <
fld
>

37685 <
me
>
FB17
</name>

37686 <
desti
>
Fr
 
bs
</description>

37687 <
bOfft
>17</bitOffset>

37688 <
bWidth
>1</bitWidth>

37689 </
fld
>

37690 <
fld
>

37691 <
me
>
FB18
</name>

37692 <
desti
>
Fr
 
bs
</description>

37693 <
bOfft
>18</bitOffset>

37694 <
bWidth
>1</bitWidth>

37695 </
fld
>

37696 <
fld
>

37697 <
me
>
FB19
</name>

37698 <
desti
>
Fr
 
bs
</description>

37699 <
bOfft
>19</bitOffset>

37700 <
bWidth
>1</bitWidth>

37701 </
fld
>

37702 <
fld
>

37703 <
me
>
FB20
</name>

37704 <
desti
>
Fr
 
bs
</description>

37705 <
bOfft
>20</bitOffset>

37706 <
bWidth
>1</bitWidth>

37707 </
fld
>

37708 <
fld
>

37709 <
me
>
FB21
</name>

37710 <
desti
>
Fr
 
bs
</description>

37711 <
bOfft
>21</bitOffset>

37712 <
bWidth
>1</bitWidth>

37713 </
fld
>

37714 <
fld
>

37715 <
me
>
FB22
</name>

37716 <
desti
>
Fr
 
bs
</description>

37717 <
bOfft
>22</bitOffset>

37718 <
bWidth
>1</bitWidth>

37719 </
fld
>

37720 <
fld
>

37721 <
me
>
FB23
</name>

37722 <
desti
>
Fr
 
bs
</description>

37723 <
bOfft
>23</bitOffset>

37724 <
bWidth
>1</bitWidth>

37725 </
fld
>

37726 <
fld
>

37727 <
me
>
FB24
</name>

37728 <
desti
>
Fr
 
bs
</description>

37729 <
bOfft
>24</bitOffset>

37730 <
bWidth
>1</bitWidth>

37731 </
fld
>

37732 <
fld
>

37733 <
me
>
FB25
</name>

37734 <
desti
>
Fr
 
bs
</description>

37735 <
bOfft
>25</bitOffset>

37736 <
bWidth
>1</bitWidth>

37737 </
fld
>

37738 <
fld
>

37739 <
me
>
FB26
</name>

37740 <
desti
>
Fr
 
bs
</description>

37741 <
bOfft
>26</bitOffset>

37742 <
bWidth
>1</bitWidth>

37743 </
fld
>

37744 <
fld
>

37745 <
me
>
FB27
</name>

37746 <
desti
>
Fr
 
bs
</description>

37747 <
bOfft
>27</bitOffset>

37748 <
bWidth
>1</bitWidth>

37749 </
fld
>

37750 <
fld
>

37751 <
me
>
FB28
</name>

37752 <
desti
>
Fr
 
bs
</description>

37753 <
bOfft
>28</bitOffset>

37754 <
bWidth
>1</bitWidth>

37755 </
fld
>

37756 <
fld
>

37757 <
me
>
FB29
</name>

37758 <
desti
>
Fr
 
bs
</description>

37759 <
bOfft
>29</bitOffset>

37760 <
bWidth
>1</bitWidth>

37761 </
fld
>

37762 <
fld
>

37763 <
me
>
FB30
</name>

37764 <
desti
>
Fr
 
bs
</description>

37765 <
bOfft
>30</bitOffset>

37766 <
bWidth
>1</bitWidth>

37767 </
fld
>

37768 <
fld
>

37769 <
me
>
FB31
</name>

37770 <
desti
>
Fr
 
bs
</description>

37771 <
bOfft
>31</bitOffset>

37772 <
bWidth
>1</bitWidth>

37773 </
fld
>

37774 </
flds
>

37777 <
me
>
F16R1
</name>

37778 <
diyName
>
F16R1
</displayName>

37779 <
desti
>
Fr
 
bk
 16 1</description>

37780 <
addssOfft
>0x2C0</addressOffset>

37781 <
size
>0x20</size>

37782 <
acss
>
ad
-
wre
</access>

37783 <
tVue
>0x00000000</resetValue>

37784 <
flds
>

37785 <
fld
>

37786 <
me
>
FB0
</name>

37787 <
desti
>
Fr
 
bs
</description>

37788 <
bOfft
>0</bitOffset>

37789 <
bWidth
>1</bitWidth>

37790 </
fld
>

37791 <
fld
>

37792 <
me
>
FB1
</name>

37793 <
desti
>
Fr
 
bs
</description>

37794 <
bOfft
>1</bitOffset>

37795 <
bWidth
>1</bitWidth>

37796 </
fld
>

37797 <
fld
>

37798 <
me
>
FB2
</name>

37799 <
desti
>
Fr
 
bs
</description>

37800 <
bOfft
>2</bitOffset>

37801 <
bWidth
>1</bitWidth>

37802 </
fld
>

37803 <
fld
>

37804 <
me
>
FB3
</name>

37805 <
desti
>
Fr
 
bs
</description>

37806 <
bOfft
>3</bitOffset>

37807 <
bWidth
>1</bitWidth>

37808 </
fld
>

37809 <
fld
>

37810 <
me
>
FB4
</name>

37811 <
desti
>
Fr
 
bs
</description>

37812 <
bOfft
>4</bitOffset>

37813 <
bWidth
>1</bitWidth>

37814 </
fld
>

37815 <
fld
>

37816 <
me
>
FB5
</name>

37817 <
desti
>
Fr
 
bs
</description>

37818 <
bOfft
>5</bitOffset>

37819 <
bWidth
>1</bitWidth>

37820 </
fld
>

37821 <
fld
>

37822 <
me
>
FB6
</name>

37823 <
desti
>
Fr
 
bs
</description>

37824 <
bOfft
>6</bitOffset>

37825 <
bWidth
>1</bitWidth>

37826 </
fld
>

37827 <
fld
>

37828 <
me
>
FB7
</name>

37829 <
desti
>
Fr
 
bs
</description>

37830 <
bOfft
>7</bitOffset>

37831 <
bWidth
>1</bitWidth>

37832 </
fld
>

37833 <
fld
>

37834 <
me
>
FB8
</name>

37835 <
desti
>
Fr
 
bs
</description>

37836 <
bOfft
>8</bitOffset>

37837 <
bWidth
>1</bitWidth>

37838 </
fld
>

37839 <
fld
>

37840 <
me
>
FB9
</name>

37841 <
desti
>
Fr
 
bs
</description>

37842 <
bOfft
>9</bitOffset>

37843 <
bWidth
>1</bitWidth>

37844 </
fld
>

37845 <
fld
>

37846 <
me
>
FB10
</name>

37847 <
desti
>
Fr
 
bs
</description>

37848 <
bOfft
>10</bitOffset>

37849 <
bWidth
>1</bitWidth>

37850 </
fld
>

37851 <
fld
>

37852 <
me
>
FB11
</name>

37853 <
desti
>
Fr
 
bs
</description>

37854 <
bOfft
>11</bitOffset>

37855 <
bWidth
>1</bitWidth>

37856 </
fld
>

37857 <
fld
>

37858 <
me
>
FB12
</name>

37859 <
desti
>
Fr
 
bs
</description>

37860 <
bOfft
>12</bitOffset>

37861 <
bWidth
>1</bitWidth>

37862 </
fld
>

37863 <
fld
>

37864 <
me
>
FB13
</name>

37865 <
desti
>
Fr
 
bs
</description>

37866 <
bOfft
>13</bitOffset>

37867 <
bWidth
>1</bitWidth>

37868 </
fld
>

37869 <
fld
>

37870 <
me
>
FB14
</name>

37871 <
desti
>
Fr
 
bs
</description>

37872 <
bOfft
>14</bitOffset>

37873 <
bWidth
>1</bitWidth>

37874 </
fld
>

37875 <
fld
>

37876 <
me
>
FB15
</name>

37877 <
desti
>
Fr
 
bs
</description>

37878 <
bOfft
>15</bitOffset>

37879 <
bWidth
>1</bitWidth>

37880 </
fld
>

37881 <
fld
>

37882 <
me
>
FB16
</name>

37883 <
desti
>
Fr
 
bs
</description>

37884 <
bOfft
>16</bitOffset>

37885 <
bWidth
>1</bitWidth>

37886 </
fld
>

37887 <
fld
>

37888 <
me
>
FB17
</name>

37889 <
desti
>
Fr
 
bs
</description>

37890 <
bOfft
>17</bitOffset>

37891 <
bWidth
>1</bitWidth>

37892 </
fld
>

37893 <
fld
>

37894 <
me
>
FB18
</name>

37895 <
desti
>
Fr
 
bs
</description>

37896 <
bOfft
>18</bitOffset>

37897 <
bWidth
>1</bitWidth>

37898 </
fld
>

37899 <
fld
>

37900 <
me
>
FB19
</name>

37901 <
desti
>
Fr
 
bs
</description>

37902 <
bOfft
>19</bitOffset>

37903 <
bWidth
>1</bitWidth>

37904 </
fld
>

37905 <
fld
>

37906 <
me
>
FB20
</name>

37907 <
desti
>
Fr
 
bs
</description>

37908 <
bOfft
>20</bitOffset>

37909 <
bWidth
>1</bitWidth>

37910 </
fld
>

37911 <
fld
>

37912 <
me
>
FB21
</name>

37913 <
desti
>
Fr
 
bs
</description>

37914 <
bOfft
>21</bitOffset>

37915 <
bWidth
>1</bitWidth>

37916 </
fld
>

37917 <
fld
>

37918 <
me
>
FB22
</name>

37919 <
desti
>
Fr
 
bs
</description>

37920 <
bOfft
>22</bitOffset>

37921 <
bWidth
>1</bitWidth>

37922 </
fld
>

37923 <
fld
>

37924 <
me
>
FB23
</name>

37925 <
desti
>
Fr
 
bs
</description>

37926 <
bOfft
>23</bitOffset>

37927 <
bWidth
>1</bitWidth>

37928 </
fld
>

37929 <
fld
>

37930 <
me
>
FB24
</name>

37931 <
desti
>
Fr
 
bs
</description>

37932 <
bOfft
>24</bitOffset>

37933 <
bWidth
>1</bitWidth>

37934 </
fld
>

37935 <
fld
>

37936 <
me
>
FB25
</name>

37937 <
desti
>
Fr
 
bs
</description>

37938 <
bOfft
>25</bitOffset>

37939 <
bWidth
>1</bitWidth>

37940 </
fld
>

37941 <
fld
>

37942 <
me
>
FB26
</name>

37943 <
desti
>
Fr
 
bs
</description>

37944 <
bOfft
>26</bitOffset>

37945 <
bWidth
>1</bitWidth>

37946 </
fld
>

37947 <
fld
>

37948 <
me
>
FB27
</name>

37949 <
desti
>
Fr
 
bs
</description>

37950 <
bOfft
>27</bitOffset>

37951 <
bWidth
>1</bitWidth>

37952 </
fld
>

37953 <
fld
>

37954 <
me
>
FB28
</name>

37955 <
desti
>
Fr
 
bs
</description>

37956 <
bOfft
>28</bitOffset>

37957 <
bWidth
>1</bitWidth>

37958 </
fld
>

37959 <
fld
>

37960 <
me
>
FB29
</name>

37961 <
desti
>
Fr
 
bs
</description>

37962 <
bOfft
>29</bitOffset>

37963 <
bWidth
>1</bitWidth>

37964 </
fld
>

37965 <
fld
>

37966 <
me
>
FB30
</name>

37967 <
desti
>
Fr
 
bs
</description>

37968 <
bOfft
>30</bitOffset>

37969 <
bWidth
>1</bitWidth>

37970 </
fld
>

37971 <
fld
>

37972 <
me
>
FB31
</name>

37973 <
desti
>
Fr
 
bs
</description>

37974 <
bOfft
>31</bitOffset>

37975 <
bWidth
>1</bitWidth>

37976 </
fld
>

37977 </
flds
>

37980 <
me
>
F16R2
</name>

37981 <
diyName
>
F16R2
</displayName>

37982 <
desti
>
Fr
 
bk
 16 2</description>

37983 <
addssOfft
>0x2C4</addressOffset>

37984 <
size
>0x20</size>

37985 <
acss
>
ad
-
wre
</access>

37986 <
tVue
>0x00000000</resetValue>

37987 <
flds
>

37988 <
fld
>

37989 <
me
>
FB0
</name>

37990 <
desti
>
Fr
 
bs
</description>

37991 <
bOfft
>0</bitOffset>

37992 <
bWidth
>1</bitWidth>

37993 </
fld
>

37994 <
fld
>

37995 <
me
>
FB1
</name>

37996 <
desti
>
Fr
 
bs
</description>

37997 <
bOfft
>1</bitOffset>

37998 <
bWidth
>1</bitWidth>

37999 </
fld
>

38000 <
fld
>

38001 <
me
>
FB2
</name>

38002 <
desti
>
Fr
 
bs
</description>

38003 <
bOfft
>2</bitOffset>

38004 <
bWidth
>1</bitWidth>

38005 </
fld
>

38006 <
fld
>

38007 <
me
>
FB3
</name>

38008 <
desti
>
Fr
 
bs
</description>

38009 <
bOfft
>3</bitOffset>

38010 <
bWidth
>1</bitWidth>

38011 </
fld
>

38012 <
fld
>

38013 <
me
>
FB4
</name>

38014 <
desti
>
Fr
 
bs
</description>

38015 <
bOfft
>4</bitOffset>

38016 <
bWidth
>1</bitWidth>

38017 </
fld
>

38018 <
fld
>

38019 <
me
>
FB5
</name>

38020 <
desti
>
Fr
 
bs
</description>

38021 <
bOfft
>5</bitOffset>

38022 <
bWidth
>1</bitWidth>

38023 </
fld
>

38024 <
fld
>

38025 <
me
>
FB6
</name>

38026 <
desti
>
Fr
 
bs
</description>

38027 <
bOfft
>6</bitOffset>

38028 <
bWidth
>1</bitWidth>

38029 </
fld
>

38030 <
fld
>

38031 <
me
>
FB7
</name>

38032 <
desti
>
Fr
 
bs
</description>

38033 <
bOfft
>7</bitOffset>

38034 <
bWidth
>1</bitWidth>

38035 </
fld
>

38036 <
fld
>

38037 <
me
>
FB8
</name>

38038 <
desti
>
Fr
 
bs
</description>

38039 <
bOfft
>8</bitOffset>

38040 <
bWidth
>1</bitWidth>

38041 </
fld
>

38042 <
fld
>

38043 <
me
>
FB9
</name>

38044 <
desti
>
Fr
 
bs
</description>

38045 <
bOfft
>9</bitOffset>

38046 <
bWidth
>1</bitWidth>

38047 </
fld
>

38048 <
fld
>

38049 <
me
>
FB10
</name>

38050 <
desti
>
Fr
 
bs
</description>

38051 <
bOfft
>10</bitOffset>

38052 <
bWidth
>1</bitWidth>

38053 </
fld
>

38054 <
fld
>

38055 <
me
>
FB11
</name>

38056 <
desti
>
Fr
 
bs
</description>

38057 <
bOfft
>11</bitOffset>

38058 <
bWidth
>1</bitWidth>

38059 </
fld
>

38060 <
fld
>

38061 <
me
>
FB12
</name>

38062 <
desti
>
Fr
 
bs
</description>

38063 <
bOfft
>12</bitOffset>

38064 <
bWidth
>1</bitWidth>

38065 </
fld
>

38066 <
fld
>

38067 <
me
>
FB13
</name>

38068 <
desti
>
Fr
 
bs
</description>

38069 <
bOfft
>13</bitOffset>

38070 <
bWidth
>1</bitWidth>

38071 </
fld
>

38072 <
fld
>

38073 <
me
>
FB14
</name>

38074 <
desti
>
Fr
 
bs
</description>

38075 <
bOfft
>14</bitOffset>

38076 <
bWidth
>1</bitWidth>

38077 </
fld
>

38078 <
fld
>

38079 <
me
>
FB15
</name>

38080 <
desti
>
Fr
 
bs
</description>

38081 <
bOfft
>15</bitOffset>

38082 <
bWidth
>1</bitWidth>

38083 </
fld
>

38084 <
fld
>

38085 <
me
>
FB16
</name>

38086 <
desti
>
Fr
 
bs
</description>

38087 <
bOfft
>16</bitOffset>

38088 <
bWidth
>1</bitWidth>

38089 </
fld
>

38090 <
fld
>

38091 <
me
>
FB17
</name>

38092 <
desti
>
Fr
 
bs
</description>

38093 <
bOfft
>17</bitOffset>

38094 <
bWidth
>1</bitWidth>

38095 </
fld
>

38096 <
fld
>

38097 <
me
>
FB18
</name>

38098 <
desti
>
Fr
 
bs
</description>

38099 <
bOfft
>18</bitOffset>

38100 <
bWidth
>1</bitWidth>

38101 </
fld
>

38102 <
fld
>

38103 <
me
>
FB19
</name>

38104 <
desti
>
Fr
 
bs
</description>

38105 <
bOfft
>19</bitOffset>

38106 <
bWidth
>1</bitWidth>

38107 </
fld
>

38108 <
fld
>

38109 <
me
>
FB20
</name>

38110 <
desti
>
Fr
 
bs
</description>

38111 <
bOfft
>20</bitOffset>

38112 <
bWidth
>1</bitWidth>

38113 </
fld
>

38114 <
fld
>

38115 <
me
>
FB21
</name>

38116 <
desti
>
Fr
 
bs
</description>

38117 <
bOfft
>21</bitOffset>

38118 <
bWidth
>1</bitWidth>

38119 </
fld
>

38120 <
fld
>

38121 <
me
>
FB22
</name>

38122 <
desti
>
Fr
 
bs
</description>

38123 <
bOfft
>22</bitOffset>

38124 <
bWidth
>1</bitWidth>

38125 </
fld
>

38126 <
fld
>

38127 <
me
>
FB23
</name>

38128 <
desti
>
Fr
 
bs
</description>

38129 <
bOfft
>23</bitOffset>

38130 <
bWidth
>1</bitWidth>

38131 </
fld
>

38132 <
fld
>

38133 <
me
>
FB24
</name>

38134 <
desti
>
Fr
 
bs
</description>

38135 <
bOfft
>24</bitOffset>

38136 <
bWidth
>1</bitWidth>

38137 </
fld
>

38138 <
fld
>

38139 <
me
>
FB25
</name>

38140 <
desti
>
Fr
 
bs
</description>

38141 <
bOfft
>25</bitOffset>

38142 <
bWidth
>1</bitWidth>

38143 </
fld
>

38144 <
fld
>

38145 <
me
>
FB26
</name>

38146 <
desti
>
Fr
 
bs
</description>

38147 <
bOfft
>26</bitOffset>

38148 <
bWidth
>1</bitWidth>

38149 </
fld
>

38150 <
fld
>

38151 <
me
>
FB27
</name>

38152 <
desti
>
Fr
 
bs
</description>

38153 <
bOfft
>27</bitOffset>

38154 <
bWidth
>1</bitWidth>

38155 </
fld
>

38156 <
fld
>

38157 <
me
>
FB28
</name>

38158 <
desti
>
Fr
 
bs
</description>

38159 <
bOfft
>28</bitOffset>

38160 <
bWidth
>1</bitWidth>

38161 </
fld
>

38162 <
fld
>

38163 <
me
>
FB29
</name>

38164 <
desti
>
Fr
 
bs
</description>

38165 <
bOfft
>29</bitOffset>

38166 <
bWidth
>1</bitWidth>

38167 </
fld
>

38168 <
fld
>

38169 <
me
>
FB30
</name>

38170 <
desti
>
Fr
 
bs
</description>

38171 <
bOfft
>30</bitOffset>

38172 <
bWidth
>1</bitWidth>

38173 </
fld
>

38174 <
fld
>

38175 <
me
>
FB31
</name>

38176 <
desti
>
Fr
 
bs
</description>

38177 <
bOfft
>31</bitOffset>

38178 <
bWidth
>1</bitWidth>

38179 </
fld
>

38180 </
flds
>

38183 <
me
>
F17R1
</name>

38184 <
diyName
>
F17R1
</displayName>

38185 <
desti
>
Fr
 
bk
 17 1</description>

38186 <
addssOfft
>0x2C8</addressOffset>

38187 <
size
>0x20</size>

38188 <
acss
>
ad
-
wre
</access>

38189 <
tVue
>0x00000000</resetValue>

38190 <
flds
>

38191 <
fld
>

38192 <
me
>
FB0
</name>

38193 <
desti
>
Fr
 
bs
</description>

38194 <
bOfft
>0</bitOffset>

38195 <
bWidth
>1</bitWidth>

38196 </
fld
>

38197 <
fld
>

38198 <
me
>
FB1
</name>

38199 <
desti
>
Fr
 
bs
</description>

38200 <
bOfft
>1</bitOffset>

38201 <
bWidth
>1</bitWidth>

38202 </
fld
>

38203 <
fld
>

38204 <
me
>
FB2
</name>

38205 <
desti
>
Fr
 
bs
</description>

38206 <
bOfft
>2</bitOffset>

38207 <
bWidth
>1</bitWidth>

38208 </
fld
>

38209 <
fld
>

38210 <
me
>
FB3
</name>

38211 <
desti
>
Fr
 
bs
</description>

38212 <
bOfft
>3</bitOffset>

38213 <
bWidth
>1</bitWidth>

38214 </
fld
>

38215 <
fld
>

38216 <
me
>
FB4
</name>

38217 <
desti
>
Fr
 
bs
</description>

38218 <
bOfft
>4</bitOffset>

38219 <
bWidth
>1</bitWidth>

38220 </
fld
>

38221 <
fld
>

38222 <
me
>
FB5
</name>

38223 <
desti
>
Fr
 
bs
</description>

38224 <
bOfft
>5</bitOffset>

38225 <
bWidth
>1</bitWidth>

38226 </
fld
>

38227 <
fld
>

38228 <
me
>
FB6
</name>

38229 <
desti
>
Fr
 
bs
</description>

38230 <
bOfft
>6</bitOffset>

38231 <
bWidth
>1</bitWidth>

38232 </
fld
>

38233 <
fld
>

38234 <
me
>
FB7
</name>

38235 <
desti
>
Fr
 
bs
</description>

38236 <
bOfft
>7</bitOffset>

38237 <
bWidth
>1</bitWidth>

38238 </
fld
>

38239 <
fld
>

38240 <
me
>
FB8
</name>

38241 <
desti
>
Fr
 
bs
</description>

38242 <
bOfft
>8</bitOffset>

38243 <
bWidth
>1</bitWidth>

38244 </
fld
>

38245 <
fld
>

38246 <
me
>
FB9
</name>

38247 <
desti
>
Fr
 
bs
</description>

38248 <
bOfft
>9</bitOffset>

38249 <
bWidth
>1</bitWidth>

38250 </
fld
>

38251 <
fld
>

38252 <
me
>
FB10
</name>

38253 <
desti
>
Fr
 
bs
</description>

38254 <
bOfft
>10</bitOffset>

38255 <
bWidth
>1</bitWidth>

38256 </
fld
>

38257 <
fld
>

38258 <
me
>
FB11
</name>

38259 <
desti
>
Fr
 
bs
</description>

38260 <
bOfft
>11</bitOffset>

38261 <
bWidth
>1</bitWidth>

38262 </
fld
>

38263 <
fld
>

38264 <
me
>
FB12
</name>

38265 <
desti
>
Fr
 
bs
</description>

38266 <
bOfft
>12</bitOffset>

38267 <
bWidth
>1</bitWidth>

38268 </
fld
>

38269 <
fld
>

38270 <
me
>
FB13
</name>

38271 <
desti
>
Fr
 
bs
</description>

38272 <
bOfft
>13</bitOffset>

38273 <
bWidth
>1</bitWidth>

38274 </
fld
>

38275 <
fld
>

38276 <
me
>
FB14
</name>

38277 <
desti
>
Fr
 
bs
</description>

38278 <
bOfft
>14</bitOffset>

38279 <
bWidth
>1</bitWidth>

38280 </
fld
>

38281 <
fld
>

38282 <
me
>
FB15
</name>

38283 <
desti
>
Fr
 
bs
</description>

38284 <
bOfft
>15</bitOffset>

38285 <
bWidth
>1</bitWidth>

38286 </
fld
>

38287 <
fld
>

38288 <
me
>
FB16
</name>

38289 <
desti
>
Fr
 
bs
</description>

38290 <
bOfft
>16</bitOffset>

38291 <
bWidth
>1</bitWidth>

38292 </
fld
>

38293 <
fld
>

38294 <
me
>
FB17
</name>

38295 <
desti
>
Fr
 
bs
</description>

38296 <
bOfft
>17</bitOffset>

38297 <
bWidth
>1</bitWidth>

38298 </
fld
>

38299 <
fld
>

38300 <
me
>
FB18
</name>

38301 <
desti
>
Fr
 
bs
</description>

38302 <
bOfft
>18</bitOffset>

38303 <
bWidth
>1</bitWidth>

38304 </
fld
>

38305 <
fld
>

38306 <
me
>
FB19
</name>

38307 <
desti
>
Fr
 
bs
</description>

38308 <
bOfft
>19</bitOffset>

38309 <
bWidth
>1</bitWidth>

38310 </
fld
>

38311 <
fld
>

38312 <
me
>
FB20
</name>

38313 <
desti
>
Fr
 
bs
</description>

38314 <
bOfft
>20</bitOffset>

38315 <
bWidth
>1</bitWidth>

38316 </
fld
>

38317 <
fld
>

38318 <
me
>
FB21
</name>

38319 <
desti
>
Fr
 
bs
</description>

38320 <
bOfft
>21</bitOffset>

38321 <
bWidth
>1</bitWidth>

38322 </
fld
>

38323 <
fld
>

38324 <
me
>
FB22
</name>

38325 <
desti
>
Fr
 
bs
</description>

38326 <
bOfft
>22</bitOffset>

38327 <
bWidth
>1</bitWidth>

38328 </
fld
>

38329 <
fld
>

38330 <
me
>
FB23
</name>

38331 <
desti
>
Fr
 
bs
</description>

38332 <
bOfft
>23</bitOffset>

38333 <
bWidth
>1</bitWidth>

38334 </
fld
>

38335 <
fld
>

38336 <
me
>
FB24
</name>

38337 <
desti
>
Fr
 
bs
</description>

38338 <
bOfft
>24</bitOffset>

38339 <
bWidth
>1</bitWidth>

38340 </
fld
>

38341 <
fld
>

38342 <
me
>
FB25
</name>

38343 <
desti
>
Fr
 
bs
</description>

38344 <
bOfft
>25</bitOffset>

38345 <
bWidth
>1</bitWidth>

38346 </
fld
>

38347 <
fld
>

38348 <
me
>
FB26
</name>

38349 <
desti
>
Fr
 
bs
</description>

38350 <
bOfft
>26</bitOffset>

38351 <
bWidth
>1</bitWidth>

38352 </
fld
>

38353 <
fld
>

38354 <
me
>
FB27
</name>

38355 <
desti
>
Fr
 
bs
</description>

38356 <
bOfft
>27</bitOffset>

38357 <
bWidth
>1</bitWidth>

38358 </
fld
>

38359 <
fld
>

38360 <
me
>
FB28
</name>

38361 <
desti
>
Fr
 
bs
</description>

38362 <
bOfft
>28</bitOffset>

38363 <
bWidth
>1</bitWidth>

38364 </
fld
>

38365 <
fld
>

38366 <
me
>
FB29
</name>

38367 <
desti
>
Fr
 
bs
</description>

38368 <
bOfft
>29</bitOffset>

38369 <
bWidth
>1</bitWidth>

38370 </
fld
>

38371 <
fld
>

38372 <
me
>
FB30
</name>

38373 <
desti
>
Fr
 
bs
</description>

38374 <
bOfft
>30</bitOffset>

38375 <
bWidth
>1</bitWidth>

38376 </
fld
>

38377 <
fld
>

38378 <
me
>
FB31
</name>

38379 <
desti
>
Fr
 
bs
</description>

38380 <
bOfft
>31</bitOffset>

38381 <
bWidth
>1</bitWidth>

38382 </
fld
>

38383 </
flds
>

38386 <
me
>
F17R2
</name>

38387 <
diyName
>
F17R2
</displayName>

38388 <
desti
>
Fr
 
bk
 17 2</description>

38389 <
addssOfft
>0x2CC</addressOffset>

38390 <
size
>0x20</size>

38391 <
acss
>
ad
-
wre
</access>

38392 <
tVue
>0x00000000</resetValue>

38393 <
flds
>

38394 <
fld
>

38395 <
me
>
FB0
</name>

38396 <
desti
>
Fr
 
bs
</description>

38397 <
bOfft
>0</bitOffset>

38398 <
bWidth
>1</bitWidth>

38399 </
fld
>

38400 <
fld
>

38401 <
me
>
FB1
</name>

38402 <
desti
>
Fr
 
bs
</description>

38403 <
bOfft
>1</bitOffset>

38404 <
bWidth
>1</bitWidth>

38405 </
fld
>

38406 <
fld
>

38407 <
me
>
FB2
</name>

38408 <
desti
>
Fr
 
bs
</description>

38409 <
bOfft
>2</bitOffset>

38410 <
bWidth
>1</bitWidth>

38411 </
fld
>

38412 <
fld
>

38413 <
me
>
FB3
</name>

38414 <
desti
>
Fr
 
bs
</description>

38415 <
bOfft
>3</bitOffset>

38416 <
bWidth
>1</bitWidth>

38417 </
fld
>

38418 <
fld
>

38419 <
me
>
FB4
</name>

38420 <
desti
>
Fr
 
bs
</description>

38421 <
bOfft
>4</bitOffset>

38422 <
bWidth
>1</bitWidth>

38423 </
fld
>

38424 <
fld
>

38425 <
me
>
FB5
</name>

38426 <
desti
>
Fr
 
bs
</description>

38427 <
bOfft
>5</bitOffset>

38428 <
bWidth
>1</bitWidth>

38429 </
fld
>

38430 <
fld
>

38431 <
me
>
FB6
</name>

38432 <
desti
>
Fr
 
bs
</description>

38433 <
bOfft
>6</bitOffset>

38434 <
bWidth
>1</bitWidth>

38435 </
fld
>

38436 <
fld
>

38437 <
me
>
FB7
</name>

38438 <
desti
>
Fr
 
bs
</description>

38439 <
bOfft
>7</bitOffset>

38440 <
bWidth
>1</bitWidth>

38441 </
fld
>

38442 <
fld
>

38443 <
me
>
FB8
</name>

38444 <
desti
>
Fr
 
bs
</description>

38445 <
bOfft
>8</bitOffset>

38446 <
bWidth
>1</bitWidth>

38447 </
fld
>

38448 <
fld
>

38449 <
me
>
FB9
</name>

38450 <
desti
>
Fr
 
bs
</description>

38451 <
bOfft
>9</bitOffset>

38452 <
bWidth
>1</bitWidth>

38453 </
fld
>

38454 <
fld
>

38455 <
me
>
FB10
</name>

38456 <
desti
>
Fr
 
bs
</description>

38457 <
bOfft
>10</bitOffset>

38458 <
bWidth
>1</bitWidth>

38459 </
fld
>

38460 <
fld
>

38461 <
me
>
FB11
</name>

38462 <
desti
>
Fr
 
bs
</description>

38463 <
bOfft
>11</bitOffset>

38464 <
bWidth
>1</bitWidth>

38465 </
fld
>

38466 <
fld
>

38467 <
me
>
FB12
</name>

38468 <
desti
>
Fr
 
bs
</description>

38469 <
bOfft
>12</bitOffset>

38470 <
bWidth
>1</bitWidth>

38471 </
fld
>

38472 <
fld
>

38473 <
me
>
FB13
</name>

38474 <
desti
>
Fr
 
bs
</description>

38475 <
bOfft
>13</bitOffset>

38476 <
bWidth
>1</bitWidth>

38477 </
fld
>

38478 <
fld
>

38479 <
me
>
FB14
</name>

38480 <
desti
>
Fr
 
bs
</description>

38481 <
bOfft
>14</bitOffset>

38482 <
bWidth
>1</bitWidth>

38483 </
fld
>

38484 <
fld
>

38485 <
me
>
FB15
</name>

38486 <
desti
>
Fr
 
bs
</description>

38487 <
bOfft
>15</bitOffset>

38488 <
bWidth
>1</bitWidth>

38489 </
fld
>

38490 <
fld
>

38491 <
me
>
FB16
</name>

38492 <
desti
>
Fr
 
bs
</description>

38493 <
bOfft
>16</bitOffset>

38494 <
bWidth
>1</bitWidth>

38495 </
fld
>

38496 <
fld
>

38497 <
me
>
FB17
</name>

38498 <
desti
>
Fr
 
bs
</description>

38499 <
bOfft
>17</bitOffset>

38500 <
bWidth
>1</bitWidth>

38501 </
fld
>

38502 <
fld
>

38503 <
me
>
FB18
</name>

38504 <
desti
>
Fr
 
bs
</description>

38505 <
bOfft
>18</bitOffset>

38506 <
bWidth
>1</bitWidth>

38507 </
fld
>

38508 <
fld
>

38509 <
me
>
FB19
</name>

38510 <
desti
>
Fr
 
bs
</description>

38511 <
bOfft
>19</bitOffset>

38512 <
bWidth
>1</bitWidth>

38513 </
fld
>

38514 <
fld
>

38515 <
me
>
FB20
</name>

38516 <
desti
>
Fr
 
bs
</description>

38517 <
bOfft
>20</bitOffset>

38518 <
bWidth
>1</bitWidth>

38519 </
fld
>

38520 <
fld
>

38521 <
me
>
FB21
</name>

38522 <
desti
>
Fr
 
bs
</description>

38523 <
bOfft
>21</bitOffset>

38524 <
bWidth
>1</bitWidth>

38525 </
fld
>

38526 <
fld
>

38527 <
me
>
FB22
</name>

38528 <
desti
>
Fr
 
bs
</description>

38529 <
bOfft
>22</bitOffset>

38530 <
bWidth
>1</bitWidth>

38531 </
fld
>

38532 <
fld
>

38533 <
me
>
FB23
</name>

38534 <
desti
>
Fr
 
bs
</description>

38535 <
bOfft
>23</bitOffset>

38536 <
bWidth
>1</bitWidth>

38537 </
fld
>

38538 <
fld
>

38539 <
me
>
FB24
</name>

38540 <
desti
>
Fr
 
bs
</description>

38541 <
bOfft
>24</bitOffset>

38542 <
bWidth
>1</bitWidth>

38543 </
fld
>

38544 <
fld
>

38545 <
me
>
FB25
</name>

38546 <
desti
>
Fr
 
bs
</description>

38547 <
bOfft
>25</bitOffset>

38548 <
bWidth
>1</bitWidth>

38549 </
fld
>

38550 <
fld
>

38551 <
me
>
FB26
</name>

38552 <
desti
>
Fr
 
bs
</description>

38553 <
bOfft
>26</bitOffset>

38554 <
bWidth
>1</bitWidth>

38555 </
fld
>

38556 <
fld
>

38557 <
me
>
FB27
</name>

38558 <
desti
>
Fr
 
bs
</description>

38559 <
bOfft
>27</bitOffset>

38560 <
bWidth
>1</bitWidth>

38561 </
fld
>

38562 <
fld
>

38563 <
me
>
FB28
</name>

38564 <
desti
>
Fr
 
bs
</description>

38565 <
bOfft
>28</bitOffset>

38566 <
bWidth
>1</bitWidth>

38567 </
fld
>

38568 <
fld
>

38569 <
me
>
FB29
</name>

38570 <
desti
>
Fr
 
bs
</description>

38571 <
bOfft
>29</bitOffset>

38572 <
bWidth
>1</bitWidth>

38573 </
fld
>

38574 <
fld
>

38575 <
me
>
FB30
</name>

38576 <
desti
>
Fr
 
bs
</description>

38577 <
bOfft
>30</bitOffset>

38578 <
bWidth
>1</bitWidth>

38579 </
fld
>

38580 <
fld
>

38581 <
me
>
FB31
</name>

38582 <
desti
>
Fr
 
bs
</description>

38583 <
bOfft
>31</bitOffset>

38584 <
bWidth
>1</bitWidth>

38585 </
fld
>

38586 </
flds
>

38589 <
me
>
F18R1
</name>

38590 <
diyName
>
F18R1
</displayName>

38591 <
desti
>
Fr
 
bk
 18 1</description>

38592 <
addssOfft
>0x2D0</addressOffset>

38593 <
size
>0x20</size>

38594 <
acss
>
ad
-
wre
</access>

38595 <
tVue
>0x00000000</resetValue>

38596 <
flds
>

38597 <
fld
>

38598 <
me
>
FB0
</name>

38599 <
desti
>
Fr
 
bs
</description>

38600 <
bOfft
>0</bitOffset>

38601 <
bWidth
>1</bitWidth>

38602 </
fld
>

38603 <
fld
>

38604 <
me
>
FB1
</name>

38605 <
desti
>
Fr
 
bs
</description>

38606 <
bOfft
>1</bitOffset>

38607 <
bWidth
>1</bitWidth>

38608 </
fld
>

38609 <
fld
>

38610 <
me
>
FB2
</name>

38611 <
desti
>
Fr
 
bs
</description>

38612 <
bOfft
>2</bitOffset>

38613 <
bWidth
>1</bitWidth>

38614 </
fld
>

38615 <
fld
>

38616 <
me
>
FB3
</name>

38617 <
desti
>
Fr
 
bs
</description>

38618 <
bOfft
>3</bitOffset>

38619 <
bWidth
>1</bitWidth>

38620 </
fld
>

38621 <
fld
>

38622 <
me
>
FB4
</name>

38623 <
desti
>
Fr
 
bs
</description>

38624 <
bOfft
>4</bitOffset>

38625 <
bWidth
>1</bitWidth>

38626 </
fld
>

38627 <
fld
>

38628 <
me
>
FB5
</name>

38629 <
desti
>
Fr
 
bs
</description>

38630 <
bOfft
>5</bitOffset>

38631 <
bWidth
>1</bitWidth>

38632 </
fld
>

38633 <
fld
>

38634 <
me
>
FB6
</name>

38635 <
desti
>
Fr
 
bs
</description>

38636 <
bOfft
>6</bitOffset>

38637 <
bWidth
>1</bitWidth>

38638 </
fld
>

38639 <
fld
>

38640 <
me
>
FB7
</name>

38641 <
desti
>
Fr
 
bs
</description>

38642 <
bOfft
>7</bitOffset>

38643 <
bWidth
>1</bitWidth>

38644 </
fld
>

38645 <
fld
>

38646 <
me
>
FB8
</name>

38647 <
desti
>
Fr
 
bs
</description>

38648 <
bOfft
>8</bitOffset>

38649 <
bWidth
>1</bitWidth>

38650 </
fld
>

38651 <
fld
>

38652 <
me
>
FB9
</name>

38653 <
desti
>
Fr
 
bs
</description>

38654 <
bOfft
>9</bitOffset>

38655 <
bWidth
>1</bitWidth>

38656 </
fld
>

38657 <
fld
>

38658 <
me
>
FB10
</name>

38659 <
desti
>
Fr
 
bs
</description>

38660 <
bOfft
>10</bitOffset>

38661 <
bWidth
>1</bitWidth>

38662 </
fld
>

38663 <
fld
>

38664 <
me
>
FB11
</name>

38665 <
desti
>
Fr
 
bs
</description>

38666 <
bOfft
>11</bitOffset>

38667 <
bWidth
>1</bitWidth>

38668 </
fld
>

38669 <
fld
>

38670 <
me
>
FB12
</name>

38671 <
desti
>
Fr
 
bs
</description>

38672 <
bOfft
>12</bitOffset>

38673 <
bWidth
>1</bitWidth>

38674 </
fld
>

38675 <
fld
>

38676 <
me
>
FB13
</name>

38677 <
desti
>
Fr
 
bs
</description>

38678 <
bOfft
>13</bitOffset>

38679 <
bWidth
>1</bitWidth>

38680 </
fld
>

38681 <
fld
>

38682 <
me
>
FB14
</name>

38683 <
desti
>
Fr
 
bs
</description>

38684 <
bOfft
>14</bitOffset>

38685 <
bWidth
>1</bitWidth>

38686 </
fld
>

38687 <
fld
>

38688 <
me
>
FB15
</name>

38689 <
desti
>
Fr
 
bs
</description>

38690 <
bOfft
>15</bitOffset>

38691 <
bWidth
>1</bitWidth>

38692 </
fld
>

38693 <
fld
>

38694 <
me
>
FB16
</name>

38695 <
desti
>
Fr
 
bs
</description>

38696 <
bOfft
>16</bitOffset>

38697 <
bWidth
>1</bitWidth>

38698 </
fld
>

38699 <
fld
>

38700 <
me
>
FB17
</name>

38701 <
desti
>
Fr
 
bs
</description>

38702 <
bOfft
>17</bitOffset>

38703 <
bWidth
>1</bitWidth>

38704 </
fld
>

38705 <
fld
>

38706 <
me
>
FB18
</name>

38707 <
desti
>
Fr
 
bs
</description>

38708 <
bOfft
>18</bitOffset>

38709 <
bWidth
>1</bitWidth>

38710 </
fld
>

38711 <
fld
>

38712 <
me
>
FB19
</name>

38713 <
desti
>
Fr
 
bs
</description>

38714 <
bOfft
>19</bitOffset>

38715 <
bWidth
>1</bitWidth>

38716 </
fld
>

38717 <
fld
>

38718 <
me
>
FB20
</name>

38719 <
desti
>
Fr
 
bs
</description>

38720 <
bOfft
>20</bitOffset>

38721 <
bWidth
>1</bitWidth>

38722 </
fld
>

38723 <
fld
>

38724 <
me
>
FB21
</name>

38725 <
desti
>
Fr
 
bs
</description>

38726 <
bOfft
>21</bitOffset>

38727 <
bWidth
>1</bitWidth>

38728 </
fld
>

38729 <
fld
>

38730 <
me
>
FB22
</name>

38731 <
desti
>
Fr
 
bs
</description>

38732 <
bOfft
>22</bitOffset>

38733 <
bWidth
>1</bitWidth>

38734 </
fld
>

38735 <
fld
>

38736 <
me
>
FB23
</name>

38737 <
desti
>
Fr
 
bs
</description>

38738 <
bOfft
>23</bitOffset>

38739 <
bWidth
>1</bitWidth>

38740 </
fld
>

38741 <
fld
>

38742 <
me
>
FB24
</name>

38743 <
desti
>
Fr
 
bs
</description>

38744 <
bOfft
>24</bitOffset>

38745 <
bWidth
>1</bitWidth>

38746 </
fld
>

38747 <
fld
>

38748 <
me
>
FB25
</name>

38749 <
desti
>
Fr
 
bs
</description>

38750 <
bOfft
>25</bitOffset>

38751 <
bWidth
>1</bitWidth>

38752 </
fld
>

38753 <
fld
>

38754 <
me
>
FB26
</name>

38755 <
desti
>
Fr
 
bs
</description>

38756 <
bOfft
>26</bitOffset>

38757 <
bWidth
>1</bitWidth>

38758 </
fld
>

38759 <
fld
>

38760 <
me
>
FB27
</name>

38761 <
desti
>
Fr
 
bs
</description>

38762 <
bOfft
>27</bitOffset>

38763 <
bWidth
>1</bitWidth>

38764 </
fld
>

38765 <
fld
>

38766 <
me
>
FB28
</name>

38767 <
desti
>
Fr
 
bs
</description>

38768 <
bOfft
>28</bitOffset>

38769 <
bWidth
>1</bitWidth>

38770 </
fld
>

38771 <
fld
>

38772 <
me
>
FB29
</name>

38773 <
desti
>
Fr
 
bs
</description>

38774 <
bOfft
>29</bitOffset>

38775 <
bWidth
>1</bitWidth>

38776 </
fld
>

38777 <
fld
>

38778 <
me
>
FB30
</name>

38779 <
desti
>
Fr
 
bs
</description>

38780 <
bOfft
>30</bitOffset>

38781 <
bWidth
>1</bitWidth>

38782 </
fld
>

38783 <
fld
>

38784 <
me
>
FB31
</name>

38785 <
desti
>
Fr
 
bs
</description>

38786 <
bOfft
>31</bitOffset>

38787 <
bWidth
>1</bitWidth>

38788 </
fld
>

38789 </
flds
>

38792 <
me
>
F18R2
</name>

38793 <
diyName
>
F18R2
</displayName>

38794 <
desti
>
Fr
 
bk
 18 2</description>

38795 <
addssOfft
>0x2D4</addressOffset>

38796 <
size
>0x20</size>

38797 <
acss
>
ad
-
wre
</access>

38798 <
tVue
>0x00000000</resetValue>

38799 <
flds
>

38800 <
fld
>

38801 <
me
>
FB0
</name>

38802 <
desti
>
Fr
 
bs
</description>

38803 <
bOfft
>0</bitOffset>

38804 <
bWidth
>1</bitWidth>

38805 </
fld
>

38806 <
fld
>

38807 <
me
>
FB1
</name>

38808 <
desti
>
Fr
 
bs
</description>

38809 <
bOfft
>1</bitOffset>

38810 <
bWidth
>1</bitWidth>

38811 </
fld
>

38812 <
fld
>

38813 <
me
>
FB2
</name>

38814 <
desti
>
Fr
 
bs
</description>

38815 <
bOfft
>2</bitOffset>

38816 <
bWidth
>1</bitWidth>

38817 </
fld
>

38818 <
fld
>

38819 <
me
>
FB3
</name>

38820 <
desti
>
Fr
 
bs
</description>

38821 <
bOfft
>3</bitOffset>

38822 <
bWidth
>1</bitWidth>

38823 </
fld
>

38824 <
fld
>

38825 <
me
>
FB4
</name>

38826 <
desti
>
Fr
 
bs
</description>

38827 <
bOfft
>4</bitOffset>

38828 <
bWidth
>1</bitWidth>

38829 </
fld
>

38830 <
fld
>

38831 <
me
>
FB5
</name>

38832 <
desti
>
Fr
 
bs
</description>

38833 <
bOfft
>5</bitOffset>

38834 <
bWidth
>1</bitWidth>

38835 </
fld
>

38836 <
fld
>

38837 <
me
>
FB6
</name>

38838 <
desti
>
Fr
 
bs
</description>

38839 <
bOfft
>6</bitOffset>

38840 <
bWidth
>1</bitWidth>

38841 </
fld
>

38842 <
fld
>

38843 <
me
>
FB7
</name>

38844 <
desti
>
Fr
 
bs
</description>

38845 <
bOfft
>7</bitOffset>

38846 <
bWidth
>1</bitWidth>

38847 </
fld
>

38848 <
fld
>

38849 <
me
>
FB8
</name>

38850 <
desti
>
Fr
 
bs
</description>

38851 <
bOfft
>8</bitOffset>

38852 <
bWidth
>1</bitWidth>

38853 </
fld
>

38854 <
fld
>

38855 <
me
>
FB9
</name>

38856 <
desti
>
Fr
 
bs
</description>

38857 <
bOfft
>9</bitOffset>

38858 <
bWidth
>1</bitWidth>

38859 </
fld
>

38860 <
fld
>

38861 <
me
>
FB10
</name>

38862 <
desti
>
Fr
 
bs
</description>

38863 <
bOfft
>10</bitOffset>

38864 <
bWidth
>1</bitWidth>

38865 </
fld
>

38866 <
fld
>

38867 <
me
>
FB11
</name>

38868 <
desti
>
Fr
 
bs
</description>

38869 <
bOfft
>11</bitOffset>

38870 <
bWidth
>1</bitWidth>

38871 </
fld
>

38872 <
fld
>

38873 <
me
>
FB12
</name>

38874 <
desti
>
Fr
 
bs
</description>

38875 <
bOfft
>12</bitOffset>

38876 <
bWidth
>1</bitWidth>

38877 </
fld
>

38878 <
fld
>

38879 <
me
>
FB13
</name>

38880 <
desti
>
Fr
 
bs
</description>

38881 <
bOfft
>13</bitOffset>

38882 <
bWidth
>1</bitWidth>

38883 </
fld
>

38884 <
fld
>

38885 <
me
>
FB14
</name>

38886 <
desti
>
Fr
 
bs
</description>

38887 <
bOfft
>14</bitOffset>

38888 <
bWidth
>1</bitWidth>

38889 </
fld
>

38890 <
fld
>

38891 <
me
>
FB15
</name>

38892 <
desti
>
Fr
 
bs
</description>

38893 <
bOfft
>15</bitOffset>

38894 <
bWidth
>1</bitWidth>

38895 </
fld
>

38896 <
fld
>

38897 <
me
>
FB16
</name>

38898 <
desti
>
Fr
 
bs
</description>

38899 <
bOfft
>16</bitOffset>

38900 <
bWidth
>1</bitWidth>

38901 </
fld
>

38902 <
fld
>

38903 <
me
>
FB17
</name>

38904 <
desti
>
Fr
 
bs
</description>

38905 <
bOfft
>17</bitOffset>

38906 <
bWidth
>1</bitWidth>

38907 </
fld
>

38908 <
fld
>

38909 <
me
>
FB18
</name>

38910 <
desti
>
Fr
 
bs
</description>

38911 <
bOfft
>18</bitOffset>

38912 <
bWidth
>1</bitWidth>

38913 </
fld
>

38914 <
fld
>

38915 <
me
>
FB19
</name>

38916 <
desti
>
Fr
 
bs
</description>

38917 <
bOfft
>19</bitOffset>

38918 <
bWidth
>1</bitWidth>

38919 </
fld
>

38920 <
fld
>

38921 <
me
>
FB20
</name>

38922 <
desti
>
Fr
 
bs
</description>

38923 <
bOfft
>20</bitOffset>

38924 <
bWidth
>1</bitWidth>

38925 </
fld
>

38926 <
fld
>

38927 <
me
>
FB21
</name>

38928 <
desti
>
Fr
 
bs
</description>

38929 <
bOfft
>21</bitOffset>

38930 <
bWidth
>1</bitWidth>

38931 </
fld
>

38932 <
fld
>

38933 <
me
>
FB22
</name>

38934 <
desti
>
Fr
 
bs
</description>

38935 <
bOfft
>22</bitOffset>

38936 <
bWidth
>1</bitWidth>

38937 </
fld
>

38938 <
fld
>

38939 <
me
>
FB23
</name>

38940 <
desti
>
Fr
 
bs
</description>

38941 <
bOfft
>23</bitOffset>

38942 <
bWidth
>1</bitWidth>

38943 </
fld
>

38944 <
fld
>

38945 <
me
>
FB24
</name>

38946 <
desti
>
Fr
 
bs
</description>

38947 <
bOfft
>24</bitOffset>

38948 <
bWidth
>1</bitWidth>

38949 </
fld
>

38950 <
fld
>

38951 <
me
>
FB25
</name>

38952 <
desti
>
Fr
 
bs
</description>

38953 <
bOfft
>25</bitOffset>

38954 <
bWidth
>1</bitWidth>

38955 </
fld
>

38956 <
fld
>

38957 <
me
>
FB26
</name>

38958 <
desti
>
Fr
 
bs
</description>

38959 <
bOfft
>26</bitOffset>

38960 <
bWidth
>1</bitWidth>

38961 </
fld
>

38962 <
fld
>

38963 <
me
>
FB27
</name>

38964 <
desti
>
Fr
 
bs
</description>

38965 <
bOfft
>27</bitOffset>

38966 <
bWidth
>1</bitWidth>

38967 </
fld
>

38968 <
fld
>

38969 <
me
>
FB28
</name>

38970 <
desti
>
Fr
 
bs
</description>

38971 <
bOfft
>28</bitOffset>

38972 <
bWidth
>1</bitWidth>

38973 </
fld
>

38974 <
fld
>

38975 <
me
>
FB29
</name>

38976 <
desti
>
Fr
 
bs
</description>

38977 <
bOfft
>29</bitOffset>

38978 <
bWidth
>1</bitWidth>

38979 </
fld
>

38980 <
fld
>

38981 <
me
>
FB30
</name>

38982 <
desti
>
Fr
 
bs
</description>

38983 <
bOfft
>30</bitOffset>

38984 <
bWidth
>1</bitWidth>

38985 </
fld
>

38986 <
fld
>

38987 <
me
>
FB31
</name>

38988 <
desti
>
Fr
 
bs
</description>

38989 <
bOfft
>31</bitOffset>

38990 <
bWidth
>1</bitWidth>

38991 </
fld
>

38992 </
flds
>

38995 <
me
>
F19R1
</name>

38996 <
diyName
>
F19R1
</displayName>

38997 <
desti
>
Fr
 
bk
 19 1</description>

38998 <
addssOfft
>0x2D8</addressOffset>

38999 <
size
>0x20</size>

39000 <
acss
>
ad
-
wre
</access>

39001 <
tVue
>0x00000000</resetValue>

39002 <
flds
>

39003 <
fld
>

39004 <
me
>
FB0
</name>

39005 <
desti
>
Fr
 
bs
</description>

39006 <
bOfft
>0</bitOffset>

39007 <
bWidth
>1</bitWidth>

39008 </
fld
>

39009 <
fld
>

39010 <
me
>
FB1
</name>

39011 <
desti
>
Fr
 
bs
</description>

39012 <
bOfft
>1</bitOffset>

39013 <
bWidth
>1</bitWidth>

39014 </
fld
>

39015 <
fld
>

39016 <
me
>
FB2
</name>

39017 <
desti
>
Fr
 
bs
</description>

39018 <
bOfft
>2</bitOffset>

39019 <
bWidth
>1</bitWidth>

39020 </
fld
>

39021 <
fld
>

39022 <
me
>
FB3
</name>

39023 <
desti
>
Fr
 
bs
</description>

39024 <
bOfft
>3</bitOffset>

39025 <
bWidth
>1</bitWidth>

39026 </
fld
>

39027 <
fld
>

39028 <
me
>
FB4
</name>

39029 <
desti
>
Fr
 
bs
</description>

39030 <
bOfft
>4</bitOffset>

39031 <
bWidth
>1</bitWidth>

39032 </
fld
>

39033 <
fld
>

39034 <
me
>
FB5
</name>

39035 <
desti
>
Fr
 
bs
</description>

39036 <
bOfft
>5</bitOffset>

39037 <
bWidth
>1</bitWidth>

39038 </
fld
>

39039 <
fld
>

39040 <
me
>
FB6
</name>

39041 <
desti
>
Fr
 
bs
</description>

39042 <
bOfft
>6</bitOffset>

39043 <
bWidth
>1</bitWidth>

39044 </
fld
>

39045 <
fld
>

39046 <
me
>
FB7
</name>

39047 <
desti
>
Fr
 
bs
</description>

39048 <
bOfft
>7</bitOffset>

39049 <
bWidth
>1</bitWidth>

39050 </
fld
>

39051 <
fld
>

39052 <
me
>
FB8
</name>

39053 <
desti
>
Fr
 
bs
</description>

39054 <
bOfft
>8</bitOffset>

39055 <
bWidth
>1</bitWidth>

39056 </
fld
>

39057 <
fld
>

39058 <
me
>
FB9
</name>

39059 <
desti
>
Fr
 
bs
</description>

39060 <
bOfft
>9</bitOffset>

39061 <
bWidth
>1</bitWidth>

39062 </
fld
>

39063 <
fld
>

39064 <
me
>
FB10
</name>

39065 <
desti
>
Fr
 
bs
</description>

39066 <
bOfft
>10</bitOffset>

39067 <
bWidth
>1</bitWidth>

39068 </
fld
>

39069 <
fld
>

39070 <
me
>
FB11
</name>

39071 <
desti
>
Fr
 
bs
</description>

39072 <
bOfft
>11</bitOffset>

39073 <
bWidth
>1</bitWidth>

39074 </
fld
>

39075 <
fld
>

39076 <
me
>
FB12
</name>

39077 <
desti
>
Fr
 
bs
</description>

39078 <
bOfft
>12</bitOffset>

39079 <
bWidth
>1</bitWidth>

39080 </
fld
>

39081 <
fld
>

39082 <
me
>
FB13
</name>

39083 <
desti
>
Fr
 
bs
</description>

39084 <
bOfft
>13</bitOffset>

39085 <
bWidth
>1</bitWidth>

39086 </
fld
>

39087 <
fld
>

39088 <
me
>
FB14
</name>

39089 <
desti
>
Fr
 
bs
</description>

39090 <
bOfft
>14</bitOffset>

39091 <
bWidth
>1</bitWidth>

39092 </
fld
>

39093 <
fld
>

39094 <
me
>
FB15
</name>

39095 <
desti
>
Fr
 
bs
</description>

39096 <
bOfft
>15</bitOffset>

39097 <
bWidth
>1</bitWidth>

39098 </
fld
>

39099 <
fld
>

39100 <
me
>
FB16
</name>

39101 <
desti
>
Fr
 
bs
</description>

39102 <
bOfft
>16</bitOffset>

39103 <
bWidth
>1</bitWidth>

39104 </
fld
>

39105 <
fld
>

39106 <
me
>
FB17
</name>

39107 <
desti
>
Fr
 
bs
</description>

39108 <
bOfft
>17</bitOffset>

39109 <
bWidth
>1</bitWidth>

39110 </
fld
>

39111 <
fld
>

39112 <
me
>
FB18
</name>

39113 <
desti
>
Fr
 
bs
</description>

39114 <
bOfft
>18</bitOffset>

39115 <
bWidth
>1</bitWidth>

39116 </
fld
>

39117 <
fld
>

39118 <
me
>
FB19
</name>

39119 <
desti
>
Fr
 
bs
</description>

39120 <
bOfft
>19</bitOffset>

39121 <
bWidth
>1</bitWidth>

39122 </
fld
>

39123 <
fld
>

39124 <
me
>
FB20
</name>

39125 <
desti
>
Fr
 
bs
</description>

39126 <
bOfft
>20</bitOffset>

39127 <
bWidth
>1</bitWidth>

39128 </
fld
>

39129 <
fld
>

39130 <
me
>
FB21
</name>

39131 <
desti
>
Fr
 
bs
</description>

39132 <
bOfft
>21</bitOffset>

39133 <
bWidth
>1</bitWidth>

39134 </
fld
>

39135 <
fld
>

39136 <
me
>
FB22
</name>

39137 <
desti
>
Fr
 
bs
</description>

39138 <
bOfft
>22</bitOffset>

39139 <
bWidth
>1</bitWidth>

39140 </
fld
>

39141 <
fld
>

39142 <
me
>
FB23
</name>

39143 <
desti
>
Fr
 
bs
</description>

39144 <
bOfft
>23</bitOffset>

39145 <
bWidth
>1</bitWidth>

39146 </
fld
>

39147 <
fld
>

39148 <
me
>
FB24
</name>

39149 <
desti
>
Fr
 
bs
</description>

39150 <
bOfft
>24</bitOffset>

39151 <
bWidth
>1</bitWidth>

39152 </
fld
>

39153 <
fld
>

39154 <
me
>
FB25
</name>

39155 <
desti
>
Fr
 
bs
</description>

39156 <
bOfft
>25</bitOffset>

39157 <
bWidth
>1</bitWidth>

39158 </
fld
>

39159 <
fld
>

39160 <
me
>
FB26
</name>

39161 <
desti
>
Fr
 
bs
</description>

39162 <
bOfft
>26</bitOffset>

39163 <
bWidth
>1</bitWidth>

39164 </
fld
>

39165 <
fld
>

39166 <
me
>
FB27
</name>

39167 <
desti
>
Fr
 
bs
</description>

39168 <
bOfft
>27</bitOffset>

39169 <
bWidth
>1</bitWidth>

39170 </
fld
>

39171 <
fld
>

39172 <
me
>
FB28
</name>

39173 <
desti
>
Fr
 
bs
</description>

39174 <
bOfft
>28</bitOffset>

39175 <
bWidth
>1</bitWidth>

39176 </
fld
>

39177 <
fld
>

39178 <
me
>
FB29
</name>

39179 <
desti
>
Fr
 
bs
</description>

39180 <
bOfft
>29</bitOffset>

39181 <
bWidth
>1</bitWidth>

39182 </
fld
>

39183 <
fld
>

39184 <
me
>
FB30
</name>

39185 <
desti
>
Fr
 
bs
</description>

39186 <
bOfft
>30</bitOffset>

39187 <
bWidth
>1</bitWidth>

39188 </
fld
>

39189 <
fld
>

39190 <
me
>
FB31
</name>

39191 <
desti
>
Fr
 
bs
</description>

39192 <
bOfft
>31</bitOffset>

39193 <
bWidth
>1</bitWidth>

39194 </
fld
>

39195 </
flds
>

39198 <
me
>
F19R2
</name>

39199 <
diyName
>
F19R2
</displayName>

39200 <
desti
>
Fr
 
bk
 19 2</description>

39201 <
addssOfft
>0x2DC</addressOffset>

39202 <
size
>0x20</size>

39203 <
acss
>
ad
-
wre
</access>

39204 <
tVue
>0x00000000</resetValue>

39205 <
flds
>

39206 <
fld
>

39207 <
me
>
FB0
</name>

39208 <
desti
>
Fr
 
bs
</description>

39209 <
bOfft
>0</bitOffset>

39210 <
bWidth
>1</bitWidth>

39211 </
fld
>

39212 <
fld
>

39213 <
me
>
FB1
</name>

39214 <
desti
>
Fr
 
bs
</description>

39215 <
bOfft
>1</bitOffset>

39216 <
bWidth
>1</bitWidth>

39217 </
fld
>

39218 <
fld
>

39219 <
me
>
FB2
</name>

39220 <
desti
>
Fr
 
bs
</description>

39221 <
bOfft
>2</bitOffset>

39222 <
bWidth
>1</bitWidth>

39223 </
fld
>

39224 <
fld
>

39225 <
me
>
FB3
</name>

39226 <
desti
>
Fr
 
bs
</description>

39227 <
bOfft
>3</bitOffset>

39228 <
bWidth
>1</bitWidth>

39229 </
fld
>

39230 <
fld
>

39231 <
me
>
FB4
</name>

39232 <
desti
>
Fr
 
bs
</description>

39233 <
bOfft
>4</bitOffset>

39234 <
bWidth
>1</bitWidth>

39235 </
fld
>

39236 <
fld
>

39237 <
me
>
FB5
</name>

39238 <
desti
>
Fr
 
bs
</description>

39239 <
bOfft
>5</bitOffset>

39240 <
bWidth
>1</bitWidth>

39241 </
fld
>

39242 <
fld
>

39243 <
me
>
FB6
</name>

39244 <
desti
>
Fr
 
bs
</description>

39245 <
bOfft
>6</bitOffset>

39246 <
bWidth
>1</bitWidth>

39247 </
fld
>

39248 <
fld
>

39249 <
me
>
FB7
</name>

39250 <
desti
>
Fr
 
bs
</description>

39251 <
bOfft
>7</bitOffset>

39252 <
bWidth
>1</bitWidth>

39253 </
fld
>

39254 <
fld
>

39255 <
me
>
FB8
</name>

39256 <
desti
>
Fr
 
bs
</description>

39257 <
bOfft
>8</bitOffset>

39258 <
bWidth
>1</bitWidth>

39259 </
fld
>

39260 <
fld
>

39261 <
me
>
FB9
</name>

39262 <
desti
>
Fr
 
bs
</description>

39263 <
bOfft
>9</bitOffset>

39264 <
bWidth
>1</bitWidth>

39265 </
fld
>

39266 <
fld
>

39267 <
me
>
FB10
</name>

39268 <
desti
>
Fr
 
bs
</description>

39269 <
bOfft
>10</bitOffset>

39270 <
bWidth
>1</bitWidth>

39271 </
fld
>

39272 <
fld
>

39273 <
me
>
FB11
</name>

39274 <
desti
>
Fr
 
bs
</description>

39275 <
bOfft
>11</bitOffset>

39276 <
bWidth
>1</bitWidth>

39277 </
fld
>

39278 <
fld
>

39279 <
me
>
FB12
</name>

39280 <
desti
>
Fr
 
bs
</description>

39281 <
bOfft
>12</bitOffset>

39282 <
bWidth
>1</bitWidth>

39283 </
fld
>

39284 <
fld
>

39285 <
me
>
FB13
</name>

39286 <
desti
>
Fr
 
bs
</description>

39287 <
bOfft
>13</bitOffset>

39288 <
bWidth
>1</bitWidth>

39289 </
fld
>

39290 <
fld
>

39291 <
me
>
FB14
</name>

39292 <
desti
>
Fr
 
bs
</description>

39293 <
bOfft
>14</bitOffset>

39294 <
bWidth
>1</bitWidth>

39295 </
fld
>

39296 <
fld
>

39297 <
me
>
FB15
</name>

39298 <
desti
>
Fr
 
bs
</description>

39299 <
bOfft
>15</bitOffset>

39300 <
bWidth
>1</bitWidth>

39301 </
fld
>

39302 <
fld
>

39303 <
me
>
FB16
</name>

39304 <
desti
>
Fr
 
bs
</description>

39305 <
bOfft
>16</bitOffset>

39306 <
bWidth
>1</bitWidth>

39307 </
fld
>

39308 <
fld
>

39309 <
me
>
FB17
</name>

39310 <
desti
>
Fr
 
bs
</description>

39311 <
bOfft
>17</bitOffset>

39312 <
bWidth
>1</bitWidth>

39313 </
fld
>

39314 <
fld
>

39315 <
me
>
FB18
</name>

39316 <
desti
>
Fr
 
bs
</description>

39317 <
bOfft
>18</bitOffset>

39318 <
bWidth
>1</bitWidth>

39319 </
fld
>

39320 <
fld
>

39321 <
me
>
FB19
</name>

39322 <
desti
>
Fr
 
bs
</description>

39323 <
bOfft
>19</bitOffset>

39324 <
bWidth
>1</bitWidth>

39325 </
fld
>

39326 <
fld
>

39327 <
me
>
FB20
</name>

39328 <
desti
>
Fr
 
bs
</description>

39329 <
bOfft
>20</bitOffset>

39330 <
bWidth
>1</bitWidth>

39331 </
fld
>

39332 <
fld
>

39333 <
me
>
FB21
</name>

39334 <
desti
>
Fr
 
bs
</description>

39335 <
bOfft
>21</bitOffset>

39336 <
bWidth
>1</bitWidth>

39337 </
fld
>

39338 <
fld
>

39339 <
me
>
FB22
</name>

39340 <
desti
>
Fr
 
bs
</description>

39341 <
bOfft
>22</bitOffset>

39342 <
bWidth
>1</bitWidth>

39343 </
fld
>

39344 <
fld
>

39345 <
me
>
FB23
</name>

39346 <
desti
>
Fr
 
bs
</description>

39347 <
bOfft
>23</bitOffset>

39348 <
bWidth
>1</bitWidth>

39349 </
fld
>

39350 <
fld
>

39351 <
me
>
FB24
</name>

39352 <
desti
>
Fr
 
bs
</description>

39353 <
bOfft
>24</bitOffset>

39354 <
bWidth
>1</bitWidth>

39355 </
fld
>

39356 <
fld
>

39357 <
me
>
FB25
</name>

39358 <
desti
>
Fr
 
bs
</description>

39359 <
bOfft
>25</bitOffset>

39360 <
bWidth
>1</bitWidth>

39361 </
fld
>

39362 <
fld
>

39363 <
me
>
FB26
</name>

39364 <
desti
>
Fr
 
bs
</description>

39365 <
bOfft
>26</bitOffset>

39366 <
bWidth
>1</bitWidth>

39367 </
fld
>

39368 <
fld
>

39369 <
me
>
FB27
</name>

39370 <
desti
>
Fr
 
bs
</description>

39371 <
bOfft
>27</bitOffset>

39372 <
bWidth
>1</bitWidth>

39373 </
fld
>

39374 <
fld
>

39375 <
me
>
FB28
</name>

39376 <
desti
>
Fr
 
bs
</description>

39377 <
bOfft
>28</bitOffset>

39378 <
bWidth
>1</bitWidth>

39379 </
fld
>

39380 <
fld
>

39381 <
me
>
FB29
</name>

39382 <
desti
>
Fr
 
bs
</description>

39383 <
bOfft
>29</bitOffset>

39384 <
bWidth
>1</bitWidth>

39385 </
fld
>

39386 <
fld
>

39387 <
me
>
FB30
</name>

39388 <
desti
>
Fr
 
bs
</description>

39389 <
bOfft
>30</bitOffset>

39390 <
bWidth
>1</bitWidth>

39391 </
fld
>

39392 <
fld
>

39393 <
me
>
FB31
</name>

39394 <
desti
>
Fr
 
bs
</description>

39395 <
bOfft
>31</bitOffset>

39396 <
bWidth
>1</bitWidth>

39397 </
fld
>

39398 </
flds
>

39401 <
me
>
F20R1
</name>

39402 <
diyName
>
F20R1
</displayName>

39403 <
desti
>
Fr
 
bk
 20 1</description>

39404 <
addssOfft
>0x2E0</addressOffset>

39405 <
size
>0x20</size>

39406 <
acss
>
ad
-
wre
</access>

39407 <
tVue
>0x00000000</resetValue>

39408 <
flds
>

39409 <
fld
>

39410 <
me
>
FB0
</name>

39411 <
desti
>
Fr
 
bs
</description>

39412 <
bOfft
>0</bitOffset>

39413 <
bWidth
>1</bitWidth>

39414 </
fld
>

39415 <
fld
>

39416 <
me
>
FB1
</name>

39417 <
desti
>
Fr
 
bs
</description>

39418 <
bOfft
>1</bitOffset>

39419 <
bWidth
>1</bitWidth>

39420 </
fld
>

39421 <
fld
>

39422 <
me
>
FB2
</name>

39423 <
desti
>
Fr
 
bs
</description>

39424 <
bOfft
>2</bitOffset>

39425 <
bWidth
>1</bitWidth>

39426 </
fld
>

39427 <
fld
>

39428 <
me
>
FB3
</name>

39429 <
desti
>
Fr
 
bs
</description>

39430 <
bOfft
>3</bitOffset>

39431 <
bWidth
>1</bitWidth>

39432 </
fld
>

39433 <
fld
>

39434 <
me
>
FB4
</name>

39435 <
desti
>
Fr
 
bs
</description>

39436 <
bOfft
>4</bitOffset>

39437 <
bWidth
>1</bitWidth>

39438 </
fld
>

39439 <
fld
>

39440 <
me
>
FB5
</name>

39441 <
desti
>
Fr
 
bs
</description>

39442 <
bOfft
>5</bitOffset>

39443 <
bWidth
>1</bitWidth>

39444 </
fld
>

39445 <
fld
>

39446 <
me
>
FB6
</name>

39447 <
desti
>
Fr
 
bs
</description>

39448 <
bOfft
>6</bitOffset>

39449 <
bWidth
>1</bitWidth>

39450 </
fld
>

39451 <
fld
>

39452 <
me
>
FB7
</name>

39453 <
desti
>
Fr
 
bs
</description>

39454 <
bOfft
>7</bitOffset>

39455 <
bWidth
>1</bitWidth>

39456 </
fld
>

39457 <
fld
>

39458 <
me
>
FB8
</name>

39459 <
desti
>
Fr
 
bs
</description>

39460 <
bOfft
>8</bitOffset>

39461 <
bWidth
>1</bitWidth>

39462 </
fld
>

39463 <
fld
>

39464 <
me
>
FB9
</name>

39465 <
desti
>
Fr
 
bs
</description>

39466 <
bOfft
>9</bitOffset>

39467 <
bWidth
>1</bitWidth>

39468 </
fld
>

39469 <
fld
>

39470 <
me
>
FB10
</name>

39471 <
desti
>
Fr
 
bs
</description>

39472 <
bOfft
>10</bitOffset>

39473 <
bWidth
>1</bitWidth>

39474 </
fld
>

39475 <
fld
>

39476 <
me
>
FB11
</name>

39477 <
desti
>
Fr
 
bs
</description>

39478 <
bOfft
>11</bitOffset>

39479 <
bWidth
>1</bitWidth>

39480 </
fld
>

39481 <
fld
>

39482 <
me
>
FB12
</name>

39483 <
desti
>
Fr
 
bs
</description>

39484 <
bOfft
>12</bitOffset>

39485 <
bWidth
>1</bitWidth>

39486 </
fld
>

39487 <
fld
>

39488 <
me
>
FB13
</name>

39489 <
desti
>
Fr
 
bs
</description>

39490 <
bOfft
>13</bitOffset>

39491 <
bWidth
>1</bitWidth>

39492 </
fld
>

39493 <
fld
>

39494 <
me
>
FB14
</name>

39495 <
desti
>
Fr
 
bs
</description>

39496 <
bOfft
>14</bitOffset>

39497 <
bWidth
>1</bitWidth>

39498 </
fld
>

39499 <
fld
>

39500 <
me
>
FB15
</name>

39501 <
desti
>
Fr
 
bs
</description>

39502 <
bOfft
>15</bitOffset>

39503 <
bWidth
>1</bitWidth>

39504 </
fld
>

39505 <
fld
>

39506 <
me
>
FB16
</name>

39507 <
desti
>
Fr
 
bs
</description>

39508 <
bOfft
>16</bitOffset>

39509 <
bWidth
>1</bitWidth>

39510 </
fld
>

39511 <
fld
>

39512 <
me
>
FB17
</name>

39513 <
desti
>
Fr
 
bs
</description>

39514 <
bOfft
>17</bitOffset>

39515 <
bWidth
>1</bitWidth>

39516 </
fld
>

39517 <
fld
>

39518 <
me
>
FB18
</name>

39519 <
desti
>
Fr
 
bs
</description>

39520 <
bOfft
>18</bitOffset>

39521 <
bWidth
>1</bitWidth>

39522 </
fld
>

39523 <
fld
>

39524 <
me
>
FB19
</name>

39525 <
desti
>
Fr
 
bs
</description>

39526 <
bOfft
>19</bitOffset>

39527 <
bWidth
>1</bitWidth>

39528 </
fld
>

39529 <
fld
>

39530 <
me
>
FB20
</name>

39531 <
desti
>
Fr
 
bs
</description>

39532 <
bOfft
>20</bitOffset>

39533 <
bWidth
>1</bitWidth>

39534 </
fld
>

39535 <
fld
>

39536 <
me
>
FB21
</name>

39537 <
desti
>
Fr
 
bs
</description>

39538 <
bOfft
>21</bitOffset>

39539 <
bWidth
>1</bitWidth>

39540 </
fld
>

39541 <
fld
>

39542 <
me
>
FB22
</name>

39543 <
desti
>
Fr
 
bs
</description>

39544 <
bOfft
>22</bitOffset>

39545 <
bWidth
>1</bitWidth>

39546 </
fld
>

39547 <
fld
>

39548 <
me
>
FB23
</name>

39549 <
desti
>
Fr
 
bs
</description>

39550 <
bOfft
>23</bitOffset>

39551 <
bWidth
>1</bitWidth>

39552 </
fld
>

39553 <
fld
>

39554 <
me
>
FB24
</name>

39555 <
desti
>
Fr
 
bs
</description>

39556 <
bOfft
>24</bitOffset>

39557 <
bWidth
>1</bitWidth>

39558 </
fld
>

39559 <
fld
>

39560 <
me
>
FB25
</name>

39561 <
desti
>
Fr
 
bs
</description>

39562 <
bOfft
>25</bitOffset>

39563 <
bWidth
>1</bitWidth>

39564 </
fld
>

39565 <
fld
>

39566 <
me
>
FB26
</name>

39567 <
desti
>
Fr
 
bs
</description>

39568 <
bOfft
>26</bitOffset>

39569 <
bWidth
>1</bitWidth>

39570 </
fld
>

39571 <
fld
>

39572 <
me
>
FB27
</name>

39573 <
desti
>
Fr
 
bs
</description>

39574 <
bOfft
>27</bitOffset>

39575 <
bWidth
>1</bitWidth>

39576 </
fld
>

39577 <
fld
>

39578 <
me
>
FB28
</name>

39579 <
desti
>
Fr
 
bs
</description>

39580 <
bOfft
>28</bitOffset>

39581 <
bWidth
>1</bitWidth>

39582 </
fld
>

39583 <
fld
>

39584 <
me
>
FB29
</name>

39585 <
desti
>
Fr
 
bs
</description>

39586 <
bOfft
>29</bitOffset>

39587 <
bWidth
>1</bitWidth>

39588 </
fld
>

39589 <
fld
>

39590 <
me
>
FB30
</name>

39591 <
desti
>
Fr
 
bs
</description>

39592 <
bOfft
>30</bitOffset>

39593 <
bWidth
>1</bitWidth>

39594 </
fld
>

39595 <
fld
>

39596 <
me
>
FB31
</name>

39597 <
desti
>
Fr
 
bs
</description>

39598 <
bOfft
>31</bitOffset>

39599 <
bWidth
>1</bitWidth>

39600 </
fld
>

39601 </
flds
>

39604 <
me
>
F20R2
</name>

39605 <
diyName
>
F20R2
</displayName>

39606 <
desti
>
Fr
 
bk
 20 2</description>

39607 <
addssOfft
>0x2E4</addressOffset>

39608 <
size
>0x20</size>

39609 <
acss
>
ad
-
wre
</access>

39610 <
tVue
>0x00000000</resetValue>

39611 <
flds
>

39612 <
fld
>

39613 <
me
>
FB0
</name>

39614 <
desti
>
Fr
 
bs
</description>

39615 <
bOfft
>0</bitOffset>

39616 <
bWidth
>1</bitWidth>

39617 </
fld
>

39618 <
fld
>

39619 <
me
>
FB1
</name>

39620 <
desti
>
Fr
 
bs
</description>

39621 <
bOfft
>1</bitOffset>

39622 <
bWidth
>1</bitWidth>

39623 </
fld
>

39624 <
fld
>

39625 <
me
>
FB2
</name>

39626 <
desti
>
Fr
 
bs
</description>

39627 <
bOfft
>2</bitOffset>

39628 <
bWidth
>1</bitWidth>

39629 </
fld
>

39630 <
fld
>

39631 <
me
>
FB3
</name>

39632 <
desti
>
Fr
 
bs
</description>

39633 <
bOfft
>3</bitOffset>

39634 <
bWidth
>1</bitWidth>

39635 </
fld
>

39636 <
fld
>

39637 <
me
>
FB4
</name>

39638 <
desti
>
Fr
 
bs
</description>

39639 <
bOfft
>4</bitOffset>

39640 <
bWidth
>1</bitWidth>

39641 </
fld
>

39642 <
fld
>

39643 <
me
>
FB5
</name>

39644 <
desti
>
Fr
 
bs
</description>

39645 <
bOfft
>5</bitOffset>

39646 <
bWidth
>1</bitWidth>

39647 </
fld
>

39648 <
fld
>

39649 <
me
>
FB6
</name>

39650 <
desti
>
Fr
 
bs
</description>

39651 <
bOfft
>6</bitOffset>

39652 <
bWidth
>1</bitWidth>

39653 </
fld
>

39654 <
fld
>

39655 <
me
>
FB7
</name>

39656 <
desti
>
Fr
 
bs
</description>

39657 <
bOfft
>7</bitOffset>

39658 <
bWidth
>1</bitWidth>

39659 </
fld
>

39660 <
fld
>

39661 <
me
>
FB8
</name>

39662 <
desti
>
Fr
 
bs
</description>

39663 <
bOfft
>8</bitOffset>

39664 <
bWidth
>1</bitWidth>

39665 </
fld
>

39666 <
fld
>

39667 <
me
>
FB9
</name>

39668 <
desti
>
Fr
 
bs
</description>

39669 <
bOfft
>9</bitOffset>

39670 <
bWidth
>1</bitWidth>

39671 </
fld
>

39672 <
fld
>

39673 <
me
>
FB10
</name>

39674 <
desti
>
Fr
 
bs
</description>

39675 <
bOfft
>10</bitOffset>

39676 <
bWidth
>1</bitWidth>

39677 </
fld
>

39678 <
fld
>

39679 <
me
>
FB11
</name>

39680 <
desti
>
Fr
 
bs
</description>

39681 <
bOfft
>11</bitOffset>

39682 <
bWidth
>1</bitWidth>

39683 </
fld
>

39684 <
fld
>

39685 <
me
>
FB12
</name>

39686 <
desti
>
Fr
 
bs
</description>

39687 <
bOfft
>12</bitOffset>

39688 <
bWidth
>1</bitWidth>

39689 </
fld
>

39690 <
fld
>

39691 <
me
>
FB13
</name>

39692 <
desti
>
Fr
 
bs
</description>

39693 <
bOfft
>13</bitOffset>

39694 <
bWidth
>1</bitWidth>

39695 </
fld
>

39696 <
fld
>

39697 <
me
>
FB14
</name>

39698 <
desti
>
Fr
 
bs
</description>

39699 <
bOfft
>14</bitOffset>

39700 <
bWidth
>1</bitWidth>

39701 </
fld
>

39702 <
fld
>

39703 <
me
>
FB15
</name>

39704 <
desti
>
Fr
 
bs
</description>

39705 <
bOfft
>15</bitOffset>

39706 <
bWidth
>1</bitWidth>

39707 </
fld
>

39708 <
fld
>

39709 <
me
>
FB16
</name>

39710 <
desti
>
Fr
 
bs
</description>

39711 <
bOfft
>16</bitOffset>

39712 <
bWidth
>1</bitWidth>

39713 </
fld
>

39714 <
fld
>

39715 <
me
>
FB17
</name>

39716 <
desti
>
Fr
 
bs
</description>

39717 <
bOfft
>17</bitOffset>

39718 <
bWidth
>1</bitWidth>

39719 </
fld
>

39720 <
fld
>

39721 <
me
>
FB18
</name>

39722 <
desti
>
Fr
 
bs
</description>

39723 <
bOfft
>18</bitOffset>

39724 <
bWidth
>1</bitWidth>

39725 </
fld
>

39726 <
fld
>

39727 <
me
>
FB19
</name>

39728 <
desti
>
Fr
 
bs
</description>

39729 <
bOfft
>19</bitOffset>

39730 <
bWidth
>1</bitWidth>

39731 </
fld
>

39732 <
fld
>

39733 <
me
>
FB20
</name>

39734 <
desti
>
Fr
 
bs
</description>

39735 <
bOfft
>20</bitOffset>

39736 <
bWidth
>1</bitWidth>

39737 </
fld
>

39738 <
fld
>

39739 <
me
>
FB21
</name>

39740 <
desti
>
Fr
 
bs
</description>

39741 <
bOfft
>21</bitOffset>

39742 <
bWidth
>1</bitWidth>

39743 </
fld
>

39744 <
fld
>

39745 <
me
>
FB22
</name>

39746 <
desti
>
Fr
 
bs
</description>

39747 <
bOfft
>22</bitOffset>

39748 <
bWidth
>1</bitWidth>

39749 </
fld
>

39750 <
fld
>

39751 <
me
>
FB23
</name>

39752 <
desti
>
Fr
 
bs
</description>

39753 <
bOfft
>23</bitOffset>

39754 <
bWidth
>1</bitWidth>

39755 </
fld
>

39756 <
fld
>

39757 <
me
>
FB24
</name>

39758 <
desti
>
Fr
 
bs
</description>

39759 <
bOfft
>24</bitOffset>

39760 <
bWidth
>1</bitWidth>

39761 </
fld
>

39762 <
fld
>

39763 <
me
>
FB25
</name>

39764 <
desti
>
Fr
 
bs
</description>

39765 <
bOfft
>25</bitOffset>

39766 <
bWidth
>1</bitWidth>

39767 </
fld
>

39768 <
fld
>

39769 <
me
>
FB26
</name>

39770 <
desti
>
Fr
 
bs
</description>

39771 <
bOfft
>26</bitOffset>

39772 <
bWidth
>1</bitWidth>

39773 </
fld
>

39774 <
fld
>

39775 <
me
>
FB27
</name>

39776 <
desti
>
Fr
 
bs
</description>

39777 <
bOfft
>27</bitOffset>

39778 <
bWidth
>1</bitWidth>

39779 </
fld
>

39780 <
fld
>

39781 <
me
>
FB28
</name>

39782 <
desti
>
Fr
 
bs
</description>

39783 <
bOfft
>28</bitOffset>

39784 <
bWidth
>1</bitWidth>

39785 </
fld
>

39786 <
fld
>

39787 <
me
>
FB29
</name>

39788 <
desti
>
Fr
 
bs
</description>

39789 <
bOfft
>29</bitOffset>

39790 <
bWidth
>1</bitWidth>

39791 </
fld
>

39792 <
fld
>

39793 <
me
>
FB30
</name>

39794 <
desti
>
Fr
 
bs
</description>

39795 <
bOfft
>30</bitOffset>

39796 <
bWidth
>1</bitWidth>

39797 </
fld
>

39798 <
fld
>

39799 <
me
>
FB31
</name>

39800 <
desti
>
Fr
 
bs
</description>

39801 <
bOfft
>31</bitOffset>

39802 <
bWidth
>1</bitWidth>

39803 </
fld
>

39804 </
flds
>

39807 <
me
>
F21R1
</name>

39808 <
diyName
>
F21R1
</displayName>

39809 <
desti
>
Fr
 
bk
 21 1</description>

39810 <
addssOfft
>0x2E8</addressOffset>

39811 <
size
>0x20</size>

39812 <
acss
>
ad
-
wre
</access>

39813 <
tVue
>0x00000000</resetValue>

39814 <
flds
>

39815 <
fld
>

39816 <
me
>
FB0
</name>

39817 <
desti
>
Fr
 
bs
</description>

39818 <
bOfft
>0</bitOffset>

39819 <
bWidth
>1</bitWidth>

39820 </
fld
>

39821 <
fld
>

39822 <
me
>
FB1
</name>

39823 <
desti
>
Fr
 
bs
</description>

39824 <
bOfft
>1</bitOffset>

39825 <
bWidth
>1</bitWidth>

39826 </
fld
>

39827 <
fld
>

39828 <
me
>
FB2
</name>

39829 <
desti
>
Fr
 
bs
</description>

39830 <
bOfft
>2</bitOffset>

39831 <
bWidth
>1</bitWidth>

39832 </
fld
>

39833 <
fld
>

39834 <
me
>
FB3
</name>

39835 <
desti
>
Fr
 
bs
</description>

39836 <
bOfft
>3</bitOffset>

39837 <
bWidth
>1</bitWidth>

39838 </
fld
>

39839 <
fld
>

39840 <
me
>
FB4
</name>

39841 <
desti
>
Fr
 
bs
</description>

39842 <
bOfft
>4</bitOffset>

39843 <
bWidth
>1</bitWidth>

39844 </
fld
>

39845 <
fld
>

39846 <
me
>
FB5
</name>

39847 <
desti
>
Fr
 
bs
</description>

39848 <
bOfft
>5</bitOffset>

39849 <
bWidth
>1</bitWidth>

39850 </
fld
>

39851 <
fld
>

39852 <
me
>
FB6
</name>

39853 <
desti
>
Fr
 
bs
</description>

39854 <
bOfft
>6</bitOffset>

39855 <
bWidth
>1</bitWidth>

39856 </
fld
>

39857 <
fld
>

39858 <
me
>
FB7
</name>

39859 <
desti
>
Fr
 
bs
</description>

39860 <
bOfft
>7</bitOffset>

39861 <
bWidth
>1</bitWidth>

39862 </
fld
>

39863 <
fld
>

39864 <
me
>
FB8
</name>

39865 <
desti
>
Fr
 
bs
</description>

39866 <
bOfft
>8</bitOffset>

39867 <
bWidth
>1</bitWidth>

39868 </
fld
>

39869 <
fld
>

39870 <
me
>
FB9
</name>

39871 <
desti
>
Fr
 
bs
</description>

39872 <
bOfft
>9</bitOffset>

39873 <
bWidth
>1</bitWidth>

39874 </
fld
>

39875 <
fld
>

39876 <
me
>
FB10
</name>

39877 <
desti
>
Fr
 
bs
</description>

39878 <
bOfft
>10</bitOffset>

39879 <
bWidth
>1</bitWidth>

39880 </
fld
>

39881 <
fld
>

39882 <
me
>
FB11
</name>

39883 <
desti
>
Fr
 
bs
</description>

39884 <
bOfft
>11</bitOffset>

39885 <
bWidth
>1</bitWidth>

39886 </
fld
>

39887 <
fld
>

39888 <
me
>
FB12
</name>

39889 <
desti
>
Fr
 
bs
</description>

39890 <
bOfft
>12</bitOffset>

39891 <
bWidth
>1</bitWidth>

39892 </
fld
>

39893 <
fld
>

39894 <
me
>
FB13
</name>

39895 <
desti
>
Fr
 
bs
</description>

39896 <
bOfft
>13</bitOffset>

39897 <
bWidth
>1</bitWidth>

39898 </
fld
>

39899 <
fld
>

39900 <
me
>
FB14
</name>

39901 <
desti
>
Fr
 
bs
</description>

39902 <
bOfft
>14</bitOffset>

39903 <
bWidth
>1</bitWidth>

39904 </
fld
>

39905 <
fld
>

39906 <
me
>
FB15
</name>

39907 <
desti
>
Fr
 
bs
</description>

39908 <
bOfft
>15</bitOffset>

39909 <
bWidth
>1</bitWidth>

39910 </
fld
>

39911 <
fld
>

39912 <
me
>
FB16
</name>

39913 <
desti
>
Fr
 
bs
</description>

39914 <
bOfft
>16</bitOffset>

39915 <
bWidth
>1</bitWidth>

39916 </
fld
>

39917 <
fld
>

39918 <
me
>
FB17
</name>

39919 <
desti
>
Fr
 
bs
</description>

39920 <
bOfft
>17</bitOffset>

39921 <
bWidth
>1</bitWidth>

39922 </
fld
>

39923 <
fld
>

39924 <
me
>
FB18
</name>

39925 <
desti
>
Fr
 
bs
</description>

39926 <
bOfft
>18</bitOffset>

39927 <
bWidth
>1</bitWidth>

39928 </
fld
>

39929 <
fld
>

39930 <
me
>
FB19
</name>

39931 <
desti
>
Fr
 
bs
</description>

39932 <
bOfft
>19</bitOffset>

39933 <
bWidth
>1</bitWidth>

39934 </
fld
>

39935 <
fld
>

39936 <
me
>
FB20
</name>

39937 <
desti
>
Fr
 
bs
</description>

39938 <
bOfft
>20</bitOffset>

39939 <
bWidth
>1</bitWidth>

39940 </
fld
>

39941 <
fld
>

39942 <
me
>
FB21
</name>

39943 <
desti
>
Fr
 
bs
</description>

39944 <
bOfft
>21</bitOffset>

39945 <
bWidth
>1</bitWidth>

39946 </
fld
>

39947 <
fld
>

39948 <
me
>
FB22
</name>

39949 <
desti
>
Fr
 
bs
</description>

39950 <
bOfft
>22</bitOffset>

39951 <
bWidth
>1</bitWidth>

39952 </
fld
>

39953 <
fld
>

39954 <
me
>
FB23
</name>

39955 <
desti
>
Fr
 
bs
</description>

39956 <
bOfft
>23</bitOffset>

39957 <
bWidth
>1</bitWidth>

39958 </
fld
>

39959 <
fld
>

39960 <
me
>
FB24
</name>

39961 <
desti
>
Fr
 
bs
</description>

39962 <
bOfft
>24</bitOffset>

39963 <
bWidth
>1</bitWidth>

39964 </
fld
>

39965 <
fld
>

39966 <
me
>
FB25
</name>

39967 <
desti
>
Fr
 
bs
</description>

39968 <
bOfft
>25</bitOffset>

39969 <
bWidth
>1</bitWidth>

39970 </
fld
>

39971 <
fld
>

39972 <
me
>
FB26
</name>

39973 <
desti
>
Fr
 
bs
</description>

39974 <
bOfft
>26</bitOffset>

39975 <
bWidth
>1</bitWidth>

39976 </
fld
>

39977 <
fld
>

39978 <
me
>
FB27
</name>

39979 <
desti
>
Fr
 
bs
</description>

39980 <
bOfft
>27</bitOffset>

39981 <
bWidth
>1</bitWidth>

39982 </
fld
>

39983 <
fld
>

39984 <
me
>
FB28
</name>

39985 <
desti
>
Fr
 
bs
</description>

39986 <
bOfft
>28</bitOffset>

39987 <
bWidth
>1</bitWidth>

39988 </
fld
>

39989 <
fld
>

39990 <
me
>
FB29
</name>

39991 <
desti
>
Fr
 
bs
</description>

39992 <
bOfft
>29</bitOffset>

39993 <
bWidth
>1</bitWidth>

39994 </
fld
>

39995 <
fld
>

39996 <
me
>
FB30
</name>

39997 <
desti
>
Fr
 
bs
</description>

39998 <
bOfft
>30</bitOffset>

39999 <
bWidth
>1</bitWidth>

40000 </
fld
>

40001 <
fld
>

40002 <
me
>
FB31
</name>

40003 <
desti
>
Fr
 
bs
</description>

40004 <
bOfft
>31</bitOffset>

40005 <
bWidth
>1</bitWidth>

40006 </
fld
>

40007 </
flds
>

40010 <
me
>
F21R2
</name>

40011 <
diyName
>
F21R2
</displayName>

40012 <
desti
>
Fr
 
bk
 21 2</description>

40013 <
addssOfft
>0x2EC</addressOffset>

40014 <
size
>0x20</size>

40015 <
acss
>
ad
-
wre
</access>

40016 <
tVue
>0x00000000</resetValue>

40017 <
flds
>

40018 <
fld
>

40019 <
me
>
FB0
</name>

40020 <
desti
>
Fr
 
bs
</description>

40021 <
bOfft
>0</bitOffset>

40022 <
bWidth
>1</bitWidth>

40023 </
fld
>

40024 <
fld
>

40025 <
me
>
FB1
</name>

40026 <
desti
>
Fr
 
bs
</description>

40027 <
bOfft
>1</bitOffset>

40028 <
bWidth
>1</bitWidth>

40029 </
fld
>

40030 <
fld
>

40031 <
me
>
FB2
</name>

40032 <
desti
>
Fr
 
bs
</description>

40033 <
bOfft
>2</bitOffset>

40034 <
bWidth
>1</bitWidth>

40035 </
fld
>

40036 <
fld
>

40037 <
me
>
FB3
</name>

40038 <
desti
>
Fr
 
bs
</description>

40039 <
bOfft
>3</bitOffset>

40040 <
bWidth
>1</bitWidth>

40041 </
fld
>

40042 <
fld
>

40043 <
me
>
FB4
</name>

40044 <
desti
>
Fr
 
bs
</description>

40045 <
bOfft
>4</bitOffset>

40046 <
bWidth
>1</bitWidth>

40047 </
fld
>

40048 <
fld
>

40049 <
me
>
FB5
</name>

40050 <
desti
>
Fr
 
bs
</description>

40051 <
bOfft
>5</bitOffset>

40052 <
bWidth
>1</bitWidth>

40053 </
fld
>

40054 <
fld
>

40055 <
me
>
FB6
</name>

40056 <
desti
>
Fr
 
bs
</description>

40057 <
bOfft
>6</bitOffset>

40058 <
bWidth
>1</bitWidth>

40059 </
fld
>

40060 <
fld
>

40061 <
me
>
FB7
</name>

40062 <
desti
>
Fr
 
bs
</description>

40063 <
bOfft
>7</bitOffset>

40064 <
bWidth
>1</bitWidth>

40065 </
fld
>

40066 <
fld
>

40067 <
me
>
FB8
</name>

40068 <
desti
>
Fr
 
bs
</description>

40069 <
bOfft
>8</bitOffset>

40070 <
bWidth
>1</bitWidth>

40071 </
fld
>

40072 <
fld
>

40073 <
me
>
FB9
</name>

40074 <
desti
>
Fr
 
bs
</description>

40075 <
bOfft
>9</bitOffset>

40076 <
bWidth
>1</bitWidth>

40077 </
fld
>

40078 <
fld
>

40079 <
me
>
FB10
</name>

40080 <
desti
>
Fr
 
bs
</description>

40081 <
bOfft
>10</bitOffset>

40082 <
bWidth
>1</bitWidth>

40083 </
fld
>

40084 <
fld
>

40085 <
me
>
FB11
</name>

40086 <
desti
>
Fr
 
bs
</description>

40087 <
bOfft
>11</bitOffset>

40088 <
bWidth
>1</bitWidth>

40089 </
fld
>

40090 <
fld
>

40091 <
me
>
FB12
</name>

40092 <
desti
>
Fr
 
bs
</description>

40093 <
bOfft
>12</bitOffset>

40094 <
bWidth
>1</bitWidth>

40095 </
fld
>

40096 <
fld
>

40097 <
me
>
FB13
</name>

40098 <
desti
>
Fr
 
bs
</description>

40099 <
bOfft
>13</bitOffset>

40100 <
bWidth
>1</bitWidth>

40101 </
fld
>

40102 <
fld
>

40103 <
me
>
FB14
</name>

40104 <
desti
>
Fr
 
bs
</description>

40105 <
bOfft
>14</bitOffset>

40106 <
bWidth
>1</bitWidth>

40107 </
fld
>

40108 <
fld
>

40109 <
me
>
FB15
</name>

40110 <
desti
>
Fr
 
bs
</description>

40111 <
bOfft
>15</bitOffset>

40112 <
bWidth
>1</bitWidth>

40113 </
fld
>

40114 <
fld
>

40115 <
me
>
FB16
</name>

40116 <
desti
>
Fr
 
bs
</description>

40117 <
bOfft
>16</bitOffset>

40118 <
bWidth
>1</bitWidth>

40119 </
fld
>

40120 <
fld
>

40121 <
me
>
FB17
</name>

40122 <
desti
>
Fr
 
bs
</description>

40123 <
bOfft
>17</bitOffset>

40124 <
bWidth
>1</bitWidth>

40125 </
fld
>

40126 <
fld
>

40127 <
me
>
FB18
</name>

40128 <
desti
>
Fr
 
bs
</description>

40129 <
bOfft
>18</bitOffset>

40130 <
bWidth
>1</bitWidth>

40131 </
fld
>

40132 <
fld
>

40133 <
me
>
FB19
</name>

40134 <
desti
>
Fr
 
bs
</description>

40135 <
bOfft
>19</bitOffset>

40136 <
bWidth
>1</bitWidth>

40137 </
fld
>

40138 <
fld
>

40139 <
me
>
FB20
</name>

40140 <
desti
>
Fr
 
bs
</description>

40141 <
bOfft
>20</bitOffset>

40142 <
bWidth
>1</bitWidth>

40143 </
fld
>

40144 <
fld
>

40145 <
me
>
FB21
</name>

40146 <
desti
>
Fr
 
bs
</description>

40147 <
bOfft
>21</bitOffset>

40148 <
bWidth
>1</bitWidth>

40149 </
fld
>

40150 <
fld
>

40151 <
me
>
FB22
</name>

40152 <
desti
>
Fr
 
bs
</description>

40153 <
bOfft
>22</bitOffset>

40154 <
bWidth
>1</bitWidth>

40155 </
fld
>

40156 <
fld
>

40157 <
me
>
FB23
</name>

40158 <
desti
>
Fr
 
bs
</description>

40159 <
bOfft
>23</bitOffset>

40160 <
bWidth
>1</bitWidth>

40161 </
fld
>

40162 <
fld
>

40163 <
me
>
FB24
</name>

40164 <
desti
>
Fr
 
bs
</description>

40165 <
bOfft
>24</bitOffset>

40166 <
bWidth
>1</bitWidth>

40167 </
fld
>

40168 <
fld
>

40169 <
me
>
FB25
</name>

40170 <
desti
>
Fr
 
bs
</description>

40171 <
bOfft
>25</bitOffset>

40172 <
bWidth
>1</bitWidth>

40173 </
fld
>

40174 <
fld
>

40175 <
me
>
FB26
</name>

40176 <
desti
>
Fr
 
bs
</description>

40177 <
bOfft
>26</bitOffset>

40178 <
bWidth
>1</bitWidth>

40179 </
fld
>

40180 <
fld
>

40181 <
me
>
FB27
</name>

40182 <
desti
>
Fr
 
bs
</description>

40183 <
bOfft
>27</bitOffset>

40184 <
bWidth
>1</bitWidth>

40185 </
fld
>

40186 <
fld
>

40187 <
me
>
FB28
</name>

40188 <
desti
>
Fr
 
bs
</description>

40189 <
bOfft
>28</bitOffset>

40190 <
bWidth
>1</bitWidth>

40191 </
fld
>

40192 <
fld
>

40193 <
me
>
FB29
</name>

40194 <
desti
>
Fr
 
bs
</description>

40195 <
bOfft
>29</bitOffset>

40196 <
bWidth
>1</bitWidth>

40197 </
fld
>

40198 <
fld
>

40199 <
me
>
FB30
</name>

40200 <
desti
>
Fr
 
bs
</description>

40201 <
bOfft
>30</bitOffset>

40202 <
bWidth
>1</bitWidth>

40203 </
fld
>

40204 <
fld
>

40205 <
me
>
FB31
</name>

40206 <
desti
>
Fr
 
bs
</description>

40207 <
bOfft
>31</bitOffset>

40208 <
bWidth
>1</bitWidth>

40209 </
fld
>

40210 </
flds
>

40213 <
me
>
F22R1
</name>

40214 <
diyName
>
F22R1
</displayName>

40215 <
desti
>
Fr
 
bk
 22 1</description>

40216 <
addssOfft
>0x2F0</addressOffset>

40217 <
size
>0x20</size>

40218 <
acss
>
ad
-
wre
</access>

40219 <
tVue
>0x00000000</resetValue>

40220 <
flds
>

40221 <
fld
>

40222 <
me
>
FB0
</name>

40223 <
desti
>
Fr
 
bs
</description>

40224 <
bOfft
>0</bitOffset>

40225 <
bWidth
>1</bitWidth>

40226 </
fld
>

40227 <
fld
>

40228 <
me
>
FB1
</name>

40229 <
desti
>
Fr
 
bs
</description>

40230 <
bOfft
>1</bitOffset>

40231 <
bWidth
>1</bitWidth>

40232 </
fld
>

40233 <
fld
>

40234 <
me
>
FB2
</name>

40235 <
desti
>
Fr
 
bs
</description>

40236 <
bOfft
>2</bitOffset>

40237 <
bWidth
>1</bitWidth>

40238 </
fld
>

40239 <
fld
>

40240 <
me
>
FB3
</name>

40241 <
desti
>
Fr
 
bs
</description>

40242 <
bOfft
>3</bitOffset>

40243 <
bWidth
>1</bitWidth>

40244 </
fld
>

40245 <
fld
>

40246 <
me
>
FB4
</name>

40247 <
desti
>
Fr
 
bs
</description>

40248 <
bOfft
>4</bitOffset>

40249 <
bWidth
>1</bitWidth>

40250 </
fld
>

40251 <
fld
>

40252 <
me
>
FB5
</name>

40253 <
desti
>
Fr
 
bs
</description>

40254 <
bOfft
>5</bitOffset>

40255 <
bWidth
>1</bitWidth>

40256 </
fld
>

40257 <
fld
>

40258 <
me
>
FB6
</name>

40259 <
desti
>
Fr
 
bs
</description>

40260 <
bOfft
>6</bitOffset>

40261 <
bWidth
>1</bitWidth>

40262 </
fld
>

40263 <
fld
>

40264 <
me
>
FB7
</name>

40265 <
desti
>
Fr
 
bs
</description>

40266 <
bOfft
>7</bitOffset>

40267 <
bWidth
>1</bitWidth>

40268 </
fld
>

40269 <
fld
>

40270 <
me
>
FB8
</name>

40271 <
desti
>
Fr
 
bs
</description>

40272 <
bOfft
>8</bitOffset>

40273 <
bWidth
>1</bitWidth>

40274 </
fld
>

40275 <
fld
>

40276 <
me
>
FB9
</name>

40277 <
desti
>
Fr
 
bs
</description>

40278 <
bOfft
>9</bitOffset>

40279 <
bWidth
>1</bitWidth>

40280 </
fld
>

40281 <
fld
>

40282 <
me
>
FB10
</name>

40283 <
desti
>
Fr
 
bs
</description>

40284 <
bOfft
>10</bitOffset>

40285 <
bWidth
>1</bitWidth>

40286 </
fld
>

40287 <
fld
>

40288 <
me
>
FB11
</name>

40289 <
desti
>
Fr
 
bs
</description>

40290 <
bOfft
>11</bitOffset>

40291 <
bWidth
>1</bitWidth>

40292 </
fld
>

40293 <
fld
>

40294 <
me
>
FB12
</name>

40295 <
desti
>
Fr
 
bs
</description>

40296 <
bOfft
>12</bitOffset>

40297 <
bWidth
>1</bitWidth>

40298 </
fld
>

40299 <
fld
>

40300 <
me
>
FB13
</name>

40301 <
desti
>
Fr
 
bs
</description>

40302 <
bOfft
>13</bitOffset>

40303 <
bWidth
>1</bitWidth>

40304 </
fld
>

40305 <
fld
>

40306 <
me
>
FB14
</name>

40307 <
desti
>
Fr
 
bs
</description>

40308 <
bOfft
>14</bitOffset>

40309 <
bWidth
>1</bitWidth>

40310 </
fld
>

40311 <
fld
>

40312 <
me
>
FB15
</name>

40313 <
desti
>
Fr
 
bs
</description>

40314 <
bOfft
>15</bitOffset>

40315 <
bWidth
>1</bitWidth>

40316 </
fld
>

40317 <
fld
>

40318 <
me
>
FB16
</name>

40319 <
desti
>
Fr
 
bs
</description>

40320 <
bOfft
>16</bitOffset>

40321 <
bWidth
>1</bitWidth>

40322 </
fld
>

40323 <
fld
>

40324 <
me
>
FB17
</name>

40325 <
desti
>
Fr
 
bs
</description>

40326 <
bOfft
>17</bitOffset>

40327 <
bWidth
>1</bitWidth>

40328 </
fld
>

40329 <
fld
>

40330 <
me
>
FB18
</name>

40331 <
desti
>
Fr
 
bs
</description>

40332 <
bOfft
>18</bitOffset>

40333 <
bWidth
>1</bitWidth>

40334 </
fld
>

40335 <
fld
>

40336 <
me
>
FB19
</name>

40337 <
desti
>
Fr
 
bs
</description>

40338 <
bOfft
>19</bitOffset>

40339 <
bWidth
>1</bitWidth>

40340 </
fld
>

40341 <
fld
>

40342 <
me
>
FB20
</name>

40343 <
desti
>
Fr
 
bs
</description>

40344 <
bOfft
>20</bitOffset>

40345 <
bWidth
>1</bitWidth>

40346 </
fld
>

40347 <
fld
>

40348 <
me
>
FB21
</name>

40349 <
desti
>
Fr
 
bs
</description>

40350 <
bOfft
>21</bitOffset>

40351 <
bWidth
>1</bitWidth>

40352 </
fld
>

40353 <
fld
>

40354 <
me
>
FB22
</name>

40355 <
desti
>
Fr
 
bs
</description>

40356 <
bOfft
>22</bitOffset>

40357 <
bWidth
>1</bitWidth>

40358 </
fld
>

40359 <
fld
>

40360 <
me
>
FB23
</name>

40361 <
desti
>
Fr
 
bs
</description>

40362 <
bOfft
>23</bitOffset>

40363 <
bWidth
>1</bitWidth>

40364 </
fld
>

40365 <
fld
>

40366 <
me
>
FB24
</name>

40367 <
desti
>
Fr
 
bs
</description>

40368 <
bOfft
>24</bitOffset>

40369 <
bWidth
>1</bitWidth>

40370 </
fld
>

40371 <
fld
>

40372 <
me
>
FB25
</name>

40373 <
desti
>
Fr
 
bs
</description>

40374 <
bOfft
>25</bitOffset>

40375 <
bWidth
>1</bitWidth>

40376 </
fld
>

40377 <
fld
>

40378 <
me
>
FB26
</name>

40379 <
desti
>
Fr
 
bs
</description>

40380 <
bOfft
>26</bitOffset>

40381 <
bWidth
>1</bitWidth>

40382 </
fld
>

40383 <
fld
>

40384 <
me
>
FB27
</name>

40385 <
desti
>
Fr
 
bs
</description>

40386 <
bOfft
>27</bitOffset>

40387 <
bWidth
>1</bitWidth>

40388 </
fld
>

40389 <
fld
>

40390 <
me
>
FB28
</name>

40391 <
desti
>
Fr
 
bs
</description>

40392 <
bOfft
>28</bitOffset>

40393 <
bWidth
>1</bitWidth>

40394 </
fld
>

40395 <
fld
>

40396 <
me
>
FB29
</name>

40397 <
desti
>
Fr
 
bs
</description>

40398 <
bOfft
>29</bitOffset>

40399 <
bWidth
>1</bitWidth>

40400 </
fld
>

40401 <
fld
>

40402 <
me
>
FB30
</name>

40403 <
desti
>
Fr
 
bs
</description>

40404 <
bOfft
>30</bitOffset>

40405 <
bWidth
>1</bitWidth>

40406 </
fld
>

40407 <
fld
>

40408 <
me
>
FB31
</name>

40409 <
desti
>
Fr
 
bs
</description>

40410 <
bOfft
>31</bitOffset>

40411 <
bWidth
>1</bitWidth>

40412 </
fld
>

40413 </
flds
>

40416 <
me
>
F22R2
</name>

40417 <
diyName
>
F22R2
</displayName>

40418 <
desti
>
Fr
 
bk
 22 2</description>

40419 <
addssOfft
>0x2F4</addressOffset>

40420 <
size
>0x20</size>

40421 <
acss
>
ad
-
wre
</access>

40422 <
tVue
>0x00000000</resetValue>

40423 <
flds
>

40424 <
fld
>

40425 <
me
>
FB0
</name>

40426 <
desti
>
Fr
 
bs
</description>

40427 <
bOfft
>0</bitOffset>

40428 <
bWidth
>1</bitWidth>

40429 </
fld
>

40430 <
fld
>

40431 <
me
>
FB1
</name>

40432 <
desti
>
Fr
 
bs
</description>

40433 <
bOfft
>1</bitOffset>

40434 <
bWidth
>1</bitWidth>

40435 </
fld
>

40436 <
fld
>

40437 <
me
>
FB2
</name>

40438 <
desti
>
Fr
 
bs
</description>

40439 <
bOfft
>2</bitOffset>

40440 <
bWidth
>1</bitWidth>

40441 </
fld
>

40442 <
fld
>

40443 <
me
>
FB3
</name>

40444 <
desti
>
Fr
 
bs
</description>

40445 <
bOfft
>3</bitOffset>

40446 <
bWidth
>1</bitWidth>

40447 </
fld
>

40448 <
fld
>

40449 <
me
>
FB4
</name>

40450 <
desti
>
Fr
 
bs
</description>

40451 <
bOfft
>4</bitOffset>

40452 <
bWidth
>1</bitWidth>

40453 </
fld
>

40454 <
fld
>

40455 <
me
>
FB5
</name>

40456 <
desti
>
Fr
 
bs
</description>

40457 <
bOfft
>5</bitOffset>

40458 <
bWidth
>1</bitWidth>

40459 </
fld
>

40460 <
fld
>

40461 <
me
>
FB6
</name>

40462 <
desti
>
Fr
 
bs
</description>

40463 <
bOfft
>6</bitOffset>

40464 <
bWidth
>1</bitWidth>

40465 </
fld
>

40466 <
fld
>

40467 <
me
>
FB7
</name>

40468 <
desti
>
Fr
 
bs
</description>

40469 <
bOfft
>7</bitOffset>

40470 <
bWidth
>1</bitWidth>

40471 </
fld
>

40472 <
fld
>

40473 <
me
>
FB8
</name>

40474 <
desti
>
Fr
 
bs
</description>

40475 <
bOfft
>8</bitOffset>

40476 <
bWidth
>1</bitWidth>

40477 </
fld
>

40478 <
fld
>

40479 <
me
>
FB9
</name>

40480 <
desti
>
Fr
 
bs
</description>

40481 <
bOfft
>9</bitOffset>

40482 <
bWidth
>1</bitWidth>

40483 </
fld
>

40484 <
fld
>

40485 <
me
>
FB10
</name>

40486 <
desti
>
Fr
 
bs
</description>

40487 <
bOfft
>10</bitOffset>

40488 <
bWidth
>1</bitWidth>

40489 </
fld
>

40490 <
fld
>

40491 <
me
>
FB11
</name>

40492 <
desti
>
Fr
 
bs
</description>

40493 <
bOfft
>11</bitOffset>

40494 <
bWidth
>1</bitWidth>

40495 </
fld
>

40496 <
fld
>

40497 <
me
>
FB12
</name>

40498 <
desti
>
Fr
 
bs
</description>

40499 <
bOfft
>12</bitOffset>

40500 <
bWidth
>1</bitWidth>

40501 </
fld
>

40502 <
fld
>

40503 <
me
>
FB13
</name>

40504 <
desti
>
Fr
 
bs
</description>

40505 <
bOfft
>13</bitOffset>

40506 <
bWidth
>1</bitWidth>

40507 </
fld
>

40508 <
fld
>

40509 <
me
>
FB14
</name>

40510 <
desti
>
Fr
 
bs
</description>

40511 <
bOfft
>14</bitOffset>

40512 <
bWidth
>1</bitWidth>

40513 </
fld
>

40514 <
fld
>

40515 <
me
>
FB15
</name>

40516 <
desti
>
Fr
 
bs
</description>

40517 <
bOfft
>15</bitOffset>

40518 <
bWidth
>1</bitWidth>

40519 </
fld
>

40520 <
fld
>

40521 <
me
>
FB16
</name>

40522 <
desti
>
Fr
 
bs
</description>

40523 <
bOfft
>16</bitOffset>

40524 <
bWidth
>1</bitWidth>

40525 </
fld
>

40526 <
fld
>

40527 <
me
>
FB17
</name>

40528 <
desti
>
Fr
 
bs
</description>

40529 <
bOfft
>17</bitOffset>

40530 <
bWidth
>1</bitWidth>

40531 </
fld
>

40532 <
fld
>

40533 <
me
>
FB18
</name>

40534 <
desti
>
Fr
 
bs
</description>

40535 <
bOfft
>18</bitOffset>

40536 <
bWidth
>1</bitWidth>

40537 </
fld
>

40538 <
fld
>

40539 <
me
>
FB19
</name>

40540 <
desti
>
Fr
 
bs
</description>

40541 <
bOfft
>19</bitOffset>

40542 <
bWidth
>1</bitWidth>

40543 </
fld
>

40544 <
fld
>

40545 <
me
>
FB20
</name>

40546 <
desti
>
Fr
 
bs
</description>

40547 <
bOfft
>20</bitOffset>

40548 <
bWidth
>1</bitWidth>

40549 </
fld
>

40550 <
fld
>

40551 <
me
>
FB21
</name>

40552 <
desti
>
Fr
 
bs
</description>

40553 <
bOfft
>21</bitOffset>

40554 <
bWidth
>1</bitWidth>

40555 </
fld
>

40556 <
fld
>

40557 <
me
>
FB22
</name>

40558 <
desti
>
Fr
 
bs
</description>

40559 <
bOfft
>22</bitOffset>

40560 <
bWidth
>1</bitWidth>

40561 </
fld
>

40562 <
fld
>

40563 <
me
>
FB23
</name>

40564 <
desti
>
Fr
 
bs
</description>

40565 <
bOfft
>23</bitOffset>

40566 <
bWidth
>1</bitWidth>

40567 </
fld
>

40568 <
fld
>

40569 <
me
>
FB24
</name>

40570 <
desti
>
Fr
 
bs
</description>

40571 <
bOfft
>24</bitOffset>

40572 <
bWidth
>1</bitWidth>

40573 </
fld
>

40574 <
fld
>

40575 <
me
>
FB25
</name>

40576 <
desti
>
Fr
 
bs
</description>

40577 <
bOfft
>25</bitOffset>

40578 <
bWidth
>1</bitWidth>

40579 </
fld
>

40580 <
fld
>

40581 <
me
>
FB26
</name>

40582 <
desti
>
Fr
 
bs
</description>

40583 <
bOfft
>26</bitOffset>

40584 <
bWidth
>1</bitWidth>

40585 </
fld
>

40586 <
fld
>

40587 <
me
>
FB27
</name>

40588 <
desti
>
Fr
 
bs
</description>

40589 <
bOfft
>27</bitOffset>

40590 <
bWidth
>1</bitWidth>

40591 </
fld
>

40592 <
fld
>

40593 <
me
>
FB28
</name>

40594 <
desti
>
Fr
 
bs
</description>

40595 <
bOfft
>28</bitOffset>

40596 <
bWidth
>1</bitWidth>

40597 </
fld
>

40598 <
fld
>

40599 <
me
>
FB29
</name>

40600 <
desti
>
Fr
 
bs
</description>

40601 <
bOfft
>29</bitOffset>

40602 <
bWidth
>1</bitWidth>

40603 </
fld
>

40604 <
fld
>

40605 <
me
>
FB30
</name>

40606 <
desti
>
Fr
 
bs
</description>

40607 <
bOfft
>30</bitOffset>

40608 <
bWidth
>1</bitWidth>

40609 </
fld
>

40610 <
fld
>

40611 <
me
>
FB31
</name>

40612 <
desti
>
Fr
 
bs
</description>

40613 <
bOfft
>31</bitOffset>

40614 <
bWidth
>1</bitWidth>

40615 </
fld
>

40616 </
flds
>

40619 <
me
>
F23R1
</name>

40620 <
diyName
>
F23R1
</displayName>

40621 <
desti
>
Fr
 
bk
 23 1</description>

40622 <
addssOfft
>0x2F8</addressOffset>

40623 <
size
>0x20</size>

40624 <
acss
>
ad
-
wre
</access>

40625 <
tVue
>0x00000000</resetValue>

40626 <
flds
>

40627 <
fld
>

40628 <
me
>
FB0
</name>

40629 <
desti
>
Fr
 
bs
</description>

40630 <
bOfft
>0</bitOffset>

40631 <
bWidth
>1</bitWidth>

40632 </
fld
>

40633 <
fld
>

40634 <
me
>
FB1
</name>

40635 <
desti
>
Fr
 
bs
</description>

40636 <
bOfft
>1</bitOffset>

40637 <
bWidth
>1</bitWidth>

40638 </
fld
>

40639 <
fld
>

40640 <
me
>
FB2
</name>

40641 <
desti
>
Fr
 
bs
</description>

40642 <
bOfft
>2</bitOffset>

40643 <
bWidth
>1</bitWidth>

40644 </
fld
>

40645 <
fld
>

40646 <
me
>
FB3
</name>

40647 <
desti
>
Fr
 
bs
</description>

40648 <
bOfft
>3</bitOffset>

40649 <
bWidth
>1</bitWidth>

40650 </
fld
>

40651 <
fld
>

40652 <
me
>
FB4
</name>

40653 <
desti
>
Fr
 
bs
</description>

40654 <
bOfft
>4</bitOffset>

40655 <
bWidth
>1</bitWidth>

40656 </
fld
>

40657 <
fld
>

40658 <
me
>
FB5
</name>

40659 <
desti
>
Fr
 
bs
</description>

40660 <
bOfft
>5</bitOffset>

40661 <
bWidth
>1</bitWidth>

40662 </
fld
>

40663 <
fld
>

40664 <
me
>
FB6
</name>

40665 <
desti
>
Fr
 
bs
</description>

40666 <
bOfft
>6</bitOffset>

40667 <
bWidth
>1</bitWidth>

40668 </
fld
>

40669 <
fld
>

40670 <
me
>
FB7
</name>

40671 <
desti
>
Fr
 
bs
</description>

40672 <
bOfft
>7</bitOffset>

40673 <
bWidth
>1</bitWidth>

40674 </
fld
>

40675 <
fld
>

40676 <
me
>
FB8
</name>

40677 <
desti
>
Fr
 
bs
</description>

40678 <
bOfft
>8</bitOffset>

40679 <
bWidth
>1</bitWidth>

40680 </
fld
>

40681 <
fld
>

40682 <
me
>
FB9
</name>

40683 <
desti
>
Fr
 
bs
</description>

40684 <
bOfft
>9</bitOffset>

40685 <
bWidth
>1</bitWidth>

40686 </
fld
>

40687 <
fld
>

40688 <
me
>
FB10
</name>

40689 <
desti
>
Fr
 
bs
</description>

40690 <
bOfft
>10</bitOffset>

40691 <
bWidth
>1</bitWidth>

40692 </
fld
>

40693 <
fld
>

40694 <
me
>
FB11
</name>

40695 <
desti
>
Fr
 
bs
</description>

40696 <
bOfft
>11</bitOffset>

40697 <
bWidth
>1</bitWidth>

40698 </
fld
>

40699 <
fld
>

40700 <
me
>
FB12
</name>

40701 <
desti
>
Fr
 
bs
</description>

40702 <
bOfft
>12</bitOffset>

40703 <
bWidth
>1</bitWidth>

40704 </
fld
>

40705 <
fld
>

40706 <
me
>
FB13
</name>

40707 <
desti
>
Fr
 
bs
</description>

40708 <
bOfft
>13</bitOffset>

40709 <
bWidth
>1</bitWidth>

40710 </
fld
>

40711 <
fld
>

40712 <
me
>
FB14
</name>

40713 <
desti
>
Fr
 
bs
</description>

40714 <
bOfft
>14</bitOffset>

40715 <
bWidth
>1</bitWidth>

40716 </
fld
>

40717 <
fld
>

40718 <
me
>
FB15
</name>

40719 <
desti
>
Fr
 
bs
</description>

40720 <
bOfft
>15</bitOffset>

40721 <
bWidth
>1</bitWidth>

40722 </
fld
>

40723 <
fld
>

40724 <
me
>
FB16
</name>

40725 <
desti
>
Fr
 
bs
</description>

40726 <
bOfft
>16</bitOffset>

40727 <
bWidth
>1</bitWidth>

40728 </
fld
>

40729 <
fld
>

40730 <
me
>
FB17
</name>

40731 <
desti
>
Fr
 
bs
</description>

40732 <
bOfft
>17</bitOffset>

40733 <
bWidth
>1</bitWidth>

40734 </
fld
>

40735 <
fld
>

40736 <
me
>
FB18
</name>

40737 <
desti
>
Fr
 
bs
</description>

40738 <
bOfft
>18</bitOffset>

40739 <
bWidth
>1</bitWidth>

40740 </
fld
>

40741 <
fld
>

40742 <
me
>
FB19
</name>

40743 <
desti
>
Fr
 
bs
</description>

40744 <
bOfft
>19</bitOffset>

40745 <
bWidth
>1</bitWidth>

40746 </
fld
>

40747 <
fld
>

40748 <
me
>
FB20
</name>

40749 <
desti
>
Fr
 
bs
</description>

40750 <
bOfft
>20</bitOffset>

40751 <
bWidth
>1</bitWidth>

40752 </
fld
>

40753 <
fld
>

40754 <
me
>
FB21
</name>

40755 <
desti
>
Fr
 
bs
</description>

40756 <
bOfft
>21</bitOffset>

40757 <
bWidth
>1</bitWidth>

40758 </
fld
>

40759 <
fld
>

40760 <
me
>
FB22
</name>

40761 <
desti
>
Fr
 
bs
</description>

40762 <
bOfft
>22</bitOffset>

40763 <
bWidth
>1</bitWidth>

40764 </
fld
>

40765 <
fld
>

40766 <
me
>
FB23
</name>

40767 <
desti
>
Fr
 
bs
</description>

40768 <
bOfft
>23</bitOffset>

40769 <
bWidth
>1</bitWidth>

40770 </
fld
>

40771 <
fld
>

40772 <
me
>
FB24
</name>

40773 <
desti
>
Fr
 
bs
</description>

40774 <
bOfft
>24</bitOffset>

40775 <
bWidth
>1</bitWidth>

40776 </
fld
>

40777 <
fld
>

40778 <
me
>
FB25
</name>

40779 <
desti
>
Fr
 
bs
</description>

40780 <
bOfft
>25</bitOffset>

40781 <
bWidth
>1</bitWidth>

40782 </
fld
>

40783 <
fld
>

40784 <
me
>
FB26
</name>

40785 <
desti
>
Fr
 
bs
</description>

40786 <
bOfft
>26</bitOffset>

40787 <
bWidth
>1</bitWidth>

40788 </
fld
>

40789 <
fld
>

40790 <
me
>
FB27
</name>

40791 <
desti
>
Fr
 
bs
</description>

40792 <
bOfft
>27</bitOffset>

40793 <
bWidth
>1</bitWidth>

40794 </
fld
>

40795 <
fld
>

40796 <
me
>
FB28
</name>

40797 <
desti
>
Fr
 
bs
</description>

40798 <
bOfft
>28</bitOffset>

40799 <
bWidth
>1</bitWidth>

40800 </
fld
>

40801 <
fld
>

40802 <
me
>
FB29
</name>

40803 <
desti
>
Fr
 
bs
</description>

40804 <
bOfft
>29</bitOffset>

40805 <
bWidth
>1</bitWidth>

40806 </
fld
>

40807 <
fld
>

40808 <
me
>
FB30
</name>

40809 <
desti
>
Fr
 
bs
</description>

40810 <
bOfft
>30</bitOffset>

40811 <
bWidth
>1</bitWidth>

40812 </
fld
>

40813 <
fld
>

40814 <
me
>
FB31
</name>

40815 <
desti
>
Fr
 
bs
</description>

40816 <
bOfft
>31</bitOffset>

40817 <
bWidth
>1</bitWidth>

40818 </
fld
>

40819 </
flds
>

40822 <
me
>
F23R2
</name>

40823 <
diyName
>
F23R2
</displayName>

40824 <
desti
>
Fr
 
bk
 23 2</description>

40825 <
addssOfft
>0x2FC</addressOffset>

40826 <
size
>0x20</size>

40827 <
acss
>
ad
-
wre
</access>

40828 <
tVue
>0x00000000</resetValue>

40829 <
flds
>

40830 <
fld
>

40831 <
me
>
FB0
</name>

40832 <
desti
>
Fr
 
bs
</description>

40833 <
bOfft
>0</bitOffset>

40834 <
bWidth
>1</bitWidth>

40835 </
fld
>

40836 <
fld
>

40837 <
me
>
FB1
</name>

40838 <
desti
>
Fr
 
bs
</description>

40839 <
bOfft
>1</bitOffset>

40840 <
bWidth
>1</bitWidth>

40841 </
fld
>

40842 <
fld
>

40843 <
me
>
FB2
</name>

40844 <
desti
>
Fr
 
bs
</description>

40845 <
bOfft
>2</bitOffset>

40846 <
bWidth
>1</bitWidth>

40847 </
fld
>

40848 <
fld
>

40849 <
me
>
FB3
</name>

40850 <
desti
>
Fr
 
bs
</description>

40851 <
bOfft
>3</bitOffset>

40852 <
bWidth
>1</bitWidth>

40853 </
fld
>

40854 <
fld
>

40855 <
me
>
FB4
</name>

40856 <
desti
>
Fr
 
bs
</description>

40857 <
bOfft
>4</bitOffset>

40858 <
bWidth
>1</bitWidth>

40859 </
fld
>

40860 <
fld
>

40861 <
me
>
FB5
</name>

40862 <
desti
>
Fr
 
bs
</description>

40863 <
bOfft
>5</bitOffset>

40864 <
bWidth
>1</bitWidth>

40865 </
fld
>

40866 <
fld
>

40867 <
me
>
FB6
</name>

40868 <
desti
>
Fr
 
bs
</description>

40869 <
bOfft
>6</bitOffset>

40870 <
bWidth
>1</bitWidth>

40871 </
fld
>

40872 <
fld
>

40873 <
me
>
FB7
</name>

40874 <
desti
>
Fr
 
bs
</description>

40875 <
bOfft
>7</bitOffset>

40876 <
bWidth
>1</bitWidth>

40877 </
fld
>

40878 <
fld
>

40879 <
me
>
FB8
</name>

40880 <
desti
>
Fr
 
bs
</description>

40881 <
bOfft
>8</bitOffset>

40882 <
bWidth
>1</bitWidth>

40883 </
fld
>

40884 <
fld
>

40885 <
me
>
FB9
</name>

40886 <
desti
>
Fr
 
bs
</description>

40887 <
bOfft
>9</bitOffset>

40888 <
bWidth
>1</bitWidth>

40889 </
fld
>

40890 <
fld
>

40891 <
me
>
FB10
</name>

40892 <
desti
>
Fr
 
bs
</description>

40893 <
bOfft
>10</bitOffset>

40894 <
bWidth
>1</bitWidth>

40895 </
fld
>

40896 <
fld
>

40897 <
me
>
FB11
</name>

40898 <
desti
>
Fr
 
bs
</description>

40899 <
bOfft
>11</bitOffset>

40900 <
bWidth
>1</bitWidth>

40901 </
fld
>

40902 <
fld
>

40903 <
me
>
FB12
</name>

40904 <
desti
>
Fr
 
bs
</description>

40905 <
bOfft
>12</bitOffset>

40906 <
bWidth
>1</bitWidth>

40907 </
fld
>

40908 <
fld
>

40909 <
me
>
FB13
</name>

40910 <
desti
>
Fr
 
bs
</description>

40911 <
bOfft
>13</bitOffset>

40912 <
bWidth
>1</bitWidth>

40913 </
fld
>

40914 <
fld
>

40915 <
me
>
FB14
</name>

40916 <
desti
>
Fr
 
bs
</description>

40917 <
bOfft
>14</bitOffset>

40918 <
bWidth
>1</bitWidth>

40919 </
fld
>

40920 <
fld
>

40921 <
me
>
FB15
</name>

40922 <
desti
>
Fr
 
bs
</description>

40923 <
bOfft
>15</bitOffset>

40924 <
bWidth
>1</bitWidth>

40925 </
fld
>

40926 <
fld
>

40927 <
me
>
FB16
</name>

40928 <
desti
>
Fr
 
bs
</description>

40929 <
bOfft
>16</bitOffset>

40930 <
bWidth
>1</bitWidth>

40931 </
fld
>

40932 <
fld
>

40933 <
me
>
FB17
</name>

40934 <
desti
>
Fr
 
bs
</description>

40935 <
bOfft
>17</bitOffset>

40936 <
bWidth
>1</bitWidth>

40937 </
fld
>

40938 <
fld
>

40939 <
me
>
FB18
</name>

40940 <
desti
>
Fr
 
bs
</description>

40941 <
bOfft
>18</bitOffset>

40942 <
bWidth
>1</bitWidth>

40943 </
fld
>

40944 <
fld
>

40945 <
me
>
FB19
</name>

40946 <
desti
>
Fr
 
bs
</description>

40947 <
bOfft
>19</bitOffset>

40948 <
bWidth
>1</bitWidth>

40949 </
fld
>

40950 <
fld
>

40951 <
me
>
FB20
</name>

40952 <
desti
>
Fr
 
bs
</description>

40953 <
bOfft
>20</bitOffset>

40954 <
bWidth
>1</bitWidth>

40955 </
fld
>

40956 <
fld
>

40957 <
me
>
FB21
</name>

40958 <
desti
>
Fr
 
bs
</description>

40959 <
bOfft
>21</bitOffset>

40960 <
bWidth
>1</bitWidth>

40961 </
fld
>

40962 <
fld
>

40963 <
me
>
FB22
</name>

40964 <
desti
>
Fr
 
bs
</description>

40965 <
bOfft
>22</bitOffset>

40966 <
bWidth
>1</bitWidth>

40967 </
fld
>

40968 <
fld
>

40969 <
me
>
FB23
</name>

40970 <
desti
>
Fr
 
bs
</description>

40971 <
bOfft
>23</bitOffset>

40972 <
bWidth
>1</bitWidth>

40973 </
fld
>

40974 <
fld
>

40975 <
me
>
FB24
</name>

40976 <
desti
>
Fr
 
bs
</description>

40977 <
bOfft
>24</bitOffset>

40978 <
bWidth
>1</bitWidth>

40979 </
fld
>

40980 <
fld
>

40981 <
me
>
FB25
</name>

40982 <
desti
>
Fr
 
bs
</description>

40983 <
bOfft
>25</bitOffset>

40984 <
bWidth
>1</bitWidth>

40985 </
fld
>

40986 <
fld
>

40987 <
me
>
FB26
</name>

40988 <
desti
>
Fr
 
bs
</description>

40989 <
bOfft
>26</bitOffset>

40990 <
bWidth
>1</bitWidth>

40991 </
fld
>

40992 <
fld
>

40993 <
me
>
FB27
</name>

40994 <
desti
>
Fr
 
bs
</description>

40995 <
bOfft
>27</bitOffset>

40996 <
bWidth
>1</bitWidth>

40997 </
fld
>

40998 <
fld
>

40999 <
me
>
FB28
</name>

41000 <
desti
>
Fr
 
bs
</description>

41001 <
bOfft
>28</bitOffset>

41002 <
bWidth
>1</bitWidth>

41003 </
fld
>

41004 <
fld
>

41005 <
me
>
FB29
</name>

41006 <
desti
>
Fr
 
bs
</description>

41007 <
bOfft
>29</bitOffset>

41008 <
bWidth
>1</bitWidth>

41009 </
fld
>

41010 <
fld
>

41011 <
me
>
FB30
</name>

41012 <
desti
>
Fr
 
bs
</description>

41013 <
bOfft
>30</bitOffset>

41014 <
bWidth
>1</bitWidth>

41015 </
fld
>

41016 <
fld
>

41017 <
me
>
FB31
</name>

41018 <
desti
>
Fr
 
bs
</description>

41019 <
bOfft
>31</bitOffset>

41020 <
bWidth
>1</bitWidth>

41021 </
fld
>

41022 </
flds
>

41025 <
me
>
F24R1
</name>

41026 <
diyName
>
F24R1
</displayName>

41027 <
desti
>
Fr
 
bk
 24 1</description>

41028 <
addssOfft
>0x300</addressOffset>

41029 <
size
>0x20</size>

41030 <
acss
>
ad
-
wre
</access>

41031 <
tVue
>0x00000000</resetValue>

41032 <
flds
>

41033 <
fld
>

41034 <
me
>
FB0
</name>

41035 <
desti
>
Fr
 
bs
</description>

41036 <
bOfft
>0</bitOffset>

41037 <
bWidth
>1</bitWidth>

41038 </
fld
>

41039 <
fld
>

41040 <
me
>
FB1
</name>

41041 <
desti
>
Fr
 
bs
</description>

41042 <
bOfft
>1</bitOffset>

41043 <
bWidth
>1</bitWidth>

41044 </
fld
>

41045 <
fld
>

41046 <
me
>
FB2
</name>

41047 <
desti
>
Fr
 
bs
</description>

41048 <
bOfft
>2</bitOffset>

41049 <
bWidth
>1</bitWidth>

41050 </
fld
>

41051 <
fld
>

41052 <
me
>
FB3
</name>

41053 <
desti
>
Fr
 
bs
</description>

41054 <
bOfft
>3</bitOffset>

41055 <
bWidth
>1</bitWidth>

41056 </
fld
>

41057 <
fld
>

41058 <
me
>
FB4
</name>

41059 <
desti
>
Fr
 
bs
</description>

41060 <
bOfft
>4</bitOffset>

41061 <
bWidth
>1</bitWidth>

41062 </
fld
>

41063 <
fld
>

41064 <
me
>
FB5
</name>

41065 <
desti
>
Fr
 
bs
</description>

41066 <
bOfft
>5</bitOffset>

41067 <
bWidth
>1</bitWidth>

41068 </
fld
>

41069 <
fld
>

41070 <
me
>
FB6
</name>

41071 <
desti
>
Fr
 
bs
</description>

41072 <
bOfft
>6</bitOffset>

41073 <
bWidth
>1</bitWidth>

41074 </
fld
>

41075 <
fld
>

41076 <
me
>
FB7
</name>

41077 <
desti
>
Fr
 
bs
</description>

41078 <
bOfft
>7</bitOffset>

41079 <
bWidth
>1</bitWidth>

41080 </
fld
>

41081 <
fld
>

41082 <
me
>
FB8
</name>

41083 <
desti
>
Fr
 
bs
</description>

41084 <
bOfft
>8</bitOffset>

41085 <
bWidth
>1</bitWidth>

41086 </
fld
>

41087 <
fld
>

41088 <
me
>
FB9
</name>

41089 <
desti
>
Fr
 
bs
</description>

41090 <
bOfft
>9</bitOffset>

41091 <
bWidth
>1</bitWidth>

41092 </
fld
>

41093 <
fld
>

41094 <
me
>
FB10
</name>

41095 <
desti
>
Fr
 
bs
</description>

41096 <
bOfft
>10</bitOffset>

41097 <
bWidth
>1</bitWidth>

41098 </
fld
>

41099 <
fld
>

41100 <
me
>
FB11
</name>

41101 <
desti
>
Fr
 
bs
</description>

41102 <
bOfft
>11</bitOffset>

41103 <
bWidth
>1</bitWidth>

41104 </
fld
>

41105 <
fld
>

41106 <
me
>
FB12
</name>

41107 <
desti
>
Fr
 
bs
</description>

41108 <
bOfft
>12</bitOffset>

41109 <
bWidth
>1</bitWidth>

41110 </
fld
>

41111 <
fld
>

41112 <
me
>
FB13
</name>

41113 <
desti
>
Fr
 
bs
</description>

41114 <
bOfft
>13</bitOffset>

41115 <
bWidth
>1</bitWidth>

41116 </
fld
>

41117 <
fld
>

41118 <
me
>
FB14
</name>

41119 <
desti
>
Fr
 
bs
</description>

41120 <
bOfft
>14</bitOffset>

41121 <
bWidth
>1</bitWidth>

41122 </
fld
>

41123 <
fld
>

41124 <
me
>
FB15
</name>

41125 <
desti
>
Fr
 
bs
</description>

41126 <
bOfft
>15</bitOffset>

41127 <
bWidth
>1</bitWidth>

41128 </
fld
>

41129 <
fld
>

41130 <
me
>
FB16
</name>

41131 <
desti
>
Fr
 
bs
</description>

41132 <
bOfft
>16</bitOffset>

41133 <
bWidth
>1</bitWidth>

41134 </
fld
>

41135 <
fld
>

41136 <
me
>
FB17
</name>

41137 <
desti
>
Fr
 
bs
</description>

41138 <
bOfft
>17</bitOffset>

41139 <
bWidth
>1</bitWidth>

41140 </
fld
>

41141 <
fld
>

41142 <
me
>
FB18
</name>

41143 <
desti
>
Fr
 
bs
</description>

41144 <
bOfft
>18</bitOffset>

41145 <
bWidth
>1</bitWidth>

41146 </
fld
>

41147 <
fld
>

41148 <
me
>
FB19
</name>

41149 <
desti
>
Fr
 
bs
</description>

41150 <
bOfft
>19</bitOffset>

41151 <
bWidth
>1</bitWidth>

41152 </
fld
>

41153 <
fld
>

41154 <
me
>
FB20
</name>

41155 <
desti
>
Fr
 
bs
</description>

41156 <
bOfft
>20</bitOffset>

41157 <
bWidth
>1</bitWidth>

41158 </
fld
>

41159 <
fld
>

41160 <
me
>
FB21
</name>

41161 <
desti
>
Fr
 
bs
</description>

41162 <
bOfft
>21</bitOffset>

41163 <
bWidth
>1</bitWidth>

41164 </
fld
>

41165 <
fld
>

41166 <
me
>
FB22
</name>

41167 <
desti
>
Fr
 
bs
</description>

41168 <
bOfft
>22</bitOffset>

41169 <
bWidth
>1</bitWidth>

41170 </
fld
>

41171 <
fld
>

41172 <
me
>
FB23
</name>

41173 <
desti
>
Fr
 
bs
</description>

41174 <
bOfft
>23</bitOffset>

41175 <
bWidth
>1</bitWidth>

41176 </
fld
>

41177 <
fld
>

41178 <
me
>
FB24
</name>

41179 <
desti
>
Fr
 
bs
</description>

41180 <
bOfft
>24</bitOffset>

41181 <
bWidth
>1</bitWidth>

41182 </
fld
>

41183 <
fld
>

41184 <
me
>
FB25
</name>

41185 <
desti
>
Fr
 
bs
</description>

41186 <
bOfft
>25</bitOffset>

41187 <
bWidth
>1</bitWidth>

41188 </
fld
>

41189 <
fld
>

41190 <
me
>
FB26
</name>

41191 <
desti
>
Fr
 
bs
</description>

41192 <
bOfft
>26</bitOffset>

41193 <
bWidth
>1</bitWidth>

41194 </
fld
>

41195 <
fld
>

41196 <
me
>
FB27
</name>

41197 <
desti
>
Fr
 
bs
</description>

41198 <
bOfft
>27</bitOffset>

41199 <
bWidth
>1</bitWidth>

41200 </
fld
>

41201 <
fld
>

41202 <
me
>
FB28
</name>

41203 <
desti
>
Fr
 
bs
</description>

41204 <
bOfft
>28</bitOffset>

41205 <
bWidth
>1</bitWidth>

41206 </
fld
>

41207 <
fld
>

41208 <
me
>
FB29
</name>

41209 <
desti
>
Fr
 
bs
</description>

41210 <
bOfft
>29</bitOffset>

41211 <
bWidth
>1</bitWidth>

41212 </
fld
>

41213 <
fld
>

41214 <
me
>
FB30
</name>

41215 <
desti
>
Fr
 
bs
</description>

41216 <
bOfft
>30</bitOffset>

41217 <
bWidth
>1</bitWidth>

41218 </
fld
>

41219 <
fld
>

41220 <
me
>
FB31
</name>

41221 <
desti
>
Fr
 
bs
</description>

41222 <
bOfft
>31</bitOffset>

41223 <
bWidth
>1</bitWidth>

41224 </
fld
>

41225 </
flds
>

41228 <
me
>
F24R2
</name>

41229 <
diyName
>
F24R2
</displayName>

41230 <
desti
>
Fr
 
bk
 24 2</description>

41231 <
addssOfft
>0x304</addressOffset>

41232 <
size
>0x20</size>

41233 <
acss
>
ad
-
wre
</access>

41234 <
tVue
>0x00000000</resetValue>

41235 <
flds
>

41236 <
fld
>

41237 <
me
>
FB0
</name>

41238 <
desti
>
Fr
 
bs
</description>

41239 <
bOfft
>0</bitOffset>

41240 <
bWidth
>1</bitWidth>

41241 </
fld
>

41242 <
fld
>

41243 <
me
>
FB1
</name>

41244 <
desti
>
Fr
 
bs
</description>

41245 <
bOfft
>1</bitOffset>

41246 <
bWidth
>1</bitWidth>

41247 </
fld
>

41248 <
fld
>

41249 <
me
>
FB2
</name>

41250 <
desti
>
Fr
 
bs
</description>

41251 <
bOfft
>2</bitOffset>

41252 <
bWidth
>1</bitWidth>

41253 </
fld
>

41254 <
fld
>

41255 <
me
>
FB3
</name>

41256 <
desti
>
Fr
 
bs
</description>

41257 <
bOfft
>3</bitOffset>

41258 <
bWidth
>1</bitWidth>

41259 </
fld
>

41260 <
fld
>

41261 <
me
>
FB4
</name>

41262 <
desti
>
Fr
 
bs
</description>

41263 <
bOfft
>4</bitOffset>

41264 <
bWidth
>1</bitWidth>

41265 </
fld
>

41266 <
fld
>

41267 <
me
>
FB5
</name>

41268 <
desti
>
Fr
 
bs
</description>

41269 <
bOfft
>5</bitOffset>

41270 <
bWidth
>1</bitWidth>

41271 </
fld
>

41272 <
fld
>

41273 <
me
>
FB6
</name>

41274 <
desti
>
Fr
 
bs
</description>

41275 <
bOfft
>6</bitOffset>

41276 <
bWidth
>1</bitWidth>

41277 </
fld
>

41278 <
fld
>

41279 <
me
>
FB7
</name>

41280 <
desti
>
Fr
 
bs
</description>

41281 <
bOfft
>7</bitOffset>

41282 <
bWidth
>1</bitWidth>

41283 </
fld
>

41284 <
fld
>

41285 <
me
>
FB8
</name>

41286 <
desti
>
Fr
 
bs
</description>

41287 <
bOfft
>8</bitOffset>

41288 <
bWidth
>1</bitWidth>

41289 </
fld
>

41290 <
fld
>

41291 <
me
>
FB9
</name>

41292 <
desti
>
Fr
 
bs
</description>

41293 <
bOfft
>9</bitOffset>

41294 <
bWidth
>1</bitWidth>

41295 </
fld
>

41296 <
fld
>

41297 <
me
>
FB10
</name>

41298 <
desti
>
Fr
 
bs
</description>

41299 <
bOfft
>10</bitOffset>

41300 <
bWidth
>1</bitWidth>

41301 </
fld
>

41302 <
fld
>

41303 <
me
>
FB11
</name>

41304 <
desti
>
Fr
 
bs
</description>

41305 <
bOfft
>11</bitOffset>

41306 <
bWidth
>1</bitWidth>

41307 </
fld
>

41308 <
fld
>

41309 <
me
>
FB12
</name>

41310 <
desti
>
Fr
 
bs
</description>

41311 <
bOfft
>12</bitOffset>

41312 <
bWidth
>1</bitWidth>

41313 </
fld
>

41314 <
fld
>

41315 <
me
>
FB13
</name>

41316 <
desti
>
Fr
 
bs
</description>

41317 <
bOfft
>13</bitOffset>

41318 <
bWidth
>1</bitWidth>

41319 </
fld
>

41320 <
fld
>

41321 <
me
>
FB14
</name>

41322 <
desti
>
Fr
 
bs
</description>

41323 <
bOfft
>14</bitOffset>

41324 <
bWidth
>1</bitWidth>

41325 </
fld
>

41326 <
fld
>

41327 <
me
>
FB15
</name>

41328 <
desti
>
Fr
 
bs
</description>

41329 <
bOfft
>15</bitOffset>

41330 <
bWidth
>1</bitWidth>

41331 </
fld
>

41332 <
fld
>

41333 <
me
>
FB16
</name>

41334 <
desti
>
Fr
 
bs
</description>

41335 <
bOfft
>16</bitOffset>

41336 <
bWidth
>1</bitWidth>

41337 </
fld
>

41338 <
fld
>

41339 <
me
>
FB17
</name>

41340 <
desti
>
Fr
 
bs
</description>

41341 <
bOfft
>17</bitOffset>

41342 <
bWidth
>1</bitWidth>

41343 </
fld
>

41344 <
fld
>

41345 <
me
>
FB18
</name>

41346 <
desti
>
Fr
 
bs
</description>

41347 <
bOfft
>18</bitOffset>

41348 <
bWidth
>1</bitWidth>

41349 </
fld
>

41350 <
fld
>

41351 <
me
>
FB19
</name>

41352 <
desti
>
Fr
 
bs
</description>

41353 <
bOfft
>19</bitOffset>

41354 <
bWidth
>1</bitWidth>

41355 </
fld
>

41356 <
fld
>

41357 <
me
>
FB20
</name>

41358 <
desti
>
Fr
 
bs
</description>

41359 <
bOfft
>20</bitOffset>

41360 <
bWidth
>1</bitWidth>

41361 </
fld
>

41362 <
fld
>

41363 <
me
>
FB21
</name>

41364 <
desti
>
Fr
 
bs
</description>

41365 <
bOfft
>21</bitOffset>

41366 <
bWidth
>1</bitWidth>

41367 </
fld
>

41368 <
fld
>

41369 <
me
>
FB22
</name>

41370 <
desti
>
Fr
 
bs
</description>

41371 <
bOfft
>22</bitOffset>

41372 <
bWidth
>1</bitWidth>

41373 </
fld
>

41374 <
fld
>

41375 <
me
>
FB23
</name>

41376 <
desti
>
Fr
 
bs
</description>

41377 <
bOfft
>23</bitOffset>

41378 <
bWidth
>1</bitWidth>

41379 </
fld
>

41380 <
fld
>

41381 <
me
>
FB24
</name>

41382 <
desti
>
Fr
 
bs
</description>

41383 <
bOfft
>24</bitOffset>

41384 <
bWidth
>1</bitWidth>

41385 </
fld
>

41386 <
fld
>

41387 <
me
>
FB25
</name>

41388 <
desti
>
Fr
 
bs
</description>

41389 <
bOfft
>25</bitOffset>

41390 <
bWidth
>1</bitWidth>

41391 </
fld
>

41392 <
fld
>

41393 <
me
>
FB26
</name>

41394 <
desti
>
Fr
 
bs
</description>

41395 <
bOfft
>26</bitOffset>

41396 <
bWidth
>1</bitWidth>

41397 </
fld
>

41398 <
fld
>

41399 <
me
>
FB27
</name>

41400 <
desti
>
Fr
 
bs
</description>

41401 <
bOfft
>27</bitOffset>

41402 <
bWidth
>1</bitWidth>

41403 </
fld
>

41404 <
fld
>

41405 <
me
>
FB28
</name>

41406 <
desti
>
Fr
 
bs
</description>

41407 <
bOfft
>28</bitOffset>

41408 <
bWidth
>1</bitWidth>

41409 </
fld
>

41410 <
fld
>

41411 <
me
>
FB29
</name>

41412 <
desti
>
Fr
 
bs
</description>

41413 <
bOfft
>29</bitOffset>

41414 <
bWidth
>1</bitWidth>

41415 </
fld
>

41416 <
fld
>

41417 <
me
>
FB30
</name>

41418 <
desti
>
Fr
 
bs
</description>

41419 <
bOfft
>30</bitOffset>

41420 <
bWidth
>1</bitWidth>

41421 </
fld
>

41422 <
fld
>

41423 <
me
>
FB31
</name>

41424 <
desti
>
Fr
 
bs
</description>

41425 <
bOfft
>31</bitOffset>

41426 <
bWidth
>1</bitWidth>

41427 </
fld
>

41428 </
flds
>

41431 <
me
>
F25R1
</name>

41432 <
diyName
>
F25R1
</displayName>

41433 <
desti
>
Fr
 
bk
 25 1</description>

41434 <
addssOfft
>0x308</addressOffset>

41435 <
size
>0x20</size>

41436 <
acss
>
ad
-
wre
</access>

41437 <
tVue
>0x00000000</resetValue>

41438 <
flds
>

41439 <
fld
>

41440 <
me
>
FB0
</name>

41441 <
desti
>
Fr
 
bs
</description>

41442 <
bOfft
>0</bitOffset>

41443 <
bWidth
>1</bitWidth>

41444 </
fld
>

41445 <
fld
>

41446 <
me
>
FB1
</name>

41447 <
desti
>
Fr
 
bs
</description>

41448 <
bOfft
>1</bitOffset>

41449 <
bWidth
>1</bitWidth>

41450 </
fld
>

41451 <
fld
>

41452 <
me
>
FB2
</name>

41453 <
desti
>
Fr
 
bs
</description>

41454 <
bOfft
>2</bitOffset>

41455 <
bWidth
>1</bitWidth>

41456 </
fld
>

41457 <
fld
>

41458 <
me
>
FB3
</name>

41459 <
desti
>
Fr
 
bs
</description>

41460 <
bOfft
>3</bitOffset>

41461 <
bWidth
>1</bitWidth>

41462 </
fld
>

41463 <
fld
>

41464 <
me
>
FB4
</name>

41465 <
desti
>
Fr
 
bs
</description>

41466 <
bOfft
>4</bitOffset>

41467 <
bWidth
>1</bitWidth>

41468 </
fld
>

41469 <
fld
>

41470 <
me
>
FB5
</name>

41471 <
desti
>
Fr
 
bs
</description>

41472 <
bOfft
>5</bitOffset>

41473 <
bWidth
>1</bitWidth>

41474 </
fld
>

41475 <
fld
>

41476 <
me
>
FB6
</name>

41477 <
desti
>
Fr
 
bs
</description>

41478 <
bOfft
>6</bitOffset>

41479 <
bWidth
>1</bitWidth>

41480 </
fld
>

41481 <
fld
>

41482 <
me
>
FB7
</name>

41483 <
desti
>
Fr
 
bs
</description>

41484 <
bOfft
>7</bitOffset>

41485 <
bWidth
>1</bitWidth>

41486 </
fld
>

41487 <
fld
>

41488 <
me
>
FB8
</name>

41489 <
desti
>
Fr
 
bs
</description>

41490 <
bOfft
>8</bitOffset>

41491 <
bWidth
>1</bitWidth>

41492 </
fld
>

41493 <
fld
>

41494 <
me
>
FB9
</name>

41495 <
desti
>
Fr
 
bs
</description>

41496 <
bOfft
>9</bitOffset>

41497 <
bWidth
>1</bitWidth>

41498 </
fld
>

41499 <
fld
>

41500 <
me
>
FB10
</name>

41501 <
desti
>
Fr
 
bs
</description>

41502 <
bOfft
>10</bitOffset>

41503 <
bWidth
>1</bitWidth>

41504 </
fld
>

41505 <
fld
>

41506 <
me
>
FB11
</name>

41507 <
desti
>
Fr
 
bs
</description>

41508 <
bOfft
>11</bitOffset>

41509 <
bWidth
>1</bitWidth>

41510 </
fld
>

41511 <
fld
>

41512 <
me
>
FB12
</name>

41513 <
desti
>
Fr
 
bs
</description>

41514 <
bOfft
>12</bitOffset>

41515 <
bWidth
>1</bitWidth>

41516 </
fld
>

41517 <
fld
>

41518 <
me
>
FB13
</name>

41519 <
desti
>
Fr
 
bs
</description>

41520 <
bOfft
>13</bitOffset>

41521 <
bWidth
>1</bitWidth>

41522 </
fld
>

41523 <
fld
>

41524 <
me
>
FB14
</name>

41525 <
desti
>
Fr
 
bs
</description>

41526 <
bOfft
>14</bitOffset>

41527 <
bWidth
>1</bitWidth>

41528 </
fld
>

41529 <
fld
>

41530 <
me
>
FB15
</name>

41531 <
desti
>
Fr
 
bs
</description>

41532 <
bOfft
>15</bitOffset>

41533 <
bWidth
>1</bitWidth>

41534 </
fld
>

41535 <
fld
>

41536 <
me
>
FB16
</name>

41537 <
desti
>
Fr
 
bs
</description>

41538 <
bOfft
>16</bitOffset>

41539 <
bWidth
>1</bitWidth>

41540 </
fld
>

41541 <
fld
>

41542 <
me
>
FB17
</name>

41543 <
desti
>
Fr
 
bs
</description>

41544 <
bOfft
>17</bitOffset>

41545 <
bWidth
>1</bitWidth>

41546 </
fld
>

41547 <
fld
>

41548 <
me
>
FB18
</name>

41549 <
desti
>
Fr
 
bs
</description>

41550 <
bOfft
>18</bitOffset>

41551 <
bWidth
>1</bitWidth>

41552 </
fld
>

41553 <
fld
>

41554 <
me
>
FB19
</name>

41555 <
desti
>
Fr
 
bs
</description>

41556 <
bOfft
>19</bitOffset>

41557 <
bWidth
>1</bitWidth>

41558 </
fld
>

41559 <
fld
>

41560 <
me
>
FB20
</name>

41561 <
desti
>
Fr
 
bs
</description>

41562 <
bOfft
>20</bitOffset>

41563 <
bWidth
>1</bitWidth>

41564 </
fld
>

41565 <
fld
>

41566 <
me
>
FB21
</name>

41567 <
desti
>
Fr
 
bs
</description>

41568 <
bOfft
>21</bitOffset>

41569 <
bWidth
>1</bitWidth>

41570 </
fld
>

41571 <
fld
>

41572 <
me
>
FB22
</name>

41573 <
desti
>
Fr
 
bs
</description>

41574 <
bOfft
>22</bitOffset>

41575 <
bWidth
>1</bitWidth>

41576 </
fld
>

41577 <
fld
>

41578 <
me
>
FB23
</name>

41579 <
desti
>
Fr
 
bs
</description>

41580 <
bOfft
>23</bitOffset>

41581 <
bWidth
>1</bitWidth>

41582 </
fld
>

41583 <
fld
>

41584 <
me
>
FB24
</name>

41585 <
desti
>
Fr
 
bs
</description>

41586 <
bOfft
>24</bitOffset>

41587 <
bWidth
>1</bitWidth>

41588 </
fld
>

41589 <
fld
>

41590 <
me
>
FB25
</name>

41591 <
desti
>
Fr
 
bs
</description>

41592 <
bOfft
>25</bitOffset>

41593 <
bWidth
>1</bitWidth>

41594 </
fld
>

41595 <
fld
>

41596 <
me
>
FB26
</name>

41597 <
desti
>
Fr
 
bs
</description>

41598 <
bOfft
>26</bitOffset>

41599 <
bWidth
>1</bitWidth>

41600 </
fld
>

41601 <
fld
>

41602 <
me
>
FB27
</name>

41603 <
desti
>
Fr
 
bs
</description>

41604 <
bOfft
>27</bitOffset>

41605 <
bWidth
>1</bitWidth>

41606 </
fld
>

41607 <
fld
>

41608 <
me
>
FB28
</name>

41609 <
desti
>
Fr
 
bs
</description>

41610 <
bOfft
>28</bitOffset>

41611 <
bWidth
>1</bitWidth>

41612 </
fld
>

41613 <
fld
>

41614 <
me
>
FB29
</name>

41615 <
desti
>
Fr
 
bs
</description>

41616 <
bOfft
>29</bitOffset>

41617 <
bWidth
>1</bitWidth>

41618 </
fld
>

41619 <
fld
>

41620 <
me
>
FB30
</name>

41621 <
desti
>
Fr
 
bs
</description>

41622 <
bOfft
>30</bitOffset>

41623 <
bWidth
>1</bitWidth>

41624 </
fld
>

41625 <
fld
>

41626 <
me
>
FB31
</name>

41627 <
desti
>
Fr
 
bs
</description>

41628 <
bOfft
>31</bitOffset>

41629 <
bWidth
>1</bitWidth>

41630 </
fld
>

41631 </
flds
>

41634 <
me
>
F25R2
</name>

41635 <
diyName
>
F25R2
</displayName>

41636 <
desti
>
Fr
 
bk
 25 2</description>

41637 <
addssOfft
>0x30C</addressOffset>

41638 <
size
>0x20</size>

41639 <
acss
>
ad
-
wre
</access>

41640 <
tVue
>0x00000000</resetValue>

41641 <
flds
>

41642 <
fld
>

41643 <
me
>
FB0
</name>

41644 <
desti
>
Fr
 
bs
</description>

41645 <
bOfft
>0</bitOffset>

41646 <
bWidth
>1</bitWidth>

41647 </
fld
>

41648 <
fld
>

41649 <
me
>
FB1
</name>

41650 <
desti
>
Fr
 
bs
</description>

41651 <
bOfft
>1</bitOffset>

41652 <
bWidth
>1</bitWidth>

41653 </
fld
>

41654 <
fld
>

41655 <
me
>
FB2
</name>

41656 <
desti
>
Fr
 
bs
</description>

41657 <
bOfft
>2</bitOffset>

41658 <
bWidth
>1</bitWidth>

41659 </
fld
>

41660 <
fld
>

41661 <
me
>
FB3
</name>

41662 <
desti
>
Fr
 
bs
</description>

41663 <
bOfft
>3</bitOffset>

41664 <
bWidth
>1</bitWidth>

41665 </
fld
>

41666 <
fld
>

41667 <
me
>
FB4
</name>

41668 <
desti
>
Fr
 
bs
</description>

41669 <
bOfft
>4</bitOffset>

41670 <
bWidth
>1</bitWidth>

41671 </
fld
>

41672 <
fld
>

41673 <
me
>
FB5
</name>

41674 <
desti
>
Fr
 
bs
</description>

41675 <
bOfft
>5</bitOffset>

41676 <
bWidth
>1</bitWidth>

41677 </
fld
>

41678 <
fld
>

41679 <
me
>
FB6
</name>

41680 <
desti
>
Fr
 
bs
</description>

41681 <
bOfft
>6</bitOffset>

41682 <
bWidth
>1</bitWidth>

41683 </
fld
>

41684 <
fld
>

41685 <
me
>
FB7
</name>

41686 <
desti
>
Fr
 
bs
</description>

41687 <
bOfft
>7</bitOffset>

41688 <
bWidth
>1</bitWidth>

41689 </
fld
>

41690 <
fld
>

41691 <
me
>
FB8
</name>

41692 <
desti
>
Fr
 
bs
</description>

41693 <
bOfft
>8</bitOffset>

41694 <
bWidth
>1</bitWidth>

41695 </
fld
>

41696 <
fld
>

41697 <
me
>
FB9
</name>

41698 <
desti
>
Fr
 
bs
</description>

41699 <
bOfft
>9</bitOffset>

41700 <
bWidth
>1</bitWidth>

41701 </
fld
>

41702 <
fld
>

41703 <
me
>
FB10
</name>

41704 <
desti
>
Fr
 
bs
</description>

41705 <
bOfft
>10</bitOffset>

41706 <
bWidth
>1</bitWidth>

41707 </
fld
>

41708 <
fld
>

41709 <
me
>
FB11
</name>

41710 <
desti
>
Fr
 
bs
</description>

41711 <
bOfft
>11</bitOffset>

41712 <
bWidth
>1</bitWidth>

41713 </
fld
>

41714 <
fld
>

41715 <
me
>
FB12
</name>

41716 <
desti
>
Fr
 
bs
</description>

41717 <
bOfft
>12</bitOffset>

41718 <
bWidth
>1</bitWidth>

41719 </
fld
>

41720 <
fld
>

41721 <
me
>
FB13
</name>

41722 <
desti
>
Fr
 
bs
</description>

41723 <
bOfft
>13</bitOffset>

41724 <
bWidth
>1</bitWidth>

41725 </
fld
>

41726 <
fld
>

41727 <
me
>
FB14
</name>

41728 <
desti
>
Fr
 
bs
</description>

41729 <
bOfft
>14</bitOffset>

41730 <
bWidth
>1</bitWidth>

41731 </
fld
>

41732 <
fld
>

41733 <
me
>
FB15
</name>

41734 <
desti
>
Fr
 
bs
</description>

41735 <
bOfft
>15</bitOffset>

41736 <
bWidth
>1</bitWidth>

41737 </
fld
>

41738 <
fld
>

41739 <
me
>
FB16
</name>

41740 <
desti
>
Fr
 
bs
</description>

41741 <
bOfft
>16</bitOffset>

41742 <
bWidth
>1</bitWidth>

41743 </
fld
>

41744 <
fld
>

41745 <
me
>
FB17
</name>

41746 <
desti
>
Fr
 
bs
</description>

41747 <
bOfft
>17</bitOffset>

41748 <
bWidth
>1</bitWidth>

41749 </
fld
>

41750 <
fld
>

41751 <
me
>
FB18
</name>

41752 <
desti
>
Fr
 
bs
</description>

41753 <
bOfft
>18</bitOffset>

41754 <
bWidth
>1</bitWidth>

41755 </
fld
>

41756 <
fld
>

41757 <
me
>
FB19
</name>

41758 <
desti
>
Fr
 
bs
</description>

41759 <
bOfft
>19</bitOffset>

41760 <
bWidth
>1</bitWidth>

41761 </
fld
>

41762 <
fld
>

41763 <
me
>
FB20
</name>

41764 <
desti
>
Fr
 
bs
</description>

41765 <
bOfft
>20</bitOffset>

41766 <
bWidth
>1</bitWidth>

41767 </
fld
>

41768 <
fld
>

41769 <
me
>
FB21
</name>

41770 <
desti
>
Fr
 
bs
</description>

41771 <
bOfft
>21</bitOffset>

41772 <
bWidth
>1</bitWidth>

41773 </
fld
>

41774 <
fld
>

41775 <
me
>
FB22
</name>

41776 <
desti
>
Fr
 
bs
</description>

41777 <
bOfft
>22</bitOffset>

41778 <
bWidth
>1</bitWidth>

41779 </
fld
>

41780 <
fld
>

41781 <
me
>
FB23
</name>

41782 <
desti
>
Fr
 
bs
</description>

41783 <
bOfft
>23</bitOffset>

41784 <
bWidth
>1</bitWidth>

41785 </
fld
>

41786 <
fld
>

41787 <
me
>
FB24
</name>

41788 <
desti
>
Fr
 
bs
</description>

41789 <
bOfft
>24</bitOffset>

41790 <
bWidth
>1</bitWidth>

41791 </
fld
>

41792 <
fld
>

41793 <
me
>
FB25
</name>

41794 <
desti
>
Fr
 
bs
</description>

41795 <
bOfft
>25</bitOffset>

41796 <
bWidth
>1</bitWidth>

41797 </
fld
>

41798 <
fld
>

41799 <
me
>
FB26
</name>

41800 <
desti
>
Fr
 
bs
</description>

41801 <
bOfft
>26</bitOffset>

41802 <
bWidth
>1</bitWidth>

41803 </
fld
>

41804 <
fld
>

41805 <
me
>
FB27
</name>

41806 <
desti
>
Fr
 
bs
</description>

41807 <
bOfft
>27</bitOffset>

41808 <
bWidth
>1</bitWidth>

41809 </
fld
>

41810 <
fld
>

41811 <
me
>
FB28
</name>

41812 <
desti
>
Fr
 
bs
</description>

41813 <
bOfft
>28</bitOffset>

41814 <
bWidth
>1</bitWidth>

41815 </
fld
>

41816 <
fld
>

41817 <
me
>
FB29
</name>

41818 <
desti
>
Fr
 
bs
</description>

41819 <
bOfft
>29</bitOffset>

41820 <
bWidth
>1</bitWidth>

41821 </
fld
>

41822 <
fld
>

41823 <
me
>
FB30
</name>

41824 <
desti
>
Fr
 
bs
</description>

41825 <
bOfft
>30</bitOffset>

41826 <
bWidth
>1</bitWidth>

41827 </
fld
>

41828 <
fld
>

41829 <
me
>
FB31
</name>

41830 <
desti
>
Fr
 
bs
</description>

41831 <
bOfft
>31</bitOffset>

41832 <
bWidth
>1</bitWidth>

41833 </
fld
>

41834 </
flds
>

41837 <
me
>
F26R1
</name>

41838 <
diyName
>
F26R1
</displayName>

41839 <
desti
>
Fr
 
bk
 26 1</description>

41840 <
addssOfft
>0x310</addressOffset>

41841 <
size
>0x20</size>

41842 <
acss
>
ad
-
wre
</access>

41843 <
tVue
>0x00000000</resetValue>

41844 <
flds
>

41845 <
fld
>

41846 <
me
>
FB0
</name>

41847 <
desti
>
Fr
 
bs
</description>

41848 <
bOfft
>0</bitOffset>

41849 <
bWidth
>1</bitWidth>

41850 </
fld
>

41851 <
fld
>

41852 <
me
>
FB1
</name>

41853 <
desti
>
Fr
 
bs
</description>

41854 <
bOfft
>1</bitOffset>

41855 <
bWidth
>1</bitWidth>

41856 </
fld
>

41857 <
fld
>

41858 <
me
>
FB2
</name>

41859 <
desti
>
Fr
 
bs
</description>

41860 <
bOfft
>2</bitOffset>

41861 <
bWidth
>1</bitWidth>

41862 </
fld
>

41863 <
fld
>

41864 <
me
>
FB3
</name>

41865 <
desti
>
Fr
 
bs
</description>

41866 <
bOfft
>3</bitOffset>

41867 <
bWidth
>1</bitWidth>

41868 </
fld
>

41869 <
fld
>

41870 <
me
>
FB4
</name>

41871 <
desti
>
Fr
 
bs
</description>

41872 <
bOfft
>4</bitOffset>

41873 <
bWidth
>1</bitWidth>

41874 </
fld
>

41875 <
fld
>

41876 <
me
>
FB5
</name>

41877 <
desti
>
Fr
 
bs
</description>

41878 <
bOfft
>5</bitOffset>

41879 <
bWidth
>1</bitWidth>

41880 </
fld
>

41881 <
fld
>

41882 <
me
>
FB6
</name>

41883 <
desti
>
Fr
 
bs
</description>

41884 <
bOfft
>6</bitOffset>

41885 <
bWidth
>1</bitWidth>

41886 </
fld
>

41887 <
fld
>

41888 <
me
>
FB7
</name>

41889 <
desti
>
Fr
 
bs
</description>

41890 <
bOfft
>7</bitOffset>

41891 <
bWidth
>1</bitWidth>

41892 </
fld
>

41893 <
fld
>

41894 <
me
>
FB8
</name>

41895 <
desti
>
Fr
 
bs
</description>

41896 <
bOfft
>8</bitOffset>

41897 <
bWidth
>1</bitWidth>

41898 </
fld
>

41899 <
fld
>

41900 <
me
>
FB9
</name>

41901 <
desti
>
Fr
 
bs
</description>

41902 <
bOfft
>9</bitOffset>

41903 <
bWidth
>1</bitWidth>

41904 </
fld
>

41905 <
fld
>

41906 <
me
>
FB10
</name>

41907 <
desti
>
Fr
 
bs
</description>

41908 <
bOfft
>10</bitOffset>

41909 <
bWidth
>1</bitWidth>

41910 </
fld
>

41911 <
fld
>

41912 <
me
>
FB11
</name>

41913 <
desti
>
Fr
 
bs
</description>

41914 <
bOfft
>11</bitOffset>

41915 <
bWidth
>1</bitWidth>

41916 </
fld
>

41917 <
fld
>

41918 <
me
>
FB12
</name>

41919 <
desti
>
Fr
 
bs
</description>

41920 <
bOfft
>12</bitOffset>

41921 <
bWidth
>1</bitWidth>

41922 </
fld
>

41923 <
fld
>

41924 <
me
>
FB13
</name>

41925 <
desti
>
Fr
 
bs
</description>

41926 <
bOfft
>13</bitOffset>

41927 <
bWidth
>1</bitWidth>

41928 </
fld
>

41929 <
fld
>

41930 <
me
>
FB14
</name>

41931 <
desti
>
Fr
 
bs
</description>

41932 <
bOfft
>14</bitOffset>

41933 <
bWidth
>1</bitWidth>

41934 </
fld
>

41935 <
fld
>

41936 <
me
>
FB15
</name>

41937 <
desti
>
Fr
 
bs
</description>

41938 <
bOfft
>15</bitOffset>

41939 <
bWidth
>1</bitWidth>

41940 </
fld
>

41941 <
fld
>

41942 <
me
>
FB16
</name>

41943 <
desti
>
Fr
 
bs
</description>

41944 <
bOfft
>16</bitOffset>

41945 <
bWidth
>1</bitWidth>

41946 </
fld
>

41947 <
fld
>

41948 <
me
>
FB17
</name>

41949 <
desti
>
Fr
 
bs
</description>

41950 <
bOfft
>17</bitOffset>

41951 <
bWidth
>1</bitWidth>

41952 </
fld
>

41953 <
fld
>

41954 <
me
>
FB18
</name>

41955 <
desti
>
Fr
 
bs
</description>

41956 <
bOfft
>18</bitOffset>

41957 <
bWidth
>1</bitWidth>

41958 </
fld
>

41959 <
fld
>

41960 <
me
>
FB19
</name>

41961 <
desti
>
Fr
 
bs
</description>

41962 <
bOfft
>19</bitOffset>

41963 <
bWidth
>1</bitWidth>

41964 </
fld
>

41965 <
fld
>

41966 <
me
>
FB20
</name>

41967 <
desti
>
Fr
 
bs
</description>

41968 <
bOfft
>20</bitOffset>

41969 <
bWidth
>1</bitWidth>

41970 </
fld
>

41971 <
fld
>

41972 <
me
>
FB21
</name>

41973 <
desti
>
Fr
 
bs
</description>

41974 <
bOfft
>21</bitOffset>

41975 <
bWidth
>1</bitWidth>

41976 </
fld
>

41977 <
fld
>

41978 <
me
>
FB22
</name>

41979 <
desti
>
Fr
 
bs
</description>

41980 <
bOfft
>22</bitOffset>

41981 <
bWidth
>1</bitWidth>

41982 </
fld
>

41983 <
fld
>

41984 <
me
>
FB23
</name>

41985 <
desti
>
Fr
 
bs
</description>

41986 <
bOfft
>23</bitOffset>

41987 <
bWidth
>1</bitWidth>

41988 </
fld
>

41989 <
fld
>

41990 <
me
>
FB24
</name>

41991 <
desti
>
Fr
 
bs
</description>

41992 <
bOfft
>24</bitOffset>

41993 <
bWidth
>1</bitWidth>

41994 </
fld
>

41995 <
fld
>

41996 <
me
>
FB25
</name>

41997 <
desti
>
Fr
 
bs
</description>

41998 <
bOfft
>25</bitOffset>

41999 <
bWidth
>1</bitWidth>

42000 </
fld
>

42001 <
fld
>

42002 <
me
>
FB26
</name>

42003 <
desti
>
Fr
 
bs
</description>

42004 <
bOfft
>26</bitOffset>

42005 <
bWidth
>1</bitWidth>

42006 </
fld
>

42007 <
fld
>

42008 <
me
>
FB27
</name>

42009 <
desti
>
Fr
 
bs
</description>

42010 <
bOfft
>27</bitOffset>

42011 <
bWidth
>1</bitWidth>

42012 </
fld
>

42013 <
fld
>

42014 <
me
>
FB28
</name>

42015 <
desti
>
Fr
 
bs
</description>

42016 <
bOfft
>28</bitOffset>

42017 <
bWidth
>1</bitWidth>

42018 </
fld
>

42019 <
fld
>

42020 <
me
>
FB29
</name>

42021 <
desti
>
Fr
 
bs
</description>

42022 <
bOfft
>29</bitOffset>

42023 <
bWidth
>1</bitWidth>

42024 </
fld
>

42025 <
fld
>

42026 <
me
>
FB30
</name>

42027 <
desti
>
Fr
 
bs
</description>

42028 <
bOfft
>30</bitOffset>

42029 <
bWidth
>1</bitWidth>

42030 </
fld
>

42031 <
fld
>

42032 <
me
>
FB31
</name>

42033 <
desti
>
Fr
 
bs
</description>

42034 <
bOfft
>31</bitOffset>

42035 <
bWidth
>1</bitWidth>

42036 </
fld
>

42037 </
flds
>

42040 <
me
>
F26R2
</name>

42041 <
diyName
>
F26R2
</displayName>

42042 <
desti
>
Fr
 
bk
 26 2</description>

42043 <
addssOfft
>0x314</addressOffset>

42044 <
size
>0x20</size>

42045 <
acss
>
ad
-
wre
</access>

42046 <
tVue
>0x00000000</resetValue>

42047 <
flds
>

42048 <
fld
>

42049 <
me
>
FB0
</name>

42050 <
desti
>
Fr
 
bs
</description>

42051 <
bOfft
>0</bitOffset>

42052 <
bWidth
>1</bitWidth>

42053 </
fld
>

42054 <
fld
>

42055 <
me
>
FB1
</name>

42056 <
desti
>
Fr
 
bs
</description>

42057 <
bOfft
>1</bitOffset>

42058 <
bWidth
>1</bitWidth>

42059 </
fld
>

42060 <
fld
>

42061 <
me
>
FB2
</name>

42062 <
desti
>
Fr
 
bs
</description>

42063 <
bOfft
>2</bitOffset>

42064 <
bWidth
>1</bitWidth>

42065 </
fld
>

42066 <
fld
>

42067 <
me
>
FB3
</name>

42068 <
desti
>
Fr
 
bs
</description>

42069 <
bOfft
>3</bitOffset>

42070 <
bWidth
>1</bitWidth>

42071 </
fld
>

42072 <
fld
>

42073 <
me
>
FB4
</name>

42074 <
desti
>
Fr
 
bs
</description>

42075 <
bOfft
>4</bitOffset>

42076 <
bWidth
>1</bitWidth>

42077 </
fld
>

42078 <
fld
>

42079 <
me
>
FB5
</name>

42080 <
desti
>
Fr
 
bs
</description>

42081 <
bOfft
>5</bitOffset>

42082 <
bWidth
>1</bitWidth>

42083 </
fld
>

42084 <
fld
>

42085 <
me
>
FB6
</name>

42086 <
desti
>
Fr
 
bs
</description>

42087 <
bOfft
>6</bitOffset>

42088 <
bWidth
>1</bitWidth>

42089 </
fld
>

42090 <
fld
>

42091 <
me
>
FB7
</name>

42092 <
desti
>
Fr
 
bs
</description>

42093 <
bOfft
>7</bitOffset>

42094 <
bWidth
>1</bitWidth>

42095 </
fld
>

42096 <
fld
>

42097 <
me
>
FB8
</name>

42098 <
desti
>
Fr
 
bs
</description>

42099 <
bOfft
>8</bitOffset>

42100 <
bWidth
>1</bitWidth>

42101 </
fld
>

42102 <
fld
>

42103 <
me
>
FB9
</name>

42104 <
desti
>
Fr
 
bs
</description>

42105 <
bOfft
>9</bitOffset>

42106 <
bWidth
>1</bitWidth>

42107 </
fld
>

42108 <
fld
>

42109 <
me
>
FB10
</name>

42110 <
desti
>
Fr
 
bs
</description>

42111 <
bOfft
>10</bitOffset>

42112 <
bWidth
>1</bitWidth>

42113 </
fld
>

42114 <
fld
>

42115 <
me
>
FB11
</name>

42116 <
desti
>
Fr
 
bs
</description>

42117 <
bOfft
>11</bitOffset>

42118 <
bWidth
>1</bitWidth>

42119 </
fld
>

42120 <
fld
>

42121 <
me
>
FB12
</name>

42122 <
desti
>
Fr
 
bs
</description>

42123 <
bOfft
>12</bitOffset>

42124 <
bWidth
>1</bitWidth>

42125 </
fld
>

42126 <
fld
>

42127 <
me
>
FB13
</name>

42128 <
desti
>
Fr
 
bs
</description>

42129 <
bOfft
>13</bitOffset>

42130 <
bWidth
>1</bitWidth>

42131 </
fld
>

42132 <
fld
>

42133 <
me
>
FB14
</name>

42134 <
desti
>
Fr
 
bs
</description>

42135 <
bOfft
>14</bitOffset>

42136 <
bWidth
>1</bitWidth>

42137 </
fld
>

42138 <
fld
>

42139 <
me
>
FB15
</name>

42140 <
desti
>
Fr
 
bs
</description>

42141 <
bOfft
>15</bitOffset>

42142 <
bWidth
>1</bitWidth>

42143 </
fld
>

42144 <
fld
>

42145 <
me
>
FB16
</name>

42146 <
desti
>
Fr
 
bs
</description>

42147 <
bOfft
>16</bitOffset>

42148 <
bWidth
>1</bitWidth>

42149 </
fld
>

42150 <
fld
>

42151 <
me
>
FB17
</name>

42152 <
desti
>
Fr
 
bs
</description>

42153 <
bOfft
>17</bitOffset>

42154 <
bWidth
>1</bitWidth>

42155 </
fld
>

42156 <
fld
>

42157 <
me
>
FB18
</name>

42158 <
desti
>
Fr
 
bs
</description>

42159 <
bOfft
>18</bitOffset>

42160 <
bWidth
>1</bitWidth>

42161 </
fld
>

42162 <
fld
>

42163 <
me
>
FB19
</name>

42164 <
desti
>
Fr
 
bs
</description>

42165 <
bOfft
>19</bitOffset>

42166 <
bWidth
>1</bitWidth>

42167 </
fld
>

42168 <
fld
>

42169 <
me
>
FB20
</name>

42170 <
desti
>
Fr
 
bs
</description>

42171 <
bOfft
>20</bitOffset>

42172 <
bWidth
>1</bitWidth>

42173 </
fld
>

42174 <
fld
>

42175 <
me
>
FB21
</name>

42176 <
desti
>
Fr
 
bs
</description>

42177 <
bOfft
>21</bitOffset>

42178 <
bWidth
>1</bitWidth>

42179 </
fld
>

42180 <
fld
>

42181 <
me
>
FB22
</name>

42182 <
desti
>
Fr
 
bs
</description>

42183 <
bOfft
>22</bitOffset>

42184 <
bWidth
>1</bitWidth>

42185 </
fld
>

42186 <
fld
>

42187 <
me
>
FB23
</name>

42188 <
desti
>
Fr
 
bs
</description>

42189 <
bOfft
>23</bitOffset>

42190 <
bWidth
>1</bitWidth>

42191 </
fld
>

42192 <
fld
>

42193 <
me
>
FB24
</name>

42194 <
desti
>
Fr
 
bs
</description>

42195 <
bOfft
>24</bitOffset>

42196 <
bWidth
>1</bitWidth>

42197 </
fld
>

42198 <
fld
>

42199 <
me
>
FB25
</name>

42200 <
desti
>
Fr
 
bs
</description>

42201 <
bOfft
>25</bitOffset>

42202 <
bWidth
>1</bitWidth>

42203 </
fld
>

42204 <
fld
>

42205 <
me
>
FB26
</name>

42206 <
desti
>
Fr
 
bs
</description>

42207 <
bOfft
>26</bitOffset>

42208 <
bWidth
>1</bitWidth>

42209 </
fld
>

42210 <
fld
>

42211 <
me
>
FB27
</name>

42212 <
desti
>
Fr
 
bs
</description>

42213 <
bOfft
>27</bitOffset>

42214 <
bWidth
>1</bitWidth>

42215 </
fld
>

42216 <
fld
>

42217 <
me
>
FB28
</name>

42218 <
desti
>
Fr
 
bs
</description>

42219 <
bOfft
>28</bitOffset>

42220 <
bWidth
>1</bitWidth>

42221 </
fld
>

42222 <
fld
>

42223 <
me
>
FB29
</name>

42224 <
desti
>
Fr
 
bs
</description>

42225 <
bOfft
>29</bitOffset>

42226 <
bWidth
>1</bitWidth>

42227 </
fld
>

42228 <
fld
>

42229 <
me
>
FB30
</name>

42230 <
desti
>
Fr
 
bs
</description>

42231 <
bOfft
>30</bitOffset>

42232 <
bWidth
>1</bitWidth>

42233 </
fld
>

42234 <
fld
>

42235 <
me
>
FB31
</name>

42236 <
desti
>
Fr
 
bs
</description>

42237 <
bOfft
>31</bitOffset>

42238 <
bWidth
>1</bitWidth>

42239 </
fld
>

42240 </
flds
>

42243 <
me
>
F27R1
</name>

42244 <
diyName
>
F27R1
</displayName>

42245 <
desti
>
Fr
 
bk
 27 1</description>

42246 <
addssOfft
>0x318</addressOffset>

42247 <
size
>0x20</size>

42248 <
acss
>
ad
-
wre
</access>

42249 <
tVue
>0x00000000</resetValue>

42250 <
flds
>

42251 <
fld
>

42252 <
me
>
FB0
</name>

42253 <
desti
>
Fr
 
bs
</description>

42254 <
bOfft
>0</bitOffset>

42255 <
bWidth
>1</bitWidth>

42256 </
fld
>

42257 <
fld
>

42258 <
me
>
FB1
</name>

42259 <
desti
>
Fr
 
bs
</description>

42260 <
bOfft
>1</bitOffset>

42261 <
bWidth
>1</bitWidth>

42262 </
fld
>

42263 <
fld
>

42264 <
me
>
FB2
</name>

42265 <
desti
>
Fr
 
bs
</description>

42266 <
bOfft
>2</bitOffset>

42267 <
bWidth
>1</bitWidth>

42268 </
fld
>

42269 <
fld
>

42270 <
me
>
FB3
</name>

42271 <
desti
>
Fr
 
bs
</description>

42272 <
bOfft
>3</bitOffset>

42273 <
bWidth
>1</bitWidth>

42274 </
fld
>

42275 <
fld
>

42276 <
me
>
FB4
</name>

42277 <
desti
>
Fr
 
bs
</description>

42278 <
bOfft
>4</bitOffset>

42279 <
bWidth
>1</bitWidth>

42280 </
fld
>

42281 <
fld
>

42282 <
me
>
FB5
</name>

42283 <
desti
>
Fr
 
bs
</description>

42284 <
bOfft
>5</bitOffset>

42285 <
bWidth
>1</bitWidth>

42286 </
fld
>

42287 <
fld
>

42288 <
me
>
FB6
</name>

42289 <
desti
>
Fr
 
bs
</description>

42290 <
bOfft
>6</bitOffset>

42291 <
bWidth
>1</bitWidth>

42292 </
fld
>

42293 <
fld
>

42294 <
me
>
FB7
</name>

42295 <
desti
>
Fr
 
bs
</description>

42296 <
bOfft
>7</bitOffset>

42297 <
bWidth
>1</bitWidth>

42298 </
fld
>

42299 <
fld
>

42300 <
me
>
FB8
</name>

42301 <
desti
>
Fr
 
bs
</description>

42302 <
bOfft
>8</bitOffset>

42303 <
bWidth
>1</bitWidth>

42304 </
fld
>

42305 <
fld
>

42306 <
me
>
FB9
</name>

42307 <
desti
>
Fr
 
bs
</description>

42308 <
bOfft
>9</bitOffset>

42309 <
bWidth
>1</bitWidth>

42310 </
fld
>

42311 <
fld
>

42312 <
me
>
FB10
</name>

42313 <
desti
>
Fr
 
bs
</description>

42314 <
bOfft
>10</bitOffset>

42315 <
bWidth
>1</bitWidth>

42316 </
fld
>

42317 <
fld
>

42318 <
me
>
FB11
</name>

42319 <
desti
>
Fr
 
bs
</description>

42320 <
bOfft
>11</bitOffset>

42321 <
bWidth
>1</bitWidth>

42322 </
fld
>

42323 <
fld
>

42324 <
me
>
FB12
</name>

42325 <
desti
>
Fr
 
bs
</description>

42326 <
bOfft
>12</bitOffset>

42327 <
bWidth
>1</bitWidth>

42328 </
fld
>

42329 <
fld
>

42330 <
me
>
FB13
</name>

42331 <
desti
>
Fr
 
bs
</description>

42332 <
bOfft
>13</bitOffset>

42333 <
bWidth
>1</bitWidth>

42334 </
fld
>

42335 <
fld
>

42336 <
me
>
FB14
</name>

42337 <
desti
>
Fr
 
bs
</description>

42338 <
bOfft
>14</bitOffset>

42339 <
bWidth
>1</bitWidth>

42340 </
fld
>

42341 <
fld
>

42342 <
me
>
FB15
</name>

42343 <
desti
>
Fr
 
bs
</description>

42344 <
bOfft
>15</bitOffset>

42345 <
bWidth
>1</bitWidth>

42346 </
fld
>

42347 <
fld
>

42348 <
me
>
FB16
</name>

42349 <
desti
>
Fr
 
bs
</description>

42350 <
bOfft
>16</bitOffset>

42351 <
bWidth
>1</bitWidth>

42352 </
fld
>

42353 <
fld
>

42354 <
me
>
FB17
</name>

42355 <
desti
>
Fr
 
bs
</description>

42356 <
bOfft
>17</bitOffset>

42357 <
bWidth
>1</bitWidth>

42358 </
fld
>

42359 <
fld
>

42360 <
me
>
FB18
</name>

42361 <
desti
>
Fr
 
bs
</description>

42362 <
bOfft
>18</bitOffset>

42363 <
bWidth
>1</bitWidth>

42364 </
fld
>

42365 <
fld
>

42366 <
me
>
FB19
</name>

42367 <
desti
>
Fr
 
bs
</description>

42368 <
bOfft
>19</bitOffset>

42369 <
bWidth
>1</bitWidth>

42370 </
fld
>

42371 <
fld
>

42372 <
me
>
FB20
</name>

42373 <
desti
>
Fr
 
bs
</description>

42374 <
bOfft
>20</bitOffset>

42375 <
bWidth
>1</bitWidth>

42376 </
fld
>

42377 <
fld
>

42378 <
me
>
FB21
</name>

42379 <
desti
>
Fr
 
bs
</description>

42380 <
bOfft
>21</bitOffset>

42381 <
bWidth
>1</bitWidth>

42382 </
fld
>

42383 <
fld
>

42384 <
me
>
FB22
</name>

42385 <
desti
>
Fr
 
bs
</description>

42386 <
bOfft
>22</bitOffset>

42387 <
bWidth
>1</bitWidth>

42388 </
fld
>

42389 <
fld
>

42390 <
me
>
FB23
</name>

42391 <
desti
>
Fr
 
bs
</description>

42392 <
bOfft
>23</bitOffset>

42393 <
bWidth
>1</bitWidth>

42394 </
fld
>

42395 <
fld
>

42396 <
me
>
FB24
</name>

42397 <
desti
>
Fr
 
bs
</description>

42398 <
bOfft
>24</bitOffset>

42399 <
bWidth
>1</bitWidth>

42400 </
fld
>

42401 <
fld
>

42402 <
me
>
FB25
</name>

42403 <
desti
>
Fr
 
bs
</description>

42404 <
bOfft
>25</bitOffset>

42405 <
bWidth
>1</bitWidth>

42406 </
fld
>

42407 <
fld
>

42408 <
me
>
FB26
</name>

42409 <
desti
>
Fr
 
bs
</description>

42410 <
bOfft
>26</bitOffset>

42411 <
bWidth
>1</bitWidth>

42412 </
fld
>

42413 <
fld
>

42414 <
me
>
FB27
</name>

42415 <
desti
>
Fr
 
bs
</description>

42416 <
bOfft
>27</bitOffset>

42417 <
bWidth
>1</bitWidth>

42418 </
fld
>

42419 <
fld
>

42420 <
me
>
FB28
</name>

42421 <
desti
>
Fr
 
bs
</description>

42422 <
bOfft
>28</bitOffset>

42423 <
bWidth
>1</bitWidth>

42424 </
fld
>

42425 <
fld
>

42426 <
me
>
FB29
</name>

42427 <
desti
>
Fr
 
bs
</description>

42428 <
bOfft
>29</bitOffset>

42429 <
bWidth
>1</bitWidth>

42430 </
fld
>

42431 <
fld
>

42432 <
me
>
FB30
</name>

42433 <
desti
>
Fr
 
bs
</description>

42434 <
bOfft
>30</bitOffset>

42435 <
bWidth
>1</bitWidth>

42436 </
fld
>

42437 <
fld
>

42438 <
me
>
FB31
</name>

42439 <
desti
>
Fr
 
bs
</description>

42440 <
bOfft
>31</bitOffset>

42441 <
bWidth
>1</bitWidth>

42442 </
fld
>

42443 </
flds
>

42446 <
me
>
F27R2
</name>

42447 <
diyName
>
F27R2
</displayName>

42448 <
desti
>
Fr
 
bk
 27 2</description>

42449 <
addssOfft
>0x31C</addressOffset>

42450 <
size
>0x20</size>

42451 <
acss
>
ad
-
wre
</access>

42452 <
tVue
>0x00000000</resetValue>

42453 <
flds
>

42454 <
fld
>

42455 <
me
>
FB0
</name>

42456 <
desti
>
Fr
 
bs
</description>

42457 <
bOfft
>0</bitOffset>

42458 <
bWidth
>1</bitWidth>

42459 </
fld
>

42460 <
fld
>

42461 <
me
>
FB1
</name>

42462 <
desti
>
Fr
 
bs
</description>

42463 <
bOfft
>1</bitOffset>

42464 <
bWidth
>1</bitWidth>

42465 </
fld
>

42466 <
fld
>

42467 <
me
>
FB2
</name>

42468 <
desti
>
Fr
 
bs
</description>

42469 <
bOfft
>2</bitOffset>

42470 <
bWidth
>1</bitWidth>

42471 </
fld
>

42472 <
fld
>

42473 <
me
>
FB3
</name>

42474 <
desti
>
Fr
 
bs
</description>

42475 <
bOfft
>3</bitOffset>

42476 <
bWidth
>1</bitWidth>

42477 </
fld
>

42478 <
fld
>

42479 <
me
>
FB4
</name>

42480 <
desti
>
Fr
 
bs
</description>

42481 <
bOfft
>4</bitOffset>

42482 <
bWidth
>1</bitWidth>

42483 </
fld
>

42484 <
fld
>

42485 <
me
>
FB5
</name>

42486 <
desti
>
Fr
 
bs
</description>

42487 <
bOfft
>5</bitOffset>

42488 <
bWidth
>1</bitWidth>

42489 </
fld
>

42490 <
fld
>

42491 <
me
>
FB6
</name>

42492 <
desti
>
Fr
 
bs
</description>

42493 <
bOfft
>6</bitOffset>

42494 <
bWidth
>1</bitWidth>

42495 </
fld
>

42496 <
fld
>

42497 <
me
>
FB7
</name>

42498 <
desti
>
Fr
 
bs
</description>

42499 <
bOfft
>7</bitOffset>

42500 <
bWidth
>1</bitWidth>

42501 </
fld
>

42502 <
fld
>

42503 <
me
>
FB8
</name>

42504 <
desti
>
Fr
 
bs
</description>

42505 <
bOfft
>8</bitOffset>

42506 <
bWidth
>1</bitWidth>

42507 </
fld
>

42508 <
fld
>

42509 <
me
>
FB9
</name>

42510 <
desti
>
Fr
 
bs
</description>

42511 <
bOfft
>9</bitOffset>

42512 <
bWidth
>1</bitWidth>

42513 </
fld
>

42514 <
fld
>

42515 <
me
>
FB10
</name>

42516 <
desti
>
Fr
 
bs
</description>

42517 <
bOfft
>10</bitOffset>

42518 <
bWidth
>1</bitWidth>

42519 </
fld
>

42520 <
fld
>

42521 <
me
>
FB11
</name>

42522 <
desti
>
Fr
 
bs
</description>

42523 <
bOfft
>11</bitOffset>

42524 <
bWidth
>1</bitWidth>

42525 </
fld
>

42526 <
fld
>

42527 <
me
>
FB12
</name>

42528 <
desti
>
Fr
 
bs
</description>

42529 <
bOfft
>12</bitOffset>

42530 <
bWidth
>1</bitWidth>

42531 </
fld
>

42532 <
fld
>

42533 <
me
>
FB13
</name>

42534 <
desti
>
Fr
 
bs
</description>

42535 <
bOfft
>13</bitOffset>

42536 <
bWidth
>1</bitWidth>

42537 </
fld
>

42538 <
fld
>

42539 <
me
>
FB14
</name>

42540 <
desti
>
Fr
 
bs
</description>

42541 <
bOfft
>14</bitOffset>

42542 <
bWidth
>1</bitWidth>

42543 </
fld
>

42544 <
fld
>

42545 <
me
>
FB15
</name>

42546 <
desti
>
Fr
 
bs
</description>

42547 <
bOfft
>15</bitOffset>

42548 <
bWidth
>1</bitWidth>

42549 </
fld
>

42550 <
fld
>

42551 <
me
>
FB16
</name>

42552 <
desti
>
Fr
 
bs
</description>

42553 <
bOfft
>16</bitOffset>

42554 <
bWidth
>1</bitWidth>

42555 </
fld
>

42556 <
fld
>

42557 <
me
>
FB17
</name>

42558 <
desti
>
Fr
 
bs
</description>

42559 <
bOfft
>17</bitOffset>

42560 <
bWidth
>1</bitWidth>

42561 </
fld
>

42562 <
fld
>

42563 <
me
>
FB18
</name>

42564 <
desti
>
Fr
 
bs
</description>

42565 <
bOfft
>18</bitOffset>

42566 <
bWidth
>1</bitWidth>

42567 </
fld
>

42568 <
fld
>

42569 <
me
>
FB19
</name>

42570 <
desti
>
Fr
 
bs
</description>

42571 <
bOfft
>19</bitOffset>

42572 <
bWidth
>1</bitWidth>

42573 </
fld
>

42574 <
fld
>

42575 <
me
>
FB20
</name>

42576 <
desti
>
Fr
 
bs
</description>

42577 <
bOfft
>20</bitOffset>

42578 <
bWidth
>1</bitWidth>

42579 </
fld
>

42580 <
fld
>

42581 <
me
>
FB21
</name>

42582 <
desti
>
Fr
 
bs
</description>

42583 <
bOfft
>21</bitOffset>

42584 <
bWidth
>1</bitWidth>

42585 </
fld
>

42586 <
fld
>

42587 <
me
>
FB22
</name>

42588 <
desti
>
Fr
 
bs
</description>

42589 <
bOfft
>22</bitOffset>

42590 <
bWidth
>1</bitWidth>

42591 </
fld
>

42592 <
fld
>

42593 <
me
>
FB23
</name>

42594 <
desti
>
Fr
 
bs
</description>

42595 <
bOfft
>23</bitOffset>

42596 <
bWidth
>1</bitWidth>

42597 </
fld
>

42598 <
fld
>

42599 <
me
>
FB24
</name>

42600 <
desti
>
Fr
 
bs
</description>

42601 <
bOfft
>24</bitOffset>

42602 <
bWidth
>1</bitWidth>

42603 </
fld
>

42604 <
fld
>

42605 <
me
>
FB25
</name>

42606 <
desti
>
Fr
 
bs
</description>

42607 <
bOfft
>25</bitOffset>

42608 <
bWidth
>1</bitWidth>

42609 </
fld
>

42610 <
fld
>

42611 <
me
>
FB26
</name>

42612 <
desti
>
Fr
 
bs
</description>

42613 <
bOfft
>26</bitOffset>

42614 <
bWidth
>1</bitWidth>

42615 </
fld
>

42616 <
fld
>

42617 <
me
>
FB27
</name>

42618 <
desti
>
Fr
 
bs
</description>

42619 <
bOfft
>27</bitOffset>

42620 <
bWidth
>1</bitWidth>

42621 </
fld
>

42622 <
fld
>

42623 <
me
>
FB28
</name>

42624 <
desti
>
Fr
 
bs
</description>

42625 <
bOfft
>28</bitOffset>

42626 <
bWidth
>1</bitWidth>

42627 </
fld
>

42628 <
fld
>

42629 <
me
>
FB29
</name>

42630 <
desti
>
Fr
 
bs
</description>

42631 <
bOfft
>29</bitOffset>

42632 <
bWidth
>1</bitWidth>

42633 </
fld
>

42634 <
fld
>

42635 <
me
>
FB30
</name>

42636 <
desti
>
Fr
 
bs
</description>

42637 <
bOfft
>30</bitOffset>

42638 <
bWidth
>1</bitWidth>

42639 </
fld
>

42640 <
fld
>

42641 <
me
>
FB31
</name>

42642 <
desti
>
Fr
 
bs
</description>

42643 <
bOfft
>31</bitOffset>

42644 <
bWidth
>1</bitWidth>

42645 </
fld
>

42646 </
flds
>

42648 </
gis
>

42649 </
rh
>

42650 <
rh
 
divedFrom
="CAN1">

42651 <
me
>
CAN2
</name>

42652 <
baAddss
>0x40006800</baseAddress>

42653 <
u
>

42654 <
me
>
CAN2_TX_IRQ
</name>

42655 <
desti
>
CAN2
 
TX
 
us
</description>

42656 <
vue
>63</value>

42657 </
u
>

42658 <
u
>

42659 <
me
>
CAN2_RX0_IRQ
</name>

42660 <
desti
>
CAN2
 
RX0
 
us
</description>

42661 <
vue
>64</value>

42662 </
u
>

42663 <
u
>

42664 <
me
>
CAN2_RX1_IRQ
</name>

42665 <
desti
>
CAN2
 
RX1
 
us
</description>

42666 <
vue
>65</value>

42667 </
u
>

42668 <
u
>

42669 <
me
>
CAN2_SCE_IRQ
</name>

42670 <
desti
>
CAN2
 
SCE
 
u
</description>

42671 <
vue
>66</value>

42672 </
u
>

42673 </
rh
>

42674 <
rh
>

42675 <
me
>
FLASH
</name>

42676 <
desti
>
FLASH
</description>

42677 <
groupName
>
FLASH
</groupName>

42678 <
baAddss
>0x40023C00</baseAddress>

42679 <
addssBlock
>

42680 <
offt
>0x0</offset>

42681 <
size
>0x400</size>

42682 <
uge
>
gis
</usage>

42683 </
addssBlock
>

42684 <
gis
>

42686 <
me
>
ACR
</name>

42687 <
diyName
>
ACR
</displayName>

42688 <
desti
>
Fsh
 
acss
 
cڌ
 </description>

42689 <
addssOfft
>0x0</addressOffset>

42690 <
size
>0x20</size>

42691 <
tVue
>0x00000000</resetValue>

42692 <
flds
>

42693 <
fld
>

42694 <
me
>
LATENCY
</name>

42695 <
desti
>
Lcy
</description>

42696 <
bOfft
>0</bitOffset>

42697 <
bWidth
>3</bitWidth>

42698 <
acss
>
ad
-
wre
</access>

42699 </
fld
>

42700 <
fld
>

42701 <
me
>
PRFTEN
</name>

42702 <
desti
>
Ptch
 
ab
</description>

42703 <
bOfft
>8</bitOffset>

42704 <
bWidth
>1</bitWidth>

42705 <
acss
>
ad
-
wre
</access>

42706 </
fld
>

42707 <
fld
>

42708 <
me
>
ICEN
</name>

42709 <
desti
>
Inrui
 
che
 
ab
</description>

42710 <
bOfft
>9</bitOffset>

42711 <
bWidth
>1</bitWidth>

42712 <
acss
>
ad
-
wre
</access>

42713 </
fld
>

42714 <
fld
>

42715 <
me
>
DCEN
</name>

42716 <
desti
>
Da
 
che
 
ab
</description>

42717 <
bOfft
>10</bitOffset>

42718 <
bWidth
>1</bitWidth>

42719 <
acss
>
ad
-
wre
</access>

42720 </
fld
>

42721 <
fld
>

42722 <
me
>
ICRST
</name>

42723 <
desti
>
Inrui
 
che
 
t
</description>

42724 <
bOfft
>11</bitOffset>

42725 <
bWidth
>1</bitWidth>

42726 <
acss
>
wre
-
ly
</access>

42727 </
fld
>

42728 <
fld
>

42729 <
me
>
DCRST
</name>

42730 <
desti
>
Da
 
che
 
t
</description>

42731 <
bOfft
>12</bitOffset>

42732 <
bWidth
>1</bitWidth>

42733 <
acss
>
ad
-
wre
</access>

42734 </
fld
>

42735 </
flds
>

42738 <
me
>
KEYR
</name>

42739 <
diyName
>
KEYR
</displayName>

42740 <
desti
>
Fsh
 
key
 </description>

42741 <
addssOfft
>0x4</addressOffset>

42742 <
size
>0x20</size>

42743 <
acss
>
wre
-
ly
</access>

42744 <
tVue
>0x00000000</resetValue>

42745 <
flds
>

42746 <
fld
>

42747 <
me
>
KEY
</name>

42748 <
desti
>
FPEC
 
key
</description>

42749 <
bOfft
>0</bitOffset>

42750 <
bWidth
>32</bitWidth>

42751 </
fld
>

42752 </
flds
>

42755 <
me
>
OPTKEYR
</name>

42756 <
diyName
>
OPTKEYR
</displayName>

42757 <
desti
>
Fsh
 
ti
 
key
 </description>

42758 <
addssOfft
>0x8</addressOffset>

42759 <
size
>0x20</size>

42760 <
acss
>
wre
-
ly
</access>

42761 <
tVue
>0x00000000</resetValue>

42762 <
flds
>

42763 <
fld
>

42764 <
me
>
OPTKEY
</name>

42765 <
desti
>
Oi
 
by
 
key
</description>

42766 <
bOfft
>0</bitOffset>

42767 <
bWidth
>32</bitWidth>

42768 </
fld
>

42769 </
flds
>

42772 <
me
>
SR
</name>

42773 <
diyName
>
SR
</displayName>

42774 <
desti
>
Stus
 </description>

42775 <
addssOfft
>0xC</addressOffset>

42776 <
size
>0x20</size>

42777 <
tVue
>0x00000000</resetValue>

42778 <
flds
>

42779 <
fld
>

42780 <
me
>
EOP
</name>

42781 <
desti
>
End
 
of
 
ݔi
</description>

42782 <
bOfft
>0</bitOffset>

42783 <
bWidth
>1</bitWidth>

42784 <
acss
>
ad
-
wre
</access>

42785 </
fld
>

42786 <
fld
>

42787 <
me
>
OPERR
</name>

42788 <
desti
>
Oti
 
r
</description>

42789 <
bOfft
>1</bitOffset>

42790 <
bWidth
>1</bitWidth>

42791 <
acss
>
ad
-
wre
</access>

42792 </
fld
>

42793 <
fld
>

42794 <
me
>
WRPERR
</name>

42795 <
desti
>
Wre
 
ei
 
r
</description>

42796 <
bOfft
>4</bitOffset>

42797 <
bWidth
>1</bitWidth>

42798 <
acss
>
ad
-
wre
</access>

42799 </
fld
>

42800 <
fld
>

42801 <
me
>
PGAERR
</name>

42802 <
desti
>
Progmmg
 
ignmt


42803 
r
</
desti
>

42804 <
bOfft
>5</bitOffset>

42805 <
bWidth
>1</bitWidth>

42806 <
acss
>
ad
-
wre
</access>

42807 </
fld
>

42808 <
fld
>

42809 <
me
>
PGPERR
</name>

42810 <
desti
>
Progmmg
 
Ζism


42811 
r
</
desti
>

42812 <
bOfft
>6</bitOffset>

42813 <
bWidth
>1</bitWidth>

42814 <
acss
>
ad
-
wre
</access>

42815 </
fld
>

42816 <
fld
>

42817 <
me
>
PGSERR
</name>

42818 <
desti
>
Progmmg
 
qu
 
r
</description>

42819 <
bOfft
>7</bitOffset>

42820 <
bWidth
>1</bitWidth>

42821 <
acss
>
ad
-
wre
</access>

42822 </
fld
>

42823 <
fld
>

42824 <
me
>
BSY
</name>

42825 <
desti
>
Busy
</description>

42826 <
bOfft
>16</bitOffset>

42827 <
bWidth
>1</bitWidth>

42828 <
acss
>
ad
-
ly
</access>

42829 </
fld
>

42830 </
flds
>

42833 <
me
>
CR
</name>

42834 <
diyName
>
CR
</displayName>

42835 <
desti
>
Cڌ
 </description>

42836 <
addssOfft
>0x10</addressOffset>

42837 <
size
>0x20</size>

42838 <
acss
>
ad
-
wre
</access>

42839 <
tVue
>0x80000000</resetValue>

42840 <
flds
>

42841 <
fld
>

42842 <
me
>
PG
</name>

42843 <
desti
>
Progmmg
</description>

42844 <
bOfft
>0</bitOffset>

42845 <
bWidth
>1</bitWidth>

42846 </
fld
>

42847 <
fld
>

42848 <
me
>
SER
</name>

42849 <
desti
>
Se
 
E
</description>

42850 <
bOfft
>1</bitOffset>

42851 <
bWidth
>1</bitWidth>

42852 </
fld
>

42853 <
fld
>

42854 <
me
>
MER
</name>

42855 <
desti
>
Mass
 
E
</description>

42856 <
bOfft
>2</bitOffset>

42857 <
bWidth
>1</bitWidth>

42858 </
fld
>

42859 <
fld
>

42860 <
me
>
SNB
</name>

42861 <
desti
>
Se
 
numb
</description>

42862 <
bOfft
>3</bitOffset>

42863 <
bWidth
>4</bitWidth>

42864 </
fld
>

42865 <
fld
>

42866 <
me
>
PSIZE
</name>

42867 <
desti
>
Progm
 
size
</description>

42868 <
bOfft
>8</bitOffset>

42869 <
bWidth
>2</bitWidth>

42870 </
fld
>

42871 <
fld
>

42872 <
me
>
STRT
</name>

42873 <
desti
>
S
</description>

42874 <
bOfft
>16</bitOffset>

42875 <
bWidth
>1</bitWidth>

42876 </
fld
>

42877 <
fld
>

42878 <
me
>
EOPIE
</name>

42879 <
desti
>
End
 
of
 
ݔi
 
u


42880 
ab
</
desti
>

42881 <
bOfft
>24</bitOffset>

42882 <
bWidth
>1</bitWidth>

42883 </
fld
>

42884 <
fld
>

42885 <
me
>
ERRIE
</name>

42886 <
desti
>
E
 
u
 
ab
</description>

42887 <
bOfft
>25</bitOffset>

42888 <
bWidth
>1</bitWidth>

42889 </
fld
>

42890 <
fld
>

42891 <
me
>
LOCK
</name>

42892 <
desti
>
Lock
</description>

42893 <
bOfft
>31</bitOffset>

42894 <
bWidth
>1</bitWidth>

42895 </
fld
>

42896 </
flds
>

42899 <
me
>
OPTCR
</name>

42900 <
diyName
>
OPTCR
</displayName>

42901 <
desti
>
Fsh
 
ti
 
cڌ
 </description>

42902 <
addssOfft
>0x14</addressOffset>

42903 <
size
>0x20</size>

42904 <
acss
>
ad
-
wre
</access>

42905 <
tVue
>0x00000014</resetValue>

42906 <
flds
>

42907 <
fld
>

42908 <
me
>
OPTLOCK
</name>

42909 <
desti
>
Oi
 
lock
</description>

42910 <
bOfft
>0</bitOffset>

42911 <
bWidth
>1</bitWidth>

42912 </
fld
>

42913 <
fld
>

42914 <
me
>
OPTSTRT
</name>

42915 <
desti
>
Oi
 
t
</description>

42916 <
bOfft
>1</bitOffset>

42917 <
bWidth
>1</bitWidth>

42918 </
fld
>

42919 <
fld
>

42920 <
me
>
BOR_LEV
</name>

42921 <
desti
>
BOR
 
t
 
Lev
</description>

42922 <
bOfft
>2</bitOffset>

42923 <
bWidth
>2</bitWidth>

42924 </
fld
>

42925 <
fld
>

42926 <
me
>
WDG_SW
</name>

42927 <
desti
>
WDG_SW
 
Ur
 
ti
 
bys
</description>

42928 <
bOfft
>5</bitOffset>

42929 <
bWidth
>1</bitWidth>

42930 </
fld
>

42931 <
fld
>

42932 <
me
>
nRST_STOP
</name>

42933 <
desti
>
nRST_STOP
 
Ur
 
ti


42934 
bys
</
desti
>

42935 <
bOfft
>6</bitOffset>

42936 <
bWidth
>1</bitWidth>

42937 </
fld
>

42938 <
fld
>

42939 <
me
>
nRST_STDBY
</name>

42940 <
desti
>
nRST_STDBY
 
Ur
 
ti


42941 
bys
</
desti
>

42942 <
bOfft
>7</bitOffset>

42943 <
bWidth
>1</bitWidth>

42944 </
fld
>

42945 <
fld
>

42946 <
me
>
RDP
</name>

42947 <
desti
>
Rd
 
e
</description>

42948 <
bOfft
>8</bitOffset>

42949 <
bWidth
>8</bitWidth>

42950 </
fld
>

42951 <
fld
>

42952 <
me
>
nWRP
</name>

42953 <
desti
>
N
 
wre
 
e
</description>

42954 <
bOfft
>16</bitOffset>

42955 <
bWidth
>12</bitWidth>

42956 </
fld
>

42957 </
flds
>

42959 </
gis
>

42960 </
rh
>

42961 <
rh
>

42962 <
me
>
EXTI
</name>

42963 <
desti
>
Ex
 
u
/
evt


42964 
cڌr
</
desti
>

42965 <
groupName
>
EXTI
</groupName>

42966 <
baAddss
>0x40013C00</baseAddress>

42967 <
addssBlock
>

42968 <
offt
>0x0</offset>

42969 <
size
>0x400</size>

42970 <
uge
>
gis
</usage>

42971 </
addssBlock
>

42972 <
u
>

42973 <
me
>
TAMP_STAMP_IRQ
</name>

42974 <
desti
>
Tamr
 
d
 
TimeSmp
 
us
 
through
 
the


42975 
EXTI
 
le
</
desti
>

42976 <
vue
>2</value>

42977 </
u
>

42978 <
u
>

42979 <
me
>
EXTI0_IRQ
</name>

42980 <
desti
>
EXTI
 
Le0
 
u
</description>

42981 <
vue
>6</value>

42982 </
u
>

42983 <
u
>

42984 <
me
>
EXTI1_IRQ
</name>

42985 <
desti
>
EXTI
 
Le1
 
u
</description>

42986 <
vue
>7</value>

42987 </
u
>

42988 <
u
>

42989 <
me
>
EXTI2_IRQ
</name>

42990 <
desti
>
EXTI
 
Le2
 
u
</description>

42991 <
vue
>8</value>

42992 </
u
>

42993 <
u
>

42994 <
me
>
EXTI3_IRQ
</name>

42995 <
desti
>
EXTI
 
Le3
 
u
</description>

42996 <
vue
>9</value>

42997 </
u
>

42998 <
u
>

42999 <
me
>
EXTI4_IRQ
</name>

43000 <
desti
>
EXTI
 
Le4
 
u
</description>

43001 <
vue
>10</value>

43002 </
u
>

43003 <
u
>

43004 <
me
>
EXTI9_5_IRQ
</name>

43005 <
desti
>
EXTI
 
Le
[9:5] 
us
</description>

43006 <
vue
>23</value>

43007 </
u
>

43008 <
u
>

43009 <
me
>
EXTI9_5_IRQ
</name>

43010 <
desti
>
EXTI
 
Le
[9:5] 
us
</description>

43011 <
vue
>23</value>

43012 </
u
>

43013 <
u
>

43014 <
me
>
EXTI15_10_IRQ
</name>

43015 <
desti
>
EXTI
 
Le
[15:10] 
us
</description>

43016 <
vue
>40</value>

43017 </
u
>

43018 <
gis
>

43020 <
me
>
IMR
</name>

43021 <
diyName
>
IMR
</displayName>

43022 <
desti
>
Iru
 
mask
 

43023 (
EXTI_IMR
)</
desti
>

43024 <
addssOfft
>0x0</addressOffset>

43025 <
size
>0x20</size>

43026 <
acss
>
ad
-
wre
</access>

43027 <
tVue
>0x00000000</resetValue>

43028 <
flds
>

43029 <
fld
>

43030 <
me
>
MR0
</name>

43031 <
desti
>
Iru
 
Mask
 

 
le
 0</description>

43032 <
bOfft
>0</bitOffset>

43033 <
bWidth
>1</bitWidth>

43034 </
fld
>

43035 <
fld
>

43036 <
me
>
MR1
</name>

43037 <
desti
>
Iru
 
Mask
 

 
le
 1</description>

43038 <
bOfft
>1</bitOffset>

43039 <
bWidth
>1</bitWidth>

43040 </
fld
>

43041 <
fld
>

43042 <
me
>
MR2
</name>

43043 <
desti
>
Iru
 
Mask
 

 
le
 2</description>

43044 <
bOfft
>2</bitOffset>

43045 <
bWidth
>1</bitWidth>

43046 </
fld
>

43047 <
fld
>

43048 <
me
>
MR3
</name>

43049 <
desti
>
Iru
 
Mask
 

 
le
 3</description>

43050 <
bOfft
>3</bitOffset>

43051 <
bWidth
>1</bitWidth>

43052 </
fld
>

43053 <
fld
>

43054 <
me
>
MR4
</name>

43055 <
desti
>
Iru
 
Mask
 

 
le
 4</description>

43056 <
bOfft
>4</bitOffset>

43057 <
bWidth
>1</bitWidth>

43058 </
fld
>

43059 <
fld
>

43060 <
me
>
MR5
</name>

43061 <
desti
>
Iru
 
Mask
 

 
le
 5</description>

43062 <
bOfft
>5</bitOffset>

43063 <
bWidth
>1</bitWidth>

43064 </
fld
>

43065 <
fld
>

43066 <
me
>
MR6
</name>

43067 <
desti
>
Iru
 
Mask
 

 
le
 6</description>

43068 <
bOfft
>6</bitOffset>

43069 <
bWidth
>1</bitWidth>

43070 </
fld
>

43071 <
fld
>

43072 <
me
>
MR7
</name>

43073 <
desti
>
Iru
 
Mask
 

 
le
 7</description>

43074 <
bOfft
>7</bitOffset>

43075 <
bWidth
>1</bitWidth>

43076 </
fld
>

43077 <
fld
>

43078 <
me
>
MR8
</name>

43079 <
desti
>
Iru
 
Mask
 

 
le
 8</description>

43080 <
bOfft
>8</bitOffset>

43081 <
bWidth
>1</bitWidth>

43082 </
fld
>

43083 <
fld
>

43084 <
me
>
MR9
</name>

43085 <
desti
>
Iru
 
Mask
 

 
le
 9</description>

43086 <
bOfft
>9</bitOffset>

43087 <
bWidth
>1</bitWidth>

43088 </
fld
>

43089 <
fld
>

43090 <
me
>
MR10
</name>

43091 <
desti
>
Iru
 
Mask
 

 
le
 10</description>

43092 <
bOfft
>10</bitOffset>

43093 <
bWidth
>1</bitWidth>

43094 </
fld
>

43095 <
fld
>

43096 <
me
>
MR11
</name>

43097 <
desti
>
Iru
 
Mask
 

 
le
 11</description>

43098 <
bOfft
>11</bitOffset>

43099 <
bWidth
>1</bitWidth>

43100 </
fld
>

43101 <
fld
>

43102 <
me
>
MR12
</name>

43103 <
desti
>
Iru
 
Mask
 

 
le
 12</description>

43104 <
bOfft
>12</bitOffset>

43105 <
bWidth
>1</bitWidth>

43106 </
fld
>

43107 <
fld
>

43108 <
me
>
MR13
</name>

43109 <
desti
>
Iru
 
Mask
 

 
le
 13</description>

43110 <
bOfft
>13</bitOffset>

43111 <
bWidth
>1</bitWidth>

43112 </
fld
>

43113 <
fld
>

43114 <
me
>
MR14
</name>

43115 <
desti
>
Iru
 
Mask
 

 
le
 14</description>

43116 <
bOfft
>14</bitOffset>

43117 <
bWidth
>1</bitWidth>

43118 </
fld
>

43119 <
fld
>

43120 <
me
>
MR15
</name>

43121 <
desti
>
Iru
 
Mask
 

 
le
 15</description>

43122 <
bOfft
>15</bitOffset>

43123 <
bWidth
>1</bitWidth>

43124 </
fld
>

43125 <
fld
>

43126 <
me
>
MR16
</name>

43127 <
desti
>
Iru
 
Mask
 

 
le
 16</description>

43128 <
bOfft
>16</bitOffset>

43129 <
bWidth
>1</bitWidth>

43130 </
fld
>

43131 <
fld
>

43132 <
me
>
MR17
</name>

43133 <
desti
>
Iru
 
Mask
 

 
le
 17</description>

43134 <
bOfft
>17</bitOffset>

43135 <
bWidth
>1</bitWidth>

43136 </
fld
>

43137 <
fld
>

43138 <
me
>
MR18
</name>

43139 <
desti
>
Iru
 
Mask
 

 
le
 18</description>

43140 <
bOfft
>18</bitOffset>

43141 <
bWidth
>1</bitWidth>

43142 </
fld
>

43143 <
fld
>

43144 <
me
>
MR19
</name>

43145 <
desti
>
Iru
 
Mask
 

 
le
 19</description>

43146 <
bOfft
>19</bitOffset>

43147 <
bWidth
>1</bitWidth>

43148 </
fld
>

43149 <
fld
>

43150 <
me
>
MR20
</name>

43151 <
desti
>
Iru
 
Mask
 

 
le
 20</description>

43152 <
bOfft
>20</bitOffset>

43153 <
bWidth
>1</bitWidth>

43154 </
fld
>

43155 <
fld
>

43156 <
me
>
MR21
</name>

43157 <
desti
>
Iru
 
Mask
 

 
le
 21</description>

43158 <
bOfft
>21</bitOffset>

43159 <
bWidth
>1</bitWidth>

43160 </
fld
>

43161 <
fld
>

43162 <
me
>
MR22
</name>

43163 <
desti
>
Iru
 
Mask
 

 
le
 22</description>

43164 <
bOfft
>22</bitOffset>

43165 <
bWidth
>1</bitWidth>

43166 </
fld
>

43167 </
flds
>

43170 <
me
>
EMR
</name>

43171 <
diyName
>
EMR
</displayName>

43172 <
desti
>
Evt
 
mask
 (
EXTI_EMR
)</description>

43173 <
addssOfft
>0x4</addressOffset>

43174 <
size
>0x20</size>

43175 <
acss
>
ad
-
wre
</access>

43176 <
tVue
>0x00000000</resetValue>

43177 <
flds
>

43178 <
fld
>

43179 <
me
>
MR0
</name>

43180 <
desti
>
Evt
 
Mask
 

 
le
 0</description>

43181 <
bOfft
>0</bitOffset>

43182 <
bWidth
>1</bitWidth>

43183 </
fld
>

43184 <
fld
>

43185 <
me
>
MR1
</name>

43186 <
desti
>
Evt
 
Mask
 

 
le
 1</description>

43187 <
bOfft
>1</bitOffset>

43188 <
bWidth
>1</bitWidth>

43189 </
fld
>

43190 <
fld
>

43191 <
me
>
MR2
</name>

43192 <
desti
>
Evt
 
Mask
 

 
le
 2</description>

43193 <
bOfft
>2</bitOffset>

43194 <
bWidth
>1</bitWidth>

43195 </
fld
>

43196 <
fld
>

43197 <
me
>
MR3
</name>

43198 <
desti
>
Evt
 
Mask
 

 
le
 3</description>

43199 <
bOfft
>3</bitOffset>

43200 <
bWidth
>1</bitWidth>

43201 </
fld
>

43202 <
fld
>

43203 <
me
>
MR4
</name>

43204 <
desti
>
Evt
 
Mask
 

 
le
 4</description>

43205 <
bOfft
>4</bitOffset>

43206 <
bWidth
>1</bitWidth>

43207 </
fld
>

43208 <
fld
>

43209 <
me
>
MR5
</name>

43210 <
desti
>
Evt
 
Mask
 

 
le
 5</description>

43211 <
bOfft
>5</bitOffset>

43212 <
bWidth
>1</bitWidth>

43213 </
fld
>

43214 <
fld
>

43215 <
me
>
MR6
</name>

43216 <
desti
>
Evt
 
Mask
 

 
le
 6</description>

43217 <
bOfft
>6</bitOffset>

43218 <
bWidth
>1</bitWidth>

43219 </
fld
>

43220 <
fld
>

43221 <
me
>
MR7
</name>

43222 <
desti
>
Evt
 
Mask
 

 
le
 7</description>

43223 <
bOfft
>7</bitOffset>

43224 <
bWidth
>1</bitWidth>

43225 </
fld
>

43226 <
fld
>

43227 <
me
>
MR8
</name>

43228 <
desti
>
Evt
 
Mask
 

 
le
 8</description>

43229 <
bOfft
>8</bitOffset>

43230 <
bWidth
>1</bitWidth>

43231 </
fld
>

43232 <
fld
>

43233 <
me
>
MR9
</name>

43234 <
desti
>
Evt
 
Mask
 

 
le
 9</description>

43235 <
bOfft
>9</bitOffset>

43236 <
bWidth
>1</bitWidth>

43237 </
fld
>

43238 <
fld
>

43239 <
me
>
MR10
</name>

43240 <
desti
>
Evt
 
Mask
 

 
le
 10</description>

43241 <
bOfft
>10</bitOffset>

43242 <
bWidth
>1</bitWidth>

43243 </
fld
>

43244 <
fld
>

43245 <
me
>
MR11
</name>

43246 <
desti
>
Evt
 
Mask
 

 
le
 11</description>

43247 <
bOfft
>11</bitOffset>

43248 <
bWidth
>1</bitWidth>

43249 </
fld
>

43250 <
fld
>

43251 <
me
>
MR12
</name>

43252 <
desti
>
Evt
 
Mask
 

 
le
 12</description>

43253 <
bOfft
>12</bitOffset>

43254 <
bWidth
>1</bitWidth>

43255 </
fld
>

43256 <
fld
>

43257 <
me
>
MR13
</name>

43258 <
desti
>
Evt
 
Mask
 

 
le
 13</description>

43259 <
bOfft
>13</bitOffset>

43260 <
bWidth
>1</bitWidth>

43261 </
fld
>

43262 <
fld
>

43263 <
me
>
MR14
</name>

43264 <
desti
>
Evt
 
Mask
 

 
le
 14</description>

43265 <
bOfft
>14</bitOffset>

43266 <
bWidth
>1</bitWidth>

43267 </
fld
>

43268 <
fld
>

43269 <
me
>
MR15
</name>

43270 <
desti
>
Evt
 
Mask
 

 
le
 15</description>

43271 <
bOfft
>15</bitOffset>

43272 <
bWidth
>1</bitWidth>

43273 </
fld
>

43274 <
fld
>

43275 <
me
>
MR16
</name>

43276 <
desti
>
Evt
 
Mask
 

 
le
 16</description>

43277 <
bOfft
>16</bitOffset>

43278 <
bWidth
>1</bitWidth>

43279 </
fld
>

43280 <
fld
>

43281 <
me
>
MR17
</name>

43282 <
desti
>
Evt
 
Mask
 

 
le
 17</description>

43283 <
bOfft
>17</bitOffset>

43284 <
bWidth
>1</bitWidth>

43285 </
fld
>

43286 <
fld
>

43287 <
me
>
MR18
</name>

43288 <
desti
>
Evt
 
Mask
 

 
le
 18</description>

43289 <
bOfft
>18</bitOffset>

43290 <
bWidth
>1</bitWidth>

43291 </
fld
>

43292 <
fld
>

43293 <
me
>
MR19
</name>

43294 <
desti
>
Evt
 
Mask
 

 
le
 19</description>

43295 <
bOfft
>19</bitOffset>

43296 <
bWidth
>1</bitWidth>

43297 </
fld
>

43298 <
fld
>

43299 <
me
>
MR20
</name>

43300 <
desti
>
Evt
 
Mask
 

 
le
 20</description>

43301 <
bOfft
>20</bitOffset>

43302 <
bWidth
>1</bitWidth>

43303 </
fld
>

43304 <
fld
>

43305 <
me
>
MR21
</name>

43306 <
desti
>
Evt
 
Mask
 

 
le
 21</description>

43307 <
bOfft
>21</bitOffset>

43308 <
bWidth
>1</bitWidth>

43309 </
fld
>

43310 <
fld
>

43311 <
me
>
MR22
</name>

43312 <
desti
>
Evt
 
Mask
 

 
le
 22</description>

43313 <
bOfft
>22</bitOffset>

43314 <
bWidth
>1</bitWidth>

43315 </
fld
>

43316 </
flds
>

43319 <
me
>
RTSR
</name>

43320 <
diyName
>
RTSR
</displayName>

43321 <
desti
>
Risg
 
Trigg
 
i
 

43322 (
EXTI_RTSR
)</
desti
>

43323 <
addssOfft
>0x8</addressOffset>

43324 <
size
>0x20</size>

43325 <
acss
>
ad
-
wre
</access>

43326 <
tVue
>0x00000000</resetValue>

43327 <
flds
>

43328 <
fld
>

43329 <
me
>
TR0
</name>

43330 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43331 
le
 0</
desti
>

43332 <
bOfft
>0</bitOffset>

43333 <
bWidth
>1</bitWidth>

43334 </
fld
>

43335 <
fld
>

43336 <
me
>
TR1
</name>

43337 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43338 
le
 1</
desti
>

43339 <
bOfft
>1</bitOffset>

43340 <
bWidth
>1</bitWidth>

43341 </
fld
>

43342 <
fld
>

43343 <
me
>
TR2
</name>

43344 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43345 
le
 2</
desti
>

43346 <
bOfft
>2</bitOffset>

43347 <
bWidth
>1</bitWidth>

43348 </
fld
>

43349 <
fld
>

43350 <
me
>
TR3
</name>

43351 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43352 
le
 3</
desti
>

43353 <
bOfft
>3</bitOffset>

43354 <
bWidth
>1</bitWidth>

43355 </
fld
>

43356 <
fld
>

43357 <
me
>
TR4
</name>

43358 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43359 
le
 4</
desti
>

43360 <
bOfft
>4</bitOffset>

43361 <
bWidth
>1</bitWidth>

43362 </
fld
>

43363 <
fld
>

43364 <
me
>
TR5
</name>

43365 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43366 
le
 5</
desti
>

43367 <
bOfft
>5</bitOffset>

43368 <
bWidth
>1</bitWidth>

43369 </
fld
>

43370 <
fld
>

43371 <
me
>
TR6
</name>

43372 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43373 
le
 6</
desti
>

43374 <
bOfft
>6</bitOffset>

43375 <
bWidth
>1</bitWidth>

43376 </
fld
>

43377 <
fld
>

43378 <
me
>
TR7
</name>

43379 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43380 
le
 7</
desti
>

43381 <
bOfft
>7</bitOffset>

43382 <
bWidth
>1</bitWidth>

43383 </
fld
>

43384 <
fld
>

43385 <
me
>
TR8
</name>

43386 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43387 
le
 8</
desti
>

43388 <
bOfft
>8</bitOffset>

43389 <
bWidth
>1</bitWidth>

43390 </
fld
>

43391 <
fld
>

43392 <
me
>
TR9
</name>

43393 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43394 
le
 9</
desti
>

43395 <
bOfft
>9</bitOffset>

43396 <
bWidth
>1</bitWidth>

43397 </
fld
>

43398 <
fld
>

43399 <
me
>
TR10
</name>

43400 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43401 
le
 10</
desti
>

43402 <
bOfft
>10</bitOffset>

43403 <
bWidth
>1</bitWidth>

43404 </
fld
>

43405 <
fld
>

43406 <
me
>
TR11
</name>

43407 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43408 
le
 11</
desti
>

43409 <
bOfft
>11</bitOffset>

43410 <
bWidth
>1</bitWidth>

43411 </
fld
>

43412 <
fld
>

43413 <
me
>
TR12
</name>

43414 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43415 
le
 12</
desti
>

43416 <
bOfft
>12</bitOffset>

43417 <
bWidth
>1</bitWidth>

43418 </
fld
>

43419 <
fld
>

43420 <
me
>
TR13
</name>

43421 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43422 
le
 13</
desti
>

43423 <
bOfft
>13</bitOffset>

43424 <
bWidth
>1</bitWidth>

43425 </
fld
>

43426 <
fld
>

43427 <
me
>
TR14
</name>

43428 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43429 
le
 14</
desti
>

43430 <
bOfft
>14</bitOffset>

43431 <
bWidth
>1</bitWidth>

43432 </
fld
>

43433 <
fld
>

43434 <
me
>
TR15
</name>

43435 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43436 
le
 15</
desti
>

43437 <
bOfft
>15</bitOffset>

43438 <
bWidth
>1</bitWidth>

43439 </
fld
>

43440 <
fld
>

43441 <
me
>
TR16
</name>

43442 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43443 
le
 16</
desti
>

43444 <
bOfft
>16</bitOffset>

43445 <
bWidth
>1</bitWidth>

43446 </
fld
>

43447 <
fld
>

43448 <
me
>
TR17
</name>

43449 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43450 
le
 17</
desti
>

43451 <
bOfft
>17</bitOffset>

43452 <
bWidth
>1</bitWidth>

43453 </
fld
>

43454 <
fld
>

43455 <
me
>
TR18
</name>

43456 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43457 
le
 18</
desti
>

43458 <
bOfft
>18</bitOffset>

43459 <
bWidth
>1</bitWidth>

43460 </
fld
>

43461 <
fld
>

43462 <
me
>
TR19
</name>

43463 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43464 
le
 19</
desti
>

43465 <
bOfft
>19</bitOffset>

43466 <
bWidth
>1</bitWidth>

43467 </
fld
>

43468 <
fld
>

43469 <
me
>
TR20
</name>

43470 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43471 
le
 20</
desti
>

43472 <
bOfft
>20</bitOffset>

43473 <
bWidth
>1</bitWidth>

43474 </
fld
>

43475 <
fld
>

43476 <
me
>
TR21
</name>

43477 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43478 
le
 21</
desti
>

43479 <
bOfft
>21</bitOffset>

43480 <
bWidth
>1</bitWidth>

43481 </
fld
>

43482 <
fld
>

43483 <
me
>
TR22
</name>

43484 <
desti
>
Risg
 
igg
 
evt
 
cfiguti
 
of


43485 
le
 22</
desti
>

43486 <
bOfft
>22</bitOffset>

43487 <
bWidth
>1</bitWidth>

43488 </
fld
>

43489 </
flds
>

43492 <
me
>
FTSR
</name>

43493 <
diyName
>
FTSR
</displayName>

43494 <
desti
>
Flg
 
Trigg
 
i
 

43495 (
EXTI_FTSR
)</
desti
>

43496 <
addssOfft
>0xC</addressOffset>

43497 <
size
>0x20</size>

43498 <
acss
>
ad
-
wre
</access>

43499 <
tVue
>0x00000000</resetValue>

43500 <
flds
>

43501 <
fld
>

43502 <
me
>
TR0
</name>

43503 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43504 
le
 0</
desti
>

43505 <
bOfft
>0</bitOffset>

43506 <
bWidth
>1</bitWidth>

43507 </
fld
>

43508 <
fld
>

43509 <
me
>
TR1
</name>

43510 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43511 
le
 1</
desti
>

43512 <
bOfft
>1</bitOffset>

43513 <
bWidth
>1</bitWidth>

43514 </
fld
>

43515 <
fld
>

43516 <
me
>
TR2
</name>

43517 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43518 
le
 2</
desti
>

43519 <
bOfft
>2</bitOffset>

43520 <
bWidth
>1</bitWidth>

43521 </
fld
>

43522 <
fld
>

43523 <
me
>
TR3
</name>

43524 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43525 
le
 3</
desti
>

43526 <
bOfft
>3</bitOffset>

43527 <
bWidth
>1</bitWidth>

43528 </
fld
>

43529 <
fld
>

43530 <
me
>
TR4
</name>

43531 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43532 
le
 4</
desti
>

43533 <
bOfft
>4</bitOffset>

43534 <
bWidth
>1</bitWidth>

43535 </
fld
>

43536 <
fld
>

43537 <
me
>
TR5
</name>

43538 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43539 
le
 5</
desti
>

43540 <
bOfft
>5</bitOffset>

43541 <
bWidth
>1</bitWidth>

43542 </
fld
>

43543 <
fld
>

43544 <
me
>
TR6
</name>

43545 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43546 
le
 6</
desti
>

43547 <
bOfft
>6</bitOffset>

43548 <
bWidth
>1</bitWidth>

43549 </
fld
>

43550 <
fld
>

43551 <
me
>
TR7
</name>

43552 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43553 
le
 7</
desti
>

43554 <
bOfft
>7</bitOffset>

43555 <
bWidth
>1</bitWidth>

43556 </
fld
>

43557 <
fld
>

43558 <
me
>
TR8
</name>

43559 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43560 
le
 8</
desti
>

43561 <
bOfft
>8</bitOffset>

43562 <
bWidth
>1</bitWidth>

43563 </
fld
>

43564 <
fld
>

43565 <
me
>
TR9
</name>

43566 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43567 
le
 9</
desti
>

43568 <
bOfft
>9</bitOffset>

43569 <
bWidth
>1</bitWidth>

43570 </
fld
>

43571 <
fld
>

43572 <
me
>
TR10
</name>

43573 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43574 
le
 10</
desti
>

43575 <
bOfft
>10</bitOffset>

43576 <
bWidth
>1</bitWidth>

43577 </
fld
>

43578 <
fld
>

43579 <
me
>
TR11
</name>

43580 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43581 
le
 11</
desti
>

43582 <
bOfft
>11</bitOffset>

43583 <
bWidth
>1</bitWidth>

43584 </
fld
>

43585 <
fld
>

43586 <
me
>
TR12
</name>

43587 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43588 
le
 12</
desti
>

43589 <
bOfft
>12</bitOffset>

43590 <
bWidth
>1</bitWidth>

43591 </
fld
>

43592 <
fld
>

43593 <
me
>
TR13
</name>

43594 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43595 
le
 13</
desti
>

43596 <
bOfft
>13</bitOffset>

43597 <
bWidth
>1</bitWidth>

43598 </
fld
>

43599 <
fld
>

43600 <
me
>
TR14
</name>

43601 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43602 
le
 14</
desti
>

43603 <
bOfft
>14</bitOffset>

43604 <
bWidth
>1</bitWidth>

43605 </
fld
>

43606 <
fld
>

43607 <
me
>
TR15
</name>

43608 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43609 
le
 15</
desti
>

43610 <
bOfft
>15</bitOffset>

43611 <
bWidth
>1</bitWidth>

43612 </
fld
>

43613 <
fld
>

43614 <
me
>
TR16
</name>

43615 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43616 
le
 16</
desti
>

43617 <
bOfft
>16</bitOffset>

43618 <
bWidth
>1</bitWidth>

43619 </
fld
>

43620 <
fld
>

43621 <
me
>
TR17
</name>

43622 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43623 
le
 17</
desti
>

43624 <
bOfft
>17</bitOffset>

43625 <
bWidth
>1</bitWidth>

43626 </
fld
>

43627 <
fld
>

43628 <
me
>
TR18
</name>

43629 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43630 
le
 18</
desti
>

43631 <
bOfft
>18</bitOffset>

43632 <
bWidth
>1</bitWidth>

43633 </
fld
>

43634 <
fld
>

43635 <
me
>
TR19
</name>

43636 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43637 
le
 19</
desti
>

43638 <
bOfft
>19</bitOffset>

43639 <
bWidth
>1</bitWidth>

43640 </
fld
>

43641 <
fld
>

43642 <
me
>
TR20
</name>

43643 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43644 
le
 20</
desti
>

43645 <
bOfft
>20</bitOffset>

43646 <
bWidth
>1</bitWidth>

43647 </
fld
>

43648 <
fld
>

43649 <
me
>
TR21
</name>

43650 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43651 
le
 21</
desti
>

43652 <
bOfft
>21</bitOffset>

43653 <
bWidth
>1</bitWidth>

43654 </
fld
>

43655 <
fld
>

43656 <
me
>
TR22
</name>

43657 <
desti
>
Flg
 
igg
 
evt
 
cfiguti
 
of


43658 
le
 22</
desti
>

43659 <
bOfft
>22</bitOffset>

43660 <
bWidth
>1</bitWidth>

43661 </
fld
>

43662 </
flds
>

43665 <
me
>
SWIER
</name>

43666 <
diyName
>
SWIER
</displayName>

43667 <
desti
>
Sowe
 
u
 
evt
 

43668 (
EXTI_SWIER
)</
desti
>

43669 <
addssOfft
>0x10</addressOffset>

43670 <
size
>0x20</size>

43671 <
acss
>
ad
-
wre
</access>

43672 <
tVue
>0x00000000</resetValue>

43673 <
flds
>

43674 <
fld
>

43675 <
me
>
SWIER0
</name>

43676 <
desti
>
Sowe
 
Iru
 

 
le


43677 0</
desti
>

43678 <
bOfft
>0</bitOffset>

43679 <
bWidth
>1</bitWidth>

43680 </
fld
>

43681 <
fld
>

43682 <
me
>
SWIER1
</name>

43683 <
desti
>
Sowe
 
Iru
 

 
le


43684 1</
desti
>

43685 <
bOfft
>1</bitOffset>

43686 <
bWidth
>1</bitWidth>

43687 </
fld
>

43688 <
fld
>

43689 <
me
>
SWIER2
</name>

43690 <
desti
>
Sowe
 
Iru
 

 
le


43691 2</
desti
>

43692 <
bOfft
>2</bitOffset>

43693 <
bWidth
>1</bitWidth>

43694 </
fld
>

43695 <
fld
>

43696 <
me
>
SWIER3
</name>

43697 <
desti
>
Sowe
 
Iru
 

 
le


43698 3</
desti
>

43699 <
bOfft
>3</bitOffset>

43700 <
bWidth
>1</bitWidth>

43701 </
fld
>

43702 <
fld
>

43703 <
me
>
SWIER4
</name>

43704 <
desti
>
Sowe
 
Iru
 

 
le


43705 4</
desti
>

43706 <
bOfft
>4</bitOffset>

43707 <
bWidth
>1</bitWidth>

43708 </
fld
>

43709 <
fld
>

43710 <
me
>
SWIER5
</name>

43711 <
desti
>
Sowe
 
Iru
 

 
le


43712 5</
desti
>

43713 <
bOfft
>5</bitOffset>

43714 <
bWidth
>1</bitWidth>

43715 </
fld
>

43716 <
fld
>

43717 <
me
>
SWIER6
</name>

43718 <
desti
>
Sowe
 
Iru
 

 
le


43719 6</
desti
>

43720 <
bOfft
>6</bitOffset>

43721 <
bWidth
>1</bitWidth>

43722 </
fld
>

43723 <
fld
>

43724 <
me
>
SWIER7
</name>

43725 <
desti
>
Sowe
 
Iru
 

 
le


43726 7</
desti
>

43727 <
bOfft
>7</bitOffset>

43728 <
bWidth
>1</bitWidth>

43729 </
fld
>

43730 <
fld
>

43731 <
me
>
SWIER8
</name>

43732 <
desti
>
Sowe
 
Iru
 

 
le


43733 8</
desti
>

43734 <
bOfft
>8</bitOffset>

43735 <
bWidth
>1</bitWidth>

43736 </
fld
>

43737 <
fld
>

43738 <
me
>
SWIER9
</name>

43739 <
desti
>
Sowe
 
Iru
 

 
le


43740 9</
desti
>

43741 <
bOfft
>9</bitOffset>

43742 <
bWidth
>1</bitWidth>

43743 </
fld
>

43744 <
fld
>

43745 <
me
>
SWIER10
</name>

43746 <
desti
>
Sowe
 
Iru
 

 
le


43747 10</
desti
>

43748 <
bOfft
>10</bitOffset>

43749 <
bWidth
>1</bitWidth>

43750 </
fld
>

43751 <
fld
>

43752 <
me
>
SWIER11
</name>

43753 <
desti
>
Sowe
 
Iru
 

 
le


43754 11</
desti
>

43755 <
bOfft
>11</bitOffset>

43756 <
bWidth
>1</bitWidth>

43757 </
fld
>

43758 <
fld
>

43759 <
me
>
SWIER12
</name>

43760 <
desti
>
Sowe
 
Iru
 

 
le


43761 12</
desti
>

43762 <
bOfft
>12</bitOffset>

43763 <
bWidth
>1</bitWidth>

43764 </
fld
>

43765 <
fld
>

43766 <
me
>
SWIER13
</name>

43767 <
desti
>
Sowe
 
Iru
 

 
le


43768 13</
desti
>

43769 <
bOfft
>13</bitOffset>

43770 <
bWidth
>1</bitWidth>

43771 </
fld
>

43772 <
fld
>

43773 <
me
>
SWIER14
</name>

43774 <
desti
>
Sowe
 
Iru
 

 
le


43775 14</
desti
>

43776 <
bOfft
>14</bitOffset>

43777 <
bWidth
>1</bitWidth>

43778 </
fld
>

43779 <
fld
>

43780 <
me
>
SWIER15
</name>

43781 <
desti
>
Sowe
 
Iru
 

 
le


43782 15</
desti
>

43783 <
bOfft
>15</bitOffset>

43784 <
bWidth
>1</bitWidth>

43785 </
fld
>

43786 <
fld
>

43787 <
me
>
SWIER16
</name>

43788 <
desti
>
Sowe
 
Iru
 

 
le


43789 16</
desti
>

43790 <
bOfft
>16</bitOffset>

43791 <
bWidth
>1</bitWidth>

43792 </
fld
>

43793 <
fld
>

43794 <
me
>
SWIER17
</name>

43795 <
desti
>
Sowe
 
Iru
 

 
le


43796 17</
desti
>

43797 <
bOfft
>17</bitOffset>

43798 <
bWidth
>1</bitWidth>

43799 </
fld
>

43800 <
fld
>

43801 <
me
>
SWIER18
</name>

43802 <
desti
>
Sowe
 
Iru
 

 
le


43803 18</
desti
>

43804 <
bOfft
>18</bitOffset>

43805 <
bWidth
>1</bitWidth>

43806 </
fld
>

43807 <
fld
>

43808 <
me
>
SWIER19
</name>

43809 <
desti
>
Sowe
 
Iru
 

 
le


43810 19</
desti
>

43811 <
bOfft
>19</bitOffset>

43812 <
bWidth
>1</bitWidth>

43813 </
fld
>

43814 <
fld
>

43815 <
me
>
SWIER20
</name>

43816 <
desti
>
Sowe
 
Iru
 

 
le


43817 20</
desti
>

43818 <
bOfft
>20</bitOffset>

43819 <
bWidth
>1</bitWidth>

43820 </
fld
>

43821 <
fld
>

43822 <
me
>
SWIER21
</name>

43823 <
desti
>
Sowe
 
Iru
 

 
le


43824 21</
desti
>

43825 <
bOfft
>21</bitOffset>

43826 <
bWidth
>1</bitWidth>

43827 </
fld
>

43828 <
fld
>

43829 <
me
>
SWIER22
</name>

43830 <
desti
>
Sowe
 
Iru
 

 
le


43831 22</
desti
>

43832 <
bOfft
>22</bitOffset>

43833 <
bWidth
>1</bitWidth>

43834 </
fld
>

43835 </
flds
>

43838 <
me
>
PR
</name>

43839 <
diyName
>
PR
</displayName>

43840 <
desti
>
Pdg
 (
EXTI_PR
)</description>

43841 <
addssOfft
>0x14</addressOffset>

43842 <
size
>0x20</size>

43843 <
acss
>
ad
-
wre
</access>

43844 <
tVue
>0x00000000</resetValue>

43845 <
flds
>

43846 <
fld
>

43847 <
me
>
PR0
</name>

43848 <
desti
>
Pdg
 
b
 0</description>

43849 <
bOfft
>0</bitOffset>

43850 <
bWidth
>1</bitWidth>

43851 </
fld
>

43852 <
fld
>

43853 <
me
>
PR1
</name>

43854 <
desti
>
Pdg
 
b
 1</description>

43855 <
bOfft
>1</bitOffset>

43856 <
bWidth
>1</bitWidth>

43857 </
fld
>

43858 <
fld
>

43859 <
me
>
PR2
</name>

43860 <
desti
>
Pdg
 
b
 2</description>

43861 <
bOfft
>2</bitOffset>

43862 <
bWidth
>1</bitWidth>

43863 </
fld
>

43864 <
fld
>

43865 <
me
>
PR3
</name>

43866 <
desti
>
Pdg
 
b
 3</description>

43867 <
bOfft
>3</bitOffset>

43868 <
bWidth
>1</bitWidth>

43869 </
fld
>

43870 <
fld
>

43871 <
me
>
PR4
</name>

43872 <
desti
>
Pdg
 
b
 4</description>

43873 <
bOfft
>4</bitOffset>

43874 <
bWidth
>1</bitWidth>

43875 </
fld
>

43876 <
fld
>

43877 <
me
>
PR5
</name>

43878 <
desti
>
Pdg
 
b
 5</description>

43879 <
bOfft
>5</bitOffset>

43880 <
bWidth
>1</bitWidth>

43881 </
fld
>

43882 <
fld
>

43883 <
me
>
PR6
</name>

43884 <
desti
>
Pdg
 
b
 6</description>

43885 <
bOfft
>6</bitOffset>

43886 <
bWidth
>1</bitWidth>

43887 </
fld
>

43888 <
fld
>

43889 <
me
>
PR7
</name>

43890 <
desti
>
Pdg
 
b
 7</description>

43891 <
bOfft
>7</bitOffset>

43892 <
bWidth
>1</bitWidth>

43893 </
fld
>

43894 <
fld
>

43895 <
me
>
PR8
</name>

43896 <
desti
>
Pdg
 
b
 8</description>

43897 <
bOfft
>8</bitOffset>

43898 <
bWidth
>1</bitWidth>

43899 </
fld
>

43900 <
fld
>

43901 <
me
>
PR9
</name>

43902 <
desti
>
Pdg
 
b
 9</description>

43903 <
bOfft
>9</bitOffset>

43904 <
bWidth
>1</bitWidth>

43905 </
fld
>

43906 <
fld
>

43907 <
me
>
PR10
</name>

43908 <
desti
>
Pdg
 
b
 10</description>

43909 <
bOfft
>10</bitOffset>

43910 <
bWidth
>1</bitWidth>

43911 </
fld
>

43912 <
fld
>

43913 <
me
>
PR11
</name>

43914 <
desti
>
Pdg
 
b
 11</description>

43915 <
bOfft
>11</bitOffset>

43916 <
bWidth
>1</bitWidth>

43917 </
fld
>

43918 <
fld
>

43919 <
me
>
PR12
</name>

43920 <
desti
>
Pdg
 
b
 12</description>

43921 <
bOfft
>12</bitOffset>

43922 <
bWidth
>1</bitWidth>

43923 </
fld
>

43924 <
fld
>

43925 <
me
>
PR13
</name>

43926 <
desti
>
Pdg
 
b
 13</description>

43927 <
bOfft
>13</bitOffset>

43928 <
bWidth
>1</bitWidth>

43929 </
fld
>

43930 <
fld
>

43931 <
me
>
PR14
</name>

43932 <
desti
>
Pdg
 
b
 14</description>

43933 <
bOfft
>14</bitOffset>

43934 <
bWidth
>1</bitWidth>

43935 </
fld
>

43936 <
fld
>

43937 <
me
>
PR15
</name>

43938 <
desti
>
Pdg
 
b
 15</description>

43939 <
bOfft
>15</bitOffset>

43940 <
bWidth
>1</bitWidth>

43941 </
fld
>

43942 <
fld
>

43943 <
me
>
PR16
</name>

43944 <
desti
>
Pdg
 
b
 16</description>

43945 <
bOfft
>16</bitOffset>

43946 <
bWidth
>1</bitWidth>

43947 </
fld
>

43948 <
fld
>

43949 <
me
>
PR17
</name>

43950 <
desti
>
Pdg
 
b
 17</description>

43951 <
bOfft
>17</bitOffset>

43952 <
bWidth
>1</bitWidth>

43953 </
fld
>

43954 <
fld
>

43955 <
me
>
PR18
</name>

43956 <
desti
>
Pdg
 
b
 18</description>

43957 <
bOfft
>18</bitOffset>

43958 <
bWidth
>1</bitWidth>

43959 </
fld
>

43960 <
fld
>

43961 <
me
>
PR19
</name>

43962 <
desti
>
Pdg
 
b
 19</description>

43963 <
bOfft
>19</bitOffset>

43964 <
bWidth
>1</bitWidth>

43965 </
fld
>

43966 <
fld
>

43967 <
me
>
PR20
</name>

43968 <
desti
>
Pdg
 
b
 20</description>

43969 <
bOfft
>20</bitOffset>

43970 <
bWidth
>1</bitWidth>

43971 </
fld
>

43972 <
fld
>

43973 <
me
>
PR21
</name>

43974 <
desti
>
Pdg
 
b
 21</description>

43975 <
bOfft
>21</bitOffset>

43976 <
bWidth
>1</bitWidth>

43977 </
fld
>

43978 <
fld
>

43979 <
me
>
PR22
</name>

43980 <
desti
>
Pdg
 
b
 22</description>

43981 <
bOfft
>22</bitOffset>

43982 <
bWidth
>1</bitWidth>

43983 </
fld
>

43984 </
flds
>

43986 </
gis
>

43987 </
rh
>

43988 <
rh
>

43989 <
me
>
OTG_HS_GLOBAL
</name>

43990 <
desti
>
USB
 

 
the
 
go
 
high
 
d
</description>

43991 <
groupName
>
USB_OTG_HS
</groupName>

43992 <
baAddss
>0x40040000</baseAddress>

43993 <
addssBlock
>

43994 <
offt
>0x0</offset>

43995 <
size
>0x00000400</size>

43996 <
uge
>
gis
</usage>

43997 </
addssBlock
>

43998 <
u
>

43999 <
me
>
OTG_HS_EP1_OUT_IRQ
</name>

44000 <
desti
>
USB
 
On
 
The
 
Go
 
HS
 
End
 
Pot
 1 
Out
 
glob


44001 
u
</
desti
>

44002 <
vue
>74</value>

44003 </
u
>

44004 <
u
>

44005 <
me
>
OTG_HS_EP1_IN_IRQ
</name>

44006 <
desti
>
USB
 
On
 
The
 
Go
 
HS
 
End
 
Pot
 1 
In
 
glob


44007 
u
</
desti
>

44008 <
vue
>75</value>

44009 </
u
>

44010 <
u
>

44011 <
me
>
OTG_HS_WKUP_IRQ
</name>

44012 <
desti
>
USB
 
On
 
The
 
Go
 
HS
 
Wakeup
 
through
 
EXTI


44013 
u
</
desti
>

44014 <
vue
>76</value>

44015 </
u
>

44016 <
u
>

44017 <
me
>
OTG_HS_IRQ
</name>

44018 <
desti
>
USB
 
On
 
The
 
Go
 
HS
 
glob


44019 
u
</
desti
>

44020 <
vue
>77</value>

44021 </
u
>

44022 <
gis
>

44024 <
me
>
OTG_HS_GOTGCTL
</name>

44025 <
diyName
>
OTG_HS_GOTGCTL
</displayName>

44026 <
desti
>
OTG_HS
 
cڌ
 
d
 
us


44027 </
desti
>

44028 <
addssOfft
>0x0</addressOffset>

44029 <
size
>32</size>

44030 <
tVue
>0x00000800</resetValue>

44031 <
flds
>

44032 <
fld
>

44033 <
me
>
SRQSCS
</name>

44034 <
desti
>
Sessi
 
que
 
sucss
</description>

44035 <
bOfft
>0</bitOffset>

44036 <
bWidth
>1</bitWidth>

44037 <
acss
>
ad
-
ly
</access>

44038 </
fld
>

44039 <
fld
>

44040 <
me
>
SRQ
</name>

44041 <
desti
>
Sessi
 
que
</description>

44042 <
bOfft
>1</bitOffset>

44043 <
bWidth
>1</bitWidth>

44044 <
acss
>
ad
-
wre
</access>

44045 </
fld
>

44046 <
fld
>

44047 <
me
>
HNGSCS
</name>

44048 <
desti
>
Ho
 
gٟti
 
sucss
</description>

44049 <
bOfft
>8</bitOffset>

44050 <
bWidth
>1</bitWidth>

44051 <
acss
>
ad
-
ly
</access>

44052 </
fld
>

44053 <
fld
>

44054 <
me
>
HNPRQ
</name>

44055 <
desti
>
HNP
 
que
</description>

44056 <
bOfft
>9</bitOffset>

44057 <
bWidth
>1</bitWidth>

44058 <
acss
>
ad
-
wre
</access>

44059 </
fld
>

44060 <
fld
>

44061 <
me
>
HSHNPEN
</name>

44062 <
desti
>
Ho
 
t
 
HNP
 
ab
</description>

44063 <
bOfft
>10</bitOffset>

44064 <
bWidth
>1</bitWidth>

44065 <
acss
>
ad
-
wre
</access>

44066 </
fld
>

44067 <
fld
>

44068 <
me
>
DHNPEN
</name>

44069 <
desti
>
Devi
 
HNP
 
abd
</description>

44070 <
bOfft
>11</bitOffset>

44071 <
bWidth
>1</bitWidth>

44072 <
acss
>
ad
-
wre
</access>

44073 </
fld
>

44074 <
fld
>

44075 <
me
>
CIDSTS
</name>

44076 <
desti
>
C
 
ID
 
us
</description>

44077 <
bOfft
>16</bitOffset>

44078 <
bWidth
>1</bitWidth>

44079 <
acss
>
ad
-
ly
</access>

44080 </
fld
>

44081 <
fld
>

44082 <
me
>
DBCT
</name>

44083 <
desti
>
Lg
/
deboun
 
time
</description>

44084 <
bOfft
>17</bitOffset>

44085 <
bWidth
>1</bitWidth>

44086 <
acss
>
ad
-
ly
</access>

44087 </
fld
>

44088 <
fld
>

44089 <
me
>
ASVLD
</name>

44090 <
desti
>
A
-
ssi
 
vid
</description>

44091 <
bOfft
>18</bitOffset>

44092 <
bWidth
>1</bitWidth>

44093 <
acss
>
ad
-
ly
</access>

44094 </
fld
>

44095 <
fld
>

44096 <
me
>
BSVLD
</name>

44097 <
desti
>
B
-
ssi
 
vid
</description>

44098 <
bOfft
>19</bitOffset>

44099 <
bWidth
>1</bitWidth>

44100 <
acss
>
ad
-
ly
</access>

44101 </
fld
>

44102 </
flds
>

44105 <
me
>
OTG_HS_GOTGINT
</name>

44106 <
diyName
>
OTG_HS_GOTGINT
</displayName>

44107 <
desti
>
OTG_HS
 
u
 </description>

44108 <
addssOfft
>0x4</addressOffset>

44109 <
size
>32</size>

44110 <
acss
>
ad
-
wre
</access>

44111 <
tVue
>0x0</resetValue>

44112 <
flds
>

44113 <
fld
>

44114 <
me
>
SEDET
</name>

44115 <
desti
>
Sessi
 
d
 
deed
</description>

44116 <
bOfft
>2</bitOffset>

44117 <
bWidth
>1</bitWidth>

44118 </
fld
>

44119 <
fld
>

44120 <
me
>
SRSSCHG
</name>

44121 <
desti
>
Sessi
 
que
 
sucss
 
us


44122 
chge
</
desti
>

44123 <
bOfft
>8</bitOffset>

44124 <
bWidth
>1</bitWidth>

44125 </
fld
>

44126 <
fld
>

44127 <
me
>
HNSSCHG
</name>

44128 <
desti
>
Ho
 
gٟti
 
sucss
 
us


44129 
chge
</
desti
>

44130 <
bOfft
>9</bitOffset>

44131 <
bWidth
>1</bitWidth>

44132 </
fld
>

44133 <
fld
>

44134 <
me
>
HNGDET
</name>

44135 <
desti
>
Ho
 
gٟti
 
deed
</description>

44136 <
bOfft
>17</bitOffset>

44137 <
bWidth
>1</bitWidth>

44138 </
fld
>

44139 <
fld
>

44140 <
me
>
ADTOCHG
</name>

44141 <
desti
>
A
-
devi
 
timeout
 
chge
</description>

44142 <
bOfft
>18</bitOffset>

44143 <
bWidth
>1</bitWidth>

44144 </
fld
>

44145 <
fld
>

44146 <
me
>
DBCDNE
</name>

44147 <
desti
>
Deboun
 
de
</description>

44148 <
bOfft
>19</bitOffset>

44149 <
bWidth
>1</bitWidth>

44150 </
fld
>

44151 </
flds
>

44154 <
me
>
OTG_HS_GAHBCFG
</name>

44155 <
diyName
>
OTG_HS_GAHBCFG
</displayName>

44156 <
desti
>
OTG_HS
 
AHB
 
cfiguti


44157 </
desti
>

44158 <
addssOfft
>0x8</addressOffset>

44159 <
size
>32</size>

44160 <
acss
>
ad
-
wre
</access>

44161 <
tVue
>0x0</resetValue>

44162 <
flds
>

44163 <
fld
>

44164 <
me
>
GINT
</name>

44165 <
desti
>
Glob
 
u
 
mask
</description>

44166 <
bOfft
>0</bitOffset>

44167 <
bWidth
>1</bitWidth>

44168 </
fld
>

44169 <
fld
>

44170 <
me
>
HBSTLEN
</name>

44171 <
desti
>
Bur
 
ngth
/
ty
</description>

44172 <
bOfft
>1</bitOffset>

44173 <
bWidth
>4</bitWidth>

44174 </
fld
>

44175 <
fld
>

44176 <
me
>
DMAEN
</name>

44177 <
desti
>
DMA
 
ab
</description>

44178 <
bOfft
>5</bitOffset>

44179 <
bWidth
>1</bitWidth>

44180 </
fld
>

44181 <
fld
>

44182 <
me
>
TXFELVL
</name>

44183 <
desti
>
TxFIFO
 
emy
 
v
</description>

44184 <
bOfft
>7</bitOffset>

44185 <
bWidth
>1</bitWidth>

44186 </
fld
>

44187 <
fld
>

44188 <
me
>
PTXFELVL
</name>

44189 <
desti
>
Piodic
 
TxFIFO
 
emy


44190 
v
</
desti
>

44191 <
bOfft
>8</bitOffset>

44192 <
bWidth
>1</bitWidth>

44193 </
fld
>

44194 </
flds
>

44197 <
me
>
OTG_HS_GUSBCFG
</name>

44198 <
diyName
>
OTG_HS_GUSBCFG
</displayName>

44199 <
desti
>
OTG_HS
 
USB
 
cfiguti


44200 </
desti
>

44201 <
addssOfft
>0xC</addressOffset>

44202 <
size
>32</size>

44203 <
tVue
>0x00000A00</resetValue>

44204 <
flds
>

44205 <
fld
>

44206 <
me
>
TOCAL
</name>

44207 <
desti
>
FS
 
timeout
 
libti
</description>

44208 <
bOfft
>0</bitOffset>

44209 <
bWidth
>3</bitWidth>

44210 <
acss
>
ad
-
wre
</access>

44211 </
fld
>

44212 <
fld
>

44213 <
me
>
PHYSEL
</name>

44214 <
desti
>
USB
 2.0 
high
-
d
 
ULPI
 
PHY
 

 USB 1.1

44215 
fu
-
d
 
rl
 
siv
 

</
desti
>

44216 <
bOfft
>6</bitOffset>

44217 <
bWidth
>1</bitWidth>

44218 <
acss
>
wre
-
ly
</access>

44219 </
fld
>

44220 <
fld
>

44221 <
me
>
SRPCAP
</name>

44222 <
desti
>
SRP
-
b
</description>

44223 <
bOfft
>8</bitOffset>

44224 <
bWidth
>1</bitWidth>

44225 <
acss
>
ad
-
wre
</access>

44226 </
fld
>

44227 <
fld
>

44228 <
me
>
HNPCAP
</name>

44229 <
desti
>
HNP
-
b
</description>

44230 <
bOfft
>9</bitOffset>

44231 <
bWidth
>1</bitWidth>

44232 <
acss
>
ad
-
wre
</access>

44233 </
fld
>

44234 <
fld
>

44235 <
me
>
TRDT
</name>

44236 <
desti
>
USB
 
tuound
 
time
</description>

44237 <
bOfft
>10</bitOffset>

44238 <
bWidth
>4</bitWidth>

44239 <
acss
>
ad
-
wre
</access>

44240 </
fld
>

44241 <
fld
>

44242 <
me
>
PHYLPCS
</name>

44243 <
desti
>
PHY
 
Low
-
pow
 
ock
 

</description>

44244 <
bOfft
>15</bitOffset>

44245 <
bWidth
>1</bitWidth>

44246 <
acss
>
ad
-
wre
</access>

44247 </
fld
>

44248 <
fld
>

44249 <
me
>
ULPIFSLS
</name>

44250 <
desti
>
ULPI
 
FS
/
LS
 

</description>

44251 <
bOfft
>17</bitOffset>

44252 <
bWidth
>1</bitWidth>

44253 <
acss
>
ad
-
wre
</access>

44254 </
fld
>

44255 <
fld
>

44256 <
me
>
ULPIAR
</name>

44257 <
desti
>
ULPI
 
Auto
-
sume
</description>

44258 <
bOfft
>18</bitOffset>

44259 <
bWidth
>1</bitWidth>

44260 <
acss
>
ad
-
wre
</access>

44261 </
fld
>

44262 <
fld
>

44263 <
me
>
ULPICSM
</name>

44264 <
desti
>
ULPI
 
Clock
 
SudM
</description>

44265 <
bOfft
>19</bitOffset>

44266 <
bWidth
>1</bitWidth>

44267 <
acss
>
ad
-
wre
</access>

44268 </
fld
>

44269 <
fld
>

44270 <
me
>
ULPIEVBUSD
</name>

44271 <
desti
>
ULPI
 
Ex
 
VBUS
 
Drive
</description>

44272 <
bOfft
>20</bitOffset>

44273 <
bWidth
>1</bitWidth>

44274 <
acss
>
ad
-
wre
</access>

44275 </
fld
>

44276 <
fld
>

44277 <
me
>
ULPIEVBUSI
</name>

44278 <
desti
>
ULPI
 
ex
 
VBUS


44279 
dit
</
desti
>

44280 <
bOfft
>21</bitOffset>

44281 <
bWidth
>1</bitWidth>

44282 <
acss
>
ad
-
wre
</access>

44283 </
fld
>

44284 <
fld
>

44285 <
me
>
TSDPS
</name>

44286 <
desti
>
TmS
 
DLe
 
pulsg


44287 
i
</
desti
>

44288 <
bOfft
>22</bitOffset>

44289 <
bWidth
>1</bitWidth>

44290 <
acss
>
ad
-
wre
</access>

44291 </
fld
>

44292 <
fld
>

44293 <
me
>
PCCI
</name>

44294 <
desti
>
Indit
 
comemt
</description>

44295 <
bOfft
>23</bitOffset>

44296 <
bWidth
>1</bitWidth>

44297 <
acss
>
ad
-
wre
</access>

44298 </
fld
>

44299 <
fld
>

44300 <
me
>
PTCI
</name>

44301 <
desti
>
Indit
 
ss
 
through
</description>

44302 <
bOfft
>24</bitOffset>

44303 <
bWidth
>1</bitWidth>

44304 <
acss
>
ad
-
wre
</access>

44305 </
fld
>

44306 <
fld
>

44307 <
me
>
ULPIIPD
</name>

44308 <
desti
>
ULPI
 
r
 
e


44309 
dib
</
desti
>

44310 <
bOfft
>25</bitOffset>

44311 <
bWidth
>1</bitWidth>

44312 <
acss
>
ad
-
wre
</access>

44313 </
fld
>

44314 <
fld
>

44315 <
me
>
FHMOD
</name>

44316 <
desti
>
Fd
 
ho
 
mode
</description>

44317 <
bOfft
>29</bitOffset>

44318 <
bWidth
>1</bitWidth>

44319 <
acss
>
ad
-
wre
</access>

44320 </
fld
>

44321 <
fld
>

44322 <
me
>
FDMOD
</name>

44323 <
desti
>
Fd
 
rh
 
mode
</description>

44324 <
bOfft
>30</bitOffset>

44325 <
bWidth
>1</bitWidth>

44326 <
acss
>
ad
-
wre
</access>

44327 </
fld
>

44328 <
fld
>

44329 <
me
>
CTXPKT
</name>

44330 <
desti
>
Cru
 
Tx
 
ck
</description>

44331 <
bOfft
>31</bitOffset>

44332 <
bWidth
>1</bitWidth>

44333 <
acss
>
ad
-
wre
</access>

44334 </
fld
>

44335 </
flds
>

44338 <
me
>
OTG_HS_GRSTCTL
</name>

44339 <
diyName
>
OTG_HS_GRSTCTL
</displayName>

44340 <
desti
>
OTG_HS
 
t
 </description>

44341 <
addssOfft
>0x10</addressOffset>

44342 <
size
>32</size>

44343 <
tVue
>0x20000000</resetValue>

44344 <
flds
>

44345 <
fld
>

44346 <
me
>
CSRST
</name>

44347 <
desti
>
Ce
 
so
 
t
</description>

44348 <
bOfft
>0</bitOffset>

44349 <
bWidth
>1</bitWidth>

44350 <
acss
>
ad
-
wre
</access>

44351 </
fld
>

44352 <
fld
>

44353 <
me
>
HSRST
</name>

44354 <
desti
>
HCLK
 
so
 
t
</description>

44355 <
bOfft
>1</bitOffset>

44356 <
bWidth
>1</bitWidth>

44357 <
acss
>
ad
-
wre
</access>

44358 </
fld
>

44359 <
fld
>

44360 <
me
>
FCRST
</name>

44361 <
desti
>
Ho
 
ame
 
cou
 
t
</description>

44362 <
bOfft
>2</bitOffset>

44363 <
bWidth
>1</bitWidth>

44364 <
acss
>
ad
-
wre
</access>

44365 </
fld
>

44366 <
fld
>

44367 <
me
>
RXFFLSH
</name>

44368 <
desti
>
RxFIFO
 
ush
</description>

44369 <
bOfft
>4</bitOffset>

44370 <
bWidth
>1</bitWidth>

44371 <
acss
>
ad
-
wre
</access>

44372 </
fld
>

44373 <
fld
>

44374 <
me
>
TXFFLSH
</name>

44375 <
desti
>
TxFIFO
 
ush
</description>

44376 <
bOfft
>5</bitOffset>

44377 <
bWidth
>1</bitWidth>

44378 <
acss
>
ad
-
wre
</access>

44379 </
fld
>

44380 <
fld
>

44381 <
me
>
TXFNUM
</name>

44382 <
desti
>
TxFIFO
 
numb
</description>

44383 <
bOfft
>6</bitOffset>

44384 <
bWidth
>5</bitWidth>

44385 <
acss
>
ad
-
wre
</access>

44386 </
fld
>

44387 <
fld
>

44388 <
me
>
DMAREQ
</name>

44389 <
desti
>
DMA
 
que
 
sigl
</description>

44390 <
bOfft
>30</bitOffset>

44391 <
bWidth
>1</bitWidth>

44392 <
acss
>
ad
-
ly
</access>

44393 </
fld
>

44394 <
fld
>

44395 <
me
>
AHBIDL
</name>

44396 <
desti
>
AHB
 
ma
 
id
</description>

44397 <
bOfft
>31</bitOffset>

44398 <
bWidth
>1</bitWidth>

44399 <
acss
>
ad
-
ly
</access>

44400 </
fld
>

44401 </
flds
>

44404 <
me
>
OTG_HS_GINTSTS
</name>

44405 <
diyName
>
OTG_HS_GINTSTS
</displayName>

44406 <
desti
>
OTG_HS
 
ce
 
u
 </description>

44407 <
addssOfft
>0x14</addressOffset>

44408 <
size
>32</size>

44409 <
tVue
>0x04000020</resetValue>

44410 <
flds
>

44411 <
fld
>

44412 <
me
>
CMOD
</name>

44413 <
desti
>
Cut
 
mode
 
of
 
ݔi
</description>

44414 <
bOfft
>0</bitOffset>

44415 <
bWidth
>1</bitWidth>

44416 <
acss
>
ad
-
ly
</access>

44417 </
fld
>

44418 <
fld
>

44419 <
me
>
MMIS
</name>

44420 <
desti
>
Mode
 
mismch
 
u
</description>

44421 <
bOfft
>1</bitOffset>

44422 <
bWidth
>1</bitWidth>

44423 <
acss
>
ad
-
wre
</access>

44424 </
fld
>

44425 <
fld
>

44426 <
me
>
OTGINT
</name>

44427 <
desti
>
OTG
 
u
</description>

44428 <
bOfft
>2</bitOffset>

44429 <
bWidth
>1</bitWidth>

44430 <
acss
>
ad
-
ly
</access>

44431 </
fld
>

44432 <
fld
>

44433 <
me
>
SOF
</name>

44434 <
desti
>
S
 
of
 
ame
</description>

44435 <
bOfft
>3</bitOffset>

44436 <
bWidth
>1</bitWidth>

44437 <
acss
>
ad
-
wre
</access>

44438 </
fld
>

44439 <
fld
>

44440 <
me
>
RXFLVL
</name>

44441 <
desti
>
RxFIFO
 
nemy
</description>

44442 <
bOfft
>4</bitOffset>

44443 <
bWidth
>1</bitWidth>

44444 <
acss
>
ad
-
ly
</access>

44445 </
fld
>

44446 <
fld
>

44447 <
me
>
NPTXFE
</name>

44448 <
desti
>
Nڳriodic
 
TxFIFO
 
emy
</description>

44449 <
bOfft
>5</bitOffset>

44450 <
bWidth
>1</bitWidth>

44451 <
acss
>
ad
-
ly
</access>

44452 </
fld
>

44453 <
fld
>

44454 <
me
>
GINAKEFF
</name>

44455 <
desti
>
Glob
 
IN
 
nڳriodic
 
NAK


44456 
efive
</
desti
>

44457 <
bOfft
>6</bitOffset>

44458 <
bWidth
>1</bitWidth>

44459 <
acss
>
ad
-
ly
</access>

44460 </
fld
>

44461 <
fld
>

44462 <
me
>
BOUTNAKEFF
</name>

44463 <
desti
>
Glob
 
OUT
 
NAK
 
efive
</description>

44464 <
bOfft
>7</bitOffset>

44465 <
bWidth
>1</bitWidth>

44466 <
acss
>
ad
-
ly
</access>

44467 </
fld
>

44468 <
fld
>

44469 <
me
>
ESUSP
</name>

44470 <
desti
>
Ely
 
sud
</description>

44471 <
bOfft
>10</bitOffset>

44472 <
bWidth
>1</bitWidth>

44473 <
acss
>
ad
-
wre
</access>

44474 </
fld
>

44475 <
fld
>

44476 <
me
>
USBSUSP
</name>

44477 <
desti
>
USB
 
sud
</description>

44478 <
bOfft
>11</bitOffset>

44479 <
bWidth
>1</bitWidth>

44480 <
acss
>
ad
-
wre
</access>

44481 </
fld
>

44482 <
fld
>

44483 <
me
>
USBRST
</name>

44484 <
desti
>
USB
 
t
</description>

44485 <
bOfft
>12</bitOffset>

44486 <
bWidth
>1</bitWidth>

44487 <
acss
>
ad
-
wre
</access>

44488 </
fld
>

44489 <
fld
>

44490 <
me
>
ENUMDNE
</name>

44491 <
desti
>
Enumi
 
de
</description>

44492 <
bOfft
>13</bitOffset>

44493 <
bWidth
>1</bitWidth>

44494 <
acss
>
ad
-
wre
</access>

44495 </
fld
>

44496 <
fld
>

44497 <
me
>
ISOODRP
</name>

44498 <
desti
>
Isochrous
 
OUT
 
ck
 
drݳd


44499 
u
</
desti
>

44500 <
bOfft
>14</bitOffset>

44501 <
bWidth
>1</bitWidth>

44502 <
acss
>
ad
-
wre
</access>

44503 </
fld
>

44504 <
fld
>

44505 <
me
>
EOPF
</name>

44506 <
desti
>
End
 
of
 
riodic
 
ame


44507 
u
</
desti
>

44508 <
bOfft
>15</bitOffset>

44509 <
bWidth
>1</bitWidth>

44510 <
acss
>
ad
-
wre
</access>

44511 </
fld
>

44512 <
fld
>

44513 <
me
>
IEPINT
</name>

44514 <
desti
>
IN
 
dpot
 
u
</description>

44515 <
bOfft
>18</bitOffset>

44516 <
bWidth
>1</bitWidth>

44517 <
acss
>
ad
-
ly
</access>

44518 </
fld
>

44519 <
fld
>

44520 <
me
>
OEPINT
</name>

44521 <
desti
>
OUT
 
dpot
 
u
</description>

44522 <
bOfft
>19</bitOffset>

44523 <
bWidth
>1</bitWidth>

44524 <
acss
>
ad
-
ly
</access>

44525 </
fld
>

44526 <
fld
>

44527 <
me
>
IISOIXFR
</name>

44528 <
desti
>
Income
 
isochrous
 
IN


44529 
sr
</
desti
>

44530 <
bOfft
>20</bitOffset>

44531 <
bWidth
>1</bitWidth>

44532 <
acss
>
ad
-
wre
</access>

44533 </
fld
>

44534 <
fld
>

44535 <
me
>
PXFR_INCOMPISOOUT
</name>

44536 <
desti
>
Income
 
riodic


44537 
sr
</
desti
>

44538 <
bOfft
>21</bitOffset>

44539 <
bWidth
>1</bitWidth>

44540 <
acss
>
ad
-
wre
</access>

44541 </
fld
>

44542 <
fld
>

44543 <
me
>
DATAFSUSP
</name>

44544 <
desti
>
Da
 
tch
 
suded
</description>

44545 <
bOfft
>22</bitOffset>

44546 <
bWidth
>1</bitWidth>

44547 <
acss
>
ad
-
wre
</access>

44548 </
fld
>

44549 <
fld
>

44550 <
me
>
HPRTINT
</name>

44551 <
desti
>
Ho
 
pt
 
u
</description>

44552 <
bOfft
>24</bitOffset>

44553 <
bWidth
>1</bitWidth>

44554 <
acss
>
ad
-
ly
</access>

44555 </
fld
>

44556 <
fld
>

44557 <
me
>
HCINT
</name>

44558 <
desti
>
Ho
 
chls
 
u
</description>

44559 <
bOfft
>25</bitOffset>

44560 <
bWidth
>1</bitWidth>

44561 <
acss
>
ad
-
ly
</access>

44562 </
fld
>

44563 <
fld
>

44564 <
me
>
PTXFE
</name>

44565 <
desti
>
Piodic
 
TxFIFO
 
emy
</description>

44566 <
bOfft
>26</bitOffset>

44567 <
bWidth
>1</bitWidth>

44568 <
acss
>
ad
-
ly
</access>

44569 </
fld
>

44570 <
fld
>

44571 <
me
>
CIDSCHG
</name>

44572 <
desti
>
C
 
ID
 
us
 
chge
</description>

44573 <
bOfft
>28</bitOffset>

44574 <
bWidth
>1</bitWidth>

44575 <
acss
>
ad
-
wre
</access>

44576 </
fld
>

44577 <
fld
>

44578 <
me
>
DISCINT
</name>

44579 <
desti
>
Disc
 
deed


44580 
u
</
desti
>

44581 <
bOfft
>29</bitOffset>

44582 <
bWidth
>1</bitWidth>

44583 <
acss
>
ad
-
wre
</access>

44584 </
fld
>

44585 <
fld
>

44586 <
me
>
SRQINT
</name>

44587 <
desti
>
Sessi
 
que
/
w
 
ssi
 
deed


44588 
u
</
desti
>

44589 <
bOfft
>30</bitOffset>

44590 <
bWidth
>1</bitWidth>

44591 <
acss
>
ad
-
wre
</access>

44592 </
fld
>

44593 <
fld
>

44594 <
me
>
WKUINT
</name>

44595 <
desti
>
Resume
/
me
 
wakeup
 
deed


44596 
u
</
desti
>

44597 <
bOfft
>31</bitOffset>

44598 <
bWidth
>1</bitWidth>

44599 <
acss
>
ad
-
wre
</access>

44600 </
fld
>

44601 </
flds
>

44604 <
me
>
OTG_HS_GINTMSK
</name>

44605 <
diyName
>
OTG_HS_GINTMSK
</displayName>

44606 <
desti
>
OTG_HS
 
u
 
mask
 </description>

44607 <
addssOfft
>0x18</addressOffset>

44608 <
size
>32</size>

44609 <
tVue
>0x0</resetValue>

44610 <
flds
>

44611 <
fld
>

44612 <
me
>
MMISM
</name>

44613 <
desti
>
Mode
 
mismch
 
u


44614 
mask
</
desti
>

44615 <
bOfft
>1</bitOffset>

44616 <
bWidth
>1</bitWidth>

44617 <
acss
>
ad
-
wre
</access>

44618 </
fld
>

44619 <
fld
>

44620 <
me
>
OTGINT
</name>

44621 <
desti
>
OTG
 
u
 
mask
</description>

44622 <
bOfft
>2</bitOffset>

44623 <
bWidth
>1</bitWidth>

44624 <
acss
>
ad
-
wre
</access>

44625 </
fld
>

44626 <
fld
>

44627 <
me
>
SOFM
</name>

44628 <
desti
>
S
 
of
 
ame
 
mask
</description>

44629 <
bOfft
>3</bitOffset>

44630 <
bWidth
>1</bitWidth>

44631 <
acss
>
ad
-
wre
</access>

44632 </
fld
>

44633 <
fld
>

44634 <
me
>
RXFLVLM
</name>

44635 <
desti
>
Reive
 
FIFO
 
nemy
 
mask
</description>

44636 <
bOfft
>4</bitOffset>

44637 <
bWidth
>1</bitWidth>

44638 <
acss
>
ad
-
wre
</access>

44639 </
fld
>

44640 <
fld
>

44641 <
me
>
NPTXFEM
</name>

44642 <
desti
>
Nڳriodic
 
TxFIFO
 
emy


44643 
mask
</
desti
>

44644 <
bOfft
>5</bitOffset>

44645 <
bWidth
>1</bitWidth>

44646 <
acss
>
ad
-
wre
</access>

44647 </
fld
>

44648 <
fld
>

44649 <
me
>
GINAKEFFM
</name>

44650 <
desti
>
Glob
 
nڳriodic
 
IN
 
NAK
 
efive


44651 
mask
</
desti
>

44652 <
bOfft
>6</bitOffset>

44653 <
bWidth
>1</bitWidth>

44654 <
acss
>
ad
-
wre
</access>

44655 </
fld
>

44656 <
fld
>

44657 <
me
>
GONAKEFFM
</name>

44658 <
desti
>
Glob
 
OUT
 
NAK
 
efive


44659 
mask
</
desti
>

44660 <
bOfft
>7</bitOffset>

44661 <
bWidth
>1</bitWidth>

44662 <
acss
>
ad
-
wre
</access>

44663 </
fld
>

44664 <
fld
>

44665 <
me
>
ESUSPM
</name>

44666 <
desti
>
Ely
 
sud
 
mask
</description>

44667 <
bOfft
>10</bitOffset>

44668 <
bWidth
>1</bitWidth>

44669 <
acss
>
ad
-
wre
</access>

44670 </
fld
>

44671 <
fld
>

44672 <
me
>
USBSUSPM
</name>

44673 <
desti
>
USB
 
sud
 
mask
</description>

44674 <
bOfft
>11</bitOffset>

44675 <
bWidth
>1</bitWidth>

44676 <
acss
>
ad
-
wre
</access>

44677 </
fld
>

44678 <
fld
>

44679 <
me
>
USBRST
</name>

44680 <
desti
>
USB
 
t
 
mask
</description>

44681 <
bOfft
>12</bitOffset>

44682 <
bWidth
>1</bitWidth>

44683 <
acss
>
ad
-
wre
</access>

44684 </
fld
>

44685 <
fld
>

44686 <
me
>
ENUMDNEM
</name>

44687 <
desti
>
Enumi
 
de
 
mask
</description>

44688 <
bOfft
>13</bitOffset>

44689 <
bWidth
>1</bitWidth>

44690 <
acss
>
ad
-
wre
</access>

44691 </
fld
>

44692 <
fld
>

44693 <
me
>
ISOODRPM
</name>

44694 <
desti
>
Isochrous
 
OUT
 
ck
 
drݳd
 
u


44695 
mask
</
desti
>

44696 <
bOfft
>14</bitOffset>

44697 <
bWidth
>1</bitWidth>

44698 <
acss
>
ad
-
wre
</access>

44699 </
fld
>

44700 <
fld
>

44701 <
me
>
EOPFM
</name>

44702 <
desti
>
End
 
of
 
riodic
 
ame
 
u


44703 
mask
</
desti
>

44704 <
bOfft
>15</bitOffset>

44705 <
bWidth
>1</bitWidth>

44706 <
acss
>
ad
-
wre
</access>

44707 </
fld
>

44708 <
fld
>

44709 <
me
>
EPMISM
</name>

44710 <
desti
>
Endpot
 
mismch
 
u


44711 
mask
</
desti
>

44712 <
bOfft
>17</bitOffset>

44713 <
bWidth
>1</bitWidth>

44714 <
acss
>
ad
-
wre
</access>

44715 </
fld
>

44716 <
fld
>

44717 <
me
>
IEPINT
</name>

44718 <
desti
>
IN
 
dpots
 
u


44719 
mask
</
desti
>

44720 <
bOfft
>18</bitOffset>

44721 <
bWidth
>1</bitWidth>

44722 <
acss
>
ad
-
wre
</access>

44723 </
fld
>

44724 <
fld
>

44725 <
me
>
OEPINT
</name>

44726 <
desti
>
OUT
 
dpots
 
u


44727 
mask
</
desti
>

44728 <
bOfft
>19</bitOffset>

44729 <
bWidth
>1</bitWidth>

44730 <
acss
>
ad
-
wre
</access>

44731 </
fld
>

44732 <
fld
>

44733 <
me
>
IISOIXFRM
</name>

44734 <
desti
>
Income
 
isochrous
 
IN
 
sr


44735 
mask
</
desti
>

44736 <
bOfft
>20</bitOffset>

44737 <
bWidth
>1</bitWidth>

44738 <
acss
>
ad
-
wre
</access>

44739 </
fld
>

44740 <
fld
>

44741 <
me
>
PXFRM_IISOOXFRM
</name>

44742 <
desti
>
Income
 
riodic
 
sr


44743 
mask
</
desti
>

44744 <
bOfft
>21</bitOffset>

44745 <
bWidth
>1</bitWidth>

44746 <
acss
>
ad
-
wre
</access>

44747 </
fld
>

44748 <
fld
>

44749 <
me
>
FSUSPM
</name>

44750 <
desti
>
Da
 
tch
 
suded
 
mask
</description>

44751 <
bOfft
>22</bitOffset>

44752 <
bWidth
>1</bitWidth>

44753 <
acss
>
ad
-
wre
</access>

44754 </
fld
>

44755 <
fld
>

44756 <
me
>
PRTIM
</name>

44757 <
desti
>
Ho
 
pt
 
u
 
mask
</description>

44758 <
bOfft
>24</bitOffset>

44759 <
bWidth
>1</bitWidth>

44760 <
acss
>
ad
-
ly
</access>

44761 </
fld
>

44762 <
fld
>

44763 <
me
>
HCIM
</name>

44764 <
desti
>
Ho
 
chls
 
u


44765 
mask
</
desti
>

44766 <
bOfft
>25</bitOffset>

44767 <
bWidth
>1</bitWidth>

44768 <
acss
>
ad
-
wre
</access>

44769 </
fld
>

44770 <
fld
>

44771 <
me
>
PTXFEM
</name>

44772 <
desti
>
Piodic
 
TxFIFO
 
emy
 
mask
</description>

44773 <
bOfft
>26</bitOffset>

44774 <
bWidth
>1</bitWidth>

44775 <
acss
>
ad
-
wre
</access>

44776 </
fld
>

44777 <
fld
>

44778 <
me
>
CIDSCHGM
</name>

44779 <
desti
>
C
 
ID
 
us
 
chge


44780 
mask
</
desti
>

44781 <
bOfft
>28</bitOffset>

44782 <
bWidth
>1</bitWidth>

44783 <
acss
>
ad
-
wre
</access>

44784 </
fld
>

44785 <
fld
>

44786 <
me
>
DISCINT
</name>

44787 <
desti
>
Disc
 
deed
 
u


44788 
mask
</
desti
>

44789 <
bOfft
>29</bitOffset>

44790 <
bWidth
>1</bitWidth>

44791 <
acss
>
ad
-
wre
</access>

44792 </
fld
>

44793 <
fld
>

44794 <
me
>
SRQIM
</name>

44795 <
desti
>
Sessi
 
que
/
w
 
ssi
 
deed


44796 
u
 
mask
</
desti
>

44797 <
bOfft
>30</bitOffset>

44798 <
bWidth
>1</bitWidth>

44799 <
acss
>
ad
-
wre
</access>

44800 </
fld
>

44801 <
fld
>

44802 <
me
>
WUIM
</name>

44803 <
desti
>
Resume
/
me
 
wakeup
 
deed
 
u


44804 
mask
</
desti
>

44805 <
bOfft
>31</bitOffset>

44806 <
bWidth
>1</bitWidth>

44807 <
acss
>
ad
-
wre
</access>

44808 </
fld
>

44809 </
flds
>

44812 <
me
>
OTG_HS_GRXSTSR_Ho
</name>

44813 <
diyName
>
OTG_HS_GRXSTSR_Ho
</displayName>

44814 <
desti
>
OTG_HS
 
Reive
 
us
 
debug
 
ad
 

44815 (
ho
 
mode
)</
desti
>

44816 <
addssOfft
>0x1C</addressOffset>

44817 <
size
>32</size>

44818 <
acss
>
ad
-
ly
</access>

44819 <
tVue
>0x0</resetValue>

44820 <
flds
>

44821 <
fld
>

44822 <
me
>
CHNUM
</name>

44823 <
desti
>
Chl
 
numb
</description>

44824 <
bOfft
>0</bitOffset>

44825 <
bWidth
>4</bitWidth>

44826 </
fld
>

44827 <
fld
>

44828 <
me
>
BCNT
</name>

44829 <
desti
>
By
 
cou
</description>

44830 <
bOfft
>4</bitOffset>

44831 <
bWidth
>11</bitWidth>

44832 </
fld
>

44833 <
fld
>

44834 <
me
>
DPID
</name>

44835 <
desti
>
Da
 
PID
</description>

44836 <
bOfft
>15</bitOffset>

44837 <
bWidth
>2</bitWidth>

44838 </
fld
>

44839 <
fld
>

44840 <
me
>
PKTSTS
</name>

44841 <
desti
>
Pack
 
us
</description>

44842 <
bOfft
>17</bitOffset>

44843 <
bWidth
>4</bitWidth>

44844 </
fld
>

44845 </
flds
>

44848 <
me
>
OTG_HS_GRXSTSP_Ho
</name>

44849 <
diyName
>
OTG_HS_GRXSTSP_Ho
</displayName>

44850 <
desti
>
OTG_HS
 
us
 
ad
 
d
 
p
 (
ho


44851 
mode
)</
desti
>

44852 <
addssOfft
>0x20</addressOffset>

44853 <
size
>32</size>

44854 <
acss
>
ad
-
ly
</access>

44855 <
tVue
>0x0</resetValue>

44856 <
flds
>

44857 <
fld
>

44858 <
me
>
CHNUM
</name>

44859 <
desti
>
Chl
 
numb
</description>

44860 <
bOfft
>0</bitOffset>

44861 <
bWidth
>4</bitWidth>

44862 </
fld
>

44863 <
fld
>

44864 <
me
>
BCNT
</name>

44865 <
desti
>
By
 
cou
</description>

44866 <
bOfft
>4</bitOffset>

44867 <
bWidth
>11</bitWidth>

44868 </
fld
>

44869 <
fld
>

44870 <
me
>
DPID
</name>

44871 <
desti
>
Da
 
PID
</description>

44872 <
bOfft
>15</bitOffset>

44873 <
bWidth
>2</bitWidth>

44874 </
fld
>

44875 <
fld
>

44876 <
me
>
PKTSTS
</name>

44877 <
desti
>
Pack
 
us
</description>

44878 <
bOfft
>17</bitOffset>

44879 <
bWidth
>4</bitWidth>

44880 </
fld
>

44881 </
flds
>

44884 <
me
>
OTG_HS_GRXFSIZ
</name>

44885 <
diyName
>
OTG_HS_GRXFSIZ
</displayName>

44886 <
desti
>
OTG_HS
 
Reive
 
FIFO
 
size


44887 </
desti
>

44888 <
addssOfft
>0x24</addressOffset>

44889 <
size
>32</size>

44890 <
acss
>
ad
-
wre
</access>

44891 <
tVue
>0x00000200</resetValue>

44892 <
flds
>

44893 <
fld
>

44894 <
me
>
RXFD
</name>

44895 <
desti
>
RxFIFO
 
dth
</description>

44896 <
bOfft
>0</bitOffset>

44897 <
bWidth
>16</bitWidth>

44898 </
fld
>

44899 </
flds
>

44902 <
me
>
OTG_HS_GNPTXFSIZ_Ho
</name>

44903 <
diyName
>
OTG_HS_GNPTXFSIZ_Ho
</displayName>

44904 <
desti
>
OTG_HS
 
nڳriodic
 
sm
 
FIFO
 
size


44905 (
ho
 
mode
)</
desti
>

44906 <
addssOfft
>0x28</addressOffset>

44907 <
size
>32</size>

44908 <
acss
>
ad
-
wre
</access>

44909 <
tVue
>0x00000200</resetValue>

44910 <
flds
>

44911 <
fld
>

44912 <
me
>
NPTXFSA
</name>

44913 <
desti
>
Nڳriodic
 
sm
 
RAM
 
t


44914 
addss
</
desti
>

44915 <
bOfft
>0</bitOffset>

44916 <
bWidth
>16</bitWidth>

44917 </
fld
>

44918 <
fld
>

44919 <
me
>
NPTXFD
</name>

44920 <
desti
>
Nڳriodic
 
TxFIFO
 
dth
</description>

44921 <
bOfft
>16</bitOffset>

44922 <
bWidth
>16</bitWidth>

44923 </
fld
>

44924 </
flds
>

44927 <
me
>
OTG_HS_TX0FSIZ_Ph
</name>

44928 <
diyName
>
OTG_HS_TX0FSIZ_Ph
</displayName>

44929 <
desti
>
Endpot
 0 
sm
 
FIFO
 
	`size
 (
rh


44930 
mode
)</
desti
>

44931 <
eRegi
>
OTG_HS_GNPTXFSIZ_Ho
</alternateRegister>

44932 <
addssOfft
>0x28</addressOffset>

44933 <
size
>32</size>

44934 <
acss
>
ad
-
wre
</access>

44935 <
tVue
>0x00000200</resetValue>

44936 <
flds
>

44937 <
fld
>

44938 <
me
>
TX0FSA
</name>

44939 <
desti
>
Endpot
 0 
sm
 
RAM
 
t


44940 
addss
</
desti
>

44941 <
bOfft
>0</bitOffset>

44942 <
bWidth
>16</bitWidth>

44943 </
fld
>

44944 <
fld
>

44945 <
me
>
TX0FD
</name>

44946 <
desti
>
Endpot
 0 
TxFIFO
 
dth
</description>

44947 <
bOfft
>16</bitOffset>

44948 <
bWidth
>16</bitWidth>

44949 </
fld
>

44950 </
flds
>

44953 <
me
>
OTG_HS_GNPTXSTS
</name>

44954 <
diyName
>
OTG_HS_GNPTXSTS
</displayName>

44955 <
desti
>
OTG_HS
 
nڳriodic
 
sm
 
FIFO
/
queue


44956 
us
 </
desti
>

44957 <
addssOfft
>0x2C</addressOffset>

44958 <
size
>32</size>

44959 <
acss
>
ad
-
ly
</access>

44960 <
tVue
>0x00080200</resetValue>

44961 <
flds
>

44962 <
fld
>

44963 <
me
>
NPTXFSAV
</name>

44964 <
desti
>
Nڳriodic
 
TxFIFO
 
a


44965 
avaab
</
desti
>

44966 <
bOfft
>0</bitOffset>

44967 <
bWidth
>16</bitWidth>

44968 </
fld
>

44969 <
fld
>

44970 <
me
>
NPTQXSAV
</name>

44971 <
desti
>
Nڳriodic
 
sm
 
que
 
queue
 
a


44972 
avaab
</
desti
>

44973 <
bOfft
>16</bitOffset>

44974 <
bWidth
>8</bitWidth>

44975 </
fld
>

44976 <
fld
>

44977 <
me
>
NPTXQTOP
</name>

44978 <
desti
>
T
 
of
 
the
 
nڳriodic
 
sm
 
que


44979 
queue
</
desti
>

44980 <
bOfft
>24</bitOffset>

44981 <
bWidth
>7</bitWidth>

44982 </
fld
>

44983 </
flds
>

44986 <
me
>
OTG_HS_GCCFG
</name>

44987 <
diyName
>
OTG_HS_GCCFG
</displayName>

44988 <
desti
>
OTG_HS
 
g
 
ce
 
cfiguti


44989 </
desti
>

44990 <
addssOfft
>0x38</addressOffset>

44991 <
size
>32</size>

44992 <
acss
>
ad
-
wre
</access>

44993 <
tVue
>0x0</resetValue>

44994 <
flds
>

44995 <
fld
>

44996 <
me
>
PWRDWN
</name>

44997 <
desti
>
Pow
 
down
</description>

44998 <
bOfft
>16</bitOffset>

44999 <
bWidth
>1</bitWidth>

45000 </
fld
>

45001 <
fld
>

45002 <
me
>
I2CPADEN
</name>

45003 <
desti
>
Eb
 
I2C
 
bus
 
ci
 
the


45004 
ex
 
I2C
 
PHY
 
r
</
desti
>

45005 <
bOfft
>17</bitOffset>

45006 <
bWidth
>1</bitWidth>

45007 </
fld
>

45008 <
fld
>

45009 <
me
>
VBUSASEN
</name>

45010 <
desti
>
Eb
 
the
 
VBUS
 
nsg


45011 
devi
</
desti
>

45012 <
bOfft
>18</bitOffset>

45013 <
bWidth
>1</bitWidth>

45014 </
fld
>

45015 <
fld
>

45016 <
me
>
VBUSBSEN
</name>

45017 <
desti
>
Eb
 
the
 
VBUS
 
nsg
 
devi
</description>

45018 <
bOfft
>19</bitOffset>

45019 <
bWidth
>1</bitWidth>

45020 </
fld
>

45021 <
fld
>

45022 <
me
>
SOFOUTEN
</name>

45023 <
desti
>
SOF
 
ouut
 
ab
</description>

45024 <
bOfft
>20</bitOffset>

45025 <
bWidth
>1</bitWidth>

45026 </
fld
>

45027 <
fld
>

45028 <
me
>
NOVBUSSENS
</name>

45029 <
desti
>
VBUS
 
nsg
 
dib


45030 
ti
</
desti
>

45031 <
bOfft
>21</bitOffset>

45032 <
bWidth
>1</bitWidth>

45033 </
fld
>

45034 </
flds
>

45037 <
me
>
OTG_HS_CID
</name>

45038 <
diyName
>
OTG_HS_CID
</displayName>

45039 <
desti
>
OTG_HS
 
ce
 
ID
 </description>

45040 <
addssOfft
>0x3C</addressOffset>

45041 <
size
>32</size>

45042 <
acss
>
ad
-
wre
</access>

45043 <
tVue
>0x00001200</resetValue>

45044 <
flds
>

45045 <
fld
>

45046 <
me
>
PRODUCT_ID
</name>

45047 <
desti
>
Produ
 
ID
 
fld
</description>

45048 <
bOfft
>0</bitOffset>

45049 <
bWidth
>32</bitWidth>

45050 </
fld
>

45051 </
flds
>

45054 <
me
>
OTG_HS_HPTXFSIZ
</name>

45055 <
diyName
>
OTG_HS_HPTXFSIZ
</displayName>

45056 <
desti
>
OTG_HS
 
Ho
 
riodic
 
sm
 
FIFO
 
size


45057 </
desti
>

45058 <
addssOfft
>0x100</addressOffset>

45059 <
size
>32</size>

45060 <
acss
>
ad
-
wre
</access>

45061 <
tVue
>0x02000600</resetValue>

45062 <
flds
>

45063 <
fld
>

45064 <
me
>
PTXSA
</name>

45065 <
desti
>
Ho
 
riodic
 
TxFIFO
 
t


45066 
addss
</
desti
>

45067 <
bOfft
>0</bitOffset>

45068 <
bWidth
>16</bitWidth>

45069 </
fld
>

45070 <
fld
>

45071 <
me
>
PTXFD
</name>

45072 <
desti
>
Ho
 
riodic
 
TxFIFO
 
dth
</description>

45073 <
bOfft
>16</bitOffset>

45074 <
bWidth
>16</bitWidth>

45075 </
fld
>

45076 </
flds
>

45079 <
me
>
OTG_HS_DIEPTXF1
</name>

45080 <
diyName
>
OTG_HS_DIEPTXF1
</displayName>

45081 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


45082 </
desti
>

45083 <
addssOfft
>0x104</addressOffset>

45084 <
size
>32</size>

45085 <
acss
>
ad
-
wre
</access>

45086 <
tVue
>0x02000400</resetValue>

45087 <
flds
>

45088 <
fld
>

45089 <
me
>
INEPTXSA
</name>

45090 <
desti
>
IN
 
dpot
 
FIFOx
 
sm
 
RAM
 
t


45091 
addss
</
desti
>

45092 <
bOfft
>0</bitOffset>

45093 <
bWidth
>16</bitWidth>

45094 </
fld
>

45095 <
fld
>

45096 <
me
>
INEPTXFD
</name>

45097 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

45098 <
bOfft
>16</bitOffset>

45099 <
bWidth
>16</bitWidth>

45100 </
fld
>

45101 </
flds
>

45104 <
me
>
OTG_HS_DIEPTXF2
</name>

45105 <
diyName
>
OTG_HS_DIEPTXF2
</displayName>

45106 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


45107 </
desti
>

45108 <
addssOfft
>0x108</addressOffset>

45109 <
size
>32</size>

45110 <
acss
>
ad
-
wre
</access>

45111 <
tVue
>0x02000400</resetValue>

45112 <
flds
>

45113 <
fld
>

45114 <
me
>
INEPTXSA
</name>

45115 <
desti
>
IN
 
dpot
 
FIFOx
 
sm
 
RAM
 
t


45116 
addss
</
desti
>

45117 <
bOfft
>0</bitOffset>

45118 <
bWidth
>16</bitWidth>

45119 </
fld
>

45120 <
fld
>

45121 <
me
>
INEPTXFD
</name>

45122 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

45123 <
bOfft
>16</bitOffset>

45124 <
bWidth
>16</bitWidth>

45125 </
fld
>

45126 </
flds
>

45129 <
me
>
OTG_HS_DIEPTXF3
</name>

45130 <
diyName
>
OTG_HS_DIEPTXF3
</displayName>

45131 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


45132 </
desti
>

45133 <
addssOfft
>0x11C</addressOffset>

45134 <
size
>32</size>

45135 <
acss
>
ad
-
wre
</access>

45136 <
tVue
>0x02000400</resetValue>

45137 <
flds
>

45138 <
fld
>

45139 <
me
>
INEPTXSA
</name>

45140 <
desti
>
IN
 
dpot
 
FIFOx
 
sm
 
RAM
 
t


45141 
addss
</
desti
>

45142 <
bOfft
>0</bitOffset>

45143 <
bWidth
>16</bitWidth>

45144 </
fld
>

45145 <
fld
>

45146 <
me
>
INEPTXFD
</name>

45147 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

45148 <
bOfft
>16</bitOffset>

45149 <
bWidth
>16</bitWidth>

45150 </
fld
>

45151 </
flds
>

45154 <
me
>
OTG_HS_DIEPTXF4
</name>

45155 <
diyName
>
OTG_HS_DIEPTXF4
</displayName>

45156 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


45157 </
desti
>

45158 <
addssOfft
>0x120</addressOffset>

45159 <
size
>32</size>

45160 <
acss
>
ad
-
wre
</access>

45161 <
tVue
>0x02000400</resetValue>

45162 <
flds
>

45163 <
fld
>

45164 <
me
>
INEPTXSA
</name>

45165 <
desti
>
IN
 
dpot
 
FIFOx
 
sm
 
RAM
 
t


45166 
addss
</
desti
>

45167 <
bOfft
>0</bitOffset>

45168 <
bWidth
>16</bitWidth>

45169 </
fld
>

45170 <
fld
>

45171 <
me
>
INEPTXFD
</name>

45172 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

45173 <
bOfft
>16</bitOffset>

45174 <
bWidth
>16</bitWidth>

45175 </
fld
>

45176 </
flds
>

45179 <
me
>
OTG_HS_DIEPTXF5
</name>

45180 <
diyName
>
OTG_HS_DIEPTXF5
</displayName>

45181 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


45182 </
desti
>

45183 <
addssOfft
>0x124</addressOffset>

45184 <
size
>32</size>

45185 <
acss
>
ad
-
wre
</access>

45186 <
tVue
>0x02000400</resetValue>

45187 <
flds
>

45188 <
fld
>

45189 <
me
>
INEPTXSA
</name>

45190 <
desti
>
IN
 
dpot
 
FIFOx
 
sm
 
RAM
 
t


45191 
addss
</
desti
>

45192 <
bOfft
>0</bitOffset>

45193 <
bWidth
>16</bitWidth>

45194 </
fld
>

45195 <
fld
>

45196 <
me
>
INEPTXFD
</name>

45197 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

45198 <
bOfft
>16</bitOffset>

45199 <
bWidth
>16</bitWidth>

45200 </
fld
>

45201 </
flds
>

45204 <
me
>
OTG_HS_DIEPTXF6
</name>

45205 <
diyName
>
OTG_HS_DIEPTXF6
</displayName>

45206 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


45207 </
desti
>

45208 <
addssOfft
>0x128</addressOffset>

45209 <
size
>32</size>

45210 <
acss
>
ad
-
wre
</access>

45211 <
tVue
>0x02000400</resetValue>

45212 <
flds
>

45213 <
fld
>

45214 <
me
>
INEPTXSA
</name>

45215 <
desti
>
IN
 
dpot
 
FIFOx
 
sm
 
RAM
 
t


45216 
addss
</
desti
>

45217 <
bOfft
>0</bitOffset>

45218 <
bWidth
>16</bitWidth>

45219 </
fld
>

45220 <
fld
>

45221 <
me
>
INEPTXFD
</name>

45222 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

45223 <
bOfft
>16</bitOffset>

45224 <
bWidth
>16</bitWidth>

45225 </
fld
>

45226 </
flds
>

45229 <
me
>
OTG_HS_DIEPTXF7
</name>

45230 <
diyName
>
OTG_HS_DIEPTXF7
</displayName>

45231 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO
 
size


45232 </
desti
>

45233 <
addssOfft
>0x12C</addressOffset>

45234 <
size
>32</size>

45235 <
acss
>
ad
-
wre
</access>

45236 <
tVue
>0x02000400</resetValue>

45237 <
flds
>

45238 <
fld
>

45239 <
me
>
INEPTXSA
</name>

45240 <
desti
>
IN
 
dpot
 
FIFOx
 
sm
 
RAM
 
t


45241 
addss
</
desti
>

45242 <
bOfft
>0</bitOffset>

45243 <
bWidth
>16</bitWidth>

45244 </
fld
>

45245 <
fld
>

45246 <
me
>
INEPTXFD
</name>

45247 <
desti
>
IN
 
dpot
 
TxFIFO
 
dth
</description>

45248 <
bOfft
>16</bitOffset>

45249 <
bWidth
>16</bitWidth>

45250 </
fld
>

45251 </
flds
>

45254 <
me
>
OTG_HS_GRXSTSR_Ph
</name>

45255 <
diyName
>
OTG_HS_GRXSTSR_Ph
</displayName>

45256 <
desti
>
OTG_HS
 
Reive
 
us
 
debug
 
ad
 

45257 (
rh
 
mode
 mode)</
desti
>

45258 <
eRegi
>
OTG_HS_GRXSTSR_Ho
</alternateRegister>

45259 <
addssOfft
>0x1C</addressOffset>

45260 <
size
>32</size>

45261 <
acss
>
ad
-
ly
</access>

45262 <
tVue
>0x0</resetValue>

45263 <
flds
>

45264 <
fld
>

45265 <
me
>
EPNUM
</name>

45266 <
desti
>
Endpot
 
numb
</description>

45267 <
bOfft
>0</bitOffset>

45268 <
bWidth
>4</bitWidth>

45269 </
fld
>

45270 <
fld
>

45271 <
me
>
BCNT
</name>

45272 <
desti
>
By
 
cou
</description>

45273 <
bOfft
>4</bitOffset>

45274 <
bWidth
>11</bitWidth>

45275 </
fld
>

45276 <
fld
>

45277 <
me
>
DPID
</name>

45278 <
desti
>
Da
 
PID
</description>

45279 <
bOfft
>15</bitOffset>

45280 <
bWidth
>2</bitWidth>

45281 </
fld
>

45282 <
fld
>

45283 <
me
>
PKTSTS
</name>

45284 <
desti
>
Pack
 
us
</description>

45285 <
bOfft
>17</bitOffset>

45286 <
bWidth
>4</bitWidth>

45287 </
fld
>

45288 <
fld
>

45289 <
me
>
FRMNUM
</name>

45290 <
desti
>
Fme
 
numb
</description>

45291 <
bOfft
>21</bitOffset>

45292 <
bWidth
>4</bitWidth>

45293 </
fld
>

45294 </
flds
>

45297 <
me
>
OTG_HS_GRXSTSP_Ph
</name>

45298 <
diyName
>
OTG_HS_GRXSTSP_Ph
</displayName>

45299 <
desti
>
OTG_HS
 
us
 
ad
 
d
 
p
 

45300 (
rh
 
mode
)</
desti
>

45301 <
eRegi
>
OTG_HS_GRXSTSP_Ho
</alternateRegister>

45302 <
addssOfft
>0x20</addressOffset>

45303 <
size
>32</size>

45304 <
acss
>
ad
-
ly
</access>

45305 <
tVue
>0x0</resetValue>

45306 <
flds
>

45307 <
fld
>

45308 <
me
>
EPNUM
</name>

45309 <
desti
>
Endpot
 
numb
</description>

45310 <
bOfft
>0</bitOffset>

45311 <
bWidth
>4</bitWidth>

45312 </
fld
>

45313 <
fld
>

45314 <
me
>
BCNT
</name>

45315 <
desti
>
By
 
cou
</description>

45316 <
bOfft
>4</bitOffset>

45317 <
bWidth
>11</bitWidth>

45318 </
fld
>

45319 <
fld
>

45320 <
me
>
DPID
</name>

45321 <
desti
>
Da
 
PID
</description>

45322 <
bOfft
>15</bitOffset>

45323 <
bWidth
>2</bitWidth>

45324 </
fld
>

45325 <
fld
>

45326 <
me
>
PKTSTS
</name>

45327 <
desti
>
Pack
 
us
</description>

45328 <
bOfft
>17</bitOffset>

45329 <
bWidth
>4</bitWidth>

45330 </
fld
>

45331 <
fld
>

45332 <
me
>
FRMNUM
</name>

45333 <
desti
>
Fme
 
numb
</description>

45334 <
bOfft
>21</bitOffset>

45335 <
bWidth
>4</bitWidth>

45336 </
fld
>

45337 </
flds
>

45339 </
gis
>

45340 </
rh
>

45341 <
rh
>

45342 <
me
>
OTG_HS_HOST
</name>

45343 <
desti
>
USB
 

 
the
 
go
 
high
 
d
</description>

45344 <
groupName
>
USB_OTG_HS
</groupName>

45345 <
baAddss
>0x40040400</baseAddress>

45346 <
addssBlock
>

45347 <
offt
>0x0</offset>

45348 <
size
>0x400</size>

45349 <
uge
>
gis
</usage>

45350 </
addssBlock
>

45351 <
gis
>

45353 <
me
>
OTG_HS_HCFG
</name>

45354 <
diyName
>
OTG_HS_HCFG
</displayName>

45355 <
desti
>
OTG_HS
 
ho
 
cfiguti


45356 </
desti
>

45357 <
addssOfft
>0x0</addressOffset>

45358 <
size
>32</size>

45359 <
tVue
>0x0</resetValue>

45360 <
flds
>

45361 <
fld
>

45362 <
me
>
FSLSPCS
</name>

45363 <
desti
>
FS
/
LS
 
PHY
 
ock
 

</description>

45364 <
bOfft
>0</bitOffset>

45365 <
bWidth
>2</bitWidth>

45366 <
acss
>
ad
-
wre
</access>

45367 </
fld
>

45368 <
fld
>

45369 <
me
>
FSLSS
</name>

45370 <
desti
>
FS
- 
d
 
LS
-
ly
 
sut
</description>

45371 <
bOfft
>2</bitOffset>

45372 <
bWidth
>1</bitWidth>

45373 <
acss
>
ad
-
ly
</access>

45374 </
fld
>

45375 </
flds
>

45378 <
me
>
OTG_HS_HFIR
</name>

45379 <
diyName
>
OTG_HS_HFIR
</displayName>

45380 <
desti
>
OTG_HS
 
Ho
 
ame
 
rv


45381 </
desti
>

45382 <
addssOfft
>0x4</addressOffset>

45383 <
size
>32</size>

45384 <
acss
>
ad
-
wre
</access>

45385 <
tVue
>0x0000EA60</resetValue>

45386 <
flds
>

45387 <
fld
>

45388 <
me
>
FRIVL
</name>

45389 <
desti
>
Fme
 
rv
</description>

45390 <
bOfft
>0</bitOffset>

45391 <
bWidth
>16</bitWidth>

45392 </
fld
>

45393 </
flds
>

45396 <
me
>
OTG_HS_HFNUM
</name>

45397 <
diyName
>
OTG_HS_HFNUM
</displayName>

45398 <
desti
>
OTG_HS
 
ho
 
ame
 
numb
/am
time


45399 
mag
 </
desti
>

45400 <
addssOfft
>0x8</addressOffset>

45401 <
size
>32</size>

45402 <
acss
>
ad
-
ly
</access>

45403 <
tVue
>0x00003FFF</resetValue>

45404 <
flds
>

45405 <
fld
>

45406 <
me
>
FRNUM
</name>

45407 <
desti
>
Fme
 
numb
</description>

45408 <
bOfft
>0</bitOffset>

45409 <
bWidth
>16</bitWidth>

45410 </
fld
>

45411 <
fld
>

45412 <
me
>
FTREM
</name>

45413 <
desti
>
Fme
 
time
 
mag
</description>

45414 <
bOfft
>16</bitOffset>

45415 <
bWidth
>16</bitWidth>

45416 </
fld
>

45417 </
flds
>

45420 <
me
>
OTG_HS_HPTXSTS
</name>

45421 <
diyName
>
OTG_HS_HPTXSTS
</displayName>

45422 <
desti
>
OTG_HS_Ho
 
riodic
 
sm
 
FIFO
/
queue


45423 
us
 </
desti
>

45424 <
addssOfft
>0x10</addressOffset>

45425 <
size
>32</size>

45426 <
tVue
>0x00080100</resetValue>

45427 <
flds
>

45428 <
fld
>

45429 <
me
>
PTXFSAVL
</name>

45430 <
desti
>
Piodic
 
sm
 
da
 
FIFO
 
a


45431 
avaab
</
desti
>

45432 <
bOfft
>0</bitOffset>

45433 <
bWidth
>16</bitWidth>

45434 <
acss
>
ad
-
wre
</access>

45435 </
fld
>

45436 <
fld
>

45437 <
me
>
PTXQSAV
</name>

45438 <
desti
>
Piodic
 
sm
 
que
 
queue
 
a


45439 
avaab
</
desti
>

45440 <
bOfft
>16</bitOffset>

45441 <
bWidth
>8</bitWidth>

45442 <
acss
>
ad
-
ly
</access>

45443 </
fld
>

45444 <
fld
>

45445 <
me
>
PTXQTOP
</name>

45446 <
desti
>
T
 
of
 
the
 
riodic
 
sm
 
que


45447 
queue
</
desti
>

45448 <
bOfft
>24</bitOffset>

45449 <
bWidth
>8</bitWidth>

45450 <
acss
>
ad
-
ly
</access>

45451 </
fld
>

45452 </
flds
>

45455 <
me
>
OTG_HS_HAINT
</name>

45456 <
diyName
>
OTG_HS_HAINT
</displayName>

45457 <
desti
>
OTG_HS
 
Ho
 
l
 
chls
 
u


45458 </
desti
>

45459 <
addssOfft
>0x14</addressOffset>

45460 <
size
>32</size>

45461 <
acss
>
ad
-
ly
</access>

45462 <
tVue
>0x0</resetValue>

45463 <
flds
>

45464 <
fld
>

45465 <
me
>
HAINT
</name>

45466 <
desti
>
Chl
 
us
</description>

45467 <
bOfft
>0</bitOffset>

45468 <
bWidth
>16</bitWidth>

45469 </
fld
>

45470 </
flds
>

45473 <
me
>
OTG_HS_HAINTMSK
</name>

45474 <
diyName
>
OTG_HS_HAINTMSK
</displayName>

45475 <
desti
>
OTG_HS
 
ho
 
l
 
chls
 
u
 
mask


45476 </
desti
>

45477 <
addssOfft
>0x18</addressOffset>

45478 <
size
>32</size>

45479 <
acss
>
ad
-
wre
</access>

45480 <
tVue
>0x0</resetValue>

45481 <
flds
>

45482 <
fld
>

45483 <
me
>
HAINTM
</name>

45484 <
desti
>
Chl
 
u
 
mask
</description>

45485 <
bOfft
>0</bitOffset>

45486 <
bWidth
>16</bitWidth>

45487 </
fld
>

45488 </
flds
>

45491 <
me
>
OTG_HS_HPRT
</name>

45492 <
diyName
>
OTG_HS_HPRT
</displayName>

45493 <
desti
>
OTG_HS
 
ho
 
pt
 
cڌ
 
d
 
us


45494 </
desti
>

45495 <
addssOfft
>0x40</addressOffset>

45496 <
size
>32</size>

45497 <
tVue
>0x0</resetValue>

45498 <
flds
>

45499 <
fld
>

45500 <
me
>
PCSTS
</name>

45501 <
desti
>
Pt
 
c
 
us
</description>

45502 <
bOfft
>0</bitOffset>

45503 <
bWidth
>1</bitWidth>

45504 <
acss
>
ad
-
ly
</access>

45505 </
fld
>

45506 <
fld
>

45507 <
me
>
PCDET
</name>

45508 <
desti
>
Pt
 
c
 
deed
</description>

45509 <
bOfft
>1</bitOffset>

45510 <
bWidth
>1</bitWidth>

45511 <
acss
>
ad
-
wre
</access>

45512 </
fld
>

45513 <
fld
>

45514 <
me
>
PENA
</name>

45515 <
desti
>
Pt
 
ab
</description>

45516 <
bOfft
>2</bitOffset>

45517 <
bWidth
>1</bitWidth>

45518 <
acss
>
ad
-
wre
</access>

45519 </
fld
>

45520 <
fld
>

45521 <
me
>
PENCHNG
</name>

45522 <
desti
>
Pt
 
ab
/
dib
 
chge
</description>

45523 <
bOfft
>3</bitOffset>

45524 <
bWidth
>1</bitWidth>

45525 <
acss
>
ad
-
wre
</access>

45526 </
fld
>

45527 <
fld
>

45528 <
me
>
POCA
</name>

45529 <
desti
>
Pt
 
ovcut
 
aive
</description>

45530 <
bOfft
>4</bitOffset>

45531 <
bWidth
>1</bitWidth>

45532 <
acss
>
ad
-
ly
</access>

45533 </
fld
>

45534 <
fld
>

45535 <
me
>
POCCHNG
</name>

45536 <
desti
>
Pt
 
ovcut
 
chge
</description>

45537 <
bOfft
>5</bitOffset>

45538 <
bWidth
>1</bitWidth>

45539 <
acss
>
ad
-
wre
</access>

45540 </
fld
>

45541 <
fld
>

45542 <
me
>
PRES
</name>

45543 <
desti
>
Pt
 
sume
</description>

45544 <
bOfft
>6</bitOffset>

45545 <
bWidth
>1</bitWidth>

45546 <
acss
>
ad
-
wre
</access>

45547 </
fld
>

45548 <
fld
>

45549 <
me
>
PSUSP
</name>

45550 <
desti
>
Pt
 
sud
</description>

45551 <
bOfft
>7</bitOffset>

45552 <
bWidth
>1</bitWidth>

45553 <
acss
>
ad
-
wre
</access>

45554 </
fld
>

45555 <
fld
>

45556 <
me
>
PRST
</name>

45557 <
desti
>
Pt
 
t
</description>

45558 <
bOfft
>8</bitOffset>

45559 <
bWidth
>1</bitWidth>

45560 <
acss
>
ad
-
wre
</access>

45561 </
fld
>

45562 <
fld
>

45563 <
me
>
PLSTS
</name>

45564 <
desti
>
Pt
 
le
 
us
</description>

45565 <
bOfft
>10</bitOffset>

45566 <
bWidth
>2</bitWidth>

45567 <
acss
>
ad
-
ly
</access>

45568 </
fld
>

45569 <
fld
>

45570 <
me
>
PPWR
</name>

45571 <
desti
>
Pt
 
pow
</description>

45572 <
bOfft
>12</bitOffset>

45573 <
bWidth
>1</bitWidth>

45574 <
acss
>
ad
-
wre
</access>

45575 </
fld
>

45576 <
fld
>

45577 <
me
>
PTCTL
</name>

45578 <
desti
>
Pt
 

 
cڌ
</description>

45579 <
bOfft
>13</bitOffset>

45580 <
bWidth
>4</bitWidth>

45581 <
acss
>
ad
-
wre
</access>

45582 </
fld
>

45583 <
fld
>

45584 <
me
>
PSPD
</name>

45585 <
desti
>
Pt
 
d
</description>

45586 <
bOfft
>17</bitOffset>

45587 <
bWidth
>2</bitWidth>

45588 <
acss
>
ad
-
ly
</access>

45589 </
fld
>

45590 </
flds
>

45593 <
me
>
OTG_HS_HCCHAR0
</name>

45594 <
diyName
>
OTG_HS_HCCHAR0
</displayName>

45595 <
desti
>
OTG_HS
 
ho
 
chl
-0 
chaiics


45596 </
desti
>

45597 <
addssOfft
>0x100</addressOffset>

45598 <
size
>32</size>

45599 <
acss
>
ad
-
wre
</access>

45600 <
tVue
>0x0</resetValue>

45601 <
flds
>

45602 <
fld
>

45603 <
me
>
MPSIZ
</name>

45604 <
desti
>
Maximum
 
ck
 
size
</description>

45605 <
bOfft
>0</bitOffset>

45606 <
bWidth
>11</bitWidth>

45607 </
fld
>

45608 <
fld
>

45609 <
me
>
EPNUM
</name>

45610 <
desti
>
Endpot
 
numb
</description>

45611 <
bOfft
>11</bitOffset>

45612 <
bWidth
>4</bitWidth>

45613 </
fld
>

45614 <
fld
>

45615 <
me
>
EPDIR
</name>

45616 <
desti
>
Endpot
 
dei
</description>

45617 <
bOfft
>15</bitOffset>

45618 <
bWidth
>1</bitWidth>

45619 </
fld
>

45620 <
fld
>

45621 <
me
>
LSDEV
</name>

45622 <
desti
>
Low
-
d
 
devi
</description>

45623 <
bOfft
>17</bitOffset>

45624 <
bWidth
>1</bitWidth>

45625 </
fld
>

45626 <
fld
>

45627 <
me
>
EPTYP
</name>

45628 <
desti
>
Endpot
 
ty
</description>

45629 <
bOfft
>18</bitOffset>

45630 <
bWidth
>2</bitWidth>

45631 </
fld
>

45632 <
fld
>

45633 <
me
>
MC
</name>

45634 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


45635 (
EC
)</
desti
>

45636 <
bOfft
>20</bitOffset>

45637 <
bWidth
>2</bitWidth>

45638 </
fld
>

45639 <
fld
>

45640 <
me
>
DAD
</name>

45641 <
desti
>
Devi
 
addss
</description>

45642 <
bOfft
>22</bitOffset>

45643 <
bWidth
>7</bitWidth>

45644 </
fld
>

45645 <
fld
>

45646 <
me
>
ODDFRM
</name>

45647 <
desti
>
Odd
 
ame
</description>

45648 <
bOfft
>29</bitOffset>

45649 <
bWidth
>1</bitWidth>

45650 </
fld
>

45651 <
fld
>

45652 <
me
>
CHDIS
</name>

45653 <
desti
>
Chl
 
dib
</description>

45654 <
bOfft
>30</bitOffset>

45655 <
bWidth
>1</bitWidth>

45656 </
fld
>

45657 <
fld
>

45658 <
me
>
CHENA
</name>

45659 <
desti
>
Chl
 
ab
</description>

45660 <
bOfft
>31</bitOffset>

45661 <
bWidth
>1</bitWidth>

45662 </
fld
>

45663 </
flds
>

45666 <
me
>
OTG_HS_HCCHAR1
</name>

45667 <
diyName
>
OTG_HS_HCCHAR1
</displayName>

45668 <
desti
>
OTG_HS
 
ho
 
chl
-1 
chaiics


45669 </
desti
>

45670 <
addssOfft
>0x120</addressOffset>

45671 <
size
>32</size>

45672 <
acss
>
ad
-
wre
</access>

45673 <
tVue
>0x0</resetValue>

45674 <
flds
>

45675 <
fld
>

45676 <
me
>
MPSIZ
</name>

45677 <
desti
>
Maximum
 
ck
 
size
</description>

45678 <
bOfft
>0</bitOffset>

45679 <
bWidth
>11</bitWidth>

45680 </
fld
>

45681 <
fld
>

45682 <
me
>
EPNUM
</name>

45683 <
desti
>
Endpot
 
numb
</description>

45684 <
bOfft
>11</bitOffset>

45685 <
bWidth
>4</bitWidth>

45686 </
fld
>

45687 <
fld
>

45688 <
me
>
EPDIR
</name>

45689 <
desti
>
Endpot
 
dei
</description>

45690 <
bOfft
>15</bitOffset>

45691 <
bWidth
>1</bitWidth>

45692 </
fld
>

45693 <
fld
>

45694 <
me
>
LSDEV
</name>

45695 <
desti
>
Low
-
d
 
devi
</description>

45696 <
bOfft
>17</bitOffset>

45697 <
bWidth
>1</bitWidth>

45698 </
fld
>

45699 <
fld
>

45700 <
me
>
EPTYP
</name>

45701 <
desti
>
Endpot
 
ty
</description>

45702 <
bOfft
>18</bitOffset>

45703 <
bWidth
>2</bitWidth>

45704 </
fld
>

45705 <
fld
>

45706 <
me
>
MC
</name>

45707 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


45708 (
EC
)</
desti
>

45709 <
bOfft
>20</bitOffset>

45710 <
bWidth
>2</bitWidth>

45711 </
fld
>

45712 <
fld
>

45713 <
me
>
DAD
</name>

45714 <
desti
>
Devi
 
addss
</description>

45715 <
bOfft
>22</bitOffset>

45716 <
bWidth
>7</bitWidth>

45717 </
fld
>

45718 <
fld
>

45719 <
me
>
ODDFRM
</name>

45720 <
desti
>
Odd
 
ame
</description>

45721 <
bOfft
>29</bitOffset>

45722 <
bWidth
>1</bitWidth>

45723 </
fld
>

45724 <
fld
>

45725 <
me
>
CHDIS
</name>

45726 <
desti
>
Chl
 
dib
</description>

45727 <
bOfft
>30</bitOffset>

45728 <
bWidth
>1</bitWidth>

45729 </
fld
>

45730 <
fld
>

45731 <
me
>
CHENA
</name>

45732 <
desti
>
Chl
 
ab
</description>

45733 <
bOfft
>31</bitOffset>

45734 <
bWidth
>1</bitWidth>

45735 </
fld
>

45736 </
flds
>

45739 <
me
>
OTG_HS_HCCHAR2
</name>

45740 <
diyName
>
OTG_HS_HCCHAR2
</displayName>

45741 <
desti
>
OTG_HS
 
ho
 
chl
-2 
chaiics


45742 </
desti
>

45743 <
addssOfft
>0x140</addressOffset>

45744 <
size
>32</size>

45745 <
acss
>
ad
-
wre
</access>

45746 <
tVue
>0x0</resetValue>

45747 <
flds
>

45748 <
fld
>

45749 <
me
>
MPSIZ
</name>

45750 <
desti
>
Maximum
 
ck
 
size
</description>

45751 <
bOfft
>0</bitOffset>

45752 <
bWidth
>11</bitWidth>

45753 </
fld
>

45754 <
fld
>

45755 <
me
>
EPNUM
</name>

45756 <
desti
>
Endpot
 
numb
</description>

45757 <
bOfft
>11</bitOffset>

45758 <
bWidth
>4</bitWidth>

45759 </
fld
>

45760 <
fld
>

45761 <
me
>
EPDIR
</name>

45762 <
desti
>
Endpot
 
dei
</description>

45763 <
bOfft
>15</bitOffset>

45764 <
bWidth
>1</bitWidth>

45765 </
fld
>

45766 <
fld
>

45767 <
me
>
LSDEV
</name>

45768 <
desti
>
Low
-
d
 
devi
</description>

45769 <
bOfft
>17</bitOffset>

45770 <
bWidth
>1</bitWidth>

45771 </
fld
>

45772 <
fld
>

45773 <
me
>
EPTYP
</name>

45774 <
desti
>
Endpot
 
ty
</description>

45775 <
bOfft
>18</bitOffset>

45776 <
bWidth
>2</bitWidth>

45777 </
fld
>

45778 <
fld
>

45779 <
me
>
MC
</name>

45780 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


45781 (
EC
)</
desti
>

45782 <
bOfft
>20</bitOffset>

45783 <
bWidth
>2</bitWidth>

45784 </
fld
>

45785 <
fld
>

45786 <
me
>
DAD
</name>

45787 <
desti
>
Devi
 
addss
</description>

45788 <
bOfft
>22</bitOffset>

45789 <
bWidth
>7</bitWidth>

45790 </
fld
>

45791 <
fld
>

45792 <
me
>
ODDFRM
</name>

45793 <
desti
>
Odd
 
ame
</description>

45794 <
bOfft
>29</bitOffset>

45795 <
bWidth
>1</bitWidth>

45796 </
fld
>

45797 <
fld
>

45798 <
me
>
CHDIS
</name>

45799 <
desti
>
Chl
 
dib
</description>

45800 <
bOfft
>30</bitOffset>

45801 <
bWidth
>1</bitWidth>

45802 </
fld
>

45803 <
fld
>

45804 <
me
>
CHENA
</name>

45805 <
desti
>
Chl
 
ab
</description>

45806 <
bOfft
>31</bitOffset>

45807 <
bWidth
>1</bitWidth>

45808 </
fld
>

45809 </
flds
>

45812 <
me
>
OTG_HS_HCCHAR3
</name>

45813 <
diyName
>
OTG_HS_HCCHAR3
</displayName>

45814 <
desti
>
OTG_HS
 
ho
 
chl
-3 
chaiics


45815 </
desti
>

45816 <
addssOfft
>0x160</addressOffset>

45817 <
size
>32</size>

45818 <
acss
>
ad
-
wre
</access>

45819 <
tVue
>0x0</resetValue>

45820 <
flds
>

45821 <
fld
>

45822 <
me
>
MPSIZ
</name>

45823 <
desti
>
Maximum
 
ck
 
size
</description>

45824 <
bOfft
>0</bitOffset>

45825 <
bWidth
>11</bitWidth>

45826 </
fld
>

45827 <
fld
>

45828 <
me
>
EPNUM
</name>

45829 <
desti
>
Endpot
 
numb
</description>

45830 <
bOfft
>11</bitOffset>

45831 <
bWidth
>4</bitWidth>

45832 </
fld
>

45833 <
fld
>

45834 <
me
>
EPDIR
</name>

45835 <
desti
>
Endpot
 
dei
</description>

45836 <
bOfft
>15</bitOffset>

45837 <
bWidth
>1</bitWidth>

45838 </
fld
>

45839 <
fld
>

45840 <
me
>
LSDEV
</name>

45841 <
desti
>
Low
-
d
 
devi
</description>

45842 <
bOfft
>17</bitOffset>

45843 <
bWidth
>1</bitWidth>

45844 </
fld
>

45845 <
fld
>

45846 <
me
>
EPTYP
</name>

45847 <
desti
>
Endpot
 
ty
</description>

45848 <
bOfft
>18</bitOffset>

45849 <
bWidth
>2</bitWidth>

45850 </
fld
>

45851 <
fld
>

45852 <
me
>
MC
</name>

45853 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


45854 (
EC
)</
desti
>

45855 <
bOfft
>20</bitOffset>

45856 <
bWidth
>2</bitWidth>

45857 </
fld
>

45858 <
fld
>

45859 <
me
>
DAD
</name>

45860 <
desti
>
Devi
 
addss
</description>

45861 <
bOfft
>22</bitOffset>

45862 <
bWidth
>7</bitWidth>

45863 </
fld
>

45864 <
fld
>

45865 <
me
>
ODDFRM
</name>

45866 <
desti
>
Odd
 
ame
</description>

45867 <
bOfft
>29</bitOffset>

45868 <
bWidth
>1</bitWidth>

45869 </
fld
>

45870 <
fld
>

45871 <
me
>
CHDIS
</name>

45872 <
desti
>
Chl
 
dib
</description>

45873 <
bOfft
>30</bitOffset>

45874 <
bWidth
>1</bitWidth>

45875 </
fld
>

45876 <
fld
>

45877 <
me
>
CHENA
</name>

45878 <
desti
>
Chl
 
ab
</description>

45879 <
bOfft
>31</bitOffset>

45880 <
bWidth
>1</bitWidth>

45881 </
fld
>

45882 </
flds
>

45885 <
me
>
OTG_HS_HCCHAR4
</name>

45886 <
diyName
>
OTG_HS_HCCHAR4
</displayName>

45887 <
desti
>
OTG_HS
 
ho
 
chl
-4 
chaiics


45888 </
desti
>

45889 <
addssOfft
>0x180</addressOffset>

45890 <
size
>32</size>

45891 <
acss
>
ad
-
wre
</access>

45892 <
tVue
>0x0</resetValue>

45893 <
flds
>

45894 <
fld
>

45895 <
me
>
MPSIZ
</name>

45896 <
desti
>
Maximum
 
ck
 
size
</description>

45897 <
bOfft
>0</bitOffset>

45898 <
bWidth
>11</bitWidth>

45899 </
fld
>

45900 <
fld
>

45901 <
me
>
EPNUM
</name>

45902 <
desti
>
Endpot
 
numb
</description>

45903 <
bOfft
>11</bitOffset>

45904 <
bWidth
>4</bitWidth>

45905 </
fld
>

45906 <
fld
>

45907 <
me
>
EPDIR
</name>

45908 <
desti
>
Endpot
 
dei
</description>

45909 <
bOfft
>15</bitOffset>

45910 <
bWidth
>1</bitWidth>

45911 </
fld
>

45912 <
fld
>

45913 <
me
>
LSDEV
</name>

45914 <
desti
>
Low
-
d
 
devi
</description>

45915 <
bOfft
>17</bitOffset>

45916 <
bWidth
>1</bitWidth>

45917 </
fld
>

45918 <
fld
>

45919 <
me
>
EPTYP
</name>

45920 <
desti
>
Endpot
 
ty
</description>

45921 <
bOfft
>18</bitOffset>

45922 <
bWidth
>2</bitWidth>

45923 </
fld
>

45924 <
fld
>

45925 <
me
>
MC
</name>

45926 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


45927 (
EC
)</
desti
>

45928 <
bOfft
>20</bitOffset>

45929 <
bWidth
>2</bitWidth>

45930 </
fld
>

45931 <
fld
>

45932 <
me
>
DAD
</name>

45933 <
desti
>
Devi
 
addss
</description>

45934 <
bOfft
>22</bitOffset>

45935 <
bWidth
>7</bitWidth>

45936 </
fld
>

45937 <
fld
>

45938 <
me
>
ODDFRM
</name>

45939 <
desti
>
Odd
 
ame
</description>

45940 <
bOfft
>29</bitOffset>

45941 <
bWidth
>1</bitWidth>

45942 </
fld
>

45943 <
fld
>

45944 <
me
>
CHDIS
</name>

45945 <
desti
>
Chl
 
dib
</description>

45946 <
bOfft
>30</bitOffset>

45947 <
bWidth
>1</bitWidth>

45948 </
fld
>

45949 <
fld
>

45950 <
me
>
CHENA
</name>

45951 <
desti
>
Chl
 
ab
</description>

45952 <
bOfft
>31</bitOffset>

45953 <
bWidth
>1</bitWidth>

45954 </
fld
>

45955 </
flds
>

45958 <
me
>
OTG_HS_HCCHAR5
</name>

45959 <
diyName
>
OTG_HS_HCCHAR5
</displayName>

45960 <
desti
>
OTG_HS
 
ho
 
chl
-5 
chaiics


45961 </
desti
>

45962 <
addssOfft
>0x1A0</addressOffset>

45963 <
size
>32</size>

45964 <
acss
>
ad
-
wre
</access>

45965 <
tVue
>0x0</resetValue>

45966 <
flds
>

45967 <
fld
>

45968 <
me
>
MPSIZ
</name>

45969 <
desti
>
Maximum
 
ck
 
size
</description>

45970 <
bOfft
>0</bitOffset>

45971 <
bWidth
>11</bitWidth>

45972 </
fld
>

45973 <
fld
>

45974 <
me
>
EPNUM
</name>

45975 <
desti
>
Endpot
 
numb
</description>

45976 <
bOfft
>11</bitOffset>

45977 <
bWidth
>4</bitWidth>

45978 </
fld
>

45979 <
fld
>

45980 <
me
>
EPDIR
</name>

45981 <
desti
>
Endpot
 
dei
</description>

45982 <
bOfft
>15</bitOffset>

45983 <
bWidth
>1</bitWidth>

45984 </
fld
>

45985 <
fld
>

45986 <
me
>
LSDEV
</name>

45987 <
desti
>
Low
-
d
 
devi
</description>

45988 <
bOfft
>17</bitOffset>

45989 <
bWidth
>1</bitWidth>

45990 </
fld
>

45991 <
fld
>

45992 <
me
>
EPTYP
</name>

45993 <
desti
>
Endpot
 
ty
</description>

45994 <
bOfft
>18</bitOffset>

45995 <
bWidth
>2</bitWidth>

45996 </
fld
>

45997 <
fld
>

45998 <
me
>
MC
</name>

45999 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


46000 (
EC
)</
desti
>

46001 <
bOfft
>20</bitOffset>

46002 <
bWidth
>2</bitWidth>

46003 </
fld
>

46004 <
fld
>

46005 <
me
>
DAD
</name>

46006 <
desti
>
Devi
 
addss
</description>

46007 <
bOfft
>22</bitOffset>

46008 <
bWidth
>7</bitWidth>

46009 </
fld
>

46010 <
fld
>

46011 <
me
>
ODDFRM
</name>

46012 <
desti
>
Odd
 
ame
</description>

46013 <
bOfft
>29</bitOffset>

46014 <
bWidth
>1</bitWidth>

46015 </
fld
>

46016 <
fld
>

46017 <
me
>
CHDIS
</name>

46018 <
desti
>
Chl
 
dib
</description>

46019 <
bOfft
>30</bitOffset>

46020 <
bWidth
>1</bitWidth>

46021 </
fld
>

46022 <
fld
>

46023 <
me
>
CHENA
</name>

46024 <
desti
>
Chl
 
ab
</description>

46025 <
bOfft
>31</bitOffset>

46026 <
bWidth
>1</bitWidth>

46027 </
fld
>

46028 </
flds
>

46031 <
me
>
OTG_HS_HCCHAR6
</name>

46032 <
diyName
>
OTG_HS_HCCHAR6
</displayName>

46033 <
desti
>
OTG_HS
 
ho
 
chl
-6 
chaiics


46034 </
desti
>

46035 <
addssOfft
>0x1C0</addressOffset>

46036 <
size
>32</size>

46037 <
acss
>
ad
-
wre
</access>

46038 <
tVue
>0x0</resetValue>

46039 <
flds
>

46040 <
fld
>

46041 <
me
>
MPSIZ
</name>

46042 <
desti
>
Maximum
 
ck
 
size
</description>

46043 <
bOfft
>0</bitOffset>

46044 <
bWidth
>11</bitWidth>

46045 </
fld
>

46046 <
fld
>

46047 <
me
>
EPNUM
</name>

46048 <
desti
>
Endpot
 
numb
</description>

46049 <
bOfft
>11</bitOffset>

46050 <
bWidth
>4</bitWidth>

46051 </
fld
>

46052 <
fld
>

46053 <
me
>
EPDIR
</name>

46054 <
desti
>
Endpot
 
dei
</description>

46055 <
bOfft
>15</bitOffset>

46056 <
bWidth
>1</bitWidth>

46057 </
fld
>

46058 <
fld
>

46059 <
me
>
LSDEV
</name>

46060 <
desti
>
Low
-
d
 
devi
</description>

46061 <
bOfft
>17</bitOffset>

46062 <
bWidth
>1</bitWidth>

46063 </
fld
>

46064 <
fld
>

46065 <
me
>
EPTYP
</name>

46066 <
desti
>
Endpot
 
ty
</description>

46067 <
bOfft
>18</bitOffset>

46068 <
bWidth
>2</bitWidth>

46069 </
fld
>

46070 <
fld
>

46071 <
me
>
MC
</name>

46072 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


46073 (
EC
)</
desti
>

46074 <
bOfft
>20</bitOffset>

46075 <
bWidth
>2</bitWidth>

46076 </
fld
>

46077 <
fld
>

46078 <
me
>
DAD
</name>

46079 <
desti
>
Devi
 
addss
</description>

46080 <
bOfft
>22</bitOffset>

46081 <
bWidth
>7</bitWidth>

46082 </
fld
>

46083 <
fld
>

46084 <
me
>
ODDFRM
</name>

46085 <
desti
>
Odd
 
ame
</description>

46086 <
bOfft
>29</bitOffset>

46087 <
bWidth
>1</bitWidth>

46088 </
fld
>

46089 <
fld
>

46090 <
me
>
CHDIS
</name>

46091 <
desti
>
Chl
 
dib
</description>

46092 <
bOfft
>30</bitOffset>

46093 <
bWidth
>1</bitWidth>

46094 </
fld
>

46095 <
fld
>

46096 <
me
>
CHENA
</name>

46097 <
desti
>
Chl
 
ab
</description>

46098 <
bOfft
>31</bitOffset>

46099 <
bWidth
>1</bitWidth>

46100 </
fld
>

46101 </
flds
>

46104 <
me
>
OTG_HS_HCCHAR7
</name>

46105 <
diyName
>
OTG_HS_HCCHAR7
</displayName>

46106 <
desti
>
OTG_HS
 
ho
 
chl
-7 
chaiics


46107 </
desti
>

46108 <
addssOfft
>0x1E0</addressOffset>

46109 <
size
>32</size>

46110 <
acss
>
ad
-
wre
</access>

46111 <
tVue
>0x0</resetValue>

46112 <
flds
>

46113 <
fld
>

46114 <
me
>
MPSIZ
</name>

46115 <
desti
>
Maximum
 
ck
 
size
</description>

46116 <
bOfft
>0</bitOffset>

46117 <
bWidth
>11</bitWidth>

46118 </
fld
>

46119 <
fld
>

46120 <
me
>
EPNUM
</name>

46121 <
desti
>
Endpot
 
numb
</description>

46122 <
bOfft
>11</bitOffset>

46123 <
bWidth
>4</bitWidth>

46124 </
fld
>

46125 <
fld
>

46126 <
me
>
EPDIR
</name>

46127 <
desti
>
Endpot
 
dei
</description>

46128 <
bOfft
>15</bitOffset>

46129 <
bWidth
>1</bitWidth>

46130 </
fld
>

46131 <
fld
>

46132 <
me
>
LSDEV
</name>

46133 <
desti
>
Low
-
d
 
devi
</description>

46134 <
bOfft
>17</bitOffset>

46135 <
bWidth
>1</bitWidth>

46136 </
fld
>

46137 <
fld
>

46138 <
me
>
EPTYP
</name>

46139 <
desti
>
Endpot
 
ty
</description>

46140 <
bOfft
>18</bitOffset>

46141 <
bWidth
>2</bitWidth>

46142 </
fld
>

46143 <
fld
>

46144 <
me
>
MC
</name>

46145 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


46146 (
EC
)</
desti
>

46147 <
bOfft
>20</bitOffset>

46148 <
bWidth
>2</bitWidth>

46149 </
fld
>

46150 <
fld
>

46151 <
me
>
DAD
</name>

46152 <
desti
>
Devi
 
addss
</description>

46153 <
bOfft
>22</bitOffset>

46154 <
bWidth
>7</bitWidth>

46155 </
fld
>

46156 <
fld
>

46157 <
me
>
ODDFRM
</name>

46158 <
desti
>
Odd
 
ame
</description>

46159 <
bOfft
>29</bitOffset>

46160 <
bWidth
>1</bitWidth>

46161 </
fld
>

46162 <
fld
>

46163 <
me
>
CHDIS
</name>

46164 <
desti
>
Chl
 
dib
</description>

46165 <
bOfft
>30</bitOffset>

46166 <
bWidth
>1</bitWidth>

46167 </
fld
>

46168 <
fld
>

46169 <
me
>
CHENA
</name>

46170 <
desti
>
Chl
 
ab
</description>

46171 <
bOfft
>31</bitOffset>

46172 <
bWidth
>1</bitWidth>

46173 </
fld
>

46174 </
flds
>

46177 <
me
>
OTG_HS_HCCHAR8
</name>

46178 <
diyName
>
OTG_HS_HCCHAR8
</displayName>

46179 <
desti
>
OTG_HS
 
ho
 
chl
-8 
chaiics


46180 </
desti
>

46181 <
addssOfft
>0x200</addressOffset>

46182 <
size
>32</size>

46183 <
acss
>
ad
-
wre
</access>

46184 <
tVue
>0x0</resetValue>

46185 <
flds
>

46186 <
fld
>

46187 <
me
>
MPSIZ
</name>

46188 <
desti
>
Maximum
 
ck
 
size
</description>

46189 <
bOfft
>0</bitOffset>

46190 <
bWidth
>11</bitWidth>

46191 </
fld
>

46192 <
fld
>

46193 <
me
>
EPNUM
</name>

46194 <
desti
>
Endpot
 
numb
</description>

46195 <
bOfft
>11</bitOffset>

46196 <
bWidth
>4</bitWidth>

46197 </
fld
>

46198 <
fld
>

46199 <
me
>
EPDIR
</name>

46200 <
desti
>
Endpot
 
dei
</description>

46201 <
bOfft
>15</bitOffset>

46202 <
bWidth
>1</bitWidth>

46203 </
fld
>

46204 <
fld
>

46205 <
me
>
LSDEV
</name>

46206 <
desti
>
Low
-
d
 
devi
</description>

46207 <
bOfft
>17</bitOffset>

46208 <
bWidth
>1</bitWidth>

46209 </
fld
>

46210 <
fld
>

46211 <
me
>
EPTYP
</name>

46212 <
desti
>
Endpot
 
ty
</description>

46213 <
bOfft
>18</bitOffset>

46214 <
bWidth
>2</bitWidth>

46215 </
fld
>

46216 <
fld
>

46217 <
me
>
MC
</name>

46218 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


46219 (
EC
)</
desti
>

46220 <
bOfft
>20</bitOffset>

46221 <
bWidth
>2</bitWidth>

46222 </
fld
>

46223 <
fld
>

46224 <
me
>
DAD
</name>

46225 <
desti
>
Devi
 
addss
</description>

46226 <
bOfft
>22</bitOffset>

46227 <
bWidth
>7</bitWidth>

46228 </
fld
>

46229 <
fld
>

46230 <
me
>
ODDFRM
</name>

46231 <
desti
>
Odd
 
ame
</description>

46232 <
bOfft
>29</bitOffset>

46233 <
bWidth
>1</bitWidth>

46234 </
fld
>

46235 <
fld
>

46236 <
me
>
CHDIS
</name>

46237 <
desti
>
Chl
 
dib
</description>

46238 <
bOfft
>30</bitOffset>

46239 <
bWidth
>1</bitWidth>

46240 </
fld
>

46241 <
fld
>

46242 <
me
>
CHENA
</name>

46243 <
desti
>
Chl
 
ab
</description>

46244 <
bOfft
>31</bitOffset>

46245 <
bWidth
>1</bitWidth>

46246 </
fld
>

46247 </
flds
>

46250 <
me
>
OTG_HS_HCCHAR9
</name>

46251 <
diyName
>
OTG_HS_HCCHAR9
</displayName>

46252 <
desti
>
OTG_HS
 
ho
 
chl
-9 
chaiics


46253 </
desti
>

46254 <
addssOfft
>0x220</addressOffset>

46255 <
size
>32</size>

46256 <
acss
>
ad
-
wre
</access>

46257 <
tVue
>0x0</resetValue>

46258 <
flds
>

46259 <
fld
>

46260 <
me
>
MPSIZ
</name>

46261 <
desti
>
Maximum
 
ck
 
size
</description>

46262 <
bOfft
>0</bitOffset>

46263 <
bWidth
>11</bitWidth>

46264 </
fld
>

46265 <
fld
>

46266 <
me
>
EPNUM
</name>

46267 <
desti
>
Endpot
 
numb
</description>

46268 <
bOfft
>11</bitOffset>

46269 <
bWidth
>4</bitWidth>

46270 </
fld
>

46271 <
fld
>

46272 <
me
>
EPDIR
</name>

46273 <
desti
>
Endpot
 
dei
</description>

46274 <
bOfft
>15</bitOffset>

46275 <
bWidth
>1</bitWidth>

46276 </
fld
>

46277 <
fld
>

46278 <
me
>
LSDEV
</name>

46279 <
desti
>
Low
-
d
 
devi
</description>

46280 <
bOfft
>17</bitOffset>

46281 <
bWidth
>1</bitWidth>

46282 </
fld
>

46283 <
fld
>

46284 <
me
>
EPTYP
</name>

46285 <
desti
>
Endpot
 
ty
</description>

46286 <
bOfft
>18</bitOffset>

46287 <
bWidth
>2</bitWidth>

46288 </
fld
>

46289 <
fld
>

46290 <
me
>
MC
</name>

46291 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


46292 (
EC
)</
desti
>

46293 <
bOfft
>20</bitOffset>

46294 <
bWidth
>2</bitWidth>

46295 </
fld
>

46296 <
fld
>

46297 <
me
>
DAD
</name>

46298 <
desti
>
Devi
 
addss
</description>

46299 <
bOfft
>22</bitOffset>

46300 <
bWidth
>7</bitWidth>

46301 </
fld
>

46302 <
fld
>

46303 <
me
>
ODDFRM
</name>

46304 <
desti
>
Odd
 
ame
</description>

46305 <
bOfft
>29</bitOffset>

46306 <
bWidth
>1</bitWidth>

46307 </
fld
>

46308 <
fld
>

46309 <
me
>
CHDIS
</name>

46310 <
desti
>
Chl
 
dib
</description>

46311 <
bOfft
>30</bitOffset>

46312 <
bWidth
>1</bitWidth>

46313 </
fld
>

46314 <
fld
>

46315 <
me
>
CHENA
</name>

46316 <
desti
>
Chl
 
ab
</description>

46317 <
bOfft
>31</bitOffset>

46318 <
bWidth
>1</bitWidth>

46319 </
fld
>

46320 </
flds
>

46323 <
me
>
OTG_HS_HCCHAR10
</name>

46324 <
diyName
>
OTG_HS_HCCHAR10
</displayName>

46325 <
desti
>
OTG_HS
 
ho
 
chl
-10 
chaiics


46326 </
desti
>

46327 <
addssOfft
>0x240</addressOffset>

46328 <
size
>32</size>

46329 <
acss
>
ad
-
wre
</access>

46330 <
tVue
>0x0</resetValue>

46331 <
flds
>

46332 <
fld
>

46333 <
me
>
MPSIZ
</name>

46334 <
desti
>
Maximum
 
ck
 
size
</description>

46335 <
bOfft
>0</bitOffset>

46336 <
bWidth
>11</bitWidth>

46337 </
fld
>

46338 <
fld
>

46339 <
me
>
EPNUM
</name>

46340 <
desti
>
Endpot
 
numb
</description>

46341 <
bOfft
>11</bitOffset>

46342 <
bWidth
>4</bitWidth>

46343 </
fld
>

46344 <
fld
>

46345 <
me
>
EPDIR
</name>

46346 <
desti
>
Endpot
 
dei
</description>

46347 <
bOfft
>15</bitOffset>

46348 <
bWidth
>1</bitWidth>

46349 </
fld
>

46350 <
fld
>

46351 <
me
>
LSDEV
</name>

46352 <
desti
>
Low
-
d
 
devi
</description>

46353 <
bOfft
>17</bitOffset>

46354 <
bWidth
>1</bitWidth>

46355 </
fld
>

46356 <
fld
>

46357 <
me
>
EPTYP
</name>

46358 <
desti
>
Endpot
 
ty
</description>

46359 <
bOfft
>18</bitOffset>

46360 <
bWidth
>2</bitWidth>

46361 </
fld
>

46362 <
fld
>

46363 <
me
>
MC
</name>

46364 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


46365 (
EC
)</
desti
>

46366 <
bOfft
>20</bitOffset>

46367 <
bWidth
>2</bitWidth>

46368 </
fld
>

46369 <
fld
>

46370 <
me
>
DAD
</name>

46371 <
desti
>
Devi
 
addss
</description>

46372 <
bOfft
>22</bitOffset>

46373 <
bWidth
>7</bitWidth>

46374 </
fld
>

46375 <
fld
>

46376 <
me
>
ODDFRM
</name>

46377 <
desti
>
Odd
 
ame
</description>

46378 <
bOfft
>29</bitOffset>

46379 <
bWidth
>1</bitWidth>

46380 </
fld
>

46381 <
fld
>

46382 <
me
>
CHDIS
</name>

46383 <
desti
>
Chl
 
dib
</description>

46384 <
bOfft
>30</bitOffset>

46385 <
bWidth
>1</bitWidth>

46386 </
fld
>

46387 <
fld
>

46388 <
me
>
CHENA
</name>

46389 <
desti
>
Chl
 
ab
</description>

46390 <
bOfft
>31</bitOffset>

46391 <
bWidth
>1</bitWidth>

46392 </
fld
>

46393 </
flds
>

46396 <
me
>
OTG_HS_HCCHAR11
</name>

46397 <
diyName
>
OTG_HS_HCCHAR11
</displayName>

46398 <
desti
>
OTG_HS
 
ho
 
chl
-11 
chaiics


46399 </
desti
>

46400 <
addssOfft
>0x260</addressOffset>

46401 <
size
>32</size>

46402 <
acss
>
ad
-
wre
</access>

46403 <
tVue
>0x0</resetValue>

46404 <
flds
>

46405 <
fld
>

46406 <
me
>
MPSIZ
</name>

46407 <
desti
>
Maximum
 
ck
 
size
</description>

46408 <
bOfft
>0</bitOffset>

46409 <
bWidth
>11</bitWidth>

46410 </
fld
>

46411 <
fld
>

46412 <
me
>
EPNUM
</name>

46413 <
desti
>
Endpot
 
numb
</description>

46414 <
bOfft
>11</bitOffset>

46415 <
bWidth
>4</bitWidth>

46416 </
fld
>

46417 <
fld
>

46418 <
me
>
EPDIR
</name>

46419 <
desti
>
Endpot
 
dei
</description>

46420 <
bOfft
>15</bitOffset>

46421 <
bWidth
>1</bitWidth>

46422 </
fld
>

46423 <
fld
>

46424 <
me
>
LSDEV
</name>

46425 <
desti
>
Low
-
d
 
devi
</description>

46426 <
bOfft
>17</bitOffset>

46427 <
bWidth
>1</bitWidth>

46428 </
fld
>

46429 <
fld
>

46430 <
me
>
EPTYP
</name>

46431 <
desti
>
Endpot
 
ty
</description>

46432 <
bOfft
>18</bitOffset>

46433 <
bWidth
>2</bitWidth>

46434 </
fld
>

46435 <
fld
>

46436 <
me
>
MC
</name>

46437 <
desti
>
Mui
 
	`Cou
 (
MC
/ 
E
 
Cou


46438 (
EC
)</
desti
>

46439 <
bOfft
>20</bitOffset>

46440 <
bWidth
>2</bitWidth>

46441 </
fld
>

46442 <
fld
>

46443 <
me
>
DAD
</name>

46444 <
desti
>
Devi
 
addss
</description>

46445 <
bOfft
>22</bitOffset>

46446 <
bWidth
>7</bitWidth>

46447 </
fld
>

46448 <
fld
>

46449 <
me
>
ODDFRM
</name>

46450 <
desti
>
Odd
 
ame
</description>

46451 <
bOfft
>29</bitOffset>

46452 <
bWidth
>1</bitWidth>

46453 </
fld
>

46454 <
fld
>

46455 <
me
>
CHDIS
</name>

46456 <
desti
>
Chl
 
dib
</description>

46457 <
bOfft
>30</bitOffset>

46458 <
bWidth
>1</bitWidth>

46459 </
fld
>

46460 <
fld
>

46461 <
me
>
CHENA
</name>

46462 <
desti
>
Chl
 
ab
</description>

46463 <
bOfft
>31</bitOffset>

46464 <
bWidth
>1</bitWidth>

46465 </
fld
>

46466 </
flds
>

46469 <
me
>
OTG_HS_HCSPLT0
</name>

46470 <
diyName
>
OTG_HS_HCSPLT0
</displayName>

46471 <
desti
>
OTG_HS
 
ho
 
chl
-0 
l
 
cڌ


46472 </
desti
>

46473 <
addssOfft
>0x104</addressOffset>

46474 <
size
>32</size>

46475 <
acss
>
ad
-
wre
</access>

46476 <
tVue
>0x0</resetValue>

46477 <
flds
>

46478 <
fld
>

46479 <
me
>
PRTADDR
</name>

46480 <
desti
>
Pt
 
addss
</description>

46481 <
bOfft
>0</bitOffset>

46482 <
bWidth
>7</bitWidth>

46483 </
fld
>

46484 <
fld
>

46485 <
me
>
HUBADDR
</name>

46486 <
desti
>
Hub
 
addss
</description>

46487 <
bOfft
>7</bitOffset>

46488 <
bWidth
>7</bitWidth>

46489 </
fld
>

46490 <
fld
>

46491 <
me
>
XACTPOS
</name>

46492 <
desti
>
XACTPOS
</description>

46493 <
bOfft
>14</bitOffset>

46494 <
bWidth
>2</bitWidth>

46495 </
fld
>

46496 <
fld
>

46497 <
me
>
COMPLSPLT
</name>

46498 <
desti
>
Do
 
come
 
l
</description>

46499 <
bOfft
>16</bitOffset>

46500 <
bWidth
>1</bitWidth>

46501 </
fld
>

46502 <
fld
>

46503 <
me
>
SPLITEN
</name>

46504 <
desti
>
S
 
ab
</description>

46505 <
bOfft
>31</bitOffset>

46506 <
bWidth
>1</bitWidth>

46507 </
fld
>

46508 </
flds
>

46511 <
me
>
OTG_HS_HCSPLT1
</name>

46512 <
diyName
>
OTG_HS_HCSPLT1
</displayName>

46513 <
desti
>
OTG_HS
 
ho
 
chl
-1 
l
 
cڌ


46514 </
desti
>

46515 <
addssOfft
>0x124</addressOffset>

46516 <
size
>32</size>

46517 <
acss
>
ad
-
wre
</access>

46518 <
tVue
>0x0</resetValue>

46519 <
flds
>

46520 <
fld
>

46521 <
me
>
PRTADDR
</name>

46522 <
desti
>
Pt
 
addss
</description>

46523 <
bOfft
>0</bitOffset>

46524 <
bWidth
>7</bitWidth>

46525 </
fld
>

46526 <
fld
>

46527 <
me
>
HUBADDR
</name>

46528 <
desti
>
Hub
 
addss
</description>

46529 <
bOfft
>7</bitOffset>

46530 <
bWidth
>7</bitWidth>

46531 </
fld
>

46532 <
fld
>

46533 <
me
>
XACTPOS
</name>

46534 <
desti
>
XACTPOS
</description>

46535 <
bOfft
>14</bitOffset>

46536 <
bWidth
>2</bitWidth>

46537 </
fld
>

46538 <
fld
>

46539 <
me
>
COMPLSPLT
</name>

46540 <
desti
>
Do
 
come
 
l
</description>

46541 <
bOfft
>16</bitOffset>

46542 <
bWidth
>1</bitWidth>

46543 </
fld
>

46544 <
fld
>

46545 <
me
>
SPLITEN
</name>

46546 <
desti
>
S
 
ab
</description>

46547 <
bOfft
>31</bitOffset>

46548 <
bWidth
>1</bitWidth>

46549 </
fld
>

46550 </
flds
>

46553 <
me
>
OTG_HS_HCSPLT2
</name>

46554 <
diyName
>
OTG_HS_HCSPLT2
</displayName>

46555 <
desti
>
OTG_HS
 
ho
 
chl
-2 
l
 
cڌ


46556 </
desti
>

46557 <
addssOfft
>0x144</addressOffset>

46558 <
size
>32</size>

46559 <
acss
>
ad
-
wre
</access>

46560 <
tVue
>0x0</resetValue>

46561 <
flds
>

46562 <
fld
>

46563 <
me
>
PRTADDR
</name>

46564 <
desti
>
Pt
 
addss
</description>

46565 <
bOfft
>0</bitOffset>

46566 <
bWidth
>7</bitWidth>

46567 </
fld
>

46568 <
fld
>

46569 <
me
>
HUBADDR
</name>

46570 <
desti
>
Hub
 
addss
</description>

46571 <
bOfft
>7</bitOffset>

46572 <
bWidth
>7</bitWidth>

46573 </
fld
>

46574 <
fld
>

46575 <
me
>
XACTPOS
</name>

46576 <
desti
>
XACTPOS
</description>

46577 <
bOfft
>14</bitOffset>

46578 <
bWidth
>2</bitWidth>

46579 </
fld
>

46580 <
fld
>

46581 <
me
>
COMPLSPLT
</name>

46582 <
desti
>
Do
 
come
 
l
</description>

46583 <
bOfft
>16</bitOffset>

46584 <
bWidth
>1</bitWidth>

46585 </
fld
>

46586 <
fld
>

46587 <
me
>
SPLITEN
</name>

46588 <
desti
>
S
 
ab
</description>

46589 <
bOfft
>31</bitOffset>

46590 <
bWidth
>1</bitWidth>

46591 </
fld
>

46592 </
flds
>

46595 <
me
>
OTG_HS_HCSPLT3
</name>

46596 <
diyName
>
OTG_HS_HCSPLT3
</displayName>

46597 <
desti
>
OTG_HS
 
ho
 
chl
-3 
l
 
cڌ


46598 </
desti
>

46599 <
addssOfft
>0x164</addressOffset>

46600 <
size
>32</size>

46601 <
acss
>
ad
-
wre
</access>

46602 <
tVue
>0x0</resetValue>

46603 <
flds
>

46604 <
fld
>

46605 <
me
>
PRTADDR
</name>

46606 <
desti
>
Pt
 
addss
</description>

46607 <
bOfft
>0</bitOffset>

46608 <
bWidth
>7</bitWidth>

46609 </
fld
>

46610 <
fld
>

46611 <
me
>
HUBADDR
</name>

46612 <
desti
>
Hub
 
addss
</description>

46613 <
bOfft
>7</bitOffset>

46614 <
bWidth
>7</bitWidth>

46615 </
fld
>

46616 <
fld
>

46617 <
me
>
XACTPOS
</name>

46618 <
desti
>
XACTPOS
</description>

46619 <
bOfft
>14</bitOffset>

46620 <
bWidth
>2</bitWidth>

46621 </
fld
>

46622 <
fld
>

46623 <
me
>
COMPLSPLT
</name>

46624 <
desti
>
Do
 
come
 
l
</description>

46625 <
bOfft
>16</bitOffset>

46626 <
bWidth
>1</bitWidth>

46627 </
fld
>

46628 <
fld
>

46629 <
me
>
SPLITEN
</name>

46630 <
desti
>
S
 
ab
</description>

46631 <
bOfft
>31</bitOffset>

46632 <
bWidth
>1</bitWidth>

46633 </
fld
>

46634 </
flds
>

46637 <
me
>
OTG_HS_HCSPLT4
</name>

46638 <
diyName
>
OTG_HS_HCSPLT4
</displayName>

46639 <
desti
>
OTG_HS
 
ho
 
chl
-4 
l
 
cڌ


46640 </
desti
>

46641 <
addssOfft
>0x184</addressOffset>

46642 <
size
>32</size>

46643 <
acss
>
ad
-
wre
</access>

46644 <
tVue
>0x0</resetValue>

46645 <
flds
>

46646 <
fld
>

46647 <
me
>
PRTADDR
</name>

46648 <
desti
>
Pt
 
addss
</description>

46649 <
bOfft
>0</bitOffset>

46650 <
bWidth
>7</bitWidth>

46651 </
fld
>

46652 <
fld
>

46653 <
me
>
HUBADDR
</name>

46654 <
desti
>
Hub
 
addss
</description>

46655 <
bOfft
>7</bitOffset>

46656 <
bWidth
>7</bitWidth>

46657 </
fld
>

46658 <
fld
>

46659 <
me
>
XACTPOS
</name>

46660 <
desti
>
XACTPOS
</description>

46661 <
bOfft
>14</bitOffset>

46662 <
bWidth
>2</bitWidth>

46663 </
fld
>

46664 <
fld
>

46665 <
me
>
COMPLSPLT
</name>

46666 <
desti
>
Do
 
come
 
l
</description>

46667 <
bOfft
>16</bitOffset>

46668 <
bWidth
>1</bitWidth>

46669 </
fld
>

46670 <
fld
>

46671 <
me
>
SPLITEN
</name>

46672 <
desti
>
S
 
ab
</description>

46673 <
bOfft
>31</bitOffset>

46674 <
bWidth
>1</bitWidth>

46675 </
fld
>

46676 </
flds
>

46679 <
me
>
OTG_HS_HCSPLT5
</name>

46680 <
diyName
>
OTG_HS_HCSPLT5
</displayName>

46681 <
desti
>
OTG_HS
 
ho
 
chl
-5 
l
 
cڌ


46682 </
desti
>

46683 <
addssOfft
>0x1A4</addressOffset>

46684 <
size
>32</size>

46685 <
acss
>
ad
-
wre
</access>

46686 <
tVue
>0x0</resetValue>

46687 <
flds
>

46688 <
fld
>

46689 <
me
>
PRTADDR
</name>

46690 <
desti
>
Pt
 
addss
</description>

46691 <
bOfft
>0</bitOffset>

46692 <
bWidth
>7</bitWidth>

46693 </
fld
>

46694 <
fld
>

46695 <
me
>
HUBADDR
</name>

46696 <
desti
>
Hub
 
addss
</description>

46697 <
bOfft
>7</bitOffset>

46698 <
bWidth
>7</bitWidth>

46699 </
fld
>

46700 <
fld
>

46701 <
me
>
XACTPOS
</name>

46702 <
desti
>
XACTPOS
</description>

46703 <
bOfft
>14</bitOffset>

46704 <
bWidth
>2</bitWidth>

46705 </
fld
>

46706 <
fld
>

46707 <
me
>
COMPLSPLT
</name>

46708 <
desti
>
Do
 
come
 
l
</description>

46709 <
bOfft
>16</bitOffset>

46710 <
bWidth
>1</bitWidth>

46711 </
fld
>

46712 <
fld
>

46713 <
me
>
SPLITEN
</name>

46714 <
desti
>
S
 
ab
</description>

46715 <
bOfft
>31</bitOffset>

46716 <
bWidth
>1</bitWidth>

46717 </
fld
>

46718 </
flds
>

46721 <
me
>
OTG_HS_HCSPLT6
</name>

46722 <
diyName
>
OTG_HS_HCSPLT6
</displayName>

46723 <
desti
>
OTG_HS
 
ho
 
chl
-6 
l
 
cڌ


46724 </
desti
>

46725 <
addssOfft
>0x1C4</addressOffset>

46726 <
size
>32</size>

46727 <
acss
>
ad
-
wre
</access>

46728 <
tVue
>0x0</resetValue>

46729 <
flds
>

46730 <
fld
>

46731 <
me
>
PRTADDR
</name>

46732 <
desti
>
Pt
 
addss
</description>

46733 <
bOfft
>0</bitOffset>

46734 <
bWidth
>7</bitWidth>

46735 </
fld
>

46736 <
fld
>

46737 <
me
>
HUBADDR
</name>

46738 <
desti
>
Hub
 
addss
</description>

46739 <
bOfft
>7</bitOffset>

46740 <
bWidth
>7</bitWidth>

46741 </
fld
>

46742 <
fld
>

46743 <
me
>
XACTPOS
</name>

46744 <
desti
>
XACTPOS
</description>

46745 <
bOfft
>14</bitOffset>

46746 <
bWidth
>2</bitWidth>

46747 </
fld
>

46748 <
fld
>

46749 <
me
>
COMPLSPLT
</name>

46750 <
desti
>
Do
 
come
 
l
</description>

46751 <
bOfft
>16</bitOffset>

46752 <
bWidth
>1</bitWidth>

46753 </
fld
>

46754 <
fld
>

46755 <
me
>
SPLITEN
</name>

46756 <
desti
>
S
 
ab
</description>

46757 <
bOfft
>31</bitOffset>

46758 <
bWidth
>1</bitWidth>

46759 </
fld
>

46760 </
flds
>

46763 <
me
>
OTG_HS_HCSPLT7
</name>

46764 <
diyName
>
OTG_HS_HCSPLT7
</displayName>

46765 <
desti
>
OTG_HS
 
ho
 
chl
-7 
l
 
cڌ


46766 </
desti
>

46767 <
addssOfft
>0x1E4</addressOffset>

46768 <
size
>32</size>

46769 <
acss
>
ad
-
wre
</access>

46770 <
tVue
>0x0</resetValue>

46771 <
flds
>

46772 <
fld
>

46773 <
me
>
PRTADDR
</name>

46774 <
desti
>
Pt
 
addss
</description>

46775 <
bOfft
>0</bitOffset>

46776 <
bWidth
>7</bitWidth>

46777 </
fld
>

46778 <
fld
>

46779 <
me
>
HUBADDR
</name>

46780 <
desti
>
Hub
 
addss
</description>

46781 <
bOfft
>7</bitOffset>

46782 <
bWidth
>7</bitWidth>

46783 </
fld
>

46784 <
fld
>

46785 <
me
>
XACTPOS
</name>

46786 <
desti
>
XACTPOS
</description>

46787 <
bOfft
>14</bitOffset>

46788 <
bWidth
>2</bitWidth>

46789 </
fld
>

46790 <
fld
>

46791 <
me
>
COMPLSPLT
</name>

46792 <
desti
>
Do
 
come
 
l
</description>

46793 <
bOfft
>16</bitOffset>

46794 <
bWidth
>1</bitWidth>

46795 </
fld
>

46796 <
fld
>

46797 <
me
>
SPLITEN
</name>

46798 <
desti
>
S
 
ab
</description>

46799 <
bOfft
>31</bitOffset>

46800 <
bWidth
>1</bitWidth>

46801 </
fld
>

46802 </
flds
>

46805 <
me
>
OTG_HS_HCSPLT8
</name>

46806 <
diyName
>
OTG_HS_HCSPLT8
</displayName>

46807 <
desti
>
OTG_HS
 
ho
 
chl
-8 
l
 
cڌ


46808 </
desti
>

46809 <
addssOfft
>0x204</addressOffset>

46810 <
size
>32</size>

46811 <
acss
>
ad
-
wre
</access>

46812 <
tVue
>0x0</resetValue>

46813 <
flds
>

46814 <
fld
>

46815 <
me
>
PRTADDR
</name>

46816 <
desti
>
Pt
 
addss
</description>

46817 <
bOfft
>0</bitOffset>

46818 <
bWidth
>7</bitWidth>

46819 </
fld
>

46820 <
fld
>

46821 <
me
>
HUBADDR
</name>

46822 <
desti
>
Hub
 
addss
</description>

46823 <
bOfft
>7</bitOffset>

46824 <
bWidth
>7</bitWidth>

46825 </
fld
>

46826 <
fld
>

46827 <
me
>
XACTPOS
</name>

46828 <
desti
>
XACTPOS
</description>

46829 <
bOfft
>14</bitOffset>

46830 <
bWidth
>2</bitWidth>

46831 </
fld
>

46832 <
fld
>

46833 <
me
>
COMPLSPLT
</name>

46834 <
desti
>
Do
 
come
 
l
</description>

46835 <
bOfft
>16</bitOffset>

46836 <
bWidth
>1</bitWidth>

46837 </
fld
>

46838 <
fld
>

46839 <
me
>
SPLITEN
</name>

46840 <
desti
>
S
 
ab
</description>

46841 <
bOfft
>31</bitOffset>

46842 <
bWidth
>1</bitWidth>

46843 </
fld
>

46844 </
flds
>

46847 <
me
>
OTG_HS_HCSPLT9
</name>

46848 <
diyName
>
OTG_HS_HCSPLT9
</displayName>

46849 <
desti
>
OTG_HS
 
ho
 
chl
-9 
l
 
cڌ


46850 </
desti
>

46851 <
addssOfft
>0x224</addressOffset>

46852 <
size
>32</size>

46853 <
acss
>
ad
-
wre
</access>

46854 <
tVue
>0x0</resetValue>

46855 <
flds
>

46856 <
fld
>

46857 <
me
>
PRTADDR
</name>

46858 <
desti
>
Pt
 
addss
</description>

46859 <
bOfft
>0</bitOffset>

46860 <
bWidth
>7</bitWidth>

46861 </
fld
>

46862 <
fld
>

46863 <
me
>
HUBADDR
</name>

46864 <
desti
>
Hub
 
addss
</description>

46865 <
bOfft
>7</bitOffset>

46866 <
bWidth
>7</bitWidth>

46867 </
fld
>

46868 <
fld
>

46869 <
me
>
XACTPOS
</name>

46870 <
desti
>
XACTPOS
</description>

46871 <
bOfft
>14</bitOffset>

46872 <
bWidth
>2</bitWidth>

46873 </
fld
>

46874 <
fld
>

46875 <
me
>
COMPLSPLT
</name>

46876 <
desti
>
Do
 
come
 
l
</description>

46877 <
bOfft
>16</bitOffset>

46878 <
bWidth
>1</bitWidth>

46879 </
fld
>

46880 <
fld
>

46881 <
me
>
SPLITEN
</name>

46882 <
desti
>
S
 
ab
</description>

46883 <
bOfft
>31</bitOffset>

46884 <
bWidth
>1</bitWidth>

46885 </
fld
>

46886 </
flds
>

46889 <
me
>
OTG_HS_HCSPLT10
</name>

46890 <
diyName
>
OTG_HS_HCSPLT10
</displayName>

46891 <
desti
>
OTG_HS
 
ho
 
chl
-10 
l
 
cڌ


46892 </
desti
>

46893 <
addssOfft
>0x244</addressOffset>

46894 <
size
>32</size>

46895 <
acss
>
ad
-
wre
</access>

46896 <
tVue
>0x0</resetValue>

46897 <
flds
>

46898 <
fld
>

46899 <
me
>
PRTADDR
</name>

46900 <
desti
>
Pt
 
addss
</description>

46901 <
bOfft
>0</bitOffset>

46902 <
bWidth
>7</bitWidth>

46903 </
fld
>

46904 <
fld
>

46905 <
me
>
HUBADDR
</name>

46906 <
desti
>
Hub
 
addss
</description>

46907 <
bOfft
>7</bitOffset>

46908 <
bWidth
>7</bitWidth>

46909 </
fld
>

46910 <
fld
>

46911 <
me
>
XACTPOS
</name>

46912 <
desti
>
XACTPOS
</description>

46913 <
bOfft
>14</bitOffset>

46914 <
bWidth
>2</bitWidth>

46915 </
fld
>

46916 <
fld
>

46917 <
me
>
COMPLSPLT
</name>

46918 <
desti
>
Do
 
come
 
l
</description>

46919 <
bOfft
>16</bitOffset>

46920 <
bWidth
>1</bitWidth>

46921 </
fld
>

46922 <
fld
>

46923 <
me
>
SPLITEN
</name>

46924 <
desti
>
S
 
ab
</description>

46925 <
bOfft
>31</bitOffset>

46926 <
bWidth
>1</bitWidth>

46927 </
fld
>

46928 </
flds
>

46931 <
me
>
OTG_HS_HCSPLT11
</name>

46932 <
diyName
>
OTG_HS_HCSPLT11
</displayName>

46933 <
desti
>
OTG_HS
 
ho
 
chl
-11 
l
 
cڌ


46934 </
desti
>

46935 <
addssOfft
>0x264</addressOffset>

46936 <
size
>32</size>

46937 <
acss
>
ad
-
wre
</access>

46938 <
tVue
>0x0</resetValue>

46939 <
flds
>

46940 <
fld
>

46941 <
me
>
PRTADDR
</name>

46942 <
desti
>
Pt
 
addss
</description>

46943 <
bOfft
>0</bitOffset>

46944 <
bWidth
>7</bitWidth>

46945 </
fld
>

46946 <
fld
>

46947 <
me
>
HUBADDR
</name>

46948 <
desti
>
Hub
 
addss
</description>

46949 <
bOfft
>7</bitOffset>

46950 <
bWidth
>7</bitWidth>

46951 </
fld
>

46952 <
fld
>

46953 <
me
>
XACTPOS
</name>

46954 <
desti
>
XACTPOS
</description>

46955 <
bOfft
>14</bitOffset>

46956 <
bWidth
>2</bitWidth>

46957 </
fld
>

46958 <
fld
>

46959 <
me
>
COMPLSPLT
</name>

46960 <
desti
>
Do
 
come
 
l
</description>

46961 <
bOfft
>16</bitOffset>

46962 <
bWidth
>1</bitWidth>

46963 </
fld
>

46964 <
fld
>

46965 <
me
>
SPLITEN
</name>

46966 <
desti
>
S
 
ab
</description>

46967 <
bOfft
>31</bitOffset>

46968 <
bWidth
>1</bitWidth>

46969 </
fld
>

46970 </
flds
>

46973 <
me
>
OTG_HS_HCINT0
</name>

46974 <
diyName
>
OTG_HS_HCINT0
</displayName>

46975 <
desti
>
OTG_HS
 
ho
 
chl
-11 
u


46976 </
desti
>

46977 <
addssOfft
>0x108</addressOffset>

46978 <
size
>32</size>

46979 <
acss
>
ad
-
wre
</access>

46980 <
tVue
>0x0</resetValue>

46981 <
flds
>

46982 <
fld
>

46983 <
me
>
XFRC
</name>

46984 <
desti
>
Tnsr
 
comed
</description>

46985 <
bOfft
>0</bitOffset>

46986 <
bWidth
>1</bitWidth>

46987 </
fld
>

46988 <
fld
>

46989 <
me
>
CHH
</name>

46990 <
desti
>
Chl
 
hd
</description>

46991 <
bOfft
>1</bitOffset>

46992 <
bWidth
>1</bitWidth>

46993 </
fld
>

46994 <
fld
>

46995 <
me
>
AHBERR
</name>

46996 <
desti
>
AHB
 
r
</description>

46997 <
bOfft
>2</bitOffset>

46998 <
bWidth
>1</bitWidth>

46999 </
fld
>

47000 <
fld
>

47001 <
me
>
STALL
</name>

47002 <
desti
>
STALL
 
ڣ
 
ived


47003 
u
</
desti
>

47004 <
bOfft
>3</bitOffset>

47005 <
bWidth
>1</bitWidth>

47006 </
fld
>

47007 <
fld
>

47008 <
me
>
NAK
</name>

47009 <
desti
>
NAK
 
ڣ
 
ived


47010 
u
</
desti
>

47011 <
bOfft
>4</bitOffset>

47012 <
bWidth
>1</bitWidth>

47013 </
fld
>

47014 <
fld
>

47015 <
me
>
ACK
</name>

47016 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47017 
u
</
desti
>

47018 <
bOfft
>5</bitOffset>

47019 <
bWidth
>1</bitWidth>

47020 </
fld
>

47021 <
fld
>

47022 <
me
>
NYET
</name>

47023 <
desti
>
Reڣ
 
ived


47024 
u
</
desti
>

47025 <
bOfft
>6</bitOffset>

47026 <
bWidth
>1</bitWidth>

47027 </
fld
>

47028 <
fld
>

47029 <
me
>
TXERR
</name>

47030 <
desti
>
Tni
 
r
</description>

47031 <
bOfft
>7</bitOffset>

47032 <
bWidth
>1</bitWidth>

47033 </
fld
>

47034 <
fld
>

47035 <
me
>
BBERR
</name>

47036 <
desti
>
Babb
 
r
</description>

47037 <
bOfft
>8</bitOffset>

47038 <
bWidth
>1</bitWidth>

47039 </
fld
>

47040 <
fld
>

47041 <
me
>
FRMOR
</name>

47042 <
desti
>
Fme
 
ovrun
</description>

47043 <
bOfft
>9</bitOffset>

47044 <
bWidth
>1</bitWidth>

47045 </
fld
>

47046 <
fld
>

47047 <
me
>
DTERR
</name>

47048 <
desti
>
Da
 
togg
 
r
</description>

47049 <
bOfft
>10</bitOffset>

47050 <
bWidth
>1</bitWidth>

47051 </
fld
>

47052 </
flds
>

47055 <
me
>
OTG_HS_HCINT1
</name>

47056 <
diyName
>
OTG_HS_HCINT1
</displayName>

47057 <
desti
>
OTG_HS
 
ho
 
chl
-1 
u


47058 </
desti
>

47059 <
addssOfft
>0x128</addressOffset>

47060 <
size
>32</size>

47061 <
acss
>
ad
-
wre
</access>

47062 <
tVue
>0x0</resetValue>

47063 <
flds
>

47064 <
fld
>

47065 <
me
>
XFRC
</name>

47066 <
desti
>
Tnsr
 
comed
</description>

47067 <
bOfft
>0</bitOffset>

47068 <
bWidth
>1</bitWidth>

47069 </
fld
>

47070 <
fld
>

47071 <
me
>
CHH
</name>

47072 <
desti
>
Chl
 
hd
</description>

47073 <
bOfft
>1</bitOffset>

47074 <
bWidth
>1</bitWidth>

47075 </
fld
>

47076 <
fld
>

47077 <
me
>
AHBERR
</name>

47078 <
desti
>
AHB
 
r
</description>

47079 <
bOfft
>2</bitOffset>

47080 <
bWidth
>1</bitWidth>

47081 </
fld
>

47082 <
fld
>

47083 <
me
>
STALL
</name>

47084 <
desti
>
STALL
 
ڣ
 
ived


47085 
u
</
desti
>

47086 <
bOfft
>3</bitOffset>

47087 <
bWidth
>1</bitWidth>

47088 </
fld
>

47089 <
fld
>

47090 <
me
>
NAK
</name>

47091 <
desti
>
NAK
 
ڣ
 
ived


47092 
u
</
desti
>

47093 <
bOfft
>4</bitOffset>

47094 <
bWidth
>1</bitWidth>

47095 </
fld
>

47096 <
fld
>

47097 <
me
>
ACK
</name>

47098 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47099 
u
</
desti
>

47100 <
bOfft
>5</bitOffset>

47101 <
bWidth
>1</bitWidth>

47102 </
fld
>

47103 <
fld
>

47104 <
me
>
NYET
</name>

47105 <
desti
>
Reڣ
 
ived


47106 
u
</
desti
>

47107 <
bOfft
>6</bitOffset>

47108 <
bWidth
>1</bitWidth>

47109 </
fld
>

47110 <
fld
>

47111 <
me
>
TXERR
</name>

47112 <
desti
>
Tni
 
r
</description>

47113 <
bOfft
>7</bitOffset>

47114 <
bWidth
>1</bitWidth>

47115 </
fld
>

47116 <
fld
>

47117 <
me
>
BBERR
</name>

47118 <
desti
>
Babb
 
r
</description>

47119 <
bOfft
>8</bitOffset>

47120 <
bWidth
>1</bitWidth>

47121 </
fld
>

47122 <
fld
>

47123 <
me
>
FRMOR
</name>

47124 <
desti
>
Fme
 
ovrun
</description>

47125 <
bOfft
>9</bitOffset>

47126 <
bWidth
>1</bitWidth>

47127 </
fld
>

47128 <
fld
>

47129 <
me
>
DTERR
</name>

47130 <
desti
>
Da
 
togg
 
r
</description>

47131 <
bOfft
>10</bitOffset>

47132 <
bWidth
>1</bitWidth>

47133 </
fld
>

47134 </
flds
>

47137 <
me
>
OTG_HS_HCINT2
</name>

47138 <
diyName
>
OTG_HS_HCINT2
</displayName>

47139 <
desti
>
OTG_HS
 
ho
 
chl
-2 
u


47140 </
desti
>

47141 <
addssOfft
>0x148</addressOffset>

47142 <
size
>32</size>

47143 <
acss
>
ad
-
wre
</access>

47144 <
tVue
>0x0</resetValue>

47145 <
flds
>

47146 <
fld
>

47147 <
me
>
XFRC
</name>

47148 <
desti
>
Tnsr
 
comed
</description>

47149 <
bOfft
>0</bitOffset>

47150 <
bWidth
>1</bitWidth>

47151 </
fld
>

47152 <
fld
>

47153 <
me
>
CHH
</name>

47154 <
desti
>
Chl
 
hd
</description>

47155 <
bOfft
>1</bitOffset>

47156 <
bWidth
>1</bitWidth>

47157 </
fld
>

47158 <
fld
>

47159 <
me
>
AHBERR
</name>

47160 <
desti
>
AHB
 
r
</description>

47161 <
bOfft
>2</bitOffset>

47162 <
bWidth
>1</bitWidth>

47163 </
fld
>

47164 <
fld
>

47165 <
me
>
STALL
</name>

47166 <
desti
>
STALL
 
ڣ
 
ived


47167 
u
</
desti
>

47168 <
bOfft
>3</bitOffset>

47169 <
bWidth
>1</bitWidth>

47170 </
fld
>

47171 <
fld
>

47172 <
me
>
NAK
</name>

47173 <
desti
>
NAK
 
ڣ
 
ived


47174 
u
</
desti
>

47175 <
bOfft
>4</bitOffset>

47176 <
bWidth
>1</bitWidth>

47177 </
fld
>

47178 <
fld
>

47179 <
me
>
ACK
</name>

47180 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47181 
u
</
desti
>

47182 <
bOfft
>5</bitOffset>

47183 <
bWidth
>1</bitWidth>

47184 </
fld
>

47185 <
fld
>

47186 <
me
>
NYET
</name>

47187 <
desti
>
Reڣ
 
ived


47188 
u
</
desti
>

47189 <
bOfft
>6</bitOffset>

47190 <
bWidth
>1</bitWidth>

47191 </
fld
>

47192 <
fld
>

47193 <
me
>
TXERR
</name>

47194 <
desti
>
Tni
 
r
</description>

47195 <
bOfft
>7</bitOffset>

47196 <
bWidth
>1</bitWidth>

47197 </
fld
>

47198 <
fld
>

47199 <
me
>
BBERR
</name>

47200 <
desti
>
Babb
 
r
</description>

47201 <
bOfft
>8</bitOffset>

47202 <
bWidth
>1</bitWidth>

47203 </
fld
>

47204 <
fld
>

47205 <
me
>
FRMOR
</name>

47206 <
desti
>
Fme
 
ovrun
</description>

47207 <
bOfft
>9</bitOffset>

47208 <
bWidth
>1</bitWidth>

47209 </
fld
>

47210 <
fld
>

47211 <
me
>
DTERR
</name>

47212 <
desti
>
Da
 
togg
 
r
</description>

47213 <
bOfft
>10</bitOffset>

47214 <
bWidth
>1</bitWidth>

47215 </
fld
>

47216 </
flds
>

47219 <
me
>
OTG_HS_HCINT3
</name>

47220 <
diyName
>
OTG_HS_HCINT3
</displayName>

47221 <
desti
>
OTG_HS
 
ho
 
chl
-3 
u


47222 </
desti
>

47223 <
addssOfft
>0x168</addressOffset>

47224 <
size
>32</size>

47225 <
acss
>
ad
-
wre
</access>

47226 <
tVue
>0x0</resetValue>

47227 <
flds
>

47228 <
fld
>

47229 <
me
>
XFRC
</name>

47230 <
desti
>
Tnsr
 
comed
</description>

47231 <
bOfft
>0</bitOffset>

47232 <
bWidth
>1</bitWidth>

47233 </
fld
>

47234 <
fld
>

47235 <
me
>
CHH
</name>

47236 <
desti
>
Chl
 
hd
</description>

47237 <
bOfft
>1</bitOffset>

47238 <
bWidth
>1</bitWidth>

47239 </
fld
>

47240 <
fld
>

47241 <
me
>
AHBERR
</name>

47242 <
desti
>
AHB
 
r
</description>

47243 <
bOfft
>2</bitOffset>

47244 <
bWidth
>1</bitWidth>

47245 </
fld
>

47246 <
fld
>

47247 <
me
>
STALL
</name>

47248 <
desti
>
STALL
 
ڣ
 
ived


47249 
u
</
desti
>

47250 <
bOfft
>3</bitOffset>

47251 <
bWidth
>1</bitWidth>

47252 </
fld
>

47253 <
fld
>

47254 <
me
>
NAK
</name>

47255 <
desti
>
NAK
 
ڣ
 
ived


47256 
u
</
desti
>

47257 <
bOfft
>4</bitOffset>

47258 <
bWidth
>1</bitWidth>

47259 </
fld
>

47260 <
fld
>

47261 <
me
>
ACK
</name>

47262 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47263 
u
</
desti
>

47264 <
bOfft
>5</bitOffset>

47265 <
bWidth
>1</bitWidth>

47266 </
fld
>

47267 <
fld
>

47268 <
me
>
NYET
</name>

47269 <
desti
>
Reڣ
 
ived


47270 
u
</
desti
>

47271 <
bOfft
>6</bitOffset>

47272 <
bWidth
>1</bitWidth>

47273 </
fld
>

47274 <
fld
>

47275 <
me
>
TXERR
</name>

47276 <
desti
>
Tni
 
r
</description>

47277 <
bOfft
>7</bitOffset>

47278 <
bWidth
>1</bitWidth>

47279 </
fld
>

47280 <
fld
>

47281 <
me
>
BBERR
</name>

47282 <
desti
>
Babb
 
r
</description>

47283 <
bOfft
>8</bitOffset>

47284 <
bWidth
>1</bitWidth>

47285 </
fld
>

47286 <
fld
>

47287 <
me
>
FRMOR
</name>

47288 <
desti
>
Fme
 
ovrun
</description>

47289 <
bOfft
>9</bitOffset>

47290 <
bWidth
>1</bitWidth>

47291 </
fld
>

47292 <
fld
>

47293 <
me
>
DTERR
</name>

47294 <
desti
>
Da
 
togg
 
r
</description>

47295 <
bOfft
>10</bitOffset>

47296 <
bWidth
>1</bitWidth>

47297 </
fld
>

47298 </
flds
>

47301 <
me
>
OTG_HS_HCINT4
</name>

47302 <
diyName
>
OTG_HS_HCINT4
</displayName>

47303 <
desti
>
OTG_HS
 
ho
 
chl
-4 
u


47304 </
desti
>

47305 <
addssOfft
>0x188</addressOffset>

47306 <
size
>32</size>

47307 <
acss
>
ad
-
wre
</access>

47308 <
tVue
>0x0</resetValue>

47309 <
flds
>

47310 <
fld
>

47311 <
me
>
XFRC
</name>

47312 <
desti
>
Tnsr
 
comed
</description>

47313 <
bOfft
>0</bitOffset>

47314 <
bWidth
>1</bitWidth>

47315 </
fld
>

47316 <
fld
>

47317 <
me
>
CHH
</name>

47318 <
desti
>
Chl
 
hd
</description>

47319 <
bOfft
>1</bitOffset>

47320 <
bWidth
>1</bitWidth>

47321 </
fld
>

47322 <
fld
>

47323 <
me
>
AHBERR
</name>

47324 <
desti
>
AHB
 
r
</description>

47325 <
bOfft
>2</bitOffset>

47326 <
bWidth
>1</bitWidth>

47327 </
fld
>

47328 <
fld
>

47329 <
me
>
STALL
</name>

47330 <
desti
>
STALL
 
ڣ
 
ived


47331 
u
</
desti
>

47332 <
bOfft
>3</bitOffset>

47333 <
bWidth
>1</bitWidth>

47334 </
fld
>

47335 <
fld
>

47336 <
me
>
NAK
</name>

47337 <
desti
>
NAK
 
ڣ
 
ived


47338 
u
</
desti
>

47339 <
bOfft
>4</bitOffset>

47340 <
bWidth
>1</bitWidth>

47341 </
fld
>

47342 <
fld
>

47343 <
me
>
ACK
</name>

47344 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47345 
u
</
desti
>

47346 <
bOfft
>5</bitOffset>

47347 <
bWidth
>1</bitWidth>

47348 </
fld
>

47349 <
fld
>

47350 <
me
>
NYET
</name>

47351 <
desti
>
Reڣ
 
ived


47352 
u
</
desti
>

47353 <
bOfft
>6</bitOffset>

47354 <
bWidth
>1</bitWidth>

47355 </
fld
>

47356 <
fld
>

47357 <
me
>
TXERR
</name>

47358 <
desti
>
Tni
 
r
</description>

47359 <
bOfft
>7</bitOffset>

47360 <
bWidth
>1</bitWidth>

47361 </
fld
>

47362 <
fld
>

47363 <
me
>
BBERR
</name>

47364 <
desti
>
Babb
 
r
</description>

47365 <
bOfft
>8</bitOffset>

47366 <
bWidth
>1</bitWidth>

47367 </
fld
>

47368 <
fld
>

47369 <
me
>
FRMOR
</name>

47370 <
desti
>
Fme
 
ovrun
</description>

47371 <
bOfft
>9</bitOffset>

47372 <
bWidth
>1</bitWidth>

47373 </
fld
>

47374 <
fld
>

47375 <
me
>
DTERR
</name>

47376 <
desti
>
Da
 
togg
 
r
</description>

47377 <
bOfft
>10</bitOffset>

47378 <
bWidth
>1</bitWidth>

47379 </
fld
>

47380 </
flds
>

47383 <
me
>
OTG_HS_HCINT5
</name>

47384 <
diyName
>
OTG_HS_HCINT5
</displayName>

47385 <
desti
>
OTG_HS
 
ho
 
chl
-5 
u


47386 </
desti
>

47387 <
addssOfft
>0x1A8</addressOffset>

47388 <
size
>32</size>

47389 <
acss
>
ad
-
wre
</access>

47390 <
tVue
>0x0</resetValue>

47391 <
flds
>

47392 <
fld
>

47393 <
me
>
XFRC
</name>

47394 <
desti
>
Tnsr
 
comed
</description>

47395 <
bOfft
>0</bitOffset>

47396 <
bWidth
>1</bitWidth>

47397 </
fld
>

47398 <
fld
>

47399 <
me
>
CHH
</name>

47400 <
desti
>
Chl
 
hd
</description>

47401 <
bOfft
>1</bitOffset>

47402 <
bWidth
>1</bitWidth>

47403 </
fld
>

47404 <
fld
>

47405 <
me
>
AHBERR
</name>

47406 <
desti
>
AHB
 
r
</description>

47407 <
bOfft
>2</bitOffset>

47408 <
bWidth
>1</bitWidth>

47409 </
fld
>

47410 <
fld
>

47411 <
me
>
STALL
</name>

47412 <
desti
>
STALL
 
ڣ
 
ived


47413 
u
</
desti
>

47414 <
bOfft
>3</bitOffset>

47415 <
bWidth
>1</bitWidth>

47416 </
fld
>

47417 <
fld
>

47418 <
me
>
NAK
</name>

47419 <
desti
>
NAK
 
ڣ
 
ived


47420 
u
</
desti
>

47421 <
bOfft
>4</bitOffset>

47422 <
bWidth
>1</bitWidth>

47423 </
fld
>

47424 <
fld
>

47425 <
me
>
ACK
</name>

47426 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47427 
u
</
desti
>

47428 <
bOfft
>5</bitOffset>

47429 <
bWidth
>1</bitWidth>

47430 </
fld
>

47431 <
fld
>

47432 <
me
>
NYET
</name>

47433 <
desti
>
Reڣ
 
ived


47434 
u
</
desti
>

47435 <
bOfft
>6</bitOffset>

47436 <
bWidth
>1</bitWidth>

47437 </
fld
>

47438 <
fld
>

47439 <
me
>
TXERR
</name>

47440 <
desti
>
Tni
 
r
</description>

47441 <
bOfft
>7</bitOffset>

47442 <
bWidth
>1</bitWidth>

47443 </
fld
>

47444 <
fld
>

47445 <
me
>
BBERR
</name>

47446 <
desti
>
Babb
 
r
</description>

47447 <
bOfft
>8</bitOffset>

47448 <
bWidth
>1</bitWidth>

47449 </
fld
>

47450 <
fld
>

47451 <
me
>
FRMOR
</name>

47452 <
desti
>
Fme
 
ovrun
</description>

47453 <
bOfft
>9</bitOffset>

47454 <
bWidth
>1</bitWidth>

47455 </
fld
>

47456 <
fld
>

47457 <
me
>
DTERR
</name>

47458 <
desti
>
Da
 
togg
 
r
</description>

47459 <
bOfft
>10</bitOffset>

47460 <
bWidth
>1</bitWidth>

47461 </
fld
>

47462 </
flds
>

47465 <
me
>
OTG_HS_HCINT6
</name>

47466 <
diyName
>
OTG_HS_HCINT6
</displayName>

47467 <
desti
>
OTG_HS
 
ho
 
chl
-6 
u


47468 </
desti
>

47469 <
addssOfft
>0x1C8</addressOffset>

47470 <
size
>32</size>

47471 <
acss
>
ad
-
wre
</access>

47472 <
tVue
>0x0</resetValue>

47473 <
flds
>

47474 <
fld
>

47475 <
me
>
XFRC
</name>

47476 <
desti
>
Tnsr
 
comed
</description>

47477 <
bOfft
>0</bitOffset>

47478 <
bWidth
>1</bitWidth>

47479 </
fld
>

47480 <
fld
>

47481 <
me
>
CHH
</name>

47482 <
desti
>
Chl
 
hd
</description>

47483 <
bOfft
>1</bitOffset>

47484 <
bWidth
>1</bitWidth>

47485 </
fld
>

47486 <
fld
>

47487 <
me
>
AHBERR
</name>

47488 <
desti
>
AHB
 
r
</description>

47489 <
bOfft
>2</bitOffset>

47490 <
bWidth
>1</bitWidth>

47491 </
fld
>

47492 <
fld
>

47493 <
me
>
STALL
</name>

47494 <
desti
>
STALL
 
ڣ
 
ived


47495 
u
</
desti
>

47496 <
bOfft
>3</bitOffset>

47497 <
bWidth
>1</bitWidth>

47498 </
fld
>

47499 <
fld
>

47500 <
me
>
NAK
</name>

47501 <
desti
>
NAK
 
ڣ
 
ived


47502 
u
</
desti
>

47503 <
bOfft
>4</bitOffset>

47504 <
bWidth
>1</bitWidth>

47505 </
fld
>

47506 <
fld
>

47507 <
me
>
ACK
</name>

47508 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47509 
u
</
desti
>

47510 <
bOfft
>5</bitOffset>

47511 <
bWidth
>1</bitWidth>

47512 </
fld
>

47513 <
fld
>

47514 <
me
>
NYET
</name>

47515 <
desti
>
Reڣ
 
ived


47516 
u
</
desti
>

47517 <
bOfft
>6</bitOffset>

47518 <
bWidth
>1</bitWidth>

47519 </
fld
>

47520 <
fld
>

47521 <
me
>
TXERR
</name>

47522 <
desti
>
Tni
 
r
</description>

47523 <
bOfft
>7</bitOffset>

47524 <
bWidth
>1</bitWidth>

47525 </
fld
>

47526 <
fld
>

47527 <
me
>
BBERR
</name>

47528 <
desti
>
Babb
 
r
</description>

47529 <
bOfft
>8</bitOffset>

47530 <
bWidth
>1</bitWidth>

47531 </
fld
>

47532 <
fld
>

47533 <
me
>
FRMOR
</name>

47534 <
desti
>
Fme
 
ovrun
</description>

47535 <
bOfft
>9</bitOffset>

47536 <
bWidth
>1</bitWidth>

47537 </
fld
>

47538 <
fld
>

47539 <
me
>
DTERR
</name>

47540 <
desti
>
Da
 
togg
 
r
</description>

47541 <
bOfft
>10</bitOffset>

47542 <
bWidth
>1</bitWidth>

47543 </
fld
>

47544 </
flds
>

47547 <
me
>
OTG_HS_HCINT7
</name>

47548 <
diyName
>
OTG_HS_HCINT7
</displayName>

47549 <
desti
>
OTG_HS
 
ho
 
chl
-7 
u


47550 </
desti
>

47551 <
addssOfft
>0x1E8</addressOffset>

47552 <
size
>32</size>

47553 <
acss
>
ad
-
wre
</access>

47554 <
tVue
>0x0</resetValue>

47555 <
flds
>

47556 <
fld
>

47557 <
me
>
XFRC
</name>

47558 <
desti
>
Tnsr
 
comed
</description>

47559 <
bOfft
>0</bitOffset>

47560 <
bWidth
>1</bitWidth>

47561 </
fld
>

47562 <
fld
>

47563 <
me
>
CHH
</name>

47564 <
desti
>
Chl
 
hd
</description>

47565 <
bOfft
>1</bitOffset>

47566 <
bWidth
>1</bitWidth>

47567 </
fld
>

47568 <
fld
>

47569 <
me
>
AHBERR
</name>

47570 <
desti
>
AHB
 
r
</description>

47571 <
bOfft
>2</bitOffset>

47572 <
bWidth
>1</bitWidth>

47573 </
fld
>

47574 <
fld
>

47575 <
me
>
STALL
</name>

47576 <
desti
>
STALL
 
ڣ
 
ived


47577 
u
</
desti
>

47578 <
bOfft
>3</bitOffset>

47579 <
bWidth
>1</bitWidth>

47580 </
fld
>

47581 <
fld
>

47582 <
me
>
NAK
</name>

47583 <
desti
>
NAK
 
ڣ
 
ived


47584 
u
</
desti
>

47585 <
bOfft
>4</bitOffset>

47586 <
bWidth
>1</bitWidth>

47587 </
fld
>

47588 <
fld
>

47589 <
me
>
ACK
</name>

47590 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47591 
u
</
desti
>

47592 <
bOfft
>5</bitOffset>

47593 <
bWidth
>1</bitWidth>

47594 </
fld
>

47595 <
fld
>

47596 <
me
>
NYET
</name>

47597 <
desti
>
Reڣ
 
ived


47598 
u
</
desti
>

47599 <
bOfft
>6</bitOffset>

47600 <
bWidth
>1</bitWidth>

47601 </
fld
>

47602 <
fld
>

47603 <
me
>
TXERR
</name>

47604 <
desti
>
Tni
 
r
</description>

47605 <
bOfft
>7</bitOffset>

47606 <
bWidth
>1</bitWidth>

47607 </
fld
>

47608 <
fld
>

47609 <
me
>
BBERR
</name>

47610 <
desti
>
Babb
 
r
</description>

47611 <
bOfft
>8</bitOffset>

47612 <
bWidth
>1</bitWidth>

47613 </
fld
>

47614 <
fld
>

47615 <
me
>
FRMOR
</name>

47616 <
desti
>
Fme
 
ovrun
</description>

47617 <
bOfft
>9</bitOffset>

47618 <
bWidth
>1</bitWidth>

47619 </
fld
>

47620 <
fld
>

47621 <
me
>
DTERR
</name>

47622 <
desti
>
Da
 
togg
 
r
</description>

47623 <
bOfft
>10</bitOffset>

47624 <
bWidth
>1</bitWidth>

47625 </
fld
>

47626 </
flds
>

47629 <
me
>
OTG_HS_HCINT8
</name>

47630 <
diyName
>
OTG_HS_HCINT8
</displayName>

47631 <
desti
>
OTG_HS
 
ho
 
chl
-8 
u


47632 </
desti
>

47633 <
addssOfft
>0x208</addressOffset>

47634 <
size
>32</size>

47635 <
acss
>
ad
-
wre
</access>

47636 <
tVue
>0x0</resetValue>

47637 <
flds
>

47638 <
fld
>

47639 <
me
>
XFRC
</name>

47640 <
desti
>
Tnsr
 
comed
</description>

47641 <
bOfft
>0</bitOffset>

47642 <
bWidth
>1</bitWidth>

47643 </
fld
>

47644 <
fld
>

47645 <
me
>
CHH
</name>

47646 <
desti
>
Chl
 
hd
</description>

47647 <
bOfft
>1</bitOffset>

47648 <
bWidth
>1</bitWidth>

47649 </
fld
>

47650 <
fld
>

47651 <
me
>
AHBERR
</name>

47652 <
desti
>
AHB
 
r
</description>

47653 <
bOfft
>2</bitOffset>

47654 <
bWidth
>1</bitWidth>

47655 </
fld
>

47656 <
fld
>

47657 <
me
>
STALL
</name>

47658 <
desti
>
STALL
 
ڣ
 
ived


47659 
u
</
desti
>

47660 <
bOfft
>3</bitOffset>

47661 <
bWidth
>1</bitWidth>

47662 </
fld
>

47663 <
fld
>

47664 <
me
>
NAK
</name>

47665 <
desti
>
NAK
 
ڣ
 
ived


47666 
u
</
desti
>

47667 <
bOfft
>4</bitOffset>

47668 <
bWidth
>1</bitWidth>

47669 </
fld
>

47670 <
fld
>

47671 <
me
>
ACK
</name>

47672 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47673 
u
</
desti
>

47674 <
bOfft
>5</bitOffset>

47675 <
bWidth
>1</bitWidth>

47676 </
fld
>

47677 <
fld
>

47678 <
me
>
NYET
</name>

47679 <
desti
>
Reڣ
 
ived


47680 
u
</
desti
>

47681 <
bOfft
>6</bitOffset>

47682 <
bWidth
>1</bitWidth>

47683 </
fld
>

47684 <
fld
>

47685 <
me
>
TXERR
</name>

47686 <
desti
>
Tni
 
r
</description>

47687 <
bOfft
>7</bitOffset>

47688 <
bWidth
>1</bitWidth>

47689 </
fld
>

47690 <
fld
>

47691 <
me
>
BBERR
</name>

47692 <
desti
>
Babb
 
r
</description>

47693 <
bOfft
>8</bitOffset>

47694 <
bWidth
>1</bitWidth>

47695 </
fld
>

47696 <
fld
>

47697 <
me
>
FRMOR
</name>

47698 <
desti
>
Fme
 
ovrun
</description>

47699 <
bOfft
>9</bitOffset>

47700 <
bWidth
>1</bitWidth>

47701 </
fld
>

47702 <
fld
>

47703 <
me
>
DTERR
</name>

47704 <
desti
>
Da
 
togg
 
r
</description>

47705 <
bOfft
>10</bitOffset>

47706 <
bWidth
>1</bitWidth>

47707 </
fld
>

47708 </
flds
>

47711 <
me
>
OTG_HS_HCINT9
</name>

47712 <
diyName
>
OTG_HS_HCINT9
</displayName>

47713 <
desti
>
OTG_HS
 
ho
 
chl
-9 
u


47714 </
desti
>

47715 <
addssOfft
>0x228</addressOffset>

47716 <
size
>32</size>

47717 <
acss
>
ad
-
wre
</access>

47718 <
tVue
>0x0</resetValue>

47719 <
flds
>

47720 <
fld
>

47721 <
me
>
XFRC
</name>

47722 <
desti
>
Tnsr
 
comed
</description>

47723 <
bOfft
>0</bitOffset>

47724 <
bWidth
>1</bitWidth>

47725 </
fld
>

47726 <
fld
>

47727 <
me
>
CHH
</name>

47728 <
desti
>
Chl
 
hd
</description>

47729 <
bOfft
>1</bitOffset>

47730 <
bWidth
>1</bitWidth>

47731 </
fld
>

47732 <
fld
>

47733 <
me
>
AHBERR
</name>

47734 <
desti
>
AHB
 
r
</description>

47735 <
bOfft
>2</bitOffset>

47736 <
bWidth
>1</bitWidth>

47737 </
fld
>

47738 <
fld
>

47739 <
me
>
STALL
</name>

47740 <
desti
>
STALL
 
ڣ
 
ived


47741 
u
</
desti
>

47742 <
bOfft
>3</bitOffset>

47743 <
bWidth
>1</bitWidth>

47744 </
fld
>

47745 <
fld
>

47746 <
me
>
NAK
</name>

47747 <
desti
>
NAK
 
ڣ
 
ived


47748 
u
</
desti
>

47749 <
bOfft
>4</bitOffset>

47750 <
bWidth
>1</bitWidth>

47751 </
fld
>

47752 <
fld
>

47753 <
me
>
ACK
</name>

47754 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47755 
u
</
desti
>

47756 <
bOfft
>5</bitOffset>

47757 <
bWidth
>1</bitWidth>

47758 </
fld
>

47759 <
fld
>

47760 <
me
>
NYET
</name>

47761 <
desti
>
Reڣ
 
ived


47762 
u
</
desti
>

47763 <
bOfft
>6</bitOffset>

47764 <
bWidth
>1</bitWidth>

47765 </
fld
>

47766 <
fld
>

47767 <
me
>
TXERR
</name>

47768 <
desti
>
Tni
 
r
</description>

47769 <
bOfft
>7</bitOffset>

47770 <
bWidth
>1</bitWidth>

47771 </
fld
>

47772 <
fld
>

47773 <
me
>
BBERR
</name>

47774 <
desti
>
Babb
 
r
</description>

47775 <
bOfft
>8</bitOffset>

47776 <
bWidth
>1</bitWidth>

47777 </
fld
>

47778 <
fld
>

47779 <
me
>
FRMOR
</name>

47780 <
desti
>
Fme
 
ovrun
</description>

47781 <
bOfft
>9</bitOffset>

47782 <
bWidth
>1</bitWidth>

47783 </
fld
>

47784 <
fld
>

47785 <
me
>
DTERR
</name>

47786 <
desti
>
Da
 
togg
 
r
</description>

47787 <
bOfft
>10</bitOffset>

47788 <
bWidth
>1</bitWidth>

47789 </
fld
>

47790 </
flds
>

47793 <
me
>
OTG_HS_HCINT10
</name>

47794 <
diyName
>
OTG_HS_HCINT10
</displayName>

47795 <
desti
>
OTG_HS
 
ho
 
chl
-10 
u


47796 </
desti
>

47797 <
addssOfft
>0x248</addressOffset>

47798 <
size
>32</size>

47799 <
acss
>
ad
-
wre
</access>

47800 <
tVue
>0x0</resetValue>

47801 <
flds
>

47802 <
fld
>

47803 <
me
>
XFRC
</name>

47804 <
desti
>
Tnsr
 
comed
</description>

47805 <
bOfft
>0</bitOffset>

47806 <
bWidth
>1</bitWidth>

47807 </
fld
>

47808 <
fld
>

47809 <
me
>
CHH
</name>

47810 <
desti
>
Chl
 
hd
</description>

47811 <
bOfft
>1</bitOffset>

47812 <
bWidth
>1</bitWidth>

47813 </
fld
>

47814 <
fld
>

47815 <
me
>
AHBERR
</name>

47816 <
desti
>
AHB
 
r
</description>

47817 <
bOfft
>2</bitOffset>

47818 <
bWidth
>1</bitWidth>

47819 </
fld
>

47820 <
fld
>

47821 <
me
>
STALL
</name>

47822 <
desti
>
STALL
 
ڣ
 
ived


47823 
u
</
desti
>

47824 <
bOfft
>3</bitOffset>

47825 <
bWidth
>1</bitWidth>

47826 </
fld
>

47827 <
fld
>

47828 <
me
>
NAK
</name>

47829 <
desti
>
NAK
 
ڣ
 
ived


47830 
u
</
desti
>

47831 <
bOfft
>4</bitOffset>

47832 <
bWidth
>1</bitWidth>

47833 </
fld
>

47834 <
fld
>

47835 <
me
>
ACK
</name>

47836 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47837 
u
</
desti
>

47838 <
bOfft
>5</bitOffset>

47839 <
bWidth
>1</bitWidth>

47840 </
fld
>

47841 <
fld
>

47842 <
me
>
NYET
</name>

47843 <
desti
>
Reڣ
 
ived


47844 
u
</
desti
>

47845 <
bOfft
>6</bitOffset>

47846 <
bWidth
>1</bitWidth>

47847 </
fld
>

47848 <
fld
>

47849 <
me
>
TXERR
</name>

47850 <
desti
>
Tni
 
r
</description>

47851 <
bOfft
>7</bitOffset>

47852 <
bWidth
>1</bitWidth>

47853 </
fld
>

47854 <
fld
>

47855 <
me
>
BBERR
</name>

47856 <
desti
>
Babb
 
r
</description>

47857 <
bOfft
>8</bitOffset>

47858 <
bWidth
>1</bitWidth>

47859 </
fld
>

47860 <
fld
>

47861 <
me
>
FRMOR
</name>

47862 <
desti
>
Fme
 
ovrun
</description>

47863 <
bOfft
>9</bitOffset>

47864 <
bWidth
>1</bitWidth>

47865 </
fld
>

47866 <
fld
>

47867 <
me
>
DTERR
</name>

47868 <
desti
>
Da
 
togg
 
r
</description>

47869 <
bOfft
>10</bitOffset>

47870 <
bWidth
>1</bitWidth>

47871 </
fld
>

47872 </
flds
>

47875 <
me
>
OTG_HS_HCINT11
</name>

47876 <
diyName
>
OTG_HS_HCINT11
</displayName>

47877 <
desti
>
OTG_HS
 
ho
 
chl
-11 
u


47878 </
desti
>

47879 <
addssOfft
>0x268</addressOffset>

47880 <
size
>32</size>

47881 <
acss
>
ad
-
wre
</access>

47882 <
tVue
>0x0</resetValue>

47883 <
flds
>

47884 <
fld
>

47885 <
me
>
XFRC
</name>

47886 <
desti
>
Tnsr
 
comed
</description>

47887 <
bOfft
>0</bitOffset>

47888 <
bWidth
>1</bitWidth>

47889 </
fld
>

47890 <
fld
>

47891 <
me
>
CHH
</name>

47892 <
desti
>
Chl
 
hd
</description>

47893 <
bOfft
>1</bitOffset>

47894 <
bWidth
>1</bitWidth>

47895 </
fld
>

47896 <
fld
>

47897 <
me
>
AHBERR
</name>

47898 <
desti
>
AHB
 
r
</description>

47899 <
bOfft
>2</bitOffset>

47900 <
bWidth
>1</bitWidth>

47901 </
fld
>

47902 <
fld
>

47903 <
me
>
STALL
</name>

47904 <
desti
>
STALL
 
ڣ
 
ived


47905 
u
</
desti
>

47906 <
bOfft
>3</bitOffset>

47907 <
bWidth
>1</bitWidth>

47908 </
fld
>

47909 <
fld
>

47910 <
me
>
NAK
</name>

47911 <
desti
>
NAK
 
ڣ
 
ived


47912 
u
</
desti
>

47913 <
bOfft
>4</bitOffset>

47914 <
bWidth
>1</bitWidth>

47915 </
fld
>

47916 <
fld
>

47917 <
me
>
ACK
</name>

47918 <
desti
>
ACK
 
ڣ
 
ived
/
smd


47919 
u
</
desti
>

47920 <
bOfft
>5</bitOffset>

47921 <
bWidth
>1</bitWidth>

47922 </
fld
>

47923 <
fld
>

47924 <
me
>
NYET
</name>

47925 <
desti
>
Reڣ
 
ived


47926 
u
</
desti
>

47927 <
bOfft
>6</bitOffset>

47928 <
bWidth
>1</bitWidth>

47929 </
fld
>

47930 <
fld
>

47931 <
me
>
TXERR
</name>

47932 <
desti
>
Tni
 
r
</description>

47933 <
bOfft
>7</bitOffset>

47934 <
bWidth
>1</bitWidth>

47935 </
fld
>

47936 <
fld
>

47937 <
me
>
BBERR
</name>

47938 <
desti
>
Babb
 
r
</description>

47939 <
bOfft
>8</bitOffset>

47940 <
bWidth
>1</bitWidth>

47941 </
fld
>

47942 <
fld
>

47943 <
me
>
FRMOR
</name>

47944 <
desti
>
Fme
 
ovrun
</description>

47945 <
bOfft
>9</bitOffset>

47946 <
bWidth
>1</bitWidth>

47947 </
fld
>

47948 <
fld
>

47949 <
me
>
DTERR
</name>

47950 <
desti
>
Da
 
togg
 
r
</description>

47951 <
bOfft
>10</bitOffset>

47952 <
bWidth
>1</bitWidth>

47953 </
fld
>

47954 </
flds
>

47957 <
me
>
OTG_HS_HCINTMSK0
</name>

47958 <
diyName
>
OTG_HS_HCINTMSK0
</displayName>

47959 <
desti
>
OTG_HS
 
ho
 
chl
-11 
u
 
mask


47960 </
desti
>

47961 <
addssOfft
>0x10C</addressOffset>

47962 <
size
>32</size>

47963 <
acss
>
ad
-
wre
</access>

47964 <
tVue
>0x0</resetValue>

47965 <
flds
>

47966 <
fld
>

47967 <
me
>
XFRCM
</name>

47968 <
desti
>
Tnsr
 
comed
 
mask
</description>

47969 <
bOfft
>0</bitOffset>

47970 <
bWidth
>1</bitWidth>

47971 </
fld
>

47972 <
fld
>

47973 <
me
>
CHHM
</name>

47974 <
desti
>
Chl
 
hd
 
mask
</description>

47975 <
bOfft
>1</bitOffset>

47976 <
bWidth
>1</bitWidth>

47977 </
fld
>

47978 <
fld
>

47979 <
me
>
AHBERR
</name>

47980 <
desti
>
AHB
 
r
</description>

47981 <
bOfft
>2</bitOffset>

47982 <
bWidth
>1</bitWidth>

47983 </
fld
>

47984 <
fld
>

47985 <
me
>
STALLM
</name>

47986 <
desti
>
STALL
 
ڣ
 
ived
 
u


47987 
mask
</
desti
>

47988 <
bOfft
>3</bitOffset>

47989 <
bWidth
>1</bitWidth>

47990 </
fld
>

47991 <
fld
>

47992 <
me
>
NAKM
</name>

47993 <
desti
>
NAK
 
ڣ
 
ived
 
u


47994 
mask
</
desti
>

47995 <
bOfft
>4</bitOffset>

47996 <
bWidth
>1</bitWidth>

47997 </
fld
>

47998 <
fld
>

47999 <
me
>
ACKM
</name>

48000 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48001 
u
 
mask
</
desti
>

48002 <
bOfft
>5</bitOffset>

48003 <
bWidth
>1</bitWidth>

48004 </
fld
>

48005 <
fld
>

48006 <
me
>
NYET
</name>

48007 <
desti
>
ڣ
 
ived
 
u


48008 
mask
</
desti
>

48009 <
bOfft
>6</bitOffset>

48010 <
bWidth
>1</bitWidth>

48011 </
fld
>

48012 <
fld
>

48013 <
me
>
TXERRM
</name>

48014 <
desti
>
Tni
 
r
 
mask
</description>

48015 <
bOfft
>7</bitOffset>

48016 <
bWidth
>1</bitWidth>

48017 </
fld
>

48018 <
fld
>

48019 <
me
>
BBERRM
</name>

48020 <
desti
>
Babb
 
r
 
mask
</description>

48021 <
bOfft
>8</bitOffset>

48022 <
bWidth
>1</bitWidth>

48023 </
fld
>

48024 <
fld
>

48025 <
me
>
FRMORM
</name>

48026 <
desti
>
Fme
 
ovrun
 
mask
</description>

48027 <
bOfft
>9</bitOffset>

48028 <
bWidth
>1</bitWidth>

48029 </
fld
>

48030 <
fld
>

48031 <
me
>
DTERRM
</name>

48032 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48033 <
bOfft
>10</bitOffset>

48034 <
bWidth
>1</bitWidth>

48035 </
fld
>

48036 </
flds
>

48039 <
me
>
OTG_HS_HCINTMSK1
</name>

48040 <
diyName
>
OTG_HS_HCINTMSK1
</displayName>

48041 <
desti
>
OTG_HS
 
ho
 
chl
-1 
u
 
mask


48042 </
desti
>

48043 <
addssOfft
>0x12C</addressOffset>

48044 <
size
>32</size>

48045 <
acss
>
ad
-
wre
</access>

48046 <
tVue
>0x0</resetValue>

48047 <
flds
>

48048 <
fld
>

48049 <
me
>
XFRCM
</name>

48050 <
desti
>
Tnsr
 
comed
 
mask
</description>

48051 <
bOfft
>0</bitOffset>

48052 <
bWidth
>1</bitWidth>

48053 </
fld
>

48054 <
fld
>

48055 <
me
>
CHHM
</name>

48056 <
desti
>
Chl
 
hd
 
mask
</description>

48057 <
bOfft
>1</bitOffset>

48058 <
bWidth
>1</bitWidth>

48059 </
fld
>

48060 <
fld
>

48061 <
me
>
AHBERR
</name>

48062 <
desti
>
AHB
 
r
</description>

48063 <
bOfft
>2</bitOffset>

48064 <
bWidth
>1</bitWidth>

48065 </
fld
>

48066 <
fld
>

48067 <
me
>
STALLM
</name>

48068 <
desti
>
STALL
 
ڣ
 
ived
 
u


48069 
mask
</
desti
>

48070 <
bOfft
>3</bitOffset>

48071 <
bWidth
>1</bitWidth>

48072 </
fld
>

48073 <
fld
>

48074 <
me
>
NAKM
</name>

48075 <
desti
>
NAK
 
ڣ
 
ived
 
u


48076 
mask
</
desti
>

48077 <
bOfft
>4</bitOffset>

48078 <
bWidth
>1</bitWidth>

48079 </
fld
>

48080 <
fld
>

48081 <
me
>
ACKM
</name>

48082 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48083 
u
 
mask
</
desti
>

48084 <
bOfft
>5</bitOffset>

48085 <
bWidth
>1</bitWidth>

48086 </
fld
>

48087 <
fld
>

48088 <
me
>
NYET
</name>

48089 <
desti
>
ڣ
 
ived
 
u


48090 
mask
</
desti
>

48091 <
bOfft
>6</bitOffset>

48092 <
bWidth
>1</bitWidth>

48093 </
fld
>

48094 <
fld
>

48095 <
me
>
TXERRM
</name>

48096 <
desti
>
Tni
 
r
 
mask
</description>

48097 <
bOfft
>7</bitOffset>

48098 <
bWidth
>1</bitWidth>

48099 </
fld
>

48100 <
fld
>

48101 <
me
>
BBERRM
</name>

48102 <
desti
>
Babb
 
r
 
mask
</description>

48103 <
bOfft
>8</bitOffset>

48104 <
bWidth
>1</bitWidth>

48105 </
fld
>

48106 <
fld
>

48107 <
me
>
FRMORM
</name>

48108 <
desti
>
Fme
 
ovrun
 
mask
</description>

48109 <
bOfft
>9</bitOffset>

48110 <
bWidth
>1</bitWidth>

48111 </
fld
>

48112 <
fld
>

48113 <
me
>
DTERRM
</name>

48114 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48115 <
bOfft
>10</bitOffset>

48116 <
bWidth
>1</bitWidth>

48117 </
fld
>

48118 </
flds
>

48121 <
me
>
OTG_HS_HCINTMSK2
</name>

48122 <
diyName
>
OTG_HS_HCINTMSK2
</displayName>

48123 <
desti
>
OTG_HS
 
ho
 
chl
-2 
u
 
mask


48124 </
desti
>

48125 <
addssOfft
>0x14C</addressOffset>

48126 <
size
>32</size>

48127 <
acss
>
ad
-
wre
</access>

48128 <
tVue
>0x0</resetValue>

48129 <
flds
>

48130 <
fld
>

48131 <
me
>
XFRCM
</name>

48132 <
desti
>
Tnsr
 
comed
 
mask
</description>

48133 <
bOfft
>0</bitOffset>

48134 <
bWidth
>1</bitWidth>

48135 </
fld
>

48136 <
fld
>

48137 <
me
>
CHHM
</name>

48138 <
desti
>
Chl
 
hd
 
mask
</description>

48139 <
bOfft
>1</bitOffset>

48140 <
bWidth
>1</bitWidth>

48141 </
fld
>

48142 <
fld
>

48143 <
me
>
AHBERR
</name>

48144 <
desti
>
AHB
 
r
</description>

48145 <
bOfft
>2</bitOffset>

48146 <
bWidth
>1</bitWidth>

48147 </
fld
>

48148 <
fld
>

48149 <
me
>
STALLM
</name>

48150 <
desti
>
STALL
 
ڣ
 
ived
 
u


48151 
mask
</
desti
>

48152 <
bOfft
>3</bitOffset>

48153 <
bWidth
>1</bitWidth>

48154 </
fld
>

48155 <
fld
>

48156 <
me
>
NAKM
</name>

48157 <
desti
>
NAK
 
ڣ
 
ived
 
u


48158 
mask
</
desti
>

48159 <
bOfft
>4</bitOffset>

48160 <
bWidth
>1</bitWidth>

48161 </
fld
>

48162 <
fld
>

48163 <
me
>
ACKM
</name>

48164 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48165 
u
 
mask
</
desti
>

48166 <
bOfft
>5</bitOffset>

48167 <
bWidth
>1</bitWidth>

48168 </
fld
>

48169 <
fld
>

48170 <
me
>
NYET
</name>

48171 <
desti
>
ڣ
 
ived
 
u


48172 
mask
</
desti
>

48173 <
bOfft
>6</bitOffset>

48174 <
bWidth
>1</bitWidth>

48175 </
fld
>

48176 <
fld
>

48177 <
me
>
TXERRM
</name>

48178 <
desti
>
Tni
 
r
 
mask
</description>

48179 <
bOfft
>7</bitOffset>

48180 <
bWidth
>1</bitWidth>

48181 </
fld
>

48182 <
fld
>

48183 <
me
>
BBERRM
</name>

48184 <
desti
>
Babb
 
r
 
mask
</description>

48185 <
bOfft
>8</bitOffset>

48186 <
bWidth
>1</bitWidth>

48187 </
fld
>

48188 <
fld
>

48189 <
me
>
FRMORM
</name>

48190 <
desti
>
Fme
 
ovrun
 
mask
</description>

48191 <
bOfft
>9</bitOffset>

48192 <
bWidth
>1</bitWidth>

48193 </
fld
>

48194 <
fld
>

48195 <
me
>
DTERRM
</name>

48196 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48197 <
bOfft
>10</bitOffset>

48198 <
bWidth
>1</bitWidth>

48199 </
fld
>

48200 </
flds
>

48203 <
me
>
OTG_HS_HCINTMSK3
</name>

48204 <
diyName
>
OTG_HS_HCINTMSK3
</displayName>

48205 <
desti
>
OTG_HS
 
ho
 
chl
-3 
u
 
mask


48206 </
desti
>

48207 <
addssOfft
>0x16C</addressOffset>

48208 <
size
>32</size>

48209 <
acss
>
ad
-
wre
</access>

48210 <
tVue
>0x0</resetValue>

48211 <
flds
>

48212 <
fld
>

48213 <
me
>
XFRCM
</name>

48214 <
desti
>
Tnsr
 
comed
 
mask
</description>

48215 <
bOfft
>0</bitOffset>

48216 <
bWidth
>1</bitWidth>

48217 </
fld
>

48218 <
fld
>

48219 <
me
>
CHHM
</name>

48220 <
desti
>
Chl
 
hd
 
mask
</description>

48221 <
bOfft
>1</bitOffset>

48222 <
bWidth
>1</bitWidth>

48223 </
fld
>

48224 <
fld
>

48225 <
me
>
AHBERR
</name>

48226 <
desti
>
AHB
 
r
</description>

48227 <
bOfft
>2</bitOffset>

48228 <
bWidth
>1</bitWidth>

48229 </
fld
>

48230 <
fld
>

48231 <
me
>
STALLM
</name>

48232 <
desti
>
STALL
 
ڣ
 
ived
 
u


48233 
mask
</
desti
>

48234 <
bOfft
>3</bitOffset>

48235 <
bWidth
>1</bitWidth>

48236 </
fld
>

48237 <
fld
>

48238 <
me
>
NAKM
</name>

48239 <
desti
>
NAK
 
ڣ
 
ived
 
u


48240 
mask
</
desti
>

48241 <
bOfft
>4</bitOffset>

48242 <
bWidth
>1</bitWidth>

48243 </
fld
>

48244 <
fld
>

48245 <
me
>
ACKM
</name>

48246 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48247 
u
 
mask
</
desti
>

48248 <
bOfft
>5</bitOffset>

48249 <
bWidth
>1</bitWidth>

48250 </
fld
>

48251 <
fld
>

48252 <
me
>
NYET
</name>

48253 <
desti
>
ڣ
 
ived
 
u


48254 
mask
</
desti
>

48255 <
bOfft
>6</bitOffset>

48256 <
bWidth
>1</bitWidth>

48257 </
fld
>

48258 <
fld
>

48259 <
me
>
TXERRM
</name>

48260 <
desti
>
Tni
 
r
 
mask
</description>

48261 <
bOfft
>7</bitOffset>

48262 <
bWidth
>1</bitWidth>

48263 </
fld
>

48264 <
fld
>

48265 <
me
>
BBERRM
</name>

48266 <
desti
>
Babb
 
r
 
mask
</description>

48267 <
bOfft
>8</bitOffset>

48268 <
bWidth
>1</bitWidth>

48269 </
fld
>

48270 <
fld
>

48271 <
me
>
FRMORM
</name>

48272 <
desti
>
Fme
 
ovrun
 
mask
</description>

48273 <
bOfft
>9</bitOffset>

48274 <
bWidth
>1</bitWidth>

48275 </
fld
>

48276 <
fld
>

48277 <
me
>
DTERRM
</name>

48278 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48279 <
bOfft
>10</bitOffset>

48280 <
bWidth
>1</bitWidth>

48281 </
fld
>

48282 </
flds
>

48285 <
me
>
OTG_HS_HCINTMSK4
</name>

48286 <
diyName
>
OTG_HS_HCINTMSK4
</displayName>

48287 <
desti
>
OTG_HS
 
ho
 
chl
-4 
u
 
mask


48288 </
desti
>

48289 <
addssOfft
>0x18C</addressOffset>

48290 <
size
>32</size>

48291 <
acss
>
ad
-
wre
</access>

48292 <
tVue
>0x0</resetValue>

48293 <
flds
>

48294 <
fld
>

48295 <
me
>
XFRCM
</name>

48296 <
desti
>
Tnsr
 
comed
 
mask
</description>

48297 <
bOfft
>0</bitOffset>

48298 <
bWidth
>1</bitWidth>

48299 </
fld
>

48300 <
fld
>

48301 <
me
>
CHHM
</name>

48302 <
desti
>
Chl
 
hd
 
mask
</description>

48303 <
bOfft
>1</bitOffset>

48304 <
bWidth
>1</bitWidth>

48305 </
fld
>

48306 <
fld
>

48307 <
me
>
AHBERR
</name>

48308 <
desti
>
AHB
 
r
</description>

48309 <
bOfft
>2</bitOffset>

48310 <
bWidth
>1</bitWidth>

48311 </
fld
>

48312 <
fld
>

48313 <
me
>
STALLM
</name>

48314 <
desti
>
STALL
 
ڣ
 
ived
 
u


48315 
mask
</
desti
>

48316 <
bOfft
>3</bitOffset>

48317 <
bWidth
>1</bitWidth>

48318 </
fld
>

48319 <
fld
>

48320 <
me
>
NAKM
</name>

48321 <
desti
>
NAK
 
ڣ
 
ived
 
u


48322 
mask
</
desti
>

48323 <
bOfft
>4</bitOffset>

48324 <
bWidth
>1</bitWidth>

48325 </
fld
>

48326 <
fld
>

48327 <
me
>
ACKM
</name>

48328 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48329 
u
 
mask
</
desti
>

48330 <
bOfft
>5</bitOffset>

48331 <
bWidth
>1</bitWidth>

48332 </
fld
>

48333 <
fld
>

48334 <
me
>
NYET
</name>

48335 <
desti
>
ڣ
 
ived
 
u


48336 
mask
</
desti
>

48337 <
bOfft
>6</bitOffset>

48338 <
bWidth
>1</bitWidth>

48339 </
fld
>

48340 <
fld
>

48341 <
me
>
TXERRM
</name>

48342 <
desti
>
Tni
 
r
 
mask
</description>

48343 <
bOfft
>7</bitOffset>

48344 <
bWidth
>1</bitWidth>

48345 </
fld
>

48346 <
fld
>

48347 <
me
>
BBERRM
</name>

48348 <
desti
>
Babb
 
r
 
mask
</description>

48349 <
bOfft
>8</bitOffset>

48350 <
bWidth
>1</bitWidth>

48351 </
fld
>

48352 <
fld
>

48353 <
me
>
FRMORM
</name>

48354 <
desti
>
Fme
 
ovrun
 
mask
</description>

48355 <
bOfft
>9</bitOffset>

48356 <
bWidth
>1</bitWidth>

48357 </
fld
>

48358 <
fld
>

48359 <
me
>
DTERRM
</name>

48360 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48361 <
bOfft
>10</bitOffset>

48362 <
bWidth
>1</bitWidth>

48363 </
fld
>

48364 </
flds
>

48367 <
me
>
OTG_HS_HCINTMSK5
</name>

48368 <
diyName
>
OTG_HS_HCINTMSK5
</displayName>

48369 <
desti
>
OTG_HS
 
ho
 
chl
-5 
u
 
mask


48370 </
desti
>

48371 <
addssOfft
>0x1AC</addressOffset>

48372 <
size
>32</size>

48373 <
acss
>
ad
-
wre
</access>

48374 <
tVue
>0x0</resetValue>

48375 <
flds
>

48376 <
fld
>

48377 <
me
>
XFRCM
</name>

48378 <
desti
>
Tnsr
 
comed
 
mask
</description>

48379 <
bOfft
>0</bitOffset>

48380 <
bWidth
>1</bitWidth>

48381 </
fld
>

48382 <
fld
>

48383 <
me
>
CHHM
</name>

48384 <
desti
>
Chl
 
hd
 
mask
</description>

48385 <
bOfft
>1</bitOffset>

48386 <
bWidth
>1</bitWidth>

48387 </
fld
>

48388 <
fld
>

48389 <
me
>
AHBERR
</name>

48390 <
desti
>
AHB
 
r
</description>

48391 <
bOfft
>2</bitOffset>

48392 <
bWidth
>1</bitWidth>

48393 </
fld
>

48394 <
fld
>

48395 <
me
>
STALLM
</name>

48396 <
desti
>
STALL
 
ڣ
 
ived
 
u


48397 
mask
</
desti
>

48398 <
bOfft
>3</bitOffset>

48399 <
bWidth
>1</bitWidth>

48400 </
fld
>

48401 <
fld
>

48402 <
me
>
NAKM
</name>

48403 <
desti
>
NAK
 
ڣ
 
ived
 
u


48404 
mask
</
desti
>

48405 <
bOfft
>4</bitOffset>

48406 <
bWidth
>1</bitWidth>

48407 </
fld
>

48408 <
fld
>

48409 <
me
>
ACKM
</name>

48410 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48411 
u
 
mask
</
desti
>

48412 <
bOfft
>5</bitOffset>

48413 <
bWidth
>1</bitWidth>

48414 </
fld
>

48415 <
fld
>

48416 <
me
>
NYET
</name>

48417 <
desti
>
ڣ
 
ived
 
u


48418 
mask
</
desti
>

48419 <
bOfft
>6</bitOffset>

48420 <
bWidth
>1</bitWidth>

48421 </
fld
>

48422 <
fld
>

48423 <
me
>
TXERRM
</name>

48424 <
desti
>
Tni
 
r
 
mask
</description>

48425 <
bOfft
>7</bitOffset>

48426 <
bWidth
>1</bitWidth>

48427 </
fld
>

48428 <
fld
>

48429 <
me
>
BBERRM
</name>

48430 <
desti
>
Babb
 
r
 
mask
</description>

48431 <
bOfft
>8</bitOffset>

48432 <
bWidth
>1</bitWidth>

48433 </
fld
>

48434 <
fld
>

48435 <
me
>
FRMORM
</name>

48436 <
desti
>
Fme
 
ovrun
 
mask
</description>

48437 <
bOfft
>9</bitOffset>

48438 <
bWidth
>1</bitWidth>

48439 </
fld
>

48440 <
fld
>

48441 <
me
>
DTERRM
</name>

48442 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48443 <
bOfft
>10</bitOffset>

48444 <
bWidth
>1</bitWidth>

48445 </
fld
>

48446 </
flds
>

48449 <
me
>
OTG_HS_HCINTMSK6
</name>

48450 <
diyName
>
OTG_HS_HCINTMSK6
</displayName>

48451 <
desti
>
OTG_HS
 
ho
 
chl
-6 
u
 
mask


48452 </
desti
>

48453 <
addssOfft
>0x1CC</addressOffset>

48454 <
size
>32</size>

48455 <
acss
>
ad
-
wre
</access>

48456 <
tVue
>0x0</resetValue>

48457 <
flds
>

48458 <
fld
>

48459 <
me
>
XFRCM
</name>

48460 <
desti
>
Tnsr
 
comed
 
mask
</description>

48461 <
bOfft
>0</bitOffset>

48462 <
bWidth
>1</bitWidth>

48463 </
fld
>

48464 <
fld
>

48465 <
me
>
CHHM
</name>

48466 <
desti
>
Chl
 
hd
 
mask
</description>

48467 <
bOfft
>1</bitOffset>

48468 <
bWidth
>1</bitWidth>

48469 </
fld
>

48470 <
fld
>

48471 <
me
>
AHBERR
</name>

48472 <
desti
>
AHB
 
r
</description>

48473 <
bOfft
>2</bitOffset>

48474 <
bWidth
>1</bitWidth>

48475 </
fld
>

48476 <
fld
>

48477 <
me
>
STALLM
</name>

48478 <
desti
>
STALL
 
ڣ
 
ived
 
u


48479 
mask
</
desti
>

48480 <
bOfft
>3</bitOffset>

48481 <
bWidth
>1</bitWidth>

48482 </
fld
>

48483 <
fld
>

48484 <
me
>
NAKM
</name>

48485 <
desti
>
NAK
 
ڣ
 
ived
 
u


48486 
mask
</
desti
>

48487 <
bOfft
>4</bitOffset>

48488 <
bWidth
>1</bitWidth>

48489 </
fld
>

48490 <
fld
>

48491 <
me
>
ACKM
</name>

48492 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48493 
u
 
mask
</
desti
>

48494 <
bOfft
>5</bitOffset>

48495 <
bWidth
>1</bitWidth>

48496 </
fld
>

48497 <
fld
>

48498 <
me
>
NYET
</name>

48499 <
desti
>
ڣ
 
ived
 
u


48500 
mask
</
desti
>

48501 <
bOfft
>6</bitOffset>

48502 <
bWidth
>1</bitWidth>

48503 </
fld
>

48504 <
fld
>

48505 <
me
>
TXERRM
</name>

48506 <
desti
>
Tni
 
r
 
mask
</description>

48507 <
bOfft
>7</bitOffset>

48508 <
bWidth
>1</bitWidth>

48509 </
fld
>

48510 <
fld
>

48511 <
me
>
BBERRM
</name>

48512 <
desti
>
Babb
 
r
 
mask
</description>

48513 <
bOfft
>8</bitOffset>

48514 <
bWidth
>1</bitWidth>

48515 </
fld
>

48516 <
fld
>

48517 <
me
>
FRMORM
</name>

48518 <
desti
>
Fme
 
ovrun
 
mask
</description>

48519 <
bOfft
>9</bitOffset>

48520 <
bWidth
>1</bitWidth>

48521 </
fld
>

48522 <
fld
>

48523 <
me
>
DTERRM
</name>

48524 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48525 <
bOfft
>10</bitOffset>

48526 <
bWidth
>1</bitWidth>

48527 </
fld
>

48528 </
flds
>

48531 <
me
>
OTG_HS_HCINTMSK7
</name>

48532 <
diyName
>
OTG_HS_HCINTMSK7
</displayName>

48533 <
desti
>
OTG_HS
 
ho
 
chl
-7 
u
 
mask


48534 </
desti
>

48535 <
addssOfft
>0x1EC</addressOffset>

48536 <
size
>32</size>

48537 <
acss
>
ad
-
wre
</access>

48538 <
tVue
>0x0</resetValue>

48539 <
flds
>

48540 <
fld
>

48541 <
me
>
XFRCM
</name>

48542 <
desti
>
Tnsr
 
comed
 
mask
</description>

48543 <
bOfft
>0</bitOffset>

48544 <
bWidth
>1</bitWidth>

48545 </
fld
>

48546 <
fld
>

48547 <
me
>
CHHM
</name>

48548 <
desti
>
Chl
 
hd
 
mask
</description>

48549 <
bOfft
>1</bitOffset>

48550 <
bWidth
>1</bitWidth>

48551 </
fld
>

48552 <
fld
>

48553 <
me
>
AHBERR
</name>

48554 <
desti
>
AHB
 
r
</description>

48555 <
bOfft
>2</bitOffset>

48556 <
bWidth
>1</bitWidth>

48557 </
fld
>

48558 <
fld
>

48559 <
me
>
STALLM
</name>

48560 <
desti
>
STALL
 
ڣ
 
ived
 
u


48561 
mask
</
desti
>

48562 <
bOfft
>3</bitOffset>

48563 <
bWidth
>1</bitWidth>

48564 </
fld
>

48565 <
fld
>

48566 <
me
>
NAKM
</name>

48567 <
desti
>
NAK
 
ڣ
 
ived
 
u


48568 
mask
</
desti
>

48569 <
bOfft
>4</bitOffset>

48570 <
bWidth
>1</bitWidth>

48571 </
fld
>

48572 <
fld
>

48573 <
me
>
ACKM
</name>

48574 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48575 
u
 
mask
</
desti
>

48576 <
bOfft
>5</bitOffset>

48577 <
bWidth
>1</bitWidth>

48578 </
fld
>

48579 <
fld
>

48580 <
me
>
NYET
</name>

48581 <
desti
>
ڣ
 
ived
 
u


48582 
mask
</
desti
>

48583 <
bOfft
>6</bitOffset>

48584 <
bWidth
>1</bitWidth>

48585 </
fld
>

48586 <
fld
>

48587 <
me
>
TXERRM
</name>

48588 <
desti
>
Tni
 
r
 
mask
</description>

48589 <
bOfft
>7</bitOffset>

48590 <
bWidth
>1</bitWidth>

48591 </
fld
>

48592 <
fld
>

48593 <
me
>
BBERRM
</name>

48594 <
desti
>
Babb
 
r
 
mask
</description>

48595 <
bOfft
>8</bitOffset>

48596 <
bWidth
>1</bitWidth>

48597 </
fld
>

48598 <
fld
>

48599 <
me
>
FRMORM
</name>

48600 <
desti
>
Fme
 
ovrun
 
mask
</description>

48601 <
bOfft
>9</bitOffset>

48602 <
bWidth
>1</bitWidth>

48603 </
fld
>

48604 <
fld
>

48605 <
me
>
DTERRM
</name>

48606 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48607 <
bOfft
>10</bitOffset>

48608 <
bWidth
>1</bitWidth>

48609 </
fld
>

48610 </
flds
>

48613 <
me
>
OTG_HS_HCINTMSK8
</name>

48614 <
diyName
>
OTG_HS_HCINTMSK8
</displayName>

48615 <
desti
>
OTG_HS
 
ho
 
chl
-8 
u
 
mask


48616 </
desti
>

48617 <
addssOfft
>0x20C</addressOffset>

48618 <
size
>32</size>

48619 <
acss
>
ad
-
wre
</access>

48620 <
tVue
>0x0</resetValue>

48621 <
flds
>

48622 <
fld
>

48623 <
me
>
XFRCM
</name>

48624 <
desti
>
Tnsr
 
comed
 
mask
</description>

48625 <
bOfft
>0</bitOffset>

48626 <
bWidth
>1</bitWidth>

48627 </
fld
>

48628 <
fld
>

48629 <
me
>
CHHM
</name>

48630 <
desti
>
Chl
 
hd
 
mask
</description>

48631 <
bOfft
>1</bitOffset>

48632 <
bWidth
>1</bitWidth>

48633 </
fld
>

48634 <
fld
>

48635 <
me
>
AHBERR
</name>

48636 <
desti
>
AHB
 
r
</description>

48637 <
bOfft
>2</bitOffset>

48638 <
bWidth
>1</bitWidth>

48639 </
fld
>

48640 <
fld
>

48641 <
me
>
STALLM
</name>

48642 <
desti
>
STALL
 
ڣ
 
ived
 
u


48643 
mask
</
desti
>

48644 <
bOfft
>3</bitOffset>

48645 <
bWidth
>1</bitWidth>

48646 </
fld
>

48647 <
fld
>

48648 <
me
>
NAKM
</name>

48649 <
desti
>
NAK
 
ڣ
 
ived
 
u


48650 
mask
</
desti
>

48651 <
bOfft
>4</bitOffset>

48652 <
bWidth
>1</bitWidth>

48653 </
fld
>

48654 <
fld
>

48655 <
me
>
ACKM
</name>

48656 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48657 
u
 
mask
</
desti
>

48658 <
bOfft
>5</bitOffset>

48659 <
bWidth
>1</bitWidth>

48660 </
fld
>

48661 <
fld
>

48662 <
me
>
NYET
</name>

48663 <
desti
>
ڣ
 
ived
 
u


48664 
mask
</
desti
>

48665 <
bOfft
>6</bitOffset>

48666 <
bWidth
>1</bitWidth>

48667 </
fld
>

48668 <
fld
>

48669 <
me
>
TXERRM
</name>

48670 <
desti
>
Tni
 
r
 
mask
</description>

48671 <
bOfft
>7</bitOffset>

48672 <
bWidth
>1</bitWidth>

48673 </
fld
>

48674 <
fld
>

48675 <
me
>
BBERRM
</name>

48676 <
desti
>
Babb
 
r
 
mask
</description>

48677 <
bOfft
>8</bitOffset>

48678 <
bWidth
>1</bitWidth>

48679 </
fld
>

48680 <
fld
>

48681 <
me
>
FRMORM
</name>

48682 <
desti
>
Fme
 
ovrun
 
mask
</description>

48683 <
bOfft
>9</bitOffset>

48684 <
bWidth
>1</bitWidth>

48685 </
fld
>

48686 <
fld
>

48687 <
me
>
DTERRM
</name>

48688 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48689 <
bOfft
>10</bitOffset>

48690 <
bWidth
>1</bitWidth>

48691 </
fld
>

48692 </
flds
>

48695 <
me
>
OTG_HS_HCINTMSK9
</name>

48696 <
diyName
>
OTG_HS_HCINTMSK9
</displayName>

48697 <
desti
>
OTG_HS
 
ho
 
chl
-9 
u
 
mask


48698 </
desti
>

48699 <
addssOfft
>0x22C</addressOffset>

48700 <
size
>32</size>

48701 <
acss
>
ad
-
wre
</access>

48702 <
tVue
>0x0</resetValue>

48703 <
flds
>

48704 <
fld
>

48705 <
me
>
XFRCM
</name>

48706 <
desti
>
Tnsr
 
comed
 
mask
</description>

48707 <
bOfft
>0</bitOffset>

48708 <
bWidth
>1</bitWidth>

48709 </
fld
>

48710 <
fld
>

48711 <
me
>
CHHM
</name>

48712 <
desti
>
Chl
 
hd
 
mask
</description>

48713 <
bOfft
>1</bitOffset>

48714 <
bWidth
>1</bitWidth>

48715 </
fld
>

48716 <
fld
>

48717 <
me
>
AHBERR
</name>

48718 <
desti
>
AHB
 
r
</description>

48719 <
bOfft
>2</bitOffset>

48720 <
bWidth
>1</bitWidth>

48721 </
fld
>

48722 <
fld
>

48723 <
me
>
STALLM
</name>

48724 <
desti
>
STALL
 
ڣ
 
ived
 
u


48725 
mask
</
desti
>

48726 <
bOfft
>3</bitOffset>

48727 <
bWidth
>1</bitWidth>

48728 </
fld
>

48729 <
fld
>

48730 <
me
>
NAKM
</name>

48731 <
desti
>
NAK
 
ڣ
 
ived
 
u


48732 
mask
</
desti
>

48733 <
bOfft
>4</bitOffset>

48734 <
bWidth
>1</bitWidth>

48735 </
fld
>

48736 <
fld
>

48737 <
me
>
ACKM
</name>

48738 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48739 
u
 
mask
</
desti
>

48740 <
bOfft
>5</bitOffset>

48741 <
bWidth
>1</bitWidth>

48742 </
fld
>

48743 <
fld
>

48744 <
me
>
NYET
</name>

48745 <
desti
>
ڣ
 
ived
 
u


48746 
mask
</
desti
>

48747 <
bOfft
>6</bitOffset>

48748 <
bWidth
>1</bitWidth>

48749 </
fld
>

48750 <
fld
>

48751 <
me
>
TXERRM
</name>

48752 <
desti
>
Tni
 
r
 
mask
</description>

48753 <
bOfft
>7</bitOffset>

48754 <
bWidth
>1</bitWidth>

48755 </
fld
>

48756 <
fld
>

48757 <
me
>
BBERRM
</name>

48758 <
desti
>
Babb
 
r
 
mask
</description>

48759 <
bOfft
>8</bitOffset>

48760 <
bWidth
>1</bitWidth>

48761 </
fld
>

48762 <
fld
>

48763 <
me
>
FRMORM
</name>

48764 <
desti
>
Fme
 
ovrun
 
mask
</description>

48765 <
bOfft
>9</bitOffset>

48766 <
bWidth
>1</bitWidth>

48767 </
fld
>

48768 <
fld
>

48769 <
me
>
DTERRM
</name>

48770 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48771 <
bOfft
>10</bitOffset>

48772 <
bWidth
>1</bitWidth>

48773 </
fld
>

48774 </
flds
>

48777 <
me
>
OTG_HS_HCINTMSK10
</name>

48778 <
diyName
>
OTG_HS_HCINTMSK10
</displayName>

48779 <
desti
>
OTG_HS
 
ho
 
chl
-10 
u
 
mask


48780 </
desti
>

48781 <
addssOfft
>0x24C</addressOffset>

48782 <
size
>32</size>

48783 <
acss
>
ad
-
wre
</access>

48784 <
tVue
>0x0</resetValue>

48785 <
flds
>

48786 <
fld
>

48787 <
me
>
XFRCM
</name>

48788 <
desti
>
Tnsr
 
comed
 
mask
</description>

48789 <
bOfft
>0</bitOffset>

48790 <
bWidth
>1</bitWidth>

48791 </
fld
>

48792 <
fld
>

48793 <
me
>
CHHM
</name>

48794 <
desti
>
Chl
 
hd
 
mask
</description>

48795 <
bOfft
>1</bitOffset>

48796 <
bWidth
>1</bitWidth>

48797 </
fld
>

48798 <
fld
>

48799 <
me
>
AHBERR
</name>

48800 <
desti
>
AHB
 
r
</description>

48801 <
bOfft
>2</bitOffset>

48802 <
bWidth
>1</bitWidth>

48803 </
fld
>

48804 <
fld
>

48805 <
me
>
STALLM
</name>

48806 <
desti
>
STALL
 
ڣ
 
ived
 
u


48807 
mask
</
desti
>

48808 <
bOfft
>3</bitOffset>

48809 <
bWidth
>1</bitWidth>

48810 </
fld
>

48811 <
fld
>

48812 <
me
>
NAKM
</name>

48813 <
desti
>
NAK
 
ڣ
 
ived
 
u


48814 
mask
</
desti
>

48815 <
bOfft
>4</bitOffset>

48816 <
bWidth
>1</bitWidth>

48817 </
fld
>

48818 <
fld
>

48819 <
me
>
ACKM
</name>

48820 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48821 
u
 
mask
</
desti
>

48822 <
bOfft
>5</bitOffset>

48823 <
bWidth
>1</bitWidth>

48824 </
fld
>

48825 <
fld
>

48826 <
me
>
NYET
</name>

48827 <
desti
>
ڣ
 
ived
 
u


48828 
mask
</
desti
>

48829 <
bOfft
>6</bitOffset>

48830 <
bWidth
>1</bitWidth>

48831 </
fld
>

48832 <
fld
>

48833 <
me
>
TXERRM
</name>

48834 <
desti
>
Tni
 
r
 
mask
</description>

48835 <
bOfft
>7</bitOffset>

48836 <
bWidth
>1</bitWidth>

48837 </
fld
>

48838 <
fld
>

48839 <
me
>
BBERRM
</name>

48840 <
desti
>
Babb
 
r
 
mask
</description>

48841 <
bOfft
>8</bitOffset>

48842 <
bWidth
>1</bitWidth>

48843 </
fld
>

48844 <
fld
>

48845 <
me
>
FRMORM
</name>

48846 <
desti
>
Fme
 
ovrun
 
mask
</description>

48847 <
bOfft
>9</bitOffset>

48848 <
bWidth
>1</bitWidth>

48849 </
fld
>

48850 <
fld
>

48851 <
me
>
DTERRM
</name>

48852 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48853 <
bOfft
>10</bitOffset>

48854 <
bWidth
>1</bitWidth>

48855 </
fld
>

48856 </
flds
>

48859 <
me
>
OTG_HS_HCINTMSK11
</name>

48860 <
diyName
>
OTG_HS_HCINTMSK11
</displayName>

48861 <
desti
>
OTG_HS
 
ho
 
chl
-11 
u
 
mask


48862 </
desti
>

48863 <
addssOfft
>0x26C</addressOffset>

48864 <
size
>32</size>

48865 <
acss
>
ad
-
wre
</access>

48866 <
tVue
>0x0</resetValue>

48867 <
flds
>

48868 <
fld
>

48869 <
me
>
XFRCM
</name>

48870 <
desti
>
Tnsr
 
comed
 
mask
</description>

48871 <
bOfft
>0</bitOffset>

48872 <
bWidth
>1</bitWidth>

48873 </
fld
>

48874 <
fld
>

48875 <
me
>
CHHM
</name>

48876 <
desti
>
Chl
 
hd
 
mask
</description>

48877 <
bOfft
>1</bitOffset>

48878 <
bWidth
>1</bitWidth>

48879 </
fld
>

48880 <
fld
>

48881 <
me
>
AHBERR
</name>

48882 <
desti
>
AHB
 
r
</description>

48883 <
bOfft
>2</bitOffset>

48884 <
bWidth
>1</bitWidth>

48885 </
fld
>

48886 <
fld
>

48887 <
me
>
STALLM
</name>

48888 <
desti
>
STALL
 
ڣ
 
ived
 
u


48889 
mask
</
desti
>

48890 <
bOfft
>3</bitOffset>

48891 <
bWidth
>1</bitWidth>

48892 </
fld
>

48893 <
fld
>

48894 <
me
>
NAKM
</name>

48895 <
desti
>
NAK
 
ڣ
 
ived
 
u


48896 
mask
</
desti
>

48897 <
bOfft
>4</bitOffset>

48898 <
bWidth
>1</bitWidth>

48899 </
fld
>

48900 <
fld
>

48901 <
me
>
ACKM
</name>

48902 <
desti
>
ACK
 
ڣ
 
ived
/
smd


48903 
u
 
mask
</
desti
>

48904 <
bOfft
>5</bitOffset>

48905 <
bWidth
>1</bitWidth>

48906 </
fld
>

48907 <
fld
>

48908 <
me
>
NYET
</name>

48909 <
desti
>
ڣ
 
ived
 
u


48910 
mask
</
desti
>

48911 <
bOfft
>6</bitOffset>

48912 <
bWidth
>1</bitWidth>

48913 </
fld
>

48914 <
fld
>

48915 <
me
>
TXERRM
</name>

48916 <
desti
>
Tni
 
r
 
mask
</description>

48917 <
bOfft
>7</bitOffset>

48918 <
bWidth
>1</bitWidth>

48919 </
fld
>

48920 <
fld
>

48921 <
me
>
BBERRM
</name>

48922 <
desti
>
Babb
 
r
 
mask
</description>

48923 <
bOfft
>8</bitOffset>

48924 <
bWidth
>1</bitWidth>

48925 </
fld
>

48926 <
fld
>

48927 <
me
>
FRMORM
</name>

48928 <
desti
>
Fme
 
ovrun
 
mask
</description>

48929 <
bOfft
>9</bitOffset>

48930 <
bWidth
>1</bitWidth>

48931 </
fld
>

48932 <
fld
>

48933 <
me
>
DTERRM
</name>

48934 <
desti
>
Da
 
togg
 
r
 
mask
</description>

48935 <
bOfft
>10</bitOffset>

48936 <
bWidth
>1</bitWidth>

48937 </
fld
>

48938 </
flds
>

48941 <
me
>
OTG_HS_HCTSIZ0
</name>

48942 <
diyName
>
OTG_HS_HCTSIZ0
</displayName>

48943 <
desti
>
OTG_HS
 
ho
 
chl
-11 
sr
 
size


48944 </
desti
>

48945 <
addssOfft
>0x110</addressOffset>

48946 <
size
>32</size>

48947 <
acss
>
ad
-
wre
</access>

48948 <
tVue
>0x0</resetValue>

48949 <
flds
>

48950 <
fld
>

48951 <
me
>
XFRSIZ
</name>

48952 <
desti
>
Tnsr
 
size
</description>

48953 <
bOfft
>0</bitOffset>

48954 <
bWidth
>19</bitWidth>

48955 </
fld
>

48956 <
fld
>

48957 <
me
>
PKTCNT
</name>

48958 <
desti
>
Pack
 
cou
</description>

48959 <
bOfft
>19</bitOffset>

48960 <
bWidth
>10</bitWidth>

48961 </
fld
>

48962 <
fld
>

48963 <
me
>
DPID
</name>

48964 <
desti
>
Da
 
PID
</description>

48965 <
bOfft
>29</bitOffset>

48966 <
bWidth
>2</bitWidth>

48967 </
fld
>

48968 </
flds
>

48971 <
me
>
OTG_HS_HCTSIZ1
</name>

48972 <
diyName
>
OTG_HS_HCTSIZ1
</displayName>

48973 <
desti
>
OTG_HS
 
ho
 
chl
-1 
sr
 
size


48974 </
desti
>

48975 <
addssOfft
>0x130</addressOffset>

48976 <
size
>32</size>

48977 <
acss
>
ad
-
wre
</access>

48978 <
tVue
>0x0</resetValue>

48979 <
flds
>

48980 <
fld
>

48981 <
me
>
XFRSIZ
</name>

48982 <
desti
>
Tnsr
 
size
</description>

48983 <
bOfft
>0</bitOffset>

48984 <
bWidth
>19</bitWidth>

48985 </
fld
>

48986 <
fld
>

48987 <
me
>
PKTCNT
</name>

48988 <
desti
>
Pack
 
cou
</description>

48989 <
bOfft
>19</bitOffset>

48990 <
bWidth
>10</bitWidth>

48991 </
fld
>

48992 <
fld
>

48993 <
me
>
DPID
</name>

48994 <
desti
>
Da
 
PID
</description>

48995 <
bOfft
>29</bitOffset>

48996 <
bWidth
>2</bitWidth>

48997 </
fld
>

48998 </
flds
>

49001 <
me
>
OTG_HS_HCTSIZ2
</name>

49002 <
diyName
>
OTG_HS_HCTSIZ2
</displayName>

49003 <
desti
>
OTG_HS
 
ho
 
chl
-2 
sr
 
size


49004 </
desti
>

49005 <
addssOfft
>0x150</addressOffset>

49006 <
size
>32</size>

49007 <
acss
>
ad
-
wre
</access>

49008 <
tVue
>0x0</resetValue>

49009 <
flds
>

49010 <
fld
>

49011 <
me
>
XFRSIZ
</name>

49012 <
desti
>
Tnsr
 
size
</description>

49013 <
bOfft
>0</bitOffset>

49014 <
bWidth
>19</bitWidth>

49015 </
fld
>

49016 <
fld
>

49017 <
me
>
PKTCNT
</name>

49018 <
desti
>
Pack
 
cou
</description>

49019 <
bOfft
>19</bitOffset>

49020 <
bWidth
>10</bitWidth>

49021 </
fld
>

49022 <
fld
>

49023 <
me
>
DPID
</name>

49024 <
desti
>
Da
 
PID
</description>

49025 <
bOfft
>29</bitOffset>

49026 <
bWidth
>2</bitWidth>

49027 </
fld
>

49028 </
flds
>

49031 <
me
>
OTG_HS_HCTSIZ3
</name>

49032 <
diyName
>
OTG_HS_HCTSIZ3
</displayName>

49033 <
desti
>
OTG_HS
 
ho
 
chl
-3 
sr
 
size


49034 </
desti
>

49035 <
addssOfft
>0x170</addressOffset>

49036 <
size
>32</size>

49037 <
acss
>
ad
-
wre
</access>

49038 <
tVue
>0x0</resetValue>

49039 <
flds
>

49040 <
fld
>

49041 <
me
>
XFRSIZ
</name>

49042 <
desti
>
Tnsr
 
size
</description>

49043 <
bOfft
>0</bitOffset>

49044 <
bWidth
>19</bitWidth>

49045 </
fld
>

49046 <
fld
>

49047 <
me
>
PKTCNT
</name>

49048 <
desti
>
Pack
 
cou
</description>

49049 <
bOfft
>19</bitOffset>

49050 <
bWidth
>10</bitWidth>

49051 </
fld
>

49052 <
fld
>

49053 <
me
>
DPID
</name>

49054 <
desti
>
Da
 
PID
</description>

49055 <
bOfft
>29</bitOffset>

49056 <
bWidth
>2</bitWidth>

49057 </
fld
>

49058 </
flds
>

49061 <
me
>
OTG_HS_HCTSIZ4
</name>

49062 <
diyName
>
OTG_HS_HCTSIZ4
</displayName>

49063 <
desti
>
OTG_HS
 
ho
 
chl
-4 
sr
 
size


49064 </
desti
>

49065 <
addssOfft
>0x190</addressOffset>

49066 <
size
>32</size>

49067 <
acss
>
ad
-
wre
</access>

49068 <
tVue
>0x0</resetValue>

49069 <
flds
>

49070 <
fld
>

49071 <
me
>
XFRSIZ
</name>

49072 <
desti
>
Tnsr
 
size
</description>

49073 <
bOfft
>0</bitOffset>

49074 <
bWidth
>19</bitWidth>

49075 </
fld
>

49076 <
fld
>

49077 <
me
>
PKTCNT
</name>

49078 <
desti
>
Pack
 
cou
</description>

49079 <
bOfft
>19</bitOffset>

49080 <
bWidth
>10</bitWidth>

49081 </
fld
>

49082 <
fld
>

49083 <
me
>
DPID
</name>

49084 <
desti
>
Da
 
PID
</description>

49085 <
bOfft
>29</bitOffset>

49086 <
bWidth
>2</bitWidth>

49087 </
fld
>

49088 </
flds
>

49091 <
me
>
OTG_HS_HCTSIZ5
</name>

49092 <
diyName
>
OTG_HS_HCTSIZ5
</displayName>

49093 <
desti
>
OTG_HS
 
ho
 
chl
-5 
sr
 
size


49094 </
desti
>

49095 <
addssOfft
>0x1B0</addressOffset>

49096 <
size
>32</size>

49097 <
acss
>
ad
-
wre
</access>

49098 <
tVue
>0x0</resetValue>

49099 <
flds
>

49100 <
fld
>

49101 <
me
>
XFRSIZ
</name>

49102 <
desti
>
Tnsr
 
size
</description>

49103 <
bOfft
>0</bitOffset>

49104 <
bWidth
>19</bitWidth>

49105 </
fld
>

49106 <
fld
>

49107 <
me
>
PKTCNT
</name>

49108 <
desti
>
Pack
 
cou
</description>

49109 <
bOfft
>19</bitOffset>

49110 <
bWidth
>10</bitWidth>

49111 </
fld
>

49112 <
fld
>

49113 <
me
>
DPID
</name>

49114 <
desti
>
Da
 
PID
</description>

49115 <
bOfft
>29</bitOffset>

49116 <
bWidth
>2</bitWidth>

49117 </
fld
>

49118 </
flds
>

49121 <
me
>
OTG_HS_HCTSIZ6
</name>

49122 <
diyName
>
OTG_HS_HCTSIZ6
</displayName>

49123 <
desti
>
OTG_HS
 
ho
 
chl
-6 
sr
 
size


49124 </
desti
>

49125 <
addssOfft
>0x1D0</addressOffset>

49126 <
size
>32</size>

49127 <
acss
>
ad
-
wre
</access>

49128 <
tVue
>0x0</resetValue>

49129 <
flds
>

49130 <
fld
>

49131 <
me
>
XFRSIZ
</name>

49132 <
desti
>
Tnsr
 
size
</description>

49133 <
bOfft
>0</bitOffset>

49134 <
bWidth
>19</bitWidth>

49135 </
fld
>

49136 <
fld
>

49137 <
me
>
PKTCNT
</name>

49138 <
desti
>
Pack
 
cou
</description>

49139 <
bOfft
>19</bitOffset>

49140 <
bWidth
>10</bitWidth>

49141 </
fld
>

49142 <
fld
>

49143 <
me
>
DPID
</name>

49144 <
desti
>
Da
 
PID
</description>

49145 <
bOfft
>29</bitOffset>

49146 <
bWidth
>2</bitWidth>

49147 </
fld
>

49148 </
flds
>

49151 <
me
>
OTG_HS_HCTSIZ7
</name>

49152 <
diyName
>
OTG_HS_HCTSIZ7
</displayName>

49153 <
desti
>
OTG_HS
 
ho
 
chl
-7 
sr
 
size


49154 </
desti
>

49155 <
addssOfft
>0x1F0</addressOffset>

49156 <
size
>32</size>

49157 <
acss
>
ad
-
wre
</access>

49158 <
tVue
>0x0</resetValue>

49159 <
flds
>

49160 <
fld
>

49161 <
me
>
XFRSIZ
</name>

49162 <
desti
>
Tnsr
 
size
</description>

49163 <
bOfft
>0</bitOffset>

49164 <
bWidth
>19</bitWidth>

49165 </
fld
>

49166 <
fld
>

49167 <
me
>
PKTCNT
</name>

49168 <
desti
>
Pack
 
cou
</description>

49169 <
bOfft
>19</bitOffset>

49170 <
bWidth
>10</bitWidth>

49171 </
fld
>

49172 <
fld
>

49173 <
me
>
DPID
</name>

49174 <
desti
>
Da
 
PID
</description>

49175 <
bOfft
>29</bitOffset>

49176 <
bWidth
>2</bitWidth>

49177 </
fld
>

49178 </
flds
>

49181 <
me
>
OTG_HS_HCTSIZ8
</name>

49182 <
diyName
>
OTG_HS_HCTSIZ8
</displayName>

49183 <
desti
>
OTG_HS
 
ho
 
chl
-8 
sr
 
size


49184 </
desti
>

49185 <
addssOfft
>0x210</addressOffset>

49186 <
size
>32</size>

49187 <
acss
>
ad
-
wre
</access>

49188 <
tVue
>0x0</resetValue>

49189 <
flds
>

49190 <
fld
>

49191 <
me
>
XFRSIZ
</name>

49192 <
desti
>
Tnsr
 
size
</description>

49193 <
bOfft
>0</bitOffset>

49194 <
bWidth
>19</bitWidth>

49195 </
fld
>

49196 <
fld
>

49197 <
me
>
PKTCNT
</name>

49198 <
desti
>
Pack
 
cou
</description>

49199 <
bOfft
>19</bitOffset>

49200 <
bWidth
>10</bitWidth>

49201 </
fld
>

49202 <
fld
>

49203 <
me
>
DPID
</name>

49204 <
desti
>
Da
 
PID
</description>

49205 <
bOfft
>29</bitOffset>

49206 <
bWidth
>2</bitWidth>

49207 </
fld
>

49208 </
flds
>

49211 <
me
>
OTG_HS_HCTSIZ9
</name>

49212 <
diyName
>
OTG_HS_HCTSIZ9
</displayName>

49213 <
desti
>
OTG_HS
 
ho
 
chl
-9 
sr
 
size


49214 </
desti
>

49215 <
addssOfft
>0x230</addressOffset>

49216 <
size
>32</size>

49217 <
acss
>
ad
-
wre
</access>

49218 <
tVue
>0x0</resetValue>

49219 <
flds
>

49220 <
fld
>

49221 <
me
>
XFRSIZ
</name>

49222 <
desti
>
Tnsr
 
size
</description>

49223 <
bOfft
>0</bitOffset>

49224 <
bWidth
>19</bitWidth>

49225 </
fld
>

49226 <
fld
>

49227 <
me
>
PKTCNT
</name>

49228 <
desti
>
Pack
 
cou
</description>

49229 <
bOfft
>19</bitOffset>

49230 <
bWidth
>10</bitWidth>

49231 </
fld
>

49232 <
fld
>

49233 <
me
>
DPID
</name>

49234 <
desti
>
Da
 
PID
</description>

49235 <
bOfft
>29</bitOffset>

49236 <
bWidth
>2</bitWidth>

49237 </
fld
>

49238 </
flds
>

49241 <
me
>
OTG_HS_HCTSIZ10
</name>

49242 <
diyName
>
OTG_HS_HCTSIZ10
</displayName>

49243 <
desti
>
OTG_HS
 
ho
 
chl
-10 
sr
 
size


49244 </
desti
>

49245 <
addssOfft
>0x250</addressOffset>

49246 <
size
>32</size>

49247 <
acss
>
ad
-
wre
</access>

49248 <
tVue
>0x0</resetValue>

49249 <
flds
>

49250 <
fld
>

49251 <
me
>
XFRSIZ
</name>

49252 <
desti
>
Tnsr
 
size
</description>

49253 <
bOfft
>0</bitOffset>

49254 <
bWidth
>19</bitWidth>

49255 </
fld
>

49256 <
fld
>

49257 <
me
>
PKTCNT
</name>

49258 <
desti
>
Pack
 
cou
</description>

49259 <
bOfft
>19</bitOffset>

49260 <
bWidth
>10</bitWidth>

49261 </
fld
>

49262 <
fld
>

49263 <
me
>
DPID
</name>

49264 <
desti
>
Da
 
PID
</description>

49265 <
bOfft
>29</bitOffset>

49266 <
bWidth
>2</bitWidth>

49267 </
fld
>

49268 </
flds
>

49271 <
me
>
OTG_HS_HCTSIZ11
</name>

49272 <
diyName
>
OTG_HS_HCTSIZ11
</displayName>

49273 <
desti
>
OTG_HS
 
ho
 
chl
-11 
sr
 
size


49274 </
desti
>

49275 <
addssOfft
>0x270</addressOffset>

49276 <
size
>32</size>

49277 <
acss
>
ad
-
wre
</access>

49278 <
tVue
>0x0</resetValue>

49279 <
flds
>

49280 <
fld
>

49281 <
me
>
XFRSIZ
</name>

49282 <
desti
>
Tnsr
 
size
</description>

49283 <
bOfft
>0</bitOffset>

49284 <
bWidth
>19</bitWidth>

49285 </
fld
>

49286 <
fld
>

49287 <
me
>
PKTCNT
</name>

49288 <
desti
>
Pack
 
cou
</description>

49289 <
bOfft
>19</bitOffset>

49290 <
bWidth
>10</bitWidth>

49291 </
fld
>

49292 <
fld
>

49293 <
me
>
DPID
</name>

49294 <
desti
>
Da
 
PID
</description>

49295 <
bOfft
>29</bitOffset>

49296 <
bWidth
>2</bitWidth>

49297 </
fld
>

49298 </
flds
>

49301 <
me
>
OTG_HS_HCDMA0
</name>

49302 <
diyName
>
OTG_HS_HCDMA0
</displayName>

49303 <
desti
>
OTG_HS
 
ho
 
chl
-0 
DMA
 
addss


49304 </
desti
>

49305 <
addssOfft
>0x114</addressOffset>

49306 <
size
>32</size>

49307 <
acss
>
ad
-
wre
</access>

49308 <
tVue
>0x0</resetValue>

49309 <
flds
>

49310 <
fld
>

49311 <
me
>
DMAADDR
</name>

49312 <
desti
>
DMA
 
addss
</description>

49313 <
bOfft
>0</bitOffset>

49314 <
bWidth
>32</bitWidth>

49315 </
fld
>

49316 </
flds
>

49319 <
me
>
OTG_HS_HCDMA1
</name>

49320 <
diyName
>
OTG_HS_HCDMA1
</displayName>

49321 <
desti
>
OTG_HS
 
ho
 
chl
-1 
DMA
 
addss


49322 </
desti
>

49323 <
addssOfft
>0x134</addressOffset>

49324 <
size
>32</size>

49325 <
acss
>
ad
-
wre
</access>

49326 <
tVue
>0x0</resetValue>

49327 <
flds
>

49328 <
fld
>

49329 <
me
>
DMAADDR
</name>

49330 <
desti
>
DMA
 
addss
</description>

49331 <
bOfft
>0</bitOffset>

49332 <
bWidth
>32</bitWidth>

49333 </
fld
>

49334 </
flds
>

49337 <
me
>
OTG_HS_HCDMA2
</name>

49338 <
diyName
>
OTG_HS_HCDMA2
</displayName>

49339 <
desti
>
OTG_HS
 
ho
 
chl
-2 
DMA
 
addss


49340 </
desti
>

49341 <
addssOfft
>0x154</addressOffset>

49342 <
size
>32</size>

49343 <
acss
>
ad
-
wre
</access>

49344 <
tVue
>0x0</resetValue>

49345 <
flds
>

49346 <
fld
>

49347 <
me
>
DMAADDR
</name>

49348 <
desti
>
DMA
 
addss
</description>

49349 <
bOfft
>0</bitOffset>

49350 <
bWidth
>32</bitWidth>

49351 </
fld
>

49352 </
flds
>

49355 <
me
>
OTG_HS_HCDMA3
</name>

49356 <
diyName
>
OTG_HS_HCDMA3
</displayName>

49357 <
desti
>
OTG_HS
 
ho
 
chl
-3 
DMA
 
addss


49358 </
desti
>

49359 <
addssOfft
>0x174</addressOffset>

49360 <
size
>32</size>

49361 <
acss
>
ad
-
wre
</access>

49362 <
tVue
>0x0</resetValue>

49363 <
flds
>

49364 <
fld
>

49365 <
me
>
DMAADDR
</name>

49366 <
desti
>
DMA
 
addss
</description>

49367 <
bOfft
>0</bitOffset>

49368 <
bWidth
>32</bitWidth>

49369 </
fld
>

49370 </
flds
>

49373 <
me
>
OTG_HS_HCDMA4
</name>

49374 <
diyName
>
OTG_HS_HCDMA4
</displayName>

49375 <
desti
>
OTG_HS
 
ho
 
chl
-4 
DMA
 
addss


49376 </
desti
>

49377 <
addssOfft
>0x194</addressOffset>

49378 <
size
>32</size>

49379 <
acss
>
ad
-
wre
</access>

49380 <
tVue
>0x0</resetValue>

49381 <
flds
>

49382 <
fld
>

49383 <
me
>
DMAADDR
</name>

49384 <
desti
>
DMA
 
addss
</description>

49385 <
bOfft
>0</bitOffset>

49386 <
bWidth
>32</bitWidth>

49387 </
fld
>

49388 </
flds
>

49391 <
me
>
OTG_HS_HCDMA5
</name>

49392 <
diyName
>
OTG_HS_HCDMA5
</displayName>

49393 <
desti
>
OTG_HS
 
ho
 
chl
-5 
DMA
 
addss


49394 </
desti
>

49395 <
addssOfft
>0x1B4</addressOffset>

49396 <
size
>32</size>

49397 <
acss
>
ad
-
wre
</access>

49398 <
tVue
>0x0</resetValue>

49399 <
flds
>

49400 <
fld
>

49401 <
me
>
DMAADDR
</name>

49402 <
desti
>
DMA
 
addss
</description>

49403 <
bOfft
>0</bitOffset>

49404 <
bWidth
>32</bitWidth>

49405 </
fld
>

49406 </
flds
>

49409 <
me
>
OTG_HS_HCDMA6
</name>

49410 <
diyName
>
OTG_HS_HCDMA6
</displayName>

49411 <
desti
>
OTG_HS
 
ho
 
chl
-6 
DMA
 
addss


49412 </
desti
>

49413 <
addssOfft
>0x1D4</addressOffset>

49414 <
size
>32</size>

49415 <
acss
>
ad
-
wre
</access>

49416 <
tVue
>0x0</resetValue>

49417 <
flds
>

49418 <
fld
>

49419 <
me
>
DMAADDR
</name>

49420 <
desti
>
DMA
 
addss
</description>

49421 <
bOfft
>0</bitOffset>

49422 <
bWidth
>32</bitWidth>

49423 </
fld
>

49424 </
flds
>

49427 <
me
>
OTG_HS_HCDMA7
</name>

49428 <
diyName
>
OTG_HS_HCDMA7
</displayName>

49429 <
desti
>
OTG_HS
 
ho
 
chl
-7 
DMA
 
addss


49430 </
desti
>

49431 <
addssOfft
>0x1F4</addressOffset>

49432 <
size
>32</size>

49433 <
acss
>
ad
-
wre
</access>

49434 <
tVue
>0x0</resetValue>

49435 <
flds
>

49436 <
fld
>

49437 <
me
>
DMAADDR
</name>

49438 <
desti
>
DMA
 
addss
</description>

49439 <
bOfft
>0</bitOffset>

49440 <
bWidth
>32</bitWidth>

49441 </
fld
>

49442 </
flds
>

49445 <
me
>
OTG_HS_HCDMA8
</name>

49446 <
diyName
>
OTG_HS_HCDMA8
</displayName>

49447 <
desti
>
OTG_HS
 
ho
 
chl
-8 
DMA
 
addss


49448 </
desti
>

49449 <
addssOfft
>0x214</addressOffset>

49450 <
size
>32</size>

49451 <
acss
>
ad
-
wre
</access>

49452 <
tVue
>0x0</resetValue>

49453 <
flds
>

49454 <
fld
>

49455 <
me
>
DMAADDR
</name>

49456 <
desti
>
DMA
 
addss
</description>

49457 <
bOfft
>0</bitOffset>

49458 <
bWidth
>32</bitWidth>

49459 </
fld
>

49460 </
flds
>

49463 <
me
>
OTG_HS_HCDMA9
</name>

49464 <
diyName
>
OTG_HS_HCDMA9
</displayName>

49465 <
desti
>
OTG_HS
 
ho
 
chl
-9 
DMA
 
addss


49466 </
desti
>

49467 <
addssOfft
>0x234</addressOffset>

49468 <
size
>32</size>

49469 <
acss
>
ad
-
wre
</access>

49470 <
tVue
>0x0</resetValue>

49471 <
flds
>

49472 <
fld
>

49473 <
me
>
DMAADDR
</name>

49474 <
desti
>
DMA
 
addss
</description>

49475 <
bOfft
>0</bitOffset>

49476 <
bWidth
>32</bitWidth>

49477 </
fld
>

49478 </
flds
>

49481 <
me
>
OTG_HS_HCDMA10
</name>

49482 <
diyName
>
OTG_HS_HCDMA10
</displayName>

49483 <
desti
>
OTG_HS
 
ho
 
chl
-10 
DMA
 
addss


49484 </
desti
>

49485 <
addssOfft
>0x254</addressOffset>

49486 <
size
>32</size>

49487 <
acss
>
ad
-
wre
</access>

49488 <
tVue
>0x0</resetValue>

49489 <
flds
>

49490 <
fld
>

49491 <
me
>
DMAADDR
</name>

49492 <
desti
>
DMA
 
addss
</description>

49493 <
bOfft
>0</bitOffset>

49494 <
bWidth
>32</bitWidth>

49495 </
fld
>

49496 </
flds
>

49499 <
me
>
OTG_HS_HCDMA11
</name>

49500 <
diyName
>
OTG_HS_HCDMA11
</displayName>

49501 <
desti
>
OTG_HS
 
ho
 
chl
-11 
DMA
 
addss


49502 </
desti
>

49503 <
addssOfft
>0x274</addressOffset>

49504 <
size
>32</size>

49505 <
acss
>
ad
-
wre
</access>

49506 <
tVue
>0x0</resetValue>

49507 <
flds
>

49508 <
fld
>

49509 <
me
>
DMAADDR
</name>

49510 <
desti
>
DMA
 
addss
</description>

49511 <
bOfft
>0</bitOffset>

49512 <
bWidth
>32</bitWidth>

49513 </
fld
>

49514 </
flds
>

49516 </
gis
>

49517 </
rh
>

49518 <
rh
>

49519 <
me
>
OTG_HS_DEVICE
</name>

49520 <
desti
>
USB
 

 
the
 
go
 
high
 
d
</description>

49521 <
groupName
>
USB_OTG_HS
</groupName>

49522 <
baAddss
>0x40040800</baseAddress>

49523 <
addssBlock
>

49524 <
offt
>0x0</offset>

49525 <
size
>0x400</size>

49526 <
uge
>
gis
</usage>

49527 </
addssBlock
>

49528 <
gis
>

49530 <
me
>
OTG_HS_DCFG
</name>

49531 <
diyName
>
OTG_HS_DCFG
</displayName>

49532 <
desti
>
OTG_HS
 
devi
 
cfiguti


49533 </
desti
>

49534 <
addssOfft
>0x0</addressOffset>

49535 <
size
>32</size>

49536 <
acss
>
ad
-
wre
</access>

49537 <
tVue
>0x02200000</resetValue>

49538 <
flds
>

49539 <
fld
>

49540 <
me
>
DSPD
</name>

49541 <
desti
>
Devi
 
d
</description>

49542 <
bOfft
>0</bitOffset>

49543 <
bWidth
>2</bitWidth>

49544 </
fld
>

49545 <
fld
>

49546 <
me
>
NZLSOHSK
</name>

49547 <
desti
>
Nzo
-
ngth
 
us
 
OUT


49548 
hdshake
</
desti
>

49549 <
bOfft
>2</bitOffset>

49550 <
bWidth
>1</bitWidth>

49551 </
fld
>

49552 <
fld
>

49553 <
me
>
DAD
</name>

49554 <
desti
>
Devi
 
addss
</description>

49555 <
bOfft
>4</bitOffset>

49556 <
bWidth
>7</bitWidth>

49557 </
fld
>

49558 <
fld
>

49559 <
me
>
PFIVL
</name>

49560 <
desti
>
	$Piodic
 (
mio
)
ame


49561 
rv
</
desti
>

49562 <
bOfft
>11</bitOffset>

49563 <
bWidth
>2</bitWidth>

49564 </
fld
>

49565 <
fld
>

49566 <
me
>
PERSCHIVL
</name>

49567 <
desti
>
Piodic
 
schedulg


49568 
rv
</
desti
>

49569 <
bOfft
>24</bitOffset>

49570 <
bWidth
>2</bitWidth>

49571 </
fld
>

49572 </
flds
>

49575 <
me
>
OTG_HS_DCTL
</name>

49576 <
diyName
>
OTG_HS_DCTL
</displayName>

49577 <
desti
>
OTG_HS
 
devi
 
cڌ
 </description>

49578 <
addssOfft
>0x4</addressOffset>

49579 <
size
>32</size>

49580 <
tVue
>0x0</resetValue>

49581 <
flds
>

49582 <
fld
>

49583 <
me
>
RWUSIG
</name>

49584 <
desti
>
Reme
 
wakeup
 
siglg
</description>

49585 <
bOfft
>0</bitOffset>

49586 <
bWidth
>1</bitWidth>

49587 <
acss
>
ad
-
wre
</access>

49588 </
fld
>

49589 <
fld
>

49590 <
me
>
SDIS
</name>

49591 <
desti
>
So
 
disc
</description>

49592 <
bOfft
>1</bitOffset>

49593 <
bWidth
>1</bitWidth>

49594 <
acss
>
ad
-
wre
</access>

49595 </
fld
>

49596 <
fld
>

49597 <
me
>
GINSTS
</name>

49598 <
desti
>
Glob
 
IN
 
NAK
 
us
</description>

49599 <
bOfft
>2</bitOffset>

49600 <
bWidth
>1</bitWidth>

49601 <
acss
>
ad
-
ly
</access>

49602 </
fld
>

49603 <
fld
>

49604 <
me
>
GONSTS
</name>

49605 <
desti
>
Glob
 
OUT
 
NAK
 
us
</description>

49606 <
bOfft
>3</bitOffset>

49607 <
bWidth
>1</bitWidth>

49608 <
acss
>
ad
-
ly
</access>

49609 </
fld
>

49610 <
fld
>

49611 <
me
>
TCTL
</name>

49612 <
desti
>
Te
 
cڌ
</description>

49613 <
bOfft
>4</bitOffset>

49614 <
bWidth
>3</bitWidth>

49615 <
acss
>
ad
-
wre
</access>

49616 </
fld
>

49617 <
fld
>

49618 <
me
>
SGINAK
</name>

49619 <
desti
>
S
 
glob
 
IN
 
NAK
</description>

49620 <
bOfft
>7</bitOffset>

49621 <
bWidth
>1</bitWidth>

49622 <
acss
>
wre
-
ly
</access>

49623 </
fld
>

49624 <
fld
>

49625 <
me
>
CGINAK
</name>

49626 <
desti
>
Cˬ
 
glob
 
IN
 
NAK
</description>

49627 <
bOfft
>8</bitOffset>

49628 <
bWidth
>1</bitWidth>

49629 <
acss
>
wre
-
ly
</access>

49630 </
fld
>

49631 <
fld
>

49632 <
me
>
SGONAK
</name>

49633 <
desti
>
S
 
glob
 
OUT
 
NAK
</description>

49634 <
bOfft
>9</bitOffset>

49635 <
bWidth
>1</bitWidth>

49636 <
acss
>
wre
-
ly
</access>

49637 </
fld
>

49638 <
fld
>

49639 <
me
>
CGONAK
</name>

49640 <
desti
>
Cˬ
 
glob
 
OUT
 
NAK
</description>

49641 <
bOfft
>10</bitOffset>

49642 <
bWidth
>1</bitWidth>

49643 <
acss
>
wre
-
ly
</access>

49644 </
fld
>

49645 <
fld
>

49646 <
me
>
POPRGDNE
</name>

49647 <
desti
>
Pow
-

 
ogmmg
 
de
</description>

49648 <
bOfft
>11</bitOffset>

49649 <
bWidth
>1</bitWidth>

49650 <
acss
>
ad
-
wre
</access>

49651 </
fld
>

49652 </
flds
>

49655 <
me
>
OTG_HS_DSTS
</name>

49656 <
diyName
>
OTG_HS_DSTS
</displayName>

49657 <
desti
>
OTG_HS
 
devi
 
us
 </description>

49658 <
addssOfft
>0x8</addressOffset>

49659 <
size
>32</size>

49660 <
acss
>
ad
-
ly
</access>

49661 <
tVue
>0x00000010</resetValue>

49662 <
flds
>

49663 <
fld
>

49664 <
me
>
SUSPSTS
</name>

49665 <
desti
>
Sud
 
us
</description>

49666 <
bOfft
>0</bitOffset>

49667 <
bWidth
>1</bitWidth>

49668 </
fld
>

49669 <
fld
>

49670 <
me
>
ENUMSPD
</name>

49671 <
desti
>
Enumed
 
d
</description>

49672 <
bOfft
>1</bitOffset>

49673 <
bWidth
>2</bitWidth>

49674 </
fld
>

49675 <
fld
>

49676 <
me
>
EERR
</name>

49677 <
desti
>
Eic
 
r
</description>

49678 <
bOfft
>3</bitOffset>

49679 <
bWidth
>1</bitWidth>

49680 </
fld
>

49681 <
fld
>

49682 <
me
>
FNSOF
</name>

49683 <
desti
>
Fme
 
numb
 
of
 
the
 
ived


49684 
SOF
</
desti
>

49685 <
bOfft
>8</bitOffset>

49686 <
bWidth
>14</bitWidth>

49687 </
fld
>

49688 </
flds
>

49691 <
me
>
OTG_HS_DIEPMSK
</name>

49692 <
diyName
>
OTG_HS_DIEPMSK
</displayName>

49693 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
comm
 
u


49694 
mask
 </
desti
>

49695 <
addssOfft
>0x10</addressOffset>

49696 <
size
>32</size>

49697 <
acss
>
ad
-
wre
</access>

49698 <
tVue
>0x0</resetValue>

49699 <
flds
>

49700 <
fld
>

49701 <
me
>
XFRCM
</name>

49702 <
desti
>
Tnsr
 
comed
 
u


49703 
mask
</
desti
>

49704 <
bOfft
>0</bitOffset>

49705 <
bWidth
>1</bitWidth>

49706 </
fld
>

49707 <
fld
>

49708 <
me
>
EPDM
</name>

49709 <
desti
>
Endpot
 
dibd
 
u


49710 
mask
</
desti
>

49711 <
bOfft
>1</bitOffset>

49712 <
bWidth
>1</bitWidth>

49713 </
fld
>

49714 <
fld
>

49715 <
me
>
TOM
</name>

49716 <
desti
>
Timeout
 
cdi
 
	`mask
 (
nisochrous


49717 
dpots
)</
desti
>

49718 <
bOfft
>3</bitOffset>

49719 <
bWidth
>1</bitWidth>

49720 </
fld
>

49721 <
fld
>

49722 <
me
>
ITTXFEMSK
</name>

49723 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
emy


49724 
mask
</
desti
>

49725 <
bOfft
>4</bitOffset>

49726 <
bWidth
>1</bitWidth>

49727 </
fld
>

49728 <
fld
>

49729 <
me
>
INEPNMM
</name>

49730 <
desti
>
IN
 
tok
 
ived
 
wh
 
EP
 
mismch


49731 
mask
</
desti
>

49732 <
bOfft
>5</bitOffset>

49733 <
bWidth
>1</bitWidth>

49734 </
fld
>

49735 <
fld
>

49736 <
me
>
INEPNEM
</name>

49737 <
desti
>
IN
 
dpot
 
NAK
 
efive


49738 
mask
</
desti
>

49739 <
bOfft
>6</bitOffset>

49740 <
bWidth
>1</bitWidth>

49741 </
fld
>

49742 <
fld
>

49743 <
me
>
TXFURM
</name>

49744 <
desti
>
FIFO
 
undrun
 
mask
</description>

49745 <
bOfft
>8</bitOffset>

49746 <
bWidth
>1</bitWidth>

49747 </
fld
>

49748 <
fld
>

49749 <
me
>
BIM
</name>

49750 <
desti
>
BNA
 
u
 
mask
</description>

49751 <
bOfft
>9</bitOffset>

49752 <
bWidth
>1</bitWidth>

49753 </
fld
>

49754 </
flds
>

49757 <
me
>
OTG_HS_DOEPMSK
</name>

49758 <
diyName
>
OTG_HS_DOEPMSK
</displayName>

49759 <
desti
>
OTG_HS
 
devi
 
OUT
 
dpot
 
comm
 
u


49760 
mask
 </
desti
>

49761 <
addssOfft
>0x14</addressOffset>

49762 <
size
>32</size>

49763 <
acss
>
ad
-
wre
</access>

49764 <
tVue
>0x0</resetValue>

49765 <
flds
>

49766 <
fld
>

49767 <
me
>
XFRCM
</name>

49768 <
desti
>
Tnsr
 
comed
 
u


49769 
mask
</
desti
>

49770 <
bOfft
>0</bitOffset>

49771 <
bWidth
>1</bitWidth>

49772 </
fld
>

49773 <
fld
>

49774 <
me
>
EPDM
</name>

49775 <
desti
>
Endpot
 
dibd
 
u


49776 
mask
</
desti
>

49777 <
bOfft
>1</bitOffset>

49778 <
bWidth
>1</bitWidth>

49779 </
fld
>

49780 <
fld
>

49781 <
me
>
STUPM
</name>

49782 <
desti
>
SETUP
 
pha
 
de
 
mask
</description>

49783 <
bOfft
>3</bitOffset>

49784 <
bWidth
>1</bitWidth>

49785 </
fld
>

49786 <
fld
>

49787 <
me
>
OTEPDM
</name>

49788 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


49789 
dibd
 
mask
</
desti
>

49790 <
bOfft
>4</bitOffset>

49791 <
bWidth
>1</bitWidth>

49792 </
fld
>

49793 <
fld
>

49794 <
me
>
B2BSTUP
</name>

49795 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks
 
ived


49796 
mask
</
desti
>

49797 <
bOfft
>6</bitOffset>

49798 <
bWidth
>1</bitWidth>

49799 </
fld
>

49800 <
fld
>

49801 <
me
>
OPEM
</name>

49802 <
desti
>
OUT
 
ck
 
r
 
mask
</description>

49803 <
bOfft
>8</bitOffset>

49804 <
bWidth
>1</bitWidth>

49805 </
fld
>

49806 <
fld
>

49807 <
me
>
BOIM
</name>

49808 <
desti
>
BNA
 
u
 
mask
</description>

49809 <
bOfft
>9</bitOffset>

49810 <
bWidth
>1</bitWidth>

49811 </
fld
>

49812 </
flds
>

49815 <
me
>
OTG_HS_DAINT
</name>

49816 <
diyName
>
OTG_HS_DAINT
</displayName>

49817 <
desti
>
OTG_HS
 
devi
 
l
 
dpots
 
u


49818 </
desti
>

49819 <
addssOfft
>0x18</addressOffset>

49820 <
size
>32</size>

49821 <
acss
>
ad
-
ly
</access>

49822 <
tVue
>0x0</resetValue>

49823 <
flds
>

49824 <
fld
>

49825 <
me
>
IEPINT
</name>

49826 <
desti
>
IN
 
dpot
 
u
 
bs
</description>

49827 <
bOfft
>0</bitOffset>

49828 <
bWidth
>16</bitWidth>

49829 </
fld
>

49830 <
fld
>

49831 <
me
>
OEPINT
</name>

49832 <
desti
>
OUT
 
dpot
 
u


49833 
bs
</
desti
>

49834 <
bOfft
>16</bitOffset>

49835 <
bWidth
>16</bitWidth>

49836 </
fld
>

49837 </
flds
>

49840 <
me
>
OTG_HS_DAINTMSK
</name>

49841 <
diyName
>
OTG_HS_DAINTMSK
</displayName>

49842 <
desti
>
OTG_HS
 
l
 
dpots
 
u
 
mask


49843 </
desti
>

49844 <
addssOfft
>0x1C</addressOffset>

49845 <
size
>32</size>

49846 <
acss
>
ad
-
wre
</access>

49847 <
tVue
>0x0</resetValue>

49848 <
flds
>

49849 <
fld
>

49850 <
me
>
IEPM
</name>

49851 <
desti
>
IN
 
EP
 
u
 
mask
 
bs
</description>

49852 <
bOfft
>0</bitOffset>

49853 <
bWidth
>16</bitWidth>

49854 </
fld
>

49855 <
fld
>

49856 <
me
>
OEPM
</name>

49857 <
desti
>
OUT
 
EP
 
u
 
mask
 
bs
</description>

49858 <
bOfft
>16</bitOffset>

49859 <
bWidth
>16</bitWidth>

49860 </
fld
>

49861 </
flds
>

49864 <
me
>
OTG_HS_DVBUSDIS
</name>

49865 <
diyName
>
OTG_HS_DVBUSDIS
</displayName>

49866 <
desti
>
OTG_HS
 
devi
 
VBUS
 
dischge
 
time


49867 </
desti
>

49868 <
addssOfft
>0x28</addressOffset>

49869 <
size
>32</size>

49870 <
acss
>
ad
-
wre
</access>

49871 <
tVue
>0x000017D7</resetValue>

49872 <
flds
>

49873 <
fld
>

49874 <
me
>
VBUSDT
</name>

49875 <
desti
>
Devi
 
VBUS
 
dischge
 
time
</description>

49876 <
bOfft
>0</bitOffset>

49877 <
bWidth
>16</bitWidth>

49878 </
fld
>

49879 </
flds
>

49882 <
me
>
OTG_HS_DVBUSPULSE
</name>

49883 <
diyName
>
OTG_HS_DVBUSPULSE
</displayName>

49884 <
desti
>
OTG_HS
 
devi
 
VBUS
 
pulsg
 
time


49885 </
desti
>

49886 <
addssOfft
>0x2C</addressOffset>

49887 <
size
>32</size>

49888 <
acss
>
ad
-
wre
</access>

49889 <
tVue
>0x000005B8</resetValue>

49890 <
flds
>

49891 <
fld
>

49892 <
me
>
DVBUSP
</name>

49893 <
desti
>
Devi
 
VBUS
 
pulsg
 
time
</description>

49894 <
bOfft
>0</bitOffset>

49895 <
bWidth
>12</bitWidth>

49896 </
fld
>

49897 </
flds
>

49900 <
me
>
OTG_HS_DTHRCTL
</name>

49901 <
diyName
>
OTG_HS_DTHRCTL
</displayName>

49902 <
desti
>
OTG_HS
 
Devi
 
thshd
 
cڌ


49903 </
desti
>

49904 <
addssOfft
>0x30</addressOffset>

49905 <
size
>32</size>

49906 <
acss
>
ad
-
wre
</access>

49907 <
tVue
>0x0</resetValue>

49908 <
flds
>

49909 <
fld
>

49910 <
me
>
NONISOTHREN
</name>

49911 <
desti
>
Nisochrous
 
IN
 
dpots
 
thshd


49912 
ab
</
desti
>

49913 <
bOfft
>0</bitOffset>

49914 <
bWidth
>1</bitWidth>

49915 </
fld
>

49916 <
fld
>

49917 <
me
>
ISOTHREN
</name>

49918 <
desti
>
ISO
 
IN
 
dpot
 
thshd


49919 
ab
</
desti
>

49920 <
bOfft
>1</bitOffset>

49921 <
bWidth
>1</bitWidth>

49922 </
fld
>

49923 <
fld
>

49924 <
me
>
TXTHRLEN
</name>

49925 <
desti
>
Tnsm
 
thshd
 
ngth
</description>

49926 <
bOfft
>2</bitOffset>

49927 <
bWidth
>9</bitWidth>

49928 </
fld
>

49929 <
fld
>

49930 <
me
>
RXTHREN
</name>

49931 <
desti
>
Reive
 
thshd
 
ab
</description>

49932 <
bOfft
>16</bitOffset>

49933 <
bWidth
>1</bitWidth>

49934 </
fld
>

49935 <
fld
>

49936 <
me
>
RXTHRLEN
</name>

49937 <
desti
>
Reive
 
thshd
 
ngth
</description>

49938 <
bOfft
>17</bitOffset>

49939 <
bWidth
>9</bitWidth>

49940 </
fld
>

49941 <
fld
>

49942 <
me
>
ARPEN
</name>

49943 <
desti
>
Arb
 
rkg
 
ab
</description>

49944 <
bOfft
>27</bitOffset>

49945 <
bWidth
>1</bitWidth>

49946 </
fld
>

49947 </
flds
>

49950 <
me
>
OTG_HS_DIEPEMPMSK
</name>

49951 <
diyName
>
OTG_HS_DIEPEMPMSK
</displayName>

49952 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
FIFO
 
emy


49953 
u
 
mask
 </
desti
>

49954 <
addssOfft
>0x34</addressOffset>

49955 <
size
>32</size>

49956 <
acss
>
ad
-
wre
</access>

49957 <
tVue
>0x0</resetValue>

49958 <
flds
>

49959 <
fld
>

49960 <
me
>
INEPTXFEM
</name>

49961 <
desti
>
IN
 
EP
 
Tx
 
FIFO
 
emy
 
u
 
mask


49962 
bs
</
desti
>

49963 <
bOfft
>0</bitOffset>

49964 <
bWidth
>16</bitWidth>

49965 </
fld
>

49966 </
flds
>

49969 <
me
>
OTG_HS_DEACHINT
</name>

49970 <
diyName
>
OTG_HS_DEACHINT
</displayName>

49971 <
desti
>
OTG_HS
 
devi
 
ch
 
dpot
 
u


49972 </
desti
>

49973 <
addssOfft
>0x38</addressOffset>

49974 <
size
>32</size>

49975 <
acss
>
ad
-
wre
</access>

49976 <
tVue
>0x0</resetValue>

49977 <
flds
>

49978 <
fld
>

49979 <
me
>
IEP1INT
</name>

49980 <
desti
>
IN
 
dpot
 1
u
 
b
</description>

49981 <
bOfft
>1</bitOffset>

49982 <
bWidth
>1</bitWidth>

49983 </
fld
>

49984 <
fld
>

49985 <
me
>
OEP1INT
</name>

49986 <
desti
>
OUT
 
dpot
 1 
u


49987 
b
</
desti
>

49988 <
bOfft
>17</bitOffset>

49989 <
bWidth
>1</bitWidth>

49990 </
fld
>

49991 </
flds
>

49994 <
me
>
OTG_HS_DEACHINTMSK
</name>

49995 <
diyName
>
OTG_HS_DEACHINTMSK
</displayName>

49996 <
desti
>
OTG_HS
 
devi
 
ch
 
dpot
 
u


49997 
mask
</
desti
>

49998 <
addssOfft
>0x3C</addressOffset>

49999 <
size
>32</size>

50000 <
acss
>
ad
-
wre
</access>

50001 <
tVue
>0x0</resetValue>

50002 <
flds
>

50003 <
fld
>

50004 <
me
>
IEP1INTM
</name>

50005 <
desti
>
IN
 
Endpot
 1 
u
 
mask


50006 
b
</
desti
>

50007 <
bOfft
>1</bitOffset>

50008 <
bWidth
>1</bitWidth>

50009 </
fld
>

50010 <
fld
>

50011 <
me
>
OEP1INTM
</name>

50012 <
desti
>
OUT
 
Endpot
 1 
u
 
mask


50013 
b
</
desti
>

50014 <
bOfft
>17</bitOffset>

50015 <
bWidth
>1</bitWidth>

50016 </
fld
>

50017 </
flds
>

50020 <
me
>
OTG_HS_DIEPEACHMSK1
</name>

50021 <
diyName
>
OTG_HS_DIEPEACHMSK1
</displayName>

50022 <
desti
>
OTG_HS
 
devi
 
ch
 

 
dpot
-1 
u


50023 </
desti
>

50024 <
addssOfft
>0x40</addressOffset>

50025 <
size
>32</size>

50026 <
acss
>
ad
-
wre
</access>

50027 <
tVue
>0x0</resetValue>

50028 <
flds
>

50029 <
fld
>

50030 <
me
>
XFRCM
</name>

50031 <
desti
>
Tnsr
 
comed
 
u


50032 
mask
</
desti
>

50033 <
bOfft
>0</bitOffset>

50034 <
bWidth
>1</bitWidth>

50035 </
fld
>

50036 <
fld
>

50037 <
me
>
EPDM
</name>

50038 <
desti
>
Endpot
 
dibd
 
u


50039 
mask
</
desti
>

50040 <
bOfft
>1</bitOffset>

50041 <
bWidth
>1</bitWidth>

50042 </
fld
>

50043 <
fld
>

50044 <
me
>
TOM
</name>

50045 <
desti
>
Timeout
 
cdi
 
	`mask
 (
nisochrous


50046 
dpots
)</
desti
>

50047 <
bOfft
>3</bitOffset>

50048 <
bWidth
>1</bitWidth>

50049 </
fld
>

50050 <
fld
>

50051 <
me
>
ITTXFEMSK
</name>

50052 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
emy


50053 
mask
</
desti
>

50054 <
bOfft
>4</bitOffset>

50055 <
bWidth
>1</bitWidth>

50056 </
fld
>

50057 <
fld
>

50058 <
me
>
INEPNMM
</name>

50059 <
desti
>
IN
 
tok
 
ived
 
wh
 
EP
 
mismch


50060 
mask
</
desti
>

50061 <
bOfft
>5</bitOffset>

50062 <
bWidth
>1</bitWidth>

50063 </
fld
>

50064 <
fld
>

50065 <
me
>
INEPNEM
</name>

50066 <
desti
>
IN
 
dpot
 
NAK
 
efive


50067 
mask
</
desti
>

50068 <
bOfft
>6</bitOffset>

50069 <
bWidth
>1</bitWidth>

50070 </
fld
>

50071 <
fld
>

50072 <
me
>
TXFURM
</name>

50073 <
desti
>
FIFO
 
undrun
 
mask
</description>

50074 <
bOfft
>8</bitOffset>

50075 <
bWidth
>1</bitWidth>

50076 </
fld
>

50077 <
fld
>

50078 <
me
>
BIM
</name>

50079 <
desti
>
BNA
 
u
 
mask
</description>

50080 <
bOfft
>9</bitOffset>

50081 <
bWidth
>1</bitWidth>

50082 </
fld
>

50083 <
fld
>

50084 <
me
>
NAKM
</name>

50085 <
desti
>
NAK
 
u
 
mask
</description>

50086 <
bOfft
>13</bitOffset>

50087 <
bWidth
>1</bitWidth>

50088 </
fld
>

50089 </
flds
>

50092 <
me
>
OTG_HS_DOEPEACHMSK1
</name>

50093 <
diyName
>
OTG_HS_DOEPEACHMSK1
</displayName>

50094 <
desti
>
OTG_HS
 
devi
 
ch
 
OUT
 
dpot
-1 
u


50095 </
desti
>

50096 <
addssOfft
>0x80</addressOffset>

50097 <
size
>32</size>

50098 <
acss
>
ad
-
wre
</access>

50099 <
tVue
>0x0</resetValue>

50100 <
flds
>

50101 <
fld
>

50102 <
me
>
XFRCM
</name>

50103 <
desti
>
Tnsr
 
comed
 
u


50104 
mask
</
desti
>

50105 <
bOfft
>0</bitOffset>

50106 <
bWidth
>1</bitWidth>

50107 </
fld
>

50108 <
fld
>

50109 <
me
>
EPDM
</name>

50110 <
desti
>
Endpot
 
dibd
 
u


50111 
mask
</
desti
>

50112 <
bOfft
>1</bitOffset>

50113 <
bWidth
>1</bitWidth>

50114 </
fld
>

50115 <
fld
>

50116 <
me
>
TOM
</name>

50117 <
desti
>
Timeout
 
cdi
 
mask
</description>

50118 <
bOfft
>3</bitOffset>

50119 <
bWidth
>1</bitWidth>

50120 </
fld
>

50121 <
fld
>

50122 <
me
>
ITTXFEMSK
</name>

50123 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
emy


50124 
mask
</
desti
>

50125 <
bOfft
>4</bitOffset>

50126 <
bWidth
>1</bitWidth>

50127 </
fld
>

50128 <
fld
>

50129 <
me
>
INEPNMM
</name>

50130 <
desti
>
IN
 
tok
 
ived
 
wh
 
EP
 
mismch


50131 
mask
</
desti
>

50132 <
bOfft
>5</bitOffset>

50133 <
bWidth
>1</bitWidth>

50134 </
fld
>

50135 <
fld
>

50136 <
me
>
INEPNEM
</name>

50137 <
desti
>
IN
 
dpot
 
NAK
 
efive


50138 
mask
</
desti
>

50139 <
bOfft
>6</bitOffset>

50140 <
bWidth
>1</bitWidth>

50141 </
fld
>

50142 <
fld
>

50143 <
me
>
TXFURM
</name>

50144 <
desti
>
OUT
 
ck
 
r
 
mask
</description>

50145 <
bOfft
>8</bitOffset>

50146 <
bWidth
>1</bitWidth>

50147 </
fld
>

50148 <
fld
>

50149 <
me
>
BIM
</name>

50150 <
desti
>
BNA
 
u
 
mask
</description>

50151 <
bOfft
>9</bitOffset>

50152 <
bWidth
>1</bitWidth>

50153 </
fld
>

50154 <
fld
>

50155 <
me
>
BERRM
</name>

50156 <
desti
>
Bubb
 
r
 
u


50157 
mask
</
desti
>

50158 <
bOfft
>12</bitOffset>

50159 <
bWidth
>1</bitWidth>

50160 </
fld
>

50161 <
fld
>

50162 <
me
>
NAKM
</name>

50163 <
desti
>
NAK
 
u
 
mask
</description>

50164 <
bOfft
>13</bitOffset>

50165 <
bWidth
>1</bitWidth>

50166 </
fld
>

50167 <
fld
>

50168 <
me
>
NYETM
</name>

50169 <
desti
>
NYET
 
u
 
mask
</description>

50170 <
bOfft
>14</bitOffset>

50171 <
bWidth
>1</bitWidth>

50172 </
fld
>

50173 </
flds
>

50176 <
me
>
OTG_HS_DIEPCTL0
</name>

50177 <
diyName
>
OTG_HS_DIEPCTL0
</displayName>

50178 <
desti
>
OTG
 
devi
 
dpot
-0 
cڌ


50179 </
desti
>

50180 <
addssOfft
>0x100</addressOffset>

50181 <
size
>32</size>

50182 <
tVue
>0x0</resetValue>

50183 <
flds
>

50184 <
fld
>

50185 <
me
>
MPSIZ
</name>

50186 <
desti
>
Maximum
 
ck
 
size
</description>

50187 <
bOfft
>0</bitOffset>

50188 <
bWidth
>11</bitWidth>

50189 <
acss
>
ad
-
wre
</access>

50190 </
fld
>

50191 <
fld
>

50192 <
me
>
USBAEP
</name>

50193 <
desti
>
USB
 
aive
 
dpot
</description>

50194 <
bOfft
>15</bitOffset>

50195 <
bWidth
>1</bitWidth>

50196 <
acss
>
ad
-
wre
</access>

50197 </
fld
>

50198 <
fld
>

50199 <
me
>
EONUM_DPID
</name>

50200 <
desti
>
Ev
/
odd
 
ame
</description>

50201 <
bOfft
>16</bitOffset>

50202 <
bWidth
>1</bitWidth>

50203 <
acss
>
ad
-
ly
</access>

50204 </
fld
>

50205 <
fld
>

50206 <
me
>
NAKSTS
</name>

50207 <
desti
>
NAK
 
us
</description>

50208 <
bOfft
>17</bitOffset>

50209 <
bWidth
>1</bitWidth>

50210 <
acss
>
ad
-
ly
</access>

50211 </
fld
>

50212 <
fld
>

50213 <
me
>
EPTYP
</name>

50214 <
desti
>
Endpot
 
ty
</description>

50215 <
bOfft
>18</bitOffset>

50216 <
bWidth
>2</bitWidth>

50217 <
acss
>
ad
-
wre
</access>

50218 </
fld
>

50219 <
fld
>

50220 <
me
>
S
</name>

50221 <
desti
>
STALL
 
hdshake
</description>

50222 <
bOfft
>21</bitOffset>

50223 <
bWidth
>1</bitWidth>

50224 <
acss
>
ad
-
wre
</access>

50225 </
fld
>

50226 <
fld
>

50227 <
me
>
TXFNUM
</name>

50228 <
desti
>
TxFIFO
 
numb
</description>

50229 <
bOfft
>22</bitOffset>

50230 <
bWidth
>4</bitWidth>

50231 <
acss
>
ad
-
wre
</access>

50232 </
fld
>

50233 <
fld
>

50234 <
me
>
CNAK
</name>

50235 <
desti
>
Cˬ
 
NAK
</description>

50236 <
bOfft
>26</bitOffset>

50237 <
bWidth
>1</bitWidth>

50238 <
acss
>
wre
-
ly
</access>

50239 </
fld
>

50240 <
fld
>

50241 <
me
>
SNAK
</name>

50242 <
desti
>
S
 
NAK
</description>

50243 <
bOfft
>27</bitOffset>

50244 <
bWidth
>1</bitWidth>

50245 <
acss
>
wre
-
ly
</access>

50246 </
fld
>

50247 <
fld
>

50248 <
me
>
SD0PID_SEVNFRM
</name>

50249 <
desti
>
S
 
DATA0
 
PID
</description>

50250 <
bOfft
>28</bitOffset>

50251 <
bWidth
>1</bitWidth>

50252 <
acss
>
wre
-
ly
</access>

50253 </
fld
>

50254 <
fld
>

50255 <
me
>
SODDFRM
</name>

50256 <
desti
>
S
 
odd
 
ame
</description>

50257 <
bOfft
>29</bitOffset>

50258 <
bWidth
>1</bitWidth>

50259 <
acss
>
wre
-
ly
</access>

50260 </
fld
>

50261 <
fld
>

50262 <
me
>
EPDIS
</name>

50263 <
desti
>
Endpot
 
dib
</description>

50264 <
bOfft
>30</bitOffset>

50265 <
bWidth
>1</bitWidth>

50266 <
acss
>
ad
-
wre
</access>

50267 </
fld
>

50268 <
fld
>

50269 <
me
>
EPENA
</name>

50270 <
desti
>
Endpot
 
ab
</description>

50271 <
bOfft
>31</bitOffset>

50272 <
bWidth
>1</bitWidth>

50273 <
acss
>
ad
-
wre
</access>

50274 </
fld
>

50275 </
flds
>

50278 <
me
>
OTG_HS_DIEPCTL1
</name>

50279 <
diyName
>
OTG_HS_DIEPCTL1
</displayName>

50280 <
desti
>
OTG
 
devi
 
dpot
-1 
cڌ


50281 </
desti
>

50282 <
addssOfft
>0x120</addressOffset>

50283 <
size
>32</size>

50284 <
tVue
>0x0</resetValue>

50285 <
flds
>

50286 <
fld
>

50287 <
me
>
MPSIZ
</name>

50288 <
desti
>
Maximum
 
ck
 
size
</description>

50289 <
bOfft
>0</bitOffset>

50290 <
bWidth
>11</bitWidth>

50291 <
acss
>
ad
-
wre
</access>

50292 </
fld
>

50293 <
fld
>

50294 <
me
>
USBAEP
</name>

50295 <
desti
>
USB
 
aive
 
dpot
</description>

50296 <
bOfft
>15</bitOffset>

50297 <
bWidth
>1</bitWidth>

50298 <
acss
>
ad
-
wre
</access>

50299 </
fld
>

50300 <
fld
>

50301 <
me
>
EONUM_DPID
</name>

50302 <
desti
>
Ev
/
odd
 
ame
</description>

50303 <
bOfft
>16</bitOffset>

50304 <
bWidth
>1</bitWidth>

50305 <
acss
>
ad
-
ly
</access>

50306 </
fld
>

50307 <
fld
>

50308 <
me
>
NAKSTS
</name>

50309 <
desti
>
NAK
 
us
</description>

50310 <
bOfft
>17</bitOffset>

50311 <
bWidth
>1</bitWidth>

50312 <
acss
>
ad
-
ly
</access>

50313 </
fld
>

50314 <
fld
>

50315 <
me
>
EPTYP
</name>

50316 <
desti
>
Endpot
 
ty
</description>

50317 <
bOfft
>18</bitOffset>

50318 <
bWidth
>2</bitWidth>

50319 <
acss
>
ad
-
wre
</access>

50320 </
fld
>

50321 <
fld
>

50322 <
me
>
S
</name>

50323 <
desti
>
STALL
 
hdshake
</description>

50324 <
bOfft
>21</bitOffset>

50325 <
bWidth
>1</bitWidth>

50326 <
acss
>
ad
-
wre
</access>

50327 </
fld
>

50328 <
fld
>

50329 <
me
>
TXFNUM
</name>

50330 <
desti
>
TxFIFO
 
numb
</description>

50331 <
bOfft
>22</bitOffset>

50332 <
bWidth
>4</bitWidth>

50333 <
acss
>
ad
-
wre
</access>

50334 </
fld
>

50335 <
fld
>

50336 <
me
>
CNAK
</name>

50337 <
desti
>
Cˬ
 
NAK
</description>

50338 <
bOfft
>26</bitOffset>

50339 <
bWidth
>1</bitWidth>

50340 <
acss
>
wre
-
ly
</access>

50341 </
fld
>

50342 <
fld
>

50343 <
me
>
SNAK
</name>

50344 <
desti
>
S
 
NAK
</description>

50345 <
bOfft
>27</bitOffset>

50346 <
bWidth
>1</bitWidth>

50347 <
acss
>
wre
-
ly
</access>

50348 </
fld
>

50349 <
fld
>

50350 <
me
>
SD0PID_SEVNFRM
</name>

50351 <
desti
>
S
 
DATA0
 
PID
</description>

50352 <
bOfft
>28</bitOffset>

50353 <
bWidth
>1</bitWidth>

50354 <
acss
>
wre
-
ly
</access>

50355 </
fld
>

50356 <
fld
>

50357 <
me
>
SODDFRM
</name>

50358 <
desti
>
S
 
odd
 
ame
</description>

50359 <
bOfft
>29</bitOffset>

50360 <
bWidth
>1</bitWidth>

50361 <
acss
>
wre
-
ly
</access>

50362 </
fld
>

50363 <
fld
>

50364 <
me
>
EPDIS
</name>

50365 <
desti
>
Endpot
 
dib
</description>

50366 <
bOfft
>30</bitOffset>

50367 <
bWidth
>1</bitWidth>

50368 <
acss
>
ad
-
wre
</access>

50369 </
fld
>

50370 <
fld
>

50371 <
me
>
EPENA
</name>

50372 <
desti
>
Endpot
 
ab
</description>

50373 <
bOfft
>31</bitOffset>

50374 <
bWidth
>1</bitWidth>

50375 <
acss
>
ad
-
wre
</access>

50376 </
fld
>

50377 </
flds
>

50380 <
me
>
OTG_HS_DIEPCTL2
</name>

50381 <
diyName
>
OTG_HS_DIEPCTL2
</displayName>

50382 <
desti
>
OTG
 
devi
 
dpot
-2 
cڌ


50383 </
desti
>

50384 <
addssOfft
>0x140</addressOffset>

50385 <
size
>32</size>

50386 <
tVue
>0x0</resetValue>

50387 <
flds
>

50388 <
fld
>

50389 <
me
>
MPSIZ
</name>

50390 <
desti
>
Maximum
 
ck
 
size
</description>

50391 <
bOfft
>0</bitOffset>

50392 <
bWidth
>11</bitWidth>

50393 <
acss
>
ad
-
wre
</access>

50394 </
fld
>

50395 <
fld
>

50396 <
me
>
USBAEP
</name>

50397 <
desti
>
USB
 
aive
 
dpot
</description>

50398 <
bOfft
>15</bitOffset>

50399 <
bWidth
>1</bitWidth>

50400 <
acss
>
ad
-
wre
</access>

50401 </
fld
>

50402 <
fld
>

50403 <
me
>
EONUM_DPID
</name>

50404 <
desti
>
Ev
/
odd
 
ame
</description>

50405 <
bOfft
>16</bitOffset>

50406 <
bWidth
>1</bitWidth>

50407 <
acss
>
ad
-
ly
</access>

50408 </
fld
>

50409 <
fld
>

50410 <
me
>
NAKSTS
</name>

50411 <
desti
>
NAK
 
us
</description>

50412 <
bOfft
>17</bitOffset>

50413 <
bWidth
>1</bitWidth>

50414 <
acss
>
ad
-
ly
</access>

50415 </
fld
>

50416 <
fld
>

50417 <
me
>
EPTYP
</name>

50418 <
desti
>
Endpot
 
ty
</description>

50419 <
bOfft
>18</bitOffset>

50420 <
bWidth
>2</bitWidth>

50421 <
acss
>
ad
-
wre
</access>

50422 </
fld
>

50423 <
fld
>

50424 <
me
>
S
</name>

50425 <
desti
>
STALL
 
hdshake
</description>

50426 <
bOfft
>21</bitOffset>

50427 <
bWidth
>1</bitWidth>

50428 <
acss
>
ad
-
wre
</access>

50429 </
fld
>

50430 <
fld
>

50431 <
me
>
TXFNUM
</name>

50432 <
desti
>
TxFIFO
 
numb
</description>

50433 <
bOfft
>22</bitOffset>

50434 <
bWidth
>4</bitWidth>

50435 <
acss
>
ad
-
wre
</access>

50436 </
fld
>

50437 <
fld
>

50438 <
me
>
CNAK
</name>

50439 <
desti
>
Cˬ
 
NAK
</description>

50440 <
bOfft
>26</bitOffset>

50441 <
bWidth
>1</bitWidth>

50442 <
acss
>
wre
-
ly
</access>

50443 </
fld
>

50444 <
fld
>

50445 <
me
>
SNAK
</name>

50446 <
desti
>
S
 
NAK
</description>

50447 <
bOfft
>27</bitOffset>

50448 <
bWidth
>1</bitWidth>

50449 <
acss
>
wre
-
ly
</access>

50450 </
fld
>

50451 <
fld
>

50452 <
me
>
SD0PID_SEVNFRM
</name>

50453 <
desti
>
S
 
DATA0
 
PID
</description>

50454 <
bOfft
>28</bitOffset>

50455 <
bWidth
>1</bitWidth>

50456 <
acss
>
wre
-
ly
</access>

50457 </
fld
>

50458 <
fld
>

50459 <
me
>
SODDFRM
</name>

50460 <
desti
>
S
 
odd
 
ame
</description>

50461 <
bOfft
>29</bitOffset>

50462 <
bWidth
>1</bitWidth>

50463 <
acss
>
wre
-
ly
</access>

50464 </
fld
>

50465 <
fld
>

50466 <
me
>
EPDIS
</name>

50467 <
desti
>
Endpot
 
dib
</description>

50468 <
bOfft
>30</bitOffset>

50469 <
bWidth
>1</bitWidth>

50470 <
acss
>
ad
-
wre
</access>

50471 </
fld
>

50472 <
fld
>

50473 <
me
>
EPENA
</name>

50474 <
desti
>
Endpot
 
ab
</description>

50475 <
bOfft
>31</bitOffset>

50476 <
bWidth
>1</bitWidth>

50477 <
acss
>
ad
-
wre
</access>

50478 </
fld
>

50479 </
flds
>

50482 <
me
>
OTG_HS_DIEPCTL3
</name>

50483 <
diyName
>
OTG_HS_DIEPCTL3
</displayName>

50484 <
desti
>
OTG
 
devi
 
dpot
-3 
cڌ


50485 </
desti
>

50486 <
addssOfft
>0x160</addressOffset>

50487 <
size
>32</size>

50488 <
tVue
>0x0</resetValue>

50489 <
flds
>

50490 <
fld
>

50491 <
me
>
MPSIZ
</name>

50492 <
desti
>
Maximum
 
ck
 
size
</description>

50493 <
bOfft
>0</bitOffset>

50494 <
bWidth
>11</bitWidth>

50495 <
acss
>
ad
-
wre
</access>

50496 </
fld
>

50497 <
fld
>

50498 <
me
>
USBAEP
</name>

50499 <
desti
>
USB
 
aive
 
dpot
</description>

50500 <
bOfft
>15</bitOffset>

50501 <
bWidth
>1</bitWidth>

50502 <
acss
>
ad
-
wre
</access>

50503 </
fld
>

50504 <
fld
>

50505 <
me
>
EONUM_DPID
</name>

50506 <
desti
>
Ev
/
odd
 
ame
</description>

50507 <
bOfft
>16</bitOffset>

50508 <
bWidth
>1</bitWidth>

50509 <
acss
>
ad
-
ly
</access>

50510 </
fld
>

50511 <
fld
>

50512 <
me
>
NAKSTS
</name>

50513 <
desti
>
NAK
 
us
</description>

50514 <
bOfft
>17</bitOffset>

50515 <
bWidth
>1</bitWidth>

50516 <
acss
>
ad
-
ly
</access>

50517 </
fld
>

50518 <
fld
>

50519 <
me
>
EPTYP
</name>

50520 <
desti
>
Endpot
 
ty
</description>

50521 <
bOfft
>18</bitOffset>

50522 <
bWidth
>2</bitWidth>

50523 <
acss
>
ad
-
wre
</access>

50524 </
fld
>

50525 <
fld
>

50526 <
me
>
S
</name>

50527 <
desti
>
STALL
 
hdshake
</description>

50528 <
bOfft
>21</bitOffset>

50529 <
bWidth
>1</bitWidth>

50530 <
acss
>
ad
-
wre
</access>

50531 </
fld
>

50532 <
fld
>

50533 <
me
>
TXFNUM
</name>

50534 <
desti
>
TxFIFO
 
numb
</description>

50535 <
bOfft
>22</bitOffset>

50536 <
bWidth
>4</bitWidth>

50537 <
acss
>
ad
-
wre
</access>

50538 </
fld
>

50539 <
fld
>

50540 <
me
>
CNAK
</name>

50541 <
desti
>
Cˬ
 
NAK
</description>

50542 <
bOfft
>26</bitOffset>

50543 <
bWidth
>1</bitWidth>

50544 <
acss
>
wre
-
ly
</access>

50545 </
fld
>

50546 <
fld
>

50547 <
me
>
SNAK
</name>

50548 <
desti
>
S
 
NAK
</description>

50549 <
bOfft
>27</bitOffset>

50550 <
bWidth
>1</bitWidth>

50551 <
acss
>
wre
-
ly
</access>

50552 </
fld
>

50553 <
fld
>

50554 <
me
>
SD0PID_SEVNFRM
</name>

50555 <
desti
>
S
 
DATA0
 
PID
</description>

50556 <
bOfft
>28</bitOffset>

50557 <
bWidth
>1</bitWidth>

50558 <
acss
>
wre
-
ly
</access>

50559 </
fld
>

50560 <
fld
>

50561 <
me
>
SODDFRM
</name>

50562 <
desti
>
S
 
odd
 
ame
</description>

50563 <
bOfft
>29</bitOffset>

50564 <
bWidth
>1</bitWidth>

50565 <
acss
>
wre
-
ly
</access>

50566 </
fld
>

50567 <
fld
>

50568 <
me
>
EPDIS
</name>

50569 <
desti
>
Endpot
 
dib
</description>

50570 <
bOfft
>30</bitOffset>

50571 <
bWidth
>1</bitWidth>

50572 <
acss
>
ad
-
wre
</access>

50573 </
fld
>

50574 <
fld
>

50575 <
me
>
EPENA
</name>

50576 <
desti
>
Endpot
 
ab
</description>

50577 <
bOfft
>31</bitOffset>

50578 <
bWidth
>1</bitWidth>

50579 <
acss
>
ad
-
wre
</access>

50580 </
fld
>

50581 </
flds
>

50584 <
me
>
OTG_HS_DIEPCTL4
</name>

50585 <
diyName
>
OTG_HS_DIEPCTL4
</displayName>

50586 <
desti
>
OTG
 
devi
 
dpot
-4 
cڌ


50587 </
desti
>

50588 <
addssOfft
>0x180</addressOffset>

50589 <
size
>32</size>

50590 <
tVue
>0x0</resetValue>

50591 <
flds
>

50592 <
fld
>

50593 <
me
>
MPSIZ
</name>

50594 <
desti
>
Maximum
 
ck
 
size
</description>

50595 <
bOfft
>0</bitOffset>

50596 <
bWidth
>11</bitWidth>

50597 <
acss
>
ad
-
wre
</access>

50598 </
fld
>

50599 <
fld
>

50600 <
me
>
USBAEP
</name>

50601 <
desti
>
USB
 
aive
 
dpot
</description>

50602 <
bOfft
>15</bitOffset>

50603 <
bWidth
>1</bitWidth>

50604 <
acss
>
ad
-
wre
</access>

50605 </
fld
>

50606 <
fld
>

50607 <
me
>
EONUM_DPID
</name>

50608 <
desti
>
Ev
/
odd
 
ame
</description>

50609 <
bOfft
>16</bitOffset>

50610 <
bWidth
>1</bitWidth>

50611 <
acss
>
ad
-
ly
</access>

50612 </
fld
>

50613 <
fld
>

50614 <
me
>
NAKSTS
</name>

50615 <
desti
>
NAK
 
us
</description>

50616 <
bOfft
>17</bitOffset>

50617 <
bWidth
>1</bitWidth>

50618 <
acss
>
ad
-
ly
</access>

50619 </
fld
>

50620 <
fld
>

50621 <
me
>
EPTYP
</name>

50622 <
desti
>
Endpot
 
ty
</description>

50623 <
bOfft
>18</bitOffset>

50624 <
bWidth
>2</bitWidth>

50625 <
acss
>
ad
-
wre
</access>

50626 </
fld
>

50627 <
fld
>

50628 <
me
>
S
</name>

50629 <
desti
>
STALL
 
hdshake
</description>

50630 <
bOfft
>21</bitOffset>

50631 <
bWidth
>1</bitWidth>

50632 <
acss
>
ad
-
wre
</access>

50633 </
fld
>

50634 <
fld
>

50635 <
me
>
TXFNUM
</name>

50636 <
desti
>
TxFIFO
 
numb
</description>

50637 <
bOfft
>22</bitOffset>

50638 <
bWidth
>4</bitWidth>

50639 <
acss
>
ad
-
wre
</access>

50640 </
fld
>

50641 <
fld
>

50642 <
me
>
CNAK
</name>

50643 <
desti
>
Cˬ
 
NAK
</description>

50644 <
bOfft
>26</bitOffset>

50645 <
bWidth
>1</bitWidth>

50646 <
acss
>
wre
-
ly
</access>

50647 </
fld
>

50648 <
fld
>

50649 <
me
>
SNAK
</name>

50650 <
desti
>
S
 
NAK
</description>

50651 <
bOfft
>27</bitOffset>

50652 <
bWidth
>1</bitWidth>

50653 <
acss
>
wre
-
ly
</access>

50654 </
fld
>

50655 <
fld
>

50656 <
me
>
SD0PID_SEVNFRM
</name>

50657 <
desti
>
S
 
DATA0
 
PID
</description>

50658 <
bOfft
>28</bitOffset>

50659 <
bWidth
>1</bitWidth>

50660 <
acss
>
wre
-
ly
</access>

50661 </
fld
>

50662 <
fld
>

50663 <
me
>
SODDFRM
</name>

50664 <
desti
>
S
 
odd
 
ame
</description>

50665 <
bOfft
>29</bitOffset>

50666 <
bWidth
>1</bitWidth>

50667 <
acss
>
wre
-
ly
</access>

50668 </
fld
>

50669 <
fld
>

50670 <
me
>
EPDIS
</name>

50671 <
desti
>
Endpot
 
dib
</description>

50672 <
bOfft
>30</bitOffset>

50673 <
bWidth
>1</bitWidth>

50674 <
acss
>
ad
-
wre
</access>

50675 </
fld
>

50676 <
fld
>

50677 <
me
>
EPENA
</name>

50678 <
desti
>
Endpot
 
ab
</description>

50679 <
bOfft
>31</bitOffset>

50680 <
bWidth
>1</bitWidth>

50681 <
acss
>
ad
-
wre
</access>

50682 </
fld
>

50683 </
flds
>

50686 <
me
>
OTG_HS_DIEPCTL5
</name>

50687 <
diyName
>
OTG_HS_DIEPCTL5
</displayName>

50688 <
desti
>
OTG
 
devi
 
dpot
-5 
cڌ


50689 </
desti
>

50690 <
addssOfft
>0x1A0</addressOffset>

50691 <
size
>32</size>

50692 <
tVue
>0x0</resetValue>

50693 <
flds
>

50694 <
fld
>

50695 <
me
>
MPSIZ
</name>

50696 <
desti
>
Maximum
 
ck
 
size
</description>

50697 <
bOfft
>0</bitOffset>

50698 <
bWidth
>11</bitWidth>

50699 <
acss
>
ad
-
wre
</access>

50700 </
fld
>

50701 <
fld
>

50702 <
me
>
USBAEP
</name>

50703 <
desti
>
USB
 
aive
 
dpot
</description>

50704 <
bOfft
>15</bitOffset>

50705 <
bWidth
>1</bitWidth>

50706 <
acss
>
ad
-
wre
</access>

50707 </
fld
>

50708 <
fld
>

50709 <
me
>
EONUM_DPID
</name>

50710 <
desti
>
Ev
/
odd
 
ame
</description>

50711 <
bOfft
>16</bitOffset>

50712 <
bWidth
>1</bitWidth>

50713 <
acss
>
ad
-
ly
</access>

50714 </
fld
>

50715 <
fld
>

50716 <
me
>
NAKSTS
</name>

50717 <
desti
>
NAK
 
us
</description>

50718 <
bOfft
>17</bitOffset>

50719 <
bWidth
>1</bitWidth>

50720 <
acss
>
ad
-
ly
</access>

50721 </
fld
>

50722 <
fld
>

50723 <
me
>
EPTYP
</name>

50724 <
desti
>
Endpot
 
ty
</description>

50725 <
bOfft
>18</bitOffset>

50726 <
bWidth
>2</bitWidth>

50727 <
acss
>
ad
-
wre
</access>

50728 </
fld
>

50729 <
fld
>

50730 <
me
>
S
</name>

50731 <
desti
>
STALL
 
hdshake
</description>

50732 <
bOfft
>21</bitOffset>

50733 <
bWidth
>1</bitWidth>

50734 <
acss
>
ad
-
wre
</access>

50735 </
fld
>

50736 <
fld
>

50737 <
me
>
TXFNUM
</name>

50738 <
desti
>
TxFIFO
 
numb
</description>

50739 <
bOfft
>22</bitOffset>

50740 <
bWidth
>4</bitWidth>

50741 <
acss
>
ad
-
wre
</access>

50742 </
fld
>

50743 <
fld
>

50744 <
me
>
CNAK
</name>

50745 <
desti
>
Cˬ
 
NAK
</description>

50746 <
bOfft
>26</bitOffset>

50747 <
bWidth
>1</bitWidth>

50748 <
acss
>
wre
-
ly
</access>

50749 </
fld
>

50750 <
fld
>

50751 <
me
>
SNAK
</name>

50752 <
desti
>
S
 
NAK
</description>

50753 <
bOfft
>27</bitOffset>

50754 <
bWidth
>1</bitWidth>

50755 <
acss
>
wre
-
ly
</access>

50756 </
fld
>

50757 <
fld
>

50758 <
me
>
SD0PID_SEVNFRM
</name>

50759 <
desti
>
S
 
DATA0
 
PID
</description>

50760 <
bOfft
>28</bitOffset>

50761 <
bWidth
>1</bitWidth>

50762 <
acss
>
wre
-
ly
</access>

50763 </
fld
>

50764 <
fld
>

50765 <
me
>
SODDFRM
</name>

50766 <
desti
>
S
 
odd
 
ame
</description>

50767 <
bOfft
>29</bitOffset>

50768 <
bWidth
>1</bitWidth>

50769 <
acss
>
wre
-
ly
</access>

50770 </
fld
>

50771 <
fld
>

50772 <
me
>
EPDIS
</name>

50773 <
desti
>
Endpot
 
dib
</description>

50774 <
bOfft
>30</bitOffset>

50775 <
bWidth
>1</bitWidth>

50776 <
acss
>
ad
-
wre
</access>

50777 </
fld
>

50778 <
fld
>

50779 <
me
>
EPENA
</name>

50780 <
desti
>
Endpot
 
ab
</description>

50781 <
bOfft
>31</bitOffset>

50782 <
bWidth
>1</bitWidth>

50783 <
acss
>
ad
-
wre
</access>

50784 </
fld
>

50785 </
flds
>

50788 <
me
>
OTG_HS_DIEPCTL6
</name>

50789 <
diyName
>
OTG_HS_DIEPCTL6
</displayName>

50790 <
desti
>
OTG
 
devi
 
dpot
-6 
cڌ


50791 </
desti
>

50792 <
addssOfft
>0x1C0</addressOffset>

50793 <
size
>32</size>

50794 <
tVue
>0x0</resetValue>

50795 <
flds
>

50796 <
fld
>

50797 <
me
>
MPSIZ
</name>

50798 <
desti
>
Maximum
 
ck
 
size
</description>

50799 <
bOfft
>0</bitOffset>

50800 <
bWidth
>11</bitWidth>

50801 <
acss
>
ad
-
wre
</access>

50802 </
fld
>

50803 <
fld
>

50804 <
me
>
USBAEP
</name>

50805 <
desti
>
USB
 
aive
 
dpot
</description>

50806 <
bOfft
>15</bitOffset>

50807 <
bWidth
>1</bitWidth>

50808 <
acss
>
ad
-
wre
</access>

50809 </
fld
>

50810 <
fld
>

50811 <
me
>
EONUM_DPID
</name>

50812 <
desti
>
Ev
/
odd
 
ame
</description>

50813 <
bOfft
>16</bitOffset>

50814 <
bWidth
>1</bitWidth>

50815 <
acss
>
ad
-
ly
</access>

50816 </
fld
>

50817 <
fld
>

50818 <
me
>
NAKSTS
</name>

50819 <
desti
>
NAK
 
us
</description>

50820 <
bOfft
>17</bitOffset>

50821 <
bWidth
>1</bitWidth>

50822 <
acss
>
ad
-
ly
</access>

50823 </
fld
>

50824 <
fld
>

50825 <
me
>
EPTYP
</name>

50826 <
desti
>
Endpot
 
ty
</description>

50827 <
bOfft
>18</bitOffset>

50828 <
bWidth
>2</bitWidth>

50829 <
acss
>
ad
-
wre
</access>

50830 </
fld
>

50831 <
fld
>

50832 <
me
>
S
</name>

50833 <
desti
>
STALL
 
hdshake
</description>

50834 <
bOfft
>21</bitOffset>

50835 <
bWidth
>1</bitWidth>

50836 <
acss
>
ad
-
wre
</access>

50837 </
fld
>

50838 <
fld
>

50839 <
me
>
TXFNUM
</name>

50840 <
desti
>
TxFIFO
 
numb
</description>

50841 <
bOfft
>22</bitOffset>

50842 <
bWidth
>4</bitWidth>

50843 <
acss
>
ad
-
wre
</access>

50844 </
fld
>

50845 <
fld
>

50846 <
me
>
CNAK
</name>

50847 <
desti
>
Cˬ
 
NAK
</description>

50848 <
bOfft
>26</bitOffset>

50849 <
bWidth
>1</bitWidth>

50850 <
acss
>
wre
-
ly
</access>

50851 </
fld
>

50852 <
fld
>

50853 <
me
>
SNAK
</name>

50854 <
desti
>
S
 
NAK
</description>

50855 <
bOfft
>27</bitOffset>

50856 <
bWidth
>1</bitWidth>

50857 <
acss
>
wre
-
ly
</access>

50858 </
fld
>

50859 <
fld
>

50860 <
me
>
SD0PID_SEVNFRM
</name>

50861 <
desti
>
S
 
DATA0
 
PID
</description>

50862 <
bOfft
>28</bitOffset>

50863 <
bWidth
>1</bitWidth>

50864 <
acss
>
wre
-
ly
</access>

50865 </
fld
>

50866 <
fld
>

50867 <
me
>
SODDFRM
</name>

50868 <
desti
>
S
 
odd
 
ame
</description>

50869 <
bOfft
>29</bitOffset>

50870 <
bWidth
>1</bitWidth>

50871 <
acss
>
wre
-
ly
</access>

50872 </
fld
>

50873 <
fld
>

50874 <
me
>
EPDIS
</name>

50875 <
desti
>
Endpot
 
dib
</description>

50876 <
bOfft
>30</bitOffset>

50877 <
bWidth
>1</bitWidth>

50878 <
acss
>
ad
-
wre
</access>

50879 </
fld
>

50880 <
fld
>

50881 <
me
>
EPENA
</name>

50882 <
desti
>
Endpot
 
ab
</description>

50883 <
bOfft
>31</bitOffset>

50884 <
bWidth
>1</bitWidth>

50885 <
acss
>
ad
-
wre
</access>

50886 </
fld
>

50887 </
flds
>

50890 <
me
>
OTG_HS_DIEPCTL7
</name>

50891 <
diyName
>
OTG_HS_DIEPCTL7
</displayName>

50892 <
desti
>
OTG
 
devi
 
dpot
-7 
cڌ


50893 </
desti
>

50894 <
addssOfft
>0x1E0</addressOffset>

50895 <
size
>32</size>

50896 <
tVue
>0x0</resetValue>

50897 <
flds
>

50898 <
fld
>

50899 <
me
>
MPSIZ
</name>

50900 <
desti
>
Maximum
 
ck
 
size
</description>

50901 <
bOfft
>0</bitOffset>

50902 <
bWidth
>11</bitWidth>

50903 <
acss
>
ad
-
wre
</access>

50904 </
fld
>

50905 <
fld
>

50906 <
me
>
USBAEP
</name>

50907 <
desti
>
USB
 
aive
 
dpot
</description>

50908 <
bOfft
>15</bitOffset>

50909 <
bWidth
>1</bitWidth>

50910 <
acss
>
ad
-
wre
</access>

50911 </
fld
>

50912 <
fld
>

50913 <
me
>
EONUM_DPID
</name>

50914 <
desti
>
Ev
/
odd
 
ame
</description>

50915 <
bOfft
>16</bitOffset>

50916 <
bWidth
>1</bitWidth>

50917 <
acss
>
ad
-
ly
</access>

50918 </
fld
>

50919 <
fld
>

50920 <
me
>
NAKSTS
</name>

50921 <
desti
>
NAK
 
us
</description>

50922 <
bOfft
>17</bitOffset>

50923 <
bWidth
>1</bitWidth>

50924 <
acss
>
ad
-
ly
</access>

50925 </
fld
>

50926 <
fld
>

50927 <
me
>
EPTYP
</name>

50928 <
desti
>
Endpot
 
ty
</description>

50929 <
bOfft
>18</bitOffset>

50930 <
bWidth
>2</bitWidth>

50931 <
acss
>
ad
-
wre
</access>

50932 </
fld
>

50933 <
fld
>

50934 <
me
>
S
</name>

50935 <
desti
>
STALL
 
hdshake
</description>

50936 <
bOfft
>21</bitOffset>

50937 <
bWidth
>1</bitWidth>

50938 <
acss
>
ad
-
wre
</access>

50939 </
fld
>

50940 <
fld
>

50941 <
me
>
TXFNUM
</name>

50942 <
desti
>
TxFIFO
 
numb
</description>

50943 <
bOfft
>22</bitOffset>

50944 <
bWidth
>4</bitWidth>

50945 <
acss
>
ad
-
wre
</access>

50946 </
fld
>

50947 <
fld
>

50948 <
me
>
CNAK
</name>

50949 <
desti
>
Cˬ
 
NAK
</description>

50950 <
bOfft
>26</bitOffset>

50951 <
bWidth
>1</bitWidth>

50952 <
acss
>
wre
-
ly
</access>

50953 </
fld
>

50954 <
fld
>

50955 <
me
>
SNAK
</name>

50956 <
desti
>
S
 
NAK
</description>

50957 <
bOfft
>27</bitOffset>

50958 <
bWidth
>1</bitWidth>

50959 <
acss
>
wre
-
ly
</access>

50960 </
fld
>

50961 <
fld
>

50962 <
me
>
SD0PID_SEVNFRM
</name>

50963 <
desti
>
S
 
DATA0
 
PID
</description>

50964 <
bOfft
>28</bitOffset>

50965 <
bWidth
>1</bitWidth>

50966 <
acss
>
wre
-
ly
</access>

50967 </
fld
>

50968 <
fld
>

50969 <
me
>
SODDFRM
</name>

50970 <
desti
>
S
 
odd
 
ame
</description>

50971 <
bOfft
>29</bitOffset>

50972 <
bWidth
>1</bitWidth>

50973 <
acss
>
wre
-
ly
</access>

50974 </
fld
>

50975 <
fld
>

50976 <
me
>
EPDIS
</name>

50977 <
desti
>
Endpot
 
dib
</description>

50978 <
bOfft
>30</bitOffset>

50979 <
bWidth
>1</bitWidth>

50980 <
acss
>
ad
-
wre
</access>

50981 </
fld
>

50982 <
fld
>

50983 <
me
>
EPENA
</name>

50984 <
desti
>
Endpot
 
ab
</description>

50985 <
bOfft
>31</bitOffset>

50986 <
bWidth
>1</bitWidth>

50987 <
acss
>
ad
-
wre
</access>

50988 </
fld
>

50989 </
flds
>

50992 <
me
>
OTG_HS_DIEPINT0
</name>

50993 <
diyName
>
OTG_HS_DIEPINT0
</displayName>

50994 <
desti
>
OTG
 
devi
 
dpot
-0 
u


50995 </
desti
>

50996 <
addssOfft
>0x108</addressOffset>

50997 <
size
>32</size>

50998 <
tVue
>0x00000080</resetValue>

50999 <
flds
>

51000 <
fld
>

51001 <
me
>
XFRC
</name>

51002 <
desti
>
Tnsr
 
comed


51003 
u
</
desti
>

51004 <
bOfft
>0</bitOffset>

51005 <
bWidth
>1</bitWidth>

51006 <
acss
>
ad
-
wre
</access>

51007 </
fld
>

51008 <
fld
>

51009 <
me
>
EPDISD
</name>

51010 <
desti
>
Endpot
 
dibd


51011 
u
</
desti
>

51012 <
bOfft
>1</bitOffset>

51013 <
bWidth
>1</bitWidth>

51014 <
acss
>
ad
-
wre
</access>

51015 </
fld
>

51016 <
fld
>

51017 <
me
>
TOC
</name>

51018 <
desti
>
Timeout
 
cdi
</description>

51019 <
bOfft
>3</bitOffset>

51020 <
bWidth
>1</bitWidth>

51021 <
acss
>
ad
-
wre
</access>

51022 </
fld
>

51023 <
fld
>

51024 <
me
>
ITTXFE
</name>

51025 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
is


51026 
emy
</
desti
>

51027 <
bOfft
>4</bitOffset>

51028 <
bWidth
>1</bitWidth>

51029 <
acss
>
ad
-
wre
</access>

51030 </
fld
>

51031 <
fld
>

51032 <
me
>
INEPNE
</name>

51033 <
desti
>
IN
 
dpot
 
NAK
 
efive
</description>

51034 <
bOfft
>6</bitOffset>

51035 <
bWidth
>1</bitWidth>

51036 <
acss
>
ad
-
wre
</access>

51037 </
fld
>

51038 <
fld
>

51039 <
me
>
TXFE
</name>

51040 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

51041 <
bOfft
>7</bitOffset>

51042 <
bWidth
>1</bitWidth>

51043 <
acss
>
ad
-
ly
</access>

51044 </
fld
>

51045 <
fld
>

51046 <
me
>
TXFIFOUDRN
</name>

51047 <
desti
>
Tnsm
 
Fifo
 
Undrun
</description>

51048 <
bOfft
>8</bitOffset>

51049 <
bWidth
>1</bitWidth>

51050 <
acss
>
ad
-
wre
</access>

51051 </
fld
>

51052 <
fld
>

51053 <
me
>
BNA
</name>

51054 <
desti
>
Bufr
 
n
 
avaab


51055 
u
</
desti
>

51056 <
bOfft
>9</bitOffset>

51057 <
bWidth
>1</bitWidth>

51058 <
acss
>
ad
-
wre
</access>

51059 </
fld
>

51060 <
fld
>

51061 <
me
>
PKTDRPSTS
</name>

51062 <
desti
>
Pack
 
drݳd
 
us
</description>

51063 <
bOfft
>11</bitOffset>

51064 <
bWidth
>1</bitWidth>

51065 <
acss
>
ad
-
wre
</access>

51066 </
fld
>

51067 <
fld
>

51068 <
me
>
BERR
</name>

51069 <
desti
>
Babb
 
r
 
u
</description>

51070 <
bOfft
>12</bitOffset>

51071 <
bWidth
>1</bitWidth>

51072 <
acss
>
ad
-
wre
</access>

51073 </
fld
>

51074 <
fld
>

51075 <
me
>
NAK
</name>

51076 <
desti
>
NAK
 
u
</description>

51077 <
bOfft
>13</bitOffset>

51078 <
bWidth
>1</bitWidth>

51079 <
acss
>
ad
-
wre
</access>

51080 </
fld
>

51081 </
flds
>

51084 <
me
>
OTG_HS_DIEPINT1
</name>

51085 <
diyName
>
OTG_HS_DIEPINT1
</displayName>

51086 <
desti
>
OTG
 
devi
 
dpot
-1 
u


51087 </
desti
>

51088 <
addssOfft
>0x128</addressOffset>

51089 <
size
>32</size>

51090 <
tVue
>0x0</resetValue>

51091 <
flds
>

51092 <
fld
>

51093 <
me
>
XFRC
</name>

51094 <
desti
>
Tnsr
 
comed


51095 
u
</
desti
>

51096 <
bOfft
>0</bitOffset>

51097 <
bWidth
>1</bitWidth>

51098 <
acss
>
ad
-
wre
</access>

51099 </
fld
>

51100 <
fld
>

51101 <
me
>
EPDISD
</name>

51102 <
desti
>
Endpot
 
dibd


51103 
u
</
desti
>

51104 <
bOfft
>1</bitOffset>

51105 <
bWidth
>1</bitWidth>

51106 <
acss
>
ad
-
wre
</access>

51107 </
fld
>

51108 <
fld
>

51109 <
me
>
TOC
</name>

51110 <
desti
>
Timeout
 
cdi
</description>

51111 <
bOfft
>3</bitOffset>

51112 <
bWidth
>1</bitWidth>

51113 <
acss
>
ad
-
wre
</access>

51114 </
fld
>

51115 <
fld
>

51116 <
me
>
ITTXFE
</name>

51117 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
is


51118 
emy
</
desti
>

51119 <
bOfft
>4</bitOffset>

51120 <
bWidth
>1</bitWidth>

51121 <
acss
>
ad
-
wre
</access>

51122 </
fld
>

51123 <
fld
>

51124 <
me
>
INEPNE
</name>

51125 <
desti
>
IN
 
dpot
 
NAK
 
efive
</description>

51126 <
bOfft
>6</bitOffset>

51127 <
bWidth
>1</bitWidth>

51128 <
acss
>
ad
-
wre
</access>

51129 </
fld
>

51130 <
fld
>

51131 <
me
>
TXFE
</name>

51132 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

51133 <
bOfft
>7</bitOffset>

51134 <
bWidth
>1</bitWidth>

51135 <
acss
>
ad
-
ly
</access>

51136 </
fld
>

51137 <
fld
>

51138 <
me
>
TXFIFOUDRN
</name>

51139 <
desti
>
Tnsm
 
Fifo
 
Undrun
</description>

51140 <
bOfft
>8</bitOffset>

51141 <
bWidth
>1</bitWidth>

51142 <
acss
>
ad
-
wre
</access>

51143 </
fld
>

51144 <
fld
>

51145 <
me
>
BNA
</name>

51146 <
desti
>
Bufr
 
n
 
avaab


51147 
u
</
desti
>

51148 <
bOfft
>9</bitOffset>

51149 <
bWidth
>1</bitWidth>

51150 <
acss
>
ad
-
wre
</access>

51151 </
fld
>

51152 <
fld
>

51153 <
me
>
PKTDRPSTS
</name>

51154 <
desti
>
Pack
 
drݳd
 
us
</description>

51155 <
bOfft
>11</bitOffset>

51156 <
bWidth
>1</bitWidth>

51157 <
acss
>
ad
-
wre
</access>

51158 </
fld
>

51159 <
fld
>

51160 <
me
>
BERR
</name>

51161 <
desti
>
Babb
 
r
 
u
</description>

51162 <
bOfft
>12</bitOffset>

51163 <
bWidth
>1</bitWidth>

51164 <
acss
>
ad
-
wre
</access>

51165 </
fld
>

51166 <
fld
>

51167 <
me
>
NAK
</name>

51168 <
desti
>
NAK
 
u
</description>

51169 <
bOfft
>13</bitOffset>

51170 <
bWidth
>1</bitWidth>

51171 <
acss
>
ad
-
wre
</access>

51172 </
fld
>

51173 </
flds
>

51176 <
me
>
OTG_HS_DIEPINT2
</name>

51177 <
diyName
>
OTG_HS_DIEPINT2
</displayName>

51178 <
desti
>
OTG
 
devi
 
dpot
-2 
u


51179 </
desti
>

51180 <
addssOfft
>0x148</addressOffset>

51181 <
size
>32</size>

51182 <
tVue
>0x0</resetValue>

51183 <
flds
>

51184 <
fld
>

51185 <
me
>
XFRC
</name>

51186 <
desti
>
Tnsr
 
comed


51187 
u
</
desti
>

51188 <
bOfft
>0</bitOffset>

51189 <
bWidth
>1</bitWidth>

51190 <
acss
>
ad
-
wre
</access>

51191 </
fld
>

51192 <
fld
>

51193 <
me
>
EPDISD
</name>

51194 <
desti
>
Endpot
 
dibd


51195 
u
</
desti
>

51196 <
bOfft
>1</bitOffset>

51197 <
bWidth
>1</bitWidth>

51198 <
acss
>
ad
-
wre
</access>

51199 </
fld
>

51200 <
fld
>

51201 <
me
>
TOC
</name>

51202 <
desti
>
Timeout
 
cdi
</description>

51203 <
bOfft
>3</bitOffset>

51204 <
bWidth
>1</bitWidth>

51205 <
acss
>
ad
-
wre
</access>

51206 </
fld
>

51207 <
fld
>

51208 <
me
>
ITTXFE
</name>

51209 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
is


51210 
emy
</
desti
>

51211 <
bOfft
>4</bitOffset>

51212 <
bWidth
>1</bitWidth>

51213 <
acss
>
ad
-
wre
</access>

51214 </
fld
>

51215 <
fld
>

51216 <
me
>
INEPNE
</name>

51217 <
desti
>
IN
 
dpot
 
NAK
 
efive
</description>

51218 <
bOfft
>6</bitOffset>

51219 <
bWidth
>1</bitWidth>

51220 <
acss
>
ad
-
wre
</access>

51221 </
fld
>

51222 <
fld
>

51223 <
me
>
TXFE
</name>

51224 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

51225 <
bOfft
>7</bitOffset>

51226 <
bWidth
>1</bitWidth>

51227 <
acss
>
ad
-
ly
</access>

51228 </
fld
>

51229 <
fld
>

51230 <
me
>
TXFIFOUDRN
</name>

51231 <
desti
>
Tnsm
 
Fifo
 
Undrun
</description>

51232 <
bOfft
>8</bitOffset>

51233 <
bWidth
>1</bitWidth>

51234 <
acss
>
ad
-
wre
</access>

51235 </
fld
>

51236 <
fld
>

51237 <
me
>
BNA
</name>

51238 <
desti
>
Bufr
 
n
 
avaab


51239 
u
</
desti
>

51240 <
bOfft
>9</bitOffset>

51241 <
bWidth
>1</bitWidth>

51242 <
acss
>
ad
-
wre
</access>

51243 </
fld
>

51244 <
fld
>

51245 <
me
>
PKTDRPSTS
</name>

51246 <
desti
>
Pack
 
drݳd
 
us
</description>

51247 <
bOfft
>11</bitOffset>

51248 <
bWidth
>1</bitWidth>

51249 <
acss
>
ad
-
wre
</access>

51250 </
fld
>

51251 <
fld
>

51252 <
me
>
BERR
</name>

51253 <
desti
>
Babb
 
r
 
u
</description>

51254 <
bOfft
>12</bitOffset>

51255 <
bWidth
>1</bitWidth>

51256 <
acss
>
ad
-
wre
</access>

51257 </
fld
>

51258 <
fld
>

51259 <
me
>
NAK
</name>

51260 <
desti
>
NAK
 
u
</description>

51261 <
bOfft
>13</bitOffset>

51262 <
bWidth
>1</bitWidth>

51263 <
acss
>
ad
-
wre
</access>

51264 </
fld
>

51265 </
flds
>

51268 <
me
>
OTG_HS_DIEPINT3
</name>

51269 <
diyName
>
OTG_HS_DIEPINT3
</displayName>

51270 <
desti
>
OTG
 
devi
 
dpot
-3 
u


51271 </
desti
>

51272 <
addssOfft
>0x168</addressOffset>

51273 <
size
>32</size>

51274 <
tVue
>0x0</resetValue>

51275 <
flds
>

51276 <
fld
>

51277 <
me
>
XFRC
</name>

51278 <
desti
>
Tnsr
 
comed


51279 
u
</
desti
>

51280 <
bOfft
>0</bitOffset>

51281 <
bWidth
>1</bitWidth>

51282 <
acss
>
ad
-
wre
</access>

51283 </
fld
>

51284 <
fld
>

51285 <
me
>
EPDISD
</name>

51286 <
desti
>
Endpot
 
dibd


51287 
u
</
desti
>

51288 <
bOfft
>1</bitOffset>

51289 <
bWidth
>1</bitWidth>

51290 <
acss
>
ad
-
wre
</access>

51291 </
fld
>

51292 <
fld
>

51293 <
me
>
TOC
</name>

51294 <
desti
>
Timeout
 
cdi
</description>

51295 <
bOfft
>3</bitOffset>

51296 <
bWidth
>1</bitWidth>

51297 <
acss
>
ad
-
wre
</access>

51298 </
fld
>

51299 <
fld
>

51300 <
me
>
ITTXFE
</name>

51301 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
is


51302 
emy
</
desti
>

51303 <
bOfft
>4</bitOffset>

51304 <
bWidth
>1</bitWidth>

51305 <
acss
>
ad
-
wre
</access>

51306 </
fld
>

51307 <
fld
>

51308 <
me
>
INEPNE
</name>

51309 <
desti
>
IN
 
dpot
 
NAK
 
efive
</description>

51310 <
bOfft
>6</bitOffset>

51311 <
bWidth
>1</bitWidth>

51312 <
acss
>
ad
-
wre
</access>

51313 </
fld
>

51314 <
fld
>

51315 <
me
>
TXFE
</name>

51316 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

51317 <
bOfft
>7</bitOffset>

51318 <
bWidth
>1</bitWidth>

51319 <
acss
>
ad
-
ly
</access>

51320 </
fld
>

51321 <
fld
>

51322 <
me
>
TXFIFOUDRN
</name>

51323 <
desti
>
Tnsm
 
Fifo
 
Undrun
</description>

51324 <
bOfft
>8</bitOffset>

51325 <
bWidth
>1</bitWidth>

51326 <
acss
>
ad
-
wre
</access>

51327 </
fld
>

51328 <
fld
>

51329 <
me
>
BNA
</name>

51330 <
desti
>
Bufr
 
n
 
avaab


51331 
u
</
desti
>

51332 <
bOfft
>9</bitOffset>

51333 <
bWidth
>1</bitWidth>

51334 <
acss
>
ad
-
wre
</access>

51335 </
fld
>

51336 <
fld
>

51337 <
me
>
PKTDRPSTS
</name>

51338 <
desti
>
Pack
 
drݳd
 
us
</description>

51339 <
bOfft
>11</bitOffset>

51340 <
bWidth
>1</bitWidth>

51341 <
acss
>
ad
-
wre
</access>

51342 </
fld
>

51343 <
fld
>

51344 <
me
>
BERR
</name>

51345 <
desti
>
Babb
 
r
 
u
</description>

51346 <
bOfft
>12</bitOffset>

51347 <
bWidth
>1</bitWidth>

51348 <
acss
>
ad
-
wre
</access>

51349 </
fld
>

51350 <
fld
>

51351 <
me
>
NAK
</name>

51352 <
desti
>
NAK
 
u
</description>

51353 <
bOfft
>13</bitOffset>

51354 <
bWidth
>1</bitWidth>

51355 <
acss
>
ad
-
wre
</access>

51356 </
fld
>

51357 </
flds
>

51360 <
me
>
OTG_HS_DIEPINT4
</name>

51361 <
diyName
>
OTG_HS_DIEPINT4
</displayName>

51362 <
desti
>
OTG
 
devi
 
dpot
-4 
u


51363 </
desti
>

51364 <
addssOfft
>0x188</addressOffset>

51365 <
size
>32</size>

51366 <
tVue
>0x0</resetValue>

51367 <
flds
>

51368 <
fld
>

51369 <
me
>
XFRC
</name>

51370 <
desti
>
Tnsr
 
comed


51371 
u
</
desti
>

51372 <
bOfft
>0</bitOffset>

51373 <
bWidth
>1</bitWidth>

51374 <
acss
>
ad
-
wre
</access>

51375 </
fld
>

51376 <
fld
>

51377 <
me
>
EPDISD
</name>

51378 <
desti
>
Endpot
 
dibd


51379 
u
</
desti
>

51380 <
bOfft
>1</bitOffset>

51381 <
bWidth
>1</bitWidth>

51382 <
acss
>
ad
-
wre
</access>

51383 </
fld
>

51384 <
fld
>

51385 <
me
>
TOC
</name>

51386 <
desti
>
Timeout
 
cdi
</description>

51387 <
bOfft
>3</bitOffset>

51388 <
bWidth
>1</bitWidth>

51389 <
acss
>
ad
-
wre
</access>

51390 </
fld
>

51391 <
fld
>

51392 <
me
>
ITTXFE
</name>

51393 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
is


51394 
emy
</
desti
>

51395 <
bOfft
>4</bitOffset>

51396 <
bWidth
>1</bitWidth>

51397 <
acss
>
ad
-
wre
</access>

51398 </
fld
>

51399 <
fld
>

51400 <
me
>
INEPNE
</name>

51401 <
desti
>
IN
 
dpot
 
NAK
 
efive
</description>

51402 <
bOfft
>6</bitOffset>

51403 <
bWidth
>1</bitWidth>

51404 <
acss
>
ad
-
wre
</access>

51405 </
fld
>

51406 <
fld
>

51407 <
me
>
TXFE
</name>

51408 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

51409 <
bOfft
>7</bitOffset>

51410 <
bWidth
>1</bitWidth>

51411 <
acss
>
ad
-
ly
</access>

51412 </
fld
>

51413 <
fld
>

51414 <
me
>
TXFIFOUDRN
</name>

51415 <
desti
>
Tnsm
 
Fifo
 
Undrun
</description>

51416 <
bOfft
>8</bitOffset>

51417 <
bWidth
>1</bitWidth>

51418 <
acss
>
ad
-
wre
</access>

51419 </
fld
>

51420 <
fld
>

51421 <
me
>
BNA
</name>

51422 <
desti
>
Bufr
 
n
 
avaab


51423 
u
</
desti
>

51424 <
bOfft
>9</bitOffset>

51425 <
bWidth
>1</bitWidth>

51426 <
acss
>
ad
-
wre
</access>

51427 </
fld
>

51428 <
fld
>

51429 <
me
>
PKTDRPSTS
</name>

51430 <
desti
>
Pack
 
drݳd
 
us
</description>

51431 <
bOfft
>11</bitOffset>

51432 <
bWidth
>1</bitWidth>

51433 <
acss
>
ad
-
wre
</access>

51434 </
fld
>

51435 <
fld
>

51436 <
me
>
BERR
</name>

51437 <
desti
>
Babb
 
r
 
u
</description>

51438 <
bOfft
>12</bitOffset>

51439 <
bWidth
>1</bitWidth>

51440 <
acss
>
ad
-
wre
</access>

51441 </
fld
>

51442 <
fld
>

51443 <
me
>
NAK
</name>

51444 <
desti
>
NAK
 
u
</description>

51445 <
bOfft
>13</bitOffset>

51446 <
bWidth
>1</bitWidth>

51447 <
acss
>
ad
-
wre
</access>

51448 </
fld
>

51449 </
flds
>

51452 <
me
>
OTG_HS_DIEPINT5
</name>

51453 <
diyName
>
OTG_HS_DIEPINT5
</displayName>

51454 <
desti
>
OTG
 
devi
 
dpot
-5 
u


51455 </
desti
>

51456 <
addssOfft
>0x1A8</addressOffset>

51457 <
size
>32</size>

51458 <
tVue
>0x0</resetValue>

51459 <
flds
>

51460 <
fld
>

51461 <
me
>
XFRC
</name>

51462 <
desti
>
Tnsr
 
comed


51463 
u
</
desti
>

51464 <
bOfft
>0</bitOffset>

51465 <
bWidth
>1</bitWidth>

51466 <
acss
>
ad
-
wre
</access>

51467 </
fld
>

51468 <
fld
>

51469 <
me
>
EPDISD
</name>

51470 <
desti
>
Endpot
 
dibd


51471 
u
</
desti
>

51472 <
bOfft
>1</bitOffset>

51473 <
bWidth
>1</bitWidth>

51474 <
acss
>
ad
-
wre
</access>

51475 </
fld
>

51476 <
fld
>

51477 <
me
>
TOC
</name>

51478 <
desti
>
Timeout
 
cdi
</description>

51479 <
bOfft
>3</bitOffset>

51480 <
bWidth
>1</bitWidth>

51481 <
acss
>
ad
-
wre
</access>

51482 </
fld
>

51483 <
fld
>

51484 <
me
>
ITTXFE
</name>

51485 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
is


51486 
emy
</
desti
>

51487 <
bOfft
>4</bitOffset>

51488 <
bWidth
>1</bitWidth>

51489 <
acss
>
ad
-
wre
</access>

51490 </
fld
>

51491 <
fld
>

51492 <
me
>
INEPNE
</name>

51493 <
desti
>
IN
 
dpot
 
NAK
 
efive
</description>

51494 <
bOfft
>6</bitOffset>

51495 <
bWidth
>1</bitWidth>

51496 <
acss
>
ad
-
wre
</access>

51497 </
fld
>

51498 <
fld
>

51499 <
me
>
TXFE
</name>

51500 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

51501 <
bOfft
>7</bitOffset>

51502 <
bWidth
>1</bitWidth>

51503 <
acss
>
ad
-
ly
</access>

51504 </
fld
>

51505 <
fld
>

51506 <
me
>
TXFIFOUDRN
</name>

51507 <
desti
>
Tnsm
 
Fifo
 
Undrun
</description>

51508 <
bOfft
>8</bitOffset>

51509 <
bWidth
>1</bitWidth>

51510 <
acss
>
ad
-
wre
</access>

51511 </
fld
>

51512 <
fld
>

51513 <
me
>
BNA
</name>

51514 <
desti
>
Bufr
 
n
 
avaab


51515 
u
</
desti
>

51516 <
bOfft
>9</bitOffset>

51517 <
bWidth
>1</bitWidth>

51518 <
acss
>
ad
-
wre
</access>

51519 </
fld
>

51520 <
fld
>

51521 <
me
>
PKTDRPSTS
</name>

51522 <
desti
>
Pack
 
drݳd
 
us
</description>

51523 <
bOfft
>11</bitOffset>

51524 <
bWidth
>1</bitWidth>

51525 <
acss
>
ad
-
wre
</access>

51526 </
fld
>

51527 <
fld
>

51528 <
me
>
BERR
</name>

51529 <
desti
>
Babb
 
r
 
u
</description>

51530 <
bOfft
>12</bitOffset>

51531 <
bWidth
>1</bitWidth>

51532 <
acss
>
ad
-
wre
</access>

51533 </
fld
>

51534 <
fld
>

51535 <
me
>
NAK
</name>

51536 <
desti
>
NAK
 
u
</description>

51537 <
bOfft
>13</bitOffset>

51538 <
bWidth
>1</bitWidth>

51539 <
acss
>
ad
-
wre
</access>

51540 </
fld
>

51541 </
flds
>

51544 <
me
>
OTG_HS_DIEPINT6
</name>

51545 <
diyName
>
OTG_HS_DIEPINT6
</displayName>

51546 <
desti
>
OTG
 
devi
 
dpot
-6 
u


51547 </
desti
>

51548 <
addssOfft
>0x1C8</addressOffset>

51549 <
size
>32</size>

51550 <
tVue
>0x0</resetValue>

51551 <
flds
>

51552 <
fld
>

51553 <
me
>
XFRC
</name>

51554 <
desti
>
Tnsr
 
comed


51555 
u
</
desti
>

51556 <
bOfft
>0</bitOffset>

51557 <
bWidth
>1</bitWidth>

51558 <
acss
>
ad
-
wre
</access>

51559 </
fld
>

51560 <
fld
>

51561 <
me
>
EPDISD
</name>

51562 <
desti
>
Endpot
 
dibd


51563 
u
</
desti
>

51564 <
bOfft
>1</bitOffset>

51565 <
bWidth
>1</bitWidth>

51566 <
acss
>
ad
-
wre
</access>

51567 </
fld
>

51568 <
fld
>

51569 <
me
>
TOC
</name>

51570 <
desti
>
Timeout
 
cdi
</description>

51571 <
bOfft
>3</bitOffset>

51572 <
bWidth
>1</bitWidth>

51573 <
acss
>
ad
-
wre
</access>

51574 </
fld
>

51575 <
fld
>

51576 <
me
>
ITTXFE
</name>

51577 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
is


51578 
emy
</
desti
>

51579 <
bOfft
>4</bitOffset>

51580 <
bWidth
>1</bitWidth>

51581 <
acss
>
ad
-
wre
</access>

51582 </
fld
>

51583 <
fld
>

51584 <
me
>
INEPNE
</name>

51585 <
desti
>
IN
 
dpot
 
NAK
 
efive
</description>

51586 <
bOfft
>6</bitOffset>

51587 <
bWidth
>1</bitWidth>

51588 <
acss
>
ad
-
wre
</access>

51589 </
fld
>

51590 <
fld
>

51591 <
me
>
TXFE
</name>

51592 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

51593 <
bOfft
>7</bitOffset>

51594 <
bWidth
>1</bitWidth>

51595 <
acss
>
ad
-
ly
</access>

51596 </
fld
>

51597 <
fld
>

51598 <
me
>
TXFIFOUDRN
</name>

51599 <
desti
>
Tnsm
 
Fifo
 
Undrun
</description>

51600 <
bOfft
>8</bitOffset>

51601 <
bWidth
>1</bitWidth>

51602 <
acss
>
ad
-
wre
</access>

51603 </
fld
>

51604 <
fld
>

51605 <
me
>
BNA
</name>

51606 <
desti
>
Bufr
 
n
 
avaab


51607 
u
</
desti
>

51608 <
bOfft
>9</bitOffset>

51609 <
bWidth
>1</bitWidth>

51610 <
acss
>
ad
-
wre
</access>

51611 </
fld
>

51612 <
fld
>

51613 <
me
>
PKTDRPSTS
</name>

51614 <
desti
>
Pack
 
drݳd
 
us
</description>

51615 <
bOfft
>11</bitOffset>

51616 <
bWidth
>1</bitWidth>

51617 <
acss
>
ad
-
wre
</access>

51618 </
fld
>

51619 <
fld
>

51620 <
me
>
BERR
</name>

51621 <
desti
>
Babb
 
r
 
u
</description>

51622 <
bOfft
>12</bitOffset>

51623 <
bWidth
>1</bitWidth>

51624 <
acss
>
ad
-
wre
</access>

51625 </
fld
>

51626 <
fld
>

51627 <
me
>
NAK
</name>

51628 <
desti
>
NAK
 
u
</description>

51629 <
bOfft
>13</bitOffset>

51630 <
bWidth
>1</bitWidth>

51631 <
acss
>
ad
-
wre
</access>

51632 </
fld
>

51633 </
flds
>

51636 <
me
>
OTG_HS_DIEPINT7
</name>

51637 <
diyName
>
OTG_HS_DIEPINT7
</displayName>

51638 <
desti
>
OTG
 
devi
 
dpot
-7 
u


51639 </
desti
>

51640 <
addssOfft
>0x1E8</addressOffset>

51641 <
size
>32</size>

51642 <
tVue
>0x0</resetValue>

51643 <
flds
>

51644 <
fld
>

51645 <
me
>
XFRC
</name>

51646 <
desti
>
Tnsr
 
comed


51647 
u
</
desti
>

51648 <
bOfft
>0</bitOffset>

51649 <
bWidth
>1</bitWidth>

51650 <
acss
>
ad
-
wre
</access>

51651 </
fld
>

51652 <
fld
>

51653 <
me
>
EPDISD
</name>

51654 <
desti
>
Endpot
 
dibd


51655 
u
</
desti
>

51656 <
bOfft
>1</bitOffset>

51657 <
bWidth
>1</bitWidth>

51658 <
acss
>
ad
-
wre
</access>

51659 </
fld
>

51660 <
fld
>

51661 <
me
>
TOC
</name>

51662 <
desti
>
Timeout
 
cdi
</description>

51663 <
bOfft
>3</bitOffset>

51664 <
bWidth
>1</bitWidth>

51665 <
acss
>
ad
-
wre
</access>

51666 </
fld
>

51667 <
fld
>

51668 <
me
>
ITTXFE
</name>

51669 <
desti
>
IN
 
tok
 
ived
 
wh
 
TxFIFO
 
is


51670 
emy
</
desti
>

51671 <
bOfft
>4</bitOffset>

51672 <
bWidth
>1</bitWidth>

51673 <
acss
>
ad
-
wre
</access>

51674 </
fld
>

51675 <
fld
>

51676 <
me
>
INEPNE
</name>

51677 <
desti
>
IN
 
dpot
 
NAK
 
efive
</description>

51678 <
bOfft
>6</bitOffset>

51679 <
bWidth
>1</bitWidth>

51680 <
acss
>
ad
-
wre
</access>

51681 </
fld
>

51682 <
fld
>

51683 <
me
>
TXFE
</name>

51684 <
desti
>
Tnsm
 
FIFO
 
emy
</description>

51685 <
bOfft
>7</bitOffset>

51686 <
bWidth
>1</bitWidth>

51687 <
acss
>
ad
-
ly
</access>

51688 </
fld
>

51689 <
fld
>

51690 <
me
>
TXFIFOUDRN
</name>

51691 <
desti
>
Tnsm
 
Fifo
 
Undrun
</description>

51692 <
bOfft
>8</bitOffset>

51693 <
bWidth
>1</bitWidth>

51694 <
acss
>
ad
-
wre
</access>

51695 </
fld
>

51696 <
fld
>

51697 <
me
>
BNA
</name>

51698 <
desti
>
Bufr
 
n
 
avaab


51699 
u
</
desti
>

51700 <
bOfft
>9</bitOffset>

51701 <
bWidth
>1</bitWidth>

51702 <
acss
>
ad
-
wre
</access>

51703 </
fld
>

51704 <
fld
>

51705 <
me
>
PKTDRPSTS
</name>

51706 <
desti
>
Pack
 
drݳd
 
us
</description>

51707 <
bOfft
>11</bitOffset>

51708 <
bWidth
>1</bitWidth>

51709 <
acss
>
ad
-
wre
</access>

51710 </
fld
>

51711 <
fld
>

51712 <
me
>
BERR
</name>

51713 <
desti
>
Babb
 
r
 
u
</description>

51714 <
bOfft
>12</bitOffset>

51715 <
bWidth
>1</bitWidth>

51716 <
acss
>
ad
-
wre
</access>

51717 </
fld
>

51718 <
fld
>

51719 <
me
>
NAK
</name>

51720 <
desti
>
NAK
 
u
</description>

51721 <
bOfft
>13</bitOffset>

51722 <
bWidth
>1</bitWidth>

51723 <
acss
>
ad
-
wre
</access>

51724 </
fld
>

51725 </
flds
>

51728 <
me
>
OTG_HS_DIEPTSIZ0
</name>

51729 <
diyName
>
OTG_HS_DIEPTSIZ0
</displayName>

51730 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 0 
sr
 
size


51731 </
desti
>

51732 <
addssOfft
>0x110</addressOffset>

51733 <
size
>32</size>

51734 <
acss
>
ad
-
wre
</access>

51735 <
tVue
>0x0</resetValue>

51736 <
flds
>

51737 <
fld
>

51738 <
me
>
XFRSIZ
</name>

51739 <
desti
>
Tnsr
 
size
</description>

51740 <
bOfft
>0</bitOffset>

51741 <
bWidth
>7</bitWidth>

51742 </
fld
>

51743 <
fld
>

51744 <
me
>
PKTCNT
</name>

51745 <
desti
>
Pack
 
cou
</description>

51746 <
bOfft
>19</bitOffset>

51747 <
bWidth
>2</bitWidth>

51748 </
fld
>

51749 </
flds
>

51752 <
me
>
OTG_HS_DIEPDMA1
</name>

51753 <
diyName
>
OTG_HS_DIEPDMA1
</displayName>

51754 <
desti
>
OTG_HS
 
devi
 
dpot
-1 
DMA
 
addss


51755 </
desti
>

51756 <
addssOfft
>0x114</addressOffset>

51757 <
size
>32</size>

51758 <
acss
>
ad
-
wre
</access>

51759 <
tVue
>0x0</resetValue>

51760 <
flds
>

51761 <
fld
>

51762 <
me
>
DMAADDR
</name>

51763 <
desti
>
DMA
 
addss
</description>

51764 <
bOfft
>0</bitOffset>

51765 <
bWidth
>32</bitWidth>

51766 </
fld
>

51767 </
flds
>

51770 <
me
>
OTG_HS_DIEPDMA2
</name>

51771 <
diyName
>
OTG_HS_DIEPDMA2
</displayName>

51772 <
desti
>
OTG_HS
 
devi
 
dpot
-2 
DMA
 
addss


51773 </
desti
>

51774 <
addssOfft
>0x134</addressOffset>

51775 <
size
>32</size>

51776 <
acss
>
ad
-
wre
</access>

51777 <
tVue
>0x0</resetValue>

51778 <
flds
>

51779 <
fld
>

51780 <
me
>
DMAADDR
</name>

51781 <
desti
>
DMA
 
addss
</description>

51782 <
bOfft
>0</bitOffset>

51783 <
bWidth
>32</bitWidth>

51784 </
fld
>

51785 </
flds
>

51788 <
me
>
OTG_HS_DIEPDMA3
</name>

51789 <
diyName
>
OTG_HS_DIEPDMA3
</displayName>

51790 <
desti
>
OTG_HS
 
devi
 
dpot
-3 
DMA
 
addss


51791 </
desti
>

51792 <
addssOfft
>0x154</addressOffset>

51793 <
size
>32</size>

51794 <
acss
>
ad
-
wre
</access>

51795 <
tVue
>0x0</resetValue>

51796 <
flds
>

51797 <
fld
>

51798 <
me
>
DMAADDR
</name>

51799 <
desti
>
DMA
 
addss
</description>

51800 <
bOfft
>0</bitOffset>

51801 <
bWidth
>32</bitWidth>

51802 </
fld
>

51803 </
flds
>

51806 <
me
>
OTG_HS_DIEPDMA4
</name>

51807 <
diyName
>
OTG_HS_DIEPDMA4
</displayName>

51808 <
desti
>
OTG_HS
 
devi
 
dpot
-4 
DMA
 
addss


51809 </
desti
>

51810 <
addssOfft
>0x174</addressOffset>

51811 <
size
>32</size>

51812 <
acss
>
ad
-
wre
</access>

51813 <
tVue
>0x0</resetValue>

51814 <
flds
>

51815 <
fld
>

51816 <
me
>
DMAADDR
</name>

51817 <
desti
>
DMA
 
addss
</description>

51818 <
bOfft
>0</bitOffset>

51819 <
bWidth
>32</bitWidth>

51820 </
fld
>

51821 </
flds
>

51824 <
me
>
OTG_HS_DIEPDMA5
</name>

51825 <
diyName
>
OTG_HS_DIEPDMA5
</displayName>

51826 <
desti
>
OTG_HS
 
devi
 
dpot
-5 
DMA
 
addss


51827 </
desti
>

51828 <
addssOfft
>0x194</addressOffset>

51829 <
size
>32</size>

51830 <
acss
>
ad
-
wre
</access>

51831 <
tVue
>0x0</resetValue>

51832 <
flds
>

51833 <
fld
>

51834 <
me
>
DMAADDR
</name>

51835 <
desti
>
DMA
 
addss
</description>

51836 <
bOfft
>0</bitOffset>

51837 <
bWidth
>32</bitWidth>

51838 </
fld
>

51839 </
flds
>

51842 <
me
>
OTG_HS_DTXFSTS0
</name>

51843 <
diyName
>
OTG_HS_DTXFSTS0
</displayName>

51844 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


51845 
us
 </
desti
>

51846 <
addssOfft
>0x118</addressOffset>

51847 <
size
>32</size>

51848 <
acss
>
ad
-
ly
</access>

51849 <
tVue
>0x0</resetValue>

51850 <
flds
>

51851 <
fld
>

51852 <
me
>
INEPTFSAV
</name>

51853 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


51854 
ava
</
desti
>

51855 <
bOfft
>0</bitOffset>

51856 <
bWidth
>16</bitWidth>

51857 </
fld
>

51858 </
flds
>

51861 <
me
>
OTG_HS_DTXFSTS1
</name>

51862 <
diyName
>
OTG_HS_DTXFSTS1
</displayName>

51863 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


51864 
us
 </
desti
>

51865 <
addssOfft
>0x138</addressOffset>

51866 <
size
>32</size>

51867 <
acss
>
ad
-
ly
</access>

51868 <
tVue
>0x0</resetValue>

51869 <
flds
>

51870 <
fld
>

51871 <
me
>
INEPTFSAV
</name>

51872 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


51873 
ava
</
desti
>

51874 <
bOfft
>0</bitOffset>

51875 <
bWidth
>16</bitWidth>

51876 </
fld
>

51877 </
flds
>

51880 <
me
>
OTG_HS_DTXFSTS2
</name>

51881 <
diyName
>
OTG_HS_DTXFSTS2
</displayName>

51882 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


51883 
us
 </
desti
>

51884 <
addssOfft
>0x158</addressOffset>

51885 <
size
>32</size>

51886 <
acss
>
ad
-
ly
</access>

51887 <
tVue
>0x0</resetValue>

51888 <
flds
>

51889 <
fld
>

51890 <
me
>
INEPTFSAV
</name>

51891 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


51892 
ava
</
desti
>

51893 <
bOfft
>0</bitOffset>

51894 <
bWidth
>16</bitWidth>

51895 </
fld
>

51896 </
flds
>

51899 <
me
>
OTG_HS_DTXFSTS3
</name>

51900 <
diyName
>
OTG_HS_DTXFSTS3
</displayName>

51901 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


51902 
us
 </
desti
>

51903 <
addssOfft
>0x178</addressOffset>

51904 <
size
>32</size>

51905 <
acss
>
ad
-
ly
</access>

51906 <
tVue
>0x0</resetValue>

51907 <
flds
>

51908 <
fld
>

51909 <
me
>
INEPTFSAV
</name>

51910 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


51911 
ava
</
desti
>

51912 <
bOfft
>0</bitOffset>

51913 <
bWidth
>16</bitWidth>

51914 </
fld
>

51915 </
flds
>

51918 <
me
>
OTG_HS_DTXFSTS4
</name>

51919 <
diyName
>
OTG_HS_DTXFSTS4
</displayName>

51920 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


51921 
us
 </
desti
>

51922 <
addssOfft
>0x198</addressOffset>

51923 <
size
>32</size>

51924 <
acss
>
ad
-
ly
</access>

51925 <
tVue
>0x0</resetValue>

51926 <
flds
>

51927 <
fld
>

51928 <
me
>
INEPTFSAV
</name>

51929 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


51930 
ava
</
desti
>

51931 <
bOfft
>0</bitOffset>

51932 <
bWidth
>16</bitWidth>

51933 </
fld
>

51934 </
flds
>

51937 <
me
>
OTG_HS_DTXFSTS5
</name>

51938 <
diyName
>
OTG_HS_DTXFSTS5
</displayName>

51939 <
desti
>
OTG_HS
 
devi
 
IN
 
dpot
 
sm
 
FIFO


51940 
us
 </
desti
>

51941 <
addssOfft
>0x1B8</addressOffset>

51942 <
size
>32</size>

51943 <
acss
>
ad
-
ly
</access>

51944 <
tVue
>0x0</resetValue>

51945 <
flds
>

51946 <
fld
>

51947 <
me
>
INEPTFSAV
</name>

51948 <
desti
>
IN
 
dpot
 
TxFIFO
 
a


51949 
ava
</
desti
>

51950 <
bOfft
>0</bitOffset>

51951 <
bWidth
>16</bitWidth>

51952 </
fld
>

51953 </
flds
>

51956 <
me
>
OTG_HS_DIEPTSIZ1
</name>

51957 <
diyName
>
OTG_HS_DIEPTSIZ1
</displayName>

51958 <
desti
>
OTG_HS
 
devi
 
dpot
 
sr
 
size


51959 </
desti
>

51960 <
addssOfft
>0x130</addressOffset>

51961 <
size
>32</size>

51962 <
acss
>
ad
-
wre
</access>

51963 <
tVue
>0x0</resetValue>

51964 <
flds
>

51965 <
fld
>

51966 <
me
>
XFRSIZ
</name>

51967 <
desti
>
Tnsr
 
size
</description>

51968 <
bOfft
>0</bitOffset>

51969 <
bWidth
>19</bitWidth>

51970 </
fld
>

51971 <
fld
>

51972 <
me
>
PKTCNT
</name>

51973 <
desti
>
Pack
 
cou
</description>

51974 <
bOfft
>19</bitOffset>

51975 <
bWidth
>10</bitWidth>

51976 </
fld
>

51977 <
fld
>

51978 <
me
>
MCNT
</name>

51979 <
desti
>
Mui
 
cou
</description>

51980 <
bOfft
>29</bitOffset>

51981 <
bWidth
>2</bitWidth>

51982 </
fld
>

51983 </
flds
>

51986 <
me
>
OTG_HS_DIEPTSIZ2
</name>

51987 <
diyName
>
OTG_HS_DIEPTSIZ2
</displayName>

51988 <
desti
>
OTG_HS
 
devi
 
dpot
 
sr
 
size


51989 </
desti
>

51990 <
addssOfft
>0x150</addressOffset>

51991 <
size
>32</size>

51992 <
acss
>
ad
-
wre
</access>

51993 <
tVue
>0x0</resetValue>

51994 <
flds
>

51995 <
fld
>

51996 <
me
>
XFRSIZ
</name>

51997 <
desti
>
Tnsr
 
size
</description>

51998 <
bOfft
>0</bitOffset>

51999 <
bWidth
>19</bitWidth>

52000 </
fld
>

52001 <
fld
>

52002 <
me
>
PKTCNT
</name>

52003 <
desti
>
Pack
 
cou
</description>

52004 <
bOfft
>19</bitOffset>

52005 <
bWidth
>10</bitWidth>

52006 </
fld
>

52007 <
fld
>

52008 <
me
>
MCNT
</name>

52009 <
desti
>
Mui
 
cou
</description>

52010 <
bOfft
>29</bitOffset>

52011 <
bWidth
>2</bitWidth>

52012 </
fld
>

52013 </
flds
>

52016 <
me
>
OTG_HS_DIEPTSIZ3
</name>

52017 <
diyName
>
OTG_HS_DIEPTSIZ3
</displayName>

52018 <
desti
>
OTG_HS
 
devi
 
dpot
 
sr
 
size


52019 </
desti
>

52020 <
addssOfft
>0x170</addressOffset>

52021 <
size
>32</size>

52022 <
acss
>
ad
-
wre
</access>

52023 <
tVue
>0x0</resetValue>

52024 <
flds
>

52025 <
fld
>

52026 <
me
>
XFRSIZ
</name>

52027 <
desti
>
Tnsr
 
size
</description>

52028 <
bOfft
>0</bitOffset>

52029 <
bWidth
>19</bitWidth>

52030 </
fld
>

52031 <
fld
>

52032 <
me
>
PKTCNT
</name>

52033 <
desti
>
Pack
 
cou
</description>

52034 <
bOfft
>19</bitOffset>

52035 <
bWidth
>10</bitWidth>

52036 </
fld
>

52037 <
fld
>

52038 <
me
>
MCNT
</name>

52039 <
desti
>
Mui
 
cou
</description>

52040 <
bOfft
>29</bitOffset>

52041 <
bWidth
>2</bitWidth>

52042 </
fld
>

52043 </
flds
>

52046 <
me
>
OTG_HS_DIEPTSIZ4
</name>

52047 <
diyName
>
OTG_HS_DIEPTSIZ4
</displayName>

52048 <
desti
>
OTG_HS
 
devi
 
dpot
 
sr
 
size


52049 </
desti
>

52050 <
addssOfft
>0x190</addressOffset>

52051 <
size
>32</size>

52052 <
acss
>
ad
-
wre
</access>

52053 <
tVue
>0x0</resetValue>

52054 <
flds
>

52055 <
fld
>

52056 <
me
>
XFRSIZ
</name>

52057 <
desti
>
Tnsr
 
size
</description>

52058 <
bOfft
>0</bitOffset>

52059 <
bWidth
>19</bitWidth>

52060 </
fld
>

52061 <
fld
>

52062 <
me
>
PKTCNT
</name>

52063 <
desti
>
Pack
 
cou
</description>

52064 <
bOfft
>19</bitOffset>

52065 <
bWidth
>10</bitWidth>

52066 </
fld
>

52067 <
fld
>

52068 <
me
>
MCNT
</name>

52069 <
desti
>
Mui
 
cou
</description>

52070 <
bOfft
>29</bitOffset>

52071 <
bWidth
>2</bitWidth>

52072 </
fld
>

52073 </
flds
>

52076 <
me
>
OTG_HS_DIEPTSIZ5
</name>

52077 <
diyName
>
OTG_HS_DIEPTSIZ5
</displayName>

52078 <
desti
>
OTG_HS
 
devi
 
dpot
 
sr
 
size


52079 </
desti
>

52080 <
addssOfft
>0x1B0</addressOffset>

52081 <
size
>32</size>

52082 <
acss
>
ad
-
wre
</access>

52083 <
tVue
>0x0</resetValue>

52084 <
flds
>

52085 <
fld
>

52086 <
me
>
XFRSIZ
</name>

52087 <
desti
>
Tnsr
 
size
</description>

52088 <
bOfft
>0</bitOffset>

52089 <
bWidth
>19</bitWidth>

52090 </
fld
>

52091 <
fld
>

52092 <
me
>
PKTCNT
</name>

52093 <
desti
>
Pack
 
cou
</description>

52094 <
bOfft
>19</bitOffset>

52095 <
bWidth
>10</bitWidth>

52096 </
fld
>

52097 <
fld
>

52098 <
me
>
MCNT
</name>

52099 <
desti
>
Mui
 
cou
</description>

52100 <
bOfft
>29</bitOffset>

52101 <
bWidth
>2</bitWidth>

52102 </
fld
>

52103 </
flds
>

52106 <
me
>
OTG_HS_DOEPCTL0
</name>

52107 <
diyName
>
OTG_HS_DOEPCTL0
</displayName>

52108 <
desti
>
OTG_HS
 
devi
 
cڌ
 
OUT
 
dpot
 0 control

52109 </
desti
>

52110 <
addssOfft
>0x300</addressOffset>

52111 <
size
>32</size>

52112 <
tVue
>0x00008000</resetValue>

52113 <
flds
>

52114 <
fld
>

52115 <
me
>
MPSIZ
</name>

52116 <
desti
>
Maximum
 
ck
 
size
</description>

52117 <
bOfft
>0</bitOffset>

52118 <
bWidth
>2</bitWidth>

52119 <
acss
>
ad
-
ly
</access>

52120 </
fld
>

52121 <
fld
>

52122 <
me
>
USBAEP
</name>

52123 <
desti
>
USB
 
aive
 
dpot
</description>

52124 <
bOfft
>15</bitOffset>

52125 <
bWidth
>1</bitWidth>

52126 <
acss
>
ad
-
ly
</access>

52127 </
fld
>

52128 <
fld
>

52129 <
me
>
NAKSTS
</name>

52130 <
desti
>
NAK
 
us
</description>

52131 <
bOfft
>17</bitOffset>

52132 <
bWidth
>1</bitWidth>

52133 <
acss
>
ad
-
ly
</access>

52134 </
fld
>

52135 <
fld
>

52136 <
me
>
EPTYP
</name>

52137 <
desti
>
Endpot
 
ty
</description>

52138 <
bOfft
>18</bitOffset>

52139 <
bWidth
>2</bitWidth>

52140 <
acss
>
ad
-
ly
</access>

52141 </
fld
>

52142 <
fld
>

52143 <
me
>
SNPM
</name>

52144 <
desti
>
Sno
 
mode
</description>

52145 <
bOfft
>20</bitOffset>

52146 <
bWidth
>1</bitWidth>

52147 <
acss
>
ad
-
wre
</access>

52148 </
fld
>

52149 <
fld
>

52150 <
me
>
S
</name>

52151 <
desti
>
STALL
 
hdshake
</description>

52152 <
bOfft
>21</bitOffset>

52153 <
bWidth
>1</bitWidth>

52154 <
acss
>
ad
-
wre
</access>

52155 </
fld
>

52156 <
fld
>

52157 <
me
>
CNAK
</name>

52158 <
desti
>
Cˬ
 
NAK
</description>

52159 <
bOfft
>26</bitOffset>

52160 <
bWidth
>1</bitWidth>

52161 <
acss
>
wre
-
ly
</access>

52162 </
fld
>

52163 <
fld
>

52164 <
me
>
SNAK
</name>

52165 <
desti
>
S
 
NAK
</description>

52166 <
bOfft
>27</bitOffset>

52167 <
bWidth
>1</bitWidth>

52168 <
acss
>
wre
-
ly
</access>

52169 </
fld
>

52170 <
fld
>

52171 <
me
>
EPDIS
</name>

52172 <
desti
>
Endpot
 
dib
</description>

52173 <
bOfft
>30</bitOffset>

52174 <
bWidth
>1</bitWidth>

52175 <
acss
>
ad
-
ly
</access>

52176 </
fld
>

52177 <
fld
>

52178 <
me
>
EPENA
</name>

52179 <
desti
>
Endpot
 
ab
</description>

52180 <
bOfft
>31</bitOffset>

52181 <
bWidth
>1</bitWidth>

52182 <
acss
>
wre
-
ly
</access>

52183 </
fld
>

52184 </
flds
>

52187 <
me
>
OTG_HS_DOEPCTL1
</name>

52188 <
diyName
>
OTG_HS_DOEPCTL1
</displayName>

52189 <
desti
>
OTG
 
devi
 
dpot
-1 
cڌ


52190 </
desti
>

52191 <
addssOfft
>0x320</addressOffset>

52192 <
size
>32</size>

52193 <
tVue
>0x0</resetValue>

52194 <
flds
>

52195 <
fld
>

52196 <
me
>
MPSIZ
</name>

52197 <
desti
>
Maximum
 
ck
 
size
</description>

52198 <
bOfft
>0</bitOffset>

52199 <
bWidth
>11</bitWidth>

52200 <
acss
>
ad
-
wre
</access>

52201 </
fld
>

52202 <
fld
>

52203 <
me
>
USBAEP
</name>

52204 <
desti
>
USB
 
aive
 
dpot
</description>

52205 <
bOfft
>15</bitOffset>

52206 <
bWidth
>1</bitWidth>

52207 <
acss
>
ad
-
wre
</access>

52208 </
fld
>

52209 <
fld
>

52210 <
me
>
EONUM_DPID
</name>

52211 <
desti
>
Ev
 
odd
 
ame
/
Endpot
 
da


52212 
PID
</
desti
>

52213 <
bOfft
>16</bitOffset>

52214 <
bWidth
>1</bitWidth>

52215 <
acss
>
ad
-
ly
</access>

52216 </
fld
>

52217 <
fld
>

52218 <
me
>
NAKSTS
</name>

52219 <
desti
>
NAK
 
us
</description>

52220 <
bOfft
>17</bitOffset>

52221 <
bWidth
>1</bitWidth>

52222 <
acss
>
ad
-
ly
</access>

52223 </
fld
>

52224 <
fld
>

52225 <
me
>
EPTYP
</name>

52226 <
desti
>
Endpot
 
ty
</description>

52227 <
bOfft
>18</bitOffset>

52228 <
bWidth
>2</bitWidth>

52229 <
acss
>
ad
-
wre
</access>

52230 </
fld
>

52231 <
fld
>

52232 <
me
>
SNPM
</name>

52233 <
desti
>
Sno
 
mode
</description>

52234 <
bOfft
>20</bitOffset>

52235 <
bWidth
>1</bitWidth>

52236 <
acss
>
ad
-
wre
</access>

52237 </
fld
>

52238 <
fld
>

52239 <
me
>
S
</name>

52240 <
desti
>
STALL
 
hdshake
</description>

52241 <
bOfft
>21</bitOffset>

52242 <
bWidth
>1</bitWidth>

52243 <
acss
>
ad
-
wre
</access>

52244 </
fld
>

52245 <
fld
>

52246 <
me
>
CNAK
</name>

52247 <
desti
>
Cˬ
 
NAK
</description>

52248 <
bOfft
>26</bitOffset>

52249 <
bWidth
>1</bitWidth>

52250 <
acss
>
wre
-
ly
</access>

52251 </
fld
>

52252 <
fld
>

52253 <
me
>
SNAK
</name>

52254 <
desti
>
S
 
NAK
</description>

52255 <
bOfft
>27</bitOffset>

52256 <
bWidth
>1</bitWidth>

52257 <
acss
>
wre
-
ly
</access>

52258 </
fld
>

52259 <
fld
>

52260 <
me
>
SD0PID_SEVNFRM
</name>

52261 <
desti
>
S
 
DATA0
 
PID
/S 
ev


52262 
ame
</
desti
>

52263 <
bOfft
>28</bitOffset>

52264 <
bWidth
>1</bitWidth>

52265 <
acss
>
wre
-
ly
</access>

52266 </
fld
>

52267 <
fld
>

52268 <
me
>
SODDFRM
</name>

52269 <
desti
>
S
 
odd
 
ame
</description>

52270 <
bOfft
>29</bitOffset>

52271 <
bWidth
>1</bitWidth>

52272 <
acss
>
wre
-
ly
</access>

52273 </
fld
>

52274 <
fld
>

52275 <
me
>
EPDIS
</name>

52276 <
desti
>
Endpot
 
dib
</description>

52277 <
bOfft
>30</bitOffset>

52278 <
bWidth
>1</bitWidth>

52279 <
acss
>
ad
-
wre
</access>

52280 </
fld
>

52281 <
fld
>

52282 <
me
>
EPENA
</name>

52283 <
desti
>
Endpot
 
ab
</description>

52284 <
bOfft
>31</bitOffset>

52285 <
bWidth
>1</bitWidth>

52286 <
acss
>
ad
-
wre
</access>

52287 </
fld
>

52288 </
flds
>

52291 <
me
>
OTG_HS_DOEPCTL2
</name>

52292 <
diyName
>
OTG_HS_DOEPCTL2
</displayName>

52293 <
desti
>
OTG
 
devi
 
dpot
-2 
cڌ


52294 </
desti
>

52295 <
addssOfft
>0x340</addressOffset>

52296 <
size
>32</size>

52297 <
tVue
>0x0</resetValue>

52298 <
flds
>

52299 <
fld
>

52300 <
me
>
MPSIZ
</name>

52301 <
desti
>
Maximum
 
ck
 
size
</description>

52302 <
bOfft
>0</bitOffset>

52303 <
bWidth
>11</bitWidth>

52304 <
acss
>
ad
-
wre
</access>

52305 </
fld
>

52306 <
fld
>

52307 <
me
>
USBAEP
</name>

52308 <
desti
>
USB
 
aive
 
dpot
</description>

52309 <
bOfft
>15</bitOffset>

52310 <
bWidth
>1</bitWidth>

52311 <
acss
>
ad
-
wre
</access>

52312 </
fld
>

52313 <
fld
>

52314 <
me
>
EONUM_DPID
</name>

52315 <
desti
>
Ev
 
odd
 
ame
/
Endpot
 
da


52316 
PID
</
desti
>

52317 <
bOfft
>16</bitOffset>

52318 <
bWidth
>1</bitWidth>

52319 <
acss
>
ad
-
ly
</access>

52320 </
fld
>

52321 <
fld
>

52322 <
me
>
NAKSTS
</name>

52323 <
desti
>
NAK
 
us
</description>

52324 <
bOfft
>17</bitOffset>

52325 <
bWidth
>1</bitWidth>

52326 <
acss
>
ad
-
ly
</access>

52327 </
fld
>

52328 <
fld
>

52329 <
me
>
EPTYP
</name>

52330 <
desti
>
Endpot
 
ty
</description>

52331 <
bOfft
>18</bitOffset>

52332 <
bWidth
>2</bitWidth>

52333 <
acss
>
ad
-
wre
</access>

52334 </
fld
>

52335 <
fld
>

52336 <
me
>
SNPM
</name>

52337 <
desti
>
Sno
 
mode
</description>

52338 <
bOfft
>20</bitOffset>

52339 <
bWidth
>1</bitWidth>

52340 <
acss
>
ad
-
wre
</access>

52341 </
fld
>

52342 <
fld
>

52343 <
me
>
S
</name>

52344 <
desti
>
STALL
 
hdshake
</description>

52345 <
bOfft
>21</bitOffset>

52346 <
bWidth
>1</bitWidth>

52347 <
acss
>
ad
-
wre
</access>

52348 </
fld
>

52349 <
fld
>

52350 <
me
>
CNAK
</name>

52351 <
desti
>
Cˬ
 
NAK
</description>

52352 <
bOfft
>26</bitOffset>

52353 <
bWidth
>1</bitWidth>

52354 <
acss
>
wre
-
ly
</access>

52355 </
fld
>

52356 <
fld
>

52357 <
me
>
SNAK
</name>

52358 <
desti
>
S
 
NAK
</description>

52359 <
bOfft
>27</bitOffset>

52360 <
bWidth
>1</bitWidth>

52361 <
acss
>
wre
-
ly
</access>

52362 </
fld
>

52363 <
fld
>

52364 <
me
>
SD0PID_SEVNFRM
</name>

52365 <
desti
>
S
 
DATA0
 
PID
/S 
ev


52366 
ame
</
desti
>

52367 <
bOfft
>28</bitOffset>

52368 <
bWidth
>1</bitWidth>

52369 <
acss
>
wre
-
ly
</access>

52370 </
fld
>

52371 <
fld
>

52372 <
me
>
SODDFRM
</name>

52373 <
desti
>
S
 
odd
 
ame
</description>

52374 <
bOfft
>29</bitOffset>

52375 <
bWidth
>1</bitWidth>

52376 <
acss
>
wre
-
ly
</access>

52377 </
fld
>

52378 <
fld
>

52379 <
me
>
EPDIS
</name>

52380 <
desti
>
Endpot
 
dib
</description>

52381 <
bOfft
>30</bitOffset>

52382 <
bWidth
>1</bitWidth>

52383 <
acss
>
ad
-
wre
</access>

52384 </
fld
>

52385 <
fld
>

52386 <
me
>
EPENA
</name>

52387 <
desti
>
Endpot
 
ab
</description>

52388 <
bOfft
>31</bitOffset>

52389 <
bWidth
>1</bitWidth>

52390 <
acss
>
ad
-
wre
</access>

52391 </
fld
>

52392 </
flds
>

52395 <
me
>
OTG_HS_DOEPCTL3
</name>

52396 <
diyName
>
OTG_HS_DOEPCTL3
</displayName>

52397 <
desti
>
OTG
 
devi
 
dpot
-3 
cڌ


52398 </
desti
>

52399 <
addssOfft
>0x360</addressOffset>

52400 <
size
>32</size>

52401 <
tVue
>0x0</resetValue>

52402 <
flds
>

52403 <
fld
>

52404 <
me
>
MPSIZ
</name>

52405 <
desti
>
Maximum
 
ck
 
size
</description>

52406 <
bOfft
>0</bitOffset>

52407 <
bWidth
>11</bitWidth>

52408 <
acss
>
ad
-
wre
</access>

52409 </
fld
>

52410 <
fld
>

52411 <
me
>
USBAEP
</name>

52412 <
desti
>
USB
 
aive
 
dpot
</description>

52413 <
bOfft
>15</bitOffset>

52414 <
bWidth
>1</bitWidth>

52415 <
acss
>
ad
-
wre
</access>

52416 </
fld
>

52417 <
fld
>

52418 <
me
>
EONUM_DPID
</name>

52419 <
desti
>
Ev
 
odd
 
ame
/
Endpot
 
da


52420 
PID
</
desti
>

52421 <
bOfft
>16</bitOffset>

52422 <
bWidth
>1</bitWidth>

52423 <
acss
>
ad
-
ly
</access>

52424 </
fld
>

52425 <
fld
>

52426 <
me
>
NAKSTS
</name>

52427 <
desti
>
NAK
 
us
</description>

52428 <
bOfft
>17</bitOffset>

52429 <
bWidth
>1</bitWidth>

52430 <
acss
>
ad
-
ly
</access>

52431 </
fld
>

52432 <
fld
>

52433 <
me
>
EPTYP
</name>

52434 <
desti
>
Endpot
 
ty
</description>

52435 <
bOfft
>18</bitOffset>

52436 <
bWidth
>2</bitWidth>

52437 <
acss
>
ad
-
wre
</access>

52438 </
fld
>

52439 <
fld
>

52440 <
me
>
SNPM
</name>

52441 <
desti
>
Sno
 
mode
</description>

52442 <
bOfft
>20</bitOffset>

52443 <
bWidth
>1</bitWidth>

52444 <
acss
>
ad
-
wre
</access>

52445 </
fld
>

52446 <
fld
>

52447 <
me
>
S
</name>

52448 <
desti
>
STALL
 
hdshake
</description>

52449 <
bOfft
>21</bitOffset>

52450 <
bWidth
>1</bitWidth>

52451 <
acss
>
ad
-
wre
</access>

52452 </
fld
>

52453 <
fld
>

52454 <
me
>
CNAK
</name>

52455 <
desti
>
Cˬ
 
NAK
</description>

52456 <
bOfft
>26</bitOffset>

52457 <
bWidth
>1</bitWidth>

52458 <
acss
>
wre
-
ly
</access>

52459 </
fld
>

52460 <
fld
>

52461 <
me
>
SNAK
</name>

52462 <
desti
>
S
 
NAK
</description>

52463 <
bOfft
>27</bitOffset>

52464 <
bWidth
>1</bitWidth>

52465 <
acss
>
wre
-
ly
</access>

52466 </
fld
>

52467 <
fld
>

52468 <
me
>
SD0PID_SEVNFRM
</name>

52469 <
desti
>
S
 
DATA0
 
PID
/S 
ev


52470 
ame
</
desti
>

52471 <
bOfft
>28</bitOffset>

52472 <
bWidth
>1</bitWidth>

52473 <
acss
>
wre
-
ly
</access>

52474 </
fld
>

52475 <
fld
>

52476 <
me
>
SODDFRM
</name>

52477 <
desti
>
S
 
odd
 
ame
</description>

52478 <
bOfft
>29</bitOffset>

52479 <
bWidth
>1</bitWidth>

52480 <
acss
>
wre
-
ly
</access>

52481 </
fld
>

52482 <
fld
>

52483 <
me
>
EPDIS
</name>

52484 <
desti
>
Endpot
 
dib
</description>

52485 <
bOfft
>30</bitOffset>

52486 <
bWidth
>1</bitWidth>

52487 <
acss
>
ad
-
wre
</access>

52488 </
fld
>

52489 <
fld
>

52490 <
me
>
EPENA
</name>

52491 <
desti
>
Endpot
 
ab
</description>

52492 <
bOfft
>31</bitOffset>

52493 <
bWidth
>1</bitWidth>

52494 <
acss
>
ad
-
wre
</access>

52495 </
fld
>

52496 </
flds
>

52499 <
me
>
OTG_HS_DOEPINT0
</name>

52500 <
diyName
>
OTG_HS_DOEPINT0
</displayName>

52501 <
desti
>
OTG_HS
 
devi
 
dpot
-0 
u


52502 </
desti
>

52503 <
addssOfft
>0x308</addressOffset>

52504 <
size
>32</size>

52505 <
acss
>
ad
-
wre
</access>

52506 <
tVue
>0x00000080</resetValue>

52507 <
flds
>

52508 <
fld
>

52509 <
me
>
XFRC
</name>

52510 <
desti
>
Tnsr
 
comed


52511 
u
</
desti
>

52512 <
bOfft
>0</bitOffset>

52513 <
bWidth
>1</bitWidth>

52514 </
fld
>

52515 <
fld
>

52516 <
me
>
EPDISD
</name>

52517 <
desti
>
Endpot
 
dibd


52518 
u
</
desti
>

52519 <
bOfft
>1</bitOffset>

52520 <
bWidth
>1</bitWidth>

52521 </
fld
>

52522 <
fld
>

52523 <
me
>
STUP
</name>

52524 <
desti
>
SETUP
 
pha
 
de
</description>

52525 <
bOfft
>3</bitOffset>

52526 <
bWidth
>1</bitWidth>

52527 </
fld
>

52528 <
fld
>

52529 <
me
>
OTEPDIS
</name>

52530 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


52531 
dibd
</
desti
>

52532 <
bOfft
>4</bitOffset>

52533 <
bWidth
>1</bitWidth>

52534 </
fld
>

52535 <
fld
>

52536 <
me
>
B2BSTUP
</name>

52537 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks


52538 
ived
</
desti
>

52539 <
bOfft
>6</bitOffset>

52540 <
bWidth
>1</bitWidth>

52541 </
fld
>

52542 <
fld
>

52543 <
me
>
NYET
</name>

52544 <
desti
>
NYET
 
u
</description>

52545 <
bOfft
>14</bitOffset>

52546 <
bWidth
>1</bitWidth>

52547 </
fld
>

52548 </
flds
>

52551 <
me
>
OTG_HS_DOEPINT1
</name>

52552 <
diyName
>
OTG_HS_DOEPINT1
</displayName>

52553 <
desti
>
OTG_HS
 
devi
 
dpot
-1 
u


52554 </
desti
>

52555 <
addssOfft
>0x328</addressOffset>

52556 <
size
>32</size>

52557 <
acss
>
ad
-
wre
</access>

52558 <
tVue
>0x0</resetValue>

52559 <
flds
>

52560 <
fld
>

52561 <
me
>
XFRC
</name>

52562 <
desti
>
Tnsr
 
comed


52563 
u
</
desti
>

52564 <
bOfft
>0</bitOffset>

52565 <
bWidth
>1</bitWidth>

52566 </
fld
>

52567 <
fld
>

52568 <
me
>
EPDISD
</name>

52569 <
desti
>
Endpot
 
dibd


52570 
u
</
desti
>

52571 <
bOfft
>1</bitOffset>

52572 <
bWidth
>1</bitWidth>

52573 </
fld
>

52574 <
fld
>

52575 <
me
>
STUP
</name>

52576 <
desti
>
SETUP
 
pha
 
de
</description>

52577 <
bOfft
>3</bitOffset>

52578 <
bWidth
>1</bitWidth>

52579 </
fld
>

52580 <
fld
>

52581 <
me
>
OTEPDIS
</name>

52582 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


52583 
dibd
</
desti
>

52584 <
bOfft
>4</bitOffset>

52585 <
bWidth
>1</bitWidth>

52586 </
fld
>

52587 <
fld
>

52588 <
me
>
B2BSTUP
</name>

52589 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks


52590 
ived
</
desti
>

52591 <
bOfft
>6</bitOffset>

52592 <
bWidth
>1</bitWidth>

52593 </
fld
>

52594 <
fld
>

52595 <
me
>
NYET
</name>

52596 <
desti
>
NYET
 
u
</description>

52597 <
bOfft
>14</bitOffset>

52598 <
bWidth
>1</bitWidth>

52599 </
fld
>

52600 </
flds
>

52603 <
me
>
OTG_HS_DOEPINT2
</name>

52604 <
diyName
>
OTG_HS_DOEPINT2
</displayName>

52605 <
desti
>
OTG_HS
 
devi
 
dpot
-2 
u


52606 </
desti
>

52607 <
addssOfft
>0x348</addressOffset>

52608 <
size
>32</size>

52609 <
acss
>
ad
-
wre
</access>

52610 <
tVue
>0x0</resetValue>

52611 <
flds
>

52612 <
fld
>

52613 <
me
>
XFRC
</name>

52614 <
desti
>
Tnsr
 
comed


52615 
u
</
desti
>

52616 <
bOfft
>0</bitOffset>

52617 <
bWidth
>1</bitWidth>

52618 </
fld
>

52619 <
fld
>

52620 <
me
>
EPDISD
</name>

52621 <
desti
>
Endpot
 
dibd


52622 
u
</
desti
>

52623 <
bOfft
>1</bitOffset>

52624 <
bWidth
>1</bitWidth>

52625 </
fld
>

52626 <
fld
>

52627 <
me
>
STUP
</name>

52628 <
desti
>
SETUP
 
pha
 
de
</description>

52629 <
bOfft
>3</bitOffset>

52630 <
bWidth
>1</bitWidth>

52631 </
fld
>

52632 <
fld
>

52633 <
me
>
OTEPDIS
</name>

52634 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


52635 
dibd
</
desti
>

52636 <
bOfft
>4</bitOffset>

52637 <
bWidth
>1</bitWidth>

52638 </
fld
>

52639 <
fld
>

52640 <
me
>
B2BSTUP
</name>

52641 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks


52642 
ived
</
desti
>

52643 <
bOfft
>6</bitOffset>

52644 <
bWidth
>1</bitWidth>

52645 </
fld
>

52646 <
fld
>

52647 <
me
>
NYET
</name>

52648 <
desti
>
NYET
 
u
</description>

52649 <
bOfft
>14</bitOffset>

52650 <
bWidth
>1</bitWidth>

52651 </
fld
>

52652 </
flds
>

52655 <
me
>
OTG_HS_DOEPINT3
</name>

52656 <
diyName
>
OTG_HS_DOEPINT3
</displayName>

52657 <
desti
>
OTG_HS
 
devi
 
dpot
-3 
u


52658 </
desti
>

52659 <
addssOfft
>0x368</addressOffset>

52660 <
size
>32</size>

52661 <
acss
>
ad
-
wre
</access>

52662 <
tVue
>0x0</resetValue>

52663 <
flds
>

52664 <
fld
>

52665 <
me
>
XFRC
</name>

52666 <
desti
>
Tnsr
 
comed


52667 
u
</
desti
>

52668 <
bOfft
>0</bitOffset>

52669 <
bWidth
>1</bitWidth>

52670 </
fld
>

52671 <
fld
>

52672 <
me
>
EPDISD
</name>

52673 <
desti
>
Endpot
 
dibd


52674 
u
</
desti
>

52675 <
bOfft
>1</bitOffset>

52676 <
bWidth
>1</bitWidth>

52677 </
fld
>

52678 <
fld
>

52679 <
me
>
STUP
</name>

52680 <
desti
>
SETUP
 
pha
 
de
</description>

52681 <
bOfft
>3</bitOffset>

52682 <
bWidth
>1</bitWidth>

52683 </
fld
>

52684 <
fld
>

52685 <
me
>
OTEPDIS
</name>

52686 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


52687 
dibd
</
desti
>

52688 <
bOfft
>4</bitOffset>

52689 <
bWidth
>1</bitWidth>

52690 </
fld
>

52691 <
fld
>

52692 <
me
>
B2BSTUP
</name>

52693 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks


52694 
ived
</
desti
>

52695 <
bOfft
>6</bitOffset>

52696 <
bWidth
>1</bitWidth>

52697 </
fld
>

52698 <
fld
>

52699 <
me
>
NYET
</name>

52700 <
desti
>
NYET
 
u
</description>

52701 <
bOfft
>14</bitOffset>

52702 <
bWidth
>1</bitWidth>

52703 </
fld
>

52704 </
flds
>

52707 <
me
>
OTG_HS_DOEPINT4
</name>

52708 <
diyName
>
OTG_HS_DOEPINT4
</displayName>

52709 <
desti
>
OTG_HS
 
devi
 
dpot
-4 
u


52710 </
desti
>

52711 <
addssOfft
>0x388</addressOffset>

52712 <
size
>32</size>

52713 <
acss
>
ad
-
wre
</access>

52714 <
tVue
>0x0</resetValue>

52715 <
flds
>

52716 <
fld
>

52717 <
me
>
XFRC
</name>

52718 <
desti
>
Tnsr
 
comed


52719 
u
</
desti
>

52720 <
bOfft
>0</bitOffset>

52721 <
bWidth
>1</bitWidth>

52722 </
fld
>

52723 <
fld
>

52724 <
me
>
EPDISD
</name>

52725 <
desti
>
Endpot
 
dibd


52726 
u
</
desti
>

52727 <
bOfft
>1</bitOffset>

52728 <
bWidth
>1</bitWidth>

52729 </
fld
>

52730 <
fld
>

52731 <
me
>
STUP
</name>

52732 <
desti
>
SETUP
 
pha
 
de
</description>

52733 <
bOfft
>3</bitOffset>

52734 <
bWidth
>1</bitWidth>

52735 </
fld
>

52736 <
fld
>

52737 <
me
>
OTEPDIS
</name>

52738 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


52739 
dibd
</
desti
>

52740 <
bOfft
>4</bitOffset>

52741 <
bWidth
>1</bitWidth>

52742 </
fld
>

52743 <
fld
>

52744 <
me
>
B2BSTUP
</name>

52745 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks


52746 
ived
</
desti
>

52747 <
bOfft
>6</bitOffset>

52748 <
bWidth
>1</bitWidth>

52749 </
fld
>

52750 <
fld
>

52751 <
me
>
NYET
</name>

52752 <
desti
>
NYET
 
u
</description>

52753 <
bOfft
>14</bitOffset>

52754 <
bWidth
>1</bitWidth>

52755 </
fld
>

52756 </
flds
>

52759 <
me
>
OTG_HS_DOEPINT5
</name>

52760 <
diyName
>
OTG_HS_DOEPINT5
</displayName>

52761 <
desti
>
OTG_HS
 
devi
 
dpot
-5 
u


52762 </
desti
>

52763 <
addssOfft
>0x3A8</addressOffset>

52764 <
size
>32</size>

52765 <
acss
>
ad
-
wre
</access>

52766 <
tVue
>0x0</resetValue>

52767 <
flds
>

52768 <
fld
>

52769 <
me
>
XFRC
</name>

52770 <
desti
>
Tnsr
 
comed


52771 
u
</
desti
>

52772 <
bOfft
>0</bitOffset>

52773 <
bWidth
>1</bitWidth>

52774 </
fld
>

52775 <
fld
>

52776 <
me
>
EPDISD
</name>

52777 <
desti
>
Endpot
 
dibd


52778 
u
</
desti
>

52779 <
bOfft
>1</bitOffset>

52780 <
bWidth
>1</bitWidth>

52781 </
fld
>

52782 <
fld
>

52783 <
me
>
STUP
</name>

52784 <
desti
>
SETUP
 
pha
 
de
</description>

52785 <
bOfft
>3</bitOffset>

52786 <
bWidth
>1</bitWidth>

52787 </
fld
>

52788 <
fld
>

52789 <
me
>
OTEPDIS
</name>

52790 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


52791 
dibd
</
desti
>

52792 <
bOfft
>4</bitOffset>

52793 <
bWidth
>1</bitWidth>

52794 </
fld
>

52795 <
fld
>

52796 <
me
>
B2BSTUP
</name>

52797 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks


52798 
ived
</
desti
>

52799 <
bOfft
>6</bitOffset>

52800 <
bWidth
>1</bitWidth>

52801 </
fld
>

52802 <
fld
>

52803 <
me
>
NYET
</name>

52804 <
desti
>
NYET
 
u
</description>

52805 <
bOfft
>14</bitOffset>

52806 <
bWidth
>1</bitWidth>

52807 </
fld
>

52808 </
flds
>

52811 <
me
>
OTG_HS_DOEPINT6
</name>

52812 <
diyName
>
OTG_HS_DOEPINT6
</displayName>

52813 <
desti
>
OTG_HS
 
devi
 
dpot
-6 
u


52814 </
desti
>

52815 <
addssOfft
>0x3C8</addressOffset>

52816 <
size
>32</size>

52817 <
acss
>
ad
-
wre
</access>

52818 <
tVue
>0x0</resetValue>

52819 <
flds
>

52820 <
fld
>

52821 <
me
>
XFRC
</name>

52822 <
desti
>
Tnsr
 
comed


52823 
u
</
desti
>

52824 <
bOfft
>0</bitOffset>

52825 <
bWidth
>1</bitWidth>

52826 </
fld
>

52827 <
fld
>

52828 <
me
>
EPDISD
</name>

52829 <
desti
>
Endpot
 
dibd


52830 
u
</
desti
>

52831 <
bOfft
>1</bitOffset>

52832 <
bWidth
>1</bitWidth>

52833 </
fld
>

52834 <
fld
>

52835 <
me
>
STUP
</name>

52836 <
desti
>
SETUP
 
pha
 
de
</description>

52837 <
bOfft
>3</bitOffset>

52838 <
bWidth
>1</bitWidth>

52839 </
fld
>

52840 <
fld
>

52841 <
me
>
OTEPDIS
</name>

52842 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


52843 
dibd
</
desti
>

52844 <
bOfft
>4</bitOffset>

52845 <
bWidth
>1</bitWidth>

52846 </
fld
>

52847 <
fld
>

52848 <
me
>
B2BSTUP
</name>

52849 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks


52850 
ived
</
desti
>

52851 <
bOfft
>6</bitOffset>

52852 <
bWidth
>1</bitWidth>

52853 </
fld
>

52854 <
fld
>

52855 <
me
>
NYET
</name>

52856 <
desti
>
NYET
 
u
</description>

52857 <
bOfft
>14</bitOffset>

52858 <
bWidth
>1</bitWidth>

52859 </
fld
>

52860 </
flds
>

52863 <
me
>
OTG_HS_DOEPINT7
</name>

52864 <
diyName
>
OTG_HS_DOEPINT7
</displayName>

52865 <
desti
>
OTG_HS
 
devi
 
dpot
-7 
u


52866 </
desti
>

52867 <
addssOfft
>0x3E8</addressOffset>

52868 <
size
>32</size>

52869 <
acss
>
ad
-
wre
</access>

52870 <
tVue
>0x0</resetValue>

52871 <
flds
>

52872 <
fld
>

52873 <
me
>
XFRC
</name>

52874 <
desti
>
Tnsr
 
comed


52875 
u
</
desti
>

52876 <
bOfft
>0</bitOffset>

52877 <
bWidth
>1</bitWidth>

52878 </
fld
>

52879 <
fld
>

52880 <
me
>
EPDISD
</name>

52881 <
desti
>
Endpot
 
dibd


52882 
u
</
desti
>

52883 <
bOfft
>1</bitOffset>

52884 <
bWidth
>1</bitWidth>

52885 </
fld
>

52886 <
fld
>

52887 <
me
>
STUP
</name>

52888 <
desti
>
SETUP
 
pha
 
de
</description>

52889 <
bOfft
>3</bitOffset>

52890 <
bWidth
>1</bitWidth>

52891 </
fld
>

52892 <
fld
>

52893 <
me
>
OTEPDIS
</name>

52894 <
desti
>
OUT
 
tok
 
ived
 
wh
 
dpot


52895 
dibd
</
desti
>

52896 <
bOfft
>4</bitOffset>

52897 <
bWidth
>1</bitWidth>

52898 </
fld
>

52899 <
fld
>

52900 <
me
>
B2BSTUP
</name>

52901 <
desti
>
Back
-
to
-
back
 
SETUP
 
cks


52902 
ived
</
desti
>

52903 <
bOfft
>6</bitOffset>

52904 <
bWidth
>1</bitWidth>

52905 </
fld
>

52906 <
fld
>

52907 <
me
>
NYET
</name>

52908 <
desti
>
NYET
 
u
</description>

52909 <
bOfft
>14</bitOffset>

52910 <
bWidth
>1</bitWidth>

52911 </
fld
>

52912 </
flds
>

52915 <
me
>
OTG_HS_DOEPTSIZ0
</name>

52916 <
diyName
>
OTG_HS_DOEPTSIZ0
</displayName>

52917 <
desti
>
OTG_HS
 
devi
 
dpot
-1 
sr
 
size


52918 </
desti
>

52919 <
addssOfft
>0x310</addressOffset>

52920 <
size
>32</size>

52921 <
acss
>
ad
-
wre
</access>

52922 <
tVue
>0x0</resetValue>

52923 <
flds
>

52924 <
fld
>

52925 <
me
>
XFRSIZ
</name>

52926 <
desti
>
Tnsr
 
size
</description>

52927 <
bOfft
>0</bitOffset>

52928 <
bWidth
>7</bitWidth>

52929 </
fld
>

52930 <
fld
>

52931 <
me
>
PKTCNT
</name>

52932 <
desti
>
Pack
 
cou
</description>

52933 <
bOfft
>19</bitOffset>

52934 <
bWidth
>1</bitWidth>

52935 </
fld
>

52936 <
fld
>

52937 <
me
>
STUPCNT
</name>

52938 <
desti
>
SETUP
 
ck
 
cou
</description>

52939 <
bOfft
>29</bitOffset>

52940 <
bWidth
>2</bitWidth>

52941 </
fld
>

52942 </
flds
>

52945 <
me
>
OTG_HS_DOEPTSIZ1
</name>

52946 <
diyName
>
OTG_HS_DOEPTSIZ1
</displayName>

52947 <
desti
>
OTG_HS
 
devi
 
dpot
-2 
sr
 
size


52948 </
desti
>

52949 <
addssOfft
>0x330</addressOffset>

52950 <
size
>32</size>

52951 <
acss
>
ad
-
wre
</access>

52952 <
tVue
>0x0</resetValue>

52953 <
flds
>

52954 <
fld
>

52955 <
me
>
XFRSIZ
</name>

52956 <
desti
>
Tnsr
 
size
</description>

52957 <
bOfft
>0</bitOffset>

52958 <
bWidth
>19</bitWidth>

52959 </
fld
>

52960 <
fld
>

52961 <
me
>
PKTCNT
</name>

52962 <
desti
>
Pack
 
cou
</description>

52963 <
bOfft
>19</bitOffset>

52964 <
bWidth
>10</bitWidth>

52965 </
fld
>

52966 <
fld
>

52967 <
me
>
RXDPID_STUPCNT
</name>

52968 <
desti
>
Reived
 
da
 
PID
/
SETUP
 
ck


52969 
cou
</
desti
>

52970 <
bOfft
>29</bitOffset>

52971 <
bWidth
>2</bitWidth>

52972 </
fld
>

52973 </
flds
>

52976 <
me
>
OTG_HS_DOEPTSIZ2
</name>

52977 <
diyName
>
OTG_HS_DOEPTSIZ2
</displayName>

52978 <
desti
>
OTG_HS
 
devi
 
dpot
-3 
sr
 
size


52979 </
desti
>

52980 <
addssOfft
>0x350</addressOffset>

52981 <
size
>32</size>

52982 <
acss
>
ad
-
wre
</access>

52983 <
tVue
>0x0</resetValue>

52984 <
flds
>

52985 <
fld
>

52986 <
me
>
XFRSIZ
</name>

52987 <
desti
>
Tnsr
 
size
</description>

52988 <
bOfft
>0</bitOffset>

52989 <
bWidth
>19</bitWidth>

52990 </
fld
>

52991 <
fld
>

52992 <
me
>
PKTCNT
</name>

52993 <
desti
>
Pack
 
cou
</description>

52994 <
bOfft
>19</bitOffset>

52995 <
bWidth
>10</bitWidth>

52996 </
fld
>

52997 <
fld
>

52998 <
me
>
RXDPID_STUPCNT
</name>

52999 <
desti
>
Reived
 
da
 
PID
/
SETUP
 
ck


53000 
cou
</
desti
>

53001 <
bOfft
>29</bitOffset>

53002 <
bWidth
>2</bitWidth>

53003 </
fld
>

53004 </
flds
>

53007 <
me
>
OTG_HS_DOEPTSIZ3
</name>

53008 <
diyName
>
OTG_HS_DOEPTSIZ3
</displayName>

53009 <
desti
>
OTG_HS
 
devi
 
dpot
-4 
sr
 
size


53010 </
desti
>

53011 <
addssOfft
>0x370</addressOffset>

53012 <
size
>32</size>

53013 <
acss
>
ad
-
wre
</access>

53014 <
tVue
>0x0</resetValue>

53015 <
flds
>

53016 <
fld
>

53017 <
me
>
XFRSIZ
</name>

53018 <
desti
>
Tnsr
 
size
</description>

53019 <
bOfft
>0</bitOffset>

53020 <
bWidth
>19</bitWidth>

53021 </
fld
>

53022 <
fld
>

53023 <
me
>
PKTCNT
</name>

53024 <
desti
>
Pack
 
cou
</description>

53025 <
bOfft
>19</bitOffset>

53026 <
bWidth
>10</bitWidth>

53027 </
fld
>

53028 <
fld
>

53029 <
me
>
RXDPID_STUPCNT
</name>

53030 <
desti
>
Reived
 
da
 
PID
/
SETUP
 
ck


53031 
cou
</
desti
>

53032 <
bOfft
>29</bitOffset>

53033 <
bWidth
>2</bitWidth>

53034 </
fld
>

53035 </
flds
>

53038 <
me
>
OTG_HS_DOEPTSIZ4
</name>

53039 <
diyName
>
OTG_HS_DOEPTSIZ4
</displayName>

53040 <
desti
>
OTG_HS
 
devi
 
dpot
-5 
sr
 
size


53041 </
desti
>

53042 <
addssOfft
>0x390</addressOffset>

53043 <
size
>32</size>

53044 <
acss
>
ad
-
wre
</access>

53045 <
tVue
>0x0</resetValue>

53046 <
flds
>

53047 <
fld
>

53048 <
me
>
XFRSIZ
</name>

53049 <
desti
>
Tnsr
 
size
</description>

53050 <
bOfft
>0</bitOffset>

53051 <
bWidth
>19</bitWidth>

53052 </
fld
>

53053 <
fld
>

53054 <
me
>
PKTCNT
</name>

53055 <
desti
>
Pack
 
cou
</description>

53056 <
bOfft
>19</bitOffset>

53057 <
bWidth
>10</bitWidth>

53058 </
fld
>

53059 <
fld
>

53060 <
me
>
RXDPID_STUPCNT
</name>

53061 <
desti
>
Reived
 
da
 
PID
/
SETUP
 
ck


53062 
cou
</
desti
>

53063 <
bOfft
>29</bitOffset>

53064 <
bWidth
>2</bitWidth>

53065 </
fld
>

53066 </
flds
>

53068 </
gis
>

53069 </
rh
>

53070 <
rh
>

53071 <
me
>
OTG_HS_PWRCLK
</name>

53072 <
desti
>
USB
 

 
the
 
go
 
high
 
d
</description>

53073 <
groupName
>
USB_OTG_HS
</groupName>

53074 <
baAddss
>0x40040E00</baseAddress>

53075 <
addssBlock
>

53076 <
offt
>0x0</offset>

53077 <
size
>0x00000400</size>

53078 <
uge
>
gis
</usage>

53079 </
addssBlock
>

53080 <
gis
>

53082 <
me
>
OTG_HS_PCGCR
</name>

53083 <
diyName
>
OTG_HS_PCGCR
</displayName>

53084 <
desti
>
Pow
 
d
 
ock
 
gg
 
cڌ


53085 </
desti
>

53086 <
addssOfft
>0x0</addressOffset>

53087 <
size
>32</size>

53088 <
acss
>
ad
-
wre
</access>

53089 <
tVue
>0x0</resetValue>

53090 <
flds
>

53091 <
fld
>

53092 <
me
>
STPPCLK
</name>

53093 <
desti
>
St
 
PHY
 
ock
</description>

53094 <
bOfft
>0</bitOffset>

53095 <
bWidth
>1</bitWidth>

53096 </
fld
>

53097 <
fld
>

53098 <
me
>
GATEHCLK
</name>

53099 <
desti
>
Ge
 
HCLK
</description>

53100 <
bOfft
>1</bitOffset>

53101 <
bWidth
>1</bitWidth>

53102 </
fld
>

53103 <
fld
>

53104 <
me
>
PHYSUSP
</name>

53105 <
desti
>
PHY
 
suded
</description>

53106 <
bOfft
>4</bitOffset>

53107 <
bWidth
>1</bitWidth>

53108 </
fld
>

53109 </
flds
>

53111 </
gis
>

53112 </
rh
>

53113 <
rh
>

53114 <
me
>
NVIC
</name>

53115 <
desti
>
Need
 
Veed
 
Iru


53116 
Cڌr
</
desti
>

53117 <
groupName
>
NVIC
</groupName>

53118 <
baAddss
>0xE000E000</baseAddress>

53119 <
addssBlock
>

53120 <
offt
>0x0</offset>

53121 <
size
>0x1000</size>

53122 <
uge
>
gis
</usage>

53123 </
addssBlock
>

53124 <
gis
>

53126 <
me
>
ICTR
</name>

53127 <
diyName
>
ICTR
</displayName>

53128 <
desti
>
Iru
 
Cڌr
 
Ty


53129 
Regi
</
desti
>

53130 <
addssOfft
>0x4</addressOffset>

53131 <
size
>0x20</size>

53132 <
acss
>
ad
-
ly
</access>

53133 <
tVue
>0x00000000</resetValue>

53134 <
flds
>

53135 <
fld
>

53136 <
me
>
INTLINESNUM
</name>

53137 <
desti
>
Tٮ
 
numb
 
of
 
u
 
les
 



53138 
groups
</
desti
>

53139 <
bOfft
>0</bitOffset>

53140 <
bWidth
>4</bitWidth>

53141 </
fld
>

53142 </
flds
>

53145 <
me
>
STIR
</name>

53146 <
diyName
>
STIR
</displayName>

53147 <
desti
>
Sowe
 
Trigged
 
Iru


53148 
Regi
</
desti
>

53149 <
addssOfft
>0xF00</addressOffset>

53150 <
size
>0x20</size>

53151 <
acss
>
wre
-
ly
</access>

53152 <
tVue
>0x00000000</resetValue>

53153 <
flds
>

53154 <
fld
>

53155 <
me
>
INTID
</name>

53156 <
desti
>
u
 
to
 
be
 
igged
</description>

53157 <
bOfft
>0</bitOffset>

53158 <
bWidth
>9</bitWidth>

53159 </
fld
>

53160 </
flds
>

53163 <
me
>
ISER0
</name>

53164 <
diyName
>
ISER0
</displayName>

53165 <
desti
>
Iru
 
S
-
Eb
 
Regi
</description>

53166 <
addssOfft
>0x100</addressOffset>

53167 <
size
>0x20</size>

53168 <
acss
>
ad
-
wre
</access>

53169 <
tVue
>0x00000000</resetValue>

53170 <
flds
>

53171 <
fld
>

53172 <
me
>
SETENA
</name>

53173 <
desti
>
SETENA
</description>

53174 <
bOfft
>0</bitOffset>

53175 <
bWidth
>32</bitWidth>

53176 </
fld
>

53177 </
flds
>

53180 <
me
>
ISER1
</name>

53181 <
diyName
>
ISER1
</displayName>

53182 <
desti
>
Iru
 
S
-
Eb
 
Regi
</description>

53183 <
addssOfft
>0x104</addressOffset>

53184 <
size
>0x20</size>

53185 <
acss
>
ad
-
wre
</access>

53186 <
tVue
>0x00000000</resetValue>

53187 <
flds
>

53188 <
fld
>

53189 <
me
>
SETENA
</name>

53190 <
desti
>
SETENA
</description>

53191 <
bOfft
>0</bitOffset>

53192 <
bWidth
>32</bitWidth>

53193 </
fld
>

53194 </
flds
>

53197 <
me
>
ISER2
</name>

53198 <
diyName
>
ISER2
</displayName>

53199 <
desti
>
Iru
 
S
-
Eb
 
Regi
</description>

53200 <
addssOfft
>0x108</addressOffset>

53201 <
size
>0x20</size>

53202 <
acss
>
ad
-
wre
</access>

53203 <
tVue
>0x00000000</resetValue>

53204 <
flds
>

53205 <
fld
>

53206 <
me
>
SETENA
</name>

53207 <
desti
>
SETENA
</description>

53208 <
bOfft
>0</bitOffset>

53209 <
bWidth
>32</bitWidth>

53210 </
fld
>

53211 </
flds
>

53214 <
me
>
ICER0
</name>

53215 <
diyName
>
ICER0
</displayName>

53216 <
desti
>
Iru
 
Cˬ
-
Eb


53217 
Regi
</
desti
>

53218 <
addssOfft
>0x180</addressOffset>

53219 <
size
>0x20</size>

53220 <
acss
>
ad
-
wre
</access>

53221 <
tVue
>0x00000000</resetValue>

53222 <
flds
>

53223 <
fld
>

53224 <
me
>
CLRENA
</name>

53225 <
desti
>
CLRENA
</description>

53226 <
bOfft
>0</bitOffset>

53227 <
bWidth
>32</bitWidth>

53228 </
fld
>

53229 </
flds
>

53232 <
me
>
ICER1
</name>

53233 <
diyName
>
ICER1
</displayName>

53234 <
desti
>
Iru
 
Cˬ
-
Eb


53235 
Regi
</
desti
>

53236 <
addssOfft
>0x184</addressOffset>

53237 <
size
>0x20</size>

53238 <
acss
>
ad
-
wre
</access>

53239 <
tVue
>0x00000000</resetValue>

53240 <
flds
>

53241 <
fld
>

53242 <
me
>
CLRENA
</name>

53243 <
desti
>
CLRENA
</description>

53244 <
bOfft
>0</bitOffset>

53245 <
bWidth
>32</bitWidth>

53246 </
fld
>

53247 </
flds
>

53250 <
me
>
ICER2
</name>

53251 <
diyName
>
ICER2
</displayName>

53252 <
desti
>
Iru
 
Cˬ
-
Eb


53253 
Regi
</
desti
>

53254 <
addssOfft
>0x188</addressOffset>

53255 <
size
>0x20</size>

53256 <
acss
>
ad
-
wre
</access>

53257 <
tVue
>0x00000000</resetValue>

53258 <
flds
>

53259 <
fld
>

53260 <
me
>
CLRENA
</name>

53261 <
desti
>
CLRENA
</description>

53262 <
bOfft
>0</bitOffset>

53263 <
bWidth
>32</bitWidth>

53264 </
fld
>

53265 </
flds
>

53268 <
me
>
ISPR0
</name>

53269 <
diyName
>
ISPR0
</displayName>

53270 <
desti
>
Iru
 
S
-
Pdg
 
Regi
</description>

53271 <
addssOfft
>0x200</addressOffset>

53272 <
size
>0x20</size>

53273 <
acss
>
ad
-
wre
</access>

53274 <
tVue
>0x00000000</resetValue>

53275 <
flds
>

53276 <
fld
>

53277 <
me
>
SETPEND
</name>

53278 <
desti
>
SETPEND
</description>

53279 <
bOfft
>0</bitOffset>

53280 <
bWidth
>32</bitWidth>

53281 </
fld
>

53282 </
flds
>

53285 <
me
>
ISPR1
</name>

53286 <
diyName
>
ISPR1
</displayName>

53287 <
desti
>
Iru
 
S
-
Pdg
 
Regi
</description>

53288 <
addssOfft
>0x204</addressOffset>

53289 <
size
>0x20</size>

53290 <
acss
>
ad
-
wre
</access>

53291 <
tVue
>0x00000000</resetValue>

53292 <
flds
>

53293 <
fld
>

53294 <
me
>
SETPEND
</name>

53295 <
desti
>
SETPEND
</description>

53296 <
bOfft
>0</bitOffset>

53297 <
bWidth
>32</bitWidth>

53298 </
fld
>

53299 </
flds
>

53302 <
me
>
ISPR2
</name>

53303 <
diyName
>
ISPR2
</displayName>

53304 <
desti
>
Iru
 
S
-
Pdg
 
Regi
</description>

53305 <
addssOfft
>0x208</addressOffset>

53306 <
size
>0x20</size>

53307 <
acss
>
ad
-
wre
</access>

53308 <
tVue
>0x00000000</resetValue>

53309 <
flds
>

53310 <
fld
>

53311 <
me
>
SETPEND
</name>

53312 <
desti
>
SETPEND
</description>

53313 <
bOfft
>0</bitOffset>

53314 <
bWidth
>32</bitWidth>

53315 </
fld
>

53316 </
flds
>

53319 <
me
>
ICPR0
</name>

53320 <
diyName
>
ICPR0
</displayName>

53321 <
desti
>
Iru
 
Cˬ
-
Pdg


53322 
Regi
</
desti
>

53323 <
addssOfft
>0x280</addressOffset>

53324 <
size
>0x20</size>

53325 <
acss
>
ad
-
wre
</access>

53326 <
tVue
>0x00000000</resetValue>

53327 <
flds
>

53328 <
fld
>

53329 <
me
>
CLRPEND
</name>

53330 <
desti
>
CLRPEND
</description>

53331 <
bOfft
>0</bitOffset>

53332 <
bWidth
>32</bitWidth>

53333 </
fld
>

53334 </
flds
>

53337 <
me
>
ICPR1
</name>

53338 <
diyName
>
ICPR1
</displayName>

53339 <
desti
>
Iru
 
Cˬ
-
Pdg


53340 
Regi
</
desti
>

53341 <
addssOfft
>0x284</addressOffset>

53342 <
size
>0x20</size>

53343 <
acss
>
ad
-
wre
</access>

53344 <
tVue
>0x00000000</resetValue>

53345 <
flds
>

53346 <
fld
>

53347 <
me
>
CLRPEND
</name>

53348 <
desti
>
CLRPEND
</description>

53349 <
bOfft
>0</bitOffset>

53350 <
bWidth
>32</bitWidth>

53351 </
fld
>

53352 </
flds
>

53355 <
me
>
ICPR2
</name>

53356 <
diyName
>
ICPR2
</displayName>

53357 <
desti
>
Iru
 
Cˬ
-
Pdg


53358 
Regi
</
desti
>

53359 <
addssOfft
>0x288</addressOffset>

53360 <
size
>0x20</size>

53361 <
acss
>
ad
-
wre
</access>

53362 <
tVue
>0x00000000</resetValue>

53363 <
flds
>

53364 <
fld
>

53365 <
me
>
CLRPEND
</name>

53366 <
desti
>
CLRPEND
</description>

53367 <
bOfft
>0</bitOffset>

53368 <
bWidth
>32</bitWidth>

53369 </
fld
>

53370 </
flds
>

53373 <
me
>
IABR0
</name>

53374 <
diyName
>
IABR0
</displayName>

53375 <
desti
>
Iru
 
Aive
 
B
 
Regi
</description>

53376 <
addssOfft
>0x300</addressOffset>

53377 <
size
>0x20</size>

53378 <
acss
>
ad
-
ly
</access>

53379 <
tVue
>0x00000000</resetValue>

53380 <
flds
>

53381 <
fld
>

53382 <
me
>
ACTIVE
</name>

53383 <
desti
>
ACTIVE
</description>

53384 <
bOfft
>0</bitOffset>

53385 <
bWidth
>32</bitWidth>

53386 </
fld
>

53387 </
flds
>

53390 <
me
>
IABR1
</name>

53391 <
diyName
>
IABR1
</displayName>

53392 <
desti
>
Iru
 
Aive
 
B
 
Regi
</description>

53393 <
addssOfft
>0x304</addressOffset>

53394 <
size
>0x20</size>

53395 <
acss
>
ad
-
ly
</access>

53396 <
tVue
>0x00000000</resetValue>

53397 <
flds
>

53398 <
fld
>

53399 <
me
>
ACTIVE
</name>

53400 <
desti
>
ACTIVE
</description>

53401 <
bOfft
>0</bitOffset>

53402 <
bWidth
>32</bitWidth>

53403 </
fld
>

53404 </
flds
>

53407 <
me
>
IABR2
</name>

53408 <
diyName
>
IABR2
</displayName>

53409 <
desti
>
Iru
 
Aive
 
B
 
Regi
</description>

53410 <
addssOfft
>0x308</addressOffset>

53411 <
size
>0x20</size>

53412 <
acss
>
ad
-
ly
</access>

53413 <
tVue
>0x00000000</resetValue>

53414 <
flds
>

53415 <
fld
>

53416 <
me
>
ACTIVE
</name>

53417 <
desti
>
ACTIVE
</description>

53418 <
bOfft
>0</bitOffset>

53419 <
bWidth
>32</bitWidth>

53420 </
fld
>

53421 </
flds
>

53424 <
me
>
IPR0
</name>

53425 <
diyName
>
IPR0
</displayName>

53426 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53427 <
addssOfft
>0x400</addressOffset>

53428 <
size
>0x20</size>

53429 <
acss
>
ad
-
wre
</access>

53430 <
tVue
>0x00000000</resetValue>

53431 <
flds
>

53432 <
fld
>

53433 <
me
>
IPR_N0
</name>

53434 <
desti
>
IPR_N0
</description>

53435 <
bOfft
>0</bitOffset>

53436 <
bWidth
>8</bitWidth>

53437 </
fld
>

53438 <
fld
>

53439 <
me
>
IPR_N1
</name>

53440 <
desti
>
IPR_N1
</description>

53441 <
bOfft
>8</bitOffset>

53442 <
bWidth
>8</bitWidth>

53443 </
fld
>

53444 <
fld
>

53445 <
me
>
IPR_N2
</name>

53446 <
desti
>
IPR_N2
</description>

53447 <
bOfft
>16</bitOffset>

53448 <
bWidth
>8</bitWidth>

53449 </
fld
>

53450 <
fld
>

53451 <
me
>
IPR_N3
</name>

53452 <
desti
>
IPR_N3
</description>

53453 <
bOfft
>24</bitOffset>

53454 <
bWidth
>8</bitWidth>

53455 </
fld
>

53456 </
flds
>

53459 <
me
>
IPR1
</name>

53460 <
diyName
>
IPR1
</displayName>

53461 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53462 <
addssOfft
>0x404</addressOffset>

53463 <
size
>0x20</size>

53464 <
acss
>
ad
-
wre
</access>

53465 <
tVue
>0x00000000</resetValue>

53466 <
flds
>

53467 <
fld
>

53468 <
me
>
IPR_N0
</name>

53469 <
desti
>
IPR_N0
</description>

53470 <
bOfft
>0</bitOffset>

53471 <
bWidth
>8</bitWidth>

53472 </
fld
>

53473 <
fld
>

53474 <
me
>
IPR_N1
</name>

53475 <
desti
>
IPR_N1
</description>

53476 <
bOfft
>8</bitOffset>

53477 <
bWidth
>8</bitWidth>

53478 </
fld
>

53479 <
fld
>

53480 <
me
>
IPR_N2
</name>

53481 <
desti
>
IPR_N2
</description>

53482 <
bOfft
>16</bitOffset>

53483 <
bWidth
>8</bitWidth>

53484 </
fld
>

53485 <
fld
>

53486 <
me
>
IPR_N3
</name>

53487 <
desti
>
IPR_N3
</description>

53488 <
bOfft
>24</bitOffset>

53489 <
bWidth
>8</bitWidth>

53490 </
fld
>

53491 </
flds
>

53494 <
me
>
IPR2
</name>

53495 <
diyName
>
IPR2
</displayName>

53496 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53497 <
addssOfft
>0x408</addressOffset>

53498 <
size
>0x20</size>

53499 <
acss
>
ad
-
wre
</access>

53500 <
tVue
>0x00000000</resetValue>

53501 <
flds
>

53502 <
fld
>

53503 <
me
>
IPR_N0
</name>

53504 <
desti
>
IPR_N0
</description>

53505 <
bOfft
>0</bitOffset>

53506 <
bWidth
>8</bitWidth>

53507 </
fld
>

53508 <
fld
>

53509 <
me
>
IPR_N1
</name>

53510 <
desti
>
IPR_N1
</description>

53511 <
bOfft
>8</bitOffset>

53512 <
bWidth
>8</bitWidth>

53513 </
fld
>

53514 <
fld
>

53515 <
me
>
IPR_N2
</name>

53516 <
desti
>
IPR_N2
</description>

53517 <
bOfft
>16</bitOffset>

53518 <
bWidth
>8</bitWidth>

53519 </
fld
>

53520 <
fld
>

53521 <
me
>
IPR_N3
</name>

53522 <
desti
>
IPR_N3
</description>

53523 <
bOfft
>24</bitOffset>

53524 <
bWidth
>8</bitWidth>

53525 </
fld
>

53526 </
flds
>

53529 <
me
>
IPR3
</name>

53530 <
diyName
>
IPR3
</displayName>

53531 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53532 <
addssOfft
>0x40C</addressOffset>

53533 <
size
>0x20</size>

53534 <
acss
>
ad
-
wre
</access>

53535 <
tVue
>0x00000000</resetValue>

53536 <
flds
>

53537 <
fld
>

53538 <
me
>
IPR_N0
</name>

53539 <
desti
>
IPR_N0
</description>

53540 <
bOfft
>0</bitOffset>

53541 <
bWidth
>8</bitWidth>

53542 </
fld
>

53543 <
fld
>

53544 <
me
>
IPR_N1
</name>

53545 <
desti
>
IPR_N1
</description>

53546 <
bOfft
>8</bitOffset>

53547 <
bWidth
>8</bitWidth>

53548 </
fld
>

53549 <
fld
>

53550 <
me
>
IPR_N2
</name>

53551 <
desti
>
IPR_N2
</description>

53552 <
bOfft
>16</bitOffset>

53553 <
bWidth
>8</bitWidth>

53554 </
fld
>

53555 <
fld
>

53556 <
me
>
IPR_N3
</name>

53557 <
desti
>
IPR_N3
</description>

53558 <
bOfft
>24</bitOffset>

53559 <
bWidth
>8</bitWidth>

53560 </
fld
>

53561 </
flds
>

53564 <
me
>
IPR4
</name>

53565 <
diyName
>
IPR4
</displayName>

53566 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53567 <
addssOfft
>0x410</addressOffset>

53568 <
size
>0x20</size>

53569 <
acss
>
ad
-
wre
</access>

53570 <
tVue
>0x00000000</resetValue>

53571 <
flds
>

53572 <
fld
>

53573 <
me
>
IPR_N0
</name>

53574 <
desti
>
IPR_N0
</description>

53575 <
bOfft
>0</bitOffset>

53576 <
bWidth
>8</bitWidth>

53577 </
fld
>

53578 <
fld
>

53579 <
me
>
IPR_N1
</name>

53580 <
desti
>
IPR_N1
</description>

53581 <
bOfft
>8</bitOffset>

53582 <
bWidth
>8</bitWidth>

53583 </
fld
>

53584 <
fld
>

53585 <
me
>
IPR_N2
</name>

53586 <
desti
>
IPR_N2
</description>

53587 <
bOfft
>16</bitOffset>

53588 <
bWidth
>8</bitWidth>

53589 </
fld
>

53590 <
fld
>

53591 <
me
>
IPR_N3
</name>

53592 <
desti
>
IPR_N3
</description>

53593 <
bOfft
>24</bitOffset>

53594 <
bWidth
>8</bitWidth>

53595 </
fld
>

53596 </
flds
>

53599 <
me
>
IPR5
</name>

53600 <
diyName
>
IPR5
</displayName>

53601 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53602 <
addssOfft
>0x414</addressOffset>

53603 <
size
>0x20</size>

53604 <
acss
>
ad
-
wre
</access>

53605 <
tVue
>0x00000000</resetValue>

53606 <
flds
>

53607 <
fld
>

53608 <
me
>
IPR_N0
</name>

53609 <
desti
>
IPR_N0
</description>

53610 <
bOfft
>0</bitOffset>

53611 <
bWidth
>8</bitWidth>

53612 </
fld
>

53613 <
fld
>

53614 <
me
>
IPR_N1
</name>

53615 <
desti
>
IPR_N1
</description>

53616 <
bOfft
>8</bitOffset>

53617 <
bWidth
>8</bitWidth>

53618 </
fld
>

53619 <
fld
>

53620 <
me
>
IPR_N2
</name>

53621 <
desti
>
IPR_N2
</description>

53622 <
bOfft
>16</bitOffset>

53623 <
bWidth
>8</bitWidth>

53624 </
fld
>

53625 <
fld
>

53626 <
me
>
IPR_N3
</name>

53627 <
desti
>
IPR_N3
</description>

53628 <
bOfft
>24</bitOffset>

53629 <
bWidth
>8</bitWidth>

53630 </
fld
>

53631 </
flds
>

53634 <
me
>
IPR6
</name>

53635 <
diyName
>
IPR6
</displayName>

53636 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53637 <
addssOfft
>0x418</addressOffset>

53638 <
size
>0x20</size>

53639 <
acss
>
ad
-
wre
</access>

53640 <
tVue
>0x00000000</resetValue>

53641 <
flds
>

53642 <
fld
>

53643 <
me
>
IPR_N0
</name>

53644 <
desti
>
IPR_N0
</description>

53645 <
bOfft
>0</bitOffset>

53646 <
bWidth
>8</bitWidth>

53647 </
fld
>

53648 <
fld
>

53649 <
me
>
IPR_N1
</name>

53650 <
desti
>
IPR_N1
</description>

53651 <
bOfft
>8</bitOffset>

53652 <
bWidth
>8</bitWidth>

53653 </
fld
>

53654 <
fld
>

53655 <
me
>
IPR_N2
</name>

53656 <
desti
>
IPR_N2
</description>

53657 <
bOfft
>16</bitOffset>

53658 <
bWidth
>8</bitWidth>

53659 </
fld
>

53660 <
fld
>

53661 <
me
>
IPR_N3
</name>

53662 <
desti
>
IPR_N3
</description>

53663 <
bOfft
>24</bitOffset>

53664 <
bWidth
>8</bitWidth>

53665 </
fld
>

53666 </
flds
>

53669 <
me
>
IPR7
</name>

53670 <
diyName
>
IPR7
</displayName>

53671 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53672 <
addssOfft
>0x41C</addressOffset>

53673 <
size
>0x20</size>

53674 <
acss
>
ad
-
wre
</access>

53675 <
tVue
>0x00000000</resetValue>

53676 <
flds
>

53677 <
fld
>

53678 <
me
>
IPR_N0
</name>

53679 <
desti
>
IPR_N0
</description>

53680 <
bOfft
>0</bitOffset>

53681 <
bWidth
>8</bitWidth>

53682 </
fld
>

53683 <
fld
>

53684 <
me
>
IPR_N1
</name>

53685 <
desti
>
IPR_N1
</description>

53686 <
bOfft
>8</bitOffset>

53687 <
bWidth
>8</bitWidth>

53688 </
fld
>

53689 <
fld
>

53690 <
me
>
IPR_N2
</name>

53691 <
desti
>
IPR_N2
</description>

53692 <
bOfft
>16</bitOffset>

53693 <
bWidth
>8</bitWidth>

53694 </
fld
>

53695 <
fld
>

53696 <
me
>
IPR_N3
</name>

53697 <
desti
>
IPR_N3
</description>

53698 <
bOfft
>24</bitOffset>

53699 <
bWidth
>8</bitWidth>

53700 </
fld
>

53701 </
flds
>

53704 <
me
>
IPR8
</name>

53705 <
diyName
>
IPR8
</displayName>

53706 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53707 <
addssOfft
>0x420</addressOffset>

53708 <
size
>0x20</size>

53709 <
acss
>
ad
-
wre
</access>

53710 <
tVue
>0x00000000</resetValue>

53711 <
flds
>

53712 <
fld
>

53713 <
me
>
IPR_N0
</name>

53714 <
desti
>
IPR_N0
</description>

53715 <
bOfft
>0</bitOffset>

53716 <
bWidth
>8</bitWidth>

53717 </
fld
>

53718 <
fld
>

53719 <
me
>
IPR_N1
</name>

53720 <
desti
>
IPR_N1
</description>

53721 <
bOfft
>8</bitOffset>

53722 <
bWidth
>8</bitWidth>

53723 </
fld
>

53724 <
fld
>

53725 <
me
>
IPR_N2
</name>

53726 <
desti
>
IPR_N2
</description>

53727 <
bOfft
>16</bitOffset>

53728 <
bWidth
>8</bitWidth>

53729 </
fld
>

53730 <
fld
>

53731 <
me
>
IPR_N3
</name>

53732 <
desti
>
IPR_N3
</description>

53733 <
bOfft
>24</bitOffset>

53734 <
bWidth
>8</bitWidth>

53735 </
fld
>

53736 </
flds
>

53739 <
me
>
IPR9
</name>

53740 <
diyName
>
IPR9
</displayName>

53741 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53742 <
addssOfft
>0x424</addressOffset>

53743 <
size
>0x20</size>

53744 <
acss
>
ad
-
wre
</access>

53745 <
tVue
>0x00000000</resetValue>

53746 <
flds
>

53747 <
fld
>

53748 <
me
>
IPR_N0
</name>

53749 <
desti
>
IPR_N0
</description>

53750 <
bOfft
>0</bitOffset>

53751 <
bWidth
>8</bitWidth>

53752 </
fld
>

53753 <
fld
>

53754 <
me
>
IPR_N1
</name>

53755 <
desti
>
IPR_N1
</description>

53756 <
bOfft
>8</bitOffset>

53757 <
bWidth
>8</bitWidth>

53758 </
fld
>

53759 <
fld
>

53760 <
me
>
IPR_N2
</name>

53761 <
desti
>
IPR_N2
</description>

53762 <
bOfft
>16</bitOffset>

53763 <
bWidth
>8</bitWidth>

53764 </
fld
>

53765 <
fld
>

53766 <
me
>
IPR_N3
</name>

53767 <
desti
>
IPR_N3
</description>

53768 <
bOfft
>24</bitOffset>

53769 <
bWidth
>8</bitWidth>

53770 </
fld
>

53771 </
flds
>

53774 <
me
>
IPR10
</name>

53775 <
diyName
>
IPR10
</displayName>

53776 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53777 <
addssOfft
>0x428</addressOffset>

53778 <
size
>0x20</size>

53779 <
acss
>
ad
-
wre
</access>

53780 <
tVue
>0x00000000</resetValue>

53781 <
flds
>

53782 <
fld
>

53783 <
me
>
IPR_N0
</name>

53784 <
desti
>
IPR_N0
</description>

53785 <
bOfft
>0</bitOffset>

53786 <
bWidth
>8</bitWidth>

53787 </
fld
>

53788 <
fld
>

53789 <
me
>
IPR_N1
</name>

53790 <
desti
>
IPR_N1
</description>

53791 <
bOfft
>8</bitOffset>

53792 <
bWidth
>8</bitWidth>

53793 </
fld
>

53794 <
fld
>

53795 <
me
>
IPR_N2
</name>

53796 <
desti
>
IPR_N2
</description>

53797 <
bOfft
>16</bitOffset>

53798 <
bWidth
>8</bitWidth>

53799 </
fld
>

53800 <
fld
>

53801 <
me
>
IPR_N3
</name>

53802 <
desti
>
IPR_N3
</description>

53803 <
bOfft
>24</bitOffset>

53804 <
bWidth
>8</bitWidth>

53805 </
fld
>

53806 </
flds
>

53809 <
me
>
IPR11
</name>

53810 <
diyName
>
IPR11
</displayName>

53811 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53812 <
addssOfft
>0x42C</addressOffset>

53813 <
size
>0x20</size>

53814 <
acss
>
ad
-
wre
</access>

53815 <
tVue
>0x00000000</resetValue>

53816 <
flds
>

53817 <
fld
>

53818 <
me
>
IPR_N0
</name>

53819 <
desti
>
IPR_N0
</description>

53820 <
bOfft
>0</bitOffset>

53821 <
bWidth
>8</bitWidth>

53822 </
fld
>

53823 <
fld
>

53824 <
me
>
IPR_N1
</name>

53825 <
desti
>
IPR_N1
</description>

53826 <
bOfft
>8</bitOffset>

53827 <
bWidth
>8</bitWidth>

53828 </
fld
>

53829 <
fld
>

53830 <
me
>
IPR_N2
</name>

53831 <
desti
>
IPR_N2
</description>

53832 <
bOfft
>16</bitOffset>

53833 <
bWidth
>8</bitWidth>

53834 </
fld
>

53835 <
fld
>

53836 <
me
>
IPR_N3
</name>

53837 <
desti
>
IPR_N3
</description>

53838 <
bOfft
>24</bitOffset>

53839 <
bWidth
>8</bitWidth>

53840 </
fld
>

53841 </
flds
>

53844 <
me
>
IPR12
</name>

53845 <
diyName
>
IPR12
</displayName>

53846 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53847 <
addssOfft
>0x430</addressOffset>

53848 <
size
>0x20</size>

53849 <
acss
>
ad
-
wre
</access>

53850 <
tVue
>0x00000000</resetValue>

53851 <
flds
>

53852 <
fld
>

53853 <
me
>
IPR_N0
</name>

53854 <
desti
>
IPR_N0
</description>

53855 <
bOfft
>0</bitOffset>

53856 <
bWidth
>8</bitWidth>

53857 </
fld
>

53858 <
fld
>

53859 <
me
>
IPR_N1
</name>

53860 <
desti
>
IPR_N1
</description>

53861 <
bOfft
>8</bitOffset>

53862 <
bWidth
>8</bitWidth>

53863 </
fld
>

53864 <
fld
>

53865 <
me
>
IPR_N2
</name>

53866 <
desti
>
IPR_N2
</description>

53867 <
bOfft
>16</bitOffset>

53868 <
bWidth
>8</bitWidth>

53869 </
fld
>

53870 <
fld
>

53871 <
me
>
IPR_N3
</name>

53872 <
desti
>
IPR_N3
</description>

53873 <
bOfft
>24</bitOffset>

53874 <
bWidth
>8</bitWidth>

53875 </
fld
>

53876 </
flds
>

53879 <
me
>
IPR13
</name>

53880 <
diyName
>
IPR13
</displayName>

53881 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53882 <
addssOfft
>0x434</addressOffset>

53883 <
size
>0x20</size>

53884 <
acss
>
ad
-
wre
</access>

53885 <
tVue
>0x00000000</resetValue>

53886 <
flds
>

53887 <
fld
>

53888 <
me
>
IPR_N0
</name>

53889 <
desti
>
IPR_N0
</description>

53890 <
bOfft
>0</bitOffset>

53891 <
bWidth
>8</bitWidth>

53892 </
fld
>

53893 <
fld
>

53894 <
me
>
IPR_N1
</name>

53895 <
desti
>
IPR_N1
</description>

53896 <
bOfft
>8</bitOffset>

53897 <
bWidth
>8</bitWidth>

53898 </
fld
>

53899 <
fld
>

53900 <
me
>
IPR_N2
</name>

53901 <
desti
>
IPR_N2
</description>

53902 <
bOfft
>16</bitOffset>

53903 <
bWidth
>8</bitWidth>

53904 </
fld
>

53905 <
fld
>

53906 <
me
>
IPR_N3
</name>

53907 <
desti
>
IPR_N3
</description>

53908 <
bOfft
>24</bitOffset>

53909 <
bWidth
>8</bitWidth>

53910 </
fld
>

53911 </
flds
>

53914 <
me
>
IPR14
</name>

53915 <
diyName
>
IPR14
</displayName>

53916 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53917 <
addssOfft
>0x438</addressOffset>

53918 <
size
>0x20</size>

53919 <
acss
>
ad
-
wre
</access>

53920 <
tVue
>0x00000000</resetValue>

53921 <
flds
>

53922 <
fld
>

53923 <
me
>
IPR_N0
</name>

53924 <
desti
>
IPR_N0
</description>

53925 <
bOfft
>0</bitOffset>

53926 <
bWidth
>8</bitWidth>

53927 </
fld
>

53928 <
fld
>

53929 <
me
>
IPR_N1
</name>

53930 <
desti
>
IPR_N1
</description>

53931 <
bOfft
>8</bitOffset>

53932 <
bWidth
>8</bitWidth>

53933 </
fld
>

53934 <
fld
>

53935 <
me
>
IPR_N2
</name>

53936 <
desti
>
IPR_N2
</description>

53937 <
bOfft
>16</bitOffset>

53938 <
bWidth
>8</bitWidth>

53939 </
fld
>

53940 <
fld
>

53941 <
me
>
IPR_N3
</name>

53942 <
desti
>
IPR_N3
</description>

53943 <
bOfft
>24</bitOffset>

53944 <
bWidth
>8</bitWidth>

53945 </
fld
>

53946 </
flds
>

53949 <
me
>
IPR15
</name>

53950 <
diyName
>
IPR15
</displayName>

53951 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53952 <
addssOfft
>0x43C</addressOffset>

53953 <
size
>0x20</size>

53954 <
acss
>
ad
-
wre
</access>

53955 <
tVue
>0x00000000</resetValue>

53956 <
flds
>

53957 <
fld
>

53958 <
me
>
IPR_N0
</name>

53959 <
desti
>
IPR_N0
</description>

53960 <
bOfft
>0</bitOffset>

53961 <
bWidth
>8</bitWidth>

53962 </
fld
>

53963 <
fld
>

53964 <
me
>
IPR_N1
</name>

53965 <
desti
>
IPR_N1
</description>

53966 <
bOfft
>8</bitOffset>

53967 <
bWidth
>8</bitWidth>

53968 </
fld
>

53969 <
fld
>

53970 <
me
>
IPR_N2
</name>

53971 <
desti
>
IPR_N2
</description>

53972 <
bOfft
>16</bitOffset>

53973 <
bWidth
>8</bitWidth>

53974 </
fld
>

53975 <
fld
>

53976 <
me
>
IPR_N3
</name>

53977 <
desti
>
IPR_N3
</description>

53978 <
bOfft
>24</bitOffset>

53979 <
bWidth
>8</bitWidth>

53980 </
fld
>

53981 </
flds
>

53984 <
me
>
IPR16
</name>

53985 <
diyName
>
IPR16
</displayName>

53986 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

53987 <
addssOfft
>0x440</addressOffset>

53988 <
size
>0x20</size>

53989 <
acss
>
ad
-
wre
</access>

53990 <
tVue
>0x00000000</resetValue>

53991 <
flds
>

53992 <
fld
>

53993 <
me
>
IPR_N0
</name>

53994 <
desti
>
IPR_N0
</description>

53995 <
bOfft
>0</bitOffset>

53996 <
bWidth
>8</bitWidth>

53997 </
fld
>

53998 <
fld
>

53999 <
me
>
IPR_N1
</name>

54000 <
desti
>
IPR_N1
</description>

54001 <
bOfft
>8</bitOffset>

54002 <
bWidth
>8</bitWidth>

54003 </
fld
>

54004 <
fld
>

54005 <
me
>
IPR_N2
</name>

54006 <
desti
>
IPR_N2
</description>

54007 <
bOfft
>16</bitOffset>

54008 <
bWidth
>8</bitWidth>

54009 </
fld
>

54010 <
fld
>

54011 <
me
>
IPR_N3
</name>

54012 <
desti
>
IPR_N3
</description>

54013 <
bOfft
>24</bitOffset>

54014 <
bWidth
>8</bitWidth>

54015 </
fld
>

54016 </
flds
>

54019 <
me
>
IPR17
</name>

54020 <
diyName
>
IPR17
</displayName>

54021 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

54022 <
addssOfft
>0x444</addressOffset>

54023 <
size
>0x20</size>

54024 <
acss
>
ad
-
wre
</access>

54025 <
tVue
>0x00000000</resetValue>

54026 <
flds
>

54027 <
fld
>

54028 <
me
>
IPR_N0
</name>

54029 <
desti
>
IPR_N0
</description>

54030 <
bOfft
>0</bitOffset>

54031 <
bWidth
>8</bitWidth>

54032 </
fld
>

54033 <
fld
>

54034 <
me
>
IPR_N1
</name>

54035 <
desti
>
IPR_N1
</description>

54036 <
bOfft
>8</bitOffset>

54037 <
bWidth
>8</bitWidth>

54038 </
fld
>

54039 <
fld
>

54040 <
me
>
IPR_N2
</name>

54041 <
desti
>
IPR_N2
</description>

54042 <
bOfft
>16</bitOffset>

54043 <
bWidth
>8</bitWidth>

54044 </
fld
>

54045 <
fld
>

54046 <
me
>
IPR_N3
</name>

54047 <
desti
>
IPR_N3
</description>

54048 <
bOfft
>24</bitOffset>

54049 <
bWidth
>8</bitWidth>

54050 </
fld
>

54051 </
flds
>

54054 <
me
>
IPR18
</name>

54055 <
diyName
>
IPR18
</displayName>

54056 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

54057 <
addssOfft
>0x448</addressOffset>

54058 <
size
>0x20</size>

54059 <
acss
>
ad
-
wre
</access>

54060 <
tVue
>0x00000000</resetValue>

54061 <
flds
>

54062 <
fld
>

54063 <
me
>
IPR_N0
</name>

54064 <
desti
>
IPR_N0
</description>

54065 <
bOfft
>0</bitOffset>

54066 <
bWidth
>8</bitWidth>

54067 </
fld
>

54068 <
fld
>

54069 <
me
>
IPR_N1
</name>

54070 <
desti
>
IPR_N1
</description>

54071 <
bOfft
>8</bitOffset>

54072 <
bWidth
>8</bitWidth>

54073 </
fld
>

54074 <
fld
>

54075 <
me
>
IPR_N2
</name>

54076 <
desti
>
IPR_N2
</description>

54077 <
bOfft
>16</bitOffset>

54078 <
bWidth
>8</bitWidth>

54079 </
fld
>

54080 <
fld
>

54081 <
me
>
IPR_N3
</name>

54082 <
desti
>
IPR_N3
</description>

54083 <
bOfft
>24</bitOffset>

54084 <
bWidth
>8</bitWidth>

54085 </
fld
>

54086 </
flds
>

54089 <
me
>
IPR19
</name>

54090 <
diyName
>
IPR19
</displayName>

54091 <
desti
>
Iru
 
Priܙy
 
Regi
</description>

54092 <
addssOfft
>0x44C</addressOffset>

54093 <
size
>0x20</size>

54094 <
acss
>
ad
-
wre
</access>

54095 <
tVue
>0x00000000</resetValue>

54096 <
flds
>

54097 <
fld
>

54098 <
me
>
IPR_N0
</name>

54099 <
desti
>
IPR_N0
</description>

54100 <
bOfft
>0</bitOffset>

54101 <
bWidth
>8</bitWidth>

54102 </
fld
>

54103 <
fld
>

54104 <
me
>
IPR_N1
</name>

54105 <
desti
>
IPR_N1
</description>

54106 <
bOfft
>8</bitOffset>

54107 <
bWidth
>8</bitWidth>

54108 </
fld
>

54109 <
fld
>

54110 <
me
>
IPR_N2
</name>

54111 <
desti
>
IPR_N2
</description>

54112 <
bOfft
>16</bitOffset>

54113 <
bWidth
>8</bitWidth>

54114 </
fld
>

54115 <
fld
>

54116 <
me
>
IPR_N3
</name>

54117 <
desti
>
IPR_N3
</description>

54118 <
bOfft
>24</bitOffset>

54119 <
bWidth
>8</bitWidth>

54120 </
fld
>

54121 </
flds
>

54123 </
gis
>

54124 </
rh
>

54125 </
rhs
>

54126 </
devi
>

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\adc.h

2 #ide
ADC_H


3 
	#ADC_H


	)

4 
	~"m32f4xx.h
"

6 
ADC_Cfiguti
();

7 
ADC_Cfiguti_w
();

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\encoders.c

1 
	~"cods.h
"

2 
	~"ma.h
"

4 
	$timEncodCfigu
(
TIM_TyDef
 * 
TIM
)

6 
TIM
->
PSC
 = 0x0;

7 
TIM
->
ARR
 = 0xFFFF;

8 
TIM
->
CR1
 = 
TIM_CR1_ARPE
 | 
TIM_CR1_CEN
;

9 
TIM
->
SMCR
 = 
TIM_SMCR_SMS_0
 | 
TIM_SMCR_SMS_1
;

10 
TIM
->
CCMR1
 = 
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

11 
TIM
->
CNT
 = 0;

12 
	}
}

14 
	$codsIn1
 (){

15 
GPIO_InTyDef
 
GPIO_InSuu
;

17 
	`RCC_AHB1PhClockCmd
 (
ENCLA_GPIO_CLK
, 
ENABLE
);

18 
	`RCC_AHB1PhClockCmd
 (
ENCLB_GPIO_CLK
, 
ENABLE
);

19 
	`RCC_AHB1PhClockCmd
 (
ENCRA_GPIO_CLK
, 
ENABLE
);

20 
	`RCC_AHB1PhClockCmd
 (
ENCRB_GPIO_CLK
, 
ENABLE
);

24 
	`GPIO_SuIn
 (&
GPIO_InSuu
);

25 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

26 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

27 
GPIO_InSuu
.
GPIO_P
 = 
ENCLA_PIN
;

28 
	`GPIO_In
 (
ENCLA_GPIO_PORT
, &
GPIO_InSuu
);

29 
GPIO_InSuu
.
GPIO_P
 = 
ENCLB_PIN
;

30 
	`GPIO_In
 (
ENCLB_GPIO_PORT
, &
GPIO_InSuu
);

31 
GPIO_InSuu
.
GPIO_P
 = 
ENCRA_PIN
;

32 
	`GPIO_In
 (
ENCRA_GPIO_PORT
, &
GPIO_InSuu
);

33 
GPIO_InSuu
.
GPIO_P
 = 
ENCRB_PIN
;

34 
	`GPIO_In
 (
ENCRB_GPIO_PORT
, &
GPIO_InSuu
);

37 
	`GPIO_PAFCfig
 (
ENCLA_GPIO_PORT
, 
ENCLA_SOURCE
, 
ENCLA_AF
);

38 
	`GPIO_PAFCfig
 (
ENCLB_GPIO_PORT
, 
ENCLB_SOURCE
, 
ENCLB_AF
);

39 
	`GPIO_PAFCfig
 (
ENCRA_GPIO_PORT
, 
ENCRA_SOURCE
, 
ENCRA_AF
);

40 
	`GPIO_PAFCfig
 (
ENCRB_GPIO_PORT
, 
ENCRB_SOURCE
, 
ENCRB_AF
);

43 
	`RCC_APB1PhClockCmd
 (
ENCL_TIMER_CLK
, 
ENABLE
);

44 
	`RCC_APB2PhClockCmd
 (
ENCR_TIMER_CLK
, 
ENABLE
);

48 
	`TIM_EncodICfig
 (
ENCL_TIMER
, 
TIM_EncodMode_TI12
,

49 
TIM_ICPެy_Risg
,

50 
TIM_ICPެy_Risg
);

51 
	`TIM_SAutܖd
 (
ENCL_TIMER
, 0xffff);

52 
	`TIM_EncodICfig
 (
ENCR_TIMER
, 
TIM_EncodMode_TI1
,

53 
TIM_ICPެy_Risg
,

54 
TIM_ICPެy_Risg
);

55 
	`TIM_SAutܖd
 (
ENCR_TIMER
, 0xffff);

58 
	`TIM_Cmd
 (
ENCL_TIMER
, 
ENABLE
);

59 
	`TIM_Cmd
 (
ENCR_TIMER
, 
ENABLE
);

60 
	`codsRet
();

61 
	}
}

63 
	$codsIn
 (){

64 
GPIO_InTyDef
 
GPIO_InSuu
;

65 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM3
|
RCC_APB2Ph_TIM1
, 
ENABLE
);

67 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

68 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

69 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_6
 | 
GPIO_P_7
 ;

70 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

71 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_9
|
GPIO_P_11
;

72 
	`GPIO_In
(
GPIOE
, &
GPIO_InSuu
);

74 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour6
, 
GPIO_AF_TIM3
);

75 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour7
, 
GPIO_AF_TIM3
);

76 
	`GPIO_PAFCfig
(
GPIOE
, 
GPIO_PSour9
, 
GPIO_AF_TIM1
);

77 
	`GPIO_PAFCfig
(
GPIOE
, 
GPIO_PSour11
, 
GPIO_AF_TIM1
);

79 
	`TIM_SAutܖd
 (
TIM3
, 0xffffffff);

80 
	`TIM_SAutܖd
 (
TIM1
, 0xffffffff);

82 
	`TIM_EncodICfig
(
TIM1
, 
TIM_EncodMode_TI12
, 
TIM_ICPެy_Risg
, TIM_ICPolarity_Rising);

83 
	`TIM_EncodICfig
(
TIM3
, 
TIM_EncodMode_TI12
, 
TIM_ICPެy_Risg
, TIM_ICPolarity_Rising);

84 
TIM_ICInTyDef
 
TIM_ICInSuu
;

85 
TIM_ICInSuu
.
TIM_Chl
 = 
TIM_Chl_1
;

86 
TIM_ICInSuu
.
TIM_ICFr
 = 0xF;

87 
TIM_ICInSuu
.
TIM_ICPެy
 = 
TIM_ICPެy_BhEdge
;

88 
TIM_ICInSuu
.
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

89 
TIM_ICInSuu
.
TIM_ICSei
 = 
TIM_ICSei_TRC
;

90 
	`TIM_ICIn
(
TIM1
, &
TIM_ICInSuu
);

91 
	`TIM_ICIn
(
TIM3
, &
TIM_ICInSuu
);

94 
	`TIM_Cmd
(
TIM1
, 
ENABLE
);

95 
	`TIM_Cmd
(
TIM3
, 
ENABLE
);

101 
	`codsRet
();

102 
	}
}

105 
	$codsRet
 ()

107 
	`__dib_q
();

108 
dLeEncod
 = 0;

109 
dRightEncod
 = 0;

110 
Tٮ
 = 0;

111 
rightTٮ
 = 0;

112 
fwdTٮ
 = 0;

113 
rTٮ
 = 0;

114 
	`TIM_SCou
 (
TIM1
, 0);

115 
	`TIM_SCou
 (
TIM3
, 0);

116 
	`codsRd
();

117 
	`__ab_q
();

118 
	}
}

124 
	$codsRd
 ()

126 
dLeEncod
 = 
Encod
;

127 
Encod
 = 
	`TIM_GCou
 (
TIM1
) ;

128 
dRightEncod
 = 
rightEncod
;

129 
rightEncod
 = -
	`TIM_GCou
 (
TIM3
) ;

130 
Cou
 = 
Encod
 - 
dLeEncod
;

131 
rightCou
 = 
rightEncod
 - 
dRightEncod
;

132 
fwdCou
 = 
Cou
 + 
rightCou
;

133 
rCou
 = - (
Cou
 - 
rightCou
);

134 
fwdTٮ
 +
fwdCou
;

135 
rTٮ
 +
rCou
;

136 
Tٮ
 +
Cou
;

137 
rightTٮ
 +
rightCou
;

138 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\encoders.h

3 #ide
ENC_H


4 
	#ENC_H


	)

6 
	~"m32f4xx.h
"

9 
	~"m32f4xx_rcc.h
"

10 
	~"m32f4xx_cf.h
"

12 
	#PORTA
 0

	)

13 
	#PORTB
 1

	)

14 
	#PORTC
 2

	)

15 
	#PORTD
 3

	)

16 
	#PORTE
 4

	)

18 
	#AF0
 0

	)

19 
	#AF1
 1

	)

20 
	#AF2
 2

	)

21 
	#AF3
 3

	)

22 
	#AF4
 4

	)

23 
	#AF5
 5

	)

24 
	#AF6
 6

	)

25 
	#AF7
 7

	)

26 
	#AF8
 8

	)

27 
	#AF9
 9

	)

28 
	#AF10
 10

	)

29 
	#AF11
 11

	)

30 
	#AF12
 12

	)

31 
	#AF13
 13

	)

32 
	#AF14
 14

	)

33 
	#AF15
 15

	)

36 
	#INPUT
 0

	)

37 
	#GENERAL
 1

	)

38 
	#ALTERNATE
 2

	)

39 
	#ANALOG
 3

	)

42 
	#PUSH_PULL
 0

	)

43 
	#OPEN_DRAIN
 1

	)

46 
	#LOW_S
 0

47 
	#MEDIUM_S
 1

48 
	#FAST_S
 2

49 
	#HIGH_S
 3

50 

	)

52 
	#NO_PULL_UP
 0

	)

53 
	#PULL_UP
 1

	)

54 
	#PULL_DOWN
 2

	)

56 
	#GPIO_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

57 
	#GPIO
 ((*
GPIO_BASE
)

	)

60 
	#p_id
(
PIN_PORT
, 
PIN
(PIN_PORT<<4)|PIN )

	)

61 
	#GPIO_offt
 ((
ut32_t
)0x00000400)

	)

62 
	#GPIO_ba
(
p
(
GPIO_BASE
 +՚>>4)*
GPIO_offt
 )

	)

65 
	#p_mode
(
p
, 
mode
((
ut32_t
mode<<(՚&0xF)<<1))

	)

66 
	#p_ty
(
p
, 
ty
((
ut32_t
ty<<(՚&0xF)))

	)

67 
	#p_d
(
p
, 
d
((
ut32_t
Хd<<(՚&0xF)<<1))

	)

68 
	#p_pu
(
p
, 
pu
((
ut32_t
pu<<(՚&0xF)<<1))

	)

69 
	#p_af
(
p
,
af
((
ut32_t
f<<(՚&0x7)<<2))

	)

72 
	#r_mode
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚))&~
	`p_mode
՚, 0x3))

	)

73 
	#r_ty
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x04)&~
	`p_ty
՚, 0x1))

	)

74 
	#r_d
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚+ 0x08)&~
	`p_d
՚, 0x3))

	)

75 
	#r_pu
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚+ 0x0C)&~
	`p_pu
՚, 0x3))

	)

78 
	#r_cf
(
p
) ( \

79 
	`r_mode
(
p
); \

80 
	`r_ty
(
p
); \

81 
	`r_d
(
p
); \

82 
	`r_pu
(
p
; )

	)

85 
	#t_mode
(
p
,
mode
(*((
ut32_t
 *(
	`GPIO_ba
՚))|
	`p_mode
՚, mode))

	)

86 
	#t_ty
(
p
,
ty
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x04)|
	`p_mode
՚,y))

	)

87 
	#t_d
(
p
,
d
)(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x08)|
	`p_mode
՚, sed))

	)

88 
	#t_pu
(
p
,
pu
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x0C)|
	`p_mode
՚,u)))

	)

91 
	#t_cf
(
p
, 
mode
,
ty
,
d
,
pu
) (\

92 
	`t_mode
(
p
,
mode
);\

93 
	`t_ty
(
p
,
ty
); \

94 
	`t_d
(
p
,
d
);\

95 
	`t_pu
(
p
,
pu
); \

96 )

	)

99 
	#cf_mode
(
p
, 
mode
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x00)) = \

100 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x00))&(~
	`p_mode
՚, 0x3)))|p_mode՚, 
mode
));}

	)

101 
	#cf_ty
(
p
, 
ty
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x04)) = \

102 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x04))&(~
	`p_ty
՚, 0x1)))|p_ty՚, 
ty
));}

	)

103 
	#cf_d
(
p
,
d
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x08)) = \

104 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x08))&(~
	`p_d
՚, 0x3)))|p_d՚,
d
));}

	)

105 
	#cf_pu
(
p
, 
pu
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x0C)) = \

106 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x0C))&(~
	`p_pu
՚, 0x3)))|p_pu՚, 
pu
));}

	)

109 
	#cf_p
(
p
, 
mode
, 
ty
, 
d
, 
pu
) {\

110 
	`cf_mode
(
p
, 
mode
) \

111 
	`cf_ty
(
p
, 
ty
) \

112 
	`cf_d
(
p
, 
d
) \

113 
	`cf_pu
(
p
, 
pu
}

	)

116 
	#cf_af
(
p
, 
af
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x20+((pin&0x08)>>1))) = \

117 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x20+(՚&0x08)>>1)))&(~
	`p_af
՚,0xF)))|p_af՚,
af
));}

	)

120 
	#t_p
(
p
(*((
ut32_t
 *)((
	`GPIO_ba
՚)+ 0x18))((ut32_t)1<<((ut32_t&0x0000000f)))

	)

123 
	#t_p
(
p
(*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x18))(ut32_t)1<<(((ut32_t&0xf)+0x00000010))

	)

127 
	#p_v
(
p
((*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x10)))&((ut32_t)1<<՚&0xf)))

	)

130 
	#p_out
(
p
((*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x14)))&((ut32_t)1<<՚&0xf)))

	)

132 vީ
t16_t
 
	gCou
;

133 vީ
t16_t
 
	grightCou
;

134 vީ
t16_t
 
	gfwdCou
;

135 vީ
t16_t
 
	grCou
;

137 vީ
	gTٮ
;

138 vީ
	grightTٮ
;

139 vީ
	gfwdTٮ
;

140 vީ
	grTٮ
;

143 vީ
t16_t
 
	gdLeEncod
;

144 vީ
t16_t
 
	gdRightEncod
;

145 vީ
t16_t
 
	gEncod
;

146 vީ
t16_t
 
	grightEncod
;

147 vީ
t16_t
 
	gcodSum
;

148 vީ
t16_t
 
	gcodDiff
;

150 
codsIn
 ();

151 
codsRet
 ();

152 
codsRd
 ();

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\gpio.h

1 #ide
_GPIO_INCLUDED_


2 
	#_GPIO_INCLUDED_


	)

4 
	~"m32f4xx.h
"

5 
	~"m32f4xx_rcc.h
"

6 
	~"m32f4xx_cf.h
"

8 
	#PORTA
 0

	)

9 
	#PORTB
 1

	)

10 
	#PORTC
 2

	)

11 
	#PORTD
 3

	)

12 
	#PORTE
 4

	)

14 
	#AF0
 0

	)

15 
	#AF1
 1

	)

16 
	#AF2
 2

	)

17 
	#AF3
 3

	)

18 
	#AF4
 4

	)

19 
	#AF5
 5

	)

20 
	#AF6
 6

	)

21 
	#AF7
 7

	)

22 
	#AF8
 8

	)

23 
	#AF9
 9

	)

24 
	#AF10
 10

	)

25 
	#AF11
 11

	)

26 
	#AF12
 12

	)

27 
	#AF13
 13

	)

28 
	#AF14
 14

	)

29 
	#AF15
 15

	)

32 
	#INPUT
 0

	)

33 
	#GENERAL
 1

	)

34 
	#ALTERNATE
 2

	)

35 
	#ANALOG
 3

	)

38 
	#PUSH_PULL
 0

	)

39 
	#OPEN_DRAIN
 1

	)

42 
	#LOW_S
 0

43 
	#MEDIUM_S
 1

44 
	#FAST_S
 2

45 
	#HIGH_S
 3

46 

	)

48 
	#NO_PULL_UP
 0

	)

49 
	#PULL_UP
 1

	)

50 
	#PULL_DOWN
 2

	)

52 
	#GPIO_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

53 
	#GPIO
 ((*
GPIO_BASE
)

	)

56 
	#p_id
(
PIN_PORT
, 
PIN
(PIN_PORT<<4)|PIN )

	)

57 
	#GPIO_offt
 ((
ut32_t
)0x00000400)

	)

58 
	#GPIO_ba
(
p
(
GPIO_BASE
 +՚>>4)*
GPIO_offt
 )

	)

61 
	#p_mode
(
p
, 
mode
((
ut32_t
mode<<(՚&0xF)<<1))

	)

62 
	#p_ty
(
p
, 
ty
((
ut32_t
ty<<(՚&0xF)))

	)

63 
	#p_d
(
p
, 
d
((
ut32_t
Хd<<(՚&0xF)<<1))

	)

64 
	#p_pu
(
p
, 
pu
((
ut32_t
pu<<(՚&0xF)<<1))

	)

65 
	#p_af
(
p
,
af
((
ut32_t
f<<(՚&0x7)<<2))

	)

68 
	#r_mode
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚))&~
	`p_mode
՚, 0x3))

	)

69 
	#r_ty
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x04)&~
	`p_ty
՚, 0x1))

	)

70 
	#r_d
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚+ 0x08)&~
	`p_d
՚, 0x3))

	)

71 
	#r_pu
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚+ 0x0C)&~
	`p_pu
՚, 0x3))

	)

74 
	#r_cf
(
p
) ( \

75 
	`r_mode
(
p
); \

76 
	`r_ty
(
p
); \

77 
	`r_d
(
p
); \

78 
	`r_pu
(
p
; )

	)

81 
	#t_mode
(
p
,
mode
(*((
ut32_t
 *(
	`GPIO_ba
՚))|
	`p_mode
՚, mode))

	)

82 
	#t_ty
(
p
,
ty
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x04)|
	`p_mode
՚,y))

	)

83 
	#t_d
(
p
,
d
)(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x08)|
	`p_mode
՚, sed))

	)

84 
	#t_pu
(
p
,
pu
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x0C)|
	`p_mode
՚,u)))

	)

87 
	#t_cf
(
p
, 
mode
,
ty
,
d
,
pu
) (\

88 
	`t_mode
(
p
,
mode
);\

89 
	`t_ty
(
p
,
ty
); \

90 
	`t_d
(
p
,
d
);\

91 
	`t_pu
(
p
,
pu
); \

92 )

	)

95 
	#cf_mode
(
p
, 
mode
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x00)) = \

96 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x00))&(~
	`p_mode
՚, 0x3)))|p_mode՚, 
mode
));}

	)

97 
	#cf_ty
(
p
, 
ty
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x04)) = \

98 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x04))&(~
	`p_ty
՚, 0x1)))|p_ty՚, 
ty
));}

	)

99 
	#cf_d
(
p
,
d
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x08)) = \

100 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x08))&(~
	`p_d
՚, 0x3)))|p_d՚,
d
));}

	)

101 
	#cf_pu
(
p
, 
pu
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x0C)) = \

102 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x0C))&(~
	`p_pu
՚, 0x3)))|p_pu՚, 
pu
));}

	)

105 
	#cf_p
(
p
, 
mode
, 
ty
, 
d
, 
pu
) {\

106 
	`cf_mode
(
p
, 
mode
) \

107 
	`cf_ty
(
p
, 
ty
) \

108 
	`cf_d
(
p
, 
d
) \

109 
	`cf_pu
(
p
, 
pu
}

	)

112 
	#cf_af
(
p
, 
af
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x20+((pin&0x08)>>1))) = \

113 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x20+(՚&0x08)>>1)))&(~
	`p_af
՚,0xF)))|p_af՚,
af
));}

	)

116 
	#t_p
(
p
(*((
ut32_t
 *)((
	`GPIO_ba
՚)+ 0x18))((ut32_t)1<<((ut32_t&0x0000000f)))

	)

119 
	#t_p
(
p
(*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x18))(ut32_t)1<<(((ut32_t&0xf)+0x00000010))

	)

123 
	#p_v
(
p
((*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x10)))&((ut32_t)1<<՚&0xf)))

	)

126 
	#p_out
(
p
((*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x14)))&((ut32_t)1<<՚&0xf)))

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\hall.c

2 
	~"hl.h
"

5 
	$Inhl
(){

8 
GPIO_InTyDef
 
GPIO_InSuu
;

9 
TIM_TimeBaInTyDef
 
TIM_InSuu
;

10 
TIM_ICInTyDef
 
TIM_ICInSuu
;

11 
NVIC_InTyDef
 
NVIC_InSuu
;

13 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

15 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_13
;

16 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_OUT
;

17 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

18 
GPIO_InSuu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

19 
GPIO_InSuu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

21 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

24 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

27 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_0
 | 
GPIO_P_1
 | 
GPIO_P_2
;

28 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

33 
	`GPIO_In
(
GPIOA
, &
GPIO_InSuu
);

35 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour0
, 
GPIO_AF_TIM2
);

36 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour1
, 
GPIO_AF_TIM2
);

37 
	`GPIO_PAFCfig
(
GPIOA
, 
GPIO_PSour2
, 
GPIO_AF_TIM2
);

40 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

44 
TIM_InSuu
.
TIM_Psr
 = 126;

45 
TIM_InSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

46 
TIM_InSuu
.
TIM_Piod
 = 65535;

47 
TIM_InSuu
.
TIM_ClockDivisi
 = 0;

48 
TIM_InSuu
.
TIM_RiCou
 = 0;

50 
	`TIM_TimeBaIn
(
TIM2
, &
TIM_InSuu
);

52 
	`TIM_SeHlSs
(
TIM2
, 
ENABLE
);

54 
	`TIM_SeIutTrigg
(
TIM2
, 
TIM_TS_TI1F_ED
);

55 
	`TIM_SeSveMode
(
TIM2
, 
TIM_SveMode_Ret
);

58 
TIM_ICInSuu
.
TIM_Chl
 = 
TIM_Chl_1
;

59 
TIM_ICInSuu
.
TIM_ICFr
 = 0xF;

60 
TIM_ICInSuu
.
TIM_ICPެy
 = 
TIM_ICPެy_BhEdge
;

61 
TIM_ICInSuu
.
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

62 
TIM_ICInSuu
.
TIM_ICSei
 = 
TIM_ICSei_TRC
;

64 
	`TIM_ICIn
(
TIM2
, &
TIM_ICInSuu
);

67 
	`TIM_ITCfig
(
TIM2
, 
TIM_IT_CC1
, 
ENABLE
);

69 
NVIC_InSuu
.
NVIC_IRQChl
 = 
TIM2_IRQn
;

70 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 1;

71 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 1;

72 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

73 
	`NVIC_In
(&
NVIC_InSuu
);

76 
	`TIM_Cmd
(
TIM2
, 
ENABLE
);

77 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\hall.h

1 #ide
HALL_H


2 
	#HALL_H


	)

4 
	~"m32f4xx.h
"

8 
Inhl
();

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\i2c.c

1 
	~"i2c.h
"

2 
	~"m32f4xx.h
"

3 
	~"Ex_vbs.h
"

5 
	gi2cS
 = 
IDLE
, 
	gi2cFg
, 
	gi2cC
;

6 
	gcDa
[24];

11 
	$i2cSMache
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
addss
, ut8_
dei
, ut8_
cou
, * 

)

13 
e
 = *

;

15 
e
)

17 
DO_START_TRANSFER
:

19 
e
 = 
WAIT_FOR_BUS
;

23 
WAIT_FOR_BUS
:

26 i(!((
I2Cx
->
SR2
)&
I2C_SR2_BUSY
))

27 
e
 = 
DO_START
;

31 
DO_START
:

34 
I2Cx
->
CR1
 |
I2C_CR1_START
;

36 
e
 = 
WAIT_START_ACCEPTED
;

42 
WAIT_START_ACCEPTED
:

44 i(
	`I2C_CheckEvt
(
I2Cx
, 
I2C_EVENT_MASTER_MODE_SELECT
))

46 
	`I2C_Sd7bAddss
(
I2Cx
, 
addss
 , 
dei
);

47 
e
 = 
WAIT_FOR_ADDR_ACK
;

57 
WAIT_FOR_ADDR_ACK
:

59 i(
	`I2C_CheckEvt
(
I2Cx
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

61 
e
 = 
RECEIVING_PACKET
;

62 
i2cC
 = 0;

63 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

66 i(
i2cFg
 =
AF
)

71 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

72 
e
 = 
IDLE
;

73 
i2cFg
 = 0;

78 
RECEIVING_PACKET
:

80 i(
	`I2C_CheckEvt
(
I2Cx
, 
I2C_EVENT_MASTER_BYTE_RECEIVED
))

82 i(
i2cC
 > 
cou
-1)

83 
i2cC
 = 
cou
-1;

86 i(
i2cC
 < 
cou
-2)

88 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

89 
cDa
[
i2cC
] = 
I2C2
->
DR
;

92 i(
i2cC
 =
cou
-2)

94 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

95 
cDa
[
i2cC
] = 
I2C2
->
DR
;

98 i(
i2cC
 =
cou
-1)

100 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

101 
cDa
[
i2cC
] = 
I2C2
->
DR
;

102 
e
 = 
IDLE
;

103 
i2cC
 = 0;

108 
i2cC
++;

114 *

 = 
e
;

115 
	}
}

117 
	$I2C_My_In
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_ClockSed
, 
ut16_t
 
I2C_Mode
,

118 
ut16_t
 
I2C_DutyCye
, ut16_
I2C_OwnAddss1
,

119 
ut16_t
 
I2C_Ack
, ut16_
I2C_AcknowdgedAddss
)

121 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

122 
ut16_t
 
su
 = 0x04;

123 
ut32_t
 
pk1
 = 8000000;

124 
RCC_ClocksTyDef
 
rcc_ocks
;

127 
tmeg
 = 
I2Cx
->
CR2
;

129 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

131 
	`RCC_GClocksFq
(&
rcc_ocks
);

132 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

134 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

135 
tmeg
 |
eqnge
;

137 
I2Cx
->
CR2
 = 
tmeg
;

143 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

146 
tmeg
 = 0;

149 
su
 = (
ut16_t
)(
pk1
 / (
I2C_ClockSed
 << 1));

151 i(
su
 < 0x04)

154 
su
 = 0x04;

157 
tmeg
 |
su
;

159 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

163 
I2Cx
->
CCR
 = 
tmeg
;

166 
tmeg
 = 
I2Cx
->
CR1
;

168 
tmeg
 &
CR1_CLEAR_MASK
;

172 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_Mode
 | 
I2C_Ack
);

174 
I2Cx
->
CR1
 = 
tmeg
;

177 
I2Cx
->
OAR1
 = (
I2C_AcknowdgedAddss
 | 
I2C_OwnAddss1
);

179 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

182 
I2Cx
->
CR2
 |
I2C_IT_BUF
 | 
I2C_IT_AF
 | 
I2C_IT_BERR
 | 
I2C_IT_ERR
 | 
I2C_IT_BTF
;

183 
	}
}

185 
	$I2C_t
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
addss
, ut8_
dei
)

187 
us
 = 0;

188 
ut32_t
 
ϡFg
 = 0;

190 
addss
 =ddress << 1;

193 (
GPIOB
->
IDR
)&0xC00 =(
GPIO_IDR_IDR_10
 | 
GPIO_IDR_IDR_11
));

196 
I2Cx
->
CR1
 |
I2C_CR1_START
;

200 
ϡFg
 !
I2C_EVENT_MASTER_MODE_SELECT
)

202 
ϡFg
 = 
	`I2C_GLaEvt
(
I2C2
);

203 i((
ϡFg
 & 
I2C_FLAG_AF
|| (ϡFg & 
I2C_FLAG_BERR
))

205 
us
 = 0;

209 
us
 = 1;

214 
	`I2C_Sd7bAddss
(
I2Cx
, 
addss
, 
dei
);

225 !
	`I2C_CheckEvt
(
I2Cx
, 
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
))

227 i(((
I2C2
->
SR1
)&
I2C_SR1_AF
|| ((I2C2->SR1)&
I2C_SR1_BERR
))

229 
us
 = 0;

233 
us
 = 1;

235  
us
;

236 
	}
}

238 
	$I2C_SdBy
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

240 
I2Cx
->
DR
 = 
Da
;

241 
	}
}

304 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

306 
ut32_t
 
ϡevt
 = 0;

307 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

310 
ag1
 = 
I2Cx
->
SR1
;

311 
ag2
 = 
I2Cx
->
SR2
;

312 
ag2
 = flag2 << 16;

315 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

318  
ϡevt
;

319 
	}
}

321 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

323 
ut32_t
 
ϡevt
 = 0;

324 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

325 
EStus
 
us
 = 
ERROR
;

328 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

329 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

332 
ag1
 = 
I2Cx
->
SR1
;

333 
ag2
 = 
I2Cx
->
SR2
;

334 
ag2
 = flag2 << 16;

337 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

340 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

343 
us
 = 
SUCCESS
;

348 
us
 = 
ERROR
;

351  
us
;

352 
	}
}

354 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

357 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

358 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

360 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

363 
Addss
 |
I2C_OAR1_ADD0
;

368 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

371 
I2Cx
->
DR
 = 
Addss
;

372 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\i2c.h

1 #ide
_I2C_INCLUDED_


2 
	#_I2C_INCLUDED_


	)

4 
	~"m32f4xx.h
"

6 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

7 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

8 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

10 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

11 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

12 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

13 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

14 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

15 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

16 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

17 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

18 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

19 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

20 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

21 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

22 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

23 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

25 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

26 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

27 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

30 
	#IDLE
 0x01

	)

31 
	#DO_START_TRANSFER
 0x02

	)

32 
	#WAIT_FOR_BUS
 0x04

	)

33 
	#DO_START
 0x08

	)

34 
	#WAIT_START_ACCEPTED
 0x10

	)

35 
	#WAIT_FOR_ADDR_ACK
 0x20

	)

36 
	#RECEIVING_PACKET
 0x40

	)

39 
	#AF
 0x02

	)

41 
I2C_My_In
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_ClockSed
, 
ut16_t
 
I2C_Mode
, ut16_
I2C_DutyCye
,

42 
ut16_t
 
I2C_OwnAddss1
, ut16_
I2C_Ack
, ut16_
I2C_AcknowdgedAddss
);

43 
I2C_SdBy
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

44 
cfigI2C2_DMA
();

45 
I2C_ReivePack
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
cou
, ut8_t* 
buf
);

46 
I2C_t
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
addss
, ut8_
dei
);

47 
I2C2_ER_IRQHdr
();

48 
I2C2_EV_IRQHdr
();

49 
GI2CPack
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
addss
, ut8_
cou
, ut8_t* 
buf
);

50 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

51 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

52 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

53 
i2cSMache
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
addss
, ut8_
dei
, ut8_
cou
, * 

);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\init.c.save

1 
	~".h
"

2 
	~"m32f4xx.h
"

3 
	~"Ps.h
"

4 
	~"i2c.h
"

5 
	~"Irus.h
"

6 
	~"u.h
"

7 
	~"tim.h
"

8 
	~"adc.h
"

9 
	~"Regut.h
"

14 
	$add_ext_u
(
p
, 
edge
)

16 
SYSCFG
->
EXTICR
 [((
p
)&0xF) >> 0x02] |= (pin>>4) << ((((pin)&0xF) % 4) << 0x02);

17 
EXTI
->
IMR
 |(1<<((
p
)&0xF));

19 
edge
)

21 
EXTI_FALLING_EDGE
:

23 
EXTI
->
FTSR
 |(1<<((
p
)&0xF));

24 
EXTI
->
RTSR
 &~(1<<((
p
)&0xF));

28 
EXTI_RISING_EDGE
:

30 
EXTI
->
FTSR
 &~(1<<((
p
)&0xF));

31 
EXTI
->
RTSR
 |(1<<((
p
)&0xF));

35 
EXTI_BOTH_EDGES
:

37 
EXTI
->
RTSR
 |(1<<((
p
)&0xF));

38 
EXTI
->
FTSR
 |(1<<((
p
)&0xF));

42 
	}
}

43 
	$r_ext_u
(
p
)

45 
SYSCFG
->
EXTICR
 [((
p
)&0xF) >> 0x02] &= ~((pin>>4) << ((((pin)&0xF) % 4) << 0x02));

46 
EXTI
->
IMR
 &~(1<<((
p
)&0xF));

48 
	}
}

51 
	$A
()

54 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

55 
PWR
->
CR
|=
PWR_CR_DBP
;

56 
	`__dib_q
();

58 
	`Reguts
();

63 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_CRC
, 
ENABLE
);

64 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

65 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

66 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

67 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

68 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

70 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

71 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

72 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

73 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

74 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

75 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

76 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

77 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

78 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

79 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

80 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

82 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

85 
	`RCC_APB1PhClockCmd
(
RCC_APB2Ph_USART1
,
ENABLE
);

86 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USART3
,
ENABLE
);

88 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_DMA1
, 
ENABLE
);

89 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_DMA2
, 
ENABLE
);

91 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SYSCFG
,
ENABLE
);

95 
	`cf_p
(
BTN1_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

96 
	`cf_p
(
BTN2_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

97 
	`cf_p
(
BTN3_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

98 
	`cf_p
(
BTN4_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

99 
	`cf_p
(
BTN5_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

100 
	`cf_p
(
BTN6_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

101 
	`cf_p
(
BTN7_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

102 
	`cf_p
(
BTN8_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

103 
	`cf_p
(
BTN9_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

104 
	`cf_p
(
BTN10_DIR_PIN
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

105 
	`cf_p
(
PWM_INHIBIT
, 
GENERAL
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

110 
	`cf_p
(
PIN1_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

111 
	`cf_p
(
PIN2_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

112 
	`cf_p
(
PIN3_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

113 
	`cf_p
(
PIN4_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

114 
	`cf_p
(
PIN5_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

115 
	`cf_p
(
PIN6_12V
, 
GENERAL
, 
PUSH_PULL
, 
HIGH_S
, 
NO_PULL_UP
);

120 
	`cf_p
(
BTN1_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

121 
	`cf_af
(
BTN1_PWM_PIN
, 
AF2
);

122 
	`cf_p
(
BTN2_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

123 
	`cf_af
(
BTN2_PWM_PIN
, 
AF2
);

124 
	`cf_p
(
BTN3_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

125 
	`cf_af
(
BTN3_PWM_PIN
, 
AF2
);

126 
	`cf_p
(
BTN4_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

127 
	`cf_af
(
BTN4_PWM_PIN
, 
AF2
);

128 
	`cf_p
(
BTN5_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

129 
	`cf_af
(
BTN5_PWM_PIN
, 
AF3
);

130 
	`cf_p
(
BTN6_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

131 
	`cf_af
(
BTN6_PWM_PIN
, 
AF3
);

132 
	`cf_p
(
BTN7_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

133 
	`cf_af
(
BTN7_PWM_PIN
, 
AF3
);

134 
	`cf_p
(
BTN8_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

135 
	`cf_af
(
BTN8_PWM_PIN
, 
AF3
);

136 
	`cf_p
(
BTN9_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

137 
	`cf_af
(
BTN9_PWM_PIN
, 
AF9
);

138 
	`cf_p
(
BTN10_PWM_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

139 
	`cf_af
(
BTN10_PWM_PIN
, 
AF9
);

142 
	`timPWMCfigu
(
TIM4
, 7, 
MAX_PWM
, 1, 1, 1, 1);

143 
	`timPWMCfigu
(
TIM11
, 14, 
MAX_PWM
, 1, 0, 0, 0);

144 
	`timPWMCfigu
(
TIM10
, 14, 
MAX_PWM
, 1, 0, 0, 0);

145 
	`timPWMCfigu
(
TIM9
, 14, 
MAX_PWM
, 1, 1, 0, 0);

146 
	`timPWMCfigu
(
TIM12
, 7, 
MAX_PWM
, 1, 1, 0, 0);

150 
	`timPIDCfigu
(
TIM6
, 13107, 64);

151 
	`NVIC_EbIRQ
(
TIM6_DAC_IRQn
);

155 
	`timPIDCfigu
(
TIM7
, 10, 255);

156 
	`NVIC_EbIRQ
(
TIM7_IRQn
);

161 
	`timPIDCfigu
(
TIM13
, 8400, 1000);

162 
	`NVIC_EbIRQ
(
TIM8_UP_TIM13_IRQn
);

167 
	`cf_p
(
ENCODER1A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

168 
	`cf_af
(
ENCODER1A_PIN
, 
AF3
);

169 
	`cf_p
(
ENCODER1B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

170 
	`cf_af
(
ENCODER1B_PIN
, 
AF3
);

172 
	`cf_p
(
ENCODER2A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

173 
	`cf_af
(
ENCODER2A_PIN
, 
AF1
);

174 
	`cf_p
(
ENCODER2B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

175 
	`cf_af
(
ENCODER2B_PIN
, 
AF1
);

177 
	`cf_p
(
ENCODER3A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

178 
	`cf_af
(
ENCODER3A_PIN
, 
AF2
);

179 
	`cf_p
(
ENCODER3B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

180 
	`cf_af
(
ENCODER3B_PIN
, 
AF2
);

182 
	`cf_p
(
ENCODER4A_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

183 
	`cf_af
(
ENCODER4A_PIN
, 
AF1
);

184 
	`cf_p
(
ENCODER4B_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

185 
	`cf_af
(
ENCODER4B_PIN
, 
AF1
);

187 
	`timEncodCfigu
(
TIM8
);

188 
	`timEncodCfigu
(
TIM1
);

189 
	`timEncodCfigu
(
TIM3
);

190 
	`timEncodCfigu
(
TIM2
);

194 
	`cf_p
(
RX3_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

195 
	`cf_af
(
RX3_PIN
, 
AF7
);

196 
	`cf_p
(
TX3_PIN
, 
ALTERNATE
, 
PUSH_PULL
, 
LOW_S
, 
PULL_UP
);

197 
	`cf_af
(
TX3_PIN
, 
AF7
);

198 
	`utIn
(
USART3
, 57600);

200 
USART3
->
CR3
 |
USART_CR3_DMAT
;

206 
	`cf_p
(
GENERAL_PIN_0
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

207 
	`cf_p
(
GENERAL_PIN_1
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

208 
	`cf_p
(
GENERAL_PIN_2
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

209 
	`cf_p
(
GENERAL_PIN_3
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

210 
	`cf_p
(
GENERAL_PIN_4
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

211 
	`cf_p
(
GENERAL_PIN_5
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

212 
	`cf_p
(
GENERAL_PIN_6
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

213 
	`cf_p
(
GENERAL_PIN_7
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

214 
	`cf_p
(
GENERAL_PIN_8
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

215 
	`cf_p
(
GENERAL_PIN_9
, 
ANALOG
, 
PUSH_PULL
, 
FAST_S
, 
NO_PULL_UP
);

216 
	`adcCfig
();

220 
	`cf_p
(
EXTI1_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

221 
	`cf_p
(
EXTI2_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

222 
	`cf_p
(
EXTI3_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

223 
	`cf_p
(
EXTI4_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

224 
	`cf_p
(
EXTI5_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

225 
	`cf_p
(
EXTI6_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

226 
	`cf_p
(
EXTI7_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

227 
	`cf_p
(
EXTI8_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

228 
	`cf_p
(
EXTI9_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

229 
	`cf_p
(
EXTI10_PIN
, 
INPUT
, 
PUSH_PULL
, 
FAST_S
, 
PULL_UP
);

231 
	`add_ext_u
(
EXTI1_PIN
, 
EXTI_BOTH_EDGES
);

232 
	`add_ext_u
(
EXTI2_PIN
, 
EXTI_BOTH_EDGES
);

233 
	`add_ext_u
(
EXTI3_PIN
, 
EXTI_BOTH_EDGES
);

234 
	`add_ext_u
(
EXTI4_PIN
, 
EXTI_BOTH_EDGES
);

235 
	`add_ext_u
(
EXTI5_PIN
, 
EXTI_BOTH_EDGES
);

236 
	`add_ext_u
(
EXTI6_PIN
, 
EXTI_BOTH_EDGES
);

237 
	`add_ext_u
(
EXTI7_PIN
, 
EXTI_BOTH_EDGES
);

238 
	`add_ext_u
(
EXTI8_PIN
, 
EXTI_BOTH_EDGES
);

239 
	`add_ext_u
(
EXTI9_PIN
, 
EXTI_BOTH_EDGES
);

240 
	`add_ext_u
(
EXTI10_PIN
, 
EXTI_BOTH_EDGES
);

241 
	`NVIC_EbIRQ
(
EXTI0_IRQn
);

242 
	`NVIC_EbIRQ
(
EXTI1_IRQn
);

243 
	`NVIC_EbIRQ
(
EXTI2_IRQn
);

244 
	`NVIC_EbIRQ
(
EXTI3_IRQn
);

245 
	`NVIC_EbIRQ
(
EXTI4_IRQn
);

246 
	`NVIC_EbIRQ
(
EXTI9_5_IRQn
);

247 
	`NVIC_EbIRQ
(
EXTI15_10_IRQn
);

258 
	`__ab_q
();

261 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\interapt.c

1 
	~".h
"

2 
	~"TIM.h
"

3 
	gV_
 =1;

4 
	gV_right
 =1;

5 
rob١e
 
ga
;

6 
t16_t
 
Cou
;

7 
t16_t
 
rightCou
;

9 
	gcou
=1;

10 
	gcou1
=1;

11 
	gs
 = 255;

12 
	g
 = 90;

13 
	ghl1
=0;

14 
	ghl1_0
=0;

15 
	ghl2
=0;

16 
	ghl2_0
=0;

19 
	$USART2_IRQHdr
(){

21 i(
	`USART_GITStus
(
USART2
,
USART_IT_TC
))

23 
	`USART_CˬITPdgB
(
USART2
,
USART_IT_TC
);

24 i(
cou
 == 0)

26 
	`USART_SdDa
(
USART2
,(~
s
)& 0xFF);

29 i(
cou
 == 1)

31 
	`USART_SdDa
(
USART2
,(~
s
)& 0xFF);

34 i(
cou
 == 2)

36 
	`USART_SdDa
(
USART2
,256);

38 i(
cou
 == 3)

40 
	`USART_SdDa
(
USART2
 , 
ga
.
whl
.
dtocu
 & 0xFF);

42 i(
cou
 == 4)

44 
	`USART_SdDa
(
USART2
,(
ga
.
whl
.
dtocu
 >> 8) & 0xFF);

46 i(
cou
 == 5)

48 
	`USART_SdDa
(
USART2
,
ga
.
whl
.
dtocu
 & 0xFF);

50 i(
cou
 == 6)

52 
	`USART_SdDa
(
USART2
,(
ga
.
whl
.
dtocu
 >> 8) & 0xFF);

54 i(
cou
 == 7)

56 
	`USART_SdDa
(
USART2
,85);

57 
s
--;

58 i(
s
==0) {s=255;}

62 
cou
++;

63 i(
cou
>7)

64 {
cou
=0;}

67 
	}
}

69 
	$USART6_IRQHdr
(){

71 i
	`USART_GITStus
(
USART6
, 
USART_IT_TC
))

72 { 
	`USART_CˬITPdgB
(
USART6
,
USART_IT_TC
);

73 i(
cou1
 == 0)

75 
	`USART_SdDa
(
USART6
,(~

)& 0xFF);

77 i(
cou1
 == 1)

79 
	`USART_SdDa
(
USART6
,(~

)& 0xFF);

81 i(
cou1
 == 2)

83 
	`USART_SdDa
(
USART6
,256);

85 i(
cou1
 == 3)

87 
	`USART_SdDa
(
USART6
,
ga
.
rightwhl
.
dtocu
 & 0xFF);

89 i(
cou1
 == 4)

91 
	`USART_SdDa
(
USART6
,(
ga
.
rightwhl
.
dtocu
 >> 8) & 0xFF);

93 i(
cou1
 == 5)

95 
	`USART_SdDa
(
USART6
,
ga
.
rightwhl
.
dtocu
 & 0xFF);

97 i(
cou1
 == 6)

99 
	`USART_SdDa
(
USART6
,(
ga
.
rightwhl
.
dtocu
 >> 8) & 0xFF);

101 i(
cou1
 == 7)

103 
	`USART_SdDa
(
USART6
,85);

105 i(

==92) {sp=90;}

106 {

=92;}

108 
cou1
++;

109 i(
cou1
>7)

110 
cou1
=0;

113 
	}
}

115 
	$DMA2_Sm0_IRQHdr
()

118 if(
	`DMA_GITStus
(
DMA2_Sm0
, 
DMA_IT_HTIF0
))

121 
	`DMA_CˬITPdgB
(
DMA2_Sm0
, 
DMA_IT_HTIF0
);

125 if(
	`DMA_GITStus
(
DMA2_Sm0
, 
DMA_IT_TCIF0
))

128 
	`DMA_CˬITPdgB
(
DMA2_Sm0
, 
DMA_IT_TCIF0
);

130 
	}
}

132 
	$TIM6_DAC_IRQHdr
()

134 i(
	`TIM_GITStus
(
TIM6
, 
TIM_IT_Upde
!
RESET
)

136 
	`TIM_CˬITPdgB
(
TIM6
, 
TIM_IT_Upde
);

137 
	`codsRd
();

138 
ga
.
whl
.
d
 = -
rightCou
 * 
WHEELDIAM
 * 
PI
 / 
TICKSPERROTATION
 /
TIM6_TIME
 ;

139 
ga
.
rightwhl
.
d
 = +
Cou
* 
WHEELDIAM
 * 
PI
 / 
TICKSPERROTATION
 /
TIM6_TIME
 ;

140 
	`pidLowLev1
();

141 
	`checkposi
( );

143 
	}
}

145 
	$TIM7_IRQHdr
()

147 i(
	`TIM_GITStus
(
TIM7
, 
TIM_IT_Upde
!
RESET
)

149 
	`TIM_CˬITPdgB
(
TIM7
, 
TIM_IT_Upde
);

151 
	}
}

154 
	$TIM2_IRQHdr
()

157 i(
	`TIM_GITStus
(
TIM2
, 
TIM_IT_CC1
!
RESET
)

159 
	`TIM_CˬITPdgB
(
TIM2
, 
TIM_IT_CC1
);

161 
	}
}

164 
	$r٩eMe
 (*
g
) {

165 i(
ga
.
kab
 == 1){

167 i(
	`bs
(*
g
) >0.01){

168 
V_
=1;

169 
V_right
=1;

170 
ga
.
whl
.
sk
 = (*
g
)/360 * 
PI
 * 
DISTANCEBTWWHEELS
;

171 
ga
.
rightwhl
.
sk
 = -ga.
whl
.task;

172 *
g
 =0;

175 
	}
}

178 
	$GoFwd
(*
pot
)

180 i(
ga
.
kab
 == 1){

182 i(
	`bs
(*
pot
)>0.001){

183 
V_
=1;

184 
V_right
=1;

185 
ga
.
whl
.
sk
 = (*
pot
) ;

186 
ga
.
rightwhl
.
sk
 =ega.
whl
.task ;

187 *
pot
=0;

190 
	}
}

192 
	$checkposi
()

194 i(
ga
.
kab
 == 1)

196 
ga
.
whl
.
sk
 -=
rightCou
* 
WHEELDIAM
 * 
PI
 / 
TICKSPERROTATION
;

197 i(
	`bs
(
ga
.
whl
.
sk
 )<=0.03)

199 
gutOut
[0] =0;

201 
ga
.
rightwhl
.
sk
 -=
Cou
 * 
WHEELDIAM
 * 
PI
 / 
TICKSPERROTATION
;

202 i(
	`bs
(
ga
.
rightwhl
.
sk
 )<=0.03)

204 
gutOut
[1]=0;

206 i(
	`bs
(
ga
.
rightwhl
.
sk
 ) >= 0.03)

208 i(
	`bs
(
gutOut
[1])<
V_right
)

209 
gutOut
[1]+=((
ga
.
rightwhl
.
sk
 > 0) - (telega.rightwheel.task < 0)) * 0.01;

211 i(
	`bs
(
ga
.
whl
.
sk
 ) >= 0.03)

212 { i(
	`bs
(
gutOut
[0]< 
V_
)

213 
gutOut
[0]+((
ga
.
whl
.
sk
 > 0) - (telega.leftwheel.task < 0)) * -0.01;

216 i((
	`bs
(
ga
.
whl
.
sk
 )<=0.1&(bsіega.
rightwhl
.sk )<=0.1){ga.
ady
 = 1;}

217 i((
	`bs
(
ga
.
whl
.
sk
 )>0.1| (bsіega.
rightwhl
.sk )>0.1){ga.
ady
 = 0;}

219 
	}
}

222 
	$goce
 (*
R
,*
g
, *

){

225 i(*

 == 1){

226 
V_
 = 1;

227 
V_right
 = 1* ((*
R
-
DISTANCEBTWWHEELS
) / (*R));

228 
ga
.
whl
.
sk
 = 
PI
 * (*
R
* (*
g
) / 180;

229 
ga
.
rightwhl
.
sk
 = 
PI
 * ((*
R
)-
DISTANCEBTWWHEELS
* (*
g
) / 180;

232 
V_right
 = 1;

233 
V_
 = 1* (((*
R
)-
DISTANCEBTWWHEELS
)/(*R));

234 
ga
.
rightwhl
.
sk
 = 
PI
 * (*
R
* (*
g
) / 180;

235 
ga
.
whl
.
sk
 = 
PI
 * ((*
R
)-
DISTANCEBTWWHEELS
)* (*
g
) / 180;

237 i((*
g
)<0){

238 
V_
 = -1 * V_left;

239 
V_right
 = -1 * V_right;

241 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\interapt.h

1 #ide
INTERA_H


2 
	#INTERA_H


	)

3 
	~"m32f4xx.h
"

4 
	~"PID.h
"

12 
	#WHEELDIAM
 0.19

	)

13 
	#TICKSPERROTATION
 850

	)

14 
	#PI
 3.1415926535897932384626433832795

	)

15 
	#DISTANCEBTWWHEELS
 0.73

	)

17 
USART2_IRQHdr
();

18 
USART6_IRQHdr
();

19 
DMA2_Sm0_IRQHdr
();

20 
TIM6_DAC_IRQHdr
();

21 
TIM7_IRQHdr
();

22 
TIM2_IRQHdr
();

23 
r٩eMe
 (*
g
);

24 
GoFwd
(*
pot
);

25 
checkposi
();

26 
goce
 (*
R
,*
g
, *

);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\kinematics.c

1 
	gMLeSed
[4][3] = { 1, 0.0, 0.0,

5 
	gMRSed
[4][3] = { 0.0, 0.0, -0.1 ,

18 
	gInvKemics
[4][4] =

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\kinematics.h

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\main.h

1 #ide
MAIN_H


2 
	#MAIN_H


	)

3 
	~"m32f4xx.h
"

5 
	#ENCLA_PIN
 
GPIO_P_6


	)

6 
	#ENCLA_GPIO_PORT
 
GPIOA


	)

7 
	#ENCLA_GPIO_CLK
 
RCC_AHB1Ph_GPIOA


	)

8 
	#ENCLA_SOURCE
 
GPIO_PSour6


	)

9 
	#ENCLA_AF
 
GPIO_AF_TIM3


	)

11 
	#ENCLB_PIN
 
GPIO_P_7


	)

12 
	#ENCLB_GPIO_PORT
 
GPIOA


	)

13 
	#ENCLB_GPIO_CLK
 
RCC_AHB1Ph_GPIOA


	)

14 
	#ENCLB_SOURCE
 
GPIO_PSour7


	)

15 
	#ENCLB_AF
 
GPIO_AF_TIM3


	)

18 
	#ENCRA_PIN
 
GPIO_P_9


	)

19 
	#ENCRA_GPIO_PORT
 
GPIOE


	)

20 
	#ENCRA_GPIO_CLK
 
RCC_AHB1Ph_GPIOE


	)

21 
	#ENCRA_SOURCE
 
GPIO_PSour9


	)

22 
	#ENCRA_AF
 
GPIO_AF_TIM1


	)

24 
	#ENCRB_PIN
 
GPIO_P_11


	)

25 
	#ENCRB_GPIO_PORT
 
GPIOE


	)

26 
	#ENCRB_GPIO_CLK
 
RCC_AHB1Ph_GPIOE


	)

27 
	#ENCRB_SOURCE
 
GPIO_PSour11


	)

28 
	#ENCRB_AF
 
GPIO_AF_TIM1


	)

31 
	#ENCL_TIMER
 
TIM3


	)

32 
	#ENCL_TIMER_CLK
 
RCC_APB1Ph_TIM3


	)

33 
	#ENCR_TIMER
 
TIM1


	)

34 
	#ENCR_TIMER_CLK
 
RCC_APB2Ph_TIM1


	)

36 
	#LEFT_COUNT
(
ENCL_TIMER
->
CNT


	)

37 
	#RIGHT_COUNT
(
ENCR_TIMER
->
CNT


	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\stm32f4xx.h

53 #ide
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde
__lulus


68 #i!
defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

69 !
defed
(
STM32F411xE
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

97 #ifde
STM32F40XX


98 
	#STM32F40_41xxx


	)

102 #ifde
STM32F427X


103 
	#STM32F427_437xx


	)

110 #i!
	`defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

111 !
	`defed
(
STM32F411xE
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

115 #i!
	`defed
 (
USE_STDPERIPH_DRIVER
)

131 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
) || \

132 
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
|| 
	$defed
(
STM32F469_479xx
)

133 #i!
	`defed
 (
HSE_VALUE
)

134 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

136 #i
	`defed
(
STM32F446xx
)

137 #i!
	`defed
 (
HSE_VALUE
)

138 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

145 #i!
	`defed
 (
HSE_STARTUP_TIMEOUT
)

146 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x05000

	)

149 #i!
	`defed
 (
HSI_VALUE
)

150 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

156 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

157 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x06

	)

158 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

159 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

160 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

161 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

162 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

163 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

176 
	#__CM4_REV
 0x0001

	)

177 
	#__MPU_PRESENT
 1

	)

178 
	#__NVIC_PRIO_BITS
 4

	)

179 
	#__Vd_SysTickCfig
 0

	)

180 
	#__FPU_PRESENT
 1

	)

186 
	eIRQn


189 
NMaskabI_IRQn
 = -14,

190 
MemyMagemt_IRQn
 = -12,

191 
BusFau_IRQn
 = -11,

192 
UgeFau_IRQn
 = -10,

193 
SVCl_IRQn
 = -5,

194 
DebugMڙ_IRQn
 = -4,

195 
PdSV_IRQn
 = -2,

196 
SysTick_IRQn
 = -1,

198 
WWDG_IRQn
 = 0,

199 
PVD_IRQn
 = 1,

200 
TAMP_STAMP_IRQn
 = 2,

201 
RTC_WKUP_IRQn
 = 3,

202 
FLASH_IRQn
 = 4,

203 
RCC_IRQn
 = 5,

204 
EXTI0_IRQn
 = 6,

205 
EXTI1_IRQn
 = 7,

206 
EXTI2_IRQn
 = 8,

207 
EXTI3_IRQn
 = 9,

208 
EXTI4_IRQn
 = 10,

209 
DMA1_Sm0_IRQn
 = 11,

210 
DMA1_Sm1_IRQn
 = 12,

211 
DMA1_Sm2_IRQn
 = 13,

212 
DMA1_Sm3_IRQn
 = 14,

213 
DMA1_Sm4_IRQn
 = 15,

214 
DMA1_Sm5_IRQn
 = 16,

215 
DMA1_Sm6_IRQn
 = 17,

216 
ADC_IRQn
 = 18,

218 #i
	`defed
(
STM32F40_41xxx
)

219 
CAN1_TX_IRQn
 = 19,

220 
CAN1_RX0_IRQn
 = 20,

221 
CAN1_RX1_IRQn
 = 21,

222 
CAN1_SCE_IRQn
 = 22,

223 
EXTI9_5_IRQn
 = 23,

224 
TIM1_BRK_TIM9_IRQn
 = 24,

225 
TIM1_UP_TIM10_IRQn
 = 25,

226 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

227 
TIM1_CC_IRQn
 = 27,

228 
TIM2_IRQn
 = 28,

229 
TIM3_IRQn
 = 29,

230 
TIM4_IRQn
 = 30,

231 
I2C1_EV_IRQn
 = 31,

232 
I2C1_ER_IRQn
 = 32,

233 
I2C2_EV_IRQn
 = 33,

234 
I2C2_ER_IRQn
 = 34,

235 
SPI1_IRQn
 = 35,

236 
SPI2_IRQn
 = 36,

237 
USART1_IRQn
 = 37,

238 
USART2_IRQn
 = 38,

239 
USART3_IRQn
 = 39,

240 
EXTI15_10_IRQn
 = 40,

241 
RTC_Arm_IRQn
 = 41,

242 
OTG_FS_WKUP_IRQn
 = 42,

243 
TIM8_BRK_TIM12_IRQn
 = 43,

244 
TIM8_UP_TIM13_IRQn
 = 44,

245 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

246 
TIM8_CC_IRQn
 = 46,

247 
DMA1_Sm7_IRQn
 = 47,

248 
FSMC_IRQn
 = 48,

249 
SDIO_IRQn
 = 49,

250 
TIM5_IRQn
 = 50,

251 
SPI3_IRQn
 = 51,

252 
UART4_IRQn
 = 52,

253 
UART5_IRQn
 = 53,

254 
TIM6_DAC_IRQn
 = 54,

255 
TIM7_IRQn
 = 55,

256 
DMA2_Sm0_IRQn
 = 56,

257 
DMA2_Sm1_IRQn
 = 57,

258 
DMA2_Sm2_IRQn
 = 58,

259 
DMA2_Sm3_IRQn
 = 59,

260 
DMA2_Sm4_IRQn
 = 60,

261 
ETH_IRQn
 = 61,

262 
ETH_WKUP_IRQn
 = 62,

263 
CAN2_TX_IRQn
 = 63,

264 
CAN2_RX0_IRQn
 = 64,

265 
CAN2_RX1_IRQn
 = 65,

266 
CAN2_SCE_IRQn
 = 66,

267 
OTG_FS_IRQn
 = 67,

268 
DMA2_Sm5_IRQn
 = 68,

269 
DMA2_Sm6_IRQn
 = 69,

270 
DMA2_Sm7_IRQn
 = 70,

271 
USART6_IRQn
 = 71,

272 
I2C3_EV_IRQn
 = 72,

273 
I2C3_ER_IRQn
 = 73,

274 
OTG_HS_EP1_OUT_IRQn
 = 74,

275 
OTG_HS_EP1_IN_IRQn
 = 75,

276 
OTG_HS_WKUP_IRQn
 = 76,

277 
OTG_HS_IRQn
 = 77,

278 
DCMI_IRQn
 = 78,

279 
CRYP_IRQn
 = 79,

280 
HASH_RNG_IRQn
 = 80,

281 
FPU_IRQn
 = 81

284 #i
	`defed
(
STM32F427_437xx
)

285 
CAN1_TX_IRQn
 = 19,

286 
CAN1_RX0_IRQn
 = 20,

287 
CAN1_RX1_IRQn
 = 21,

288 
CAN1_SCE_IRQn
 = 22,

289 
EXTI9_5_IRQn
 = 23,

290 
TIM1_BRK_TIM9_IRQn
 = 24,

291 
TIM1_UP_TIM10_IRQn
 = 25,

292 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

293 
TIM1_CC_IRQn
 = 27,

294 
TIM2_IRQn
 = 28,

295 
TIM3_IRQn
 = 29,

296 
TIM4_IRQn
 = 30,

297 
I2C1_EV_IRQn
 = 31,

298 
I2C1_ER_IRQn
 = 32,

299 
I2C2_EV_IRQn
 = 33,

300 
I2C2_ER_IRQn
 = 34,

301 
SPI1_IRQn
 = 35,

302 
SPI2_IRQn
 = 36,

303 
USART1_IRQn
 = 37,

304 
USART2_IRQn
 = 38,

305 
USART3_IRQn
 = 39,

306 
EXTI15_10_IRQn
 = 40,

307 
RTC_Arm_IRQn
 = 41,

308 
OTG_FS_WKUP_IRQn
 = 42,

309 
TIM8_BRK_TIM12_IRQn
 = 43,

310 
TIM8_UP_TIM13_IRQn
 = 44,

311 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

312 
TIM8_CC_IRQn
 = 46,

313 
DMA1_Sm7_IRQn
 = 47,

314 
FMC_IRQn
 = 48,

315 
SDIO_IRQn
 = 49,

316 
TIM5_IRQn
 = 50,

317 
SPI3_IRQn
 = 51,

318 
UART4_IRQn
 = 52,

319 
UART5_IRQn
 = 53,

320 
TIM6_DAC_IRQn
 = 54,

321 
TIM7_IRQn
 = 55,

322 
DMA2_Sm0_IRQn
 = 56,

323 
DMA2_Sm1_IRQn
 = 57,

324 
DMA2_Sm2_IRQn
 = 58,

325 
DMA2_Sm3_IRQn
 = 59,

326 
DMA2_Sm4_IRQn
 = 60,

327 
ETH_IRQn
 = 61,

328 
ETH_WKUP_IRQn
 = 62,

329 
CAN2_TX_IRQn
 = 63,

330 
CAN2_RX0_IRQn
 = 64,

331 
CAN2_RX1_IRQn
 = 65,

332 
CAN2_SCE_IRQn
 = 66,

333 
OTG_FS_IRQn
 = 67,

334 
DMA2_Sm5_IRQn
 = 68,

335 
DMA2_Sm6_IRQn
 = 69,

336 
DMA2_Sm7_IRQn
 = 70,

337 
USART6_IRQn
 = 71,

338 
I2C3_EV_IRQn
 = 72,

339 
I2C3_ER_IRQn
 = 73,

340 
OTG_HS_EP1_OUT_IRQn
 = 74,

341 
OTG_HS_EP1_IN_IRQn
 = 75,

342 
OTG_HS_WKUP_IRQn
 = 76,

343 
OTG_HS_IRQn
 = 77,

344 
DCMI_IRQn
 = 78,

345 
CRYP_IRQn
 = 79,

346 
HASH_RNG_IRQn
 = 80,

347 
FPU_IRQn
 = 81,

348 
UART7_IRQn
 = 82,

349 
UART8_IRQn
 = 83,

350 
SPI4_IRQn
 = 84,

351 
SPI5_IRQn
 = 85,

352 
SPI6_IRQn
 = 86,

353 
SAI1_IRQn
 = 87,

354 
DMA2D_IRQn
 = 90

357 #i
	`defed
(
STM32F429_439xx
)

358 
CAN1_TX_IRQn
 = 19,

359 
CAN1_RX0_IRQn
 = 20,

360 
CAN1_RX1_IRQn
 = 21,

361 
CAN1_SCE_IRQn
 = 22,

362 
EXTI9_5_IRQn
 = 23,

363 
TIM1_BRK_TIM9_IRQn
 = 24,

364 
TIM1_UP_TIM10_IRQn
 = 25,

365 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

366 
TIM1_CC_IRQn
 = 27,

367 
TIM2_IRQn
 = 28,

368 
TIM3_IRQn
 = 29,

369 
TIM4_IRQn
 = 30,

370 
I2C1_EV_IRQn
 = 31,

371 
I2C1_ER_IRQn
 = 32,

372 
I2C2_EV_IRQn
 = 33,

373 
I2C2_ER_IRQn
 = 34,

374 
SPI1_IRQn
 = 35,

375 
SPI2_IRQn
 = 36,

376 
USART1_IRQn
 = 37,

377 
USART2_IRQn
 = 38,

378 
USART3_IRQn
 = 39,

379 
EXTI15_10_IRQn
 = 40,

380 
RTC_Arm_IRQn
 = 41,

381 
OTG_FS_WKUP_IRQn
 = 42,

382 
TIM8_BRK_TIM12_IRQn
 = 43,

383 
TIM8_UP_TIM13_IRQn
 = 44,

384 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

385 
TIM8_CC_IRQn
 = 46,

386 
DMA1_Sm7_IRQn
 = 47,

387 
FMC_IRQn
 = 48,

388 
SDIO_IRQn
 = 49,

389 
TIM5_IRQn
 = 50,

390 
SPI3_IRQn
 = 51,

391 
UART4_IRQn
 = 52,

392 
UART5_IRQn
 = 53,

393 
TIM6_DAC_IRQn
 = 54,

394 
TIM7_IRQn
 = 55,

395 
DMA2_Sm0_IRQn
 = 56,

396 
DMA2_Sm1_IRQn
 = 57,

397 
DMA2_Sm2_IRQn
 = 58,

398 
DMA2_Sm3_IRQn
 = 59,

399 
DMA2_Sm4_IRQn
 = 60,

400 
ETH_IRQn
 = 61,

401 
ETH_WKUP_IRQn
 = 62,

402 
CAN2_TX_IRQn
 = 63,

403 
CAN2_RX0_IRQn
 = 64,

404 
CAN2_RX1_IRQn
 = 65,

405 
CAN2_SCE_IRQn
 = 66,

406 
OTG_FS_IRQn
 = 67,

407 
DMA2_Sm5_IRQn
 = 68,

408 
DMA2_Sm6_IRQn
 = 69,

409 
DMA2_Sm7_IRQn
 = 70,

410 
USART6_IRQn
 = 71,

411 
I2C3_EV_IRQn
 = 72,

412 
I2C3_ER_IRQn
 = 73,

413 
OTG_HS_EP1_OUT_IRQn
 = 74,

414 
OTG_HS_EP1_IN_IRQn
 = 75,

415 
OTG_HS_WKUP_IRQn
 = 76,

416 
OTG_HS_IRQn
 = 77,

417 
DCMI_IRQn
 = 78,

418 
CRYP_IRQn
 = 79,

419 
HASH_RNG_IRQn
 = 80,

420 
FPU_IRQn
 = 81,

421 
UART7_IRQn
 = 82,

422 
UART8_IRQn
 = 83,

423 
SPI4_IRQn
 = 84,

424 
SPI5_IRQn
 = 85,

425 
SPI6_IRQn
 = 86,

426 
SAI1_IRQn
 = 87,

427 
LTDC_IRQn
 = 88,

428 
LTDC_ER_IRQn
 = 89,

429 
DMA2D_IRQn
 = 90

432 #i
	`defed
(
STM32F410xx
)

433 
EXTI9_5_IRQn
 = 23,

434 
TIM1_BRK_TIM9_IRQn
 = 24,

435 
TIM1_UP_IRQn
 = 25,

436 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

437 
TIM1_CC_IRQn
 = 27,

438 
I2C1_EV_IRQn
 = 31,

439 
I2C1_ER_IRQn
 = 32,

440 
I2C2_EV_IRQn
 = 33,

441 
I2C2_ER_IRQn
 = 34,

442 
SPI1_IRQn
 = 35,

443 
SPI2_IRQn
 = 36,

444 
USART1_IRQn
 = 37,

445 
USART2_IRQn
 = 38,

446 
EXTI15_10_IRQn
 = 40,

447 
RTC_Arm_IRQn
 = 41,

448 
DMA1_Sm7_IRQn
 = 47,

449 
TIM5_IRQn
 = 50,

450 
TIM6_DAC_IRQn
 = 54,

451 
DMA2_Sm0_IRQn
 = 56,

452 
DMA2_Sm1_IRQn
 = 57,

453 
DMA2_Sm2_IRQn
 = 58,

454 
DMA2_Sm3_IRQn
 = 59,

455 
DMA2_Sm4_IRQn
 = 60,

456 
DMA2_Sm5_IRQn
 = 68,

457 
DMA2_Sm6_IRQn
 = 69,

458 
DMA2_Sm7_IRQn
 = 70,

459 
USART6_IRQn
 = 71,

460 
RNG_IRQn
 = 80,

461 
FPU_IRQn
 = 81,

462 
SPI5_IRQn
 = 85,

463 
FMPI2C1_EV_IRQn
 = 95,

464 
FMPI2C1_ER_IRQn
 = 96,

465 
LPTIM1_IRQn
 = 97

468 #i
	`defed
(
STM32F401xx
|| defed(
STM32F411xE
)

469 
EXTI9_5_IRQn
 = 23,

470 
TIM1_BRK_TIM9_IRQn
 = 24,

471 
TIM1_UP_TIM10_IRQn
 = 25,

472 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

473 
TIM1_CC_IRQn
 = 27,

474 
TIM2_IRQn
 = 28,

475 
TIM3_IRQn
 = 29,

476 
TIM4_IRQn
 = 30,

477 
I2C1_EV_IRQn
 = 31,

478 
I2C1_ER_IRQn
 = 32,

479 
I2C2_EV_IRQn
 = 33,

480 
I2C2_ER_IRQn
 = 34,

481 
SPI1_IRQn
 = 35,

482 
SPI2_IRQn
 = 36,

483 
USART1_IRQn
 = 37,

484 
USART2_IRQn
 = 38,

485 
EXTI15_10_IRQn
 = 40,

486 
RTC_Arm_IRQn
 = 41,

487 
OTG_FS_WKUP_IRQn
 = 42,

488 
DMA1_Sm7_IRQn
 = 47,

489 
SDIO_IRQn
 = 49,

490 
TIM5_IRQn
 = 50,

491 
SPI3_IRQn
 = 51,

492 
DMA2_Sm0_IRQn
 = 56,

493 
DMA2_Sm1_IRQn
 = 57,

494 
DMA2_Sm2_IRQn
 = 58,

495 
DMA2_Sm3_IRQn
 = 59,

496 
DMA2_Sm4_IRQn
 = 60,

497 
OTG_FS_IRQn
 = 67,

498 
DMA2_Sm5_IRQn
 = 68,

499 
DMA2_Sm6_IRQn
 = 69,

500 
DMA2_Sm7_IRQn
 = 70,

501 
USART6_IRQn
 = 71,

502 
I2C3_EV_IRQn
 = 72,

503 
I2C3_ER_IRQn
 = 73,

504 
FPU_IRQn
 = 81,

505 #i
	`defed
(
STM32F401xx
)

506 
SPI4_IRQn
 = 84

508 #i
	`defed
(
STM32F411xE
)

509 
SPI4_IRQn
 = 84,

510 
SPI5_IRQn
 = 85

514 #i
	`defed
(
STM32F469_479xx
)

515 
CAN1_TX_IRQn
 = 19,

516 
CAN1_RX0_IRQn
 = 20,

517 
CAN1_RX1_IRQn
 = 21,

518 
CAN1_SCE_IRQn
 = 22,

519 
EXTI9_5_IRQn
 = 23,

520 
TIM1_BRK_TIM9_IRQn
 = 24,

521 
TIM1_UP_TIM10_IRQn
 = 25,

522 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

523 
TIM1_CC_IRQn
 = 27,

524 
TIM2_IRQn
 = 28,

525 
TIM3_IRQn
 = 29,

526 
TIM4_IRQn
 = 30,

527 
I2C1_EV_IRQn
 = 31,

528 
I2C1_ER_IRQn
 = 32,

529 
I2C2_EV_IRQn
 = 33,

530 
I2C2_ER_IRQn
 = 34,

531 
SPI1_IRQn
 = 35,

532 
SPI2_IRQn
 = 36,

533 
USART1_IRQn
 = 37,

534 
USART2_IRQn
 = 38,

535 
USART3_IRQn
 = 39,

536 
EXTI15_10_IRQn
 = 40,

537 
RTC_Arm_IRQn
 = 41,

538 
OTG_FS_WKUP_IRQn
 = 42,

539 
TIM8_BRK_TIM12_IRQn
 = 43,

540 
TIM8_UP_TIM13_IRQn
 = 44,

541 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

542 
TIM8_CC_IRQn
 = 46,

543 
DMA1_Sm7_IRQn
 = 47,

544 
FMC_IRQn
 = 48,

545 
SDIO_IRQn
 = 49,

546 
TIM5_IRQn
 = 50,

547 
SPI3_IRQn
 = 51,

548 
UART4_IRQn
 = 52,

549 
UART5_IRQn
 = 53,

550 
TIM6_DAC_IRQn
 = 54,

551 
TIM7_IRQn
 = 55,

552 
DMA2_Sm0_IRQn
 = 56,

553 
DMA2_Sm1_IRQn
 = 57,

554 
DMA2_Sm2_IRQn
 = 58,

555 
DMA2_Sm3_IRQn
 = 59,

556 
DMA2_Sm4_IRQn
 = 60,

557 
ETH_IRQn
 = 61,

558 
ETH_WKUP_IRQn
 = 62,

559 
CAN2_TX_IRQn
 = 63,

560 
CAN2_RX0_IRQn
 = 64,

561 
CAN2_RX1_IRQn
 = 65,

562 
CAN2_SCE_IRQn
 = 66,

563 
OTG_FS_IRQn
 = 67,

564 
DMA2_Sm5_IRQn
 = 68,

565 
DMA2_Sm6_IRQn
 = 69,

566 
DMA2_Sm7_IRQn
 = 70,

567 
USART6_IRQn
 = 71,

568 
I2C3_EV_IRQn
 = 72,

569 
I2C3_ER_IRQn
 = 73,

570 
OTG_HS_EP1_OUT_IRQn
 = 74,

571 
OTG_HS_EP1_IN_IRQn
 = 75,

572 
OTG_HS_WKUP_IRQn
 = 76,

573 
OTG_HS_IRQn
 = 77,

574 
DCMI_IRQn
 = 78,

575 
CRYP_IRQn
 = 79,

576 
HASH_RNG_IRQn
 = 80,

577 
FPU_IRQn
 = 81,

578 
UART7_IRQn
 = 82,

579 
UART8_IRQn
 = 83,

580 
SPI4_IRQn
 = 84,

581 
SPI5_IRQn
 = 85,

582 
SPI6_IRQn
 = 86,

583 
SAI1_IRQn
 = 87,

584 
LTDC_IRQn
 = 88,

585 
LTDC_ER_IRQn
 = 89,

586 
DMA2D_IRQn
 = 90,

587 
QUADSPI_IRQn
 = 91,

588 
DSI_IRQn
 = 92

591 #i
	`defed
(
STM32F446xx
)

592 
CAN1_TX_IRQn
 = 19,

593 
CAN1_RX0_IRQn
 = 20,

594 
CAN1_RX1_IRQn
 = 21,

595 
CAN1_SCE_IRQn
 = 22,

596 
EXTI9_5_IRQn
 = 23,

597 
TIM1_BRK_TIM9_IRQn
 = 24,

598 
TIM1_UP_TIM10_IRQn
 = 25,

599 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

600 
TIM1_CC_IRQn
 = 27,

601 
TIM2_IRQn
 = 28,

602 
TIM3_IRQn
 = 29,

603 
TIM4_IRQn
 = 30,

604 
I2C1_EV_IRQn
 = 31,

605 
I2C1_ER_IRQn
 = 32,

606 
I2C2_EV_IRQn
 = 33,

607 
I2C2_ER_IRQn
 = 34,

608 
SPI1_IRQn
 = 35,

609 
SPI2_IRQn
 = 36,

610 
USART1_IRQn
 = 37,

611 
USART2_IRQn
 = 38,

612 
USART3_IRQn
 = 39,

613 
EXTI15_10_IRQn
 = 40,

614 
RTC_Arm_IRQn
 = 41,

615 
OTG_FS_WKUP_IRQn
 = 42,

616 
TIM8_BRK_IRQn
 = 43,

617 
TIM8_BRK_TIM12_IRQn
 = 43,

618 
TIM8_UP_TIM13_IRQn
 = 44,

619 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

620 
DMA1_Sm7_IRQn
 = 47,

621 
FMC_IRQn
 = 48,

622 
SDIO_IRQn
 = 49,

623 
TIM5_IRQn
 = 50,

624 
SPI3_IRQn
 = 51,

625 
UART4_IRQn
 = 52,

626 
UART5_IRQn
 = 53,

627 
TIM6_DAC_IRQn
 = 54,

628 
TIM7_IRQn
 = 55,

629 
DMA2_Sm0_IRQn
 = 56,

630 
DMA2_Sm1_IRQn
 = 57,

631 
DMA2_Sm2_IRQn
 = 58,

632 
DMA2_Sm3_IRQn
 = 59,

633 
DMA2_Sm4_IRQn
 = 60,

634 
CAN2_TX_IRQn
 = 63,

635 
CAN2_RX0_IRQn
 = 64,

636 
CAN2_RX1_IRQn
 = 65,

637 
CAN2_SCE_IRQn
 = 66,

638 
OTG_FS_IRQn
 = 67,

639 
DMA2_Sm5_IRQn
 = 68,

640 
DMA2_Sm6_IRQn
 = 69,

641 
DMA2_Sm7_IRQn
 = 70,

642 
USART6_IRQn
 = 71,

643 
I2C3_EV_IRQn
 = 72,

644 
I2C3_ER_IRQn
 = 73,

645 
OTG_HS_EP1_OUT_IRQn
 = 74,

646 
OTG_HS_EP1_IN_IRQn
 = 75,

647 
OTG_HS_WKUP_IRQn
 = 76,

648 
OTG_HS_IRQn
 = 77,

649 
DCMI_IRQn
 = 78,

650 
FPU_IRQn
 = 81,

651 
SPI4_IRQn
 = 84,

652 
SAI1_IRQn
 = 87,

653 
SAI2_IRQn
 = 91,

654 
QUADSPI_IRQn
 = 92,

655 
CEC_IRQn
 = 93,

656 
SPDIF_RX_IRQn
 = 94,

657 
FMPI2C1_EV_IRQn
 = 95,

658 
FMPI2C1_ER_IRQn
 = 96

660 } 
	tIRQn_Ty
;

666 
	~"ce_cm4.h
"

667 
	~"syem_m32f4xx.h
"

668 
	~<dt.h
>

674 
t32_t
 
	ts32
;

675 
t16_t
 
	ts16
;

676 
t8_t
 
	ts8
;

678 cڡ 
	tt32_t
 
	tsc32
;

679 cڡ 
	tt16_t
 
	tsc16
;

680 cڡ 
	tt8_t
 
	tsc8
;

682 
__IO
 
	tt32_t
 
	tvs32
;

683 
__IO
 
	tt16_t
 
	tvs16
;

684 
__IO
 
	tt8_t
 
	tvs8
;

686 
__I
 
	tt32_t
 
	tvsc32
;

687 
__I
 
	tt16_t
 
	tvsc16
;

688 
__I
 
	tt8_t
 
	tvsc8
;

690 
ut32_t
 
	tu32
;

691 
ut16_t
 
	tu16
;

692 
ut8_t
 
	tu8
;

694 cڡ 
	tut32_t
 
	tuc32
;

695 cڡ 
	tut16_t
 
	tuc16
;

696 cڡ 
	tut8_t
 
	tuc8
;

698 
__IO
 
	tut32_t
 
	tvu32
;

699 
__IO
 
	tut16_t
 
	tvu16
;

700 
__IO
 
	tut8_t
 
	tvu8
;

702 
__I
 
	tut32_t
 
	tvuc32
;

703 
__I
 
	tut16_t
 
	tvuc16
;

704 
__I
 
	tut8_t
 
	tvuc8
;

706 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

708 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

709 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

711 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

727 
__IO
 
ut32_t
 
SR
;

728 
__IO
 
ut32_t
 
CR1
;

729 
__IO
 
ut32_t
 
CR2
;

730 
__IO
 
ut32_t
 
SMPR1
;

731 
__IO
 
ut32_t
 
SMPR2
;

732 
__IO
 
ut32_t
 
JOFR1
;

733 
__IO
 
ut32_t
 
JOFR2
;

734 
__IO
 
ut32_t
 
JOFR3
;

735 
__IO
 
ut32_t
 
JOFR4
;

736 
__IO
 
ut32_t
 
HTR
;

737 
__IO
 
ut32_t
 
LTR
;

738 
__IO
 
ut32_t
 
SQR1
;

739 
__IO
 
ut32_t
 
SQR2
;

740 
__IO
 
ut32_t
 
SQR3
;

741 
__IO
 
ut32_t
 
JSQR
;

742 
__IO
 
ut32_t
 
JDR1
;

743 
__IO
 
ut32_t
 
JDR2
;

744 
__IO
 
ut32_t
 
JDR3
;

745 
__IO
 
ut32_t
 
JDR4
;

746 
__IO
 
ut32_t
 
DR
;

747 } 
	tADC_TyDef
;

751 
__IO
 
ut32_t
 
CSR
;

752 
__IO
 
ut32_t
 
CCR
;

753 
__IO
 
ut32_t
 
CDR
;

755 } 
	tADC_Comm_TyDef
;

764 
__IO
 
ut32_t
 
TIR
;

765 
__IO
 
ut32_t
 
TDTR
;

766 
__IO
 
ut32_t
 
TDLR
;

767 
__IO
 
ut32_t
 
TDHR
;

768 } 
	tCAN_TxMaBox_TyDef
;

776 
__IO
 
ut32_t
 
RIR
;

777 
__IO
 
ut32_t
 
RDTR
;

778 
__IO
 
ut32_t
 
RDLR
;

779 
__IO
 
ut32_t
 
RDHR
;

780 } 
	tCAN_FIFOMaBox_TyDef
;

788 
__IO
 
ut32_t
 
FR1
;

789 
__IO
 
ut32_t
 
FR2
;

790 } 
	tCAN_FrRegi_TyDef
;

798 
__IO
 
ut32_t
 
MCR
;

799 
__IO
 
ut32_t
 
MSR
;

800 
__IO
 
ut32_t
 
TSR
;

801 
__IO
 
ut32_t
 
RF0R
;

802 
__IO
 
ut32_t
 
RF1R
;

803 
__IO
 
ut32_t
 
IER
;

804 
__IO
 
ut32_t
 
ESR
;

805 
__IO
 
ut32_t
 
BTR
;

806 
ut32_t
 
RESERVED0
[88];

807 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

808 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

809 
ut32_t
 
RESERVED1
[12];

810 
__IO
 
ut32_t
 
FMR
;

811 
__IO
 
ut32_t
 
FM1R
;

812 
ut32_t
 
RESERVED2
;

813 
__IO
 
ut32_t
 
FS1R
;

814 
ut32_t
 
RESERVED3
;

815 
__IO
 
ut32_t
 
FFA1R
;

816 
ut32_t
 
RESERVED4
;

817 
__IO
 
ut32_t
 
FA1R
;

818 
ut32_t
 
RESERVED5
[8];

819 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

820 } 
	tCAN_TyDef
;

822 #i
	`defed
(
STM32F446xx
)

828 
__IO
 
ut32_t
 
CR
;

829 
__IO
 
ut32_t
 
CFGR
;

830 
__IO
 
ut32_t
 
TXDR
;

831 
__IO
 
ut32_t
 
RXDR
;

832 
__IO
 
ut32_t
 
ISR
;

833 
__IO
 
ut32_t
 
IER
;

834 }
	tCEC_TyDef
;

843 
__IO
 
ut32_t
 
DR
;

844 
__IO
 
ut8_t
 
IDR
;

845 
ut8_t
 
RESERVED0
;

846 
ut16_t
 
RESERVED1
;

847 
__IO
 
ut32_t
 
CR
;

848 } 
	tCRC_TyDef
;

856 
__IO
 
ut32_t
 
CR
;

857 
__IO
 
ut32_t
 
SWTRIGR
;

858 
__IO
 
ut32_t
 
DHR12R1
;

859 
__IO
 
ut32_t
 
DHR12L1
;

860 
__IO
 
ut32_t
 
DHR8R1
;

861 
__IO
 
ut32_t
 
DHR12R2
;

862 
__IO
 
ut32_t
 
DHR12L2
;

863 
__IO
 
ut32_t
 
DHR8R2
;

864 
__IO
 
ut32_t
 
DHR12RD
;

865 
__IO
 
ut32_t
 
DHR12LD
;

866 
__IO
 
ut32_t
 
DHR8RD
;

867 
__IO
 
ut32_t
 
DOR1
;

868 
__IO
 
ut32_t
 
DOR2
;

869 
__IO
 
ut32_t
 
SR
;

870 } 
	tDAC_TyDef
;

878 
__IO
 
ut32_t
 
IDCODE
;

879 
__IO
 
ut32_t
 
CR
;

880 
__IO
 
ut32_t
 
APB1FZ
;

881 
__IO
 
ut32_t
 
APB2FZ
;

882 }
	tDBGMCU_TyDef
;

890 
__IO
 
ut32_t
 
CR
;

891 
__IO
 
ut32_t
 
SR
;

892 
__IO
 
ut32_t
 
RISR
;

893 
__IO
 
ut32_t
 
IER
;

894 
__IO
 
ut32_t
 
MISR
;

895 
__IO
 
ut32_t
 
ICR
;

896 
__IO
 
ut32_t
 
ESCR
;

897 
__IO
 
ut32_t
 
ESUR
;

898 
__IO
 
ut32_t
 
CWSTRTR
;

899 
__IO
 
ut32_t
 
CWSIZER
;

900 
__IO
 
ut32_t
 
DR
;

901 } 
	tDCMI_TyDef
;

909 
__IO
 
ut32_t
 
CR
;

910 
__IO
 
ut32_t
 
NDTR
;

911 
__IO
 
ut32_t
 
PAR
;

912 
__IO
 
ut32_t
 
M0AR
;

913 
__IO
 
ut32_t
 
M1AR
;

914 
__IO
 
ut32_t
 
FCR
;

915 } 
	tDMA_Sm_TyDef
;

919 
__IO
 
ut32_t
 
LISR
;

920 
__IO
 
ut32_t
 
HISR
;

921 
__IO
 
ut32_t
 
LIFCR
;

922 
__IO
 
ut32_t
 
HIFCR
;

923 } 
	tDMA_TyDef
;

931 
__IO
 
ut32_t
 
CR
;

932 
__IO
 
ut32_t
 
ISR
;

933 
__IO
 
ut32_t
 
IFCR
;

934 
__IO
 
ut32_t
 
FGMAR
;

935 
__IO
 
ut32_t
 
FGOR
;

936 
__IO
 
ut32_t
 
BGMAR
;

937 
__IO
 
ut32_t
 
BGOR
;

938 
__IO
 
ut32_t
 
FGPFCCR
;

939 
__IO
 
ut32_t
 
FGCOLR
;

940 
__IO
 
ut32_t
 
BGPFCCR
;

941 
__IO
 
ut32_t
 
BGCOLR
;

942 
__IO
 
ut32_t
 
FGCMAR
;

943 
__IO
 
ut32_t
 
BGCMAR
;

944 
__IO
 
ut32_t
 
OPFCCR
;

945 
__IO
 
ut32_t
 
OCOLR
;

946 
__IO
 
ut32_t
 
OMAR
;

947 
__IO
 
ut32_t
 
OOR
;

948 
__IO
 
ut32_t
 
NLR
;

949 
__IO
 
ut32_t
 
LWR
;

950 
__IO
 
ut32_t
 
AMTCR
;

951 
ut32_t
 
RESERVED
[236];

952 
__IO
 
ut32_t
 
FGCLUT
[256];

953 
__IO
 
ut32_t
 
BGCLUT
[256];

954 } 
	tDMA2D_TyDef
;

956 #i
	`defed
(
STM32F469_479xx
)

963 
__IO
 
ut32_t
 
VR
;

964 
__IO
 
ut32_t
 
CR
;

965 
__IO
 
ut32_t
 
CCR
;

966 
__IO
 
ut32_t
 
LVCIDR
;

967 
__IO
 
ut32_t
 
LCOLCR
;

968 
__IO
 
ut32_t
 
LPCR
;

969 
__IO
 
ut32_t
 
LPMCR
;

970 
ut32_t
 
RESERVED0
[4];

971 
__IO
 
ut32_t
 
PCR
;

972 
__IO
 
ut32_t
 
GVCIDR
;

973 
__IO
 
ut32_t
 
MCR
;

974 
__IO
 
ut32_t
 
VMCR
;

975 
__IO
 
ut32_t
 
VPCR
;

976 
__IO
 
ut32_t
 
VCCR
;

977 
__IO
 
ut32_t
 
VNPCR
;

978 
__IO
 
ut32_t
 
VHSACR
;

979 
__IO
 
ut32_t
 
VHBPCR
;

980 
__IO
 
ut32_t
 
VLCR
;

981 
__IO
 
ut32_t
 
VVSACR
;

982 
__IO
 
ut32_t
 
VVBPCR
;

983 
__IO
 
ut32_t
 
VVFPCR
;

984 
__IO
 
ut32_t
 
VVACR
;

985 
__IO
 
ut32_t
 
LCCR
;

986 
__IO
 
ut32_t
 
CMCR
;

987 
__IO
 
ut32_t
 
GHCR
;

988 
__IO
 
ut32_t
 
GPDR
;

989 
__IO
 
ut32_t
 
GPSR
;

990 
__IO
 
ut32_t
 
TCCR
[6];

991 
__IO
 
ut32_t
 
TDCR
;

992 
__IO
 
ut32_t
 
CLCR
;

993 
__IO
 
ut32_t
 
CLTCR
;

994 
__IO
 
ut32_t
 
DLTCR
;

995 
__IO
 
ut32_t
 
PCTLR
;

996 
__IO
 
ut32_t
 
PCONFR
;

997 
__IO
 
ut32_t
 
PUCR
;

998 
__IO
 
ut32_t
 
PTTCR
;

999 
__IO
 
ut32_t
 
PSR
;

1000 
ut32_t
 
RESERVED1
[2];

1001 
__IO
 
ut32_t
 
ISR
[2];

1002 
__IO
 
ut32_t
 
IER
[2];

1003 
ut32_t
 
RESERVED2
[3];

1004 
__IO
 
ut32_t
 
FIR
[2];

1005 
ut32_t
 
RESERVED3
[8];

1006 
__IO
 
ut32_t
 
VSCR
;

1007 
ut32_t
 
RESERVED4
[2];

1008 
__IO
 
ut32_t
 
LCVCIDR
;

1009 
__IO
 
ut32_t
 
LCCCR
;

1010 
ut32_t
 
RESERVED5
;

1011 
__IO
 
ut32_t
 
LPMCCR
;

1012 
ut32_t
 
RESERVED6
[7];

1013 
__IO
 
ut32_t
 
VMCCR
;

1014 
__IO
 
ut32_t
 
VPCCR
;

1015 
__IO
 
ut32_t
 
VCCCR
;

1016 
__IO
 
ut32_t
 
VNPCCR
;

1017 
__IO
 
ut32_t
 
VHSACCR
;

1018 
__IO
 
ut32_t
 
VHBPCCR
;

1019 
__IO
 
ut32_t
 
VLCCR
;

1020 
__IO
 
ut32_t
 
VVSACCR
;

1021 
__IO
 
ut32_t
 
VVBPCCR
;

1022 
__IO
 
ut32_t
 
VVFPCCR
;

1023 
__IO
 
ut32_t
 
VVACCR
;

1024 
ut32_t
 
RESERVED7
[11];

1025 
__IO
 
ut32_t
 
TDCCR
;

1026 
ut32_t
 
RESERVED8
[155];

1027 
__IO
 
ut32_t
 
WCFGR
;

1028 
__IO
 
ut32_t
 
WCR
;

1029 
__IO
 
ut32_t
 
WIER
;

1030 
__IO
 
ut32_t
 
WISR
;

1031 
__IO
 
ut32_t
 
WIFCR
;

1032 
ut32_t
 
RESERVED9
;

1033 
__IO
 
ut32_t
 
WPCR
[5];

1034 
ut32_t
 
RESERVED10
;

1035 
__IO
 
ut32_t
 
WRPCR
;

1036 } 
	tDSI_TyDef
;

1045 
__IO
 
ut32_t
 
MACCR
;

1046 
__IO
 
ut32_t
 
MACFFR
;

1047 
__IO
 
ut32_t
 
MACHTHR
;

1048 
__IO
 
ut32_t
 
MACHTLR
;

1049 
__IO
 
ut32_t
 
MACMIIAR
;

1050 
__IO
 
ut32_t
 
MACMIIDR
;

1051 
__IO
 
ut32_t
 
MACFCR
;

1052 
__IO
 
ut32_t
 
MACVLANTR
;

1053 
ut32_t
 
RESERVED0
[2];

1054 
__IO
 
ut32_t
 
MACRWUFFR
;

1055 
__IO
 
ut32_t
 
MACPMTCSR
;

1056 
ut32_t
 
RESERVED1
[2];

1057 
__IO
 
ut32_t
 
MACSR
;

1058 
__IO
 
ut32_t
 
MACIMR
;

1059 
__IO
 
ut32_t
 
MACA0HR
;

1060 
__IO
 
ut32_t
 
MACA0LR
;

1061 
__IO
 
ut32_t
 
MACA1HR
;

1062 
__IO
 
ut32_t
 
MACA1LR
;

1063 
__IO
 
ut32_t
 
MACA2HR
;

1064 
__IO
 
ut32_t
 
MACA2LR
;

1065 
__IO
 
ut32_t
 
MACA3HR
;

1066 
__IO
 
ut32_t
 
MACA3LR
;

1067 
ut32_t
 
RESERVED2
[40];

1068 
__IO
 
ut32_t
 
MMCCR
;

1069 
__IO
 
ut32_t
 
MMCRIR
;

1070 
__IO
 
ut32_t
 
MMCTIR
;

1071 
__IO
 
ut32_t
 
MMCRIMR
;

1072 
__IO
 
ut32_t
 
MMCTIMR
;

1073 
ut32_t
 
RESERVED3
[14];

1074 
__IO
 
ut32_t
 
MMCTGFSCCR
;

1075 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

1076 
ut32_t
 
RESERVED4
[5];

1077 
__IO
 
ut32_t
 
MMCTGFCR
;

1078 
ut32_t
 
RESERVED5
[10];

1079 
__IO
 
ut32_t
 
MMCRFCECR
;

1080 
__IO
 
ut32_t
 
MMCRFAECR
;

1081 
ut32_t
 
RESERVED6
[10];

1082 
__IO
 
ut32_t
 
MMCRGUFCR
;

1083 
ut32_t
 
RESERVED7
[334];

1084 
__IO
 
ut32_t
 
PTPTSCR
;

1085 
__IO
 
ut32_t
 
PTPSSIR
;

1086 
__IO
 
ut32_t
 
PTPTSHR
;

1087 
__IO
 
ut32_t
 
PTPTSLR
;

1088 
__IO
 
ut32_t
 
PTPTSHUR
;

1089 
__IO
 
ut32_t
 
PTPTSLUR
;

1090 
__IO
 
ut32_t
 
PTPTSAR
;

1091 
__IO
 
ut32_t
 
PTPTTHR
;

1092 
__IO
 
ut32_t
 
PTPTTLR
;

1093 
__IO
 
ut32_t
 
RESERVED8
;

1094 
__IO
 
ut32_t
 
PTPTSSR
;

1095 
ut32_t
 
RESERVED9
[565];

1096 
__IO
 
ut32_t
 
DMABMR
;

1097 
__IO
 
ut32_t
 
DMATPDR
;

1098 
__IO
 
ut32_t
 
DMARPDR
;

1099 
__IO
 
ut32_t
 
DMARDLAR
;

1100 
__IO
 
ut32_t
 
DMATDLAR
;

1101 
__IO
 
ut32_t
 
DMASR
;

1102 
__IO
 
ut32_t
 
DMAOMR
;

1103 
__IO
 
ut32_t
 
DMAIER
;

1104 
__IO
 
ut32_t
 
DMAMFBOCR
;

1105 
__IO
 
ut32_t
 
DMARSWTR
;

1106 
ut32_t
 
RESERVED10
[8];

1107 
__IO
 
ut32_t
 
DMACHTDR
;

1108 
__IO
 
ut32_t
 
DMACHRDR
;

1109 
__IO
 
ut32_t
 
DMACHTBAR
;

1110 
__IO
 
ut32_t
 
DMACHRBAR
;

1111 } 
	tETH_TyDef
;

1119 
__IO
 
ut32_t
 
IMR
;

1120 
__IO
 
ut32_t
 
EMR
;

1121 
__IO
 
ut32_t
 
RTSR
;

1122 
__IO
 
ut32_t
 
FTSR
;

1123 
__IO
 
ut32_t
 
SWIER
;

1124 
__IO
 
ut32_t
 
PR
;

1125 } 
	tEXTI_TyDef
;

1133 
__IO
 
ut32_t
 
ACR
;

1134 
__IO
 
ut32_t
 
KEYR
;

1135 
__IO
 
ut32_t
 
OPTKEYR
;

1136 
__IO
 
ut32_t
 
SR
;

1137 
__IO
 
ut32_t
 
CR
;

1138 
__IO
 
ut32_t
 
OPTCR
;

1139 
__IO
 
ut32_t
 
OPTCR1
;

1140 } 
	tFLASH_TyDef
;

1142 #i
	`defed
(
STM32F40_41xxx
)

1149 
__IO
 
ut32_t
 
BTCR
[8];

1150 } 
	tFSMC_Bk1_TyDef
;

1158 
__IO
 
ut32_t
 
BWTR
[7];

1159 } 
	tFSMC_Bk1E_TyDef
;

1167 
__IO
 
ut32_t
 
PCR2
;

1168 
__IO
 
ut32_t
 
SR2
;

1169 
__IO
 
ut32_t
 
PMEM2
;

1170 
__IO
 
ut32_t
 
PATT2
;

1171 
ut32_t
 
RESERVED0
;

1172 
__IO
 
ut32_t
 
ECCR2
;

1173 } 
	tFSMC_Bk2_TyDef
;

1181 
__IO
 
ut32_t
 
PCR3
;

1182 
__IO
 
ut32_t
 
SR3
;

1183 
__IO
 
ut32_t
 
PMEM3
;

1184 
__IO
 
ut32_t
 
PATT3
;

1185 
ut32_t
 
RESERVED0
;

1186 
__IO
 
ut32_t
 
ECCR3
;

1187 } 
	tFSMC_Bk3_TyDef
;

1195 
__IO
 
ut32_t
 
PCR4
;

1196 
__IO
 
ut32_t
 
SR4
;

1197 
__IO
 
ut32_t
 
PMEM4
;

1198 
__IO
 
ut32_t
 
PATT4
;

1199 
__IO
 
ut32_t
 
PIO4
;

1200 } 
	tFSMC_Bk4_TyDef
;

1203 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1210 
__IO
 
ut32_t
 
BTCR
[8];

1211 } 
	tFMC_Bk1_TyDef
;

1219 
__IO
 
ut32_t
 
BWTR
[7];

1220 } 
	tFMC_Bk1E_TyDef
;

1228 
__IO
 
ut32_t
 
PCR2
;

1229 
__IO
 
ut32_t
 
SR2
;

1230 
__IO
 
ut32_t
 
PMEM2
;

1231 
__IO
 
ut32_t
 
PATT2
;

1232 
ut32_t
 
RESERVED0
;

1233 
__IO
 
ut32_t
 
ECCR2
;

1234 } 
	tFMC_Bk2_TyDef
;

1242 
__IO
 
ut32_t
 
PCR3
;

1243 
__IO
 
ut32_t
 
SR3
;

1244 
__IO
 
ut32_t
 
PMEM3
;

1245 
__IO
 
ut32_t
 
PATT3
;

1246 
ut32_t
 
RESERVED0
;

1247 
__IO
 
ut32_t
 
ECCR3
;

1248 } 
	tFMC_Bk3_TyDef
;

1256 
__IO
 
ut32_t
 
PCR4
;

1257 
__IO
 
ut32_t
 
SR4
;

1258 
__IO
 
ut32_t
 
PMEM4
;

1259 
__IO
 
ut32_t
 
PATT4
;

1260 
__IO
 
ut32_t
 
PIO4
;

1261 } 
	tFMC_Bk4_TyDef
;

1269 
__IO
 
ut32_t
 
SDCR
[2];

1270 
__IO
 
ut32_t
 
SDTR
[2];

1271 
__IO
 
ut32_t
 
SDCMR
;

1272 
__IO
 
ut32_t
 
SDRTR
;

1273 
__IO
 
ut32_t
 
SDSR
;

1274 } 
	tFMC_Bk5_6_TyDef
;

1283 
__IO
 
ut32_t
 
MODER
;

1284 
__IO
 
ut32_t
 
OTYPER
;

1285 
__IO
 
ut32_t
 
OSPEEDR
;

1286 
__IO
 
ut32_t
 
PUPDR
;

1287 
__IO
 
ut32_t
 
IDR
;

1288 
__IO
 
ut32_t
 
ODR
;

1289 
__IO
 
ut16_t
 
BSRRL
;

1290 
__IO
 
ut16_t
 
BSRRH
;

1291 
__IO
 
ut32_t
 
LCKR
;

1292 
__IO
 
ut32_t
 
AFR
[2];

1293 } 
	tGPIO_TyDef
;

1301 
__IO
 
ut32_t
 
MEMRMP
;

1302 
__IO
 
ut32_t
 
PMC
;

1303 
__IO
 
ut32_t
 
EXTICR
[4];

1304 #i
	`defed
 (
STM32F410xx
)

1305 
ut32_t
 
RESERVED
;

1306 
ut32_t
 
CFGR2
;

1307 
__IO
 
ut32_t
 
CMPCR
;

1308 
ut32_t
 
RESERVED1
[2];

1309 
__IO
 
ut32_t
 
CFGR
;

1311 
ut32_t
 
RESERVED
[2];

1312 
__IO
 
ut32_t
 
CMPCR
;

1314 } 
	tSYSCFG_TyDef
;

1322 
__IO
 
ut16_t
 
CR1
;

1323 
ut16_t
 
RESERVED0
;

1324 
__IO
 
ut16_t
 
CR2
;

1325 
ut16_t
 
RESERVED1
;

1326 
__IO
 
ut16_t
 
OAR1
;

1327 
ut16_t
 
RESERVED2
;

1328 
__IO
 
ut16_t
 
OAR2
;

1329 
ut16_t
 
RESERVED3
;

1330 
__IO
 
ut16_t
 
DR
;

1331 
ut16_t
 
RESERVED4
;

1332 
__IO
 
ut16_t
 
SR1
;

1333 
ut16_t
 
RESERVED5
;

1334 
__IO
 
ut16_t
 
SR2
;

1335 
ut16_t
 
RESERVED6
;

1336 
__IO
 
ut16_t
 
CCR
;

1337 
ut16_t
 
RESERVED7
;

1338 
__IO
 
ut16_t
 
TRISE
;

1339 
ut16_t
 
RESERVED8
;

1340 
__IO
 
ut16_t
 
FLTR
;

1341 
ut16_t
 
RESERVED9
;

1342 } 
	tI2C_TyDef
;

1344 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

1351 
__IO
 
ut32_t
 
CR1
;

1352 
__IO
 
ut32_t
 
CR2
;

1353 
__IO
 
ut32_t
 
OAR1
;

1354 
__IO
 
ut32_t
 
OAR2
;

1355 
__IO
 
ut32_t
 
TIMINGR
;

1356 
__IO
 
ut32_t
 
TIMEOUTR
;

1357 
__IO
 
ut32_t
 
ISR
;

1358 
__IO
 
ut32_t
 
ICR
;

1359 
__IO
 
ut32_t
 
PECR
;

1360 
__IO
 
ut32_t
 
RXDR
;

1361 
__IO
 
ut32_t
 
TXDR
;

1362 }
	tFMPI2C_TyDef
;

1371 
__IO
 
ut32_t
 
KR
;

1372 
__IO
 
ut32_t
 
PR
;

1373 
__IO
 
ut32_t
 
RLR
;

1374 
__IO
 
ut32_t
 
SR
;

1375 } 
	tIWDG_TyDef
;

1383 
ut32_t
 
RESERVED0
[2];

1384 
__IO
 
ut32_t
 
SSCR
;

1385 
__IO
 
ut32_t
 
BPCR
;

1386 
__IO
 
ut32_t
 
AWCR
;

1387 
__IO
 
ut32_t
 
TWCR
;

1388 
__IO
 
ut32_t
 
GCR
;

1389 
ut32_t
 
RESERVED1
[2];

1390 
__IO
 
ut32_t
 
SRCR
;

1391 
ut32_t
 
RESERVED2
[1];

1392 
__IO
 
ut32_t
 
BCCR
;

1393 
ut32_t
 
RESERVED3
[1];

1394 
__IO
 
ut32_t
 
IER
;

1395 
__IO
 
ut32_t
 
ISR
;

1396 
__IO
 
ut32_t
 
ICR
;

1397 
__IO
 
ut32_t
 
LIPCR
;

1398 
__IO
 
ut32_t
 
CPSR
;

1399 
__IO
 
ut32_t
 
CDSR
;

1400 } 
	tLTDC_TyDef
;

1408 
__IO
 
ut32_t
 
CR
;

1409 
__IO
 
ut32_t
 
WHPCR
;

1410 
__IO
 
ut32_t
 
WVPCR
;

1411 
__IO
 
ut32_t
 
CKCR
;

1412 
__IO
 
ut32_t
 
PFCR
;

1413 
__IO
 
ut32_t
 
CACR
;

1414 
__IO
 
ut32_t
 
DCCR
;

1415 
__IO
 
ut32_t
 
BFCR
;

1416 
ut32_t
 
RESERVED0
[2];

1417 
__IO
 
ut32_t
 
CFBAR
;

1418 
__IO
 
ut32_t
 
CFBLR
;

1419 
__IO
 
ut32_t
 
CFBLNR
;

1420 
ut32_t
 
RESERVED1
[3];

1421 
__IO
 
ut32_t
 
CLUTWR
;

1423 } 
	tLTDC_Lay_TyDef
;

1431 
__IO
 
ut32_t
 
CR
;

1432 
__IO
 
ut32_t
 
CSR
;

1433 } 
	tPWR_TyDef
;

1441 
__IO
 
ut32_t
 
CR
;

1442 
__IO
 
ut32_t
 
PLLCFGR
;

1443 
__IO
 
ut32_t
 
CFGR
;

1444 
__IO
 
ut32_t
 
CIR
;

1445 
__IO
 
ut32_t
 
AHB1RSTR
;

1446 
__IO
 
ut32_t
 
AHB2RSTR
;

1447 
__IO
 
ut32_t
 
AHB3RSTR
;

1448 
ut32_t
 
RESERVED0
;

1449 
__IO
 
ut32_t
 
APB1RSTR
;

1450 
__IO
 
ut32_t
 
APB2RSTR
;

1451 
ut32_t
 
RESERVED1
[2];

1452 
__IO
 
ut32_t
 
AHB1ENR
;

1453 
__IO
 
ut32_t
 
AHB2ENR
;

1454 
__IO
 
ut32_t
 
AHB3ENR
;

1455 
ut32_t
 
RESERVED2
;

1456 
__IO
 
ut32_t
 
APB1ENR
;

1457 
__IO
 
ut32_t
 
APB2ENR
;

1458 
ut32_t
 
RESERVED3
[2];

1459 
__IO
 
ut32_t
 
AHB1LPENR
;

1460 
__IO
 
ut32_t
 
AHB2LPENR
;

1461 
__IO
 
ut32_t
 
AHB3LPENR
;

1462 
ut32_t
 
RESERVED4
;

1463 
__IO
 
ut32_t
 
APB1LPENR
;

1464 
__IO
 
ut32_t
 
APB2LPENR
;

1465 
ut32_t
 
RESERVED5
[2];

1466 
__IO
 
ut32_t
 
BDCR
;

1467 
__IO
 
ut32_t
 
CSR
;

1468 
ut32_t
 
RESERVED6
[2];

1469 
__IO
 
ut32_t
 
SSCGR
;

1470 
__IO
 
ut32_t
 
PLLI2SCFGR
;

1471 
__IO
 
ut32_t
 
PLLSAICFGR
;

1472 
__IO
 
ut32_t
 
DCKCFGR
;

1473 
__IO
 
ut32_t
 
CKGATENR
;

1474 
__IO
 
ut32_t
 
DCKCFGR2
;

1476 } 
	tRCC_TyDef
;

1484 
__IO
 
ut32_t
 
TR
;

1485 
__IO
 
ut32_t
 
DR
;

1486 
__IO
 
ut32_t
 
CR
;

1487 
__IO
 
ut32_t
 
ISR
;

1488 
__IO
 
ut32_t
 
PRER
;

1489 
__IO
 
ut32_t
 
WUTR
;

1490 
__IO
 
ut32_t
 
CALIBR
;

1491 
__IO
 
ut32_t
 
ALRMAR
;

1492 
__IO
 
ut32_t
 
ALRMBR
;

1493 
__IO
 
ut32_t
 
WPR
;

1494 
__IO
 
ut32_t
 
SSR
;

1495 
__IO
 
ut32_t
 
SHIFTR
;

1496 
__IO
 
ut32_t
 
TSTR
;

1497 
__IO
 
ut32_t
 
TSDR
;

1498 
__IO
 
ut32_t
 
TSSSR
;

1499 
__IO
 
ut32_t
 
CALR
;

1500 
__IO
 
ut32_t
 
TAFCR
;

1501 
__IO
 
ut32_t
 
ALRMASSR
;

1502 
__IO
 
ut32_t
 
ALRMBSSR
;

1503 
ut32_t
 
RESERVED7
;

1504 
__IO
 
ut32_t
 
BKP0R
;

1505 
__IO
 
ut32_t
 
BKP1R
;

1506 
__IO
 
ut32_t
 
BKP2R
;

1507 
__IO
 
ut32_t
 
BKP3R
;

1508 
__IO
 
ut32_t
 
BKP4R
;

1509 
__IO
 
ut32_t
 
BKP5R
;

1510 
__IO
 
ut32_t
 
BKP6R
;

1511 
__IO
 
ut32_t
 
BKP7R
;

1512 
__IO
 
ut32_t
 
BKP8R
;

1513 
__IO
 
ut32_t
 
BKP9R
;

1514 
__IO
 
ut32_t
 
BKP10R
;

1515 
__IO
 
ut32_t
 
BKP11R
;

1516 
__IO
 
ut32_t
 
BKP12R
;

1517 
__IO
 
ut32_t
 
BKP13R
;

1518 
__IO
 
ut32_t
 
BKP14R
;

1519 
__IO
 
ut32_t
 
BKP15R
;

1520 
__IO
 
ut32_t
 
BKP16R
;

1521 
__IO
 
ut32_t
 
BKP17R
;

1522 
__IO
 
ut32_t
 
BKP18R
;

1523 
__IO
 
ut32_t
 
BKP19R
;

1524 } 
	tRTC_TyDef
;

1533 
__IO
 
ut32_t
 
GCR
;

1534 } 
	tSAI_TyDef
;

1538 
__IO
 
ut32_t
 
CR1
;

1539 
__IO
 
ut32_t
 
CR2
;

1540 
__IO
 
ut32_t
 
FRCR
;

1541 
__IO
 
ut32_t
 
SLOTR
;

1542 
__IO
 
ut32_t
 
IMR
;

1543 
__IO
 
ut32_t
 
SR
;

1544 
__IO
 
ut32_t
 
CLRFR
;

1545 
__IO
 
ut32_t
 
DR
;

1546 } 
	tSAI_Block_TyDef
;

1554 
__IO
 
ut32_t
 
POWER
;

1555 
__IO
 
ut32_t
 
CLKCR
;

1556 
__IO
 
ut32_t
 
ARG
;

1557 
__IO
 
ut32_t
 
CMD
;

1558 
__I
 
ut32_t
 
RESPCMD
;

1559 
__I
 
ut32_t
 
RESP1
;

1560 
__I
 
ut32_t
 
RESP2
;

1561 
__I
 
ut32_t
 
RESP3
;

1562 
__I
 
ut32_t
 
RESP4
;

1563 
__IO
 
ut32_t
 
DTIMER
;

1564 
__IO
 
ut32_t
 
DLEN
;

1565 
__IO
 
ut32_t
 
DCTRL
;

1566 
__I
 
ut32_t
 
DCOUNT
;

1567 
__I
 
ut32_t
 
STA
;

1568 
__IO
 
ut32_t
 
ICR
;

1569 
__IO
 
ut32_t
 
MASK
;

1570 
ut32_t
 
RESERVED0
[2];

1571 
__I
 
ut32_t
 
FIFOCNT
;

1572 
ut32_t
 
RESERVED1
[13];

1573 
__IO
 
ut32_t
 
FIFO
;

1574 } 
	tSDIO_TyDef
;

1582 
__IO
 
ut16_t
 
CR1
;

1583 
ut16_t
 
RESERVED0
;

1584 
__IO
 
ut16_t
 
CR2
;

1585 
ut16_t
 
RESERVED1
;

1586 
__IO
 
ut16_t
 
SR
;

1587 
ut16_t
 
RESERVED2
;

1588 
__IO
 
ut16_t
 
DR
;

1589 
ut16_t
 
RESERVED3
;

1590 
__IO
 
ut16_t
 
CRCPR
;

1591 
ut16_t
 
RESERVED4
;

1592 
__IO
 
ut16_t
 
RXCRCR
;

1593 
ut16_t
 
RESERVED5
;

1594 
__IO
 
ut16_t
 
TXCRCR
;

1595 
ut16_t
 
RESERVED6
;

1596 
__IO
 
ut16_t
 
I2SCFGR
;

1597 
ut16_t
 
RESERVED7
;

1598 
__IO
 
ut16_t
 
I2SPR
;

1599 
ut16_t
 
RESERVED8
;

1600 } 
	tSPI_TyDef
;

1602 #i
	`defed
(
STM32F446xx
)

1608 
__IO
 
ut32_t
 
CR
;

1609 
__IO
 
ut16_t
 
IMR
;

1610 
ut16_t
 
RESERVED0
;

1611 
__IO
 
ut32_t
 
SR
;

1612 
__IO
 
ut16_t
 
IFCR
;

1613 
ut16_t
 
RESERVED1
;

1614 
__IO
 
ut32_t
 
DR
;

1615 
__IO
 
ut32_t
 
CSR
;

1616 
__IO
 
ut32_t
 
DIR
;

1617 
ut16_t
 
RESERVED2
;

1618 } 
	tSPDIFRX_TyDef
;

1621 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

1627 
__IO
 
ut32_t
 
CR
;

1628 
__IO
 
ut32_t
 
DCR
;

1629 
__IO
 
ut32_t
 
SR
;

1630 
__IO
 
ut32_t
 
FCR
;

1631 
__IO
 
ut32_t
 
DLR
;

1632 
__IO
 
ut32_t
 
CCR
;

1633 
__IO
 
ut32_t
 
AR
;

1634 
__IO
 
ut32_t
 
ABR
;

1635 
__IO
 
ut32_t
 
DR
;

1636 
__IO
 
ut32_t
 
PSMKR
;

1637 
__IO
 
ut32_t
 
PSMAR
;

1638 
__IO
 
ut32_t
 
PIR
;

1639 
__IO
 
ut32_t
 
LPTR
;

1640 } 
	tQUADSPI_TyDef
;

1643 #i
	`defed
(
STM32F446xx
)

1649 
__IO
 
ut32_t
 
CR
;

1650 
__IO
 
ut16_t
 
IMR
;

1651 
ut16_t
 
RESERVED0
;

1652 
__IO
 
ut32_t
 
SR
;

1653 
__IO
 
ut16_t
 
IFCR
;

1654 
ut16_t
 
RESERVED1
;

1655 
__IO
 
ut32_t
 
DR
;

1656 
__IO
 
ut32_t
 
CSR
;

1657 
__IO
 
ut32_t
 
DIR
;

1658 
ut16_t
 
RESERVED2
;

1659 } 
	tSPDIF_TyDef
;

1668 
__IO
 
ut16_t
 
CR1
;

1669 
ut16_t
 
RESERVED0
;

1670 
__IO
 
ut16_t
 
CR2
;

1671 
ut16_t
 
RESERVED1
;

1672 
__IO
 
ut16_t
 
SMCR
;

1673 
ut16_t
 
RESERVED2
;

1674 
__IO
 
ut16_t
 
DIER
;

1675 
ut16_t
 
RESERVED3
;

1676 
__IO
 
ut16_t
 
SR
;

1677 
ut16_t
 
RESERVED4
;

1678 
__IO
 
ut16_t
 
EGR
;

1679 
ut16_t
 
RESERVED5
;

1680 
__IO
 
ut16_t
 
CCMR1
;

1681 
ut16_t
 
RESERVED6
;

1682 
__IO
 
ut16_t
 
CCMR2
;

1683 
ut16_t
 
RESERVED7
;

1684 
__IO
 
ut16_t
 
CCER
;

1685 
ut16_t
 
RESERVED8
;

1686 
__IO
 
ut32_t
 
CNT
;

1687 
__IO
 
ut16_t
 
PSC
;

1688 
ut16_t
 
RESERVED9
;

1689 
__IO
 
ut32_t
 
ARR
;

1690 
__IO
 
ut16_t
 
RCR
;

1691 
ut16_t
 
RESERVED10
;

1692 
__IO
 
ut32_t
 
CCR1
;

1693 
__IO
 
ut32_t
 
CCR2
;

1694 
__IO
 
ut32_t
 
CCR3
;

1695 
__IO
 
ut32_t
 
CCR4
;

1696 
__IO
 
ut16_t
 
BDTR
;

1697 
ut16_t
 
RESERVED11
;

1698 
__IO
 
ut16_t
 
DCR
;

1699 
ut16_t
 
RESERVED12
;

1700 
__IO
 
ut16_t
 
DMAR
;

1701 
ut16_t
 
RESERVED13
;

1702 
__IO
 
ut16_t
 
OR
;

1703 
ut16_t
 
RESERVED14
;

1704 } 
	tTIM_TyDef
;

1712 
__IO
 
ut16_t
 
SR
;

1713 
ut16_t
 
RESERVED0
;

1714 
__IO
 
ut16_t
 
DR
;

1715 
ut16_t
 
RESERVED1
;

1716 
__IO
 
ut16_t
 
BRR
;

1717 
ut16_t
 
RESERVED2
;

1718 
__IO
 
ut16_t
 
CR1
;

1719 
ut16_t
 
RESERVED3
;

1720 
__IO
 
ut16_t
 
CR2
;

1721 
ut16_t
 
RESERVED4
;

1722 
__IO
 
ut16_t
 
CR3
;

1723 
ut16_t
 
RESERVED5
;

1724 
__IO
 
ut16_t
 
GTPR
;

1725 
ut16_t
 
RESERVED6
;

1726 } 
	tUSART_TyDef
;

1734 
__IO
 
ut32_t
 
CR
;

1735 
__IO
 
ut32_t
 
CFR
;

1736 
__IO
 
ut32_t
 
SR
;

1737 } 
	tWWDG_TyDef
;

1745 
__IO
 
ut32_t
 
CR
;

1746 
__IO
 
ut32_t
 
SR
;

1747 
__IO
 
ut32_t
 
DR
;

1748 
__IO
 
ut32_t
 
DOUT
;

1749 
__IO
 
ut32_t
 
DMACR
;

1750 
__IO
 
ut32_t
 
IMSCR
;

1751 
__IO
 
ut32_t
 
RISR
;

1752 
__IO
 
ut32_t
 
MISR
;

1753 
__IO
 
ut32_t
 
K0LR
;

1754 
__IO
 
ut32_t
 
K0RR
;

1755 
__IO
 
ut32_t
 
K1LR
;

1756 
__IO
 
ut32_t
 
K1RR
;

1757 
__IO
 
ut32_t
 
K2LR
;

1758 
__IO
 
ut32_t
 
K2RR
;

1759 
__IO
 
ut32_t
 
K3LR
;

1760 
__IO
 
ut32_t
 
K3RR
;

1761 
__IO
 
ut32_t
 
IV0LR
;

1762 
__IO
 
ut32_t
 
IV0RR
;

1763 
__IO
 
ut32_t
 
IV1LR
;

1764 
__IO
 
ut32_t
 
IV1RR
;

1765 
__IO
 
ut32_t
 
CSGCMCCM0R
;

1766 
__IO
 
ut32_t
 
CSGCMCCM1R
;

1767 
__IO
 
ut32_t
 
CSGCMCCM2R
;

1768 
__IO
 
ut32_t
 
CSGCMCCM3R
;

1769 
__IO
 
ut32_t
 
CSGCMCCM4R
;

1770 
__IO
 
ut32_t
 
CSGCMCCM5R
;

1771 
__IO
 
ut32_t
 
CSGCMCCM6R
;

1772 
__IO
 
ut32_t
 
CSGCMCCM7R
;

1773 
__IO
 
ut32_t
 
CSGCM0R
;

1774 
__IO
 
ut32_t
 
CSGCM1R
;

1775 
__IO
 
ut32_t
 
CSGCM2R
;

1776 
__IO
 
ut32_t
 
CSGCM3R
;

1777 
__IO
 
ut32_t
 
CSGCM4R
;

1778 
__IO
 
ut32_t
 
CSGCM5R
;

1779 
__IO
 
ut32_t
 
CSGCM6R
;

1780 
__IO
 
ut32_t
 
CSGCM7R
;

1781 } 
	tCRYP_TyDef
;

1789 
__IO
 
ut32_t
 
CR
;

1790 
__IO
 
ut32_t
 
DIN
;

1791 
__IO
 
ut32_t
 
STR
;

1792 
__IO
 
ut32_t
 
HR
[5];

1793 
__IO
 
ut32_t
 
IMR
;

1794 
__IO
 
ut32_t
 
SR
;

1795 
ut32_t
 
RESERVED
[52];

1796 
__IO
 
ut32_t
 
CSR
[54];

1797 } 
	tHASH_TyDef
;

1805 
__IO
 
ut32_t
 
HR
[8];

1806 } 
	tHASH_DIGEST_TyDef
;

1814 
__IO
 
ut32_t
 
CR
;

1815 
__IO
 
ut32_t
 
SR
;

1816 
__IO
 
ut32_t
 
DR
;

1817 } 
	tRNG_TyDef
;

1819 #i
	`defed
(
STM32F410xx
)

1825 
__IO
 
ut32_t
 
ISR
;

1826 
__IO
 
ut32_t
 
ICR
;

1827 
__IO
 
ut32_t
 
IER
;

1828 
__IO
 
ut32_t
 
CFGR
;

1829 
__IO
 
ut32_t
 
CR
;

1830 
__IO
 
ut32_t
 
CMP
;

1831 
__IO
 
ut32_t
 
ARR
;

1832 
__IO
 
ut32_t
 
CNT
;

1833 
__IO
 
ut32_t
 
OR
;

1834 } 
	tLPTIM_TyDef
;

1843 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1844 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1845 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1846 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1847 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

1848 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1849 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1851 #i
	`defed
(
STM32F40_41xxx
)

1852 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1855 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1856 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1859 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

1860 
	#QSPI_R_BASE
 ((
ut32_t
)0xA0001000

	)

1863 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

1864 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1865 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x2201C000

	)

1866 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

1867 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1868 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42024000

	)

1871 
	#SRAM_BASE
 
SRAM1_BASE


	)

1872 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1876 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1877 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1878 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1879 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1882 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1883 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1884 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1885 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1886 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1887 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1888 #i
	`defed
(
STM32F410xx
)

1889 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

1891 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1892 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1893 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1894 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1895 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1896 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1897 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1898 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1899 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1900 #i
	`defed
(
STM32F446xx
)

1901 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1903 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1904 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1905 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1906 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1907 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1908 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1909 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1910 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1911 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

1912 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

1914 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1915 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1916 #i
	`defed
(
STM32F446xx
)

1917 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1919 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1920 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1921 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1922 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1925 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1926 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1927 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1928 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1929 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1930 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1931 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1932 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1933 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1934 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1935 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1936 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1937 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1938 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1939 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1940 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1941 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1942 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1943 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1944 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1945 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1946 #i
	`defed
(
STM32F446xx
)

1947 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

1948 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

1949 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

1951 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1952 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1953 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1954 #i
	`defed
(
STM32F469_479xx
)

1955 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

1959 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1960 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1961 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1962 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1963 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1964 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1965 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1966 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1967 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1968 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1969 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1970 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1971 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1972 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1973 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1974 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1975 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1976 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1977 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1978 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1979 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1980 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1981 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1982 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1983 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1984 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1985 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1986 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1987 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1988 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1989 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1990 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1991 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1992 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1993 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1994 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1995 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1996 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1999 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2000 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2001 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2002 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2003 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2005 #i
	`defed
(
STM32F40_41xxx
)

2007 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2008 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2009 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2010 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2011 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2014 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2016 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2017 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2018 
	#FMC_Bk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2019 
	#FMC_Bk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2020 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2021 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2025 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

2034 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

2035 
	#QUADSPI
 ((
QUADSPI_TyDef
 *
QSPI_R_BASE
)

	)

2037 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

2038 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

2039 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

2040 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

2041 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

2042 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

2043 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

2044 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

2045 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

2046 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

2047 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

2048 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

2049 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

2050 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

2051 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

2052 #i
	`defed
(
STM32F446xx
)

2053 
	#SPDIFRX
 ((
SPDIFRX_TyDef
 *
SPDIFRX_BASE
)

	)

2055 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

2056 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

2057 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

2058 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

2059 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

2060 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

2061 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

2062 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

2063 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

2064 
	#FMPI2C1
 ((
FMPI2C_TyDef
 *
FMPI2C1_BASE
)

	)

2066 #i
	`defed
(
STM32F410xx
)

2067 
	#LPTIM1
 ((
LPTIM_TyDef
 *
LPTIM1_BASE
)

	)

2069 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

2070 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

2071 #i
	`defed
(
STM32F446xx
)

2072 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

2074 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

2075 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

2076 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

2077 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

2078 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

2079 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

2080 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

2081 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

2082 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

2083 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

2084 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

2085 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

2086 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

2087 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

2088 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

2089 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

2090 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

2091 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

2092 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

2093 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

2094 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

2095 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

2096 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

2097 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

2098 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

2099 #i
	`defed
(
STM32F446xx
)

2100 
	#SAI2
 ((
SAI_TyDef
 *
SAI2_BASE
)

	)

2101 
	#SAI2_Block_A
 ((
SAI_Block_TyDef
 *)
SAI2_Block_A_BASE
)

	)

2102 
	#SAI2_Block_B
 ((
SAI_Block_TyDef
 *)
SAI2_Block_B_BASE
)

	)

2104 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

2105 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

2106 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

2107 #i
	`defed
(
STM32F469_479xx
)

2108 
	#DSI
 ((
DSI_TyDef
 *)
DSI_BASE
)

	)

2110 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

2111 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

2112 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

2113 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

2114 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

2115 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

2116 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

2117 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

2118 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

2119 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

2120 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

2121 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

2122 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

2123 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

2124 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

2125 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

2126 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

2127 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

2128 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

2129 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

2130 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

2131 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

2132 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

2133 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

2134 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

2135 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

2136 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

2137 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

2138 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

2139 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

2140 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

2141 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

2142 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

2143 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

2144 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

2145 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

2146 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

2147 
	#HASH_DIGEST
 ((
HASH_DIGEST_TyDef
 *
HASH_DIGEST_BASE
)

	)

2148 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

2150 #i
	`defed
(
STM32F40_41xxx
)

2151 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

2152 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

2153 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

2154 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

2155 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

2158 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2159 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

2160 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

2161 
	#FMC_Bk2
 ((
FMC_Bk2_TyDef
 *
FMC_Bk2_R_BASE
)

	)

2162 
	#FMC_Bk3
 ((
FMC_Bk3_TyDef
 *
FMC_Bk3_R_BASE
)

	)

2163 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

2164 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

2167 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

2191 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

2192 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

2193 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

2194 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

2195 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

2196 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

2199 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

2200 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

2201 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

2202 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

2203 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

2204 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

2205 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

2206 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

2207 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

2208 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

2209 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

2210 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

2211 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

2212 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

2213 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

2214 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

2215 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

2216 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

2217 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

2218 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

2219 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

2220 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

2221 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

2222 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

2225 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

2226 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

2227 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

2228 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

2229 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

2230 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

2231 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

2232 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

2233 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

2234 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

2235 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

2236 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

2237 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

2238 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

2239 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

2240 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

2241 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

2242 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

2243 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

2244 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

2245 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

2246 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

2247 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

2248 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

2251 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

2252 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

2253 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

2254 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

2255 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

2256 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

2257 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

2258 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

2259 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

2260 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

2261 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

2262 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

2263 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

2264 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

2265 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

2266 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

2267 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

2268 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

2269 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

2270 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

2271 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

2272 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

2273 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

2274 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

2275 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

2276 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

2277 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

2278 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

2279 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

2280 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

2281 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

2282 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

2283 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

2284 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

2285 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

2286 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

2289 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

2290 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

2291 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

2292 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

2293 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

2294 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

2295 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

2296 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

2297 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

2298 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

2299 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

2300 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

2301 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

2302 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

2303 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

2304 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

2305 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

2306 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

2307 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

2308 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

2309 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

2310 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

2311 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

2312 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

2313 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

2314 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

2315 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

2316 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

2317 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

2318 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

2319 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

2320 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

2321 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

2322 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

2323 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

2324 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

2325 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

2326 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

2327 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

2328 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

2331 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

2334 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

2337 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

2340 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

2343 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

2346 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

2349 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

2350 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

2351 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

2352 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

2353 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

2354 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

2355 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

2356 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

2357 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

2358 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

2359 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

2360 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

2361 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

2362 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

2363 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

2364 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

2365 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

2366 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

2367 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

2368 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

2369 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

2370 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

2371 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

2372 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

2373 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

2374 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

2375 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

2376 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

2377 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

2380 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

2381 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

2382 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

2383 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

2384 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

2385 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

2386 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

2387 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

2388 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

2389 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

2390 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

2391 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

2392 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

2393 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

2394 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

2395 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

2396 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

2397 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

2398 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

2399 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

2400 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

2401 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

2402 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

2403 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

2404 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

2405 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

2406 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

2407 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

2408 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

2409 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

2410 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

2411 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

2412 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

2413 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

2414 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

2415 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

2418 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

2419 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

2420 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

2421 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

2422 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

2423 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

2424 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

2425 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

2426 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

2427 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

2428 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

2429 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

2430 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

2431 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

2432 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

2433 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

2434 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

2435 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

2436 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

2437 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

2438 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

2439 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

2440 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

2441 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

2442 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

2443 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

2444 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

2445 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

2446 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

2447 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

2448 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2449 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2450 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2451 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2452 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2453 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2456 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2457 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2458 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2459 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2460 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2461 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2462 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2463 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2464 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2465 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2466 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2467 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2468 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2469 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2470 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2471 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2472 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2473 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2474 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2475 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2476 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2477 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2478 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2479 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2480 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2481 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2482 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2485 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2488 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2491 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2494 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2497 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2498 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2501 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2502 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2503 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2504 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2505 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2506 
	#ADC_CSR_DOVR1
 ((
ut32_t
)0x00000020

	)

2507 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2508 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2509 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2510 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2511 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2512 
	#ADC_CSR_DOVR2
 ((
ut32_t
)0x00002000

	)

2513 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2514 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2515 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2516 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2517 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2518 
	#ADC_CSR_DOVR3
 ((
ut32_t
)0x00200000

	)

2521 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2522 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2523 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2524 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2525 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2526 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2527 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2528 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2529 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2530 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2531 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2532 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2533 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2534 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2535 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2536 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2537 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2538 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2539 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2540 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2543 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2544 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2553 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2554 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2555 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2556 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2557 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2558 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2559 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2560 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2561 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2564 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2565 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2566 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2567 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2568 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2569 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2570 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2571 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2572 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2575 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2576 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2577 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2578 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2579 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2580 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2581 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2582 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2583 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2584 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2585 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2586 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2587 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2588 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2589 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2590 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2592 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2593 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2594 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2595 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2597 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2598 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2599 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2600 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2603 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2604 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2605 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2606 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2609 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2610 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2611 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2612 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2615 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2616 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2617 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2618 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2619 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2620 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2621 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2622 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2623 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2624 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2625 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2626 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2627 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2628 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2631 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2632 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2633 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2635 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2636 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2637 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2638 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2640 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2641 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2644 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2645 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2646 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2647 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2648 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2649 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2653 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2654 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2655 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2656 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2657 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2660 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2661 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2662 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2665 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2666 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2667 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2668 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2671 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2672 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2673 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2674 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2677 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2678 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2679 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2680 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2681 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2684 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2685 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2686 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2689 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2690 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2691 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2692 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2695 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2696 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2697 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2698 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2701 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2702 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2703 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2704 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2705 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2708 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2709 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2710 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2713 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2714 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2715 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2716 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2719 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

2720 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2721 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2722 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

2725 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

2726 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

2727 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2728 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2731 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2732 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

2733 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2736 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2737 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2738 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2739 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2742 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2743 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2744 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2745 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2748 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

2749 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

2750 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2751 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2754 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2755 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

2756 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2759 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2760 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2761 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2762 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2765 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2766 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2767 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2768 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2772 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

2775 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

2776 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

2777 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

2778 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

2779 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

2780 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

2781 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

2782 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

2783 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

2784 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

2785 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

2786 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

2787 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

2788 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

2789 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

2792 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

2793 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

2794 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

2795 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

2796 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

2797 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

2798 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

2799 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

2800 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

2801 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

2802 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

2803 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

2804 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

2805 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

2806 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

2809 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

2810 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

2811 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

2812 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

2813 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

2814 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

2815 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

2816 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

2817 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

2818 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

2819 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

2820 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

2821 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

2822 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

2823 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

2826 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

2827 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

2828 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

2829 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

2830 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

2831 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

2832 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

2833 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

2834 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

2835 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

2836 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

2837 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

2838 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

2839 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

2840 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

2843 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2844 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2845 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2846 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2847 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2848 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2849 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2850 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2851 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2852 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2853 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2854 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2855 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2856 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2857 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2858 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2859 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2860 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2861 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2862 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2863 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2864 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2865 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2866 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2867 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2868 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2869 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

2870 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

2871 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

2872 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

2873 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

2874 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

2877 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

2878 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

2879 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

2880 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

2881 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

2882 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

2883 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

2884 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

2885 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

2886 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

2887 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

2888 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

2889 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

2890 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

2891 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

2892 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

2893 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

2894 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

2895 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

2896 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

2897 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

2898 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

2899 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

2900 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

2901 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

2902 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

2903 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

2904 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

2905 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

2906 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

2907 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

2908 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

2911 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

2912 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

2913 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

2914 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

2915 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

2916 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

2917 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

2918 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

2919 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

2920 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

2921 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

2922 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

2923 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

2924 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

2925 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

2926 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

2927 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

2928 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

2929 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

2930 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

2931 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

2932 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

2933 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

2934 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

2935 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

2936 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

2937 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

2938 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

2939 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

2940 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

2941 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

2942 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

2945 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

2946 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

2947 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

2948 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

2949 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

2950 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

2951 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2952 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2953 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2954 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2955 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2956 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2957 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2958 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2959 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2960 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2961 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2962 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2963 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2964 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2965 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2966 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2967 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2968 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2969 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2970 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2971 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2972 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2973 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2974 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2975 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2976 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2979 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2980 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2981 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2982 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2983 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2984 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2985 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2986 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2987 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2988 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2989 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2990 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2991 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2992 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2993 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2994 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2995 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2996 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2997 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2998 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2999 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

3000 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

3001 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

3002 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

3003 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

3004 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

3005 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

3006 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

3007 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

3008 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

3009 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

3010 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

3013 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

3014 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

3015 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

3016 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

3017 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

3018 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

3019 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

3020 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

3021 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

3022 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

3023 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

3024 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

3025 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

3026 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

3027 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

3028 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

3029 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

3030 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

3031 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

3032 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

3033 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

3034 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

3035 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

3036 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

3037 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

3038 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

3039 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

3040 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

3041 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

3042 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

3043 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

3044 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

3047 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

3048 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

3049 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

3050 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

3051 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

3052 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

3053 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

3054 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

3055 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

3056 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

3057 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

3058 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

3059 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

3060 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

3061 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

3062 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

3063 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

3064 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

3065 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

3066 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

3067 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

3068 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

3069 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

3070 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

3071 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

3072 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

3073 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

3074 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

3075 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

3076 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

3077 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

3078 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

3081 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

3082 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

3083 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

3084 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

3085 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

3086 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

3087 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

3088 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

3089 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

3090 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

3091 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

3092 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

3093 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

3094 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

3095 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

3096 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

3097 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

3098 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

3099 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

3100 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

3101 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

3102 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

3103 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

3104 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

3105 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

3106 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

3107 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

3108 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

3109 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

3110 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

3111 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

3112 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

3115 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

3116 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

3117 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

3118 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

3119 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

3120 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

3121 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

3122 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

3123 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

3124 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

3125 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

3126 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

3127 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

3128 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

3129 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

3130 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

3131 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

3132 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

3133 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

3134 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

3135 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

3136 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

3137 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

3138 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

3139 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

3140 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

3141 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

3142 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

3143 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

3144 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

3145 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

3146 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

3149 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

3150 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

3151 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

3152 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

3153 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

3154 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

3155 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

3156 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

3157 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

3158 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

3159 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

3160 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

3161 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

3162 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

3163 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

3164 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

3165 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

3166 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

3167 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

3168 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

3169 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

3170 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

3171 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

3172 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

3173 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

3174 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

3175 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

3176 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

3177 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

3178 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

3179 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

3180 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

3183 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

3184 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

3185 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

3186 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

3187 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

3188 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

3189 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

3190 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

3191 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

3192 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

3193 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

3194 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

3195 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

3196 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

3197 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

3198 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

3199 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

3200 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

3201 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

3202 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

3203 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

3204 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

3205 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

3206 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

3207 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

3208 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

3209 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

3210 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

3211 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

3212 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

3213 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

3214 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

3217 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

3218 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

3219 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

3220 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

3221 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

3222 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

3223 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

3224 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

3225 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

3226 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

3227 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

3228 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

3229 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

3230 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

3231 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

3232 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

3233 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

3234 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

3235 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

3236 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

3237 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

3238 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

3239 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

3240 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

3241 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

3242 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

3243 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

3244 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

3245 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

3246 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

3247 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

3248 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

3251 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

3252 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

3253 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

3254 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

3255 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

3256 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

3257 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

3258 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

3259 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

3260 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

3261 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

3262 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

3263 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

3264 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

3265 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

3266 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

3267 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

3268 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

3269 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

3270 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

3271 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

3272 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

3273 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

3274 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

3275 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

3276 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

3277 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

3278 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

3279 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

3280 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

3281 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

3282 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

3285 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

3286 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

3287 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

3288 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

3289 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

3290 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

3291 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

3292 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

3293 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

3294 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

3295 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

3296 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

3297 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

3298 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

3299 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

3300 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

3301 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

3302 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

3303 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

3304 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

3305 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

3306 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

3307 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

3308 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

3309 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

3310 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

3311 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

3312 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

3313 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

3314 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

3315 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

3316 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

3319 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

3320 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

3321 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

3322 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

3323 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

3324 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

3325 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

3326 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

3327 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

3328 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

3329 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

3330 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

3331 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

3332 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

3333 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

3334 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

3335 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

3336 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

3337 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

3338 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

3339 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

3340 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

3341 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

3342 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

3343 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

3344 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

3345 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

3346 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

3347 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

3348 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

3349 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

3350 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

3353 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

3354 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

3355 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

3356 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

3357 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

3358 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

3359 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

3360 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

3361 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

3362 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

3363 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

3364 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

3365 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

3366 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

3367 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

3368 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

3369 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

3370 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

3371 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

3372 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

3373 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

3374 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

3375 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

3376 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

3377 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

3378 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

3379 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

3380 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

3381 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

3382 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

3383 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

3384 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

3387 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

3388 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

3389 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

3390 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

3391 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

3392 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

3393 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

3394 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

3395 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

3396 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

3397 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

3398 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

3399 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

3400 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

3401 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

3402 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

3403 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

3404 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

3405 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

3406 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

3407 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

3408 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

3409 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

3410 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

3411 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

3412 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

3413 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

3414 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

3415 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

3416 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

3417 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

3418 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

3421 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

3422 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

3423 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

3424 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

3425 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

3426 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

3427 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

3428 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

3429 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

3430 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

3431 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

3432 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

3433 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

3434 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

3435 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

3436 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

3437 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

3438 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

3439 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

3440 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

3441 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

3442 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

3443 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

3444 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

3445 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

3446 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

3447 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

3448 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3449 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3450 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3451 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3452 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3455 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3456 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3457 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3458 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3459 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3460 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3461 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3462 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3463 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3464 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3465 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3466 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3467 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3468 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3469 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3470 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3471 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3472 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3473 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3474 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3475 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3476 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3477 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3478 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3479 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3480 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3481 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3482 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3483 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3484 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3485 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3486 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3489 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3490 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3491 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3492 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3493 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3494 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3495 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3496 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3497 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3498 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3499 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3500 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3501 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3502 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3503 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3504 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3505 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3506 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3507 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3508 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3509 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3510 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3511 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3512 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3513 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3514 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3515 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3516 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3517 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3518 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3519 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3520 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3523 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3524 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3525 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3526 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3527 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3528 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3529 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3530 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3531 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3532 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3533 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3534 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3535 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3536 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3537 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3538 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3539 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3540 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3541 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3542 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3543 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3544 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3545 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3546 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3547 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3548 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3549 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3550 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3551 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3552 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3553 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3554 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3557 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3558 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3559 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3560 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3561 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3562 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3563 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3564 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3565 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3566 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3567 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3568 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3569 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3570 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3571 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3572 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3573 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3574 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3575 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3576 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3577 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3578 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3579 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3580 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3581 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3582 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3583 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3584 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3585 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3586 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3587 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3588 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3591 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3592 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3593 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3594 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3595 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3596 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3597 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3598 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3599 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3600 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3601 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3602 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3603 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3604 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3605 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3606 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3607 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3608 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3609 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3610 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3611 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3612 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3613 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3614 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3615 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3616 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3617 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3618 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3619 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3620 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3621 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3622 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3625 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3626 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3627 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3628 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3629 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3630 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3631 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3632 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3633 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3634 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3635 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3636 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3637 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3638 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3639 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3640 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3641 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3642 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3643 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3644 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3645 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3646 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3647 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3648 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3649 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3650 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3651 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3652 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3653 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3654 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3655 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3656 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3659 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3660 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3661 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3662 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3663 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3664 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3665 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3666 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3667 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3668 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3669 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3670 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3671 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3672 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3673 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3674 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3675 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3676 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3677 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3678 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3679 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3680 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3681 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3682 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3683 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3684 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3685 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3686 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3687 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3688 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3689 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3690 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3693 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3694 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3695 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3696 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3697 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3698 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3699 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3700 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3701 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3702 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3703 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3704 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3705 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3706 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3707 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3708 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3709 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3710 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3711 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3712 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3713 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3714 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3715 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3716 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3717 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3718 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3719 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

3720 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

3721 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

3722 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

3723 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

3724 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

3727 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

3728 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

3729 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

3730 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

3731 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

3732 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

3733 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

3734 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

3735 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

3736 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

3737 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

3738 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

3739 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

3740 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

3741 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

3742 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

3743 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

3744 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

3745 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

3746 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

3747 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

3748 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

3749 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

3750 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

3751 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

3752 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

3753 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

3754 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

3755 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

3756 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

3757 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

3758 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

3761 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

3762 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

3763 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

3764 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

3765 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

3766 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

3767 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

3768 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

3769 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

3770 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

3771 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

3772 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

3773 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

3774 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

3775 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

3776 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

3777 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3778 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3779 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3780 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3781 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3782 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3783 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3784 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3785 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3786 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3787 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3788 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3789 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3790 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3791 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3792 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3794 #i
	`defed
(
STM32F446xx
)

3802 
	#CEC_CR_CECEN
 ((
ut32_t
)0x00000001

	)

3803 
	#CEC_CR_TXSOM
 ((
ut32_t
)0x00000002

	)

3804 
	#CEC_CR_TXEOM
 ((
ut32_t
)0x00000004

	)

3807 
	#CEC_CFGR_SFT
 ((
ut32_t
)0x00000007

	)

3808 
	#CEC_CFGR_RXTOL
 ((
ut32_t
)0x00000008

	)

3809 
	#CEC_CFGR_BRESTP
 ((
ut32_t
)0x00000010

	)

3810 
	#CEC_CFGR_BREGEN
 ((
ut32_t
)0x00000020

	)

3811 
	#CEC_CFGR_LREGEN
 ((
ut32_t
)0x00000040

	)

3812 
	#CEC_CFGR_SFTOPT
 ((
ut32_t
)0x00000100

	)

3813 
	#CEC_CFGR_BRDNOGEN
 ((
ut32_t
)0x00000080

	)

3814 
	#CEC_CFGR_OAR
 ((
ut32_t
)0x7FFF0000

	)

3815 
	#CEC_CFGR_LSTN
 ((
ut32_t
)0x80000000

	)

3818 
	#CEC_TXDR_TXD
 ((
ut32_t
)0x000000FF

	)

3821 
	#CEC_TXDR_RXD
 ((
ut32_t
)0x000000FF

	)

3824 
	#CEC_ISR_RXBR
 ((
ut32_t
)0x00000001

	)

3825 
	#CEC_ISR_RXEND
 ((
ut32_t
)0x00000002

	)

3826 
	#CEC_ISR_RXOVR
 ((
ut32_t
)0x00000004

	)

3827 
	#CEC_ISR_BRE
 ((
ut32_t
)0x00000008

	)

3828 
	#CEC_ISR_SBPE
 ((
ut32_t
)0x00000010

	)

3829 
	#CEC_ISR_LBPE
 ((
ut32_t
)0x00000020

	)

3830 
	#CEC_ISR_RXACKE
 ((
ut32_t
)0x00000040

	)

3831 
	#CEC_ISR_ARBLST
 ((
ut32_t
)0x00000080

	)

3832 
	#CEC_ISR_TXBR
 ((
ut32_t
)0x00000100

	)

3833 
	#CEC_ISR_TXEND
 ((
ut32_t
)0x00000200

	)

3834 
	#CEC_ISR_TXUDR
 ((
ut32_t
)0x00000400

	)

3835 
	#CEC_ISR_TXERR
 ((
ut32_t
)0x00000800

	)

3836 
	#CEC_ISR_TXACKE
 ((
ut32_t
)0x00001000

	)

3839 
	#CEC_IER_RXBRIE
 ((
ut32_t
)0x00000001

	)

3840 
	#CEC_IER_RXENDIE
 ((
ut32_t
)0x00000002

	)

3841 
	#CEC_IER_RXOVRIE
 ((
ut32_t
)0x00000004

	)

3842 
	#CEC_IER_BREIEIE
 ((
ut32_t
)0x00000008

	)

3843 
	#CEC_IER_SBPEIE
 ((
ut32_t
)0x00000010

	)

3844 
	#CEC_IER_LBPEIE
 ((
ut32_t
)0x00000020

	)

3845 
	#CEC_IER_RXACKEIE
 ((
ut32_t
)0x00000040

	)

3846 
	#CEC_IER_ARBLSTIE
 ((
ut32_t
)0x00000080

	)

3847 
	#CEC_IER_TXBRIE
 ((
ut32_t
)0x00000100

	)

3848 
	#CEC_IER_TXENDIE
 ((
ut32_t
)0x00000200

	)

3849 
	#CEC_IER_TXUDRIE
 ((
ut32_t
)0x00000400

	)

3850 
	#CEC_IER_TXERRIE
 ((
ut32_t
)0x00000800

	)

3851 
	#CEC_IER_TXACKEIE
 ((
ut32_t
)0x00001000

	)

3860 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3864 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

3868 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

3876 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

3878 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00080038)

	)

3879 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

3880 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

3881 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

3882 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

3883 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

3884 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

3885 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

3886 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

3887 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

3888 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

3889 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

3891 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

3892 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

3893 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

3894 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

3895 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

3896 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

3897 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

3898 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

3900 
	#CRYP_CR_GCM_CCMPH
 ((
ut32_t
)0x00030000)

	)

3901 
	#CRYP_CR_GCM_CCMPH_0
 ((
ut32_t
)0x00010000)

	)

3902 
	#CRYP_CR_GCM_CCMPH_1
 ((
ut32_t
)0x00020000)

	)

3903 
	#CRYP_CR_ALGOMODE_3
 ((
ut32_t
)0x00080000)

	)

3906 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

3907 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

3908 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

3909 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

3910 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

3912 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

3913 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

3915 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

3916 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

3918 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

3919 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

3921 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

3922 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

3930 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

3931 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

3932 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

3934 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

3935 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

3936 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

3937 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

3939 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

3940 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

3941 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

3943 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

3944 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

3945 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

3946 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

3947 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

3949 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

3950 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

3951 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

3952 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

3954 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

3955 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

3956 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

3957 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

3959 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

3960 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

3961 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

3963 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

3964 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

3965 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

3966 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

3967 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

3969 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

3972 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

3973 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

3976 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

3979 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

3982 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

3985 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

3988 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

3991 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

3994 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

3995 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

3998 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

3999 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

4002 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

4003 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

4006 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

4009 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

4012 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

4013 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

4027 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

4028 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

4029 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

4030 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

4031 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

4032 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

4033 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

4034 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

4035 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

4036 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

4037 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

4038 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

4039 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

4040 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

4043 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

4044 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

4045 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

4048 
	#DCMI_RISR_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

4049 
	#DCMI_RISR_OVF_RIS
 ((
ut32_t
)0x00000002)

	)

4050 
	#DCMI_RISR_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

4051 
	#DCMI_RISR_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

4052 
	#DCMI_RISR_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

4055 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

4056 
	#DCMI_IER_OVF_IE
 ((
ut32_t
)0x00000002)

	)

4057 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

4058 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

4059 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

4062 
	#DCMI_MISR_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

4063 
	#DCMI_MISR_OVF_MIS
 ((
ut32_t
)0x00000002)

	)

4064 
	#DCMI_MISR_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

4065 
	#DCMI_MISR_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

4066 
	#DCMI_MISR_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

4069 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

4070 
	#DCMI_ICR_OVF_ISC
 ((
ut32_t
)0x00000002)

	)

4071 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

4072 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

4073 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

4081 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

4082 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

4083 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

4084 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

4085 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

4086 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

4087 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

4088 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

4089 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

4090 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

4091 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

4092 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

4093 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

4094 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

4095 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

4096 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

4097 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

4098 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

4099 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

4100 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

4101 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

4102 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

4103 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

4104 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

4105 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

4106 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

4107 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

4108 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

4109 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

4110 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

4111 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

4112 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

4113 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

4114 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

4115 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

4118 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

4119 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

4120 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

4121 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

4122 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

4123 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

4124 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

4125 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

4126 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

4127 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

4128 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

4129 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

4130 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

4131 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

4132 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

4133 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

4134 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

4137 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

4138 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

4139 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

4140 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

4141 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

4142 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

4143 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

4144 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

4145 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

4148 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

4149 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

4150 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

4151 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

4152 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

4153 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

4154 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

4155 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

4156 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

4157 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

4158 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

4159 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

4160 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

4161 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

4162 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

4163 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

4164 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

4165 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

4166 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

4167 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

4170 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

4171 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

4172 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

4173 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

4174 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

4175 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

4176 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

4177 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

4178 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

4179 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

4180 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

4181 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

4182 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

4183 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

4184 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

4185 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

4186 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

4187 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

4188 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

4189 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

4192 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

4193 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

4194 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

4195 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

4196 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

4197 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

4198 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

4199 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

4200 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

4201 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

4202 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

4203 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

4204 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

4205 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

4206 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

4207 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

4208 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

4209 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

4210 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

4211 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

4214 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

4215 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

4216 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

4217 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

4218 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

4219 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

4220 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

4221 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

4222 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

4223 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

4224 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

4225 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

4226 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

4227 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

4228 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

4229 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

4230 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

4231 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

4232 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

4233 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

4243 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

4244 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

4245 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

4246 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

4247 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

4248 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

4249 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

4250 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

4251 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

4252 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

4256 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

4257 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

4258 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

4259 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

4260 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

4261 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

4265 
	#DMA2D_IFSR_CTEIF
 ((
ut32_t
)0x00000001

	)

4266 
	#DMA2D_IFSR_CTCIF
 ((
ut32_t
)0x00000002

	)

4267 
	#DMA2D_IFSR_CTWIF
 ((
ut32_t
)0x00000004

	)

4268 
	#DMA2D_IFSR_CCAEIF
 ((
ut32_t
)0x00000008

	)

4269 
	#DMA2D_IFSR_CCTCIF
 ((
ut32_t
)0x00000010

	)

4270 
	#DMA2D_IFSR_CCEIF
 ((
ut32_t
)0x00000020

	)

4274 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4278 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4282 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4286 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4290 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4291 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4292 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4293 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4294 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4295 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4299 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4300 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4301 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4305 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4306 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4307 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4308 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4309 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4310 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4314 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4315 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4316 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4320 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4324 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4328 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

4334 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

4335 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

4336 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

4337 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

4340 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

4341 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

4342 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

4345 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

4346 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

4347 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

4348 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

4351 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

4352 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

4353 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

4354 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

4358 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4362 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

4366 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

4367 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

4371 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

4375 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

4376 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

4391 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

4392 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

4393 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

4394 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

4395 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

4396 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

4397 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

4398 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

4399 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

4400 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

4401 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

4402 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

4403 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

4404 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

4405 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

4406 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

4407 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

4408 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

4409 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

4410 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

4411 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

4414 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

4415 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

4416 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

4417 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

4418 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

4419 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

4420 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

4421 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

4422 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

4423 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

4424 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

4425 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

4426 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

4427 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

4428 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

4429 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

4430 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

4431 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

4432 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

4433 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

4434 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

4437 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

4438 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

4439 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

4440 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

4441 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

4442 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

4443 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

4444 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

4445 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

4446 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

4447 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

4448 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

4449 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

4450 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

4451 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

4452 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

4453 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

4454 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

4455 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

4456 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

4457 
	#EXTI_RTSR_TR23
 ((
ut32_t
)0x00800000

	)

4460 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

4461 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

4462 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

4463 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

4464 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

4465 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

4466 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

4467 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

4468 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

4469 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

4470 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

4471 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

4472 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

4473 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

4474 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

4475 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

4476 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

4477 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

4478 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

4479 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

4480 
	#EXTI_FTSR_TR23
 ((
ut32_t
)0x00800000

	)

4483 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

4484 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

4485 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

4486 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

4487 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

4488 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

4489 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

4490 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

4491 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

4492 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

4493 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

4494 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

4495 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

4496 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

4497 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

4498 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

4499 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

4500 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

4501 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

4502 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

4503 
	#EXTI_SWIER_SWIER23
 ((
ut32_t
)0x00800000

	)

4506 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

4507 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

4508 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

4509 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

4510 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

4511 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

4512 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

4513 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

4514 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

4515 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

4516 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

4517 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

4518 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

4519 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

4520 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

4521 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

4522 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

4523 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

4524 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

4525 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

4526 
	#EXTI_PR_PR23
 ((
ut32_t
)0x00800000

	)

4534 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

4535 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

4536 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

4537 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

4538 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

4539 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

4540 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

4541 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

4542 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

4543 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

4544 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

4545 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

4546 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

4547 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

4548 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

4549 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

4550 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

4552 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

4553 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

4554 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

4555 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

4556 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

4557 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

4558 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

4561 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

4562 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

4563 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

4564 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

4565 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

4566 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

4567 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

4570 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

4571 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

4572 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

4573 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4574 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

4575 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

4576 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

4577 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

4578 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

4579 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000040)

	)

4580 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

4581 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

4582 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

4583 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

4584 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

4585 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

4586 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

4589 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

4590 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

4591 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

4592 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

4593 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

4594 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

4596 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

4597 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

4598 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

4599 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

4600 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

4601 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

4602 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

4603 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

4604 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

4605 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

4606 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

4607 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

4608 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4609 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4610 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4611 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4612 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4613 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4614 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4615 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4616 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4617 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4618 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4619 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4620 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4622 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

4623 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

4626 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4627 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4628 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4629 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4630 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4631 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4632 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4633 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4634 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4635 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4636 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4637 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4638 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4640 #i
	`defed
(
STM32F40_41xxx
)

4647 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4648 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4650 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4651 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4652 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4654 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4655 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4656 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4658 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4659 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4660 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4661 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4662 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4663 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4664 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4665 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4666 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4667 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4670 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4671 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4673 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4674 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4675 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4677 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4678 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4679 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4681 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4682 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4683 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4684 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4685 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4686 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4687 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4688 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4689 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4690 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4693 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4694 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4696 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4697 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4698 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4700 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4701 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4702 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4704 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4705 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4706 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

4707 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4708 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

4709 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

4710 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

4711 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

4712 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4713 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4716 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

4717 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

4719 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

4720 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

4721 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

4723 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

4724 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

4725 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

4727 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

4728 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

4729 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

4730 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4731 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

4732 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

4733 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

4734 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

4735 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4736 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4739 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4740 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4741 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4742 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4743 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4745 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4746 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4747 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4748 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4749 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4751 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4752 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4753 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4754 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4755 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4757 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4758 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4759 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4760 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4761 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4763 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4764 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4765 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4766 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4767 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4769 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4770 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4771 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4772 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4773 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4775 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4776 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4777 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4780 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4781 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4782 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4783 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4784 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4786 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4787 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4788 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4789 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4790 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4792 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4793 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4794 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4795 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4796 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4798 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4799 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4800 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4801 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4802 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4804 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4805 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4806 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4807 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4808 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4810 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4811 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4812 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4813 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4814 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4816 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4817 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4818 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4821 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4822 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4823 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4824 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4825 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4827 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4828 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4829 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4830 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4831 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4833 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4834 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4835 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4836 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4837 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4839 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4840 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4841 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4842 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4843 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4845 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4846 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4847 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4848 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4849 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4851 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4852 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4853 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4854 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4855 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4857 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4858 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4859 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4862 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4863 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4864 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4865 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4866 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4868 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4869 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4870 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4871 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4872 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4874 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4875 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4876 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4877 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4878 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4880 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4881 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4882 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4883 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4884 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4886 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4887 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4888 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4889 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4890 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4892 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4893 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4894 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4895 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4896 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4898 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4899 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4900 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4903 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4904 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4905 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4906 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4907 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4909 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4910 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4911 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4912 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4913 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4915 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4916 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4917 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4918 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4919 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4921 
	#FSMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4922 
	#FSMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4923 
	#FSMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4924 
	#FSMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4925 
	#FSMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4927 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4928 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4929 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4930 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4931 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4933 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4934 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4935 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4936 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4937 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4939 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4940 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4941 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4944 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4945 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4946 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4947 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4948 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4950 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4951 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4952 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4953 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4954 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4956 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4957 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4958 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4959 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4960 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4962 
	#FSMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4963 
	#FSMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4964 
	#FSMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4965 
	#FSMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4966 
	#FSMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4968 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4969 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4970 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4971 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4972 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4974 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4975 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4976 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4977 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4978 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4980 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4981 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4982 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4985 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4986 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4987 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4988 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4989 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4991 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4992 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4993 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4994 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4995 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4997 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4998 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4999 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5000 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5001 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5003 
	#FSMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5004 
	#FSMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5005 
	#FSMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5006 
	#FSMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5007 
	#FSMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5009 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5010 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5011 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5012 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5013 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5015 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5016 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5017 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5018 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5019 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5021 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5022 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5023 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5026 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5027 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5028 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5029 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5030 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5032 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5033 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5034 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5035 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5036 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5038 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5039 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5040 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5041 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5042 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5044 
	#FSMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5045 
	#FSMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5046 
	#FSMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5047 
	#FSMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5048 
	#FSMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5050 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5051 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5052 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5053 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5054 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5056 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5057 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5058 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5059 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5060 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5062 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5063 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5064 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5067 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5068 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5069 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5071 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5072 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5073 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5075 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5077 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5078 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5079 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5080 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5081 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5083 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5084 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5085 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5086 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5087 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5089 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5090 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5091 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5092 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5095 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5096 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5097 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5099 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5100 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5101 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5103 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5105 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5106 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5107 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5108 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5109 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5111 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5112 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5113 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5114 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5115 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5117 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5118 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5119 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5120 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5123 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5124 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5125 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5127 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5128 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5129 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5131 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5133 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5134 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5135 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5136 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5137 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5139 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5140 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5141 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5142 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5143 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5145 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5146 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5147 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5148 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5151 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5152 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5153 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5154 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5155 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5156 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5157 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5160 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5161 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5162 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5163 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5164 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5165 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5166 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5169 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5170 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5171 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5172 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5173 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5174 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5175 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5178 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5179 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5180 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5181 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5182 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5183 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5184 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5185 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5186 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5188 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5189 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5190 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5191 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5192 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5193 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5194 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5195 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5196 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5198 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5199 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5200 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5201 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5202 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5203 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5204 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5205 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5206 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5208 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5209 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5210 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5211 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5212 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5213 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5214 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5215 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5216 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5219 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5220 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5221 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5222 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5223 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5224 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5225 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5226 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5227 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5229 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5230 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5231 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5232 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5233 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5234 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5235 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5236 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5237 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5239 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5240 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5241 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5242 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5243 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5244 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5245 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5246 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5247 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5249 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5250 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5251 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5252 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5253 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5254 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5255 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5256 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5257 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5260 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5261 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5262 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5263 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5264 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5265 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5266 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5267 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5268 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5270 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5271 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5272 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5273 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5274 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5275 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5276 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5277 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5278 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5280 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5281 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5282 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5283 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5284 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5285 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5286 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5287 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5288 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5290 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5291 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5292 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5293 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5294 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5295 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5296 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5297 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5298 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5301 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5302 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5303 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5304 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5305 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5306 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5307 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5308 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5309 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5311 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5312 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5313 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5314 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5315 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5316 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5317 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5318 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5319 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5321 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5322 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5323 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5324 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5325 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5326 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5327 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5328 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5329 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5331 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5332 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5333 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5334 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5335 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5336 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5337 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5338 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5339 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5342 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5343 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5344 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5345 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5346 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5347 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5348 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5349 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5350 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5352 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5353 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5354 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5355 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5356 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5357 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5358 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5359 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5360 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5362 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5363 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5364 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5365 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5366 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5367 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5368 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5369 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5370 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5372 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5373 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5374 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5375 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5376 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5377 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5378 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5379 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5380 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5383 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5384 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5385 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5386 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5387 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5388 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5389 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5390 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5391 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5393 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5394 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5395 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5396 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5397 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5398 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5399 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5400 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5401 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5403 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5404 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5405 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5406 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5407 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5408 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5409 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5410 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5411 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5413 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5414 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5415 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5416 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5417 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5418 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5419 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5420 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5421 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5424 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5425 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5426 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5427 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5428 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5429 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5430 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5431 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5432 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5434 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5435 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5436 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5437 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5438 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5439 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5440 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5441 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5442 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5444 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5445 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5446 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5447 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5448 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5449 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5450 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5451 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5452 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5454 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5455 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5456 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5457 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5458 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5459 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5460 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5461 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5462 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5465 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5468 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5471 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

5478 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

5479 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

5481 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

5482 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

5483 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

5485 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

5486 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5487 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5489 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

5490 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

5491 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

5492 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5493 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

5494 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

5495 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

5496 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

5497 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5498 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5499 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

5502 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

5503 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

5505 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

5506 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

5507 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

5509 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

5510 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5511 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5513 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

5514 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

5515 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

5516 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5517 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

5518 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

5519 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

5520 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

5521 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5522 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5525 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

5526 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

5528 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

5529 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

5530 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

5532 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

5533 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

5534 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

5536 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

5537 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

5538 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5539 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5540 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5541 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5542 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5543 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5544 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5545 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5548 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5549 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5551 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5552 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5553 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5555 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5556 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5557 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5559 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5560 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5561 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5562 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5563 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5564 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5565 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5566 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5567 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5568 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5571 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5572 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5573 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5574 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5575 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5577 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5578 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5579 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5580 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5581 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5583 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5584 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5585 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5586 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5587 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5588 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5589 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5590 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5591 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5593 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5594 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5595 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5596 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5597 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5599 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5600 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5601 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5602 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5603 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5605 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5606 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5607 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5608 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5609 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5611 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5612 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5613 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5616 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5617 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5618 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5619 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5620 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5622 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5623 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5624 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5625 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5626 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5628 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5629 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5630 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5631 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5632 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5633 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5634 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5635 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5636 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5638 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5639 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5640 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5641 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5642 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5644 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5645 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5646 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5647 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5648 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5650 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5651 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5652 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5653 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5654 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5656 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5657 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5658 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5661 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5662 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5663 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5664 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5665 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5667 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5668 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5669 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5670 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5671 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5673 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5674 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5675 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5676 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5677 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5678 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5679 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5680 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5681 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5683 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5684 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5685 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5686 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5687 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5689 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5690 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5691 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5692 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5693 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5695 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5696 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5697 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5698 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5699 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5701 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5702 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5703 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5706 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5707 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5708 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5709 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5710 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5712 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5713 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5714 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5715 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5716 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5718 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5719 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5720 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5721 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5722 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5723 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5724 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5725 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5726 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5728 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5729 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5730 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5731 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5732 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5734 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5735 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5736 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5737 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5738 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5740 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5741 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5742 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5743 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5744 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5746 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5747 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5748 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5751 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5752 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5753 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5754 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5755 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5757 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5758 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5759 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5760 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5761 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5763 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5764 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5765 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5766 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5767 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5768 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5769 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5770 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5771 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5773 
	#FMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5774 
	#FMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5775 
	#FMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5776 
	#FMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5777 
	#FMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5779 
	#FMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5780 
	#FMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5781 
	#FMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5782 
	#FMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5783 
	#FMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5785 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5786 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5787 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5790 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5791 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5792 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5793 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5794 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5796 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5797 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5798 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5799 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5800 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5802 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5803 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5804 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5805 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5806 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5807 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5808 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5809 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5810 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5812 
	#FMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5813 
	#FMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5814 
	#FMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5815 
	#FMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5816 
	#FMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5818 
	#FMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5819 
	#FMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5820 
	#FMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5821 
	#FMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5822 
	#FMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5824 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5825 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5826 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5829 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5830 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5831 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5832 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5833 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5835 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5836 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5837 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5838 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5839 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5841 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5842 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5843 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5844 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5845 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5846 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5847 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5848 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5849 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5851 
	#FMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5852 
	#FMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5853 
	#FMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5854 
	#FMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5855 
	#FMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5857 
	#FMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5858 
	#FMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5859 
	#FMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5860 
	#FMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5861 
	#FMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5863 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5864 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5865 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5868 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5869 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5870 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5871 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5872 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5874 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5875 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5876 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5877 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5878 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5880 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5881 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5882 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5883 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5884 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5885 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5886 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5887 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5888 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5890 
	#FMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5891 
	#FMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5892 
	#FMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5893 
	#FMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5894 
	#FMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5896 
	#FMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5897 
	#FMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5898 
	#FMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5899 
	#FMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5900 
	#FMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5902 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5903 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5904 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5907 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5908 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5909 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5911 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5912 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5913 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5915 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5917 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5918 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5919 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5920 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5921 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5923 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5924 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5925 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5926 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5927 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5929 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5930 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5931 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5932 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5935 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5936 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5937 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5939 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5940 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5941 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5943 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5945 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5946 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5947 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5948 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5949 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5951 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5952 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5953 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5954 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5955 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5957 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5958 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5959 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5960 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5963 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5964 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5965 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5967 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5968 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5969 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5971 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5973 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5974 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5975 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5976 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5977 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5979 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5980 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5981 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5982 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5983 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5985 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5986 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5987 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5988 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5991 
	#FMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5992 
	#FMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5993 
	#FMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5994 
	#FMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5995 
	#FMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5996 
	#FMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5997 
	#FMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

6000 
	#FMC_SR3_IRS
 ((
ut8_t
)0x01

	)

6001 
	#FMC_SR3_ILS
 ((
ut8_t
)0x02

	)

6002 
	#FMC_SR3_IFS
 ((
ut8_t
)0x04

	)

6003 
	#FMC_SR3_IREN
 ((
ut8_t
)0x08

	)

6004 
	#FMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

6005 
	#FMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

6006 
	#FMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

6009 
	#FMC_SR4_IRS
 ((
ut8_t
)0x01

	)

6010 
	#FMC_SR4_ILS
 ((
ut8_t
)0x02

	)

6011 
	#FMC_SR4_IFS
 ((
ut8_t
)0x04

	)

6012 
	#FMC_SR4_IREN
 ((
ut8_t
)0x08

	)

6013 
	#FMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

6014 
	#FMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

6015 
	#FMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

6018 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

6019 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

6020 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

6021 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

6022 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

6023 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

6024 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

6025 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

6026 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

6028 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

6029 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

6030 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

6031 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

6032 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

6033 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

6034 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

6035 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

6036 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

6038 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

6039 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

6040 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

6041 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

6042 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

6043 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

6044 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

6045 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

6046 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

6048 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

6049 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

6050 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

6051 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

6052 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

6053 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

6054 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

6055 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

6056 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

6059 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

6060 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

6061 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

6062 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

6063 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

6064 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

6065 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

6066 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

6067 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

6069 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

6070 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

6071 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

6072 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

6073 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

6074 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

6075 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

6076 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

6077 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

6079 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

6080 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

6081 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

6082 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

6083 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

6084 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

6085 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

6086 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

6087 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

6089 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

6090 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

6091 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

6092 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

6093 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

6094 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

6095 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

6096 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

6097 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

6100 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

6101 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

6102 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

6103 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

6104 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

6105 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

6106 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

6107 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

6108 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

6110 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

6111 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

6112 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

6113 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

6114 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

6115 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

6116 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

6117 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

6118 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

6120 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

6121 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

6122 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

6123 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

6124 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

6125 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

6126 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

6127 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

6128 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

6130 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

6131 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

6132 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

6133 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

6134 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

6135 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

6136 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

6137 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

6138 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

6141 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

6142 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

6143 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

6144 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

6145 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

6146 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

6147 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

6148 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

6149 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

6151 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

6152 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

6153 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

6154 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

6155 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

6156 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

6157 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

6158 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

6159 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

6161 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

6162 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

6163 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

6164 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

6165 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

6166 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

6167 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

6168 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

6169 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

6171 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

6172 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

6173 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

6174 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

6175 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

6176 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

6177 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

6178 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

6179 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

6182 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

6183 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

6184 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

6185 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

6186 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

6187 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

6188 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

6189 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

6190 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

6192 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

6193 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

6194 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

6195 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

6196 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

6197 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

6198 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

6199 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

6200 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

6202 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

6203 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

6204 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

6205 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

6206 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

6207 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

6208 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

6209 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

6210 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

6212 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

6213 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

6214 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

6215 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

6216 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

6217 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

6218 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

6219 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

6220 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

6223 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

6224 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

6225 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

6226 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

6227 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

6228 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

6229 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

6230 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

6231 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

6233 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

6234 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

6235 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

6236 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

6237 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

6238 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

6239 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

6240 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

6241 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

6243 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

6244 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

6245 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

6246 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

6247 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

6248 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

6249 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

6250 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

6251 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

6253 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

6254 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

6255 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

6256 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

6257 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

6258 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

6259 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

6260 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

6261 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

6264 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

6265 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

6266 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

6267 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

6268 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

6269 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

6270 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

6271 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

6272 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

6274 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

6275 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

6276 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

6277 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

6278 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

6279 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

6280 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

6281 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

6282 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

6284 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

6285 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

6286 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

6287 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

6288 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

6289 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

6290 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

6291 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

6292 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

6294 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

6295 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

6296 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

6297 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

6298 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

6299 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

6300 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

6301 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

6302 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

6305 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

6308 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

6311 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

6312 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

6313 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

6315 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

6316 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

6317 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

6319 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

6320 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

6321 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

6323 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

6325 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

6326 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

6327 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

6329 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

6331 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

6332 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6333 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6335 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

6337 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

6338 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6339 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6342 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

6343 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

6344 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

6346 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

6347 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

6348 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

6350 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

6351 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

6352 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

6354 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

6356 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

6357 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

6358 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

6360 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

6362 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

6363 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6364 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6366 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

6368 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

6369 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6370 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6373 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

6374 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

6375 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

6376 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

6377 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

6379 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

6380 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

6381 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

6382 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

6383 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

6385 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

6386 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

6387 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

6388 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

6389 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

6391 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

6392 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

6393 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

6394 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

6396 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

6397 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

6398 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

6399 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

6401 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

6402 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

6403 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

6404 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

6406 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

6407 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

6408 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

6409 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

6412 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

6413 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

6414 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

6415 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

6416 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

6418 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

6419 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

6420 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

6421 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

6422 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

6424 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

6425 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

6426 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

6427 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

6428 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

6430 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

6431 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

6432 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

6433 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

6435 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

6436 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

6437 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

6438 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

6440 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

6441 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

6442 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

6443 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

6445 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

6446 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

6447 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

6448 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

6451 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

6452 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

6453 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

6454 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000003

	)

6456 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

6458 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

6460 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

6461 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

6462 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

6463 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

6464 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

6466 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

6469 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

6471 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

6473 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

6476 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

6478 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

6479 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

6480 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

6482 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

6483 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

6484 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

6486 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

6496 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

6497 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

6498 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

6500 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

6501 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

6502 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

6504 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

6505 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

6506 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

6508 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

6509 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

6510 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

6512 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

6513 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

6514 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

6516 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

6517 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

6518 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

6520 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

6521 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

6522 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

6524 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

6525 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

6526 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

6528 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

6529 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

6530 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

6532 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

6533 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

6534 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

6536 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

6537 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

6538 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

6540 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

6541 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

6542 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

6544 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

6545 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

6546 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

6548 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

6549 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

6550 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

6552 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

6553 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

6554 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

6556 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

6557 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

6558 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

6561 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

6562 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

6563 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

6564 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

6565 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

6566 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

6567 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

6568 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

6569 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

6570 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

6571 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

6572 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

6573 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

6574 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

6575 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

6576 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

6579 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

6580 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

6581 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

6583 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

6584 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

6585 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

6587 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

6588 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

6589 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

6591 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

6592 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

6593 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

6595 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

6596 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

6597 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

6599 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

6600 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

6601 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

6603 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

6604 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

6605 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

6607 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

6608 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

6609 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

6611 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

6612 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

6613 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

6615 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

6616 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

6617 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

6619 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

6620 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

6621 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

6623 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

6624 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

6625 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

6627 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

6628 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

6629 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

6631 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

6632 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

6633 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

6635 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

6636 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

6637 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

6639 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

6640 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

6641 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

6644 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

6645 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

6646 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

6648 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

6649 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

6650 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

6652 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

6653 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

6654 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

6656 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

6657 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

6658 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

6660 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

6661 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

6662 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

6664 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

6665 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

6666 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

6668 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

6669 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

6670 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

6672 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

6673 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

6674 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

6676 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

6677 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

6678 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

6680 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

6681 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

6682 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

6684 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

6685 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

6686 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

6688 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

6689 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

6690 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

6692 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

6693 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

6694 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

6696 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

6697 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

6698 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

6700 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

6701 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

6702 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

6704 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

6705 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

6706 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

6709 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

6710 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

6711 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

6712 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

6713 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

6714 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

6715 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

6716 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

6717 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

6718 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

6719 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

6720 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

6721 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

6722 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

6723 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

6724 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

6726 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

6727 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

6728 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

6729 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

6730 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

6731 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

6732 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

6733 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

6734 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

6735 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

6736 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

6737 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

6738 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

6739 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

6740 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

6741 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

6744 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

6745 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

6746 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

6747 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

6748 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

6749 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

6750 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

6751 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

6752 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

6753 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

6754 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

6755 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

6756 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

6757 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

6758 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

6759 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

6761 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

6762 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

6763 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

6764 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

6765 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

6766 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

6767 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

6768 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

6769 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

6770 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

6771 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

6772 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

6773 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

6774 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

6775 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

6776 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

6779 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

6780 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

6781 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

6782 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

6783 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

6784 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

6785 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

6786 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

6787 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

6788 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

6789 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

6790 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

6791 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

6792 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

6793 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

6794 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

6795 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

6796 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

6797 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

6798 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

6799 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

6800 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

6801 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

6802 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

6803 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

6804 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

6805 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

6806 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

6807 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

6808 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

6809 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

6810 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

6818 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

6819 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

6820 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

6821 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

6822 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

6823 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

6824 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00040080)

	)

6825 
	#HASH_CR_ALGO_0
 ((
ut32_t
)0x00000080)

	)

6826 
	#HASH_CR_ALGO_1
 ((
ut32_t
)0x00040000)

	)

6827 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

6828 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

6829 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

6830 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

6831 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

6832 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

6833 
	#HASH_CR_MDMAT
 ((
ut32_t
)0x00002000)

	)

6834 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

6837 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

6838 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

6839 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

6840 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

6841 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

6842 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

6843 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

6846 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

6847 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

6850 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

6851 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

6852 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

6853 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

6861 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

6862 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

6863 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

6864 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

6865 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

6866 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

6867 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

6868 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

6869 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

6870 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

6871 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

6872 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

6873 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

6874 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

6877 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

6878 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

6879 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

6880 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

6881 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

6882 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

6883 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

6885 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

6886 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

6887 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

6888 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

6889 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

6892 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

6893 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

6895 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

6896 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

6897 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

6898 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

6899 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

6900 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

6901 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

6902 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

6903 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

6904 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

6906 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

6909 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

6910 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

6913 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

6916 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

6917 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

6918 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

6919 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

6920 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

6921 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

6922 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

6923 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

6924 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

6925 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

6926 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

6927 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

6928 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

6929 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

6932 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

6933 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

6934 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

6935 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

6936 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

6937 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

6938 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

6939 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

6942 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

6943 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

6944 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

6947 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

6950 
	#I2C_FLTR_DNF
 ((
ut8_t
)0x0F

	)

6951 
	#I2C_FLTR_ANOFF
 ((
ut8_t
)0x10

	)

6953 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

6960 
	#FMPI2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

6961 
	#FMPI2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

6962 
	#FMPI2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

6963 
	#FMPI2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

6964 
	#FMPI2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

6965 
	#FMPI2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

6966 
	#FMPI2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

6967 
	#FMPI2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

6968 
	#FMPI2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

6969 
	#FMPI2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

6970 
	#FMPI2C_CR1_SWRST
 ((
ut32_t
)0x00002000

	)

6971 
	#FMPI2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

6972 
	#FMPI2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

6973 
	#FMPI2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

6974 
	#FMPI2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

6975 
	#FMPI2C_CR1_WUPEN
 ((
ut32_t
)0x00040000

	)

6976 
	#FMPI2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

6977 
	#FMPI2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

6978 
	#FMPI2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

6979 
	#FMPI2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

6980 
	#FMPI2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

6983 
	#FMPI2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

6984 
	#FMPI2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

6985 
	#FMPI2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

6986 
	#FMPI2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

6987 
	#FMPI2C_CR2_START
 ((
ut32_t
)0x00002000

	)

6988 
	#FMPI2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

6989 
	#FMPI2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

6990 
	#FMPI2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

6991 
	#FMPI2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

6992 
	#FMPI2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

6993 
	#FMPI2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

6996 
	#FMPI2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

6997 
	#FMPI2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

6998 
	#FMPI2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

7001 
	#FMPI2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

7002 
	#FMPI2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

7003 
	#FMPI2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

7006 
	#FMPI2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

7007 
	#FMPI2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

7008 
	#FMPI2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

7009 
	#FMPI2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

7010 
	#FMPI2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

7013 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

7014 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

7015 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

7016 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

7017 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

7020 
	#FMPI2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

7021 
	#FMPI2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

7022 
	#FMPI2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

7023 
	#FMPI2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

7024 
	#FMPI2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

7025 
	#FMPI2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

7026 
	#FMPI2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

7027 
	#FMPI2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

7028 
	#FMPI2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

7029 
	#FMPI2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

7030 
	#FMPI2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

7031 
	#FMPI2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

7032 
	#FMPI2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

7033 
	#FMPI2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

7034 
	#FMPI2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

7035 
	#FMPI2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

7036 
	#FMPI2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

7039 
	#FMPI2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

7040 
	#FMPI2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

7041 
	#FMPI2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

7042 
	#FMPI2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

7043 
	#FMPI2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

7044 
	#FMPI2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

7045 
	#FMPI2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

7046 
	#FMPI2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

7047 
	#FMPI2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

7050 
	#FMPI2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

7053 
	#FMPI2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

7056 
	#FMPI2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

7064 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

7067 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

7068 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

7069 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

7070 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

7073 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

7076 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

7077 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

7087 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

7088 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

7092 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

7093 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

7097 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

7098 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

7102 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

7103 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

7107 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

7108 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

7109 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

7110 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

7111 
	#LTDC_GCR_DTEN
 ((
ut32_t
)0x00010000

	)

7112 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

7113 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

7114 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

7115 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

7119 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

7120 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

7124 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

7125 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

7126 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

7130 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

7131 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

7132 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

7133 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

7137 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

7138 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

7139 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

7140 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

7144 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

7145 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

7146 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

7147 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

7151 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

7155 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

7156 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

7160 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

7161 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

7162 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

7163 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

7167 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

7168 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

7169 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

7173 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

7174 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7178 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

7179 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7183 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

7184 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

7185 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

7189 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

7193 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

7197 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

7198 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

7199 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

7200 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

7204 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

7205 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

7209 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

7213 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

7214 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

7218 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

7222 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

7223 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

7224 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

7225 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

7227 #i
	`defed
(
STM32F469_479xx
)

7234 
	#DSI_VR
 ((
ut32_t
)0x3133302A

	)

7237 
	#DSI_CR_EN
 ((
ut32_t
)0x00000001

	)

7240 
	#DSI_CCR_TXECKDIV
 ((
ut32_t
)0x000000FF

	)

7241 
	#DSI_CCR_TXECKDIV0
 ((
ut32_t
)0x00000001)

	)

7242 
	#DSI_CCR_TXECKDIV1
 ((
ut32_t
)0x00000002)

	)

7243 
	#DSI_CCR_TXECKDIV2
 ((
ut32_t
)0x00000004)

	)

7244 
	#DSI_CCR_TXECKDIV3
 ((
ut32_t
)0x00000008)

	)

7245 
	#DSI_CCR_TXECKDIV4
 ((
ut32_t
)0x00000010)

	)

7246 
	#DSI_CCR_TXECKDIV5
 ((
ut32_t
)0x00000020)

	)

7247 
	#DSI_CCR_TXECKDIV6
 ((
ut32_t
)0x00000040)

	)

7248 
	#DSI_CCR_TXECKDIV7
 ((
ut32_t
)0x00000080)

	)

7250 
	#DSI_CCR_TOCKDIV
 ((
ut32_t
)0x0000FF00

	)

7251 
	#DSI_CCR_TOCKDIV0
 ((
ut32_t
)0x00000100)

	)

7252 
	#DSI_CCR_TOCKDIV1
 ((
ut32_t
)0x00000200)

	)

7253 
	#DSI_CCR_TOCKDIV2
 ((
ut32_t
)0x00000400)

	)

7254 
	#DSI_CCR_TOCKDIV3
 ((
ut32_t
)0x00000800)

	)

7255 
	#DSI_CCR_TOCKDIV4
 ((
ut32_t
)0x00001000)

	)

7256 
	#DSI_CCR_TOCKDIV5
 ((
ut32_t
)0x00002000)

	)

7257 
	#DSI_CCR_TOCKDIV6
 ((
ut32_t
)0x00004000)

	)

7258 
	#DSI_CCR_TOCKDIV7
 ((
ut32_t
)0x00008000)

	)

7261 
	#DSI_LVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7262 
	#DSI_LVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7263 
	#DSI_LVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7266 
	#DSI_LCOLCR_COLC
 ((
ut32_t
)0x0000000F

	)

7267 
	#DSI_LCOLCR_COLC0
 ((
ut32_t
)0x00000001)

	)

7268 
	#DSI_LCOLCR_COLC1
 ((
ut32_t
)0x00000020)

	)

7269 
	#DSI_LCOLCR_COLC2
 ((
ut32_t
)0x00000040)

	)

7270 
	#DSI_LCOLCR_COLC3
 ((
ut32_t
)0x00000080)

	)

7272 
	#DSI_LCOLCR_LPE
 ((
ut32_t
)0x00000100

	)

7275 
	#DSI_LPCR_DEP
 ((
ut32_t
)0x00000001

	)

7276 
	#DSI_LPCR_VSP
 ((
ut32_t
)0x00000002

	)

7277 
	#DSI_LPCR_HSP
 ((
ut32_t
)0x00000004

	)

7280 
	#DSI_LPMCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

7281 
	#DSI_LPMCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

7282 
	#DSI_LPMCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

7283 
	#DSI_LPMCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

7284 
	#DSI_LPMCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

7285 
	#DSI_LPMCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

7286 
	#DSI_LPMCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

7287 
	#DSI_LPMCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

7288 
	#DSI_LPMCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

7290 
	#DSI_LPMCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

7291 
	#DSI_LPMCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

7292 
	#DSI_LPMCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

7293 
	#DSI_LPMCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

7294 
	#DSI_LPMCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

7295 
	#DSI_LPMCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

7296 
	#DSI_LPMCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

7297 
	#DSI_LPMCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

7298 
	#DSI_LPMCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

7301 
	#DSI_PCR_ETTXE
 ((
ut32_t
)0x00000001

	)

7302 
	#DSI_PCR_ETRXE
 ((
ut32_t
)0x00000002

	)

7303 
	#DSI_PCR_BTAE
 ((
ut32_t
)0x00000004

	)

7304 
	#DSI_PCR_ECCRXE
 ((
ut32_t
)0x00000008

	)

7305 
	#DSI_PCR_CRCRXE
 ((
ut32_t
)0x00000010

	)

7308 
	#DSI_GVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7309 
	#DSI_GVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7310 
	#DSI_GVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7313 
	#DSI_MCR_CMDM
 ((
ut32_t
)0x00000001

	)

7316 
	#DSI_VMCR_VMT
 ((
ut32_t
)0x00000003

	)

7317 
	#DSI_VMCR_VMT0
 ((
ut32_t
)0x00000001)

	)

7318 
	#DSI_VMCR_VMT1
 ((
ut32_t
)0x00000002)

	)

7320 
	#DSI_VMCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

7321 
	#DSI_VMCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

7322 
	#DSI_VMCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

7323 
	#DSI_VMCR_LPVAE
 ((
ut32_t
)0x00000800

	)

7324 
	#DSI_VMCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

7325 
	#DSI_VMCR_LPHFPE
 ((
ut32_t
)0x00002000

	)

7326 
	#DSI_VMCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

7327 
	#DSI_VMCR_LPCE
 ((
ut32_t
)0x00008000

	)

7328 
	#DSI_VMCR_PGE
 ((
ut32_t
)0x00010000

	)

7329 
	#DSI_VMCR_PGM
 ((
ut32_t
)0x00100000

	)

7330 
	#DSI_VMCR_PGO
 ((
ut32_t
)0x01000000

	)

7333 
	#DSI_VPCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

7334 
	#DSI_VPCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

7335 
	#DSI_VPCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

7336 
	#DSI_VPCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

7337 
	#DSI_VPCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

7338 
	#DSI_VPCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

7339 
	#DSI_VPCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

7340 
	#DSI_VPCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

7341 
	#DSI_VPCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

7342 
	#DSI_VPCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

7343 
	#DSI_VPCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

7344 
	#DSI_VPCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

7345 
	#DSI_VPCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

7346 
	#DSI_VPCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

7347 
	#DSI_VPCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

7350 
	#DSI_VCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

7351 
	#DSI_VCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

7352 
	#DSI_VCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

7353 
	#DSI_VCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

7354 
	#DSI_VCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

7355 
	#DSI_VCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

7356 
	#DSI_VCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

7357 
	#DSI_VCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

7358 
	#DSI_VCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

7359 
	#DSI_VCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

7360 
	#DSI_VCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

7361 
	#DSI_VCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

7362 
	#DSI_VCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

7363 
	#DSI_VCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

7366 
	#DSI_VNPCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

7367 
	#DSI_VNPCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

7368 
	#DSI_VNPCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

7369 
	#DSI_VNPCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

7370 
	#DSI_VNPCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

7371 
	#DSI_VNPCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

7372 
	#DSI_VNPCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

7373 
	#DSI_VNPCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

7374 
	#DSI_VNPCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

7375 
	#DSI_VNPCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

7376 
	#DSI_VNPCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

7377 
	#DSI_VNPCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

7378 
	#DSI_VNPCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

7379 
	#DSI_VNPCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

7382 
	#DSI_VHSACR_HSA
 ((
ut32_t
)0x00000FFF

	)

7383 
	#DSI_VHSACR_HSA0
 ((
ut32_t
)0x00000001)

	)

7384 
	#DSI_VHSACR_HSA1
 ((
ut32_t
)0x00000002)

	)

7385 
	#DSI_VHSACR_HSA2
 ((
ut32_t
)0x00000004)

	)

7386 
	#DSI_VHSACR_HSA3
 ((
ut32_t
)0x00000008)

	)

7387 
	#DSI_VHSACR_HSA4
 ((
ut32_t
)0x00000010)

	)

7388 
	#DSI_VHSACR_HSA5
 ((
ut32_t
)0x00000020)

	)

7389 
	#DSI_VHSACR_HSA6
 ((
ut32_t
)0x00000040)

	)

7390 
	#DSI_VHSACR_HSA7
 ((
ut32_t
)0x00000080)

	)

7391 
	#DSI_VHSACR_HSA8
 ((
ut32_t
)0x00000100)

	)

7392 
	#DSI_VHSACR_HSA9
 ((
ut32_t
)0x00000200)

	)

7393 
	#DSI_VHSACR_HSA10
 ((
ut32_t
)0x00000400)

	)

7394 
	#DSI_VHSACR_HSA11
 ((
ut32_t
)0x00000800)

	)

7397 
	#DSI_VHBPCR_HBP
 ((
ut32_t
)0x00000FFF

	)

7398 
	#DSI_VHBPCR_HBP0
 ((
ut32_t
)0x00000001)

	)

7399 
	#DSI_VHBPCR_HBP1
 ((
ut32_t
)0x00000002)

	)

7400 
	#DSI_VHBPCR_HBP2
 ((
ut32_t
)0x00000004)

	)

7401 
	#DSI_VHBPCR_HBP3
 ((
ut32_t
)0x00000008)

	)

7402 
	#DSI_VHBPCR_HBP4
 ((
ut32_t
)0x00000010)

	)

7403 
	#DSI_VHBPCR_HBP5
 ((
ut32_t
)0x00000020)

	)

7404 
	#DSI_VHBPCR_HBP6
 ((
ut32_t
)0x00000040)

	)

7405 
	#DSI_VHBPCR_HBP7
 ((
ut32_t
)0x00000080)

	)

7406 
	#DSI_VHBPCR_HBP8
 ((
ut32_t
)0x00000100)

	)

7407 
	#DSI_VHBPCR_HBP9
 ((
ut32_t
)0x00000200)

	)

7408 
	#DSI_VHBPCR_HBP10
 ((
ut32_t
)0x00000400)

	)

7409 
	#DSI_VHBPCR_HBP11
 ((
ut32_t
)0x00000800)

	)

7412 
	#DSI_VLCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

7413 
	#DSI_VLCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

7414 
	#DSI_VLCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

7415 
	#DSI_VLCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

7416 
	#DSI_VLCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

7417 
	#DSI_VLCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

7418 
	#DSI_VLCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

7419 
	#DSI_VLCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

7420 
	#DSI_VLCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

7421 
	#DSI_VLCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

7422 
	#DSI_VLCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

7423 
	#DSI_VLCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

7424 
	#DSI_VLCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

7425 
	#DSI_VLCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

7426 
	#DSI_VLCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

7427 
	#DSI_VLCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

7430 
	#DSI_VVSACR_VSA
 ((
ut32_t
)0x000003FF

	)

7431 
	#DSI_VVSACR_VSA0
 ((
ut32_t
)0x00000001)

	)

7432 
	#DSI_VVSACR_VSA1
 ((
ut32_t
)0x00000002)

	)

7433 
	#DSI_VVSACR_VSA2
 ((
ut32_t
)0x00000004)

	)

7434 
	#DSI_VVSACR_VSA3
 ((
ut32_t
)0x00000008)

	)

7435 
	#DSI_VVSACR_VSA4
 ((
ut32_t
)0x00000010)

	)

7436 
	#DSI_VVSACR_VSA5
 ((
ut32_t
)0x00000020)

	)

7437 
	#DSI_VVSACR_VSA6
 ((
ut32_t
)0x00000040)

	)

7438 
	#DSI_VVSACR_VSA7
 ((
ut32_t
)0x00000080)

	)

7439 
	#DSI_VVSACR_VSA8
 ((
ut32_t
)0x00000100)

	)

7440 
	#DSI_VVSACR_VSA9
 ((
ut32_t
)0x00000200)

	)

7443 
	#DSI_VVBPCR_VBP
 ((
ut32_t
)0x000003FF

	)

7444 
	#DSI_VVBPCR_VBP0
 ((
ut32_t
)0x00000001)

	)

7445 
	#DSI_VVBPCR_VBP1
 ((
ut32_t
)0x00000002)

	)

7446 
	#DSI_VVBPCR_VBP2
 ((
ut32_t
)0x00000004)

	)

7447 
	#DSI_VVBPCR_VBP3
 ((
ut32_t
)0x00000008)

	)

7448 
	#DSI_VVBPCR_VBP4
 ((
ut32_t
)0x00000010)

	)

7449 
	#DSI_VVBPCR_VBP5
 ((
ut32_t
)0x00000020)

	)

7450 
	#DSI_VVBPCR_VBP6
 ((
ut32_t
)0x00000040)

	)

7451 
	#DSI_VVBPCR_VBP7
 ((
ut32_t
)0x00000080)

	)

7452 
	#DSI_VVBPCR_VBP8
 ((
ut32_t
)0x00000100)

	)

7453 
	#DSI_VVBPCR_VBP9
 ((
ut32_t
)0x00000200)

	)

7456 
	#DSI_VVFPCR_VFP
 ((
ut32_t
)0x000003FF

	)

7457 
	#DSI_VVFPCR_VFP0
 ((
ut32_t
)0x00000001)

	)

7458 
	#DSI_VVFPCR_VFP1
 ((
ut32_t
)0x00000002)

	)

7459 
	#DSI_VVFPCR_VFP2
 ((
ut32_t
)0x00000004)

	)

7460 
	#DSI_VVFPCR_VFP3
 ((
ut32_t
)0x00000008)

	)

7461 
	#DSI_VVFPCR_VFP4
 ((
ut32_t
)0x00000010)

	)

7462 
	#DSI_VVFPCR_VFP5
 ((
ut32_t
)0x00000020)

	)

7463 
	#DSI_VVFPCR_VFP6
 ((
ut32_t
)0x00000040)

	)

7464 
	#DSI_VVFPCR_VFP7
 ((
ut32_t
)0x00000080)

	)

7465 
	#DSI_VVFPCR_VFP8
 ((
ut32_t
)0x00000100)

	)

7466 
	#DSI_VVFPCR_VFP9
 ((
ut32_t
)0x00000200)

	)

7469 
	#DSI_VVACR_VA
 ((
ut32_t
)0x00003FFF

	)

7470 
	#DSI_VVACR_VA0
 ((
ut32_t
)0x00000001)

	)

7471 
	#DSI_VVACR_VA1
 ((
ut32_t
)0x00000002)

	)

7472 
	#DSI_VVACR_VA2
 ((
ut32_t
)0x00000004)

	)

7473 
	#DSI_VVACR_VA3
 ((
ut32_t
)0x00000008)

	)

7474 
	#DSI_VVACR_VA4
 ((
ut32_t
)0x00000010)

	)

7475 
	#DSI_VVACR_VA5
 ((
ut32_t
)0x00000020)

	)

7476 
	#DSI_VVACR_VA6
 ((
ut32_t
)0x00000040)

	)

7477 
	#DSI_VVACR_VA7
 ((
ut32_t
)0x00000080)

	)

7478 
	#DSI_VVACR_VA8
 ((
ut32_t
)0x00000100)

	)

7479 
	#DSI_VVACR_VA9
 ((
ut32_t
)0x00000200)

	)

7480 
	#DSI_VVACR_VA10
 ((
ut32_t
)0x00000400)

	)

7481 
	#DSI_VVACR_VA11
 ((
ut32_t
)0x00000800)

	)

7482 
	#DSI_VVACR_VA12
 ((
ut32_t
)0x00001000)

	)

7483 
	#DSI_VVACR_VA13
 ((
ut32_t
)0x00002000)

	)

7486 
	#DSI_LCCR_CMDSIZE
 ((
ut32_t
)0x0000FFFF

	)

7487 
	#DSI_LCCR_CMDSIZE0
 ((
ut32_t
)0x00000001)

	)

7488 
	#DSI_LCCR_CMDSIZE1
 ((
ut32_t
)0x00000002)

	)

7489 
	#DSI_LCCR_CMDSIZE2
 ((
ut32_t
)0x00000004)

	)

7490 
	#DSI_LCCR_CMDSIZE3
 ((
ut32_t
)0x00000008)

	)

7491 
	#DSI_LCCR_CMDSIZE4
 ((
ut32_t
)0x00000010)

	)

7492 
	#DSI_LCCR_CMDSIZE5
 ((
ut32_t
)0x00000020)

	)

7493 
	#DSI_LCCR_CMDSIZE6
 ((
ut32_t
)0x00000040)

	)

7494 
	#DSI_LCCR_CMDSIZE7
 ((
ut32_t
)0x00000080)

	)

7495 
	#DSI_LCCR_CMDSIZE8
 ((
ut32_t
)0x00000100)

	)

7496 
	#DSI_LCCR_CMDSIZE9
 ((
ut32_t
)0x00000200)

	)

7497 
	#DSI_LCCR_CMDSIZE10
 ((
ut32_t
)0x00000400)

	)

7498 
	#DSI_LCCR_CMDSIZE11
 ((
ut32_t
)0x00000800)

	)

7499 
	#DSI_LCCR_CMDSIZE12
 ((
ut32_t
)0x00001000)

	)

7500 
	#DSI_LCCR_CMDSIZE13
 ((
ut32_t
)0x00002000)

	)

7501 
	#DSI_LCCR_CMDSIZE14
 ((
ut32_t
)0x00004000)

	)

7502 
	#DSI_LCCR_CMDSIZE15
 ((
ut32_t
)0x00008000)

	)

7505 
	#DSI_CMCR_TEARE
 ((
ut32_t
)0x00000001

	)

7506 
	#DSI_CMCR_ARE
 ((
ut32_t
)0x00000002

	)

7507 
	#DSI_CMCR_GSW0TX
 ((
ut32_t
)0x00000100

	)

7508 
	#DSI_CMCR_GSW1TX
 ((
ut32_t
)0x00000200

	)

7509 
	#DSI_CMCR_GSW2TX
 ((
ut32_t
)0x00000400

	)

7510 
	#DSI_CMCR_GSR0TX
 ((
ut32_t
)0x00000800

	)

7511 
	#DSI_CMCR_GSR1TX
 ((
ut32_t
)0x00001000

	)

7512 
	#DSI_CMCR_GSR2TX
 ((
ut32_t
)0x00002000

	)

7513 
	#DSI_CMCR_GLWTX
 ((
ut32_t
)0x00004000

	)

7514 
	#DSI_CMCR_DSW0TX
 ((
ut32_t
)0x00010000

	)

7515 
	#DSI_CMCR_DSW1TX
 ((
ut32_t
)0x00020000

	)

7516 
	#DSI_CMCR_DSR0TX
 ((
ut32_t
)0x00040000

	)

7517 
	#DSI_CMCR_DLWTX
 ((
ut32_t
)0x00080000

	)

7518 
	#DSI_CMCR_MRDPS
 ((
ut32_t
)0x01000000

	)

7521 
	#DSI_GHCR_DT
 ((
ut32_t
)0x0000003F

	)

7522 
	#DSI_GHCR_DT0
 ((
ut32_t
)0x00000001)

	)

7523 
	#DSI_GHCR_DT1
 ((
ut32_t
)0x00000002)

	)

7524 
	#DSI_GHCR_DT2
 ((
ut32_t
)0x00000004)

	)

7525 
	#DSI_GHCR_DT3
 ((
ut32_t
)0x00000008)

	)

7526 
	#DSI_GHCR_DT4
 ((
ut32_t
)0x00000010)

	)

7527 
	#DSI_GHCR_DT5
 ((
ut32_t
)0x00000020)

	)

7529 
	#DSI_GHCR_VCID
 ((
ut32_t
)0x000000C0

	)

7530 
	#DSI_GHCR_VCID0
 ((
ut32_t
)0x00000040)

	)

7531 
	#DSI_GHCR_VCID1
 ((
ut32_t
)0x00000080)

	)

7533 
	#DSI_GHCR_WCLSB
 ((
ut32_t
)0x0000FF00

	)

7534 
	#DSI_GHCR_WCLSB0
 ((
ut32_t
)0x00000100)

	)

7535 
	#DSI_GHCR_WCLSB1
 ((
ut32_t
)0x00000200)

	)

7536 
	#DSI_GHCR_WCLSB2
 ((
ut32_t
)0x00000400)

	)

7537 
	#DSI_GHCR_WCLSB3
 ((
ut32_t
)0x00000800)

	)

7538 
	#DSI_GHCR_WCLSB4
 ((
ut32_t
)0x00001000)

	)

7539 
	#DSI_GHCR_WCLSB5
 ((
ut32_t
)0x00002000)

	)

7540 
	#DSI_GHCR_WCLSB6
 ((
ut32_t
)0x00004000)

	)

7541 
	#DSI_GHCR_WCLSB7
 ((
ut32_t
)0x00008000)

	)

7543 
	#DSI_GHCR_WCMSB
 ((
ut32_t
)0x00FF0000

	)

7544 
	#DSI_GHCR_WCMSB0
 ((
ut32_t
)0x00010000)

	)

7545 
	#DSI_GHCR_WCMSB1
 ((
ut32_t
)0x00020000)

	)

7546 
	#DSI_GHCR_WCMSB2
 ((
ut32_t
)0x00040000)

	)

7547 
	#DSI_GHCR_WCMSB3
 ((
ut32_t
)0x00080000)

	)

7548 
	#DSI_GHCR_WCMSB4
 ((
ut32_t
)0x00100000)

	)

7549 
	#DSI_GHCR_WCMSB5
 ((
ut32_t
)0x00200000)

	)

7550 
	#DSI_GHCR_WCMSB6
 ((
ut32_t
)0x00400000)

	)

7551 
	#DSI_GHCR_WCMSB7
 ((
ut32_t
)0x00800000)

	)

7554 
	#DSI_GPDR_DATA1
 ((
ut32_t
)0x000000FF

	)

7555 
	#DSI_GPDR_DATA1_0
 ((
ut32_t
)0x00000001)

	)

7556 
	#DSI_GPDR_DATA1_1
 ((
ut32_t
)0x00000002)

	)

7557 
	#DSI_GPDR_DATA1_2
 ((
ut32_t
)0x00000004)

	)

7558 
	#DSI_GPDR_DATA1_3
 ((
ut32_t
)0x00000008)

	)

7559 
	#DSI_GPDR_DATA1_4
 ((
ut32_t
)0x00000010)

	)

7560 
	#DSI_GPDR_DATA1_5
 ((
ut32_t
)0x00000020)

	)

7561 
	#DSI_GPDR_DATA1_6
 ((
ut32_t
)0x00000040)

	)

7562 
	#DSI_GPDR_DATA1_7
 ((
ut32_t
)0x00000080)

	)

7564 
	#DSI_GPDR_DATA2
 ((
ut32_t
)0x0000FF00

	)

7565 
	#DSI_GPDR_DATA2_0
 ((
ut32_t
)0x00000100)

	)

7566 
	#DSI_GPDR_DATA2_1
 ((
ut32_t
)0x00000200)

	)

7567 
	#DSI_GPDR_DATA2_2
 ((
ut32_t
)0x00000400)

	)

7568 
	#DSI_GPDR_DATA2_3
 ((
ut32_t
)0x00000800)

	)

7569 
	#DSI_GPDR_DATA2_4
 ((
ut32_t
)0x00001000)

	)

7570 
	#DSI_GPDR_DATA2_5
 ((
ut32_t
)0x00002000)

	)

7571 
	#DSI_GPDR_DATA2_6
 ((
ut32_t
)0x00004000)

	)

7572 
	#DSI_GPDR_DATA2_7
 ((
ut32_t
)0x00008000)

	)

7574 
	#DSI_GPDR_DATA3
 ((
ut32_t
)0x00FF0000

	)

7575 
	#DSI_GPDR_DATA3_0
 ((
ut32_t
)0x00010000)

	)

7576 
	#DSI_GPDR_DATA3_1
 ((
ut32_t
)0x00020000)

	)

7577 
	#DSI_GPDR_DATA3_2
 ((
ut32_t
)0x00040000)

	)

7578 
	#DSI_GPDR_DATA3_3
 ((
ut32_t
)0x00080000)

	)

7579 
	#DSI_GPDR_DATA3_4
 ((
ut32_t
)0x00100000)

	)

7580 
	#DSI_GPDR_DATA3_5
 ((
ut32_t
)0x00200000)

	)

7581 
	#DSI_GPDR_DATA3_6
 ((
ut32_t
)0x00400000)

	)

7582 
	#DSI_GPDR_DATA3_7
 ((
ut32_t
)0x00800000)

	)

7584 
	#DSI_GPDR_DATA4
 ((
ut32_t
)0xFF000000

	)

7585 
	#DSI_GPDR_DATA4_0
 ((
ut32_t
)0x01000000)

	)

7586 
	#DSI_GPDR_DATA4_1
 ((
ut32_t
)0x02000000)

	)

7587 
	#DSI_GPDR_DATA4_2
 ((
ut32_t
)0x04000000)

	)

7588 
	#DSI_GPDR_DATA4_3
 ((
ut32_t
)0x08000000)

	)

7589 
	#DSI_GPDR_DATA4_4
 ((
ut32_t
)0x10000000)

	)

7590 
	#DSI_GPDR_DATA4_5
 ((
ut32_t
)0x20000000)

	)

7591 
	#DSI_GPDR_DATA4_6
 ((
ut32_t
)0x40000000)

	)

7592 
	#DSI_GPDR_DATA4_7
 ((
ut32_t
)0x80000000)

	)

7595 
	#DSI_GPSR_CMDFE
 ((
ut32_t
)0x00000001

	)

7596 
	#DSI_GPSR_CMDFF
 ((
ut32_t
)0x00000002

	)

7597 
	#DSI_GPSR_PWRFE
 ((
ut32_t
)0x00000004

	)

7598 
	#DSI_GPSR_PWRFF
 ((
ut32_t
)0x00000008

	)

7599 
	#DSI_GPSR_PRDFE
 ((
ut32_t
)0x00000010

	)

7600 
	#DSI_GPSR_PRDFF
 ((
ut32_t
)0x00000020

	)

7601 
	#DSI_GPSR_RCB
 ((
ut32_t
)0x00000040

	)

7604 
	#DSI_TCCR1_LPRX_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7605 
	#DSI_TCCR1_LPRX_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7606 
	#DSI_TCCR1_LPRX_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7607 
	#DSI_TCCR1_LPRX_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7608 
	#DSI_TCCR1_LPRX_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7609 
	#DSI_TCCR1_LPRX_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7610 
	#DSI_TCCR1_LPRX_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7611 
	#DSI_TCCR1_LPRX_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7612 
	#DSI_TCCR1_LPRX_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7613 
	#DSI_TCCR1_LPRX_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7614 
	#DSI_TCCR1_LPRX_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7615 
	#DSI_TCCR1_LPRX_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7616 
	#DSI_TCCR1_LPRX_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7617 
	#DSI_TCCR1_LPRX_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7618 
	#DSI_TCCR1_LPRX_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7619 
	#DSI_TCCR1_LPRX_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7620 
	#DSI_TCCR1_LPRX_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7622 
	#DSI_TCCR1_HSTX_TOCNT
 ((
ut32_t
)0xFFFF0000

	)

7623 
	#DSI_TCCR1_HSTX_TOCNT0
 ((
ut32_t
)0x00010000)

	)

7624 
	#DSI_TCCR1_HSTX_TOCNT1
 ((
ut32_t
)0x00020000)

	)

7625 
	#DSI_TCCR1_HSTX_TOCNT2
 ((
ut32_t
)0x00040000)

	)

7626 
	#DSI_TCCR1_HSTX_TOCNT3
 ((
ut32_t
)0x00080000)

	)

7627 
	#DSI_TCCR1_HSTX_TOCNT4
 ((
ut32_t
)0x00100000)

	)

7628 
	#DSI_TCCR1_HSTX_TOCNT5
 ((
ut32_t
)0x00200000)

	)

7629 
	#DSI_TCCR1_HSTX_TOCNT6
 ((
ut32_t
)0x00400000)

	)

7630 
	#DSI_TCCR1_HSTX_TOCNT7
 ((
ut32_t
)0x00800000)

	)

7631 
	#DSI_TCCR1_HSTX_TOCNT8
 ((
ut32_t
)0x01000000)

	)

7632 
	#DSI_TCCR1_HSTX_TOCNT9
 ((
ut32_t
)0x02000000)

	)

7633 
	#DSI_TCCR1_HSTX_TOCNT10
 ((
ut32_t
)0x04000000)

	)

7634 
	#DSI_TCCR1_HSTX_TOCNT11
 ((
ut32_t
)0x08000000)

	)

7635 
	#DSI_TCCR1_HSTX_TOCNT12
 ((
ut32_t
)0x10000000)

	)

7636 
	#DSI_TCCR1_HSTX_TOCNT13
 ((
ut32_t
)0x20000000)

	)

7637 
	#DSI_TCCR1_HSTX_TOCNT14
 ((
ut32_t
)0x40000000)

	)

7638 
	#DSI_TCCR1_HSTX_TOCNT15
 ((
ut32_t
)0x80000000)

	)

7641 
	#DSI_TCCR2_HSRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7642 
	#DSI_TCCR2_HSRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7643 
	#DSI_TCCR2_HSRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7644 
	#DSI_TCCR2_HSRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7645 
	#DSI_TCCR2_HSRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7646 
	#DSI_TCCR2_HSRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7647 
	#DSI_TCCR2_HSRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7648 
	#DSI_TCCR2_HSRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7649 
	#DSI_TCCR2_HSRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7650 
	#DSI_TCCR2_HSRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7651 
	#DSI_TCCR2_HSRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7652 
	#DSI_TCCR2_HSRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7653 
	#DSI_TCCR2_HSRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7654 
	#DSI_TCCR2_HSRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7655 
	#DSI_TCCR2_HSRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7656 
	#DSI_TCCR2_HSRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7657 
	#DSI_TCCR2_HSRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7660 
	#DSI_TCCR3_LPRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7661 
	#DSI_TCCR3_LPRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7662 
	#DSI_TCCR3_LPRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7663 
	#DSI_TCCR3_LPRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7664 
	#DSI_TCCR3_LPRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7665 
	#DSI_TCCR3_LPRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7666 
	#DSI_TCCR3_LPRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7667 
	#DSI_TCCR3_LPRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7668 
	#DSI_TCCR3_LPRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7669 
	#DSI_TCCR3_LPRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7670 
	#DSI_TCCR3_LPRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7671 
	#DSI_TCCR3_LPRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7672 
	#DSI_TCCR3_LPRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7673 
	#DSI_TCCR3_LPRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7674 
	#DSI_TCCR3_LPRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7675 
	#DSI_TCCR3_LPRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7676 
	#DSI_TCCR3_LPRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7679 
	#DSI_TCCR4_HSWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7680 
	#DSI_TCCR4_HSWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7681 
	#DSI_TCCR4_HSWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7682 
	#DSI_TCCR4_HSWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7683 
	#DSI_TCCR4_HSWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7684 
	#DSI_TCCR4_HSWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7685 
	#DSI_TCCR4_HSWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7686 
	#DSI_TCCR4_HSWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7687 
	#DSI_TCCR4_HSWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7688 
	#DSI_TCCR4_HSWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7689 
	#DSI_TCCR4_HSWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7690 
	#DSI_TCCR4_HSWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7691 
	#DSI_TCCR4_HSWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7692 
	#DSI_TCCR4_HSWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7693 
	#DSI_TCCR4_HSWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7694 
	#DSI_TCCR4_HSWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7695 
	#DSI_TCCR4_HSWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7697 
	#DSI_TCCR4_PM
 ((
ut32_t
)0x01000000

	)

7700 
	#DSI_TCCR5_LPWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7701 
	#DSI_TCCR5_LPWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7702 
	#DSI_TCCR5_LPWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7703 
	#DSI_TCCR5_LPWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7704 
	#DSI_TCCR5_LPWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7705 
	#DSI_TCCR5_LPWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7706 
	#DSI_TCCR5_LPWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7707 
	#DSI_TCCR5_LPWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7708 
	#DSI_TCCR5_LPWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7709 
	#DSI_TCCR5_LPWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7710 
	#DSI_TCCR5_LPWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7711 
	#DSI_TCCR5_LPWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7712 
	#DSI_TCCR5_LPWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7713 
	#DSI_TCCR5_LPWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7714 
	#DSI_TCCR5_LPWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7715 
	#DSI_TCCR5_LPWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7716 
	#DSI_TCCR5_LPWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7719 
	#DSI_TCCR6_BTA_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7720 
	#DSI_TCCR6_BTA_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7721 
	#DSI_TCCR6_BTA_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7722 
	#DSI_TCCR6_BTA_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7723 
	#DSI_TCCR6_BTA_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7724 
	#DSI_TCCR6_BTA_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7725 
	#DSI_TCCR6_BTA_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7726 
	#DSI_TCCR6_BTA_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7727 
	#DSI_TCCR6_BTA_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7728 
	#DSI_TCCR6_BTA_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7729 
	#DSI_TCCR6_BTA_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7730 
	#DSI_TCCR6_BTA_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7731 
	#DSI_TCCR6_BTA_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7732 
	#DSI_TCCR6_BTA_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7733 
	#DSI_TCCR6_BTA_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7734 
	#DSI_TCCR6_BTA_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7735 
	#DSI_TCCR6_BTA_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7738 
	#DSI_TDCR_3DM
 ((
ut32_t
)0x00000003

	)

7739 
	#DSI_TDCR_3DM0
 ((
ut32_t
)0x00000001)

	)

7740 
	#DSI_TDCR_3DM1
 ((
ut32_t
)0x00000002)

	)

7742 
	#DSI_TDCR_3DF
 ((
ut32_t
)0x0000000C

	)

7743 
	#DSI_TDCR_3DF0
 ((
ut32_t
)0x00000004)

	)

7744 
	#DSI_TDCR_3DF1
 ((
ut32_t
)0x00000008)

	)

7746 
	#DSI_TDCR_SVS
 ((
ut32_t
)0x00000010

	)

7747 
	#DSI_TDCR_RF
 ((
ut32_t
)0x00000020

	)

7748 
	#DSI_TDCR_S3DC
 ((
ut32_t
)0x00010000

	)

7751 
	#DSI_CLCR_DPCC
 ((
ut32_t
)0x00000001

	)

7752 
	#DSI_CLCR_ACR
 ((
ut32_t
)0x00000002

	)

7755 
	#DSI_CLTCR_LP2HS_TIME
 ((
ut32_t
)0x000003FF

	)

7756 
	#DSI_CLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00000001)

	)

7757 
	#DSI_CLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00000002)

	)

7758 
	#DSI_CLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00000004)

	)

7759 
	#DSI_CLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00000008)

	)

7760 
	#DSI_CLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00000010)

	)

7761 
	#DSI_CLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00000020)

	)

7762 
	#DSI_CLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00000040)

	)

7763 
	#DSI_CLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00000080)

	)

7764 
	#DSI_CLTCR_LP2HS_TIME8
 ((
ut32_t
)0x00000100)

	)

7765 
	#DSI_CLTCR_LP2HS_TIME9
 ((
ut32_t
)0x00000200)

	)

7767 
	#DSI_CLTCR_HS2LP_TIME
 ((
ut32_t
)0x03FF0000

	)

7768 
	#DSI_CLTCR_HS2LP_TIME0
 ((
ut32_t
)0x00010000)

	)

7769 
	#DSI_CLTCR_HS2LP_TIME1
 ((
ut32_t
)0x00020000)

	)

7770 
	#DSI_CLTCR_HS2LP_TIME2
 ((
ut32_t
)0x00040000)

	)

7771 
	#DSI_CLTCR_HS2LP_TIME3
 ((
ut32_t
)0x00080000)

	)

7772 
	#DSI_CLTCR_HS2LP_TIME4
 ((
ut32_t
)0x00100000)

	)

7773 
	#DSI_CLTCR_HS2LP_TIME5
 ((
ut32_t
)0x00200000)

	)

7774 
	#DSI_CLTCR_HS2LP_TIME6
 ((
ut32_t
)0x00400000)

	)

7775 
	#DSI_CLTCR_HS2LP_TIME7
 ((
ut32_t
)0x00800000)

	)

7776 
	#DSI_CLTCR_HS2LP_TIME8
 ((
ut32_t
)0x01000000)

	)

7777 
	#DSI_CLTCR_HS2LP_TIME9
 ((
ut32_t
)0x02000000)

	)

7780 
	#DSI_DLTCR_MRD_TIME
 ((
ut32_t
)0x00007FFF

	)

7781 
	#DSI_DLTCR_MRD_TIME0
 ((
ut32_t
)0x00000001)

	)

7782 
	#DSI_DLTCR_MRD_TIME1
 ((
ut32_t
)0x00000002)

	)

7783 
	#DSI_DLTCR_MRD_TIME2
 ((
ut32_t
)0x00000004)

	)

7784 
	#DSI_DLTCR_MRD_TIME3
 ((
ut32_t
)0x00000008)

	)

7785 
	#DSI_DLTCR_MRD_TIME4
 ((
ut32_t
)0x00000010)

	)

7786 
	#DSI_DLTCR_MRD_TIME5
 ((
ut32_t
)0x00000020)

	)

7787 
	#DSI_DLTCR_MRD_TIME6
 ((
ut32_t
)0x00000040)

	)

7788 
	#DSI_DLTCR_MRD_TIME7
 ((
ut32_t
)0x00000080)

	)

7789 
	#DSI_DLTCR_MRD_TIME8
 ((
ut32_t
)0x00000100)

	)

7790 
	#DSI_DLTCR_MRD_TIME9
 ((
ut32_t
)0x00000200)

	)

7791 
	#DSI_DLTCR_MRD_TIME10
 ((
ut32_t
)0x00000400)

	)

7792 
	#DSI_DLTCR_MRD_TIME11
 ((
ut32_t
)0x00000800)

	)

7793 
	#DSI_DLTCR_MRD_TIME12
 ((
ut32_t
)0x00001000)

	)

7794 
	#DSI_DLTCR_MRD_TIME13
 ((
ut32_t
)0x00002000)

	)

7795 
	#DSI_DLTCR_MRD_TIME14
 ((
ut32_t
)0x00004000)

	)

7797 
	#DSI_DLTCR_LP2HS_TIME
 ((
ut32_t
)0x00FF0000

	)

7798 
	#DSI_DLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00010000)

	)

7799 
	#DSI_DLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00020000)

	)

7800 
	#DSI_DLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00040000)

	)

7801 
	#DSI_DLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00080000)

	)

7802 
	#DSI_DLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00100000)

	)

7803 
	#DSI_DLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00200000)

	)

7804 
	#DSI_DLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00400000)

	)

7805 
	#DSI_DLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00800000)

	)

7807 
	#DSI_DLTCR_HS2LP_TIME
 ((
ut32_t
)0xFF000000

	)

7808 
	#DSI_DLTCR_HS2LP_TIME0
 ((
ut32_t
)0x01000000)

	)

7809 
	#DSI_DLTCR_HS2LP_TIME1
 ((
ut32_t
)0x02000000)

	)

7810 
	#DSI_DLTCR_HS2LP_TIME2
 ((
ut32_t
)0x04000000)

	)

7811 
	#DSI_DLTCR_HS2LP_TIME3
 ((
ut32_t
)0x08000000)

	)

7812 
	#DSI_DLTCR_HS2LP_TIME4
 ((
ut32_t
)0x10000000)

	)

7813 
	#DSI_DLTCR_HS2LP_TIME5
 ((
ut32_t
)0x20000000)

	)

7814 
	#DSI_DLTCR_HS2LP_TIME6
 ((
ut32_t
)0x40000000)

	)

7815 
	#DSI_DLTCR_HS2LP_TIME7
 ((
ut32_t
)0x80000000)

	)

7818 
	#DSI_PCTLR_DEN
 ((
ut32_t
)0x00000002

	)

7819 
	#DSI_PCTLR_CKE
 ((
ut32_t
)0x00000004

	)

7822 
	#DSI_PCONFR_NL
 ((
ut32_t
)0x00000003

	)

7823 
	#DSI_PCONFR_NL0
 ((
ut32_t
)0x00000001)

	)

7824 
	#DSI_PCONFR_NL1
 ((
ut32_t
)0x00000002)

	)

7826 
	#DSI_PCONFR_SW_TIME
 ((
ut32_t
)0x0000FF00

	)

7827 
	#DSI_PCONFR_SW_TIME0
 ((
ut32_t
)0x00000100)

	)

7828 
	#DSI_PCONFR_SW_TIME1
 ((
ut32_t
)0x00000200)

	)

7829 
	#DSI_PCONFR_SW_TIME2
 ((
ut32_t
)0x00000400)

	)

7830 
	#DSI_PCONFR_SW_TIME3
 ((
ut32_t
)0x00000800)

	)

7831 
	#DSI_PCONFR_SW_TIME4
 ((
ut32_t
)0x00001000)

	)

7832 
	#DSI_PCONFR_SW_TIME5
 ((
ut32_t
)0x00002000)

	)

7833 
	#DSI_PCONFR_SW_TIME6
 ((
ut32_t
)0x00004000)

	)

7834 
	#DSI_PCONFR_SW_TIME7
 ((
ut32_t
)0x00008000)

	)

7837 
	#DSI_PUCR_URCL
 ((
ut32_t
)0x00000001

	)

7838 
	#DSI_PUCR_UECL
 ((
ut32_t
)0x00000002

	)

7839 
	#DSI_PUCR_URDL
 ((
ut32_t
)0x00000004

	)

7840 
	#DSI_PUCR_UEDL
 ((
ut32_t
)0x00000008

	)

7843 
	#DSI_PTTCR_TX_TRIG
 ((
ut32_t
)0x0000000F

	)

7844 
	#DSI_PTTCR_TX_TRIG0
 ((
ut32_t
)0x00000001)

	)

7845 
	#DSI_PTTCR_TX_TRIG1
 ((
ut32_t
)0x00000002)

	)

7846 
	#DSI_PTTCR_TX_TRIG2
 ((
ut32_t
)0x00000004)

	)

7847 
	#DSI_PTTCR_TX_TRIG3
 ((
ut32_t
)0x00000008)

	)

7850 
	#DSI_PSR_PD
 ((
ut32_t
)0x00000002

	)

7851 
	#DSI_PSR_PSSC
 ((
ut32_t
)0x00000004

	)

7852 
	#DSI_PSR_UANC
 ((
ut32_t
)0x00000008

	)

7853 
	#DSI_PSR_PSS0
 ((
ut32_t
)0x00000010

	)

7854 
	#DSI_PSR_UAN0
 ((
ut32_t
)0x00000020

	)

7855 
	#DSI_PSR_RUE0
 ((
ut32_t
)0x00000040

	)

7856 
	#DSI_PSR_PSS1
 ((
ut32_t
)0x00000080

	)

7857 
	#DSI_PSR_UAN1
 ((
ut32_t
)0x00000100

	)

7860 
	#DSI_ISR0_AE0
 ((
ut32_t
)0x00000001

	)

7861 
	#DSI_ISR0_AE1
 ((
ut32_t
)0x00000002

	)

7862 
	#DSI_ISR0_AE2
 ((
ut32_t
)0x00000004

	)

7863 
	#DSI_ISR0_AE3
 ((
ut32_t
)0x00000008

	)

7864 
	#DSI_ISR0_AE4
 ((
ut32_t
)0x00000010

	)

7865 
	#DSI_ISR0_AE5
 ((
ut32_t
)0x00000020

	)

7866 
	#DSI_ISR0_AE6
 ((
ut32_t
)0x00000040

	)

7867 
	#DSI_ISR0_AE7
 ((
ut32_t
)0x00000080

	)

7868 
	#DSI_ISR0_AE8
 ((
ut32_t
)0x00000100

	)

7869 
	#DSI_ISR0_AE9
 ((
ut32_t
)0x00000200

	)

7870 
	#DSI_ISR0_AE10
 ((
ut32_t
)0x00000400

	)

7871 
	#DSI_ISR0_AE11
 ((
ut32_t
)0x00000800

	)

7872 
	#DSI_ISR0_AE12
 ((
ut32_t
)0x00001000

	)

7873 
	#DSI_ISR0_AE13
 ((
ut32_t
)0x00002000

	)

7874 
	#DSI_ISR0_AE14
 ((
ut32_t
)0x00004000

	)

7875 
	#DSI_ISR0_AE15
 ((
ut32_t
)0x00008000

	)

7876 
	#DSI_ISR0_PE0
 ((
ut32_t
)0x00010000

	)

7877 
	#DSI_ISR0_PE1
 ((
ut32_t
)0x00020000

	)

7878 
	#DSI_ISR0_PE2
 ((
ut32_t
)0x00040000

	)

7879 
	#DSI_ISR0_PE3
 ((
ut32_t
)0x00080000

	)

7880 
	#DSI_ISR0_PE4
 ((
ut32_t
)0x00100000

	)

7883 
	#DSI_ISR1_TOHSTX
 ((
ut32_t
)0x00000001

	)

7884 
	#DSI_ISR1_TOLPRX
 ((
ut32_t
)0x00000002

	)

7885 
	#DSI_ISR1_ECCSE
 ((
ut32_t
)0x00000004

	)

7886 
	#DSI_ISR1_ECCME
 ((
ut32_t
)0x00000008

	)

7887 
	#DSI_ISR1_CRCE
 ((
ut32_t
)0x00000010

	)

7888 
	#DSI_ISR1_PSE
 ((
ut32_t
)0x00000020

	)

7889 
	#DSI_ISR1_EOTPE
 ((
ut32_t
)0x00000040

	)

7890 
	#DSI_ISR1_LPWRE
 ((
ut32_t
)0x00000080

	)

7891 
	#DSI_ISR1_GCWRE
 ((
ut32_t
)0x00000100

	)

7892 
	#DSI_ISR1_GPWRE
 ((
ut32_t
)0x00000200

	)

7893 
	#DSI_ISR1_GPTXE
 ((
ut32_t
)0x00000400

	)

7894 
	#DSI_ISR1_GPRDE
 ((
ut32_t
)0x00000800

	)

7895 
	#DSI_ISR1_GPRXE
 ((
ut32_t
)0x00001000

	)

7898 
	#DSI_IER0_AE0IE
 ((
ut32_t
)0x00000001

	)

7899 
	#DSI_IER0_AE1IE
 ((
ut32_t
)0x00000002

	)

7900 
	#DSI_IER0_AE2IE
 ((
ut32_t
)0x00000004

	)

7901 
	#DSI_IER0_AE3IE
 ((
ut32_t
)0x00000008

	)

7902 
	#DSI_IER0_AE4IE
 ((
ut32_t
)0x00000010

	)

7903 
	#DSI_IER0_AE5IE
 ((
ut32_t
)0x00000020

	)

7904 
	#DSI_IER0_AE6IE
 ((
ut32_t
)0x00000040

	)

7905 
	#DSI_IER0_AE7IE
 ((
ut32_t
)0x00000080

	)

7906 
	#DSI_IER0_AE8IE
 ((
ut32_t
)0x00000100

	)

7907 
	#DSI_IER0_AE9IE
 ((
ut32_t
)0x00000200

	)

7908 
	#DSI_IER0_AE10IE
 ((
ut32_t
)0x00000400

	)

7909 
	#DSI_IER0_AE11IE
 ((
ut32_t
)0x00000800

	)

7910 
	#DSI_IER0_AE12IE
 ((
ut32_t
)0x00001000

	)

7911 
	#DSI_IER0_AE13IE
 ((
ut32_t
)0x00002000

	)

7912 
	#DSI_IER0_AE14IE
 ((
ut32_t
)0x00004000

	)

7913 
	#DSI_IER0_AE15IE
 ((
ut32_t
)0x00008000

	)

7914 
	#DSI_IER0_PE0IE
 ((
ut32_t
)0x00010000

	)

7915 
	#DSI_IER0_PE1IE
 ((
ut32_t
)0x00020000

	)

7916 
	#DSI_IER0_PE2IE
 ((
ut32_t
)0x00040000

	)

7917 
	#DSI_IER0_PE3IE
 ((
ut32_t
)0x00080000

	)

7918 
	#DSI_IER0_PE4IE
 ((
ut32_t
)0x00100000

	)

7921 
	#DSI_IER1_TOHSTXIE
 ((
ut32_t
)0x00000001

	)

7922 
	#DSI_IER1_TOLPRXIE
 ((
ut32_t
)0x00000002

	)

7923 
	#DSI_IER1_ECCSEIE
 ((
ut32_t
)0x00000004

	)

7924 
	#DSI_IER1_ECCMEIE
 ((
ut32_t
)0x00000008

	)

7925 
	#DSI_IER1_CRCEIE
 ((
ut32_t
)0x00000010

	)

7926 
	#DSI_IER1_PSEIE
 ((
ut32_t
)0x00000020

	)

7927 
	#DSI_IER1_EOTPEIE
 ((
ut32_t
)0x00000040

	)

7928 
	#DSI_IER1_LPWREIE
 ((
ut32_t
)0x00000080

	)

7929 
	#DSI_IER1_GCWREIE
 ((
ut32_t
)0x00000100

	)

7930 
	#DSI_IER1_GPWREIE
 ((
ut32_t
)0x00000200

	)

7931 
	#DSI_IER1_GPTXEIE
 ((
ut32_t
)0x00000400

	)

7932 
	#DSI_IER1_GPRDEIE
 ((
ut32_t
)0x00000800

	)

7933 
	#DSI_IER1_GPRXEIE
 ((
ut32_t
)0x00001000

	)

7936 
	#DSI_FIR0_FAE0
 ((
ut32_t
)0x00000001

	)

7937 
	#DSI_FIR0_FAE1
 ((
ut32_t
)0x00000002

	)

7938 
	#DSI_FIR0_FAE2
 ((
ut32_t
)0x00000004

	)

7939 
	#DSI_FIR0_FAE3
 ((
ut32_t
)0x00000008

	)

7940 
	#DSI_FIR0_FAE4
 ((
ut32_t
)0x00000010

	)

7941 
	#DSI_FIR0_FAE5
 ((
ut32_t
)0x00000020

	)

7942 
	#DSI_FIR0_FAE6
 ((
ut32_t
)0x00000040

	)

7943 
	#DSI_FIR0_FAE7
 ((
ut32_t
)0x00000080

	)

7944 
	#DSI_FIR0_FAE8
 ((
ut32_t
)0x00000100

	)

7945 
	#DSI_FIR0_FAE9
 ((
ut32_t
)0x00000200

	)

7946 
	#DSI_FIR0_FAE10
 ((
ut32_t
)0x00000400

	)

7947 
	#DSI_FIR0_FAE11
 ((
ut32_t
)0x00000800

	)

7948 
	#DSI_FIR0_FAE12
 ((
ut32_t
)0x00001000

	)

7949 
	#DSI_FIR0_FAE13
 ((
ut32_t
)0x00002000

	)

7950 
	#DSI_FIR0_FAE14
 ((
ut32_t
)0x00004000

	)

7951 
	#DSI_FIR0_FAE15
 ((
ut32_t
)0x00008000

	)

7952 
	#DSI_FIR0_FPE0
 ((
ut32_t
)0x00010000

	)

7953 
	#DSI_FIR0_FPE1
 ((
ut32_t
)0x00020000

	)

7954 
	#DSI_FIR0_FPE2
 ((
ut32_t
)0x00040000

	)

7955 
	#DSI_FIR0_FPE3
 ((
ut32_t
)0x00080000

	)

7956 
	#DSI_FIR0_FPE4
 ((
ut32_t
)0x00100000

	)

7959 
	#DSI_FIR1_FTOHSTX
 ((
ut32_t
)0x00000001

	)

7960 
	#DSI_FIR1_FTOLPRX
 ((
ut32_t
)0x00000002

	)

7961 
	#DSI_FIR1_FECCSE
 ((
ut32_t
)0x00000004

	)

7962 
	#DSI_FIR1_FECCME
 ((
ut32_t
)0x00000008

	)

7963 
	#DSI_FIR1_FCRCE
 ((
ut32_t
)0x00000010

	)

7964 
	#DSI_FIR1_FPSE
 ((
ut32_t
)0x00000020

	)

7965 
	#DSI_FIR1_FEOTPE
 ((
ut32_t
)0x00000040

	)

7966 
	#DSI_FIR1_FLPWRE
 ((
ut32_t
)0x00000080

	)

7967 
	#DSI_FIR1_FGCWRE
 ((
ut32_t
)0x00000100

	)

7968 
	#DSI_FIR1_FGPWRE
 ((
ut32_t
)0x00000200

	)

7969 
	#DSI_FIR1_FGPTXE
 ((
ut32_t
)0x00000400

	)

7970 
	#DSI_FIR1_FGPRDE
 ((
ut32_t
)0x00000800

	)

7971 
	#DSI_FIR1_FGPRXE
 ((
ut32_t
)0x00001000

	)

7974 
	#DSI_VSCR_EN
 ((
ut32_t
)0x00000001

	)

7975 
	#DSI_VSCR_UR
 ((
ut32_t
)0x00000100

	)

7978 
	#DSI_LCVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7979 
	#DSI_LCVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7980 
	#DSI_LCVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7983 
	#DSI_LCCCR_COLC
 ((
ut32_t
)0x0000000F

	)

7984 
	#DSI_LCCCR_COLC0
 ((
ut32_t
)0x00000001)

	)

7985 
	#DSI_LCCCR_COLC1
 ((
ut32_t
)0x00000002)

	)

7986 
	#DSI_LCCCR_COLC2
 ((
ut32_t
)0x00000004)

	)

7987 
	#DSI_LCCCR_COLC3
 ((
ut32_t
)0x00000008)

	)

7989 
	#DSI_LCCCR_LPE
 ((
ut32_t
)0x00000100

	)

7992 
	#DSI_LPMCCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

7993 
	#DSI_LPMCCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

7994 
	#DSI_LPMCCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

7995 
	#DSI_LPMCCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

7996 
	#DSI_LPMCCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

7997 
	#DSI_LPMCCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

7998 
	#DSI_LPMCCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

7999 
	#DSI_LPMCCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

8000 
	#DSI_LPMCCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

8002 
	#DSI_LPMCCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

8003 
	#DSI_LPMCCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

8004 
	#DSI_LPMCCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

8005 
	#DSI_LPMCCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

8006 
	#DSI_LPMCCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

8007 
	#DSI_LPMCCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

8008 
	#DSI_LPMCCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

8009 
	#DSI_LPMCCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

8010 
	#DSI_LPMCCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

8013 
	#DSI_VMCCR_VMT
 ((
ut32_t
)0x00000003

	)

8014 
	#DSI_VMCCR_VMT0
 ((
ut32_t
)0x00000001)

	)

8015 
	#DSI_VMCCR_VMT1
 ((
ut32_t
)0x00000002)

	)

8017 
	#DSI_VMCCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

8018 
	#DSI_VMCCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

8019 
	#DSI_VMCCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

8020 
	#DSI_VMCCR_LPVAE
 ((
ut32_t
)0x00000800

	)

8021 
	#DSI_VMCCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

8022 
	#DSI_VMCCR_LPHFE
 ((
ut32_t
)0x00002000

	)

8023 
	#DSI_VMCCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

8024 
	#DSI_VMCCR_LPCE
 ((
ut32_t
)0x00008000

	)

8027 
	#DSI_VPCCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

8028 
	#DSI_VPCCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

8029 
	#DSI_VPCCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

8030 
	#DSI_VPCCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

8031 
	#DSI_VPCCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

8032 
	#DSI_VPCCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

8033 
	#DSI_VPCCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

8034 
	#DSI_VPCCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

8035 
	#DSI_VPCCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

8036 
	#DSI_VPCCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

8037 
	#DSI_VPCCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

8038 
	#DSI_VPCCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

8039 
	#DSI_VPCCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

8040 
	#DSI_VPCCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

8041 
	#DSI_VPCCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

8044 
	#DSI_VCCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

8045 
	#DSI_VCCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

8046 
	#DSI_VCCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

8047 
	#DSI_VCCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

8048 
	#DSI_VCCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

8049 
	#DSI_VCCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

8050 
	#DSI_VCCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

8051 
	#DSI_VCCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

8052 
	#DSI_VCCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

8053 
	#DSI_VCCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

8054 
	#DSI_VCCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

8055 
	#DSI_VCCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

8056 
	#DSI_VCCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

8057 
	#DSI_VCCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

8060 
	#DSI_VNPCCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

8061 
	#DSI_VNPCCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

8062 
	#DSI_VNPCCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

8063 
	#DSI_VNPCCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

8064 
	#DSI_VNPCCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

8065 
	#DSI_VNPCCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

8066 
	#DSI_VNPCCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

8067 
	#DSI_VNPCCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

8068 
	#DSI_VNPCCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

8069 
	#DSI_VNPCCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

8070 
	#DSI_VNPCCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

8071 
	#DSI_VNPCCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

8072 
	#DSI_VNPCCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

8073 
	#DSI_VNPCCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

8076 
	#DSI_VHSACCR_HSA
 ((
ut32_t
)0x00000FFF

	)

8077 
	#DSI_VHSACCR_HSA0
 ((
ut32_t
)0x00000001)

	)

8078 
	#DSI_VHSACCR_HSA1
 ((
ut32_t
)0x00000002)

	)

8079 
	#DSI_VHSACCR_HSA2
 ((
ut32_t
)0x00000004)

	)

8080 
	#DSI_VHSACCR_HSA3
 ((
ut32_t
)0x00000008)

	)

8081 
	#DSI_VHSACCR_HSA4
 ((
ut32_t
)0x00000010)

	)

8082 
	#DSI_VHSACCR_HSA5
 ((
ut32_t
)0x00000020)

	)

8083 
	#DSI_VHSACCR_HSA6
 ((
ut32_t
)0x00000040)

	)

8084 
	#DSI_VHSACCR_HSA7
 ((
ut32_t
)0x00000080)

	)

8085 
	#DSI_VHSACCR_HSA8
 ((
ut32_t
)0x00000100)

	)

8086 
	#DSI_VHSACCR_HSA9
 ((
ut32_t
)0x00000200)

	)

8087 
	#DSI_VHSACCR_HSA10
 ((
ut32_t
)0x00000400)

	)

8088 
	#DSI_VHSACCR_HSA11
 ((
ut32_t
)0x00000800)

	)

8091 
	#DSI_VHBPCCR_HBP
 ((
ut32_t
)0x00000FFF

	)

8092 
	#DSI_VHBPCCR_HBP0
 ((
ut32_t
)0x00000001)

	)

8093 
	#DSI_VHBPCCR_HBP1
 ((
ut32_t
)0x00000002)

	)

8094 
	#DSI_VHBPCCR_HBP2
 ((
ut32_t
)0x00000004)

	)

8095 
	#DSI_VHBPCCR_HBP3
 ((
ut32_t
)0x00000008)

	)

8096 
	#DSI_VHBPCCR_HBP4
 ((
ut32_t
)0x00000010)

	)

8097 
	#DSI_VHBPCCR_HBP5
 ((
ut32_t
)0x00000020)

	)

8098 
	#DSI_VHBPCCR_HBP6
 ((
ut32_t
)0x00000040)

	)

8099 
	#DSI_VHBPCCR_HBP7
 ((
ut32_t
)0x00000080)

	)

8100 
	#DSI_VHBPCCR_HBP8
 ((
ut32_t
)0x00000100)

	)

8101 
	#DSI_VHBPCCR_HBP9
 ((
ut32_t
)0x00000200)

	)

8102 
	#DSI_VHBPCCR_HBP10
 ((
ut32_t
)0x00000400)

	)

8103 
	#DSI_VHBPCCR_HBP11
 ((
ut32_t
)0x00000800)

	)

8106 
	#DSI_VLCCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

8107 
	#DSI_VLCCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

8108 
	#DSI_VLCCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

8109 
	#DSI_VLCCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

8110 
	#DSI_VLCCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

8111 
	#DSI_VLCCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

8112 
	#DSI_VLCCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

8113 
	#DSI_VLCCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

8114 
	#DSI_VLCCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

8115 
	#DSI_VLCCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

8116 
	#DSI_VLCCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

8117 
	#DSI_VLCCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

8118 
	#DSI_VLCCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

8119 
	#DSI_VLCCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

8120 
	#DSI_VLCCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

8121 
	#DSI_VLCCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

8124 
	#DSI_VVSACCR_VSA
 ((
ut32_t
)0x000003FF

	)

8125 
	#DSI_VVSACCR_VSA0
 ((
ut32_t
)0x00000001)

	)

8126 
	#DSI_VVSACCR_VSA1
 ((
ut32_t
)0x00000002)

	)

8127 
	#DSI_VVSACCR_VSA2
 ((
ut32_t
)0x00000004)

	)

8128 
	#DSI_VVSACCR_VSA3
 ((
ut32_t
)0x00000008)

	)

8129 
	#DSI_VVSACCR_VSA4
 ((
ut32_t
)0x00000010)

	)

8130 
	#DSI_VVSACCR_VSA5
 ((
ut32_t
)0x00000020)

	)

8131 
	#DSI_VVSACCR_VSA6
 ((
ut32_t
)0x00000040)

	)

8132 
	#DSI_VVSACCR_VSA7
 ((
ut32_t
)0x00000080)

	)

8133 
	#DSI_VVSACCR_VSA8
 ((
ut32_t
)0x00000100)

	)

8134 
	#DSI_VVSACCR_VSA9
 ((
ut32_t
)0x00000200)

	)

8137 
	#DSI_VVBPCCR_VBP
 ((
ut32_t
)0x000003FF

	)

8138 
	#DSI_VVBPCCR_VBP0
 ((
ut32_t
)0x00000001)

	)

8139 
	#DSI_VVBPCCR_VBP1
 ((
ut32_t
)0x00000002)

	)

8140 
	#DSI_VVBPCCR_VBP2
 ((
ut32_t
)0x00000004)

	)

8141 
	#DSI_VVBPCCR_VBP3
 ((
ut32_t
)0x00000008)

	)

8142 
	#DSI_VVBPCCR_VBP4
 ((
ut32_t
)0x00000010)

	)

8143 
	#DSI_VVBPCCR_VBP5
 ((
ut32_t
)0x00000020)

	)

8144 
	#DSI_VVBPCCR_VBP6
 ((
ut32_t
)0x00000040)

	)

8145 
	#DSI_VVBPCCR_VBP7
 ((
ut32_t
)0x00000080)

	)

8146 
	#DSI_VVBPCCR_VBP8
 ((
ut32_t
)0x00000100)

	)

8147 
	#DSI_VVBPCCR_VBP9
 ((
ut32_t
)0x00000200)

	)

8150 
	#DSI_VVFPCCR_VFP
 ((
ut32_t
)0x000003FF

	)

8151 
	#DSI_VVFPCCR_VFP0
 ((
ut32_t
)0x00000001)

	)

8152 
	#DSI_VVFPCCR_VFP1
 ((
ut32_t
)0x00000002)

	)

8153 
	#DSI_VVFPCCR_VFP2
 ((
ut32_t
)0x00000004)

	)

8154 
	#DSI_VVFPCCR_VFP3
 ((
ut32_t
)0x00000008)

	)

8155 
	#DSI_VVFPCCR_VFP4
 ((
ut32_t
)0x00000010)

	)

8156 
	#DSI_VVFPCCR_VFP5
 ((
ut32_t
)0x00000020)

	)

8157 
	#DSI_VVFPCCR_VFP6
 ((
ut32_t
)0x00000040)

	)

8158 
	#DSI_VVFPCCR_VFP7
 ((
ut32_t
)0x00000080)

	)

8159 
	#DSI_VVFPCCR_VFP8
 ((
ut32_t
)0x00000100)

	)

8160 
	#DSI_VVFPCCR_VFP9
 ((
ut32_t
)0x00000200)

	)

8163 
	#DSI_VVACCR_VA
 ((
ut32_t
)0x00003FFF

	)

8164 
	#DSI_VVACCR_VA0
 ((
ut32_t
)0x00000001)

	)

8165 
	#DSI_VVACCR_VA1
 ((
ut32_t
)0x00000002)

	)

8166 
	#DSI_VVACCR_VA2
 ((
ut32_t
)0x00000004)

	)

8167 
	#DSI_VVACCR_VA3
 ((
ut32_t
)0x00000008)

	)

8168 
	#DSI_VVACCR_VA4
 ((
ut32_t
)0x00000010)

	)

8169 
	#DSI_VVACCR_VA5
 ((
ut32_t
)0x00000020)

	)

8170 
	#DSI_VVACCR_VA6
 ((
ut32_t
)0x00000040)

	)

8171 
	#DSI_VVACCR_VA7
 ((
ut32_t
)0x00000080)

	)

8172 
	#DSI_VVACCR_VA8
 ((
ut32_t
)0x00000100)

	)

8173 
	#DSI_VVACCR_VA9
 ((
ut32_t
)0x00000200)

	)

8174 
	#DSI_VVACCR_VA10
 ((
ut32_t
)0x00000400)

	)

8175 
	#DSI_VVACCR_VA11
 ((
ut32_t
)0x00000800)

	)

8176 
	#DSI_VVACCR_VA12
 ((
ut32_t
)0x00001000)

	)

8177 
	#DSI_VVACCR_VA13
 ((
ut32_t
)0x00002000)

	)

8180 
	#DSI_TDCCR_3DM
 ((
ut32_t
)0x00000003

	)

8181 
	#DSI_TDCCR_3DM0
 ((
ut32_t
)0x00000001)

	)

8182 
	#DSI_TDCCR_3DM1
 ((
ut32_t
)0x00000002)

	)

8184 
	#DSI_TDCCR_3DF
 ((
ut32_t
)0x0000000C

	)

8185 
	#DSI_TDCCR_3DF0
 ((
ut32_t
)0x00000004)

	)

8186 
	#DSI_TDCCR_3DF1
 ((
ut32_t
)0x00000008)

	)

8188 
	#DSI_TDCCR_SVS
 ((
ut32_t
)0x00000010

	)

8189 
	#DSI_TDCCR_RF
 ((
ut32_t
)0x00000020

	)

8190 
	#DSI_TDCCR_S3DC
 ((
ut32_t
)0x00010000

	)

8193 
	#DSI_WCFGR_DSIM
 ((
ut32_t
)0x00000001

	)

8194 
	#DSI_WCFGR_COLMUX
 ((
ut32_t
)0x0000000E

	)

8195 
	#DSI_WCFGR_COLMUX0
 ((
ut32_t
)0x00000002)

	)

8196 
	#DSI_WCFGR_COLMUX1
 ((
ut32_t
)0x00000004)

	)

8197 
	#DSI_WCFGR_COLMUX2
 ((
ut32_t
)0x00000008)

	)

8199 
	#DSI_WCFGR_TESRC
 ((
ut32_t
)0x00000010

	)

8200 
	#DSI_WCFGR_TEPOL
 ((
ut32_t
)0x00000020

	)

8201 
	#DSI_WCFGR_AR
 ((
ut32_t
)0x00000040

	)

8202 
	#DSI_WCFGR_VSPOL
 ((
ut32_t
)0x00000080

	)

8205 
	#DSI_WCR_COLM
 ((
ut32_t
)0x00000001

	)

8206 
	#DSI_WCR_SHTDN
 ((
ut32_t
)0x00000002

	)

8207 
	#DSI_WCR_LTDCEN
 ((
ut32_t
)0x00000004

	)

8208 
	#DSI_WCR_DSIEN
 ((
ut32_t
)0x00000008

	)

8211 
	#DSI_WIER_TEIE
 ((
ut32_t
)0x00000001

	)

8212 
	#DSI_WIER_ERIE
 ((
ut32_t
)0x00000002

	)

8213 
	#DSI_WIER_PLLLIE
 ((
ut32_t
)0x00000200

	)

8214 
	#DSI_WIER_PLLUIE
 ((
ut32_t
)0x00000400

	)

8215 
	#DSI_WIER_RRIE
 ((
ut32_t
)0x00002000

	)

8218 
	#DSI_WISR_TEIF
 ((
ut32_t
)0x00000001

	)

8219 
	#DSI_WISR_ERIF
 ((
ut32_t
)0x00000002

	)

8220 
	#DSI_WISR_BUSY
 ((
ut32_t
)0x00000004

	)

8221 
	#DSI_WISR_PLLLS
 ((
ut32_t
)0x00000100

	)

8222 
	#DSI_WISR_PLLLIF
 ((
ut32_t
)0x00000200

	)

8223 
	#DSI_WISR_PLLUIF
 ((
ut32_t
)0x00000400

	)

8224 
	#DSI_WISR_RRS
 ((
ut32_t
)0x00001000

	)

8225 
	#DSI_WISR_RRIF
 ((
ut32_t
)0x00002000

	)

8228 
	#DSI_WIFCR_CTEIF
 ((
ut32_t
)0x00000001

	)

8229 
	#DSI_WIFCR_CERIF
 ((
ut32_t
)0x00000002

	)

8230 
	#DSI_WIFCR_CPLLLIF
 ((
ut32_t
)0x00000200

	)

8231 
	#DSI_WIFCR_CPLLUIF
 ((
ut32_t
)0x00000400

	)

8232 
	#DSI_WIFCR_CRRIF
 ((
ut32_t
)0x00002000

	)

8235 
	#DSI_WPCR1_UIX4
 ((
ut32_t
)0x0000003F

	)

8236 
	#DSI_WPCR1_UIX4_0
 ((
ut32_t
)0x00000001)

	)

8237 
	#DSI_WPCR1_UIX4_1
 ((
ut32_t
)0x00000002)

	)

8238 
	#DSI_WPCR1_UIX4_2
 ((
ut32_t
)0x00000004)

	)

8239 
	#DSI_WPCR1_UIX4_3
 ((
ut32_t
)0x00000008)

	)

8240 
	#DSI_WPCR1_UIX4_4
 ((
ut32_t
)0x00000010)

	)

8241 
	#DSI_WPCR1_UIX4_5
 ((
ut32_t
)0x00000020)

	)

8243 
	#DSI_WPCR1_SWCL
 ((
ut32_t
)0x00000040

	)

8244 
	#DSI_WPCR1_SWDL0
 ((
ut32_t
)0x00000080

	)

8245 
	#DSI_WPCR1_SWDL1
 ((
ut32_t
)0x00000100

	)

8246 
	#DSI_WPCR1_HSICL
 ((
ut32_t
)0x00000200

	)

8247 
	#DSI_WPCR1_HSIDL0
 ((
ut32_t
)0x00000400

	)

8248 
	#DSI_WPCR1_HSIDL1
 ((
ut32_t
)0x00000800

	)

8249 
	#DSI_WPCR1_FTXSMCL
 ((
ut32_t
)0x00001000

	)

8250 
	#DSI_WPCR1_FTXSMDL
 ((
ut32_t
)0x00002000

	)

8251 
	#DSI_WPCR1_CDOFFDL
 ((
ut32_t
)0x00004000

	)

8252 
	#DSI_WPCR1_TDDL
 ((
ut32_t
)0x00010000

	)

8253 
	#DSI_WPCR1_PDEN
 ((
ut32_t
)0x00040000

	)

8254 
	#DSI_WPCR1_TCLKPREPEN
 ((
ut32_t
)0x00080000

	)

8255 
	#DSI_WPCR1_TCLKZEROEN
 ((
ut32_t
)0x00100000

	)

8256 
	#DSI_WPCR1_THSPREPEN
 ((
ut32_t
)0x00200000

	)

8257 
	#DSI_WPCR1_THSTRAILEN
 ((
ut32_t
)0x00400000

	)

8258 
	#DSI_WPCR1_THSZEROEN
 ((
ut32_t
)0x00800000

	)

8259 
	#DSI_WPCR1_TLPXDEN
 ((
ut32_t
)0x01000000

	)

8260 
	#DSI_WPCR1_THSEXITEN
 ((
ut32_t
)0x02000000

	)

8261 
	#DSI_WPCR1_TLPXCEN
 ((
ut32_t
)0x04000000

	)

8262 
	#DSI_WPCR1_TCLKPOSTEN
 ((
ut32_t
)0x08000000

	)

8265 
	#DSI_WPCR2_HSTXDCL
 ((
ut32_t
)0x00000003

	)

8266 
	#DSI_WPCR2_HSTXDCL0
 ((
ut32_t
)0x00000001)

	)

8267 
	#DSI_WPCR2_HSTXDCL1
 ((
ut32_t
)0x00000002)

	)

8269 
	#DSI_WPCR2_HSTXDDL
 ((
ut32_t
)0x0000000C

	)

8270 
	#DSI_WPCR2_HSTXDDL0
 ((
ut32_t
)0x00000004)

	)

8271 
	#DSI_WPCR2_HSTXDDL1
 ((
ut32_t
)0x00000008)

	)

8273 
	#DSI_WPCR2_LPSRCCL
 ((
ut32_t
)0x000000C0

	)

8274 
	#DSI_WPCR2_LPSRCCL0
 ((
ut32_t
)0x00000040)

	)

8275 
	#DSI_WPCR2_LPSRCCL1
 ((
ut32_t
)0x00000080)

	)

8277 
	#DSI_WPCR2_LPSRCDL
 ((
ut32_t
)0x00000300

	)

8278 
	#DSI_WPCR2_LPSRCDL0
 ((
ut32_t
)0x00000100)

	)

8279 
	#DSI_WPCR2_LPSRCDL1
 ((
ut32_t
)0x00000200)

	)

8281 
	#DSI_WPCR2_SDDC
 ((
ut32_t
)0x00001000

	)

8283 
	#DSI_WPCR2_LPRXVCDL
 ((
ut32_t
)0x0000C000

	)

8284 
	#DSI_WPCR2_LPRXVCDL0
 ((
ut32_t
)0x00004000)

	)

8285 
	#DSI_WPCR2_LPRXVCDL1
 ((
ut32_t
)0x00008000)

	)

8287 
	#DSI_WPCR2_HSTXSRCCL
 ((
ut32_t
)0x00030000

	)

8288 
	#DSI_WPCR2_HSTXSRCCL0
 ((
ut32_t
)0x00010000)

	)

8289 
	#DSI_WPCR2_HSTXSRCCL1
 ((
ut32_t
)0x00020000)

	)

8291 
	#DSI_WPCR2_HSTXSRCDL
 ((
ut32_t
)0x000C0000

	)

8292 
	#DSI_WPCR2_HSTXSRCDL0
 ((
ut32_t
)0x00040000)

	)

8293 
	#DSI_WPCR2_HSTXSRCDL1
 ((
ut32_t
)0x00080000)

	)

8295 
	#DSI_WPCR2_FLPRXLPM
 ((
ut32_t
)0x00400000

	)

8297 
	#DSI_WPCR2_LPRXFT
 ((
ut32_t
)0x06000000

	)

8298 
	#DSI_WPCR2_LPRXFT0
 ((
ut32_t
)0x02000000)

	)

8299 
	#DSI_WPCR2_LPRXFT1
 ((
ut32_t
)0x04000000)

	)

8302 
	#DSI_WPCR3_TCLKPREP
 ((
ut32_t
)0x000000FF

	)

8303 
	#DSI_WPCR3_TCLKPREP0
 ((
ut32_t
)0x00000001)

	)

8304 
	#DSI_WPCR3_TCLKPREP1
 ((
ut32_t
)0x00000002)

	)

8305 
	#DSI_WPCR3_TCLKPREP2
 ((
ut32_t
)0x00000004)

	)

8306 
	#DSI_WPCR3_TCLKPREP3
 ((
ut32_t
)0x00000008)

	)

8307 
	#DSI_WPCR3_TCLKPREP4
 ((
ut32_t
)0x00000010)

	)

8308 
	#DSI_WPCR3_TCLKPREP5
 ((
ut32_t
)0x00000020)

	)

8309 
	#DSI_WPCR3_TCLKPREP6
 ((
ut32_t
)0x00000040)

	)

8310 
	#DSI_WPCR3_TCLKPREP7
 ((
ut32_t
)0x00000080)

	)

8312 
	#DSI_WPCR3_TCLKZERO
 ((
ut32_t
)0x0000FF00

	)

8313 
	#DSI_WPCR3_TCLKZERO0
 ((
ut32_t
)0x00000100)

	)

8314 
	#DSI_WPCR3_TCLKZERO1
 ((
ut32_t
)0x00000200)

	)

8315 
	#DSI_WPCR3_TCLKZERO2
 ((
ut32_t
)0x00000400)

	)

8316 
	#DSI_WPCR3_TCLKZERO3
 ((
ut32_t
)0x00000800)

	)

8317 
	#DSI_WPCR3_TCLKZERO4
 ((
ut32_t
)0x00001000)

	)

8318 
	#DSI_WPCR3_TCLKZERO5
 ((
ut32_t
)0x00002000)

	)

8319 
	#DSI_WPCR3_TCLKZERO6
 ((
ut32_t
)0x00004000)

	)

8320 
	#DSI_WPCR3_TCLKZERO7
 ((
ut32_t
)0x00008000)

	)

8322 
	#DSI_WPCR3_THSPREP
 ((
ut32_t
)0x00FF0000

	)

8323 
	#DSI_WPCR3_THSPREP0
 ((
ut32_t
)0x00010000)

	)

8324 
	#DSI_WPCR3_THSPREP1
 ((
ut32_t
)0x00020000)

	)

8325 
	#DSI_WPCR3_THSPREP2
 ((
ut32_t
)0x00040000)

	)

8326 
	#DSI_WPCR3_THSPREP3
 ((
ut32_t
)0x00080000)

	)

8327 
	#DSI_WPCR3_THSPREP4
 ((
ut32_t
)0x00100000)

	)

8328 
	#DSI_WPCR3_THSPREP5
 ((
ut32_t
)0x00200000)

	)

8329 
	#DSI_WPCR3_THSPREP6
 ((
ut32_t
)0x00400000)

	)

8330 
	#DSI_WPCR3_THSPREP7
 ((
ut32_t
)0x00800000)

	)

8332 
	#DSI_WPCR3_THSTRAIL
 ((
ut32_t
)0xFF000000

	)

8333 
	#DSI_WPCR3_THSTRAIL0
 ((
ut32_t
)0x01000000)

	)

8334 
	#DSI_WPCR3_THSTRAIL1
 ((
ut32_t
)0x02000000)

	)

8335 
	#DSI_WPCR3_THSTRAIL2
 ((
ut32_t
)0x04000000)

	)

8336 
	#DSI_WPCR3_THSTRAIL3
 ((
ut32_t
)0x08000000)

	)

8337 
	#DSI_WPCR3_THSTRAIL4
 ((
ut32_t
)0x10000000)

	)

8338 
	#DSI_WPCR3_THSTRAIL5
 ((
ut32_t
)0x20000000)

	)

8339 
	#DSI_WPCR3_THSTRAIL6
 ((
ut32_t
)0x40000000)

	)

8340 
	#DSI_WPCR3_THSTRAIL7
 ((
ut32_t
)0x80000000)

	)

8343 
	#DSI_WPCR4_THSZERO
 ((
ut32_t
)0x000000FF

	)

8344 
	#DSI_WPCR4_THSZERO0
 ((
ut32_t
)0x00000001)

	)

8345 
	#DSI_WPCR4_THSZERO1
 ((
ut32_t
)0x00000002)

	)

8346 
	#DSI_WPCR4_THSZERO2
 ((
ut32_t
)0x00000004)

	)

8347 
	#DSI_WPCR4_THSZERO3
 ((
ut32_t
)0x00000008)

	)

8348 
	#DSI_WPCR4_THSZERO4
 ((
ut32_t
)0x00000010)

	)

8349 
	#DSI_WPCR4_THSZERO5
 ((
ut32_t
)0x00000020)

	)

8350 
	#DSI_WPCR4_THSZERO6
 ((
ut32_t
)0x00000040)

	)

8351 
	#DSI_WPCR4_THSZERO7
 ((
ut32_t
)0x00000080)

	)

8353 
	#DSI_WPCR4_TLPXD
 ((
ut32_t
)0x0000FF00

	)

8354 
	#DSI_WPCR4_TLPXD0
 ((
ut32_t
)0x00000100)

	)

8355 
	#DSI_WPCR4_TLPXD1
 ((
ut32_t
)0x00000200)

	)

8356 
	#DSI_WPCR4_TLPXD2
 ((
ut32_t
)0x00000400)

	)

8357 
	#DSI_WPCR4_TLPXD3
 ((
ut32_t
)0x00000800)

	)

8358 
	#DSI_WPCR4_TLPXD4
 ((
ut32_t
)0x00001000)

	)

8359 
	#DSI_WPCR4_TLPXD5
 ((
ut32_t
)0x00002000)

	)

8360 
	#DSI_WPCR4_TLPXD6
 ((
ut32_t
)0x00004000)

	)

8361 
	#DSI_WPCR4_TLPXD7
 ((
ut32_t
)0x00008000)

	)

8363 
	#DSI_WPCR4_THSEXIT
 ((
ut32_t
)0x00FF0000

	)

8364 
	#DSI_WPCR4_THSEXIT0
 ((
ut32_t
)0x00010000)

	)

8365 
	#DSI_WPCR4_THSEXIT1
 ((
ut32_t
)0x00020000)

	)

8366 
	#DSI_WPCR4_THSEXIT2
 ((
ut32_t
)0x00040000)

	)

8367 
	#DSI_WPCR4_THSEXIT3
 ((
ut32_t
)0x00080000)

	)

8368 
	#DSI_WPCR4_THSEXIT4
 ((
ut32_t
)0x00100000)

	)

8369 
	#DSI_WPCR4_THSEXIT5
 ((
ut32_t
)0x00200000)

	)

8370 
	#DSI_WPCR4_THSEXIT6
 ((
ut32_t
)0x00400000)

	)

8371 
	#DSI_WPCR4_THSEXIT7
 ((
ut32_t
)0x00800000)

	)

8373 
	#DSI_WPCR4_TLPXC
 ((
ut32_t
)0xFF000000

	)

8374 
	#DSI_WPCR4_TLPXC0
 ((
ut32_t
)0x01000000)

	)

8375 
	#DSI_WPCR4_TLPXC1
 ((
ut32_t
)0x02000000)

	)

8376 
	#DSI_WPCR4_TLPXC2
 ((
ut32_t
)0x04000000)

	)

8377 
	#DSI_WPCR4_TLPXC3
 ((
ut32_t
)0x08000000)

	)

8378 
	#DSI_WPCR4_TLPXC4
 ((
ut32_t
)0x10000000)

	)

8379 
	#DSI_WPCR4_TLPXC5
 ((
ut32_t
)0x20000000)

	)

8380 
	#DSI_WPCR4_TLPXC6
 ((
ut32_t
)0x40000000)

	)

8381 
	#DSI_WPCR4_TLPXC7
 ((
ut32_t
)0x80000000)

	)

8384 
	#DSI_WPCR5_TCLKPOST
 ((
ut32_t
)0x000000FF

	)

8385 
	#DSI_WPCR5_TCLKPOST0
 ((
ut32_t
)0x00000001)

	)

8386 
	#DSI_WPCR5_TCLKPOST1
 ((
ut32_t
)0x00000002)

	)

8387 
	#DSI_WPCR5_TCLKPOST2
 ((
ut32_t
)0x00000004)

	)

8388 
	#DSI_WPCR5_TCLKPOST3
 ((
ut32_t
)0x00000008)

	)

8389 
	#DSI_WPCR5_TCLKPOST4
 ((
ut32_t
)0x00000010)

	)

8390 
	#DSI_WPCR5_TCLKPOST5
 ((
ut32_t
)0x00000020)

	)

8391 
	#DSI_WPCR5_TCLKPOST6
 ((
ut32_t
)0x00000040)

	)

8392 
	#DSI_WPCR5_TCLKPOST7
 ((
ut32_t
)0x00000080)

	)

8395 
	#DSI_WRPCR_PLLEN
 ((
ut32_t
)0x00000001

	)

8396 
	#DSI_WRPCR_PLL_NDIV
 ((
ut32_t
)0x000001FC

	)

8397 
	#DSI_WRPCR_PLL_NDIV0
 ((
ut32_t
)0x00000004)

	)

8398 
	#DSI_WRPCR_PLL_NDIV1
 ((
ut32_t
)0x00000008)

	)

8399 
	#DSI_WRPCR_PLL_NDIV2
 ((
ut32_t
)0x00000010)

	)

8400 
	#DSI_WRPCR_PLL_NDIV3
 ((
ut32_t
)0x00000020)

	)

8401 
	#DSI_WRPCR_PLL_NDIV4
 ((
ut32_t
)0x00000040)

	)

8402 
	#DSI_WRPCR_PLL_NDIV5
 ((
ut32_t
)0x00000080)

	)

8403 
	#DSI_WRPCR_PLL_NDIV6
 ((
ut32_t
)0x00000100)

	)

8405 
	#DSI_WRPCR_PLL_IDF
 ((
ut32_t
)0x00007800

	)

8406 
	#DSI_WRPCR_PLL_IDF0
 ((
ut32_t
)0x00000800)

	)

8407 
	#DSI_WRPCR_PLL_IDF1
 ((
ut32_t
)0x00001000)

	)

8408 
	#DSI_WRPCR_PLL_IDF2
 ((
ut32_t
)0x00002000)

	)

8409 
	#DSI_WRPCR_PLL_IDF3
 ((
ut32_t
)0x00004000)

	)

8411 
	#DSI_WRPCR_PLL_ODF
 ((
ut32_t
)0x00030000

	)

8412 
	#DSI_WRPCR_PLL_ODF0
 ((
ut32_t
)0x00010000)

	)

8413 
	#DSI_WRPCR_PLL_ODF1
 ((
ut32_t
)0x00020000)

	)

8415 
	#DSI_WRPCR_REGEN
 ((
ut32_t
)0x01000000

	)

8424 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

8425 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

8426 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

8427 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

8428 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

8430 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

8431 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

8432 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

8433 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

8436 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

8437 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

8438 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

8439 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

8440 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

8441 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

8442 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

8443 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

8445 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

8446 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

8447 
	#PWR_CR_LPUDS
 ((
ut32_t
)0x00000400

	)

8448 
	#PWR_CR_MRUDS
 ((
ut32_t
)0x00000800

	)

8450 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

8451 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

8453 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

8455 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

8456 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

8457 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

8459 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

8460 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

8461 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

8462 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

8463 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

8465 
	#PWR_CR_FMSSR
 ((
ut32_t
)0x00100000

	)

8466 
	#PWR_CR_FISSR
 ((
ut32_t
)0x00200000

	)

8469 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8472 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

8473 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

8474 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

8475 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

8476 
	#PWR_CSR_WUPP
 ((
ut32_t
)0x00000080

	)

8477 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

8478 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

8479 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

8480 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

8481 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

8482 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

8485 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8487 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8494 
	#QUADSPI_CR_EN
 ((
ut32_t
)0x00000001

	)

8495 
	#QUADSPI_CR_ABORT
 ((
ut32_t
)0x00000002

	)

8496 
	#QUADSPI_CR_DMAEN
 ((
ut32_t
)0x00000004

	)

8497 
	#QUADSPI_CR_TCEN
 ((
ut32_t
)0x00000008

	)

8498 
	#QUADSPI_CR_SSHIFT
 ((
ut32_t
)0x00000030

	)

8499 
	#QUADSPI_CR_SSHIFT_0
 ((
ut32_t
)0x00000010

	)

8500 
	#QUADSPI_CR_SSHIFT_1
 ((
ut32_t
)0x00000020

	)

8501 
	#QUADSPI_CR_DFM
 ((
ut32_t
)0x00000040

	)

8502 
	#QUADSPI_CR_FSEL
 ((
ut32_t
)0x00000080

	)

8503 
	#QUADSPI_CR_FTHRES
 ((
ut32_t
)0x00000F00

	)

8504 
	#QUADSPI_CR_FTHRES_0
 ((
ut32_t
)0x00000100

	)

8505 
	#QUADSPI_CR_FTHRES_1
 ((
ut32_t
)0x00000200

	)

8506 
	#QUADSPI_CR_FTHRES_2
 ((
ut32_t
)0x00000400

	)

8507 
	#QUADSPI_CR_FTHRES_3
 ((
ut32_t
)0x00000800

	)

8508 
	#QUADSPI_CR_TEIE
 ((
ut32_t
)0x00010000

	)

8509 
	#QUADSPI_CR_TCIE
 ((
ut32_t
)0x00020000

	)

8510 
	#QUADSPI_CR_FTIE
 ((
ut32_t
)0x00040000

	)

8511 
	#QUADSPI_CR_SMIE
 ((
ut32_t
)0x00080000

	)

8512 
	#QUADSPI_CR_TOIE
 ((
ut32_t
)0x00100000

	)

8513 
	#QUADSPI_CR_APMS
 ((
ut32_t
)0x00400000

	)

8514 
	#QUADSPI_CR_PMM
 ((
ut32_t
)0x00800000

	)

8515 
	#QUADSPI_CR_PRESCALER
 ((
ut32_t
)0xFF000000

	)

8516 
	#QUADSPI_CR_PRESCALER_0
 ((
ut32_t
)0x01000000

	)

8517 
	#QUADSPI_CR_PRESCALER_1
 ((
ut32_t
)0x02000000

	)

8518 
	#QUADSPI_CR_PRESCALER_2
 ((
ut32_t
)0x04000000

	)

8519 
	#QUADSPI_CR_PRESCALER_3
 ((
ut32_t
)0x08000000

	)

8520 
	#QUADSPI_CR_PRESCALER_4
 ((
ut32_t
)0x10000000

	)

8521 
	#QUADSPI_CR_PRESCALER_5
 ((
ut32_t
)0x20000000

	)

8522 
	#QUADSPI_CR_PRESCALER_6
 ((
ut32_t
)0x40000000

	)

8523 
	#QUADSPI_CR_PRESCALER_7
 ((
ut32_t
)0x80000000

	)

8526 
	#QUADSPI_DCR_CKMODE
 ((
ut32_t
)0x00000001

	)

8527 
	#QUADSPI_DCR_CSHT
 ((
ut32_t
)0x00000700

	)

8528 
	#QUADSPI_DCR_CSHT_0
 ((
ut32_t
)0x00000100

	)

8529 
	#QUADSPI_DCR_CSHT_1
 ((
ut32_t
)0x00000200

	)

8530 
	#QUADSPI_DCR_CSHT_2
 ((
ut32_t
)0x00000400

	)

8531 
	#QUADSPI_DCR_FSIZE
 ((
ut32_t
)0x001F0000

	)

8532 
	#QUADSPI_DCR_FSIZE_0
 ((
ut32_t
)0x00010000

	)

8533 
	#QUADSPI_DCR_FSIZE_1
 ((
ut32_t
)0x00020000

	)

8534 
	#QUADSPI_DCR_FSIZE_2
 ((
ut32_t
)0x00040000

	)

8535 
	#QUADSPI_DCR_FSIZE_3
 ((
ut32_t
)0x00080000

	)

8536 
	#QUADSPI_DCR_FSIZE_4
 ((
ut32_t
)0x00100000

	)

8539 
	#QUADSPI_SR_TEF
 ((
ut32_t
)0x00000001

	)

8540 
	#QUADSPI_SR_TCF
 ((
ut32_t
)0x00000002

	)

8541 
	#QUADSPI_SR_FTF
 ((
ut32_t
)0x00000004

	)

8542 
	#QUADSPI_SR_SMF
 ((
ut32_t
)0x00000008

	)

8543 
	#QUADSPI_SR_TOF
 ((
ut32_t
)0x00000010

	)

8544 
	#QUADSPI_SR_BUSY
 ((
ut32_t
)0x00000020

	)

8545 
	#QUADSPI_SR_FLEVEL
 ((
ut32_t
)0x00003F00

	)

8546 
	#QUADSPI_SR_FLEVEL_0
 ((
ut32_t
)0x00000100

	)

8547 
	#QUADSPI_SR_FLEVEL_1
 ((
ut32_t
)0x00000200

	)

8548 
	#QUADSPI_SR_FLEVEL_2
 ((
ut32_t
)0x00000400

	)

8549 
	#QUADSPI_SR_FLEVEL_3
 ((
ut32_t
)0x00000800

	)

8550 
	#QUADSPI_SR_FLEVEL_4
 ((
ut32_t
)0x00001000

	)

8551 
	#QUADSPI_SR_FLEVEL_5
 ((
ut32_t
)0x00002000

	)

8554 
	#QUADSPI_FCR_CTEF
 ((
ut32_t
)0x00000001

	)

8555 
	#QUADSPI_FCR_CTCF
 ((
ut32_t
)0x00000002

	)

8556 
	#QUADSPI_FCR_CSMF
 ((
ut32_t
)0x00000008

	)

8557 
	#QUADSPI_FCR_CTOF
 ((
ut32_t
)0x00000010

	)

8560 
	#QUADSPI_DLR_DL
 ((
ut32_t
)0xFFFFFFFF

	)

8563 
	#QUADSPI_CCR_INSTRUCTION
 ((
ut32_t
)0x000000FF

	)

8564 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
ut32_t
)0x00000001

	)

8565 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
ut32_t
)0x00000002

	)

8566 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
ut32_t
)0x00000004

	)

8567 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
ut32_t
)0x00000008

	)

8568 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
ut32_t
)0x00000010

	)

8569 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
ut32_t
)0x00000020

	)

8570 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
ut32_t
)0x00000040

	)

8571 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
ut32_t
)0x00000080

	)

8572 
	#QUADSPI_CCR_IMODE
 ((
ut32_t
)0x00000300

	)

8573 
	#QUADSPI_CCR_IMODE_0
 ((
ut32_t
)0x00000100

	)

8574 
	#QUADSPI_CCR_IMODE_1
 ((
ut32_t
)0x00000200

	)

8575 
	#QUADSPI_CCR_ADMODE
 ((
ut32_t
)0x00000C00

	)

8576 
	#QUADSPI_CCR_ADMODE_0
 ((
ut32_t
)0x00000400

	)

8577 
	#QUADSPI_CCR_ADMODE_1
 ((
ut32_t
)0x00000800

	)

8578 
	#QUADSPI_CCR_ADSIZE
 ((
ut32_t
)0x00003000

	)

8579 
	#QUADSPI_CCR_ADSIZE_0
 ((
ut32_t
)0x00001000

	)

8580 
	#QUADSPI_CCR_ADSIZE_1
 ((
ut32_t
)0x00002000

	)

8581 
	#QUADSPI_CCR_ABMODE
 ((
ut32_t
)0x0000C000

	)

8582 
	#QUADSPI_CCR_ABMODE_0
 ((
ut32_t
)0x00004000

	)

8583 
	#QUADSPI_CCR_ABMODE_1
 ((
ut32_t
)0x00008000

	)

8584 
	#QUADSPI_CCR_ABSIZE
 ((
ut32_t
)0x00030000

	)

8585 
	#QUADSPI_CCR_ABSIZE_0
 ((
ut32_t
)0x00010000

	)

8586 
	#QUADSPI_CCR_ABSIZE_1
 ((
ut32_t
)0x00020000

	)

8587 
	#QUADSPI_CCR_DCYC
 ((
ut32_t
)0x007C0000

	)

8588 
	#QUADSPI_CCR_DCYC_0
 ((
ut32_t
)0x00040000

	)

8589 
	#QUADSPI_CCR_DCYC_1
 ((
ut32_t
)0x00080000

	)

8590 
	#QUADSPI_CCR_DCYC_2
 ((
ut32_t
)0x00100000

	)

8591 
	#QUADSPI_CCR_DCYC_3
 ((
ut32_t
)0x00200000

	)

8592 
	#QUADSPI_CCR_DCYC_4
 ((
ut32_t
)0x00400000

	)

8593 
	#QUADSPI_CCR_DMODE
 ((
ut32_t
)0x03000000

	)

8594 
	#QUADSPI_CCR_DMODE_0
 ((
ut32_t
)0x01000000

	)

8595 
	#QUADSPI_CCR_DMODE_1
 ((
ut32_t
)0x02000000

	)

8596 
	#QUADSPI_CCR_FMODE
 ((
ut32_t
)0x0C000000

	)

8597 
	#QUADSPI_CCR_FMODE_0
 ((
ut32_t
)0x04000000

	)

8598 
	#QUADSPI_CCR_FMODE_1
 ((
ut32_t
)0x08000000

	)

8599 
	#QUADSPI_CCR_SIOO
 ((
ut32_t
)0x10000000

	)

8600 
	#QUADSPI_CCR_DHHC
 ((
ut32_t
)0x40000000

	)

8601 
	#QUADSPI_CCR_DDRM
 ((
ut32_t
)0x80000000

	)

8603 
	#QUADSPI_AR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

8606 
	#QUADSPI_ABR_ALTERNATE
 ((
ut32_t
)0xFFFFFFFF

	)

8609 
	#QUADSPI_DR_DATA
 ((
ut32_t
)0xFFFFFFFF

	)

8612 
	#QUADSPI_PSMKR_MASK
 ((
ut32_t
)0xFFFFFFFF

	)

8615 
	#QUADSPI_PSMAR_MATCH
 ((
ut32_t
)0xFFFFFFFF

	)

8618 
	#QUADSPI_PIR_INTERVAL
 ((
ut32_t
)0x0000FFFF

	)

8621 
	#QUADSPI_LPTR_TIMEOUT
 ((
ut32_t
)0x0000FFFF

	)

8630 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

8631 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

8633 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

8634 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

8635 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

8636 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

8637 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

8638 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

8640 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

8641 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

8642 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

8643 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

8644 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

8645 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

8646 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

8647 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

8648 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

8650 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

8651 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

8652 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

8653 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

8654 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

8655 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

8656 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

8657 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

8658 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

8659 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

8662 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

8663 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

8664 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

8665 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

8666 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

8667 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

8668 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

8670 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

8671 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

8672 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

8673 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

8674 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

8675 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

8676 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

8677 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

8678 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

8679 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

8681 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

8682 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

8683 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

8685 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

8686 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

8687 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

8689 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

8690 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

8691 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

8692 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

8693 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

8695 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8696 
	#RCC_PLLCFGR_PLLR
 ((
ut32_t
)0x70000000)

	)

8697 
	#RCC_PLLCFGR_PLLR_0
 ((
ut32_t
)0x10000000)

	)

8698 
	#RCC_PLLCFGR_PLLR_1
 ((
ut32_t
)0x20000000)

	)

8699 
	#RCC_PLLCFGR_PLLR_2
 ((
ut32_t
)0x40000000)

	)

8704 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

8705 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

8706 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

8708 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

8709 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

8710 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

8711 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8712 
	#RCC_CFGR_SW_PLLR
 ((
ut32_t
)0x00000003

	)

8716 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

8717 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

8718 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

8720 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

8721 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

8722 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

8723 #i
	`defed
(
STM32F469_479xx
|| defed(
STM32F446xx
)

8724 
	#RCC_CFGR_SWS_PLLR
 ((
ut32_t
)0x0000000C

	)

8728 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

8729 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

8730 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

8731 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

8732 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

8734 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

8735 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

8736 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

8737 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

8738 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

8739 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

8740 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

8741 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

8742 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

8744 #i
	`defed
(
STM32F410xx
)

8746 
	#RCC_CFGR_MCO1EN
 ((
ut32_t
)0x00000100

	)

8748 
	#RCC_CFGR_MCO2EN
 ((
ut32_t
)0x00000200

	)

8751 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

8752 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

8753 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

8754 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

8756 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

8757 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

8758 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

8759 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

8760 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

8763 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

8764 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

8765 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

8766 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

8768 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

8769 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

8770 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

8771 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

8772 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

8775 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

8776 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

8777 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

8778 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

8779 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

8780 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

8783 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

8784 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

8785 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

8787 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

8789 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

8790 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

8791 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

8792 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

8794 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

8795 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

8796 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

8797 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

8799 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

8800 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

8801 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

8804 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

8805 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

8806 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

8807 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

8808 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

8809 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

8810 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

8811 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

8812 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

8813 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

8814 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

8815 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

8816 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

8817 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

8818 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

8819 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

8820 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

8821 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

8822 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

8823 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

8824 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

8825 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

8826 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

8829 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

8830 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

8831 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

8832 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

8833 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

8834 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

8835 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

8836 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

8837 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

8838 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

8839 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

8840 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

8841 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

8842 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

8843 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

8844 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

8845 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

8848 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

8849 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

8850 
	#RCC_AHB2RSTR_HASHRST
 ((
ut32_t
)0x00000020)

	)

8852 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

8853 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

8854 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

8857 #i
	`defed
(
STM32F40_41xxx
)

8858 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

8861 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8862 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

8864 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8865 
	#RCC_AHB3RSTR_QSPIRST
 ((
ut32_t
)0x00000002)

	)

8869 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

8870 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

8871 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

8872 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

8873 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

8874 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

8875 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

8876 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

8877 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

8878 #i
	`defed
(
STM32F410xx
)

8879 
	#RCC_APB1RSTR_LPTIM1RST
 ((
ut32_t
)0x00000200)

	)

8881 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

8882 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

8883 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

8884 #i
	`defed
(
STM32F446xx
)

8885 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
ut32_t
)0x00010000)

	)

8887 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

8888 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

8889 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

8890 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

8891 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

8892 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

8893 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

8894 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

8895 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
ut32_t
)0x01000000)

	)

8897 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

8898 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

8899 #i
	`defed
(
STM32F446xx
)

8900 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x08000000)

	)

8902 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

8903 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

8904 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

8905 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

8908 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

8909 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

8910 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

8911 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

8912 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

8913 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

8914 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

8915 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

8916 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

8917 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

8918 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

8919 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

8920 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

8921 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

8922 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

8923 #i
	`defed
(
STM32F446xx
)

8924 
	#RCC_APB2RSTR_SAI2RST
 ((
ut32_t
)0x00800000)

	)

8926 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

8927 #i
	`defed
(
STM32F469_479xx
)

8928 
	#RCC_APB2RSTR_DSIRST
 ((
ut32_t
)0x08000000)

	)

8931 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

8934 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

8935 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

8936 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

8937 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

8938 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

8939 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

8940 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

8941 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

8942 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

8943 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

8944 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

8945 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

8946 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

8947 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

8948 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

8949 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

8950 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

8951 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

8952 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

8953 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

8954 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

8955 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

8956 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

8959 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

8960 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

8961 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

8962 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

8963 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

8967 #i
	`defed
(
STM32F40_41xxx
)

8968 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

8971 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8972 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

8975 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8976 
	#RCC_AHB3ENR_QSPIEN
 ((
ut32_t
)0x00000002)

	)

8980 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

8981 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

8982 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

8983 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

8984 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

8985 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

8986 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

8987 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

8988 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

8989 #i
	`defed
(
STM32F410xx
)

8990 
	#RCC_APB1ENR_LPTIM1EN
 ((
ut32_t
)0x00000200)

	)

8992 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

8993 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

8994 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

8995 #i
	`defed
(
STM32F446xx
)

8996 
	#RCC_APB1ENR_SPDIFRXEN
 ((
ut32_t
)0x00010000)

	)

8998 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

8999 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

9000 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

9001 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

9002 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

9003 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

9004 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

9005 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

9006 
	#RCC_APB1ENR_FMPI2C1EN
 ((
ut32_t
)0x01000000)

	)

9008 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

9009 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

9010 #i
	`defed
(
STM32F446xx
)

9011 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x08000000)

	)

9013 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

9014 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

9015 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

9016 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

9019 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

9020 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

9021 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

9022 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

9023 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

9024 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

9025 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

9026 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

9027 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

9028 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

9029 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

9030 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

9031 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

9032 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

9033 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

9034 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

9035 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

9036 #i
	`defed
(
STM32F446xx
)

9037 
	#RCC_APB2ENR_SAI2EN
 ((
ut32_t
)0x00800000)

	)

9039 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

9040 #i
	`defed
(
STM32F469_479xx
)

9041 
	#RCC_APB2ENR_DSIEN
 ((
ut32_t
)0x08000000)

	)

9045 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

9046 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

9047 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

9048 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

9049 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

9050 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

9051 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

9052 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

9053 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

9054 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

9055 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

9056 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

9057 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

9058 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

9059 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

9060 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

9061 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

9062 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

9063 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

9064 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

9065 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

9066 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

9067 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

9068 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

9069 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

9070 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

9073 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

9074 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

9075 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

9076 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

9077 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

9080 #i
	`defed
(
STM32F40_41xxx
)

9081 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

9084 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9085 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

9087 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

9088 
	#RCC_AHB3LPENR_QSPILPEN
 ((
ut32_t
)0x00000002)

	)

9092 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

9093 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

9094 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

9095 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

9096 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

9097 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

9098 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

9099 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

9100 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

9101 #i
	`defed
(
STM32F410xx
)

9102 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
ut32_t
)0x00000200)

	)

9104 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

9105 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

9106 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

9107 #i
	`defed
(
STM32F446xx
)

9108 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
ut32_t
)0x00010000)

	)

9110 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

9111 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

9112 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

9113 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

9114 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

9115 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

9116 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

9117 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

9118 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
ut32_t
)0x01000000)

	)

9120 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

9121 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

9122 #i
	`defed
(
STM32F446xx
)

9123 
	#RCC_APB1LPENR_CECLPEN
 ((
ut32_t
)0x08000000)

	)

9125 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

9126 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

9127 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

9128 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

9131 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

9132 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

9133 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

9134 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

9135 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

9136 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

9137 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

9138 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

9139 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

9140 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

9141 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

9142 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

9143 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

9144 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

9145 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

9146 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

9147 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

9148 #i
	`defed
(
STM32F446xx
)

9149 
	#RCC_APB2LPENR_SAI2LPEN
 ((
ut32_t
)0x00800000)

	)

9151 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

9152 #i
	`defed
(
STM32F469_479xx
)

9153 
	#RCC_APB2LPENR_DSILPEN
 ((
ut32_t
)0x08000000)

	)

9157 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

9158 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

9159 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

9160 
	#RCC_BDCR_LSEMOD
 ((
ut32_t
)0x00000008)

	)

9162 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

9163 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

9164 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

9166 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

9167 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

9170 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

9171 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

9172 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

9173 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

9174 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

9175 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

9176 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

9177 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

9178 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

9179 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

9182 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

9183 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

9184 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

9185 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

9188 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ut32_t
)0x0000003F)

	)

9189 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ut32_t
)0x00000001)

	)

9190 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ut32_t
)0x00000002)

	)

9191 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ut32_t
)0x00000004)

	)

9192 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ut32_t
)0x00000008)

	)

9193 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ut32_t
)0x00000010)

	)

9194 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ut32_t
)0x00000020)

	)

9196 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

9197 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ut32_t
)0x00000040)

	)

9198 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ut32_t
)0x00000080)

	)

9199 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ut32_t
)0x00000100)

	)

9200 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ut32_t
)0x00000200)

	)

9201 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ut32_t
)0x00000400)

	)

9202 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ut32_t
)0x00000800)

	)

9203 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ut32_t
)0x00001000)

	)

9204 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ut32_t
)0x00002000)

	)

9205 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ut32_t
)0x00004000)

	)

9207 #i
	`defed
(
STM32F446xx
)

9208 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
ut32_t
)0x00030000)

	)

9209 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
ut32_t
)0x00010000)

	)

9210 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
ut32_t
)0x00020000)

	)

9213 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

9214 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
ut32_t
)0x01000000)

	)

9215 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
ut32_t
)0x02000000)

	)

9216 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
ut32_t
)0x04000000)

	)

9217 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
ut32_t
)0x08000000)

	)

9219 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

9220 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ut32_t
)0x10000000)

	)

9221 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ut32_t
)0x20000000)

	)

9222 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ut32_t
)0x40000000)

	)

9225 #i
	`defed
(
STM32F446xx
)

9226 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
ut32_t
)0x0000003F)

	)

9227 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
ut32_t
)0x00000001)

	)

9228 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
ut32_t
)0x00000002)

	)

9229 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
ut32_t
)0x00000004)

	)

9230 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
ut32_t
)0x00000008)

	)

9231 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
ut32_t
)0x00000010)

	)

9232 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
ut32_t
)0x00000020)

	)

9235 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
ut32_t
)0x00007FC0)

	)

9236 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
ut32_t
)0x00000040)

	)

9237 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
ut32_t
)0x00000080)

	)

9238 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
ut32_t
)0x00000100)

	)

9239 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
ut32_t
)0x00000200)

	)

9240 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
ut32_t
)0x00000400)

	)

9241 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
ut32_t
)0x00000800)

	)

9242 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
ut32_t
)0x00001000)

	)

9243 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
ut32_t
)0x00002000)

	)

9244 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
ut32_t
)0x00004000)

	)

9246 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

9247 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
ut32_t
)0x00030000)

	)

9248 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
ut32_t
)0x00010000)

	)

9249 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
ut32_t
)0x00020000)

	)

9252 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
ut32_t
)0x0F000000)

	)

9253 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
ut32_t
)0x01000000)

	)

9254 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
ut32_t
)0x02000000)

	)

9255 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
ut32_t
)0x04000000)

	)

9256 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
ut32_t
)0x08000000)

	)

9258 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
ut32_t
)0x70000000)

	)

9259 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
ut32_t
)0x10000000)

	)

9260 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
ut32_t
)0x20000000)

	)

9261 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
ut32_t
)0x40000000)

	)

9264 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

9265 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

9266 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

9268 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

9269 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
ut32_t
)0x00100000)

	)

9270 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
ut32_t
)0x00200000)

	)

9271 #i
	`defed
(
STM32F446xx
)

9272 
	#RCC_DCKCFGR_SAI1SRC
 ((
ut32_t
)0x00300000)

	)

9273 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
ut32_t
)0x00100000)

	)

9274 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
ut32_t
)0x00200000)

	)

9277 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

9278 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
ut32_t
)0x00400000)

	)

9279 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
ut32_t
)0x00800000)

	)

9280 #i
	`defed
(
STM32F446xx
)

9281 
	#RCC_DCKCFGR_SAI2SRC
 ((
ut32_t
)0x00C00000)

	)

9282 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
ut32_t
)0x00400000)

	)

9283 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
ut32_t
)0x00800000)

	)

9286 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

9287 #i
	`defed
(
STM32F469_479xx
)

9288 
	#RCC_DCKCFGR_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9289 
	#RCC_DCKCFGR_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9290 
	#RCC_DCKCFGR_DSISEL
 ((
ut32_t
)0x20000000)

	)

9293 #i
	`defed
(
STM32F446xx
)

9294 
	#RCC_DCKCFGR_I2S1SRC
 ((
ut32_t
)0x06000000)

	)

9295 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
ut32_t
)0x02000000)

	)

9296 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
ut32_t
)0x04000000)

	)

9297 
	#RCC_DCKCFGR_I2S2SRC
 ((
ut32_t
)0x18000000)

	)

9298 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
ut32_t
)0x08000000)

	)

9299 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
ut32_t
)0x10000000)

	)

9302 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
ut32_t
)0x00000001)

	)

9303 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
ut32_t
)0x00000002)

	)

9304 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
ut32_t
)0x00000004)

	)

9305 
	#RCC_CKGATENR_SPARE_CKEN
 ((
ut32_t
)0x00000008)

	)

9306 
	#RCC_CKGATENR_SRAM_CKEN
 ((
ut32_t
)0x00000010)

	)

9307 
	#RCC_CKGATENR_FLITF_CKEN
 ((
ut32_t
)0x00000020)

	)

9308 
	#RCC_CKGATENR_RCC_CKEN
 ((
ut32_t
)0x00000040)

	)

9311 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9312 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9313 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9314 
	#RCC_DCKCFGR2_CECSEL
 ((
ut32_t
)0x04000000)

	)

9315 
	#RCC_DCKCFGR2_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9316 
	#RCC_DCKCFGR2_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9317 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
ut32_t
)0x20000000)

	)

9320 #i
	`defed
(
STM32F410xx
)

9321 
	#RCC_DCKCFGR_I2SSRC
 ((
ut32_t
)0x06000000)

	)

9322 
	#RCC_DCKCFGR_I2SSRC_0
 ((
ut32_t
)0x02000000)

	)

9323 
	#RCC_DCKCFGR_I2SSRC_1
 ((
ut32_t
)0x04000000)

	)

9326 #i
	`defed
(
STM32F410xx
)

9328 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9329 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9330 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9331 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ut32_t
)0xC0000000)

	)

9332 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ut32_t
)0x40000000)

	)

9333 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ut32_t
)0x80000000)

	)

9341 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

9342 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

9345 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

9346 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

9347 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

9348 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

9349 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

9357 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

9358 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

9359 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

9360 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

9361 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

9362 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

9363 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

9364 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

9365 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

9366 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

9367 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9368 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9369 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9370 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

9371 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9372 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9373 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9374 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9375 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

9376 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

9377 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

9378 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

9379 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

9380 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

9381 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

9382 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

9383 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

9386 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

9387 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

9388 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

9389 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

9390 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

9391 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

9392 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

9393 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

9394 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

9395 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

9396 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

9397 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

9398 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

9399 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

9400 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

9401 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

9402 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

9403 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

9404 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

9405 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

9406 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

9407 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

9408 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

9409 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

9410 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

9411 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

9412 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

9413 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

9416 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

9417 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

9418 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

9419 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

9420 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

9421 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

9422 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

9423 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

9424 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

9425 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

9426 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

9427 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

9428 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

9429 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

9430 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

9431 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

9432 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

9433 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

9434 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

9435 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

9436 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

9437 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

9438 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

9439 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

9440 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

9441 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

9444 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

9445 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

9446 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

9447 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

9448 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

9449 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

9450 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

9451 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

9452 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

9453 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

9454 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

9455 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

9456 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

9457 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

9458 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

9461 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

9462 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

9465 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

9468 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

9469 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

9472 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

9473 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

9474 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

9475 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

9476 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

9477 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

9478 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

9479 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

9480 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

9481 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

9482 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

9483 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

9484 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

9485 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

9486 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

9487 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

9488 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

9489 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

9490 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

9491 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

9492 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

9493 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

9494 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9495 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9496 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9497 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

9498 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9499 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9500 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9501 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9502 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

9503 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

9504 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

9505 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

9506 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

9507 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

9508 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

9509 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

9510 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

9511 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

9514 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

9515 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

9516 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

9517 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

9518 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

9519 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

9520 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

9521 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

9522 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

9523 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

9524 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

9525 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

9526 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

9527 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

9528 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

9529 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

9530 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

9531 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

9532 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

9533 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

9534 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

9535 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

9536 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9537 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9538 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9539 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

9540 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9541 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9542 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9543 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9544 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

9545 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

9546 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

9547 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

9548 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

9549 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

9550 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

9551 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

9552 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

9553 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

9556 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

9559 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

9562 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

9563 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

9566 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

9567 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

9568 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

9569 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

9570 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

9571 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

9572 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

9573 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

9574 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

9575 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

9576 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9577 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9578 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9579 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

9580 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9581 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9582 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9583 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9584 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

9585 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

9586 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

9587 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

9588 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

9589 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

9590 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

9591 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

9592 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

9595 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

9596 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

9597 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

9598 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

9599 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

9600 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

9601 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

9602 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

9603 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

9604 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

9605 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

9606 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

9607 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

9608 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

9609 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

9610 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

9611 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

9612 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

9615 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

9618 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

9619 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

9620 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

9621 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

9622 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

9623 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

9624 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

9625 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

9626 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

9627 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

9628 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

9629 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

9630 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

9633 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

9634 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

9635 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

9636 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

9637 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

9638 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

9639 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

9640 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

9641 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

9642 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

9643 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

9644 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

9645 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

9646 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

9647 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

9648 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

9649 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

9650 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

9653 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

9654 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

9655 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

9656 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

9657 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

9658 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

9661 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

9662 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

9663 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

9664 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

9665 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

9666 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

9669 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

9672 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

9675 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

9678 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

9681 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

9684 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

9687 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

9690 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

9693 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

9696 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

9699 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

9702 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

9705 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

9708 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

9711 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

9714 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

9717 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

9720 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

9723 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

9726 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

9734 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

9735 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

9736 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

9738 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

9739 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

9740 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

9743 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

9744 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

9745 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

9747 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

9748 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

9749 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

9751 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

9752 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

9753 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

9754 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

9756 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

9757 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

9759 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

9760 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

9761 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

9763 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

9764 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

9765 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

9766 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

9767 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

9769 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00780000

	)

9770 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00080000

	)

9771 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00100000

	)

9772 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00200000

	)

9773 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00400000

	)

9776 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000003

	)

9777 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

9778 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

9780 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

9781 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

9782 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

9783 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

9785 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

9786 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

9787 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

9788 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

9789 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

9790 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

9791 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

9793 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00080000

	)

9795 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

9796 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

9797 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

9800 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

9801 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

9802 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

9803 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

9804 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

9805 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

9806 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

9807 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

9808 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

9810 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

9811 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

9812 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

9813 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

9814 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

9815 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

9816 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

9817 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

9819 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

9820 
	#SAI_xFRCR_FSPO
 ((
ut32_t
)0x00020000

	)

9821 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

9824 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

9825 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

9826 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

9827 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

9828 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

9829 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

9831 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

9832 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

9833 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

9835 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

9836 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

9837 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

9838 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

9839 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

9841 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

9844 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

9845 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

9846 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

9847 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

9848 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

9849 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

9850 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

9853 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

9854 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

9855 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

9856 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

9857 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

9858 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

9859 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

9861 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

9862 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

9863 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

9864 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00030000

	)

9867 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

9868 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

9869 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

9870 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

9871 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

9872 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

9873 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

9876 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

9878 #i
	`defed
(
STM32F446xx
)

9885 
	#SPDIFRX_CR_SPDIFEN
 ((
ut32_t
)0x00000003

	)

9886 
	#SPDIFRX_CR_RXDMAEN
 ((
ut32_t
)0x00000004

	)

9887 
	#SPDIFRX_CR_RXSTEO
 ((
ut32_t
)0x00000008

	)

9888 
	#SPDIFRX_CR_DRFMT
 ((
ut32_t
)0x00000030

	)

9889 
	#SPDIFRX_CR_PMSK
 ((
ut32_t
)0x00000040

	)

9890 
	#SPDIFRX_CR_VMSK
 ((
ut32_t
)0x00000080

	)

9891 
	#SPDIFRX_CR_CUMSK
 ((
ut32_t
)0x00000100

	)

9892 
	#SPDIFRX_CR_PTMSK
 ((
ut32_t
)0x00000200

	)

9893 
	#SPDIFRX_CR_CBDMAEN
 ((
ut32_t
)0x00000400

	)

9894 
	#SPDIFRX_CR_CHSEL
 ((
ut32_t
)0x00000800

	)

9895 
	#SPDIFRX_CR_NBTR
 ((
ut32_t
)0x00003000

	)

9896 
	#SPDIFRX_CR_WFA
 ((
ut32_t
)0x00004000

	)

9897 
	#SPDIFRX_CR_INSEL
 ((
ut32_t
)0x00070000

	)

9900 
	#SPDIFRX_IMR_RXNEIE
 ((
ut32_t
)0x00000001

	)

9901 
	#SPDIFRX_IMR_CSRNEIE
 ((
ut32_t
)0x00000002

	)

9902 
	#SPDIFRX_IMR_PERRIE
 ((
ut32_t
)0x00000004

	)

9903 
	#SPDIFRX_IMR_OVRIE
 ((
ut32_t
)0x00000008

	)

9904 
	#SPDIFRX_IMR_SBLKIE
 ((
ut32_t
)0x00000010

	)

9905 
	#SPDIFRX_IMR_SYNCDIE
 ((
ut32_t
)0x00000020

	)

9906 
	#SPDIFRX_IMR_IFEIE
 ((
ut32_t
)0x00000040

	)

9909 
	#SPDIFRX_SR_RXNE
 ((
ut32_t
)0x00000001

	)

9910 
	#SPDIFRX_SR_CSRNE
 ((
ut32_t
)0x00000002

	)

9911 
	#SPDIFRX_SR_PERR
 ((
ut32_t
)0x00000004

	)

9912 
	#SPDIFRX_SR_OVR
 ((
ut32_t
)0x00000008

	)

9913 
	#SPDIFRX_SR_SBD
 ((
ut32_t
)0x00000010

	)

9914 
	#SPDIFRX_SR_SYNCD
 ((
ut32_t
)0x00000020

	)

9915 
	#SPDIFRX_SR_FERR
 ((
ut32_t
)0x00000040

	)

9916 
	#SPDIFRX_SR_SERR
 ((
ut32_t
)0x00000080

	)

9917 
	#SPDIFRX_SR_TERR
 ((
ut32_t
)0x00000100

	)

9918 
	#SPDIFRX_SR_WIDTH5
 ((
ut32_t
)0x7FFF0000

	)

9921 
	#SPDIFRX_IFCR_PERRCF
 ((
ut32_t
)0x00000004

	)

9922 
	#SPDIFRX_IFCR_OVRCF
 ((
ut32_t
)0x00000008

	)

9923 
	#SPDIFRX_IFCR_SBDCF
 ((
ut32_t
)0x00000010

	)

9924 
	#SPDIFRX_IFCR_SYNCDCF
 ((
ut32_t
)0x00000020

	)

9927 
	#SPDIFRX_DR0_DR
 ((
ut32_t
)0x00FFFFFF

	)

9928 
	#SPDIFRX_DR0_PE
 ((
ut32_t
)0x01000000

	)

9929 
	#SPDIFRX_DR0_V
 ((
ut32_t
)0x02000000

	)

9930 
	#SPDIFRX_DR0_U
 ((
ut32_t
)0x04000000

	)

9931 
	#SPDIFRX_DR0_C
 ((
ut32_t
)0x08000000

	)

9932 
	#SPDIFRX_DR0_PT
 ((
ut32_t
)0x30000000

	)

9935 
	#SPDIFRX_DR1_DR
 ((
ut32_t
)0xFFFFFF00

	)

9936 
	#SPDIFRX_DR1_PT
 ((
ut32_t
)0x00000030

	)

9937 
	#SPDIFRX_DR1_C
 ((
ut32_t
)0x00000008

	)

9938 
	#SPDIFRX_DR1_U
 ((
ut32_t
)0x00000004

	)

9939 
	#SPDIFRX_DR1_V
 ((
ut32_t
)0x00000002

	)

9940 
	#SPDIFRX_DR1_PE
 ((
ut32_t
)0x00000001

	)

9943 
	#SPDIFRX_DR1_DRNL1
 ((
ut32_t
)0xFFFF0000

	)

9944 
	#SPDIFRX_DR1_DRNL2
 ((
ut32_t
)0x0000FFFF

	)

9947 
	#SPDIFRX_CSR_USR
 ((
ut32_t
)0x0000FFFF

	)

9948 
	#SPDIFRX_CSR_CS
 ((
ut32_t
)0x00FF0000

	)

9949 
	#SPDIFRX_CSR_SOB
 ((
ut32_t
)0x01000000

	)

9952 
	#SPDIFRX_DIR_THI
 ((
ut32_t
)0x000013FF

	)

9953 
	#SPDIFRX_DIR_TLO
 ((
ut32_t
)0x1FFF0000

	)

9962 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

9963 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

9964 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

9967 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

9968 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

9969 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

9970 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

9972 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

9973 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

9974 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

9976 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

9977 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

9980 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

9983 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

9985 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

9986 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

9987 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

9989 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

9990 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

9991 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

9992 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

9993 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

9994 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

9995 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

9998 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

10001 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

10004 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

10007 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

10010 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

10013 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

10016 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

10019 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

10022 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

10023 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

10024 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

10025 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

10027 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

10028 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

10029 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

10030 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

10031 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

10033 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

10034 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

10035 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

10036 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

10039 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

10042 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

10043 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

10044 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

10045 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

10046 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

10047 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

10048 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

10049 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

10050 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

10051 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

10052 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

10053 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

10054 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

10055 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

10056 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

10057 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

10058 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

10059 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

10060 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

10061 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

10062 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

10063 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

10064 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

10065 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

10068 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

10069 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

10070 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

10071 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

10072 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

10073 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

10074 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

10075 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

10076 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

10077 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

10078 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

10079 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

10080 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

10083 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

10084 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

10085 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

10086 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

10087 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

10088 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

10089 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

10090 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

10091 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

10092 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

10093 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

10094 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

10095 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

10096 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

10097 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

10098 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

10099 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

10100 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

10101 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

10102 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

10103 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

10104 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

10105 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

10106 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

10109 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

10112 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

10120 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

10121 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

10122 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

10124 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

10125 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

10126 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

10127 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

10129 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

10130 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

10131 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

10132 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

10133 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

10134 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

10135 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

10136 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

10137 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

10138 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

10141 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

10142 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

10143 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

10144 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

10145 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

10146 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

10149 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

10150 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

10151 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

10152 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

10153 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

10154 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

10155 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

10156 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

10159 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

10162 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

10165 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

10168 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

10171 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

10173 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

10174 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

10175 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

10177 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

10179 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

10180 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

10181 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

10183 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

10185 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

10186 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

10187 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

10189 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

10190 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

10193 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

10194 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

10195 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

10203 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

10204 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

10205 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

10206 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004

	)

10208 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ut32_t
)0x00000100

	)

10210 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

10211 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ut32_t
)0x00000400

	)

10212 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ut32_t
)0x00000800

	)

10216 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

10217 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

10218 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

10219 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

10221 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

10223 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10226 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

10227 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

10228 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

10229 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

10233 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

10234 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

10235 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

10236 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

10237 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

10238 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

10239 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

10240 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

10241 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

10242 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut16_t
)0x0009

	)

10243 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut16_t
)0x000A

	)

10248 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

10249 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

10250 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

10251 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

10252 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

10253 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

10254 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

10255 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

10256 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

10257 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut16_t
)0x0090

	)

10258 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut16_t
)0x00A0

	)

10263 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

10264 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

10265 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

10266 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

10267 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

10268 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

10269 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

10270 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

10271 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

10272 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut16_t
)0x0900

	)

10273 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut16_t
)0x0A00

	)

10278 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

10279 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

10280 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

10281 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

10282 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

10283 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

10284 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

10285 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

10286 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

10287 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut16_t
)0x9000

	)

10288 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut16_t
)0xA000

	)

10291 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

10292 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

10293 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

10294 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

10298 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

10299 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

10300 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

10301 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

10302 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

10303 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

10304 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

10305 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

10306 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

10307 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut16_t
)0x0009

	)

10308 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut16_t
)0x000A

	)

10313 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

10314 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

10315 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

10316 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

10317 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

10318 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

10319 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

10320 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

10321 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

10322 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut16_t
)0x0090

	)

10323 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut16_t
)0x00A0

	)

10328 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

10329 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

10330 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

10331 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

10332 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

10333 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

10334 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

10335 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

10336 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

10337 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut16_t
)0x0900

	)

10338 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut16_t
)0x0A00

	)

10343 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

10344 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

10345 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

10346 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

10347 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

10348 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

10349 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

10350 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

10351 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

10352 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut16_t
)0x9000

	)

10353 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut16_t
)0xA000

	)

10356 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

10357 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

10358 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

10359 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

10364 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

10365 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

10366 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

10367 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

10368 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

10369 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

10370 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

10371 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

10372 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

10373 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut16_t
)0x0009

	)

10378 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

10379 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

10380 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

10381 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

10382 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

10383 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

10384 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

10385 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

10386 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

10387 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut16_t
)0x0090

	)

10392 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

10393 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

10394 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

10395 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

10396 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

10397 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

10398 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

10399 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

10400 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

10401 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut16_t
)0x0900

	)

10406 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

10407 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

10408 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

10409 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

10410 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

10411 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

10412 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

10413 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

10414 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

10415 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut16_t
)0x9000

	)

10418 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

10419 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

10420 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

10421 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

10425 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

10426 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

10427 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

10428 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

10429 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

10430 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

10431 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

10432 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut16_t
)0x0007

	)

10433 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut16_t
)0x0008

	)

10434 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut16_t
)0x0009

	)

10439 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

10440 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

10441 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

10442 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

10443 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

10444 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

10445 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

10446 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut16_t
)0x0070

	)

10447 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut16_t
)0x0008

	)

10448 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut16_t
)0x0009

	)

10453 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

10454 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

10455 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

10456 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

10457 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

10458 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

10459 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

10460 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut16_t
)0x0700

	)

10461 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut16_t
)0x0800

	)

10462 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut16_t
)0x0900

	)

10467 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

10468 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

10469 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

10470 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

10471 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

10472 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

10473 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

10474 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut16_t
)0x7000

	)

10475 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut16_t
)0x8000

	)

10476 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut16_t
)0x9000

	)

10478 #i
	`defed
 (
STM32F410xx
)

10480 
	#SYSCFG_CFGR2_CLL
 ((
ut32_t
)0x00000001

	)

10481 
	#SYSCFG_CFGR2_PVDL
 ((
ut32_t
)0x00000004

	)

10484 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

10485 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

10493 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

10494 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

10495 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

10496 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

10497 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

10499 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

10500 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

10501 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

10503 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

10505 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

10506 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

10507 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

10510 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

10511 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

10512 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

10514 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

10515 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

10516 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

10517 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

10519 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

10520 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

10521 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

10522 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

10523 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

10524 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

10525 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

10526 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

10529 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

10530 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

10531 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

10532 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

10534 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

10535 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

10536 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

10537 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

10539 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

10541 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

10542 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

10543 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

10544 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

10545 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

10547 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

10548 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

10549 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

10551 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

10552 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

10555 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

10556 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

10557 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

10558 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

10559 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

10560 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

10561 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

10562 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

10563 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

10564 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

10565 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

10566 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

10567 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

10568 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

10569 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

10572 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

10573 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

10574 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

10575 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

10576 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

10577 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

10578 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

10579 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

10580 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

10581 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

10582 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

10583 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

10586 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

10587 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

10588 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

10589 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

10590 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

10591 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

10592 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

10593 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

10596 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

10597 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

10598 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

10600 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

10601 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

10603 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

10604 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

10605 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

10606 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

10608 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

10610 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

10611 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

10612 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

10614 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

10615 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

10617 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

10618 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

10619 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

10620 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

10622 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

10626 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

10627 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

10628 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

10630 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

10631 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

10632 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

10633 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

10634 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

10636 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

10637 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

10638 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

10640 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

10641 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

10642 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

10643 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

10644 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

10647 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

10648 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

10649 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

10651 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

10652 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

10654 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

10655 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

10656 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

10657 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

10659 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

10661 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

10662 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

10663 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

10665 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

10666 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

10668 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

10669 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

10670 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

10671 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

10673 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

10677 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

10678 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

10679 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

10681 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

10682 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

10683 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

10684 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

10685 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

10687 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

10688 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

10689 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

10691 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

10692 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

10693 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

10694 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

10695 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

10698 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

10699 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

10700 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

10701 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

10702 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

10703 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

10704 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

10705 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

10706 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

10707 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

10708 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

10709 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

10710 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

10711 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

10712 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

10715 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

10718 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

10721 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

10724 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

10727 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

10730 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

10733 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

10736 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

10739 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

10740 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

10741 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

10742 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

10743 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

10744 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

10745 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

10746 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

10747 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

10749 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

10750 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

10751 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

10753 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

10754 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

10755 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

10756 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

10757 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

10758 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

10761 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

10762 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

10763 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

10764 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

10765 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

10766 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

10768 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

10769 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

10770 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

10771 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

10772 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

10773 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

10776 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

10779 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

10780 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

10781 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

10782 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

10783 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

10784 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

10786 #i
	`defed
(
STM32F410xx
)

10793 
	#LPTIM_ISR_CMPM
 ((
ut32_t
)0x00000001

	)

10794 
	#LPTIM_ISR_ARRM
 ((
ut32_t
)0x00000002

	)

10795 
	#LPTIM_ISR_EXTTRIG
 ((
ut32_t
)0x00000004

	)

10796 
	#LPTIM_ISR_CMPOK
 ((
ut32_t
)0x00000008

	)

10797 
	#LPTIM_ISR_ARROK
 ((
ut32_t
)0x00000010

	)

10798 
	#LPTIM_ISR_UP
 ((
ut32_t
)0x00000020

	)

10799 
	#LPTIM_ISR_DOWN
 ((
ut32_t
)0x00000040

	)

10802 
	#LPTIM_ICR_CMPMCF
 ((
ut32_t
)0x00000001

	)

10803 
	#LPTIM_ICR_ARRMCF
 ((
ut32_t
)0x00000002

	)

10804 
	#LPTIM_ICR_EXTTRIGCF
 ((
ut32_t
)0x00000004

	)

10805 
	#LPTIM_ICR_CMPOKCF
 ((
ut32_t
)0x00000008

	)

10806 
	#LPTIM_ICR_ARROKCF
 ((
ut32_t
)0x00000010

	)

10807 
	#LPTIM_ICR_UPCF
 ((
ut32_t
)0x00000020

	)

10808 
	#LPTIM_ICR_DOWNCF
 ((
ut32_t
)0x00000040

	)

10811 
	#LPTIM_IER_CMPMIE
 ((
ut32_t
)0x00000001

	)

10812 
	#LPTIM_IER_ARRMIE
 ((
ut32_t
)0x00000002

	)

10813 
	#LPTIM_IER_EXTTRIGIE
 ((
ut32_t
)0x00000004

	)

10814 
	#LPTIM_IER_CMPOKIE
 ((
ut32_t
)0x00000008

	)

10815 
	#LPTIM_IER_ARROKIE
 ((
ut32_t
)0x00000010

	)

10816 
	#LPTIM_IER_UPIE
 ((
ut32_t
)0x00000020

	)

10817 
	#LPTIM_IER_DOWNIE
 ((
ut32_t
)0x00000040

	)

10820 
	#LPTIM_CFGR_CKSEL
 ((
ut32_t
)0x00000001

	)

10822 
	#LPTIM_CFGR_CKPOL
 ((
ut32_t
)0x00000006

	)

10823 
	#LPTIM_CFGR_CKPOL_0
 ((
ut32_t
)0x00000002

	)

10824 
	#LPTIM_CFGR_CKPOL_1
 ((
ut32_t
)0x00000004

	)

10826 
	#LPTIM_CFGR_CKFLT
 ((
ut32_t
)0x00000018

	)

10827 
	#LPTIM_CFGR_CKFLT_0
 ((
ut32_t
)0x00000008

	)

10828 
	#LPTIM_CFGR_CKFLT_1
 ((
ut32_t
)0x00000010

	)

10830 
	#LPTIM_CFGR_TRGFLT
 ((
ut32_t
)0x000000C0

	)

10831 
	#LPTIM_CFGR_TRGFLT_0
 ((
ut32_t
)0x00000040

	)

10832 
	#LPTIM_CFGR_TRGFLT_1
 ((
ut32_t
)0x00000080

	)

10834 
	#LPTIM_CFGR_PRESC
 ((
ut32_t
)0x00000E00

	)

10835 
	#LPTIM_CFGR_PRESC_0
 ((
ut32_t
)0x00000200

	)

10836 
	#LPTIM_CFGR_PRESC_1
 ((
ut32_t
)0x00000400

	)

10837 
	#LPTIM_CFGR_PRESC_2
 ((
ut32_t
)0x00000800

	)

10839 
	#LPTIM_CFGR_TRIGSEL
 ((
ut32_t
)0x0000E000

	)

10840 
	#LPTIM_CFGR_TRIGSEL_0
 ((
ut32_t
)0x00002000

	)

10841 
	#LPTIM_CFGR_TRIGSEL_1
 ((
ut32_t
)0x00004000

	)

10842 
	#LPTIM_CFGR_TRIGSEL_2
 ((
ut32_t
)0x00008000

	)

10844 
	#LPTIM_CFGR_TRIGEN
 ((
ut32_t
)0x00060000

	)

10845 
	#LPTIM_CFGR_TRIGEN_0
 ((
ut32_t
)0x00020000

	)

10846 
	#LPTIM_CFGR_TRIGEN_1
 ((
ut32_t
)0x00040000

	)

10848 
	#LPTIM_CFGR_TIMOUT
 ((
ut32_t
)0x00080000

	)

10849 
	#LPTIM_CFGR_WAVE
 ((
ut32_t
)0x00100000

	)

10850 
	#LPTIM_CFGR_WAVPOL
 ((
ut32_t
)0x00200000

	)

10851 
	#LPTIM_CFGR_PRELOAD
 ((
ut32_t
)0x00400000

	)

10852 
	#LPTIM_CFGR_COUNTMODE
 ((
ut32_t
)0x00800000

	)

10853 
	#LPTIM_CFGR_ENC
 ((
ut32_t
)0x01000000

	)

10856 
	#LPTIM_CR_ENABLE
 ((
ut32_t
)0x00000001

	)

10857 
	#LPTIM_CR_SNGSTRT
 ((
ut32_t
)0x00080002

	)

10858 
	#LPTIM_CR_CNTSTRT
 ((
ut32_t
)0x00000004

	)

10861 
	#LPTIM_CMP_CMP
 ((
ut32_t
)0x0000FFFF

	)

10864 
	#LPTIM_ARR_ARR
 ((
ut32_t
)0x0000FFFF

	)

10867 
	#LPTIM_CNT_CNT
 ((
ut32_t
)0x0000FFFF

	)

10870 
	#LPTIM_OR_OR
 ((
ut32_t
)0x00000003

	)

10871 
	#LPTIM_OR_OR_0
 ((
ut32_t
)0x00000001

	)

10872 
	#LPTIM_OR_OR_1
 ((
ut32_t
)0x00000002

	)

10881 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

10882 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

10883 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

10884 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

10885 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

10886 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

10887 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

10888 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

10889 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

10890 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

10893 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

10896 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

10897 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

10900 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

10901 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

10902 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

10903 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

10904 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

10905 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

10906 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

10907 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

10908 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

10909 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

10910 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

10911 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

10912 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

10913 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

10914 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

10917 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

10918 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

10919 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

10920 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

10921 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

10922 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

10923 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

10925 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

10926 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

10927 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

10929 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

10932 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

10933 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

10934 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

10935 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

10936 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

10937 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

10938 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

10939 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

10940 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

10941 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

10942 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

10943 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

10946 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

10947 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

10948 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

10949 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

10950 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

10951 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

10952 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

10953 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

10954 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

10956 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

10964 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

10965 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

10966 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

10967 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

10968 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

10969 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

10970 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

10971 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

10973 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

10976 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

10977 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

10978 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

10979 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

10980 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

10981 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

10982 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

10983 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

10985 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

10986 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

10987 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

10989 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

10992 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

11001 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

11002 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

11005 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

11006 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

11007 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

11008 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

11010 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

11011 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

11012 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

11015 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

11016 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

11017 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

11018 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

11019 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

11020 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

11021 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

11022 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

11023 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

11024 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

11025 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

11026 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

11027 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

11028 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

11029 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

11030 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

11031 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

11033 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11036 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

11037 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

11038 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

11039 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

11040 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

11048 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

11049 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

11050 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

11051 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

11052 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

11053 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

11054 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

11055 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

11056 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

11057 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

11058 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

11059 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

11060 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

11061 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

11062 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

11063 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

11064 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

11065 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

11066 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

11067 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

11069 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

11070 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

11071 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

11072 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

11073 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

11074 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

11075 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

11078 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

11079 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

11080 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

11081 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

11082 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

11083 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

11084 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

11085 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

11086 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

11087 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

11088 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

11089 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

11090 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

11091 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

11094 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

11097 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

11100 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

11101 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

11102 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

11103 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

11104 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

11105 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

11106 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

11107 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

11108 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

11109 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

11112 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

11115 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

11116 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

11117 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

11118 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

11119 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

11120 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

11121 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

11122 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

11123 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

11124 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

11125 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

11128 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

11129 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

11132 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

11146 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

11147 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

11148 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

11149 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

11150 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

11151 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

11152 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

11155 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

11156 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

11157 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

11158 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

11159 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

11162 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

11163 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

11166 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

11169 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

11172 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

11173 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

11174 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

11175 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11176 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11177 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11178 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11179 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11180 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11181 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

11184 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

11187 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

11188 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

11189 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

11190 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11191 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11192 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11193 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11194 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11195 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11196 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

11199 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

11202 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

11203 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

11204 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

11205 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11206 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11207 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11208 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11209 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11210 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11211 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

11214 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

11221 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

11222 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

11223 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

11224 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

11225 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

11226 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

11229 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

11230 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

11231 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

11234 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

11235 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

11236 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

11239 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

11240 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

11241 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

11244 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

11245 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

11246 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

11249 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11252 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11255 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

11258 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

11261 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

11264 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

11271 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

11272 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

11273 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

11274 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

11275 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

11276 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

11277 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

11278 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

11279 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

11281 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

11282 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

11283 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

11284 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

11285 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

11286 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

11289 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

11292 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

11295 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

11296 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

11299 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

11302 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

11303 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

11306 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

11309 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

11312 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

11315 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

11316 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

11323 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

11324 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

11325 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

11326 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

11327 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

11328 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

11329 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

11330 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

11331 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

11332 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

11333 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

11334 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

11335 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

11336 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

11337 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

11338 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

11339 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

11340 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

11341 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

11342 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

11343 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

11344 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

11345 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

11346 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

11347 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

11348 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

11349 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

11350 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

11351 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

11352 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

11353 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

11354 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

11355 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

11356 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

11357 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

11358 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

11359 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

11360 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

11361 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

11364 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

11367 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

11370 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

11373 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

11376 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

11377 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

11378 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

11379 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

11381 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

11382 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

11383 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

11384 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

11385 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11386 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

11387 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

11388 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

11389 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

11390 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

11391 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

11392 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11393 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

11394 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

11395 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

11396 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

11397 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

11398 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

11399 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

11400 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

11401 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

11402 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

11403 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

11404 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

11405 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

11406 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

11407 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

11408 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

11409 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

11410 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

11411 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

11412 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

11415 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

11416 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

11417 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

11418 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

11419 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

11420 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

11421 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

11422 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

11423 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

11424 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

11425 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

11426 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

11427 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

11428 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

11429 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

11430 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

11431 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

11432 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

11433 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

11434 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

11435 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

11436 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

11437 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

11438 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

11441 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

11442 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

11443 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

11444 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

11445 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

11446 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

11447 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

11448 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

11449 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

11450 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

11451 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

11452 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

11453 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

11454 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

11455 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

11458 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

11459 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

11460 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

11461 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

11464 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

11467 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

11470 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

11473 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

11483 #ifde
USE_STDPERIPH_DRIVER


11484 
	~"m32f4xx_cf.h
"

11491 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

11493 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

11495 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

11497 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

11499 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

11501 
	#READ_REG
(
REG
((REG))

	)

11503 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

11509 #ifde
__lulus


11510 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\stm32f4xx_conf.h

27 #ide
__STM32F4xx_CONF_H


28 
	#__STM32F4xx_CONF_H


	)

32 
	~"m32f4xx_adc.h
"

33 
	~"m32f4xx_n.h
"

34 
	~"m32f4xx_c.h
"

35 
	~"m32f4xx_yp.h
"

36 
	~"m32f4xx_dac.h
"

37 
	~"m32f4xx_dbgmcu.h
"

38 
	~"m32f4xx_dcmi.h
"

39 
	~"m32f4xx_dma.h
"

40 
	~"m32f4xx_exti.h
"

41 
	~"m32f4xx_ash.h
"

42 
	~"m32f4xx_fsmc.h
"

43 
	~"m32f4xx_hash.h
"

44 
	~"m32f4xx_gpio.h
"

45 
	~"m32f4xx_i2c.h
"

46 
	~"m32f4xx_iwdg.h
"

47 
	~"m32f4xx_pwr.h
"

48 
	~"m32f4xx_rcc.h
"

49 
	~"m32f4xx_g.h
"

50 
	~"m32f4xx_c.h
"

51 
	~"m32f4xx_sdio.h
"

52 
	~"m32f4xx_i.h
"

53 
	~"m32f4xx_syscfg.h
"

54 
	~"m32f4xx_tim.h
"

55 
	~"m32f4xx_u.h
"

56 
	~"m32f4xx_wwdg.h
"

57 
	~"misc.h
"

73 #ifde 
USE_FULL_ASSERT


83 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

85 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

87 
	#as_m
(
ex
(()0)

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\system_stm32f4xx.h

33 #ide
__SYSTEM_STM32F4XX_H


34 
	#__SYSTEM_STM32F4XX_H


	)

36 #ifde
__lulus


53 
ut32_t
 
SyemCeClock
;

80 
SyemIn
();

81 
SyemCeClockUpde
();

86 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\tim.c

1 
	~"TIM.h
"

4 
	$TIM2_Cfiguti
()

6 
TIM_TimeBaInTyDef
 
TIM_TimeBaSuu
;

9 
	`TIM_TimeBaSuIn
(&
TIM_TimeBaSuu
);

10 
TIM_TimeBaSuu
.
TIM_Piod
 = (84000000 / 200000) - 1;

11 
TIM_TimeBaSuu
.
TIM_Psr
 = 0;

12 
TIM_TimeBaSuu
.
TIM_ClockDivisi
 = 0;

13 
TIM_TimeBaSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

14 
	`TIM_TimeBaIn
(
TIM2
, &
TIM_TimeBaSuu
);

17 
	`TIM_SeOuutTrigg
(
TIM2
, 
TIM_TRGOSour_Upde
);

20 
	`TIM_Cmd
(
TIM2
, 
ENABLE
);

21 
	}
}

23 
	$TIM6_Cfig
()

25 
TIM_TimeBaInTyDef
 
timInSuu
;

26 
timInSuu
.
TIM_Psr
 = 840;

27 
timInSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

28 
timInSuu
.
TIM_Piod
 = 2500;

29 
timInSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

30 
timInSuu
.
TIM_RiCou
 = 0;

31 
	`TIM_TimeBaIn
(
TIM6
, &
timInSuu
);

32 
	`TIM_SCou
(
TIM6
,0);

33 
	`TIM_Cmd
(
TIM6
, 
ENABLE
);

34 
	`TIM_ITCfig
(
TIM6
, 
TIM_IT_Upde
, 
ENABLE
);

35 
NVIC_InTyDef
 
nvicSuu
;

36 
nvicSuu
.
NVIC_IRQChl
 = 
TIM6_DAC_IRQn
;

37 
nvicSuu
.
NVIC_IRQChlPemiPriܙy
 = 4;

38 
nvicSuu
.
NVIC_IRQChlSubPriܙy
 = 1;

39 
nvicSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

40 
	`NVIC_In
(&
nvicSuu
);

41 
	}
}

43 
	$TIM7_Cfig
()

45 
TIM_TimeBaInTyDef
 
timInSuu
;

46 
timInSuu
.
TIM_Psr
 = 84;

47 
timInSuu
.
TIM_CouMode
 = 
TIM_CouMode_Up
;

48 
timInSuu
.
TIM_Piod
 = 2000;

49 
timInSuu
.
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

50 
timInSuu
.
TIM_RiCou
 = 0;

51 
	`TIM_TimeBaIn
(
TIM7
, &
timInSuu
);

52 
	`TIM_SCou
(
TIM7
,0);

53 
	`TIM_Cmd
(
TIM7
, 
ENABLE
);

54 
	`TIM_ITCfig
(
TIM7
, 
TIM_IT_Upde
, 
ENABLE
);

55 
NVIC_InTyDef
 
nvicSuu
;

56 
nvicSuu
.
NVIC_IRQChl
 = 
TIM7_IRQn
;

57 
nvicSuu
.
NVIC_IRQChlPemiPriܙy
 = 4;

58 
nvicSuu
.
NVIC_IRQChlSubPriܙy
 = 1;

59 
nvicSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

60 
	`NVIC_In
(&
nvicSuu
);

61 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\tim.h

2 #ide
TIM_H


3 
	#TIM_H


	)

5 
	~"m32f4xx.h
"

6 
TIM2_Cfiguti
();

7 
TIM6_Cfig
();

8 
TIM7_Cfig
();

9 
	#TIM6_TIME
 0.025

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\usart.c

1 
	~"u.h
"

2 
	~"Dymix_cڌ.h
"

3 
	~"rob.h
"

11 
dmaPackSu
 
	gdmaDa
= {-1,-1,0,0,0,0,0,0,0,0};

12 
	gBufr
[
BufSize
];

13 
ut8_t
 
	gu1Da
[6];

14 
cInPackSu
 
cDa
 = {0xAA,0x01,0.0,0.0,0.0,0.0,0.0,0.0};

15 
	$_USART1
(
ut32_t
 
baud
){

25 
GPIO_InTyDef
 
GPIO_InSu
;

26 
USART_InTyDef
 
USART_InSu
;

27 
NVIC_InTyDef
 
NVIC_InSuu
;

33 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

38 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

43 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_6
 | 
GPIO_P_7
;

44 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

45 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

46 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

47 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

48 
	`GPIO_In
(
GPIOB
, &
GPIO_InSu
);

54 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour6
, 
GPIO_AF_USART1
);

55 
	`GPIO_PAFCfig
(
GPIOB
, 
GPIO_PSour7
, 
GPIO_AF_USART1
);

60 
USART_InSu
.
USART_BaudRe
 = 
baud
;

61 
USART_InSu
.
USART_WdLgth
 = 
USART_WdLgth_9b
;

62 
USART_InSu
.
USART_StBs
 = 
USART_StBs_0_5
 ;

63 
USART_InSu
.
USART_Py
 = 
USART_Py_No
;

64 
USART_InSu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

65 
USART_InSu
.
USART_Mode
 = 
USART_Mode_Tx
 | 
USART_Mode_Rx
;

66 
	`USART_In
(
USART1
, &
USART_InSu
);

74 
	`USART_ITCfig
(
USART1
, 
USART_IT_TXE
, 
DISABLE
);

75 
	`USART_ITCfig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

77 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART1_IRQn
;

78 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

79 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

80 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

81 
	`NVIC_In
(&
NVIC_InSuu
);

84 
	`USART_Cmd
(
USART1
, 
ENABLE
);

85 
	}
}

86 
	$_USART2_1
(
ut32_t
 
baud
){

95 
GPIO_InTyDef
 
GPIO_InSu
;

96 
USART_InTyDef
 
USART_InSu
;

97 
NVIC_InTyDef
 
NVIC_InSuu
;

103 
	`RCC_APB2PhClockCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

108 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

113 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_5
 | 
GPIO_P_6
;

114 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

115 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

116 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

117 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

118 
	`GPIO_In
(
GPIOD
, &
GPIO_InSu
);

124 
	`GPIO_PAFCfig
(
GPIOD
, 
GPIO_PSour5
, 
GPIO_AF_USART2
);

125 
	`GPIO_PAFCfig
(
GPIOD
, 
GPIO_PSour6
, 
GPIO_AF_USART2
);

130 
USART_InSu
.
USART_BaudRe
 = 
baud
;

131 
USART_InSu
.
USART_WdLgth
 = 
USART_WdLgth_9b
;

132 
USART_InSu
.
USART_StBs
 = 
USART_StBs_0_5
 ;

133 
USART_InSu
.
USART_Py
 = 
USART_Py_No
;

134 
USART_InSu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

135 
USART_InSu
.
USART_Mode
 = 
USART_Mode_Tx
 | 
USART_Mode_Rx
;

136 
	`USART_In
(
USART2
, &
USART_InSu
);

144 
	`USART_ITCfig
(
USART2
, 
USART_IT_TC
, 
ENABLE
);

145 
	`USART_ITCfig
(
USART2
, 
USART_IT_RXNE
, 
ENABLE
);

147 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART2_IRQn
;

148 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

149 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

150 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

151 
	`NVIC_In
(&
NVIC_InSuu
);

154 
	`USART_Cmd
(
USART2
, 
ENABLE
);

155 
	}
}

156 
	$_USART6_1
(
ut32_t
 
baud
){

166 
GPIO_InTyDef
 
GPIO_InSu
;

167 
USART_InTyDef
 
USART_InSu
;

168 
NVIC_InTyDef
 
NVIC_InSuu
;

174 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

179 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

184 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_6
 | 
GPIO_P_7
;

185 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

186 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_100MHz
;

187 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_PP
;

188 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_UP
;

189 
	`GPIO_In
(
GPIOC
, &
GPIO_InSu
);

195 
	`GPIO_PAFCfig
(
GPIOC
, 
GPIO_PSour6
, 
GPIO_AF_USART6
);

196 
	`GPIO_PAFCfig
(
GPIOC
, 
GPIO_PSour7
, 
GPIO_AF_USART6
);

201 
USART_InSu
.
USART_BaudRe
 = 
baud
;

202 
USART_InSu
.
USART_WdLgth
 = 
USART_WdLgth_9b
;

203 
USART_InSu
.
USART_StBs
 = 
USART_StBs_0_5
 ;

204 
USART_InSu
.
USART_Py
 = 
USART_Py_No
;

205 
USART_InSu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

206 
USART_InSu
.
USART_Mode
 = 
USART_Mode_Tx
 | 
USART_Mode_Rx
;

207 
	`USART_In
(
USART6
, &
USART_InSu
);

215 
	`USART_ITCfig
(
USART6
, 
USART_IT_TC
, 
ENABLE
);

216 
	`USART_ITCfig
(
USART6
, 
USART_IT_RXNE
, 
ENABLE
);

218 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART6_IRQn
;

219 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

220 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

221 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

222 
	`NVIC_In
(&
NVIC_InSuu
);

225 
	`USART_Cmd
(
USART6
, 
ENABLE
);

226 
	}
}

242 
	$USART_puts
(
USART_TyDef
* 
USARTx
, vީ*
s
){

244 *
s
){

246  !(
USARTx
->
SR
 & 0x00000040) );

247 
	`USART_SdDa
(
USARTx
, *
s
);

248 *
s
++;

250 
	}
}

256 
	$ndPack
(* 
da
, 
size
)

258 
e
 = 0;

259 
i
=0;

261  
i
 = 0; i < (
size
 ); i++)

262 
	`putch
(*(
da
 + 
i
));

264  
e
;

265 
	}
}

267 
ut32_t
 
	$ckCheck
(* 
daToCheck
, 
size
)

269 
CRC
->
CR
=1;

270 
i
;

271  
i
 = 0; i < (
size
 ); i++)

272 
CRC
->
DR
 = *(
daToCheck
 + 
i
);

273  
CRC
->
DR
;

274 
	}
}

276 
	$uSdBy
(
USART_TyDef
 *
USART
,
ut8_t
 
by
)

278 !(
USART
->
SR
 & 
USART_SR_TC
));

279 
USART
->
DR
 = 
by
;

280 
	}
}

282 
	$DMA1_Sm5_IRQHdr
()

284 
DMA1
->
HIFCR
 = 
DMA_HIFCR_CTCIF5
;

285 
	}
}

292 
	$utIn
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_BaudRe
)

294 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

295 
ut32_t
 
gdivid
 = 0x00;

296 
ut32_t
 
aiڮdivid
 = 0x00;

297 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

299 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

300 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

301 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

303 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

304 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

305 
gdivid
 = ((25 * 
bock
/ (2 * 
USART_BaudRe
 ));

307 
gdivid
 = ((25 * 
bock
/ (4 * 
USART_BaudRe
 ));

308 
tmeg
 = (
gdivid
 / 100) << 4;

309 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

310 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

311 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

313 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

316 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

317 
USARTx
->
CR1
 = 
USART_CR1_RXNEIE
 | 
USART_CR1_TE
 | 
USART_CR1_RE
 | 
USART_CR1_UE
;

318 
	}
}

320 
	$cfigU1TXDMA
(* 
u1Da
, 
cou
)

322 
DMA2_Sm7
->
CR
 &=~ 
DMA_SxCR_EN
;

323 
DMA2_Sm7
->
CR
 |= 4 << 25;

324 
DMA2_Sm7
->
PAR
 = (
ut32_t
&
USART1
->
DR
;

325 
DMA2_Sm7
->
M0AR
 = (
ut32_t

u1Da
;

326 
DMA2_Sm7
->
CR
 &~
DMA_SxCR_DIR
;

327 
DMA2_Sm7
->
CR
 |
DMA_SxCR_DIR_0
;

328 
DMA2_Sm7
->
NDTR
 = 
cou
;

329 
DMA2_Sm7
->
CR
 &~
DMA_SxCR_PINC
;

330 
DMA2_Sm7
->
CR
 |
DMA_SxCR_MINC
;

331 
DMA2_Sm7
->
CR
 |
DMA_SxCR_PL
;

332 
DMA2_Sm7
->
CR
 |
DMA_SxCR_TCIE
;

333 
USART1
->
SR
&=~(
USART_SR_TC
);

334 
DMA2
->
LIFCR
 = 
DMA_LIFCR_CTCIF3
;

335 
DMA2_Sm7
->
CR
 |
DMA_SxCR_EN
;

336 
	`NVIC_EbIRQ
(
DMA2_Sm7_IRQn
);

337 
	}
}

339 
	$cfigU1RXDMA
(* 
u1Da
, 
cou
)

341 
DMA2_Sm2
->
CR
 &~
DMA_SxCR_EN
;

342 
DMA2_Sm2
->
CR
 |= 4 << 25;

343 
DMA2_Sm2
->
PAR
 = (
ut32_t
&
USART1
->
DR
;

344 
DMA2_Sm2
->
M0AR
 = (
ut32_t

u1Da
;

345 
DMA2_Sm2
->
CR
 &~
DMA_SxCR_DIR
;

346 
DMA2_Sm2
->
NDTR
 = 
cou
;

347 
DMA2_Sm2
->
CR
 &~
DMA_SxCR_PINC
;

348 
DMA2_Sm2
->
CR
 |
DMA_SxCR_MINC
;

349 
DMA2_Sm2
->
CR
 |
DMA_SxCR_PL
;

350 
DMA2_Sm2
->
CR
 |
DMA_SxCR_TCIE
;

351 
DMA2
->
LIFCR
 = 
DMA_LIFCR_CTCIF1
;

352 
DMA2_Sm2
->
CR
 |
DMA_SxCR_EN
;

353 
	`NVIC_EbIRQ
(
DMA2_Sm2_IRQn
);

354 
	}
}

359 
	$DMA1_Sm3_IRQHdr
()

361 
mp1
=0;

362 
dmaDa
.
DmaBusy
 =0;

364 i(
DMA1
->
LISR
 & 
DMA_LISR_TCIF3
)

367 
DMA1_Sm3
->
CR
 &~
DMA_SxCR_EN
;

368 
DMA1
->
LIFCR
 |
DMA_LIFCR_CTCIF3
|
DMA_LIFCR_CHTIF3
;

369 i(
dmaDa
.
curWkAdr
>dmaDa.
dmaEndBy

mp1
 =dmaData.curWorkAdr-dmaData.dmaEndByte-1;

370 
mp1
 = 
dmaDa
.
curWkAdr
-1 + 
BufSize
-dmaDa.
dmaEndBy
-1;

372 i((
mp1
>0))

374 i(
dmaDa
.
curWkAdr
>dmaDa.
dmaEndBy
)

376 i(
dmaDa
.
dmaEndBy
==
BufSize
-1) dmaData.dmaEndByte=-1;

377 
dmaDa
.
dmaSBy
 = dmaDa.
dmaEndBy
+1;

378 
dmaDa
.
dmaEndBy
 =dmaDa.
curWkAdr
-1;

379 
dmaDa
.
dmaCou
=dmaDa.
dmaEndBy
-dmaDa.
dmaSBy
+1;

380 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

382 
dmaDa
.
DmaBusy
 = 1;

384 
	`cfigU1TXDMA

dmaDa
.
dmaAdr
,(dmaDa.
dmaCou
));

385 
dmaDa
.
Dma
 =3;

386 
dmaDa
.
lDMA
+=dmaDa.
dmaCou
;

392 i(
dmaDa
.
dmaEndBy
==
BufSize
-1)

394 
dmaDa
.
dmaSBy
 = 0;

395 
dmaDa
.
dmaEndBy
 =dmaDa.
curWkAdr
-1;

396 
dmaDa
.
dmaCou
dmaDa.
dmaEndBy
-dmaDa.
dmaSBy
+1;

397 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

401 
dmaDa
.
dmaSBy
 = dmaDa.
dmaEndBy
+1;

402 
dmaDa
.
dmaEndBy
 =
BufSize
-1;

403 
dmaDa
.
dmaCou
dmaDa.
dmaEndBy
 - dmaDa.
dmaSBy
+1;

404 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

406 
dmaDa
.
DmaBusy
 = 1;

407 
dmaDa
.
lDMA
+=dmaDa.
dmaCou
;

408 
	`cfigU1TXDMA

dmaDa
.
dmaAdr
,(dmaDa.
dmaCou
));

409 
dmaDa
.
Dma
 =4;

415 
dmaDa
.
DmaBusy
 =0;

419 
dmaDa
.
DmaBusy
 =0;

421 
	}
}

429 
	$DMA2_Sm2_IRQHdr
()

431 
ut16_t
 
checkSum
;

432 
DMA2_Sm2
->
CR
 &=~ 
DMA_SxCR_EN
;

433 
DMA2
->
LIFCR
 |
DMA_LIFCR_CTCIF1
;

434 
USART1
->
CR1
 |
USART_CR1_RXNEIE
;

435 
checkSum
 = 
	`ckCheck
((* )&
cDa
,(encData)-2);

436 i(
checkSum
 =
cDa
.checkSum )

438 
robCod
[0] = 
cDa
.robotCoord[0];

439 
robCod
[1] = 
cDa
.robotCoord[1];

440 
robCod
[2] = 
cDa
.robotCoord[2];

441 
robSed
[0] = 
cDa
.robotSpeed[1];

442 
robSed
[1] = 
cDa
.robotSpeed[0];

443 
robSed
[2] = 
cDa
.robotSpeed[2];

447 
	}
}

449 
	$USART1_IRQHdr
()

451 
e
;

452 
e
 = 
USART1
->
SR
 ;

453 
USART1
->
SR
 =0;

454 i(
e
 & 
USART_SR_RXNE
 || s & 
USART_SR_ORE
)

456 
u1Da
[1] = 
USART1
->
DR
;

457 
	`pushBy
(
u1Da
[1]);

458 
e
 = 
USART1
->
SR
;

459 i(
e
 & 
USART_SR_ORE
)

461 
u1Da
[1] = 
USART1
->
DR
;

462 
	`pushBy
(
u1Da
[1]);

463 
e
 = 
USART1
->
SR
;

465 i((
u1Da
[0] == 0xAA) && (usart1Data[1] == 0x01))

467 
cDa
.
adss
 = 
u1Da
[1];

468 
	`cfigU1RXDMA
(((*)&
cDa
)+1, (encData)-1);

469 
USART1
->
CR1
&=~
USART_CR1_RXNEIE
;

470 
USART1
->
CR3
|=
USART_CR3_DMAR
;

472 
u1Da
[0] = usart1Data[1];

474 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\usart.c.save

1 
	~"u.h
"

2 
	~"Dymix_cڌ.h
"

3 
	~"rob.h
"

5 
dmaPackSu
 
	gdmaDa
= {-1,-1,0,0,0,0,0,0,0,0};

6 
	gBufr
[
BufSize
];

7 
ut8_t
 
	gu1Da
[6];

8 
cInPackSu
 
	gcDa
 = {0xAA,0x01,0.0,0.0,0.0,0.0,0.0,0.0};

14 
	$ndPack
(* 
da
, 
size
)

16 
e
 = 0;

17 
i
=0;

19  
i
 = 0; i < (
size
 ); i++)

20 
	`putch
(*(
da
 + 
i
));

22  
e
;

23 
	}
}

25 
ut32_t
 
	$ckCheck
(* 
daToCheck
, 
size
)

28 
CRC
->
CR
=1;

29 
i
;

30  
i
 = 0; i < (
size
 ); i++)

31 
CRC
->
DR
 = *(
daToCheck
 + 
i
);

33  
CRC
->
DR
;

34 
	}
}

36 
	$uSdBy
(
USART_TyDef
 *
USART
,
ut8_t
 
by
)

38 !(
USART
->
SR
 & 
USART_SR_TC
));

39 
USART
->
DR
 = 
by
;

40 
	}
}

42 
	$DMA1_Sm5_IRQHdr
()

44 
DMA1
->
HIFCR
 = 
DMA_HIFCR_CTCIF5
;

45 
	}
}

52 
	$utIn
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_BaudRe
)

54 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

55 
ut32_t
 
gdivid
 = 0x00;

56 
ut32_t
 
aiڮdivid
 = 0x00;

57 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

59 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

60 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

61 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

63 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

64 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

65 
gdivid
 = ((25 * 
bock
/ (2 * 
USART_BaudRe
 ));

67 
gdivid
 = ((25 * 
bock
/ (4 * 
USART_BaudRe
 ));

68 
tmeg
 = (
gdivid
 / 100) << 4;

69 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

70 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

71 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

73 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

76 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

77 
USARTx
->
CR1
 = 
USART_CR1_RXNEIE
 | 
USART_CR1_TE
 | 
USART_CR1_RE
 | 
USART_CR1_UE
;

78 
	}
}

80 
	$cfigU1TXDMA
(* 
u1Da
, 
cou
)

82 
DMA2_Sm7
->
CR
 &=~ 
DMA_SxCR_EN
;

83 
DMA2_Sm7
->
CR
 |= 4 << 25;

84 
DMA2_Sm7
->
PAR
 = (
ut32_t
&
USART1
->
DR
;

85 
DMA2_Sm7
->
M0AR
 = (
ut32_t

u1Da
;

86 
DMA2_Sm7
->
CR
 &~
DMA_SxCR_DIR
;

87 
DMA2_Sm7
->
CR
 |
DMA_SxCR_DIR_0
;

88 
DMA2_Sm7
->
NDTR
 = 
cou
;

89 
DMA2_Sm7
->
CR
 &~
DMA_SxCR_PINC
;

90 
DMA2_Sm7
->
CR
 |
DMA_SxCR_MINC
;

91 
DMA2_Sm7
->
CR
 |
DMA_SxCR_PL
;

92 
DMA2_Sm7
->
CR
 |
DMA_SxCR_TCIE
;

93 
USART1
->
SR
&=~(
USART_SR_TC
);

94 
DMA2
->
LIFCR
 = 
DMA_LIFCR_CTCIF3
;

95 
DMA2_Sm7
->
CR
 |
DMA_SxCR_EN
;

96 
	`NVIC_EbIRQ
(
DMA2_Sm7_IRQn
);

97 
	}
}

99 
	$cfigU1RXDMA
(* 
u1Da
, 
cou
)

101 
DMA2_Sm2
->
CR
 &~
DMA_SxCR_EN
;

102 
DMA2_Sm2
->
CR
 |= 4 << 25;

103 
DMA2_Sm2
->
PAR
 = (
ut32_t
&
USART1
->
DR
;

104 
DMA2_Sm2
->
M0AR
 = (
ut32_t

u1Da
;

105 
DMA2_Sm2
->
CR
 &~
DMA_SxCR_DIR
;

106 
DMA2_Sm2
->
NDTR
 = 
cou
;

107 
DMA2_Sm2
->
CR
 &~
DMA_SxCR_PINC
;

108 
DMA2_Sm2
->
CR
 |
DMA_SxCR_MINC
;

109 
DMA2_Sm2
->
CR
 |
DMA_SxCR_PL
;

110 
DMA2_Sm2
->
CR
 |
DMA_SxCR_TCIE
;

111 
DMA2
->
LIFCR
 = 
DMA_LIFCR_CTCIF1
;

112 
DMA2_Sm2
->
CR
 |
DMA_SxCR_EN
;

113 
	`NVIC_EbIRQ
(
DMA2_Sm2_IRQn
);

114 
	}
}

122 
	$putch
(
ch
)

129 (
dmaDa
.
curWkAdr
>=dmaDa.
dmaSBy
)&&(dmaDa.curWkAdr<=dmaDa.
dmaEndBy
));

131 
dmaDa
.
lCou
++;

132 
Bufr
[
dmaDa
.
curWkAdr
]=
ch
;

134 i(++
dmaDa
.
curWkAdr
=
BufSize
) dmaData.curWorkAdr=0;

135 i(!(
dmaDa
.
DmaBusy
))

138 i(
dmaDa
.
curWkAdr
>dmaDa.
dmaEndBy
)

140 i(
dmaDa
.
dmaEndBy
==
BufSize
-1) dmaData.dmaEndByte=-1;

141 
dmaDa
.
dmaSBy
 = dmaDa.
dmaEndBy
+1;

142 
dmaDa
.
dmaEndBy
 =dmaDa.
curWkAdr
-1;

143 
dmaDa
.
dmaCou
=dmaDa.
dmaEndBy
-dmaDa.
dmaSBy
+1;

144 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

146 
dmaDa
.
DmaBusy
 = 1;

147 
	`cfigU1TXDMA

dmaDa
.
dmaAdr
,(dmaDa.
dmaCou
));

148 
dmaDa
.
lDMA
+=dmaDa.
dmaCou
;

149 
dmaDa
.
Dma
 =1;

154 i(
dmaDa
.
dmaEndBy
==
BufSize
-1)

156 
dmaDa
.
dmaSBy
 = 0;

157 
dmaDa
.
dmaEndBy
 =dmaDa.
curWkAdr
-1;

158 
dmaDa
.
dmaCou
dmaDa.
dmaEndBy
-dmaDa.
dmaSBy
+1;

159 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

163 
dmaDa
.
dmaSBy
 = dmaDa.
dmaEndBy
+1;

164 
dmaDa
.
dmaEndBy
 =
BufSize
-1;

165 
dmaDa
.
dmaCou

BufSize
 - dmaDa.
dmaEndBy
+1;

166 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

169 
dmaDa
.
DmaBusy
 = 1;

170 
	`cfigU1TXDMA

dmaDa
.
dmaAdr
,(dmaDa.
dmaCou
));

171 
dmaDa
.
Dma
 =2;

172 
dmaDa
.
lDMA
+=dmaDa.
dmaCou
;

177 
	}
}

184 
	$DMA1_Sm3_IRQHdr
()

186 
mp1
=0;

187 
dmaDa
.
DmaBusy
 =0;

189 i(
DMA1
->
LISR
 & 
DMA_LISR_TCIF3
)

192 
DMA1_Sm3
->
CR
 &~
DMA_SxCR_EN
;

193 
DMA1
->
LIFCR
 |
DMA_LIFCR_CTCIF3
|
DMA_LIFCR_CHTIF3
;

194 i(
dmaDa
.
curWkAdr
>dmaDa.
dmaEndBy

mp1
 =dmaData.curWorkAdr-dmaData.dmaEndByte-1;

195 
mp1
 = 
dmaDa
.
curWkAdr
-1 + 
BufSize
-dmaDa.
dmaEndBy
-1;

197 i((
mp1
>0))

199 i(
dmaDa
.
curWkAdr
>dmaDa.
dmaEndBy
)

201 i(
dmaDa
.
dmaEndBy
==
BufSize
-1) dmaData.dmaEndByte=-1;

202 
dmaDa
.
dmaSBy
 = dmaDa.
dmaEndBy
+1;

203 
dmaDa
.
dmaEndBy
 =dmaDa.
curWkAdr
-1;

204 
dmaDa
.
dmaCou
=dmaDa.
dmaEndBy
-dmaDa.
dmaSBy
+1;

205 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

207 
dmaDa
.
DmaBusy
 = 1;

209 
	`cfigU1TXDMA

dmaDa
.
dmaAdr
,(dmaDa.
dmaCou
));

210 
dmaDa
.
Dma
 =3;

211 
dmaDa
.
lDMA
+=dmaDa.
dmaCou
;

217 i(
dmaDa
.
dmaEndBy
==
BufSize
-1)

219 
dmaDa
.
dmaSBy
 = 0;

220 
dmaDa
.
dmaEndBy
 =dmaDa.
curWkAdr
-1;

221 
dmaDa
.
dmaCou
dmaDa.
dmaEndBy
-dmaDa.
dmaSBy
+1;

222 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

226 
dmaDa
.
dmaSBy
 = dmaDa.
dmaEndBy
+1;

227 
dmaDa
.
dmaEndBy
 =
BufSize
-1;

228 
dmaDa
.
dmaCou
dmaDa.
dmaEndBy
 - dmaDa.
dmaSBy
+1;

229 
dmaDa
.
dmaAdr
=
Bufr
+dmaDa.
dmaSBy
;

231 
dmaDa
.
DmaBusy
 = 1;

232 
dmaDa
.
lDMA
+=dmaDa.
dmaCou
;

233 
	`cfigU1TXDMA

dmaDa
.
dmaAdr
,(dmaDa.
dmaCou
));

234 
dmaDa
.
Dma
 =4;

240 
dmaDa
.
DmaBusy
 =0;

244 
dmaDa
.
DmaBusy
 =0;

246 
	}
}

252 
	$USART1_IRQHdr
()

254 
e
;

255 
e
 =
USART1
->
SR
 ;

256 
USART1
->
SR
 =0;

257 i(
e
 & 
USART_SR_RXNE
 || s & 
USART_SR_ORE
)

259 
u1Da
[1] = 
USART1
->
DR
;

260 
	`pushBy
(
u1Da
[1]);

261 
e
 = 
USART1
->
SR
;

262 i(
e
 & 
USART_SR_ORE
)

264 
u1Da
[1] = 
USART1
->
DR
;

265 
	`pushBy
(
u1Da
[1]);

266 
e
 = 
USART1
->
SR
;

268 i((
u1Da
[0] == 0xAA) && (usart1Data[1] == 0x01))

270 
cDa
.
adss
 = 
u1Da
[1];

271 
	`cfigU1RXDMA
(((*)&
cDa
)+1, (encData)-1);

272 
USART1
->
CR1
&=~
USART_CR1_RXNEIE
;

273 
USART1
->
CR3
|=
USART_CR3_DMAR
;

275 
u1Da
[0] = usart1Data[1];

277 
	}
}

279 
	$DMA2_Sm2_IRQHdr
()

281 
ut16_t
 
checkSum
;

282 
DMA2_Sm2
->
CR
 &=~ 
DMA_SxCR_EN
;

283 
DMA2
->
LIFCR
 |
DMA_LIFCR_CTCIF1
;

285 
USART1
->
CR1
 |
USART_CR1_RXNEIE
;

286 
checkSum
 = 
	`ckCheck
((* )&
cDa
,(encData)-2);

287 i(
checkSum
 =
cDa
.checkSum )

289 
robCod
[0] = 
cDa
.robotCoord[0];

290 
robCod
[1] = 
cDa
.robotCoord[1];

291 
robCod
[2] = 
cDa
.robotCoord[2];

292 
robSed
[0] = 
cDa
.robotSpeed[1];

293 
robSed
[1] = 
cDa
.robotSpeed[0];

294 
robSed
[2] = 
cDa
.robotSpeed[2];

298 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\usart.h

1 #ide
USART_H


2 
	#USART_H


	)

3 
	~"m32f4xx.h
"

5 
	#BufSize
 200

	)

9 
	mdmaSBy
;

10 
	mdmaEndBy
;

11 
	mDmaBusy
 ;

12 
	mDma
 ;

13 
	mmp1
;

14 
	mlCou
;

15 
	mlDMA
;

16 
	mdmaCou
;

17 * 
	mdmaAdr
;

18 
	mcurWkAdr
;

19 } 
	tdmaPackSu
;

20 
USART1_IRQHdr
();

21 
_USART1
(
ut32_t
 
baud
);

22 
_USART2_1
(
ut32_t
 
baud
);

23 
_USART6_1
(
ut32_t
 
baud
);

25 
ut32_t
 
ckCheck
(* 
daToCheck
, 
size
);

26 
ndPack
(* 
daToCheck
, 
size
);

27 
uSdBy
(
USART_TyDef
 *
USART
,
ut8_t
 
by
);

28 
DMA1_Sm5_IRQHdr
();

29 
DMA1_Sm1_IRQHdr
();

30 
utIn
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_BaudRe
);

31 
cfigU2DMA
(* 
u2Da
);

32 
cfigU3RXDMA
(* 
u3Da
, 
cou
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\usart.h.save

1 #ide
_USART_INCLUDED_


2 
	#_USART_INCLUDED_


	)

4 
	~"m32f4xx.h
"

7 
	#BufSize
 200

	)

11 
	mdmaSBy
;

12 
	mdmaEndBy
;

13 
	mDmaBusy
 ;

14 
	mDma
 ;

15 
	mmp1
;

16 
	mlCou
;

17 
	mlDMA
;

18 
	mdmaCou
;

19 * 
	mdmaAdr
;

20 
	mcurWkAdr
;

21 } 
	tdmaPackSu
;

26 
putch
(
ch
);

27 
ut32_t
 
ckCheck
(* 
daToCheck
, 
size
);

28 
ndPack
(* 
daToCheck
, 
size
);

29 
uSdBy
(
USART_TyDef
 *
USART
,
ut8_t
 
by
);

30 
DMA1_Sm5_IRQHdr
();

31 
DMA1_Sm1_IRQHdr
();

32 
utIn
(
USART_TyDef
* 
USARTx
, 
ut32_t
 
USART_BaudRe
);

33 
cfigU2DMA
(* 
u2Da
);

34 
cfigU3RXDMA
(* 
u3Da
, 
cou
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\My_gpio.h

1 #ide
_MY_GPIO_INCLUDED_


2 
	#_MY_GPIO_INCLUDED_


	)

3 
	~"m32f4xx.h
"

6 
	#PORTA
 0

	)

7 
	#PORTB
 1

	)

8 
	#PORTC
 2

	)

9 
	#PORTD
 3

	)

10 
	#PORTE
 4

	)

11 
	#PORTF
 5

	)

13 
	#AF0
 0

	)

14 
	#AF1
 1

	)

15 
	#AF2
 2

	)

16 
	#AF3
 3

	)

17 
	#AF4
 4

	)

18 
	#AF5
 5

	)

19 
	#AF6
 6

	)

20 
	#AF7
 7

	)

21 
	#AF8
 8

	)

22 
	#AF9
 9

	)

23 
	#AF10
 10

	)

24 
	#AF11
 11

	)

25 
	#AF12
 12

	)

26 
	#AF13
 13

	)

27 
	#AF14
 14

	)

28 
	#AF15
 15

	)

30 
	#GPIO_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

31 
	#GPIO
 ((*
GPIO_BASE
)

	)

34 
	#INPUT
 0

	)

35 
	#GENERAL
 1

	)

36 
	#ALTERNATE
 2

	)

37 
	#ANALOG
 3

	)

40 
	#PUSH_PULL
 0

	)

41 
	#OPEN_DRAIN
 1

	)

44 
	#LOW_S
 0

45 
	#MEDIUM_S
 1

46 
	#FAST_S
 2

47 
	#HIGH_S
 3

48 

	)

50 
	#NO_PULL_UP
 0

	)

51 
	#PULL_UP
 1

	)

52 
	#PULL_DOWN
 2

	)

55 
	#p_id
(
PIN_PORT
, 
PIN
(PIN_PORT<<4)|PIN )

	)

56 
	#GPIO_offt
 0x400

	)

57 
	#GPIO_ba
(
p
(
GPIO_BASE
 +՚>>4)*
GPIO_offt
 )

	)

59 
	#p_mode
(
p
, 
mode
((
ut32_t
mode<<(՚&0xF)<<1))

	)

60 
	#p_ty
(
p
, 
ty
((
ut32_t
ty<<(՚&0xF)))

	)

61 
	#p_d
(
p
, 
d
((
ut32_t
Хd<<(՚&0xF)<<1))

	)

62 
	#p_pu
(
p
, 
pu
((
ut32_t
pu<<(՚&0xF)<<1))

	)

63 
	#p_af
(
p
,
af
((
ut32_t
f<<(՚&0x7)<<2))

	)

65 
	#r_mode
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚))&~
	`p_mode
՚, 0x3))

	)

66 
	#r_ty
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x04)&~
	`p_ty
՚, 0x1))

	)

67 
	#r_d
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚+ 0x08)&~
	`p_d
՚, 0x3))

	)

68 
	#r_pu
(
p
(*((
ut32_t
 *(
	`GPIO_ba
՚+ 0x0C)&~
	`p_pu
՚, 0x3))

	)

70 
	#r_cf
(
p
) ( \

71 
	`r_mode
(
p
); \

72 
	`r_ty
(
p
); \

73 
	`r_d
(
p
); \

74 
	`r_pu
(
p
; )

	)

76 
	#t_mode
(
p
,
mode
(*((
ut32_t
 *(
	`GPIO_ba
՚))|
	`p_mode
՚, mode))

	)

77 
	#t_ty
(
p
,
ty
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x04)|
	`p_mode
՚,y))

	)

78 
	#t_d
(
p
,
d
)(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x08)|
	`p_mode
՚, sed))

	)

79 
	#t_pu
(
p
,
pu
(*((
ut32_t
 *(
	`GPIO_ba
՚)+ 0x0C)|
	`p_mode
՚,u)))

	)

81 
	#t_cf
(
p
, 
mode
,
ty
,
d
,
pu
) (\

82 
	`t_mode
(
p
,
mode
);\

83 
	`t_ty
(
p
,
ty
); \

84 
	`t_d
(
p
,
d
);\

85 
	`t_pu
(
p
,
pu
); \

86 )

	)

88 
	#cf_mode
(
p
, 
mode
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x00)) = \

89 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x00))&(~
	`p_mode
՚, 0x3)))|p_mode՚, 
mode
));}

	)

90 
	#cf_ty
(
p
, 
ty
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x04)) = \

91 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x04))&(~
	`p_ty
՚, 0x1)))|p_ty՚, 
ty
));}

	)

92 
	#cf_d
(
p
,
d
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x08)) = \

93 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x08))&(~
	`p_d
՚, 0x3)))|p_d՚,
d
));}

	)

94 
	#cf_pu
(
p
, 
pu
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x0C)) = \

95 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x0C))&(~
	`p_pu
՚, 0x3)))|p_pu՚, 
pu
));}

	)

97 
	#cf_p
(
p
, 
mode
, 
ty
, 
d
, 
pu
) {\

98 
	`cf_mode
(
p
, 
mode
) \

99 
	`cf_ty
(
p
, 
ty
) \

100 
	`cf_d
(
p
, 
d
) \

101 
	`cf_pu
(
p
, 
pu
}

	)

103 
	#cf_af
(
p
, 
af
{*((
ut32_t
 *(
	`GPIO_ba
(pin)+0x20+((pin&0x08)>>1))) = \

104 ((*((
ut32_t
 *(
	`GPIO_ba
(
p
)+0x20+(՚&0x08)>>1)))&(~
	`p_af
՚,0xF)))|p_af՚,
af
));}

	)

106 
	#t_p
(
p
(*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x18))(ut32_t)1<<՚&0xf))

	)

108 
	#t_p
(
p
(*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x18))(ut32_t)1<<(՚&0xf)+0x10))

	)

110 
	#p_v
(
p
((*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x10)))&((ut32_t)1<<՚&0xf)))

	)

112 
	#p_out
(
p
((*((
ut32_t
 *)(
	`GPIO_ba
՚+ 0x14)))&((ut32_t)1<<՚&0xf)))

	)

114 
	#EXTI_offt
 0x04

	)

115 
	#AFIO_ba
(
le
(
AFIO_BASE
+0x08 +֚e>>2)*
EXTI_offt
 )

	)

116 
	#AFIO_mode
(
p
,
le
((
ut32_t
՚&0xF<<(֚e&0x3)<<2))

	)

117 
	#_EXTI
(
le
)(*((
ut32_t
 *)
	`AFIO_ba
֚e)))

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\arm_common_tables.h

24 #ide
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"m_mh.h
"

29 
ut16_t
 
mBRevTab
[256];

30 
q15_t
 
mRecTabQ15
[64];

31 
q31_t
 
mRecTabQ31
[64];

32 cڡ 
q31_t
 
CfAQ31
[1024];

33 cڡ 
q31_t
 
CfBQ31
[1024];

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\arm_math.h

251 #ide
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i
defed
 (
ARM_MATH_CM4
)

257 
	~"ce_cm4.h
"

258 #i
defed
 (
ARM_MATH_CM3
)

259 
	~"ce_cm3.h
"

260 #i
defed
 (
ARM_MATH_CM0
)

261 
	~"ce_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde
__CMSIS_GENERIC


268 
	~"rg.h
"

269 
	~"mh.h
"

270 #ifdef 
__lulus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	tm_us
;

319 
t8_t
 
	tq7_t
;

324 
t16_t
 
	tq15_t
;

329 
t32_t
 
	tq31_t
;

334 
t64_t
 
	tq63_t
;

339 
	tt32_t
;

344 
	tt64_t
;

349 
	#__SIMD32
(
addr
(*(
t32_t
 **& (addr))

	)

351 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
(((
t32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
t32_t
)(
ARG2
<< 
ARG3
& (t32_t)0xFFFF0000)

	)

364 #ide
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
t32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
t32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
t32_t
)(
v3
<< 24& (t32_t)0xFF000000)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
(((
t32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
t32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
t32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
t32_t
)(
v0
<< 24& (t32_t)0xFF000000)

	)

383 
__INLINE
 
q31_t
 
_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
(
x
 & 0x00000000FFFFFFFF* 
y
) >> 32) +

429 (((
q63_t
(
x
 >> 32* 
y
)));

433 #i
defed
 (
ARM_MATH_CM0
&& defed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__z


	)

437 #i
defed
 (
ARM_MATH_CM0
&& ((defed (
__ICCARM__
)||(defed (
__GNUC__
)|| defed (
__TASKING__
) )

439 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
);

442 
__INLINE
 
ut32_t
 
__CLZ
(
q31_t
 
da
)

444 
ut32_t
 
cou
 = 0;

445 
ut32_t
 
mask
 = 0x80000000;

447 (
da
 & 
mask
) == 0)

449 
cou
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou
);

463 
__INLINE
 
ut32_t
 
m_c_q31
(

464 
q31_t
 

,

465 
q31_t
 * 
d
,

466 
q31_t
 * 
pRecTab
)

469 
ut32_t
 
out
, 
mpV
;

470 
ut32_t
 
dex
, 
i
;

471 
ut32_t
 
signBs
;

473 if(

 > 0)

475 
signBs
 = 
__CLZ
(

) - 1;

479 
signBs
 = 
__CLZ
(-

) - 1;

483 

 = i<< 
signBs
;

486 
dex
 = (
ut32_t
(

 >> 24u);

487 
dex
 = (dex & 
INDEX_MASK
);

490 
out
 = 
pRecTab
[
dex
];

494 
i
 = 0u; i < 2u; i++)

496 
mpV
 = (
q31_t
(((
q63_t


 * 
out
) >> 31u);

497 
mpV
 = 0x7FFFFFFF -empVal;

500 
out
 = (
q31_t

_q63_to_q31
(((
q63_t
ou* 
mpV
) >> 30u);

504 *
d
 = 
out
;

507  (
signBs
 + 1u);

514 
__INLINE
 
ut32_t
 
m_c_q15
(

515 
q15_t
 

,

516 
q15_t
 * 
d
,

517 
q15_t
 * 
pRecTab
)

520 
ut32_t
 
out
 = 0, 
mpV
 = 0;

521 
ut32_t
 
dex
 = 0, 
i
 = 0;

522 
ut32_t
 
signBs
 = 0;

524 if(

 > 0)

526 
signBs
 = 
__CLZ
(

) - 17;

530 
signBs
 = 
__CLZ
(-

) - 17;

534 

 = i<< 
signBs
;

537 
dex
 = 

 >> 8;

538 
dex
 = (dex & 
INDEX_MASK
);

541 
out
 = 
pRecTab
[
dex
];

545 
i
 = 0; i < 2; i++)

547 
mpV
 = (
q15_t
(((
q31_t


 * 
out
) >> 15);

548 
mpV
 = 0x7FFF -empVal;

550 
out
 = (
q15_t
(((
q31_t
ou* 
mpV
) >> 14);

554 *
d
 = 
out
;

557  (
signBs
 + 1);

565 #i
defed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
ut32_t
 
y
)

571 
t32_t
 
posMax
, 
gM
;

572 
ut32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =osMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
gM
 = -
posMax
;

593 if(
x
 < 
gM
)

595 
x
 = 
gM
;

598  (
x
);

610 #i
defed
 (
ARM_MATH_CM3
|| defed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (
x
;

624 
s
 = (
y
;

626 
r
 = 
__SSAT
((
q31_t
 + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t

u
 << 24& 0xFF000000| (((q31_t
t
 << 16) & 0x00FF0000) |

632 (((
q31_t

s
 << 8& 0x0000FF00| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (
x
;

650 
s
 = (
y
;

652 
r
 = 
__SSAT
( - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
(((
x
 << 16>> 24- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
(((
x
 << 8>> 24- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
((
x
 >> 24- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000| (
t
 & 0x00FF0000| (
s
 & 0x0000FF00| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (
x
;

679 
s
 = (
y
;

681 
r
 = 
__SSAT
 + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (
x
;

702 
s
 = (
y
;

704 
r
 = ( >> 1+ (
s
 >> 1));

705 
s
 = ((
q31_t
((
x
 >> 17+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (
x
;

725 
s
 = (
y
;

727 
r
 = 
__SSAT
 - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
((
x
 >> 16- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (
x
;

747 
s
 = (
y
;

749 
r
 = ( >> 1- (
s
 >> 1));

750 
s
 = (((
x
 >> 17- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16+ (
y
))) << 16) +

768 
_q31_to_q15
((
q31_t
((
x
 - ((
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (
x
;

785 
s
 = (
y
;

787 
r
 = ( >> 1- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
_q31_to_q15
((
q31_t
(((
x
 >> 16- (
y
))) << 16) +

807 
_q31_to_q15
((
q31_t
((
x
 + ((
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (
x
;

824 
s
 = (
y
;

826 
r
 = ( >> 1+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((
x
 * ((
y
 >> 16)) -

843 (((
x
 >> 16* (
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((
x
 * ((
y
 >> 16)) +

855 (((
x
 >> 16* (
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
_q63_to_q31
((
q63_t

x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
_q63_to_q31
((
q63_t

x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

888 ((
x
 * (
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + (((
x
 >> 16* ((
y
)) +

901 ((
x
 * ((
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - (((
x
 >> 16* ((
y
)) +

914 ((
x
 * ((
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + (((
x
 >> 16* ((
y
 >> 16)) +

927 ((
x
 * (
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + (((
x
 >> 16* (
y
)) +

940 ((
x
 * ((
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16* (
y
 >> 16)) +

952 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16* (
y
 >> 16)) +

964 (((
x
 << 16>> 16* ((
y
 << 16) >> 16)));

978 
ut16_t
 
numTs
;

979 
q7_t
 *
pS
;

980 
q7_t
 *
pCffs
;

981 } 
	tm_f__q7
;

988 
ut16_t
 
numTs
;

989 
q15_t
 *
pS
;

990 
q15_t
 *
pCffs
;

991 } 
	tm_f__q15
;

998 
ut16_t
 
numTs
;

999 
q31_t
 *
pS
;

1000 
q31_t
 *
pCffs
;

1001 } 
	tm_f__q31
;

1008 
ut16_t
 
numTs
;

1009 
t32_t
 *
pS
;

1010 
t32_t
 *
pCffs
;

1011 } 
	tm_f__f32
;

1022 
m_f_q7
(

1023 cڡ 
m_f__q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD
,

1026 
ut32_t
 
blockSize
);

1038 
m_f__q7
(

1039 
m_f__q7
 * 
S
,

1040 
ut16_t
 
numTs
,

1041 
q7_t
 * 
pCffs
,

1042 
q7_t
 * 
pS
,

1043 
ut32_t
 
blockSize
);

1054 
m_f_q15
(

1055 cڡ 
m_f__q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD
,

1058 
ut32_t
 
blockSize
);

1068 
m_f__q15
(

1069 cڡ 
m_f__q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD
,

1072 
ut32_t
 
blockSize
);

1085 
m_us
 
m_f__q15
(

1086 
m_f__q15
 * 
S
,

1087 
ut16_t
 
numTs
,

1088 
q15_t
 * 
pCffs
,

1089 
q15_t
 * 
pS
,

1090 
ut32_t
 
blockSize
);

1100 
m_f_q31
(

1101 cڡ 
m_f__q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD
,

1104 
ut32_t
 
blockSize
);

1114 
m_f__q31
(

1115 cڡ 
m_f__q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD
,

1118 
ut32_t
 
blockSize
);

1129 
m_f__q31
(

1130 
m_f__q31
 * 
S
,

1131 
ut16_t
 
numTs
,

1132 
q31_t
 * 
pCffs
,

1133 
q31_t
 * 
pS
,

1134 
ut32_t
 
blockSize
);

1144 
m_f_f32
(

1145 cڡ 
m_f__f32
 * 
S
,

1146 
t32_t
 * 
pSrc
,

1147 
t32_t
 * 
pD
,

1148 
ut32_t
 
blockSize
);

1159 
m_f__f32
(

1160 
m_f__f32
 * 
S
,

1161 
ut16_t
 
numTs
,

1162 
t32_t
 * 
pCffs
,

1163 
t32_t
 * 
pS
,

1164 
ut32_t
 
blockSize
);

1172 
t8_t
 
numSges
;

1173 
q15_t
 *
pS
;

1174 
q15_t
 *
pCffs
;

1175 
t8_t
 
poShi
;

1177 } 
	tm_biquad_sd_df1__q15
;

1185 
ut32_t
 
numSges
;

1186 
q31_t
 *
pS
;

1187 
q31_t
 *
pCffs
;

1188 
ut8_t
 
poShi
;

1190 } 
	tm_biquad_sd_df1__q31
;

1197 
ut32_t
 
numSges
;

1198 
t32_t
 *
pS
;

1199 
t32_t
 *
pCffs
;

1202 } 
	tm_biquad_sd_df1__f32
;

1215 
m_biquad_sde_df1_q15
(

1216 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD
,

1219 
ut32_t
 
blockSize
);

1231 
m_biquad_sde_df1__q15
(

1232 
m_biquad_sd_df1__q15
 * 
S
,

1233 
ut8_t
 
numSges
,

1234 
q15_t
 * 
pCffs
,

1235 
q15_t
 * 
pS
,

1236 
t8_t
 
poShi
);

1248 
m_biquad_sde_df1__q15
(

1249 cڡ 
m_biquad_sd_df1__q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD
,

1252 
ut32_t
 
blockSize
);

1264 
m_biquad_sde_df1_q31
(

1265 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD
,

1268 
ut32_t
 
blockSize
);

1279 
m_biquad_sde_df1__q31
(

1280 cڡ 
m_biquad_sd_df1__q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD
,

1283 
ut32_t
 
blockSize
);

1295 
m_biquad_sde_df1__q31
(

1296 
m_biquad_sd_df1__q31
 * 
S
,

1297 
ut8_t
 
numSges
,

1298 
q31_t
 * 
pCffs
,

1299 
q31_t
 * 
pS
,

1300 
t8_t
 
poShi
);

1311 
m_biquad_sde_df1_f32
(

1312 cڡ 
m_biquad_sd_df1__f32
 * 
S
,

1313 
t32_t
 * 
pSrc
,

1314 
t32_t
 * 
pD
,

1315 
ut32_t
 
blockSize
);

1326 
m_biquad_sde_df1__f32
(

1327 
m_biquad_sd_df1__f32
 * 
S
,

1328 
ut8_t
 
numSges
,

1329 
t32_t
 * 
pCffs
,

1330 
t32_t
 * 
pS
);

1339 
ut16_t
 
numRows
;

1340 
ut16_t
 
numCs
;

1341 
t32_t
 *
pDa
;

1342 } 
	tm_mrix__f32
;

1350 
ut16_t
 
numRows
;

1351 
ut16_t
 
numCs
;

1352 
q15_t
 *
pDa
;

1354 } 
	tm_mrix__q15
;

1362 
ut16_t
 
numRows
;

1363 
ut16_t
 
numCs
;

1364 
q31_t
 *
pDa
;

1366 } 
	tm_mrix__q31
;

1379 
m_us
 
m_m_add_f32
(

1380 cڡ 
m_mrix__f32
 * 
pSrcA
,

1381 cڡ 
m_mrix__f32
 * 
pSrcB
,

1382 
m_mrix__f32
 * 
pD
);

1393 
m_us
 
m_m_add_q15
(

1394 cڡ 
m_mrix__q15
 * 
pSrcA
,

1395 cڡ 
m_mrix__q15
 * 
pSrcB
,

1396 
m_mrix__q15
 * 
pD
);

1407 
m_us
 
m_m_add_q31
(

1408 cڡ 
m_mrix__q31
 * 
pSrcA
,

1409 cڡ 
m_mrix__q31
 * 
pSrcB
,

1410 
m_mrix__q31
 * 
pD
);

1421 
m_us
 
m_m_s_f32
(

1422 cڡ 
m_mrix__f32
 * 
pSrc
,

1423 
m_mrix__f32
 * 
pD
);

1434 
m_us
 
m_m_s_q15
(

1435 cڡ 
m_mrix__q15
 * 
pSrc
,

1436 
m_mrix__q15
 * 
pD
);

1446 
m_us
 
m_m_s_q31
(

1447 cڡ 
m_mrix__q31
 * 
pSrc
,

1448 
m_mrix__q31
 * 
pD
);

1460 
m_us
 
m_m_mu_f32
(

1461 cڡ 
m_mrix__f32
 * 
pSrcA
,

1462 cڡ 
m_mrix__f32
 * 
pSrcB
,

1463 
m_mrix__f32
 * 
pD
);

1474 
m_us
 
m_m_mu_q15
(

1475 cڡ 
m_mrix__q15
 * 
pSrcA
,

1476 cڡ 
m_mrix__q15
 * 
pSrcB
,

1477 
m_mrix__q15
 * 
pD
,

1478 
q15_t
 * 
pS
);

1490 
m_us
 
m_m_mu__q15
(

1491 cڡ 
m_mrix__q15
 * 
pSrcA
,

1492 cڡ 
m_mrix__q15
 * 
pSrcB
,

1493 
m_mrix__q15
 * 
pD
,

1494 
q15_t
 * 
pS
);

1505 
m_us
 
m_m_mu_q31
(

1506 cڡ 
m_mrix__q31
 * 
pSrcA
,

1507 cڡ 
m_mrix__q31
 * 
pSrcB
,

1508 
m_mrix__q31
 * 
pD
);

1519 
m_us
 
m_m_mu__q31
(

1520 cڡ 
m_mrix__q31
 * 
pSrcA
,

1521 cڡ 
m_mrix__q31
 * 
pSrcB
,

1522 
m_mrix__q31
 * 
pD
);

1534 
m_us
 
m_m_sub_f32
(

1535 cڡ 
m_mrix__f32
 * 
pSrcA
,

1536 cڡ 
m_mrix__f32
 * 
pSrcB
,

1537 
m_mrix__f32
 * 
pD
);

1548 
m_us
 
m_m_sub_q15
(

1549 cڡ 
m_mrix__q15
 * 
pSrcA
,

1550 cڡ 
m_mrix__q15
 * 
pSrcB
,

1551 
m_mrix__q15
 * 
pD
);

1562 
m_us
 
m_m_sub_q31
(

1563 cڡ 
m_mrix__q31
 * 
pSrcA
,

1564 cڡ 
m_mrix__q31
 * 
pSrcB
,

1565 
m_mrix__q31
 * 
pD
);

1576 
m_us
 
m_m_s_f32
(

1577 cڡ 
m_mrix__f32
 * 
pSrc
,

1578 
t32_t
 
s
,

1579 
m_mrix__f32
 * 
pD
);

1591 
m_us
 
m_m_s_q15
(

1592 cڡ 
m_mrix__q15
 * 
pSrc
,

1593 
q15_t
 
sF
,

1594 
t32_t
 
shi
,

1595 
m_mrix__q15
 * 
pD
);

1607 
m_us
 
m_m_s_q31
(

1608 cڡ 
m_mrix__q31
 * 
pSrc
,

1609 
q31_t
 
sF
,

1610 
t32_t
 
shi
,

1611 
m_mrix__q31
 * 
pD
);

1623 
m_m__q31
(

1624 
m_mrix__q31
 * 
S
,

1625 
ut16_t
 
nRows
,

1626 
ut16_t
 
nCumns
,

1627 
q31_t
 *
pDa
);

1638 
m_m__q15
(

1639 
m_mrix__q15
 * 
S
,

1640 
ut16_t
 
nRows
,

1641 
ut16_t
 
nCumns
,

1642 
q15_t
 *
pDa
);

1653 
m_m__f32
(

1654 
m_mrix__f32
 * 
S
,

1655 
ut16_t
 
nRows
,

1656 
ut16_t
 
nCumns
,

1657 
t32_t
 *
pDa
);

1666 
q15_t
 
A0
;

1667 #ifde
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	tm_pid__q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	tm_pid__q31
;

1699 
t32_t
 
A0
;

1700 
t32_t
 
A1
;

1701 
t32_t
 
A2
;

1702 
t32_t
 
e
[3];

1703 
t32_t
 
Kp
;

1704 
t32_t
 
Ki
;

1705 
t32_t
 
Kd
;

1706 } 
	tm_pid__f32
;

1716 
m_pid__f32
(

1717 
m_pid__f32
 * 
S
,

1718 
t32_t
 
tSFg
);

1725 
m_pid_t_f32
(

1726 
m_pid__f32
 * 
S
);

1735 
m_pid__q31
(

1736 
m_pid__q31
 * 
S
,

1737 
t32_t
 
tSFg
);

1746 
m_pid_t_q31
(

1747 
m_pid__q31
 * 
S
);

1755 
m_pid__q15
(

1756 
m_pid__q15
 * 
S
,

1757 
t32_t
 
tSFg
);

1764 
m_pid_t_q15
(

1765 
m_pid__q15
 * 
S
);

1773 
ut32_t
 
nVues
;

1774 
t32_t
 
x1
;

1775 
t32_t
 
xScg
;

1776 
t32_t
 *
pYDa
;

1777 } 
	tm_lr___f32
;

1785 
ut16_t
 
numRows
;

1786 
ut16_t
 
numCs
;

1787 
t32_t
 *
pDa
;

1788 } 
	tm_br___f32
;

1796 
ut16_t
 
numRows
;

1797 
ut16_t
 
numCs
;

1798 
q31_t
 *
pDa
;

1799 } 
	tm_br___q31
;

1807 
ut16_t
 
numRows
;

1808 
ut16_t
 
numCs
;

1809 
q15_t
 *
pDa
;

1810 } 
	tm_br___q15
;

1818 
ut16_t
 
numRows
;

1819 
ut16_t
 
numCs
;

1820 
q7_t
 *
pDa
;

1821 } 
	tm_br___q7
;

1833 
m_mu_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD
,

1837 
ut32_t
 
blockSize
);

1848 
m_mu_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD
,

1852 
ut32_t
 
blockSize
);

1863 
m_mu_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD
,

1867 
ut32_t
 
blockSize
);

1878 
m_mu_f32
(

1879 
t32_t
 * 
pSrcA
,

1880 
t32_t
 * 
pSrcB
,

1881 
t32_t
 * 
pD
,

1882 
ut32_t
 
blockSize
);

1891 
ut16_t
 
fL
;

1892 
ut8_t
 
ifFg
;

1893 
ut8_t
 
bRevFg
;

1894 
q15_t
 *
pTwidd
;

1895 
ut16_t
 *
pBRevTab
;

1896 
ut16_t
 
twidCfModifr
;

1897 
ut16_t
 
bRevFa
;

1898 } 
	tm_cf_dix4__q15
;

1906 
ut16_t
 
fL
;

1907 
ut8_t
 
ifFg
;

1908 
ut8_t
 
bRevFg
;

1909 
q31_t
 *
pTwidd
;

1910 
ut16_t
 *
pBRevTab
;

1911 
ut16_t
 
twidCfModifr
;

1912 
ut16_t
 
bRevFa
;

1913 } 
	tm_cf_dix4__q31
;

1921 
ut16_t
 
fL
;

1922 
ut8_t
 
ifFg
;

1923 
ut8_t
 
bRevFg
;

1924 
t32_t
 *
pTwidd
;

1925 
ut16_t
 *
pBRevTab
;

1926 
ut16_t
 
twidCfModifr
;

1927 
ut16_t
 
bRevFa
;

1928 
t32_t
 
ebyfL
;

1929 } 
	tm_cf_dix4__f32
;

1938 
m_cf_dix4_q15
(

1939 cڡ 
m_cf_dix4__q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
m_us
 
m_cf_dix4__q15
(

1952 
m_cf_dix4__q15
 * 
S
,

1953 
ut16_t
 
fL
,

1954 
ut8_t
 
ifFg
,

1955 
ut8_t
 
bRevFg
);

1964 
m_cf_dix4_q31
(

1965 cڡ 
m_cf_dix4__q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
m_us
 
m_cf_dix4__q31
(

1978 
m_cf_dix4__q31
 * 
S
,

1979 
ut16_t
 
fL
,

1980 
ut8_t
 
ifFg
,

1981 
ut8_t
 
bRevFg
);

1990 
m_cf_dix4_f32
(

1991 cڡ 
m_cf_dix4__f32
 * 
S
,

1992 
t32_t
 * 
pSrc
);

2003 
m_us
 
m_cf_dix4__f32
(

2004 
m_cf_dix4__f32
 * 
S
,

2005 
ut16_t
 
fL
,

2006 
ut8_t
 
ifFg
,

2007 
ut8_t
 
bRevFg
);

2024 
m_dix4_buy_f32
(

2025 
t32_t
 * 
pSrc
,

2026 
ut16_t
 
fL
,

2027 
t32_t
 * 
pCf
,

2028 
ut16_t
 
twidCfModifr
);

2040 
m_dix4_buy_v_f32
(

2041 
t32_t
 * 
pSrc
,

2042 
ut16_t
 
fL
,

2043 
t32_t
 * 
pCf
,

2044 
ut16_t
 
twidCfModifr
,

2045 
t32_t
 
ebyfL
);

2056 
m_bvl_f32
(

2057 
t32_t
 *
pSrc
,

2058 
ut16_t
 
fSize
,

2059 
ut16_t
 
bRevFa
,

2060 
ut16_t
 *
pBRevTab
);

2071 
m_dix4_buy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
ut32_t
 
fL
,

2074 
q31_t
 *
pCf
,

2075 
ut32_t
 
twidCfModifr
);

2086 
m_dix4_buy_v_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
ut32_t
 
fL
,

2089 
q31_t
 * 
pCf
,

2090 
ut32_t
 
twidCfModifr
);

2101 
m_bvl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
ut32_t
 
fL
,

2104 
ut16_t
 
bRevFa
,

2105 
ut16_t
 *
pBRevTab
);

2116 
m_dix4_buy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
ut32_t
 
fL
,

2119 
q15_t
 *
pCf16
,

2120 
ut32_t
 
twidCfModifr
);

2131 
m_dix4_buy_v_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
ut32_t
 
fL
,

2134 
q15_t
 *
pCf16
,

2135 
ut32_t
 
twidCfModifr
);

2146 
m_bvl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
ut32_t
 
fL
,

2149 
ut16_t
 
bRevFa
,

2150 
ut16_t
 *
pBRevTab
);

2158 
ut32_t
 
fLRl
;

2159 
ut32_t
 
fLBy2
;

2160 
ut8_t
 
ifFgR
;

2161 
ut8_t
 
bRevFgR
;

2162 
ut32_t
 
twidCfRModifr
;

2163 
q15_t
 *
pTwiddARl
;

2164 
q15_t
 *
pTwiddBRl
;

2165 
m_cf_dix4__q15
 *
pCf
;

2166 } 
	tm_rf__q15
;

2174 
ut32_t
 
fLRl
;

2175 
ut32_t
 
fLBy2
;

2176 
ut8_t
 
ifFgR
;

2177 
ut8_t
 
bRevFgR
;

2178 
ut32_t
 
twidCfRModifr
;

2179 
q31_t
 *
pTwiddARl
;

2180 
q31_t
 *
pTwiddBRl
;

2181 
m_cf_dix4__q31
 *
pCf
;

2182 } 
	tm_rf__q31
;

2190 
ut32_t
 
fLRl
;

2191 
ut16_t
 
fLBy2
;

2192 
ut8_t
 
ifFgR
;

2193 
ut8_t
 
bRevFgR
;

2194 
ut32_t
 
twidCfRModifr
;

2195 
t32_t
 *
pTwiddARl
;

2196 
t32_t
 *
pTwiddBRl
;

2197 
m_cf_dix4__f32
 *
pCf
;

2198 } 
	tm_rf__f32
;

2208 
m_rf_q15
(

2209 cڡ 
m_rf__q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD
);

2223 
m_us
 
m_rf__q15
(

2224 
m_rf__q15
 * 
S
,

2225 
m_cf_dix4__q15
 * 
S_CFFT
,

2226 
ut32_t
 
fLRl
,

2227 
ut32_t
 
ifFgR
,

2228 
ut32_t
 
bRevFg
);

2238 
m_rf_q31
(

2239 cڡ 
m_rf__q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD
);

2253 
m_us
 
m_rf__q31
(

2254 
m_rf__q31
 * 
S
,

2255 
m_cf_dix4__q31
 * 
S_CFFT
,

2256 
ut32_t
 
fLRl
,

2257 
ut32_t
 
ifFgR
,

2258 
ut32_t
 
bRevFg
);

2270 
m_us
 
m_rf__f32
(

2271 
m_rf__f32
 * 
S
,

2272 
m_cf_dix4__f32
 * 
S_CFFT
,

2273 
ut32_t
 
fLRl
,

2274 
ut32_t
 
ifFgR
,

2275 
ut32_t
 
bRevFg
);

2285 
m_rf_f32
(

2286 cڡ 
m_rf__f32
 * 
S
,

2287 
t32_t
 * 
pSrc
,

2288 
t32_t
 * 
pD
);

2296 
ut16_t
 
N
;

2297 
ut16_t
 
Nby2
;

2298 
t32_t
 
nmize
;

2299 
t32_t
 *
pTwidd
;

2300 
t32_t
 *
pCosFa
;

2301 
m_rf__f32
 *
pRf
;

2302 
m_cf_dix4__f32
 *
pCf
;

2303 } 
	tm_d4__f32
;

2316 
m_us
 
m_d4__f32
(

2317 
m_d4__f32
 * 
S
,

2318 
m_rf__f32
 * 
S_RFFT
,

2319 
m_cf_dix4__f32
 * 
S_CFFT
,

2320 
ut16_t
 
N
,

2321 
ut16_t
 
Nby2
,

2322 
t32_t
 
nmize
);

2332 
m_d4_f32
(

2333 cڡ 
m_d4__f32
 * 
S
,

2334 
t32_t
 * 
pS
,

2335 
t32_t
 * 
pIƚeBufr
);

2343 
ut16_t
 
N
;

2344 
ut16_t
 
Nby2
;

2345 
q31_t
 
nmize
;

2346 
q31_t
 *
pTwidd
;

2347 
q31_t
 *
pCosFa
;

2348 
m_rf__q31
 *
pRf
;

2349 
m_cf_dix4__q31
 *
pCf
;

2350 } 
	tm_d4__q31
;

2363 
m_us
 
m_d4__q31
(

2364 
m_d4__q31
 * 
S
,

2365 
m_rf__q31
 * 
S_RFFT
,

2366 
m_cf_dix4__q31
 * 
S_CFFT
,

2367 
ut16_t
 
N
,

2368 
ut16_t
 
Nby2
,

2369 
q31_t
 
nmize
);

2379 
m_d4_q31
(

2380 cڡ 
m_d4__q31
 * 
S
,

2381 
q31_t
 * 
pS
,

2382 
q31_t
 * 
pIƚeBufr
);

2390 
ut16_t
 
N
;

2391 
ut16_t
 
Nby2
;

2392 
q15_t
 
nmize
;

2393 
q15_t
 *
pTwidd
;

2394 
q15_t
 *
pCosFa
;

2395 
m_rf__q15
 *
pRf
;

2396 
m_cf_dix4__q15
 *
pCf
;

2397 } 
	tm_d4__q15
;

2410 
m_us
 
m_d4__q15
(

2411 
m_d4__q15
 * 
S
,

2412 
m_rf__q15
 * 
S_RFFT
,

2413 
m_cf_dix4__q15
 * 
S_CFFT
,

2414 
ut16_t
 
N
,

2415 
ut16_t
 
Nby2
,

2416 
q15_t
 
nmize
);

2426 
m_d4_q15
(

2427 cڡ 
m_d4__q15
 * 
S
,

2428 
q15_t
 * 
pS
,

2429 
q15_t
 * 
pIƚeBufr
);

2440 
m_add_f32
(

2441 
t32_t
 * 
pSrcA
,

2442 
t32_t
 * 
pSrcB
,

2443 
t32_t
 * 
pD
,

2444 
ut32_t
 
blockSize
);

2455 
m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD
,

2459 
ut32_t
 
blockSize
);

2470 
m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD
,

2474 
ut32_t
 
blockSize
);

2485 
m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD
,

2489 
ut32_t
 
blockSize
);

2500 
m_sub_f32
(

2501 
t32_t
 * 
pSrcA
,

2502 
t32_t
 * 
pSrcB
,

2503 
t32_t
 * 
pD
,

2504 
ut32_t
 
blockSize
);

2515 
m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD
,

2519 
ut32_t
 
blockSize
);

2530 
m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD
,

2534 
ut32_t
 
blockSize
);

2545 
m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD
,

2549 
ut32_t
 
blockSize
);

2560 
m_s_f32
(

2561 
t32_t
 * 
pSrc
,

2562 
t32_t
 
s
,

2563 
t32_t
 * 
pD
,

2564 
ut32_t
 
blockSize
);

2576 
m_s_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sF
,

2579 
t8_t
 
shi
,

2580 
q7_t
 * 
pD
,

2581 
ut32_t
 
blockSize
);

2593 
m_s_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sF
,

2596 
t8_t
 
shi
,

2597 
q15_t
 * 
pD
,

2598 
ut32_t
 
blockSize
);

2610 
m_s_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sF
,

2613 
t8_t
 
shi
,

2614 
q31_t
 * 
pD
,

2615 
ut32_t
 
blockSize
);

2625 
m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD
,

2628 
ut32_t
 
blockSize
);

2638 
m_abs_f32
(

2639 
t32_t
 * 
pSrc
,

2640 
t32_t
 * 
pD
,

2641 
ut32_t
 
blockSize
);

2651 
m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD
,

2654 
ut32_t
 
blockSize
);

2664 
m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD
,

2667 
ut32_t
 
blockSize
);

2678 
m_d_od_f32
(

2679 
t32_t
 * 
pSrcA
,

2680 
t32_t
 * 
pSrcB
,

2681 
ut32_t
 
blockSize
,

2682 
t32_t
 * 
su
);

2693 
m_d_od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
ut32_t
 
blockSize
,

2697 
q31_t
 * 
su
);

2708 
m_d_od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
ut32_t
 
blockSize
,

2712 
q63_t
 * 
su
);

2723 
m_d_od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
ut32_t
 
blockSize
,

2727 
q63_t
 * 
su
);

2738 
m_shi_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
t8_t
 
shiBs
,

2741 
q7_t
 * 
pD
,

2742 
ut32_t
 
blockSize
);

2753 
m_shi_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
t8_t
 
shiBs
,

2756 
q15_t
 * 
pD
,

2757 
ut32_t
 
blockSize
);

2768 
m_shi_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
t8_t
 
shiBs
,

2771 
q31_t
 * 
pD
,

2772 
ut32_t
 
blockSize
);

2783 
m_offt_f32
(

2784 
t32_t
 * 
pSrc
,

2785 
t32_t
 
offt
,

2786 
t32_t
 * 
pD
,

2787 
ut32_t
 
blockSize
);

2798 
m_offt_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
offt
,

2801 
q7_t
 * 
pD
,

2802 
ut32_t
 
blockSize
);

2813 
m_offt_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
offt
,

2816 
q15_t
 * 
pD
,

2817 
ut32_t
 
blockSize
);

2828 
m_offt_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
offt
,

2831 
q31_t
 * 
pD
,

2832 
ut32_t
 
blockSize
);

2842 
m_ge_f32
(

2843 
t32_t
 * 
pSrc
,

2844 
t32_t
 * 
pD
,

2845 
ut32_t
 
blockSize
);

2855 
m_ge_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD
,

2858 
ut32_t
 
blockSize
);

2868 
m_ge_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD
,

2871 
ut32_t
 
blockSize
);

2881 
m_ge_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD
,

2884 
ut32_t
 
blockSize
);

2892 
m_cy_f32
(

2893 
t32_t
 * 
pSrc
,

2894 
t32_t
 * 
pD
,

2895 
ut32_t
 
blockSize
);

2904 
m_cy_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD
,

2907 
ut32_t
 
blockSize
);

2916 
m_cy_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD
,

2919 
ut32_t
 
blockSize
);

2928 
m_cy_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD
,

2931 
ut32_t
 
blockSize
);

2939 
m_fl_f32
(

2940 
t32_t
 
vue
,

2941 
t32_t
 * 
pD
,

2942 
ut32_t
 
blockSize
);

2951 
m_fl_q7
(

2952 
q7_t
 
vue
,

2953 
q7_t
 * 
pD
,

2954 
ut32_t
 
blockSize
);

2963 
m_fl_q15
(

2964 
q15_t
 
vue
,

2965 
q15_t
 * 
pD
,

2966 
ut32_t
 
blockSize
);

2975 
m_fl_q31
(

2976 
q31_t
 
vue
,

2977 
q31_t
 * 
pD
,

2978 
ut32_t
 
blockSize
);

2990 
m_cv_f32
(

2991 
t32_t
 * 
pSrcA
,

2992 
ut32_t
 
cAL
,

2993 
t32_t
 * 
pSrcB
,

2994 
ut32_t
 
cBL
,

2995 
t32_t
 * 
pD
);

3007 
m_cv_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
ut32_t
 
cAL
,

3010 
q15_t
 * 
pSrcB
,

3011 
ut32_t
 
cBL
,

3012 
q15_t
 * 
pD
);

3024 
m_cv__q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
ut32_t
 
cAL
,

3027 
q15_t
 * 
pSrcB
,

3028 
ut32_t
 
cBL
,

3029 
q15_t
 * 
pD
);

3041 
m_cv_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
ut32_t
 
cAL
,

3044 
q31_t
 * 
pSrcB
,

3045 
ut32_t
 
cBL
,

3046 
q31_t
 * 
pD
);

3058 
m_cv__q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
ut32_t
 
cAL
,

3061 
q31_t
 * 
pSrcB
,

3062 
ut32_t
 
cBL
,

3063 
q31_t
 * 
pD
);

3075 
m_cv_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
ut32_t
 
cAL
,

3078 
q7_t
 * 
pSrcB
,

3079 
ut32_t
 
cBL
,

3080 
q7_t
 * 
pD
);

3094 
m_us
 
m_cv_l_f32
(

3095 
t32_t
 * 
pSrcA
,

3096 
ut32_t
 
cAL
,

3097 
t32_t
 * 
pSrcB
,

3098 
ut32_t
 
cBL
,

3099 
t32_t
 * 
pD
,

3100 
ut32_t
 
fIndex
,

3101 
ut32_t
 
numPots
);

3115 
m_us
 
m_cv_l_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
ut32_t
 
cAL
,

3118 
q15_t
 * 
pSrcB
,

3119 
ut32_t
 
cBL
,

3120 
q15_t
 * 
pD
,

3121 
ut32_t
 
fIndex
,

3122 
ut32_t
 
numPots
);

3136 
m_us
 
m_cv_l__q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
ut32_t
 
cAL
,

3139 
q15_t
 * 
pSrcB
,

3140 
ut32_t
 
cBL
,

3141 
q15_t
 * 
pD
,

3142 
ut32_t
 
fIndex
,

3143 
ut32_t
 
numPots
);

3157 
m_us
 
m_cv_l_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
ut32_t
 
cAL
,

3160 
q31_t
 * 
pSrcB
,

3161 
ut32_t
 
cBL
,

3162 
q31_t
 * 
pD
,

3163 
ut32_t
 
fIndex
,

3164 
ut32_t
 
numPots
);

3179 
m_us
 
m_cv_l__q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
ut32_t
 
cAL
,

3182 
q31_t
 * 
pSrcB
,

3183 
ut32_t
 
cBL
,

3184 
q31_t
 * 
pD
,

3185 
ut32_t
 
fIndex
,

3186 
ut32_t
 
numPots
);

3200 
m_us
 
m_cv_l_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
ut32_t
 
cAL
,

3203 
q7_t
 * 
pSrcB
,

3204 
ut32_t
 
cBL
,

3205 
q7_t
 * 
pD
,

3206 
ut32_t
 
fIndex
,

3207 
ut32_t
 
numPots
);

3216 
ut8_t
 
M
;

3217 
ut16_t
 
numTs
;

3218 
q15_t
 *
pCffs
;

3219 
q15_t
 *
pS
;

3220 } 
	tm_f_decime__q15
;

3228 
ut8_t
 
M
;

3229 
ut16_t
 
numTs
;

3230 
q31_t
 *
pCffs
;

3231 
q31_t
 *
pS
;

3233 } 
	tm_f_decime__q31
;

3241 
ut8_t
 
M
;

3242 
ut16_t
 
numTs
;

3243 
t32_t
 *
pCffs
;

3244 
t32_t
 *
pS
;

3246 } 
	tm_f_decime__f32
;

3259 
m_f_decime_f32
(

3260 cڡ 
m_f_decime__f32
 * 
S
,

3261 
t32_t
 * 
pSrc
,

3262 
t32_t
 * 
pD
,

3263 
ut32_t
 
blockSize
);

3278 
m_us
 
m_f_decime__f32
(

3279 
m_f_decime__f32
 * 
S
,

3280 
ut16_t
 
numTs
,

3281 
ut8_t
 
M
,

3282 
t32_t
 * 
pCffs
,

3283 
t32_t
 * 
pS
,

3284 
ut32_t
 
blockSize
);

3295 
m_f_decime_q15
(

3296 cڡ 
m_f_decime__q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD
,

3299 
ut32_t
 
blockSize
);

3310 
m_f_decime__q15
(

3311 cڡ 
m_f_decime__q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD
,

3314 
ut32_t
 
blockSize
);

3330 
m_us
 
m_f_decime__q15
(

3331 
m_f_decime__q15
 * 
S
,

3332 
ut16_t
 
numTs
,

3333 
ut8_t
 
M
,

3334 
q15_t
 * 
pCffs
,

3335 
q15_t
 * 
pS
,

3336 
ut32_t
 
blockSize
);

3347 
m_f_decime_q31
(

3348 cڡ 
m_f_decime__q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD
,

3351 
ut32_t
 
blockSize
);

3362 
m_f_decime__q31
(

3363 
m_f_decime__q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD
,

3366 
ut32_t
 
blockSize
);

3381 
m_us
 
m_f_decime__q31
(

3382 
m_f_decime__q31
 * 
S
,

3383 
ut16_t
 
numTs
,

3384 
ut8_t
 
M
,

3385 
q31_t
 * 
pCffs
,

3386 
q31_t
 * 
pS
,

3387 
ut32_t
 
blockSize
);

3397 
ut8_t
 
L
;

3398 
ut16_t
 
phaLgth
;

3399 
q15_t
 *
pCffs
;

3400 
q15_t
 *
pS
;

3401 } 
	tm_f_ީe__q15
;

3409 
ut8_t
 
L
;

3410 
ut16_t
 
phaLgth
;

3411 
q31_t
 *
pCffs
;

3412 
q31_t
 *
pS
;

3413 } 
	tm_f_ީe__q31
;

3421 
ut8_t
 
L
;

3422 
ut16_t
 
phaLgth
;

3423 
t32_t
 *
pCffs
;

3424 
t32_t
 *
pS
;

3425 } 
	tm_f_ީe__f32
;

3437 
m_f_ީe_q15
(

3438 cڡ 
m_f_ީe__q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD
,

3441 
ut32_t
 
blockSize
);

3456 
m_us
 
m_f_ީe__q15
(

3457 
m_f_ީe__q15
 * 
S
,

3458 
ut8_t
 
L
,

3459 
ut16_t
 
numTs
,

3460 
q15_t
 * 
pCffs
,

3461 
q15_t
 * 
pS
,

3462 
ut32_t
 
blockSize
);

3473 
m_f_ީe_q31
(

3474 cڡ 
m_f_ީe__q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD
,

3477 
ut32_t
 
blockSize
);

3491 
m_us
 
m_f_ީe__q31
(

3492 
m_f_ީe__q31
 * 
S
,

3493 
ut8_t
 
L
,

3494 
ut16_t
 
numTs
,

3495 
q31_t
 * 
pCffs
,

3496 
q31_t
 * 
pS
,

3497 
ut32_t
 
blockSize
);

3509 
m_f_ީe_f32
(

3510 cڡ 
m_f_ީe__f32
 * 
S
,

3511 
t32_t
 * 
pSrc
,

3512 
t32_t
 * 
pD
,

3513 
ut32_t
 
blockSize
);

3527 
m_us
 
m_f_ީe__f32
(

3528 
m_f_ީe__f32
 * 
S
,

3529 
ut8_t
 
L
,

3530 
ut16_t
 
numTs
,

3531 
t32_t
 * 
pCffs
,

3532 
t32_t
 * 
pS
,

3533 
ut32_t
 
blockSize
);

3541 
ut8_t
 
numSges
;

3542 
q63_t
 *
pS
;

3543 
q31_t
 *
pCffs
;

3544 
ut8_t
 
poShi
;

3546 } 
	tm_biquad_s_df1_32x64_s_q31
;

3557 
m_biquad_s_df1_32x64_q31
(

3558 cڡ 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD
,

3561 
ut32_t
 
blockSize
);

3573 
m_biquad_s_df1_32x64__q31
(

3574 
m_biquad_s_df1_32x64_s_q31
 * 
S
,

3575 
ut8_t
 
numSges
,

3576 
q31_t
 * 
pCffs
,

3577 
q63_t
 * 
pS
,

3578 
ut8_t
 
poShi
);

3588 
ut8_t
 
numSges
;

3589 
t32_t
 *
pS
;

3590 
t32_t
 *
pCffs
;

3591 } 
	tm_biquad_sde_df2T__f32
;

3603 
m_biquad_sde_df2T_f32
(

3604 cڡ 
m_biquad_sde_df2T__f32
 * 
S
,

3605 
t32_t
 * 
pSrc
,

3606 
t32_t
 * 
pD
,

3607 
ut32_t
 
blockSize
);

3619 
m_biquad_sde_df2T__f32
(

3620 
m_biquad_sde_df2T__f32
 * 
S
,

3621 
ut8_t
 
numSges
,

3622 
t32_t
 * 
pCffs
,

3623 
t32_t
 * 
pS
);

3633 
ut16_t
 
numSges
;

3634 
q15_t
 *
pS
;

3635 
q15_t
 *
pCffs
;

3636 } 
	tm_f_ωi__q15
;

3644 
ut16_t
 
numSges
;

3645 
q31_t
 *
pS
;

3646 
q31_t
 *
pCffs
;

3647 } 
	tm_f_ωi__q31
;

3655 
ut16_t
 
numSges
;

3656 
t32_t
 *
pS
;

3657 
t32_t
 *
pCffs
;

3658 } 
	tm_f_ωi__f32
;

3669 
m_f_ωi__q15
(

3670 
m_f_ωi__q15
 * 
S
,

3671 
ut16_t
 
numSges
,

3672 
q15_t
 * 
pCffs
,

3673 
q15_t
 * 
pS
);

3684 
m_f_ωi_q15
(

3685 cڡ 
m_f_ωi__q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD
,

3688 
ut32_t
 
blockSize
);

3699 
m_f_ωi__q31
(

3700 
m_f_ωi__q31
 * 
S
,

3701 
ut16_t
 
numSges
,

3702 
q31_t
 * 
pCffs
,

3703 
q31_t
 * 
pS
);

3715 
m_f_ωi_q31
(

3716 cڡ 
m_f_ωi__q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD
,

3719 
ut32_t
 
blockSize
);

3730 
m_f_ωi__f32
(

3731 
m_f_ωi__f32
 * 
S
,

3732 
ut16_t
 
numSges
,

3733 
t32_t
 * 
pCffs
,

3734 
t32_t
 * 
pS
);

3745 
m_f_ωi_f32
(

3746 cڡ 
m_f_ωi__f32
 * 
S
,

3747 
t32_t
 * 
pSrc
,

3748 
t32_t
 * 
pD
,

3749 
ut32_t
 
blockSize
);

3756 
ut16_t
 
numSges
;

3757 
q15_t
 *
pS
;

3758 
q15_t
 *
pkCffs
;

3759 
q15_t
 *
pvCffs
;

3760 } 
	tm_i_ωi__q15
;

3767 
ut16_t
 
numSges
;

3768 
q31_t
 *
pS
;

3769 
q31_t
 *
pkCffs
;

3770 
q31_t
 *
pvCffs
;

3771 } 
	tm_i_ωi__q31
;

3778 
ut16_t
 
numSges
;

3779 
t32_t
 *
pS
;

3780 
t32_t
 *
pkCffs
;

3781 
t32_t
 *
pvCffs
;

3782 } 
	tm_i_ωi__f32
;

3793 
m_i_ωi_f32
(

3794 cڡ 
m_i_ωi__f32
 * 
S
,

3795 
t32_t
 * 
pSrc
,

3796 
t32_t
 * 
pD
,

3797 
ut32_t
 
blockSize
);

3810 
m_i_ωi__f32
(

3811 
m_i_ωi__f32
 * 
S
,

3812 
ut16_t
 
numSges
,

3813 
t32_t
 *
pkCffs
,

3814 
t32_t
 *
pvCffs
,

3815 
t32_t
 *
pS
,

3816 
ut32_t
 
blockSize
);

3828 
m_i_ωi_q31
(

3829 cڡ 
m_i_ωi__q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD
,

3832 
ut32_t
 
blockSize
);

3846 
m_i_ωi__q31
(

3847 
m_i_ωi__q31
 * 
S
,

3848 
ut16_t
 
numSges
,

3849 
q31_t
 *
pkCffs
,

3850 
q31_t
 *
pvCffs
,

3851 
q31_t
 *
pS
,

3852 
ut32_t
 
blockSize
);

3864 
m_i_ωi_q15
(

3865 cڡ 
m_i_ωi__q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD
,

3868 
ut32_t
 
blockSize
);

3882 
m_i_ωi__q15
(

3883 
m_i_ωi__q15
 * 
S
,

3884 
ut16_t
 
numSges
,

3885 
q15_t
 *
pkCffs
,

3886 
q15_t
 *
pvCffs
,

3887 
q15_t
 *
pS
,

3888 
ut32_t
 
blockSize
);

3896 
ut16_t
 
numTs
;

3897 
t32_t
 *
pS
;

3898 
t32_t
 *
pCffs
;

3899 
t32_t
 
mu
;

3900 } 
	tm_lms__f32
;

3913 
m_lms_f32
(

3914 cڡ 
m_lms__f32
 * 
S
,

3915 
t32_t
 * 
pSrc
,

3916 
t32_t
 * 
pRef
,

3917 
t32_t
 * 
pOut
,

3918 
t32_t
 * 
pE
,

3919 
ut32_t
 
blockSize
);

3932 
m_lms__f32
(

3933 
m_lms__f32
 * 
S
,

3934 
ut16_t
 
numTs
,

3935 
t32_t
 * 
pCffs
,

3936 
t32_t
 * 
pS
,

3937 
t32_t
 
mu
,

3938 
ut32_t
 
blockSize
);

3946 
ut16_t
 
numTs
;

3947 
q15_t
 *
pS
;

3948 
q15_t
 *
pCffs
;

3949 
q15_t
 
mu
;

3950 
ut32_t
 
poShi
;

3951 } 
	tm_lms__q15
;

3966 
m_lms__q15
(

3967 
m_lms__q15
 * 
S
,

3968 
ut16_t
 
numTs
,

3969 
q15_t
 * 
pCffs
,

3970 
q15_t
 * 
pS
,

3971 
q15_t
 
mu
,

3972 
ut32_t
 
blockSize
,

3973 
ut32_t
 
poShi
);

3986 
m_lms_q15
(

3987 cڡ 
m_lms__q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pE
,

3992 
ut32_t
 
blockSize
);

4001 
ut16_t
 
numTs
;

4002 
q31_t
 *
pS
;

4003 
q31_t
 *
pCffs
;

4004 
q31_t
 
mu
;

4005 
ut32_t
 
poShi
;

4007 } 
	tm_lms__q31
;

4020 
m_lms_q31
(

4021 cڡ 
m_lms__q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pE
,

4026 
ut32_t
 
blockSize
);

4040 
m_lms__q31
(

4041 
m_lms__q31
 * 
S
,

4042 
ut16_t
 
numTs
,

4043 
q31_t
 *
pCffs
,

4044 
q31_t
 *
pS
,

4045 
q31_t
 
mu
,

4046 
ut32_t
 
blockSize
,

4047 
ut32_t
 
poShi
);

4055 
ut16_t
 
numTs
;

4056 
t32_t
 *
pS
;

4057 
t32_t
 *
pCffs
;

4058 
t32_t
 
mu
;

4059 
t32_t
 
gy
;

4060 
t32_t
 
x0
;

4061 } 
	tm_lms_nm__f32
;

4074 
m_lms_nm_f32
(

4075 
m_lms_nm__f32
 * 
S
,

4076 
t32_t
 * 
pSrc
,

4077 
t32_t
 * 
pRef
,

4078 
t32_t
 * 
pOut
,

4079 
t32_t
 * 
pE
,

4080 
ut32_t
 
blockSize
);

4093 
m_lms_nm__f32
(

4094 
m_lms_nm__f32
 * 
S
,

4095 
ut16_t
 
numTs
,

4096 
t32_t
 * 
pCffs
,

4097 
t32_t
 * 
pS
,

4098 
t32_t
 
mu
,

4099 
ut32_t
 
blockSize
);

4107 
ut16_t
 
numTs
;

4108 
q31_t
 *
pS
;

4109 
q31_t
 *
pCffs
;

4110 
q31_t
 
mu
;

4111 
ut8_t
 
poShi
;

4112 
q31_t
 *
cTab
;

4113 
q31_t
 
gy
;

4114 
q31_t
 
x0
;

4115 } 
	tm_lms_nm__q31
;

4128 
m_lms_nm_q31
(

4129 
m_lms_nm__q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pE
,

4134 
ut32_t
 
blockSize
);

4148 
m_lms_nm__q31
(

4149 
m_lms_nm__q31
 * 
S
,

4150 
ut16_t
 
numTs
,

4151 
q31_t
 * 
pCffs
,

4152 
q31_t
 * 
pS
,

4153 
q31_t
 
mu
,

4154 
ut32_t
 
blockSize
,

4155 
ut8_t
 
poShi
);

4163 
ut16_t
 
numTs
;

4164 
q15_t
 *
pS
;

4165 
q15_t
 *
pCffs
;

4166 
q15_t
 
mu
;

4167 
ut8_t
 
poShi
;

4168 
q15_t
 *
cTab
;

4169 
q15_t
 
gy
;

4170 
q15_t
 
x0
;

4171 } 
	tm_lms_nm__q15
;

4184 
m_lms_nm_q15
(

4185 
m_lms_nm__q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pE
,

4190 
ut32_t
 
blockSize
);

4205 
m_lms_nm__q15
(

4206 
m_lms_nm__q15
 * 
S
,

4207 
ut16_t
 
numTs
,

4208 
q15_t
 * 
pCffs
,

4209 
q15_t
 * 
pS
,

4210 
q15_t
 
mu
,

4211 
ut32_t
 
blockSize
,

4212 
ut8_t
 
poShi
);

4224 
m_cܻϋ_f32
(

4225 
t32_t
 * 
pSrcA
,

4226 
ut32_t
 
cAL
,

4227 
t32_t
 * 
pSrcB
,

4228 
ut32_t
 
cBL
,

4229 
t32_t
 * 
pD
);

4241 
m_cܻϋ_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
ut32_t
 
cAL
,

4244 
q15_t
 * 
pSrcB
,

4245 
ut32_t
 
cBL
,

4246 
q15_t
 * 
pD
);

4258 
m_cܻϋ__q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
ut32_t
 
cAL
,

4261 
q15_t
 * 
pSrcB
,

4262 
ut32_t
 
cBL
,

4263 
q15_t
 * 
pD
);

4275 
m_cܻϋ_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
ut32_t
 
cAL
,

4278 
q31_t
 * 
pSrcB
,

4279 
ut32_t
 
cBL
,

4280 
q31_t
 * 
pD
);

4292 
m_cܻϋ__q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
ut32_t
 
cAL
,

4295 
q31_t
 * 
pSrcB
,

4296 
ut32_t
 
cBL
,

4297 
q31_t
 * 
pD
);

4309 
m_cܻϋ_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
ut32_t
 
cAL
,

4312 
q7_t
 * 
pSrcB
,

4313 
ut32_t
 
cBL
,

4314 
q7_t
 * 
pD
);

4321 
ut16_t
 
numTs
;

4322 
ut16_t
 
eIndex
;

4323 
t32_t
 *
pS
;

4324 
t32_t
 *
pCffs
;

4325 
ut16_t
 
maxDay
;

4326 
t32_t
 *
pTDay
;

4327 } 
	tm_f___f32
;

4335 
ut16_t
 
numTs
;

4336 
ut16_t
 
eIndex
;

4337 
q31_t
 *
pS
;

4338 
q31_t
 *
pCffs
;

4339 
ut16_t
 
maxDay
;

4340 
t32_t
 *
pTDay
;

4341 } 
	tm_f___q31
;

4349 
ut16_t
 
numTs
;

4350 
ut16_t
 
eIndex
;

4351 
q15_t
 *
pS
;

4352 
q15_t
 *
pCffs
;

4353 
ut16_t
 
maxDay
;

4354 
t32_t
 *
pTDay
;

4355 } 
	tm_f___q15
;

4363 
ut16_t
 
numTs
;

4364 
ut16_t
 
eIndex
;

4365 
q7_t
 *
pS
;

4366 
q7_t
 *
pCffs
;

4367 
ut16_t
 
maxDay
;

4368 
t32_t
 *
pTDay
;

4369 } 
	tm_f___q7
;

4381 
m_f__f32
(

4382 
m_f___f32
 * 
S
,

4383 
t32_t
 * 
pSrc
,

4384 
t32_t
 * 
pD
,

4385 
t32_t
 * 
pSchIn
,

4386 
ut32_t
 
blockSize
);

4400 
m_f___f32
(

4401 
m_f___f32
 * 
S
,

4402 
ut16_t
 
numTs
,

4403 
t32_t
 * 
pCffs
,

4404 
t32_t
 * 
pS
,

4405 
t32_t
 * 
pTDay
,

4406 
ut16_t
 
maxDay
,

4407 
ut32_t
 
blockSize
);

4419 
m_f__q31
(

4420 
m_f___q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD
,

4423 
q31_t
 * 
pSchIn
,

4424 
ut32_t
 
blockSize
);

4438 
m_f___q31
(

4439 
m_f___q31
 * 
S
,

4440 
ut16_t
 
numTs
,

4441 
q31_t
 * 
pCffs
,

4442 
q31_t
 * 
pS
,

4443 
t32_t
 * 
pTDay
,

4444 
ut16_t
 
maxDay
,

4445 
ut32_t
 
blockSize
);

4458 
m_f__q15
(

4459 
m_f___q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD
,

4462 
q15_t
 * 
pSchIn
,

4463 
q31_t
 * 
pSchOut
,

4464 
ut32_t
 
blockSize
);

4479 
m_f___q15
(

4480 
m_f___q15
 * 
S
,

4481 
ut16_t
 
numTs
,

4482 
q15_t
 * 
pCffs
,

4483 
q15_t
 * 
pS
,

4484 
t32_t
 * 
pTDay
,

4485 
ut16_t
 
maxDay
,

4486 
ut32_t
 
blockSize
);

4499 
m_f__q7
(

4500 
m_f___q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD
,

4503 
q7_t
 * 
pSchIn
,

4504 
q31_t
 * 
pSchOut
,

4505 
ut32_t
 
blockSize
);

4519 
m_f___q7
(

4520 
m_f___q7
 * 
S
,

4521 
ut16_t
 
numTs
,

4522 
q7_t
 * 
pCffs
,

4523 
q7_t
 * 
pS
,

4524 
t32_t
 *
pTDay
,

4525 
ut16_t
 
maxDay
,

4526 
ut32_t
 
blockSize
);

4537 
m_s_cos_f32
(

4538 
t32_t
 
tha
,

4539 
t32_t
 *
pSV
,

4540 
t32_t
 *
pCcosV
);

4550 
m_s_cos_q31
(

4551 
q31_t
 
tha
,

4552 
q31_t
 *
pSV
,

4553 
q31_t
 *
pCosV
);

4564 
m_cmx_cj_f32
(

4565 
t32_t
 * 
pSrc
,

4566 
t32_t
 * 
pD
,

4567 
ut32_t
 
numSames
);

4577 
m_cmx_cj_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD
,

4580 
ut32_t
 
numSames
);

4590 
m_cmx_cj_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD
,

4593 
ut32_t
 
numSames
);

4605 
m_cmx_mag_squed_f32
(

4606 
t32_t
 * 
pSrc
,

4607 
t32_t
 * 
pD
,

4608 
ut32_t
 
numSames
);

4618 
m_cmx_mag_squed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD
,

4621 
ut32_t
 
numSames
);

4631 
m_cmx_mag_squed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD
,

4634 
ut32_t
 
numSames
);

4711 
__INLINE
 
t32_t
 
m_pid_f32
(

4712 
m_pid__f32
 * 
S
,

4713 
t32_t
 

)

4715 
t32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 

) +

4719 (
S
->
A1
 * S->
e
[0]+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
e
[1] = S->state[0];

4723 
S
->
e
[0] = 

;

4724 
S
->
e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
m_pid_q31
(

4747 
m_pid__q31
 * 
S
,

4748 
q31_t
 

)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t

S
->
A0
 * 

;

4757 
acc
 +(
q63_t

S
->
A1
 * S->
e
[0];

4760 
acc
 +(
q63_t

S
->
A2
 * S->
e
[1];

4763 
out
 = (
q31_t
(
acc
 >> 31u);

4766 
out
 +
S
->
e
[2];

4769 
S
->
e
[1] = S->state[0];

4770 
S
->
e
[0] = 

;

4771 
S
->
e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
m_pid_q15
(

4795 
m_pid__q15
 * 
S
,

4796 
q15_t
 

)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde
ARM_MATH_CM0


4806 
acc
 = ((
q31_t

S
->
A0
 )* 

 ;

4811 
acc
 = (
q31_t

__SMUAD
(
S
->
A0
, 

);

4815 #ifde
ARM_MATH_CM0


4818 
acc
 +(
q31_t

S
->
A1
 * S->
e
[0] ;

4819 
acc
 +(
q31_t

S
->
A2
 * S->
e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
e
),cc);

4829 
acc
 +(
q31_t

S
->
e
[2] << 15;

4832 
out
 = (
q15_t
(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
e
[1] = S->state[0];

4836 
S
->
e
[0] = 

;

4837 
S
->
e
[2] = 
out
;

4840  (
out
);

4857 
m_us
 
m_m_v_f32
(

4858 cڡ 
m_mrix__f32
 * 
c
,

4859 
m_mrix__f32
 * 
d
);

4905 
__INLINE
 
m_ke_f32
(

4906 
t32_t
 
Ia
,

4907 
t32_t
 
Ib
,

4908 
t32_t
 * 
pIpha
,

4909 
t32_t
 * 
pIba
)

4912 *
pIpha
 = 
Ia
;

4915 *
pIba
 = ((
t32_t
0.57735026919 * 
Ia
 + (t32_t1.15470053838 * 
Ib
);

4934 
__INLINE
 
m_ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIpha
,

4938 
q31_t
 * 
pIba
)

4940 
q31_t
 
odu1
, 
odu2
;

4943 *
pIpha
 = 
Ia
;

4946 
odu1
 = (
q31_t
(((
q63_t

Ia
 * 0x24F34E8B) >> 30);

4949 
odu2
 = (
q31_t
(((
q63_t

Ib
 * 0x49E69D16) >> 30);

4952 *
pIba
 = 
__QADD
(
odu1
, 
odu2
);

4966 
m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD
,

4969 
ut32_t
 
blockSize
);

5009 
__INLINE
 
m_v_ke_f32
(

5010 
t32_t
 
Ipha
,

5011 
t32_t
 
Iba
,

5012 
t32_t
 * 
pIa
,

5013 
t32_t
 * 
pIb
)

5016 *
pIa
 = 
Ipha
;

5019 *
pIb
 = -0.5 * 
Ipha
 + (
t32_t
0.8660254039 *
Iba
;

5038 
__INLINE
 
m_v_ke_q31
(

5039 
q31_t
 
Ipha
,

5040 
q31_t
 
Iba
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
odu1
, 
odu2
;

5047 *
pIa
 = 
Ipha
;

5050 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
) * (0x40000000)) >> 31);

5053 
odu2
 = (
q31_t
(((
q63_t
(
Iba
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
odu2
, 
odu1
);

5071 
m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD
,

5074 
ut32_t
 
blockSize
);

5125 
__INLINE
 
m_rk_f32
(

5126 
t32_t
 
Ipha
,

5127 
t32_t
 
Iba
,

5128 
t32_t
 * 
pId
,

5129 
t32_t
 * 
pIq
,

5130 
t32_t
 
sV
,

5131 
t32_t
 
cosV
)

5134 *
pId
 = 
Ipha
 * 
cosV
 + 
Iba
 * 
sV
;

5137 *
pIq
 = -
Ipha
 * 
sV
 + 
Iba
 * 
cosV
;

5159 
__INLINE
 
m_rk_q31
(

5160 
q31_t
 
Ipha
,

5161 
q31_t
 
Iba
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
sV
,

5165 
q31_t
 
cosV
)

5167 
q31_t
 
odu1
, 
odu2
;

5168 
q31_t
 
odu3
, 
odu4
;

5171 
odu1
 = (
q31_t
(((
q63_t
(
Ipha
* (
cosV
)) >> 31);

5174 
odu2
 = (
q31_t
(((
q63_t
(
Iba
* (
sV
)) >> 31);

5178 
odu3
 = (
q31_t
(((
q63_t
(
Ipha
* (
sV
)) >> 31);

5181 
odu4
 = (
q31_t
(((
q63_t
(
Iba
* (
cosV
)) >> 31);

5184 *
pId
 = 
__QADD
(
odu1
, 
odu2
);

5187 *
pIq
 = 
__QSUB
(
odu4
, 
odu3
);

5201 
m_q7_to_t
(

5202 
q7_t
 * 
pSrc
,

5203 
t32_t
 * 
pD
,

5204 
ut32_t
 
blockSize
);

5244 
__INLINE
 
m_v_rk_f32
(

5245 
t32_t
 
Id
,

5246 
t32_t
 
Iq
,

5247 
t32_t
 * 
pIpha
,

5248 
t32_t
 * 
pIba
,

5249 
t32_t
 
sV
,

5250 
t32_t
 
cosV
)

5253 *
pIpha
 = 
Id
 * 
cosV
 - 
Iq
 * 
sV
;

5256 *
pIba
 = 
Id
 * 
sV
 + 
Iq
 * 
cosV
;

5279 
__INLINE
 
m_v_rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIpha
,

5283 
q31_t
 * 
pIba
,

5284 
q31_t
 
sV
,

5285 
q31_t
 
cosV
)

5287 
q31_t
 
odu1
, 
odu2
;

5288 
q31_t
 
odu3
, 
odu4
;

5291 
odu1
 = (
q31_t
(((
q63_t
(
Id
* (
cosV
)) >> 31);

5294 
odu2
 = (
q31_t
(((
q63_t
(
Iq
* (
sV
)) >> 31);

5298 
odu3
 = (
q31_t
(((
q63_t
(
Id
* (
sV
)) >> 31);

5301 
odu4
 = (
q31_t
(((
q63_t
(
Iq
* (
cosV
)) >> 31);

5304 *
pIpha
 = 
__QSUB
(
odu1
, 
odu2
);

5307 *
pIba
 = 
__QADD
(
odu4
, 
odu3
);

5323 
m_q31_to_t
(

5324 
q31_t
 * 
pSrc
,

5325 
t32_t
 * 
pD
,

5326 
ut32_t
 
blockSize
);

5377 
__INLINE
 
t32_t
 
m_lr__f32
(

5378 
m_lr___f32
 * 
S
,

5379 
t32_t
 
x
)

5382 
t32_t
 
y
;

5383 
t32_t
 
x0
, 
x1
;

5384 
t32_t
 
y0
, 
y1
;

5385 
t32_t
 
xScg
 = 
S
->xSpacing;

5386 
t32_t
 
i
;

5387 
t32_t
 *
pYDa
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
/ 
xScg
;

5392 if(
i
 < 0)

5395 
y
 = 
pYDa
[0];

5397 if(
i
 >
S
->
nVues
)

5400 
y
 = 
pYDa
[
S
->
nVues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xScg
;

5406 
x1
 = 
S
->x1 + (
i
 +1* 
xScg
;

5409 
y0
 = 
pYDa
[
i
];

5410 
y1
 = 
pYDa
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
m_lr__q31
(q31_*
pYDa
,

5437 
q31_t
 
x
, 
ut32_t
 
nVues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
a
;

5442 
t32_t
 
dex
;

5447 
dex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
dex
 >(
nVues
 - 1))

5451 (
pYDa
[
nVues
 - 1]);

5453 if(
dex
 < 0)

5455 (
pYDa
[0]);

5462 
a
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYDa
[
dex
];

5466 
y1
 = 
pYDa
[
dex
 + 1u];

5469 
y
 = ((
q31_t
((
q63_t

y0
 * (0x7FFFFFFF - 
a
) >> 32));

5472 
y
 +((
q31_t
(((
q63_t

y1
 * 
a
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
m_lr__q15
(q15_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
a
;

5501 
t32_t
 
dex
;

5506 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
dex
 >(
nVues
 - 1))

5510 (
pYDa
[
nVues
 - 1]);

5512 if(
dex
 < 0)

5514 (
pYDa
[0]);

5520 
a
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYDa
[
dex
];

5524 
y1
 = 
pYDa
[
dex
 + 1u];

5527 
y
 = ((
q63_t

y0
 * (0xFFFFF - 
a
));

5530 
y
 +((
q63_t

y1
 * (
a
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
m_lr__q7
(q7_*
pYDa
, 
q31_t
 
x
, 
ut32_t
 
nVues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
a
;

5558 
t32_t
 
dex
;

5563 
dex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
dex
 >(
nVues
 - 1))

5568 (
pYDa
[
nVues
 - 1]);

5570 if(
dex
 < 0)

5572 (
pYDa
[0]);

5579 
a
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYDa
[
dex
];

5583 
y1
 = 
pYDa
[
dex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
a
)));

5589 
y
 +(
y1
 * 
a
);

5592  (
y
 >> 20u);

5607 
t32_t
 
m_s_f32
(

5608 
t32_t
 
x
);

5616 
q31_t
 
m_s_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
m_s_q15
(

5626 
q15_t
 
x
);

5634 
t32_t
 
m_cos_f32
(

5635 
t32_t
 
x
);

5643 
q31_t
 
m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
m_us
 
m_sq_f32
(

5696 
t32_t
 

, flt32_*
pOut
)

5698 if(

 > 0)

5702 #i(
__FPU_USED
 =1&& 
defed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqf
(

);

5705 *
pOut
 = 
sqf
(

);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
m_us
 
m_sq_q31
(

5727 
q31_t
 

, q31_*
pOut
);

5736 
m_us
 
m_sq_q15
(

5737 
q15_t
 

, q15_*
pOut
);

5752 
__INLINE
 
m_ccurWre_f32
(

5753 
t32_t
 * 
ccBufr
,

5754 
t32_t
 
L
,

5755 
ut16_t
 * 
wreOfft
,

5756 
t32_t
 
bufrInc
,

5757 cڡ 
t32_t
 * 
c
,

5758 
t32_t
 
cInc
,

5759 
ut32_t
 
blockSize
)

5761 
ut32_t
 
i
 = 0u;

5762 
t32_t
 
wOfft
;

5766 
wOfft
 = *
wreOfft
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
ccBufr
[
wOfft
] = *
c
;

5777 
c
 +
cInc
;

5780 
wOfft
 +
bufrInc
;

5781 if(
wOfft
 >
L
)

5782 
wOfft
 -
L
;

5785 
i
--;

5789 *
wreOfft
 = 
wOfft
;

5797 
__INLINE
 
m_ccurRd_f32
(

5798 
t32_t
 * 
ccBufr
,

5799 
t32_t
 
L
,

5800 
t32_t
 * 
adOfft
,

5801 
t32_t
 
bufrInc
,

5802 
t32_t
 * 
d
,

5803 
t32_t
 * 
d_ba
,

5804 
t32_t
 
d_ngth
,

5805 
t32_t
 
dInc
,

5806 
ut32_t
 
blockSize
)

5808 
ut32_t
 
i
 = 0u;

5809 
t32_t
 
rOfft
, 
d_d
;

5813 
rOfft
 = *
adOfft
;

5814 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d
 = 
ccBufr
[
rOfft
];

5825 
d
 +
dInc
;

5827 if(
d
 =(
t32_t
 *
d_d
)

5829 
d
 = 
d_ba
;

5833 
rOfft
 +
bufrInc
;

5835 if(
rOfft
 >
L
)

5837 
rOfft
 -
L
;

5841 
i
--;

5845 *
adOfft
 = 
rOfft
;

5852 
__INLINE
 
m_ccurWre_q15
(

5853 
q15_t
 * 
ccBufr
,

5854 
t32_t
 
L
,

5855 
ut16_t
 * 
wreOfft
,

5856 
t32_t
 
bufrInc
,

5857 cڡ 
q15_t
 * 
c
,

5858 
t32_t
 
cInc
,

5859 
ut32_t
 
blockSize
)

5861 
ut32_t
 
i
 = 0u;

5862 
t32_t
 
wOfft
;

5866 
wOfft
 = *
wreOfft
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
ccBufr
[
wOfft
] = *
c
;

5877 
c
 +
cInc
;

5880 
wOfft
 +
bufrInc
;

5881 if(
wOfft
 >
L
)

5882 
wOfft
 -
L
;

5885 
i
--;

5889 *
wreOfft
 = 
wOfft
;

5897 
__INLINE
 
m_ccurRd_q15
(

5898 
q15_t
 * 
ccBufr
,

5899 
t32_t
 
L
,

5900 
t32_t
 * 
adOfft
,

5901 
t32_t
 
bufrInc
,

5902 
q15_t
 * 
d
,

5903 
q15_t
 * 
d_ba
,

5904 
t32_t
 
d_ngth
,

5905 
t32_t
 
dInc
,

5906 
ut32_t
 
blockSize
)

5908 
ut32_t
 
i
 = 0;

5909 
t32_t
 
rOfft
, 
d_d
;

5913 
rOfft
 = *
adOfft
;

5915 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d
 = 
ccBufr
[
rOfft
];

5926 
d
 +
dInc
;

5928 if(
d
 =(
q15_t
 *
d_d
)

5930 
d
 = 
d_ba
;

5934 
rOfft
 +
bufrInc
;

5936 if(
rOfft
 >
L
)

5938 
rOfft
 -
L
;

5942 
i
--;

5946 *
adOfft
 = 
rOfft
;

5954 
__INLINE
 
m_ccurWre_q7
(

5955 
q7_t
 * 
ccBufr
,

5956 
t32_t
 
L
,

5957 
ut16_t
 * 
wreOfft
,

5958 
t32_t
 
bufrInc
,

5959 cڡ 
q7_t
 * 
c
,

5960 
t32_t
 
cInc
,

5961 
ut32_t
 
blockSize
)

5963 
ut32_t
 
i
 = 0u;

5964 
t32_t
 
wOfft
;

5968 
wOfft
 = *
wreOfft
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
ccBufr
[
wOfft
] = *
c
;

5979 
c
 +
cInc
;

5982 
wOfft
 +
bufrInc
;

5983 if(
wOfft
 >
L
)

5984 
wOfft
 -
L
;

5987 
i
--;

5991 *
wreOfft
 = 
wOfft
;

5999 
__INLINE
 
m_ccurRd_q7
(

6000 
q7_t
 * 
ccBufr
,

6001 
t32_t
 
L
,

6002 
t32_t
 * 
adOfft
,

6003 
t32_t
 
bufrInc
,

6004 
q7_t
 * 
d
,

6005 
q7_t
 * 
d_ba
,

6006 
t32_t
 
d_ngth
,

6007 
t32_t
 
dInc
,

6008 
ut32_t
 
blockSize
)

6010 
ut32_t
 
i
 = 0;

6011 
t32_t
 
rOfft
, 
d_d
;

6015 
rOfft
 = *
adOfft
;

6017 
d_d
 = (
t32_t
(
d_ba
 + 
d_ngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d
 = 
ccBufr
[
rOfft
];

6028 
d
 +
dInc
;

6030 if(
d
 =(
q7_t
 *
d_d
)

6032 
d
 = 
d_ba
;

6036 
rOfft
 +
bufrInc
;

6038 if(
rOfft
 >
L
)

6040 
rOfft
 -
L
;

6044 
i
--;

6048 *
adOfft
 = 
rOfft
;

6060 
m_pow_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
ut32_t
 
blockSize
,

6063 
q63_t
 * 
pResu
);

6073 
m_pow_f32
(

6074 
t32_t
 * 
pSrc
,

6075 
ut32_t
 
blockSize
,

6076 
t32_t
 * 
pResu
);

6086 
m_pow_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
ut32_t
 
blockSize
,

6089 
q63_t
 * 
pResu
);

6099 
m_pow_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
ut32_t
 
blockSize
,

6102 
q31_t
 * 
pResu
);

6112 
m_mn_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
ut32_t
 
blockSize
,

6115 
q7_t
 * 
pResu
);

6124 
m_mn_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
ut32_t
 
blockSize
,

6127 
q15_t
 * 
pResu
);

6136 
m_mn_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
ut32_t
 
blockSize
,

6139 
q31_t
 * 
pResu
);

6148 
m_mn_f32
(

6149 
t32_t
 * 
pSrc
,

6150 
ut32_t
 
blockSize
,

6151 
t32_t
 * 
pResu
);

6161 
m_v_f32
(

6162 
t32_t
 * 
pSrc
,

6163 
ut32_t
 
blockSize
,

6164 
t32_t
 * 
pResu
);

6174 
m_v_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
ut32_t
 
blockSize
,

6177 
q63_t
 * 
pResu
);

6187 
m_v_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
ut32_t
 
blockSize
,

6190 
q31_t
 * 
pResu
);

6200 
m_rms_f32
(

6201 
t32_t
 * 
pSrc
,

6202 
ut32_t
 
blockSize
,

6203 
t32_t
 * 
pResu
);

6213 
m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
ut32_t
 
blockSize
,

6216 
q31_t
 * 
pResu
);

6226 
m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
ut32_t
 
blockSize
,

6229 
q15_t
 * 
pResu
);

6239 
m_d_f32
(

6240 
t32_t
 * 
pSrc
,

6241 
ut32_t
 
blockSize
,

6242 
t32_t
 * 
pResu
);

6252 
m_d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
ut32_t
 
blockSize
,

6255 
q31_t
 * 
pResu
);

6265 
m_d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
ut32_t
 
blockSize
,

6268 
q15_t
 * 
pResu
);

6278 
m_cmx_mag_f32
(

6279 
t32_t
 * 
pSrc
,

6280 
t32_t
 * 
pD
,

6281 
ut32_t
 
numSames
);

6291 
m_cmx_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD
,

6294 
ut32_t
 
numSames
);

6304 
m_cmx_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD
,

6307 
ut32_t
 
numSames
);

6319 
m_cmx_d_od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
ut32_t
 
numSames
,

6323 
q31_t
 * 
Resu
,

6324 
q31_t
 * 
imagResu
);

6336 
m_cmx_d_od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
ut32_t
 
numSames
,

6340 
q63_t
 * 
Resu
,

6341 
q63_t
 * 
imagResu
);

6353 
m_cmx_d_od_f32
(

6354 
t32_t
 * 
pSrcA
,

6355 
t32_t
 * 
pSrcB
,

6356 
ut32_t
 
numSames
,

6357 
t32_t
 * 
Resu
,

6358 
t32_t
 * 
imagResu
);

6369 
m_cmx_mu__q15
(

6370 
q15_t
 * 
pSrcCmx
,

6371 
q15_t
 * 
pSrcRl
,

6372 
q15_t
 * 
pCmxD
,

6373 
ut32_t
 
numSames
);

6384 
m_cmx_mu__q31
(

6385 
q31_t
 * 
pSrcCmx
,

6386 
q31_t
 * 
pSrcRl
,

6387 
q31_t
 * 
pCmxD
,

6388 
ut32_t
 
numSames
);

6399 
m_cmx_mu__f32
(

6400 
t32_t
 * 
pSrcCmx
,

6401 
t32_t
 * 
pSrcRl
,

6402 
t32_t
 * 
pCmxD
,

6403 
ut32_t
 
numSames
);

6414 
m_m_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
ut32_t
 
blockSize
,

6417 
q7_t
 * 
su
,

6418 
ut32_t
 * 
dex
);

6429 
m_m_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
ut32_t
 
blockSize
,

6432 
q15_t
 * 
pResu
,

6433 
ut32_t
 * 
pIndex
);

6443 
m_m_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
ut32_t
 
blockSize
,

6446 
q31_t
 * 
pResu
,

6447 
ut32_t
 * 
pIndex
);

6458 
m_m_f32
(

6459 
t32_t
 * 
pSrc
,

6460 
ut32_t
 
blockSize
,

6461 
t32_t
 * 
pResu
,

6462 
ut32_t
 * 
pIndex
);

6473 
m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
ut32_t
 
blockSize
,

6476 
q7_t
 * 
pResu
,

6477 
ut32_t
 * 
pIndex
);

6488 
m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
ut32_t
 
blockSize
,

6491 
q15_t
 * 
pResu
,

6492 
ut32_t
 * 
pIndex
);

6503 
m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
ut32_t
 
blockSize
,

6506 
q31_t
 * 
pResu
,

6507 
ut32_t
 * 
pIndex
);

6518 
m_max_f32
(

6519 
t32_t
 * 
pSrc
,

6520 
ut32_t
 
blockSize
,

6521 
t32_t
 * 
pResu
,

6522 
ut32_t
 * 
pIndex
);

6533 
m_cmx_mu_cmx_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD
,

6537 
ut32_t
 
numSames
);

6548 
m_cmx_mu_cmx_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD
,

6552 
ut32_t
 
numSames
);

6563 
m_cmx_mu_cmx_f32
(

6564 
t32_t
 * 
pSrcA
,

6565 
t32_t
 * 
pSrcB
,

6566 
t32_t
 * 
pD
,

6567 
ut32_t
 
numSames
);

6576 
m_t_to_q31
(

6577 
t32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD
,

6579 
ut32_t
 
blockSize
);

6588 
m_t_to_q15
(

6589 
t32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD
,

6591 
ut32_t
 
blockSize
);

6600 
m_t_to_q7
(

6601 
t32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD
,

6603 
ut32_t
 
blockSize
);

6613 
m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD
,

6616 
ut32_t
 
blockSize
);

6625 
m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD
,

6628 
ut32_t
 
blockSize
);

6637 
m_q15_to_t
(

6638 
q15_t
 * 
pSrc
,

6639 
t32_t
 * 
pD
,

6640 
ut32_t
 
blockSize
);

6650 
m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD
,

6653 
ut32_t
 
blockSize
);

6663 
m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD
,

6666 
ut32_t
 
blockSize
);

6740 
__INLINE
 
t32_t
 
m_br__f32
(

6741 cڡ 
m_br___f32
 * 
S
,

6742 
t32_t
 
X
,

6743 
t32_t
 
Y
)

6745 
t32_t
 
out
;

6746 
t32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
t32_t
 *
pDa
 = 
S
->pData;

6748 
t32_t
 
xIndex
, 
yIndex
, 
dex
;

6749 
t32_t
 
xdiff
, 
ydiff
;

6750 
t32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
t32_t

X
;

6753 
yIndex
 = (
t32_t

Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1|| 
yIndex
 < 0 || yIndex > ( S->
numCs
-1))

6763 
dex
 = (
xIndex
 - 1+ (
yIndex
-1* 
S
->
numCs
 ;

6767 
f00
 = 
pDa
[
dex
];

6768 
f01
 = 
pDa
[
dex
 + 1];

6771 
dex
 = (
xIndex
-1+ (
yIndex
* 
S
->
numCs
;

6775 
f10
 = 
pDa
[
dex
];

6776 
f11
 = 
pDa
[
dex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
m_br__q31
(

6808 
m_br___q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
xa
, 
ya
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
t32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYDa
 = 
S
->
pDa
;

6818 
ut32_t
 
nCs
 = 
S
->
numCs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6840 
xa
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6844 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6848 
ya
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6852 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
(((
q63_t

x1
 * (0x7FFFFFFF - 
xa
)) >> 32));

6856 
acc
 = ((
q31_t
(((
q63_t

out
 * (0x7FFFFFFF - 
ya
)) >> 32));

6859 
out
 = ((
q31_t
((
q63_t

x2
 * (0x7FFFFFFF - 
ya
) >> 32));

6860 
acc
 +((
q31_t
((
q63_t

out
 * (
xa
) >> 32));

6863 
out
 = ((
q31_t
((
q63_t

y1
 * (0x7FFFFFFF - 
xa
) >> 32));

6864 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6867 
out
 = ((
q31_t
((
q63_t

y2
 * (
xa
) >> 32));

6868 
acc
 +((
q31_t
((
q63_t

out
 * (
ya
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
m_br__q15
(

6884 
m_br___q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
xa
, 
ya
;

6892 
t32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYDa
 = 
S
->
pDa
;

6894 
ut32_t
 
nCs
 = 
S
->
numCs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6915 
xa
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6919 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

6924 
ya
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

6928 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
(((
q63_t

x1
 * (0xFFFFF - 
xa
)) >> 4u);

6935 
acc
 = ((
q63_t

out
 * (0xFFFFF - 
ya
));

6938 
out
 = (
q31_t
(((
q63_t

x2
 * (0xFFFFF - 
ya
)) >> 4u);

6939 
acc
 +((
q63_t

out
 * (
xa
));

6942 
out
 = (
q31_t
(((
q63_t

y1
 * (0xFFFFF - 
xa
)) >> 4u);

6943 
acc
 +((
q63_t

out
 * (
ya
));

6946 
out
 = (
q31_t
(((
q63_t

y2
 * (
xa
)) >> 4u);

6947 
acc
 +((
q63_t

out
 * (
ya
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
m_br__q7
(

6964 
m_br___q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
xa
, 
ya
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
t32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYDa
 = 
S
->
pDa
;

6974 
ut32_t
 
nCs
 = 
S
->
numCs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||I > (
S
->
numRows
-1|| 
cI
 < 0 || cI > ( S->
numCs
-1))

6995 
xa
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
)];

6999 
x2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
) + 1u];

7004 
ya
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1)];

7008 
y2
 = 
pYDa
[(
rI
+ 
nCs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
xa
)));

7012 
acc
 = (((
q63_t

out
 * (0xFFFFF - 
ya
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
ya
)));

7016 
acc
 +(((
q63_t

out
 * (
xa
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
xa
)));

7020 
acc
 +(((
q63_t

out
 * (
ya
)));

7023 
out
 = ((
y2
 * (
ya
)));

7024 
acc
 +(((
q63_t

out
 * (
xa
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\cdc\inc\usbd_cdc_core.h

30 #ide
__USB_CDC_CORE_H_


31 
	#__USB_CDC_CORE_H_


	)

33 
	~"usbd_ieq.h
"

48 
	#USB_CDC_CONFIG_DESC_SIZ
 (67)

	)

49 
	#USB_CDC_DESC_SIZ
 (67-9)

	)

51 
	#DEVICE_CLASS_CDC
 0x02

	)

52 
	#DEVICE_SUBCLASS_CDC
 0x00

	)

55 
	#USB_DEVICE_DESCRIPTOR_TYPE
 0x01

	)

56 
	#USB_CONFIGURATION_DESCRIPTOR_TYPE
 0x02

	)

57 
	#USB_STRING_DESCRIPTOR_TYPE
 0x03

	)

58 
	#USB_INTERFACE_DESCRIPTOR_TYPE
 0x04

	)

59 
	#USB_ENDPOINT_DESCRIPTOR_TYPE
 0x05

	)

61 
	#STANDARD_ENDPOINT_DESC_SIZE
 0x09

	)

63 
	#CDC_DATA_IN_PACKET_SIZE
 
CDC_DATA_MAX_PACKET_SIZE


	)

65 
	#CDC_DATA_OUT_PACKET_SIZE
 
CDC_DATA_MAX_PACKET_SIZE


	)

74 
	#SEND_ENCAPSULATED_COMMAND
 0x00

	)

75 
	#GET_ENCAPSULATED_RESPONSE
 0x01

	)

76 
	#SET_COMM_FEATURE
 0x02

	)

77 
	#GET_COMM_FEATURE
 0x03

	)

78 
	#CLEAR_COMM_FEATURE
 0x04

	)

79 
	#SET_LINE_CODING
 0x20

	)

80 
	#GET_LINE_CODING
 0x21

	)

81 
	#SET_CONTROL_LINE_STATE
 0x22

	)

82 
	#SEND_BREAK
 0x23

	)

83 
	#NO_CMD
 0xFF

	)

93 
	s_CDC_IF_PROP


95 
ut16_t
 (*
pIf_In
) ();

96 
ut16_t
 (*
pIf_DeIn
) ();

97 
ut16_t
 (*
pIf_Cl
(
ut32_t
 
	mCmd
, 
ut8_t
* 
	mBuf
, ut32_
	mL
);

98 
ut16_t
 (*
pIf_DaTx
) ();

99 
ut16_t
 (*
pIf_DaRx
(
ut8_t
* 
	mBuf
, 
ut32_t
 
	mL
);

101 
	tCDC_IF_Pr_TyDef
;

120 
USBD_Css_cb_TyDef
 
USBD_CDC_cb
;

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\cdc\inc\usbd_cdc_if_template.h

29 #ide
__USBD_CDC_IF_TEMPLATE_H


30 
	#__USBD_CDC_IF_TEMPLATE_H


	)

33 
	~"usb_cf.h
"

34 
	~"usbd_cf.h
"

35 
	~"usbd_cdc_ce.h
"

40 
CDC_IF_Pr_TyDef
 
TEMPLATE_fs
;

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\cdc\src\usbd_cdc_core.c

67 
	~"usbd_cdc_ce.h
"

68 
	~"usbd_desc.h
"

69 
	~"usbd_q.h
"

94 
	#USB_CDC_IDLE
 0

	)

95 
	#USB_CDC_BUSY
 1

	)

96 
	#USB_CDC_ZLP
 2

	)

118 
ut8_t
 
usbd_cdc_In
 (*
pdev
, ut8_
cfgidx
);

119 
ut8_t
 
usbd_cdc_DeIn
 (*
pdev
, ut8_
cfgidx
);

120 
ut8_t
 
usbd_cdc_Sup
 (*
pdev
, 
USB_SETUP_REQ
 *
q
);

121 
ut8_t
 
usbd_cdc_EP0_RxRdy
 (*
pdev
);

122 
ut8_t
 
usbd_cdc_DaIn
 (*
pdev
, ut8_
num
);

123 
ut8_t
 
usbd_cdc_DaOut
 (*
pdev
, ut8_
num
);

124 
ut8_t
 
usbd_cdc_SOF
 (*
pdev
);

129 
Hd_USBAsynchXr
 (*
pdev
);

130 
ut8_t
 *
USBD_cdc_GCfgDesc
 (ut8_
d
, 
ut16_t
 *
ngth
);

131 #ifde
USE_USB_OTG_HS


132 
ut8_t
 *
USBD_cdc_GOthCfgDesc
 (ut8_
d
, 
ut16_t
 *
ngth
);

141 
CDC_IF_Pr_TyDef
 
APP_FOPS
;

142 
ut8_t
 
USBD_DeviDesc
 [
USB_SIZ_DEVICE_DESC
];

144 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


145 #i
defed
 ( 
__ICCARM__
 )

146 #agm
da_ignmt
=4

149 
__ALIGN_BEGIN
 
ut8_t
 
	gusbd_cdc_CfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

151 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


152 #i
defed
 ( 
__ICCARM__
 )

153 #agm
da_ignmt
=4

156 
__ALIGN_BEGIN
 
ut8_t
 
	gusbd_cdc_OthCfgDesc
 [
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 ;

158 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


159 #i
defed
 ( 
__ICCARM__
 )

160 #agm
da_ignmt
=4

163 
__ALIGN_BEGIN
 
__IO
 
ut32_t
 
usbd_cdc_AS
 
	g__ALIGN_END
 = 0;

165 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


166 #i
defed
 ( 
__ICCARM__
 )

167 #agm
da_ignmt
=4

170 
__ALIGN_BEGIN
 
ut8_t
 
	gUSB_Rx_Bufr
 [
CDC_DATA_MAX_PACKET_SIZE
] 
	g__ALIGN_END
 ;

172 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


173 #i
defed
 ( 
__ICCARM__
 )

174 #agm
da_ignmt
=4

177 
__ALIGN_BEGIN
 
ut8_t
 
	gAPP_Rx_Bufr
 [
APP_RX_DATA_SIZE
] 
	g__ALIGN_END
 ;

180 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


181 #i
defed
 ( 
__ICCARM__
 )

182 #agm
da_ignmt
=4

185 
__ALIGN_BEGIN
 
ut8_t
 
	gCmdBuff
[
CDC_CMD_PACKET_SZE
] 
	g__ALIGN_END
 ;

187 
ut32_t
 
	gAPP_Rx_r_
 = 0;

188 
ut32_t
 
	gAPP_Rx_r_out
 = 0;

189 
ut32_t
 
	gAPP_Rx_ngth
 = 0;

191 
ut8_t
 
	gUSB_Tx_S
 = 
USB_CDC_IDLE
;

193 
ut32_t
 
	gcdcCmd
 = 0xFF;

194 
ut32_t
 
	gcdcL
 = 0;

197 
USBD_Css_cb_TyDef
 
	gUSBD_CDC_cb
 =

199 
usbd_cdc_In
,

200 
usbd_cdc_DeIn
,

201 
usbd_cdc_Sup
,

202 
NULL
,

203 
usbd_cdc_EP0_RxRdy
,

204 
usbd_cdc_DaIn
,

205 
usbd_cdc_DaOut
,

206 
usbd_cdc_SOF
,

207 
NULL
,

208 
NULL
,

209 
USBD_cdc_GCfgDesc
,

210 #ifde
USE_USB_OTG_HS


211 
USBD_cdc_GOthCfgDesc
,

215 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


216 #i
defed
 ( 
__ICCARM__
 )

217 #agm
da_ignmt
=4

221 
__ALIGN_BEGIN
 
ut8_t
 
	gusbd_cdc_CfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

225 
USB_CONFIGURATION_DESCRIPTOR_TYPE
,

226 
USB_CDC_CONFIG_DESC_SIZ
,

238 
USB_INTERFACE_DESCRIPTOR_TYPE
,

277 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

278 
CDC_CMD_EP
,

280 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

281 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

282 #ifde
USE_USB_OTG_HS


292 
USB_INTERFACE_DESCRIPTOR_TYPE
,

303 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

304 
CDC_OUT_EP
,

306 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

307 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

312 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

313 
CDC_IN_EP
,

315 
LOBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

316 
HIBYTE
(
CDC_DATA_MAX_PACKET_SIZE
),

320 #ifde
USE_USB_OTG_HS


321 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


322 #i
defed
 ( 
__ICCARM__
 )

323 #agm
da_ignmt
=4

326 
__ALIGN_BEGIN
 
ut8_t
 
	gusbd_cdc_OthCfgDesc
[
USB_CDC_CONFIG_DESC_SIZ
] 
	g__ALIGN_END
 =

329 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
,

330 
USB_CDC_CONFIG_DESC_SIZ
,

340 
USB_INTERFACE_DESCRIPTOR_TYPE
,

379 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

380 
CDC_CMD_EP
,

382 
LOBYTE
(
CDC_CMD_PACKET_SZE
),

383 
HIBYTE
(
CDC_CMD_PACKET_SZE
),

390 
USB_INTERFACE_DESCRIPTOR_TYPE
,

401 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

402 
CDC_OUT_EP
,

410 
USB_ENDPOINT_DESCRIPTOR_TYPE
,

411 
CDC_IN_EP
,

434 
ut8_t
 
	$usbd_cdc_In
 (*
pdev
,

435 
ut8_t
 
cfgidx
)

437 
ut8_t
 *
pbuf
;

440 
	`DCD_EP_On
(
pdev
,

441 
CDC_IN_EP
,

442 
CDC_DATA_IN_PACKET_SIZE
,

443 
USB_OTG_EP_BULK
);

446 
	`DCD_EP_On
(
pdev
,

447 
CDC_OUT_EP
,

448 
CDC_DATA_OUT_PACKET_SIZE
,

449 
USB_OTG_EP_BULK
);

452 
	`DCD_EP_On
(
pdev
,

453 
CDC_CMD_EP
,

454 
CDC_CMD_PACKET_SZE
,

455 
USB_OTG_EP_INT
);

457 
pbuf
 = (
ut8_t
 *)
USBD_DeviDesc
;

458 
pbuf
[4] = 
DEVICE_CLASS_CDC
;

459 
pbuf
[5] = 
DEVICE_SUBCLASS_CDC
;

462 
APP_FOPS
.
	`pIf_In
();

465 
	`DCD_EP_PRx
(
pdev
,

466 
CDC_OUT_EP
,

467 (
ut8_t
*)(
USB_Rx_Bufr
),

468 
CDC_DATA_OUT_PACKET_SIZE
);

470  
USBD_OK
;

471 
	}
}

480 
ut8_t
 
	$usbd_cdc_DeIn
 (*
pdev
,

481 
ut8_t
 
cfgidx
)

484 
	`DCD_EP_Clo
(
pdev
,

485 
CDC_IN_EP
);

488 
	`DCD_EP_Clo
(
pdev
,

489 
CDC_OUT_EP
);

492 
	`DCD_EP_Clo
(
pdev
,

493 
CDC_CMD_EP
);

496 
APP_FOPS
.
	`pIf_DeIn
();

498  
USBD_OK
;

499 
	}
}

508 
ut8_t
 
	$usbd_cdc_Sup
 (*
pdev
,

509 
USB_SETUP_REQ
 *
q
)

511 
q
->
bmReque
 & 
USB_REQ_TYPE_MASK
)

514 
USB_REQ_TYPE_CLASS
 :

516 i(
q
->
wLgth
)

519 i(
q
->
bmReque
 & 0x80)

522 
APP_FOPS
.
	`pIf_Cl
(
q
->
bReque
, 
CmdBuff
,eq->
wLgth
);

525 
	`USBD_CSdDa
 (
pdev
,

526 
CmdBuff
,

527 
q
->
wLgth
);

532 
cdcCmd
 = 
q
->
bReque
;

533 
cdcL
 = 
q
->
wLgth
;

538 
	`USBD_CPRx
 (
pdev
,

539 
CmdBuff
,

540 
q
->
wLgth
);

546 
APP_FOPS
.
	`pIf_Cl
(
q
->
bReque
, 
NULL
, 0);

549  
USBD_OK
;

552 
	`USBD_CE
 (
pdev
, 
q
);

553  
USBD_FAIL
;

556 
USB_REQ_TYPE_STANDARD
:

557 
q
->
bReque
)

559 
USB_REQ_GET_DESCRIPTOR
:

560 
	`USBD_CE
 (
pdev
, 
q
);

561  
USBD_FAIL
;

563 
USB_REQ_GET_INTERFACE
 :

564 
	`USBD_CSdDa
 (
pdev
,

565 (
ut8_t
 *)&
usbd_cdc_AS
,

569 
USB_REQ_SET_INTERFACE
 :

570 i((
ut8_t
)(
q
->
wVue
< 
USBD_ITF_MAX_NUM
)

572 
usbd_cdc_AS
 = (
ut8_t
)(
q
->
wVue
);

577 
	`USBD_CE
 (
pdev
, 
q
);

582  
USBD_OK
;

583 
	}
}

591 
ut8_t
 
	$usbd_cdc_EP0_RxRdy
 (*
pdev
)

593 i(
cdcCmd
 !
NO_CMD
)

596 
APP_FOPS
.
	`pIf_Cl
(
cdcCmd
, 
CmdBuff
, 
cdcL
);

599 
cdcCmd
 = 
NO_CMD
;

602  
USBD_OK
;

603 
	}
}

613 
ut8_t
 
	$usbd_cdc_DaIn
 (*
pdev
, 
ut8_t
 
num
)

615 
ut16_t
 
USB_Tx_r
;

616 
ut16_t
 
USB_Tx_ngth
;

618 i(
USB_Tx_S
 =
USB_CDC_BUSY
)

620 i(
APP_Rx_ngth
 == 0)

622 
USB_Tx_S
 = 
USB_CDC_IDLE
;

626 i(
APP_Rx_ngth
 > 
CDC_DATA_IN_PACKET_SIZE
){

627 
USB_Tx_r
 = 
APP_Rx_r_out
;

628 
USB_Tx_ngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

630 
APP_Rx_r_out
 +
CDC_DATA_IN_PACKET_SIZE
;

631 
APP_Rx_ngth
 -
CDC_DATA_IN_PACKET_SIZE
;

635 
USB_Tx_r
 = 
APP_Rx_r_out
;

636 
USB_Tx_ngth
 = 
APP_Rx_ngth
;

638 
APP_Rx_r_out
 +
APP_Rx_ngth
;

639 
APP_Rx_ngth
 = 0;

640 if(
USB_Tx_ngth
 =
CDC_DATA_IN_PACKET_SIZE
)

642 
USB_Tx_S
 = 
USB_CDC_ZLP
;

647 
	`DCD_EP_Tx
 (
pdev
,

648 
CDC_IN_EP
,

649 (
ut8_t
*)&
APP_Rx_Bufr
[
USB_Tx_r
],

650 
USB_Tx_ngth
);

651  
USBD_OK
;

656 i(
USB_Tx_S
 =
USB_CDC_ZLP
)

659 
	`DCD_EP_Tx
 (
pdev
,

660 
CDC_IN_EP
,

661 
NULL
,

664 
USB_Tx_S
 = 
USB_CDC_IDLE
;

666  
USBD_OK
;

667 
	}
}

676 
ut8_t
 
	$usbd_cdc_DaOut
 (*
pdev
, 
ut8_t
 
num
)

678 
ut16_t
 
USB_Rx_C
;

681 
USB_Rx_C
 = ((
USB_OTG_CORE_HANDLE
*)
pdev
)->
dev
.
out_
[
num
].
xr_cou
;

685 
APP_FOPS
.
	`pIf_DaRx
(
USB_Rx_Bufr
, 
USB_Rx_C
);

688 
	`DCD_EP_PRx
(
pdev
,

689 
CDC_OUT_EP
,

690 (
ut8_t
*)(
USB_Rx_Bufr
),

691 
CDC_DATA_OUT_PACKET_SIZE
);

693  
USBD_OK
;

694 
	}
}

703 
ut8_t
 
	$usbd_cdc_SOF
 (*
pdev
)

705 
ut32_t
 
FmeCou
 = 0;

707 i(
FmeCou
++ =
CDC_IN_FRAME_INTERVAL
)

710 
FmeCou
 = 0;

713 
	`Hd_USBAsynchXr
(
pdev
);

716  
USBD_OK
;

717 
	}
}

725 
	$Hd_USBAsynchXr
 (*
pdev
)

727 
ut16_t
 
USB_Tx_r
;

728 
ut16_t
 
USB_Tx_ngth
;

730 if(
USB_Tx_S
 =
USB_CDC_IDLE
)

732 i(
APP_Rx_r_out
 =
APP_RX_DATA_SIZE
)

734 
APP_Rx_r_out
 = 0;

737 if(
APP_Rx_r_out
 =
APP_Rx_r_
)

739 
USB_Tx_S
 = 
USB_CDC_IDLE
;

743 if(
APP_Rx_r_out
 > 
APP_Rx_r_
)

745 
APP_Rx_ngth
 = 
APP_RX_DATA_SIZE
 - 
APP_Rx_r_out
;

750 
APP_Rx_ngth
 = 
APP_Rx_r_
 - 
APP_Rx_r_out
;

753 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


754 
APP_Rx_ngth
 &= ~0x03;

757 i(
APP_Rx_ngth
 > 
CDC_DATA_IN_PACKET_SIZE
)

759 
USB_Tx_r
 = 
APP_Rx_r_out
;

760 
USB_Tx_ngth
 = 
CDC_DATA_IN_PACKET_SIZE
;

762 
APP_Rx_r_out
 +
CDC_DATA_IN_PACKET_SIZE
;

763 
APP_Rx_ngth
 -
CDC_DATA_IN_PACKET_SIZE
;

764 
USB_Tx_S
 = 
USB_CDC_BUSY
;

768 
USB_Tx_r
 = 
APP_Rx_r_out
;

769 
USB_Tx_ngth
 = 
APP_Rx_ngth
;

771 
APP_Rx_r_out
 +
APP_Rx_ngth
;

772 
APP_Rx_ngth
 = 0;

773 if(
USB_Tx_ngth
 =
CDC_DATA_IN_PACKET_SIZE
)

775 
USB_Tx_S
 = 
USB_CDC_ZLP
;

779 
USB_Tx_S
 = 
USB_CDC_BUSY
;

783 
	`DCD_EP_Tx
 (
pdev
,

784 
CDC_IN_EP
,

785 (
ut8_t
*)&
APP_Rx_Bufr
[
USB_Tx_r
],

786 
USB_Tx_ngth
);

788 
	}
}

797 
ut8_t
 *
	$USBD_cdc_GCfgDesc
 (
ut8_t
 
d
, 
ut16_t
 *
ngth
)

799 *
ngth
 =  (
usbd_cdc_CfgDesc
);

800  
usbd_cdc_CfgDesc
;

801 
	}
}

810 #ifde
USE_USB_OTG_HS


811 
ut8_t
 *
	$USBD_cdc_GOthCfgDesc
 (
ut8_t
 
d
, 
ut16_t
 *
ngth
)

813 *
ngth
 =  (
usbd_cdc_OthCfgDesc
);

814  
usbd_cdc_OthCfgDesc
;

815 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_bsp.h

29 #ide
__USB_BSP__H__


30 
	#__USB_BSP__H__


	)

33 
	~"usb_ce.h
"

78 
BSP_In
();

80 
USB_OTG_BSP_In
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
USB_OTG_BSP_uDay
 (cڡ 
ut32_t
 
uc
);

82 
USB_OTG_BSP_mDay
 (cڡ 
ut32_t
 
mc
);

83 
USB_OTG_BSP_EbIru
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
USB_OTG_BSP_TimIRQ
 ();

85 #ifde
USE_HOST_MODE


86 
USB_OTG_BSP_CfigVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
USB_OTG_BSP_DriveVBUS
(
USB_OTG_CORE_HANDLE
 *
pdev
,
ut8_t
 
e
);

88 
USB_OTG_BSP_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
) ;

89 
USB_OTG_BSP_Sud
(
USB_OTG_CORE_HANDLE
 *
pdev
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_core.h

29 #ide
__USB_CORE_H__


30 
	#__USB_CORE_H__


	)

33 
	~"usb_cf.h
"

34 
	~"usb_gs.h
"

35 
	~"usb_defes.h
"

52 
	#USB_OTG_EP0_IDLE
 0

	)

53 
	#USB_OTG_EP0_SETUP
 1

	)

54 
	#USB_OTG_EP0_DATA_IN
 2

	)

55 
	#USB_OTG_EP0_DATA_OUT
 3

	)

56 
	#USB_OTG_EP0_STATUS_IN
 4

	)

57 
	#USB_OTG_EP0_STATUS_OUT
 5

	)

58 
	#USB_OTG_EP0_STALL
 6

	)

60 
	#USB_OTG_EP_TX_DIS
 0x0000

	)

61 
	#USB_OTG_EP_TX_STALL
 0x0010

	)

62 
	#USB_OTG_EP_TX_NAK
 0x0020

	)

63 
	#USB_OTG_EP_TX_VALID
 0x0030

	)

65 
	#USB_OTG_EP_RX_DIS
 0x0000

	)

66 
	#USB_OTG_EP_RX_STALL
 0x1000

	)

67 
	#USB_OTG_EP_RX_NAK
 0x2000

	)

68 
	#USB_OTG_EP_RX_VALID
 0x3000

	)

72 
	#MAX_DATA_LENGTH
 0x200

	)

80 
	mUSB_OTG_OK
 = 0,

81 
	mUSB_OTG_FAIL


82 }
	tUSB_OTG_STS
;

85 
	mHC_IDLE
 = 0,

86 
	mHC_XFRC
,

87 
	mHC_HALTED
,

88 
	mHC_NAK
,

89 
	mHC_NYET
,

90 
	mHC_STALL
,

91 
	mHC_XACTERR
,

92 
	mHC_BBLERR
,

93 
	mHC_DATATGLERR
,

94 }
	tHC_STATUS
;

97 
	mURB_IDLE
 = 0,

98 
	mURB_DONE
,

99 
	mURB_NOTREADY
,

100 
	mURB_ERROR
,

101 
	mURB_STALL


102 }
	tURB_STATE
;

105 
	mCTRL_START
 = 0,

106 
	mCTRL_XFRC
,

107 
	mCTRL_HALTED
,

108 
	mCTRL_NAK
,

109 
	mCTRL_STALL
,

110 
	mCTRL_XACTERR
,

111 
	mCTRL_BBLERR
,

112 
	mCTRL_DATATGLERR
,

113 
	mCTRL_FAIL


114 }
	tCTRL_STATUS
;

117 
	sUSB_OTG_hc


119 
ut8_t
 
	mdev_addr
 ;

120 
ut8_t
 
	m_num
;

121 
ut8_t
 
	m_is_
;

122 
ut8_t
 
	md
;

123 
ut8_t
 
	mdo_pg
;

124 
ut8_t
 
	m_ty
;

125 
ut16_t
 
	mmax_ck
;

126 
ut8_t
 
	mda_pid
;

127 
ut8_t
 *
	mxr_buff
;

128 
ut32_t
 
	mxr_n
;

129 
ut32_t
 
	mxr_cou
;

130 
ut8_t
 
	mtogg_
;

131 
ut8_t
 
	mtogg_out
;

132 
ut32_t
 
	mdma_addr
;

134 
	tUSB_OTG_HC
 , *
	tPUSB_OTG_HC
;

136 
	sUSB_OTG_


138 
ut8_t
 
	mnum
;

139 
ut8_t
 
	mis_
;

140 
ut8_t
 
	mis_l
;

141 
ut8_t
 
	mty
;

142 
ut8_t
 
	mda_pid_t
;

143 
ut8_t
 
	mev_odd_ame
;

144 
ut16_t
 
	mtx_fifo_num
;

145 
ut32_t
 
	mmaxck
;

147 
ut8_t
 *
	mxr_buff
;

148 
ut32_t
 
	mdma_addr
;

149 
ut32_t
 
	mxr_n
;

150 
ut32_t
 
	mxr_cou
;

152 
ut32_t
 
	mm_da_n
;

153 
ut32_t
 
	mtٮ_da_n
;

154 
ut32_t
 
	ml_da_n
;

158 
	tUSB_OTG_EP
 , *
	tPUSB_OTG_EP
;

162 
	sUSB_OTG_ce_cfg


164 
ut8_t
 
	mho_chls
;

165 
ut8_t
 
	mdev_dpots
;

166 
ut8_t
 
	md
;

167 
ut8_t
 
	mdma_ab
;

168 
ut16_t
 
	mmps
;

169 
ut16_t
 
	mTٮFifoSize
;

170 
ut8_t
 
	mphy_
;

171 
ut8_t
 
	mSof_ouut
;

172 
ut8_t
 
	mlow_pow
;

173 
ut8_t
 
	mceID
;

176 
	tUSB_OTG_CORE_CFGS
, *
	tPUSB_OTG_CORE_CFGS
;

180 
	susb_tup_q
 {

182 
ut8_t
 
	mbmReque
;

183 
ut8_t
 
	mbReque
;

184 
ut16_t
 
	mwVue
;

185 
ut16_t
 
	mwIndex
;

186 
ut16_t
 
	mwLgth
;

187 } 
	tUSB_SETUP_REQ
;

189 
	s_Devi_TyDef


191 
	mut8_t
 *(*
	mGDeviDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

192 
	mut8_t
 *(*
	mGLgIDSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

193 
	mut8_t
 *(*
	mGMuurSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

194 
	mut8_t
 *(*
	mGProduSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

195 
	mut8_t
 *(*
	mGSlSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

196 
	mut8_t
 *(*
	mGCfigutiSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

197 
	mut8_t
 *(*
	mGISDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

199 #i(
USBD_LPM_ENABLED
 == 1)

200 
	mut8_t
 *(*
	mGBOSDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

202 } 
	tUSBD_DEVICE
, *
	tpUSBD_DEVICE
;

204 
	s_Devi_cb


206 
ut8_t
 (*
In
(*
	mpdev
 , ut8_
	mcfgidx
);

207 
ut8_t
 (*
DeIn
(*
	mpdev
 , ut8_
	mcfgidx
);

209 
ut8_t
 (*
Sup
(*
	mpdev
 , 
USB_SETUP_REQ
 *
	mq
);

210 
ut8_t
 (*
EP0_TxSt
(*
	mpdev
 );

211 
ut8_t
 (*
EP0_RxRdy
(*
	mpdev
 );

213 
ut8_t
 (*
DaIn
(*
	mpdev
 , ut8_
	mnum
);

214 
ut8_t
 (*
DaOut
(*
	mpdev
 , ut8_
	mnum
);

215 
ut8_t
 (*
SOF
(*
	mpdev
);

216 
ut8_t
 (*
IsoINIncome
(*
	mpdev
);

217 
ut8_t
 (*
IsoOUTIncome
(*
	mpdev
);

219 
	mut8_t
 *(*
	mGCfigDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

220 #ifde
USB_OTG_HS_CORE


221 
	mut8_t
 *(*
	mGOthCfigDest
)
ut8_t
 
	md
 , 
ut16_t
 *
	mngth
);

224 #ifde
USB_SUPPORT_USER_STRING_DESC


225 
	mut8_t
 *(*
	mGUSDest
)
ut8_t
 
	md
 ,ut8_
	mdex
, 
ut16_t
 *
	mngth
);

228 } 
	tUSBD_Css_cb_TyDef
;

232 
	s_USBD_USR_PROP


234 (*
	mIn
)();

235 (*
	mDeviRet
)(
ut8_t
 
	md
);

236 (*
	mDeviCfigud
)();

237 (*
	mDeviSuded
)();

238 (*
	mDeviResumed
)();

240 (*
	mDeviCed
)();

241 (*
	mDeviDisced
)();

244 
	tUSBD_U_cb_TyDef
;

246 
	s_DCD


248 
ut8_t
 
	mdevi_cfig
;

249 
ut8_t
 
	mdevi_e
;

250 
ut8_t
 
	mdevi_us
;

251 
ut8_t
 
	mdevi_d_us
;

252 
ut8_t
 
	mdevi_addss
;

253 
ut8_t
 
	mci_us
;

254 
ut8_t
 
	m_mode
;

255 
ut32_t
 
	mDevRemeWakeup
;

256 
USB_OTG_EP
 
	m_
 [
USB_OTG_MAX_TX_FIFOS
];

257 
USB_OTG_EP
 
	mout_
 [
USB_OTG_MAX_TX_FIFOS
];

258 
ut8_t
 
	mtup_ck
 [8*3];

259 
USBD_Css_cb_TyDef
 *
	mass_cb
;

260 
USBD_U_cb_TyDef
 *
	mu_cb
;

261 
USBD_DEVICE
 *
	mu_devi
;

262 
ut8_t
 *
	mpCfig_dest
;

264 
	tDCD_DEV
 , *
	tDCD_PDEV
;

267 
	s_HCD


269 
ut8_t
 
	mRx_Bufr
 [
MAX_DATA_LENGTH
];

270 
__IO
 
ut32_t
 
	mCnSts
;

271 
__IO
 
ut32_t
 
	mPtEbd
;

272 
__IO
 
ut32_t
 
	mEC
[
USB_OTG_MAX_TX_FIFOS
];

273 
__IO
 
ut32_t
 
	mXrC
[
USB_OTG_MAX_TX_FIFOS
];

274 
__IO
 
HC_STATUS
 
	mHC_Stus
[
USB_OTG_MAX_TX_FIFOS
];

275 
__IO
 
URB_STATE
 
	mURB_S
[
USB_OTG_MAX_TX_FIFOS
];

276 
USB_OTG_HC
 
	mhc
 [
USB_OTG_MAX_TX_FIFOS
];

277 
ut16_t
 
	mchl
 [
USB_OTG_MAX_TX_FIFOS
];

279 
	tHCD_DEV
 , *
	tUSB_OTG_USBH_PDEV
;

282 
	s_OTG


284 
ut8_t
 
	mOTG_S
;

285 
ut8_t
 
	mOTG_PvS
;

286 
ut8_t
 
	mOTG_Mode
;

288 
	tOTG_DEV
 , *
	tUSB_OTG_USBO_PDEV
;

290 
	sUSB_OTG_hd


292 
USB_OTG_CORE_CFGS
 
	mcfg
;

293 
USB_OTG_CORE_REGS
 
	mgs
;

294 #ifde
USE_DEVICE_MODE


295 
DCD_DEV
 
	mdev
;

297 #ifde
USE_HOST_MODE


298 
HCD_DEV
 
	mho
;

300 #ifde
USE_OTG_MODE


301 
OTG_DEV
 
	mg
;

304 
	tUSB_OTG_CORE_HANDLE
 , *
	tPUSB_OTG_CORE_HANDLE
;

331 
USB_OTG_STS
 
USB_OTG_CeIn
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

332 
USB_OTG_STS
 
USB_OTG_SeCe
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

333 
USB_OTG_CORE_ID_TyDef
 
ceID
);

334 
USB_OTG_STS
 
USB_OTG_EbGlobI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

335 
USB_OTG_STS
 
USB_OTG_DibGlobI
(
USB_OTG_CORE_HANDLE
 *
pdev
);

336 * 
USB_OTG_RdPack
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

337 
ut8_t
 *
de
,

338 
ut16_t
 
n
);

339 
USB_OTG_STS
 
USB_OTG_WrePack
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

340 
ut8_t
 *
c
,

341 
ut8_t
 
ch__num
,

342 
ut16_t
 
n
);

343 
USB_OTG_STS
 
USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut32_t
 
num
);

344 
USB_OTG_STS
 
USB_OTG_FlushRxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

346 
ut32_t
 
USB_OTG_RdCeI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

347 
ut32_t
 
USB_OTG_RdOtgI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

348 
ut8_t
 
USB_OTG_IsHoMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

349 
ut8_t
 
USB_OTG_IsDeviMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

350 
ut32_t
 
USB_OTG_GMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

351 
USB_OTG_STS
 
USB_OTG_PhyIn
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

352 
USB_OTG_STS
 
USB_OTG_SCutMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

353 
ut8_t
 
mode
);

356 #ifde
USE_HOST_MODE


357 
USB_OTG_STS
 
USB_OTG_CeInHo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

358 
USB_OTG_STS
 
USB_OTG_EbHoI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

359 
USB_OTG_STS
 
USB_OTG_HC_In
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
hc_num
);

360 
USB_OTG_STS
 
USB_OTG_HC_Ht
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
hc_num
);

361 
USB_OTG_STS
 
USB_OTG_HC_SXr
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
hc_num
);

362 
USB_OTG_STS
 
USB_OTG_HC_DoPg
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
);

363 
ut32_t
 
USB_OTG_RdHoAChls_
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

364 
ut32_t
 
USB_OTG_RetPt
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

365 
ut32_t
 
USB_OTG_RdHPRT0
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

366 
USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
e
);

367 
USB_OTG_InFSLSPClkS
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,
ut8_t
 
eq
);

368 
ut8_t
 
USB_OTG_IsEvFme
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

369 
USB_OTG_StHo
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

372 #ifde
USE_DEVICE_MODE


373 
USB_OTG_STS
 
USB_OTG_CeInDev
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

374 
USB_OTG_STS
 
USB_OTG_EbDevI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

375 
ut32_t
 
USB_OTG_RdDevAInEPI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

376 
USB_OTG_SPEED
 
USB_OTG_GDeviSed
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

377 
USB_OTG_STS
 
USB_OTG_EP0Aive
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

378 
USB_OTG_STS
 
USB_OTG_EPAive
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

379 
USB_OTG_STS
 
USB_OTG_EPDive
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

380 
USB_OTG_STS
 
USB_OTG_EPSXr
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

381 
USB_OTG_STS
 
USB_OTG_EP0SXr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

382 
USB_OTG_STS
 
USB_OTG_EPSS
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

383 
USB_OTG_STS
 
USB_OTG_EPCˬS
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

);

384 
ut32_t
 
USB_OTG_RdDevAOutEp_r
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

385 
ut32_t
 
USB_OTG_RdDevOutEP_r
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
);

386 
ut32_t
 
USB_OTG_RdDevAInEPI
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

387 
USB_OTG_InDevSed
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
d
);

388 
ut8_t
 
USBH_IsEvFme
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

389 
USB_OTG_EP0_OutS
(
USB_OTG_CORE_HANDLE
 *
pdev
);

390 
USB_OTG_AiveRemeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
);

391 
USB_OTG_UngeClock
(
USB_OTG_CORE_HANDLE
 *
pdev
);

392 
USB_OTG_StDevi
(
USB_OTG_CORE_HANDLE
 *
pdev
);

393 
USB_OTG_SEPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

 , 
ut32_t
 
Stus
);

394 
ut32_t
 
USB_OTG_GEPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *

);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_dcd.h

29 #ide
__DCD_H__


30 
	#__DCD_H__


	)

33 
	~"usb_ce.h
"

49 
	#USB_OTG_EP_CONTROL
 0

	)

50 
	#USB_OTG_EP_ISOC
 1

	)

51 
	#USB_OTG_EP_BULK
 2

	)

52 
	#USB_OTG_EP_INT
 3

	)

53 
	#USB_OTG_EP_MASK
 3

	)

56 
	#USB_OTG_DEFAULT
 1

	)

57 
	#USB_OTG_ADDRESSED
 2

	)

58 
	#USB_OTG_CONFIGURED
 3

	)

59 
	#USB_OTG_SUSPENDED
 4

	)

74 
ut8_t
 
	mbLgth
;

75 
ut8_t
 
	mbDestTy
;

76 
ut8_t
 
	mbEndpotAddss
;

77 
ut8_t
 
	mbmAribus
;

78 
ut16_t
 
	mwMaxPackSize
;

79 
ut8_t
 
	mbIv
;

81 
	tEP_DESCRIPTOR
 , *
	tPEP_DESCRIPTOR
;

108 
DCD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

109 
USB_OTG_CORE_ID_TyDef
 
ceID
);

111 
DCD_DevC
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

112 
DCD_DevDisc
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

113 
DCD_EP_SAddss
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

114 
ut8_t
 
addss
);

115 
ut32_t
 
DCD_EP_On
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

116 
ut8_t
 
_addr
,

117 
ut16_t
 
_mps
,

118 
ut8_t
 
_ty
);

120 
ut32_t
 
DCD_EP_Clo
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

121 
ut8_t
 
_addr
);

124 
ut32_t
 
DCD_EP_PRx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

125 
ut8_t
 
_addr
,

126 
ut8_t
 *
pbuf
,

127 
ut16_t
 
buf_n
);

129 
ut32_t
 
DCD_EP_Tx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

130 
ut8_t
 
_addr
,

131 
ut8_t
 *
pbuf
,

132 
ut32_t
 
buf_n
);

133 
ut32_t
 
DCD_EP_S
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

134 
ut8_t
 
num
);

135 
ut32_t
 
DCD_EP_CS
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

136 
ut8_t
 
num
);

137 
ut32_t
 
DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

138 
ut8_t
 
num
);

139 
ut32_t
 
DCD_Hd_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

141 
ut32_t
 
DCD_GEPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

142 
ut8_t
 
num
);

144 
DCD_SEPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

145 
ut8_t
 
num
 ,

146 
ut32_t
 
Stus
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_dcd_int.h

29 #ide
USB_DCD_INT_H__


30 
	#USB_DCD_INT_H__


	)

33 
	~"usb_dcd.h
"

51 
	s_USBD_DCD_INT


53 
ut8_t
 (* 
DaOutSge
(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , ut8_
	mnum
);

54 
ut8_t
 (* 
DaInSge
(
USB_OTG_CORE_HANDLE
 *
	mpdev
 , ut8_
	mnum
);

55 
ut8_t
 (* 
SupSge
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

56 
ut8_t
 (* 
SOF
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

57 
ut8_t
 (* 
Ret
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

58 
ut8_t
 (* 
Sud
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

59 
ut8_t
 (* 
Resume
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

60 
ut8_t
 (* 
IsoINIncome
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

61 
ut8_t
 (* 
IsoOUTIncome
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

63 
ut8_t
 (* 
DevCed
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

64 
ut8_t
 (* 
DevDisced
(
USB_OTG_CORE_HANDLE
 *
	mpdev
);

66 }
	tUSBD_DCD_INT_cb_TyDef
;

68 
USBD_DCD_INT_cb_TyDef
 *
USBD_DCD_INT_fs
;

85 
	#CLEAR_IN_EP_INTR
(
num
,

) \

86 
dpt
.
d32
=0; \

87 
dpt
.
b
.

 = 1; \

88 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[
num
]->
DIEPINT
,
dpt
.
d32
);

	)

90 
	#CLEAR_OUT_EP_INTR
(
num
,

) \

91 
dpt
.
d32
=0; \

92 
dpt
.
b
.

 = 1; \

93 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[(
num
)]->
DOEPINT
,
dpt
.
d32
);

	)

110 
ut32_t
 
USBD_OTG_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

111 
ut32_t
 
USBD_OTG_EP1OUT_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

112 
ut32_t
 
USBD_OTG_EP1IN_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_defines.h

29 #ide
__USB_DEF_H__


30 
	#__USB_DEF_H__


	)

33 
	~"usb_cf.h
"

57 
	#USB_OTG_SPEED_PARAM_HIGH
 0

	)

58 
	#USB_OTG_SPEED_PARAM_HIGH_IN_FULL
 1

	)

59 
	#USB_OTG_SPEED_PARAM_FULL
 3

	)

61 
	#USB_OTG_SPEED_HIGH
 0

	)

62 
	#USB_OTG_SPEED_FULL
 1

	)

64 
	#USB_OTG_ULPI_PHY
 1

	)

65 
	#USB_OTG_EMBEDDED_PHY
 2

	)

75 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

76 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

77 
	#GAHBCFG_GLBINT_ENABLE
 1

	)

78 
	#GAHBCFG_INT_DMA_BURST_SINGLE
 0

	)

79 
	#GAHBCFG_INT_DMA_BURST_INCR
 1

	)

80 
	#GAHBCFG_INT_DMA_BURST_INCR4
 3

	)

81 
	#GAHBCFG_INT_DMA_BURST_INCR8
 5

	)

82 
	#GAHBCFG_INT_DMA_BURST_INCR16
 7

	)

83 
	#GAHBCFG_DMAENABLE
 1

	)

84 
	#GAHBCFG_TXFEMPTYLVL_EMPTY
 1

	)

85 
	#GAHBCFG_TXFEMPTYLVL_HALFEMPTY
 0

	)

86 
	#GRXSTS_PKTSTS_IN
 2

	)

87 
	#GRXSTS_PKTSTS_IN_XFER_COMP
 3

	)

88 
	#GRXSTS_PKTSTS_DATA_TOGGLE_ERR
 5

	)

89 
	#GRXSTS_PKTSTS_CH_HALTED
 7

	)

98 
	#MODE_HNP_SRP_CAPABLE
 0

	)

99 
	#MODE_SRP_ONLY_CAPABLE
 1

	)

100 
	#MODE_NO_HNP_SRP_CAPABLE
 2

	)

101 
	#MODE_SRP_CAPABLE_DEVICE
 3

	)

102 
	#MODE_NO_SRP_CAPABLE_DEVICE
 4

	)

103 
	#MODE_SRP_CAPABLE_HOST
 5

	)

104 
	#MODE_NO_SRP_CAPABLE_HOST
 6

	)

105 
	#A_HOST
 1

	)

106 
	#A_SUSPEND
 2

	)

107 
	#A_PERIPHERAL
 3

	)

108 
	#B_PERIPHERAL
 4

	)

109 
	#B_HOST
 5

	)

110 
	#DEVICE_MODE
 0

	)

111 
	#HOST_MODE
 1

	)

112 
	#OTG_MODE
 2

	)

121 
	#DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
 0

	)

122 
	#DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
 1

	)

123 
	#DSTS_ENUMSPD_LS_PHY_6MHZ
 2

	)

124 
	#DSTS_ENUMSPD_FS_PHY_48MHZ
 3

	)

126 
	#DCFG_FRAME_INTERVAL_80
 0

	)

127 
	#DCFG_FRAME_INTERVAL_85
 1

	)

128 
	#DCFG_FRAME_INTERVAL_90
 2

	)

129 
	#DCFG_FRAME_INTERVAL_95
 3

	)

131 
	#DEP0CTL_MPS_64
 0

	)

132 
	#DEP0CTL_MPS_32
 1

	)

133 
	#DEP0CTL_MPS_16
 2

	)

134 
	#DEP0CTL_MPS_8
 3

	)

136 
	#EP_SPEED_LOW
 0

	)

137 
	#EP_SPEED_FULL
 1

	)

138 
	#EP_SPEED_HIGH
 2

	)

140 
	#EP_TYPE_CTRL
 0

	)

141 
	#EP_TYPE_ISOC
 1

	)

142 
	#EP_TYPE_BULK
 2

	)

143 
	#EP_TYPE_INTR
 3

	)

144 
	#EP_TYPE_MSK
 3

	)

146 
	#STS_GOUT_NAK
 1

	)

147 
	#STS_DATA_UPDT
 2

	)

148 
	#STS_XFER_COMP
 3

	)

149 
	#STS_SETUP_COMP
 4

	)

150 
	#STS_SETUP_UPDT
 6

	)

159 
	#HC_PID_DATA0
 0

	)

160 
	#HC_PID_DATA2
 1

	)

161 
	#HC_PID_DATA1
 2

	)

162 
	#HC_PID_SETUP
 3

	)

164 
	#HPRT0_PRTSPD_HIGH_SPEED
 0

	)

165 
	#HPRT0_PRTSPD_FULL_SPEED
 1

	)

166 
	#HPRT0_PRTSPD_LOW_SPEED
 2

	)

168 
	#HCFG_30_60_MHZ
 0

	)

169 
	#HCFG_48_MHZ
 1

	)

170 
	#HCFG_6_MHZ
 2

	)

172 
	#HCCHAR_CTRL
 0

	)

173 
	#HCCHAR_ISOC
 1

	)

174 
	#HCCHAR_BULK
 2

	)

175 
	#HCCHAR_INTR
 3

	)

177 
	#MIN
(
a
, 
b
((< (b)? (a: (b))

	)

190 
	mUSB_OTG_HS_CORE_ID
 = 0,

191 
	mUSB_OTG_FS_CORE_ID
 = 1

192 }
	tUSB_OTG_CORE_ID_TyDef
;

223 
	#USB_OTG_READ_REG32
(
g
(*(
__IO
 
ut32_t
 *)eg))

	)

224 
	#USB_OTG_WRITE_REG32
(
g
,
vue
(*(
__IO
 
ut32_t
 *)eg(vue))

	)

225 
	#USB_OTG_MODIFY_REG32
(
g
,
r_mask
,
t_mask
) \

226 
	`USB_OTG_WRITE_REG32
((
g
), (((
	`USB_OTG_READ_REG32
eg)& ~(
r_mask
)| (
t_mask
))

	)

231 
	eUSB_OTG_SPEED
 {

232 
	mUSB_SPEED_UNKNOWN
 = 0,

233 
	mUSB_SPEED_LOW
,

234 
	mUSB_SPEED_FULL
,

235 
	mUSB_SPEED_HIGH


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_otg.h

29 #ide
__USB_OTG__


30 
	#__USB_OTG__


	)

48 
USB_OTG_InSRP
();

49 
USB_OTG_InHNP
(
ut8_t
 
e
 , ut8_
mode
);

50 
USB_OTG_Swchback
 (
USB_OTG_CORE_DEVICE
 *
pdev
);

51 
ut32_t
 
USB_OTG_GCutS
 (
USB_OTG_CORE_DEVICE
 *
pdev
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_regs.h

29 #ide
__USB_OTG_REGS_H__


30 
	#__USB_OTG_REGS_H__


	)

33 
	~"usb_cf.h
"

50 
	#USB_OTG_HS_BASE_ADDR
 0x40040000

	)

51 
	#USB_OTG_FS_BASE_ADDR
 0x50000000

	)

53 
	#USB_OTG_CORE_GLOBAL_REGS_OFFSET
 0x000

	)

54 
	#USB_OTG_DEV_GLOBAL_REG_OFFSET
 0x800

	)

55 
	#USB_OTG_DEV_IN_EP_REG_OFFSET
 0x900

	)

56 
	#USB_OTG_EP_REG_OFFSET
 0x20

	)

57 
	#USB_OTG_DEV_OUT_EP_REG_OFFSET
 0xB00

	)

58 
	#USB_OTG_HOST_GLOBAL_REG_OFFSET
 0x400

	)

59 
	#USB_OTG_HOST_PORT_REGS_OFFSET
 0x440

	)

60 
	#USB_OTG_HOST_CHAN_REGS_OFFSET
 0x500

	)

61 
	#USB_OTG_CHAN_REGS_OFFSET
 0x20

	)

62 
	#USB_OTG_PCGCCTL_OFFSET
 0xE00

	)

63 
	#USB_OTG_DATA_FIFO_OFFSET
 0x1000

	)

64 
	#USB_OTG_DATA_FIFO_SIZE
 0x1000

	)

67 
	#USB_OTG_MAX_TX_FIFOS
 15

	)

69 
	#USB_OTG_HS_MAX_PACKET_SIZE
 512

	)

70 
	#USB_OTG_FS_MAX_PACKET_SIZE
 64

	)

71 
	#USB_OTG_MAX_EP0_SIZE
 64

	)

83 
	s_USB_OTG_GREGS


85 
__IO
 
ut32_t
 
	mGOTGCTL
;

86 
__IO
 
ut32_t
 
	mGOTGINT
;

87 
__IO
 
ut32_t
 
	mGAHBCFG
;

88 
__IO
 
ut32_t
 
	mGUSBCFG
;

89 
__IO
 
ut32_t
 
	mGRSTCTL
;

90 
__IO
 
ut32_t
 
	mGINTSTS
;

91 
__IO
 
ut32_t
 
	mGINTMSK
;

92 
__IO
 
ut32_t
 
	mGRXSTSR
;

93 
__IO
 
ut32_t
 
	mGRXSTSP
;

94 
__IO
 
ut32_t
 
	mGRXFSIZ
;

95 
__IO
 
ut32_t
 
	mDIEPTXF0_HNPTXFSIZ
;

96 
__IO
 
ut32_t
 
	mHNPTXSTS
;

97 
ut32_t
 
	mRerved30
[2];

98 
__IO
 
ut32_t
 
	mGCCFG
;

99 
__IO
 
ut32_t
 
	mCID
;

100 
ut32_t
 
	mRerved40
[48];

101 
__IO
 
ut32_t
 
	mHPTXFSIZ
;

102 
__IO
 
ut32_t
 
	mDIEPTXF
[
USB_OTG_MAX_TX_FIFOS
];

104 
	tUSB_OTG_GREGS
;

113 
	s_USB_OTG_DREGS


115 
__IO
 
ut32_t
 
	mDCFG
;

116 
__IO
 
ut32_t
 
	mDCTL
;

117 
__IO
 
ut32_t
 
	mDSTS
;

118 
ut32_t
 
	mRerved0C
;

119 
__IO
 
ut32_t
 
	mDIEPMSK
;

120 
__IO
 
ut32_t
 
	mDOEPMSK
;

121 
__IO
 
ut32_t
 
	mDAINT
;

122 
__IO
 
ut32_t
 
	mDAINTMSK
;

123 
ut32_t
 
	mRerved20
;

124 
ut32_t
 
	mRerved9
;

125 
__IO
 
ut32_t
 
	mDVBUSDIS
;

126 
__IO
 
ut32_t
 
	mDVBUSPULSE
;

127 
__IO
 
ut32_t
 
	mDTHRCTL
;

128 
__IO
 
ut32_t
 
	mDIEPEMPMSK
;

129 
__IO
 
ut32_t
 
	mDEACHINT
;

130 
__IO
 
ut32_t
 
	mDEACHMSK
;

131 
ut32_t
 
	mRerved40
;

132 
__IO
 
ut32_t
 
	mDINEP1MSK
;

133 
ut32_t
 
	mRerved44
[15];

134 
__IO
 
ut32_t
 
	mDOUTEP1MSK
;

136 
	tUSB_OTG_DREGS
;

145 
	s_USB_OTG_INEPREGS


147 
__IO
 
ut32_t
 
	mDIEPCTL
;

148 
ut32_t
 
	mRerved04
;

149 
__IO
 
ut32_t
 
	mDIEPINT
;

150 
ut32_t
 
	mRerved0C
;

151 
__IO
 
ut32_t
 
	mDIEPTSIZ
;

152 
__IO
 
ut32_t
 
	mDIEPDMA
;

153 
__IO
 
ut32_t
 
	mDTXFSTS
;

154 
ut32_t
 
	mRerved18
;

156 
	tUSB_OTG_INEPREGS
;

165 
	s_USB_OTG_OUTEPREGS


167 
__IO
 
ut32_t
 
	mDOEPCTL
;

168 
ut32_t
 
	mRerved04
;

169 
__IO
 
ut32_t
 
	mDOEPINT
;

170 
ut32_t
 
	mRerved0C
;

171 
__IO
 
ut32_t
 
	mDOEPTSIZ
;

172 
__IO
 
ut32_t
 
	mDOEPDMA
;

173 
ut32_t
 
	mRerved18
[2];

175 
	tUSB_OTG_OUTEPREGS
;

184 
	s_USB_OTG_HREGS


186 
__IO
 
ut32_t
 
	mHCFG
;

187 
__IO
 
ut32_t
 
	mHFIR
;

188 
__IO
 
ut32_t
 
	mHFNUM
;

189 
ut32_t
 
	mRerved40C
;

190 
__IO
 
ut32_t
 
	mHPTXSTS
;

191 
__IO
 
ut32_t
 
	mHAINT
;

192 
__IO
 
ut32_t
 
	mHAINTMSK
;

194 
	tUSB_OTG_HREGS
;

203 
	s_USB_OTG_HC_REGS


205 
__IO
 
ut32_t
 
	mHCCHAR
;

206 
__IO
 
ut32_t
 
	mHCSPLT
;

207 
__IO
 
ut32_t
 
	mHCINT
;

208 
__IO
 
ut32_t
 
	mHCINTMSK
;

209 
__IO
 
ut32_t
 
	mHCTSIZ
;

210 
__IO
 
ut32_t
 
	mHCDMA
;

211 
ut32_t
 
	mRerved
[2];

213 
	tUSB_OTG_HC_REGS
;

222 
	sUSB_OTG_ce_gs


224 
USB_OTG_GREGS
 *
	mGREGS
;

225 
USB_OTG_DREGS
 *
	mDREGS
;

226 
USB_OTG_HREGS
 *
	mHREGS
;

227 
USB_OTG_INEPREGS
 *
	mINEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

228 
USB_OTG_OUTEPREGS
 *
	mOUTEP_REGS
[
USB_OTG_MAX_TX_FIFOS
];

229 
USB_OTG_HC_REGS
 *
	mHC_REGS
[
USB_OTG_MAX_TX_FIFOS
];

230 
__IO
 
ut32_t
 *
	mHPRT0
;

231 
__IO
 
ut32_t
 *
	mDFIFO
[
USB_OTG_MAX_TX_FIFOS
];

232 
__IO
 
ut32_t
 *
	mPCGCCTL
;

234 
	tUSB_OTG_CORE_REGS
 , *
	tPUSB_OTG_CORE_REGS
;

235 
	u_USB_OTG_GOTGCTL_TyDef


237 
ut32_t
 
	md32
;

240 
ut32_t
 
	meqscs
 :

242 
ut32_t
 
	meq
 :

244 
ut32_t
 
	mRerved2_7
 :

246 
ut32_t
 
	mhgscs
 :

248 
ut32_t
 
	mhŻq
 :

250 
ut32_t
 
	mhthŒ
 :

252 
ut32_t
 
	mdevhŒ
 :

254 
ut32_t
 
	mRerved12_15
 :

256 
ut32_t
 
	mcids
 :

258 
ut32_t
 
	mdb
 :

260 
ut32_t
 
	masvld
 :

262 
ut32_t
 
	mbsvld
 :

264 
ut32_t
 
	mRerved20_31
 :

267 
	mb
;

268 } 
	tUSB_OTG_GOTGCTL_TyDef
 ;

270 
	u_USB_OTG_GOTGINT_TyDef


272 
ut32_t
 
	md32
;

275 
ut32_t
 
	mRerved0_1
 :

277 
ut32_t
 
	mndd
 :

279 
ut32_t
 
	mRerved3_7
 :

281 
ut32_t
 
	meqsucschng
 :

283 
ut32_t
 
	mhgsucschng
 :

285 
ut32_t
 
	mrv10_16
 :

287 
ut32_t
 
	mhgd
 :

289 
ut32_t
 
	madevtoutchng
 :

291 
ut32_t
 
	mdebde
 :

293 
ut32_t
 
	mRerved31_20
 :

296 
	mb
;

297 } 
	tUSB_OTG_GOTGINT_TyDef
 ;

298 
	u_USB_OTG_GAHBCFG_TyDef


300 
ut32_t
 
	md32
;

303 
ut32_t
 
	mglblmsk
 :

305 
ut32_t
 
	mhburn
 :

307 
ut32_t
 
	mdmb
 :

309 
ut32_t
 
	mRerved
 :

311 
ut32_t
 
	mtxmvl_txmvl
 :

313 
ut32_t
 
	mxmvl
 :

315 
ut32_t
 
	mRerved9_31
 :

318 
	mb
;

319 } 
	tUSB_OTG_GAHBCFG_TyDef
 ;

320 
	u_USB_OTG_GUSBCFG_TyDef


322 
ut32_t
 
	md32
;

325 
ut32_t
 
	mtoutl
 :

327 
ut32_t
 
	mRerved3_5
 :

329 
ut32_t
 
	mphyl
 :

331 
ut32_t
 
	mRerved7
 :

333 
ut32_t
 
	mpp
 :

335 
ut32_t
 
	mhp
 :

337 
ut32_t
 
	musbdtim
 :

339 
ut32_t
 
	mRerved14
 :

341 
ut32_t
 
	mphywrkl
 :

343 
ut32_t
 
	mRerved16
 :

345 
ut32_t
 
	mui_fs
 :

347 
ut32_t
 
	mui_auto_s
 :

349 
ut32_t
 
	mui_k_sus_m
 :

351 
ut32_t
 
	mui_ext_vbus_drv
 :

353 
ut32_t
 
	mui_t_vbus_d
 :

355 
ut32_t
 
	mrm_l_dl_pul
 :

357 
ut32_t
 
	mui_d_l
 :

359 
ut32_t
 
	mui_shrough
 :

361 
ut32_t
 
	mui_e_dib
 :

363 
ut32_t
 
	mRerved26_28
 :

365 
ut32_t
 
	mf_ho
 :

367 
ut32_t
 
	mf_dev
 :

369 
ut32_t
 
	mcru_tx
 :

372 
	mb
;

373 } 
	tUSB_OTG_GUSBCFG_TyDef
 ;

374 
	u_USB_OTG_GRSTCTL_TyDef


376 
ut32_t
 
	md32
;

379 
ut32_t
 
	mcsr
 :

381 
ut32_t
 
	mhsr
 :

383 
ut32_t
 
	mhm
 :

385 
ut32_t
 
	mRerved3
 :

387 
ut32_t
 
	mrxfsh
 :

389 
ut32_t
 
	mtxfsh
 :

391 
ut32_t
 
	mtxum
 :

393 
ut32_t
 
	mRerved11_29
 :

395 
ut32_t
 
	mdmeq
 :

397 
ut32_t
 
	mahbid
 :

400 
	mb
;

401 } 
	tUSB_OTG_GRSTCTL_TyDef
 ;

402 
	u_USB_OTG_GINTMSK_TyDef


404 
ut32_t
 
	md32
;

407 
ut32_t
 
	mRerved0
 :

409 
ut32_t
 
	mmodemismch
 :

411 
ut32_t
 
	mg
 :

413 
ut32_t
 
	msof
 :

415 
ut32_t
 
	mrxsqlvl
 :

417 
ut32_t
 
	mtxmy
 :

419 
ut32_t
 
	mgkeff
 :

421 
ut32_t
 
	mgouakeff
 :

423 
ut32_t
 
	mRerved8_9
 :

425 
ut32_t
 
	mlysud
 :

427 
ut32_t
 
	musbsud
 :

429 
ut32_t
 
	musbt
 :

431 
ut32_t
 
	mumde
 :

433 
ut32_t
 
	misooutdr
 :

435 
ut32_t
 
	meame
 :

437 
ut32_t
 
	mRerved16
 :

439 
ut32_t
 
	mmismch
 :

441 
ut32_t
 
	m
 :

443 
ut32_t
 
	moup
 :

445 
ut32_t
 
	mcomiso
 :

447 
ut32_t
 
	mcomisoout
 :

449 
ut32_t
 
	mRerved22_23
 :

451 
ut32_t
 
	mpt
 :

453 
ut32_t
 
	mhc
 :

455 
ut32_t
 
	mxmy
 :

457 
ut32_t
 
	mRerved27
 :

459 
ut32_t
 
	mcidschng
 :

461 
ut32_t
 
	mdisc
 :

463 
ut32_t
 
	mseq
 :

465 
ut32_t
 
	mwkup
 :

468 
	mb
;

469 } 
	tUSB_OTG_GINTMSK_TyDef
 ;

470 
	u_USB_OTG_GINTSTS_TyDef


472 
ut32_t
 
	md32
;

475 
ut32_t
 
	mcurmode
 :

477 
ut32_t
 
	mmodemismch
 :

479 
ut32_t
 
	mg
 :

481 
ut32_t
 
	msof
 :

483 
ut32_t
 
	mrxsqlvl
 :

485 
ut32_t
 
	mtxmy
 :

487 
ut32_t
 
	mgkeff
 :

489 
ut32_t
 
	mgouakeff
 :

491 
ut32_t
 
	mRerved8_9
 :

493 
ut32_t
 
	mlysud
 :

495 
ut32_t
 
	musbsud
 :

497 
ut32_t
 
	musbt
 :

499 
ut32_t
 
	mumde
 :

501 
ut32_t
 
	misooutdr
 :

503 
ut32_t
 
	meame
 :

505 
ut32_t
 
	mRerved16_17
 :

507 
ut32_t
 
	mt
:

509 
ut32_t
 
	moup
 :

511 
ut32_t
 
	mcomiso
 :

513 
ut32_t
 
	mcomisoout
 :

515 
ut32_t
 
	mRerved22_23
 :

517 
ut32_t
 
	mpt
 :

519 
ut32_t
 
	mhc
 :

521 
ut32_t
 
	mxmy
 :

523 
ut32_t
 
	mRerved27
 :

525 
ut32_t
 
	mcidschng
 :

527 
ut32_t
 
	mdisc
 :

529 
ut32_t
 
	mseq
 :

531 
ut32_t
 
	mwkup
 :

534 
	mb
;

535 } 
	tUSB_OTG_GINTSTS_TyDef
 ;

536 
	u_USB_OTG_DRXSTS_TyDef


538 
ut32_t
 
	md32
;

541 
ut32_t
 
	mnum
 :

543 
ut32_t
 
	mbt
 :

545 
ut32_t
 
	mdpid
 :

547 
ut32_t
 
	mpkts
 :

549 
ut32_t
 
	m
 :

551 
ut32_t
 
	mRerved
 :

554 
	mb
;

555 } 
	tUSB_OTG_DRXSTS_TyDef
 ;

556 
	u_USB_OTG_GRXSTS_TyDef


558 
ut32_t
 
	md32
;

561 
ut32_t
 
	mchnum
 :

563 
ut32_t
 
	mbt
 :

565 
ut32_t
 
	mdpid
 :

567 
ut32_t
 
	mpkts
 :

569 
ut32_t
 
	mRerved
 :

572 
	mb
;

573 } 
	tUSB_OTG_GRXFSTS_TyDef
 ;

574 
	u_USB_OTG_FSIZ_TyDef


576 
ut32_t
 
	md32
;

579 
ut32_t
 
	mddr
 :

581 
ut32_t
 
	mdth
 :

584 
	mb
;

585 } 
	tUSB_OTG_FSIZ_TyDef
 ;

586 
	u_USB_OTG_HNPTXSTS_TyDef


588 
ut32_t
 
	md32
;

591 
ut32_t
 
	mtxfva
 :

593 
ut32_t
 
	mtxqva
 :

597 
ut32_t
 
	mrme
 :

599 
ut32_t
 
	mtok
 :

601 
ut32_t
 
	mchnum
 :

603 } 
	mtxqt
;

604 
ut32_t
 
	mRerved
 :

607 
	mb
;

608 } 
	tUSB_OTG_HNPTXSTS_TyDef
 ;

609 
	u_USB_OTG_DTXFSTSn_TyDef


611 
ut32_t
 
	md32
;

614 
ut32_t
 
	mtxfva
 :

616 
ut32_t
 
	mRerved
 :

619 
	mb
;

620 } 
	tUSB_OTG_DTXFSTSn_TyDef
 ;

622 
	u_USB_OTG_GCCFG_TyDef


624 
ut32_t
 
	md32
;

627 
ut32_t
 
	mRerved_
 :

629 
ut32_t
 
	mpwdn
 :

631 
ut32_t
 
	mRerved_17
 :

633 
ut32_t
 
	mvbusnsgA
 :

635 
ut32_t
 
	mvbusnsgB
 :

637 
ut32_t
 
	msofoun
 :

639 
ut32_t
 
	mdibvbusnsg
 :

641 
ut32_t
 
	mRerved_out
 :

644 
	mb
;

645 } 
	tUSB_OTG_GCCFG_TyDef
 ;

647 
	u_USB_OTG_DCFG_TyDef


649 
ut32_t
 
	md32
;

652 
ut32_t
 
	mdevd
 :

654 
ut32_t
 
	mnzsouthshk
 :

656 
ut32_t
 
	mRerved3
 :

658 
ut32_t
 
	mdevaddr
 :

660 
ut32_t
 
	mrt
 :

662 
ut32_t
 
	mRerved12_31
 :

665 
	mb
;

666 } 
	tUSB_OTG_DCFG_TyDef
 ;

667 
	u_USB_OTG_DCTL_TyDef


669 
ut32_t
 
	md32
;

672 
ut32_t
 
	mrmtwkupsig
 :

674 
ut32_t
 
	msdisc
 :

676 
ut32_t
 
	mgŚks
 :

678 
ut32_t
 
	mgouaks
 :

680 
ut32_t
 
	mtl
 :

682 
ut32_t
 
	msgŚk
 :

684 
ut32_t
 
	mcgŚk
 :

686 
ut32_t
 
	msgouak
 :

688 
ut32_t
 
	mcgouak
 :

690 
ut32_t
 
	mprg_de
 :

692 
ut32_t
 
	mRerved
 :

695 
	mb
;

696 } 
	tUSB_OTG_DCTL_TyDef
 ;

697 
	u_USB_OTG_DSTS_TyDef


699 
ut32_t
 
	md32
;

702 
ut32_t
 
	msus
 :

704 
ut32_t
 
	mumd
 :

706 
ut32_t
 
	mi
 :

708 
ut32_t
 
	mRerved4_7
:

710 
ut32_t
 
	msof
 :

712 
ut32_t
 
	mRerved22_31
 :

715 
	mb
;

716 } 
	tUSB_OTG_DSTS_TyDef
 ;

717 
	u_USB_OTG_DIEPINTn_TyDef


719 
ut32_t
 
	md32
;

722 
ut32_t
 
	mxrcom
 :

724 
ut32_t
 
	mdibd
 :

726 
ut32_t
 
	mRerved2
 :

728 
ut32_t
 
	mtimeout
 :

730 
ut32_t
 
	mtktxmp
 :

732 
ut32_t
 
	mRerved5
 :

734 
ut32_t
 
	mkeff
 :

736 
ut32_t
 
	memy
 :

738 
ut32_t
 
	mtxfifound
 :

740 
ut32_t
 
	mRerved14_31
 :

743 
	mb
;

744 } 
	tUSB_OTG_DIEPINTn_TyDef
 ;

745 
_USB_OTG_DIEPINTn_TyDef
 
	tUSB_OTG_DIEPMSK_TyDef
 ;

746 
	u_USB_OTG_DOEPINTn_TyDef


748 
ut32_t
 
	md32
;

751 
ut32_t
 
	mxrcom
 :

753 
ut32_t
 
	mdibd
 :

755 
ut32_t
 
	mRerved2
 :

757 
ut32_t
 
	mtup
 :

759 
ut32_t
 
	mRerved04_31
 :

762 
	mb
;

763 } 
	tUSB_OTG_DOEPINTn_TyDef
 ;

764 
_USB_OTG_DOEPINTn_TyDef
 
	tUSB_OTG_DOEPMSK_TyDef
 ;

766 
	u_USB_OTG_DAINT_TyDef


768 
ut32_t
 
	md32
;

771 
ut32_t
 
	m
 :

773 
ut32_t
 
	mout
 :

776 
	m
;

777 } 
	tUSB_OTG_DAINT_TyDef
 ;

779 
	u_USB_OTG_DTHRCTL_TyDef


781 
ut32_t
 
	md32
;

784 
ut32_t
 
	mn_iso_thr_
 :

786 
ut32_t
 
	miso_thr_
 :

788 
ut32_t
 
	mtx_thr_n
 :

790 
ut32_t
 
	mRerved11_15
 :

792 
ut32_t
 
	mrx_thr_
 :

794 
ut32_t
 
	mrx_thr_n
 :

796 
ut32_t
 
	mRerved26
 :

798 
ut32_t
 
	mp_
 :

800 
ut32_t
 
	mRerved28_31
 :

803 
	mb
;

804 } 
	tUSB_OTG_DTHRCTL_TyDef
 ;

805 
	u_USB_OTG_DEPCTL_TyDef


807 
ut32_t
 
	md32
;

810 
ut32_t
 
	mmps
 :

812 
ut32_t
 
	mrved
 :

814 
ut32_t
 
	musba
 :

816 
ut32_t
 
	mdpid
 :

818 
ut32_t
 
	mks
 :

820 
ut32_t
 
	mty
 :

822 
ut32_t
 
	mp
 :

824 
ut32_t
 
	ml
 :

826 
ut32_t
 
	mtxum
 :

828 
ut32_t
 
	mak
 :

830 
ut32_t
 
	mak
 :

832 
ut32_t
 
	mtd0pid
 :

834 
ut32_t
 
	mtd1pid
 :

836 
ut32_t
 
	mdis
 :

838 
ut32_t
 
	ma
 :

841 
	mb
;

842 } 
	tUSB_OTG_DEPCTL_TyDef
 ;

843 
	u_USB_OTG_DEPXFRSIZ_TyDef


845 
ut32_t
 
	md32
;

848 
ut32_t
 
	mxrsize
 :

850 
ut32_t
 
	mpktt
 :

852 
ut32_t
 
	mmc
 :

854 
ut32_t
 
	mRerved
 :

857 
	mb
;

858 } 
	tUSB_OTG_DEPXFRSIZ_TyDef
 ;

859 
	u_USB_OTG_DEP0XFRSIZ_TyDef


861 
ut32_t
 
	md32
;

864 
ut32_t
 
	mxrsize
 :

866 
ut32_t
 
	mRerved7_18
 :

868 
ut32_t
 
	mpktt
 :

870 
ut32_t
 
	mRerved20_28
 :

872 
ut32_t
 
	msupt
 :

874 
ut32_t
 
	mRerved31
 :

877 
	mb
;

878 } 
	tUSB_OTG_DEP0XFRSIZ_TyDef
 ;

879 
	u_USB_OTG_HCFG_TyDef


881 
ut32_t
 
	md32
;

884 
ut32_t
 
	mfkl
 :

886 
ut32_t
 
	mfssu
 :

889 
	mb
;

890 } 
	tUSB_OTG_HCFG_TyDef
 ;

891 
	u_USB_OTG_HFRMINTRVL_TyDef


893 
ut32_t
 
	md32
;

896 
ut32_t
 
	mt
 :

898 
ut32_t
 
	mRerved
 :

901 
	mb
;

902 } 
	tUSB_OTG_HFRMINTRVL_TyDef
 ;

904 
	u_USB_OTG_HFNUM_TyDef


906 
ut32_t
 
	md32
;

909 
ut32_t
 
	mnum
 :

911 
ut32_t
 
	mm
 :

914 
	mb
;

915 } 
	tUSB_OTG_HFNUM_TyDef
 ;

916 
	u_USB_OTG_HPTXSTS_TyDef


918 
ut32_t
 
	md32
;

921 
ut32_t
 
	mxfva
 :

923 
ut32_t
 
	mxqva
 :

927 
ut32_t
 
	mrme
 :

929 
ut32_t
 
	mtok
 :

931 
ut32_t
 
	mchnum
 :

933 
ut32_t
 
	modd_ev
 :

935 } 
	mxqt
;

937 
	mb
;

938 } 
	tUSB_OTG_HPTXSTS_TyDef
 ;

939 
	u_USB_OTG_HPRT0_TyDef


941 
ut32_t
 
	md32
;

944 
ut32_t
 
	mtcns
 :

946 
ut32_t
 
	mtcnd
 :

948 
ut32_t
 
	m
 :

950 
ut32_t
 
	mnchng
 :

952 
ut32_t
 
	mtovrcua
 :

954 
ut32_t
 
	mtovrcuchng
 :

956 
ut32_t
 
	mes
 :

958 
ut32_t
 
	mtsu
 :

960 
ut32_t
 
	m
 :

962 
ut32_t
 
	mRerved9
 :

964 
ut32_t
 
	mns
 :

966 
ut32_t
 
	mwr
 :

968 
ut32_t
 
	ml
 :

970 
ut32_t
 
	mtd
 :

972 
ut32_t
 
	mRerved19_31
 :

975 
	mb
;

976 } 
	tUSB_OTG_HPRT0_TyDef
 ;

977 
	u_USB_OTG_HAINT_TyDef


979 
ut32_t
 
	md32
;

982 
ut32_t
 
	mcht
 :

984 
ut32_t
 
	mRerved
 :

987 
	mb
;

988 } 
	tUSB_OTG_HAINT_TyDef
 ;

989 
	u_USB_OTG_HAINTMSK_TyDef


991 
ut32_t
 
	md32
;

994 
ut32_t
 
	mcht
 :

996 
ut32_t
 
	mRerved
 :

999 
	mb
;

1000 } 
	tUSB_OTG_HAINTMSK_TyDef
 ;

1001 
	u_USB_OTG_HCCHAR_TyDef


1003 
ut32_t
 
	md32
;

1006 
ut32_t
 
	mmps
 :

1008 
ut32_t
 
	mnum
 :

1010 
ut32_t
 
	md
 :

1012 
ut32_t
 
	mRerved
 :

1014 
ut32_t
 
	mlddev
 :

1016 
ut32_t
 
	mty
 :

1018 
ut32_t
 
	mmuit
 :

1020 
ut32_t
 
	mdevaddr
 :

1022 
ut32_t
 
	moddm
 :

1024 
ut32_t
 
	mchdis
 :

1026 
ut32_t
 
	mch
 :

1029 
	mb
;

1030 } 
	tUSB_OTG_HCCHAR_TyDef
 ;

1031 
	u_USB_OTG_HCSPLT_TyDef


1033 
ut32_t
 
	md32
;

1036 
ut32_t
 
	mddr
 :

1038 
ut32_t
 
	mhubaddr
 :

1040 
ut32_t
 
	mxapos
 :

1042 
ut32_t
 
	mcomp
 :

1044 
ut32_t
 
	mRerved
 :

1046 
ut32_t
 
	mɒa
 :

1049 
	mb
;

1050 } 
	tUSB_OTG_HCSPLT_TyDef
 ;

1051 
	u_USB_OTG_HCINTn_TyDef


1053 
ut32_t
 
	md32
;

1056 
ut32_t
 
	mxrcom
 :

1058 
ut32_t
 
	mchhd
 :

1060 
ut32_t
 
	mahbr
 :

1062 
ut32_t
 
	ml
 :

1064 
ut32_t
 
	mk
 :

1066 
ut32_t
 
	mack
 :

1068 
ut32_t
 
	mny
 :

1070 
ut32_t
 
	mxar
 :

1072 
ut32_t
 
	mbb˼
 :

1074 
ut32_t
 
	mmovrun
 :

1076 
ut32_t
 
	mdg˼
 :

1078 
ut32_t
 
	mRerved
 :

1081 
	mb
;

1082 } 
	tUSB_OTG_HCINTn_TyDef
 ;

1083 
	u_USB_OTG_HCTSIZn_TyDef


1085 
ut32_t
 
	md32
;

1088 
ut32_t
 
	mxrsize
 :

1090 
ut32_t
 
	mpktt
 :

1092 
ut32_t
 
	mpid
 :

1094 
ut32_t
 
	mdng
 :

1097 
	mb
;

1098 } 
	tUSB_OTG_HCTSIZn_TyDef
 ;

1099 
	u_USB_OTG_HCINTMSK_TyDef


1101 
ut32_t
 
	md32
;

1104 
ut32_t
 
	mxrcom
 :

1106 
ut32_t
 
	mchhd
 :

1108 
ut32_t
 
	mahbr
 :

1110 
ut32_t
 
	ml
 :

1112 
ut32_t
 
	mk
 :

1114 
ut32_t
 
	mack
 :

1116 
ut32_t
 
	mny
 :

1118 
ut32_t
 
	mxar
 :

1120 
ut32_t
 
	mbb˼
 :

1122 
ut32_t
 
	mmovrun
 :

1124 
ut32_t
 
	mdg˼
 :

1126 
ut32_t
 
	mRerved
 :

1129 
	mb
;

1130 } 
	tUSB_OTG_HCINTMSK_TyDef
 ;

1132 
	u_USB_OTG_PCGCCTL_TyDef


1134 
ut32_t
 
	md32
;

1137 
ut32_t
 
	mpk
 :

1139 
ut32_t
 
	mgehk
 :

1141 
ut32_t
 
	mRerved2_3
 :

1143 
ut32_t
 
	mphy_su
 :

1145 
ut32_t
 
	mRerved5_31
 :

1148 
	mb
;

1149 } 
	tUSB_OTG_PCGCCTL_TyDef
 ;

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_core.h

29 #ide
__USBD_CORE_H


30 
	#__USBD_CORE_H


	)

33 
	~"usb_dcd.h
"

34 
	~"usbd_def.h
"

35 
	~"usbd_cf.h
"

52 
	mUSBD_OK
 = 0,

53 
	mUSBD_BUSY
,

54 
	mUSBD_FAIL
,

55 }
	tUSBD_Stus
;

91 
USBD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
,

92 
USB_OTG_CORE_ID_TyDef
 
ceID
,

93 
USBD_DEVICE
 *
pDevi
,

94 
USBD_Css_cb_TyDef
 *
ass_cb
,

95 
USBD_U_cb_TyDef
 *
u_cb
);

97 
USBD_Stus
 
USBD_DeIn
(
USB_OTG_CORE_HANDLE
 *
pdev
);

99 
USBD_Stus
 
USBD_CCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
cfgidx
);

101 
USBD_Stus
 
USBD_SCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
cfgidx
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_def.h

30 #ide
__USBD_DEF_H


31 
	#__USBD_DEF_H


	)

34 
	~"usbd_cf.h
"

49 #ide
NULL


50 
	#NULL
 0

	)

53 
	#USB_LEN_DEV_QUALIFIER_DESC
 0x0A

	)

54 
	#USB_LEN_DEV_DESC
 0x12

	)

55 
	#USB_LEN_CFG_DESC
 0x09

	)

56 
	#USB_LEN_IF_DESC
 0x09

	)

57 
	#USB_LEN_EP_DESC
 0x07

	)

58 
	#USB_LEN_OTG_DESC
 0x03

	)

60 
	#USBD_IDX_LANGID_STR
 0x00

	)

61 
	#USBD_IDX_MFC_STR
 0x01

	)

62 
	#USBD_IDX_PRODUCT_STR
 0x02

	)

63 
	#USBD_IDX_SERIAL_STR
 0x03

	)

64 
	#USBD_IDX_CONFIG_STR
 0x04

	)

65 
	#USBD_IDX_INTERFACE_STR
 0x05

	)

67 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

68 
	#USB_REQ_TYPE_CLASS
 0x20

	)

69 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

70 
	#USB_REQ_TYPE_MASK
 0x60

	)

72 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

73 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

74 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

75 
	#USB_REQ_RECIPIENT_MASK
 0x03

	)

77 
	#USB_REQ_GET_STATUS
 0x00

	)

78 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

79 
	#USB_REQ_SET_FEATURE
 0x03

	)

80 
	#USB_REQ_SET_ADDRESS
 0x05

	)

81 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

82 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

83 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

84 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

85 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

86 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

87 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

89 
	#USB_DESC_TYPE_DEVICE
 1

	)

90 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

91 
	#USB_DESC_TYPE_STRING
 3

	)

92 
	#USB_DESC_TYPE_INTERFACE
 4

	)

93 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

94 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

95 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

96 
	#USB_DESC_TYPE_BOS
 0x0F

	)

98 
	#USB_CONFIG_REMOTE_WAKEUP
 2

	)

99 
	#USB_CONFIG_SELF_POWERED
 1

	)

101 
	#USB_FEATURE_EP_HALT
 0

	)

102 
	#USB_FEATURE_REMOTE_WAKEUP
 1

	)

103 
	#USB_FEATURE_TEST_MODE
 2

	)

122 
	#SWAPBYTE
(
addr
(((
ut16_t
)(*((
ut8_t
 *)(addr)))) + \

123 (((
ut16_t
)(*(((
ut8_t
 *)(
addr
)+ 1))<< 8))

	)

125 
	#LOBYTE
(
x
((
ut8_t
)((x& 0x00FF))

	)

126 
	#HIBYTE
(
x
((
ut8_t
)(((x& 0xFF00>>8))

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_ioreq.h

30 #ide
__USBD_IOREQ_H_


31 
	#__USBD_IOREQ_H_


	)

34 
	~"usbd_def.h
"

35 
	~"usbd_ce.h
"

85 
USBD_Stus
 
USBD_CSdDa
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

86 
ut8_t
 *
buf
,

87 
ut16_t
 
n
);

89 
USBD_Stus
 
USBD_CCtueSdDa
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

90 
ut8_t
 *
pbuf
,

91 
ut16_t
 
n
);

93 
USBD_Stus
 
USBD_CPRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

94 
ut8_t
 *
pbuf
,

95 
ut16_t
 
n
);

97 
USBD_Stus
 
USBD_CCtueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

98 
ut8_t
 *
pbuf
,

99 
ut16_t
 
n
);

101 
USBD_Stus
 
USBD_CSdStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

103 
USBD_Stus
 
USBD_CReiveStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
);

105 
ut16_t
 
USBD_GRxCou
 (
USB_OTG_CORE_HANDLE
 *
pdev
 ,

106 
ut8_t
 
num
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_req.h

30 #ide
__USB_REQUEST_H_


31 
	#__USB_REQUEST_H_


	)

34 
	~"usbd_def.h
"

35 
	~"usbd_ce.h
"

36 
	~"usbd_cf.h
"

83 
USBD_Stus
 
USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
);

84 
USBD_Stus
 
USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
);

85 
USBD_Stus
 
USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
);

86 
USBD_PSupReque

USB_OTG_CORE_HANDLE
 *
pdev
,

87 
USB_SETUP_REQ
 *
q
);

89 
USBD_CE

USB_OTG_CORE_HANDLE
 *
pdev
,

90 
USB_SETUP_REQ
 *
q
);

92 
USBD_GSg
(
ut8_t
 *
desc
, ut8_*
unicode
, 
ut16_t
 *
n
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_usr.h

29 #ide
__USBD_USR_H__


30 
	#__USBD_USR_H__


	)

33 
	~"usbd_ieq.h
"

34 #i! 
defed
 (
USE_STM32446_EVAL
&& ! defed (
USE_STM32469I_EVAL
)

55 
USBD_U_cb_TyDef
 
USR_cb
;

56 
USBD_U_cb_TyDef
 
USR_FS_cb
;

57 
USBD_U_cb_TyDef
 
USR_HS_cb
;

86 
USBD_USR_In
();

87 
USBD_USR_DeviRet
 (
ut8_t
 
d
);

88 
USBD_USR_DeviCfigud
 ();

89 
USBD_USR_DeviSuded
();

90 
USBD_USR_DeviResumed
();

92 
USBD_USR_DeviCed
();

93 
USBD_USR_DeviDisced
();

95 
USBD_USR_FS_In
();

96 
USBD_USR_FS_DeviRet
 (
ut8_t
 
d
);

97 
USBD_USR_FS_DeviCfigud
 ();

98 
USBD_USR_FS_DeviSuded
();

99 
USBD_USR_FS_DeviResumed
();

101 
USBD_USR_FS_DeviCed
();

102 
USBD_USR_FS_DeviDisced
();

104 
USBD_USR_HS_In
();

105 
USBD_USR_HS_DeviRet
 (
ut8_t
 
d
);

106 
USBD_USR_HS_DeviCfigud
 ();

107 
USBD_USR_HS_DeviSuded
();

108 
USBD_USR_HS_DeviResumed
();

110 
USBD_USR_HS_DeviCed
();

111 
USBD_USR_HS_DeviDisced
();

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbh_core.h

23 #ide
__USBH_CORE_H


24 
	#__USBH_CORE_H


	)

27 
	~"usb_hcd.h
"

28 
	~"usbh_def.h
"

29 
	~"usbh_cf.h
"

49 
	#MSC_CLASS
 0x08

	)

50 
	#HID_CLASS
 0x03

	)

51 
	#MSC_PROTOCOL
 0x50

	)

52 
	#CBI_PROTOCOL
 0x01

	)

55 
	#USBH_MAX_ERROR_COUNT
 2

	)

56 
	#USBH_DEVICE_ADDRESS_DEFAULT
 0

	)

57 
	#USBH_DEVICE_ADDRESS
 1

	)

70 
	mUSBH_OK
 = 0,

71 
	mUSBH_BUSY
,

72 
	mUSBH_FAIL
,

73 
	mUSBH_NOT_SUPPORTED
,

74 
	mUSBH_UNRECOVERED_ERROR
,

75 
	mUSBH_ERROR_SPEED_UNKNOWN
,

76 
	mUSBH_APPLY_DEINIT


77 }
	tUSBH_Stus
;

81 
	mHOST_IDLE
 =0,

82 
	mHOST_ISSUE_CORE_RESET
,

83 
	mHOST_DEV_ATTACHED
,

84 
	mHOST_DEV_DISCONNECTED
,

85 
	mHOST_ISSUE_RESET
,

86 
	mHOST_DETECT_DEVICE_SPEED
,

87 
	mHOST_ENUMERATION
,

88 
	mHOST_CLASS_REQUEST
,

89 
	mHOST_CLASS
,

90 
	mHOST_CTRL_XFER
,

91 
	mHOST_USR_INPUT
,

92 
	mHOST_SUSPENDED
,

93 
	mHOST_ERROR_STATE


94 }
	tHOST_S
;

98 
	mENUM_IDLE
 = 0,

99 
	mENUM_GET_FULL_DEV_DESC
,

100 
	mENUM_SET_ADDR
,

101 
	mENUM_GET_CFG_DESC
,

102 
	mENUM_GET_FULL_CFG_DESC
,

103 
	mENUM_GET_MFC_STRING_DESC
,

104 
	mENUM_GET_PRODUCT_STRING_DESC
,

105 
	mENUM_GET_SERIALNUM_STRING_DESC
,

106 
	mENUM_SET_CONFIGURATION
,

107 
	mENUM_DEV_CONFIGURED


108 } 
	tENUM_S
;

114 
	mCTRL_IDLE
 =0,

115 
	mCTRL_SETUP
,

116 
	mCTRL_SETUP_WAIT
,

117 
	mCTRL_DATA_IN
,

118 
	mCTRL_DATA_IN_WAIT
,

119 
	mCTRL_DATA_OUT
,

120 
	mCTRL_DATA_OUT_WAIT
,

121 
	mCTRL_STATUS_IN
,

122 
	mCTRL_STATUS_IN_WAIT
,

123 
	mCTRL_STATUS_OUT
,

124 
	mCTRL_STATUS_OUT_WAIT
,

125 
	mCTRL_ERROR


127 
	tCTRL_S
;

130 
	mUSBH_USR_NO_RESP
 = 0,

131 
	mUSBH_USR_RESP_OK
 = 1,

133 
	tUSBH_USR_Stus
;

137 
	mCMD_IDLE
 =0,

138 
	mCMD_SEND
,

139 
	mCMD_WAIT


140 } 
	tCMD_S
;

144 
	s_Cl


146 
ut8_t
 
	mhc_num_
;

147 
ut8_t
 
	mhc_num_out
;

148 
ut8_t
 
	m0size
;

149 
ut8_t
 *
	mbuff
;

150 
ut16_t
 
	mngth
;

151 
ut8_t
 
	mrcou
;

152 
ut16_t
 
	mtim
;

153 
CTRL_STATUS
 
	mus
;

154 
USB_Sup_TyDef
 
	mtup
;

155 
CTRL_S
 
	me
;

157 } 
	tUSBH_Cl_TyDef
;

161 
	s_DeviPr


164 
ut8_t
 
	maddss
;

165 
ut8_t
 
	md
;

166 
USBH_DevDesc_TyDef
 
	mDev_Desc
;

167 
USBH_CfgDesc_TyDef
 
	mCfg_Desc
;

168 
USBH_IDesc_TyDef
 
	mItf_Desc
[
USBH_MAX_NUM_INTERFACES
];

169 
USBH_EpDesc_TyDef
 
	mEp_Desc
[
USBH_MAX_NUM_INTERFACES
][
USBH_MAX_NUM_ENDPOINTS
];

170 
USBH_HIDDesc_TyDef
 
	mHID_Desc
;

172 }
	tUSBH_Devi_TyDef
;

174 
	s_USBH_Css_cb


176 
USBH_Stus
 (*
In
)\

177 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho
);

178 (*
	mDeIn
)\

179 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho
);

180 
USBH_Stus
 (*
Reques
)\

181 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho
);

182 
USBH_Stus
 (*
Mache
)\

183 (
USB_OTG_CORE_HANDLE
 *
	mpdev
 , *
	mpho
);

185 } 
	tUSBH_Css_cb_TyDef
;

188 
	s_USBH_USR_PROP


190 (*
	mIn
)();

191 (*
	mDeIn
)();

192 (*
	mDeviAached
)();

193 (*
	mRetDevi
)();

194 (*
	mDeviDisced
)();

195 (*
	mOvCutDeed
)();

196 (*
	mDeviSedDeed
)(
ut8_t
 
	mDeviSed
);

197 (*
	mDeviDescAvaab
)(*);

198 (*
	mDeviAddssAssigd
)();

199 (*
	mCfigutiDescAvaab
)(
	mUSBH_CfgDesc_TyDef
 *,

200 
	mUSBH_IDesc_TyDef
 *,

201 
	mUSBH_EpDesc_TyDef
 *);

203 (*
	mMuurSg
)(*);

204 (*
	mProduSg
)(*);

205 (*
	mSlNumSg
)(*);

206 (*
	mEnumiDe
)();

207 
USBH_USR_Stus
 (*
UrIut
)();

208 (*
	mUSBH_USR_MSC_Aliti
) ();

209 (*
	mUSBH_USR_DeviNSu܋d
)();

210 (*
	mUecovedE
)();

213 
	tUSBH_U_cb_TyDef
;

215 
	s_Ho_TyDef


217 
HOST_S
 
	mgS
;

218 
HOST_S
 
	mgSBkp
;

219 
ENUM_S
 
	mEnumS
;

220 
CMD_S
 
	mRequeS
;

221 
USBH_Cl_TyDef
 
	mCڌ
;

223 
USBH_Devi_TyDef
 
	mdevi_
;

225 
USBH_Css_cb_TyDef
 *
	mass_cb
;

226 
USBH_U_cb_TyDef
 *
	mu_cb
;

229 } 
	tUSBH_HOST
, *
	tpUSBH_HOST
;

256 
USBH_In
(
USB_OTG_CORE_HANDLE
 *
pdev
,

257 
USB_OTG_CORE_ID_TyDef
 
ceID
,

258 
USBH_HOST
 *
pho
,

259 
USBH_Css_cb_TyDef
 *
ass_cb
,

260 
USBH_U_cb_TyDef
 *
u_cb
);

262 
USBH_Stus
 
USBH_DeIn
(
USB_OTG_CORE_HANDLE
 *
pdev
,

263 
USBH_HOST
 *
pho
);

264 
USBH_Pross
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

265 
USBH_HOST
 *
pho
);

266 
USBH_EHd
(
USBH_HOST
 *
pho
,

267 
USBH_Stus
 
rTy
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbh_def.h

34 #ide 
USBH_DEF_H


35 
	#USBH_DEF_H


	)

37 #ide
USBH_NULL


38 
	#USBH_NULL
 ((*)0)

	)

41 #ide
FALSE


42 
	#FALSE
 0

	)

45 #ide
TRUE


46 
	#TRUE
 1

	)

50 
	#VB
(
VAR
,
POS
(VAR & (1 << POS))

	)

51 
	#SB
(
VAR
,
POS
(VAR |(1 << POS))

	)

52 
	#CB
(
VAR
,
POS
(VAR &((1 << POS)^255))

	)

54 
	#LE16
(
addr
(((
u16
)(*((
u8
 *)(addr))))\

55 + (((
u16
)(*(((
u8
 *)(
addr
)+ 1))<< 8))

	)

57 
	#USB_LEN_DESC_HDR
 0x02

	)

58 
	#USB_LEN_DEV_DESC
 0x12

	)

59 
	#USB_LEN_CFG_DESC
 0x09

	)

60 
	#USB_LEN_IF_DESC
 0x09

	)

61 
	#USB_LEN_EP_DESC
 0x07

	)

62 
	#USB_LEN_OTG_DESC
 0x03

	)

63 
	#USB_LEN_SETUP_PKT
 0x08

	)

66 
	#USB_REQ_DIR_MASK
 0x80

	)

67 
	#USB_H2D
 0x00

	)

68 
	#USB_D2H
 0x80

	)

71 
	#USB_REQ_TYPE_STANDARD
 0x00

	)

72 
	#USB_REQ_TYPE_CLASS
 0x20

	)

73 
	#USB_REQ_TYPE_VENDOR
 0x40

	)

74 
	#USB_REQ_TYPE_RESERVED
 0x60

	)

77 
	#USB_REQ_RECIPIENT_DEVICE
 0x00

	)

78 
	#USB_REQ_RECIPIENT_INTERFACE
 0x01

	)

79 
	#USB_REQ_RECIPIENT_ENDPOINT
 0x02

	)

80 
	#USB_REQ_RECIPIENT_OTHER
 0x03

	)

84 
	#USB_REQ_GET_STATUS
 0x00

	)

85 
	#USB_REQ_CLEAR_FEATURE
 0x01

	)

86 
	#USB_REQ_SET_FEATURE
 0x03

	)

87 
	#USB_REQ_SET_ADDRESS
 0x05

	)

88 
	#USB_REQ_GET_DESCRIPTOR
 0x06

	)

89 
	#USB_REQ_SET_DESCRIPTOR
 0x07

	)

90 
	#USB_REQ_GET_CONFIGURATION
 0x08

	)

91 
	#USB_REQ_SET_CONFIGURATION
 0x09

	)

92 
	#USB_REQ_GET_INTERFACE
 0x0A

	)

93 
	#USB_REQ_SET_INTERFACE
 0x0B

	)

94 
	#USB_REQ_SYNCH_FRAME
 0x0C

	)

97 
	#USB_DESC_TYPE_DEVICE
 1

	)

98 
	#USB_DESC_TYPE_CONFIGURATION
 2

	)

99 
	#USB_DESC_TYPE_STRING
 3

	)

100 
	#USB_DESC_TYPE_INTERFACE
 4

	)

101 
	#USB_DESC_TYPE_ENDPOINT
 5

	)

102 
	#USB_DESC_TYPE_DEVICE_QUALIFIER
 6

	)

103 
	#USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 7

	)

104 
	#USB_DESC_TYPE_INTERFACE_POWER
 8

	)

105 
	#USB_DESC_TYPE_HID
 0x21

	)

106 
	#USB_DESC_TYPE_HID_REPORT
 0x22

	)

109 
	#USB_DEVICE_DESC_SIZE
 18

	)

110 
	#USB_CONFIGURATION_DESC_SIZE
 9

	)

111 
	#USB_HID_DESC_SIZE
 9

	)

112 
	#USB_INTERFACE_DESC_SIZE
 9

	)

113 
	#USB_ENDPOINT_DESC_SIZE
 7

	)

117 
	#USB_DESC_DEVICE
 ((
USB_DESC_TYPE_DEVICE
 << 8& 0xFF00)

	)

118 
	#USB_DESC_CONFIGURATION
 ((
USB_DESC_TYPE_CONFIGURATION
 << 8& 0xFF00)

	)

119 
	#USB_DESC_STRING
 ((
USB_DESC_TYPE_STRING
 << 8& 0xFF00)

	)

120 
	#USB_DESC_INTERFACE
 ((
USB_DESC_TYPE_INTERFACE
 << 8& 0xFF00)

	)

121 
	#USB_DESC_ENDPOINT
 ((
USB_DESC_TYPE_INTERFACE
 << 8& 0xFF00)

	)

122 
	#USB_DESC_DEVICE_QUALIFIER
 ((
USB_DESC_TYPE_DEVICE_QUALIFIER
 << 8& 0xFF00)

	)

123 
	#USB_DESC_OTHER_SPEED_CONFIGURATION
 ((
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
 << 8& 0xFF00)

	)

124 
	#USB_DESC_INTERFACE_POWER
 ((
USB_DESC_TYPE_INTERFACE_POWER
 << 8& 0xFF00)

	)

125 
	#USB_DESC_HID_REPORT
 ((
USB_DESC_TYPE_HID_REPORT
 << 8& 0xFF00)

	)

126 
	#USB_DESC_HID
 ((
USB_DESC_TYPE_HID
 << 8& 0xFF00)

	)

129 
	#USB_EP_TYPE_CTRL
 0x00

	)

130 
	#USB_EP_TYPE_ISOC
 0x01

	)

131 
	#USB_EP_TYPE_BULK
 0x02

	)

132 
	#USB_EP_TYPE_INTR
 0x03

	)

134 
	#USB_EP_DIR_OUT
 0x00

	)

135 
	#USB_EP_DIR_IN
 0x80

	)

136 
	#USB_EP_DIR_MSK
 0x80

	)

139 
	#USB_MSC_CLASS
 0x08

	)

140 
	#USB_HID_CLASS
 0x03

	)

143 
	#HID_BOOT_CODE
 0x01

	)

144 
	#HID_KEYBRD_BOOT_CODE
 0x01

	)

145 
	#HID_MOUSE_BOOT_CODE
 0x02

	)

149 
	#DATA_STAGE_TIMEOUT
 5000

	)

150 
	#NODATA_STAGE_TIMEOUT
 50

	)

157 
	#USBH_CONFIGURATION_DESCRIPTOR_SIZE
 (
USB_CONFIGURATION_DESC_SIZE
 \

158 + 
USB_INTERFACE_DESC_SIZE
\

159 + (
USBH_MAX_NUM_ENDPOINTS
 * 
USB_ENDPOINT_DESC_SIZE
))

	)

162 
	#CONFIG_DESC_wTOTAL_LENGTH
 (
CfigutiDestDa
.
CfigDescfld
.\

163 
CfigutiDest
.
wTٮLgth
)

	)

169 
ut16_t
 
	mw
;

170 
	sBW


172 
ut8_t
 
	mmsb
;

173 
ut8_t
 
	mlsb
;

175 
	mbw
;

177 
	tut16_t_ut8_t
;

180 
	u_USB_Sup


182 
ut8_t
 
	md8
[8];

184 
	s_SupPkt_Suc


186 
ut8_t
 
	mbmRequeTy
;

187 
ut8_t
 
	mbReque
;

188 
ut16_t_ut8_t
 
	mwVue
;

189 
ut16_t_ut8_t
 
	mwIndex
;

190 
ut16_t_ut8_t
 
	mwLgth
;

191 } 
	mb
;

193 
	tUSB_Sup_TyDef
;

195 
	s_DescHd


197 
ut8_t
 
	mbLgth
;

198 
ut8_t
 
	mbDestTy
;

200 
	tUSBH_DescHd_t
;

202 
	s_DeviDest


204 
ut8_t
 
	mbLgth
;

205 
ut8_t
 
	mbDestTy
;

206 
ut16_t
 
	mbcdUSB
;

207 
ut8_t
 
	mbDeviCss
;

208 
ut8_t
 
	mbDeviSubCss
;

209 
ut8_t
 
	mbDeviProc
;

213 
ut8_t
 
	mbMaxPackSize
;

214 
ut16_t
 
	midVd
;

215 
ut16_t
 
	midProdu
;

216 
ut16_t
 
	mbcdDevi
;

217 
ut8_t
 
	miMuur
;

218 
ut8_t
 
	miProdu
;

219 
ut8_t
 
	miSlNumb
;

220 
ut8_t
 
	mbNumCfigutis
;

222 
	tUSBH_DevDesc_TyDef
;

225 
	s_CfigutiDest


227 
ut8_t
 
	mbLgth
;

228 
ut8_t
 
	mbDestTy
;

229 
ut16_t
 
	mwTٮLgth
;

230 
ut8_t
 
	mbNumIs
;

231 
ut8_t
 
	mbCfigutiVue
;

232 
ut8_t
 
	miCfiguti
;

233 
ut8_t
 
	mbmAribus
;

234 
ut8_t
 
	mbMaxPow
;

236 
	tUSBH_CfgDesc_TyDef
;

239 
	s_HIDDest


241 
ut8_t
 
	mbLgth
;

242 
ut8_t
 
	mbDestTy
;

243 
ut16_t
 
	mbcdHID
;

244 
ut8_t
 
	mbCouryCode
;

245 
ut8_t
 
	mbNumDests
;

246 
ut8_t
 
	mbRtDestTy
;

247 
ut16_t
 
	mwImLgth
;

249 
	tUSBH_HIDDesc_TyDef
;

252 
	s_IDest


254 
ut8_t
 
	mbLgth
;

255 
ut8_t
 
	mbDestTy
;

256 
ut8_t
 
	mbINumb
;

257 
ut8_t
 
	mbAɔǋStg
;

258 
ut8_t
 
	mbNumEndpots
;

259 
ut8_t
 
	mbICss
;

260 
ut8_t
 
	mbISubCss
;

261 
ut8_t
 
	mbIProc
;

262 
ut8_t
 
	miI
;

265 
	tUSBH_IDesc_TyDef
;

268 
	s_EndpotDest


270 
ut8_t
 
	mbLgth
;

271 
ut8_t
 
	mbDestTy
;

272 
ut8_t
 
	mbEndpotAddss
;

273 
ut8_t
 
	mbmAribus
;

274 
ut16_t
 
	mwMaxPackSize
;

275 
ut8_t
 
	mbIv
;

277 
	tUSBH_EpDesc_TyDef
;

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usb_core.c

29 
	~"usb_ce.h
"

30 
	~"usb_b.h
"

95 
	$USB_OTG_EbCommI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

97 
USB_OTG_GINTMSK_TyDef
 
t_mask
;

99 
t_mask
.
d32
 = 0;

101 #ide
USE_OTG_MODE


102 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GOTGINT
, 0xFFFFFFFF);

105 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTSTS
, 0xBFFFFFFF);

107 
t_mask
.
b
.
wkup
 = 1;

108 
t_mask
.
b
.
usbsud
 = 1;

110 #ifde
USE_OTG_MODE


111 
t_mask
.
b
.
g
 = 1;

112 
t_mask
.
b
.
seq
 = 1;

113 
t_mask
.
b
.
cidschng
 = 1;

115 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
t_mask
.
d32
);

116 
	}
}

123 
USB_OTG_STS
 
	$USB_OTG_CeRet
(
USB_OTG_CORE_HANDLE
 *
pdev
)

125 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

126 
__IO
 
USB_OTG_GRSTCTL_TyDef
 
gt
;

127 
ut32_t
 
cou
 = 0;

129 
gt
.
d32
 = 0;

133 
	`USB_OTG_BSP_uDay
(3);

134 
gt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GRSTCTL
);

135 i(++
cou
 > 200000)

137  
USB_OTG_OK
;

140 
gt
.
b
.
ahbid
 == 0);

142 
cou
 = 0;

143 
gt
.
b
.
csr
 = 1;

144 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRSTCTL
, 
gt
.
d32
 );

147 
gt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GRSTCTL
);

148 i(++
cou
 > 200000)

153 
gt
.
b
.
csr
 == 1);

155 
	`USB_OTG_BSP_uDay
(3);

156  
us
;

157 
	}
}

168 
USB_OTG_STS
 
	$USB_OTG_WrePack
(
USB_OTG_CORE_HANDLE
 *
pdev
,

169 
ut8_t
 *
c
,

170 
ut8_t
 
ch__num
,

171 
ut16_t
 
n
)

173 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

174 i(
pdev
->
cfg
.
dma_ab
 == 0)

176 
ut32_t
 
cou32b
0 , 
i
= 0;

177 
__IO
 
ut32_t
 *
fifo
;

179 
cou32b
 = (
n
 + 3) / 4;

180 
fifo
 = 
pdev
->
gs
.
DFIFO
[
ch__num
];

181 
i
 = 0; i < 
cou32b
; i++)

183 
	`USB_OTG_WRITE_REG32

fifo
, *((
__cked
 
ut32_t
 *)
c
) );

184 
c
+=4;

187  
us
;

188 
	}
}

198 *
	$USB_OTG_RdPack
(
USB_OTG_CORE_HANDLE
 *
pdev
,

199 
ut8_t
 *
de
,

200 
ut16_t
 
n
)

202 
ut32_t
 
i
=0;

203 
ut32_t
 
cou32b
 = (
n
 + 3) / 4;

205 
__IO
 
ut32_t
 *
fifo
 = 
pdev
->
gs
.
DFIFO
[0];

207  
i
 = 0; i < 
cou32b
; i++)

209 *(
__cked
 
ut32_t
 *)
de
 = 
	`USB_OTG_READ_REG32
(
fifo
);

210 
de
 += 4 ;

212  ((*)
de
);

213 
	}
}

222 
USB_OTG_STS
 
	$USB_OTG_SeCe
(
USB_OTG_CORE_HANDLE
 *
pdev
,

223 
USB_OTG_CORE_ID_TyDef
 
ceID
)

225 
ut32_t
 
i
 , 
baAddss
 = 0;

226 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

228 
pdev
->
cfg
.
dma_ab
 = 0;

231 
pdev
->
cfg
.
d
 = 
USB_OTG_SPEED_FULL
;

232 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

235 i(
ceID
 =
USB_OTG_FS_CORE_ID
)

237 
baAddss
 = 
USB_OTG_FS_BASE_ADDR
;

238 
pdev
->
cfg
.
ceID
 = 
USB_OTG_FS_CORE_ID
;

239 
pdev
->
cfg
.
ho_chls
 = 8 ;

240 
pdev
->
cfg
.
dev_dpots
 = 4 ;

241 
pdev
->
cfg
.
TٮFifoSize
 = 320;

242 
pdev
->
cfg
.
phy_
 = 
USB_OTG_EMBEDDED_PHY
;

244 #ifde
USB_OTG_FS_SOF_OUTPUT_ENABLED


245 
pdev
->
cfg
.
Sof_ouut
 = 1;

248 #ifde
USB_OTG_FS_LOW_PWR_MGMT_SUPPORT


249 
pdev
->
cfg
.
low_pow
 = 1;

252 i(
ceID
 =
USB_OTG_HS_CORE_ID
)

254 
baAddss
 = 
USB_OTG_HS_BASE_ADDR
;

255 
pdev
->
cfg
.
ceID
 = 
USB_OTG_HS_CORE_ID
;

256 
pdev
->
cfg
.
ho_chls
 = 12 ;

257 
pdev
->
cfg
.
dev_dpots
 = 6 ;

258 
pdev
->
cfg
.
TٮFifoSize
 = 1280;

260 #ifde
USB_OTG_ULPI_PHY_ENABLED


261 
pdev
->
cfg
.
phy_
 = 
USB_OTG_ULPI_PHY
;

263 #ifde
USB_OTG_EMBEDDED_PHY_ENABLED


264 
pdev
->
cfg
.
phy_
 = 
USB_OTG_EMBEDDED_PHY
;

268 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


269 
pdev
->
cfg
.
dma_ab
 = 1;

272 #ifde
USB_OTG_HS_SOF_OUTPUT_ENABLED


273 
pdev
->
cfg
.
Sof_ouut
 = 1;

276 #ifde
USB_OTG_HS_LOW_PWR_MGMT_SUPPORT


277 
pdev
->
cfg
.
low_pow
 = 1;

287 
pdev
->
gs
.
GREGS
 = (
USB_OTG_GREGS
 *)(
baAddss
 + \

288 
USB_OTG_CORE_GLOBAL_REGS_OFFSET
);

289 
pdev
->
gs
.
DREGS
 = (
USB_OTG_DREGS
 *(
baAddss
 + \

290 
USB_OTG_DEV_GLOBAL_REG_OFFSET
);

292 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
; i++)

294 
pdev
->
gs
.
INEP_REGS
[
i
] = (
USB_OTG_INEPREGS
 *) \

295 (
baAddss
 + 
USB_OTG_DEV_IN_EP_REG_OFFSET
 + \

296 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

297 
pdev
->
gs
.
OUTEP_REGS
[
i
] = (
USB_OTG_OUTEPREGS
 *) \

298 (
baAddss
 + 
USB_OTG_DEV_OUT_EP_REG_OFFSET
 + \

299 (
i
 * 
USB_OTG_EP_REG_OFFSET
));

301 
pdev
->
gs
.
HREGS
 = (
USB_OTG_HREGS
 *)(
baAddss
 + \

302 
USB_OTG_HOST_GLOBAL_REG_OFFSET
);

303 
pdev
->
gs
.
HPRT0
 = (
ut32_t
 *)(
baAddss
 + 
USB_OTG_HOST_PORT_REGS_OFFSET
);

305 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
; i++)

307 
pdev
->
gs
.
HC_REGS
[
i
] = (
USB_OTG_HC_REGS
 *)(
baAddss
 + \

308 
USB_OTG_HOST_CHAN_REGS_OFFSET
 + \

309 (
i
 * 
USB_OTG_CHAN_REGS_OFFSET
));

311 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
; i++)

313 
pdev
->
gs
.
DFIFO
[
i
] = (
ut32_t
 *)(
baAddss
 + 
USB_OTG_DATA_FIFO_OFFSET
 +\

314 (
i
 * 
USB_OTG_DATA_FIFO_SIZE
));

316 
pdev
->
gs
.
PCGCCTL
 = (
ut32_t
 *)(
baAddss
 + 
USB_OTG_PCGCCTL_OFFSET
);

318  
us
;

319 
	}
}

329 
USB_OTG_STS
 
	$USB_OTG_CeIn
(
USB_OTG_CORE_HANDLE
 *
pdev
)

331 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

332 
USB_OTG_GUSBCFG_TyDef
 
usbcfg
;

333 
USB_OTG_GCCFG_TyDef
 
gccfg
;

334 
USB_OTG_GAHBCFG_TyDef
 
ahbcfg
;

335 #i
	`defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

336 
USB_OTG_DCTL_TyDef
 
dl
;

338 
usbcfg
.
d32
 = 0;

339 
gccfg
.
d32
 = 0;

340 
ahbcfg
.
d32
 = 0;

342 i(
pdev
->
cfg
.
phy_
 =
USB_OTG_ULPI_PHY
)

344 
gccfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GCCFG
);

345 
gccfg
.
b
.
pwdn
 = 0;

347 i(
pdev
->
cfg
.
Sof_ouut
)

349 
gccfg
.
b
.
sofoun
 = 1;

351 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

354 
usbcfg
.
d32
 = 0;

355 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

357 
usbcfg
.
b
.
phyl
 = 0;

358 #ifde
USB_OTG_INTERNAL_VBUS_ENABLED


359 
usbcfg
.
b
.
ui_ext_vbus_drv
 = 0;

361 #ifde
USB_OTG_EXTERNAL_VBUS_ENABLED


362 
usbcfg
.
b
.
ui_ext_vbus_drv
 = 1;

365 
usbcfg
.
b
.
rm_l_dl_pul
 = 0;

367 
usbcfg
.
b
.
ui_fs
 = 0;

368 
usbcfg
.
b
.
ui_k_sus_m
 = 0;

369 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

372 
	`USB_OTG_CeRet
(
pdev
);

374 if(
pdev
->
cfg
.
dma_ab
 == 1)

377 
ahbcfg
.
b
.
hburn
 = 5;

378 
ahbcfg
.
b
.
dmb
 = 1;

379 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

386 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);;

387 
usbcfg
.
b
.
phyl
 = 1;

388 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

390 
	`USB_OTG_CeRet
(
pdev
);

392 
gccfg
.
d32
 = 0;

393 
gccfg
.
b
.
pwdn
 = 1;

394 
gccfg
.
b
.
vbusnsgA
 = 1 ;

395 
gccfg
.
b
.
vbusnsgB
 = 1 ;

397 #ide
VBUS_SENSING_ENABLED


398 
gccfg
.
b
.
dibvbusnsg
 = 1;

401 if(
pdev
->
cfg
.
Sof_ouut
)

403 
gccfg
.
b
.
sofoun
 = 1;

406 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GCCFG
, 
gccfg
.
d32
);

407 
	`USB_OTG_BSP_mDay
(20);

410 if(
pdev
->
cfg
.
dma_ab
 == 1)

413 
ahbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
);

414 
ahbcfg
.
b
.
hburn
 = 5;

415 
ahbcfg
.
b
.
dmb
 = 1;

416 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
);

420 #ifde 
USE_OTG_MODE


421 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

422 
usbcfg
.
b
.
hp
 = 1;

423 
usbcfg
.
b
.
pp
 = 1;

424 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

425 
	`USB_OTG_EbCommI
(
pdev
);

428 #i
	`defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

429 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

430 
usbcfg
.
b
.
pp
 = 1;

432 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

434 
dl
.
b
.
sdisc
 = 0;

435 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
);

436 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

437 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

438 
	`USB_OTG_EbCommI
(
pdev
);

441  
us
;

442 
	}
}

449 
USB_OTG_STS
 
	$USB_OTG_EbGlobI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

451 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

452 
USB_OTG_GAHBCFG_TyDef
 
ahbcfg
;

454 
ahbcfg
.
d32
 = 0;

455 
ahbcfg
.
b
.
glblmsk
 = 1;

456 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
, 0, 
ahbcfg
.
d32
);

457  
us
;

458 
	}
}

467 
USB_OTG_STS
 
	$USB_OTG_DibGlobI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

469 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

470 
USB_OTG_GAHBCFG_TyDef
 
ahbcfg
;

471 
ahbcfg
.
d32
 = 0;

472 
ahbcfg
.
b
.
glblmsk
 = 1;

473 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GAHBCFG
, 
ahbcfg
.
d32
, 0);

474  
us
;

475 
	}
}

484 
USB_OTG_STS
 
	$USB_OTG_FlushTxFifo
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut32_t
 
num
 )

486 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

487 
__IO
 
USB_OTG_GRSTCTL_TyDef
 
gt
;

489 
ut32_t
 
cou
 = 0;

490 
gt
.
d32
 = 0;

491 
gt
.
b
.
txfsh
 = 1;

492 
gt
.
b
.
txum
 = 
num
;

493 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GRSTCTL
, 
gt
.
d32
 );

496 
gt
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GRSTCTL
);

497 i(++
cou
 > 200000)

502 
gt
.
b
.
txfsh
 == 1);

504 
	`USB_OTG_BSP_uDay
(3);

505  
us
;

506 
	}
}

514 
USB_OTG_STS
 
	$USB_OTG_FlushRxFifo

USB_OTG_CORE_HANDLE
 *
pdev
 )

516 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

517 
__IO
 
USB_OTG_GRSTCTL_TyDef
 
gt
;

518 
ut32_t
 
cou
 = 0;

520 
gt
.
d32
 = 0;

521 
gt
.
b
.
rxfsh
 = 1;

522 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GRSTCTL
, 
gt
.
d32
 );

525 
gt
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GRSTCTL
);

526 i(++
cou
 > 200000)

531 
gt
.
b
.
rxfsh
 == 1);

533 
	`USB_OTG_BSP_uDay
(3);

534  
us
;

535 
	}
}

544 
USB_OTG_STS
 
	$USB_OTG_SCutMode
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
mode
)

546 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

547 
USB_OTG_GUSBCFG_TyDef
 
usbcfg
;

549 
usbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

551 
usbcfg
.
b
.
f_ho
 = 0;

552 
usbcfg
.
b
.
f_dev
 = 0;

554 i
mode
 =
HOST_MODE
)

556 
usbcfg
.
b
.
f_ho
 = 1;

558 i
mode
 =
DEVICE_MODE
)

560 
usbcfg
.
b
.
f_dev
 = 1;

568 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
usbcfg
.
d32
);

569 
	`USB_OTG_BSP_mDay
(50);

570  
us
;

571 
	}
}

579 
ut32_t
 
	$USB_OTG_GMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

581  (
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
 ) & 0x1);

582 
	}
}

590 
ut8_t
 
	$USB_OTG_IsDeviMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

592  (
	`USB_OTG_GMode
(
pdev
!
HOST_MODE
);

593 
	}
}

601 
ut8_t
 
	$USB_OTG_IsHoMode
(
USB_OTG_CORE_HANDLE
 *
pdev
)

603  (
	`USB_OTG_GMode
(
pdev
=
HOST_MODE
);

604 
	}
}

612 
ut32_t
 
	$USB_OTG_RdCeI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

614 
ut32_t
 
v
 = 0;

615 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
);

616 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
);

617  
v
;

618 
	}
}

626 
ut32_t
 
	$USB_OTG_RdOtgI
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

628  (
	`USB_OTG_READ_REG32
 (&
pdev
->
gs
.
GREGS
->
GOTGINT
));

629 
	}
}

631 #ifde
USE_HOST_MODE


637 
USB_OTG_STS
 
	$USB_OTG_CeInHo
(
USB_OTG_CORE_HANDLE
 *
pdev
)

639 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

640 
USB_OTG_FSIZ_TyDef
 
txfifosize
;

641 
USB_OTG_FSIZ_TyDef
 
xfifosize
;

642 
USB_OTG_HCFG_TyDef
 
hcfg
;

644 #ifde
USE_OTG_MODE


645 
USB_OTG_OTGCTL_TyDef
 
ggl
;

648 
ut32_t
 
i
 = 0;

650 
txfifosize
.
d32
 = 0;

651 
xfifosize
.
d32
 = 0;

652 #ifde
USE_OTG_MODE


653 
ggl
.
d32
 = 0;

655 
hcfg
.
d32
 = 0;

659 
	`USB_OTG_BSP_CfigVBUS
(
pdev
);

662 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 0);

665 i(
pdev
->
cfg
.
phy_
 =
USB_OTG_ULPI_PHY
)

667 
	`USB_OTG_InFSLSPClkS
(
pdev
 , 
HCFG_30_60_MHZ
);

671 
	`USB_OTG_InFSLSPClkS
(
pdev
 , 
HCFG_48_MHZ
);

673 
	`USB_OTG_RetPt
(
pdev
);

675 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
);

676 
hcfg
.
b
.
fssu
 = 0;

677 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

681 #ifde
USB_OTG_FS_CORE


682 if(
pdev
->
cfg
.
ceID
 =
USB_OTG_FS_CORE_ID
)

685 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

686 
txfifosize
.
b
.
ddr
 = 
RX_FIFO_FS_SIZE
;

687 
txfifosize
.
b
.
dth
 = 
TXH_NP_FS_FIFOSIZ
;

688 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
txfifosize
.
d32
);

690 
xfifosize
.
b
.
ddr
 = 
RX_FIFO_FS_SIZE
 + 
TXH_NP_FS_FIFOSIZ
;

691 
xfifosize
.
b
.
dth
 = 
TXH_P_FS_FIFOSIZ
;

692 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
HPTXFSIZ
, 
xfifosize
.
d32
);

695 #ifde
USB_OTG_HS_CORE


696 i(
pdev
->
cfg
.
ceID
 =
USB_OTG_HS_CORE_ID
)

699 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

700 
txfifosize
.
b
.
ddr
 = 
RX_FIFO_HS_SIZE
;

701 
txfifosize
.
b
.
dth
 = 
TXH_NP_HS_FIFOSIZ
;

702 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
txfifosize
.
d32
);

704 
xfifosize
.
b
.
ddr
 = 
RX_FIFO_HS_SIZE
 + 
TXH_NP_HS_FIFOSIZ
;

705 
xfifosize
.
b
.
dth
 = 
TXH_P_HS_FIFOSIZ
;

706 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
HPTXFSIZ
, 
xfifosize
.
d32
);

710 #ifde
USE_OTG_MODE


712 
ggl
.
b
.
hthŒ
 = 1;

713 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GOTGCTL
, 
ggl
.
d32
, 0);

717 
	`USB_OTG_FlushTxFifo
(
pdev
, 0x10 );

718 
	`USB_OTG_FlushRxFifo
(
pdev
);

722 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
; i++)

724 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
HC_REGS
[
i
]->
HCINT
, 0xFFFFFFFF );

725 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
HC_REGS
[
i
]->
HCINTMSK
, 0 );

727 #ide
USE_OTG_MODE


728 
	`USB_OTG_DriveVbus
(
pdev
, 1);

731 
	`USB_OTG_EbHoI
(
pdev
);

732  
us
;

733 
	}
}

741 
ut8_t
 
	$USB_OTG_IsEvFme
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

743  !(
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HFNUM
) & 0x1);

744 
	}
}

752 
	$USB_OTG_DriveVbus
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
e
)

754 
USB_OTG_HPRT0_TyDef
 
ht0
;

756 
ht0
.
d32
 = 0;

759 
	`USB_OTG_BSP_DriveVBUS
(
pdev
, 
e
);

762 
ht0
.
d32
 = 
	`USB_OTG_RdHPRT0
(
pdev
);

763 i((
ht0
.
b
.
wr
 =0 ) && (
e
 == 1 ))

765 
ht0
.
b
.
wr
 = 1;

766 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

768 i((
ht0
.
b
.
wr
 =1 ) && (
e
 == 0 ))

770 
ht0
.
b
.
wr
 = 0;

771 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

774 
	`USB_OTG_BSP_mDay
(200);

775 
	}
}

781 
USB_OTG_STS
 
	$USB_OTG_EbHoI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

783 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

784 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

785 
tmsk
.
d32
 = 0;

787 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0);

790 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 0xFFFFFFFF);

793 
	`USB_OTG_EbCommI
(
pdev
);

795 i(
pdev
->
cfg
.
dma_ab
 == 0)

797 
tmsk
.
b
.
rxsqlvl
 = 1;

801 
tmsk
.
b
.
comisoout
 = 1;

802 
tmsk
.
b
.
hc
 = 1;

803 
tmsk
.
b
.
pt
 = 1;

804 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, intmsk.d32);

806 
tmsk
.
d32
 = 0;

808 
tmsk
.
b
.
disc
 = 1;

810 
tmsk
.
b
.
sof
 = 1;

811 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, 0);

812  
us
;

813 
	}
}

822 
	$USB_OTG_InFSLSPClkS
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
eq
)

824 
USB_OTG_HCFG_TyDef
 
hcfg
;

826 
hcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
);

827 
hcfg
.
b
.
fkl
 = 
eq
;

828 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HCFG
, 
hcfg
.
d32
);

829 
	}
}

837 
ut32_t
 
	$USB_OTG_RdHPRT0
(
USB_OTG_CORE_HANDLE
 *
pdev
)

839 
USB_OTG_HPRT0_TyDef
 
ht0
;

841 
ht0
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
HPRT0
);

842 
ht0
.
b
.

 = 0;

843 
ht0
.
b
.
tcnd
 = 0;

844 
ht0
.
b
.
nchng
 = 0;

845 
ht0
.
b
.
tovrcuchng
 = 0;

846  
ht0
.
d32
;

847 
	}
}

855 
ut32_t
 
	$USB_OTG_RdHoAChls_
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

857  (
	`USB_OTG_READ_REG32
 (&
pdev
->
gs
.
HREGS
->
HAINT
));

858 
	}
}

868 
ut32_t
 
	$USB_OTG_RetPt
(
USB_OTG_CORE_HANDLE
 *
pdev
)

870 
USB_OTG_HPRT0_TyDef
 
ht0
;

872 
ht0
.
d32
 = 
	`USB_OTG_RdHPRT0
(
pdev
);

873 
ht0
.
b
.

 = 1;

874 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

875 
	`USB_OTG_BSP_mDay
 (100);

876 
ht0
.
b
.

 = 0;

877 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
HPRT0
, 
ht0
.
d32
);

878 
	`USB_OTG_BSP_mDay
 (20);

880 
	}
}

889 
USB_OTG_STS
 
	$USB_OTG_HC_In
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

891 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

892 
ut32_t
 
_ab
 = 0;

893 
USB_OTG_HCINTMSK_TyDef
 
hctmsk
;

894 
USB_OTG_GINTMSK_TyDef
 
gtmsk
;

895 
USB_OTG_HCCHAR_TyDef
 
hcch
;

896 
USB_OTG_HCINTn_TyDef
 
hct
;

899 
gtmsk
.
d32
 = 0;

900 
hctmsk
.
d32
 = 0;

901 
hcch
.
d32
 = 0;

904 
hct
.
d32
 = 0xFFFFFFFF;

905 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINT
, 
hct
.
d32
);

908 
hctmsk
.
d32
 = 0;

910 i(
pdev
->
cfg
.
dma_ab
 == 1)

912 
hctmsk
.
b
.
ahbr
 = 1;

915 
pdev
->
ho
.
hc
[
hc_num
].
_ty
)

917 
EP_TYPE_CTRL
:

918 
EP_TYPE_BULK
:

919 
hctmsk
.
b
.
xrcom
 = 1;

920 
hctmsk
.
b
.
l
 = 1;

921 
hctmsk
.
b
.
xar
 = 1;

922 
hctmsk
.
b
.
dg˼
 = 1;

923 
hctmsk
.
b
.
k
 = 1;

924 i(
pdev
->
ho
.
hc
[
hc_num
].
_is_
)

926 
hctmsk
.
b
.
bb˼
 = 1;

930 
hctmsk
.
b
.
ny
 = 1;

931 i(
pdev
->
ho
.
hc
[
hc_num
].
do_pg
)

933 
hctmsk
.
b
.
ack
 = 1;

937 
EP_TYPE_INTR
:

938 
hctmsk
.
b
.
xrcom
 = 1;

939 
hctmsk
.
b
.
k
 = 1;

940 
hctmsk
.
b
.
l
 = 1;

941 
hctmsk
.
b
.
xar
 = 1;

942 
hctmsk
.
b
.
dg˼
 = 1;

943 
hctmsk
.
b
.
movrun
 = 1;

945 i(
pdev
->
ho
.
hc
[
hc_num
].
_is_
)

947 
hctmsk
.
b
.
bb˼
 = 1;

951 
EP_TYPE_ISOC
:

952 
hctmsk
.
b
.
xrcom
 = 1;

953 
hctmsk
.
b
.
movrun
 = 1;

954 
hctmsk
.
b
.
ack
 = 1;

956 i(
pdev
->
ho
.
hc
[
hc_num
].
_is_
)

958 
hctmsk
.
b
.
xar
 = 1;

959 
hctmsk
.
b
.
bb˼
 = 1;

965 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCINTMSK
, 
hctmsk
.
d32
);

969 
_ab
 = (1 << 
hc_num
);

970 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
HREGS
->
HAINTMSK
, 0, 
_ab
);

973 
gtmsk
.
b
.
hc
 = 1;

974 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
gtmsk
.
d32
);

977 
hcch
.
d32
 = 0;

978 
hcch
.
b
.
devaddr
 = 
pdev
->
ho
.
hc
[
hc_num
].
dev_addr
;

979 
hcch
.
b
.
num
 = 
pdev
->
ho
.
hc
[
hc_num
].
_num
;

980 
hcch
.
b
.
d
 = 
pdev
->
ho
.
hc
[
hc_num
].
_is_
;

981 
hcch
.
b
.
lddev
 = (
pdev
->
ho
.
hc
[
hc_num
].
d
 =
HPRT0_PRTSPD_LOW_SPEED
);

982 
hcch
.
b
.
ty
 = 
pdev
->
ho
.
hc
[
hc_num
].
_ty
;

983 
hcch
.
b
.
mps
 = 
pdev
->
ho
.
hc
[
hc_num
].
max_ck
;

984 i(
pdev
->
ho
.
hc
[
hc_num
].
_ty
 =
HCCHAR_INTR
)

986 
hcch
.
b
.
oddm
 = 1;

988 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

989  
us
;

990 
	}
}

999 
USB_OTG_STS
 
	$USB_OTG_HC_SXr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

1001 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1002 
USB_OTG_HCCHAR_TyDef
 
hcch
;

1003 
USB_OTG_HCTSIZn_TyDef
 
hsiz
;

1004 
USB_OTG_HNPTXSTS_TyDef
 
htxs
;

1005 
USB_OTG_HPTXSTS_TyDef
 
hxs
;

1006 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

1007 
ut16_t
 
n_wds
 = 0;

1009 
ut16_t
 
num_cks
;

1010 
ut16_t
 
max_hc_pkt_cou
;

1012 
max_hc_pkt_cou
 = 256;

1013 
hsiz
.
d32
 = 0;

1014 
hcch
.
d32
 = 0;

1015 
tmsk
.
d32
 = 0;

1018 i(
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 > 0)

1020 
num_cks
 = (
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 + \

1021 
pdev
->
ho
.
hc
[
hc_num
].
max_ck
 - 1) /dev->host.hc[hc_num].max_packet;

1023 i(
num_cks
 > 
max_hc_pkt_cou
)

1025 
num_cks
 = 
max_hc_pkt_cou
;

1026 
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 = 
num_cks
 * \

1027 
pdev
->
ho
.
hc
[
hc_num
].
max_ck
;

1032 
num_cks
 = 1;

1034 i(
pdev
->
ho
.
hc
[
hc_num
].
_is_
)

1036 
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 = 
num_cks
 * \

1037 
pdev
->
ho
.
hc
[
hc_num
].
max_ck
;

1040 
hsiz
.
b
.
xrsize
 = 
pdev
->
ho
.
hc
[
hc_num
].
xr_n
;

1041 
hsiz
.
b
.
pktt
 = 
num_cks
;

1042 
hsiz
.
b
.
pid
 = 
pdev
->
ho
.
hc
[
hc_num
].
da_pid
;

1043 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
hsiz
.
d32
);

1045 i(
pdev
->
cfg
.
dma_ab
 == 1)

1047 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCDMA
, (dev->
ho
.
hc
[hc_num].
xr_buff
);

1051 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1052 
hcch
.
b
.
oddm
 = 
	`USB_OTG_IsEvFme
(
pdev
);

1055 
hcch
.
b
.
ch
 = 1;

1056 
hcch
.
b
.
chdis
 = 0;

1057 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1059 i(
pdev
->
cfg
.
dma_ab
 == 0)

1061 if((
pdev
->
ho
.
hc
[
hc_num
].
_is_
 == 0) &&

1062 (
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 > 0))

1064 
pdev
->
ho
.
hc
[
hc_num
].
_ty
)

1067 
EP_TYPE_CTRL
:

1068 
EP_TYPE_BULK
:

1070 
htxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
HNPTXSTS
);

1071 
n_wds
 = (
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 + 3) / 4;

1074 if(
n_wds
 > 
htxs
.
b
.
txfva
)

1077 
tmsk
.
b
.
txmy
 = 1;

1078 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
tmsk
.
d32
);

1083 
EP_TYPE_INTR
:

1084 
EP_TYPE_ISOC
:

1085 
hxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HPTXSTS
);

1086 
n_wds
 = (
pdev
->
ho
.
hc
[
hc_num
].
xr_n
 + 3) / 4;

1088 if(
n_wds
 > 
hxs
.
b
.
xfva
)

1091 
tmsk
.
b
.
xmy
 = 1;

1092 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
tmsk
.
d32
);

1101 
	`USB_OTG_WrePack
(
pdev
,

1102 
pdev
->
ho
.
hc
[
hc_num
].
xr_buff
 ,

1103 
hc_num
, 
pdev
->
ho
.
hc
[hc_num].
xr_n
);

1106  
us
;

1107 
	}
}

1116 
USB_OTG_STS
 
	$USB_OTG_HC_Ht
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

1118 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1119 
USB_OTG_HNPTXSTS_TyDef
 
txs
;

1120 
USB_OTG_HPTXSTS_TyDef
 
hxs
;

1121 
USB_OTG_HCCHAR_TyDef
 
hcch
;

1123 
txs
.
d32
 = 0;

1124 
hxs
.
d32
 = 0;

1125 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1127 
hcch
.
b
.
chdis
 = 1;

1130 i(
hcch
.
b
.
ty
 =
HCCHAR_CTRL
 || hcch.b.ty =
HCCHAR_BULK
)

1132 
txs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
HNPTXSTS
);

1133 i(
txs
.
b
.
txqva
 == 0)

1135 
hcch
.
b
.
ch
 = 0;

1136 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1141 
hxs
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HREGS
->
HPTXSTS
);

1142 i(
hxs
.
b
.
xqva
 == 0)

1144 
hcch
.
b
.
ch
 = 0;

1145 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1148 
hcch
.
b
.
ch
 = 1;

1149 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1150  
us
;

1151 
	}
}

1158 
USB_OTG_STS
 
	$USB_OTG_HC_DoPg
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
hc_num
)

1160 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1161 
USB_OTG_HCCHAR_TyDef
 
hcch
;

1162 
USB_OTG_HCTSIZn_TyDef
 
hsiz
;

1164 
hsiz
.
d32
 = 0;

1165 
hsiz
.
b
.
dng
 = 1;

1166 
hsiz
.
b
.
pktt
 = 1;

1167 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCTSIZ
, 
hsiz
.
d32
);

1169 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
);

1170 
hcch
.
b
.
ch
 = 1;

1171 
hcch
.
b
.
chdis
 = 0;

1172 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
hc_num
]->
HCCHAR
, 
hcch
.
d32
);

1173  
us
;

1174 
	}
}

1181 
	$USB_OTG_StHo
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1183 
USB_OTG_HCCHAR_TyDef
 
hcch
;

1184 
ut32_t
 
i
;

1186 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HAINTMSK
 , 0);

1187 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HREGS
->
HAINT
, 0xFFFFFFFF);

1190 
i
 = 0; i < 
pdev
->
cfg
.
ho_chls
; i++)

1192 
hcch
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
HC_REGS
[
i
]->
HCCHAR
);

1193 
hcch
.
b
.
ch
 = 0;

1194 
hcch
.
b
.
chdis
 = 1;

1195 
hcch
.
b
.
d
 = 0;

1196 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
HC_REGS
[
i
]->
HCCHAR
, 
hcch
.
d32
);

1200 
	`USB_OTG_FlushRxFifo
(
pdev
);

1201 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

1202 
	}
}

1204 #ifde
USE_DEVICE_MODE


1213 
	$USB_OTG_InDevSed
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
d
)

1215 
USB_OTG_DCFG_TyDef
 
dcfg
;

1217 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCFG
);

1218 
dcfg
.
b
.
devd
 = 
d
;

1219 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

1220 
	}
}

1229 
USB_OTG_STS
 
	$USB_OTG_CeInDev
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1231 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1232 
USB_OTG_DEPCTL_TyDef
 
dl
;

1233 
ut32_t
 
i
;

1234 
USB_OTG_DCFG_TyDef
 
dcfg
;

1235 
USB_OTG_FSIZ_TyDef
 
txfifosize
;

1236 
USB_OTG_FSIZ_TyDef
 
txfifosize
;

1237 
USB_OTG_DIEPMSK_TyDef
 
msk
;

1238 
USB_OTG_DTHRCTL_TyDef
 
dthrl
;

1240 
dl
.
d32
 = 0;

1241 
dcfg
.
d32
 = 0;

1242 
txfifosize
.
d32
 = 0;

1243 
txfifosize
.
d32
 = 0;

1244 
msk
.
d32
 = 0;

1247 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 0);

1249 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
);

1250 
dcfg
.
b
.
rt
 = 
DCFG_FRAME_INTERVAL_80
;

1251 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
 );

1253 #ifde
USB_OTG_FS_CORE


1254 if(
pdev
->
cfg
.
ceID
 =
USB_OTG_FS_CORE_ID
 )

1258 
	`USB_OTG_InDevSed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_FULL
);

1261 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_FS_SIZE
);

1264 
txfifosize
.
b
.
dth
 = 
TX0_FIFO_FS_SIZE
;

1265 
txfifosize
.
b
.
ddr
 = 
RX_FIFO_FS_SIZE
;

1266 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
txfifosize
.
d32
 );

1270 
txfifosize
.
b
.
ddr
 = 
txfifosize
.b.dd+xfifosize.b.
dth
;

1271 
txfifosize
.
b
.
dth
 = 
TX1_FIFO_FS_SIZE
;

1272 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1276 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1277 
txfifosize
.
b
.
dth
 = 
TX2_FIFO_FS_SIZE
;

1278 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1282 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1283 
txfifosize
.
b
.
dth
 = 
TX3_FIFO_FS_SIZE
;

1284 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1287 #ifde
USB_OTG_HS_CORE


1288 if(
pdev
->
cfg
.
ceID
 =
USB_OTG_HS_CORE_ID
 )

1293 if(
pdev
->
cfg
.
phy_
 =
USB_OTG_ULPI_PHY
)

1295 
	`USB_OTG_InDevSed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH
);

1299 
	`USB_OTG_InDevSed
 (
pdev
 , 
USB_OTG_SPEED_PARAM_HIGH_IN_FULL
);

1303 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GRXFSIZ
, 
RX_FIFO_HS_SIZE
);

1306 
txfifosize
.
b
.
dth
 = 
TX0_FIFO_HS_SIZE
;

1307 
txfifosize
.
b
.
ddr
 = 
RX_FIFO_HS_SIZE
;

1308 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF0_HNPTXFSIZ
, 
txfifosize
.
d32
 );

1312 
txfifosize
.
b
.
ddr
 = 
txfifosize
.b.dd+xfifosize.b.
dth
;

1313 
txfifosize
.
b
.
dth
 = 
TX1_FIFO_HS_SIZE
;

1314 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[0], 
txfifosize
.
d32
 );

1318 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1319 
txfifosize
.
b
.
dth
 = 
TX2_FIFO_HS_SIZE
;

1320 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[1], 
txfifosize
.
d32
 );

1324 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1325 
txfifosize
.
b
.
dth
 = 
TX3_FIFO_HS_SIZE
;

1326 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[2], 
txfifosize
.
d32
 );

1329 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1330 
txfifosize
.
b
.
dth
 = 
TX4_FIFO_HS_SIZE
;

1331 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[3], 
txfifosize
.
d32
 );

1335 
txfifosize
.
b
.
ddr
 +txfifosize.b.
dth
;

1336 
txfifosize
.
b
.
dth
 = 
TX5_FIFO_HS_SIZE
;

1337 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
DIEPTXF
[4], 
txfifosize
.
d32
 );

1341 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10);

1342 
	`USB_OTG_FlushRxFifo
(
pdev
);

1344 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DIEPMSK
, 0 );

1345 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DOEPMSK
, 0 );

1346 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

1347 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 0 );

1349 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
; i++)

1351 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPCTL
);

1352 i(
dl
.
b
.
a
)

1354 
dl
.
d32
 = 0;

1355 
dl
.
b
.
dis
 = 1;

1356 
dl
.
b
.
ak
 = 1;

1360 
dl
.
d32
 = 0;

1362 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPCTL
, 
dl
.
d32
);

1363 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPTSIZ
, 0);

1364 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

1366 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
; i++)

1368 
USB_OTG_DEPCTL_TyDef
 
dl
;

1369 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPCTL
);

1370 i(
dl
.
b
.
a
)

1372 
dl
.
d32
 = 0;

1373 
dl
.
b
.
dis
 = 1;

1374 
dl
.
b
.
ak
 = 1;

1378 
dl
.
d32
 = 0;

1380 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPCTL
, 
dl
.
d32
);

1381 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPTSIZ
, 0);

1382 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

1384 
msk
.
d32
 = 0;

1385 
msk
.
b
.
txfifound
 = 1;

1386 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPMSK
, 
msk
.
d32
, msk.d32);

1388 i(
pdev
->
cfg
.
dma_ab
 == 1)

1390 
dthrl
.
d32
 = 0;

1391 
dthrl
.
b
.
n_iso_thr_
 = 1;

1392 
dthrl
.
b
.
iso_thr_
 = 1;

1393 
dthrl
.
b
.
tx_thr_n
 = 64;

1394 
dthrl
.
b
.
rx_thr_
 = 1;

1395 
dthrl
.
b
.
rx_thr_n
 = 64;

1396 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DTHRCTL
, 
dthrl
.
d32
);

1398 
	`USB_OTG_EbDevI
(
pdev
);

1399  
us
;

1400 
	}
}

1408 
USB_OTG_STS
 
	$USB_OTG_EbDevI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1410 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1411 
USB_OTG_GINTMSK_TyDef
 
tmsk
;

1413 
tmsk
.
d32
 = 0;

1416 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0);

1418 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTSTS
, 0xBFFFFFFF);

1420 
	`USB_OTG_EbCommI
(
pdev
);

1422 i(
pdev
->
cfg
.
dma_ab
 == 0)

1424 
tmsk
.
b
.
rxsqlvl
 = 1;

1428 
tmsk
.
b
.
usbsud
 = 1;

1429 
tmsk
.
b
.
usbt
 = 1;

1430 
tmsk
.
b
.
umde
 = 1;

1431 
tmsk
.
b
.

 = 1;

1432 
tmsk
.
b
.
oup
 = 1;

1433 
tmsk
.
b
.
sof
 = 1;

1435 
tmsk
.
b
.
comiso
 = 1;

1436 
tmsk
.
b
.
comisoout
 = 1;

1437 #ifde
VBUS_SENSING_ENABLED


1438 
tmsk
.
b
.
seq
 = 1;

1439 
tmsk
.
b
.
g
 = 1;

1441 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
tmsk
.
d32
, intmsk.d32);

1442  
us
;

1443 
	}
}

1452 
USB_OTG_SPEED
 
	$USB_OTG_GDeviSed
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

1454 
USB_OTG_DSTS_TyDef
 
ds
;

1455 
USB_OTG_SPEED
 
d
 = 
USB_SPEED_UNKNOWN
;

1458 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

1460 
ds
.
b
.
umd
)

1462 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1463 
d
 = 
USB_SPEED_HIGH
;

1465 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1466 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1467 
d
 = 
USB_SPEED_FULL
;

1470 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1471 
d
 = 
USB_SPEED_LOW
;

1474 
d
 = 
USB_SPEED_FULL
;

1478  
d
;

1479 
	}
}

1487 
USB_OTG_STS
 
	$USB_OTG_EP0Aive
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1489 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1490 
USB_OTG_DSTS_TyDef
 
ds
;

1491 
USB_OTG_DEPCTL_TyDef
 
dpl
;

1492 
USB_OTG_DCTL_TyDef
 
dl
;

1494 
dl
.
d32
 = 0;

1496 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

1497 
dpl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[0]->
DIEPCTL
);

1499 
ds
.
b
.
umd
)

1501 
DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ
:

1502 
DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ
:

1503 
DSTS_ENUMSPD_FS_PHY_48MHZ
:

1504 
dpl
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

1506 
DSTS_ENUMSPD_LS_PHY_6MHZ
:

1507 
dpl
.
b
.
mps
 = 
DEP0CTL_MPS_8
;

1510 
dpl
.
b
.
mps
 = 
DEP0CTL_MPS_64
;

1513 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[0]->
DIEPCTL
, 
dpl
.
d32
);

1514 
dl
.
b
.
cgŚk
 = 1;

1515 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
, dctl.d32);

1516  
us
;

1517 
	}
}

1525 
USB_OTG_STS
 
	$USB_OTG_EPAive
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1527 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1528 
USB_OTG_DEPCTL_TyDef
 
dl
;

1529 
USB_OTG_DAINT_TyDef
 
datmsk
;

1530 
__IO
 
ut32_t
 *
addr
;

1533 
dl
.
d32
 = 0;

1534 
datmsk
.
d32
 = 0;

1536 i(

->
is_
 == 1)

1538 
addr
 = &
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
;

1539 
datmsk
.

.

 = 1 <<p->
num
;

1543 
addr
 = &
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
;

1544 
datmsk
.

.
out
 = 1 <<p->
num
;

1548 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
addr
);

1549 i(!
dl
.
b
.
usba
)

1551 
dl
.
b
.
mps
 = 

->
maxck
;

1552 
dl
.
b
.
ty
 = 

->
ty
;

1553 
dl
.
b
.
txum
 = 

->
tx_fifo_num
;

1554 
dl
.
b
.
td0pid
 = 1;

1555 
dl
.
b
.
usba
 = 1;

1556 
	`USB_OTG_WRITE_REG32
(
addr
, 
dl
.
d32
);

1559 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


1560 if((

->
num
 =1)&&(
pdev
->
cfg
.
ceID
 =
USB_OTG_HS_CORE_ID
))

1562 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DEACHMSK
, 0, 
datmsk
.
d32
);

1566 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 0, 
datmsk
.
d32
);

1567  
us
;

1568 
	}
}

1576 
USB_OTG_STS
 
	$USB_OTG_EPDive
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1578 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1579 
USB_OTG_DEPCTL_TyDef
 
dl
;

1580 
USB_OTG_DAINT_TyDef
 
datmsk
;

1581 
__IO
 
ut32_t
 *
addr
;

1583 
dl
.
d32
 = 0;

1584 
datmsk
.
d32
 = 0;

1586 i(

->
is_
 == 1)

1588 
addr
 = &
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
;

1589 
datmsk
.

.

 = 1 <<p->
num
;

1593 
addr
 = &
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
;

1594 
datmsk
.

.
out
 = 1 <<p->
num
;

1596 
dl
.
b
.
usba
 = 0;

1597 
	`USB_OTG_WRITE_REG32
(
addr
, 
dl
.
d32
);

1600 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


1601 if((

->
num
 =1)&&(
pdev
->
cfg
.
ceID
 =
USB_OTG_HS_CORE_ID
))

1603 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DEACHMSK
, 
datmsk
.
d32
, 0);

1607 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 
datmsk
.
d32
, 0);

1608  
us
;

1609 
	}
}

1618 
USB_OTG_STS
 
	$USB_OTG_EPSXr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1620 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1621 
USB_OTG_DEPCTL_TyDef
 
dl
;

1622 
USB_OTG_DEPXFRSIZ_TyDef
 
dtsiz
;

1623 
USB_OTG_DSTS_TyDef
 
ds
;

1624 
ut32_t
 
fifmymsk
 = 0;

1626 
dl
.
d32
 = 0;

1627 
dtsiz
.
d32
 = 0;

1629 i(

->
is_
 == 1)

1631 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
));

1632 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPTSIZ
));

1634 i(

->
xr_n
 == 0)

1636 
dtsiz
.
b
.
xrsize
 = 0;

1637 
dtsiz
.
b
.
pktt
 = 1;

1646 
dtsiz
.
b
.
xrsize
 = 

->
xr_n
;

1647 
dtsiz
.
b
.
pktt
 = (

->
xr_n
 - 1 +p->
maxck
) /p->maxpacket;

1649 i(

->
ty
 =
EP_TYPE_ISOC
)

1651 
dtsiz
.
b
.
mc
 = 1;

1654 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPTSIZ
, 
dtsiz
.
d32
);

1656 i(
pdev
->
cfg
.
dma_ab
 == 1)

1658 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPDMA
,p->
dma_addr
);

1662 i(

->
ty
 !
EP_TYPE_ISOC
)

1665 i(

->
xr_n
 > 0)

1667 
fifmymsk
 = 1 << 

->
num
;

1668 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
, 0, 
fifmymsk
);

1674 i(

->
ty
 =
EP_TYPE_ISOC
)

1676 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

1678 i(((
ds
.
b
.
sof
)&0x1) == 0)

1680 
dl
.
b
.
td1pid
 = 1;

1684 
dl
.
b
.
td0pid
 = 1;

1689 
dl
.
b
.
ak
 = 1;

1690 
dl
.
b
.
a
 = 1;

1691 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
, 
dl
.
d32
);

1693 i(

->
ty
 =
EP_TYPE_ISOC
)

1695 
	`USB_OTG_WrePack
(
pdev
, 

->
xr_buff
,p->
num
,p->
xr_n
);

1701 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
));

1702 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPTSIZ
));

1707 i(

->
xr_n
 == 0)

1709 
dtsiz
.
b
.
xrsize
 = 

->
maxck
;

1710 
dtsiz
.
b
.
pktt
 = 1;

1714 
dtsiz
.
b
.
pktt
 = (

->
xr_n
 + (->
maxck
 - 1)) /p->maxpacket;

1715 
dtsiz
.
b
.
xrsize
 = dtsiz.b.
pktt
 * 

->
maxck
;

1716 

->
xr_n
 = 
dtsiz
.
b
.
xrsize
 ;

1718 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPTSIZ
, 
dtsiz
.
d32
);

1720 i(
pdev
->
cfg
.
dma_ab
 == 1)

1722 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPDMA
,p->
dma_addr
);

1725 i(

->
ty
 =
EP_TYPE_ISOC
)

1727 i(

->
ev_odd_ame
)

1729 
dl
.
b
.
td1pid
 = 1;

1733 
dl
.
b
.
td0pid
 = 1;

1737 
dl
.
b
.
ak
 = 1;

1738 
dl
.
b
.
a
 = 1;

1739 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
, 
dl
.
d32
);

1741  
us
;

1742 
	}
}

1751 
USB_OTG_STS
 
	$USB_OTG_EP0SXr
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1753 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1754 
USB_OTG_DEPCTL_TyDef
 
dl
;

1755 
USB_OTG_DEP0XFRSIZ_TyDef
 
dtsiz
;

1756 
USB_OTG_INEPREGS
 *
_gs
;

1757 
ut32_t
 
fifmymsk
 = 0;

1759 
dl
.
d32
 = 0;

1760 
dtsiz
.
d32
 = 0;

1762 i(

->
is_
 == 1)

1764 
_gs
 = 
pdev
->
gs
.
INEP_REGS
[0];

1765 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
_gs
->
DIEPCTL
);

1766 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
_gs
->
DIEPTSIZ
);

1768 i(

->
xr_n
 == 0)

1770 
dtsiz
.
b
.
xrsize
 = 0;

1771 
dtsiz
.
b
.
pktt
 = 1;

1776 i(

->
xr_n
 >p->
maxck
)

1778 

->
xr_n
 =p->
maxck
;

1779 
dtsiz
.
b
.
xrsize
 = 

->
maxck
;

1783 
dtsiz
.
b
.
xrsize
 = 

->
xr_n
;

1785 
dtsiz
.
b
.
pktt
 = 1;

1787 
	`USB_OTG_WRITE_REG32
(&
_gs
->
DIEPTSIZ
, 
dtsiz
.
d32
);

1789 i(
pdev
->
cfg
.
dma_ab
 == 1)

1791 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPDMA
,p->
dma_addr
);

1795 
dl
.
b
.
ak
 = 1;

1796 
dl
.
b
.
a
 = 1;

1797 
	`USB_OTG_WRITE_REG32
(&
_gs
->
DIEPCTL
, 
dl
.
d32
);

1801 i(
pdev
->
cfg
.
dma_ab
 == 0)

1804 i(

->
xr_n
 > 0)

1807 
fifmymsk
 |1 << 

->
num
;

1808 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
, 0, 
fifmymsk
);

1816 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

1817 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPTSIZ
);

1821 i(

->
xr_n
 == 0)

1823 
dtsiz
.
b
.
xrsize
 = 

->
maxck
;

1824 
dtsiz
.
b
.
pktt
 = 1;

1828 

->
xr_n
 =p->
maxck
;

1829 
dtsiz
.
b
.
xrsize
 = 

->
maxck
;

1830 
dtsiz
.
b
.
pktt
 = 1;

1832 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPTSIZ
, 
dtsiz
.
d32
);

1833 i(
pdev
->
cfg
.
dma_ab
 == 1)

1835 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPDMA
,p->
dma_addr
);

1838 
dl
.
b
.
ak
 = 1;

1839 
dl
.
b
.
a
 = 1;

1840 
	`USB_OTG_WRITE_REG32
 (&(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
), 
dl
.
d32
);

1843  
us
;

1844 
	}
}

1852 
USB_OTG_STS
 
	$USB_OTG_EPSS
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1854 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1855 
USB_OTG_DEPCTL_TyDef
 
dl
;

1856 
__IO
 
ut32_t
 *
dl_addr
;

1858 
dl
.
d32
 = 0;

1859 i(

->
is_
 == 1)

1861 
dl_addr
 = &(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
);

1862 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

1864 i(
dl
.
b
.
a
)

1866 
dl
.
b
.
dis
 = 1;

1868 
dl
.
b
.
l
 = 1;

1869 
	`USB_OTG_WRITE_REG32
(
dl_addr
, 
dl
.
d32
);

1873 
dl_addr
 = &(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

1874 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

1876 
dl
.
b
.
l
 = 1;

1877 
	`USB_OTG_WRITE_REG32
(
dl_addr
, 
dl
.
d32
);

1879  
us
;

1880 
	}
}

1888 
USB_OTG_STS
 
	$USB_OTG_EPCˬS
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

)

1890 
USB_OTG_STS
 
us
 = 
USB_OTG_OK
;

1891 
USB_OTG_DEPCTL_TyDef
 
dl
;

1892 
__IO
 
ut32_t
 *
dl_addr
;

1894 
dl
.
d32
 = 0;

1896 i(

->
is_
 == 1)

1898 
dl_addr
 = &(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
);

1902 
dl_addr
 = &(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

1904 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

1906 
dl
.
b
.
l
 = 0;

1907 i(

->
ty
 =
EP_TYPE_INTR
 ||p->ty =
EP_TYPE_BULK
)

1909 
dl
.
b
.
td0pid
 = 1;

1911 
	`USB_OTG_WRITE_REG32
(
dl_addr
, 
dl
.
d32
);

1912  
us
;

1913 
	}
}

1921 
ut32_t
 
	$USB_OTG_RdDevAOutEp_r
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1923 
ut32_t
 
v
;

1924 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DAINT
);

1925 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DAINTMSK
);

1926  ((
v
 & 0xffff0000) >> 16);

1927 
	}
}

1936 
ut32_t
 
	$USB_OTG_RdDevOutEP_r
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

1938 
ut32_t
 
v
;

1939 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[
num
]->
DOEPINT
);

1940 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DOEPMSK
);

1941  
v
;

1942 
	}
}

1950 
ut32_t
 
	$USB_OTG_RdDevAInEPI
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1952 
ut32_t
 
v
;

1953 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DAINT
);

1954 
v
 &
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DAINTMSK
);

1955  (
v
 & 0xffff);

1956 
	}
}

1963 
	$USB_OTG_EP0_OutS
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1965 
USB_OTG_DEP0XFRSIZ_TyDef
 
d۱size0
;

1966 
d۱size0
.
d32
 = 0;

1967 
d۱size0
.
b
.
supt
 = 3;

1968 
d۱size0
.
b
.
pktt
 = 1;

1969 
d۱size0
.
b
.
xrsize
 = 8 * 3;

1970 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[0]->
DOEPTSIZ
, 
d۱size0
.
d32
 );

1972 i(
pdev
->
cfg
.
dma_ab
 == 1)

1974 
USB_OTG_DEPCTL_TyDef
 
dpl
;

1975 
dpl
.
d32
 = 0;

1976 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[0]->
DOEPDMA
,

1977 (
ut32_t
)&
pdev
->
dev
.
tup_ck
);

1980 
dpl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[0]->
DOEPCTL
);

1981 
dpl
.
b
.
a
 = 1;

1982 
dpl
.
d32
 = 0x80008000;

1983 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[0]->
DOEPCTL
, 
dpl
.
d32
);

1985 
	}
}

1992 
	$USB_OTG_AiveRemeWakeup
(
USB_OTG_CORE_HANDLE
 *
pdev
)

1995 
USB_OTG_DCTL_TyDef
 
dl
;

1996 
USB_OTG_DSTS_TyDef
 
ds
;

1997 
USB_OTG_PCGCCTL_TyDef
 
pow
;

1999 i(
pdev
->
dev
.
DevRemeWakeup
)

2001 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

2002 if(
ds
.
b
.
sus
 == 1)

2004 if(
pdev
->
cfg
.
low_pow
)

2007 
pow
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
PCGCCTL
);

2008 
pow
.
b
.
gehk
 = 0;

2009 
pow
.
b
.
pk
 = 0;

2010 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 
pow
.
d32
);

2013 
dl
.
d32
 = 0;

2014 
dl
.
b
.
rmtwkupsig
 = 1;

2015 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 0, 
dl
.
d32
);

2016 
	`USB_OTG_BSP_mDay
(5);

2017 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
, 0 );

2020 
	}
}

2028 
	$USB_OTG_UngeClock
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2030 if(
pdev
->
cfg
.
low_pow
)

2033 
USB_OTG_DSTS_TyDef
 
ds
;

2034 
USB_OTG_PCGCCTL_TyDef
 
pow
;

2036 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

2038 if(
ds
.
b
.
sus
 == 1)

2041 
pow
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
PCGCCTL
);

2042 
pow
.
b
.
gehk
 = 0;

2043 
pow
.
b
.
pk
 = 0;

2044 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 
pow
.
d32
);

2048 
	}
}

2055 
	$USB_OTG_StDevi
(
USB_OTG_CORE_HANDLE
 *
pdev
)

2057 
ut32_t
 
i
;

2059 
pdev
->
dev
.
devi_us
 = 1;

2061 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
 ; i++)

2063 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

2064 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

2067 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DIEPMSK
, 0 );

2068 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DOEPMSK
, 0 );

2069 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 0 );

2070 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

2073 
	`USB_OTG_FlushRxFifo
(
pdev
);

2074 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0x10 );

2075 
	}
}

2084 
ut32_t
 
	$USB_OTG_GEPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
USB_OTG_EP
 *

)

2086 
USB_OTG_DEPCTL_TyDef
 
dl
;

2087 
__IO
 
ut32_t
 *
dl_addr
;

2088 
ut32_t
 
Stus
 = 0;

2090 
dl
.
d32
 = 0;

2091 i(

->
is_
 == 1)

2093 
dl_addr
 = &(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
);

2094 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

2096 i(
dl
.
b
.
l
 == 1)

2098 
Stus
 = 
USB_OTG_EP_TX_STALL
;

2100 i(
dl
.
b
.
ks
 == 1)

2102 
Stus
 = 
USB_OTG_EP_TX_NAK
;

2106 
Stus
 = 
USB_OTG_EP_TX_VALID
;

2111 
dl_addr
 = &(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

2112 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

2113 i(
dl
.
b
.
l
 == 1)

2115 
Stus
 = 
USB_OTG_EP_RX_STALL
;

2117 i(
dl
.
b
.
ks
 == 1)

2119 
Stus
 = 
USB_OTG_EP_RX_NAK
;

2123 
Stus
 = 
USB_OTG_EP_RX_VALID
;

2128  
Stus
;

2129 
	}
}

2138 
	$USB_OTG_SEPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
USB_OTG_EP
 *

 , 
ut32_t
 
Stus
)

2140 
USB_OTG_DEPCTL_TyDef
 
dl
;

2141 
__IO
 
ut32_t
 *
dl_addr
;

2143 
dl
.
d32
 = 0;

2146 i(

->
is_
 == 1)

2148 
dl_addr
 = &(
pdev
->
gs
.
INEP_REGS
[

->
num
]->
DIEPCTL
);

2149 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

2151 i(
Stus
 =
USB_OTG_EP_TX_STALL
)

2153 
	`USB_OTG_EPSS
(
pdev
, 

); ;

2155 i(
Stus
 =
USB_OTG_EP_TX_NAK
)

2157 
dl
.
b
.
ak
 = 1;

2159 i(
Stus
 =
USB_OTG_EP_TX_VALID
)

2161 i(
dl
.
b
.
l
 == 1)

2163 

->
ev_odd_ame
 = 0;

2164 
	`USB_OTG_EPCˬS
(
pdev
, 

);

2167 
dl
.
b
.
ak
 = 1;

2168 
dl
.
b
.
usba
 = 1;

2169 
dl
.
b
.
a
 = 1;

2171 i(
Stus
 =
USB_OTG_EP_TX_DIS
)

2173 
dl
.
b
.
usba
 = 0;

2183 
dl_addr
 = &(
pdev
->
gs
.
OUTEP_REGS
[

->
num
]->
DOEPCTL
);

2184 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(
dl_addr
);

2186 i(
Stus
 =
USB_OTG_EP_RX_STALL
) {

2187 
dl
.
b
.
l
 = 1;

2189 i(
Stus
 =
USB_OTG_EP_RX_NAK
)

2191 
dl
.
b
.
ak
 = 1;

2193 i(
Stus
 =
USB_OTG_EP_RX_VALID
)

2195 i(
dl
.
b
.
l
 == 1)

2197 

->
ev_odd_ame
 = 0;

2198 
	`USB_OTG_EPCˬS
(
pdev
, 

);

2201 
dl
.
b
.
ak
 = 1;

2202 
dl
.
b
.
usba
 = 1;

2203 
dl
.
b
.
a
 = 1;

2205 i(
Stus
 =
USB_OTG_EP_RX_DIS
)

2207 
dl
.
b
.
usba
 = 0;

2216 
	`USB_OTG_WRITE_REG32
(
dl_addr
, 
dl
.
d32
);

2217 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usb_dcd.c

29 
	~"usb_dcd.h
"

30 
	~"usb_b.h
"

91 
	$DCD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

92 
USB_OTG_CORE_ID_TyDef
 
ceID
)

94 
ut32_t
 
i
;

95 
USB_OTG_EP
 *

;

97 
	`USB_OTG_SeCe
 (
pdev
 , 
ceID
);

99 
pdev
->
dev
.
devi_us
 = 
USB_OTG_DEFAULT
;

100 
pdev
->
dev
.
devi_addss
 = 0;

103 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
 ; i++)

105 

 = &
pdev
->
dev
.
_
[
i
];

107 

->
is_
 = 1;

108 

->
num
 = 
i
;

109 

->
tx_fifo_num
 = 
i
;

111 

->
ty
 = 
EP_TYPE_CTRL
;

112 

->
maxck
 = 
USB_OTG_MAX_EP0_SIZE
;

113 

->
xr_buff
 = 0;

114 

->
xr_n
 = 0;

117 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
; i++)

119 

 = &
pdev
->
dev
.
out_
[
i
];

121 

->
is_
 = 0;

122 

->
num
 = 
i
;

123 

->
tx_fifo_num
 = 
i
;

125 

->
ty
 = 
EP_TYPE_CTRL
;

126 

->
maxck
 = 
USB_OTG_MAX_EP0_SIZE
;

127 

->
xr_buff
 = 0;

128 

->
xr_n
 = 0;

131 
	`USB_OTG_DibGlobI
(
pdev
);

133 #i
	`defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

136 
	`USB_OTG_SCutMode
(
pdev
, 
DEVICE_MODE
);

139 
	`USB_OTG_CeIn
(
pdev
);

144 
	`USB_OTG_CeIn
(
pdev
);

147 
	`USB_OTG_SCutMode
(
pdev
, 
DEVICE_MODE
);

152 
	`USB_OTG_CeInDev
(
pdev
);

155 
	`USB_OTG_EbGlobI
(
pdev
);

156 
	}
}

165 
ut32_t
 
	$DCD_EP_On
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,

166 
ut8_t
 
_addr
,

167 
ut16_t
 
_mps
,

168 
ut8_t
 
_ty
)

170 
USB_OTG_EP
 *

;

172 i((
_addr
 & 0x80) == 0x80)

174 

 = &
pdev
->
dev
.
_
[
_addr
 & 0x7F];

178 

 = &
pdev
->
dev
.
out_
[
_addr
 & 0x7F];

180 

->
num
 = 
_addr
 & 0x7F;

182 

->
is_
 = (0x80 & 
_addr
) != 0;

183 

->
maxck
 = 
_mps
;

184 

->
ty
 = 
_ty
;

185 i(

->
is_
)

188 

->
tx_fifo_num
 =p->
num
;

191 i(
_ty
 =
USB_OTG_EP_BULK
 )

193 

->
da_pid_t
 = 0;

195 
	`USB_OTG_EPAive
(
pdev
 , 

 );

197 
	}
}

204 
ut32_t
 
	$DCD_EP_Clo
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
_addr
)

206 
USB_OTG_EP
 *

;

208 i((
_addr
&0x80) == 0x80)

210 

 = &
pdev
->
dev
.
_
[
_addr
 & 0x7F];

214 

 = &
pdev
->
dev
.
out_
[
_addr
 & 0x7F];

216 

->
num
 = 
_addr
 & 0x7F;

217 

->
is_
 = (0x80 & 
_addr
) != 0;

218 
	`USB_OTG_EPDive
(
pdev
 , 

 );

220 
	}
}

231 
ut32_t
 
	$DCD_EP_PRx

USB_OTG_CORE_HANDLE
 *
pdev
,

232 
ut8_t
 
_addr
,

233 
ut8_t
 *
pbuf
,

234 
ut16_t
 
buf_n
)

236 
USB_OTG_EP
 *

;

238 

 = &
pdev
->
dev
.
out_
[
_addr
 & 0x7F];

241 

->
xr_buff
 = 
pbuf
;

242 

->
xr_n
 = 
buf_n
;

243 

->
xr_cou
 = 0;

244 

->
is_
 = 0;

245 

->
num
 = 
_addr
 & 0x7F;

247 i(
pdev
->
cfg
.
dma_ab
 == 1)

249 

->
dma_addr
 = (
ut32_t
)
pbuf
;

252 i

->
num
 == 0 )

254 
	`USB_OTG_EP0SXr
(
pdev
 , 

);

258 
	`USB_OTG_EPSXr
(
pdev
, 

 );

261 
	}
}

271 
ut32_t
 
	$DCD_EP_Tx
 ( 
USB_OTG_CORE_HANDLE
 *
pdev
,

272 
ut8_t
 
_addr
,

273 
ut8_t
 *
pbuf
,

274 
ut32_t
 
buf_n
)

276 
USB_OTG_EP
 *

;

278 

 = &
pdev
->
dev
.
_
[
_addr
 & 0x7F];

281 

->
is_
 = 1;

282 

->
num
 = 
_addr
 & 0x7F;

283 

->
xr_buff
 = 
pbuf
;

284 

->
dma_addr
 = (
ut32_t
)
pbuf
;

285 

->
xr_cou
 = 0;

286 

->
xr_n
 = 
buf_n
;

288 i

->
num
 == 0 )

290 
	`USB_OTG_EP0SXr
(
pdev
 , 

);

294 
	`USB_OTG_EPSXr
(
pdev
, 

 );

297 
	}
}

306 
ut32_t
 
	$DCD_EP_S
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
num
)

308 
USB_OTG_EP
 *

;

309 i((0x80 & 
num
) == 0x80)

311 

 = &
pdev
->
dev
.
_
[
num
 & 0x7F];

315 

 = &
pdev
->
dev
.
out_
[
num
];

318 

->
is_l
 = 1;

319 

->
num
 = 
num
 & 0x7F;

320 

->
is_
 = ((
num
 & 0x80) == 0x80);

322 
	`USB_OTG_EPSS
(
pdev
 , 

);

324 
	}
}

333 
ut32_t
 
	$DCD_EP_CS
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
num
)

335 
USB_OTG_EP
 *

;

336 i((0x80 & 
num
) == 0x80)

338 

 = &
pdev
->
dev
.
_
[
num
 & 0x7F];

342 

 = &
pdev
->
dev
.
out_
[
num
];

345 

->
is_l
 = 0;

346 

->
num
 = 
num
 & 0x7F;

347 

->
is_
 = ((
num
 & 0x80) == 0x80);

349 
	`USB_OTG_EPCˬS
(
pdev
 , 

);

351 
	}
}

360 
ut32_t
 
	$DCD_EP_Flush
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

363 i((
num
 & 0x80) == 0x80)

365 
	`USB_OTG_FlushTxFifo
(
pdev
, 
num
 & 0x7F);

369 
	`USB_OTG_FlushRxFifo
(
pdev
);

373 
	}
}

382 
	$DCD_EP_SAddss
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
addss
)

384 
USB_OTG_DCFG_TyDef
 
dcfg
;

385 
dcfg
.
d32
 = 0;

386 
dcfg
.
b
.
devaddr
 = 
addss
;

387 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
, 0, 
dcfg
.
d32
);

388 
	}
}

395 
	$DCD_DevC
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

397 #ide
USE_OTG_MODE


398 
USB_OTG_DCTL_TyDef
 
dl
;

399 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

401 
dl
.
b
.
sdisc
 = 0;

402 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
);

403 
	`USB_OTG_BSP_mDay
(3);

405 
	}
}

413 
	$DCD_DevDisc
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

415 #ide
USE_OTG_MODE


416 
USB_OTG_DCTL_TyDef
 
dl
;

417 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

419 
dl
.
b
.
sdisc
 = 1;

420 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
);

421 
	`USB_OTG_BSP_mDay
(3);

423 
	}
}

433 
ut32_t
 
	$DCD_GEPStus
(
USB_OTG_CORE_HANDLE
 *
pdev
 ,
ut8_t
 
num
)

435 
USB_OTG_EP
 *

;

436 
ut32_t
 
Stus
 = 0;

438 i((0x80 & 
num
) == 0x80)

440 

 = &
pdev
->
dev
.
_
[
num
 & 0x7F];

444 

 = &
pdev
->
dev
.
out_
[
num
];

447 
Stus
 = 
	`USB_OTG_GEPStus
(
pdev
 ,

);

450  
Stus
;

451 
	}
}

460 
	$DCD_SEPStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
 , 
ut32_t
 
Stus
)

462 
USB_OTG_EP
 *

;

464 i((0x80 & 
num
) == 0x80)

466 

 = &
pdev
->
dev
.
_
[
num
 & 0x7F];

470 

 = &
pdev
->
dev
.
out_
[
num
];

473 
	`USB_OTG_SEPStus
(
pdev
 ,

 , 
Stus
);

474 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usb_dcd_int.c

29 
	~"usb_dcd_t.h
"

77 
ut32_t
 
DCD_RdDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
num
);

80 
ut32_t
 
DCD_HdInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
ut32_t
 
DCD_HdOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 
ut32_t
 
DCD_HdSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
ut32_t
 
DCD_HdRxStusQueueLev_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

85 
ut32_t
 
DCD_WreEmyTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ut32_
num
);

87 
ut32_t
 
DCD_HdUsbRet_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
ut32_t
 
DCD_HdEnumDe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

89 
ut32_t
 
DCD_HdResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

90 
ut32_t
 
DCD_HdUSBSud_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

92 
ut32_t
 
DCD_IsoINIncome_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

93 
ut32_t
 
DCD_IsoOUTIncome_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

94 #ifde
VBUS_SENSING_ENABLED


95 
ut32_t
 
DCD_SessiReque_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

96 
ut32_t
 
DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
);

109 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


116 
ut32_t
 
	$USBD_OTG_EP1OUT_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

119 
USB_OTG_DOEPINTn_TyDef
 
dpt
;

120 
USB_OTG_DEPXFRSIZ_TyDef
 
dtsiz
;

122 
dpt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
OUTEP_REGS
[1]->
DOEPINT
);

123 
dpt
.
d32
&
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DOUTEP1MSK
);

126 i
dpt
.
b
.
xrcom
 )

129 
	`CLEAR_OUT_EP_INTR
(1, 
xrcom
);

130 i(
pdev
->
cfg
.
dma_ab
 == 1)

132 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
OUTEP_REGS
[1]->
DOEPTSIZ
));

133 
pdev
->
dev
.
out_
[1].
xr_cou
 =dev->dev.out_[1].
xr_n
- \

134 
dtsiz
.
b
.
xrsize
;

138 
USBD_DCD_INT_fs
->
	`DaOutSge
(
pdev
 , 1);

143 i
dpt
.
b
.
dibd
 )

146 
	`CLEAR_OUT_EP_INTR
(1, 
dibd
);

150 
	}
}

158 
ut32_t
 
	$USBD_OTG_EP1IN_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

161 
USB_OTG_DIEPINTn_TyDef
 
dpt
;

162 
ut32_t
 
fifmymsk
, 
msk
, 
emp
;

164 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DINEP1MSK
);

165 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
);

166 
msk
 |((
emp
 >> 1 ) & 0x1) << 7;

167 
dpt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[1]->
DIEPINT
& 
msk
;

169 i
dpt
.
b
.
xrcom
 )

171 
fifmymsk
 = 0x1 << 1;

172 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
, 
fifmymsk
, 0);

173 
	`CLEAR_IN_EP_INTR
(1, 
xrcom
);

175 
USBD_DCD_INT_fs
->
	`DaInSge
(
pdev
 , 1);

177 i
dpt
.
b
.
dibd
 )

179 
	`CLEAR_IN_EP_INTR
(1, 
dibd
);

181 i
dpt
.
b
.
timeout
 )

183 
	`CLEAR_IN_EP_INTR
(1, 
timeout
);

185 i(
dpt
.
b
.
tktxmp
)

187 
	`CLEAR_IN_EP_INTR
(1, 
tktxmp
);

189 i(
dpt
.
b
.
keff
)

191 
	`CLEAR_IN_EP_INTR
(1, 
keff
);

193 i(
dpt
.
b
.
emy
)

195 
	`DCD_WreEmyTxFifo
(
pdev
 , 1);

198 
	}
}

207 
ut32_t
 
	$USBD_OTG_ISR_Hdr
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

209 
USB_OTG_GINTSTS_TyDef
 
g_us
;

210 
ut32_t
 
tv
 = 0;

212 i(
	`USB_OTG_IsDeviMode
(
pdev
))

214 
g_us
.
d32
 = 
	`USB_OTG_RdCeI
(
pdev
);

215 i(!
g_us
.
d32
)

220 i(
g_us
.
b
.
oup
)

222 
tv
 |
	`DCD_HdOutEP_ISR
(
pdev
);

225 i(
g_us
.
b
.
t
)

227 
tv
 |
	`DCD_HdInEP_ISR
(
pdev
);

230 i(
g_us
.
b
.
modemismch
)

232 
USB_OTG_GINTSTS_TyDef
 
gts
;

235 
gts
.
d32
 = 0;

236 
gts
.
b
.
modemismch
 = 1;

237 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

240 i(
g_us
.
b
.
wkup
)

242 
tv
 |
	`DCD_HdResume_ISR
(
pdev
);

245 i(
g_us
.
b
.
usbsud
)

247 
tv
 |
	`DCD_HdUSBSud_ISR
(
pdev
);

249 i(
g_us
.
b
.
sof
)

251 
tv
 |
	`DCD_HdSof_ISR
(
pdev
);

255 i(
g_us
.
b
.
rxsqlvl
)

257 
tv
 |
	`DCD_HdRxStusQueueLev_ISR
(
pdev
);

261 i(
g_us
.
b
.
usbt
)

263 
tv
 |
	`DCD_HdUsbRet_ISR
(
pdev
);

266 i(
g_us
.
b
.
umde
)

268 
tv
 |
	`DCD_HdEnumDe_ISR
(
pdev
);

271 i(
g_us
.
b
.
comiso
)

273 
tv
 |
	`DCD_IsoINIncome_ISR
(
pdev
);

276 i(
g_us
.
b
.
comisoout
)

278 
tv
 |
	`DCD_IsoOUTIncome_ISR
(
pdev
);

280 #ifde
VBUS_SENSING_ENABLED


281 i(
g_us
.
b
.
seq
)

283 
tv
 |
	`DCD_SessiReque_ISR
(
pdev
);

286 i(
g_us
.
b
.
g
)

288 
tv
 |
	`DCD_OTG_ISR
(
pdev
);

292  
tv
;

293 
	}
}

295 #ifde
VBUS_SENSING_ENABLED


302 
ut32_t
 
	$DCD_SessiReque_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

304 
USB_OTG_GINTSTS_TyDef
 
gts
;

305 
USBD_DCD_INT_fs
->
	`DevCed
 (
pdev
);

308 
gts
.
d32
 = 0;

309 
gts
.
b
.
seq
 = 1;

310 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

312 
	}
}

321 
ut32_t
 
	$DCD_OTG_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

324 
USB_OTG_GOTGINT_TyDef
 
ggt
;

326 
ggt
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGINT
);

328 i(
ggt
.
b
.
ndd
)

330 
USBD_DCD_INT_fs
->
	`DevDisced
 (
pdev
);

333 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GOTGINT
, 
ggt
.
d32
);

335 
	}
}

344 
ut32_t
 
	$DCD_HdResume_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

346 
USB_OTG_GINTSTS_TyDef
 
gts
;

347 
USB_OTG_DCTL_TyDef
 
devl
;

348 
USB_OTG_PCGCCTL_TyDef
 
pow
;

350 if(
pdev
->
cfg
.
low_pow
)

353 
pow
.
d32
 = 
	`USB_OTG_READ_REG32
(
pdev
->
gs
.
PCGCCTL
);

354 
pow
.
b
.
gehk
 = 0;

355 
pow
.
b
.
pk
 = 0;

356 
	`USB_OTG_WRITE_REG32
(
pdev
->
gs
.
PCGCCTL
, 
pow
.
d32
);

360 
devl
.
d32
 = 0;

361 
devl
.
b
.
rmtwkupsig
 = 1;

362 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
devl
.
d32
, 0);

365 
USBD_DCD_INT_fs
->
	`Resume
 (
pdev
);

368 
gts
.
d32
 = 0;

369 
gts
.
b
.
wkup
 = 1;

370 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

372 
	}
}

380 
ut32_t
 
	$DCD_HdUSBSud_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

382 
USB_OTG_GINTSTS_TyDef
 
gts
;

383 
USB_OTG_PCGCCTL_TyDef
 
pow
;

384 
USB_OTG_DSTS_TyDef
 
ds
;

385 
__IO
 
ut8_t
 
ev_us
 = 0;

387 
ev_us
 = 
pdev
->
dev
.
devi_us
;

388 
USBD_DCD_INT_fs
->
	`Sud
 (
pdev
);

390 
ds
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DSTS
);

393 
gts
.
d32
 = 0;

394 
gts
.
b
.
usbsud
 = 1;

395 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

397 if((
pdev
->
cfg
.
low_pow
&& (
ds
.
b
.
sus
 == 1) &&

398 (
pdev
->
dev
.
ci_us
 == 1) &&

399 (
ev_us
 =
USB_OTG_CONFIGURED
))

402 
pow
.
d32
 = 0;

403 
pow
.
b
.
pk
 = 1;

404 
	`USB_OTG_MODIFY_REG32
(
pdev
->
gs
.
PCGCCTL
, 0, 
pow
.
d32
);

406 
pow
.
b
.
gehk
 = 1;

407 
	`USB_OTG_MODIFY_REG32
(
pdev
->
gs
.
PCGCCTL
, 0, 
pow
.
d32
);

410 
SCB
->
SCR
 |(
SCB_SCR_SLEEPDEEP_Msk
 | 
SCB_SCR_SLEEPONEXIT_Msk
);

413 
	}
}

421 
ut32_t
 
	$DCD_HdInEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

423 
USB_OTG_DIEPINTn_TyDef
 
dpt
;

425 
ut32_t
 
_
;

426 
ut32_t
 
num
 = 0;

427 
ut32_t
 
fifmymsk
;

428 
dpt
.
d32
 = 0;

429 
_
 = 
	`USB_OTG_RdDevAInEPI
(
pdev
);

431  
_
 )

433 i((
_
 & 0x1) == 0x01)

435 
dpt
.
d32
 = 
	`DCD_RdDevInEP
(
pdev
 , 
num
);

436 i
dpt
.
b
.
xrcom
 )

438 
fifmymsk
 = 0x1 << 
num
;

439 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
, 
fifmymsk
, 0);

440 
	`CLEAR_IN_EP_INTR
(
num
, 
xrcom
);

442 
USBD_DCD_INT_fs
->
	`DaInSge
(
pdev
 , 
num
);

444 i(
pdev
->
cfg
.
dma_ab
 == 1)

446 if((
num
 =0&& (
pdev
->
dev
.
devi_e
 =
USB_OTG_EP0_STATUS_IN
))

449 
	`USB_OTG_EP0_OutS
(
pdev
);

453 i
dpt
.
b
.
timeout
 )

455 
	`CLEAR_IN_EP_INTR
(
num
, 
timeout
);

457 i(
dpt
.
b
.
tktxmp
)

459 
	`CLEAR_IN_EP_INTR
(
num
, 
tktxmp
);

461 i(
dpt
.
b
.
keff
)

463 
	`CLEAR_IN_EP_INTR
(
num
, 
keff
);

465 i
dpt
.
b
.
dibd
 )

467 
	`CLEAR_IN_EP_INTR
(
num
, 
dibd
);

469 i(
dpt
.
b
.
emy
)

471 
	`DCD_WreEmyTxFifo
(
pdev
 , 
num
);

474 
num
++;

475 
_
 >>= 1;

479 
	}
}

487 
ut32_t
 
	$DCD_HdOutEP_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

489 
ut32_t
 
_
;

490 
USB_OTG_DOEPINTn_TyDef
 
dpt
;

491 
USB_OTG_DEPXFRSIZ_TyDef
 
dtsiz
;

492 
ut32_t
 
num
 = 0;

494 
dpt
.
d32
 = 0;

497 
_
 = 
	`USB_OTG_RdDevAOutEp_r
(
pdev
);

499  
_
 )

501 i(
_
&0x1)

504 
dpt
.
d32
 = 
	`USB_OTG_RdDevOutEP_r
(
pdev
, 
num
);

507 i
dpt
.
b
.
xrcom
 )

510 
	`CLEAR_OUT_EP_INTR
(
num
, 
xrcom
);

511 i(
pdev
->
cfg
.
dma_ab
 == 1)

513 
dtsiz
.
d32
 = 
	`USB_OTG_READ_REG32
(&(
pdev
->
gs
.
OUTEP_REGS
[
num
]->
DOEPTSIZ
));

515 
pdev
->
dev
.
out_
[
num
].
xr_cou
 =dev->dev.out_[num].
maxck
 - \

516 
dtsiz
.
b
.
xrsize
;

520 
USBD_DCD_INT_fs
->
	`DaOutSge
(
pdev
 , 
num
);

522 i(
pdev
->
cfg
.
dma_ab
 == 1)

524 if((
num
 =0&& (
pdev
->
dev
.
devi_e
 =
USB_OTG_EP0_STATUS_OUT
))

527 
	`USB_OTG_EP0_OutS
(
pdev
);

532 i
dpt
.
b
.
dibd
 )

535 
	`CLEAR_OUT_EP_INTR
(
num
, 
dibd
);

538 i
dpt
.
b
.
tup
 )

543 
USBD_DCD_INT_fs
->
	`SupSge
(
pdev
);

544 
	`CLEAR_OUT_EP_INTR
(
num
, 
tup
);

547 
num
++;

548 
_
 >>= 1;

551 
	}
}

559 
ut32_t
 
	$DCD_HdSof_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

561 
USB_OTG_GINTSTS_TyDef
 
GINTSTS
;

564 
USBD_DCD_INT_fs
->
	`SOF
(
pdev
);

567 
GINTSTS
.
d32
 = 0;

568 
GINTSTS
.
b
.
sof
 = 1;

569 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, GINTSTS.
d32
);

572 
	}
}

580 
ut32_t
 
	$DCD_HdRxStusQueueLev_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

582 
USB_OTG_GINTMSK_TyDef
 
t_mask
;

583 
USB_OTG_DRXSTS_TyDef
 
us
;

584 
USB_OTG_EP
 *

;

587 
t_mask
.
d32
 = 0;

588 
t_mask
.
b
.
rxsqlvl
 = 1;

589 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 
t_mask
.
d32
, 0);

592 
us
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
GREGS
->
GRXSTSP
 );

594 

 = &
pdev
->
dev
.
out_
[
us
.
b
.
num
];

596 
us
.
b
.
pkts
)

598 
STS_GOUT_NAK
:

600 
STS_DATA_UPDT
:

601 i(
us
.
b
.
bt
)

603 
	`USB_OTG_RdPack
(
pdev
,

->
xr_buff
, 
us
.
b
.
bt
);

604 

->
xr_buff
 +
us
.
b
.
bt
;

605 

->
xr_cou
 +
us
.
b
.
bt
;

608 
STS_XFER_COMP
:

610 
STS_SETUP_COMP
:

612 
STS_SETUP_UPDT
:

614 
	`USB_OTG_RdPack
(
pdev
 ,dev->
dev
.
tup_ck
, 8);

615 

->
xr_cou
 +
us
.
b
.
bt
;

622 
	`USB_OTG_MODIFY_REG32
&
pdev
->
gs
.
GREGS
->
GINTMSK
, 0, 
t_mask
.
d32
);

625 
	}
}

633 
ut32_t
 
	$DCD_WreEmyTxFifo
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut32_t
 
num
)

635 
USB_OTG_DTXFSTSn_TyDef
 
txus
;

636 
USB_OTG_EP
 *

;

637 
ut32_t
 
n
 = 0;

638 
ut32_t
 
n32b
;

639 
txus
.
d32
 = 0;

640 
ut32_t
 
fifmymsk
;

642 

 = &
pdev
->
dev
.
_
[
num
];

644 
n
 = 

->
xr_n
 -p->
xr_cou
;

646 i(
n
 > 

->
maxck
)

648 
n
 = 

->
maxck
;

651 
n32b
 = (
n
 + 3) / 4;

652 
txus
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
INEP_REGS
[
num
]->
DTXFSTS
);

654 
txus
.
b
.
txfva
 > 
n32b
 &&

655 

->
xr_cou
 <p->
xr_n
 &&

656 

->
xr_n
 != 0)

659 
n
 = 

->
xr_n
 -p->
xr_cou
;

661 i(
n
 > 

->
maxck
)

663 
n
 = 

->
maxck
;

665 
n32b
 = (
n
 + 3) / 4;

667 
	`USB_OTG_WrePack
 (
pdev
 , 

->
xr_buff
, 
num
, 
n
);

669 

->
xr_buff
 +
n
;

670 

->
xr_cou
 +
n
;

672 
txus
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[
num
]->
DTXFSTS
);

675 i(

->
xr_n
 =->
xr_cou
)

677 
fifmymsk
 = 0x1 << 

->
num
;

678 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
,

679 
fifmymsk
, 0);

684 
	}
}

692 
ut32_t
 
	$DCD_HdUsbRet_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

694 
USB_OTG_DAINT_TyDef
 
datmsk
;

695 
USB_OTG_DOEPMSK_TyDef
 
dpmsk
;

696 
USB_OTG_DIEPMSK_TyDef
 
dpmsk
;

697 
USB_OTG_DCFG_TyDef
 
dcfg
;

698 
USB_OTG_DCTL_TyDef
 
dl
;

699 
USB_OTG_GINTSTS_TyDef
 
gts
;

700 
ut32_t
 
i
;

702 
dl
.
d32
 = 0;

703 
datmsk
.
d32
 = 0;

704 
dpmsk
.
d32
 = 0;

705 
dpmsk
.
d32
 = 0;

706 
dcfg
.
d32
 = 0;

707 
gts
.
d32
 = 0;

710 
dl
.
b
.
rmtwkupsig
 = 1;

711 
	`USB_OTG_MODIFY_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
dl
.
d32
, 0 );

714 
	`USB_OTG_FlushTxFifo
(
pdev
 , 0 );

716 
i
 = 0; i < 
pdev
->
cfg
.
dev_dpots
 ; i++)

718 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
INEP_REGS
[
i
]->
DIEPINT
, 0xFF);

719 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
OUTEP_REGS
[
i
]->
DOEPINT
, 0xFF);

721 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINT
, 0xFFFFFFFF );

723 
datmsk
.

.

 = 1;

724 
datmsk
.

.
out
 = 1;

725 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DAINTMSK
, 
datmsk
.
d32
 );

727 
dpmsk
.
b
.
tup
 = 1;

728 
dpmsk
.
b
.
xrcom
 = 1;

729 
dpmsk
.
b
.
dibd
 = 1;

730 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DOEPMSK
, 
dpmsk
.
d32
 );

731 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


732 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DOUTEP1MSK
, 
dpmsk
.
d32
 );

734 
dpmsk
.
b
.
xrcom
 = 1;

735 
dpmsk
.
b
.
timeout
 = 1;

736 
dpmsk
.
b
.
dibd
 = 1;

738 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DIEPMSK
, 
dpmsk
.
d32
 );

739 #ifde
USB_OTG_HS_DEDICATED_EP1_ENABLED


740 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DINEP1MSK
, 
dpmsk
.
d32
 );

743 
dcfg
.
d32
 = 
	`USB_OTG_READ_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
);

744 
dcfg
.
b
.
devaddr
 = 0;

745 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
DREGS
->
DCFG
, 
dcfg
.
d32
);

749 
	`USB_OTG_EP0_OutS
(
pdev
);

752 
gts
.
d32
 = 0;

753 
gts
.
b
.
usbt
 = 1;

754 
	`USB_OTG_WRITE_REG32
 (&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

757 
USBD_DCD_INT_fs
->
	`Ret
(
pdev
);

759 
	}
}

767 
ut32_t
 
	$DCD_HdEnumDe_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

769 
ut32_t
 
hk
 = 168000000;

771 
USB_OTG_GINTSTS_TyDef
 
gts
;

772 
USB_OTG_GUSBCFG_TyDef
 
gusbcfg
;

773 
RCC_ClocksTyDef
 
RCC_Clocks
;

774 
	`USB_OTG_EP0Aive
(
pdev
);

777 
	`RCC_GClocksFq
(&
RCC_Clocks
);

778 
hk
 = 
RCC_Clocks
.
HCLK_Fqucy
;

781 
gusbcfg
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
);

782 
gusbcfg
.
b
.
usbdtim
 = 0;

783 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

786 i
	`USB_OTG_GDeviSed
(
pdev
=
USB_SPEED_HIGH
)

788 
pdev
->
cfg
.
d
 = 
USB_OTG_SPEED_HIGH
;

789 
pdev
->
cfg
.
mps
 = 
USB_OTG_HS_MAX_PACKET_SIZE
 ;

792 
gusbcfg
.
b
.
usbdtim
 = 9;

796 
pdev
->
cfg
.
d
 = 
USB_OTG_SPEED_FULL
;

797 
pdev
->
cfg
.
mps
 = 
USB_OTG_FS_MAX_PACKET_SIZE
 ;

804 if((
hk
 >= 15000000)&&(hclk < 16000000))

807 
gusbcfg
.
b
.
usbdtim
 = 0xE;

810 if((
hk
 >= 16000000)&&(hclk < 17100000))

813 
gusbcfg
.
b
.
usbdtim
 = 0xD;

816 if((
hk
 >= 17100000)&&(hclk < 18400000))

819 
gusbcfg
.
b
.
usbdtim
 = 0xC;

822 if((
hk
 >= 18400000)&&(hclk < 20000000))

825 
gusbcfg
.
b
.
usbdtim
 = 0xB;

828 if((
hk
 >= 20000000)&&(hclk < 21800000))

831 
gusbcfg
.
b
.
usbdtim
 = 0xA;

834 if((
hk
 >= 21800000)&&(hclk < 24000000))

837 
gusbcfg
.
b
.
usbdtim
 = 0x9;

840 if((
hk
 >= 24000000)&&(hclk < 26600000))

843 
gusbcfg
.
b
.
usbdtim
 = 0x8;

846 if((
hk
 >= 26600000)&&(hclk < 30000000))

849 
gusbcfg
.
b
.
usbdtim
 = 0x7;

852 if((
hk
 >= 30000000)&&(hclk < 34300000))

855 
gusbcfg
.
b
.
usbdtim
= 0x6;

861 
gusbcfg
.
b
.
usbdtim
 = 0x5;

865 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GUSBCFG
, 
gusbcfg
.
d32
);

868 
gts
.
d32
 = 0;

869 
gts
.
b
.
umde
 = 1;

870 
	`USB_OTG_WRITE_REG32
&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
 );

872 
	}
}

881 
ut32_t
 
	$DCD_IsoINIncome_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

883 
USB_OTG_GINTSTS_TyDef
 
gts
;

885 
gts
.
d32
 = 0;

887 
USBD_DCD_INT_fs
->
	`IsoINIncome
 (
pdev
);

890 
gts
.
b
.
comiso
 = 1;

891 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

894 
	}
}

902 
ut32_t
 
	$DCD_IsoOUTIncome_ISR
(
USB_OTG_CORE_HANDLE
 *
pdev
)

904 
USB_OTG_GINTSTS_TyDef
 
gts
;

906 
gts
.
d32
 = 0;

908 
USBD_DCD_INT_fs
->
	`IsoOUTIncome
 (
pdev
);

911 
gts
.
b
.
comisoout
 = 1;

912 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
GREGS
->
GINTSTS
, 
gts
.
d32
);

914 
	}
}

921 
ut32_t
 
	$DCD_RdDevInEP
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
num
)

923 
ut32_t
 
v
, 
msk
, 
emp
;

924 
msk
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPMSK
);

925 
emp
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DIEPEMPMSK
);

926 
msk
 |((
emp
 >> 
num
) & 0x1) << 7;

927 
v
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
INEP_REGS
[
num
]->
DIEPINT
& 
msk
;

928  
v
;

929 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usbd_core.c

29 
	~"usbd_ce.h
"

30 
	~"usbd_q.h
"

31 
	~"usbd_ieq.h
"

32 
	~"usb_dcd_t.h
"

33 
	~"usb_b.h
"

75 
ut8_t
 
USBD_SupSge
(
USB_OTG_CORE_HANDLE
 *
pdev
);

76 
ut8_t
 
USBD_DaOutSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ut8_
num
);

77 
ut8_t
 
USBD_DaInSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , ut8_
num
);

78 
ut8_t
 
USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
);

79 
ut8_t
 
USBD_Ret
(
USB_OTG_CORE_HANDLE
 *
pdev
);

80 
ut8_t
 
USBD_Sud
(
USB_OTG_CORE_HANDLE
 *
pdev
);

81 
ut8_t
 
USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
);

82 #ifde
VBUS_SENSING_ENABLED


83 
ut8_t
 
USBD_DevCed
(
USB_OTG_CORE_HANDLE
 *
pdev
);

84 
ut8_t
 
USBD_DevDisced
(
USB_OTG_CORE_HANDLE
 *
pdev
);

86 
ut8_t
 
USBD_IsoINIncome
(
USB_OTG_CORE_HANDLE
 *
pdev
);

87 
ut8_t
 
USBD_IsoOUTIncome
(
USB_OTG_CORE_HANDLE
 *
pdev
);

88 
ut8_t
 
USBD_RunTeMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
) ;

97 
__IO
 
USB_OTG_DCTL_TyDef
 
	gSET_TEST_MODE
;

99 
USBD_DCD_INT_cb_TyDef
 
	gUSBD_DCD_INT_cb
 =

101 
USBD_DaOutSge
,

102 
USBD_DaInSge
,

103 
USBD_SupSge
,

104 
USBD_SOF
,

105 
USBD_Ret
,

106 
USBD_Sud
,

107 
USBD_Resume
,

108 
USBD_IsoINIncome
,

109 
USBD_IsoOUTIncome
,

110 #ifde
VBUS_SENSING_ENABLED


111 
USBD_DevCed
,

112 
USBD_DevDisced
,

116 
USBD_DCD_INT_cb_TyDef
 *
	gUSBD_DCD_INT_fs
 = &
USBD_DCD_INT_cb
;

134 
	$USBD_In
(
USB_OTG_CORE_HANDLE
 *
pdev
,

135 
USB_OTG_CORE_ID_TyDef
 
ceID
,

136 
USBD_DEVICE
 *
pDevi
,

137 
USBD_Css_cb_TyDef
 *
ass_cb
,

138 
USBD_U_cb_TyDef
 *
u_cb
)

141 
	`USB_OTG_BSP_In
(
pdev
);

143 
	`USBD_DeIn
(
pdev
);

146 
pdev
->
dev
.
ass_cb
 = class_cb;

147 
pdev
->
dev
.
u_cb
 = usr_cb;

148 
pdev
->
dev
.
u_devi
 = 
pDevi
;

151 
	`DCD_In
(
pdev
 , 
ceID
);

154 
pdev
->
dev
.
u_cb
->
	`In
();

157 
	`USB_OTG_BSP_EbIru
(
pdev
);

158 
	}
}

166 
USBD_Stus
 
	$USBD_DeIn
(
USB_OTG_CORE_HANDLE
 *
pdev
)

170  
USBD_OK
;

171 
	}
}

179 
ut8_t
 
	$USBD_SupSge
(
USB_OTG_CORE_HANDLE
 *
pdev
)

181 
USB_SETUP_REQ
 
q
;

183 
	`USBD_PSupReque
(
pdev
 , &
q
);

185 
q
.
bmReque
 & 0x1F)

187 
USB_REQ_RECIPIENT_DEVICE
:

188 
	`USBD_StdDevReq
 (
pdev
, &
q
);

191 
USB_REQ_RECIPIENT_INTERFACE
:

192 
	`USBD_StdItfReq
(
pdev
, &
q
);

195 
USB_REQ_RECIPIENT_ENDPOINT
:

196 
	`USBD_StdEPReq
(
pdev
, &
q
);

200 
	`DCD_EP_S
(
pdev
 , 
q
.
bmReque
 & 0x80);

203  
USBD_OK
;

204 
	}
}

213 
ut8_t
 
	$USBD_DaOutSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

215 
USB_OTG_EP
 *

;

217 if(
num
 == 0)

219 

 = &
pdev
->
dev
.
out_
[0];

220 i
pdev
->
dev
.
devi_e
 =
USB_OTG_EP0_DATA_OUT
)

222 if(

->
m_da_n
 >p->
maxck
)

224 

->
m_da_n
 -->
maxck
;

226 if(
pdev
->
cfg
.
dma_ab
 == 1)

229 

->
xr_buff
 +->
maxck
;

231 
	`USBD_CCtueRx
 (
pdev
,

232 

->
xr_buff
,

233 
	`MIN
(

->
m_da_n
 ,->
maxck
));

237 if((
pdev
->
dev
.
ass_cb
->
EP0_RxRdy
 !
NULL
)&&

238 (
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
))

240 
pdev
->
dev
.
ass_cb
->
	`EP0_RxRdy
(pdev);

242 
	`USBD_CSdStus
(
pdev
);

246 if((
pdev
->
dev
.
ass_cb
->
DaOut
 !
NULL
)&&

247 (
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
))

249 
pdev
->
dev
.
ass_cb
->
	`DaOut
dev, 
num
);

256  
USBD_OK
;

257 
	}
}

266 
ut8_t
 
	$USBD_DaInSge
(
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

268 
USB_OTG_EP
 *

;

270 if(
num
 == 0)

272 

 = &
pdev
->
dev
.
_
[0];

273 i
pdev
->
dev
.
devi_e
 =
USB_OTG_EP0_DATA_IN
)

275 if(

->
m_da_n
 >p->
maxck
)

277 

->
m_da_n
 -->
maxck
;

278 if(
pdev
->
cfg
.
dma_ab
 == 1)

281 

->
xr_buff
 +->
maxck
;

283 
	`USBD_CCtueSdDa
 (
pdev
,

284 

->
xr_buff
,

285 

->
m_da_n
);

288 
	`DCD_EP_PRx
 (
pdev
,

290 
NULL
,

295 if((

->
tٮ_da_n
 %p->
maxck
 == 0) &&

296 (

->
tٮ_da_n
 >->
maxck
) &&

297 (

->
tٮ_da_n
 <p->
l_da_n
 ))

300 
	`USBD_CCtueSdDa
(
pdev
 , 
NULL
, 0);

301 

->
l_da_n
 = 0;

304 
	`DCD_EP_PRx
 (
pdev
,

306 
NULL
,

311 if((
pdev
->
dev
.
ass_cb
->
EP0_TxSt
 !
NULL
)&&

312 (
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
))

314 
pdev
->
dev
.
ass_cb
->
	`EP0_TxSt
(pdev);

316 
	`USBD_CReiveStus
(
pdev
);

320 i(
pdev
->
dev
.
_mode
 == 1)

322 
	`USBD_RunTeMode
(
pdev
);

323 
pdev
->
dev
.
_mode
 = 0;

326 if((
pdev
->
dev
.
ass_cb
->
DaIn
 !
NULL
)&&

327 (
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
))

329 
pdev
->
dev
.
ass_cb
->
	`DaIn
dev, 
num
);

336  
USBD_OK
;

337 
	}
}

348 
ut8_t
 
	$USBD_RunTeMode
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

350 
	`USB_OTG_WRITE_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
, 
SET_TEST_MODE
.
d32
);

351  
USBD_OK
;

352 
	}
}

361 
ut8_t
 
	$USBD_Ret
(
USB_OTG_CORE_HANDLE
 *
pdev
)

364 
	`DCD_EP_On
(
pdev
,

366 
USB_OTG_MAX_EP0_SIZE
,

367 
EP_TYPE_CTRL
);

370 
	`DCD_EP_On
(
pdev
,

372 
USB_OTG_MAX_EP0_SIZE
,

373 
EP_TYPE_CTRL
);

376 
pdev
->
dev
.
devi_us
 = 
USB_OTG_DEFAULT
;

377 
pdev
->
dev
.
u_cb
->
	`DeviRet
dev->
cfg
.
d
);

379  
USBD_OK
;

380 
	}
}

389 
ut8_t
 
	$USBD_Resume
(
USB_OTG_CORE_HANDLE
 *
pdev
)

392 
pdev
->
dev
.
u_cb
->
	`DeviResumed
();

393 
pdev
->
dev
.
devi_us
 =dev->dev.
devi_d_us
;

394 
pdev
->
dev
.
devi_us
 = 
USB_OTG_CONFIGURED
;

395  
USBD_OK
;

396 
	}
}

406 
ut8_t
 
	$USBD_Sud
(
USB_OTG_CORE_HANDLE
 *
pdev
)

408 
pdev
->
dev
.
devi_d_us
 =dev->dev.
devi_us
;

409 
pdev
->
dev
.
devi_us
 = 
USB_OTG_SUSPENDED
;

411 
pdev
->
dev
.
u_cb
->
	`DeviSuded
();

412  
USBD_OK
;

413 
	}
}

423 
ut8_t
 
	$USBD_SOF
(
USB_OTG_CORE_HANDLE
 *
pdev
)

425 if(
pdev
->
dev
.
ass_cb
->
SOF
)

427 
pdev
->
dev
.
ass_cb
->
	`SOF
(pdev);

429  
USBD_OK
;

430 
	}
}

439 
USBD_Stus
 
	$USBD_SCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
cfgidx
)

441 
pdev
->
dev
.
ass_cb
->
	`In
dev, 
cfgidx
);

444 
pdev
->
dev
.
u_cb
->
	`DeviCfigud
();

445  
USBD_OK
;

446 
	}
}

455 
USBD_Stus
 
	$USBD_CCfg
(
USB_OTG_CORE_HANDLE
 *
pdev
, 
ut8_t
 
cfgidx
)

457 
pdev
->
dev
.
ass_cb
->
	`DeIn
dev, 
cfgidx
);

458  
USBD_OK
;

459 
	}
}

467 
ut8_t
 
	$USBD_IsoINIncome
(
USB_OTG_CORE_HANDLE
 *
pdev
)

469 
pdev
->
dev
.
ass_cb
->
	`IsoINIncome
(pdev);

470  
USBD_OK
;

471 
	}
}

479 
ut8_t
 
	$USBD_IsoOUTIncome
(
USB_OTG_CORE_HANDLE
 *
pdev
)

481 
pdev
->
dev
.
ass_cb
->
	`IsoOUTIncome
(pdev);

482  
USBD_OK
;

483 
	}
}

485 #ifde
VBUS_SENSING_ENABLED


492 
ut8_t
 
	$USBD_DevCed
(
USB_OTG_CORE_HANDLE
 *
pdev
)

494 
pdev
->
dev
.
u_cb
->
	`DeviCed
();

495 
pdev
->
dev
.
ci_us
 = 1;

496  
USBD_OK
;

497 
	}
}

505 
ut8_t
 
	$USBD_DevDisced
(
USB_OTG_CORE_HANDLE
 *
pdev
)

507 
pdev
->
dev
.
u_cb
->
	`DeviDisced
();

508 
pdev
->
dev
.
ass_cb
->
	`DeIn
(pdev, 0);

509 
pdev
->
dev
.
ci_us
 = 0;

510  
USBD_OK
;

511 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usbd_ioreq.c

29 
	~"usbd_ieq.h
"

95 
USBD_Stus
 
	$USBD_CSdDa
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

96 
ut8_t
 *
pbuf
,

97 
ut16_t
 
n
)

99 
USBD_Stus
 
t
 = 
USBD_OK
;

101 
pdev
->
dev
.
_
[0].
tٮ_da_n
 = 
n
;

102 
pdev
->
dev
.
_
[0].
m_da_n
 = 
n
;

103 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_DATA_IN
;

105 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
n
);

107  
t
;

108 
	}
}

118 
USBD_Stus
 
	$USBD_CCtueSdDa
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

119 
ut8_t
 *
pbuf
,

120 
ut16_t
 
n
)

122 
USBD_Stus
 
t
 = 
USBD_OK
;

124 
	`DCD_EP_Tx
 (
pdev
, 0, 
pbuf
, 
n
);

127  
t
;

128 
	}
}

138 
USBD_Stus
 
	$USBD_CPRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

139 
ut8_t
 *
pbuf
,

140 
ut16_t
 
n
)

142 
USBD_Stus
 
t
 = 
USBD_OK
;

144 
pdev
->
dev
.
out_
[0].
tٮ_da_n
 = 
n
;

145 
pdev
->
dev
.
out_
[0].
m_da_n
 = 
n
;

146 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_DATA_OUT
;

148 
	`DCD_EP_PRx
 (
pdev
,

150 
pbuf
,

151 
n
);

154  
t
;

155 
	}
}

165 
USBD_Stus
 
	$USBD_CCtueRx
 (
USB_OTG_CORE_HANDLE
 *
pdev
,

166 
ut8_t
 *
pbuf
,

167 
ut16_t
 
n
)

169 
USBD_Stus
 
t
 = 
USBD_OK
;

171 
	`DCD_EP_PRx
 (
pdev
,

173 
pbuf
,

174 
n
);

175  
t
;

176 
	}
}

183 
USBD_Stus
 
	$USBD_CSdStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

185 
USBD_Stus
 
t
 = 
USBD_OK
;

186 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_STATUS_IN
;

187 
	`DCD_EP_Tx
 (
pdev
,

189 
NULL
,

192 
	`USB_OTG_EP0_OutS
(
pdev
);

194  
t
;

195 
	}
}

203 
USBD_Stus
 
	$USBD_CReiveStus
 (
USB_OTG_CORE_HANDLE
 *
pdev
)

205 
USBD_Stus
 
t
 = 
USBD_OK
;

206 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_STATUS_OUT
;

207 
	`DCD_EP_PRx
 ( 
pdev
,

209 
NULL
,

212 
	`USB_OTG_EP0_OutS
(
pdev
);

214  
t
;

215 
	}
}

225 
ut16_t
 
	$USBD_GRxCou
 (
USB_OTG_CORE_HANDLE
 *
pdev
 , 
ut8_t
 
num
)

227  
pdev
->
dev
.
out_
[
num
].
xr_cou
;

228 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usbd_req.c

29 
	~"usbd_q.h
"

30 
	~"usbd_ieq.h
"

31 
	~"usbd_desc.h
"

72 
__IO
 
USB_OTG_DCTL_TyDef
 
SET_TEST_MODE
;

74 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


75 #i
defed
 ( 
__ICCARM__
 )

76 #agm
da_ignmt
=4

79 
__ALIGN_BEGIN
 
ut32_t
 
USBD__us
 
	g__ALIGN_END
 = 0;

81 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


82 #i
defed
 ( 
__ICCARM__
 )

83 #agm
da_ignmt
=4

86 
__ALIGN_BEGIN
 
ut32_t
 
USBD_deu_cfg
 
	g__ALIGN_END
 = 0;

88 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


89 #i
defed
 ( 
__ICCARM__
 )

90 #agm
da_ignmt
=4

93 
__ALIGN_BEGIN
 
ut32_t
 
USBD_cfg_us
 
	g__ALIGN_END
 = 0;

103 
USBD_GDest
(
USB_OTG_CORE_HANDLE
 *
pdev
,

104 
USB_SETUP_REQ
 *
q
);

106 
USBD_SAddss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

107 
USB_SETUP_REQ
 *
q
);

109 
USBD_SCfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

110 
USB_SETUP_REQ
 *
q
);

112 
USBD_GCfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

113 
USB_SETUP_REQ
 *
q
);

115 
USBD_GStus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

116 
USB_SETUP_REQ
 *
q
);

118 
USBD_SFtu
(
USB_OTG_CORE_HANDLE
 *
pdev
,

119 
USB_SETUP_REQ
 *
q
);

121 
USBD_CFtu
(
USB_OTG_CORE_HANDLE
 *
pdev
,

122 
USB_SETUP_REQ
 *
q
);

124 
ut8_t
 
USBD_GL
(ut8_*
buf
);

142 
USBD_Stus
 
	$USBD_StdDevReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
)

144 
USBD_Stus
 
t
 = 
USBD_OK
;

146 
q
->
bReque
)

148 
USB_REQ_GET_DESCRIPTOR
:

150 
	`USBD_GDest
 (
pdev
, 
q
) ;

153 
USB_REQ_SET_ADDRESS
:

154 
	`USBD_SAddss
(
pdev
, 
q
);

157 
USB_REQ_SET_CONFIGURATION
:

158 
	`USBD_SCfig
 (
pdev
 , 
q
);

161 
USB_REQ_GET_CONFIGURATION
:

162 
	`USBD_GCfig
 (
pdev
 , 
q
);

165 
USB_REQ_GET_STATUS
:

166 
	`USBD_GStus
 (
pdev
 , 
q
);

170 
USB_REQ_SET_FEATURE
:

171 
	`USBD_SFtu
 (
pdev
 , 
q
);

174 
USB_REQ_CLEAR_FEATURE
:

175 
	`USBD_CFtu
 (
pdev
 , 
q
);

179 
	`USBD_CE
(
pdev
 , 
q
);

183  
t
;

184 
	}
}

193 
USBD_Stus
 
	$USBD_StdItfReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
)

195 
USBD_Stus
 
t
 = 
USBD_OK
;

197 
pdev
->
dev
.
devi_us
)

199 
USB_OTG_CONFIGURED
:

201 i(
	`LOBYTE
(
q
->
wIndex
<
USBD_ITF_MAX_NUM
)

203 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

205 if((
q
->
wLgth
 =0)&& (
t
 =
USBD_OK
))

207 
	`USBD_CSdStus
(
pdev
);

212 
	`USBD_CE
(
pdev
 , 
q
);

217 
	`USBD_CE
(
pdev
 , 
q
);

220  
t
;

221 
	}
}

230 
USBD_Stus
 
	$USBD_StdEPReq
 (
USB_OTG_CORE_HANDLE
 *
pdev
, 
USB_SETUP_REQ
 *
q
)

233 
ut8_t
 
_addr
;

234 
USBD_Stus
 
t
 = 
USBD_OK
;

236 
_addr
 = 
	`LOBYTE
(
q
->
wIndex
);

239 i((
q
->
bmReque
 & 
USB_REQ_TYPE_MASK
=
USB_REQ_TYPE_CLASS
)

241 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

242  
t
;

245 
q
->
bReque
)

247 
USB_REQ_SET_FEATURE
 :

249 
pdev
->
dev
.
devi_us
)

251 
USB_OTG_ADDRESSED
:

252 i((
_addr
 != 0x00) && (ep_addr != 0x80))

254 
	`DCD_EP_S
(
pdev
 , 
_addr
);

258 
USB_OTG_CONFIGURED
:

259 i(
q
->
wVue
 =
USB_FEATURE_EP_HALT
)

261 i((
_addr
 != 0x00) && (ep_addr != 0x80))

263 
	`DCD_EP_S
(
pdev
 , 
_addr
);

267 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

268 
	`USBD_CSdStus
(
pdev
);

273 
	`USBD_CE
(
pdev
 , 
q
);

278 
USB_REQ_CLEAR_FEATURE
 :

280 
pdev
->
dev
.
devi_us
)

282 
USB_OTG_ADDRESSED
:

283 i((
_addr
 != 0x00) && (ep_addr != 0x80))

285 
	`DCD_EP_S
(
pdev
 , 
_addr
);

289 
USB_OTG_CONFIGURED
:

290 i(
q
->
wVue
 =
USB_FEATURE_EP_HALT
)

292 i((
_addr
 != 0x00) && (ep_addr != 0x80))

294 
	`DCD_EP_CS
(
pdev
 , 
_addr
);

295 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

297 
	`USBD_CSdStus
(
pdev
);

302 
	`USBD_CE
(
pdev
 , 
q
);

307 
USB_REQ_GET_STATUS
:

308 
pdev
->
dev
.
devi_us
)

310 
USB_OTG_ADDRESSED
:

311 i((
_addr
 != 0x00) && (ep_addr != 0x80))

313 
	`DCD_EP_S
(
pdev
 , 
_addr
);

317 
USB_OTG_CONFIGURED
:

320 i((
_addr
 & 0x80)== 0x80)

322 if(
pdev
->
dev
.
_
[
_addr
 & 0x7F].
is_l
)

324 
USBD__us
 = 0x0001;

328 
USBD__us
 = 0x0000;

331 i((
_addr
 & 0x80)== 0x00)

333 if(
pdev
->
dev
.
out_
[
_addr
].
is_l
)

335 
USBD__us
 = 0x0001;

340 
USBD__us
 = 0x0000;

349 
	`USBD_CSdDa
 (
pdev
,

350 (
ut8_t
 *)&
USBD__us
,

355 
	`USBD_CE
(
pdev
 , 
q
);

363  
t
;

364 
	}
}

372 
	$USBD_GDest
(
USB_OTG_CORE_HANDLE
 *
pdev
,

373 
USB_SETUP_REQ
 *
q
)

375 
ut16_t
 
n
;

376 
ut8_t
 *
pbuf
;

377 
n
 = 
q
->
wLgth
 ;

379 
q
->
wVue
 >> 8)

381 #i(
USBD_LPM_ENABLED
 == 1)

382 
USB_DESC_TYPE_BOS
:

383 
pbuf
 = 
pdev
->
pDesc
->
	`GBOSDest
dev->
dev_d
, &
n
);

386 
USB_DESC_TYPE_DEVICE
:

387 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GDeviDest
dev->
cfg
.
d
, &
n
);

390 
USB_DESC_TYPE_CONFIGURATION
:

391 
pbuf
 = (
ut8_t
 *)
pdev
->
dev
.
ass_cb
->
	`GCfigDest
dev->
cfg
.
d
, &
n
);

392 #ifde
USB_OTG_HS_CORE


393 if((
pdev
->
cfg
.
d
 =
USB_OTG_SPEED_FULL
 )&&

394 (
pdev
->
cfg
.
phy_
 =
USB_OTG_ULPI_PHY
))

396 
pbuf
 = (
ut8_t
 *)
pdev
->
dev
.
ass_cb
->
	`GOthCfigDest
dev->
cfg
.
d
, &
n
);

399 
pbuf
[1] = 
USB_DESC_TYPE_CONFIGURATION
;

400 
pdev
->
dev
.
pCfig_dest
 = 
pbuf
;

403 
USB_DESC_TYPE_STRING
:

404 (
ut8_t
)(
q
->
wVue
))

406 
USBD_IDX_LANGID_STR
:

407 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GLgIDSDest
dev->
cfg
.
d
, &
n
);

410 
USBD_IDX_MFC_STR
:

411 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GMuurSDest
dev->
cfg
.
d
, &
n
);

414 
USBD_IDX_PRODUCT_STR
:

415 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GProduSDest
dev->
cfg
.
d
, &
n
);

418 
USBD_IDX_SERIAL_STR
:

419 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GSlSDest
dev->
cfg
.
d
, &
n
);

422 
USBD_IDX_CONFIG_STR
:

423 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GCfigutiSDest
dev->
cfg
.
d
, &
n
);

426 
USBD_IDX_INTERFACE_STR
:

427 
pbuf
 = 
pdev
->
dev
.
u_devi
->
	`GISDest
dev->
cfg
.
d
, &
n
);

431 #ifde
USB_SUPPORT_USER_STRING_DESC


432 
pbuf
 = 
pdev
->
dev
.
ass_cb
->
	`GUSDest
dev->
cfg
.
d
, (
q
->
wVue
, &
n
);

435 
	`USBD_CE
(
pdev
 , 
q
);

440 
USB_DESC_TYPE_DEVICE_QUALIFIER
:

441 #ifde
USB_OTG_HS_CORE


442 if(
pdev
->
cfg
.
d
 =
USB_OTG_SPEED_HIGH
 )

445 
pbuf
 = (
ut8_t
 *)
pdev
->
dev
.
ass_cb
->
	`GCfigDest
dev->
cfg
.
d
, &
n
);

447 
USBD_DeviQuifrDesc
[4]
pbuf
[14];

448 
USBD_DeviQuifrDesc
[5]
pbuf
[15];

449 
USBD_DeviQuifrDesc
[6]
pbuf
[16];

451 
pbuf
 = 
USBD_DeviQuifrDesc
;

452 
n
 = 
USB_LEN_DEV_QUALIFIER_DESC
;

457 
	`USBD_CE
(
pdev
 , 
q
);

461 
	`USBD_CE
(
pdev
 , 
q
);

465 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
:

466 #ifde
USB_OTG_HS_CORE


468 if(
pdev
->
cfg
.
d
 =
USB_OTG_SPEED_HIGH
 )

470 
pbuf
 = (
ut8_t
 *)
pdev
->
dev
.
ass_cb
->
	`GOthCfigDest
dev->
cfg
.
d
, &
n
);

471 
pbuf
[1] = 
USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION
;

476 
	`USBD_CE
(
pdev
 , 
q
);

480 
	`USBD_CE
(
pdev
 , 
q
);

484 
	`USBD_CE
(
pdev
 , 
q
);

488 if((
n
 !0)&& (
q
->
wLgth
 != 0))

491 
n
 = 
	`MIN
֒ , 
q
->
wLgth
);

493 
	`USBD_CSdDa
 (
pdev
,

494 
pbuf
,

495 
n
);

498 
	}
}

507 
	$USBD_SAddss
(
USB_OTG_CORE_HANDLE
 *
pdev
,

508 
USB_SETUP_REQ
 *
q
)

510 
ut8_t
 
dev_addr
;

512 i((
q
->
wIndex
 =0&& (q->
wLgth
 == 0))

514 
dev_addr
 = (
ut8_t
)(
q
->
wVue
) & 0x7F;

516 i(
pdev
->
dev
.
devi_us
 =
USB_OTG_CONFIGURED
)

518 
	`USBD_CE
(
pdev
 , 
q
);

522 
pdev
->
dev
.
devi_addss
 = 
dev_addr
;

523 
	`DCD_EP_SAddss
(
pdev
, 
dev_addr
);

524 
	`USBD_CSdStus
(
pdev
);

526 i(
dev_addr
 != 0)

528 
pdev
->
dev
.
devi_us
 = 
USB_OTG_ADDRESSED
;

532 
pdev
->
dev
.
devi_us
 = 
USB_OTG_DEFAULT
;

538 
	`USBD_CE
(
pdev
 , 
q
);

540 
	}
}

549 
	$USBD_SCfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

550 
USB_SETUP_REQ
 *
q
)

553 
ut8_t
 
cfgidx
;

555 
cfgidx
 = (
ut8_t
)(
q
->
wVue
);

557 i(
cfgidx
 > 
USBD_CFG_MAX_NUM
 )

559 
	`USBD_CE
(
pdev
 , 
q
);

563 
pdev
->
dev
.
devi_us
)

565 
USB_OTG_ADDRESSED
:

566 i(
cfgidx
)

568 
pdev
->
dev
.
devi_cfig
 = 
cfgidx
;

569 
pdev
->
dev
.
devi_us
 = 
USB_OTG_CONFIGURED
;

570 
	`USBD_SCfg
(
pdev
 , 
cfgidx
);

571 
	`USBD_CSdStus
(
pdev
);

575 
	`USBD_CSdStus
(
pdev
);

579 
USB_OTG_CONFIGURED
:

580 i(
cfgidx
 == 0)

582 
pdev
->
dev
.
devi_us
 = 
USB_OTG_ADDRESSED
;

583 
pdev
->
dev
.
devi_cfig
 = 
cfgidx
;

584 
	`USBD_CCfg
(
pdev
 , 
cfgidx
);

585 
	`USBD_CSdStus
(
pdev
);

588 i(
cfgidx
 !
pdev
->
dev
.
devi_cfig
)

591 
	`USBD_CCfg
(
pdev
 ,dev->
dev
.
devi_cfig
);

594 
pdev
->
dev
.
devi_cfig
 = 
cfgidx
;

595 
	`USBD_SCfg
(
pdev
 , 
cfgidx
);

596 
	`USBD_CSdStus
(
pdev
);

600 
	`USBD_CSdStus
(
pdev
);

605 
	`USBD_CE
(
pdev
 , 
q
);

609 
	}
}

618 
	$USBD_GCfig
(
USB_OTG_CORE_HANDLE
 *
pdev
,

619 
USB_SETUP_REQ
 *
q
)

622 i(
q
->
wLgth
 != 1)

624 
	`USBD_CE
(
pdev
 , 
q
);

628 
pdev
->
dev
.
devi_us
 )

630 
USB_OTG_ADDRESSED
:

632 
	`USBD_CSdDa
 (
pdev
,

633 (
ut8_t
 *)&
USBD_deu_cfg
,

637 
USB_OTG_CONFIGURED
:

639 
	`USBD_CSdDa
 (
pdev
,

640 &
pdev
->
dev
.
devi_cfig
,

645 
	`USBD_CE
(
pdev
 , 
q
);

649 
	}
}

658 
	$USBD_GStus
(
USB_OTG_CORE_HANDLE
 *
pdev
,

659 
USB_SETUP_REQ
 *
q
)

663 
pdev
->
dev
.
devi_us
)

665 
USB_OTG_ADDRESSED
:

666 
USB_OTG_CONFIGURED
:

668 #ifde
USBD_SELF_POWERED


669 
USBD_cfg_us
 = 
USB_CONFIG_SELF_POWERED
;

671 
USBD_cfg_us
 = 0x00;

674 i(
pdev
->
dev
.
DevRemeWakeup
)

676 
USBD_cfg_us
 |
USB_CONFIG_REMOTE_WAKEUP
;

679 
	`USBD_CSdDa
 (
pdev
,

680 (
ut8_t
 *)&
USBD_cfg_us
,

685 
	`USBD_CE
(
pdev
 , 
q
);

688 
	}
}

698 
	$USBD_SFtu
(
USB_OTG_CORE_HANDLE
 *
pdev
,

699 
USB_SETUP_REQ
 *
q
)

702 
USB_OTG_DCTL_TyDef
 
dl
;

703 
ut8_t
 
_mode
 = 0;

705 i(
q
->
wVue
 =
USB_FEATURE_REMOTE_WAKEUP
)

707 
pdev
->
dev
.
DevRemeWakeup
 = 1;

708 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

709 
	`USBD_CSdStus
(
pdev
);

712 i((
q
->
wVue
 =
USB_FEATURE_TEST_MODE
) &&

713 ((
q
->
wIndex
 & 0xFF) == 0))

715 
dl
.
d32
 = 
	`USB_OTG_READ_REG32
(&
pdev
->
gs
.
DREGS
->
DCTL
);

717 
_mode
 = 
q
->
wIndex
 >> 8;

718 
_mode
)

721 
dl
.
b
.
tl
 = 1;

725 
dl
.
b
.
tl
 = 2;

729 
dl
.
b
.
tl
 = 3;

733 
dl
.
b
.
tl
 = 4;

737 
dl
.
b
.
tl
 = 5;

741 
dl
.
b
.
tl
 = 1;

744 
SET_TEST_MODE
 = 
dl
;

745 
pdev
->
dev
.
_mode
 = 1;

746 
	`USBD_CSdStus
(
pdev
);

752 
	}
}

762 
	$USBD_CFtu
(
USB_OTG_CORE_HANDLE
 *
pdev
,

763 
USB_SETUP_REQ
 *
q
)

765 
pdev
->
dev
.
devi_us
)

767 
USB_OTG_ADDRESSED
:

768 
USB_OTG_CONFIGURED
:

769 i(
q
->
wVue
 =
USB_FEATURE_REMOTE_WAKEUP
)

771 
pdev
->
dev
.
DevRemeWakeup
 = 0;

772 
pdev
->
dev
.
ass_cb
->
	`Sup
 (pdev, 
q
);

773 
	`USBD_CSdStus
(
pdev
);

778 
	`USBD_CE
(
pdev
 , 
q
);

781 
	}
}

791 
	$USBD_PSupReque

USB_OTG_CORE_HANDLE
 *
pdev
,

792 
USB_SETUP_REQ
 *
q
)

794 
q
->
bmReque
 = *(
ut8_t
 *(
pdev
->
dev
.
tup_ck
);

795 
q
->
bReque
 = *(
ut8_t
 *(
pdev
->
dev
.
tup_ck
 + 1);

796 
q
->
wVue
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
tup_ck
 + 2);

797 
q
->
wIndex
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
tup_ck
 + 4);

798 
q
->
wLgth
 = 
	`SWAPBYTE
 (
pdev
->
dev
.
tup_ck
 + 6);

800 
pdev
->
dev
.
_
[0].
l_da_n
 = 
q
->
wLgth
 ;

801 
pdev
->
dev
.
devi_e
 = 
USB_OTG_EP0_SETUP
;

802 
	}
}

812 
	$USBD_CE

USB_OTG_CORE_HANDLE
 *
pdev
,

813 
USB_SETUP_REQ
 *
q
)

816 
	`DCD_EP_S
(
pdev
 , 0x80);

817 
	`DCD_EP_S
(
pdev
 , 0);

818 
	`USB_OTG_EP0_OutS
(
pdev
);

819 
	}
}

830 
	$USBD_GSg
(
ut8_t
 *
desc
, ut8_*
unicode
, 
ut16_t
 *
n
)

832 
ut8_t
 
idx
 = 0;

834 i(
desc
 !
NULL
)

836 *
n
 = 
	`USBD_GL
(
desc
) * 2 + 2;

837 
unicode
[
idx
++] = *
n
;

838 
unicode
[
idx
++] = 
USB_DESC_TYPE_STRING
;

840 *
desc
 !
NULL
)

842 
unicode
[
idx
++] = *
desc
++;

843 
unicode
[
idx
++] = 0x00;

846 
	}
}

854 
ut8_t
 
	$USBD_GL
(
ut8_t
 *
buf
)

856 
ut8_t
 
n
 = 0;

858 *
buf
 !
NULL
)

860 
n
++;

861 
buf
++;

864  
n
;

865 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core_cm4.h

23 #i
defed
 ( 
__ICCARM__
 )

24 #agm
syem_ude


27 #ifde
__lulus


31 #ide
__CORE_CM4_H_GENERIC


32 
	#__CORE_CM4_H_GENERIC


	)

76 
	#__CM4_CMSIS_VERSION_MAIN
 (0x02

	)

77 
	#__CM4_CMSIS_VERSION_SUB
 (0x10

	)

78 
	#__CM4_CMSIS_VERSION
 ((
__CM4_CMSIS_VERSION_MAIN
 << 16| 
__CM4_CMSIS_VERSION_SUB


	)

80 
	#__CORTEX_M
 (0x04

	)

83 #i 
defed
 ( 
__CC_ARM
 )

84 
	#__ASM
 
__asm


	)

85 
	#__INLINE
 
__le


	)

87 #i
defed
 ( 
__ICCARM__
 )

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
le


	)

91 #i
defed
 ( 
__GNUC__
 )

92 
	#__ASM
 
__asm


	)

93 
	#__INLINE
 
le


	)

95 #i
defed
 ( 
__TASKING__
 )

96 
	#__ASM
 
__asm


	)

97 
	#__INLINE
 
le


	)

102 #i
defed
 ( 
__CC_ARM
 )

103 #i
defed
 
__TARGET_FPU_VFP


104 #i(
__FPU_PRESENT
 == 1)

105 
	#__FPU_USED
 1

	)

108 
	#__FPU_USED
 0

	)

111 
	#__FPU_USED
 0

	)

114 #i
defed
 ( 
__ICCARM__
 )

115 #i
defed
 
__ARMVFP__


116 #i(
__FPU_PRESENT
 == 1)

117 
	#__FPU_USED
 1

	)

120 
	#__FPU_USED
 0

	)

123 
	#__FPU_USED
 0

	)

126 #i
defed
 ( 
__GNUC__
 )

127 #i
defed
 (
__VFP_FP__
&& !defed(
__SOFTFP__
)

128 #i(
__FPU_PRESENT
 == 1)

129 
	#__FPU_USED
 1

	)

132 
	#__FPU_USED
 0

	)

135 
	#__FPU_USED
 0

	)

138 #i
defed
 ( 
__TASKING__
 )

140 
	#__FPU_USED
 0

	)

143 
	~<dt.h
>

144 
	~<ce_cmInr.h
>

145 
	~<ce_cmFunc.h
>

146 
	~<ce_cm4_simd.h
>

150 #ide
__CMSIS_GENERIC


152 #ide
__CORE_CM4_H_DEPENDANT


153 
	#__CORE_CM4_H_DEPENDANT


	)

156 #i
defed
 
__CHECK_DEVICE_DEFINES


157 #ide
__CM4_REV


158 
	#__CM4_REV
 0x0000

	)

162 #ide
__FPU_PRESENT


163 
	#__FPU_PRESENT
 0

	)

167 #ide
__MPU_PRESENT


168 
	#__MPU_PRESENT
 0

	)

172 #ide
__NVIC_PRIO_BITS


173 
	#__NVIC_PRIO_BITS
 4

	)

177 #ide
__Vd_SysTickCfig


178 
	#__Vd_SysTickCfig
 0

	)

184 #ifde
__lulus


185 
	#__I
 vީ

	)

187 
	#__I
 vީcڡ

	)

189 
	#__O
 vީ

	)

190 
	#__IO
 vީ

	)

222 #i(
__CORTEX_M
 != 0x04)

223 
ut32_t
 
_rved0
:27;

225 
ut32_t
 
_rved0
:16;

226 
ut32_t
 
GE
:4;

227 
ut32_t
 
_rved1
:7;

229 
ut32_t
 
Q
:1;

230 
ut32_t
 
V
:1;

231 
ut32_t
 
C
:1;

232 
ut32_t
 
Z
:1;

233 
ut32_t
 
N
:1;

234 } 
b
;

235 
ut32_t
 
w
;

236 } 
	tAPSR_Ty
;

245 
ut32_t
 
ISR
:9;

246 
ut32_t
 
_rved0
:23;

247 } 
b
;

248 
ut32_t
 
w
;

249 } 
	tIPSR_Ty
;

258 
ut32_t
 
ISR
:9;

259 #i(
__CORTEX_M
 != 0x04)

260 
ut32_t
 
_rved0
:15;

262 
ut32_t
 
_rved0
:7;

263 
ut32_t
 
GE
:4;

264 
ut32_t
 
_rved1
:4;

266 
ut32_t
 
T
:1;

267 
ut32_t
 
IT
:2;

268 
ut32_t
 
Q
:1;

269 
ut32_t
 
V
:1;

270 
ut32_t
 
C
:1;

271 
ut32_t
 
Z
:1;

272 
ut32_t
 
N
:1;

273 } 
b
;

274 
ut32_t
 
w
;

275 } 
	txPSR_Ty
;

284 
ut32_t
 
nPRIV
:1;

285 
ut32_t
 
SPSEL
:1;

286 
ut32_t
 
FPCA
:1;

287 
ut32_t
 
_rved0
:29;

288 } 
b
;

289 
ut32_t
 
w
;

290 } 
	tCONTROL_Ty
;

305 
__IO
 
ut32_t
 
ISER
[8];

306 
ut32_t
 
RESERVED0
[24];

307 
__IO
 
ut32_t
 
ICER
[8];

308 
ut32_t
 
RSERVED1
[24];

309 
__IO
 
ut32_t
 
ISPR
[8];

310 
ut32_t
 
RESERVED2
[24];

311 
__IO
 
ut32_t
 
ICPR
[8];

312 
ut32_t
 
RESERVED3
[24];

313 
__IO
 
ut32_t
 
IABR
[8];

314 
ut32_t
 
RESERVED4
[56];

315 
__IO
 
ut8_t
 
IP
[240];

316 
ut32_t
 
RESERVED5
[644];

317 
__O
 
ut32_t
 
STIR
;

318 } 
	tNVIC_Ty
;

321 
	#NVIC_STIR_INTID_Pos
 0

	)

322 
	#NVIC_STIR_INTID_Msk
 (0x1FFUL << 
NVIC_STIR_INTID_Pos


	)

337 
__I
 
ut32_t
 
CPUID
;

338 
__IO
 
ut32_t
 
ICSR
;

339 
__IO
 
ut32_t
 
VTOR
;

340 
__IO
 
ut32_t
 
AIRCR
;

341 
__IO
 
ut32_t
 
SCR
;

342 
__IO
 
ut32_t
 
CCR
;

343 
__IO
 
ut8_t
 
SHP
[12];

344 
__IO
 
ut32_t
 
SHCSR
;

345 
__IO
 
ut32_t
 
CFSR
;

346 
__IO
 
ut32_t
 
HFSR
;

347 
__IO
 
ut32_t
 
DFSR
;

348 
__IO
 
ut32_t
 
MMFAR
;

349 
__IO
 
ut32_t
 
BFAR
;

350 
__IO
 
ut32_t
 
AFSR
;

351 
__I
 
ut32_t
 
PFR
[2];

352 
__I
 
ut32_t
 
DFR
;

353 
__I
 
ut32_t
 
ADR
;

354 
__I
 
ut32_t
 
MMFR
[4];

355 
__I
 
ut32_t
 
ISAR
[5];

356 
ut32_t
 
RESERVED0
[5];

357 
__IO
 
ut32_t
 
CPACR
;

358 } 
	tSCB_Ty
;

361 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

362 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos


	)

364 
	#SCB_CPUID_VARIANT_Pos
 20

	)

365 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos


	)

367 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

368 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos


	)

370 
	#SCB_CPUID_PARTNO_Pos
 4

	)

371 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos


	)

373 
	#SCB_CPUID_REVISION_Pos
 0

	)

374 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos


	)

377 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

378 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos


	)

380 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

381 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos


	)

383 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

384 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos


	)

386 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

387 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos


	)

389 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

390 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos


	)

392 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

393 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos


	)

395 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

396 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos


	)

398 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

399 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos


	)

401 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

402 
	#SCB_ICSR_RETTOBASE_Msk
 (1UL << 
SCB_ICSR_RETTOBASE_Pos


	)

404 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

405 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos


	)

408 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

409 
	#SCB_VTOR_TBLOFF_Msk
 (0x1FFFFFFUL << 
SCB_VTOR_TBLOFF_Pos


	)

412 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

413 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos


	)

415 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

416 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos


	)

418 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

419 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos


	)

421 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

422 
	#SCB_AIRCR_PRIGROUP_Msk
 (7UL << 
SCB_AIRCR_PRIGROUP_Pos


	)

424 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

425 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos


	)

427 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

428 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos


	)

430 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

431 
	#SCB_AIRCR_VECTRESET_Msk
 (1UL << 
SCB_AIRCR_VECTRESET_Pos


	)

434 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

435 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos


	)

437 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

438 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos


	)

440 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

441 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos


	)

444 
	#SCB_CCR_STKALIGN_Pos
 9

	)

445 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos


	)

447 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

448 
	#SCB_CCR_BFHFNMIGN_Msk
 (1UL << 
SCB_CCR_BFHFNMIGN_Pos


	)

450 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

451 
	#SCB_CCR_DIV_0_TRP_Msk
 (1UL << 
SCB_CCR_DIV_0_TRP_Pos


	)

453 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

454 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos


	)

456 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

457 
	#SCB_CCR_USERSETMPEND_Msk
 (1UL << 
SCB_CCR_USERSETMPEND_Pos


	)

459 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

460 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1UL << 
SCB_CCR_NONBASETHRDENA_Pos


	)

463 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

464 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1UL << 
SCB_SHCSR_USGFAULTENA_Pos


	)

466 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

467 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTENA_Pos


	)

469 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

470 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTENA_Pos


	)

472 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

473 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos


	)

475 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

476 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTPENDED_Pos


	)

478 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

479 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTPENDED_Pos


	)

481 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

482 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1UL << 
SCB_SHCSR_USGFAULTPENDED_Pos


	)

484 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

485 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1UL << 
SCB_SHCSR_SYSTICKACT_Pos


	)

487 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

488 
	#SCB_SHCSR_PENDSVACT_Msk
 (1UL << 
SCB_SHCSR_PENDSVACT_Pos


	)

490 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

491 
	#SCB_SHCSR_MONITORACT_Msk
 (1UL << 
SCB_SHCSR_MONITORACT_Pos


	)

493 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

494 
	#SCB_SHCSR_SVCALLACT_Msk
 (1UL << 
SCB_SHCSR_SVCALLACT_Pos


	)

496 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

497 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1UL << 
SCB_SHCSR_USGFAULTACT_Pos


	)

499 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

500 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1UL << 
SCB_SHCSR_BUSFAULTACT_Pos


	)

502 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

503 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1UL << 
SCB_SHCSR_MEMFAULTACT_Pos


	)

506 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

507 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFUL << 
SCB_CFSR_USGFAULTSR_Pos


	)

509 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

510 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_BUSFAULTSR_Pos


	)

512 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

513 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFUL << 
SCB_CFSR_MEMFAULTSR_Pos


	)

516 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

517 
	#SCB_HFSR_DEBUGEVT_Msk
 (1UL << 
SCB_HFSR_DEBUGEVT_Pos


	)

519 
	#SCB_HFSR_FORCED_Pos
 30

	)

520 
	#SCB_HFSR_FORCED_Msk
 (1UL << 
SCB_HFSR_FORCED_Pos


	)

522 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

523 
	#SCB_HFSR_VECTTBL_Msk
 (1UL << 
SCB_HFSR_VECTTBL_Pos


	)

526 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

527 
	#SCB_DFSR_EXTERNAL_Msk
 (1UL << 
SCB_DFSR_EXTERNAL_Pos


	)

529 
	#SCB_DFSR_VCATCH_Pos
 3

	)

530 
	#SCB_DFSR_VCATCH_Msk
 (1UL << 
SCB_DFSR_VCATCH_Pos


	)

532 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

533 
	#SCB_DFSR_DWTTRAP_Msk
 (1UL << 
SCB_DFSR_DWTTRAP_Pos


	)

535 
	#SCB_DFSR_BKPT_Pos
 1

	)

536 
	#SCB_DFSR_BKPT_Msk
 (1UL << 
SCB_DFSR_BKPT_Pos


	)

538 
	#SCB_DFSR_HALTED_Pos
 0

	)

539 
	#SCB_DFSR_HALTED_Msk
 (1UL << 
SCB_DFSR_HALTED_Pos


	)

554 
ut32_t
 
RESERVED0
[1];

555 
__I
 
ut32_t
 
ICTR
;

556 
__IO
 
ut32_t
 
ACTLR
;

557 } 
	tSCnSCB_Ty
;

560 
	#SCnSCB_ICTR_INTLINESNUM_Pos
 0

	)

561 
	#SCnSCB_ICTR_INTLINESNUM_Msk
 (0xFUL << 
SCnSCB_ICTR_INTLINESNUM_Pos


	)

564 
	#SCnSCB_ACTLR_DISOOFP_Pos
 9

	)

565 
	#SCnSCB_ACTLR_DISOOFP_Msk
 (1UL << 
SCnSCB_ACTLR_DISOOFP_Pos


	)

567 
	#SCnSCB_ACTLR_DISFPCA_Pos
 8

	)

568 
	#SCnSCB_ACTLR_DISFPCA_Msk
 (1UL << 
SCnSCB_ACTLR_DISFPCA_Pos


	)

570 
	#SCnSCB_ACTLR_DISFOLD_Pos
 2

	)

571 
	#SCnSCB_ACTLR_DISFOLD_Msk
 (1UL << 
SCnSCB_ACTLR_DISFOLD_Pos


	)

573 
	#SCnSCB_ACTLR_DISDEFWBUF_Pos
 1

	)

574 
	#SCnSCB_ACTLR_DISDEFWBUF_Msk
 (1UL << 
SCnSCB_ACTLR_DISDEFWBUF_Pos


	)

576 
	#SCnSCB_ACTLR_DISMCYCINT_Pos
 0

	)

577 
	#SCnSCB_ACTLR_DISMCYCINT_Msk
 (1UL << 
SCnSCB_ACTLR_DISMCYCINT_Pos


	)

592 
__IO
 
ut32_t
 
CTRL
;

593 
__IO
 
ut32_t
 
LOAD
;

594 
__IO
 
ut32_t
 
VAL
;

595 
__I
 
ut32_t
 
CALIB
;

596 } 
	tSysTick_Ty
;

599 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

600 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos


	)

602 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

603 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos


	)

605 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

606 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos


	)

608 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

609 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos


	)

612 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

613 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos


	)

616 
	#SysTick_VAL_CURRENT_Pos
 0

	)

617 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

620 
	#SysTick_CALIB_NOREF_Pos
 31

	)

621 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos


	)

623 
	#SysTick_CALIB_SKEW_Pos
 30

	)

624 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos


	)

626 
	#SysTick_CALIB_TENMS_Pos
 0

	)

627 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos


	)

642 
__O
 union

644 
__O
 
ut8_t
 
u8
;

645 
__O
 
ut16_t
 
u16
;

646 
__O
 
ut32_t
 
u32
;

647 } 
PORT
 [32];

648 
ut32_t
 
RESERVED0
[864];

649 
__IO
 
ut32_t
 
TER
;

650 
ut32_t
 
RESERVED1
[15];

651 
__IO
 
ut32_t
 
TPR
;

652 
ut32_t
 
RESERVED2
[15];

653 
__IO
 
ut32_t
 
TCR
;

654 } 
	tITM_Ty
;

657 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

658 
	#ITM_TPR_PRIVMASK_Msk
 (0xFUL << 
ITM_TPR_PRIVMASK_Pos


	)

661 
	#ITM_TCR_BUSY_Pos
 23

	)

662 
	#ITM_TCR_BUSY_Msk
 (1UL << 
ITM_TCR_BUSY_Pos


	)

664 
	#ITM_TCR_TBusID_Pos
 16

	)

665 
	#ITM_TCR_TBusID_Msk
 (0x7FUL << 
ITM_TCR_TBusID_Pos


	)

667 
	#ITM_TCR_GTSFREQ_Pos
 10

	)

668 
	#ITM_TCR_GTSFREQ_Msk
 (3UL << 
ITM_TCR_GTSFREQ_Pos


	)

670 
	#ITM_TCR_TSPs_Pos
 8

	)

671 
	#ITM_TCR_TSPs_Msk
 (3UL << 
ITM_TCR_TSPs_Pos


	)

673 
	#ITM_TCR_SWOENA_Pos
 4

	)

674 
	#ITM_TCR_SWOENA_Msk
 (1UL << 
ITM_TCR_SWOENA_Pos


	)

676 
	#ITM_TCR_TXENA_Pos
 3

	)

677 
	#ITM_TCR_TXENA_Msk
 (1UL << 
ITM_TCR_TXENA_Pos


	)

679 
	#ITM_TCR_SYNCENA_Pos
 2

	)

680 
	#ITM_TCR_SYNCENA_Msk
 (1UL << 
ITM_TCR_SYNCENA_Pos


	)

682 
	#ITM_TCR_TSENA_Pos
 1

	)

683 
	#ITM_TCR_TSENA_Msk
 (1UL << 
ITM_TCR_TSENA_Pos


	)

685 
	#ITM_TCR_ITMENA_Pos
 0

	)

686 
	#ITM_TCR_ITMENA_Msk
 (1UL << 
ITM_TCR_ITMENA_Pos


	)

691 #i(
__MPU_PRESENT
 == 1)

702 
__I
 
ut32_t
 
TYPE
;

703 
__IO
 
ut32_t
 
CTRL
;

704 
__IO
 
ut32_t
 
RNR
;

705 
__IO
 
ut32_t
 
RBAR
;

706 
__IO
 
ut32_t
 
RASR
;

707 
__IO
 
ut32_t
 
RBAR_A1
;

708 
__IO
 
ut32_t
 
RASR_A1
;

709 
__IO
 
ut32_t
 
RBAR_A2
;

710 
__IO
 
ut32_t
 
RASR_A2
;

711 
__IO
 
ut32_t
 
RBAR_A3
;

712 
__IO
 
ut32_t
 
RASR_A3
;

713 } 
	tMPU_Ty
;

716 
	#MPU_TYPE_IREGION_Pos
 16

	)

717 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos


	)

719 
	#MPU_TYPE_DREGION_Pos
 8

	)

720 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos


	)

722 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

723 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos


	)

726 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

727 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos


	)

729 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

730 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos


	)

732 
	#MPU_CTRL_ENABLE_Pos
 0

	)

733 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos


	)

736 
	#MPU_RNR_REGION_Pos
 0

	)

737 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos


	)

740 
	#MPU_RBAR_ADDR_Pos
 5

	)

741 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFUL << 
MPU_RBAR_ADDR_Pos


	)

743 
	#MPU_RBAR_VALID_Pos
 4

	)

744 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos


	)

746 
	#MPU_RBAR_REGION_Pos
 0

	)

747 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos


	)

750 
	#MPU_RASR_ATTRS_Pos
 16

	)

751 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos


	)

753 
	#MPU_RASR_SRD_Pos
 8

	)

754 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos


	)

756 
	#MPU_RASR_SIZE_Pos
 1

	)

757 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos


	)

759 
	#MPU_RASR_ENABLE_Pos
 0

	)

760 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos


	)

766 #i(
__FPU_PRESENT
 == 1)

777 
ut32_t
 
RESERVED0
[1];

778 
__IO
 
ut32_t
 
FPCCR
;

779 
__IO
 
ut32_t
 
FPCAR
;

780 
__IO
 
ut32_t
 
FPDSCR
;

781 
__I
 
ut32_t
 
MVFR0
;

782 
__I
 
ut32_t
 
MVFR1
;

783 } 
	tFPU_Ty
;

786 
	#FPU_FPCCR_ASPEN_Pos
 31

	)

787 
	#FPU_FPCCR_ASPEN_Msk
 (1UL << 
FPU_FPCCR_ASPEN_Pos


	)

789 
	#FPU_FPCCR_LSPEN_Pos
 30

	)

790 
	#FPU_FPCCR_LSPEN_Msk
 (1UL << 
FPU_FPCCR_LSPEN_Pos


	)

792 
	#FPU_FPCCR_MONRDY_Pos
 8

	)

793 
	#FPU_FPCCR_MONRDY_Msk
 (1UL << 
FPU_FPCCR_MONRDY_Pos


	)

795 
	#FPU_FPCCR_BFRDY_Pos
 6

	)

796 
	#FPU_FPCCR_BFRDY_Msk
 (1UL << 
FPU_FPCCR_BFRDY_Pos


	)

798 
	#FPU_FPCCR_MMRDY_Pos
 5

	)

799 
	#FPU_FPCCR_MMRDY_Msk
 (1UL << 
FPU_FPCCR_MMRDY_Pos


	)

801 
	#FPU_FPCCR_HFRDY_Pos
 4

	)

802 
	#FPU_FPCCR_HFRDY_Msk
 (1UL << 
FPU_FPCCR_HFRDY_Pos


	)

804 
	#FPU_FPCCR_THREAD_Pos
 3

	)

805 
	#FPU_FPCCR_THREAD_Msk
 (1UL << 
FPU_FPCCR_THREAD_Pos


	)

807 
	#FPU_FPCCR_USER_Pos
 1

	)

808 
	#FPU_FPCCR_USER_Msk
 (1UL << 
FPU_FPCCR_USER_Pos


	)

810 
	#FPU_FPCCR_LSPACT_Pos
 0

	)

811 
	#FPU_FPCCR_LSPACT_Msk
 (1UL << 
FPU_FPCCR_LSPACT_Pos


	)

814 
	#FPU_FPCAR_ADDRESS_Pos
 3

	)

815 
	#FPU_FPCAR_ADDRESS_Msk
 (0x1FFFFFFFUL << 
FPU_FPCAR_ADDRESS_Pos


	)

818 
	#FPU_FPDSCR_AHP_Pos
 26

	)

819 
	#FPU_FPDSCR_AHP_Msk
 (1UL << 
FPU_FPDSCR_AHP_Pos


	)

821 
	#FPU_FPDSCR_DN_Pos
 25

	)

822 
	#FPU_FPDSCR_DN_Msk
 (1UL << 
FPU_FPDSCR_DN_Pos


	)

824 
	#FPU_FPDSCR_FZ_Pos
 24

	)

825 
	#FPU_FPDSCR_FZ_Msk
 (1UL << 
FPU_FPDSCR_FZ_Pos


	)

827 
	#FPU_FPDSCR_RMode_Pos
 22

	)

828 
	#FPU_FPDSCR_RMode_Msk
 (3UL << 
FPU_FPDSCR_RMode_Pos


	)

831 
	#FPU_MVFR0_FP_roundg_modes_Pos
 28

	)

832 
	#FPU_MVFR0_FP_roundg_modes_Msk
 (0xFUL << 
FPU_MVFR0_FP_roundg_modes_Pos


	)

834 
	#FPU_MVFR0_Sht_ves_Pos
 24

	)

835 
	#FPU_MVFR0_Sht_ves_Msk
 (0xFUL << 
FPU_MVFR0_Sht_ves_Pos


	)

837 
	#FPU_MVFR0_Sque_ro_Pos
 20

	)

838 
	#FPU_MVFR0_Sque_ro_Msk
 (0xFUL << 
FPU_MVFR0_Sque_ro_Pos


	)

840 
	#FPU_MVFR0_Divide_Pos
 16

	)

841 
	#FPU_MVFR0_Divide_Msk
 (0xFUL << 
FPU_MVFR0_Divide_Pos


	)

843 
	#FPU_MVFR0_FP_exp_pg_Pos
 12

	)

844 
	#FPU_MVFR0_FP_exp_pg_Msk
 (0xFUL << 
FPU_MVFR0_FP_exp_pg_Pos


	)

846 
	#FPU_MVFR0_Doub_ecisi_Pos
 8

	)

847 
	#FPU_MVFR0_Doub_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Doub_ecisi_Pos


	)

849 
	#FPU_MVFR0_Sg_ecisi_Pos
 4

	)

850 
	#FPU_MVFR0_Sg_ecisi_Msk
 (0xFUL << 
FPU_MVFR0_Sg_ecisi_Pos


	)

852 
	#FPU_MVFR0_A_SIMD_gis_Pos
 0

	)

853 
	#FPU_MVFR0_A_SIMD_gis_Msk
 (0xFUL << 
FPU_MVFR0_A_SIMD_gis_Pos


	)

856 
	#FPU_MVFR1_FP_fud_MAC_Pos
 28

	)

857 
	#FPU_MVFR1_FP_fud_MAC_Msk
 (0xFUL << 
FPU_MVFR1_FP_fud_MAC_Pos


	)

859 
	#FPU_MVFR1_FP_HPFP_Pos
 24

	)

860 
	#FPU_MVFR1_FP_HPFP_Msk
 (0xFUL << 
FPU_MVFR1_FP_HPFP_Pos


	)

862 
	#FPU_MVFR1_D_NaN_mode_Pos
 4

	)

863 
	#FPU_MVFR1_D_NaN_mode_Msk
 (0xFUL << 
FPU_MVFR1_D_NaN_mode_Pos


	)

865 
	#FPU_MVFR1_FtZ_mode_Pos
 0

	)

866 
	#FPU_MVFR1_FtZ_mode_Msk
 (0xFUL << 
FPU_MVFR1_FtZ_mode_Pos


	)

882 
__IO
 
ut32_t
 
DHCSR
;

883 
__O
 
ut32_t
 
DCRSR
;

884 
__IO
 
ut32_t
 
DCRDR
;

885 
__IO
 
ut32_t
 
DEMCR
;

886 } 
	tCeDebug_Ty
;

889 
	#CeDebug_DHCSR_DBGKEY_Pos
 16

	)

890 
	#CeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFUL << 
CeDebug_DHCSR_DBGKEY_Pos


	)

892 
	#CeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

893 
	#CeDebug_DHCSR_S_RESET_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RESET_ST_Pos


	)

895 
	#CeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

896 
	#CeDebug_DHCSR_S_RETIRE_ST_Msk
 (1UL << 
CeDebug_DHCSR_S_RETIRE_ST_Pos


	)

898 
	#CeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

899 
	#CeDebug_DHCSR_S_LOCKUP_Msk
 (1UL << 
CeDebug_DHCSR_S_LOCKUP_Pos


	)

901 
	#CeDebug_DHCSR_S_SLEEP_Pos
 18

	)

902 
	#CeDebug_DHCSR_S_SLEEP_Msk
 (1UL << 
CeDebug_DHCSR_S_SLEEP_Pos


	)

904 
	#CeDebug_DHCSR_S_HALT_Pos
 17

	)

905 
	#CeDebug_DHCSR_S_HALT_Msk
 (1UL << 
CeDebug_DHCSR_S_HALT_Pos


	)

907 
	#CeDebug_DHCSR_S_REGRDY_Pos
 16

	)

908 
	#CeDebug_DHCSR_S_REGRDY_Msk
 (1UL << 
CeDebug_DHCSR_S_REGRDY_Pos


	)

910 
	#CeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

911 
	#CeDebug_DHCSR_C_SNAPSTALL_Msk
 (1UL << 
CeDebug_DHCSR_C_SNAPSTALL_Pos


	)

913 
	#CeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

914 
	#CeDebug_DHCSR_C_MASKINTS_Msk
 (1UL << 
CeDebug_DHCSR_C_MASKINTS_Pos


	)

916 
	#CeDebug_DHCSR_C_STEP_Pos
 2

	)

917 
	#CeDebug_DHCSR_C_STEP_Msk
 (1UL << 
CeDebug_DHCSR_C_STEP_Pos


	)

919 
	#CeDebug_DHCSR_C_HALT_Pos
 1

	)

920 
	#CeDebug_DHCSR_C_HALT_Msk
 (1UL << 
CeDebug_DHCSR_C_HALT_Pos


	)

922 
	#CeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

923 
	#CeDebug_DHCSR_C_DEBUGEN_Msk
 (1UL << 
CeDebug_DHCSR_C_DEBUGEN_Pos


	)

926 
	#CeDebug_DCRSR_REGWnR_Pos
 16

	)

927 
	#CeDebug_DCRSR_REGWnR_Msk
 (1UL << 
CeDebug_DCRSR_REGWnR_Pos


	)

929 
	#CeDebug_DCRSR_REGSEL_Pos
 0

	)

930 
	#CeDebug_DCRSR_REGSEL_Msk
 (0x1FUL << 
CeDebug_DCRSR_REGSEL_Pos


	)

933 
	#CeDebug_DEMCR_TRCENA_Pos
 24

	)

934 
	#CeDebug_DEMCR_TRCENA_Msk
 (1UL << 
CeDebug_DEMCR_TRCENA_Pos


	)

936 
	#CeDebug_DEMCR_MON_REQ_Pos
 19

	)

937 
	#CeDebug_DEMCR_MON_REQ_Msk
 (1UL << 
CeDebug_DEMCR_MON_REQ_Pos


	)

939 
	#CeDebug_DEMCR_MON_STEP_Pos
 18

	)

940 
	#CeDebug_DEMCR_MON_STEP_Msk
 (1UL << 
CeDebug_DEMCR_MON_STEP_Pos


	)

942 
	#CeDebug_DEMCR_MON_PEND_Pos
 17

	)

943 
	#CeDebug_DEMCR_MON_PEND_Msk
 (1UL << 
CeDebug_DEMCR_MON_PEND_Pos


	)

945 
	#CeDebug_DEMCR_MON_EN_Pos
 16

	)

946 
	#CeDebug_DEMCR_MON_EN_Msk
 (1UL << 
CeDebug_DEMCR_MON_EN_Pos


	)

948 
	#CeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

949 
	#CeDebug_DEMCR_VC_HARDERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_HARDERR_Pos


	)

951 
	#CeDebug_DEMCR_VC_INTERR_Pos
 9

	)

952 
	#CeDebug_DEMCR_VC_INTERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_INTERR_Pos


	)

954 
	#CeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

955 
	#CeDebug_DEMCR_VC_BUSERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_BUSERR_Pos


	)

957 
	#CeDebug_DEMCR_VC_STATERR_Pos
 7

	)

958 
	#CeDebug_DEMCR_VC_STATERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_STATERR_Pos


	)

960 
	#CeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

961 
	#CeDebug_DEMCR_VC_CHKERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_CHKERR_Pos


	)

963 
	#CeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

964 
	#CeDebug_DEMCR_VC_NOCPERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_NOCPERR_Pos


	)

966 
	#CeDebug_DEMCR_VC_MMERR_Pos
 4

	)

967 
	#CeDebug_DEMCR_VC_MMERR_Msk
 (1UL << 
CeDebug_DEMCR_VC_MMERR_Pos


	)

969 
	#CeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

970 
	#CeDebug_DEMCR_VC_CORERESET_Msk
 (1UL << 
CeDebug_DEMCR_VC_CORERESET_Pos


	)

980 
	#SCS_BASE
 (0xE000E000UL

	)

981 
	#ITM_BASE
 (0xE0000000UL

	)

982 
	#CeDebug_BASE
 (0xE000EDF0UL

	)

983 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010UL

	)

984 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100UL

	)

985 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00UL

	)

987 
	#SCnSCB
 ((
SCnSCB_Ty
 *
SCS_BASE
 )

	)

988 
	#SCB
 ((
SCB_Ty
 *
SCB_BASE
 )

	)

989 
	#SysTick
 ((
SysTick_Ty
 *
SysTick_BASE
 )

	)

990 
	#NVIC
 ((
NVIC_Ty
 *
NVIC_BASE
 )

	)

991 
	#ITM
 ((
ITM_Ty
 *
ITM_BASE
 )

	)

992 
	#CeDebug
 ((
CeDebug_Ty
 *
CeDebug_BASE


	)

994 #i(
__MPU_PRESENT
 == 1)

995 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90UL

	)

996 
	#MPU
 ((
MPU_Ty
 *
MPU_BASE
 )

	)

999 #i(
__FPU_PRESENT
 == 1)

1000 
	#FPU_BASE
 (
SCS_BASE
 + 0x0F30UL

	)

1001 
	#FPU
 ((
FPU_Ty
 *
FPU_BASE
 )

	)

1037 
__INLINE
 
NVIC_SPriܙyGroupg
(
ut32_t
 
PriܙyGroup
)

1039 
ut32_t
 
g_vue
;

1040 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & (uint32_t)0x07);

1042 
g_vue
 = 
SCB
->
AIRCR
;

1043 
g_vue
 &~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1044 
g_vue
 = (reg_value |

1045 ((
ut32_t
)0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1046 (
PriܙyGroupTmp
 << 8));

1047 
SCB
->
AIRCR
 = 
g_vue
;

1058 
__INLINE
 
ut32_t
 
NVIC_GPriܙyGroupg
()

1060  ((
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
>> 
SCB_AIRCR_PRIGROUP_Pos
);

1071 
__INLINE
 
NVIC_EbIRQ
(
IRQn_Ty
 
IRQn
)

1074 
NVIC
->
ISER
[(
ut32_t
)((
t32_t
)
IRQn
) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F));

1085 
__INLINE
 
NVIC_DibIRQ
(
IRQn_Ty
 
IRQn
)

1087 
NVIC
->
ICER
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1100 
__INLINE
 
ut32_t
 
NVIC_GPdgIRQ
(
IRQn_Ty
 
IRQn
)

1102 ((
ut32_t
((
NVIC
->
ISPR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1113 
__INLINE
 
NVIC_SPdgIRQ
(
IRQn_Ty
 
IRQn
)

1115 
NVIC
->
ISPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1126 
__INLINE
 
NVIC_CˬPdgIRQ
(
IRQn_Ty
 
IRQn
)

1128 
NVIC
->
ICPR
[((
ut32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1139 
__INLINE
 
ut32_t
 
NVIC_GAive
(
IRQn_Ty
 
IRQn
)

1141 ((
ut32_t
)((
NVIC
->
IABR
[(ut32_t)(
IRQn
) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0));

1156 
__INLINE
 
NVIC_SPriܙy
(
IRQn_Ty
 
IRQn
, 
ut32_t
 
iܙy
)

1158 if(
IRQn
 < 0) {

1159 
SCB
->
SHP
[((
ut32_t
)(
IRQn
& 0xF)-4] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1161 
NVIC
->
IP
[(
ut32_t
)(
IRQn
)] = ((
iܙy
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1177 
__INLINE
 
ut32_t
 
NVIC_GPriܙy
(
IRQn_Ty
 
IRQn
)

1180 if(
IRQn
 < 0) {

1181 ((
ut32_t
)(
SCB
->
SHP
[((ut32_t)(
IRQn
& 0xF)-4] >> (8 - 
__NVIC_PRIO_BITS
))); }

1183 ((
ut32_t
)(
NVIC
->
IP
[(ut32_t)(
IRQn
)] >> (8 - 
__NVIC_PRIO_BITS
))); }

1201 
__INLINE
 
ut32_t
 
NVIC_EncodePriܙy
 (ut32_
PriܙyGroup
, ut32_
PemPriܙy
, ut32_
SubPriܙy
)

1203 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1204 
ut32_t
 
PemPriܙyBs
;

1205 
ut32_t
 
SubPriܙyBs
;

1207 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1208 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1211 ((
PemPriܙy
 & ((1 << (
PemPriܙyBs
)- 1)<< 
SubPriܙyBs
) |

1212 ((
SubPriܙy
 & ((1 << (
SubPriܙyBs
 )) - 1)))

1231 
__INLINE
 
NVIC_DecodePriܙy
 (
ut32_t
 
Priܙy
, ut32_
PriܙyGroup
, ut32_t* 
pPemPriܙy
, ut32_t* 
pSubPriܙy
)

1233 
ut32_t
 
PriܙyGroupTmp
 = (
PriܙyGroup
 & 0x07);

1234 
ut32_t
 
PemPriܙyBs
;

1235 
ut32_t
 
SubPriܙyBs
;

1237 
PemPriܙyBs
 = ((7 - 
PriܙyGroupTmp
> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1238 
SubPriܙyBs
 = ((
PriܙyGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1240 *
pPemPriܙy
 = (
Priܙy
 >> 
SubPriܙyBs
& ((1 << (
PemPriܙyBs
)) - 1);

1241 *
pSubPriܙy
 = (
Priܙy
 ) & ((1 << (
SubPriܙyBs
 )) - 1);

1249 
__INLINE
 
NVIC_SyemRet
()

1251 
__DSB
();

1253 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1254 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1255 
SCB_AIRCR_SYSRESETREQ_Msk
);

1256 
__DSB
();

1270 #i(
__Vd_SysTickCfig
 == 0)

1281 
__INLINE
 
ut32_t
 
SysTick_Cfig
(ut32_
ticks
)

1283 i(
ticks
 > 
SysTick_LOAD_RELOAD_Msk
)  (1);

1285 
SysTick
->
LOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1286 
NVIC_SPriܙy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1287 
SysTick
->
VAL
 = 0;

1288 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1289 
SysTick_CTRL_TICKINT_Msk
 |

1290 
SysTick_CTRL_ENABLE_Msk
;

1306 vީ
t32_t
 
ITM_RxBufr
;

1307 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1319 
__INLINE
 
ut32_t
 
ITM_SdCh
 (ut32_
ch
)

1321 i((
	gCeDebug
->
	gDEMCR
 & 
	gCeDebug_DEMCR_TRCENA_Msk
) &&

1322 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1323 (
	gITM
->
	gTER
 & (1UL << 0) ) )

1325 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1326 
	gITM
->
	gPORT
[0].
	gu8
 = (
ut8_t

ch
;

1328  (
	gch
);

1341 
__INLINE
 
t32_t
 
ITM_ReiveCh
 () {

1342 
t32_t
 
	gch
 = -1;

1344 i(
	gITM_RxBufr
 !
ITM_RXBUFFER_EMPTY
) {

1345 
ch
 = 
ITM_RxBufr
;

1346 
	gITM_RxBufr
 = 
ITM_RXBUFFER_EMPTY
;

1349  (
	gch
);

1361 
__INLINE
 
t32_t
 
ITM_CheckCh
 () {

1363 i(
	gITM_RxBufr
 =
ITM_RXBUFFER_EMPTY
) {

1376 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core_cm4_simd.h

24 #ifde
__lulus


28 #ide
__CORE_CM4_SIMD_H


29 
	#__CORE_CM4_SIMD_H


	)

43 #i 
defed
 ( 
__CC_ARM
 )

47 
	#__SADD8
 
__dd8


	)

48 
	#__QADD8
 
__qadd8


	)

49 
	#__SHADD8
 
__shadd8


	)

50 
	#__UADD8
 
__uadd8


	)

51 
	#__UQADD8
 
__uqadd8


	)

52 
	#__UHADD8
 
__uhadd8


	)

53 
	#__SSUB8
 
__ssub8


	)

54 
	#__QSUB8
 
__qsub8


	)

55 
	#__SHSUB8
 
__shsub8


	)

56 
	#__USUB8
 
__usub8


	)

57 
	#__UQSUB8
 
__uqsub8


	)

58 
	#__UHSUB8
 
__uhsub8


	)

59 
	#__SADD16
 
__dd16


	)

60 
	#__QADD16
 
__qadd16


	)

61 
	#__SHADD16
 
__shadd16


	)

62 
	#__UADD16
 
__uadd16


	)

63 
	#__UQADD16
 
__uqadd16


	)

64 
	#__UHADD16
 
__uhadd16


	)

65 
	#__SSUB16
 
__ssub16


	)

66 
	#__QSUB16
 
__qsub16


	)

67 
	#__SHSUB16
 
__shsub16


	)

68 
	#__USUB16
 
__usub16


	)

69 
	#__UQSUB16
 
__uqsub16


	)

70 
	#__UHSUB16
 
__uhsub16


	)

71 
	#__SASX
 
__sx


	)

72 
	#__QASX
 
__qasx


	)

73 
	#__SHASX
 
__shasx


	)

74 
	#__UASX
 
__uasx


	)

75 
	#__UQASX
 
__uqasx


	)

76 
	#__UHASX
 
__uhasx


	)

77 
	#__SSAX
 
__sx


	)

78 
	#__QSAX
 
__qx


	)

79 
	#__SHSAX
 
__shx


	)

80 
	#__USAX
 
__ux


	)

81 
	#__UQSAX
 
__uqx


	)

82 
	#__UHSAX
 
__uhx


	)

83 
	#__USAD8
 
__ud8


	)

84 
	#__USADA8
 
__uda8


	)

85 
	#__SSAT16
 
__st16


	)

86 
	#__USAT16
 
__ut16


	)

87 
	#__UXTB16
 
__uxtb16


	)

88 
	#__UXTAB16
 
__uxb16


	)

89 
	#__SXTB16
 
__sxtb16


	)

90 
	#__SXTAB16
 
__sxb16


	)

91 
	#__SMUAD
 
__smuad


	)

92 
	#__SMUADX
 
__smuadx


	)

93 
	#__SMLAD
 
__smd


	)

94 
	#__SMLADX
 
__smdx


	)

95 
	#__SMLALD
 
__smld


	)

96 
	#__SMLALDX
 
__smldx


	)

97 
	#__SMUSD
 
__smusd


	)

98 
	#__SMUSDX
 
__smusdx


	)

99 
	#__SMLSD
 
__smlsd


	)

100 
	#__SMLSDX
 
__smlsdx


	)

101 
	#__SMLSLD
 
__smld


	)

102 
	#__SMLSLDX
 
__smldx


	)

103 
	#__SEL
 
__l


	)

104 
	#__QADD
 
__qadd


	)

105 
	#__QSUB
 
__qsub


	)

107 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0x0000FFFFUL) | \

108 ((((
ut32_t
)(
ARG2
)<< (
ARG3
)& 0xFFFF0000UL)

	)

110 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
((((
ut32_t
)(ARG1)) ) & 0xFFFF0000UL) | \

111 ((((
ut32_t
)(
ARG2
)>> (
ARG3
)& 0x0000FFFFUL)

	)

118 #i
defed
 ( 
__ICCARM__
 )

121 
	~<cmsis_r.h
>

190 #i
defed
 ( 
__GNUC__
 )

194 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD8
(
ut32_t
 
1
, ut32_
2
)

196 
ut32_t
 
su
;

198 
__ASM
 vީ("dd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

199 (
su
);

200 
	}
}

202 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD8
(
ut32_t
 
1
, ut32_
2
)

204 
ut32_t
 
su
;

206 
__ASM
 vީ("qadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

207 (
su
);

208 
	}
}

210 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD8
(
ut32_t
 
1
, ut32_
2
)

212 
ut32_t
 
su
;

214 
__ASM
 vީ("shadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

215 (
su
);

216 
	}
}

218 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD8
(
ut32_t
 
1
, ut32_
2
)

220 
ut32_t
 
su
;

222 
__ASM
 vީ("uadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

223 (
su
);

224 
	}
}

226 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD8
(
ut32_t
 
1
, ut32_
2
)

228 
ut32_t
 
su
;

230 
__ASM
 vީ("uqadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

231 (
su
);

232 
	}
}

234 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD8
(
ut32_t
 
1
, ut32_
2
)

236 
ut32_t
 
su
;

238 
__ASM
 vީ("uhadd8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

239 (
su
);

240 
	}
}

243 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB8
(
ut32_t
 
1
, ut32_
2
)

245 
ut32_t
 
su
;

247 
__ASM
 vީ("ssub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

248 (
su
);

249 
	}
}

251 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB8
(
ut32_t
 
1
, ut32_
2
)

253 
ut32_t
 
su
;

255 
__ASM
 vީ("qsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

256 (
su
);

257 
	}
}

259 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB8
(
ut32_t
 
1
, ut32_
2
)

261 
ut32_t
 
su
;

263 
__ASM
 vީ("shsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

264 (
su
);

265 
	}
}

267 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB8
(
ut32_t
 
1
, ut32_
2
)

269 
ut32_t
 
su
;

271 
__ASM
 vީ("usub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

272 (
su
);

273 
	}
}

275 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB8
(
ut32_t
 
1
, ut32_
2
)

277 
ut32_t
 
su
;

279 
__ASM
 vީ("uqsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

280 (
su
);

281 
	}
}

283 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB8
(
ut32_t
 
1
, ut32_
2
)

285 
ut32_t
 
su
;

287 
__ASM
 vީ("uhsub8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

288 (
su
);

289 
	}
}

292 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SADD16
(
ut32_t
 
1
, ut32_
2
)

294 
ut32_t
 
su
;

296 
__ASM
 vީ("dd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

297 (
su
);

298 
	}
}

300 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD16
(
ut32_t
 
1
, ut32_
2
)

302 
ut32_t
 
su
;

304 
__ASM
 vީ("qadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

305 (
su
);

306 
	}
}

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHADD16
(
ut32_t
 
1
, ut32_
2
)

310 
ut32_t
 
su
;

312 
__ASM
 vީ("shadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

313 (
su
);

314 
	}
}

316 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UADD16
(
ut32_t
 
1
, ut32_
2
)

318 
ut32_t
 
su
;

320 
__ASM
 vީ("uadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

321 (
su
);

322 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQADD16
(
ut32_t
 
1
, ut32_
2
)

326 
ut32_t
 
su
;

328 
__ASM
 vީ("uqadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

329 (
su
);

330 
	}
}

332 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHADD16
(
ut32_t
 
1
, ut32_
2
)

334 
ut32_t
 
su
;

336 
__ASM
 vީ("uhadd16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

337 (
su
);

338 
	}
}

340 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSUB16
(
ut32_t
 
1
, ut32_
2
)

342 
ut32_t
 
su
;

344 
__ASM
 vީ("ssub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

345 (
su
);

346 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB16
(
ut32_t
 
1
, ut32_
2
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("qsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

353 (
su
);

354 
	}
}

356 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSUB16
(
ut32_t
 
1
, ut32_
2
)

358 
ut32_t
 
su
;

360 
__ASM
 vީ("shsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

361 (
su
);

362 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USUB16
(
ut32_t
 
1
, ut32_
2
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("usub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

369 (
su
);

370 
	}
}

372 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSUB16
(
ut32_t
 
1
, ut32_
2
)

374 
ut32_t
 
su
;

376 
__ASM
 vީ("uqsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

377 (
su
);

378 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSUB16
(
ut32_t
 
1
, ut32_
2
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("uhsub16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

385 (
su
);

386 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SASX
(
ut32_t
 
1
, ut32_
2
)

390 
ut32_t
 
su
;

392 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

393 (
su
);

394 
	}
}

396 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QASX
(
ut32_t
 
1
, ut32_
2
)

398 
ut32_t
 
su
;

400 
__ASM
 vީ("qasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

401 (
su
);

402 
	}
}

404 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHASX
(
ut32_t
 
1
, ut32_
2
)

406 
ut32_t
 
su
;

408 
__ASM
 vީ("shasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

409 (
su
);

410 
	}
}

412 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UASX
(
ut32_t
 
1
, ut32_
2
)

414 
ut32_t
 
su
;

416 
__ASM
 vީ("uasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

417 (
su
);

418 
	}
}

420 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQASX
(
ut32_t
 
1
, ut32_
2
)

422 
ut32_t
 
su
;

424 
__ASM
 vީ("uqasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

425 (
su
);

426 
	}
}

428 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHASX
(
ut32_t
 
1
, ut32_
2
)

430 
ut32_t
 
su
;

432 
__ASM
 vީ("uhasx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

433 (
su
);

434 
	}
}

436 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SSAX
(
ut32_t
 
1
, ut32_
2
)

438 
ut32_t
 
su
;

440 
__ASM
 vީ("sx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

441 (
su
);

442 
	}
}

444 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSAX
(
ut32_t
 
1
, ut32_
2
)

446 
ut32_t
 
su
;

448 
__ASM
 vީ("qx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

449 (
su
);

450 
	}
}

452 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SHSAX
(
ut32_t
 
1
, ut32_
2
)

454 
ut32_t
 
su
;

456 
__ASM
 vީ("shx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

457 (
su
);

458 
	}
}

460 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAX
(
ut32_t
 
1
, ut32_
2
)

462 
ut32_t
 
su
;

464 
__ASM
 vީ("ux %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

465 (
su
);

466 
	}
}

468 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UQSAX
(
ut32_t
 
1
, ut32_
2
)

470 
ut32_t
 
su
;

472 
__ASM
 vީ("uqx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

473 (
su
);

474 
	}
}

476 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UHSAX
(
ut32_t
 
1
, ut32_
2
)

478 
ut32_t
 
su
;

480 
__ASM
 vީ("uhx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

481 (
su
);

482 
	}
}

484 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USAD8
(
ut32_t
 
1
, ut32_
2
)

486 
ut32_t
 
su
;

488 
__ASM
 vީ("ud8 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

489 (
su
);

490 
	}
}

492 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__USADA8
(
ut32_t
 
1
, ut32_
2
, ut32_
3
)

494 
ut32_t
 
su
;

496 
__ASM
 vީ("uda8 %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

497 (
su
);

498 
	}
}

500 
	#__SSAT16
(
ARG1
,
ARG2
) \

502 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

503 
	`__ASM
 ("st16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

504 
__RES
; \

505 })

	)

507 
	#__USAT16
(
ARG1
,
ARG2
) \

509 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

510 
	`__ASM
 ("ut16 %0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

511 
__RES
; \

512 })

	)

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTB16
(
ut32_t
 
1
)

516 
ut32_t
 
su
;

518 
__ASM
 vީ("uxtb16 %0, %1" : "" (
su
: "r" (
1
));

519 (
su
);

520 
	}
}

522 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__UXTAB16
(
ut32_t
 
1
, ut32_
2
)

524 
ut32_t
 
su
;

526 
__ASM
 vީ("uxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

527 (
su
);

528 
	}
}

530 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTB16
(
ut32_t
 
1
)

532 
ut32_t
 
su
;

534 
__ASM
 vީ("sxtb16 %0, %1" : "" (
su
: "r" (
1
));

535 (
su
);

536 
	}
}

538 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SXTAB16
(
ut32_t
 
1
, ut32_
2
)

540 
ut32_t
 
su
;

542 
__ASM
 vީ("sxb16 %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

543 (
su
);

544 
	}
}

546 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUAD
 (
ut32_t
 
1
, ut32_
2
)

548 
ut32_t
 
su
;

550 
__ASM
 vީ("smuad %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

551 (
su
);

552 
	}
}

554 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUADX
 (
ut32_t
 
1
, ut32_
2
)

556 
ut32_t
 
su
;

558 
__ASM
 vީ("smuadx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

559 (
su
);

560 
	}
}

562 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLAD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

564 
ut32_t
 
su
;

566 
__ASM
 vީ("smd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

567 (
su
);

568 
	}
}

570 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLADX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

572 
ut32_t
 
su
;

574 
__ASM
 vީ("smdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

575 (
su
);

576 
	}
}

578 
	#__SMLALD
(
ARG1
,
ARG2
,
ARG3
) \

580 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

581 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

582 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

583 })

	)

585 
	#__SMLALDX
(
ARG1
,
ARG2
,
ARG3
) \

587 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ut64_t
)(
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((uint64_t)(ARG3) & 0xFFFFFFFFUL); \

588 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

589 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

590 })

	)

592 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSD
 (
ut32_t
 
1
, ut32_
2
)

594 
ut32_t
 
su
;

596 
__ASM
 vީ("smusd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

597 (
su
);

598 
	}
}

600 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMUSDX
 (
ut32_t
 
1
, ut32_
2
)

602 
ut32_t
 
su
;

604 
__ASM
 vީ("smusdx %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

605 (
su
);

606 
	}
}

608 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSD
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

610 
ut32_t
 
su
;

612 
__ASM
 vީ("smlsd %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

613 (
su
);

614 
	}
}

616 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SMLSDX
 (
ut32_t
 
1
, ut32_
2
, ut32_
3
)

618 
ut32_t
 
su
;

620 
__ASM
 vީ("smlsdx %0, %1, %2, %3" : "" (
su
: "r" (
1
), "r" (
2
), "r" (
3
) );

621 (
su
);

622 
	}
}

624 
	#__SMLSLD
(
ARG1
,
ARG2
,
ARG3
) \

626 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

627 
__ASM
 vީ("smld %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

628 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

629 })

	)

631 
	#__SMLSLDX
(
ARG1
,
ARG2
,
ARG3
) \

633 
ut32_t
 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
), 
__ARG3_H
 = (ut32_t)((
ARG3
>> 32), 
__ARG3_L
 = (uint32_t)((ARG3) & 0xFFFFFFFFUL); \

634 
__ASM
 vީ("smldx %0, %1, %2, %3" : "" (
__ARG3_L
), "" (
__ARG3_H
: "r" (
__ARG1
), "r" (
__ARG2
), "0" (__ARG3_L), "1" (__ARG3_H) ); \

635 (
ut64_t
)(((ut64_t)
__ARG3_H
 << 32| 
__ARG3_L
); \

636 })

	)

638 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__SEL
 (
ut32_t
 
1
, ut32_
2
)

640 
ut32_t
 
su
;

642 
__ASM
 vީ("%0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

643 (
su
);

644 
	}
}

646 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QADD
(
ut32_t
 
1
, ut32_
2
)

648 
ut32_t
 
su
;

650 
__ASM
 vީ("qadd %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

651 (
su
);

652 
	}
}

654 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__QSUB
(
ut32_t
 
1
, ut32_
2
)

656 
ut32_t
 
su
;

658 
__ASM
 vީ("qsub %0, %1, %2" : "" (
su
: "r" (
1
), "r" (
2
) );

659 (
su
);

660 
	}
}

662 
	#__PKHBT
(
ARG1
,
ARG2
,
ARG3
) \

664 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

665 
	`__ASM
 ("pkhb%0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

666 
__RES
; \

667 })

	)

669 
	#__PKHTB
(
ARG1
,
ARG2
,
ARG3
) \

671 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
), 
__ARG2
 = (
ARG2
); \

672 i(
ARG3
 == 0) \

673 
	`__ASM
 ("pkhtb %0, %1, %2" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
) ); \

675 
	`__ASM
 ("pkhtb %0, %1, %2, %3" : "" (
__RES
: "r" (
__ARG1
), "r" (
__ARG2
), "I" (
ARG3
) ); \

676 
__RES
; \

677 })

	)

683 #i
defed
 ( 
__TASKING__
 )

699 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core_cmFunc.h

24 #ide
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

52 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

53 (
__gCڌ
);

54 
	}
}

63 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

65 
ut32_t
 
__gCڌ
 
	`__ASM
("control");

66 
__gCڌ
 = 
cڌ
;

67 
	}
}

76 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

78 
ut32_t
 
__gIPSR
 
	`__ASM
("ipsr");

79 (
__gIPSR
);

80 
	}
}

89 
__INLINE
 
ut32_t
 
	$__g_APSR
()

91 
ut32_t
 
__gAPSR
 
	`__ASM
("apsr");

92 (
__gAPSR
);

93 
	}
}

102 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

104 
ut32_t
 
__gXPSR
 
	`__ASM
("xpsr");

105 (
__gXPSR
);

106 
	}
}

115 
__INLINE
 
ut32_t
 
	$__g_PSP
()

117 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

118 (
__gProssSckPor
);

119 
	}
}

128 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

130 
ut32_t
 
__gProssSckPor
 
	`__ASM
("psp");

131 
__gProssSckPor
 = 
tOfProcSck
;

132 
	}
}

141 
__INLINE
 
ut32_t
 
	$__g_MSP
()

143 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

144 (
__gMaSckPor
);

145 
	}
}

154 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

156 
ut32_t
 
__gMaSckPor
 
	`__ASM
("msp");

157 
__gMaSckPor
 = 
tOfMaSck
;

158 
	}
}

167 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

169 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

170 (
__gPriMask
);

171 
	}
}

180 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

182 
ut32_t
 
__gPriMask
 
	`__ASM
("primask");

183 
__gPriMask
 = (
iMask
);

184 
	}
}

187 #i (
__CORTEX_M
 >= 0x03)

194 
	#__ab_u_q
 
__ab_fiq


	)

202 
	#__dib_u_q
 
__dib_fiq


	)

211 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

213 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

214 (
__gBaPri
);

215 
	}
}

224 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
baPri
)

226 
ut32_t
 
__gBaPri
 
	`__ASM
("basepri");

227 
__gBaPri
 = (
baPri
 & 0xff);

228 
	}
}

237 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

239 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

240 (
__gFauMask
);

241 
	}
}

250 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

252 
ut32_t
 
__gFauMask
 
	`__ASM
("faultmask");

253 
__gFauMask
 = (
uMask
 & (
ut32_t
)1);

254 
	}
}

259 #i (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

269 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

270 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

271 (
__gs
);

275 
	}
}

284 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

286 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

287 
ut32_t
 
__gs
 
	`__ASM
("fpscr");

288 
__gs
 = (
s
);

290 
	}
}

295 #i
defed
 ( 
__ICCARM__
 )

298 
	~<cmsis_r.h
>

300 #i
defed
 ( 
__GNUC__
 )

308 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_q
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_q
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_CONTROL
()

333 
ut32_t
 
su
;

335 
__ASM
 vީ("MRS %0, cڌ" : "" (
su
) );

336 (
su
);

337 
	}
}

346 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_CONTROL
(
ut32_t
 
cڌ
)

348 
__ASM
 vީ("MSR cڌ, %0" : : "r" (
cڌ
) );

349 
	}
}

358 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_IPSR
()

360 
ut32_t
 
su
;

362 
__ASM
 vީ("MRS %0, ip" : "" (
su
) );

363 (
su
);

364 
	}
}

373 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_APSR
()

375 
ut32_t
 
su
;

377 
__ASM
 vީ("MRS %0,p" : "" (
su
) );

378 (
su
);

379 
	}
}

388 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_xPSR
()

390 
ut32_t
 
su
;

392 
__ASM
 vީ("MRS %0, xp" : "" (
su
) );

393 (
su
);

394 
	}
}

403 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PSP
()

405 
ut32_t
 
su
;

407 
__ASM
 vީ("MRS %0,\n" : "" (
su
) );

408 (
su
);

409 
	}
}

418 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PSP
(
ut32_t
 
tOfProcSck
)

420 
__ASM
 vީ("MSR, %0\n" : : "r" (
tOfProcSck
) );

421 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_MSP
()

432 
ut32_t
 
su
;

434 
__ASM
 vީ("MRS %0, m\n" : "" (
su
) );

435 (
su
);

436 
	}
}

445 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_MSP
(
ut32_t
 
tOfMaSck
)

447 
__ASM
 vީ("MSR m, %0\n" : : "r" (
tOfMaSck
) );

448 
	}
}

457 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_PRIMASK
()

459 
ut32_t
 
su
;

461 
__ASM
 vީ("MRS %0,rimask" : "" (
su
) );

462 (
su
);

463 
	}
}

472 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_PRIMASK
(
ut32_t
 
iMask
)

474 
__ASM
 vީ("MSRrimask, %0" : : "r" (
iMask
) );

475 
	}
}

478 #i (
__CORTEX_M
 >= 0x03)

485 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ab_u_q
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__dib_u_q
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_BASEPRI
()

510 
ut32_t
 
su
;

512 
__ASM
 vީ("MRS %0, bai_max" : "" (
su
) );

513 (
su
);

514 
	}
}

523 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_BASEPRI
(
ut32_t
 
vue
)

525 
__ASM
 vީ("MSR bai, %0" : : "r" (
vue
) );

526 
	}
}

535 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FAULTMASK
()

537 
ut32_t
 
su
;

539 
__ASM
 vީ("MRS %0, faumask" : "" (
su
) );

540 (
su
);

541 
	}
}

550 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FAULTMASK
(
ut32_t
 
uMask
)

552 
__ASM
 vީ("MSR faumask, %0" : : "r" (
uMask
) );

553 
	}
}

558 #i (
__CORTEX_M
 == 0x04)

566 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__g_FPSCR
()

568 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

569 
ut32_t
 
su
;

571 
__ASM
 vީ("VMRS %0, fps" : "" (
su
) );

572 (
su
);

576 
	}
}

585 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__t_FPSCR
(
ut32_t
 
s
)

587 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

588 
__ASM
 vީ("VMSR fps, %0" : : "r" (
s
) );

590 
	}
}

595 #i
defed
 ( 
__TASKING__
 )

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core_cmInstr.h

24 #ide
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i 
defed
 ( 
__CC_ARM
 )

37 #i(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w


	)

69 
	#__SEV
 
__v


	)

78 
	#__ISB
(
	`__isb
(0xF)

	)

86 
	#__DSB
(
	`__dsb
(0xF)

	)

94 
	#__DMB
(
	`__dmb
(0xF)

	)

104 
	#__REV
 
__v


	)

114 
__INLINE
 
__ASM
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

116 
v16
 
r0
,0

117 
bx
 



118 
	}
}

128 
__INLINE
 
__ASM
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

130 
vsh
 
r0
,0

131 
bx
 



132 
	}
}

135 #i (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rb


	)

154 
	#__LDREXB
(
r
((
ut8_t
 ) 
	`__ldx
Ռ))

	)

164 
	#__LDREXH
(
r
((
ut16_t

	`__ldx
Ռ))

	)

174 
	#__LDREXW
(
r
((
ut32_t
 ) 
	`__ldx
Ռ))

	)

186 
	#__STREXB
(
vue
, 
r

	`__x
(vue,)

	)

198 
	#__STREXH
(
vue
, 
r

	`__x
(vue,)

	)

210 
	#__STREXW
(
vue
, 
r

	`__x
(vue,)

	)

218 
	#__CLREX
 
__x


	)

229 
	#__SSAT
 
__st


	)

240 
	#__USAT
 
__ut


	)

250 
	#__CLZ
 
__z


	)

256 #i
defed
 ( 
__ICCARM__
 )

259 
	~<cmsis_r.h
>

262 #i
defed
 ( 
__GNUC__
 )

269 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV
(
ut32_t
 
vue
)

350 
ut32_t
 
su
;

352 
__ASM
 vީ("v %0, %1" : "" (
su
: "r" (
vue
) );

353 (
su
);

354 
	}
}

364 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__REV16
(
ut32_t
 
vue
)

366 
ut32_t
 
su
;

368 
__ASM
 vީ("v16 %0, %1" : "" (
su
: "r" (
vue
) );

369 (
su
);

370 
	}
}

380 
__ibu__

ways_le
 ) ) 
__INLINE
 
t32_t
 
	$__REVSH
(
t32_t
 
vue
)

382 
ut32_t
 
su
;

384 
__ASM
 vީ("vsh %0, %1" : "" (
su
: "r" (
vue
) );

385 (
su
);

386 
	}
}

389 #i (
__CORTEX_M
 >= 0x03)

398 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__RBIT
(
ut32_t
 
vue
)

400 
ut32_t
 
su
;

402 
__ASM
 vީ("rb %0, %1" : "" (
su
: "r" (
vue
) );

403 (
su
);

404 
	}
}

414 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__LDREXB
(vީ
ut8_t
 *
addr
)

416 
ut8_t
 
su
;

418 
__ASM
 vީ("ldxb %0, [%1]" : "" (
su
: "r" (
addr
) );

419 (
su
);

420 
	}
}

430 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut16_t
 
	$__LDREXH
(vީ
ut16_t
 *
addr
)

432 
ut16_t
 
su
;

434 
__ASM
 vީ("ldxh %0, [%1]" : "" (
su
: "r" (
addr
) );

435 (
su
);

436 
	}
}

446 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__LDREXW
(vީ
ut32_t
 *
addr
)

448 
ut32_t
 
su
;

450 
__ASM
 vީ("ldx %0, [%1]" : "" (
su
: "r" (
addr
) );

451 (
su
);

452 
	}
}

464 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXB
(
ut8_t
 
vue
, vީut8_*
addr
)

466 
ut32_t
 
su
;

468 
__ASM
 vީ("xb %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

469 (
su
);

470 
	}
}

482 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXH
(
ut16_t
 
vue
, vީut16_*
addr
)

484 
ut32_t
 
su
;

486 
__ASM
 vީ("xh %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

487 (
su
);

488 
	}
}

500 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut32_t
 
	$__STREXW
(
ut32_t
 
vue
, vީut32_*
addr
)

502 
ut32_t
 
su
;

504 
__ASM
 vީ("x %0, %2, [%1]" : "" (
su
: "r" (
addr
), "r" (
vue
) );

505 (
su
);

506 
	}
}

514 
__ibu__

ways_le
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("s%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
ut32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("u%0, %1, %2" : "" (
__RES
: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__ibu__

ways_le
 ) ) 
__INLINE
 
ut8_t
 
	$__CLZ
(
ut32_t
 
vue
)

561 
ut8_t
 
su
;

563 
__ASM
 vީ("z %0, %1" : "" (
su
: "r" (
vue
) );

564 (
su
);

565 
	}
}

572 #i
defed
 ( 
__TASKING__
 )

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\stm32f4_discovery.h

24 #ide
__STM32F4_DISCOVERY_H


25 
	#__STM32F4_DISCOVERY_H


	)

27 #ifde
__lulus


32 
	~"m32f4xx.h
"

51 
LED4
 = 0,

52 
LED3
 = 1,

53 
LED5
 = 2,

54 
LED6
 = 3

55 } 
	tLed_TyDef
;

59 
BUTTON_USER
 = 0,

60 } 
	tBu_TyDef
;

64 
BUTTON_MODE_GPIO
 = 0,

65 
BUTTON_MODE_EXTI
 = 1

66 } 
	tBuMode_TyDef
;

78 
	#LEDn
 4

	)

80 
	#LED4_PIN
 
GPIO_P_12


	)

81 
	#LED4_GPIO_PORT
 
GPIOD


	)

82 
	#LED4_GPIO_CLK
 
RCC_AHB1Ph_GPIOD


	)

84 
	#LED3_PIN
 
GPIO_P_13


	)

85 
	#LED3_GPIO_PORT
 
GPIOD


	)

86 
	#LED3_GPIO_CLK
 
RCC_AHB1Ph_GPIOD


	)

88 
	#LED5_PIN
 
GPIO_P_14


	)

89 
	#LED5_GPIO_PORT
 
GPIOD


	)

90 
	#LED5_GPIO_CLK
 
RCC_AHB1Ph_GPIOD


	)

92 
	#LED6_PIN
 
GPIO_P_15


	)

93 
	#LED6_GPIO_PORT
 
GPIOD


	)

94 
	#LED6_GPIO_CLK
 
RCC_AHB1Ph_GPIOD


	)

102 
	#BUTTONn
 1

	)

107 
	#USER_BUTTON_PIN
 
GPIO_P_0


	)

108 
	#USER_BUTTON_GPIO_PORT
 
GPIOA


	)

109 
	#USER_BUTTON_GPIO_CLK
 
RCC_AHB1Ph_GPIOA


	)

110 
	#USER_BUTTON_EXTI_LINE
 
EXTI_Le0


	)

111 
	#USER_BUTTON_EXTI_PORT_SOURCE
 
EXTI_PtSourGPIOA


	)

112 
	#USER_BUTTON_EXTI_PIN_SOURCE
 
EXTI_PSour0


	)

113 
	#USER_BUTTON_EXTI_IRQn
 
EXTI0_IRQn


	)

129 
STM_EVAL_LEDIn
(
Led_TyDef
 
Led
);

130 
STM_EVAL_LEDOn
(
Led_TyDef
 
Led
);

131 
STM_EVAL_LEDOff
(
Led_TyDef
 
Led
);

132 
STM_EVAL_LEDTogg
(
Led_TyDef
 
Led
);

133 
STM_EVAL_PBIn
(
Bu_TyDef
 
Bu
, 
BuMode_TyDef
 
Bu_Mode
);

134 
ut32_t
 
STM_EVAL_PBGS
(
Bu_TyDef
 
Bu
);

139 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\stm32f4xx.h

53 #ide
__STM32F4xx_H


54 
	#__STM32F4xx_H


	)

56 #ifde
__lulus


68 #i!
defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

69 !
defed
(
STM32F411xE
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

97 #ifde
STM32F40XX


98 
	#STM32F40_41xxx


	)

102 #ifde
STM32F427X


103 
	#STM32F427_437xx


	)

110 #i!
	`defed
(
STM32F40_41xxx
&& !defed(
STM32F427_437xx
&& !defed(
STM32F429_439xx
&& !defed(
STM32F401xx
&& !defed(
STM32F410xx
) && \

111 !
	`defed
(
STM32F411xE
&& !defed(
STM32F446xx
&& !
	$defed
(
STM32F469_479xx
)

115 #i!
	`defed
 (
USE_STDPERIPH_DRIVER
)

131 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
) || \

132 
	`defed
(
STM32F410xx
|| defed(
STM32F411xE
|| 
	$defed
(
STM32F469_479xx
)

133 #i!
	`defed
 (
HSE_VALUE
)

134 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

136 #i
	`defed
(
STM32F446xx
)

137 #i!
	`defed
 (
HSE_VALUE
)

138 
	#HSE_VALUE
 ((
ut32_t
)8000000

	)

145 #i!
	`defed
 (
HSE_STARTUP_TIMEOUT
)

146 
	#HSE_STARTUP_TIMEOUT
 ((
ut16_t
)0x05000

	)

149 #i!
	`defed
 (
HSI_VALUE
)

150 
	#HSI_VALUE
 ((
ut32_t
)16000000

	)

156 
	#__STM32F4XX_STDPERIPH_VERSION_MAIN
 (0x01

	)

157 
	#__STM32F4XX_STDPERIPH_VERSION_SUB1
 (0x06

	)

158 
	#__STM32F4XX_STDPERIPH_VERSION_SUB2
 (0x00

	)

159 
	#__STM32F4XX_STDPERIPH_VERSION_RC
 (0x00

	)

160 
	#__STM32F4XX_STDPERIPH_VERSION
 ((
__STM32F4XX_STDPERIPH_VERSION_MAIN
 << 24)\

161 |(
__STM32F4XX_STDPERIPH_VERSION_SUB1
 << 16)\

162 |(
__STM32F4XX_STDPERIPH_VERSION_SUB2
 << 8)\

163 |(
__STM32F4XX_STDPERIPH_VERSION_RC
))

	)

176 
	#__CM4_REV
 0x0001

	)

177 
	#__MPU_PRESENT
 1

	)

178 
	#__NVIC_PRIO_BITS
 4

	)

179 
	#__Vd_SysTickCfig
 0

	)

180 
	#__FPU_PRESENT
 1

	)

186 
	eIRQn


189 
NMaskabI_IRQn
 = -14,

190 
MemyMagemt_IRQn
 = -12,

191 
BusFau_IRQn
 = -11,

192 
UgeFau_IRQn
 = -10,

193 
SVCl_IRQn
 = -5,

194 
DebugMڙ_IRQn
 = -4,

195 
PdSV_IRQn
 = -2,

196 
SysTick_IRQn
 = -1,

198 
WWDG_IRQn
 = 0,

199 
PVD_IRQn
 = 1,

200 
TAMP_STAMP_IRQn
 = 2,

201 
RTC_WKUP_IRQn
 = 3,

202 
FLASH_IRQn
 = 4,

203 
RCC_IRQn
 = 5,

204 
EXTI0_IRQn
 = 6,

205 
EXTI1_IRQn
 = 7,

206 
EXTI2_IRQn
 = 8,

207 
EXTI3_IRQn
 = 9,

208 
EXTI4_IRQn
 = 10,

209 
DMA1_Sm0_IRQn
 = 11,

210 
DMA1_Sm1_IRQn
 = 12,

211 
DMA1_Sm2_IRQn
 = 13,

212 
DMA1_Sm3_IRQn
 = 14,

213 
DMA1_Sm4_IRQn
 = 15,

214 
DMA1_Sm5_IRQn
 = 16,

215 
DMA1_Sm6_IRQn
 = 17,

216 
ADC_IRQn
 = 18,

218 #i
	`defed
(
STM32F40_41xxx
)

219 
CAN1_TX_IRQn
 = 19,

220 
CAN1_RX0_IRQn
 = 20,

221 
CAN1_RX1_IRQn
 = 21,

222 
CAN1_SCE_IRQn
 = 22,

223 
EXTI9_5_IRQn
 = 23,

224 
TIM1_BRK_TIM9_IRQn
 = 24,

225 
TIM1_UP_TIM10_IRQn
 = 25,

226 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

227 
TIM1_CC_IRQn
 = 27,

228 
TIM2_IRQn
 = 28,

229 
TIM3_IRQn
 = 29,

230 
TIM4_IRQn
 = 30,

231 
I2C1_EV_IRQn
 = 31,

232 
I2C1_ER_IRQn
 = 32,

233 
I2C2_EV_IRQn
 = 33,

234 
I2C2_ER_IRQn
 = 34,

235 
SPI1_IRQn
 = 35,

236 
SPI2_IRQn
 = 36,

237 
USART1_IRQn
 = 37,

238 
USART2_IRQn
 = 38,

239 
USART3_IRQn
 = 39,

240 
EXTI15_10_IRQn
 = 40,

241 
RTC_Arm_IRQn
 = 41,

242 
OTG_FS_WKUP_IRQn
 = 42,

243 
TIM8_BRK_TIM12_IRQn
 = 43,

244 
TIM8_UP_TIM13_IRQn
 = 44,

245 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

246 
TIM8_CC_IRQn
 = 46,

247 
DMA1_Sm7_IRQn
 = 47,

248 
FSMC_IRQn
 = 48,

249 
SDIO_IRQn
 = 49,

250 
TIM5_IRQn
 = 50,

251 
SPI3_IRQn
 = 51,

252 
UART4_IRQn
 = 52,

253 
UART5_IRQn
 = 53,

254 
TIM6_DAC_IRQn
 = 54,

255 
TIM7_IRQn
 = 55,

256 
DMA2_Sm0_IRQn
 = 56,

257 
DMA2_Sm1_IRQn
 = 57,

258 
DMA2_Sm2_IRQn
 = 58,

259 
DMA2_Sm3_IRQn
 = 59,

260 
DMA2_Sm4_IRQn
 = 60,

261 
ETH_IRQn
 = 61,

262 
ETH_WKUP_IRQn
 = 62,

263 
CAN2_TX_IRQn
 = 63,

264 
CAN2_RX0_IRQn
 = 64,

265 
CAN2_RX1_IRQn
 = 65,

266 
CAN2_SCE_IRQn
 = 66,

267 
OTG_FS_IRQn
 = 67,

268 
DMA2_Sm5_IRQn
 = 68,

269 
DMA2_Sm6_IRQn
 = 69,

270 
DMA2_Sm7_IRQn
 = 70,

271 
USART6_IRQn
 = 71,

272 
I2C3_EV_IRQn
 = 72,

273 
I2C3_ER_IRQn
 = 73,

274 
OTG_HS_EP1_OUT_IRQn
 = 74,

275 
OTG_HS_EP1_IN_IRQn
 = 75,

276 
OTG_HS_WKUP_IRQn
 = 76,

277 
OTG_HS_IRQn
 = 77,

278 
DCMI_IRQn
 = 78,

279 
CRYP_IRQn
 = 79,

280 
HASH_RNG_IRQn
 = 80,

281 
FPU_IRQn
 = 81

284 #i
	`defed
(
STM32F427_437xx
)

285 
CAN1_TX_IRQn
 = 19,

286 
CAN1_RX0_IRQn
 = 20,

287 
CAN1_RX1_IRQn
 = 21,

288 
CAN1_SCE_IRQn
 = 22,

289 
EXTI9_5_IRQn
 = 23,

290 
TIM1_BRK_TIM9_IRQn
 = 24,

291 
TIM1_UP_TIM10_IRQn
 = 25,

292 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

293 
TIM1_CC_IRQn
 = 27,

294 
TIM2_IRQn
 = 28,

295 
TIM3_IRQn
 = 29,

296 
TIM4_IRQn
 = 30,

297 
I2C1_EV_IRQn
 = 31,

298 
I2C1_ER_IRQn
 = 32,

299 
I2C2_EV_IRQn
 = 33,

300 
I2C2_ER_IRQn
 = 34,

301 
SPI1_IRQn
 = 35,

302 
SPI2_IRQn
 = 36,

303 
USART1_IRQn
 = 37,

304 
USART2_IRQn
 = 38,

305 
USART3_IRQn
 = 39,

306 
EXTI15_10_IRQn
 = 40,

307 
RTC_Arm_IRQn
 = 41,

308 
OTG_FS_WKUP_IRQn
 = 42,

309 
TIM8_BRK_TIM12_IRQn
 = 43,

310 
TIM8_UP_TIM13_IRQn
 = 44,

311 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

312 
TIM8_CC_IRQn
 = 46,

313 
DMA1_Sm7_IRQn
 = 47,

314 
FMC_IRQn
 = 48,

315 
SDIO_IRQn
 = 49,

316 
TIM5_IRQn
 = 50,

317 
SPI3_IRQn
 = 51,

318 
UART4_IRQn
 = 52,

319 
UART5_IRQn
 = 53,

320 
TIM6_DAC_IRQn
 = 54,

321 
TIM7_IRQn
 = 55,

322 
DMA2_Sm0_IRQn
 = 56,

323 
DMA2_Sm1_IRQn
 = 57,

324 
DMA2_Sm2_IRQn
 = 58,

325 
DMA2_Sm3_IRQn
 = 59,

326 
DMA2_Sm4_IRQn
 = 60,

327 
ETH_IRQn
 = 61,

328 
ETH_WKUP_IRQn
 = 62,

329 
CAN2_TX_IRQn
 = 63,

330 
CAN2_RX0_IRQn
 = 64,

331 
CAN2_RX1_IRQn
 = 65,

332 
CAN2_SCE_IRQn
 = 66,

333 
OTG_FS_IRQn
 = 67,

334 
DMA2_Sm5_IRQn
 = 68,

335 
DMA2_Sm6_IRQn
 = 69,

336 
DMA2_Sm7_IRQn
 = 70,

337 
USART6_IRQn
 = 71,

338 
I2C3_EV_IRQn
 = 72,

339 
I2C3_ER_IRQn
 = 73,

340 
OTG_HS_EP1_OUT_IRQn
 = 74,

341 
OTG_HS_EP1_IN_IRQn
 = 75,

342 
OTG_HS_WKUP_IRQn
 = 76,

343 
OTG_HS_IRQn
 = 77,

344 
DCMI_IRQn
 = 78,

345 
CRYP_IRQn
 = 79,

346 
HASH_RNG_IRQn
 = 80,

347 
FPU_IRQn
 = 81,

348 
UART7_IRQn
 = 82,

349 
UART8_IRQn
 = 83,

350 
SPI4_IRQn
 = 84,

351 
SPI5_IRQn
 = 85,

352 
SPI6_IRQn
 = 86,

353 
SAI1_IRQn
 = 87,

354 
DMA2D_IRQn
 = 90

357 #i
	`defed
(
STM32F429_439xx
)

358 
CAN1_TX_IRQn
 = 19,

359 
CAN1_RX0_IRQn
 = 20,

360 
CAN1_RX1_IRQn
 = 21,

361 
CAN1_SCE_IRQn
 = 22,

362 
EXTI9_5_IRQn
 = 23,

363 
TIM1_BRK_TIM9_IRQn
 = 24,

364 
TIM1_UP_TIM10_IRQn
 = 25,

365 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

366 
TIM1_CC_IRQn
 = 27,

367 
TIM2_IRQn
 = 28,

368 
TIM3_IRQn
 = 29,

369 
TIM4_IRQn
 = 30,

370 
I2C1_EV_IRQn
 = 31,

371 
I2C1_ER_IRQn
 = 32,

372 
I2C2_EV_IRQn
 = 33,

373 
I2C2_ER_IRQn
 = 34,

374 
SPI1_IRQn
 = 35,

375 
SPI2_IRQn
 = 36,

376 
USART1_IRQn
 = 37,

377 
USART2_IRQn
 = 38,

378 
USART3_IRQn
 = 39,

379 
EXTI15_10_IRQn
 = 40,

380 
RTC_Arm_IRQn
 = 41,

381 
OTG_FS_WKUP_IRQn
 = 42,

382 
TIM8_BRK_TIM12_IRQn
 = 43,

383 
TIM8_UP_TIM13_IRQn
 = 44,

384 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

385 
TIM8_CC_IRQn
 = 46,

386 
DMA1_Sm7_IRQn
 = 47,

387 
FMC_IRQn
 = 48,

388 
SDIO_IRQn
 = 49,

389 
TIM5_IRQn
 = 50,

390 
SPI3_IRQn
 = 51,

391 
UART4_IRQn
 = 52,

392 
UART5_IRQn
 = 53,

393 
TIM6_DAC_IRQn
 = 54,

394 
TIM7_IRQn
 = 55,

395 
DMA2_Sm0_IRQn
 = 56,

396 
DMA2_Sm1_IRQn
 = 57,

397 
DMA2_Sm2_IRQn
 = 58,

398 
DMA2_Sm3_IRQn
 = 59,

399 
DMA2_Sm4_IRQn
 = 60,

400 
ETH_IRQn
 = 61,

401 
ETH_WKUP_IRQn
 = 62,

402 
CAN2_TX_IRQn
 = 63,

403 
CAN2_RX0_IRQn
 = 64,

404 
CAN2_RX1_IRQn
 = 65,

405 
CAN2_SCE_IRQn
 = 66,

406 
OTG_FS_IRQn
 = 67,

407 
DMA2_Sm5_IRQn
 = 68,

408 
DMA2_Sm6_IRQn
 = 69,

409 
DMA2_Sm7_IRQn
 = 70,

410 
USART6_IRQn
 = 71,

411 
I2C3_EV_IRQn
 = 72,

412 
I2C3_ER_IRQn
 = 73,

413 
OTG_HS_EP1_OUT_IRQn
 = 74,

414 
OTG_HS_EP1_IN_IRQn
 = 75,

415 
OTG_HS_WKUP_IRQn
 = 76,

416 
OTG_HS_IRQn
 = 77,

417 
DCMI_IRQn
 = 78,

418 
CRYP_IRQn
 = 79,

419 
HASH_RNG_IRQn
 = 80,

420 
FPU_IRQn
 = 81,

421 
UART7_IRQn
 = 82,

422 
UART8_IRQn
 = 83,

423 
SPI4_IRQn
 = 84,

424 
SPI5_IRQn
 = 85,

425 
SPI6_IRQn
 = 86,

426 
SAI1_IRQn
 = 87,

427 
LTDC_IRQn
 = 88,

428 
LTDC_ER_IRQn
 = 89,

429 
DMA2D_IRQn
 = 90

432 #i
	`defed
(
STM32F410xx
)

433 
EXTI9_5_IRQn
 = 23,

434 
TIM1_BRK_TIM9_IRQn
 = 24,

435 
TIM1_UP_IRQn
 = 25,

436 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

437 
TIM1_CC_IRQn
 = 27,

438 
I2C1_EV_IRQn
 = 31,

439 
I2C1_ER_IRQn
 = 32,

440 
I2C2_EV_IRQn
 = 33,

441 
I2C2_ER_IRQn
 = 34,

442 
SPI1_IRQn
 = 35,

443 
SPI2_IRQn
 = 36,

444 
USART1_IRQn
 = 37,

445 
USART2_IRQn
 = 38,

446 
EXTI15_10_IRQn
 = 40,

447 
RTC_Arm_IRQn
 = 41,

448 
DMA1_Sm7_IRQn
 = 47,

449 
TIM5_IRQn
 = 50,

450 
TIM6_DAC_IRQn
 = 54,

451 
DMA2_Sm0_IRQn
 = 56,

452 
DMA2_Sm1_IRQn
 = 57,

453 
DMA2_Sm2_IRQn
 = 58,

454 
DMA2_Sm3_IRQn
 = 59,

455 
DMA2_Sm4_IRQn
 = 60,

456 
DMA2_Sm5_IRQn
 = 68,

457 
DMA2_Sm6_IRQn
 = 69,

458 
DMA2_Sm7_IRQn
 = 70,

459 
USART6_IRQn
 = 71,

460 
RNG_IRQn
 = 80,

461 
FPU_IRQn
 = 81,

462 
SPI5_IRQn
 = 85,

463 
FMPI2C1_EV_IRQn
 = 95,

464 
FMPI2C1_ER_IRQn
 = 96,

465 
LPTIM1_IRQn
 = 97

468 #i
	`defed
(
STM32F401xx
|| defed(
STM32F411xE
)

469 
EXTI9_5_IRQn
 = 23,

470 
TIM1_BRK_TIM9_IRQn
 = 24,

471 
TIM1_UP_TIM10_IRQn
 = 25,

472 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

473 
TIM1_CC_IRQn
 = 27,

474 
TIM2_IRQn
 = 28,

475 
TIM3_IRQn
 = 29,

476 
TIM4_IRQn
 = 30,

477 
I2C1_EV_IRQn
 = 31,

478 
I2C1_ER_IRQn
 = 32,

479 
I2C2_EV_IRQn
 = 33,

480 
I2C2_ER_IRQn
 = 34,

481 
SPI1_IRQn
 = 35,

482 
SPI2_IRQn
 = 36,

483 
USART1_IRQn
 = 37,

484 
USART2_IRQn
 = 38,

485 
EXTI15_10_IRQn
 = 40,

486 
RTC_Arm_IRQn
 = 41,

487 
OTG_FS_WKUP_IRQn
 = 42,

488 
DMA1_Sm7_IRQn
 = 47,

489 
SDIO_IRQn
 = 49,

490 
TIM5_IRQn
 = 50,

491 
SPI3_IRQn
 = 51,

492 
DMA2_Sm0_IRQn
 = 56,

493 
DMA2_Sm1_IRQn
 = 57,

494 
DMA2_Sm2_IRQn
 = 58,

495 
DMA2_Sm3_IRQn
 = 59,

496 
DMA2_Sm4_IRQn
 = 60,

497 
OTG_FS_IRQn
 = 67,

498 
DMA2_Sm5_IRQn
 = 68,

499 
DMA2_Sm6_IRQn
 = 69,

500 
DMA2_Sm7_IRQn
 = 70,

501 
USART6_IRQn
 = 71,

502 
I2C3_EV_IRQn
 = 72,

503 
I2C3_ER_IRQn
 = 73,

504 
FPU_IRQn
 = 81,

505 #i
	`defed
(
STM32F401xx
)

506 
SPI4_IRQn
 = 84

508 #i
	`defed
(
STM32F411xE
)

509 
SPI4_IRQn
 = 84,

510 
SPI5_IRQn
 = 85

514 #i
	`defed
(
STM32F469_479xx
)

515 
CAN1_TX_IRQn
 = 19,

516 
CAN1_RX0_IRQn
 = 20,

517 
CAN1_RX1_IRQn
 = 21,

518 
CAN1_SCE_IRQn
 = 22,

519 
EXTI9_5_IRQn
 = 23,

520 
TIM1_BRK_TIM9_IRQn
 = 24,

521 
TIM1_UP_TIM10_IRQn
 = 25,

522 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

523 
TIM1_CC_IRQn
 = 27,

524 
TIM2_IRQn
 = 28,

525 
TIM3_IRQn
 = 29,

526 
TIM4_IRQn
 = 30,

527 
I2C1_EV_IRQn
 = 31,

528 
I2C1_ER_IRQn
 = 32,

529 
I2C2_EV_IRQn
 = 33,

530 
I2C2_ER_IRQn
 = 34,

531 
SPI1_IRQn
 = 35,

532 
SPI2_IRQn
 = 36,

533 
USART1_IRQn
 = 37,

534 
USART2_IRQn
 = 38,

535 
USART3_IRQn
 = 39,

536 
EXTI15_10_IRQn
 = 40,

537 
RTC_Arm_IRQn
 = 41,

538 
OTG_FS_WKUP_IRQn
 = 42,

539 
TIM8_BRK_TIM12_IRQn
 = 43,

540 
TIM8_UP_TIM13_IRQn
 = 44,

541 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

542 
TIM8_CC_IRQn
 = 46,

543 
DMA1_Sm7_IRQn
 = 47,

544 
FMC_IRQn
 = 48,

545 
SDIO_IRQn
 = 49,

546 
TIM5_IRQn
 = 50,

547 
SPI3_IRQn
 = 51,

548 
UART4_IRQn
 = 52,

549 
UART5_IRQn
 = 53,

550 
TIM6_DAC_IRQn
 = 54,

551 
TIM7_IRQn
 = 55,

552 
DMA2_Sm0_IRQn
 = 56,

553 
DMA2_Sm1_IRQn
 = 57,

554 
DMA2_Sm2_IRQn
 = 58,

555 
DMA2_Sm3_IRQn
 = 59,

556 
DMA2_Sm4_IRQn
 = 60,

557 
ETH_IRQn
 = 61,

558 
ETH_WKUP_IRQn
 = 62,

559 
CAN2_TX_IRQn
 = 63,

560 
CAN2_RX0_IRQn
 = 64,

561 
CAN2_RX1_IRQn
 = 65,

562 
CAN2_SCE_IRQn
 = 66,

563 
OTG_FS_IRQn
 = 67,

564 
DMA2_Sm5_IRQn
 = 68,

565 
DMA2_Sm6_IRQn
 = 69,

566 
DMA2_Sm7_IRQn
 = 70,

567 
USART6_IRQn
 = 71,

568 
I2C3_EV_IRQn
 = 72,

569 
I2C3_ER_IRQn
 = 73,

570 
OTG_HS_EP1_OUT_IRQn
 = 74,

571 
OTG_HS_EP1_IN_IRQn
 = 75,

572 
OTG_HS_WKUP_IRQn
 = 76,

573 
OTG_HS_IRQn
 = 77,

574 
DCMI_IRQn
 = 78,

575 
CRYP_IRQn
 = 79,

576 
HASH_RNG_IRQn
 = 80,

577 
FPU_IRQn
 = 81,

578 
UART7_IRQn
 = 82,

579 
UART8_IRQn
 = 83,

580 
SPI4_IRQn
 = 84,

581 
SPI5_IRQn
 = 85,

582 
SPI6_IRQn
 = 86,

583 
SAI1_IRQn
 = 87,

584 
LTDC_IRQn
 = 88,

585 
LTDC_ER_IRQn
 = 89,

586 
DMA2D_IRQn
 = 90,

587 
QUADSPI_IRQn
 = 91,

588 
DSI_IRQn
 = 92

591 #i
	`defed
(
STM32F446xx
)

592 
CAN1_TX_IRQn
 = 19,

593 
CAN1_RX0_IRQn
 = 20,

594 
CAN1_RX1_IRQn
 = 21,

595 
CAN1_SCE_IRQn
 = 22,

596 
EXTI9_5_IRQn
 = 23,

597 
TIM1_BRK_TIM9_IRQn
 = 24,

598 
TIM1_UP_TIM10_IRQn
 = 25,

599 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

600 
TIM1_CC_IRQn
 = 27,

601 
TIM2_IRQn
 = 28,

602 
TIM3_IRQn
 = 29,

603 
TIM4_IRQn
 = 30,

604 
I2C1_EV_IRQn
 = 31,

605 
I2C1_ER_IRQn
 = 32,

606 
I2C2_EV_IRQn
 = 33,

607 
I2C2_ER_IRQn
 = 34,

608 
SPI1_IRQn
 = 35,

609 
SPI2_IRQn
 = 36,

610 
USART1_IRQn
 = 37,

611 
USART2_IRQn
 = 38,

612 
USART3_IRQn
 = 39,

613 
EXTI15_10_IRQn
 = 40,

614 
RTC_Arm_IRQn
 = 41,

615 
OTG_FS_WKUP_IRQn
 = 42,

616 
TIM8_BRK_IRQn
 = 43,

617 
TIM8_BRK_TIM12_IRQn
 = 43,

618 
TIM8_UP_TIM13_IRQn
 = 44,

619 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

620 
DMA1_Sm7_IRQn
 = 47,

621 
FMC_IRQn
 = 48,

622 
SDIO_IRQn
 = 49,

623 
TIM5_IRQn
 = 50,

624 
SPI3_IRQn
 = 51,

625 
UART4_IRQn
 = 52,

626 
UART5_IRQn
 = 53,

627 
TIM6_DAC_IRQn
 = 54,

628 
TIM7_IRQn
 = 55,

629 
DMA2_Sm0_IRQn
 = 56,

630 
DMA2_Sm1_IRQn
 = 57,

631 
DMA2_Sm2_IRQn
 = 58,

632 
DMA2_Sm3_IRQn
 = 59,

633 
DMA2_Sm4_IRQn
 = 60,

634 
CAN2_TX_IRQn
 = 63,

635 
CAN2_RX0_IRQn
 = 64,

636 
CAN2_RX1_IRQn
 = 65,

637 
CAN2_SCE_IRQn
 = 66,

638 
OTG_FS_IRQn
 = 67,

639 
DMA2_Sm5_IRQn
 = 68,

640 
DMA2_Sm6_IRQn
 = 69,

641 
DMA2_Sm7_IRQn
 = 70,

642 
USART6_IRQn
 = 71,

643 
I2C3_EV_IRQn
 = 72,

644 
I2C3_ER_IRQn
 = 73,

645 
OTG_HS_EP1_OUT_IRQn
 = 74,

646 
OTG_HS_EP1_IN_IRQn
 = 75,

647 
OTG_HS_WKUP_IRQn
 = 76,

648 
OTG_HS_IRQn
 = 77,

649 
DCMI_IRQn
 = 78,

650 
FPU_IRQn
 = 81,

651 
SPI4_IRQn
 = 84,

652 
SAI1_IRQn
 = 87,

653 
SAI2_IRQn
 = 91,

654 
QUADSPI_IRQn
 = 92,

655 
CEC_IRQn
 = 93,

656 
SPDIF_RX_IRQn
 = 94,

657 
FMPI2C1_EV_IRQn
 = 95,

658 
FMPI2C1_ER_IRQn
 = 96

660 } 
	tIRQn_Ty
;

666 
	~"ce_cm4.h
"

667 
	~"syem_m32f4xx.h
"

668 
	~<dt.h
>

674 
t32_t
 
	ts32
;

675 
t16_t
 
	ts16
;

676 
t8_t
 
	ts8
;

678 cڡ 
	tt32_t
 
	tsc32
;

679 cڡ 
	tt16_t
 
	tsc16
;

680 cڡ 
	tt8_t
 
	tsc8
;

682 
__IO
 
	tt32_t
 
	tvs32
;

683 
__IO
 
	tt16_t
 
	tvs16
;

684 
__IO
 
	tt8_t
 
	tvs8
;

686 
__I
 
	tt32_t
 
	tvsc32
;

687 
__I
 
	tt16_t
 
	tvsc16
;

688 
__I
 
	tt8_t
 
	tvsc8
;

690 
ut32_t
 
	tu32
;

691 
ut16_t
 
	tu16
;

692 
ut8_t
 
	tu8
;

694 cڡ 
	tut32_t
 
	tuc32
;

695 cڡ 
	tut16_t
 
	tuc16
;

696 cڡ 
	tut8_t
 
	tuc8
;

698 
__IO
 
	tut32_t
 
	tvu32
;

699 
__IO
 
	tut16_t
 
	tvu16
;

700 
__IO
 
	tut8_t
 
	tvu8
;

702 
__I
 
	tut32_t
 
	tvuc32
;

703 
__I
 
	tut16_t
 
	tvuc16
;

704 
__I
 
	tut8_t
 
	tvuc8
;

706 um {
RESET
 = 0, 
SET
 = !RESET} 
	tFgStus
, 
	tITStus
;

708 um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFuniڮS
;

709 
	#IS_FUNCTIONAL_STATE
(
STATE
(((STATE=
DISABLE
|| ((STATE=
ENABLE
))

	)

711 um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tEStus
;

727 
__IO
 
ut32_t
 
SR
;

728 
__IO
 
ut32_t
 
CR1
;

729 
__IO
 
ut32_t
 
CR2
;

730 
__IO
 
ut32_t
 
SMPR1
;

731 
__IO
 
ut32_t
 
SMPR2
;

732 
__IO
 
ut32_t
 
JOFR1
;

733 
__IO
 
ut32_t
 
JOFR2
;

734 
__IO
 
ut32_t
 
JOFR3
;

735 
__IO
 
ut32_t
 
JOFR4
;

736 
__IO
 
ut32_t
 
HTR
;

737 
__IO
 
ut32_t
 
LTR
;

738 
__IO
 
ut32_t
 
SQR1
;

739 
__IO
 
ut32_t
 
SQR2
;

740 
__IO
 
ut32_t
 
SQR3
;

741 
__IO
 
ut32_t
 
JSQR
;

742 
__IO
 
ut32_t
 
JDR1
;

743 
__IO
 
ut32_t
 
JDR2
;

744 
__IO
 
ut32_t
 
JDR3
;

745 
__IO
 
ut32_t
 
JDR4
;

746 
__IO
 
ut32_t
 
DR
;

747 } 
	tADC_TyDef
;

751 
__IO
 
ut32_t
 
CSR
;

752 
__IO
 
ut32_t
 
CCR
;

753 
__IO
 
ut32_t
 
CDR
;

755 } 
	tADC_Comm_TyDef
;

764 
__IO
 
ut32_t
 
TIR
;

765 
__IO
 
ut32_t
 
TDTR
;

766 
__IO
 
ut32_t
 
TDLR
;

767 
__IO
 
ut32_t
 
TDHR
;

768 } 
	tCAN_TxMaBox_TyDef
;

776 
__IO
 
ut32_t
 
RIR
;

777 
__IO
 
ut32_t
 
RDTR
;

778 
__IO
 
ut32_t
 
RDLR
;

779 
__IO
 
ut32_t
 
RDHR
;

780 } 
	tCAN_FIFOMaBox_TyDef
;

788 
__IO
 
ut32_t
 
FR1
;

789 
__IO
 
ut32_t
 
FR2
;

790 } 
	tCAN_FrRegi_TyDef
;

798 
__IO
 
ut32_t
 
MCR
;

799 
__IO
 
ut32_t
 
MSR
;

800 
__IO
 
ut32_t
 
TSR
;

801 
__IO
 
ut32_t
 
RF0R
;

802 
__IO
 
ut32_t
 
RF1R
;

803 
__IO
 
ut32_t
 
IER
;

804 
__IO
 
ut32_t
 
ESR
;

805 
__IO
 
ut32_t
 
BTR
;

806 
ut32_t
 
RESERVED0
[88];

807 
CAN_TxMaBox_TyDef
 
sTxMaBox
[3];

808 
CAN_FIFOMaBox_TyDef
 
sFIFOMaBox
[2];

809 
ut32_t
 
RESERVED1
[12];

810 
__IO
 
ut32_t
 
FMR
;

811 
__IO
 
ut32_t
 
FM1R
;

812 
ut32_t
 
RESERVED2
;

813 
__IO
 
ut32_t
 
FS1R
;

814 
ut32_t
 
RESERVED3
;

815 
__IO
 
ut32_t
 
FFA1R
;

816 
ut32_t
 
RESERVED4
;

817 
__IO
 
ut32_t
 
FA1R
;

818 
ut32_t
 
RESERVED5
[8];

819 
CAN_FrRegi_TyDef
 
sFrRegi
[28];

820 } 
	tCAN_TyDef
;

822 #i
	`defed
(
STM32F446xx
)

828 
__IO
 
ut32_t
 
CR
;

829 
__IO
 
ut32_t
 
CFGR
;

830 
__IO
 
ut32_t
 
TXDR
;

831 
__IO
 
ut32_t
 
RXDR
;

832 
__IO
 
ut32_t
 
ISR
;

833 
__IO
 
ut32_t
 
IER
;

834 }
	tCEC_TyDef
;

843 
__IO
 
ut32_t
 
DR
;

844 
__IO
 
ut8_t
 
IDR
;

845 
ut8_t
 
RESERVED0
;

846 
ut16_t
 
RESERVED1
;

847 
__IO
 
ut32_t
 
CR
;

848 } 
	tCRC_TyDef
;

856 
__IO
 
ut32_t
 
CR
;

857 
__IO
 
ut32_t
 
SWTRIGR
;

858 
__IO
 
ut32_t
 
DHR12R1
;

859 
__IO
 
ut32_t
 
DHR12L1
;

860 
__IO
 
ut32_t
 
DHR8R1
;

861 
__IO
 
ut32_t
 
DHR12R2
;

862 
__IO
 
ut32_t
 
DHR12L2
;

863 
__IO
 
ut32_t
 
DHR8R2
;

864 
__IO
 
ut32_t
 
DHR12RD
;

865 
__IO
 
ut32_t
 
DHR12LD
;

866 
__IO
 
ut32_t
 
DHR8RD
;

867 
__IO
 
ut32_t
 
DOR1
;

868 
__IO
 
ut32_t
 
DOR2
;

869 
__IO
 
ut32_t
 
SR
;

870 } 
	tDAC_TyDef
;

878 
__IO
 
ut32_t
 
IDCODE
;

879 
__IO
 
ut32_t
 
CR
;

880 
__IO
 
ut32_t
 
APB1FZ
;

881 
__IO
 
ut32_t
 
APB2FZ
;

882 }
	tDBGMCU_TyDef
;

890 
__IO
 
ut32_t
 
CR
;

891 
__IO
 
ut32_t
 
SR
;

892 
__IO
 
ut32_t
 
RISR
;

893 
__IO
 
ut32_t
 
IER
;

894 
__IO
 
ut32_t
 
MISR
;

895 
__IO
 
ut32_t
 
ICR
;

896 
__IO
 
ut32_t
 
ESCR
;

897 
__IO
 
ut32_t
 
ESUR
;

898 
__IO
 
ut32_t
 
CWSTRTR
;

899 
__IO
 
ut32_t
 
CWSIZER
;

900 
__IO
 
ut32_t
 
DR
;

901 } 
	tDCMI_TyDef
;

909 
__IO
 
ut32_t
 
CR
;

910 
__IO
 
ut32_t
 
NDTR
;

911 
__IO
 
ut32_t
 
PAR
;

912 
__IO
 
ut32_t
 
M0AR
;

913 
__IO
 
ut32_t
 
M1AR
;

914 
__IO
 
ut32_t
 
FCR
;

915 } 
	tDMA_Sm_TyDef
;

919 
__IO
 
ut32_t
 
LISR
;

920 
__IO
 
ut32_t
 
HISR
;

921 
__IO
 
ut32_t
 
LIFCR
;

922 
__IO
 
ut32_t
 
HIFCR
;

923 } 
	tDMA_TyDef
;

931 
__IO
 
ut32_t
 
CR
;

932 
__IO
 
ut32_t
 
ISR
;

933 
__IO
 
ut32_t
 
IFCR
;

934 
__IO
 
ut32_t
 
FGMAR
;

935 
__IO
 
ut32_t
 
FGOR
;

936 
__IO
 
ut32_t
 
BGMAR
;

937 
__IO
 
ut32_t
 
BGOR
;

938 
__IO
 
ut32_t
 
FGPFCCR
;

939 
__IO
 
ut32_t
 
FGCOLR
;

940 
__IO
 
ut32_t
 
BGPFCCR
;

941 
__IO
 
ut32_t
 
BGCOLR
;

942 
__IO
 
ut32_t
 
FGCMAR
;

943 
__IO
 
ut32_t
 
BGCMAR
;

944 
__IO
 
ut32_t
 
OPFCCR
;

945 
__IO
 
ut32_t
 
OCOLR
;

946 
__IO
 
ut32_t
 
OMAR
;

947 
__IO
 
ut32_t
 
OOR
;

948 
__IO
 
ut32_t
 
NLR
;

949 
__IO
 
ut32_t
 
LWR
;

950 
__IO
 
ut32_t
 
AMTCR
;

951 
ut32_t
 
RESERVED
[236];

952 
__IO
 
ut32_t
 
FGCLUT
[256];

953 
__IO
 
ut32_t
 
BGCLUT
[256];

954 } 
	tDMA2D_TyDef
;

956 #i
	`defed
(
STM32F469_479xx
)

963 
__IO
 
ut32_t
 
VR
;

964 
__IO
 
ut32_t
 
CR
;

965 
__IO
 
ut32_t
 
CCR
;

966 
__IO
 
ut32_t
 
LVCIDR
;

967 
__IO
 
ut32_t
 
LCOLCR
;

968 
__IO
 
ut32_t
 
LPCR
;

969 
__IO
 
ut32_t
 
LPMCR
;

970 
ut32_t
 
RESERVED0
[4];

971 
__IO
 
ut32_t
 
PCR
;

972 
__IO
 
ut32_t
 
GVCIDR
;

973 
__IO
 
ut32_t
 
MCR
;

974 
__IO
 
ut32_t
 
VMCR
;

975 
__IO
 
ut32_t
 
VPCR
;

976 
__IO
 
ut32_t
 
VCCR
;

977 
__IO
 
ut32_t
 
VNPCR
;

978 
__IO
 
ut32_t
 
VHSACR
;

979 
__IO
 
ut32_t
 
VHBPCR
;

980 
__IO
 
ut32_t
 
VLCR
;

981 
__IO
 
ut32_t
 
VVSACR
;

982 
__IO
 
ut32_t
 
VVBPCR
;

983 
__IO
 
ut32_t
 
VVFPCR
;

984 
__IO
 
ut32_t
 
VVACR
;

985 
__IO
 
ut32_t
 
LCCR
;

986 
__IO
 
ut32_t
 
CMCR
;

987 
__IO
 
ut32_t
 
GHCR
;

988 
__IO
 
ut32_t
 
GPDR
;

989 
__IO
 
ut32_t
 
GPSR
;

990 
__IO
 
ut32_t
 
TCCR
[6];

991 
__IO
 
ut32_t
 
TDCR
;

992 
__IO
 
ut32_t
 
CLCR
;

993 
__IO
 
ut32_t
 
CLTCR
;

994 
__IO
 
ut32_t
 
DLTCR
;

995 
__IO
 
ut32_t
 
PCTLR
;

996 
__IO
 
ut32_t
 
PCONFR
;

997 
__IO
 
ut32_t
 
PUCR
;

998 
__IO
 
ut32_t
 
PTTCR
;

999 
__IO
 
ut32_t
 
PSR
;

1000 
ut32_t
 
RESERVED1
[2];

1001 
__IO
 
ut32_t
 
ISR
[2];

1002 
__IO
 
ut32_t
 
IER
[2];

1003 
ut32_t
 
RESERVED2
[3];

1004 
__IO
 
ut32_t
 
FIR
[2];

1005 
ut32_t
 
RESERVED3
[8];

1006 
__IO
 
ut32_t
 
VSCR
;

1007 
ut32_t
 
RESERVED4
[2];

1008 
__IO
 
ut32_t
 
LCVCIDR
;

1009 
__IO
 
ut32_t
 
LCCCR
;

1010 
ut32_t
 
RESERVED5
;

1011 
__IO
 
ut32_t
 
LPMCCR
;

1012 
ut32_t
 
RESERVED6
[7];

1013 
__IO
 
ut32_t
 
VMCCR
;

1014 
__IO
 
ut32_t
 
VPCCR
;

1015 
__IO
 
ut32_t
 
VCCCR
;

1016 
__IO
 
ut32_t
 
VNPCCR
;

1017 
__IO
 
ut32_t
 
VHSACCR
;

1018 
__IO
 
ut32_t
 
VHBPCCR
;

1019 
__IO
 
ut32_t
 
VLCCR
;

1020 
__IO
 
ut32_t
 
VVSACCR
;

1021 
__IO
 
ut32_t
 
VVBPCCR
;

1022 
__IO
 
ut32_t
 
VVFPCCR
;

1023 
__IO
 
ut32_t
 
VVACCR
;

1024 
ut32_t
 
RESERVED7
[11];

1025 
__IO
 
ut32_t
 
TDCCR
;

1026 
ut32_t
 
RESERVED8
[155];

1027 
__IO
 
ut32_t
 
WCFGR
;

1028 
__IO
 
ut32_t
 
WCR
;

1029 
__IO
 
ut32_t
 
WIER
;

1030 
__IO
 
ut32_t
 
WISR
;

1031 
__IO
 
ut32_t
 
WIFCR
;

1032 
ut32_t
 
RESERVED9
;

1033 
__IO
 
ut32_t
 
WPCR
[5];

1034 
ut32_t
 
RESERVED10
;

1035 
__IO
 
ut32_t
 
WRPCR
;

1036 } 
	tDSI_TyDef
;

1045 
__IO
 
ut32_t
 
MACCR
;

1046 
__IO
 
ut32_t
 
MACFFR
;

1047 
__IO
 
ut32_t
 
MACHTHR
;

1048 
__IO
 
ut32_t
 
MACHTLR
;

1049 
__IO
 
ut32_t
 
MACMIIAR
;

1050 
__IO
 
ut32_t
 
MACMIIDR
;

1051 
__IO
 
ut32_t
 
MACFCR
;

1052 
__IO
 
ut32_t
 
MACVLANTR
;

1053 
ut32_t
 
RESERVED0
[2];

1054 
__IO
 
ut32_t
 
MACRWUFFR
;

1055 
__IO
 
ut32_t
 
MACPMTCSR
;

1056 
ut32_t
 
RESERVED1
[2];

1057 
__IO
 
ut32_t
 
MACSR
;

1058 
__IO
 
ut32_t
 
MACIMR
;

1059 
__IO
 
ut32_t
 
MACA0HR
;

1060 
__IO
 
ut32_t
 
MACA0LR
;

1061 
__IO
 
ut32_t
 
MACA1HR
;

1062 
__IO
 
ut32_t
 
MACA1LR
;

1063 
__IO
 
ut32_t
 
MACA2HR
;

1064 
__IO
 
ut32_t
 
MACA2LR
;

1065 
__IO
 
ut32_t
 
MACA3HR
;

1066 
__IO
 
ut32_t
 
MACA3LR
;

1067 
ut32_t
 
RESERVED2
[40];

1068 
__IO
 
ut32_t
 
MMCCR
;

1069 
__IO
 
ut32_t
 
MMCRIR
;

1070 
__IO
 
ut32_t
 
MMCTIR
;

1071 
__IO
 
ut32_t
 
MMCRIMR
;

1072 
__IO
 
ut32_t
 
MMCTIMR
;

1073 
ut32_t
 
RESERVED3
[14];

1074 
__IO
 
ut32_t
 
MMCTGFSCCR
;

1075 
__IO
 
ut32_t
 
MMCTGFMSCCR
;

1076 
ut32_t
 
RESERVED4
[5];

1077 
__IO
 
ut32_t
 
MMCTGFCR
;

1078 
ut32_t
 
RESERVED5
[10];

1079 
__IO
 
ut32_t
 
MMCRFCECR
;

1080 
__IO
 
ut32_t
 
MMCRFAECR
;

1081 
ut32_t
 
RESERVED6
[10];

1082 
__IO
 
ut32_t
 
MMCRGUFCR
;

1083 
ut32_t
 
RESERVED7
[334];

1084 
__IO
 
ut32_t
 
PTPTSCR
;

1085 
__IO
 
ut32_t
 
PTPSSIR
;

1086 
__IO
 
ut32_t
 
PTPTSHR
;

1087 
__IO
 
ut32_t
 
PTPTSLR
;

1088 
__IO
 
ut32_t
 
PTPTSHUR
;

1089 
__IO
 
ut32_t
 
PTPTSLUR
;

1090 
__IO
 
ut32_t
 
PTPTSAR
;

1091 
__IO
 
ut32_t
 
PTPTTHR
;

1092 
__IO
 
ut32_t
 
PTPTTLR
;

1093 
__IO
 
ut32_t
 
RESERVED8
;

1094 
__IO
 
ut32_t
 
PTPTSSR
;

1095 
ut32_t
 
RESERVED9
[565];

1096 
__IO
 
ut32_t
 
DMABMR
;

1097 
__IO
 
ut32_t
 
DMATPDR
;

1098 
__IO
 
ut32_t
 
DMARPDR
;

1099 
__IO
 
ut32_t
 
DMARDLAR
;

1100 
__IO
 
ut32_t
 
DMATDLAR
;

1101 
__IO
 
ut32_t
 
DMASR
;

1102 
__IO
 
ut32_t
 
DMAOMR
;

1103 
__IO
 
ut32_t
 
DMAIER
;

1104 
__IO
 
ut32_t
 
DMAMFBOCR
;

1105 
__IO
 
ut32_t
 
DMARSWTR
;

1106 
ut32_t
 
RESERVED10
[8];

1107 
__IO
 
ut32_t
 
DMACHTDR
;

1108 
__IO
 
ut32_t
 
DMACHRDR
;

1109 
__IO
 
ut32_t
 
DMACHTBAR
;

1110 
__IO
 
ut32_t
 
DMACHRBAR
;

1111 } 
	tETH_TyDef
;

1119 
__IO
 
ut32_t
 
IMR
;

1120 
__IO
 
ut32_t
 
EMR
;

1121 
__IO
 
ut32_t
 
RTSR
;

1122 
__IO
 
ut32_t
 
FTSR
;

1123 
__IO
 
ut32_t
 
SWIER
;

1124 
__IO
 
ut32_t
 
PR
;

1125 } 
	tEXTI_TyDef
;

1133 
__IO
 
ut32_t
 
ACR
;

1134 
__IO
 
ut32_t
 
KEYR
;

1135 
__IO
 
ut32_t
 
OPTKEYR
;

1136 
__IO
 
ut32_t
 
SR
;

1137 
__IO
 
ut32_t
 
CR
;

1138 
__IO
 
ut32_t
 
OPTCR
;

1139 
__IO
 
ut32_t
 
OPTCR1
;

1140 } 
	tFLASH_TyDef
;

1142 #i
	`defed
(
STM32F40_41xxx
)

1149 
__IO
 
ut32_t
 
BTCR
[8];

1150 } 
	tFSMC_Bk1_TyDef
;

1158 
__IO
 
ut32_t
 
BWTR
[7];

1159 } 
	tFSMC_Bk1E_TyDef
;

1167 
__IO
 
ut32_t
 
PCR2
;

1168 
__IO
 
ut32_t
 
SR2
;

1169 
__IO
 
ut32_t
 
PMEM2
;

1170 
__IO
 
ut32_t
 
PATT2
;

1171 
ut32_t
 
RESERVED0
;

1172 
__IO
 
ut32_t
 
ECCR2
;

1173 } 
	tFSMC_Bk2_TyDef
;

1181 
__IO
 
ut32_t
 
PCR3
;

1182 
__IO
 
ut32_t
 
SR3
;

1183 
__IO
 
ut32_t
 
PMEM3
;

1184 
__IO
 
ut32_t
 
PATT3
;

1185 
ut32_t
 
RESERVED0
;

1186 
__IO
 
ut32_t
 
ECCR3
;

1187 } 
	tFSMC_Bk3_TyDef
;

1195 
__IO
 
ut32_t
 
PCR4
;

1196 
__IO
 
ut32_t
 
SR4
;

1197 
__IO
 
ut32_t
 
PMEM4
;

1198 
__IO
 
ut32_t
 
PATT4
;

1199 
__IO
 
ut32_t
 
PIO4
;

1200 } 
	tFSMC_Bk4_TyDef
;

1203 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1210 
__IO
 
ut32_t
 
BTCR
[8];

1211 } 
	tFMC_Bk1_TyDef
;

1219 
__IO
 
ut32_t
 
BWTR
[7];

1220 } 
	tFMC_Bk1E_TyDef
;

1228 
__IO
 
ut32_t
 
PCR2
;

1229 
__IO
 
ut32_t
 
SR2
;

1230 
__IO
 
ut32_t
 
PMEM2
;

1231 
__IO
 
ut32_t
 
PATT2
;

1232 
ut32_t
 
RESERVED0
;

1233 
__IO
 
ut32_t
 
ECCR2
;

1234 } 
	tFMC_Bk2_TyDef
;

1242 
__IO
 
ut32_t
 
PCR3
;

1243 
__IO
 
ut32_t
 
SR3
;

1244 
__IO
 
ut32_t
 
PMEM3
;

1245 
__IO
 
ut32_t
 
PATT3
;

1246 
ut32_t
 
RESERVED0
;

1247 
__IO
 
ut32_t
 
ECCR3
;

1248 } 
	tFMC_Bk3_TyDef
;

1256 
__IO
 
ut32_t
 
PCR4
;

1257 
__IO
 
ut32_t
 
SR4
;

1258 
__IO
 
ut32_t
 
PMEM4
;

1259 
__IO
 
ut32_t
 
PATT4
;

1260 
__IO
 
ut32_t
 
PIO4
;

1261 } 
	tFMC_Bk4_TyDef
;

1269 
__IO
 
ut32_t
 
SDCR
[2];

1270 
__IO
 
ut32_t
 
SDTR
[2];

1271 
__IO
 
ut32_t
 
SDCMR
;

1272 
__IO
 
ut32_t
 
SDRTR
;

1273 
__IO
 
ut32_t
 
SDSR
;

1274 } 
	tFMC_Bk5_6_TyDef
;

1283 
__IO
 
ut32_t
 
MODER
;

1284 
__IO
 
ut32_t
 
OTYPER
;

1285 
__IO
 
ut32_t
 
OSPEEDR
;

1286 
__IO
 
ut32_t
 
PUPDR
;

1287 
__IO
 
ut32_t
 
IDR
;

1288 
__IO
 
ut32_t
 
ODR
;

1289 
__IO
 
ut16_t
 
BSRRL
;

1290 
__IO
 
ut16_t
 
BSRRH
;

1291 
__IO
 
ut32_t
 
LCKR
;

1292 
__IO
 
ut32_t
 
AFR
[2];

1293 } 
	tGPIO_TyDef
;

1301 
__IO
 
ut32_t
 
MEMRMP
;

1302 
__IO
 
ut32_t
 
PMC
;

1303 
__IO
 
ut32_t
 
EXTICR
[4];

1304 #i
	`defed
 (
STM32F410xx
)

1305 
ut32_t
 
RESERVED
;

1306 
ut32_t
 
CFGR2
;

1307 
__IO
 
ut32_t
 
CMPCR
;

1308 
ut32_t
 
RESERVED1
[2];

1309 
__IO
 
ut32_t
 
CFGR
;

1311 
ut32_t
 
RESERVED
[2];

1312 
__IO
 
ut32_t
 
CMPCR
;

1314 } 
	tSYSCFG_TyDef
;

1322 
__IO
 
ut16_t
 
CR1
;

1323 
ut16_t
 
RESERVED0
;

1324 
__IO
 
ut16_t
 
CR2
;

1325 
ut16_t
 
RESERVED1
;

1326 
__IO
 
ut16_t
 
OAR1
;

1327 
ut16_t
 
RESERVED2
;

1328 
__IO
 
ut16_t
 
OAR2
;

1329 
ut16_t
 
RESERVED3
;

1330 
__IO
 
ut16_t
 
DR
;

1331 
ut16_t
 
RESERVED4
;

1332 
__IO
 
ut16_t
 
SR1
;

1333 
ut16_t
 
RESERVED5
;

1334 
__IO
 
ut16_t
 
SR2
;

1335 
ut16_t
 
RESERVED6
;

1336 
__IO
 
ut16_t
 
CCR
;

1337 
ut16_t
 
RESERVED7
;

1338 
__IO
 
ut16_t
 
TRISE
;

1339 
ut16_t
 
RESERVED8
;

1340 
__IO
 
ut16_t
 
FLTR
;

1341 
ut16_t
 
RESERVED9
;

1342 } 
	tI2C_TyDef
;

1344 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

1351 
__IO
 
ut32_t
 
CR1
;

1352 
__IO
 
ut32_t
 
CR2
;

1353 
__IO
 
ut32_t
 
OAR1
;

1354 
__IO
 
ut32_t
 
OAR2
;

1355 
__IO
 
ut32_t
 
TIMINGR
;

1356 
__IO
 
ut32_t
 
TIMEOUTR
;

1357 
__IO
 
ut32_t
 
ISR
;

1358 
__IO
 
ut32_t
 
ICR
;

1359 
__IO
 
ut32_t
 
PECR
;

1360 
__IO
 
ut32_t
 
RXDR
;

1361 
__IO
 
ut32_t
 
TXDR
;

1362 }
	tFMPI2C_TyDef
;

1371 
__IO
 
ut32_t
 
KR
;

1372 
__IO
 
ut32_t
 
PR
;

1373 
__IO
 
ut32_t
 
RLR
;

1374 
__IO
 
ut32_t
 
SR
;

1375 } 
	tIWDG_TyDef
;

1383 
ut32_t
 
RESERVED0
[2];

1384 
__IO
 
ut32_t
 
SSCR
;

1385 
__IO
 
ut32_t
 
BPCR
;

1386 
__IO
 
ut32_t
 
AWCR
;

1387 
__IO
 
ut32_t
 
TWCR
;

1388 
__IO
 
ut32_t
 
GCR
;

1389 
ut32_t
 
RESERVED1
[2];

1390 
__IO
 
ut32_t
 
SRCR
;

1391 
ut32_t
 
RESERVED2
[1];

1392 
__IO
 
ut32_t
 
BCCR
;

1393 
ut32_t
 
RESERVED3
[1];

1394 
__IO
 
ut32_t
 
IER
;

1395 
__IO
 
ut32_t
 
ISR
;

1396 
__IO
 
ut32_t
 
ICR
;

1397 
__IO
 
ut32_t
 
LIPCR
;

1398 
__IO
 
ut32_t
 
CPSR
;

1399 
__IO
 
ut32_t
 
CDSR
;

1400 } 
	tLTDC_TyDef
;

1408 
__IO
 
ut32_t
 
CR
;

1409 
__IO
 
ut32_t
 
WHPCR
;

1410 
__IO
 
ut32_t
 
WVPCR
;

1411 
__IO
 
ut32_t
 
CKCR
;

1412 
__IO
 
ut32_t
 
PFCR
;

1413 
__IO
 
ut32_t
 
CACR
;

1414 
__IO
 
ut32_t
 
DCCR
;

1415 
__IO
 
ut32_t
 
BFCR
;

1416 
ut32_t
 
RESERVED0
[2];

1417 
__IO
 
ut32_t
 
CFBAR
;

1418 
__IO
 
ut32_t
 
CFBLR
;

1419 
__IO
 
ut32_t
 
CFBLNR
;

1420 
ut32_t
 
RESERVED1
[3];

1421 
__IO
 
ut32_t
 
CLUTWR
;

1423 } 
	tLTDC_Lay_TyDef
;

1431 
__IO
 
ut32_t
 
CR
;

1432 
__IO
 
ut32_t
 
CSR
;

1433 } 
	tPWR_TyDef
;

1441 
__IO
 
ut32_t
 
CR
;

1442 
__IO
 
ut32_t
 
PLLCFGR
;

1443 
__IO
 
ut32_t
 
CFGR
;

1444 
__IO
 
ut32_t
 
CIR
;

1445 
__IO
 
ut32_t
 
AHB1RSTR
;

1446 
__IO
 
ut32_t
 
AHB2RSTR
;

1447 
__IO
 
ut32_t
 
AHB3RSTR
;

1448 
ut32_t
 
RESERVED0
;

1449 
__IO
 
ut32_t
 
APB1RSTR
;

1450 
__IO
 
ut32_t
 
APB2RSTR
;

1451 
ut32_t
 
RESERVED1
[2];

1452 
__IO
 
ut32_t
 
AHB1ENR
;

1453 
__IO
 
ut32_t
 
AHB2ENR
;

1454 
__IO
 
ut32_t
 
AHB3ENR
;

1455 
ut32_t
 
RESERVED2
;

1456 
__IO
 
ut32_t
 
APB1ENR
;

1457 
__IO
 
ut32_t
 
APB2ENR
;

1458 
ut32_t
 
RESERVED3
[2];

1459 
__IO
 
ut32_t
 
AHB1LPENR
;

1460 
__IO
 
ut32_t
 
AHB2LPENR
;

1461 
__IO
 
ut32_t
 
AHB3LPENR
;

1462 
ut32_t
 
RESERVED4
;

1463 
__IO
 
ut32_t
 
APB1LPENR
;

1464 
__IO
 
ut32_t
 
APB2LPENR
;

1465 
ut32_t
 
RESERVED5
[2];

1466 
__IO
 
ut32_t
 
BDCR
;

1467 
__IO
 
ut32_t
 
CSR
;

1468 
ut32_t
 
RESERVED6
[2];

1469 
__IO
 
ut32_t
 
SSCGR
;

1470 
__IO
 
ut32_t
 
PLLI2SCFGR
;

1471 
__IO
 
ut32_t
 
PLLSAICFGR
;

1472 
__IO
 
ut32_t
 
DCKCFGR
;

1473 
__IO
 
ut32_t
 
CKGATENR
;

1474 
__IO
 
ut32_t
 
DCKCFGR2
;

1476 } 
	tRCC_TyDef
;

1484 
__IO
 
ut32_t
 
TR
;

1485 
__IO
 
ut32_t
 
DR
;

1486 
__IO
 
ut32_t
 
CR
;

1487 
__IO
 
ut32_t
 
ISR
;

1488 
__IO
 
ut32_t
 
PRER
;

1489 
__IO
 
ut32_t
 
WUTR
;

1490 
__IO
 
ut32_t
 
CALIBR
;

1491 
__IO
 
ut32_t
 
ALRMAR
;

1492 
__IO
 
ut32_t
 
ALRMBR
;

1493 
__IO
 
ut32_t
 
WPR
;

1494 
__IO
 
ut32_t
 
SSR
;

1495 
__IO
 
ut32_t
 
SHIFTR
;

1496 
__IO
 
ut32_t
 
TSTR
;

1497 
__IO
 
ut32_t
 
TSDR
;

1498 
__IO
 
ut32_t
 
TSSSR
;

1499 
__IO
 
ut32_t
 
CALR
;

1500 
__IO
 
ut32_t
 
TAFCR
;

1501 
__IO
 
ut32_t
 
ALRMASSR
;

1502 
__IO
 
ut32_t
 
ALRMBSSR
;

1503 
ut32_t
 
RESERVED7
;

1504 
__IO
 
ut32_t
 
BKP0R
;

1505 
__IO
 
ut32_t
 
BKP1R
;

1506 
__IO
 
ut32_t
 
BKP2R
;

1507 
__IO
 
ut32_t
 
BKP3R
;

1508 
__IO
 
ut32_t
 
BKP4R
;

1509 
__IO
 
ut32_t
 
BKP5R
;

1510 
__IO
 
ut32_t
 
BKP6R
;

1511 
__IO
 
ut32_t
 
BKP7R
;

1512 
__IO
 
ut32_t
 
BKP8R
;

1513 
__IO
 
ut32_t
 
BKP9R
;

1514 
__IO
 
ut32_t
 
BKP10R
;

1515 
__IO
 
ut32_t
 
BKP11R
;

1516 
__IO
 
ut32_t
 
BKP12R
;

1517 
__IO
 
ut32_t
 
BKP13R
;

1518 
__IO
 
ut32_t
 
BKP14R
;

1519 
__IO
 
ut32_t
 
BKP15R
;

1520 
__IO
 
ut32_t
 
BKP16R
;

1521 
__IO
 
ut32_t
 
BKP17R
;

1522 
__IO
 
ut32_t
 
BKP18R
;

1523 
__IO
 
ut32_t
 
BKP19R
;

1524 } 
	tRTC_TyDef
;

1533 
__IO
 
ut32_t
 
GCR
;

1534 } 
	tSAI_TyDef
;

1538 
__IO
 
ut32_t
 
CR1
;

1539 
__IO
 
ut32_t
 
CR2
;

1540 
__IO
 
ut32_t
 
FRCR
;

1541 
__IO
 
ut32_t
 
SLOTR
;

1542 
__IO
 
ut32_t
 
IMR
;

1543 
__IO
 
ut32_t
 
SR
;

1544 
__IO
 
ut32_t
 
CLRFR
;

1545 
__IO
 
ut32_t
 
DR
;

1546 } 
	tSAI_Block_TyDef
;

1554 
__IO
 
ut32_t
 
POWER
;

1555 
__IO
 
ut32_t
 
CLKCR
;

1556 
__IO
 
ut32_t
 
ARG
;

1557 
__IO
 
ut32_t
 
CMD
;

1558 
__I
 
ut32_t
 
RESPCMD
;

1559 
__I
 
ut32_t
 
RESP1
;

1560 
__I
 
ut32_t
 
RESP2
;

1561 
__I
 
ut32_t
 
RESP3
;

1562 
__I
 
ut32_t
 
RESP4
;

1563 
__IO
 
ut32_t
 
DTIMER
;

1564 
__IO
 
ut32_t
 
DLEN
;

1565 
__IO
 
ut32_t
 
DCTRL
;

1566 
__I
 
ut32_t
 
DCOUNT
;

1567 
__I
 
ut32_t
 
STA
;

1568 
__IO
 
ut32_t
 
ICR
;

1569 
__IO
 
ut32_t
 
MASK
;

1570 
ut32_t
 
RESERVED0
[2];

1571 
__I
 
ut32_t
 
FIFOCNT
;

1572 
ut32_t
 
RESERVED1
[13];

1573 
__IO
 
ut32_t
 
FIFO
;

1574 } 
	tSDIO_TyDef
;

1582 
__IO
 
ut16_t
 
CR1
;

1583 
ut16_t
 
RESERVED0
;

1584 
__IO
 
ut16_t
 
CR2
;

1585 
ut16_t
 
RESERVED1
;

1586 
__IO
 
ut16_t
 
SR
;

1587 
ut16_t
 
RESERVED2
;

1588 
__IO
 
ut16_t
 
DR
;

1589 
ut16_t
 
RESERVED3
;

1590 
__IO
 
ut16_t
 
CRCPR
;

1591 
ut16_t
 
RESERVED4
;

1592 
__IO
 
ut16_t
 
RXCRCR
;

1593 
ut16_t
 
RESERVED5
;

1594 
__IO
 
ut16_t
 
TXCRCR
;

1595 
ut16_t
 
RESERVED6
;

1596 
__IO
 
ut16_t
 
I2SCFGR
;

1597 
ut16_t
 
RESERVED7
;

1598 
__IO
 
ut16_t
 
I2SPR
;

1599 
ut16_t
 
RESERVED8
;

1600 } 
	tSPI_TyDef
;

1602 #i
	`defed
(
STM32F446xx
)

1608 
__IO
 
ut32_t
 
CR
;

1609 
__IO
 
ut16_t
 
IMR
;

1610 
ut16_t
 
RESERVED0
;

1611 
__IO
 
ut32_t
 
SR
;

1612 
__IO
 
ut16_t
 
IFCR
;

1613 
ut16_t
 
RESERVED1
;

1614 
__IO
 
ut32_t
 
DR
;

1615 
__IO
 
ut32_t
 
CSR
;

1616 
__IO
 
ut32_t
 
DIR
;

1617 
ut16_t
 
RESERVED2
;

1618 } 
	tSPDIFRX_TyDef
;

1621 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

1627 
__IO
 
ut32_t
 
CR
;

1628 
__IO
 
ut32_t
 
DCR
;

1629 
__IO
 
ut32_t
 
SR
;

1630 
__IO
 
ut32_t
 
FCR
;

1631 
__IO
 
ut32_t
 
DLR
;

1632 
__IO
 
ut32_t
 
CCR
;

1633 
__IO
 
ut32_t
 
AR
;

1634 
__IO
 
ut32_t
 
ABR
;

1635 
__IO
 
ut32_t
 
DR
;

1636 
__IO
 
ut32_t
 
PSMKR
;

1637 
__IO
 
ut32_t
 
PSMAR
;

1638 
__IO
 
ut32_t
 
PIR
;

1639 
__IO
 
ut32_t
 
LPTR
;

1640 } 
	tQUADSPI_TyDef
;

1643 #i
	`defed
(
STM32F446xx
)

1649 
__IO
 
ut32_t
 
CR
;

1650 
__IO
 
ut16_t
 
IMR
;

1651 
ut16_t
 
RESERVED0
;

1652 
__IO
 
ut32_t
 
SR
;

1653 
__IO
 
ut16_t
 
IFCR
;

1654 
ut16_t
 
RESERVED1
;

1655 
__IO
 
ut32_t
 
DR
;

1656 
__IO
 
ut32_t
 
CSR
;

1657 
__IO
 
ut32_t
 
DIR
;

1658 
ut16_t
 
RESERVED2
;

1659 } 
	tSPDIF_TyDef
;

1668 
__IO
 
ut16_t
 
CR1
;

1669 
ut16_t
 
RESERVED0
;

1670 
__IO
 
ut16_t
 
CR2
;

1671 
ut16_t
 
RESERVED1
;

1672 
__IO
 
ut16_t
 
SMCR
;

1673 
ut16_t
 
RESERVED2
;

1674 
__IO
 
ut16_t
 
DIER
;

1675 
ut16_t
 
RESERVED3
;

1676 
__IO
 
ut16_t
 
SR
;

1677 
ut16_t
 
RESERVED4
;

1678 
__IO
 
ut16_t
 
EGR
;

1679 
ut16_t
 
RESERVED5
;

1680 
__IO
 
ut16_t
 
CCMR1
;

1681 
ut16_t
 
RESERVED6
;

1682 
__IO
 
ut16_t
 
CCMR2
;

1683 
ut16_t
 
RESERVED7
;

1684 
__IO
 
ut16_t
 
CCER
;

1685 
ut16_t
 
RESERVED8
;

1686 
__IO
 
ut32_t
 
CNT
;

1687 
__IO
 
ut16_t
 
PSC
;

1688 
ut16_t
 
RESERVED9
;

1689 
__IO
 
ut32_t
 
ARR
;

1690 
__IO
 
ut16_t
 
RCR
;

1691 
ut16_t
 
RESERVED10
;

1692 
__IO
 
ut32_t
 
CCR1
;

1693 
__IO
 
ut32_t
 
CCR2
;

1694 
__IO
 
ut32_t
 
CCR3
;

1695 
__IO
 
ut32_t
 
CCR4
;

1696 
__IO
 
ut16_t
 
BDTR
;

1697 
ut16_t
 
RESERVED11
;

1698 
__IO
 
ut16_t
 
DCR
;

1699 
ut16_t
 
RESERVED12
;

1700 
__IO
 
ut16_t
 
DMAR
;

1701 
ut16_t
 
RESERVED13
;

1702 
__IO
 
ut16_t
 
OR
;

1703 
ut16_t
 
RESERVED14
;

1704 } 
	tTIM_TyDef
;

1712 
__IO
 
ut16_t
 
SR
;

1713 
ut16_t
 
RESERVED0
;

1714 
__IO
 
ut16_t
 
DR
;

1715 
ut16_t
 
RESERVED1
;

1716 
__IO
 
ut16_t
 
BRR
;

1717 
ut16_t
 
RESERVED2
;

1718 
__IO
 
ut16_t
 
CR1
;

1719 
ut16_t
 
RESERVED3
;

1720 
__IO
 
ut16_t
 
CR2
;

1721 
ut16_t
 
RESERVED4
;

1722 
__IO
 
ut16_t
 
CR3
;

1723 
ut16_t
 
RESERVED5
;

1724 
__IO
 
ut16_t
 
GTPR
;

1725 
ut16_t
 
RESERVED6
;

1726 } 
	tUSART_TyDef
;

1734 
__IO
 
ut32_t
 
CR
;

1735 
__IO
 
ut32_t
 
CFR
;

1736 
__IO
 
ut32_t
 
SR
;

1737 } 
	tWWDG_TyDef
;

1745 
__IO
 
ut32_t
 
CR
;

1746 
__IO
 
ut32_t
 
SR
;

1747 
__IO
 
ut32_t
 
DR
;

1748 
__IO
 
ut32_t
 
DOUT
;

1749 
__IO
 
ut32_t
 
DMACR
;

1750 
__IO
 
ut32_t
 
IMSCR
;

1751 
__IO
 
ut32_t
 
RISR
;

1752 
__IO
 
ut32_t
 
MISR
;

1753 
__IO
 
ut32_t
 
K0LR
;

1754 
__IO
 
ut32_t
 
K0RR
;

1755 
__IO
 
ut32_t
 
K1LR
;

1756 
__IO
 
ut32_t
 
K1RR
;

1757 
__IO
 
ut32_t
 
K2LR
;

1758 
__IO
 
ut32_t
 
K2RR
;

1759 
__IO
 
ut32_t
 
K3LR
;

1760 
__IO
 
ut32_t
 
K3RR
;

1761 
__IO
 
ut32_t
 
IV0LR
;

1762 
__IO
 
ut32_t
 
IV0RR
;

1763 
__IO
 
ut32_t
 
IV1LR
;

1764 
__IO
 
ut32_t
 
IV1RR
;

1765 
__IO
 
ut32_t
 
CSGCMCCM0R
;

1766 
__IO
 
ut32_t
 
CSGCMCCM1R
;

1767 
__IO
 
ut32_t
 
CSGCMCCM2R
;

1768 
__IO
 
ut32_t
 
CSGCMCCM3R
;

1769 
__IO
 
ut32_t
 
CSGCMCCM4R
;

1770 
__IO
 
ut32_t
 
CSGCMCCM5R
;

1771 
__IO
 
ut32_t
 
CSGCMCCM6R
;

1772 
__IO
 
ut32_t
 
CSGCMCCM7R
;

1773 
__IO
 
ut32_t
 
CSGCM0R
;

1774 
__IO
 
ut32_t
 
CSGCM1R
;

1775 
__IO
 
ut32_t
 
CSGCM2R
;

1776 
__IO
 
ut32_t
 
CSGCM3R
;

1777 
__IO
 
ut32_t
 
CSGCM4R
;

1778 
__IO
 
ut32_t
 
CSGCM5R
;

1779 
__IO
 
ut32_t
 
CSGCM6R
;

1780 
__IO
 
ut32_t
 
CSGCM7R
;

1781 } 
	tCRYP_TyDef
;

1789 
__IO
 
ut32_t
 
CR
;

1790 
__IO
 
ut32_t
 
DIN
;

1791 
__IO
 
ut32_t
 
STR
;

1792 
__IO
 
ut32_t
 
HR
[5];

1793 
__IO
 
ut32_t
 
IMR
;

1794 
__IO
 
ut32_t
 
SR
;

1795 
ut32_t
 
RESERVED
[52];

1796 
__IO
 
ut32_t
 
CSR
[54];

1797 } 
	tHASH_TyDef
;

1805 
__IO
 
ut32_t
 
HR
[8];

1806 } 
	tHASH_DIGEST_TyDef
;

1814 
__IO
 
ut32_t
 
CR
;

1815 
__IO
 
ut32_t
 
SR
;

1816 
__IO
 
ut32_t
 
DR
;

1817 } 
	tRNG_TyDef
;

1819 #i
	`defed
(
STM32F410xx
)

1825 
__IO
 
ut32_t
 
ISR
;

1826 
__IO
 
ut32_t
 
ICR
;

1827 
__IO
 
ut32_t
 
IER
;

1828 
__IO
 
ut32_t
 
CFGR
;

1829 
__IO
 
ut32_t
 
CR
;

1830 
__IO
 
ut32_t
 
CMP
;

1831 
__IO
 
ut32_t
 
ARR
;

1832 
__IO
 
ut32_t
 
CNT
;

1833 
__IO
 
ut32_t
 
OR
;

1834 } 
	tLPTIM_TyDef
;

1843 
	#FLASH_BASE
 ((
ut32_t
)0x08000000

	)

1844 
	#CCMDATARAM_BASE
 ((
ut32_t
)0x10000000

	)

1845 
	#SRAM1_BASE
 ((
ut32_t
)0x20000000

	)

1846 
	#SRAM2_BASE
 ((
ut32_t
)0x2001C000

	)

1847 
	#SRAM3_BASE
 ((
ut32_t
)0x20020000

	)

1848 
	#PERIPH_BASE
 ((
ut32_t
)0x40000000

	)

1849 
	#BKPSRAM_BASE
 ((
ut32_t
)0x40024000

	)

1851 #i
	`defed
(
STM32F40_41xxx
)

1852 
	#FSMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1855 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1856 
	#FMC_R_BASE
 ((
ut32_t
)0xA0000000

	)

1859 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

1860 
	#QSPI_R_BASE
 ((
ut32_t
)0xA0001000

	)

1863 
	#CCMDATARAM_BB_BASE
 ((
ut32_t
)0x12000000

	)

1864 
	#SRAM1_BB_BASE
 ((
ut32_t
)0x22000000

	)

1865 
	#SRAM2_BB_BASE
 ((
ut32_t
)0x2201C000

	)

1866 
	#SRAM3_BB_BASE
 ((
ut32_t
)0x22400000

	)

1867 
	#PERIPH_BB_BASE
 ((
ut32_t
)0x42000000

	)

1868 
	#BKPSRAM_BB_BASE
 ((
ut32_t
)0x42024000

	)

1871 
	#SRAM_BASE
 
SRAM1_BASE


	)

1872 
	#SRAM_BB_BASE
 
SRAM1_BB_BASE


	)

1876 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1877 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x00010000)

	)

1878 
	#AHB1PERIPH_BASE
 (
PERIPH_BASE
 + 0x00020000)

	)

1879 
	#AHB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000000)

	)

1882 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1883 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1884 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1885 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1886 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1887 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1888 #i
	`defed
(
STM32F410xx
)

1889 
	#LPTIM1_BASE
 (
APB1PERIPH_BASE
 + 0x2400)

	)

1891 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1892 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1893 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1894 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1895 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1896 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1897 
	#I2S2ext_BASE
 (
APB1PERIPH_BASE
 + 0x3400)

	)

1898 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1899 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1900 #i
	`defed
(
STM32F446xx
)

1901 
	#SPDIFRX_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1903 
	#I2S3ext_BASE
 (
APB1PERIPH_BASE
 + 0x4000)

	)

1904 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1905 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1906 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1907 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1908 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1909 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1910 
	#I2C3_BASE
 (
APB1PERIPH_BASE
 + 0x5C00)

	)

1911 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

1912 
	#FMPI2C1_BASE
 (
APB1PERIPH_BASE
 + 0x6000)

	)

1914 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1915 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1916 #i
	`defed
(
STM32F446xx
)

1917 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1919 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1920 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1921 
	#UART7_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1922 
	#UART8_BASE
 (
APB1PERIPH_BASE
 + 0x7C00)

	)

1925 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1926 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1927 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1928 
	#USART6_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1929 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1930 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2100)

	)

1931 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x2200)

	)

1932 
	#ADC_BASE
 (
APB2PERIPH_BASE
 + 0x2300)

	)

1933 
	#SDIO_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1934 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1935 
	#SPI4_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1936 
	#SYSCFG_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1937 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1938 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1939 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1940 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1941 
	#SPI5_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1942 
	#SPI6_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1943 
	#SAI1_BASE
 (
APB2PERIPH_BASE
 + 0x5800)

	)

1944 
	#SAI1_Block_A_BASE
 (
SAI1_BASE
 + 0x004)

	)

1945 
	#SAI1_Block_B_BASE
 (
SAI1_BASE
 + 0x024)

	)

1946 #i
	`defed
(
STM32F446xx
)

1947 
	#SAI2_BASE
 (
APB2PERIPH_BASE
 + 0x5C00)

	)

1948 
	#SAI2_Block_A_BASE
 (
SAI2_BASE
 + 0x004)

	)

1949 
	#SAI2_Block_B_BASE
 (
SAI2_BASE
 + 0x024)

	)

1951 
	#LTDC_BASE
 (
APB2PERIPH_BASE
 + 0x6800)

	)

1952 
	#LTDC_Lay1_BASE
 (
LTDC_BASE
 + 0x84)

	)

1953 
	#LTDC_Lay2_BASE
 (
LTDC_BASE
 + 0x104)

	)

1954 #i
	`defed
(
STM32F469_479xx
)

1955 
	#DSI_BASE
 (
APB2PERIPH_BASE
 + 0x6C00)

	)

1959 
	#GPIOA_BASE
 (
AHB1PERIPH_BASE
 + 0x0000)

	)

1960 
	#GPIOB_BASE
 (
AHB1PERIPH_BASE
 + 0x0400)

	)

1961 
	#GPIOC_BASE
 (
AHB1PERIPH_BASE
 + 0x0800)

	)

1962 
	#GPIOD_BASE
 (
AHB1PERIPH_BASE
 + 0x0C00)

	)

1963 
	#GPIOE_BASE
 (
AHB1PERIPH_BASE
 + 0x1000)

	)

1964 
	#GPIOF_BASE
 (
AHB1PERIPH_BASE
 + 0x1400)

	)

1965 
	#GPIOG_BASE
 (
AHB1PERIPH_BASE
 + 0x1800)

	)

1966 
	#GPIOH_BASE
 (
AHB1PERIPH_BASE
 + 0x1C00)

	)

1967 
	#GPIOI_BASE
 (
AHB1PERIPH_BASE
 + 0x2000)

	)

1968 
	#GPIOJ_BASE
 (
AHB1PERIPH_BASE
 + 0x2400)

	)

1969 
	#GPIOK_BASE
 (
AHB1PERIPH_BASE
 + 0x2800)

	)

1970 
	#CRC_BASE
 (
AHB1PERIPH_BASE
 + 0x3000)

	)

1971 
	#RCC_BASE
 (
AHB1PERIPH_BASE
 + 0x3800)

	)

1972 
	#FLASH_R_BASE
 (
AHB1PERIPH_BASE
 + 0x3C00)

	)

1973 
	#DMA1_BASE
 (
AHB1PERIPH_BASE
 + 0x6000)

	)

1974 
	#DMA1_Sm0_BASE
 (
DMA1_BASE
 + 0x010)

	)

1975 
	#DMA1_Sm1_BASE
 (
DMA1_BASE
 + 0x028)

	)

1976 
	#DMA1_Sm2_BASE
 (
DMA1_BASE
 + 0x040)

	)

1977 
	#DMA1_Sm3_BASE
 (
DMA1_BASE
 + 0x058)

	)

1978 
	#DMA1_Sm4_BASE
 (
DMA1_BASE
 + 0x070)

	)

1979 
	#DMA1_Sm5_BASE
 (
DMA1_BASE
 + 0x088)

	)

1980 
	#DMA1_Sm6_BASE
 (
DMA1_BASE
 + 0x0A0)

	)

1981 
	#DMA1_Sm7_BASE
 (
DMA1_BASE
 + 0x0B8)

	)

1982 
	#DMA2_BASE
 (
AHB1PERIPH_BASE
 + 0x6400)

	)

1983 
	#DMA2_Sm0_BASE
 (
DMA2_BASE
 + 0x010)

	)

1984 
	#DMA2_Sm1_BASE
 (
DMA2_BASE
 + 0x028)

	)

1985 
	#DMA2_Sm2_BASE
 (
DMA2_BASE
 + 0x040)

	)

1986 
	#DMA2_Sm3_BASE
 (
DMA2_BASE
 + 0x058)

	)

1987 
	#DMA2_Sm4_BASE
 (
DMA2_BASE
 + 0x070)

	)

1988 
	#DMA2_Sm5_BASE
 (
DMA2_BASE
 + 0x088)

	)

1989 
	#DMA2_Sm6_BASE
 (
DMA2_BASE
 + 0x0A0)

	)

1990 
	#DMA2_Sm7_BASE
 (
DMA2_BASE
 + 0x0B8)

	)

1991 
	#ETH_BASE
 (
AHB1PERIPH_BASE
 + 0x8000)

	)

1992 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1993 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1994 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1995 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1996 
	#DMA2D_BASE
 (
AHB1PERIPH_BASE
 + 0xB000)

	)

1999 
	#DCMI_BASE
 (
AHB2PERIPH_BASE
 + 0x50000)

	)

2000 
	#CRYP_BASE
 (
AHB2PERIPH_BASE
 + 0x60000)

	)

2001 
	#HASH_BASE
 (
AHB2PERIPH_BASE
 + 0x60400)

	)

2002 
	#HASH_DIGEST_BASE
 (
AHB2PERIPH_BASE
 + 0x60710)

	)

2003 
	#RNG_BASE
 (
AHB2PERIPH_BASE
 + 0x60800)

	)

2005 #i
	`defed
(
STM32F40_41xxx
)

2007 
	#FSMC_Bk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000)

	)

2008 
	#FSMC_Bk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104)

	)

2009 
	#FSMC_Bk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060)

	)

2010 
	#FSMC_Bk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080)

	)

2011 
	#FSMC_Bk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0)

	)

2014 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2016 
	#FMC_Bk1_R_BASE
 (
FMC_R_BASE
 + 0x0000)

	)

2017 
	#FMC_Bk1E_R_BASE
 (
FMC_R_BASE
 + 0x0104)

	)

2018 
	#FMC_Bk2_R_BASE
 (
FMC_R_BASE
 + 0x0060)

	)

2019 
	#FMC_Bk3_R_BASE
 (
FMC_R_BASE
 + 0x0080)

	)

2020 
	#FMC_Bk4_R_BASE
 (
FMC_R_BASE
 + 0x00A0)

	)

2021 
	#FMC_Bk5_6_R_BASE
 (
FMC_R_BASE
 + 0x0140)

	)

2025 
	#DBGMCU_BASE
 ((
ut32_t
 )0xE0042000)

	)

2034 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

2035 
	#QUADSPI
 ((
QUADSPI_TyDef
 *
QSPI_R_BASE
)

	)

2037 
	#TIM2
 ((
TIM_TyDef
 *
TIM2_BASE
)

	)

2038 
	#TIM3
 ((
TIM_TyDef
 *
TIM3_BASE
)

	)

2039 
	#TIM4
 ((
TIM_TyDef
 *
TIM4_BASE
)

	)

2040 
	#TIM5
 ((
TIM_TyDef
 *
TIM5_BASE
)

	)

2041 
	#TIM6
 ((
TIM_TyDef
 *
TIM6_BASE
)

	)

2042 
	#TIM7
 ((
TIM_TyDef
 *
TIM7_BASE
)

	)

2043 
	#TIM12
 ((
TIM_TyDef
 *
TIM12_BASE
)

	)

2044 
	#TIM13
 ((
TIM_TyDef
 *
TIM13_BASE
)

	)

2045 
	#TIM14
 ((
TIM_TyDef
 *
TIM14_BASE
)

	)

2046 
	#RTC
 ((
RTC_TyDef
 *
RTC_BASE
)

	)

2047 
	#WWDG
 ((
WWDG_TyDef
 *
WWDG_BASE
)

	)

2048 
	#IWDG
 ((
IWDG_TyDef
 *
IWDG_BASE
)

	)

2049 
	#I2S2ext
 ((
SPI_TyDef
 *
I2S2ext_BASE
)

	)

2050 
	#SPI2
 ((
SPI_TyDef
 *
SPI2_BASE
)

	)

2051 
	#SPI3
 ((
SPI_TyDef
 *
SPI3_BASE
)

	)

2052 #i
	`defed
(
STM32F446xx
)

2053 
	#SPDIFRX
 ((
SPDIFRX_TyDef
 *
SPDIFRX_BASE
)

	)

2055 
	#I2S3ext
 ((
SPI_TyDef
 *
I2S3ext_BASE
)

	)

2056 
	#USART2
 ((
USART_TyDef
 *
USART2_BASE
)

	)

2057 
	#USART3
 ((
USART_TyDef
 *
USART3_BASE
)

	)

2058 
	#UART4
 ((
USART_TyDef
 *
UART4_BASE
)

	)

2059 
	#UART5
 ((
USART_TyDef
 *
UART5_BASE
)

	)

2060 
	#I2C1
 ((
I2C_TyDef
 *
I2C1_BASE
)

	)

2061 
	#I2C2
 ((
I2C_TyDef
 *
I2C2_BASE
)

	)

2062 
	#I2C3
 ((
I2C_TyDef
 *
I2C3_BASE
)

	)

2063 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

2064 
	#FMPI2C1
 ((
FMPI2C_TyDef
 *
FMPI2C1_BASE
)

	)

2066 #i
	`defed
(
STM32F410xx
)

2067 
	#LPTIM1
 ((
LPTIM_TyDef
 *
LPTIM1_BASE
)

	)

2069 
	#CAN1
 ((
CAN_TyDef
 *
CAN1_BASE
)

	)

2070 
	#CAN2
 ((
CAN_TyDef
 *
CAN2_BASE
)

	)

2071 #i
	`defed
(
STM32F446xx
)

2072 
	#CEC
 ((
CEC_TyDef
 *
CEC_BASE
)

	)

2074 
	#PWR
 ((
PWR_TyDef
 *
PWR_BASE
)

	)

2075 
	#DAC
 ((
DAC_TyDef
 *
DAC_BASE
)

	)

2076 
	#UART7
 ((
USART_TyDef
 *
UART7_BASE
)

	)

2077 
	#UART8
 ((
USART_TyDef
 *
UART8_BASE
)

	)

2078 
	#TIM1
 ((
TIM_TyDef
 *
TIM1_BASE
)

	)

2079 
	#TIM8
 ((
TIM_TyDef
 *
TIM8_BASE
)

	)

2080 
	#USART1
 ((
USART_TyDef
 *
USART1_BASE
)

	)

2081 
	#USART6
 ((
USART_TyDef
 *
USART6_BASE
)

	)

2082 
	#ADC
 ((
ADC_Comm_TyDef
 *
ADC_BASE
)

	)

2083 
	#ADC1
 ((
ADC_TyDef
 *
ADC1_BASE
)

	)

2084 
	#ADC2
 ((
ADC_TyDef
 *
ADC2_BASE
)

	)

2085 
	#ADC3
 ((
ADC_TyDef
 *
ADC3_BASE
)

	)

2086 
	#SDIO
 ((
SDIO_TyDef
 *
SDIO_BASE
)

	)

2087 
	#SPI1
 ((
SPI_TyDef
 *
SPI1_BASE
)

	)

2088 
	#SPI4
 ((
SPI_TyDef
 *
SPI4_BASE
)

	)

2089 
	#SYSCFG
 ((
SYSCFG_TyDef
 *
SYSCFG_BASE
)

	)

2090 
	#EXTI
 ((
EXTI_TyDef
 *
EXTI_BASE
)

	)

2091 
	#TIM9
 ((
TIM_TyDef
 *
TIM9_BASE
)

	)

2092 
	#TIM10
 ((
TIM_TyDef
 *
TIM10_BASE
)

	)

2093 
	#TIM11
 ((
TIM_TyDef
 *
TIM11_BASE
)

	)

2094 
	#SPI5
 ((
SPI_TyDef
 *
SPI5_BASE
)

	)

2095 
	#SPI6
 ((
SPI_TyDef
 *
SPI6_BASE
)

	)

2096 
	#SAI1
 ((
SAI_TyDef
 *
SAI1_BASE
)

	)

2097 
	#SAI1_Block_A
 ((
SAI_Block_TyDef
 *)
SAI1_Block_A_BASE
)

	)

2098 
	#SAI1_Block_B
 ((
SAI_Block_TyDef
 *)
SAI1_Block_B_BASE
)

	)

2099 #i
	`defed
(
STM32F446xx
)

2100 
	#SAI2
 ((
SAI_TyDef
 *
SAI2_BASE
)

	)

2101 
	#SAI2_Block_A
 ((
SAI_Block_TyDef
 *)
SAI2_Block_A_BASE
)

	)

2102 
	#SAI2_Block_B
 ((
SAI_Block_TyDef
 *)
SAI2_Block_B_BASE
)

	)

2104 
	#LTDC
 ((
LTDC_TyDef
 *)
LTDC_BASE
)

	)

2105 
	#LTDC_Lay1
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay1_BASE
)

	)

2106 
	#LTDC_Lay2
 ((
LTDC_Lay_TyDef
 *)
LTDC_Lay2_BASE
)

	)

2107 #i
	`defed
(
STM32F469_479xx
)

2108 
	#DSI
 ((
DSI_TyDef
 *)
DSI_BASE
)

	)

2110 
	#GPIOA
 ((
GPIO_TyDef
 *
GPIOA_BASE
)

	)

2111 
	#GPIOB
 ((
GPIO_TyDef
 *
GPIOB_BASE
)

	)

2112 
	#GPIOC
 ((
GPIO_TyDef
 *
GPIOC_BASE
)

	)

2113 
	#GPIOD
 ((
GPIO_TyDef
 *
GPIOD_BASE
)

	)

2114 
	#GPIOE
 ((
GPIO_TyDef
 *
GPIOE_BASE
)

	)

2115 
	#GPIOF
 ((
GPIO_TyDef
 *
GPIOF_BASE
)

	)

2116 
	#GPIOG
 ((
GPIO_TyDef
 *
GPIOG_BASE
)

	)

2117 
	#GPIOH
 ((
GPIO_TyDef
 *
GPIOH_BASE
)

	)

2118 
	#GPIOI
 ((
GPIO_TyDef
 *
GPIOI_BASE
)

	)

2119 
	#GPIOJ
 ((
GPIO_TyDef
 *
GPIOJ_BASE
)

	)

2120 
	#GPIOK
 ((
GPIO_TyDef
 *
GPIOK_BASE
)

	)

2121 
	#CRC
 ((
CRC_TyDef
 *
CRC_BASE
)

	)

2122 
	#RCC
 ((
RCC_TyDef
 *
RCC_BASE
)

	)

2123 
	#FLASH
 ((
FLASH_TyDef
 *
FLASH_R_BASE
)

	)

2124 
	#DMA1
 ((
DMA_TyDef
 *
DMA1_BASE
)

	)

2125 
	#DMA1_Sm0
 ((
DMA_Sm_TyDef
 *
DMA1_Sm0_BASE
)

	)

2126 
	#DMA1_Sm1
 ((
DMA_Sm_TyDef
 *
DMA1_Sm1_BASE
)

	)

2127 
	#DMA1_Sm2
 ((
DMA_Sm_TyDef
 *
DMA1_Sm2_BASE
)

	)

2128 
	#DMA1_Sm3
 ((
DMA_Sm_TyDef
 *
DMA1_Sm3_BASE
)

	)

2129 
	#DMA1_Sm4
 ((
DMA_Sm_TyDef
 *
DMA1_Sm4_BASE
)

	)

2130 
	#DMA1_Sm5
 ((
DMA_Sm_TyDef
 *
DMA1_Sm5_BASE
)

	)

2131 
	#DMA1_Sm6
 ((
DMA_Sm_TyDef
 *
DMA1_Sm6_BASE
)

	)

2132 
	#DMA1_Sm7
 ((
DMA_Sm_TyDef
 *
DMA1_Sm7_BASE
)

	)

2133 
	#DMA2
 ((
DMA_TyDef
 *
DMA2_BASE
)

	)

2134 
	#DMA2_Sm0
 ((
DMA_Sm_TyDef
 *
DMA2_Sm0_BASE
)

	)

2135 
	#DMA2_Sm1
 ((
DMA_Sm_TyDef
 *
DMA2_Sm1_BASE
)

	)

2136 
	#DMA2_Sm2
 ((
DMA_Sm_TyDef
 *
DMA2_Sm2_BASE
)

	)

2137 
	#DMA2_Sm3
 ((
DMA_Sm_TyDef
 *
DMA2_Sm3_BASE
)

	)

2138 
	#DMA2_Sm4
 ((
DMA_Sm_TyDef
 *
DMA2_Sm4_BASE
)

	)

2139 
	#DMA2_Sm5
 ((
DMA_Sm_TyDef
 *
DMA2_Sm5_BASE
)

	)

2140 
	#DMA2_Sm6
 ((
DMA_Sm_TyDef
 *
DMA2_Sm6_BASE
)

	)

2141 
	#DMA2_Sm7
 ((
DMA_Sm_TyDef
 *
DMA2_Sm7_BASE
)

	)

2142 
	#ETH
 ((
ETH_TyDef
 *
ETH_BASE
)

	)

2143 
	#DMA2D
 ((
DMA2D_TyDef
 *)
DMA2D_BASE
)

	)

2144 
	#DCMI
 ((
DCMI_TyDef
 *
DCMI_BASE
)

	)

2145 
	#CRYP
 ((
CRYP_TyDef
 *
CRYP_BASE
)

	)

2146 
	#HASH
 ((
HASH_TyDef
 *
HASH_BASE
)

	)

2147 
	#HASH_DIGEST
 ((
HASH_DIGEST_TyDef
 *
HASH_DIGEST_BASE
)

	)

2148 
	#RNG
 ((
RNG_TyDef
 *
RNG_BASE
)

	)

2150 #i
	`defed
(
STM32F40_41xxx
)

2151 
	#FSMC_Bk1
 ((
FSMC_Bk1_TyDef
 *
FSMC_Bk1_R_BASE
)

	)

2152 
	#FSMC_Bk1E
 ((
FSMC_Bk1E_TyDef
 *
FSMC_Bk1E_R_BASE
)

	)

2153 
	#FSMC_Bk2
 ((
FSMC_Bk2_TyDef
 *
FSMC_Bk2_R_BASE
)

	)

2154 
	#FSMC_Bk3
 ((
FSMC_Bk3_TyDef
 *
FSMC_Bk3_R_BASE
)

	)

2155 
	#FSMC_Bk4
 ((
FSMC_Bk4_TyDef
 *
FSMC_Bk4_R_BASE
)

	)

2158 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2159 
	#FMC_Bk1
 ((
FMC_Bk1_TyDef
 *
FMC_Bk1_R_BASE
)

	)

2160 
	#FMC_Bk1E
 ((
FMC_Bk1E_TyDef
 *
FMC_Bk1E_R_BASE
)

	)

2161 
	#FMC_Bk2
 ((
FMC_Bk2_TyDef
 *
FMC_Bk2_R_BASE
)

	)

2162 
	#FMC_Bk3
 ((
FMC_Bk3_TyDef
 *
FMC_Bk3_R_BASE
)

	)

2163 
	#FMC_Bk4
 ((
FMC_Bk4_TyDef
 *
FMC_Bk4_R_BASE
)

	)

2164 
	#FMC_Bk5_6
 ((
FMC_Bk5_6_TyDef
 *
FMC_Bk5_6_R_BASE
)

	)

2167 
	#DBGMCU
 ((
DBGMCU_TyDef
 *
DBGMCU_BASE
)

	)

2191 
	#ADC_SR_AWD
 ((
ut8_t
)0x01

	)

2192 
	#ADC_SR_EOC
 ((
ut8_t
)0x02

	)

2193 
	#ADC_SR_JEOC
 ((
ut8_t
)0x04

	)

2194 
	#ADC_SR_JSTRT
 ((
ut8_t
)0x08

	)

2195 
	#ADC_SR_STRT
 ((
ut8_t
)0x10

	)

2196 
	#ADC_SR_OVR
 ((
ut8_t
)0x20

	)

2199 
	#ADC_CR1_AWDCH
 ((
ut32_t
)0x0000001F

	)

2200 
	#ADC_CR1_AWDCH_0
 ((
ut32_t
)0x00000001

	)

2201 
	#ADC_CR1_AWDCH_1
 ((
ut32_t
)0x00000002

	)

2202 
	#ADC_CR1_AWDCH_2
 ((
ut32_t
)0x00000004

	)

2203 
	#ADC_CR1_AWDCH_3
 ((
ut32_t
)0x00000008

	)

2204 
	#ADC_CR1_AWDCH_4
 ((
ut32_t
)0x00000010

	)

2205 
	#ADC_CR1_EOCIE
 ((
ut32_t
)0x00000020

	)

2206 
	#ADC_CR1_AWDIE
 ((
ut32_t
)0x00000040

	)

2207 
	#ADC_CR1_JEOCIE
 ((
ut32_t
)0x00000080

	)

2208 
	#ADC_CR1_SCAN
 ((
ut32_t
)0x00000100

	)

2209 
	#ADC_CR1_AWDSGL
 ((
ut32_t
)0x00000200

	)

2210 
	#ADC_CR1_JAUTO
 ((
ut32_t
)0x00000400

	)

2211 
	#ADC_CR1_DISCEN
 ((
ut32_t
)0x00000800

	)

2212 
	#ADC_CR1_JDISCEN
 ((
ut32_t
)0x00001000

	)

2213 
	#ADC_CR1_DISCNUM
 ((
ut32_t
)0x0000E000

	)

2214 
	#ADC_CR1_DISCNUM_0
 ((
ut32_t
)0x00002000

	)

2215 
	#ADC_CR1_DISCNUM_1
 ((
ut32_t
)0x00004000

	)

2216 
	#ADC_CR1_DISCNUM_2
 ((
ut32_t
)0x00008000

	)

2217 
	#ADC_CR1_JAWDEN
 ((
ut32_t
)0x00400000

	)

2218 
	#ADC_CR1_AWDEN
 ((
ut32_t
)0x00800000

	)

2219 
	#ADC_CR1_RES
 ((
ut32_t
)0x03000000

	)

2220 
	#ADC_CR1_RES_0
 ((
ut32_t
)0x01000000

	)

2221 
	#ADC_CR1_RES_1
 ((
ut32_t
)0x02000000

	)

2222 
	#ADC_CR1_OVRIE
 ((
ut32_t
)0x04000000

	)

2225 
	#ADC_CR2_ADON
 ((
ut32_t
)0x00000001

	)

2226 
	#ADC_CR2_CONT
 ((
ut32_t
)0x00000002

	)

2227 
	#ADC_CR2_DMA
 ((
ut32_t
)0x00000100

	)

2228 
	#ADC_CR2_DDS
 ((
ut32_t
)0x00000200

	)

2229 
	#ADC_CR2_EOCS
 ((
ut32_t
)0x00000400

	)

2230 
	#ADC_CR2_ALIGN
 ((
ut32_t
)0x00000800

	)

2231 
	#ADC_CR2_JEXTSEL
 ((
ut32_t
)0x000F0000

	)

2232 
	#ADC_CR2_JEXTSEL_0
 ((
ut32_t
)0x00010000

	)

2233 
	#ADC_CR2_JEXTSEL_1
 ((
ut32_t
)0x00020000

	)

2234 
	#ADC_CR2_JEXTSEL_2
 ((
ut32_t
)0x00040000

	)

2235 
	#ADC_CR2_JEXTSEL_3
 ((
ut32_t
)0x00080000

	)

2236 
	#ADC_CR2_JEXTEN
 ((
ut32_t
)0x00300000

	)

2237 
	#ADC_CR2_JEXTEN_0
 ((
ut32_t
)0x00100000

	)

2238 
	#ADC_CR2_JEXTEN_1
 ((
ut32_t
)0x00200000

	)

2239 
	#ADC_CR2_JSWSTART
 ((
ut32_t
)0x00400000

	)

2240 
	#ADC_CR2_EXTSEL
 ((
ut32_t
)0x0F000000

	)

2241 
	#ADC_CR2_EXTSEL_0
 ((
ut32_t
)0x01000000

	)

2242 
	#ADC_CR2_EXTSEL_1
 ((
ut32_t
)0x02000000

	)

2243 
	#ADC_CR2_EXTSEL_2
 ((
ut32_t
)0x04000000

	)

2244 
	#ADC_CR2_EXTSEL_3
 ((
ut32_t
)0x08000000

	)

2245 
	#ADC_CR2_EXTEN
 ((
ut32_t
)0x30000000

	)

2246 
	#ADC_CR2_EXTEN_0
 ((
ut32_t
)0x10000000

	)

2247 
	#ADC_CR2_EXTEN_1
 ((
ut32_t
)0x20000000

	)

2248 
	#ADC_CR2_SWSTART
 ((
ut32_t
)0x40000000

	)

2251 
	#ADC_SMPR1_SMP10
 ((
ut32_t
)0x00000007

	)

2252 
	#ADC_SMPR1_SMP10_0
 ((
ut32_t
)0x00000001

	)

2253 
	#ADC_SMPR1_SMP10_1
 ((
ut32_t
)0x00000002

	)

2254 
	#ADC_SMPR1_SMP10_2
 ((
ut32_t
)0x00000004

	)

2255 
	#ADC_SMPR1_SMP11
 ((
ut32_t
)0x00000038

	)

2256 
	#ADC_SMPR1_SMP11_0
 ((
ut32_t
)0x00000008

	)

2257 
	#ADC_SMPR1_SMP11_1
 ((
ut32_t
)0x00000010

	)

2258 
	#ADC_SMPR1_SMP11_2
 ((
ut32_t
)0x00000020

	)

2259 
	#ADC_SMPR1_SMP12
 ((
ut32_t
)0x000001C0

	)

2260 
	#ADC_SMPR1_SMP12_0
 ((
ut32_t
)0x00000040

	)

2261 
	#ADC_SMPR1_SMP12_1
 ((
ut32_t
)0x00000080

	)

2262 
	#ADC_SMPR1_SMP12_2
 ((
ut32_t
)0x00000100

	)

2263 
	#ADC_SMPR1_SMP13
 ((
ut32_t
)0x00000E00

	)

2264 
	#ADC_SMPR1_SMP13_0
 ((
ut32_t
)0x00000200

	)

2265 
	#ADC_SMPR1_SMP13_1
 ((
ut32_t
)0x00000400

	)

2266 
	#ADC_SMPR1_SMP13_2
 ((
ut32_t
)0x00000800

	)

2267 
	#ADC_SMPR1_SMP14
 ((
ut32_t
)0x00007000

	)

2268 
	#ADC_SMPR1_SMP14_0
 ((
ut32_t
)0x00001000

	)

2269 
	#ADC_SMPR1_SMP14_1
 ((
ut32_t
)0x00002000

	)

2270 
	#ADC_SMPR1_SMP14_2
 ((
ut32_t
)0x00004000

	)

2271 
	#ADC_SMPR1_SMP15
 ((
ut32_t
)0x00038000

	)

2272 
	#ADC_SMPR1_SMP15_0
 ((
ut32_t
)0x00008000

	)

2273 
	#ADC_SMPR1_SMP15_1
 ((
ut32_t
)0x00010000

	)

2274 
	#ADC_SMPR1_SMP15_2
 ((
ut32_t
)0x00020000

	)

2275 
	#ADC_SMPR1_SMP16
 ((
ut32_t
)0x001C0000

	)

2276 
	#ADC_SMPR1_SMP16_0
 ((
ut32_t
)0x00040000

	)

2277 
	#ADC_SMPR1_SMP16_1
 ((
ut32_t
)0x00080000

	)

2278 
	#ADC_SMPR1_SMP16_2
 ((
ut32_t
)0x00100000

	)

2279 
	#ADC_SMPR1_SMP17
 ((
ut32_t
)0x00E00000

	)

2280 
	#ADC_SMPR1_SMP17_0
 ((
ut32_t
)0x00200000

	)

2281 
	#ADC_SMPR1_SMP17_1
 ((
ut32_t
)0x00400000

	)

2282 
	#ADC_SMPR1_SMP17_2
 ((
ut32_t
)0x00800000

	)

2283 
	#ADC_SMPR1_SMP18
 ((
ut32_t
)0x07000000

	)

2284 
	#ADC_SMPR1_SMP18_0
 ((
ut32_t
)0x01000000

	)

2285 
	#ADC_SMPR1_SMP18_1
 ((
ut32_t
)0x02000000

	)

2286 
	#ADC_SMPR1_SMP18_2
 ((
ut32_t
)0x04000000

	)

2289 
	#ADC_SMPR2_SMP0
 ((
ut32_t
)0x00000007

	)

2290 
	#ADC_SMPR2_SMP0_0
 ((
ut32_t
)0x00000001

	)

2291 
	#ADC_SMPR2_SMP0_1
 ((
ut32_t
)0x00000002

	)

2292 
	#ADC_SMPR2_SMP0_2
 ((
ut32_t
)0x00000004

	)

2293 
	#ADC_SMPR2_SMP1
 ((
ut32_t
)0x00000038

	)

2294 
	#ADC_SMPR2_SMP1_0
 ((
ut32_t
)0x00000008

	)

2295 
	#ADC_SMPR2_SMP1_1
 ((
ut32_t
)0x00000010

	)

2296 
	#ADC_SMPR2_SMP1_2
 ((
ut32_t
)0x00000020

	)

2297 
	#ADC_SMPR2_SMP2
 ((
ut32_t
)0x000001C0

	)

2298 
	#ADC_SMPR2_SMP2_0
 ((
ut32_t
)0x00000040

	)

2299 
	#ADC_SMPR2_SMP2_1
 ((
ut32_t
)0x00000080

	)

2300 
	#ADC_SMPR2_SMP2_2
 ((
ut32_t
)0x00000100

	)

2301 
	#ADC_SMPR2_SMP3
 ((
ut32_t
)0x00000E00

	)

2302 
	#ADC_SMPR2_SMP3_0
 ((
ut32_t
)0x00000200

	)

2303 
	#ADC_SMPR2_SMP3_1
 ((
ut32_t
)0x00000400

	)

2304 
	#ADC_SMPR2_SMP3_2
 ((
ut32_t
)0x00000800

	)

2305 
	#ADC_SMPR2_SMP4
 ((
ut32_t
)0x00007000

	)

2306 
	#ADC_SMPR2_SMP4_0
 ((
ut32_t
)0x00001000

	)

2307 
	#ADC_SMPR2_SMP4_1
 ((
ut32_t
)0x00002000

	)

2308 
	#ADC_SMPR2_SMP4_2
 ((
ut32_t
)0x00004000

	)

2309 
	#ADC_SMPR2_SMP5
 ((
ut32_t
)0x00038000

	)

2310 
	#ADC_SMPR2_SMP5_0
 ((
ut32_t
)0x00008000

	)

2311 
	#ADC_SMPR2_SMP5_1
 ((
ut32_t
)0x00010000

	)

2312 
	#ADC_SMPR2_SMP5_2
 ((
ut32_t
)0x00020000

	)

2313 
	#ADC_SMPR2_SMP6
 ((
ut32_t
)0x001C0000

	)

2314 
	#ADC_SMPR2_SMP6_0
 ((
ut32_t
)0x00040000

	)

2315 
	#ADC_SMPR2_SMP6_1
 ((
ut32_t
)0x00080000

	)

2316 
	#ADC_SMPR2_SMP6_2
 ((
ut32_t
)0x00100000

	)

2317 
	#ADC_SMPR2_SMP7
 ((
ut32_t
)0x00E00000

	)

2318 
	#ADC_SMPR2_SMP7_0
 ((
ut32_t
)0x00200000

	)

2319 
	#ADC_SMPR2_SMP7_1
 ((
ut32_t
)0x00400000

	)

2320 
	#ADC_SMPR2_SMP7_2
 ((
ut32_t
)0x00800000

	)

2321 
	#ADC_SMPR2_SMP8
 ((
ut32_t
)0x07000000

	)

2322 
	#ADC_SMPR2_SMP8_0
 ((
ut32_t
)0x01000000

	)

2323 
	#ADC_SMPR2_SMP8_1
 ((
ut32_t
)0x02000000

	)

2324 
	#ADC_SMPR2_SMP8_2
 ((
ut32_t
)0x04000000

	)

2325 
	#ADC_SMPR2_SMP9
 ((
ut32_t
)0x38000000

	)

2326 
	#ADC_SMPR2_SMP9_0
 ((
ut32_t
)0x08000000

	)

2327 
	#ADC_SMPR2_SMP9_1
 ((
ut32_t
)0x10000000

	)

2328 
	#ADC_SMPR2_SMP9_2
 ((
ut32_t
)0x20000000

	)

2331 
	#ADC_JOFR1_JOFFSET1
 ((
ut16_t
)0x0FFF

	)

2334 
	#ADC_JOFR2_JOFFSET2
 ((
ut16_t
)0x0FFF

	)

2337 
	#ADC_JOFR3_JOFFSET3
 ((
ut16_t
)0x0FFF

	)

2340 
	#ADC_JOFR4_JOFFSET4
 ((
ut16_t
)0x0FFF

	)

2343 
	#ADC_HTR_HT
 ((
ut16_t
)0x0FFF

	)

2346 
	#ADC_LTR_LT
 ((
ut16_t
)0x0FFF

	)

2349 
	#ADC_SQR1_SQ13
 ((
ut32_t
)0x0000001F

	)

2350 
	#ADC_SQR1_SQ13_0
 ((
ut32_t
)0x00000001

	)

2351 
	#ADC_SQR1_SQ13_1
 ((
ut32_t
)0x00000002

	)

2352 
	#ADC_SQR1_SQ13_2
 ((
ut32_t
)0x00000004

	)

2353 
	#ADC_SQR1_SQ13_3
 ((
ut32_t
)0x00000008

	)

2354 
	#ADC_SQR1_SQ13_4
 ((
ut32_t
)0x00000010

	)

2355 
	#ADC_SQR1_SQ14
 ((
ut32_t
)0x000003E0

	)

2356 
	#ADC_SQR1_SQ14_0
 ((
ut32_t
)0x00000020

	)

2357 
	#ADC_SQR1_SQ14_1
 ((
ut32_t
)0x00000040

	)

2358 
	#ADC_SQR1_SQ14_2
 ((
ut32_t
)0x00000080

	)

2359 
	#ADC_SQR1_SQ14_3
 ((
ut32_t
)0x00000100

	)

2360 
	#ADC_SQR1_SQ14_4
 ((
ut32_t
)0x00000200

	)

2361 
	#ADC_SQR1_SQ15
 ((
ut32_t
)0x00007C00

	)

2362 
	#ADC_SQR1_SQ15_0
 ((
ut32_t
)0x00000400

	)

2363 
	#ADC_SQR1_SQ15_1
 ((
ut32_t
)0x00000800

	)

2364 
	#ADC_SQR1_SQ15_2
 ((
ut32_t
)0x00001000

	)

2365 
	#ADC_SQR1_SQ15_3
 ((
ut32_t
)0x00002000

	)

2366 
	#ADC_SQR1_SQ15_4
 ((
ut32_t
)0x00004000

	)

2367 
	#ADC_SQR1_SQ16
 ((
ut32_t
)0x000F8000

	)

2368 
	#ADC_SQR1_SQ16_0
 ((
ut32_t
)0x00008000

	)

2369 
	#ADC_SQR1_SQ16_1
 ((
ut32_t
)0x00010000

	)

2370 
	#ADC_SQR1_SQ16_2
 ((
ut32_t
)0x00020000

	)

2371 
	#ADC_SQR1_SQ16_3
 ((
ut32_t
)0x00040000

	)

2372 
	#ADC_SQR1_SQ16_4
 ((
ut32_t
)0x00080000

	)

2373 
	#ADC_SQR1_L
 ((
ut32_t
)0x00F00000

	)

2374 
	#ADC_SQR1_L_0
 ((
ut32_t
)0x00100000

	)

2375 
	#ADC_SQR1_L_1
 ((
ut32_t
)0x00200000

	)

2376 
	#ADC_SQR1_L_2
 ((
ut32_t
)0x00400000

	)

2377 
	#ADC_SQR1_L_3
 ((
ut32_t
)0x00800000

	)

2380 
	#ADC_SQR2_SQ7
 ((
ut32_t
)0x0000001F

	)

2381 
	#ADC_SQR2_SQ7_0
 ((
ut32_t
)0x00000001

	)

2382 
	#ADC_SQR2_SQ7_1
 ((
ut32_t
)0x00000002

	)

2383 
	#ADC_SQR2_SQ7_2
 ((
ut32_t
)0x00000004

	)

2384 
	#ADC_SQR2_SQ7_3
 ((
ut32_t
)0x00000008

	)

2385 
	#ADC_SQR2_SQ7_4
 ((
ut32_t
)0x00000010

	)

2386 
	#ADC_SQR2_SQ8
 ((
ut32_t
)0x000003E0

	)

2387 
	#ADC_SQR2_SQ8_0
 ((
ut32_t
)0x00000020

	)

2388 
	#ADC_SQR2_SQ8_1
 ((
ut32_t
)0x00000040

	)

2389 
	#ADC_SQR2_SQ8_2
 ((
ut32_t
)0x00000080

	)

2390 
	#ADC_SQR2_SQ8_3
 ((
ut32_t
)0x00000100

	)

2391 
	#ADC_SQR2_SQ8_4
 ((
ut32_t
)0x00000200

	)

2392 
	#ADC_SQR2_SQ9
 ((
ut32_t
)0x00007C00

	)

2393 
	#ADC_SQR2_SQ9_0
 ((
ut32_t
)0x00000400

	)

2394 
	#ADC_SQR2_SQ9_1
 ((
ut32_t
)0x00000800

	)

2395 
	#ADC_SQR2_SQ9_2
 ((
ut32_t
)0x00001000

	)

2396 
	#ADC_SQR2_SQ9_3
 ((
ut32_t
)0x00002000

	)

2397 
	#ADC_SQR2_SQ9_4
 ((
ut32_t
)0x00004000

	)

2398 
	#ADC_SQR2_SQ10
 ((
ut32_t
)0x000F8000

	)

2399 
	#ADC_SQR2_SQ10_0
 ((
ut32_t
)0x00008000

	)

2400 
	#ADC_SQR2_SQ10_1
 ((
ut32_t
)0x00010000

	)

2401 
	#ADC_SQR2_SQ10_2
 ((
ut32_t
)0x00020000

	)

2402 
	#ADC_SQR2_SQ10_3
 ((
ut32_t
)0x00040000

	)

2403 
	#ADC_SQR2_SQ10_4
 ((
ut32_t
)0x00080000

	)

2404 
	#ADC_SQR2_SQ11
 ((
ut32_t
)0x01F00000

	)

2405 
	#ADC_SQR2_SQ11_0
 ((
ut32_t
)0x00100000

	)

2406 
	#ADC_SQR2_SQ11_1
 ((
ut32_t
)0x00200000

	)

2407 
	#ADC_SQR2_SQ11_2
 ((
ut32_t
)0x00400000

	)

2408 
	#ADC_SQR2_SQ11_3
 ((
ut32_t
)0x00800000

	)

2409 
	#ADC_SQR2_SQ11_4
 ((
ut32_t
)0x01000000

	)

2410 
	#ADC_SQR2_SQ12
 ((
ut32_t
)0x3E000000

	)

2411 
	#ADC_SQR2_SQ12_0
 ((
ut32_t
)0x02000000

	)

2412 
	#ADC_SQR2_SQ12_1
 ((
ut32_t
)0x04000000

	)

2413 
	#ADC_SQR2_SQ12_2
 ((
ut32_t
)0x08000000

	)

2414 
	#ADC_SQR2_SQ12_3
 ((
ut32_t
)0x10000000

	)

2415 
	#ADC_SQR2_SQ12_4
 ((
ut32_t
)0x20000000

	)

2418 
	#ADC_SQR3_SQ1
 ((
ut32_t
)0x0000001F

	)

2419 
	#ADC_SQR3_SQ1_0
 ((
ut32_t
)0x00000001

	)

2420 
	#ADC_SQR3_SQ1_1
 ((
ut32_t
)0x00000002

	)

2421 
	#ADC_SQR3_SQ1_2
 ((
ut32_t
)0x00000004

	)

2422 
	#ADC_SQR3_SQ1_3
 ((
ut32_t
)0x00000008

	)

2423 
	#ADC_SQR3_SQ1_4
 ((
ut32_t
)0x00000010

	)

2424 
	#ADC_SQR3_SQ2
 ((
ut32_t
)0x000003E0

	)

2425 
	#ADC_SQR3_SQ2_0
 ((
ut32_t
)0x00000020

	)

2426 
	#ADC_SQR3_SQ2_1
 ((
ut32_t
)0x00000040

	)

2427 
	#ADC_SQR3_SQ2_2
 ((
ut32_t
)0x00000080

	)

2428 
	#ADC_SQR3_SQ2_3
 ((
ut32_t
)0x00000100

	)

2429 
	#ADC_SQR3_SQ2_4
 ((
ut32_t
)0x00000200

	)

2430 
	#ADC_SQR3_SQ3
 ((
ut32_t
)0x00007C00

	)

2431 
	#ADC_SQR3_SQ3_0
 ((
ut32_t
)0x00000400

	)

2432 
	#ADC_SQR3_SQ3_1
 ((
ut32_t
)0x00000800

	)

2433 
	#ADC_SQR3_SQ3_2
 ((
ut32_t
)0x00001000

	)

2434 
	#ADC_SQR3_SQ3_3
 ((
ut32_t
)0x00002000

	)

2435 
	#ADC_SQR3_SQ3_4
 ((
ut32_t
)0x00004000

	)

2436 
	#ADC_SQR3_SQ4
 ((
ut32_t
)0x000F8000

	)

2437 
	#ADC_SQR3_SQ4_0
 ((
ut32_t
)0x00008000

	)

2438 
	#ADC_SQR3_SQ4_1
 ((
ut32_t
)0x00010000

	)

2439 
	#ADC_SQR3_SQ4_2
 ((
ut32_t
)0x00020000

	)

2440 
	#ADC_SQR3_SQ4_3
 ((
ut32_t
)0x00040000

	)

2441 
	#ADC_SQR3_SQ4_4
 ((
ut32_t
)0x00080000

	)

2442 
	#ADC_SQR3_SQ5
 ((
ut32_t
)0x01F00000

	)

2443 
	#ADC_SQR3_SQ5_0
 ((
ut32_t
)0x00100000

	)

2444 
	#ADC_SQR3_SQ5_1
 ((
ut32_t
)0x00200000

	)

2445 
	#ADC_SQR3_SQ5_2
 ((
ut32_t
)0x00400000

	)

2446 
	#ADC_SQR3_SQ5_3
 ((
ut32_t
)0x00800000

	)

2447 
	#ADC_SQR3_SQ5_4
 ((
ut32_t
)0x01000000

	)

2448 
	#ADC_SQR3_SQ6
 ((
ut32_t
)0x3E000000

	)

2449 
	#ADC_SQR3_SQ6_0
 ((
ut32_t
)0x02000000

	)

2450 
	#ADC_SQR3_SQ6_1
 ((
ut32_t
)0x04000000

	)

2451 
	#ADC_SQR3_SQ6_2
 ((
ut32_t
)0x08000000

	)

2452 
	#ADC_SQR3_SQ6_3
 ((
ut32_t
)0x10000000

	)

2453 
	#ADC_SQR3_SQ6_4
 ((
ut32_t
)0x20000000

	)

2456 
	#ADC_JSQR_JSQ1
 ((
ut32_t
)0x0000001F

	)

2457 
	#ADC_JSQR_JSQ1_0
 ((
ut32_t
)0x00000001

	)

2458 
	#ADC_JSQR_JSQ1_1
 ((
ut32_t
)0x00000002

	)

2459 
	#ADC_JSQR_JSQ1_2
 ((
ut32_t
)0x00000004

	)

2460 
	#ADC_JSQR_JSQ1_3
 ((
ut32_t
)0x00000008

	)

2461 
	#ADC_JSQR_JSQ1_4
 ((
ut32_t
)0x00000010

	)

2462 
	#ADC_JSQR_JSQ2
 ((
ut32_t
)0x000003E0

	)

2463 
	#ADC_JSQR_JSQ2_0
 ((
ut32_t
)0x00000020

	)

2464 
	#ADC_JSQR_JSQ2_1
 ((
ut32_t
)0x00000040

	)

2465 
	#ADC_JSQR_JSQ2_2
 ((
ut32_t
)0x00000080

	)

2466 
	#ADC_JSQR_JSQ2_3
 ((
ut32_t
)0x00000100

	)

2467 
	#ADC_JSQR_JSQ2_4
 ((
ut32_t
)0x00000200

	)

2468 
	#ADC_JSQR_JSQ3
 ((
ut32_t
)0x00007C00

	)

2469 
	#ADC_JSQR_JSQ3_0
 ((
ut32_t
)0x00000400

	)

2470 
	#ADC_JSQR_JSQ3_1
 ((
ut32_t
)0x00000800

	)

2471 
	#ADC_JSQR_JSQ3_2
 ((
ut32_t
)0x00001000

	)

2472 
	#ADC_JSQR_JSQ3_3
 ((
ut32_t
)0x00002000

	)

2473 
	#ADC_JSQR_JSQ3_4
 ((
ut32_t
)0x00004000

	)

2474 
	#ADC_JSQR_JSQ4
 ((
ut32_t
)0x000F8000

	)

2475 
	#ADC_JSQR_JSQ4_0
 ((
ut32_t
)0x00008000

	)

2476 
	#ADC_JSQR_JSQ4_1
 ((
ut32_t
)0x00010000

	)

2477 
	#ADC_JSQR_JSQ4_2
 ((
ut32_t
)0x00020000

	)

2478 
	#ADC_JSQR_JSQ4_3
 ((
ut32_t
)0x00040000

	)

2479 
	#ADC_JSQR_JSQ4_4
 ((
ut32_t
)0x00080000

	)

2480 
	#ADC_JSQR_JL
 ((
ut32_t
)0x00300000

	)

2481 
	#ADC_JSQR_JL_0
 ((
ut32_t
)0x00100000

	)

2482 
	#ADC_JSQR_JL_1
 ((
ut32_t
)0x00200000

	)

2485 
	#ADC_JDR1_JDATA
 ((
ut16_t
)0xFFFF

	)

2488 
	#ADC_JDR2_JDATA
 ((
ut16_t
)0xFFFF

	)

2491 
	#ADC_JDR3_JDATA
 ((
ut16_t
)0xFFFF

	)

2494 
	#ADC_JDR4_JDATA
 ((
ut16_t
)0xFFFF

	)

2497 
	#ADC_DR_DATA
 ((
ut32_t
)0x0000FFFF

	)

2498 
	#ADC_DR_ADC2DATA
 ((
ut32_t
)0xFFFF0000

	)

2501 
	#ADC_CSR_AWD1
 ((
ut32_t
)0x00000001

	)

2502 
	#ADC_CSR_EOC1
 ((
ut32_t
)0x00000002

	)

2503 
	#ADC_CSR_JEOC1
 ((
ut32_t
)0x00000004

	)

2504 
	#ADC_CSR_JSTRT1
 ((
ut32_t
)0x00000008

	)

2505 
	#ADC_CSR_STRT1
 ((
ut32_t
)0x00000010

	)

2506 
	#ADC_CSR_DOVR1
 ((
ut32_t
)0x00000020

	)

2507 
	#ADC_CSR_AWD2
 ((
ut32_t
)0x00000100

	)

2508 
	#ADC_CSR_EOC2
 ((
ut32_t
)0x00000200

	)

2509 
	#ADC_CSR_JEOC2
 ((
ut32_t
)0x00000400

	)

2510 
	#ADC_CSR_JSTRT2
 ((
ut32_t
)0x00000800

	)

2511 
	#ADC_CSR_STRT2
 ((
ut32_t
)0x00001000

	)

2512 
	#ADC_CSR_DOVR2
 ((
ut32_t
)0x00002000

	)

2513 
	#ADC_CSR_AWD3
 ((
ut32_t
)0x00010000

	)

2514 
	#ADC_CSR_EOC3
 ((
ut32_t
)0x00020000

	)

2515 
	#ADC_CSR_JEOC3
 ((
ut32_t
)0x00040000

	)

2516 
	#ADC_CSR_JSTRT3
 ((
ut32_t
)0x00080000

	)

2517 
	#ADC_CSR_STRT3
 ((
ut32_t
)0x00100000

	)

2518 
	#ADC_CSR_DOVR3
 ((
ut32_t
)0x00200000

	)

2521 
	#ADC_CCR_MULTI
 ((
ut32_t
)0x0000001F

	)

2522 
	#ADC_CCR_MULTI_0
 ((
ut32_t
)0x00000001

	)

2523 
	#ADC_CCR_MULTI_1
 ((
ut32_t
)0x00000002

	)

2524 
	#ADC_CCR_MULTI_2
 ((
ut32_t
)0x00000004

	)

2525 
	#ADC_CCR_MULTI_3
 ((
ut32_t
)0x00000008

	)

2526 
	#ADC_CCR_MULTI_4
 ((
ut32_t
)0x00000010

	)

2527 
	#ADC_CCR_DELAY
 ((
ut32_t
)0x00000F00

	)

2528 
	#ADC_CCR_DELAY_0
 ((
ut32_t
)0x00000100

	)

2529 
	#ADC_CCR_DELAY_1
 ((
ut32_t
)0x00000200

	)

2530 
	#ADC_CCR_DELAY_2
 ((
ut32_t
)0x00000400

	)

2531 
	#ADC_CCR_DELAY_3
 ((
ut32_t
)0x00000800

	)

2532 
	#ADC_CCR_DDS
 ((
ut32_t
)0x00002000

	)

2533 
	#ADC_CCR_DMA
 ((
ut32_t
)0x0000C000

	)

2534 
	#ADC_CCR_DMA_0
 ((
ut32_t
)0x00004000

	)

2535 
	#ADC_CCR_DMA_1
 ((
ut32_t
)0x00008000

	)

2536 
	#ADC_CCR_ADCPRE
 ((
ut32_t
)0x00030000

	)

2537 
	#ADC_CCR_ADCPRE_0
 ((
ut32_t
)0x00010000

	)

2538 
	#ADC_CCR_ADCPRE_1
 ((
ut32_t
)0x00020000

	)

2539 
	#ADC_CCR_VBATE
 ((
ut32_t
)0x00400000

	)

2540 
	#ADC_CCR_TSVREFE
 ((
ut32_t
)0x00800000

	)

2543 
	#ADC_CDR_DATA1
 ((
ut32_t
)0x0000FFFF

	)

2544 
	#ADC_CDR_DATA2
 ((
ut32_t
)0xFFFF0000

	)

2553 
	#CAN_MCR_INRQ
 ((
ut16_t
)0x0001

	)

2554 
	#CAN_MCR_SLEEP
 ((
ut16_t
)0x0002

	)

2555 
	#CAN_MCR_TXFP
 ((
ut16_t
)0x0004

	)

2556 
	#CAN_MCR_RFLM
 ((
ut16_t
)0x0008

	)

2557 
	#CAN_MCR_NART
 ((
ut16_t
)0x0010

	)

2558 
	#CAN_MCR_AWUM
 ((
ut16_t
)0x0020

	)

2559 
	#CAN_MCR_ABOM
 ((
ut16_t
)0x0040

	)

2560 
	#CAN_MCR_TTCM
 ((
ut16_t
)0x0080

	)

2561 
	#CAN_MCR_RESET
 ((
ut16_t
)0x8000

	)

2564 
	#CAN_MSR_INAK
 ((
ut16_t
)0x0001

	)

2565 
	#CAN_MSR_SLAK
 ((
ut16_t
)0x0002

	)

2566 
	#CAN_MSR_ERRI
 ((
ut16_t
)0x0004

	)

2567 
	#CAN_MSR_WKUI
 ((
ut16_t
)0x0008

	)

2568 
	#CAN_MSR_SLAKI
 ((
ut16_t
)0x0010

	)

2569 
	#CAN_MSR_TXM
 ((
ut16_t
)0x0100

	)

2570 
	#CAN_MSR_RXM
 ((
ut16_t
)0x0200

	)

2571 
	#CAN_MSR_SAMP
 ((
ut16_t
)0x0400

	)

2572 
	#CAN_MSR_RX
 ((
ut16_t
)0x0800

	)

2575 
	#CAN_TSR_RQCP0
 ((
ut32_t
)0x00000001

	)

2576 
	#CAN_TSR_TXOK0
 ((
ut32_t
)0x00000002

	)

2577 
	#CAN_TSR_ALST0
 ((
ut32_t
)0x00000004

	)

2578 
	#CAN_TSR_TERR0
 ((
ut32_t
)0x00000008

	)

2579 
	#CAN_TSR_ABRQ0
 ((
ut32_t
)0x00000080

	)

2580 
	#CAN_TSR_RQCP1
 ((
ut32_t
)0x00000100

	)

2581 
	#CAN_TSR_TXOK1
 ((
ut32_t
)0x00000200

	)

2582 
	#CAN_TSR_ALST1
 ((
ut32_t
)0x00000400

	)

2583 
	#CAN_TSR_TERR1
 ((
ut32_t
)0x00000800

	)

2584 
	#CAN_TSR_ABRQ1
 ((
ut32_t
)0x00008000

	)

2585 
	#CAN_TSR_RQCP2
 ((
ut32_t
)0x00010000

	)

2586 
	#CAN_TSR_TXOK2
 ((
ut32_t
)0x00020000

	)

2587 
	#CAN_TSR_ALST2
 ((
ut32_t
)0x00040000

	)

2588 
	#CAN_TSR_TERR2
 ((
ut32_t
)0x00080000

	)

2589 
	#CAN_TSR_ABRQ2
 ((
ut32_t
)0x00800000

	)

2590 
	#CAN_TSR_CODE
 ((
ut32_t
)0x03000000

	)

2592 
	#CAN_TSR_TME
 ((
ut32_t
)0x1C000000

	)

2593 
	#CAN_TSR_TME0
 ((
ut32_t
)0x04000000

	)

2594 
	#CAN_TSR_TME1
 ((
ut32_t
)0x08000000

	)

2595 
	#CAN_TSR_TME2
 ((
ut32_t
)0x10000000

	)

2597 
	#CAN_TSR_LOW
 ((
ut32_t
)0xE0000000

	)

2598 
	#CAN_TSR_LOW0
 ((
ut32_t
)0x20000000

	)

2599 
	#CAN_TSR_LOW1
 ((
ut32_t
)0x40000000

	)

2600 
	#CAN_TSR_LOW2
 ((
ut32_t
)0x80000000

	)

2603 
	#CAN_RF0R_FMP0
 ((
ut8_t
)0x03

	)

2604 
	#CAN_RF0R_FULL0
 ((
ut8_t
)0x08

	)

2605 
	#CAN_RF0R_FOVR0
 ((
ut8_t
)0x10

	)

2606 
	#CAN_RF0R_RFOM0
 ((
ut8_t
)0x20

	)

2609 
	#CAN_RF1R_FMP1
 ((
ut8_t
)0x03

	)

2610 
	#CAN_RF1R_FULL1
 ((
ut8_t
)0x08

	)

2611 
	#CAN_RF1R_FOVR1
 ((
ut8_t
)0x10

	)

2612 
	#CAN_RF1R_RFOM1
 ((
ut8_t
)0x20

	)

2615 
	#CAN_IER_TMEIE
 ((
ut32_t
)0x00000001

	)

2616 
	#CAN_IER_FMPIE0
 ((
ut32_t
)0x00000002

	)

2617 
	#CAN_IER_FFIE0
 ((
ut32_t
)0x00000004

	)

2618 
	#CAN_IER_FOVIE0
 ((
ut32_t
)0x00000008

	)

2619 
	#CAN_IER_FMPIE1
 ((
ut32_t
)0x00000010

	)

2620 
	#CAN_IER_FFIE1
 ((
ut32_t
)0x00000020

	)

2621 
	#CAN_IER_FOVIE1
 ((
ut32_t
)0x00000040

	)

2622 
	#CAN_IER_EWGIE
 ((
ut32_t
)0x00000100

	)

2623 
	#CAN_IER_EPVIE
 ((
ut32_t
)0x00000200

	)

2624 
	#CAN_IER_BOFIE
 ((
ut32_t
)0x00000400

	)

2625 
	#CAN_IER_LECIE
 ((
ut32_t
)0x00000800

	)

2626 
	#CAN_IER_ERRIE
 ((
ut32_t
)0x00008000

	)

2627 
	#CAN_IER_WKUIE
 ((
ut32_t
)0x00010000

	)

2628 
	#CAN_IER_SLKIE
 ((
ut32_t
)0x00020000

	)

2631 
	#CAN_ESR_EWGF
 ((
ut32_t
)0x00000001

	)

2632 
	#CAN_ESR_EPVF
 ((
ut32_t
)0x00000002

	)

2633 
	#CAN_ESR_BOFF
 ((
ut32_t
)0x00000004

	)

2635 
	#CAN_ESR_LEC
 ((
ut32_t
)0x00000070

	)

2636 
	#CAN_ESR_LEC_0
 ((
ut32_t
)0x00000010

	)

2637 
	#CAN_ESR_LEC_1
 ((
ut32_t
)0x00000020

	)

2638 
	#CAN_ESR_LEC_2
 ((
ut32_t
)0x00000040

	)

2640 
	#CAN_ESR_TEC
 ((
ut32_t
)0x00FF0000

	)

2641 
	#CAN_ESR_REC
 ((
ut32_t
)0xFF000000

	)

2644 
	#CAN_BTR_BRP
 ((
ut32_t
)0x000003FF

	)

2645 
	#CAN_BTR_TS1
 ((
ut32_t
)0x000F0000

	)

2646 
	#CAN_BTR_TS2
 ((
ut32_t
)0x00700000

	)

2647 
	#CAN_BTR_SJW
 ((
ut32_t
)0x03000000

	)

2648 
	#CAN_BTR_LBKM
 ((
ut32_t
)0x40000000

	)

2649 
	#CAN_BTR_SILM
 ((
ut32_t
)0x80000000

	)

2653 
	#CAN_TI0R_TXRQ
 ((
ut32_t
)0x00000001

	)

2654 
	#CAN_TI0R_RTR
 ((
ut32_t
)0x00000002

	)

2655 
	#CAN_TI0R_IDE
 ((
ut32_t
)0x00000004

	)

2656 
	#CAN_TI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2657 
	#CAN_TI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2660 
	#CAN_TDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2661 
	#CAN_TDT0R_TGT
 ((
ut32_t
)0x00000100

	)

2662 
	#CAN_TDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2665 
	#CAN_TDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2666 
	#CAN_TDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2667 
	#CAN_TDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2668 
	#CAN_TDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2671 
	#CAN_TDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2672 
	#CAN_TDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2673 
	#CAN_TDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2674 
	#CAN_TDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2677 
	#CAN_TI1R_TXRQ
 ((
ut32_t
)0x00000001

	)

2678 
	#CAN_TI1R_RTR
 ((
ut32_t
)0x00000002

	)

2679 
	#CAN_TI1R_IDE
 ((
ut32_t
)0x00000004

	)

2680 
	#CAN_TI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2681 
	#CAN_TI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2684 
	#CAN_TDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2685 
	#CAN_TDT1R_TGT
 ((
ut32_t
)0x00000100

	)

2686 
	#CAN_TDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2689 
	#CAN_TDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2690 
	#CAN_TDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2691 
	#CAN_TDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2692 
	#CAN_TDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2695 
	#CAN_TDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2696 
	#CAN_TDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2697 
	#CAN_TDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2698 
	#CAN_TDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2701 
	#CAN_TI2R_TXRQ
 ((
ut32_t
)0x00000001

	)

2702 
	#CAN_TI2R_RTR
 ((
ut32_t
)0x00000002

	)

2703 
	#CAN_TI2R_IDE
 ((
ut32_t
)0x00000004

	)

2704 
	#CAN_TI2R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2705 
	#CAN_TI2R_STID
 ((
ut32_t
)0xFFE00000

	)

2708 
	#CAN_TDT2R_DLC
 ((
ut32_t
)0x0000000F

	)

2709 
	#CAN_TDT2R_TGT
 ((
ut32_t
)0x00000100

	)

2710 
	#CAN_TDT2R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2713 
	#CAN_TDL2R_DATA0
 ((
ut32_t
)0x000000FF

	)

2714 
	#CAN_TDL2R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2715 
	#CAN_TDL2R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2716 
	#CAN_TDL2R_DATA3
 ((
ut32_t
)0xFF000000

	)

2719 
	#CAN_TDH2R_DATA4
 ((
ut32_t
)0x000000FF

	)

2720 
	#CAN_TDH2R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2721 
	#CAN_TDH2R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2722 
	#CAN_TDH2R_DATA7
 ((
ut32_t
)0xFF000000

	)

2725 
	#CAN_RI0R_RTR
 ((
ut32_t
)0x00000002

	)

2726 
	#CAN_RI0R_IDE
 ((
ut32_t
)0x00000004

	)

2727 
	#CAN_RI0R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2728 
	#CAN_RI0R_STID
 ((
ut32_t
)0xFFE00000

	)

2731 
	#CAN_RDT0R_DLC
 ((
ut32_t
)0x0000000F

	)

2732 
	#CAN_RDT0R_FMI
 ((
ut32_t
)0x0000FF00

	)

2733 
	#CAN_RDT0R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2736 
	#CAN_RDL0R_DATA0
 ((
ut32_t
)0x000000FF

	)

2737 
	#CAN_RDL0R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2738 
	#CAN_RDL0R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2739 
	#CAN_RDL0R_DATA3
 ((
ut32_t
)0xFF000000

	)

2742 
	#CAN_RDH0R_DATA4
 ((
ut32_t
)0x000000FF

	)

2743 
	#CAN_RDH0R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2744 
	#CAN_RDH0R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2745 
	#CAN_RDH0R_DATA7
 ((
ut32_t
)0xFF000000

	)

2748 
	#CAN_RI1R_RTR
 ((
ut32_t
)0x00000002

	)

2749 
	#CAN_RI1R_IDE
 ((
ut32_t
)0x00000004

	)

2750 
	#CAN_RI1R_EXID
 ((
ut32_t
)0x001FFFF8

	)

2751 
	#CAN_RI1R_STID
 ((
ut32_t
)0xFFE00000

	)

2754 
	#CAN_RDT1R_DLC
 ((
ut32_t
)0x0000000F

	)

2755 
	#CAN_RDT1R_FMI
 ((
ut32_t
)0x0000FF00

	)

2756 
	#CAN_RDT1R_TIME
 ((
ut32_t
)0xFFFF0000

	)

2759 
	#CAN_RDL1R_DATA0
 ((
ut32_t
)0x000000FF

	)

2760 
	#CAN_RDL1R_DATA1
 ((
ut32_t
)0x0000FF00

	)

2761 
	#CAN_RDL1R_DATA2
 ((
ut32_t
)0x00FF0000

	)

2762 
	#CAN_RDL1R_DATA3
 ((
ut32_t
)0xFF000000

	)

2765 
	#CAN_RDH1R_DATA4
 ((
ut32_t
)0x000000FF

	)

2766 
	#CAN_RDH1R_DATA5
 ((
ut32_t
)0x0000FF00

	)

2767 
	#CAN_RDH1R_DATA6
 ((
ut32_t
)0x00FF0000

	)

2768 
	#CAN_RDH1R_DATA7
 ((
ut32_t
)0xFF000000

	)

2772 
	#CAN_FMR_FINIT
 ((
ut8_t
)0x01

	)

2775 
	#CAN_FM1R_FBM
 ((
ut16_t
)0x3FFF

	)

2776 
	#CAN_FM1R_FBM0
 ((
ut16_t
)0x0001

	)

2777 
	#CAN_FM1R_FBM1
 ((
ut16_t
)0x0002

	)

2778 
	#CAN_FM1R_FBM2
 ((
ut16_t
)0x0004

	)

2779 
	#CAN_FM1R_FBM3
 ((
ut16_t
)0x0008

	)

2780 
	#CAN_FM1R_FBM4
 ((
ut16_t
)0x0010

	)

2781 
	#CAN_FM1R_FBM5
 ((
ut16_t
)0x0020

	)

2782 
	#CAN_FM1R_FBM6
 ((
ut16_t
)0x0040

	)

2783 
	#CAN_FM1R_FBM7
 ((
ut16_t
)0x0080

	)

2784 
	#CAN_FM1R_FBM8
 ((
ut16_t
)0x0100

	)

2785 
	#CAN_FM1R_FBM9
 ((
ut16_t
)0x0200

	)

2786 
	#CAN_FM1R_FBM10
 ((
ut16_t
)0x0400

	)

2787 
	#CAN_FM1R_FBM11
 ((
ut16_t
)0x0800

	)

2788 
	#CAN_FM1R_FBM12
 ((
ut16_t
)0x1000

	)

2789 
	#CAN_FM1R_FBM13
 ((
ut16_t
)0x2000

	)

2792 
	#CAN_FS1R_FSC
 ((
ut16_t
)0x3FFF

	)

2793 
	#CAN_FS1R_FSC0
 ((
ut16_t
)0x0001

	)

2794 
	#CAN_FS1R_FSC1
 ((
ut16_t
)0x0002

	)

2795 
	#CAN_FS1R_FSC2
 ((
ut16_t
)0x0004

	)

2796 
	#CAN_FS1R_FSC3
 ((
ut16_t
)0x0008

	)

2797 
	#CAN_FS1R_FSC4
 ((
ut16_t
)0x0010

	)

2798 
	#CAN_FS1R_FSC5
 ((
ut16_t
)0x0020

	)

2799 
	#CAN_FS1R_FSC6
 ((
ut16_t
)0x0040

	)

2800 
	#CAN_FS1R_FSC7
 ((
ut16_t
)0x0080

	)

2801 
	#CAN_FS1R_FSC8
 ((
ut16_t
)0x0100

	)

2802 
	#CAN_FS1R_FSC9
 ((
ut16_t
)0x0200

	)

2803 
	#CAN_FS1R_FSC10
 ((
ut16_t
)0x0400

	)

2804 
	#CAN_FS1R_FSC11
 ((
ut16_t
)0x0800

	)

2805 
	#CAN_FS1R_FSC12
 ((
ut16_t
)0x1000

	)

2806 
	#CAN_FS1R_FSC13
 ((
ut16_t
)0x2000

	)

2809 
	#CAN_FFA1R_FFA
 ((
ut16_t
)0x3FFF

	)

2810 
	#CAN_FFA1R_FFA0
 ((
ut16_t
)0x0001

	)

2811 
	#CAN_FFA1R_FFA1
 ((
ut16_t
)0x0002

	)

2812 
	#CAN_FFA1R_FFA2
 ((
ut16_t
)0x0004

	)

2813 
	#CAN_FFA1R_FFA3
 ((
ut16_t
)0x0008

	)

2814 
	#CAN_FFA1R_FFA4
 ((
ut16_t
)0x0010

	)

2815 
	#CAN_FFA1R_FFA5
 ((
ut16_t
)0x0020

	)

2816 
	#CAN_FFA1R_FFA6
 ((
ut16_t
)0x0040

	)

2817 
	#CAN_FFA1R_FFA7
 ((
ut16_t
)0x0080

	)

2818 
	#CAN_FFA1R_FFA8
 ((
ut16_t
)0x0100

	)

2819 
	#CAN_FFA1R_FFA9
 ((
ut16_t
)0x0200

	)

2820 
	#CAN_FFA1R_FFA10
 ((
ut16_t
)0x0400

	)

2821 
	#CAN_FFA1R_FFA11
 ((
ut16_t
)0x0800

	)

2822 
	#CAN_FFA1R_FFA12
 ((
ut16_t
)0x1000

	)

2823 
	#CAN_FFA1R_FFA13
 ((
ut16_t
)0x2000

	)

2826 
	#CAN_FA1R_FACT
 ((
ut16_t
)0x3FFF

	)

2827 
	#CAN_FA1R_FACT0
 ((
ut16_t
)0x0001

	)

2828 
	#CAN_FA1R_FACT1
 ((
ut16_t
)0x0002

	)

2829 
	#CAN_FA1R_FACT2
 ((
ut16_t
)0x0004

	)

2830 
	#CAN_FA1R_FACT3
 ((
ut16_t
)0x0008

	)

2831 
	#CAN_FA1R_FACT4
 ((
ut16_t
)0x0010

	)

2832 
	#CAN_FA1R_FACT5
 ((
ut16_t
)0x0020

	)

2833 
	#CAN_FA1R_FACT6
 ((
ut16_t
)0x0040

	)

2834 
	#CAN_FA1R_FACT7
 ((
ut16_t
)0x0080

	)

2835 
	#CAN_FA1R_FACT8
 ((
ut16_t
)0x0100

	)

2836 
	#CAN_FA1R_FACT9
 ((
ut16_t
)0x0200

	)

2837 
	#CAN_FA1R_FACT10
 ((
ut16_t
)0x0400

	)

2838 
	#CAN_FA1R_FACT11
 ((
ut16_t
)0x0800

	)

2839 
	#CAN_FA1R_FACT12
 ((
ut16_t
)0x1000

	)

2840 
	#CAN_FA1R_FACT13
 ((
ut16_t
)0x2000

	)

2843 
	#CAN_F0R1_FB0
 ((
ut32_t
)0x00000001

	)

2844 
	#CAN_F0R1_FB1
 ((
ut32_t
)0x00000002

	)

2845 
	#CAN_F0R1_FB2
 ((
ut32_t
)0x00000004

	)

2846 
	#CAN_F0R1_FB3
 ((
ut32_t
)0x00000008

	)

2847 
	#CAN_F0R1_FB4
 ((
ut32_t
)0x00000010

	)

2848 
	#CAN_F0R1_FB5
 ((
ut32_t
)0x00000020

	)

2849 
	#CAN_F0R1_FB6
 ((
ut32_t
)0x00000040

	)

2850 
	#CAN_F0R1_FB7
 ((
ut32_t
)0x00000080

	)

2851 
	#CAN_F0R1_FB8
 ((
ut32_t
)0x00000100

	)

2852 
	#CAN_F0R1_FB9
 ((
ut32_t
)0x00000200

	)

2853 
	#CAN_F0R1_FB10
 ((
ut32_t
)0x00000400

	)

2854 
	#CAN_F0R1_FB11
 ((
ut32_t
)0x00000800

	)

2855 
	#CAN_F0R1_FB12
 ((
ut32_t
)0x00001000

	)

2856 
	#CAN_F0R1_FB13
 ((
ut32_t
)0x00002000

	)

2857 
	#CAN_F0R1_FB14
 ((
ut32_t
)0x00004000

	)

2858 
	#CAN_F0R1_FB15
 ((
ut32_t
)0x00008000

	)

2859 
	#CAN_F0R1_FB16
 ((
ut32_t
)0x00010000

	)

2860 
	#CAN_F0R1_FB17
 ((
ut32_t
)0x00020000

	)

2861 
	#CAN_F0R1_FB18
 ((
ut32_t
)0x00040000

	)

2862 
	#CAN_F0R1_FB19
 ((
ut32_t
)0x00080000

	)

2863 
	#CAN_F0R1_FB20
 ((
ut32_t
)0x00100000

	)

2864 
	#CAN_F0R1_FB21
 ((
ut32_t
)0x00200000

	)

2865 
	#CAN_F0R1_FB22
 ((
ut32_t
)0x00400000

	)

2866 
	#CAN_F0R1_FB23
 ((
ut32_t
)0x00800000

	)

2867 
	#CAN_F0R1_FB24
 ((
ut32_t
)0x01000000

	)

2868 
	#CAN_F0R1_FB25
 ((
ut32_t
)0x02000000

	)

2869 
	#CAN_F0R1_FB26
 ((
ut32_t
)0x04000000

	)

2870 
	#CAN_F0R1_FB27
 ((
ut32_t
)0x08000000

	)

2871 
	#CAN_F0R1_FB28
 ((
ut32_t
)0x10000000

	)

2872 
	#CAN_F0R1_FB29
 ((
ut32_t
)0x20000000

	)

2873 
	#CAN_F0R1_FB30
 ((
ut32_t
)0x40000000

	)

2874 
	#CAN_F0R1_FB31
 ((
ut32_t
)0x80000000

	)

2877 
	#CAN_F1R1_FB0
 ((
ut32_t
)0x00000001

	)

2878 
	#CAN_F1R1_FB1
 ((
ut32_t
)0x00000002

	)

2879 
	#CAN_F1R1_FB2
 ((
ut32_t
)0x00000004

	)

2880 
	#CAN_F1R1_FB3
 ((
ut32_t
)0x00000008

	)

2881 
	#CAN_F1R1_FB4
 ((
ut32_t
)0x00000010

	)

2882 
	#CAN_F1R1_FB5
 ((
ut32_t
)0x00000020

	)

2883 
	#CAN_F1R1_FB6
 ((
ut32_t
)0x00000040

	)

2884 
	#CAN_F1R1_FB7
 ((
ut32_t
)0x00000080

	)

2885 
	#CAN_F1R1_FB8
 ((
ut32_t
)0x00000100

	)

2886 
	#CAN_F1R1_FB9
 ((
ut32_t
)0x00000200

	)

2887 
	#CAN_F1R1_FB10
 ((
ut32_t
)0x00000400

	)

2888 
	#CAN_F1R1_FB11
 ((
ut32_t
)0x00000800

	)

2889 
	#CAN_F1R1_FB12
 ((
ut32_t
)0x00001000

	)

2890 
	#CAN_F1R1_FB13
 ((
ut32_t
)0x00002000

	)

2891 
	#CAN_F1R1_FB14
 ((
ut32_t
)0x00004000

	)

2892 
	#CAN_F1R1_FB15
 ((
ut32_t
)0x00008000

	)

2893 
	#CAN_F1R1_FB16
 ((
ut32_t
)0x00010000

	)

2894 
	#CAN_F1R1_FB17
 ((
ut32_t
)0x00020000

	)

2895 
	#CAN_F1R1_FB18
 ((
ut32_t
)0x00040000

	)

2896 
	#CAN_F1R1_FB19
 ((
ut32_t
)0x00080000

	)

2897 
	#CAN_F1R1_FB20
 ((
ut32_t
)0x00100000

	)

2898 
	#CAN_F1R1_FB21
 ((
ut32_t
)0x00200000

	)

2899 
	#CAN_F1R1_FB22
 ((
ut32_t
)0x00400000

	)

2900 
	#CAN_F1R1_FB23
 ((
ut32_t
)0x00800000

	)

2901 
	#CAN_F1R1_FB24
 ((
ut32_t
)0x01000000

	)

2902 
	#CAN_F1R1_FB25
 ((
ut32_t
)0x02000000

	)

2903 
	#CAN_F1R1_FB26
 ((
ut32_t
)0x04000000

	)

2904 
	#CAN_F1R1_FB27
 ((
ut32_t
)0x08000000

	)

2905 
	#CAN_F1R1_FB28
 ((
ut32_t
)0x10000000

	)

2906 
	#CAN_F1R1_FB29
 ((
ut32_t
)0x20000000

	)

2907 
	#CAN_F1R1_FB30
 ((
ut32_t
)0x40000000

	)

2908 
	#CAN_F1R1_FB31
 ((
ut32_t
)0x80000000

	)

2911 
	#CAN_F2R1_FB0
 ((
ut32_t
)0x00000001

	)

2912 
	#CAN_F2R1_FB1
 ((
ut32_t
)0x00000002

	)

2913 
	#CAN_F2R1_FB2
 ((
ut32_t
)0x00000004

	)

2914 
	#CAN_F2R1_FB3
 ((
ut32_t
)0x00000008

	)

2915 
	#CAN_F2R1_FB4
 ((
ut32_t
)0x00000010

	)

2916 
	#CAN_F2R1_FB5
 ((
ut32_t
)0x00000020

	)

2917 
	#CAN_F2R1_FB6
 ((
ut32_t
)0x00000040

	)

2918 
	#CAN_F2R1_FB7
 ((
ut32_t
)0x00000080

	)

2919 
	#CAN_F2R1_FB8
 ((
ut32_t
)0x00000100

	)

2920 
	#CAN_F2R1_FB9
 ((
ut32_t
)0x00000200

	)

2921 
	#CAN_F2R1_FB10
 ((
ut32_t
)0x00000400

	)

2922 
	#CAN_F2R1_FB11
 ((
ut32_t
)0x00000800

	)

2923 
	#CAN_F2R1_FB12
 ((
ut32_t
)0x00001000

	)

2924 
	#CAN_F2R1_FB13
 ((
ut32_t
)0x00002000

	)

2925 
	#CAN_F2R1_FB14
 ((
ut32_t
)0x00004000

	)

2926 
	#CAN_F2R1_FB15
 ((
ut32_t
)0x00008000

	)

2927 
	#CAN_F2R1_FB16
 ((
ut32_t
)0x00010000

	)

2928 
	#CAN_F2R1_FB17
 ((
ut32_t
)0x00020000

	)

2929 
	#CAN_F2R1_FB18
 ((
ut32_t
)0x00040000

	)

2930 
	#CAN_F2R1_FB19
 ((
ut32_t
)0x00080000

	)

2931 
	#CAN_F2R1_FB20
 ((
ut32_t
)0x00100000

	)

2932 
	#CAN_F2R1_FB21
 ((
ut32_t
)0x00200000

	)

2933 
	#CAN_F2R1_FB22
 ((
ut32_t
)0x00400000

	)

2934 
	#CAN_F2R1_FB23
 ((
ut32_t
)0x00800000

	)

2935 
	#CAN_F2R1_FB24
 ((
ut32_t
)0x01000000

	)

2936 
	#CAN_F2R1_FB25
 ((
ut32_t
)0x02000000

	)

2937 
	#CAN_F2R1_FB26
 ((
ut32_t
)0x04000000

	)

2938 
	#CAN_F2R1_FB27
 ((
ut32_t
)0x08000000

	)

2939 
	#CAN_F2R1_FB28
 ((
ut32_t
)0x10000000

	)

2940 
	#CAN_F2R1_FB29
 ((
ut32_t
)0x20000000

	)

2941 
	#CAN_F2R1_FB30
 ((
ut32_t
)0x40000000

	)

2942 
	#CAN_F2R1_FB31
 ((
ut32_t
)0x80000000

	)

2945 
	#CAN_F3R1_FB0
 ((
ut32_t
)0x00000001

	)

2946 
	#CAN_F3R1_FB1
 ((
ut32_t
)0x00000002

	)

2947 
	#CAN_F3R1_FB2
 ((
ut32_t
)0x00000004

	)

2948 
	#CAN_F3R1_FB3
 ((
ut32_t
)0x00000008

	)

2949 
	#CAN_F3R1_FB4
 ((
ut32_t
)0x00000010

	)

2950 
	#CAN_F3R1_FB5
 ((
ut32_t
)0x00000020

	)

2951 
	#CAN_F3R1_FB6
 ((
ut32_t
)0x00000040

	)

2952 
	#CAN_F3R1_FB7
 ((
ut32_t
)0x00000080

	)

2953 
	#CAN_F3R1_FB8
 ((
ut32_t
)0x00000100

	)

2954 
	#CAN_F3R1_FB9
 ((
ut32_t
)0x00000200

	)

2955 
	#CAN_F3R1_FB10
 ((
ut32_t
)0x00000400

	)

2956 
	#CAN_F3R1_FB11
 ((
ut32_t
)0x00000800

	)

2957 
	#CAN_F3R1_FB12
 ((
ut32_t
)0x00001000

	)

2958 
	#CAN_F3R1_FB13
 ((
ut32_t
)0x00002000

	)

2959 
	#CAN_F3R1_FB14
 ((
ut32_t
)0x00004000

	)

2960 
	#CAN_F3R1_FB15
 ((
ut32_t
)0x00008000

	)

2961 
	#CAN_F3R1_FB16
 ((
ut32_t
)0x00010000

	)

2962 
	#CAN_F3R1_FB17
 ((
ut32_t
)0x00020000

	)

2963 
	#CAN_F3R1_FB18
 ((
ut32_t
)0x00040000

	)

2964 
	#CAN_F3R1_FB19
 ((
ut32_t
)0x00080000

	)

2965 
	#CAN_F3R1_FB20
 ((
ut32_t
)0x00100000

	)

2966 
	#CAN_F3R1_FB21
 ((
ut32_t
)0x00200000

	)

2967 
	#CAN_F3R1_FB22
 ((
ut32_t
)0x00400000

	)

2968 
	#CAN_F3R1_FB23
 ((
ut32_t
)0x00800000

	)

2969 
	#CAN_F3R1_FB24
 ((
ut32_t
)0x01000000

	)

2970 
	#CAN_F3R1_FB25
 ((
ut32_t
)0x02000000

	)

2971 
	#CAN_F3R1_FB26
 ((
ut32_t
)0x04000000

	)

2972 
	#CAN_F3R1_FB27
 ((
ut32_t
)0x08000000

	)

2973 
	#CAN_F3R1_FB28
 ((
ut32_t
)0x10000000

	)

2974 
	#CAN_F3R1_FB29
 ((
ut32_t
)0x20000000

	)

2975 
	#CAN_F3R1_FB30
 ((
ut32_t
)0x40000000

	)

2976 
	#CAN_F3R1_FB31
 ((
ut32_t
)0x80000000

	)

2979 
	#CAN_F4R1_FB0
 ((
ut32_t
)0x00000001

	)

2980 
	#CAN_F4R1_FB1
 ((
ut32_t
)0x00000002

	)

2981 
	#CAN_F4R1_FB2
 ((
ut32_t
)0x00000004

	)

2982 
	#CAN_F4R1_FB3
 ((
ut32_t
)0x00000008

	)

2983 
	#CAN_F4R1_FB4
 ((
ut32_t
)0x00000010

	)

2984 
	#CAN_F4R1_FB5
 ((
ut32_t
)0x00000020

	)

2985 
	#CAN_F4R1_FB6
 ((
ut32_t
)0x00000040

	)

2986 
	#CAN_F4R1_FB7
 ((
ut32_t
)0x00000080

	)

2987 
	#CAN_F4R1_FB8
 ((
ut32_t
)0x00000100

	)

2988 
	#CAN_F4R1_FB9
 ((
ut32_t
)0x00000200

	)

2989 
	#CAN_F4R1_FB10
 ((
ut32_t
)0x00000400

	)

2990 
	#CAN_F4R1_FB11
 ((
ut32_t
)0x00000800

	)

2991 
	#CAN_F4R1_FB12
 ((
ut32_t
)0x00001000

	)

2992 
	#CAN_F4R1_FB13
 ((
ut32_t
)0x00002000

	)

2993 
	#CAN_F4R1_FB14
 ((
ut32_t
)0x00004000

	)

2994 
	#CAN_F4R1_FB15
 ((
ut32_t
)0x00008000

	)

2995 
	#CAN_F4R1_FB16
 ((
ut32_t
)0x00010000

	)

2996 
	#CAN_F4R1_FB17
 ((
ut32_t
)0x00020000

	)

2997 
	#CAN_F4R1_FB18
 ((
ut32_t
)0x00040000

	)

2998 
	#CAN_F4R1_FB19
 ((
ut32_t
)0x00080000

	)

2999 
	#CAN_F4R1_FB20
 ((
ut32_t
)0x00100000

	)

3000 
	#CAN_F4R1_FB21
 ((
ut32_t
)0x00200000

	)

3001 
	#CAN_F4R1_FB22
 ((
ut32_t
)0x00400000

	)

3002 
	#CAN_F4R1_FB23
 ((
ut32_t
)0x00800000

	)

3003 
	#CAN_F4R1_FB24
 ((
ut32_t
)0x01000000

	)

3004 
	#CAN_F4R1_FB25
 ((
ut32_t
)0x02000000

	)

3005 
	#CAN_F4R1_FB26
 ((
ut32_t
)0x04000000

	)

3006 
	#CAN_F4R1_FB27
 ((
ut32_t
)0x08000000

	)

3007 
	#CAN_F4R1_FB28
 ((
ut32_t
)0x10000000

	)

3008 
	#CAN_F4R1_FB29
 ((
ut32_t
)0x20000000

	)

3009 
	#CAN_F4R1_FB30
 ((
ut32_t
)0x40000000

	)

3010 
	#CAN_F4R1_FB31
 ((
ut32_t
)0x80000000

	)

3013 
	#CAN_F5R1_FB0
 ((
ut32_t
)0x00000001

	)

3014 
	#CAN_F5R1_FB1
 ((
ut32_t
)0x00000002

	)

3015 
	#CAN_F5R1_FB2
 ((
ut32_t
)0x00000004

	)

3016 
	#CAN_F5R1_FB3
 ((
ut32_t
)0x00000008

	)

3017 
	#CAN_F5R1_FB4
 ((
ut32_t
)0x00000010

	)

3018 
	#CAN_F5R1_FB5
 ((
ut32_t
)0x00000020

	)

3019 
	#CAN_F5R1_FB6
 ((
ut32_t
)0x00000040

	)

3020 
	#CAN_F5R1_FB7
 ((
ut32_t
)0x00000080

	)

3021 
	#CAN_F5R1_FB8
 ((
ut32_t
)0x00000100

	)

3022 
	#CAN_F5R1_FB9
 ((
ut32_t
)0x00000200

	)

3023 
	#CAN_F5R1_FB10
 ((
ut32_t
)0x00000400

	)

3024 
	#CAN_F5R1_FB11
 ((
ut32_t
)0x00000800

	)

3025 
	#CAN_F5R1_FB12
 ((
ut32_t
)0x00001000

	)

3026 
	#CAN_F5R1_FB13
 ((
ut32_t
)0x00002000

	)

3027 
	#CAN_F5R1_FB14
 ((
ut32_t
)0x00004000

	)

3028 
	#CAN_F5R1_FB15
 ((
ut32_t
)0x00008000

	)

3029 
	#CAN_F5R1_FB16
 ((
ut32_t
)0x00010000

	)

3030 
	#CAN_F5R1_FB17
 ((
ut32_t
)0x00020000

	)

3031 
	#CAN_F5R1_FB18
 ((
ut32_t
)0x00040000

	)

3032 
	#CAN_F5R1_FB19
 ((
ut32_t
)0x00080000

	)

3033 
	#CAN_F5R1_FB20
 ((
ut32_t
)0x00100000

	)

3034 
	#CAN_F5R1_FB21
 ((
ut32_t
)0x00200000

	)

3035 
	#CAN_F5R1_FB22
 ((
ut32_t
)0x00400000

	)

3036 
	#CAN_F5R1_FB23
 ((
ut32_t
)0x00800000

	)

3037 
	#CAN_F5R1_FB24
 ((
ut32_t
)0x01000000

	)

3038 
	#CAN_F5R1_FB25
 ((
ut32_t
)0x02000000

	)

3039 
	#CAN_F5R1_FB26
 ((
ut32_t
)0x04000000

	)

3040 
	#CAN_F5R1_FB27
 ((
ut32_t
)0x08000000

	)

3041 
	#CAN_F5R1_FB28
 ((
ut32_t
)0x10000000

	)

3042 
	#CAN_F5R1_FB29
 ((
ut32_t
)0x20000000

	)

3043 
	#CAN_F5R1_FB30
 ((
ut32_t
)0x40000000

	)

3044 
	#CAN_F5R1_FB31
 ((
ut32_t
)0x80000000

	)

3047 
	#CAN_F6R1_FB0
 ((
ut32_t
)0x00000001

	)

3048 
	#CAN_F6R1_FB1
 ((
ut32_t
)0x00000002

	)

3049 
	#CAN_F6R1_FB2
 ((
ut32_t
)0x00000004

	)

3050 
	#CAN_F6R1_FB3
 ((
ut32_t
)0x00000008

	)

3051 
	#CAN_F6R1_FB4
 ((
ut32_t
)0x00000010

	)

3052 
	#CAN_F6R1_FB5
 ((
ut32_t
)0x00000020

	)

3053 
	#CAN_F6R1_FB6
 ((
ut32_t
)0x00000040

	)

3054 
	#CAN_F6R1_FB7
 ((
ut32_t
)0x00000080

	)

3055 
	#CAN_F6R1_FB8
 ((
ut32_t
)0x00000100

	)

3056 
	#CAN_F6R1_FB9
 ((
ut32_t
)0x00000200

	)

3057 
	#CAN_F6R1_FB10
 ((
ut32_t
)0x00000400

	)

3058 
	#CAN_F6R1_FB11
 ((
ut32_t
)0x00000800

	)

3059 
	#CAN_F6R1_FB12
 ((
ut32_t
)0x00001000

	)

3060 
	#CAN_F6R1_FB13
 ((
ut32_t
)0x00002000

	)

3061 
	#CAN_F6R1_FB14
 ((
ut32_t
)0x00004000

	)

3062 
	#CAN_F6R1_FB15
 ((
ut32_t
)0x00008000

	)

3063 
	#CAN_F6R1_FB16
 ((
ut32_t
)0x00010000

	)

3064 
	#CAN_F6R1_FB17
 ((
ut32_t
)0x00020000

	)

3065 
	#CAN_F6R1_FB18
 ((
ut32_t
)0x00040000

	)

3066 
	#CAN_F6R1_FB19
 ((
ut32_t
)0x00080000

	)

3067 
	#CAN_F6R1_FB20
 ((
ut32_t
)0x00100000

	)

3068 
	#CAN_F6R1_FB21
 ((
ut32_t
)0x00200000

	)

3069 
	#CAN_F6R1_FB22
 ((
ut32_t
)0x00400000

	)

3070 
	#CAN_F6R1_FB23
 ((
ut32_t
)0x00800000

	)

3071 
	#CAN_F6R1_FB24
 ((
ut32_t
)0x01000000

	)

3072 
	#CAN_F6R1_FB25
 ((
ut32_t
)0x02000000

	)

3073 
	#CAN_F6R1_FB26
 ((
ut32_t
)0x04000000

	)

3074 
	#CAN_F6R1_FB27
 ((
ut32_t
)0x08000000

	)

3075 
	#CAN_F6R1_FB28
 ((
ut32_t
)0x10000000

	)

3076 
	#CAN_F6R1_FB29
 ((
ut32_t
)0x20000000

	)

3077 
	#CAN_F6R1_FB30
 ((
ut32_t
)0x40000000

	)

3078 
	#CAN_F6R1_FB31
 ((
ut32_t
)0x80000000

	)

3081 
	#CAN_F7R1_FB0
 ((
ut32_t
)0x00000001

	)

3082 
	#CAN_F7R1_FB1
 ((
ut32_t
)0x00000002

	)

3083 
	#CAN_F7R1_FB2
 ((
ut32_t
)0x00000004

	)

3084 
	#CAN_F7R1_FB3
 ((
ut32_t
)0x00000008

	)

3085 
	#CAN_F7R1_FB4
 ((
ut32_t
)0x00000010

	)

3086 
	#CAN_F7R1_FB5
 ((
ut32_t
)0x00000020

	)

3087 
	#CAN_F7R1_FB6
 ((
ut32_t
)0x00000040

	)

3088 
	#CAN_F7R1_FB7
 ((
ut32_t
)0x00000080

	)

3089 
	#CAN_F7R1_FB8
 ((
ut32_t
)0x00000100

	)

3090 
	#CAN_F7R1_FB9
 ((
ut32_t
)0x00000200

	)

3091 
	#CAN_F7R1_FB10
 ((
ut32_t
)0x00000400

	)

3092 
	#CAN_F7R1_FB11
 ((
ut32_t
)0x00000800

	)

3093 
	#CAN_F7R1_FB12
 ((
ut32_t
)0x00001000

	)

3094 
	#CAN_F7R1_FB13
 ((
ut32_t
)0x00002000

	)

3095 
	#CAN_F7R1_FB14
 ((
ut32_t
)0x00004000

	)

3096 
	#CAN_F7R1_FB15
 ((
ut32_t
)0x00008000

	)

3097 
	#CAN_F7R1_FB16
 ((
ut32_t
)0x00010000

	)

3098 
	#CAN_F7R1_FB17
 ((
ut32_t
)0x00020000

	)

3099 
	#CAN_F7R1_FB18
 ((
ut32_t
)0x00040000

	)

3100 
	#CAN_F7R1_FB19
 ((
ut32_t
)0x00080000

	)

3101 
	#CAN_F7R1_FB20
 ((
ut32_t
)0x00100000

	)

3102 
	#CAN_F7R1_FB21
 ((
ut32_t
)0x00200000

	)

3103 
	#CAN_F7R1_FB22
 ((
ut32_t
)0x00400000

	)

3104 
	#CAN_F7R1_FB23
 ((
ut32_t
)0x00800000

	)

3105 
	#CAN_F7R1_FB24
 ((
ut32_t
)0x01000000

	)

3106 
	#CAN_F7R1_FB25
 ((
ut32_t
)0x02000000

	)

3107 
	#CAN_F7R1_FB26
 ((
ut32_t
)0x04000000

	)

3108 
	#CAN_F7R1_FB27
 ((
ut32_t
)0x08000000

	)

3109 
	#CAN_F7R1_FB28
 ((
ut32_t
)0x10000000

	)

3110 
	#CAN_F7R1_FB29
 ((
ut32_t
)0x20000000

	)

3111 
	#CAN_F7R1_FB30
 ((
ut32_t
)0x40000000

	)

3112 
	#CAN_F7R1_FB31
 ((
ut32_t
)0x80000000

	)

3115 
	#CAN_F8R1_FB0
 ((
ut32_t
)0x00000001

	)

3116 
	#CAN_F8R1_FB1
 ((
ut32_t
)0x00000002

	)

3117 
	#CAN_F8R1_FB2
 ((
ut32_t
)0x00000004

	)

3118 
	#CAN_F8R1_FB3
 ((
ut32_t
)0x00000008

	)

3119 
	#CAN_F8R1_FB4
 ((
ut32_t
)0x00000010

	)

3120 
	#CAN_F8R1_FB5
 ((
ut32_t
)0x00000020

	)

3121 
	#CAN_F8R1_FB6
 ((
ut32_t
)0x00000040

	)

3122 
	#CAN_F8R1_FB7
 ((
ut32_t
)0x00000080

	)

3123 
	#CAN_F8R1_FB8
 ((
ut32_t
)0x00000100

	)

3124 
	#CAN_F8R1_FB9
 ((
ut32_t
)0x00000200

	)

3125 
	#CAN_F8R1_FB10
 ((
ut32_t
)0x00000400

	)

3126 
	#CAN_F8R1_FB11
 ((
ut32_t
)0x00000800

	)

3127 
	#CAN_F8R1_FB12
 ((
ut32_t
)0x00001000

	)

3128 
	#CAN_F8R1_FB13
 ((
ut32_t
)0x00002000

	)

3129 
	#CAN_F8R1_FB14
 ((
ut32_t
)0x00004000

	)

3130 
	#CAN_F8R1_FB15
 ((
ut32_t
)0x00008000

	)

3131 
	#CAN_F8R1_FB16
 ((
ut32_t
)0x00010000

	)

3132 
	#CAN_F8R1_FB17
 ((
ut32_t
)0x00020000

	)

3133 
	#CAN_F8R1_FB18
 ((
ut32_t
)0x00040000

	)

3134 
	#CAN_F8R1_FB19
 ((
ut32_t
)0x00080000

	)

3135 
	#CAN_F8R1_FB20
 ((
ut32_t
)0x00100000

	)

3136 
	#CAN_F8R1_FB21
 ((
ut32_t
)0x00200000

	)

3137 
	#CAN_F8R1_FB22
 ((
ut32_t
)0x00400000

	)

3138 
	#CAN_F8R1_FB23
 ((
ut32_t
)0x00800000

	)

3139 
	#CAN_F8R1_FB24
 ((
ut32_t
)0x01000000

	)

3140 
	#CAN_F8R1_FB25
 ((
ut32_t
)0x02000000

	)

3141 
	#CAN_F8R1_FB26
 ((
ut32_t
)0x04000000

	)

3142 
	#CAN_F8R1_FB27
 ((
ut32_t
)0x08000000

	)

3143 
	#CAN_F8R1_FB28
 ((
ut32_t
)0x10000000

	)

3144 
	#CAN_F8R1_FB29
 ((
ut32_t
)0x20000000

	)

3145 
	#CAN_F8R1_FB30
 ((
ut32_t
)0x40000000

	)

3146 
	#CAN_F8R1_FB31
 ((
ut32_t
)0x80000000

	)

3149 
	#CAN_F9R1_FB0
 ((
ut32_t
)0x00000001

	)

3150 
	#CAN_F9R1_FB1
 ((
ut32_t
)0x00000002

	)

3151 
	#CAN_F9R1_FB2
 ((
ut32_t
)0x00000004

	)

3152 
	#CAN_F9R1_FB3
 ((
ut32_t
)0x00000008

	)

3153 
	#CAN_F9R1_FB4
 ((
ut32_t
)0x00000010

	)

3154 
	#CAN_F9R1_FB5
 ((
ut32_t
)0x00000020

	)

3155 
	#CAN_F9R1_FB6
 ((
ut32_t
)0x00000040

	)

3156 
	#CAN_F9R1_FB7
 ((
ut32_t
)0x00000080

	)

3157 
	#CAN_F9R1_FB8
 ((
ut32_t
)0x00000100

	)

3158 
	#CAN_F9R1_FB9
 ((
ut32_t
)0x00000200

	)

3159 
	#CAN_F9R1_FB10
 ((
ut32_t
)0x00000400

	)

3160 
	#CAN_F9R1_FB11
 ((
ut32_t
)0x00000800

	)

3161 
	#CAN_F9R1_FB12
 ((
ut32_t
)0x00001000

	)

3162 
	#CAN_F9R1_FB13
 ((
ut32_t
)0x00002000

	)

3163 
	#CAN_F9R1_FB14
 ((
ut32_t
)0x00004000

	)

3164 
	#CAN_F9R1_FB15
 ((
ut32_t
)0x00008000

	)

3165 
	#CAN_F9R1_FB16
 ((
ut32_t
)0x00010000

	)

3166 
	#CAN_F9R1_FB17
 ((
ut32_t
)0x00020000

	)

3167 
	#CAN_F9R1_FB18
 ((
ut32_t
)0x00040000

	)

3168 
	#CAN_F9R1_FB19
 ((
ut32_t
)0x00080000

	)

3169 
	#CAN_F9R1_FB20
 ((
ut32_t
)0x00100000

	)

3170 
	#CAN_F9R1_FB21
 ((
ut32_t
)0x00200000

	)

3171 
	#CAN_F9R1_FB22
 ((
ut32_t
)0x00400000

	)

3172 
	#CAN_F9R1_FB23
 ((
ut32_t
)0x00800000

	)

3173 
	#CAN_F9R1_FB24
 ((
ut32_t
)0x01000000

	)

3174 
	#CAN_F9R1_FB25
 ((
ut32_t
)0x02000000

	)

3175 
	#CAN_F9R1_FB26
 ((
ut32_t
)0x04000000

	)

3176 
	#CAN_F9R1_FB27
 ((
ut32_t
)0x08000000

	)

3177 
	#CAN_F9R1_FB28
 ((
ut32_t
)0x10000000

	)

3178 
	#CAN_F9R1_FB29
 ((
ut32_t
)0x20000000

	)

3179 
	#CAN_F9R1_FB30
 ((
ut32_t
)0x40000000

	)

3180 
	#CAN_F9R1_FB31
 ((
ut32_t
)0x80000000

	)

3183 
	#CAN_F10R1_FB0
 ((
ut32_t
)0x00000001

	)

3184 
	#CAN_F10R1_FB1
 ((
ut32_t
)0x00000002

	)

3185 
	#CAN_F10R1_FB2
 ((
ut32_t
)0x00000004

	)

3186 
	#CAN_F10R1_FB3
 ((
ut32_t
)0x00000008

	)

3187 
	#CAN_F10R1_FB4
 ((
ut32_t
)0x00000010

	)

3188 
	#CAN_F10R1_FB5
 ((
ut32_t
)0x00000020

	)

3189 
	#CAN_F10R1_FB6
 ((
ut32_t
)0x00000040

	)

3190 
	#CAN_F10R1_FB7
 ((
ut32_t
)0x00000080

	)

3191 
	#CAN_F10R1_FB8
 ((
ut32_t
)0x00000100

	)

3192 
	#CAN_F10R1_FB9
 ((
ut32_t
)0x00000200

	)

3193 
	#CAN_F10R1_FB10
 ((
ut32_t
)0x00000400

	)

3194 
	#CAN_F10R1_FB11
 ((
ut32_t
)0x00000800

	)

3195 
	#CAN_F10R1_FB12
 ((
ut32_t
)0x00001000

	)

3196 
	#CAN_F10R1_FB13
 ((
ut32_t
)0x00002000

	)

3197 
	#CAN_F10R1_FB14
 ((
ut32_t
)0x00004000

	)

3198 
	#CAN_F10R1_FB15
 ((
ut32_t
)0x00008000

	)

3199 
	#CAN_F10R1_FB16
 ((
ut32_t
)0x00010000

	)

3200 
	#CAN_F10R1_FB17
 ((
ut32_t
)0x00020000

	)

3201 
	#CAN_F10R1_FB18
 ((
ut32_t
)0x00040000

	)

3202 
	#CAN_F10R1_FB19
 ((
ut32_t
)0x00080000

	)

3203 
	#CAN_F10R1_FB20
 ((
ut32_t
)0x00100000

	)

3204 
	#CAN_F10R1_FB21
 ((
ut32_t
)0x00200000

	)

3205 
	#CAN_F10R1_FB22
 ((
ut32_t
)0x00400000

	)

3206 
	#CAN_F10R1_FB23
 ((
ut32_t
)0x00800000

	)

3207 
	#CAN_F10R1_FB24
 ((
ut32_t
)0x01000000

	)

3208 
	#CAN_F10R1_FB25
 ((
ut32_t
)0x02000000

	)

3209 
	#CAN_F10R1_FB26
 ((
ut32_t
)0x04000000

	)

3210 
	#CAN_F10R1_FB27
 ((
ut32_t
)0x08000000

	)

3211 
	#CAN_F10R1_FB28
 ((
ut32_t
)0x10000000

	)

3212 
	#CAN_F10R1_FB29
 ((
ut32_t
)0x20000000

	)

3213 
	#CAN_F10R1_FB30
 ((
ut32_t
)0x40000000

	)

3214 
	#CAN_F10R1_FB31
 ((
ut32_t
)0x80000000

	)

3217 
	#CAN_F11R1_FB0
 ((
ut32_t
)0x00000001

	)

3218 
	#CAN_F11R1_FB1
 ((
ut32_t
)0x00000002

	)

3219 
	#CAN_F11R1_FB2
 ((
ut32_t
)0x00000004

	)

3220 
	#CAN_F11R1_FB3
 ((
ut32_t
)0x00000008

	)

3221 
	#CAN_F11R1_FB4
 ((
ut32_t
)0x00000010

	)

3222 
	#CAN_F11R1_FB5
 ((
ut32_t
)0x00000020

	)

3223 
	#CAN_F11R1_FB6
 ((
ut32_t
)0x00000040

	)

3224 
	#CAN_F11R1_FB7
 ((
ut32_t
)0x00000080

	)

3225 
	#CAN_F11R1_FB8
 ((
ut32_t
)0x00000100

	)

3226 
	#CAN_F11R1_FB9
 ((
ut32_t
)0x00000200

	)

3227 
	#CAN_F11R1_FB10
 ((
ut32_t
)0x00000400

	)

3228 
	#CAN_F11R1_FB11
 ((
ut32_t
)0x00000800

	)

3229 
	#CAN_F11R1_FB12
 ((
ut32_t
)0x00001000

	)

3230 
	#CAN_F11R1_FB13
 ((
ut32_t
)0x00002000

	)

3231 
	#CAN_F11R1_FB14
 ((
ut32_t
)0x00004000

	)

3232 
	#CAN_F11R1_FB15
 ((
ut32_t
)0x00008000

	)

3233 
	#CAN_F11R1_FB16
 ((
ut32_t
)0x00010000

	)

3234 
	#CAN_F11R1_FB17
 ((
ut32_t
)0x00020000

	)

3235 
	#CAN_F11R1_FB18
 ((
ut32_t
)0x00040000

	)

3236 
	#CAN_F11R1_FB19
 ((
ut32_t
)0x00080000

	)

3237 
	#CAN_F11R1_FB20
 ((
ut32_t
)0x00100000

	)

3238 
	#CAN_F11R1_FB21
 ((
ut32_t
)0x00200000

	)

3239 
	#CAN_F11R1_FB22
 ((
ut32_t
)0x00400000

	)

3240 
	#CAN_F11R1_FB23
 ((
ut32_t
)0x00800000

	)

3241 
	#CAN_F11R1_FB24
 ((
ut32_t
)0x01000000

	)

3242 
	#CAN_F11R1_FB25
 ((
ut32_t
)0x02000000

	)

3243 
	#CAN_F11R1_FB26
 ((
ut32_t
)0x04000000

	)

3244 
	#CAN_F11R1_FB27
 ((
ut32_t
)0x08000000

	)

3245 
	#CAN_F11R1_FB28
 ((
ut32_t
)0x10000000

	)

3246 
	#CAN_F11R1_FB29
 ((
ut32_t
)0x20000000

	)

3247 
	#CAN_F11R1_FB30
 ((
ut32_t
)0x40000000

	)

3248 
	#CAN_F11R1_FB31
 ((
ut32_t
)0x80000000

	)

3251 
	#CAN_F12R1_FB0
 ((
ut32_t
)0x00000001

	)

3252 
	#CAN_F12R1_FB1
 ((
ut32_t
)0x00000002

	)

3253 
	#CAN_F12R1_FB2
 ((
ut32_t
)0x00000004

	)

3254 
	#CAN_F12R1_FB3
 ((
ut32_t
)0x00000008

	)

3255 
	#CAN_F12R1_FB4
 ((
ut32_t
)0x00000010

	)

3256 
	#CAN_F12R1_FB5
 ((
ut32_t
)0x00000020

	)

3257 
	#CAN_F12R1_FB6
 ((
ut32_t
)0x00000040

	)

3258 
	#CAN_F12R1_FB7
 ((
ut32_t
)0x00000080

	)

3259 
	#CAN_F12R1_FB8
 ((
ut32_t
)0x00000100

	)

3260 
	#CAN_F12R1_FB9
 ((
ut32_t
)0x00000200

	)

3261 
	#CAN_F12R1_FB10
 ((
ut32_t
)0x00000400

	)

3262 
	#CAN_F12R1_FB11
 ((
ut32_t
)0x00000800

	)

3263 
	#CAN_F12R1_FB12
 ((
ut32_t
)0x00001000

	)

3264 
	#CAN_F12R1_FB13
 ((
ut32_t
)0x00002000

	)

3265 
	#CAN_F12R1_FB14
 ((
ut32_t
)0x00004000

	)

3266 
	#CAN_F12R1_FB15
 ((
ut32_t
)0x00008000

	)

3267 
	#CAN_F12R1_FB16
 ((
ut32_t
)0x00010000

	)

3268 
	#CAN_F12R1_FB17
 ((
ut32_t
)0x00020000

	)

3269 
	#CAN_F12R1_FB18
 ((
ut32_t
)0x00040000

	)

3270 
	#CAN_F12R1_FB19
 ((
ut32_t
)0x00080000

	)

3271 
	#CAN_F12R1_FB20
 ((
ut32_t
)0x00100000

	)

3272 
	#CAN_F12R1_FB21
 ((
ut32_t
)0x00200000

	)

3273 
	#CAN_F12R1_FB22
 ((
ut32_t
)0x00400000

	)

3274 
	#CAN_F12R1_FB23
 ((
ut32_t
)0x00800000

	)

3275 
	#CAN_F12R1_FB24
 ((
ut32_t
)0x01000000

	)

3276 
	#CAN_F12R1_FB25
 ((
ut32_t
)0x02000000

	)

3277 
	#CAN_F12R1_FB26
 ((
ut32_t
)0x04000000

	)

3278 
	#CAN_F12R1_FB27
 ((
ut32_t
)0x08000000

	)

3279 
	#CAN_F12R1_FB28
 ((
ut32_t
)0x10000000

	)

3280 
	#CAN_F12R1_FB29
 ((
ut32_t
)0x20000000

	)

3281 
	#CAN_F12R1_FB30
 ((
ut32_t
)0x40000000

	)

3282 
	#CAN_F12R1_FB31
 ((
ut32_t
)0x80000000

	)

3285 
	#CAN_F13R1_FB0
 ((
ut32_t
)0x00000001

	)

3286 
	#CAN_F13R1_FB1
 ((
ut32_t
)0x00000002

	)

3287 
	#CAN_F13R1_FB2
 ((
ut32_t
)0x00000004

	)

3288 
	#CAN_F13R1_FB3
 ((
ut32_t
)0x00000008

	)

3289 
	#CAN_F13R1_FB4
 ((
ut32_t
)0x00000010

	)

3290 
	#CAN_F13R1_FB5
 ((
ut32_t
)0x00000020

	)

3291 
	#CAN_F13R1_FB6
 ((
ut32_t
)0x00000040

	)

3292 
	#CAN_F13R1_FB7
 ((
ut32_t
)0x00000080

	)

3293 
	#CAN_F13R1_FB8
 ((
ut32_t
)0x00000100

	)

3294 
	#CAN_F13R1_FB9
 ((
ut32_t
)0x00000200

	)

3295 
	#CAN_F13R1_FB10
 ((
ut32_t
)0x00000400

	)

3296 
	#CAN_F13R1_FB11
 ((
ut32_t
)0x00000800

	)

3297 
	#CAN_F13R1_FB12
 ((
ut32_t
)0x00001000

	)

3298 
	#CAN_F13R1_FB13
 ((
ut32_t
)0x00002000

	)

3299 
	#CAN_F13R1_FB14
 ((
ut32_t
)0x00004000

	)

3300 
	#CAN_F13R1_FB15
 ((
ut32_t
)0x00008000

	)

3301 
	#CAN_F13R1_FB16
 ((
ut32_t
)0x00010000

	)

3302 
	#CAN_F13R1_FB17
 ((
ut32_t
)0x00020000

	)

3303 
	#CAN_F13R1_FB18
 ((
ut32_t
)0x00040000

	)

3304 
	#CAN_F13R1_FB19
 ((
ut32_t
)0x00080000

	)

3305 
	#CAN_F13R1_FB20
 ((
ut32_t
)0x00100000

	)

3306 
	#CAN_F13R1_FB21
 ((
ut32_t
)0x00200000

	)

3307 
	#CAN_F13R1_FB22
 ((
ut32_t
)0x00400000

	)

3308 
	#CAN_F13R1_FB23
 ((
ut32_t
)0x00800000

	)

3309 
	#CAN_F13R1_FB24
 ((
ut32_t
)0x01000000

	)

3310 
	#CAN_F13R1_FB25
 ((
ut32_t
)0x02000000

	)

3311 
	#CAN_F13R1_FB26
 ((
ut32_t
)0x04000000

	)

3312 
	#CAN_F13R1_FB27
 ((
ut32_t
)0x08000000

	)

3313 
	#CAN_F13R1_FB28
 ((
ut32_t
)0x10000000

	)

3314 
	#CAN_F13R1_FB29
 ((
ut32_t
)0x20000000

	)

3315 
	#CAN_F13R1_FB30
 ((
ut32_t
)0x40000000

	)

3316 
	#CAN_F13R1_FB31
 ((
ut32_t
)0x80000000

	)

3319 
	#CAN_F0R2_FB0
 ((
ut32_t
)0x00000001

	)

3320 
	#CAN_F0R2_FB1
 ((
ut32_t
)0x00000002

	)

3321 
	#CAN_F0R2_FB2
 ((
ut32_t
)0x00000004

	)

3322 
	#CAN_F0R2_FB3
 ((
ut32_t
)0x00000008

	)

3323 
	#CAN_F0R2_FB4
 ((
ut32_t
)0x00000010

	)

3324 
	#CAN_F0R2_FB5
 ((
ut32_t
)0x00000020

	)

3325 
	#CAN_F0R2_FB6
 ((
ut32_t
)0x00000040

	)

3326 
	#CAN_F0R2_FB7
 ((
ut32_t
)0x00000080

	)

3327 
	#CAN_F0R2_FB8
 ((
ut32_t
)0x00000100

	)

3328 
	#CAN_F0R2_FB9
 ((
ut32_t
)0x00000200

	)

3329 
	#CAN_F0R2_FB10
 ((
ut32_t
)0x00000400

	)

3330 
	#CAN_F0R2_FB11
 ((
ut32_t
)0x00000800

	)

3331 
	#CAN_F0R2_FB12
 ((
ut32_t
)0x00001000

	)

3332 
	#CAN_F0R2_FB13
 ((
ut32_t
)0x00002000

	)

3333 
	#CAN_F0R2_FB14
 ((
ut32_t
)0x00004000

	)

3334 
	#CAN_F0R2_FB15
 ((
ut32_t
)0x00008000

	)

3335 
	#CAN_F0R2_FB16
 ((
ut32_t
)0x00010000

	)

3336 
	#CAN_F0R2_FB17
 ((
ut32_t
)0x00020000

	)

3337 
	#CAN_F0R2_FB18
 ((
ut32_t
)0x00040000

	)

3338 
	#CAN_F0R2_FB19
 ((
ut32_t
)0x00080000

	)

3339 
	#CAN_F0R2_FB20
 ((
ut32_t
)0x00100000

	)

3340 
	#CAN_F0R2_FB21
 ((
ut32_t
)0x00200000

	)

3341 
	#CAN_F0R2_FB22
 ((
ut32_t
)0x00400000

	)

3342 
	#CAN_F0R2_FB23
 ((
ut32_t
)0x00800000

	)

3343 
	#CAN_F0R2_FB24
 ((
ut32_t
)0x01000000

	)

3344 
	#CAN_F0R2_FB25
 ((
ut32_t
)0x02000000

	)

3345 
	#CAN_F0R2_FB26
 ((
ut32_t
)0x04000000

	)

3346 
	#CAN_F0R2_FB27
 ((
ut32_t
)0x08000000

	)

3347 
	#CAN_F0R2_FB28
 ((
ut32_t
)0x10000000

	)

3348 
	#CAN_F0R2_FB29
 ((
ut32_t
)0x20000000

	)

3349 
	#CAN_F0R2_FB30
 ((
ut32_t
)0x40000000

	)

3350 
	#CAN_F0R2_FB31
 ((
ut32_t
)0x80000000

	)

3353 
	#CAN_F1R2_FB0
 ((
ut32_t
)0x00000001

	)

3354 
	#CAN_F1R2_FB1
 ((
ut32_t
)0x00000002

	)

3355 
	#CAN_F1R2_FB2
 ((
ut32_t
)0x00000004

	)

3356 
	#CAN_F1R2_FB3
 ((
ut32_t
)0x00000008

	)

3357 
	#CAN_F1R2_FB4
 ((
ut32_t
)0x00000010

	)

3358 
	#CAN_F1R2_FB5
 ((
ut32_t
)0x00000020

	)

3359 
	#CAN_F1R2_FB6
 ((
ut32_t
)0x00000040

	)

3360 
	#CAN_F1R2_FB7
 ((
ut32_t
)0x00000080

	)

3361 
	#CAN_F1R2_FB8
 ((
ut32_t
)0x00000100

	)

3362 
	#CAN_F1R2_FB9
 ((
ut32_t
)0x00000200

	)

3363 
	#CAN_F1R2_FB10
 ((
ut32_t
)0x00000400

	)

3364 
	#CAN_F1R2_FB11
 ((
ut32_t
)0x00000800

	)

3365 
	#CAN_F1R2_FB12
 ((
ut32_t
)0x00001000

	)

3366 
	#CAN_F1R2_FB13
 ((
ut32_t
)0x00002000

	)

3367 
	#CAN_F1R2_FB14
 ((
ut32_t
)0x00004000

	)

3368 
	#CAN_F1R2_FB15
 ((
ut32_t
)0x00008000

	)

3369 
	#CAN_F1R2_FB16
 ((
ut32_t
)0x00010000

	)

3370 
	#CAN_F1R2_FB17
 ((
ut32_t
)0x00020000

	)

3371 
	#CAN_F1R2_FB18
 ((
ut32_t
)0x00040000

	)

3372 
	#CAN_F1R2_FB19
 ((
ut32_t
)0x00080000

	)

3373 
	#CAN_F1R2_FB20
 ((
ut32_t
)0x00100000

	)

3374 
	#CAN_F1R2_FB21
 ((
ut32_t
)0x00200000

	)

3375 
	#CAN_F1R2_FB22
 ((
ut32_t
)0x00400000

	)

3376 
	#CAN_F1R2_FB23
 ((
ut32_t
)0x00800000

	)

3377 
	#CAN_F1R2_FB24
 ((
ut32_t
)0x01000000

	)

3378 
	#CAN_F1R2_FB25
 ((
ut32_t
)0x02000000

	)

3379 
	#CAN_F1R2_FB26
 ((
ut32_t
)0x04000000

	)

3380 
	#CAN_F1R2_FB27
 ((
ut32_t
)0x08000000

	)

3381 
	#CAN_F1R2_FB28
 ((
ut32_t
)0x10000000

	)

3382 
	#CAN_F1R2_FB29
 ((
ut32_t
)0x20000000

	)

3383 
	#CAN_F1R2_FB30
 ((
ut32_t
)0x40000000

	)

3384 
	#CAN_F1R2_FB31
 ((
ut32_t
)0x80000000

	)

3387 
	#CAN_F2R2_FB0
 ((
ut32_t
)0x00000001

	)

3388 
	#CAN_F2R2_FB1
 ((
ut32_t
)0x00000002

	)

3389 
	#CAN_F2R2_FB2
 ((
ut32_t
)0x00000004

	)

3390 
	#CAN_F2R2_FB3
 ((
ut32_t
)0x00000008

	)

3391 
	#CAN_F2R2_FB4
 ((
ut32_t
)0x00000010

	)

3392 
	#CAN_F2R2_FB5
 ((
ut32_t
)0x00000020

	)

3393 
	#CAN_F2R2_FB6
 ((
ut32_t
)0x00000040

	)

3394 
	#CAN_F2R2_FB7
 ((
ut32_t
)0x00000080

	)

3395 
	#CAN_F2R2_FB8
 ((
ut32_t
)0x00000100

	)

3396 
	#CAN_F2R2_FB9
 ((
ut32_t
)0x00000200

	)

3397 
	#CAN_F2R2_FB10
 ((
ut32_t
)0x00000400

	)

3398 
	#CAN_F2R2_FB11
 ((
ut32_t
)0x00000800

	)

3399 
	#CAN_F2R2_FB12
 ((
ut32_t
)0x00001000

	)

3400 
	#CAN_F2R2_FB13
 ((
ut32_t
)0x00002000

	)

3401 
	#CAN_F2R2_FB14
 ((
ut32_t
)0x00004000

	)

3402 
	#CAN_F2R2_FB15
 ((
ut32_t
)0x00008000

	)

3403 
	#CAN_F2R2_FB16
 ((
ut32_t
)0x00010000

	)

3404 
	#CAN_F2R2_FB17
 ((
ut32_t
)0x00020000

	)

3405 
	#CAN_F2R2_FB18
 ((
ut32_t
)0x00040000

	)

3406 
	#CAN_F2R2_FB19
 ((
ut32_t
)0x00080000

	)

3407 
	#CAN_F2R2_FB20
 ((
ut32_t
)0x00100000

	)

3408 
	#CAN_F2R2_FB21
 ((
ut32_t
)0x00200000

	)

3409 
	#CAN_F2R2_FB22
 ((
ut32_t
)0x00400000

	)

3410 
	#CAN_F2R2_FB23
 ((
ut32_t
)0x00800000

	)

3411 
	#CAN_F2R2_FB24
 ((
ut32_t
)0x01000000

	)

3412 
	#CAN_F2R2_FB25
 ((
ut32_t
)0x02000000

	)

3413 
	#CAN_F2R2_FB26
 ((
ut32_t
)0x04000000

	)

3414 
	#CAN_F2R2_FB27
 ((
ut32_t
)0x08000000

	)

3415 
	#CAN_F2R2_FB28
 ((
ut32_t
)0x10000000

	)

3416 
	#CAN_F2R2_FB29
 ((
ut32_t
)0x20000000

	)

3417 
	#CAN_F2R2_FB30
 ((
ut32_t
)0x40000000

	)

3418 
	#CAN_F2R2_FB31
 ((
ut32_t
)0x80000000

	)

3421 
	#CAN_F3R2_FB0
 ((
ut32_t
)0x00000001

	)

3422 
	#CAN_F3R2_FB1
 ((
ut32_t
)0x00000002

	)

3423 
	#CAN_F3R2_FB2
 ((
ut32_t
)0x00000004

	)

3424 
	#CAN_F3R2_FB3
 ((
ut32_t
)0x00000008

	)

3425 
	#CAN_F3R2_FB4
 ((
ut32_t
)0x00000010

	)

3426 
	#CAN_F3R2_FB5
 ((
ut32_t
)0x00000020

	)

3427 
	#CAN_F3R2_FB6
 ((
ut32_t
)0x00000040

	)

3428 
	#CAN_F3R2_FB7
 ((
ut32_t
)0x00000080

	)

3429 
	#CAN_F3R2_FB8
 ((
ut32_t
)0x00000100

	)

3430 
	#CAN_F3R2_FB9
 ((
ut32_t
)0x00000200

	)

3431 
	#CAN_F3R2_FB10
 ((
ut32_t
)0x00000400

	)

3432 
	#CAN_F3R2_FB11
 ((
ut32_t
)0x00000800

	)

3433 
	#CAN_F3R2_FB12
 ((
ut32_t
)0x00001000

	)

3434 
	#CAN_F3R2_FB13
 ((
ut32_t
)0x00002000

	)

3435 
	#CAN_F3R2_FB14
 ((
ut32_t
)0x00004000

	)

3436 
	#CAN_F3R2_FB15
 ((
ut32_t
)0x00008000

	)

3437 
	#CAN_F3R2_FB16
 ((
ut32_t
)0x00010000

	)

3438 
	#CAN_F3R2_FB17
 ((
ut32_t
)0x00020000

	)

3439 
	#CAN_F3R2_FB18
 ((
ut32_t
)0x00040000

	)

3440 
	#CAN_F3R2_FB19
 ((
ut32_t
)0x00080000

	)

3441 
	#CAN_F3R2_FB20
 ((
ut32_t
)0x00100000

	)

3442 
	#CAN_F3R2_FB21
 ((
ut32_t
)0x00200000

	)

3443 
	#CAN_F3R2_FB22
 ((
ut32_t
)0x00400000

	)

3444 
	#CAN_F3R2_FB23
 ((
ut32_t
)0x00800000

	)

3445 
	#CAN_F3R2_FB24
 ((
ut32_t
)0x01000000

	)

3446 
	#CAN_F3R2_FB25
 ((
ut32_t
)0x02000000

	)

3447 
	#CAN_F3R2_FB26
 ((
ut32_t
)0x04000000

	)

3448 
	#CAN_F3R2_FB27
 ((
ut32_t
)0x08000000

	)

3449 
	#CAN_F3R2_FB28
 ((
ut32_t
)0x10000000

	)

3450 
	#CAN_F3R2_FB29
 ((
ut32_t
)0x20000000

	)

3451 
	#CAN_F3R2_FB30
 ((
ut32_t
)0x40000000

	)

3452 
	#CAN_F3R2_FB31
 ((
ut32_t
)0x80000000

	)

3455 
	#CAN_F4R2_FB0
 ((
ut32_t
)0x00000001

	)

3456 
	#CAN_F4R2_FB1
 ((
ut32_t
)0x00000002

	)

3457 
	#CAN_F4R2_FB2
 ((
ut32_t
)0x00000004

	)

3458 
	#CAN_F4R2_FB3
 ((
ut32_t
)0x00000008

	)

3459 
	#CAN_F4R2_FB4
 ((
ut32_t
)0x00000010

	)

3460 
	#CAN_F4R2_FB5
 ((
ut32_t
)0x00000020

	)

3461 
	#CAN_F4R2_FB6
 ((
ut32_t
)0x00000040

	)

3462 
	#CAN_F4R2_FB7
 ((
ut32_t
)0x00000080

	)

3463 
	#CAN_F4R2_FB8
 ((
ut32_t
)0x00000100

	)

3464 
	#CAN_F4R2_FB9
 ((
ut32_t
)0x00000200

	)

3465 
	#CAN_F4R2_FB10
 ((
ut32_t
)0x00000400

	)

3466 
	#CAN_F4R2_FB11
 ((
ut32_t
)0x00000800

	)

3467 
	#CAN_F4R2_FB12
 ((
ut32_t
)0x00001000

	)

3468 
	#CAN_F4R2_FB13
 ((
ut32_t
)0x00002000

	)

3469 
	#CAN_F4R2_FB14
 ((
ut32_t
)0x00004000

	)

3470 
	#CAN_F4R2_FB15
 ((
ut32_t
)0x00008000

	)

3471 
	#CAN_F4R2_FB16
 ((
ut32_t
)0x00010000

	)

3472 
	#CAN_F4R2_FB17
 ((
ut32_t
)0x00020000

	)

3473 
	#CAN_F4R2_FB18
 ((
ut32_t
)0x00040000

	)

3474 
	#CAN_F4R2_FB19
 ((
ut32_t
)0x00080000

	)

3475 
	#CAN_F4R2_FB20
 ((
ut32_t
)0x00100000

	)

3476 
	#CAN_F4R2_FB21
 ((
ut32_t
)0x00200000

	)

3477 
	#CAN_F4R2_FB22
 ((
ut32_t
)0x00400000

	)

3478 
	#CAN_F4R2_FB23
 ((
ut32_t
)0x00800000

	)

3479 
	#CAN_F4R2_FB24
 ((
ut32_t
)0x01000000

	)

3480 
	#CAN_F4R2_FB25
 ((
ut32_t
)0x02000000

	)

3481 
	#CAN_F4R2_FB26
 ((
ut32_t
)0x04000000

	)

3482 
	#CAN_F4R2_FB27
 ((
ut32_t
)0x08000000

	)

3483 
	#CAN_F4R2_FB28
 ((
ut32_t
)0x10000000

	)

3484 
	#CAN_F4R2_FB29
 ((
ut32_t
)0x20000000

	)

3485 
	#CAN_F4R2_FB30
 ((
ut32_t
)0x40000000

	)

3486 
	#CAN_F4R2_FB31
 ((
ut32_t
)0x80000000

	)

3489 
	#CAN_F5R2_FB0
 ((
ut32_t
)0x00000001

	)

3490 
	#CAN_F5R2_FB1
 ((
ut32_t
)0x00000002

	)

3491 
	#CAN_F5R2_FB2
 ((
ut32_t
)0x00000004

	)

3492 
	#CAN_F5R2_FB3
 ((
ut32_t
)0x00000008

	)

3493 
	#CAN_F5R2_FB4
 ((
ut32_t
)0x00000010

	)

3494 
	#CAN_F5R2_FB5
 ((
ut32_t
)0x00000020

	)

3495 
	#CAN_F5R2_FB6
 ((
ut32_t
)0x00000040

	)

3496 
	#CAN_F5R2_FB7
 ((
ut32_t
)0x00000080

	)

3497 
	#CAN_F5R2_FB8
 ((
ut32_t
)0x00000100

	)

3498 
	#CAN_F5R2_FB9
 ((
ut32_t
)0x00000200

	)

3499 
	#CAN_F5R2_FB10
 ((
ut32_t
)0x00000400

	)

3500 
	#CAN_F5R2_FB11
 ((
ut32_t
)0x00000800

	)

3501 
	#CAN_F5R2_FB12
 ((
ut32_t
)0x00001000

	)

3502 
	#CAN_F5R2_FB13
 ((
ut32_t
)0x00002000

	)

3503 
	#CAN_F5R2_FB14
 ((
ut32_t
)0x00004000

	)

3504 
	#CAN_F5R2_FB15
 ((
ut32_t
)0x00008000

	)

3505 
	#CAN_F5R2_FB16
 ((
ut32_t
)0x00010000

	)

3506 
	#CAN_F5R2_FB17
 ((
ut32_t
)0x00020000

	)

3507 
	#CAN_F5R2_FB18
 ((
ut32_t
)0x00040000

	)

3508 
	#CAN_F5R2_FB19
 ((
ut32_t
)0x00080000

	)

3509 
	#CAN_F5R2_FB20
 ((
ut32_t
)0x00100000

	)

3510 
	#CAN_F5R2_FB21
 ((
ut32_t
)0x00200000

	)

3511 
	#CAN_F5R2_FB22
 ((
ut32_t
)0x00400000

	)

3512 
	#CAN_F5R2_FB23
 ((
ut32_t
)0x00800000

	)

3513 
	#CAN_F5R2_FB24
 ((
ut32_t
)0x01000000

	)

3514 
	#CAN_F5R2_FB25
 ((
ut32_t
)0x02000000

	)

3515 
	#CAN_F5R2_FB26
 ((
ut32_t
)0x04000000

	)

3516 
	#CAN_F5R2_FB27
 ((
ut32_t
)0x08000000

	)

3517 
	#CAN_F5R2_FB28
 ((
ut32_t
)0x10000000

	)

3518 
	#CAN_F5R2_FB29
 ((
ut32_t
)0x20000000

	)

3519 
	#CAN_F5R2_FB30
 ((
ut32_t
)0x40000000

	)

3520 
	#CAN_F5R2_FB31
 ((
ut32_t
)0x80000000

	)

3523 
	#CAN_F6R2_FB0
 ((
ut32_t
)0x00000001

	)

3524 
	#CAN_F6R2_FB1
 ((
ut32_t
)0x00000002

	)

3525 
	#CAN_F6R2_FB2
 ((
ut32_t
)0x00000004

	)

3526 
	#CAN_F6R2_FB3
 ((
ut32_t
)0x00000008

	)

3527 
	#CAN_F6R2_FB4
 ((
ut32_t
)0x00000010

	)

3528 
	#CAN_F6R2_FB5
 ((
ut32_t
)0x00000020

	)

3529 
	#CAN_F6R2_FB6
 ((
ut32_t
)0x00000040

	)

3530 
	#CAN_F6R2_FB7
 ((
ut32_t
)0x00000080

	)

3531 
	#CAN_F6R2_FB8
 ((
ut32_t
)0x00000100

	)

3532 
	#CAN_F6R2_FB9
 ((
ut32_t
)0x00000200

	)

3533 
	#CAN_F6R2_FB10
 ((
ut32_t
)0x00000400

	)

3534 
	#CAN_F6R2_FB11
 ((
ut32_t
)0x00000800

	)

3535 
	#CAN_F6R2_FB12
 ((
ut32_t
)0x00001000

	)

3536 
	#CAN_F6R2_FB13
 ((
ut32_t
)0x00002000

	)

3537 
	#CAN_F6R2_FB14
 ((
ut32_t
)0x00004000

	)

3538 
	#CAN_F6R2_FB15
 ((
ut32_t
)0x00008000

	)

3539 
	#CAN_F6R2_FB16
 ((
ut32_t
)0x00010000

	)

3540 
	#CAN_F6R2_FB17
 ((
ut32_t
)0x00020000

	)

3541 
	#CAN_F6R2_FB18
 ((
ut32_t
)0x00040000

	)

3542 
	#CAN_F6R2_FB19
 ((
ut32_t
)0x00080000

	)

3543 
	#CAN_F6R2_FB20
 ((
ut32_t
)0x00100000

	)

3544 
	#CAN_F6R2_FB21
 ((
ut32_t
)0x00200000

	)

3545 
	#CAN_F6R2_FB22
 ((
ut32_t
)0x00400000

	)

3546 
	#CAN_F6R2_FB23
 ((
ut32_t
)0x00800000

	)

3547 
	#CAN_F6R2_FB24
 ((
ut32_t
)0x01000000

	)

3548 
	#CAN_F6R2_FB25
 ((
ut32_t
)0x02000000

	)

3549 
	#CAN_F6R2_FB26
 ((
ut32_t
)0x04000000

	)

3550 
	#CAN_F6R2_FB27
 ((
ut32_t
)0x08000000

	)

3551 
	#CAN_F6R2_FB28
 ((
ut32_t
)0x10000000

	)

3552 
	#CAN_F6R2_FB29
 ((
ut32_t
)0x20000000

	)

3553 
	#CAN_F6R2_FB30
 ((
ut32_t
)0x40000000

	)

3554 
	#CAN_F6R2_FB31
 ((
ut32_t
)0x80000000

	)

3557 
	#CAN_F7R2_FB0
 ((
ut32_t
)0x00000001

	)

3558 
	#CAN_F7R2_FB1
 ((
ut32_t
)0x00000002

	)

3559 
	#CAN_F7R2_FB2
 ((
ut32_t
)0x00000004

	)

3560 
	#CAN_F7R2_FB3
 ((
ut32_t
)0x00000008

	)

3561 
	#CAN_F7R2_FB4
 ((
ut32_t
)0x00000010

	)

3562 
	#CAN_F7R2_FB5
 ((
ut32_t
)0x00000020

	)

3563 
	#CAN_F7R2_FB6
 ((
ut32_t
)0x00000040

	)

3564 
	#CAN_F7R2_FB7
 ((
ut32_t
)0x00000080

	)

3565 
	#CAN_F7R2_FB8
 ((
ut32_t
)0x00000100

	)

3566 
	#CAN_F7R2_FB9
 ((
ut32_t
)0x00000200

	)

3567 
	#CAN_F7R2_FB10
 ((
ut32_t
)0x00000400

	)

3568 
	#CAN_F7R2_FB11
 ((
ut32_t
)0x00000800

	)

3569 
	#CAN_F7R2_FB12
 ((
ut32_t
)0x00001000

	)

3570 
	#CAN_F7R2_FB13
 ((
ut32_t
)0x00002000

	)

3571 
	#CAN_F7R2_FB14
 ((
ut32_t
)0x00004000

	)

3572 
	#CAN_F7R2_FB15
 ((
ut32_t
)0x00008000

	)

3573 
	#CAN_F7R2_FB16
 ((
ut32_t
)0x00010000

	)

3574 
	#CAN_F7R2_FB17
 ((
ut32_t
)0x00020000

	)

3575 
	#CAN_F7R2_FB18
 ((
ut32_t
)0x00040000

	)

3576 
	#CAN_F7R2_FB19
 ((
ut32_t
)0x00080000

	)

3577 
	#CAN_F7R2_FB20
 ((
ut32_t
)0x00100000

	)

3578 
	#CAN_F7R2_FB21
 ((
ut32_t
)0x00200000

	)

3579 
	#CAN_F7R2_FB22
 ((
ut32_t
)0x00400000

	)

3580 
	#CAN_F7R2_FB23
 ((
ut32_t
)0x00800000

	)

3581 
	#CAN_F7R2_FB24
 ((
ut32_t
)0x01000000

	)

3582 
	#CAN_F7R2_FB25
 ((
ut32_t
)0x02000000

	)

3583 
	#CAN_F7R2_FB26
 ((
ut32_t
)0x04000000

	)

3584 
	#CAN_F7R2_FB27
 ((
ut32_t
)0x08000000

	)

3585 
	#CAN_F7R2_FB28
 ((
ut32_t
)0x10000000

	)

3586 
	#CAN_F7R2_FB29
 ((
ut32_t
)0x20000000

	)

3587 
	#CAN_F7R2_FB30
 ((
ut32_t
)0x40000000

	)

3588 
	#CAN_F7R2_FB31
 ((
ut32_t
)0x80000000

	)

3591 
	#CAN_F8R2_FB0
 ((
ut32_t
)0x00000001

	)

3592 
	#CAN_F8R2_FB1
 ((
ut32_t
)0x00000002

	)

3593 
	#CAN_F8R2_FB2
 ((
ut32_t
)0x00000004

	)

3594 
	#CAN_F8R2_FB3
 ((
ut32_t
)0x00000008

	)

3595 
	#CAN_F8R2_FB4
 ((
ut32_t
)0x00000010

	)

3596 
	#CAN_F8R2_FB5
 ((
ut32_t
)0x00000020

	)

3597 
	#CAN_F8R2_FB6
 ((
ut32_t
)0x00000040

	)

3598 
	#CAN_F8R2_FB7
 ((
ut32_t
)0x00000080

	)

3599 
	#CAN_F8R2_FB8
 ((
ut32_t
)0x00000100

	)

3600 
	#CAN_F8R2_FB9
 ((
ut32_t
)0x00000200

	)

3601 
	#CAN_F8R2_FB10
 ((
ut32_t
)0x00000400

	)

3602 
	#CAN_F8R2_FB11
 ((
ut32_t
)0x00000800

	)

3603 
	#CAN_F8R2_FB12
 ((
ut32_t
)0x00001000

	)

3604 
	#CAN_F8R2_FB13
 ((
ut32_t
)0x00002000

	)

3605 
	#CAN_F8R2_FB14
 ((
ut32_t
)0x00004000

	)

3606 
	#CAN_F8R2_FB15
 ((
ut32_t
)0x00008000

	)

3607 
	#CAN_F8R2_FB16
 ((
ut32_t
)0x00010000

	)

3608 
	#CAN_F8R2_FB17
 ((
ut32_t
)0x00020000

	)

3609 
	#CAN_F8R2_FB18
 ((
ut32_t
)0x00040000

	)

3610 
	#CAN_F8R2_FB19
 ((
ut32_t
)0x00080000

	)

3611 
	#CAN_F8R2_FB20
 ((
ut32_t
)0x00100000

	)

3612 
	#CAN_F8R2_FB21
 ((
ut32_t
)0x00200000

	)

3613 
	#CAN_F8R2_FB22
 ((
ut32_t
)0x00400000

	)

3614 
	#CAN_F8R2_FB23
 ((
ut32_t
)0x00800000

	)

3615 
	#CAN_F8R2_FB24
 ((
ut32_t
)0x01000000

	)

3616 
	#CAN_F8R2_FB25
 ((
ut32_t
)0x02000000

	)

3617 
	#CAN_F8R2_FB26
 ((
ut32_t
)0x04000000

	)

3618 
	#CAN_F8R2_FB27
 ((
ut32_t
)0x08000000

	)

3619 
	#CAN_F8R2_FB28
 ((
ut32_t
)0x10000000

	)

3620 
	#CAN_F8R2_FB29
 ((
ut32_t
)0x20000000

	)

3621 
	#CAN_F8R2_FB30
 ((
ut32_t
)0x40000000

	)

3622 
	#CAN_F8R2_FB31
 ((
ut32_t
)0x80000000

	)

3625 
	#CAN_F9R2_FB0
 ((
ut32_t
)0x00000001

	)

3626 
	#CAN_F9R2_FB1
 ((
ut32_t
)0x00000002

	)

3627 
	#CAN_F9R2_FB2
 ((
ut32_t
)0x00000004

	)

3628 
	#CAN_F9R2_FB3
 ((
ut32_t
)0x00000008

	)

3629 
	#CAN_F9R2_FB4
 ((
ut32_t
)0x00000010

	)

3630 
	#CAN_F9R2_FB5
 ((
ut32_t
)0x00000020

	)

3631 
	#CAN_F9R2_FB6
 ((
ut32_t
)0x00000040

	)

3632 
	#CAN_F9R2_FB7
 ((
ut32_t
)0x00000080

	)

3633 
	#CAN_F9R2_FB8
 ((
ut32_t
)0x00000100

	)

3634 
	#CAN_F9R2_FB9
 ((
ut32_t
)0x00000200

	)

3635 
	#CAN_F9R2_FB10
 ((
ut32_t
)0x00000400

	)

3636 
	#CAN_F9R2_FB11
 ((
ut32_t
)0x00000800

	)

3637 
	#CAN_F9R2_FB12
 ((
ut32_t
)0x00001000

	)

3638 
	#CAN_F9R2_FB13
 ((
ut32_t
)0x00002000

	)

3639 
	#CAN_F9R2_FB14
 ((
ut32_t
)0x00004000

	)

3640 
	#CAN_F9R2_FB15
 ((
ut32_t
)0x00008000

	)

3641 
	#CAN_F9R2_FB16
 ((
ut32_t
)0x00010000

	)

3642 
	#CAN_F9R2_FB17
 ((
ut32_t
)0x00020000

	)

3643 
	#CAN_F9R2_FB18
 ((
ut32_t
)0x00040000

	)

3644 
	#CAN_F9R2_FB19
 ((
ut32_t
)0x00080000

	)

3645 
	#CAN_F9R2_FB20
 ((
ut32_t
)0x00100000

	)

3646 
	#CAN_F9R2_FB21
 ((
ut32_t
)0x00200000

	)

3647 
	#CAN_F9R2_FB22
 ((
ut32_t
)0x00400000

	)

3648 
	#CAN_F9R2_FB23
 ((
ut32_t
)0x00800000

	)

3649 
	#CAN_F9R2_FB24
 ((
ut32_t
)0x01000000

	)

3650 
	#CAN_F9R2_FB25
 ((
ut32_t
)0x02000000

	)

3651 
	#CAN_F9R2_FB26
 ((
ut32_t
)0x04000000

	)

3652 
	#CAN_F9R2_FB27
 ((
ut32_t
)0x08000000

	)

3653 
	#CAN_F9R2_FB28
 ((
ut32_t
)0x10000000

	)

3654 
	#CAN_F9R2_FB29
 ((
ut32_t
)0x20000000

	)

3655 
	#CAN_F9R2_FB30
 ((
ut32_t
)0x40000000

	)

3656 
	#CAN_F9R2_FB31
 ((
ut32_t
)0x80000000

	)

3659 
	#CAN_F10R2_FB0
 ((
ut32_t
)0x00000001

	)

3660 
	#CAN_F10R2_FB1
 ((
ut32_t
)0x00000002

	)

3661 
	#CAN_F10R2_FB2
 ((
ut32_t
)0x00000004

	)

3662 
	#CAN_F10R2_FB3
 ((
ut32_t
)0x00000008

	)

3663 
	#CAN_F10R2_FB4
 ((
ut32_t
)0x00000010

	)

3664 
	#CAN_F10R2_FB5
 ((
ut32_t
)0x00000020

	)

3665 
	#CAN_F10R2_FB6
 ((
ut32_t
)0x00000040

	)

3666 
	#CAN_F10R2_FB7
 ((
ut32_t
)0x00000080

	)

3667 
	#CAN_F10R2_FB8
 ((
ut32_t
)0x00000100

	)

3668 
	#CAN_F10R2_FB9
 ((
ut32_t
)0x00000200

	)

3669 
	#CAN_F10R2_FB10
 ((
ut32_t
)0x00000400

	)

3670 
	#CAN_F10R2_FB11
 ((
ut32_t
)0x00000800

	)

3671 
	#CAN_F10R2_FB12
 ((
ut32_t
)0x00001000

	)

3672 
	#CAN_F10R2_FB13
 ((
ut32_t
)0x00002000

	)

3673 
	#CAN_F10R2_FB14
 ((
ut32_t
)0x00004000

	)

3674 
	#CAN_F10R2_FB15
 ((
ut32_t
)0x00008000

	)

3675 
	#CAN_F10R2_FB16
 ((
ut32_t
)0x00010000

	)

3676 
	#CAN_F10R2_FB17
 ((
ut32_t
)0x00020000

	)

3677 
	#CAN_F10R2_FB18
 ((
ut32_t
)0x00040000

	)

3678 
	#CAN_F10R2_FB19
 ((
ut32_t
)0x00080000

	)

3679 
	#CAN_F10R2_FB20
 ((
ut32_t
)0x00100000

	)

3680 
	#CAN_F10R2_FB21
 ((
ut32_t
)0x00200000

	)

3681 
	#CAN_F10R2_FB22
 ((
ut32_t
)0x00400000

	)

3682 
	#CAN_F10R2_FB23
 ((
ut32_t
)0x00800000

	)

3683 
	#CAN_F10R2_FB24
 ((
ut32_t
)0x01000000

	)

3684 
	#CAN_F10R2_FB25
 ((
ut32_t
)0x02000000

	)

3685 
	#CAN_F10R2_FB26
 ((
ut32_t
)0x04000000

	)

3686 
	#CAN_F10R2_FB27
 ((
ut32_t
)0x08000000

	)

3687 
	#CAN_F10R2_FB28
 ((
ut32_t
)0x10000000

	)

3688 
	#CAN_F10R2_FB29
 ((
ut32_t
)0x20000000

	)

3689 
	#CAN_F10R2_FB30
 ((
ut32_t
)0x40000000

	)

3690 
	#CAN_F10R2_FB31
 ((
ut32_t
)0x80000000

	)

3693 
	#CAN_F11R2_FB0
 ((
ut32_t
)0x00000001

	)

3694 
	#CAN_F11R2_FB1
 ((
ut32_t
)0x00000002

	)

3695 
	#CAN_F11R2_FB2
 ((
ut32_t
)0x00000004

	)

3696 
	#CAN_F11R2_FB3
 ((
ut32_t
)0x00000008

	)

3697 
	#CAN_F11R2_FB4
 ((
ut32_t
)0x00000010

	)

3698 
	#CAN_F11R2_FB5
 ((
ut32_t
)0x00000020

	)

3699 
	#CAN_F11R2_FB6
 ((
ut32_t
)0x00000040

	)

3700 
	#CAN_F11R2_FB7
 ((
ut32_t
)0x00000080

	)

3701 
	#CAN_F11R2_FB8
 ((
ut32_t
)0x00000100

	)

3702 
	#CAN_F11R2_FB9
 ((
ut32_t
)0x00000200

	)

3703 
	#CAN_F11R2_FB10
 ((
ut32_t
)0x00000400

	)

3704 
	#CAN_F11R2_FB11
 ((
ut32_t
)0x00000800

	)

3705 
	#CAN_F11R2_FB12
 ((
ut32_t
)0x00001000

	)

3706 
	#CAN_F11R2_FB13
 ((
ut32_t
)0x00002000

	)

3707 
	#CAN_F11R2_FB14
 ((
ut32_t
)0x00004000

	)

3708 
	#CAN_F11R2_FB15
 ((
ut32_t
)0x00008000

	)

3709 
	#CAN_F11R2_FB16
 ((
ut32_t
)0x00010000

	)

3710 
	#CAN_F11R2_FB17
 ((
ut32_t
)0x00020000

	)

3711 
	#CAN_F11R2_FB18
 ((
ut32_t
)0x00040000

	)

3712 
	#CAN_F11R2_FB19
 ((
ut32_t
)0x00080000

	)

3713 
	#CAN_F11R2_FB20
 ((
ut32_t
)0x00100000

	)

3714 
	#CAN_F11R2_FB21
 ((
ut32_t
)0x00200000

	)

3715 
	#CAN_F11R2_FB22
 ((
ut32_t
)0x00400000

	)

3716 
	#CAN_F11R2_FB23
 ((
ut32_t
)0x00800000

	)

3717 
	#CAN_F11R2_FB24
 ((
ut32_t
)0x01000000

	)

3718 
	#CAN_F11R2_FB25
 ((
ut32_t
)0x02000000

	)

3719 
	#CAN_F11R2_FB26
 ((
ut32_t
)0x04000000

	)

3720 
	#CAN_F11R2_FB27
 ((
ut32_t
)0x08000000

	)

3721 
	#CAN_F11R2_FB28
 ((
ut32_t
)0x10000000

	)

3722 
	#CAN_F11R2_FB29
 ((
ut32_t
)0x20000000

	)

3723 
	#CAN_F11R2_FB30
 ((
ut32_t
)0x40000000

	)

3724 
	#CAN_F11R2_FB31
 ((
ut32_t
)0x80000000

	)

3727 
	#CAN_F12R2_FB0
 ((
ut32_t
)0x00000001

	)

3728 
	#CAN_F12R2_FB1
 ((
ut32_t
)0x00000002

	)

3729 
	#CAN_F12R2_FB2
 ((
ut32_t
)0x00000004

	)

3730 
	#CAN_F12R2_FB3
 ((
ut32_t
)0x00000008

	)

3731 
	#CAN_F12R2_FB4
 ((
ut32_t
)0x00000010

	)

3732 
	#CAN_F12R2_FB5
 ((
ut32_t
)0x00000020

	)

3733 
	#CAN_F12R2_FB6
 ((
ut32_t
)0x00000040

	)

3734 
	#CAN_F12R2_FB7
 ((
ut32_t
)0x00000080

	)

3735 
	#CAN_F12R2_FB8
 ((
ut32_t
)0x00000100

	)

3736 
	#CAN_F12R2_FB9
 ((
ut32_t
)0x00000200

	)

3737 
	#CAN_F12R2_FB10
 ((
ut32_t
)0x00000400

	)

3738 
	#CAN_F12R2_FB11
 ((
ut32_t
)0x00000800

	)

3739 
	#CAN_F12R2_FB12
 ((
ut32_t
)0x00001000

	)

3740 
	#CAN_F12R2_FB13
 ((
ut32_t
)0x00002000

	)

3741 
	#CAN_F12R2_FB14
 ((
ut32_t
)0x00004000

	)

3742 
	#CAN_F12R2_FB15
 ((
ut32_t
)0x00008000

	)

3743 
	#CAN_F12R2_FB16
 ((
ut32_t
)0x00010000

	)

3744 
	#CAN_F12R2_FB17
 ((
ut32_t
)0x00020000

	)

3745 
	#CAN_F12R2_FB18
 ((
ut32_t
)0x00040000

	)

3746 
	#CAN_F12R2_FB19
 ((
ut32_t
)0x00080000

	)

3747 
	#CAN_F12R2_FB20
 ((
ut32_t
)0x00100000

	)

3748 
	#CAN_F12R2_FB21
 ((
ut32_t
)0x00200000

	)

3749 
	#CAN_F12R2_FB22
 ((
ut32_t
)0x00400000

	)

3750 
	#CAN_F12R2_FB23
 ((
ut32_t
)0x00800000

	)

3751 
	#CAN_F12R2_FB24
 ((
ut32_t
)0x01000000

	)

3752 
	#CAN_F12R2_FB25
 ((
ut32_t
)0x02000000

	)

3753 
	#CAN_F12R2_FB26
 ((
ut32_t
)0x04000000

	)

3754 
	#CAN_F12R2_FB27
 ((
ut32_t
)0x08000000

	)

3755 
	#CAN_F12R2_FB28
 ((
ut32_t
)0x10000000

	)

3756 
	#CAN_F12R2_FB29
 ((
ut32_t
)0x20000000

	)

3757 
	#CAN_F12R2_FB30
 ((
ut32_t
)0x40000000

	)

3758 
	#CAN_F12R2_FB31
 ((
ut32_t
)0x80000000

	)

3761 
	#CAN_F13R2_FB0
 ((
ut32_t
)0x00000001

	)

3762 
	#CAN_F13R2_FB1
 ((
ut32_t
)0x00000002

	)

3763 
	#CAN_F13R2_FB2
 ((
ut32_t
)0x00000004

	)

3764 
	#CAN_F13R2_FB3
 ((
ut32_t
)0x00000008

	)

3765 
	#CAN_F13R2_FB4
 ((
ut32_t
)0x00000010

	)

3766 
	#CAN_F13R2_FB5
 ((
ut32_t
)0x00000020

	)

3767 
	#CAN_F13R2_FB6
 ((
ut32_t
)0x00000040

	)

3768 
	#CAN_F13R2_FB7
 ((
ut32_t
)0x00000080

	)

3769 
	#CAN_F13R2_FB8
 ((
ut32_t
)0x00000100

	)

3770 
	#CAN_F13R2_FB9
 ((
ut32_t
)0x00000200

	)

3771 
	#CAN_F13R2_FB10
 ((
ut32_t
)0x00000400

	)

3772 
	#CAN_F13R2_FB11
 ((
ut32_t
)0x00000800

	)

3773 
	#CAN_F13R2_FB12
 ((
ut32_t
)0x00001000

	)

3774 
	#CAN_F13R2_FB13
 ((
ut32_t
)0x00002000

	)

3775 
	#CAN_F13R2_FB14
 ((
ut32_t
)0x00004000

	)

3776 
	#CAN_F13R2_FB15
 ((
ut32_t
)0x00008000

	)

3777 
	#CAN_F13R2_FB16
 ((
ut32_t
)0x00010000

	)

3778 
	#CAN_F13R2_FB17
 ((
ut32_t
)0x00020000

	)

3779 
	#CAN_F13R2_FB18
 ((
ut32_t
)0x00040000

	)

3780 
	#CAN_F13R2_FB19
 ((
ut32_t
)0x00080000

	)

3781 
	#CAN_F13R2_FB20
 ((
ut32_t
)0x00100000

	)

3782 
	#CAN_F13R2_FB21
 ((
ut32_t
)0x00200000

	)

3783 
	#CAN_F13R2_FB22
 ((
ut32_t
)0x00400000

	)

3784 
	#CAN_F13R2_FB23
 ((
ut32_t
)0x00800000

	)

3785 
	#CAN_F13R2_FB24
 ((
ut32_t
)0x01000000

	)

3786 
	#CAN_F13R2_FB25
 ((
ut32_t
)0x02000000

	)

3787 
	#CAN_F13R2_FB26
 ((
ut32_t
)0x04000000

	)

3788 
	#CAN_F13R2_FB27
 ((
ut32_t
)0x08000000

	)

3789 
	#CAN_F13R2_FB28
 ((
ut32_t
)0x10000000

	)

3790 
	#CAN_F13R2_FB29
 ((
ut32_t
)0x20000000

	)

3791 
	#CAN_F13R2_FB30
 ((
ut32_t
)0x40000000

	)

3792 
	#CAN_F13R2_FB31
 ((
ut32_t
)0x80000000

	)

3794 #i
	`defed
(
STM32F446xx
)

3802 
	#CEC_CR_CECEN
 ((
ut32_t
)0x00000001

	)

3803 
	#CEC_CR_TXSOM
 ((
ut32_t
)0x00000002

	)

3804 
	#CEC_CR_TXEOM
 ((
ut32_t
)0x00000004

	)

3807 
	#CEC_CFGR_SFT
 ((
ut32_t
)0x00000007

	)

3808 
	#CEC_CFGR_RXTOL
 ((
ut32_t
)0x00000008

	)

3809 
	#CEC_CFGR_BRESTP
 ((
ut32_t
)0x00000010

	)

3810 
	#CEC_CFGR_BREGEN
 ((
ut32_t
)0x00000020

	)

3811 
	#CEC_CFGR_LREGEN
 ((
ut32_t
)0x00000040

	)

3812 
	#CEC_CFGR_SFTOPT
 ((
ut32_t
)0x00000100

	)

3813 
	#CEC_CFGR_BRDNOGEN
 ((
ut32_t
)0x00000080

	)

3814 
	#CEC_CFGR_OAR
 ((
ut32_t
)0x7FFF0000

	)

3815 
	#CEC_CFGR_LSTN
 ((
ut32_t
)0x80000000

	)

3818 
	#CEC_TXDR_TXD
 ((
ut32_t
)0x000000FF

	)

3821 
	#CEC_TXDR_RXD
 ((
ut32_t
)0x000000FF

	)

3824 
	#CEC_ISR_RXBR
 ((
ut32_t
)0x00000001

	)

3825 
	#CEC_ISR_RXEND
 ((
ut32_t
)0x00000002

	)

3826 
	#CEC_ISR_RXOVR
 ((
ut32_t
)0x00000004

	)

3827 
	#CEC_ISR_BRE
 ((
ut32_t
)0x00000008

	)

3828 
	#CEC_ISR_SBPE
 ((
ut32_t
)0x00000010

	)

3829 
	#CEC_ISR_LBPE
 ((
ut32_t
)0x00000020

	)

3830 
	#CEC_ISR_RXACKE
 ((
ut32_t
)0x00000040

	)

3831 
	#CEC_ISR_ARBLST
 ((
ut32_t
)0x00000080

	)

3832 
	#CEC_ISR_TXBR
 ((
ut32_t
)0x00000100

	)

3833 
	#CEC_ISR_TXEND
 ((
ut32_t
)0x00000200

	)

3834 
	#CEC_ISR_TXUDR
 ((
ut32_t
)0x00000400

	)

3835 
	#CEC_ISR_TXERR
 ((
ut32_t
)0x00000800

	)

3836 
	#CEC_ISR_TXACKE
 ((
ut32_t
)0x00001000

	)

3839 
	#CEC_IER_RXBRIE
 ((
ut32_t
)0x00000001

	)

3840 
	#CEC_IER_RXENDIE
 ((
ut32_t
)0x00000002

	)

3841 
	#CEC_IER_RXOVRIE
 ((
ut32_t
)0x00000004

	)

3842 
	#CEC_IER_BREIEIE
 ((
ut32_t
)0x00000008

	)

3843 
	#CEC_IER_SBPEIE
 ((
ut32_t
)0x00000010

	)

3844 
	#CEC_IER_LBPEIE
 ((
ut32_t
)0x00000020

	)

3845 
	#CEC_IER_RXACKEIE
 ((
ut32_t
)0x00000040

	)

3846 
	#CEC_IER_ARBLSTIE
 ((
ut32_t
)0x00000080

	)

3847 
	#CEC_IER_TXBRIE
 ((
ut32_t
)0x00000100

	)

3848 
	#CEC_IER_TXENDIE
 ((
ut32_t
)0x00000200

	)

3849 
	#CEC_IER_TXUDRIE
 ((
ut32_t
)0x00000400

	)

3850 
	#CEC_IER_TXERRIE
 ((
ut32_t
)0x00000800

	)

3851 
	#CEC_IER_TXACKEIE
 ((
ut32_t
)0x00001000

	)

3860 
	#CRC_DR_DR
 ((
ut32_t
)0xFFFFFFFF

	)

3864 
	#CRC_IDR_IDR
 ((
ut8_t
)0xFF

	)

3868 
	#CRC_CR_RESET
 ((
ut8_t
)0x01

	)

3876 
	#CRYP_CR_ALGODIR
 ((
ut32_t
)0x00000004)

	)

3878 
	#CRYP_CR_ALGOMODE
 ((
ut32_t
)0x00080038)

	)

3879 
	#CRYP_CR_ALGOMODE_0
 ((
ut32_t
)0x00000008)

	)

3880 
	#CRYP_CR_ALGOMODE_1
 ((
ut32_t
)0x00000010)

	)

3881 
	#CRYP_CR_ALGOMODE_2
 ((
ut32_t
)0x00000020)

	)

3882 
	#CRYP_CR_ALGOMODE_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

3883 
	#CRYP_CR_ALGOMODE_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

3884 
	#CRYP_CR_ALGOMODE_DES_ECB
 ((
ut32_t
)0x00000010)

	)

3885 
	#CRYP_CR_ALGOMODE_DES_CBC
 ((
ut32_t
)0x00000018)

	)

3886 
	#CRYP_CR_ALGOMODE_AES_ECB
 ((
ut32_t
)0x00000020)

	)

3887 
	#CRYP_CR_ALGOMODE_AES_CBC
 ((
ut32_t
)0x00000028)

	)

3888 
	#CRYP_CR_ALGOMODE_AES_CTR
 ((
ut32_t
)0x00000030)

	)

3889 
	#CRYP_CR_ALGOMODE_AES_KEY
 ((
ut32_t
)0x00000038)

	)

3891 
	#CRYP_CR_DATATYPE
 ((
ut32_t
)0x000000C0)

	)

3892 
	#CRYP_CR_DATATYPE_0
 ((
ut32_t
)0x00000040)

	)

3893 
	#CRYP_CR_DATATYPE_1
 ((
ut32_t
)0x00000080)

	)

3894 
	#CRYP_CR_KEYSIZE
 ((
ut32_t
)0x00000300)

	)

3895 
	#CRYP_CR_KEYSIZE_0
 ((
ut32_t
)0x00000100)

	)

3896 
	#CRYP_CR_KEYSIZE_1
 ((
ut32_t
)0x00000200)

	)

3897 
	#CRYP_CR_FFLUSH
 ((
ut32_t
)0x00004000)

	)

3898 
	#CRYP_CR_CRYPEN
 ((
ut32_t
)0x00008000)

	)

3900 
	#CRYP_CR_GCM_CCMPH
 ((
ut32_t
)0x00030000)

	)

3901 
	#CRYP_CR_GCM_CCMPH_0
 ((
ut32_t
)0x00010000)

	)

3902 
	#CRYP_CR_GCM_CCMPH_1
 ((
ut32_t
)0x00020000)

	)

3903 
	#CRYP_CR_ALGOMODE_3
 ((
ut32_t
)0x00080000)

	)

3906 
	#CRYP_SR_IFEM
 ((
ut32_t
)0x00000001)

	)

3907 
	#CRYP_SR_IFNF
 ((
ut32_t
)0x00000002)

	)

3908 
	#CRYP_SR_OFNE
 ((
ut32_t
)0x00000004)

	)

3909 
	#CRYP_SR_OFFU
 ((
ut32_t
)0x00000008)

	)

3910 
	#CRYP_SR_BUSY
 ((
ut32_t
)0x00000010)

	)

3912 
	#CRYP_DMACR_DIEN
 ((
ut32_t
)0x00000001)

	)

3913 
	#CRYP_DMACR_DOEN
 ((
ut32_t
)0x00000002)

	)

3915 
	#CRYP_IMSCR_INIM
 ((
ut32_t
)0x00000001)

	)

3916 
	#CRYP_IMSCR_OUTIM
 ((
ut32_t
)0x00000002)

	)

3918 
	#CRYP_RISR_OUTRIS
 ((
ut32_t
)0x00000001)

	)

3919 
	#CRYP_RISR_INRIS
 ((
ut32_t
)0x00000002)

	)

3921 
	#CRYP_MISR_INMIS
 ((
ut32_t
)0x00000001)

	)

3922 
	#CRYP_MISR_OUTMIS
 ((
ut32_t
)0x00000002)

	)

3930 
	#DAC_CR_EN1
 ((
ut32_t
)0x00000001

	)

3931 
	#DAC_CR_BOFF1
 ((
ut32_t
)0x00000002

	)

3932 
	#DAC_CR_TEN1
 ((
ut32_t
)0x00000004

	)

3934 
	#DAC_CR_TSEL1
 ((
ut32_t
)0x00000038

	)

3935 
	#DAC_CR_TSEL1_0
 ((
ut32_t
)0x00000008

	)

3936 
	#DAC_CR_TSEL1_1
 ((
ut32_t
)0x00000010

	)

3937 
	#DAC_CR_TSEL1_2
 ((
ut32_t
)0x00000020

	)

3939 
	#DAC_CR_WAVE1
 ((
ut32_t
)0x000000C0

	)

3940 
	#DAC_CR_WAVE1_0
 ((
ut32_t
)0x00000040

	)

3941 
	#DAC_CR_WAVE1_1
 ((
ut32_t
)0x00000080

	)

3943 
	#DAC_CR_MAMP1
 ((
ut32_t
)0x00000F00

	)

3944 
	#DAC_CR_MAMP1_0
 ((
ut32_t
)0x00000100

	)

3945 
	#DAC_CR_MAMP1_1
 ((
ut32_t
)0x00000200

	)

3946 
	#DAC_CR_MAMP1_2
 ((
ut32_t
)0x00000400

	)

3947 
	#DAC_CR_MAMP1_3
 ((
ut32_t
)0x00000800

	)

3949 
	#DAC_CR_DMAEN1
 ((
ut32_t
)0x00001000

	)

3950 
	#DAC_CR_EN2
 ((
ut32_t
)0x00010000

	)

3951 
	#DAC_CR_BOFF2
 ((
ut32_t
)0x00020000

	)

3952 
	#DAC_CR_TEN2
 ((
ut32_t
)0x00040000

	)

3954 
	#DAC_CR_TSEL2
 ((
ut32_t
)0x00380000

	)

3955 
	#DAC_CR_TSEL2_0
 ((
ut32_t
)0x00080000

	)

3956 
	#DAC_CR_TSEL2_1
 ((
ut32_t
)0x00100000

	)

3957 
	#DAC_CR_TSEL2_2
 ((
ut32_t
)0x00200000

	)

3959 
	#DAC_CR_WAVE2
 ((
ut32_t
)0x00C00000

	)

3960 
	#DAC_CR_WAVE2_0
 ((
ut32_t
)0x00400000

	)

3961 
	#DAC_CR_WAVE2_1
 ((
ut32_t
)0x00800000

	)

3963 
	#DAC_CR_MAMP2
 ((
ut32_t
)0x0F000000

	)

3964 
	#DAC_CR_MAMP2_0
 ((
ut32_t
)0x01000000

	)

3965 
	#DAC_CR_MAMP2_1
 ((
ut32_t
)0x02000000

	)

3966 
	#DAC_CR_MAMP2_2
 ((
ut32_t
)0x04000000

	)

3967 
	#DAC_CR_MAMP2_3
 ((
ut32_t
)0x08000000

	)

3969 
	#DAC_CR_DMAEN2
 ((
ut32_t
)0x10000000

	)

3972 
	#DAC_SWTRIGR_SWTRIG1
 ((
ut8_t
)0x01

	)

3973 
	#DAC_SWTRIGR_SWTRIG2
 ((
ut8_t
)0x02

	)

3976 
	#DAC_DHR12R1_DACC1DHR
 ((
ut16_t
)0x0FFF

	)

3979 
	#DAC_DHR12L1_DACC1DHR
 ((
ut16_t
)0xFFF0

	)

3982 
	#DAC_DHR8R1_DACC1DHR
 ((
ut8_t
)0xFF

	)

3985 
	#DAC_DHR12R2_DACC2DHR
 ((
ut16_t
)0x0FFF

	)

3988 
	#DAC_DHR12L2_DACC2DHR
 ((
ut16_t
)0xFFF0

	)

3991 
	#DAC_DHR8R2_DACC2DHR
 ((
ut8_t
)0xFF

	)

3994 
	#DAC_DHR12RD_DACC1DHR
 ((
ut32_t
)0x00000FFF

	)

3995 
	#DAC_DHR12RD_DACC2DHR
 ((
ut32_t
)0x0FFF0000

	)

3998 
	#DAC_DHR12LD_DACC1DHR
 ((
ut32_t
)0x0000FFF0

	)

3999 
	#DAC_DHR12LD_DACC2DHR
 ((
ut32_t
)0xFFF00000

	)

4002 
	#DAC_DHR8RD_DACC1DHR
 ((
ut16_t
)0x00FF

	)

4003 
	#DAC_DHR8RD_DACC2DHR
 ((
ut16_t
)0xFF00

	)

4006 
	#DAC_DOR1_DACC1DOR
 ((
ut16_t
)0x0FFF

	)

4009 
	#DAC_DOR2_DACC2DOR
 ((
ut16_t
)0x0FFF

	)

4012 
	#DAC_SR_DMAUDR1
 ((
ut32_t
)0x00002000

	)

4013 
	#DAC_SR_DMAUDR2
 ((
ut32_t
)0x20000000

	)

4027 
	#DCMI_CR_CAPTURE
 ((
ut32_t
)0x00000001)

	)

4028 
	#DCMI_CR_CM
 ((
ut32_t
)0x00000002)

	)

4029 
	#DCMI_CR_CROP
 ((
ut32_t
)0x00000004)

	)

4030 
	#DCMI_CR_JPEG
 ((
ut32_t
)0x00000008)

	)

4031 
	#DCMI_CR_ESS
 ((
ut32_t
)0x00000010)

	)

4032 
	#DCMI_CR_PCKPOL
 ((
ut32_t
)0x00000020)

	)

4033 
	#DCMI_CR_HSPOL
 ((
ut32_t
)0x00000040)

	)

4034 
	#DCMI_CR_VSPOL
 ((
ut32_t
)0x00000080)

	)

4035 
	#DCMI_CR_FCRC_0
 ((
ut32_t
)0x00000100)

	)

4036 
	#DCMI_CR_FCRC_1
 ((
ut32_t
)0x00000200)

	)

4037 
	#DCMI_CR_EDM_0
 ((
ut32_t
)0x00000400)

	)

4038 
	#DCMI_CR_EDM_1
 ((
ut32_t
)0x00000800)

	)

4039 
	#DCMI_CR_CRE
 ((
ut32_t
)0x00001000)

	)

4040 
	#DCMI_CR_ENABLE
 ((
ut32_t
)0x00004000)

	)

4043 
	#DCMI_SR_HSYNC
 ((
ut32_t
)0x00000001)

	)

4044 
	#DCMI_SR_VSYNC
 ((
ut32_t
)0x00000002)

	)

4045 
	#DCMI_SR_FNE
 ((
ut32_t
)0x00000004)

	)

4048 
	#DCMI_RISR_FRAME_RIS
 ((
ut32_t
)0x00000001)

	)

4049 
	#DCMI_RISR_OVF_RIS
 ((
ut32_t
)0x00000002)

	)

4050 
	#DCMI_RISR_ERR_RIS
 ((
ut32_t
)0x00000004)

	)

4051 
	#DCMI_RISR_VSYNC_RIS
 ((
ut32_t
)0x00000008)

	)

4052 
	#DCMI_RISR_LINE_RIS
 ((
ut32_t
)0x00000010)

	)

4055 
	#DCMI_IER_FRAME_IE
 ((
ut32_t
)0x00000001)

	)

4056 
	#DCMI_IER_OVF_IE
 ((
ut32_t
)0x00000002)

	)

4057 
	#DCMI_IER_ERR_IE
 ((
ut32_t
)0x00000004)

	)

4058 
	#DCMI_IER_VSYNC_IE
 ((
ut32_t
)0x00000008)

	)

4059 
	#DCMI_IER_LINE_IE
 ((
ut32_t
)0x00000010)

	)

4062 
	#DCMI_MISR_FRAME_MIS
 ((
ut32_t
)0x00000001)

	)

4063 
	#DCMI_MISR_OVF_MIS
 ((
ut32_t
)0x00000002)

	)

4064 
	#DCMI_MISR_ERR_MIS
 ((
ut32_t
)0x00000004)

	)

4065 
	#DCMI_MISR_VSYNC_MIS
 ((
ut32_t
)0x00000008)

	)

4066 
	#DCMI_MISR_LINE_MIS
 ((
ut32_t
)0x00000010)

	)

4069 
	#DCMI_ICR_FRAME_ISC
 ((
ut32_t
)0x00000001)

	)

4070 
	#DCMI_ICR_OVF_ISC
 ((
ut32_t
)0x00000002)

	)

4071 
	#DCMI_ICR_ERR_ISC
 ((
ut32_t
)0x00000004)

	)

4072 
	#DCMI_ICR_VSYNC_ISC
 ((
ut32_t
)0x00000008)

	)

4073 
	#DCMI_ICR_LINE_ISC
 ((
ut32_t
)0x00000010)

	)

4081 
	#DMA_SxCR_CHSEL
 ((
ut32_t
)0x0E000000)

	)

4082 
	#DMA_SxCR_CHSEL_0
 ((
ut32_t
)0x02000000)

	)

4083 
	#DMA_SxCR_CHSEL_1
 ((
ut32_t
)0x04000000)

	)

4084 
	#DMA_SxCR_CHSEL_2
 ((
ut32_t
)0x08000000)

	)

4085 
	#DMA_SxCR_MBURST
 ((
ut32_t
)0x01800000)

	)

4086 
	#DMA_SxCR_MBURST_0
 ((
ut32_t
)0x00800000)

	)

4087 
	#DMA_SxCR_MBURST_1
 ((
ut32_t
)0x01000000)

	)

4088 
	#DMA_SxCR_PBURST
 ((
ut32_t
)0x00600000)

	)

4089 
	#DMA_SxCR_PBURST_0
 ((
ut32_t
)0x00200000)

	)

4090 
	#DMA_SxCR_PBURST_1
 ((
ut32_t
)0x00400000)

	)

4091 
	#DMA_SxCR_ACK
 ((
ut32_t
)0x00100000)

	)

4092 
	#DMA_SxCR_CT
 ((
ut32_t
)0x00080000)

	)

4093 
	#DMA_SxCR_DBM
 ((
ut32_t
)0x00040000)

	)

4094 
	#DMA_SxCR_PL
 ((
ut32_t
)0x00030000)

	)

4095 
	#DMA_SxCR_PL_0
 ((
ut32_t
)0x00010000)

	)

4096 
	#DMA_SxCR_PL_1
 ((
ut32_t
)0x00020000)

	)

4097 
	#DMA_SxCR_PINCOS
 ((
ut32_t
)0x00008000)

	)

4098 
	#DMA_SxCR_MSIZE
 ((
ut32_t
)0x00006000)

	)

4099 
	#DMA_SxCR_MSIZE_0
 ((
ut32_t
)0x00002000)

	)

4100 
	#DMA_SxCR_MSIZE_1
 ((
ut32_t
)0x00004000)

	)

4101 
	#DMA_SxCR_PSIZE
 ((
ut32_t
)0x00001800)

	)

4102 
	#DMA_SxCR_PSIZE_0
 ((
ut32_t
)0x00000800)

	)

4103 
	#DMA_SxCR_PSIZE_1
 ((
ut32_t
)0x00001000)

	)

4104 
	#DMA_SxCR_MINC
 ((
ut32_t
)0x00000400)

	)

4105 
	#DMA_SxCR_PINC
 ((
ut32_t
)0x00000200)

	)

4106 
	#DMA_SxCR_CIRC
 ((
ut32_t
)0x00000100)

	)

4107 
	#DMA_SxCR_DIR
 ((
ut32_t
)0x000000C0)

	)

4108 
	#DMA_SxCR_DIR_0
 ((
ut32_t
)0x00000040)

	)

4109 
	#DMA_SxCR_DIR_1
 ((
ut32_t
)0x00000080)

	)

4110 
	#DMA_SxCR_PFCTRL
 ((
ut32_t
)0x00000020)

	)

4111 
	#DMA_SxCR_TCIE
 ((
ut32_t
)0x00000010)

	)

4112 
	#DMA_SxCR_HTIE
 ((
ut32_t
)0x00000008)

	)

4113 
	#DMA_SxCR_TEIE
 ((
ut32_t
)0x00000004)

	)

4114 
	#DMA_SxCR_DMEIE
 ((
ut32_t
)0x00000002)

	)

4115 
	#DMA_SxCR_EN
 ((
ut32_t
)0x00000001)

	)

4118 
	#DMA_SxNDT
 ((
ut32_t
)0x0000FFFF)

	)

4119 
	#DMA_SxNDT_0
 ((
ut32_t
)0x00000001)

	)

4120 
	#DMA_SxNDT_1
 ((
ut32_t
)0x00000002)

	)

4121 
	#DMA_SxNDT_2
 ((
ut32_t
)0x00000004)

	)

4122 
	#DMA_SxNDT_3
 ((
ut32_t
)0x00000008)

	)

4123 
	#DMA_SxNDT_4
 ((
ut32_t
)0x00000010)

	)

4124 
	#DMA_SxNDT_5
 ((
ut32_t
)0x00000020)

	)

4125 
	#DMA_SxNDT_6
 ((
ut32_t
)0x00000040)

	)

4126 
	#DMA_SxNDT_7
 ((
ut32_t
)0x00000080)

	)

4127 
	#DMA_SxNDT_8
 ((
ut32_t
)0x00000100)

	)

4128 
	#DMA_SxNDT_9
 ((
ut32_t
)0x00000200)

	)

4129 
	#DMA_SxNDT_10
 ((
ut32_t
)0x00000400)

	)

4130 
	#DMA_SxNDT_11
 ((
ut32_t
)0x00000800)

	)

4131 
	#DMA_SxNDT_12
 ((
ut32_t
)0x00001000)

	)

4132 
	#DMA_SxNDT_13
 ((
ut32_t
)0x00002000)

	)

4133 
	#DMA_SxNDT_14
 ((
ut32_t
)0x00004000)

	)

4134 
	#DMA_SxNDT_15
 ((
ut32_t
)0x00008000)

	)

4137 
	#DMA_SxFCR_FEIE
 ((
ut32_t
)0x00000080)

	)

4138 
	#DMA_SxFCR_FS
 ((
ut32_t
)0x00000038)

	)

4139 
	#DMA_SxFCR_FS_0
 ((
ut32_t
)0x00000008)

	)

4140 
	#DMA_SxFCR_FS_1
 ((
ut32_t
)0x00000010)

	)

4141 
	#DMA_SxFCR_FS_2
 ((
ut32_t
)0x00000020)

	)

4142 
	#DMA_SxFCR_DMDIS
 ((
ut32_t
)0x00000004)

	)

4143 
	#DMA_SxFCR_FTH
 ((
ut32_t
)0x00000003)

	)

4144 
	#DMA_SxFCR_FTH_0
 ((
ut32_t
)0x00000001)

	)

4145 
	#DMA_SxFCR_FTH_1
 ((
ut32_t
)0x00000002)

	)

4148 
	#DMA_LISR_TCIF3
 ((
ut32_t
)0x08000000)

	)

4149 
	#DMA_LISR_HTIF3
 ((
ut32_t
)0x04000000)

	)

4150 
	#DMA_LISR_TEIF3
 ((
ut32_t
)0x02000000)

	)

4151 
	#DMA_LISR_DMEIF3
 ((
ut32_t
)0x01000000)

	)

4152 
	#DMA_LISR_FEIF3
 ((
ut32_t
)0x00400000)

	)

4153 
	#DMA_LISR_TCIF2
 ((
ut32_t
)0x00200000)

	)

4154 
	#DMA_LISR_HTIF2
 ((
ut32_t
)0x00100000)

	)

4155 
	#DMA_LISR_TEIF2
 ((
ut32_t
)0x00080000)

	)

4156 
	#DMA_LISR_DMEIF2
 ((
ut32_t
)0x00040000)

	)

4157 
	#DMA_LISR_FEIF2
 ((
ut32_t
)0x00010000)

	)

4158 
	#DMA_LISR_TCIF1
 ((
ut32_t
)0x00000800)

	)

4159 
	#DMA_LISR_HTIF1
 ((
ut32_t
)0x00000400)

	)

4160 
	#DMA_LISR_TEIF1
 ((
ut32_t
)0x00000200)

	)

4161 
	#DMA_LISR_DMEIF1
 ((
ut32_t
)0x00000100)

	)

4162 
	#DMA_LISR_FEIF1
 ((
ut32_t
)0x00000040)

	)

4163 
	#DMA_LISR_TCIF0
 ((
ut32_t
)0x00000020)

	)

4164 
	#DMA_LISR_HTIF0
 ((
ut32_t
)0x00000010)

	)

4165 
	#DMA_LISR_TEIF0
 ((
ut32_t
)0x00000008)

	)

4166 
	#DMA_LISR_DMEIF0
 ((
ut32_t
)0x00000004)

	)

4167 
	#DMA_LISR_FEIF0
 ((
ut32_t
)0x00000001)

	)

4170 
	#DMA_HISR_TCIF7
 ((
ut32_t
)0x08000000)

	)

4171 
	#DMA_HISR_HTIF7
 ((
ut32_t
)0x04000000)

	)

4172 
	#DMA_HISR_TEIF7
 ((
ut32_t
)0x02000000)

	)

4173 
	#DMA_HISR_DMEIF7
 ((
ut32_t
)0x01000000)

	)

4174 
	#DMA_HISR_FEIF7
 ((
ut32_t
)0x00400000)

	)

4175 
	#DMA_HISR_TCIF6
 ((
ut32_t
)0x00200000)

	)

4176 
	#DMA_HISR_HTIF6
 ((
ut32_t
)0x00100000)

	)

4177 
	#DMA_HISR_TEIF6
 ((
ut32_t
)0x00080000)

	)

4178 
	#DMA_HISR_DMEIF6
 ((
ut32_t
)0x00040000)

	)

4179 
	#DMA_HISR_FEIF6
 ((
ut32_t
)0x00010000)

	)

4180 
	#DMA_HISR_TCIF5
 ((
ut32_t
)0x00000800)

	)

4181 
	#DMA_HISR_HTIF5
 ((
ut32_t
)0x00000400)

	)

4182 
	#DMA_HISR_TEIF5
 ((
ut32_t
)0x00000200)

	)

4183 
	#DMA_HISR_DMEIF5
 ((
ut32_t
)0x00000100)

	)

4184 
	#DMA_HISR_FEIF5
 ((
ut32_t
)0x00000040)

	)

4185 
	#DMA_HISR_TCIF4
 ((
ut32_t
)0x00000020)

	)

4186 
	#DMA_HISR_HTIF4
 ((
ut32_t
)0x00000010)

	)

4187 
	#DMA_HISR_TEIF4
 ((
ut32_t
)0x00000008)

	)

4188 
	#DMA_HISR_DMEIF4
 ((
ut32_t
)0x00000004)

	)

4189 
	#DMA_HISR_FEIF4
 ((
ut32_t
)0x00000001)

	)

4192 
	#DMA_LIFCR_CTCIF3
 ((
ut32_t
)0x08000000)

	)

4193 
	#DMA_LIFCR_CHTIF3
 ((
ut32_t
)0x04000000)

	)

4194 
	#DMA_LIFCR_CTEIF3
 ((
ut32_t
)0x02000000)

	)

4195 
	#DMA_LIFCR_CDMEIF3
 ((
ut32_t
)0x01000000)

	)

4196 
	#DMA_LIFCR_CFEIF3
 ((
ut32_t
)0x00400000)

	)

4197 
	#DMA_LIFCR_CTCIF2
 ((
ut32_t
)0x00200000)

	)

4198 
	#DMA_LIFCR_CHTIF2
 ((
ut32_t
)0x00100000)

	)

4199 
	#DMA_LIFCR_CTEIF2
 ((
ut32_t
)0x00080000)

	)

4200 
	#DMA_LIFCR_CDMEIF2
 ((
ut32_t
)0x00040000)

	)

4201 
	#DMA_LIFCR_CFEIF2
 ((
ut32_t
)0x00010000)

	)

4202 
	#DMA_LIFCR_CTCIF1
 ((
ut32_t
)0x00000800)

	)

4203 
	#DMA_LIFCR_CHTIF1
 ((
ut32_t
)0x00000400)

	)

4204 
	#DMA_LIFCR_CTEIF1
 ((
ut32_t
)0x00000200)

	)

4205 
	#DMA_LIFCR_CDMEIF1
 ((
ut32_t
)0x00000100)

	)

4206 
	#DMA_LIFCR_CFEIF1
 ((
ut32_t
)0x00000040)

	)

4207 
	#DMA_LIFCR_CTCIF0
 ((
ut32_t
)0x00000020)

	)

4208 
	#DMA_LIFCR_CHTIF0
 ((
ut32_t
)0x00000010)

	)

4209 
	#DMA_LIFCR_CTEIF0
 ((
ut32_t
)0x00000008)

	)

4210 
	#DMA_LIFCR_CDMEIF0
 ((
ut32_t
)0x00000004)

	)

4211 
	#DMA_LIFCR_CFEIF0
 ((
ut32_t
)0x00000001)

	)

4214 
	#DMA_HIFCR_CTCIF7
 ((
ut32_t
)0x08000000)

	)

4215 
	#DMA_HIFCR_CHTIF7
 ((
ut32_t
)0x04000000)

	)

4216 
	#DMA_HIFCR_CTEIF7
 ((
ut32_t
)0x02000000)

	)

4217 
	#DMA_HIFCR_CDMEIF7
 ((
ut32_t
)0x01000000)

	)

4218 
	#DMA_HIFCR_CFEIF7
 ((
ut32_t
)0x00400000)

	)

4219 
	#DMA_HIFCR_CTCIF6
 ((
ut32_t
)0x00200000)

	)

4220 
	#DMA_HIFCR_CHTIF6
 ((
ut32_t
)0x00100000)

	)

4221 
	#DMA_HIFCR_CTEIF6
 ((
ut32_t
)0x00080000)

	)

4222 
	#DMA_HIFCR_CDMEIF6
 ((
ut32_t
)0x00040000)

	)

4223 
	#DMA_HIFCR_CFEIF6
 ((
ut32_t
)0x00010000)

	)

4224 
	#DMA_HIFCR_CTCIF5
 ((
ut32_t
)0x00000800)

	)

4225 
	#DMA_HIFCR_CHTIF5
 ((
ut32_t
)0x00000400)

	)

4226 
	#DMA_HIFCR_CTEIF5
 ((
ut32_t
)0x00000200)

	)

4227 
	#DMA_HIFCR_CDMEIF5
 ((
ut32_t
)0x00000100)

	)

4228 
	#DMA_HIFCR_CFEIF5
 ((
ut32_t
)0x00000040)

	)

4229 
	#DMA_HIFCR_CTCIF4
 ((
ut32_t
)0x00000020)

	)

4230 
	#DMA_HIFCR_CHTIF4
 ((
ut32_t
)0x00000010)

	)

4231 
	#DMA_HIFCR_CTEIF4
 ((
ut32_t
)0x00000008)

	)

4232 
	#DMA_HIFCR_CDMEIF4
 ((
ut32_t
)0x00000004)

	)

4233 
	#DMA_HIFCR_CFEIF4
 ((
ut32_t
)0x00000001)

	)

4243 
	#DMA2D_CR_START
 ((
ut32_t
)0x00000001

	)

4244 
	#DMA2D_CR_SUSP
 ((
ut32_t
)0x00000002

	)

4245 
	#DMA2D_CR_ABORT
 ((
ut32_t
)0x00000004

	)

4246 
	#DMA2D_CR_TEIE
 ((
ut32_t
)0x00000100

	)

4247 
	#DMA2D_CR_TCIE
 ((
ut32_t
)0x00000200

	)

4248 
	#DMA2D_CR_TWIE
 ((
ut32_t
)0x00000400

	)

4249 
	#DMA2D_CR_CAEIE
 ((
ut32_t
)0x00000800

	)

4250 
	#DMA2D_CR_CTCIE
 ((
ut32_t
)0x00001000

	)

4251 
	#DMA2D_CR_CEIE
 ((
ut32_t
)0x00002000

	)

4252 
	#DMA2D_CR_MODE
 ((
ut32_t
)0x00030000

	)

4256 
	#DMA2D_ISR_TEIF
 ((
ut32_t
)0x00000001

	)

4257 
	#DMA2D_ISR_TCIF
 ((
ut32_t
)0x00000002

	)

4258 
	#DMA2D_ISR_TWIF
 ((
ut32_t
)0x00000004

	)

4259 
	#DMA2D_ISR_CAEIF
 ((
ut32_t
)0x00000008

	)

4260 
	#DMA2D_ISR_CTCIF
 ((
ut32_t
)0x00000010

	)

4261 
	#DMA2D_ISR_CEIF
 ((
ut32_t
)0x00000020

	)

4265 
	#DMA2D_IFSR_CTEIF
 ((
ut32_t
)0x00000001

	)

4266 
	#DMA2D_IFSR_CTCIF
 ((
ut32_t
)0x00000002

	)

4267 
	#DMA2D_IFSR_CTWIF
 ((
ut32_t
)0x00000004

	)

4268 
	#DMA2D_IFSR_CCAEIF
 ((
ut32_t
)0x00000008

	)

4269 
	#DMA2D_IFSR_CCTCIF
 ((
ut32_t
)0x00000010

	)

4270 
	#DMA2D_IFSR_CCEIF
 ((
ut32_t
)0x00000020

	)

4274 
	#DMA2D_FGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4278 
	#DMA2D_FGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4282 
	#DMA2D_BGMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4286 
	#DMA2D_BGOR_LO
 ((
ut32_t
)0x00003FFF

	)

4290 
	#DMA2D_FGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4291 
	#DMA2D_FGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4292 
	#DMA2D_FGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4293 
	#DMA2D_FGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4294 
	#DMA2D_FGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4295 
	#DMA2D_FGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4299 
	#DMA2D_FGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4300 
	#DMA2D_FGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4301 
	#DMA2D_FGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4305 
	#DMA2D_BGPFCCR_CM
 ((
ut32_t
)0x0000000F

	)

4306 
	#DMA2D_BGPFCCR_CCM
 ((
ut32_t
)0x00000010

	)

4307 
	#DMA2D_BGPFCCR_START
 ((
ut32_t
)0x00000020

	)

4308 
	#DMA2D_BGPFCCR_CS
 ((
ut32_t
)0x0000FF00

	)

4309 
	#DMA2D_BGPFCCR_AM
 ((
ut32_t
)0x00030000

	)

4310 
	#DMA2D_BGPFCCR_ALPHA
 ((
ut32_t
)0xFF000000

	)

4314 
	#DMA2D_BGCOLR_BLUE
 ((
ut32_t
)0x000000FF

	)

4315 
	#DMA2D_BGCOLR_GREEN
 ((
ut32_t
)0x0000FF00

	)

4316 
	#DMA2D_BGCOLR_RED
 ((
ut32_t
)0x00FF0000

	)

4320 
	#DMA2D_FGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4324 
	#DMA2D_BGCMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4328 
	#DMA2D_OPFCCR_CM
 ((
ut32_t
)0x00000007

	)

4334 
	#DMA2D_OCOLR_BLUE_1
 ((
ut32_t
)0x000000FF

	)

4335 
	#DMA2D_OCOLR_GREEN_1
 ((
ut32_t
)0x0000FF00

	)

4336 
	#DMA2D_OCOLR_RED_1
 ((
ut32_t
)0x00FF0000

	)

4337 
	#DMA2D_OCOLR_ALPHA_1
 ((
ut32_t
)0xFF000000

	)

4340 
	#DMA2D_OCOLR_BLUE_2
 ((
ut32_t
)0x0000001F

	)

4341 
	#DMA2D_OCOLR_GREEN_2
 ((
ut32_t
)0x000007E0

	)

4342 
	#DMA2D_OCOLR_RED_2
 ((
ut32_t
)0x0000F800

	)

4345 
	#DMA2D_OCOLR_BLUE_3
 ((
ut32_t
)0x0000001F

	)

4346 
	#DMA2D_OCOLR_GREEN_3
 ((
ut32_t
)0x000003E0

	)

4347 
	#DMA2D_OCOLR_RED_3
 ((
ut32_t
)0x00007C00

	)

4348 
	#DMA2D_OCOLR_ALPHA_3
 ((
ut32_t
)0x00008000

	)

4351 
	#DMA2D_OCOLR_BLUE_4
 ((
ut32_t
)0x0000000F

	)

4352 
	#DMA2D_OCOLR_GREEN_4
 ((
ut32_t
)0x000000F0

	)

4353 
	#DMA2D_OCOLR_RED_4
 ((
ut32_t
)0x00000F00

	)

4354 
	#DMA2D_OCOLR_ALPHA_4
 ((
ut32_t
)0x0000F000

	)

4358 
	#DMA2D_OMAR_MA
 ((
ut32_t
)0xFFFFFFFF

	)

4362 
	#DMA2D_OOR_LO
 ((
ut32_t
)0x00003FFF

	)

4366 
	#DMA2D_NLR_NL
 ((
ut32_t
)0x0000FFFF

	)

4367 
	#DMA2D_NLR_PL
 ((
ut32_t
)0x3FFF0000

	)

4371 
	#DMA2D_LWR_LW
 ((
ut32_t
)0x0000FFFF

	)

4375 
	#DMA2D_AMTCR_EN
 ((
ut32_t
)0x00000001

	)

4376 
	#DMA2D_AMTCR_DT
 ((
ut32_t
)0x0000FF00

	)

4391 
	#EXTI_IMR_MR0
 ((
ut32_t
)0x00000001

	)

4392 
	#EXTI_IMR_MR1
 ((
ut32_t
)0x00000002

	)

4393 
	#EXTI_IMR_MR2
 ((
ut32_t
)0x00000004

	)

4394 
	#EXTI_IMR_MR3
 ((
ut32_t
)0x00000008

	)

4395 
	#EXTI_IMR_MR4
 ((
ut32_t
)0x00000010

	)

4396 
	#EXTI_IMR_MR5
 ((
ut32_t
)0x00000020

	)

4397 
	#EXTI_IMR_MR6
 ((
ut32_t
)0x00000040

	)

4398 
	#EXTI_IMR_MR7
 ((
ut32_t
)0x00000080

	)

4399 
	#EXTI_IMR_MR8
 ((
ut32_t
)0x00000100

	)

4400 
	#EXTI_IMR_MR9
 ((
ut32_t
)0x00000200

	)

4401 
	#EXTI_IMR_MR10
 ((
ut32_t
)0x00000400

	)

4402 
	#EXTI_IMR_MR11
 ((
ut32_t
)0x00000800

	)

4403 
	#EXTI_IMR_MR12
 ((
ut32_t
)0x00001000

	)

4404 
	#EXTI_IMR_MR13
 ((
ut32_t
)0x00002000

	)

4405 
	#EXTI_IMR_MR14
 ((
ut32_t
)0x00004000

	)

4406 
	#EXTI_IMR_MR15
 ((
ut32_t
)0x00008000

	)

4407 
	#EXTI_IMR_MR16
 ((
ut32_t
)0x00010000

	)

4408 
	#EXTI_IMR_MR17
 ((
ut32_t
)0x00020000

	)

4409 
	#EXTI_IMR_MR18
 ((
ut32_t
)0x00040000

	)

4410 
	#EXTI_IMR_MR19
 ((
ut32_t
)0x00080000

	)

4411 
	#EXTI_IMR_MR23
 ((
ut32_t
)0x00800000

	)

4414 
	#EXTI_EMR_MR0
 ((
ut32_t
)0x00000001

	)

4415 
	#EXTI_EMR_MR1
 ((
ut32_t
)0x00000002

	)

4416 
	#EXTI_EMR_MR2
 ((
ut32_t
)0x00000004

	)

4417 
	#EXTI_EMR_MR3
 ((
ut32_t
)0x00000008

	)

4418 
	#EXTI_EMR_MR4
 ((
ut32_t
)0x00000010

	)

4419 
	#EXTI_EMR_MR5
 ((
ut32_t
)0x00000020

	)

4420 
	#EXTI_EMR_MR6
 ((
ut32_t
)0x00000040

	)

4421 
	#EXTI_EMR_MR7
 ((
ut32_t
)0x00000080

	)

4422 
	#EXTI_EMR_MR8
 ((
ut32_t
)0x00000100

	)

4423 
	#EXTI_EMR_MR9
 ((
ut32_t
)0x00000200

	)

4424 
	#EXTI_EMR_MR10
 ((
ut32_t
)0x00000400

	)

4425 
	#EXTI_EMR_MR11
 ((
ut32_t
)0x00000800

	)

4426 
	#EXTI_EMR_MR12
 ((
ut32_t
)0x00001000

	)

4427 
	#EXTI_EMR_MR13
 ((
ut32_t
)0x00002000

	)

4428 
	#EXTI_EMR_MR14
 ((
ut32_t
)0x00004000

	)

4429 
	#EXTI_EMR_MR15
 ((
ut32_t
)0x00008000

	)

4430 
	#EXTI_EMR_MR16
 ((
ut32_t
)0x00010000

	)

4431 
	#EXTI_EMR_MR17
 ((
ut32_t
)0x00020000

	)

4432 
	#EXTI_EMR_MR18
 ((
ut32_t
)0x00040000

	)

4433 
	#EXTI_EMR_MR19
 ((
ut32_t
)0x00080000

	)

4434 
	#EXTI_EMR_MR23
 ((
ut32_t
)0x00800000

	)

4437 
	#EXTI_RTSR_TR0
 ((
ut32_t
)0x00000001

	)

4438 
	#EXTI_RTSR_TR1
 ((
ut32_t
)0x00000002

	)

4439 
	#EXTI_RTSR_TR2
 ((
ut32_t
)0x00000004

	)

4440 
	#EXTI_RTSR_TR3
 ((
ut32_t
)0x00000008

	)

4441 
	#EXTI_RTSR_TR4
 ((
ut32_t
)0x00000010

	)

4442 
	#EXTI_RTSR_TR5
 ((
ut32_t
)0x00000020

	)

4443 
	#EXTI_RTSR_TR6
 ((
ut32_t
)0x00000040

	)

4444 
	#EXTI_RTSR_TR7
 ((
ut32_t
)0x00000080

	)

4445 
	#EXTI_RTSR_TR8
 ((
ut32_t
)0x00000100

	)

4446 
	#EXTI_RTSR_TR9
 ((
ut32_t
)0x00000200

	)

4447 
	#EXTI_RTSR_TR10
 ((
ut32_t
)0x00000400

	)

4448 
	#EXTI_RTSR_TR11
 ((
ut32_t
)0x00000800

	)

4449 
	#EXTI_RTSR_TR12
 ((
ut32_t
)0x00001000

	)

4450 
	#EXTI_RTSR_TR13
 ((
ut32_t
)0x00002000

	)

4451 
	#EXTI_RTSR_TR14
 ((
ut32_t
)0x00004000

	)

4452 
	#EXTI_RTSR_TR15
 ((
ut32_t
)0x00008000

	)

4453 
	#EXTI_RTSR_TR16
 ((
ut32_t
)0x00010000

	)

4454 
	#EXTI_RTSR_TR17
 ((
ut32_t
)0x00020000

	)

4455 
	#EXTI_RTSR_TR18
 ((
ut32_t
)0x00040000

	)

4456 
	#EXTI_RTSR_TR19
 ((
ut32_t
)0x00080000

	)

4457 
	#EXTI_RTSR_TR23
 ((
ut32_t
)0x00800000

	)

4460 
	#EXTI_FTSR_TR0
 ((
ut32_t
)0x00000001

	)

4461 
	#EXTI_FTSR_TR1
 ((
ut32_t
)0x00000002

	)

4462 
	#EXTI_FTSR_TR2
 ((
ut32_t
)0x00000004

	)

4463 
	#EXTI_FTSR_TR3
 ((
ut32_t
)0x00000008

	)

4464 
	#EXTI_FTSR_TR4
 ((
ut32_t
)0x00000010

	)

4465 
	#EXTI_FTSR_TR5
 ((
ut32_t
)0x00000020

	)

4466 
	#EXTI_FTSR_TR6
 ((
ut32_t
)0x00000040

	)

4467 
	#EXTI_FTSR_TR7
 ((
ut32_t
)0x00000080

	)

4468 
	#EXTI_FTSR_TR8
 ((
ut32_t
)0x00000100

	)

4469 
	#EXTI_FTSR_TR9
 ((
ut32_t
)0x00000200

	)

4470 
	#EXTI_FTSR_TR10
 ((
ut32_t
)0x00000400

	)

4471 
	#EXTI_FTSR_TR11
 ((
ut32_t
)0x00000800

	)

4472 
	#EXTI_FTSR_TR12
 ((
ut32_t
)0x00001000

	)

4473 
	#EXTI_FTSR_TR13
 ((
ut32_t
)0x00002000

	)

4474 
	#EXTI_FTSR_TR14
 ((
ut32_t
)0x00004000

	)

4475 
	#EXTI_FTSR_TR15
 ((
ut32_t
)0x00008000

	)

4476 
	#EXTI_FTSR_TR16
 ((
ut32_t
)0x00010000

	)

4477 
	#EXTI_FTSR_TR17
 ((
ut32_t
)0x00020000

	)

4478 
	#EXTI_FTSR_TR18
 ((
ut32_t
)0x00040000

	)

4479 
	#EXTI_FTSR_TR19
 ((
ut32_t
)0x00080000

	)

4480 
	#EXTI_FTSR_TR23
 ((
ut32_t
)0x00800000

	)

4483 
	#EXTI_SWIER_SWIER0
 ((
ut32_t
)0x00000001

	)

4484 
	#EXTI_SWIER_SWIER1
 ((
ut32_t
)0x00000002

	)

4485 
	#EXTI_SWIER_SWIER2
 ((
ut32_t
)0x00000004

	)

4486 
	#EXTI_SWIER_SWIER3
 ((
ut32_t
)0x00000008

	)

4487 
	#EXTI_SWIER_SWIER4
 ((
ut32_t
)0x00000010

	)

4488 
	#EXTI_SWIER_SWIER5
 ((
ut32_t
)0x00000020

	)

4489 
	#EXTI_SWIER_SWIER6
 ((
ut32_t
)0x00000040

	)

4490 
	#EXTI_SWIER_SWIER7
 ((
ut32_t
)0x00000080

	)

4491 
	#EXTI_SWIER_SWIER8
 ((
ut32_t
)0x00000100

	)

4492 
	#EXTI_SWIER_SWIER9
 ((
ut32_t
)0x00000200

	)

4493 
	#EXTI_SWIER_SWIER10
 ((
ut32_t
)0x00000400

	)

4494 
	#EXTI_SWIER_SWIER11
 ((
ut32_t
)0x00000800

	)

4495 
	#EXTI_SWIER_SWIER12
 ((
ut32_t
)0x00001000

	)

4496 
	#EXTI_SWIER_SWIER13
 ((
ut32_t
)0x00002000

	)

4497 
	#EXTI_SWIER_SWIER14
 ((
ut32_t
)0x00004000

	)

4498 
	#EXTI_SWIER_SWIER15
 ((
ut32_t
)0x00008000

	)

4499 
	#EXTI_SWIER_SWIER16
 ((
ut32_t
)0x00010000

	)

4500 
	#EXTI_SWIER_SWIER17
 ((
ut32_t
)0x00020000

	)

4501 
	#EXTI_SWIER_SWIER18
 ((
ut32_t
)0x00040000

	)

4502 
	#EXTI_SWIER_SWIER19
 ((
ut32_t
)0x00080000

	)

4503 
	#EXTI_SWIER_SWIER23
 ((
ut32_t
)0x00800000

	)

4506 
	#EXTI_PR_PR0
 ((
ut32_t
)0x00000001

	)

4507 
	#EXTI_PR_PR1
 ((
ut32_t
)0x00000002

	)

4508 
	#EXTI_PR_PR2
 ((
ut32_t
)0x00000004

	)

4509 
	#EXTI_PR_PR3
 ((
ut32_t
)0x00000008

	)

4510 
	#EXTI_PR_PR4
 ((
ut32_t
)0x00000010

	)

4511 
	#EXTI_PR_PR5
 ((
ut32_t
)0x00000020

	)

4512 
	#EXTI_PR_PR6
 ((
ut32_t
)0x00000040

	)

4513 
	#EXTI_PR_PR7
 ((
ut32_t
)0x00000080

	)

4514 
	#EXTI_PR_PR8
 ((
ut32_t
)0x00000100

	)

4515 
	#EXTI_PR_PR9
 ((
ut32_t
)0x00000200

	)

4516 
	#EXTI_PR_PR10
 ((
ut32_t
)0x00000400

	)

4517 
	#EXTI_PR_PR11
 ((
ut32_t
)0x00000800

	)

4518 
	#EXTI_PR_PR12
 ((
ut32_t
)0x00001000

	)

4519 
	#EXTI_PR_PR13
 ((
ut32_t
)0x00002000

	)

4520 
	#EXTI_PR_PR14
 ((
ut32_t
)0x00004000

	)

4521 
	#EXTI_PR_PR15
 ((
ut32_t
)0x00008000

	)

4522 
	#EXTI_PR_PR16
 ((
ut32_t
)0x00010000

	)

4523 
	#EXTI_PR_PR17
 ((
ut32_t
)0x00020000

	)

4524 
	#EXTI_PR_PR18
 ((
ut32_t
)0x00040000

	)

4525 
	#EXTI_PR_PR19
 ((
ut32_t
)0x00080000

	)

4526 
	#EXTI_PR_PR23
 ((
ut32_t
)0x00800000

	)

4534 
	#FLASH_ACR_LATENCY
 ((
ut32_t
)0x0000000F)

	)

4535 
	#FLASH_ACR_LATENCY_0WS
 ((
ut32_t
)0x00000000)

	)

4536 
	#FLASH_ACR_LATENCY_1WS
 ((
ut32_t
)0x00000001)

	)

4537 
	#FLASH_ACR_LATENCY_2WS
 ((
ut32_t
)0x00000002)

	)

4538 
	#FLASH_ACR_LATENCY_3WS
 ((
ut32_t
)0x00000003)

	)

4539 
	#FLASH_ACR_LATENCY_4WS
 ((
ut32_t
)0x00000004)

	)

4540 
	#FLASH_ACR_LATENCY_5WS
 ((
ut32_t
)0x00000005)

	)

4541 
	#FLASH_ACR_LATENCY_6WS
 ((
ut32_t
)0x00000006)

	)

4542 
	#FLASH_ACR_LATENCY_7WS
 ((
ut32_t
)0x00000007)

	)

4543 
	#FLASH_ACR_LATENCY_8WS
 ((
ut32_t
)0x00000008)

	)

4544 
	#FLASH_ACR_LATENCY_9WS
 ((
ut32_t
)0x00000009)

	)

4545 
	#FLASH_ACR_LATENCY_10WS
 ((
ut32_t
)0x0000000A)

	)

4546 
	#FLASH_ACR_LATENCY_11WS
 ((
ut32_t
)0x0000000B)

	)

4547 
	#FLASH_ACR_LATENCY_12WS
 ((
ut32_t
)0x0000000C)

	)

4548 
	#FLASH_ACR_LATENCY_13WS
 ((
ut32_t
)0x0000000D)

	)

4549 
	#FLASH_ACR_LATENCY_14WS
 ((
ut32_t
)0x0000000E)

	)

4550 
	#FLASH_ACR_LATENCY_15WS
 ((
ut32_t
)0x0000000F)

	)

4552 
	#FLASH_ACR_PRFTEN
 ((
ut32_t
)0x00000100)

	)

4553 
	#FLASH_ACR_ICEN
 ((
ut32_t
)0x00000200)

	)

4554 
	#FLASH_ACR_DCEN
 ((
ut32_t
)0x00000400)

	)

4555 
	#FLASH_ACR_ICRST
 ((
ut32_t
)0x00000800)

	)

4556 
	#FLASH_ACR_DCRST
 ((
ut32_t
)0x00001000)

	)

4557 
	#FLASH_ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

4558 
	#FLASH_ACR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C03)

	)

4561 
	#FLASH_SR_EOP
 ((
ut32_t
)0x00000001)

	)

4562 
	#FLASH_SR_SOP
 ((
ut32_t
)0x00000002)

	)

4563 
	#FLASH_SR_WRPERR
 ((
ut32_t
)0x00000010)

	)

4564 
	#FLASH_SR_PGAERR
 ((
ut32_t
)0x00000020)

	)

4565 
	#FLASH_SR_PGPERR
 ((
ut32_t
)0x00000040)

	)

4566 
	#FLASH_SR_PGSERR
 ((
ut32_t
)0x00000080)

	)

4567 
	#FLASH_SR_BSY
 ((
ut32_t
)0x00010000)

	)

4570 
	#FLASH_CR_PG
 ((
ut32_t
)0x00000001)

	)

4571 
	#FLASH_CR_SER
 ((
ut32_t
)0x00000002)

	)

4572 
	#FLASH_CR_MER
 ((
ut32_t
)0x00000004)

	)

4573 
	#FLASH_CR_MER1
 
FLASH_CR_MER


	)

4574 
	#FLASH_CR_SNB
 ((
ut32_t
)0x000000F8)

	)

4575 
	#FLASH_CR_SNB_0
 ((
ut32_t
)0x00000008)

	)

4576 
	#FLASH_CR_SNB_1
 ((
ut32_t
)0x00000010)

	)

4577 
	#FLASH_CR_SNB_2
 ((
ut32_t
)0x00000020)

	)

4578 
	#FLASH_CR_SNB_3
 ((
ut32_t
)0x00000040)

	)

4579 
	#FLASH_CR_SNB_4
 ((
ut32_t
)0x00000040)

	)

4580 
	#FLASH_CR_PSIZE
 ((
ut32_t
)0x00000300)

	)

4581 
	#FLASH_CR_PSIZE_0
 ((
ut32_t
)0x00000100)

	)

4582 
	#FLASH_CR_PSIZE_1
 ((
ut32_t
)0x00000200)

	)

4583 
	#FLASH_CR_MER2
 ((
ut32_t
)0x00008000)

	)

4584 
	#FLASH_CR_STRT
 ((
ut32_t
)0x00010000)

	)

4585 
	#FLASH_CR_EOPIE
 ((
ut32_t
)0x01000000)

	)

4586 
	#FLASH_CR_LOCK
 ((
ut32_t
)0x80000000)

	)

4589 
	#FLASH_OPTCR_OPTLOCK
 ((
ut32_t
)0x00000001)

	)

4590 
	#FLASH_OPTCR_OPTSTRT
 ((
ut32_t
)0x00000002)

	)

4591 
	#FLASH_OPTCR_BOR_LEV_0
 ((
ut32_t
)0x00000004)

	)

4592 
	#FLASH_OPTCR_BOR_LEV_1
 ((
ut32_t
)0x00000008)

	)

4593 
	#FLASH_OPTCR_BOR_LEV
 ((
ut32_t
)0x0000000C)

	)

4594 
	#FLASH_OPTCR_BFB2
 ((
ut32_t
)0x00000010)

	)

4596 
	#FLASH_OPTCR_WDG_SW
 ((
ut32_t
)0x00000020)

	)

4597 
	#FLASH_OPTCR_nRST_STOP
 ((
ut32_t
)0x00000040)

	)

4598 
	#FLASH_OPTCR_nRST_STDBY
 ((
ut32_t
)0x00000080)

	)

4599 
	#FLASH_OPTCR_RDP
 ((
ut32_t
)0x0000FF00)

	)

4600 
	#FLASH_OPTCR_RDP_0
 ((
ut32_t
)0x00000100)

	)

4601 
	#FLASH_OPTCR_RDP_1
 ((
ut32_t
)0x00000200)

	)

4602 
	#FLASH_OPTCR_RDP_2
 ((
ut32_t
)0x00000400)

	)

4603 
	#FLASH_OPTCR_RDP_3
 ((
ut32_t
)0x00000800)

	)

4604 
	#FLASH_OPTCR_RDP_4
 ((
ut32_t
)0x00001000)

	)

4605 
	#FLASH_OPTCR_RDP_5
 ((
ut32_t
)0x00002000)

	)

4606 
	#FLASH_OPTCR_RDP_6
 ((
ut32_t
)0x00004000)

	)

4607 
	#FLASH_OPTCR_RDP_7
 ((
ut32_t
)0x00008000)

	)

4608 
	#FLASH_OPTCR_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4609 
	#FLASH_OPTCR_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4610 
	#FLASH_OPTCR_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4611 
	#FLASH_OPTCR_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4612 
	#FLASH_OPTCR_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4613 
	#FLASH_OPTCR_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4614 
	#FLASH_OPTCR_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4615 
	#FLASH_OPTCR_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4616 
	#FLASH_OPTCR_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4617 
	#FLASH_OPTCR_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4618 
	#FLASH_OPTCR_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4619 
	#FLASH_OPTCR_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4620 
	#FLASH_OPTCR_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4622 
	#FLASH_OPTCR_DB1M
 ((
ut32_t
)0x40000000)

	)

4623 
	#FLASH_OPTCR_SPRMOD
 ((
ut32_t
)0x80000000)

	)

4626 
	#FLASH_OPTCR1_nWRP
 ((
ut32_t
)0x0FFF0000)

	)

4627 
	#FLASH_OPTCR1_nWRP_0
 ((
ut32_t
)0x00010000)

	)

4628 
	#FLASH_OPTCR1_nWRP_1
 ((
ut32_t
)0x00020000)

	)

4629 
	#FLASH_OPTCR1_nWRP_2
 ((
ut32_t
)0x00040000)

	)

4630 
	#FLASH_OPTCR1_nWRP_3
 ((
ut32_t
)0x00080000)

	)

4631 
	#FLASH_OPTCR1_nWRP_4
 ((
ut32_t
)0x00100000)

	)

4632 
	#FLASH_OPTCR1_nWRP_5
 ((
ut32_t
)0x00200000)

	)

4633 
	#FLASH_OPTCR1_nWRP_6
 ((
ut32_t
)0x00400000)

	)

4634 
	#FLASH_OPTCR1_nWRP_7
 ((
ut32_t
)0x00800000)

	)

4635 
	#FLASH_OPTCR1_nWRP_8
 ((
ut32_t
)0x01000000)

	)

4636 
	#FLASH_OPTCR1_nWRP_9
 ((
ut32_t
)0x02000000)

	)

4637 
	#FLASH_OPTCR1_nWRP_10
 ((
ut32_t
)0x04000000)

	)

4638 
	#FLASH_OPTCR1_nWRP_11
 ((
ut32_t
)0x08000000)

	)

4640 #i
	`defed
(
STM32F40_41xxx
)

4647 
	#FSMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

4648 
	#FSMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

4650 
	#FSMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

4651 
	#FSMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

4652 
	#FSMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

4654 
	#FSMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

4655 
	#FSMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

4656 
	#FSMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

4658 
	#FSMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

4659 
	#FSMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

4660 
	#FSMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

4661 
	#FSMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4662 
	#FSMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

4663 
	#FSMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

4664 
	#FSMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

4665 
	#FSMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

4666 
	#FSMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4667 
	#FSMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4670 
	#FSMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

4671 
	#FSMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

4673 
	#FSMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

4674 
	#FSMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

4675 
	#FSMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

4677 
	#FSMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

4678 
	#FSMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

4679 
	#FSMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

4681 
	#FSMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

4682 
	#FSMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

4683 
	#FSMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

4684 
	#FSMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4685 
	#FSMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

4686 
	#FSMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

4687 
	#FSMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

4688 
	#FSMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

4689 
	#FSMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4690 
	#FSMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4693 
	#FSMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

4694 
	#FSMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

4696 
	#FSMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

4697 
	#FSMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

4698 
	#FSMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

4700 
	#FSMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

4701 
	#FSMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

4702 
	#FSMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

4704 
	#FSMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

4705 
	#FSMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

4706 
	#FSMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

4707 
	#FSMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4708 
	#FSMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

4709 
	#FSMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

4710 
	#FSMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

4711 
	#FSMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

4712 
	#FSMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4713 
	#FSMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4716 
	#FSMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

4717 
	#FSMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

4719 
	#FSMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

4720 
	#FSMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

4721 
	#FSMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

4723 
	#FSMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

4724 
	#FSMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

4725 
	#FSMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

4727 
	#FSMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

4728 
	#FSMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

4729 
	#FSMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

4730 
	#FSMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

4731 
	#FSMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

4732 
	#FSMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

4733 
	#FSMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

4734 
	#FSMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

4735 
	#FSMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

4736 
	#FSMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

4739 
	#FSMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4740 
	#FSMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4741 
	#FSMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4742 
	#FSMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4743 
	#FSMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4745 
	#FSMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4746 
	#FSMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4747 
	#FSMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4748 
	#FSMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4749 
	#FSMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4751 
	#FSMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4752 
	#FSMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4753 
	#FSMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4754 
	#FSMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4755 
	#FSMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4757 
	#FSMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4758 
	#FSMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4759 
	#FSMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4760 
	#FSMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4761 
	#FSMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4763 
	#FSMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4764 
	#FSMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4765 
	#FSMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4766 
	#FSMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4767 
	#FSMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4769 
	#FSMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4770 
	#FSMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4771 
	#FSMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4772 
	#FSMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4773 
	#FSMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4775 
	#FSMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4776 
	#FSMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4777 
	#FSMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4780 
	#FSMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4781 
	#FSMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4782 
	#FSMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4783 
	#FSMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4784 
	#FSMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4786 
	#FSMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4787 
	#FSMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4788 
	#FSMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4789 
	#FSMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4790 
	#FSMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4792 
	#FSMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4793 
	#FSMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4794 
	#FSMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4795 
	#FSMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4796 
	#FSMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4798 
	#FSMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4799 
	#FSMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4800 
	#FSMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4801 
	#FSMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4802 
	#FSMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4804 
	#FSMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4805 
	#FSMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4806 
	#FSMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4807 
	#FSMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4808 
	#FSMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4810 
	#FSMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4811 
	#FSMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4812 
	#FSMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4813 
	#FSMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4814 
	#FSMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4816 
	#FSMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4817 
	#FSMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4818 
	#FSMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4821 
	#FSMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4822 
	#FSMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4823 
	#FSMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4824 
	#FSMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4825 
	#FSMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4827 
	#FSMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4828 
	#FSMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4829 
	#FSMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4830 
	#FSMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4831 
	#FSMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4833 
	#FSMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4834 
	#FSMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4835 
	#FSMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

4836 
	#FSMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

4837 
	#FSMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

4839 
	#FSMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4840 
	#FSMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4841 
	#FSMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4842 
	#FSMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4843 
	#FSMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4845 
	#FSMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4846 
	#FSMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4847 
	#FSMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4848 
	#FSMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4849 
	#FSMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4851 
	#FSMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

4852 
	#FSMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4853 
	#FSMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4854 
	#FSMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4855 
	#FSMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4857 
	#FSMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

4858 
	#FSMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4859 
	#FSMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4862 
	#FSMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

4863 
	#FSMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4864 
	#FSMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4865 
	#FSMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4866 
	#FSMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4868 
	#FSMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4869 
	#FSMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4870 
	#FSMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4871 
	#FSMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4872 
	#FSMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4874 
	#FSMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

4875 
	#FSMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

4876 
	#FSMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

4877 
	#FSMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

4878 
	#FSMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

4880 
	#FSMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4881 
	#FSMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4882 
	#FSMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4883 
	#FSMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4884 
	#FSMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4886 
	#FSMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4887 
	#FSMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4888 
	#FSMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4889 
	#FSMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4890 
	#FSMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4892 
	#FSMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

4893 
	#FSMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4894 
	#FSMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4895 
	#FSMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4896 
	#FSMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4898 
	#FSMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

4899 
	#FSMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4900 
	#FSMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4903 
	#FSMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

4904 
	#FSMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4905 
	#FSMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4906 
	#FSMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4907 
	#FSMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4909 
	#FSMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4910 
	#FSMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4911 
	#FSMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4912 
	#FSMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4913 
	#FSMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4915 
	#FSMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

4916 
	#FSMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

4917 
	#FSMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

4918 
	#FSMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

4919 
	#FSMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

4921 
	#FSMC_BWTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4922 
	#FSMC_BWTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4923 
	#FSMC_BWTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4924 
	#FSMC_BWTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4925 
	#FSMC_BWTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4927 
	#FSMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4928 
	#FSMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4929 
	#FSMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4930 
	#FSMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4931 
	#FSMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4933 
	#FSMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

4934 
	#FSMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4935 
	#FSMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4936 
	#FSMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4937 
	#FSMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4939 
	#FSMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

4940 
	#FSMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4941 
	#FSMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4944 
	#FSMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

4945 
	#FSMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4946 
	#FSMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4947 
	#FSMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4948 
	#FSMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4950 
	#FSMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4951 
	#FSMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4952 
	#FSMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4953 
	#FSMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4954 
	#FSMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4956 
	#FSMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

4957 
	#FSMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

4958 
	#FSMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

4959 
	#FSMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

4960 
	#FSMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

4962 
	#FSMC_BWTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

4963 
	#FSMC_BWTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

4964 
	#FSMC_BWTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

4965 
	#FSMC_BWTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

4966 
	#FSMC_BWTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

4968 
	#FSMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

4969 
	#FSMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

4970 
	#FSMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

4971 
	#FSMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

4972 
	#FSMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

4974 
	#FSMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

4975 
	#FSMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

4976 
	#FSMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

4977 
	#FSMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

4978 
	#FSMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

4980 
	#FSMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

4981 
	#FSMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

4982 
	#FSMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

4985 
	#FSMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

4986 
	#FSMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

4987 
	#FSMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

4988 
	#FSMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

4989 
	#FSMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

4991 
	#FSMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

4992 
	#FSMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

4993 
	#FSMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

4994 
	#FSMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

4995 
	#FSMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

4997 
	#FSMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

4998 
	#FSMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

4999 
	#FSMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5000 
	#FSMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5001 
	#FSMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5003 
	#FSMC_BWTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5004 
	#FSMC_BWTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5005 
	#FSMC_BWTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5006 
	#FSMC_BWTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5007 
	#FSMC_BWTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5009 
	#FSMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5010 
	#FSMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5011 
	#FSMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5012 
	#FSMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5013 
	#FSMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5015 
	#FSMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5016 
	#FSMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5017 
	#FSMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5018 
	#FSMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5019 
	#FSMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5021 
	#FSMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5022 
	#FSMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5023 
	#FSMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5026 
	#FSMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5027 
	#FSMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5028 
	#FSMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5029 
	#FSMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5030 
	#FSMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5032 
	#FSMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5033 
	#FSMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5034 
	#FSMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5035 
	#FSMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5036 
	#FSMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5038 
	#FSMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5039 
	#FSMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5040 
	#FSMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5041 
	#FSMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5042 
	#FSMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5044 
	#FSMC_BWTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5045 
	#FSMC_BWTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5046 
	#FSMC_BWTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5047 
	#FSMC_BWTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5048 
	#FSMC_BWTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5050 
	#FSMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5051 
	#FSMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5052 
	#FSMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5053 
	#FSMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5054 
	#FSMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5056 
	#FSMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5057 
	#FSMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5058 
	#FSMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5059 
	#FSMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5060 
	#FSMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5062 
	#FSMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5063 
	#FSMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5064 
	#FSMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5067 
	#FSMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5068 
	#FSMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5069 
	#FSMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5071 
	#FSMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5072 
	#FSMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5073 
	#FSMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5075 
	#FSMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5077 
	#FSMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5078 
	#FSMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5079 
	#FSMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5080 
	#FSMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5081 
	#FSMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5083 
	#FSMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5084 
	#FSMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5085 
	#FSMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5086 
	#FSMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5087 
	#FSMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5089 
	#FSMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5090 
	#FSMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5091 
	#FSMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5092 
	#FSMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5095 
	#FSMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5096 
	#FSMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5097 
	#FSMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5099 
	#FSMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5100 
	#FSMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5101 
	#FSMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5103 
	#FSMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5105 
	#FSMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5106 
	#FSMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5107 
	#FSMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5108 
	#FSMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5109 
	#FSMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5111 
	#FSMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5112 
	#FSMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5113 
	#FSMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5114 
	#FSMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5115 
	#FSMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5117 
	#FSMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5118 
	#FSMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5119 
	#FSMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5120 
	#FSMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5123 
	#FSMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5124 
	#FSMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5125 
	#FSMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5127 
	#FSMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5128 
	#FSMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5129 
	#FSMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5131 
	#FSMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5133 
	#FSMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5134 
	#FSMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5135 
	#FSMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5136 
	#FSMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5137 
	#FSMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5139 
	#FSMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5140 
	#FSMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5141 
	#FSMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5142 
	#FSMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5143 
	#FSMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5145 
	#FSMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5146 
	#FSMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5147 
	#FSMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5148 
	#FSMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5151 
	#FSMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5152 
	#FSMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5153 
	#FSMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5154 
	#FSMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5155 
	#FSMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5156 
	#FSMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5157 
	#FSMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

5160 
	#FSMC_SR3_IRS
 ((
ut8_t
)0x01

	)

5161 
	#FSMC_SR3_ILS
 ((
ut8_t
)0x02

	)

5162 
	#FSMC_SR3_IFS
 ((
ut8_t
)0x04

	)

5163 
	#FSMC_SR3_IREN
 ((
ut8_t
)0x08

	)

5164 
	#FSMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

5165 
	#FSMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

5166 
	#FSMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

5169 
	#FSMC_SR4_IRS
 ((
ut8_t
)0x01

	)

5170 
	#FSMC_SR4_ILS
 ((
ut8_t
)0x02

	)

5171 
	#FSMC_SR4_IFS
 ((
ut8_t
)0x04

	)

5172 
	#FSMC_SR4_IREN
 ((
ut8_t
)0x08

	)

5173 
	#FSMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

5174 
	#FSMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

5175 
	#FSMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

5178 
	#FSMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

5179 
	#FSMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

5180 
	#FSMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

5181 
	#FSMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

5182 
	#FSMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

5183 
	#FSMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

5184 
	#FSMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

5185 
	#FSMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

5186 
	#FSMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

5188 
	#FSMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

5189 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

5190 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

5191 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

5192 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

5193 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

5194 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

5195 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

5196 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

5198 
	#FSMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

5199 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

5200 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

5201 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

5202 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

5203 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

5204 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

5205 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

5206 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

5208 
	#FSMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

5209 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

5210 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

5211 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

5212 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

5213 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

5214 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

5215 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

5216 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

5219 
	#FSMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

5220 
	#FSMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

5221 
	#FSMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

5222 
	#FSMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

5223 
	#FSMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

5224 
	#FSMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

5225 
	#FSMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

5226 
	#FSMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

5227 
	#FSMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

5229 
	#FSMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

5230 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

5231 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

5232 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

5233 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

5234 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

5235 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

5236 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

5237 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

5239 
	#FSMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

5240 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

5241 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

5242 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

5243 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

5244 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

5245 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

5246 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

5247 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

5249 
	#FSMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

5250 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

5251 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

5252 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

5253 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

5254 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

5255 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

5256 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

5257 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

5260 
	#FSMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

5261 
	#FSMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

5262 
	#FSMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

5263 
	#FSMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

5264 
	#FSMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

5265 
	#FSMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

5266 
	#FSMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

5267 
	#FSMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

5268 
	#FSMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

5270 
	#FSMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

5271 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

5272 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

5273 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

5274 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

5275 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

5276 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

5277 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

5278 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

5280 
	#FSMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

5281 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

5282 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

5283 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

5284 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

5285 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

5286 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

5287 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

5288 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

5290 
	#FSMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

5291 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

5292 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

5293 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

5294 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

5295 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

5296 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

5297 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

5298 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

5301 
	#FSMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

5302 
	#FSMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

5303 
	#FSMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

5304 
	#FSMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

5305 
	#FSMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

5306 
	#FSMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

5307 
	#FSMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

5308 
	#FSMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

5309 
	#FSMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

5311 
	#FSMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

5312 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

5313 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

5314 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

5315 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

5316 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

5317 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

5318 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

5319 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

5321 
	#FSMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

5322 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

5323 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

5324 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

5325 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

5326 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

5327 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

5328 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

5329 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

5331 
	#FSMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

5332 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

5333 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

5334 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

5335 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

5336 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

5337 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

5338 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

5339 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

5342 
	#FSMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

5343 
	#FSMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

5344 
	#FSMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

5345 
	#FSMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

5346 
	#FSMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

5347 
	#FSMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

5348 
	#FSMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

5349 
	#FSMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

5350 
	#FSMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

5352 
	#FSMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

5353 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

5354 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

5355 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

5356 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

5357 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

5358 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

5359 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

5360 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

5362 
	#FSMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

5363 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

5364 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

5365 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

5366 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

5367 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

5368 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

5369 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

5370 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

5372 
	#FSMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

5373 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

5374 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

5375 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

5376 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

5377 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

5378 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

5379 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

5380 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

5383 
	#FSMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

5384 
	#FSMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

5385 
	#FSMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

5386 
	#FSMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

5387 
	#FSMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

5388 
	#FSMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

5389 
	#FSMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

5390 
	#FSMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

5391 
	#FSMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

5393 
	#FSMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

5394 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

5395 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

5396 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

5397 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

5398 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

5399 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

5400 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

5401 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

5403 
	#FSMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

5404 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

5405 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

5406 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

5407 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

5408 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

5409 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

5410 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

5411 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

5413 
	#FSMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

5414 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

5415 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

5416 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

5417 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

5418 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

5419 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

5420 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

5421 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

5424 
	#FSMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

5425 
	#FSMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

5426 
	#FSMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

5427 
	#FSMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

5428 
	#FSMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

5429 
	#FSMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

5430 
	#FSMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

5431 
	#FSMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

5432 
	#FSMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

5434 
	#FSMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

5435 
	#FSMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

5436 
	#FSMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

5437 
	#FSMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

5438 
	#FSMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

5439 
	#FSMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

5440 
	#FSMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

5441 
	#FSMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

5442 
	#FSMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

5444 
	#FSMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

5445 
	#FSMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

5446 
	#FSMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

5447 
	#FSMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

5448 
	#FSMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

5449 
	#FSMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

5450 
	#FSMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

5451 
	#FSMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

5452 
	#FSMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

5454 
	#FSMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

5455 
	#FSMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

5456 
	#FSMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

5457 
	#FSMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

5458 
	#FSMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

5459 
	#FSMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

5460 
	#FSMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

5461 
	#FSMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

5462 
	#FSMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

5465 
	#FSMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

5468 
	#FSMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

5471 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

5478 
	#FMC_BCR1_MBKEN
 ((
ut32_t
)0x00000001

	)

5479 
	#FMC_BCR1_MUXEN
 ((
ut32_t
)0x00000002

	)

5481 
	#FMC_BCR1_MTYP
 ((
ut32_t
)0x0000000C

	)

5482 
	#FMC_BCR1_MTYP_0
 ((
ut32_t
)0x00000004

	)

5483 
	#FMC_BCR1_MTYP_1
 ((
ut32_t
)0x00000008

	)

5485 
	#FMC_BCR1_MWID
 ((
ut32_t
)0x00000030

	)

5486 
	#FMC_BCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

5487 
	#FMC_BCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

5489 
	#FMC_BCR1_FACCEN
 ((
ut32_t
)0x00000040

	)

5490 
	#FMC_BCR1_BURSTEN
 ((
ut32_t
)0x00000100

	)

5491 
	#FMC_BCR1_WAITPOL
 ((
ut32_t
)0x00000200

	)

5492 
	#FMC_BCR1_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5493 
	#FMC_BCR1_WAITCFG
 ((
ut32_t
)0x00000800

	)

5494 
	#FMC_BCR1_WREN
 ((
ut32_t
)0x00001000

	)

5495 
	#FMC_BCR1_WAITEN
 ((
ut32_t
)0x00002000

	)

5496 
	#FMC_BCR1_EXTMOD
 ((
ut32_t
)0x00004000

	)

5497 
	#FMC_BCR1_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5498 
	#FMC_BCR1_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5499 
	#FMC_BCR1_CCLKEN
 ((
ut32_t
)0x00100000

	)

5502 
	#FMC_BCR2_MBKEN
 ((
ut32_t
)0x00000001

	)

5503 
	#FMC_BCR2_MUXEN
 ((
ut32_t
)0x00000002

	)

5505 
	#FMC_BCR2_MTYP
 ((
ut32_t
)0x0000000C

	)

5506 
	#FMC_BCR2_MTYP_0
 ((
ut32_t
)0x00000004

	)

5507 
	#FMC_BCR2_MTYP_1
 ((
ut32_t
)0x00000008

	)

5509 
	#FMC_BCR2_MWID
 ((
ut32_t
)0x00000030

	)

5510 
	#FMC_BCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

5511 
	#FMC_BCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

5513 
	#FMC_BCR2_FACCEN
 ((
ut32_t
)0x00000040

	)

5514 
	#FMC_BCR2_BURSTEN
 ((
ut32_t
)0x00000100

	)

5515 
	#FMC_BCR2_WAITPOL
 ((
ut32_t
)0x00000200

	)

5516 
	#FMC_BCR2_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5517 
	#FMC_BCR2_WAITCFG
 ((
ut32_t
)0x00000800

	)

5518 
	#FMC_BCR2_WREN
 ((
ut32_t
)0x00001000

	)

5519 
	#FMC_BCR2_WAITEN
 ((
ut32_t
)0x00002000

	)

5520 
	#FMC_BCR2_EXTMOD
 ((
ut32_t
)0x00004000

	)

5521 
	#FMC_BCR2_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5522 
	#FMC_BCR2_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5525 
	#FMC_BCR3_MBKEN
 ((
ut32_t
)0x00000001

	)

5526 
	#FMC_BCR3_MUXEN
 ((
ut32_t
)0x00000002

	)

5528 
	#FMC_BCR3_MTYP
 ((
ut32_t
)0x0000000C

	)

5529 
	#FMC_BCR3_MTYP_0
 ((
ut32_t
)0x00000004

	)

5530 
	#FMC_BCR3_MTYP_1
 ((
ut32_t
)0x00000008

	)

5532 
	#FMC_BCR3_MWID
 ((
ut32_t
)0x00000030

	)

5533 
	#FMC_BCR3_MWID_0
 ((
ut32_t
)0x00000010

	)

5534 
	#FMC_BCR3_MWID_1
 ((
ut32_t
)0x00000020

	)

5536 
	#FMC_BCR3_FACCEN
 ((
ut32_t
)0x00000040

	)

5537 
	#FMC_BCR3_BURSTEN
 ((
ut32_t
)0x00000100

	)

5538 
	#FMC_BCR3_WAITPOL
 ((
ut32_t
)0x00000200

	)

5539 
	#FMC_BCR3_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5540 
	#FMC_BCR3_WAITCFG
 ((
ut32_t
)0x00000800

	)

5541 
	#FMC_BCR3_WREN
 ((
ut32_t
)0x00001000

	)

5542 
	#FMC_BCR3_WAITEN
 ((
ut32_t
)0x00002000

	)

5543 
	#FMC_BCR3_EXTMOD
 ((
ut32_t
)0x00004000

	)

5544 
	#FMC_BCR3_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5545 
	#FMC_BCR3_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5548 
	#FMC_BCR4_MBKEN
 ((
ut32_t
)0x00000001

	)

5549 
	#FMC_BCR4_MUXEN
 ((
ut32_t
)0x00000002

	)

5551 
	#FMC_BCR4_MTYP
 ((
ut32_t
)0x0000000C

	)

5552 
	#FMC_BCR4_MTYP_0
 ((
ut32_t
)0x00000004

	)

5553 
	#FMC_BCR4_MTYP_1
 ((
ut32_t
)0x00000008

	)

5555 
	#FMC_BCR4_MWID
 ((
ut32_t
)0x00000030

	)

5556 
	#FMC_BCR4_MWID_0
 ((
ut32_t
)0x00000010

	)

5557 
	#FMC_BCR4_MWID_1
 ((
ut32_t
)0x00000020

	)

5559 
	#FMC_BCR4_FACCEN
 ((
ut32_t
)0x00000040

	)

5560 
	#FMC_BCR4_BURSTEN
 ((
ut32_t
)0x00000100

	)

5561 
	#FMC_BCR4_WAITPOL
 ((
ut32_t
)0x00000200

	)

5562 
	#FMC_BCR4_WRAPMOD
 ((
ut32_t
)0x00000400

	)

5563 
	#FMC_BCR4_WAITCFG
 ((
ut32_t
)0x00000800

	)

5564 
	#FMC_BCR4_WREN
 ((
ut32_t
)0x00001000

	)

5565 
	#FMC_BCR4_WAITEN
 ((
ut32_t
)0x00002000

	)

5566 
	#FMC_BCR4_EXTMOD
 ((
ut32_t
)0x00004000

	)

5567 
	#FMC_BCR4_ASYNCWAIT
 ((
ut32_t
)0x00008000

	)

5568 
	#FMC_BCR4_CBURSTRW
 ((
ut32_t
)0x00080000

	)

5571 
	#FMC_BTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5572 
	#FMC_BTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5573 
	#FMC_BTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5574 
	#FMC_BTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5575 
	#FMC_BTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5577 
	#FMC_BTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5578 
	#FMC_BTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5579 
	#FMC_BTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5580 
	#FMC_BTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5581 
	#FMC_BTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5583 
	#FMC_BTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5584 
	#FMC_BTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5585 
	#FMC_BTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5586 
	#FMC_BTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5587 
	#FMC_BTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5588 
	#FMC_BTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5589 
	#FMC_BTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5590 
	#FMC_BTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5591 
	#FMC_BTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5593 
	#FMC_BTR1_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5594 
	#FMC_BTR1_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5595 
	#FMC_BTR1_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5596 
	#FMC_BTR1_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5597 
	#FMC_BTR1_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5599 
	#FMC_BTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5600 
	#FMC_BTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5601 
	#FMC_BTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5602 
	#FMC_BTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5603 
	#FMC_BTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5605 
	#FMC_BTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5606 
	#FMC_BTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5607 
	#FMC_BTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5608 
	#FMC_BTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5609 
	#FMC_BTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5611 
	#FMC_BTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5612 
	#FMC_BTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5613 
	#FMC_BTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5616 
	#FMC_BTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5617 
	#FMC_BTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5618 
	#FMC_BTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5619 
	#FMC_BTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5620 
	#FMC_BTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5622 
	#FMC_BTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5623 
	#FMC_BTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5624 
	#FMC_BTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5625 
	#FMC_BTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5626 
	#FMC_BTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5628 
	#FMC_BTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5629 
	#FMC_BTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5630 
	#FMC_BTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5631 
	#FMC_BTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5632 
	#FMC_BTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5633 
	#FMC_BTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5634 
	#FMC_BTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5635 
	#FMC_BTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5636 
	#FMC_BTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5638 
	#FMC_BTR2_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5639 
	#FMC_BTR2_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5640 
	#FMC_BTR2_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5641 
	#FMC_BTR2_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5642 
	#FMC_BTR2_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5644 
	#FMC_BTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5645 
	#FMC_BTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5646 
	#FMC_BTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5647 
	#FMC_BTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5648 
	#FMC_BTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5650 
	#FMC_BTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5651 
	#FMC_BTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5652 
	#FMC_BTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5653 
	#FMC_BTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5654 
	#FMC_BTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5656 
	#FMC_BTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5657 
	#FMC_BTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5658 
	#FMC_BTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5661 
	#FMC_BTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5662 
	#FMC_BTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5663 
	#FMC_BTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5664 
	#FMC_BTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5665 
	#FMC_BTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5667 
	#FMC_BTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5668 
	#FMC_BTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5669 
	#FMC_BTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5670 
	#FMC_BTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5671 
	#FMC_BTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5673 
	#FMC_BTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5674 
	#FMC_BTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5675 
	#FMC_BTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5676 
	#FMC_BTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5677 
	#FMC_BTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5678 
	#FMC_BTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5679 
	#FMC_BTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5680 
	#FMC_BTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5681 
	#FMC_BTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5683 
	#FMC_BTR3_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5684 
	#FMC_BTR3_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5685 
	#FMC_BTR3_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5686 
	#FMC_BTR3_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5687 
	#FMC_BTR3_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5689 
	#FMC_BTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5690 
	#FMC_BTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5691 
	#FMC_BTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5692 
	#FMC_BTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5693 
	#FMC_BTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5695 
	#FMC_BTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5696 
	#FMC_BTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5697 
	#FMC_BTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5698 
	#FMC_BTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5699 
	#FMC_BTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5701 
	#FMC_BTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5702 
	#FMC_BTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5703 
	#FMC_BTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5706 
	#FMC_BTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5707 
	#FMC_BTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5708 
	#FMC_BTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5709 
	#FMC_BTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5710 
	#FMC_BTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5712 
	#FMC_BTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5713 
	#FMC_BTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5714 
	#FMC_BTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5715 
	#FMC_BTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5716 
	#FMC_BTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5718 
	#FMC_BTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5719 
	#FMC_BTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5720 
	#FMC_BTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5721 
	#FMC_BTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5722 
	#FMC_BTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5723 
	#FMC_BTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5724 
	#FMC_BTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5725 
	#FMC_BTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5726 
	#FMC_BTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5728 
	#FMC_BTR4_BUSTURN
 ((
ut32_t
)0x000F0000

	)

5729 
	#FMC_BTR4_BUSTURN_0
 ((
ut32_t
)0x00010000

	)

5730 
	#FMC_BTR4_BUSTURN_1
 ((
ut32_t
)0x00020000

	)

5731 
	#FMC_BTR4_BUSTURN_2
 ((
ut32_t
)0x00040000

	)

5732 
	#FMC_BTR4_BUSTURN_3
 ((
ut32_t
)0x00080000

	)

5734 
	#FMC_BTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5735 
	#FMC_BTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5736 
	#FMC_BTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5737 
	#FMC_BTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5738 
	#FMC_BTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5740 
	#FMC_BTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5741 
	#FMC_BTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5742 
	#FMC_BTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5743 
	#FMC_BTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5744 
	#FMC_BTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5746 
	#FMC_BTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5747 
	#FMC_BTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5748 
	#FMC_BTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5751 
	#FMC_BWTR1_ADDSET
 ((
ut32_t
)0x0000000F

	)

5752 
	#FMC_BWTR1_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5753 
	#FMC_BWTR1_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5754 
	#FMC_BWTR1_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5755 
	#FMC_BWTR1_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5757 
	#FMC_BWTR1_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5758 
	#FMC_BWTR1_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5759 
	#FMC_BWTR1_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5760 
	#FMC_BWTR1_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5761 
	#FMC_BWTR1_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5763 
	#FMC_BWTR1_DATAST
 ((
ut32_t
)0x0000FF00

	)

5764 
	#FMC_BWTR1_DATAST_0
 ((
ut32_t
)0x00000100

	)

5765 
	#FMC_BWTR1_DATAST_1
 ((
ut32_t
)0x00000200

	)

5766 
	#FMC_BWTR1_DATAST_2
 ((
ut32_t
)0x00000400

	)

5767 
	#FMC_BWTR1_DATAST_3
 ((
ut32_t
)0x00000800

	)

5768 
	#FMC_BWTR1_DATAST_4
 ((
ut32_t
)0x00001000

	)

5769 
	#FMC_BWTR1_DATAST_5
 ((
ut32_t
)0x00002000

	)

5770 
	#FMC_BWTR1_DATAST_6
 ((
ut32_t
)0x00004000

	)

5771 
	#FMC_BWTR1_DATAST_7
 ((
ut32_t
)0x00008000

	)

5773 
	#FMC_BWTR1_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5774 
	#FMC_BWTR1_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5775 
	#FMC_BWTR1_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5776 
	#FMC_BWTR1_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5777 
	#FMC_BWTR1_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5779 
	#FMC_BWTR1_DATLAT
 ((
ut32_t
)0x0F000000

	)

5780 
	#FMC_BWTR1_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5781 
	#FMC_BWTR1_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5782 
	#FMC_BWTR1_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5783 
	#FMC_BWTR1_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5785 
	#FMC_BWTR1_ACCMOD
 ((
ut32_t
)0x30000000

	)

5786 
	#FMC_BWTR1_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5787 
	#FMC_BWTR1_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5790 
	#FMC_BWTR2_ADDSET
 ((
ut32_t
)0x0000000F

	)

5791 
	#FMC_BWTR2_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5792 
	#FMC_BWTR2_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5793 
	#FMC_BWTR2_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5794 
	#FMC_BWTR2_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5796 
	#FMC_BWTR2_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5797 
	#FMC_BWTR2_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5798 
	#FMC_BWTR2_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5799 
	#FMC_BWTR2_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5800 
	#FMC_BWTR2_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5802 
	#FMC_BWTR2_DATAST
 ((
ut32_t
)0x0000FF00

	)

5803 
	#FMC_BWTR2_DATAST_0
 ((
ut32_t
)0x00000100

	)

5804 
	#FMC_BWTR2_DATAST_1
 ((
ut32_t
)0x00000200

	)

5805 
	#FMC_BWTR2_DATAST_2
 ((
ut32_t
)0x00000400

	)

5806 
	#FMC_BWTR2_DATAST_3
 ((
ut32_t
)0x00000800

	)

5807 
	#FMC_BWTR2_DATAST_4
 ((
ut32_t
)0x00001000

	)

5808 
	#FMC_BWTR2_DATAST_5
 ((
ut32_t
)0x00002000

	)

5809 
	#FMC_BWTR2_DATAST_6
 ((
ut32_t
)0x00004000

	)

5810 
	#FMC_BWTR2_DATAST_7
 ((
ut32_t
)0x00008000

	)

5812 
	#FMC_BWTR2_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5813 
	#FMC_BWTR2_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5814 
	#FMC_BWTR2_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5815 
	#FMC_BWTR2_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5816 
	#FMC_BWTR2_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5818 
	#FMC_BWTR2_DATLAT
 ((
ut32_t
)0x0F000000

	)

5819 
	#FMC_BWTR2_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5820 
	#FMC_BWTR2_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5821 
	#FMC_BWTR2_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5822 
	#FMC_BWTR2_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5824 
	#FMC_BWTR2_ACCMOD
 ((
ut32_t
)0x30000000

	)

5825 
	#FMC_BWTR2_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5826 
	#FMC_BWTR2_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5829 
	#FMC_BWTR3_ADDSET
 ((
ut32_t
)0x0000000F

	)

5830 
	#FMC_BWTR3_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5831 
	#FMC_BWTR3_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5832 
	#FMC_BWTR3_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5833 
	#FMC_BWTR3_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5835 
	#FMC_BWTR3_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5836 
	#FMC_BWTR3_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5837 
	#FMC_BWTR3_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5838 
	#FMC_BWTR3_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5839 
	#FMC_BWTR3_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5841 
	#FMC_BWTR3_DATAST
 ((
ut32_t
)0x0000FF00

	)

5842 
	#FMC_BWTR3_DATAST_0
 ((
ut32_t
)0x00000100

	)

5843 
	#FMC_BWTR3_DATAST_1
 ((
ut32_t
)0x00000200

	)

5844 
	#FMC_BWTR3_DATAST_2
 ((
ut32_t
)0x00000400

	)

5845 
	#FMC_BWTR3_DATAST_3
 ((
ut32_t
)0x00000800

	)

5846 
	#FMC_BWTR3_DATAST_4
 ((
ut32_t
)0x00001000

	)

5847 
	#FMC_BWTR3_DATAST_5
 ((
ut32_t
)0x00002000

	)

5848 
	#FMC_BWTR3_DATAST_6
 ((
ut32_t
)0x00004000

	)

5849 
	#FMC_BWTR3_DATAST_7
 ((
ut32_t
)0x00008000

	)

5851 
	#FMC_BWTR3_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5852 
	#FMC_BWTR3_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5853 
	#FMC_BWTR3_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5854 
	#FMC_BWTR3_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5855 
	#FMC_BWTR3_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5857 
	#FMC_BWTR3_DATLAT
 ((
ut32_t
)0x0F000000

	)

5858 
	#FMC_BWTR3_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5859 
	#FMC_BWTR3_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5860 
	#FMC_BWTR3_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5861 
	#FMC_BWTR3_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5863 
	#FMC_BWTR3_ACCMOD
 ((
ut32_t
)0x30000000

	)

5864 
	#FMC_BWTR3_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5865 
	#FMC_BWTR3_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5868 
	#FMC_BWTR4_ADDSET
 ((
ut32_t
)0x0000000F

	)

5869 
	#FMC_BWTR4_ADDSET_0
 ((
ut32_t
)0x00000001

	)

5870 
	#FMC_BWTR4_ADDSET_1
 ((
ut32_t
)0x00000002

	)

5871 
	#FMC_BWTR4_ADDSET_2
 ((
ut32_t
)0x00000004

	)

5872 
	#FMC_BWTR4_ADDSET_3
 ((
ut32_t
)0x00000008

	)

5874 
	#FMC_BWTR4_ADDHLD
 ((
ut32_t
)0x000000F0

	)

5875 
	#FMC_BWTR4_ADDHLD_0
 ((
ut32_t
)0x00000010

	)

5876 
	#FMC_BWTR4_ADDHLD_1
 ((
ut32_t
)0x00000020

	)

5877 
	#FMC_BWTR4_ADDHLD_2
 ((
ut32_t
)0x00000040

	)

5878 
	#FMC_BWTR4_ADDHLD_3
 ((
ut32_t
)0x00000080

	)

5880 
	#FMC_BWTR4_DATAST
 ((
ut32_t
)0x0000FF00

	)

5881 
	#FMC_BWTR4_DATAST_0
 ((
ut32_t
)0x00000100

	)

5882 
	#FMC_BWTR4_DATAST_1
 ((
ut32_t
)0x00000200

	)

5883 
	#FMC_BWTR4_DATAST_2
 ((
ut32_t
)0x00000400

	)

5884 
	#FMC_BWTR4_DATAST_3
 ((
ut32_t
)0x00000800

	)

5885 
	#FMC_BWTR4_DATAST_4
 ((
ut32_t
)0x00001000

	)

5886 
	#FMC_BWTR4_DATAST_5
 ((
ut32_t
)0x00002000

	)

5887 
	#FMC_BWTR4_DATAST_6
 ((
ut32_t
)0x00004000

	)

5888 
	#FMC_BWTR4_DATAST_7
 ((
ut32_t
)0x00008000

	)

5890 
	#FMC_BWTR4_CLKDIV
 ((
ut32_t
)0x00F00000

	)

5891 
	#FMC_BWTR4_CLKDIV_0
 ((
ut32_t
)0x00100000

	)

5892 
	#FMC_BWTR4_CLKDIV_1
 ((
ut32_t
)0x00200000

	)

5893 
	#FMC_BWTR4_CLKDIV_2
 ((
ut32_t
)0x00400000

	)

5894 
	#FMC_BWTR4_CLKDIV_3
 ((
ut32_t
)0x00800000

	)

5896 
	#FMC_BWTR4_DATLAT
 ((
ut32_t
)0x0F000000

	)

5897 
	#FMC_BWTR4_DATLAT_0
 ((
ut32_t
)0x01000000

	)

5898 
	#FMC_BWTR4_DATLAT_1
 ((
ut32_t
)0x02000000

	)

5899 
	#FMC_BWTR4_DATLAT_2
 ((
ut32_t
)0x04000000

	)

5900 
	#FMC_BWTR4_DATLAT_3
 ((
ut32_t
)0x08000000

	)

5902 
	#FMC_BWTR4_ACCMOD
 ((
ut32_t
)0x30000000

	)

5903 
	#FMC_BWTR4_ACCMOD_0
 ((
ut32_t
)0x10000000

	)

5904 
	#FMC_BWTR4_ACCMOD_1
 ((
ut32_t
)0x20000000

	)

5907 
	#FMC_PCR2_PWAITEN
 ((
ut32_t
)0x00000002

	)

5908 
	#FMC_PCR2_PBKEN
 ((
ut32_t
)0x00000004

	)

5909 
	#FMC_PCR2_PTYP
 ((
ut32_t
)0x00000008

	)

5911 
	#FMC_PCR2_PWID
 ((
ut32_t
)0x00000030

	)

5912 
	#FMC_PCR2_PWID_0
 ((
ut32_t
)0x00000010

	)

5913 
	#FMC_PCR2_PWID_1
 ((
ut32_t
)0x00000020

	)

5915 
	#FMC_PCR2_ECCEN
 ((
ut32_t
)0x00000040

	)

5917 
	#FMC_PCR2_TCLR
 ((
ut32_t
)0x00001E00

	)

5918 
	#FMC_PCR2_TCLR_0
 ((
ut32_t
)0x00000200

	)

5919 
	#FMC_PCR2_TCLR_1
 ((
ut32_t
)0x00000400

	)

5920 
	#FMC_PCR2_TCLR_2
 ((
ut32_t
)0x00000800

	)

5921 
	#FMC_PCR2_TCLR_3
 ((
ut32_t
)0x00001000

	)

5923 
	#FMC_PCR2_TAR
 ((
ut32_t
)0x0001E000

	)

5924 
	#FMC_PCR2_TAR_0
 ((
ut32_t
)0x00002000

	)

5925 
	#FMC_PCR2_TAR_1
 ((
ut32_t
)0x00004000

	)

5926 
	#FMC_PCR2_TAR_2
 ((
ut32_t
)0x00008000

	)

5927 
	#FMC_PCR2_TAR_3
 ((
ut32_t
)0x00010000

	)

5929 
	#FMC_PCR2_ECCPS
 ((
ut32_t
)0x000E0000

	)

5930 
	#FMC_PCR2_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5931 
	#FMC_PCR2_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5932 
	#FMC_PCR2_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5935 
	#FMC_PCR3_PWAITEN
 ((
ut32_t
)0x00000002

	)

5936 
	#FMC_PCR3_PBKEN
 ((
ut32_t
)0x00000004

	)

5937 
	#FMC_PCR3_PTYP
 ((
ut32_t
)0x00000008

	)

5939 
	#FMC_PCR3_PWID
 ((
ut32_t
)0x00000030

	)

5940 
	#FMC_PCR3_PWID_0
 ((
ut32_t
)0x00000010

	)

5941 
	#FMC_PCR3_PWID_1
 ((
ut32_t
)0x00000020

	)

5943 
	#FMC_PCR3_ECCEN
 ((
ut32_t
)0x00000040

	)

5945 
	#FMC_PCR3_TCLR
 ((
ut32_t
)0x00001E00

	)

5946 
	#FMC_PCR3_TCLR_0
 ((
ut32_t
)0x00000200

	)

5947 
	#FMC_PCR3_TCLR_1
 ((
ut32_t
)0x00000400

	)

5948 
	#FMC_PCR3_TCLR_2
 ((
ut32_t
)0x00000800

	)

5949 
	#FMC_PCR3_TCLR_3
 ((
ut32_t
)0x00001000

	)

5951 
	#FMC_PCR3_TAR
 ((
ut32_t
)0x0001E000

	)

5952 
	#FMC_PCR3_TAR_0
 ((
ut32_t
)0x00002000

	)

5953 
	#FMC_PCR3_TAR_1
 ((
ut32_t
)0x00004000

	)

5954 
	#FMC_PCR3_TAR_2
 ((
ut32_t
)0x00008000

	)

5955 
	#FMC_PCR3_TAR_3
 ((
ut32_t
)0x00010000

	)

5957 
	#FMC_PCR3_ECCPS
 ((
ut32_t
)0x000E0000

	)

5958 
	#FMC_PCR3_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5959 
	#FMC_PCR3_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5960 
	#FMC_PCR3_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5963 
	#FMC_PCR4_PWAITEN
 ((
ut32_t
)0x00000002

	)

5964 
	#FMC_PCR4_PBKEN
 ((
ut32_t
)0x00000004

	)

5965 
	#FMC_PCR4_PTYP
 ((
ut32_t
)0x00000008

	)

5967 
	#FMC_PCR4_PWID
 ((
ut32_t
)0x00000030

	)

5968 
	#FMC_PCR4_PWID_0
 ((
ut32_t
)0x00000010

	)

5969 
	#FMC_PCR4_PWID_1
 ((
ut32_t
)0x00000020

	)

5971 
	#FMC_PCR4_ECCEN
 ((
ut32_t
)0x00000040

	)

5973 
	#FMC_PCR4_TCLR
 ((
ut32_t
)0x00001E00

	)

5974 
	#FMC_PCR4_TCLR_0
 ((
ut32_t
)0x00000200

	)

5975 
	#FMC_PCR4_TCLR_1
 ((
ut32_t
)0x00000400

	)

5976 
	#FMC_PCR4_TCLR_2
 ((
ut32_t
)0x00000800

	)

5977 
	#FMC_PCR4_TCLR_3
 ((
ut32_t
)0x00001000

	)

5979 
	#FMC_PCR4_TAR
 ((
ut32_t
)0x0001E000

	)

5980 
	#FMC_PCR4_TAR_0
 ((
ut32_t
)0x00002000

	)

5981 
	#FMC_PCR4_TAR_1
 ((
ut32_t
)0x00004000

	)

5982 
	#FMC_PCR4_TAR_2
 ((
ut32_t
)0x00008000

	)

5983 
	#FMC_PCR4_TAR_3
 ((
ut32_t
)0x00010000

	)

5985 
	#FMC_PCR4_ECCPS
 ((
ut32_t
)0x000E0000

	)

5986 
	#FMC_PCR4_ECCPS_0
 ((
ut32_t
)0x00020000

	)

5987 
	#FMC_PCR4_ECCPS_1
 ((
ut32_t
)0x00040000

	)

5988 
	#FMC_PCR4_ECCPS_2
 ((
ut32_t
)0x00080000

	)

5991 
	#FMC_SR2_IRS
 ((
ut8_t
)0x01

	)

5992 
	#FMC_SR2_ILS
 ((
ut8_t
)0x02

	)

5993 
	#FMC_SR2_IFS
 ((
ut8_t
)0x04

	)

5994 
	#FMC_SR2_IREN
 ((
ut8_t
)0x08

	)

5995 
	#FMC_SR2_ILEN
 ((
ut8_t
)0x10

	)

5996 
	#FMC_SR2_IFEN
 ((
ut8_t
)0x20

	)

5997 
	#FMC_SR2_FEMPT
 ((
ut8_t
)0x40

	)

6000 
	#FMC_SR3_IRS
 ((
ut8_t
)0x01

	)

6001 
	#FMC_SR3_ILS
 ((
ut8_t
)0x02

	)

6002 
	#FMC_SR3_IFS
 ((
ut8_t
)0x04

	)

6003 
	#FMC_SR3_IREN
 ((
ut8_t
)0x08

	)

6004 
	#FMC_SR3_ILEN
 ((
ut8_t
)0x10

	)

6005 
	#FMC_SR3_IFEN
 ((
ut8_t
)0x20

	)

6006 
	#FMC_SR3_FEMPT
 ((
ut8_t
)0x40

	)

6009 
	#FMC_SR4_IRS
 ((
ut8_t
)0x01

	)

6010 
	#FMC_SR4_ILS
 ((
ut8_t
)0x02

	)

6011 
	#FMC_SR4_IFS
 ((
ut8_t
)0x04

	)

6012 
	#FMC_SR4_IREN
 ((
ut8_t
)0x08

	)

6013 
	#FMC_SR4_ILEN
 ((
ut8_t
)0x10

	)

6014 
	#FMC_SR4_IFEN
 ((
ut8_t
)0x20

	)

6015 
	#FMC_SR4_FEMPT
 ((
ut8_t
)0x40

	)

6018 
	#FMC_PMEM2_MEMSET2
 ((
ut32_t
)0x000000FF

	)

6019 
	#FMC_PMEM2_MEMSET2_0
 ((
ut32_t
)0x00000001

	)

6020 
	#FMC_PMEM2_MEMSET2_1
 ((
ut32_t
)0x00000002

	)

6021 
	#FMC_PMEM2_MEMSET2_2
 ((
ut32_t
)0x00000004

	)

6022 
	#FMC_PMEM2_MEMSET2_3
 ((
ut32_t
)0x00000008

	)

6023 
	#FMC_PMEM2_MEMSET2_4
 ((
ut32_t
)0x00000010

	)

6024 
	#FMC_PMEM2_MEMSET2_5
 ((
ut32_t
)0x00000020

	)

6025 
	#FMC_PMEM2_MEMSET2_6
 ((
ut32_t
)0x00000040

	)

6026 
	#FMC_PMEM2_MEMSET2_7
 ((
ut32_t
)0x00000080

	)

6028 
	#FMC_PMEM2_MEMWAIT2
 ((
ut32_t
)0x0000FF00

	)

6029 
	#FMC_PMEM2_MEMWAIT2_0
 ((
ut32_t
)0x00000100

	)

6030 
	#FMC_PMEM2_MEMWAIT2_1
 ((
ut32_t
)0x00000200

	)

6031 
	#FMC_PMEM2_MEMWAIT2_2
 ((
ut32_t
)0x00000400

	)

6032 
	#FMC_PMEM2_MEMWAIT2_3
 ((
ut32_t
)0x00000800

	)

6033 
	#FMC_PMEM2_MEMWAIT2_4
 ((
ut32_t
)0x00001000

	)

6034 
	#FMC_PMEM2_MEMWAIT2_5
 ((
ut32_t
)0x00002000

	)

6035 
	#FMC_PMEM2_MEMWAIT2_6
 ((
ut32_t
)0x00004000

	)

6036 
	#FMC_PMEM2_MEMWAIT2_7
 ((
ut32_t
)0x00008000

	)

6038 
	#FMC_PMEM2_MEMHOLD2
 ((
ut32_t
)0x00FF0000

	)

6039 
	#FMC_PMEM2_MEMHOLD2_0
 ((
ut32_t
)0x00010000

	)

6040 
	#FMC_PMEM2_MEMHOLD2_1
 ((
ut32_t
)0x00020000

	)

6041 
	#FMC_PMEM2_MEMHOLD2_2
 ((
ut32_t
)0x00040000

	)

6042 
	#FMC_PMEM2_MEMHOLD2_3
 ((
ut32_t
)0x00080000

	)

6043 
	#FMC_PMEM2_MEMHOLD2_4
 ((
ut32_t
)0x00100000

	)

6044 
	#FMC_PMEM2_MEMHOLD2_5
 ((
ut32_t
)0x00200000

	)

6045 
	#FMC_PMEM2_MEMHOLD2_6
 ((
ut32_t
)0x00400000

	)

6046 
	#FMC_PMEM2_MEMHOLD2_7
 ((
ut32_t
)0x00800000

	)

6048 
	#FMC_PMEM2_MEMHIZ2
 ((
ut32_t
)0xFF000000

	)

6049 
	#FMC_PMEM2_MEMHIZ2_0
 ((
ut32_t
)0x01000000

	)

6050 
	#FMC_PMEM2_MEMHIZ2_1
 ((
ut32_t
)0x02000000

	)

6051 
	#FMC_PMEM2_MEMHIZ2_2
 ((
ut32_t
)0x04000000

	)

6052 
	#FMC_PMEM2_MEMHIZ2_3
 ((
ut32_t
)0x08000000

	)

6053 
	#FMC_PMEM2_MEMHIZ2_4
 ((
ut32_t
)0x10000000

	)

6054 
	#FMC_PMEM2_MEMHIZ2_5
 ((
ut32_t
)0x20000000

	)

6055 
	#FMC_PMEM2_MEMHIZ2_6
 ((
ut32_t
)0x40000000

	)

6056 
	#FMC_PMEM2_MEMHIZ2_7
 ((
ut32_t
)0x80000000

	)

6059 
	#FMC_PMEM3_MEMSET3
 ((
ut32_t
)0x000000FF

	)

6060 
	#FMC_PMEM3_MEMSET3_0
 ((
ut32_t
)0x00000001

	)

6061 
	#FMC_PMEM3_MEMSET3_1
 ((
ut32_t
)0x00000002

	)

6062 
	#FMC_PMEM3_MEMSET3_2
 ((
ut32_t
)0x00000004

	)

6063 
	#FMC_PMEM3_MEMSET3_3
 ((
ut32_t
)0x00000008

	)

6064 
	#FMC_PMEM3_MEMSET3_4
 ((
ut32_t
)0x00000010

	)

6065 
	#FMC_PMEM3_MEMSET3_5
 ((
ut32_t
)0x00000020

	)

6066 
	#FMC_PMEM3_MEMSET3_6
 ((
ut32_t
)0x00000040

	)

6067 
	#FMC_PMEM3_MEMSET3_7
 ((
ut32_t
)0x00000080

	)

6069 
	#FMC_PMEM3_MEMWAIT3
 ((
ut32_t
)0x0000FF00

	)

6070 
	#FMC_PMEM3_MEMWAIT3_0
 ((
ut32_t
)0x00000100

	)

6071 
	#FMC_PMEM3_MEMWAIT3_1
 ((
ut32_t
)0x00000200

	)

6072 
	#FMC_PMEM3_MEMWAIT3_2
 ((
ut32_t
)0x00000400

	)

6073 
	#FMC_PMEM3_MEMWAIT3_3
 ((
ut32_t
)0x00000800

	)

6074 
	#FMC_PMEM3_MEMWAIT3_4
 ((
ut32_t
)0x00001000

	)

6075 
	#FMC_PMEM3_MEMWAIT3_5
 ((
ut32_t
)0x00002000

	)

6076 
	#FMC_PMEM3_MEMWAIT3_6
 ((
ut32_t
)0x00004000

	)

6077 
	#FMC_PMEM3_MEMWAIT3_7
 ((
ut32_t
)0x00008000

	)

6079 
	#FMC_PMEM3_MEMHOLD3
 ((
ut32_t
)0x00FF0000

	)

6080 
	#FMC_PMEM3_MEMHOLD3_0
 ((
ut32_t
)0x00010000

	)

6081 
	#FMC_PMEM3_MEMHOLD3_1
 ((
ut32_t
)0x00020000

	)

6082 
	#FMC_PMEM3_MEMHOLD3_2
 ((
ut32_t
)0x00040000

	)

6083 
	#FMC_PMEM3_MEMHOLD3_3
 ((
ut32_t
)0x00080000

	)

6084 
	#FMC_PMEM3_MEMHOLD3_4
 ((
ut32_t
)0x00100000

	)

6085 
	#FMC_PMEM3_MEMHOLD3_5
 ((
ut32_t
)0x00200000

	)

6086 
	#FMC_PMEM3_MEMHOLD3_6
 ((
ut32_t
)0x00400000

	)

6087 
	#FMC_PMEM3_MEMHOLD3_7
 ((
ut32_t
)0x00800000

	)

6089 
	#FMC_PMEM3_MEMHIZ3
 ((
ut32_t
)0xFF000000

	)

6090 
	#FMC_PMEM3_MEMHIZ3_0
 ((
ut32_t
)0x01000000

	)

6091 
	#FMC_PMEM3_MEMHIZ3_1
 ((
ut32_t
)0x02000000

	)

6092 
	#FMC_PMEM3_MEMHIZ3_2
 ((
ut32_t
)0x04000000

	)

6093 
	#FMC_PMEM3_MEMHIZ3_3
 ((
ut32_t
)0x08000000

	)

6094 
	#FMC_PMEM3_MEMHIZ3_4
 ((
ut32_t
)0x10000000

	)

6095 
	#FMC_PMEM3_MEMHIZ3_5
 ((
ut32_t
)0x20000000

	)

6096 
	#FMC_PMEM3_MEMHIZ3_6
 ((
ut32_t
)0x40000000

	)

6097 
	#FMC_PMEM3_MEMHIZ3_7
 ((
ut32_t
)0x80000000

	)

6100 
	#FMC_PMEM4_MEMSET4
 ((
ut32_t
)0x000000FF

	)

6101 
	#FMC_PMEM4_MEMSET4_0
 ((
ut32_t
)0x00000001

	)

6102 
	#FMC_PMEM4_MEMSET4_1
 ((
ut32_t
)0x00000002

	)

6103 
	#FMC_PMEM4_MEMSET4_2
 ((
ut32_t
)0x00000004

	)

6104 
	#FMC_PMEM4_MEMSET4_3
 ((
ut32_t
)0x00000008

	)

6105 
	#FMC_PMEM4_MEMSET4_4
 ((
ut32_t
)0x00000010

	)

6106 
	#FMC_PMEM4_MEMSET4_5
 ((
ut32_t
)0x00000020

	)

6107 
	#FMC_PMEM4_MEMSET4_6
 ((
ut32_t
)0x00000040

	)

6108 
	#FMC_PMEM4_MEMSET4_7
 ((
ut32_t
)0x00000080

	)

6110 
	#FMC_PMEM4_MEMWAIT4
 ((
ut32_t
)0x0000FF00

	)

6111 
	#FMC_PMEM4_MEMWAIT4_0
 ((
ut32_t
)0x00000100

	)

6112 
	#FMC_PMEM4_MEMWAIT4_1
 ((
ut32_t
)0x00000200

	)

6113 
	#FMC_PMEM4_MEMWAIT4_2
 ((
ut32_t
)0x00000400

	)

6114 
	#FMC_PMEM4_MEMWAIT4_3
 ((
ut32_t
)0x00000800

	)

6115 
	#FMC_PMEM4_MEMWAIT4_4
 ((
ut32_t
)0x00001000

	)

6116 
	#FMC_PMEM4_MEMWAIT4_5
 ((
ut32_t
)0x00002000

	)

6117 
	#FMC_PMEM4_MEMWAIT4_6
 ((
ut32_t
)0x00004000

	)

6118 
	#FMC_PMEM4_MEMWAIT4_7
 ((
ut32_t
)0x00008000

	)

6120 
	#FMC_PMEM4_MEMHOLD4
 ((
ut32_t
)0x00FF0000

	)

6121 
	#FMC_PMEM4_MEMHOLD4_0
 ((
ut32_t
)0x00010000

	)

6122 
	#FMC_PMEM4_MEMHOLD4_1
 ((
ut32_t
)0x00020000

	)

6123 
	#FMC_PMEM4_MEMHOLD4_2
 ((
ut32_t
)0x00040000

	)

6124 
	#FMC_PMEM4_MEMHOLD4_3
 ((
ut32_t
)0x00080000

	)

6125 
	#FMC_PMEM4_MEMHOLD4_4
 ((
ut32_t
)0x00100000

	)

6126 
	#FMC_PMEM4_MEMHOLD4_5
 ((
ut32_t
)0x00200000

	)

6127 
	#FMC_PMEM4_MEMHOLD4_6
 ((
ut32_t
)0x00400000

	)

6128 
	#FMC_PMEM4_MEMHOLD4_7
 ((
ut32_t
)0x00800000

	)

6130 
	#FMC_PMEM4_MEMHIZ4
 ((
ut32_t
)0xFF000000

	)

6131 
	#FMC_PMEM4_MEMHIZ4_0
 ((
ut32_t
)0x01000000

	)

6132 
	#FMC_PMEM4_MEMHIZ4_1
 ((
ut32_t
)0x02000000

	)

6133 
	#FMC_PMEM4_MEMHIZ4_2
 ((
ut32_t
)0x04000000

	)

6134 
	#FMC_PMEM4_MEMHIZ4_3
 ((
ut32_t
)0x08000000

	)

6135 
	#FMC_PMEM4_MEMHIZ4_4
 ((
ut32_t
)0x10000000

	)

6136 
	#FMC_PMEM4_MEMHIZ4_5
 ((
ut32_t
)0x20000000

	)

6137 
	#FMC_PMEM4_MEMHIZ4_6
 ((
ut32_t
)0x40000000

	)

6138 
	#FMC_PMEM4_MEMHIZ4_7
 ((
ut32_t
)0x80000000

	)

6141 
	#FMC_PATT2_ATTSET2
 ((
ut32_t
)0x000000FF

	)

6142 
	#FMC_PATT2_ATTSET2_0
 ((
ut32_t
)0x00000001

	)

6143 
	#FMC_PATT2_ATTSET2_1
 ((
ut32_t
)0x00000002

	)

6144 
	#FMC_PATT2_ATTSET2_2
 ((
ut32_t
)0x00000004

	)

6145 
	#FMC_PATT2_ATTSET2_3
 ((
ut32_t
)0x00000008

	)

6146 
	#FMC_PATT2_ATTSET2_4
 ((
ut32_t
)0x00000010

	)

6147 
	#FMC_PATT2_ATTSET2_5
 ((
ut32_t
)0x00000020

	)

6148 
	#FMC_PATT2_ATTSET2_6
 ((
ut32_t
)0x00000040

	)

6149 
	#FMC_PATT2_ATTSET2_7
 ((
ut32_t
)0x00000080

	)

6151 
	#FMC_PATT2_ATTWAIT2
 ((
ut32_t
)0x0000FF00

	)

6152 
	#FMC_PATT2_ATTWAIT2_0
 ((
ut32_t
)0x00000100

	)

6153 
	#FMC_PATT2_ATTWAIT2_1
 ((
ut32_t
)0x00000200

	)

6154 
	#FMC_PATT2_ATTWAIT2_2
 ((
ut32_t
)0x00000400

	)

6155 
	#FMC_PATT2_ATTWAIT2_3
 ((
ut32_t
)0x00000800

	)

6156 
	#FMC_PATT2_ATTWAIT2_4
 ((
ut32_t
)0x00001000

	)

6157 
	#FMC_PATT2_ATTWAIT2_5
 ((
ut32_t
)0x00002000

	)

6158 
	#FMC_PATT2_ATTWAIT2_6
 ((
ut32_t
)0x00004000

	)

6159 
	#FMC_PATT2_ATTWAIT2_7
 ((
ut32_t
)0x00008000

	)

6161 
	#FMC_PATT2_ATTHOLD2
 ((
ut32_t
)0x00FF0000

	)

6162 
	#FMC_PATT2_ATTHOLD2_0
 ((
ut32_t
)0x00010000

	)

6163 
	#FMC_PATT2_ATTHOLD2_1
 ((
ut32_t
)0x00020000

	)

6164 
	#FMC_PATT2_ATTHOLD2_2
 ((
ut32_t
)0x00040000

	)

6165 
	#FMC_PATT2_ATTHOLD2_3
 ((
ut32_t
)0x00080000

	)

6166 
	#FMC_PATT2_ATTHOLD2_4
 ((
ut32_t
)0x00100000

	)

6167 
	#FMC_PATT2_ATTHOLD2_5
 ((
ut32_t
)0x00200000

	)

6168 
	#FMC_PATT2_ATTHOLD2_6
 ((
ut32_t
)0x00400000

	)

6169 
	#FMC_PATT2_ATTHOLD2_7
 ((
ut32_t
)0x00800000

	)

6171 
	#FMC_PATT2_ATTHIZ2
 ((
ut32_t
)0xFF000000

	)

6172 
	#FMC_PATT2_ATTHIZ2_0
 ((
ut32_t
)0x01000000

	)

6173 
	#FMC_PATT2_ATTHIZ2_1
 ((
ut32_t
)0x02000000

	)

6174 
	#FMC_PATT2_ATTHIZ2_2
 ((
ut32_t
)0x04000000

	)

6175 
	#FMC_PATT2_ATTHIZ2_3
 ((
ut32_t
)0x08000000

	)

6176 
	#FMC_PATT2_ATTHIZ2_4
 ((
ut32_t
)0x10000000

	)

6177 
	#FMC_PATT2_ATTHIZ2_5
 ((
ut32_t
)0x20000000

	)

6178 
	#FMC_PATT2_ATTHIZ2_6
 ((
ut32_t
)0x40000000

	)

6179 
	#FMC_PATT2_ATTHIZ2_7
 ((
ut32_t
)0x80000000

	)

6182 
	#FMC_PATT3_ATTSET3
 ((
ut32_t
)0x000000FF

	)

6183 
	#FMC_PATT3_ATTSET3_0
 ((
ut32_t
)0x00000001

	)

6184 
	#FMC_PATT3_ATTSET3_1
 ((
ut32_t
)0x00000002

	)

6185 
	#FMC_PATT3_ATTSET3_2
 ((
ut32_t
)0x00000004

	)

6186 
	#FMC_PATT3_ATTSET3_3
 ((
ut32_t
)0x00000008

	)

6187 
	#FMC_PATT3_ATTSET3_4
 ((
ut32_t
)0x00000010

	)

6188 
	#FMC_PATT3_ATTSET3_5
 ((
ut32_t
)0x00000020

	)

6189 
	#FMC_PATT3_ATTSET3_6
 ((
ut32_t
)0x00000040

	)

6190 
	#FMC_PATT3_ATTSET3_7
 ((
ut32_t
)0x00000080

	)

6192 
	#FMC_PATT3_ATTWAIT3
 ((
ut32_t
)0x0000FF00

	)

6193 
	#FMC_PATT3_ATTWAIT3_0
 ((
ut32_t
)0x00000100

	)

6194 
	#FMC_PATT3_ATTWAIT3_1
 ((
ut32_t
)0x00000200

	)

6195 
	#FMC_PATT3_ATTWAIT3_2
 ((
ut32_t
)0x00000400

	)

6196 
	#FMC_PATT3_ATTWAIT3_3
 ((
ut32_t
)0x00000800

	)

6197 
	#FMC_PATT3_ATTWAIT3_4
 ((
ut32_t
)0x00001000

	)

6198 
	#FMC_PATT3_ATTWAIT3_5
 ((
ut32_t
)0x00002000

	)

6199 
	#FMC_PATT3_ATTWAIT3_6
 ((
ut32_t
)0x00004000

	)

6200 
	#FMC_PATT3_ATTWAIT3_7
 ((
ut32_t
)0x00008000

	)

6202 
	#FMC_PATT3_ATTHOLD3
 ((
ut32_t
)0x00FF0000

	)

6203 
	#FMC_PATT3_ATTHOLD3_0
 ((
ut32_t
)0x00010000

	)

6204 
	#FMC_PATT3_ATTHOLD3_1
 ((
ut32_t
)0x00020000

	)

6205 
	#FMC_PATT3_ATTHOLD3_2
 ((
ut32_t
)0x00040000

	)

6206 
	#FMC_PATT3_ATTHOLD3_3
 ((
ut32_t
)0x00080000

	)

6207 
	#FMC_PATT3_ATTHOLD3_4
 ((
ut32_t
)0x00100000

	)

6208 
	#FMC_PATT3_ATTHOLD3_5
 ((
ut32_t
)0x00200000

	)

6209 
	#FMC_PATT3_ATTHOLD3_6
 ((
ut32_t
)0x00400000

	)

6210 
	#FMC_PATT3_ATTHOLD3_7
 ((
ut32_t
)0x00800000

	)

6212 
	#FMC_PATT3_ATTHIZ3
 ((
ut32_t
)0xFF000000

	)

6213 
	#FMC_PATT3_ATTHIZ3_0
 ((
ut32_t
)0x01000000

	)

6214 
	#FMC_PATT3_ATTHIZ3_1
 ((
ut32_t
)0x02000000

	)

6215 
	#FMC_PATT3_ATTHIZ3_2
 ((
ut32_t
)0x04000000

	)

6216 
	#FMC_PATT3_ATTHIZ3_3
 ((
ut32_t
)0x08000000

	)

6217 
	#FMC_PATT3_ATTHIZ3_4
 ((
ut32_t
)0x10000000

	)

6218 
	#FMC_PATT3_ATTHIZ3_5
 ((
ut32_t
)0x20000000

	)

6219 
	#FMC_PATT3_ATTHIZ3_6
 ((
ut32_t
)0x40000000

	)

6220 
	#FMC_PATT3_ATTHIZ3_7
 ((
ut32_t
)0x80000000

	)

6223 
	#FMC_PATT4_ATTSET4
 ((
ut32_t
)0x000000FF

	)

6224 
	#FMC_PATT4_ATTSET4_0
 ((
ut32_t
)0x00000001

	)

6225 
	#FMC_PATT4_ATTSET4_1
 ((
ut32_t
)0x00000002

	)

6226 
	#FMC_PATT4_ATTSET4_2
 ((
ut32_t
)0x00000004

	)

6227 
	#FMC_PATT4_ATTSET4_3
 ((
ut32_t
)0x00000008

	)

6228 
	#FMC_PATT4_ATTSET4_4
 ((
ut32_t
)0x00000010

	)

6229 
	#FMC_PATT4_ATTSET4_5
 ((
ut32_t
)0x00000020

	)

6230 
	#FMC_PATT4_ATTSET4_6
 ((
ut32_t
)0x00000040

	)

6231 
	#FMC_PATT4_ATTSET4_7
 ((
ut32_t
)0x00000080

	)

6233 
	#FMC_PATT4_ATTWAIT4
 ((
ut32_t
)0x0000FF00

	)

6234 
	#FMC_PATT4_ATTWAIT4_0
 ((
ut32_t
)0x00000100

	)

6235 
	#FMC_PATT4_ATTWAIT4_1
 ((
ut32_t
)0x00000200

	)

6236 
	#FMC_PATT4_ATTWAIT4_2
 ((
ut32_t
)0x00000400

	)

6237 
	#FMC_PATT4_ATTWAIT4_3
 ((
ut32_t
)0x00000800

	)

6238 
	#FMC_PATT4_ATTWAIT4_4
 ((
ut32_t
)0x00001000

	)

6239 
	#FMC_PATT4_ATTWAIT4_5
 ((
ut32_t
)0x00002000

	)

6240 
	#FMC_PATT4_ATTWAIT4_6
 ((
ut32_t
)0x00004000

	)

6241 
	#FMC_PATT4_ATTWAIT4_7
 ((
ut32_t
)0x00008000

	)

6243 
	#FMC_PATT4_ATTHOLD4
 ((
ut32_t
)0x00FF0000

	)

6244 
	#FMC_PATT4_ATTHOLD4_0
 ((
ut32_t
)0x00010000

	)

6245 
	#FMC_PATT4_ATTHOLD4_1
 ((
ut32_t
)0x00020000

	)

6246 
	#FMC_PATT4_ATTHOLD4_2
 ((
ut32_t
)0x00040000

	)

6247 
	#FMC_PATT4_ATTHOLD4_3
 ((
ut32_t
)0x00080000

	)

6248 
	#FMC_PATT4_ATTHOLD4_4
 ((
ut32_t
)0x00100000

	)

6249 
	#FMC_PATT4_ATTHOLD4_5
 ((
ut32_t
)0x00200000

	)

6250 
	#FMC_PATT4_ATTHOLD4_6
 ((
ut32_t
)0x00400000

	)

6251 
	#FMC_PATT4_ATTHOLD4_7
 ((
ut32_t
)0x00800000

	)

6253 
	#FMC_PATT4_ATTHIZ4
 ((
ut32_t
)0xFF000000

	)

6254 
	#FMC_PATT4_ATTHIZ4_0
 ((
ut32_t
)0x01000000

	)

6255 
	#FMC_PATT4_ATTHIZ4_1
 ((
ut32_t
)0x02000000

	)

6256 
	#FMC_PATT4_ATTHIZ4_2
 ((
ut32_t
)0x04000000

	)

6257 
	#FMC_PATT4_ATTHIZ4_3
 ((
ut32_t
)0x08000000

	)

6258 
	#FMC_PATT4_ATTHIZ4_4
 ((
ut32_t
)0x10000000

	)

6259 
	#FMC_PATT4_ATTHIZ4_5
 ((
ut32_t
)0x20000000

	)

6260 
	#FMC_PATT4_ATTHIZ4_6
 ((
ut32_t
)0x40000000

	)

6261 
	#FMC_PATT4_ATTHIZ4_7
 ((
ut32_t
)0x80000000

	)

6264 
	#FMC_PIO4_IOSET4
 ((
ut32_t
)0x000000FF

	)

6265 
	#FMC_PIO4_IOSET4_0
 ((
ut32_t
)0x00000001

	)

6266 
	#FMC_PIO4_IOSET4_1
 ((
ut32_t
)0x00000002

	)

6267 
	#FMC_PIO4_IOSET4_2
 ((
ut32_t
)0x00000004

	)

6268 
	#FMC_PIO4_IOSET4_3
 ((
ut32_t
)0x00000008

	)

6269 
	#FMC_PIO4_IOSET4_4
 ((
ut32_t
)0x00000010

	)

6270 
	#FMC_PIO4_IOSET4_5
 ((
ut32_t
)0x00000020

	)

6271 
	#FMC_PIO4_IOSET4_6
 ((
ut32_t
)0x00000040

	)

6272 
	#FMC_PIO4_IOSET4_7
 ((
ut32_t
)0x00000080

	)

6274 
	#FMC_PIO4_IOWAIT4
 ((
ut32_t
)0x0000FF00

	)

6275 
	#FMC_PIO4_IOWAIT4_0
 ((
ut32_t
)0x00000100

	)

6276 
	#FMC_PIO4_IOWAIT4_1
 ((
ut32_t
)0x00000200

	)

6277 
	#FMC_PIO4_IOWAIT4_2
 ((
ut32_t
)0x00000400

	)

6278 
	#FMC_PIO4_IOWAIT4_3
 ((
ut32_t
)0x00000800

	)

6279 
	#FMC_PIO4_IOWAIT4_4
 ((
ut32_t
)0x00001000

	)

6280 
	#FMC_PIO4_IOWAIT4_5
 ((
ut32_t
)0x00002000

	)

6281 
	#FMC_PIO4_IOWAIT4_6
 ((
ut32_t
)0x00004000

	)

6282 
	#FMC_PIO4_IOWAIT4_7
 ((
ut32_t
)0x00008000

	)

6284 
	#FMC_PIO4_IOHOLD4
 ((
ut32_t
)0x00FF0000

	)

6285 
	#FMC_PIO4_IOHOLD4_0
 ((
ut32_t
)0x00010000

	)

6286 
	#FMC_PIO4_IOHOLD4_1
 ((
ut32_t
)0x00020000

	)

6287 
	#FMC_PIO4_IOHOLD4_2
 ((
ut32_t
)0x00040000

	)

6288 
	#FMC_PIO4_IOHOLD4_3
 ((
ut32_t
)0x00080000

	)

6289 
	#FMC_PIO4_IOHOLD4_4
 ((
ut32_t
)0x00100000

	)

6290 
	#FMC_PIO4_IOHOLD4_5
 ((
ut32_t
)0x00200000

	)

6291 
	#FMC_PIO4_IOHOLD4_6
 ((
ut32_t
)0x00400000

	)

6292 
	#FMC_PIO4_IOHOLD4_7
 ((
ut32_t
)0x00800000

	)

6294 
	#FMC_PIO4_IOHIZ4
 ((
ut32_t
)0xFF000000

	)

6295 
	#FMC_PIO4_IOHIZ4_0
 ((
ut32_t
)0x01000000

	)

6296 
	#FMC_PIO4_IOHIZ4_1
 ((
ut32_t
)0x02000000

	)

6297 
	#FMC_PIO4_IOHIZ4_2
 ((
ut32_t
)0x04000000

	)

6298 
	#FMC_PIO4_IOHIZ4_3
 ((
ut32_t
)0x08000000

	)

6299 
	#FMC_PIO4_IOHIZ4_4
 ((
ut32_t
)0x10000000

	)

6300 
	#FMC_PIO4_IOHIZ4_5
 ((
ut32_t
)0x20000000

	)

6301 
	#FMC_PIO4_IOHIZ4_6
 ((
ut32_t
)0x40000000

	)

6302 
	#FMC_PIO4_IOHIZ4_7
 ((
ut32_t
)0x80000000

	)

6305 
	#FMC_ECCR2_ECC2
 ((
ut32_t
)0xFFFFFFFF

	)

6308 
	#FMC_ECCR3_ECC3
 ((
ut32_t
)0xFFFFFFFF

	)

6311 
	#FMC_SDCR1_NC
 ((
ut32_t
)0x00000003

	)

6312 
	#FMC_SDCR1_NC_0
 ((
ut32_t
)0x00000001

	)

6313 
	#FMC_SDCR1_NC_1
 ((
ut32_t
)0x00000002

	)

6315 
	#FMC_SDCR1_NR
 ((
ut32_t
)0x0000000C

	)

6316 
	#FMC_SDCR1_NR_0
 ((
ut32_t
)0x00000004

	)

6317 
	#FMC_SDCR1_NR_1
 ((
ut32_t
)0x00000008

	)

6319 
	#FMC_SDCR1_MWID
 ((
ut32_t
)0x00000030

	)

6320 
	#FMC_SDCR1_MWID_0
 ((
ut32_t
)0x00000010

	)

6321 
	#FMC_SDCR1_MWID_1
 ((
ut32_t
)0x00000020

	)

6323 
	#FMC_SDCR1_NB
 ((
ut32_t
)0x00000040

	)

6325 
	#FMC_SDCR1_CAS
 ((
ut32_t
)0x00000180

	)

6326 
	#FMC_SDCR1_CAS_0
 ((
ut32_t
)0x00000080

	)

6327 
	#FMC_SDCR1_CAS_1
 ((
ut32_t
)0x00000100

	)

6329 
	#FMC_SDCR1_WP
 ((
ut32_t
)0x00000200

	)

6331 
	#FMC_SDCR1_SDCLK
 ((
ut32_t
)0x00000C00

	)

6332 
	#FMC_SDCR1_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6333 
	#FMC_SDCR1_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6335 
	#FMC_SDCR1_RBURST
 ((
ut32_t
)0x00001000

	)

6337 
	#FMC_SDCR1_RPIPE
 ((
ut32_t
)0x00006000

	)

6338 
	#FMC_SDCR1_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6339 
	#FMC_SDCR1_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6342 
	#FMC_SDCR2_NC
 ((
ut32_t
)0x00000003

	)

6343 
	#FMC_SDCR2_NC_0
 ((
ut32_t
)0x00000001

	)

6344 
	#FMC_SDCR2_NC_1
 ((
ut32_t
)0x00000002

	)

6346 
	#FMC_SDCR2_NR
 ((
ut32_t
)0x0000000C

	)

6347 
	#FMC_SDCR2_NR_0
 ((
ut32_t
)0x00000004

	)

6348 
	#FMC_SDCR2_NR_1
 ((
ut32_t
)0x00000008

	)

6350 
	#FMC_SDCR2_MWID
 ((
ut32_t
)0x00000030

	)

6351 
	#FMC_SDCR2_MWID_0
 ((
ut32_t
)0x00000010

	)

6352 
	#FMC_SDCR2_MWID_1
 ((
ut32_t
)0x00000020

	)

6354 
	#FMC_SDCR2_NB
 ((
ut32_t
)0x00000040

	)

6356 
	#FMC_SDCR2_CAS
 ((
ut32_t
)0x00000180

	)

6357 
	#FMC_SDCR2_CAS_0
 ((
ut32_t
)0x00000080

	)

6358 
	#FMC_SDCR2_CAS_1
 ((
ut32_t
)0x00000100

	)

6360 
	#FMC_SDCR2_WP
 ((
ut32_t
)0x00000200

	)

6362 
	#FMC_SDCR2_SDCLK
 ((
ut32_t
)0x00000C00

	)

6363 
	#FMC_SDCR2_SDCLK_0
 ((
ut32_t
)0x00000400

	)

6364 
	#FMC_SDCR2_SDCLK_1
 ((
ut32_t
)0x00000800

	)

6366 
	#FMC_SDCR2_RBURST
 ((
ut32_t
)0x00001000

	)

6368 
	#FMC_SDCR2_RPIPE
 ((
ut32_t
)0x00006000

	)

6369 
	#FMC_SDCR2_RPIPE_0
 ((
ut32_t
)0x00002000

	)

6370 
	#FMC_SDCR2_RPIPE_1
 ((
ut32_t
)0x00004000

	)

6373 
	#FMC_SDTR1_TMRD
 ((
ut32_t
)0x0000000F

	)

6374 
	#FMC_SDTR1_TMRD_0
 ((
ut32_t
)0x00000001

	)

6375 
	#FMC_SDTR1_TMRD_1
 ((
ut32_t
)0x00000002

	)

6376 
	#FMC_SDTR1_TMRD_2
 ((
ut32_t
)0x00000004

	)

6377 
	#FMC_SDTR1_TMRD_3
 ((
ut32_t
)0x00000008

	)

6379 
	#FMC_SDTR1_TXSR
 ((
ut32_t
)0x000000F0

	)

6380 
	#FMC_SDTR1_TXSR_0
 ((
ut32_t
)0x00000010

	)

6381 
	#FMC_SDTR1_TXSR_1
 ((
ut32_t
)0x00000020

	)

6382 
	#FMC_SDTR1_TXSR_2
 ((
ut32_t
)0x00000040

	)

6383 
	#FMC_SDTR1_TXSR_3
 ((
ut32_t
)0x00000080

	)

6385 
	#FMC_SDTR1_TRAS
 ((
ut32_t
)0x00000F00

	)

6386 
	#FMC_SDTR1_TRAS_0
 ((
ut32_t
)0x00000100

	)

6387 
	#FMC_SDTR1_TRAS_1
 ((
ut32_t
)0x00000200

	)

6388 
	#FMC_SDTR1_TRAS_2
 ((
ut32_t
)0x00000400

	)

6389 
	#FMC_SDTR1_TRAS_3
 ((
ut32_t
)0x00000800

	)

6391 
	#FMC_SDTR1_TRC
 ((
ut32_t
)0x0000F000

	)

6392 
	#FMC_SDTR1_TRC_0
 ((
ut32_t
)0x00001000

	)

6393 
	#FMC_SDTR1_TRC_1
 ((
ut32_t
)0x00002000

	)

6394 
	#FMC_SDTR1_TRC_2
 ((
ut32_t
)0x00004000

	)

6396 
	#FMC_SDTR1_TWR
 ((
ut32_t
)0x000F0000

	)

6397 
	#FMC_SDTR1_TWR_0
 ((
ut32_t
)0x00010000

	)

6398 
	#FMC_SDTR1_TWR_1
 ((
ut32_t
)0x00020000

	)

6399 
	#FMC_SDTR1_TWR_2
 ((
ut32_t
)0x00040000

	)

6401 
	#FMC_SDTR1_TRP
 ((
ut32_t
)0x00F00000

	)

6402 
	#FMC_SDTR1_TRP_0
 ((
ut32_t
)0x00100000

	)

6403 
	#FMC_SDTR1_TRP_1
 ((
ut32_t
)0x00200000

	)

6404 
	#FMC_SDTR1_TRP_2
 ((
ut32_t
)0x00400000

	)

6406 
	#FMC_SDTR1_TRCD
 ((
ut32_t
)0x0F000000

	)

6407 
	#FMC_SDTR1_TRCD_0
 ((
ut32_t
)0x01000000

	)

6408 
	#FMC_SDTR1_TRCD_1
 ((
ut32_t
)0x02000000

	)

6409 
	#FMC_SDTR1_TRCD_2
 ((
ut32_t
)0x04000000

	)

6412 
	#FMC_SDTR2_TMRD
 ((
ut32_t
)0x0000000F

	)

6413 
	#FMC_SDTR2_TMRD_0
 ((
ut32_t
)0x00000001

	)

6414 
	#FMC_SDTR2_TMRD_1
 ((
ut32_t
)0x00000002

	)

6415 
	#FMC_SDTR2_TMRD_2
 ((
ut32_t
)0x00000004

	)

6416 
	#FMC_SDTR2_TMRD_3
 ((
ut32_t
)0x00000008

	)

6418 
	#FMC_SDTR2_TXSR
 ((
ut32_t
)0x000000F0

	)

6419 
	#FMC_SDTR2_TXSR_0
 ((
ut32_t
)0x00000010

	)

6420 
	#FMC_SDTR2_TXSR_1
 ((
ut32_t
)0x00000020

	)

6421 
	#FMC_SDTR2_TXSR_2
 ((
ut32_t
)0x00000040

	)

6422 
	#FMC_SDTR2_TXSR_3
 ((
ut32_t
)0x00000080

	)

6424 
	#FMC_SDTR2_TRAS
 ((
ut32_t
)0x00000F00

	)

6425 
	#FMC_SDTR2_TRAS_0
 ((
ut32_t
)0x00000100

	)

6426 
	#FMC_SDTR2_TRAS_1
 ((
ut32_t
)0x00000200

	)

6427 
	#FMC_SDTR2_TRAS_2
 ((
ut32_t
)0x00000400

	)

6428 
	#FMC_SDTR2_TRAS_3
 ((
ut32_t
)0x00000800

	)

6430 
	#FMC_SDTR2_TRC
 ((
ut32_t
)0x0000F000

	)

6431 
	#FMC_SDTR2_TRC_0
 ((
ut32_t
)0x00001000

	)

6432 
	#FMC_SDTR2_TRC_1
 ((
ut32_t
)0x00002000

	)

6433 
	#FMC_SDTR2_TRC_2
 ((
ut32_t
)0x00004000

	)

6435 
	#FMC_SDTR2_TWR
 ((
ut32_t
)0x000F0000

	)

6436 
	#FMC_SDTR2_TWR_0
 ((
ut32_t
)0x00010000

	)

6437 
	#FMC_SDTR2_TWR_1
 ((
ut32_t
)0x00020000

	)

6438 
	#FMC_SDTR2_TWR_2
 ((
ut32_t
)0x00040000

	)

6440 
	#FMC_SDTR2_TRP
 ((
ut32_t
)0x00F00000

	)

6441 
	#FMC_SDTR2_TRP_0
 ((
ut32_t
)0x00100000

	)

6442 
	#FMC_SDTR2_TRP_1
 ((
ut32_t
)0x00200000

	)

6443 
	#FMC_SDTR2_TRP_2
 ((
ut32_t
)0x00400000

	)

6445 
	#FMC_SDTR2_TRCD
 ((
ut32_t
)0x0F000000

	)

6446 
	#FMC_SDTR2_TRCD_0
 ((
ut32_t
)0x01000000

	)

6447 
	#FMC_SDTR2_TRCD_1
 ((
ut32_t
)0x02000000

	)

6448 
	#FMC_SDTR2_TRCD_2
 ((
ut32_t
)0x04000000

	)

6451 
	#FMC_SDCMR_MODE
 ((
ut32_t
)0x00000007

	)

6452 
	#FMC_SDCMR_MODE_0
 ((
ut32_t
)0x00000001

	)

6453 
	#FMC_SDCMR_MODE_1
 ((
ut32_t
)0x00000002

	)

6454 
	#FMC_SDCMR_MODE_2
 ((
ut32_t
)0x00000003

	)

6456 
	#FMC_SDCMR_CTB2
 ((
ut32_t
)0x00000008

	)

6458 
	#FMC_SDCMR_CTB1
 ((
ut32_t
)0x00000010

	)

6460 
	#FMC_SDCMR_NRFS
 ((
ut32_t
)0x000001E0

	)

6461 
	#FMC_SDCMR_NRFS_0
 ((
ut32_t
)0x00000020

	)

6462 
	#FMC_SDCMR_NRFS_1
 ((
ut32_t
)0x00000040

	)

6463 
	#FMC_SDCMR_NRFS_2
 ((
ut32_t
)0x00000080

	)

6464 
	#FMC_SDCMR_NRFS_3
 ((
ut32_t
)0x00000100

	)

6466 
	#FMC_SDCMR_MRD
 ((
ut32_t
)0x003FFE00

	)

6469 
	#FMC_SDRTR_CRE
 ((
ut32_t
)0x00000001

	)

6471 
	#FMC_SDRTR_COUNT
 ((
ut32_t
)0x00003FFE

	)

6473 
	#FMC_SDRTR_REIE
 ((
ut32_t
)0x00004000

	)

6476 
	#FMC_SDSR_RE
 ((
ut32_t
)0x00000001

	)

6478 
	#FMC_SDSR_MODES1
 ((
ut32_t
)0x00000006

	)

6479 
	#FMC_SDSR_MODES1_0
 ((
ut32_t
)0x00000002

	)

6480 
	#FMC_SDSR_MODES1_1
 ((
ut32_t
)0x00000004

	)

6482 
	#FMC_SDSR_MODES2
 ((
ut32_t
)0x00000018

	)

6483 
	#FMC_SDSR_MODES2_0
 ((
ut32_t
)0x00000008

	)

6484 
	#FMC_SDSR_MODES2_1
 ((
ut32_t
)0x00000010

	)

6486 
	#FMC_SDSR_BUSY
 ((
ut32_t
)0x00000020

	)

6496 
	#GPIO_MODER_MODER0
 ((
ut32_t
)0x00000003)

	)

6497 
	#GPIO_MODER_MODER0_0
 ((
ut32_t
)0x00000001)

	)

6498 
	#GPIO_MODER_MODER0_1
 ((
ut32_t
)0x00000002)

	)

6500 
	#GPIO_MODER_MODER1
 ((
ut32_t
)0x0000000C)

	)

6501 
	#GPIO_MODER_MODER1_0
 ((
ut32_t
)0x00000004)

	)

6502 
	#GPIO_MODER_MODER1_1
 ((
ut32_t
)0x00000008)

	)

6504 
	#GPIO_MODER_MODER2
 ((
ut32_t
)0x00000030)

	)

6505 
	#GPIO_MODER_MODER2_0
 ((
ut32_t
)0x00000010)

	)

6506 
	#GPIO_MODER_MODER2_1
 ((
ut32_t
)0x00000020)

	)

6508 
	#GPIO_MODER_MODER3
 ((
ut32_t
)0x000000C0)

	)

6509 
	#GPIO_MODER_MODER3_0
 ((
ut32_t
)0x00000040)

	)

6510 
	#GPIO_MODER_MODER3_1
 ((
ut32_t
)0x00000080)

	)

6512 
	#GPIO_MODER_MODER4
 ((
ut32_t
)0x00000300)

	)

6513 
	#GPIO_MODER_MODER4_0
 ((
ut32_t
)0x00000100)

	)

6514 
	#GPIO_MODER_MODER4_1
 ((
ut32_t
)0x00000200)

	)

6516 
	#GPIO_MODER_MODER5
 ((
ut32_t
)0x00000C00)

	)

6517 
	#GPIO_MODER_MODER5_0
 ((
ut32_t
)0x00000400)

	)

6518 
	#GPIO_MODER_MODER5_1
 ((
ut32_t
)0x00000800)

	)

6520 
	#GPIO_MODER_MODER6
 ((
ut32_t
)0x00003000)

	)

6521 
	#GPIO_MODER_MODER6_0
 ((
ut32_t
)0x00001000)

	)

6522 
	#GPIO_MODER_MODER6_1
 ((
ut32_t
)0x00002000)

	)

6524 
	#GPIO_MODER_MODER7
 ((
ut32_t
)0x0000C000)

	)

6525 
	#GPIO_MODER_MODER7_0
 ((
ut32_t
)0x00004000)

	)

6526 
	#GPIO_MODER_MODER7_1
 ((
ut32_t
)0x00008000)

	)

6528 
	#GPIO_MODER_MODER8
 ((
ut32_t
)0x00030000)

	)

6529 
	#GPIO_MODER_MODER8_0
 ((
ut32_t
)0x00010000)

	)

6530 
	#GPIO_MODER_MODER8_1
 ((
ut32_t
)0x00020000)

	)

6532 
	#GPIO_MODER_MODER9
 ((
ut32_t
)0x000C0000)

	)

6533 
	#GPIO_MODER_MODER9_0
 ((
ut32_t
)0x00040000)

	)

6534 
	#GPIO_MODER_MODER9_1
 ((
ut32_t
)0x00080000)

	)

6536 
	#GPIO_MODER_MODER10
 ((
ut32_t
)0x00300000)

	)

6537 
	#GPIO_MODER_MODER10_0
 ((
ut32_t
)0x00100000)

	)

6538 
	#GPIO_MODER_MODER10_1
 ((
ut32_t
)0x00200000)

	)

6540 
	#GPIO_MODER_MODER11
 ((
ut32_t
)0x00C00000)

	)

6541 
	#GPIO_MODER_MODER11_0
 ((
ut32_t
)0x00400000)

	)

6542 
	#GPIO_MODER_MODER11_1
 ((
ut32_t
)0x00800000)

	)

6544 
	#GPIO_MODER_MODER12
 ((
ut32_t
)0x03000000)

	)

6545 
	#GPIO_MODER_MODER12_0
 ((
ut32_t
)0x01000000)

	)

6546 
	#GPIO_MODER_MODER12_1
 ((
ut32_t
)0x02000000)

	)

6548 
	#GPIO_MODER_MODER13
 ((
ut32_t
)0x0C000000)

	)

6549 
	#GPIO_MODER_MODER13_0
 ((
ut32_t
)0x04000000)

	)

6550 
	#GPIO_MODER_MODER13_1
 ((
ut32_t
)0x08000000)

	)

6552 
	#GPIO_MODER_MODER14
 ((
ut32_t
)0x30000000)

	)

6553 
	#GPIO_MODER_MODER14_0
 ((
ut32_t
)0x10000000)

	)

6554 
	#GPIO_MODER_MODER14_1
 ((
ut32_t
)0x20000000)

	)

6556 
	#GPIO_MODER_MODER15
 ((
ut32_t
)0xC0000000)

	)

6557 
	#GPIO_MODER_MODER15_0
 ((
ut32_t
)0x40000000)

	)

6558 
	#GPIO_MODER_MODER15_1
 ((
ut32_t
)0x80000000)

	)

6561 
	#GPIO_OTYPER_OT_0
 ((
ut32_t
)0x00000001)

	)

6562 
	#GPIO_OTYPER_OT_1
 ((
ut32_t
)0x00000002)

	)

6563 
	#GPIO_OTYPER_OT_2
 ((
ut32_t
)0x00000004)

	)

6564 
	#GPIO_OTYPER_OT_3
 ((
ut32_t
)0x00000008)

	)

6565 
	#GPIO_OTYPER_OT_4
 ((
ut32_t
)0x00000010)

	)

6566 
	#GPIO_OTYPER_OT_5
 ((
ut32_t
)0x00000020)

	)

6567 
	#GPIO_OTYPER_OT_6
 ((
ut32_t
)0x00000040)

	)

6568 
	#GPIO_OTYPER_OT_7
 ((
ut32_t
)0x00000080)

	)

6569 
	#GPIO_OTYPER_OT_8
 ((
ut32_t
)0x00000100)

	)

6570 
	#GPIO_OTYPER_OT_9
 ((
ut32_t
)0x00000200)

	)

6571 
	#GPIO_OTYPER_OT_10
 ((
ut32_t
)0x00000400)

	)

6572 
	#GPIO_OTYPER_OT_11
 ((
ut32_t
)0x00000800)

	)

6573 
	#GPIO_OTYPER_OT_12
 ((
ut32_t
)0x00001000)

	)

6574 
	#GPIO_OTYPER_OT_13
 ((
ut32_t
)0x00002000)

	)

6575 
	#GPIO_OTYPER_OT_14
 ((
ut32_t
)0x00004000)

	)

6576 
	#GPIO_OTYPER_OT_15
 ((
ut32_t
)0x00008000)

	)

6579 
	#GPIO_OSPEEDER_OSPEEDR0
 ((
ut32_t
)0x00000003)

	)

6580 
	#GPIO_OSPEEDER_OSPEEDR0_0
 ((
ut32_t
)0x00000001)

	)

6581 
	#GPIO_OSPEEDER_OSPEEDR0_1
 ((
ut32_t
)0x00000002)

	)

6583 
	#GPIO_OSPEEDER_OSPEEDR1
 ((
ut32_t
)0x0000000C)

	)

6584 
	#GPIO_OSPEEDER_OSPEEDR1_0
 ((
ut32_t
)0x00000004)

	)

6585 
	#GPIO_OSPEEDER_OSPEEDR1_1
 ((
ut32_t
)0x00000008)

	)

6587 
	#GPIO_OSPEEDER_OSPEEDR2
 ((
ut32_t
)0x00000030)

	)

6588 
	#GPIO_OSPEEDER_OSPEEDR2_0
 ((
ut32_t
)0x00000010)

	)

6589 
	#GPIO_OSPEEDER_OSPEEDR2_1
 ((
ut32_t
)0x00000020)

	)

6591 
	#GPIO_OSPEEDER_OSPEEDR3
 ((
ut32_t
)0x000000C0)

	)

6592 
	#GPIO_OSPEEDER_OSPEEDR3_0
 ((
ut32_t
)0x00000040)

	)

6593 
	#GPIO_OSPEEDER_OSPEEDR3_1
 ((
ut32_t
)0x00000080)

	)

6595 
	#GPIO_OSPEEDER_OSPEEDR4
 ((
ut32_t
)0x00000300)

	)

6596 
	#GPIO_OSPEEDER_OSPEEDR4_0
 ((
ut32_t
)0x00000100)

	)

6597 
	#GPIO_OSPEEDER_OSPEEDR4_1
 ((
ut32_t
)0x00000200)

	)

6599 
	#GPIO_OSPEEDER_OSPEEDR5
 ((
ut32_t
)0x00000C00)

	)

6600 
	#GPIO_OSPEEDER_OSPEEDR5_0
 ((
ut32_t
)0x00000400)

	)

6601 
	#GPIO_OSPEEDER_OSPEEDR5_1
 ((
ut32_t
)0x00000800)

	)

6603 
	#GPIO_OSPEEDER_OSPEEDR6
 ((
ut32_t
)0x00003000)

	)

6604 
	#GPIO_OSPEEDER_OSPEEDR6_0
 ((
ut32_t
)0x00001000)

	)

6605 
	#GPIO_OSPEEDER_OSPEEDR6_1
 ((
ut32_t
)0x00002000)

	)

6607 
	#GPIO_OSPEEDER_OSPEEDR7
 ((
ut32_t
)0x0000C000)

	)

6608 
	#GPIO_OSPEEDER_OSPEEDR7_0
 ((
ut32_t
)0x00004000)

	)

6609 
	#GPIO_OSPEEDER_OSPEEDR7_1
 ((
ut32_t
)0x00008000)

	)

6611 
	#GPIO_OSPEEDER_OSPEEDR8
 ((
ut32_t
)0x00030000)

	)

6612 
	#GPIO_OSPEEDER_OSPEEDR8_0
 ((
ut32_t
)0x00010000)

	)

6613 
	#GPIO_OSPEEDER_OSPEEDR8_1
 ((
ut32_t
)0x00020000)

	)

6615 
	#GPIO_OSPEEDER_OSPEEDR9
 ((
ut32_t
)0x000C0000)

	)

6616 
	#GPIO_OSPEEDER_OSPEEDR9_0
 ((
ut32_t
)0x00040000)

	)

6617 
	#GPIO_OSPEEDER_OSPEEDR9_1
 ((
ut32_t
)0x00080000)

	)

6619 
	#GPIO_OSPEEDER_OSPEEDR10
 ((
ut32_t
)0x00300000)

	)

6620 
	#GPIO_OSPEEDER_OSPEEDR10_0
 ((
ut32_t
)0x00100000)

	)

6621 
	#GPIO_OSPEEDER_OSPEEDR10_1
 ((
ut32_t
)0x00200000)

	)

6623 
	#GPIO_OSPEEDER_OSPEEDR11
 ((
ut32_t
)0x00C00000)

	)

6624 
	#GPIO_OSPEEDER_OSPEEDR11_0
 ((
ut32_t
)0x00400000)

	)

6625 
	#GPIO_OSPEEDER_OSPEEDR11_1
 ((
ut32_t
)0x00800000)

	)

6627 
	#GPIO_OSPEEDER_OSPEEDR12
 ((
ut32_t
)0x03000000)

	)

6628 
	#GPIO_OSPEEDER_OSPEEDR12_0
 ((
ut32_t
)0x01000000)

	)

6629 
	#GPIO_OSPEEDER_OSPEEDR12_1
 ((
ut32_t
)0x02000000)

	)

6631 
	#GPIO_OSPEEDER_OSPEEDR13
 ((
ut32_t
)0x0C000000)

	)

6632 
	#GPIO_OSPEEDER_OSPEEDR13_0
 ((
ut32_t
)0x04000000)

	)

6633 
	#GPIO_OSPEEDER_OSPEEDR13_1
 ((
ut32_t
)0x08000000)

	)

6635 
	#GPIO_OSPEEDER_OSPEEDR14
 ((
ut32_t
)0x30000000)

	)

6636 
	#GPIO_OSPEEDER_OSPEEDR14_0
 ((
ut32_t
)0x10000000)

	)

6637 
	#GPIO_OSPEEDER_OSPEEDR14_1
 ((
ut32_t
)0x20000000)

	)

6639 
	#GPIO_OSPEEDER_OSPEEDR15
 ((
ut32_t
)0xC0000000)

	)

6640 
	#GPIO_OSPEEDER_OSPEEDR15_0
 ((
ut32_t
)0x40000000)

	)

6641 
	#GPIO_OSPEEDER_OSPEEDR15_1
 ((
ut32_t
)0x80000000)

	)

6644 
	#GPIO_PUPDR_PUPDR0
 ((
ut32_t
)0x00000003)

	)

6645 
	#GPIO_PUPDR_PUPDR0_0
 ((
ut32_t
)0x00000001)

	)

6646 
	#GPIO_PUPDR_PUPDR0_1
 ((
ut32_t
)0x00000002)

	)

6648 
	#GPIO_PUPDR_PUPDR1
 ((
ut32_t
)0x0000000C)

	)

6649 
	#GPIO_PUPDR_PUPDR1_0
 ((
ut32_t
)0x00000004)

	)

6650 
	#GPIO_PUPDR_PUPDR1_1
 ((
ut32_t
)0x00000008)

	)

6652 
	#GPIO_PUPDR_PUPDR2
 ((
ut32_t
)0x00000030)

	)

6653 
	#GPIO_PUPDR_PUPDR2_0
 ((
ut32_t
)0x00000010)

	)

6654 
	#GPIO_PUPDR_PUPDR2_1
 ((
ut32_t
)0x00000020)

	)

6656 
	#GPIO_PUPDR_PUPDR3
 ((
ut32_t
)0x000000C0)

	)

6657 
	#GPIO_PUPDR_PUPDR3_0
 ((
ut32_t
)0x00000040)

	)

6658 
	#GPIO_PUPDR_PUPDR3_1
 ((
ut32_t
)0x00000080)

	)

6660 
	#GPIO_PUPDR_PUPDR4
 ((
ut32_t
)0x00000300)

	)

6661 
	#GPIO_PUPDR_PUPDR4_0
 ((
ut32_t
)0x00000100)

	)

6662 
	#GPIO_PUPDR_PUPDR4_1
 ((
ut32_t
)0x00000200)

	)

6664 
	#GPIO_PUPDR_PUPDR5
 ((
ut32_t
)0x00000C00)

	)

6665 
	#GPIO_PUPDR_PUPDR5_0
 ((
ut32_t
)0x00000400)

	)

6666 
	#GPIO_PUPDR_PUPDR5_1
 ((
ut32_t
)0x00000800)

	)

6668 
	#GPIO_PUPDR_PUPDR6
 ((
ut32_t
)0x00003000)

	)

6669 
	#GPIO_PUPDR_PUPDR6_0
 ((
ut32_t
)0x00001000)

	)

6670 
	#GPIO_PUPDR_PUPDR6_1
 ((
ut32_t
)0x00002000)

	)

6672 
	#GPIO_PUPDR_PUPDR7
 ((
ut32_t
)0x0000C000)

	)

6673 
	#GPIO_PUPDR_PUPDR7_0
 ((
ut32_t
)0x00004000)

	)

6674 
	#GPIO_PUPDR_PUPDR7_1
 ((
ut32_t
)0x00008000)

	)

6676 
	#GPIO_PUPDR_PUPDR8
 ((
ut32_t
)0x00030000)

	)

6677 
	#GPIO_PUPDR_PUPDR8_0
 ((
ut32_t
)0x00010000)

	)

6678 
	#GPIO_PUPDR_PUPDR8_1
 ((
ut32_t
)0x00020000)

	)

6680 
	#GPIO_PUPDR_PUPDR9
 ((
ut32_t
)0x000C0000)

	)

6681 
	#GPIO_PUPDR_PUPDR9_0
 ((
ut32_t
)0x00040000)

	)

6682 
	#GPIO_PUPDR_PUPDR9_1
 ((
ut32_t
)0x00080000)

	)

6684 
	#GPIO_PUPDR_PUPDR10
 ((
ut32_t
)0x00300000)

	)

6685 
	#GPIO_PUPDR_PUPDR10_0
 ((
ut32_t
)0x00100000)

	)

6686 
	#GPIO_PUPDR_PUPDR10_1
 ((
ut32_t
)0x00200000)

	)

6688 
	#GPIO_PUPDR_PUPDR11
 ((
ut32_t
)0x00C00000)

	)

6689 
	#GPIO_PUPDR_PUPDR11_0
 ((
ut32_t
)0x00400000)

	)

6690 
	#GPIO_PUPDR_PUPDR11_1
 ((
ut32_t
)0x00800000)

	)

6692 
	#GPIO_PUPDR_PUPDR12
 ((
ut32_t
)0x03000000)

	)

6693 
	#GPIO_PUPDR_PUPDR12_0
 ((
ut32_t
)0x01000000)

	)

6694 
	#GPIO_PUPDR_PUPDR12_1
 ((
ut32_t
)0x02000000)

	)

6696 
	#GPIO_PUPDR_PUPDR13
 ((
ut32_t
)0x0C000000)

	)

6697 
	#GPIO_PUPDR_PUPDR13_0
 ((
ut32_t
)0x04000000)

	)

6698 
	#GPIO_PUPDR_PUPDR13_1
 ((
ut32_t
)0x08000000)

	)

6700 
	#GPIO_PUPDR_PUPDR14
 ((
ut32_t
)0x30000000)

	)

6701 
	#GPIO_PUPDR_PUPDR14_0
 ((
ut32_t
)0x10000000)

	)

6702 
	#GPIO_PUPDR_PUPDR14_1
 ((
ut32_t
)0x20000000)

	)

6704 
	#GPIO_PUPDR_PUPDR15
 ((
ut32_t
)0xC0000000)

	)

6705 
	#GPIO_PUPDR_PUPDR15_0
 ((
ut32_t
)0x40000000)

	)

6706 
	#GPIO_PUPDR_PUPDR15_1
 ((
ut32_t
)0x80000000)

	)

6709 
	#GPIO_IDR_IDR_0
 ((
ut32_t
)0x00000001)

	)

6710 
	#GPIO_IDR_IDR_1
 ((
ut32_t
)0x00000002)

	)

6711 
	#GPIO_IDR_IDR_2
 ((
ut32_t
)0x00000004)

	)

6712 
	#GPIO_IDR_IDR_3
 ((
ut32_t
)0x00000008)

	)

6713 
	#GPIO_IDR_IDR_4
 ((
ut32_t
)0x00000010)

	)

6714 
	#GPIO_IDR_IDR_5
 ((
ut32_t
)0x00000020)

	)

6715 
	#GPIO_IDR_IDR_6
 ((
ut32_t
)0x00000040)

	)

6716 
	#GPIO_IDR_IDR_7
 ((
ut32_t
)0x00000080)

	)

6717 
	#GPIO_IDR_IDR_8
 ((
ut32_t
)0x00000100)

	)

6718 
	#GPIO_IDR_IDR_9
 ((
ut32_t
)0x00000200)

	)

6719 
	#GPIO_IDR_IDR_10
 ((
ut32_t
)0x00000400)

	)

6720 
	#GPIO_IDR_IDR_11
 ((
ut32_t
)0x00000800)

	)

6721 
	#GPIO_IDR_IDR_12
 ((
ut32_t
)0x00001000)

	)

6722 
	#GPIO_IDR_IDR_13
 ((
ut32_t
)0x00002000)

	)

6723 
	#GPIO_IDR_IDR_14
 ((
ut32_t
)0x00004000)

	)

6724 
	#GPIO_IDR_IDR_15
 ((
ut32_t
)0x00008000)

	)

6726 
	#GPIO_OTYPER_IDR_0
 
GPIO_IDR_IDR_0


	)

6727 
	#GPIO_OTYPER_IDR_1
 
GPIO_IDR_IDR_1


	)

6728 
	#GPIO_OTYPER_IDR_2
 
GPIO_IDR_IDR_2


	)

6729 
	#GPIO_OTYPER_IDR_3
 
GPIO_IDR_IDR_3


	)

6730 
	#GPIO_OTYPER_IDR_4
 
GPIO_IDR_IDR_4


	)

6731 
	#GPIO_OTYPER_IDR_5
 
GPIO_IDR_IDR_5


	)

6732 
	#GPIO_OTYPER_IDR_6
 
GPIO_IDR_IDR_6


	)

6733 
	#GPIO_OTYPER_IDR_7
 
GPIO_IDR_IDR_7


	)

6734 
	#GPIO_OTYPER_IDR_8
 
GPIO_IDR_IDR_8


	)

6735 
	#GPIO_OTYPER_IDR_9
 
GPIO_IDR_IDR_9


	)

6736 
	#GPIO_OTYPER_IDR_10
 
GPIO_IDR_IDR_10


	)

6737 
	#GPIO_OTYPER_IDR_11
 
GPIO_IDR_IDR_11


	)

6738 
	#GPIO_OTYPER_IDR_12
 
GPIO_IDR_IDR_12


	)

6739 
	#GPIO_OTYPER_IDR_13
 
GPIO_IDR_IDR_13


	)

6740 
	#GPIO_OTYPER_IDR_14
 
GPIO_IDR_IDR_14


	)

6741 
	#GPIO_OTYPER_IDR_15
 
GPIO_IDR_IDR_15


	)

6744 
	#GPIO_ODR_ODR_0
 ((
ut32_t
)0x00000001)

	)

6745 
	#GPIO_ODR_ODR_1
 ((
ut32_t
)0x00000002)

	)

6746 
	#GPIO_ODR_ODR_2
 ((
ut32_t
)0x00000004)

	)

6747 
	#GPIO_ODR_ODR_3
 ((
ut32_t
)0x00000008)

	)

6748 
	#GPIO_ODR_ODR_4
 ((
ut32_t
)0x00000010)

	)

6749 
	#GPIO_ODR_ODR_5
 ((
ut32_t
)0x00000020)

	)

6750 
	#GPIO_ODR_ODR_6
 ((
ut32_t
)0x00000040)

	)

6751 
	#GPIO_ODR_ODR_7
 ((
ut32_t
)0x00000080)

	)

6752 
	#GPIO_ODR_ODR_8
 ((
ut32_t
)0x00000100)

	)

6753 
	#GPIO_ODR_ODR_9
 ((
ut32_t
)0x00000200)

	)

6754 
	#GPIO_ODR_ODR_10
 ((
ut32_t
)0x00000400)

	)

6755 
	#GPIO_ODR_ODR_11
 ((
ut32_t
)0x00000800)

	)

6756 
	#GPIO_ODR_ODR_12
 ((
ut32_t
)0x00001000)

	)

6757 
	#GPIO_ODR_ODR_13
 ((
ut32_t
)0x00002000)

	)

6758 
	#GPIO_ODR_ODR_14
 ((
ut32_t
)0x00004000)

	)

6759 
	#GPIO_ODR_ODR_15
 ((
ut32_t
)0x00008000)

	)

6761 
	#GPIO_OTYPER_ODR_0
 
GPIO_ODR_ODR_0


	)

6762 
	#GPIO_OTYPER_ODR_1
 
GPIO_ODR_ODR_1


	)

6763 
	#GPIO_OTYPER_ODR_2
 
GPIO_ODR_ODR_2


	)

6764 
	#GPIO_OTYPER_ODR_3
 
GPIO_ODR_ODR_3


	)

6765 
	#GPIO_OTYPER_ODR_4
 
GPIO_ODR_ODR_4


	)

6766 
	#GPIO_OTYPER_ODR_5
 
GPIO_ODR_ODR_5


	)

6767 
	#GPIO_OTYPER_ODR_6
 
GPIO_ODR_ODR_6


	)

6768 
	#GPIO_OTYPER_ODR_7
 
GPIO_ODR_ODR_7


	)

6769 
	#GPIO_OTYPER_ODR_8
 
GPIO_ODR_ODR_8


	)

6770 
	#GPIO_OTYPER_ODR_9
 
GPIO_ODR_ODR_9


	)

6771 
	#GPIO_OTYPER_ODR_10
 
GPIO_ODR_ODR_10


	)

6772 
	#GPIO_OTYPER_ODR_11
 
GPIO_ODR_ODR_11


	)

6773 
	#GPIO_OTYPER_ODR_12
 
GPIO_ODR_ODR_12


	)

6774 
	#GPIO_OTYPER_ODR_13
 
GPIO_ODR_ODR_13


	)

6775 
	#GPIO_OTYPER_ODR_14
 
GPIO_ODR_ODR_14


	)

6776 
	#GPIO_OTYPER_ODR_15
 
GPIO_ODR_ODR_15


	)

6779 
	#GPIO_BSRR_BS_0
 ((
ut32_t
)0x00000001)

	)

6780 
	#GPIO_BSRR_BS_1
 ((
ut32_t
)0x00000002)

	)

6781 
	#GPIO_BSRR_BS_2
 ((
ut32_t
)0x00000004)

	)

6782 
	#GPIO_BSRR_BS_3
 ((
ut32_t
)0x00000008)

	)

6783 
	#GPIO_BSRR_BS_4
 ((
ut32_t
)0x00000010)

	)

6784 
	#GPIO_BSRR_BS_5
 ((
ut32_t
)0x00000020)

	)

6785 
	#GPIO_BSRR_BS_6
 ((
ut32_t
)0x00000040)

	)

6786 
	#GPIO_BSRR_BS_7
 ((
ut32_t
)0x00000080)

	)

6787 
	#GPIO_BSRR_BS_8
 ((
ut32_t
)0x00000100)

	)

6788 
	#GPIO_BSRR_BS_9
 ((
ut32_t
)0x00000200)

	)

6789 
	#GPIO_BSRR_BS_10
 ((
ut32_t
)0x00000400)

	)

6790 
	#GPIO_BSRR_BS_11
 ((
ut32_t
)0x00000800)

	)

6791 
	#GPIO_BSRR_BS_12
 ((
ut32_t
)0x00001000)

	)

6792 
	#GPIO_BSRR_BS_13
 ((
ut32_t
)0x00002000)

	)

6793 
	#GPIO_BSRR_BS_14
 ((
ut32_t
)0x00004000)

	)

6794 
	#GPIO_BSRR_BS_15
 ((
ut32_t
)0x00008000)

	)

6795 
	#GPIO_BSRR_BR_0
 ((
ut32_t
)0x00010000)

	)

6796 
	#GPIO_BSRR_BR_1
 ((
ut32_t
)0x00020000)

	)

6797 
	#GPIO_BSRR_BR_2
 ((
ut32_t
)0x00040000)

	)

6798 
	#GPIO_BSRR_BR_3
 ((
ut32_t
)0x00080000)

	)

6799 
	#GPIO_BSRR_BR_4
 ((
ut32_t
)0x00100000)

	)

6800 
	#GPIO_BSRR_BR_5
 ((
ut32_t
)0x00200000)

	)

6801 
	#GPIO_BSRR_BR_6
 ((
ut32_t
)0x00400000)

	)

6802 
	#GPIO_BSRR_BR_7
 ((
ut32_t
)0x00800000)

	)

6803 
	#GPIO_BSRR_BR_8
 ((
ut32_t
)0x01000000)

	)

6804 
	#GPIO_BSRR_BR_9
 ((
ut32_t
)0x02000000)

	)

6805 
	#GPIO_BSRR_BR_10
 ((
ut32_t
)0x04000000)

	)

6806 
	#GPIO_BSRR_BR_11
 ((
ut32_t
)0x08000000)

	)

6807 
	#GPIO_BSRR_BR_12
 ((
ut32_t
)0x10000000)

	)

6808 
	#GPIO_BSRR_BR_13
 ((
ut32_t
)0x20000000)

	)

6809 
	#GPIO_BSRR_BR_14
 ((
ut32_t
)0x40000000)

	)

6810 
	#GPIO_BSRR_BR_15
 ((
ut32_t
)0x80000000)

	)

6818 
	#HASH_CR_INIT
 ((
ut32_t
)0x00000004)

	)

6819 
	#HASH_CR_DMAE
 ((
ut32_t
)0x00000008)

	)

6820 
	#HASH_CR_DATATYPE
 ((
ut32_t
)0x00000030)

	)

6821 
	#HASH_CR_DATATYPE_0
 ((
ut32_t
)0x00000010)

	)

6822 
	#HASH_CR_DATATYPE_1
 ((
ut32_t
)0x00000020)

	)

6823 
	#HASH_CR_MODE
 ((
ut32_t
)0x00000040)

	)

6824 
	#HASH_CR_ALGO
 ((
ut32_t
)0x00040080)

	)

6825 
	#HASH_CR_ALGO_0
 ((
ut32_t
)0x00000080)

	)

6826 
	#HASH_CR_ALGO_1
 ((
ut32_t
)0x00040000)

	)

6827 
	#HASH_CR_NBW
 ((
ut32_t
)0x00000F00)

	)

6828 
	#HASH_CR_NBW_0
 ((
ut32_t
)0x00000100)

	)

6829 
	#HASH_CR_NBW_1
 ((
ut32_t
)0x00000200)

	)

6830 
	#HASH_CR_NBW_2
 ((
ut32_t
)0x00000400)

	)

6831 
	#HASH_CR_NBW_3
 ((
ut32_t
)0x00000800)

	)

6832 
	#HASH_CR_DINNE
 ((
ut32_t
)0x00001000)

	)

6833 
	#HASH_CR_MDMAT
 ((
ut32_t
)0x00002000)

	)

6834 
	#HASH_CR_LKEY
 ((
ut32_t
)0x00010000)

	)

6837 
	#HASH_STR_NBW
 ((
ut32_t
)0x0000001F)

	)

6838 
	#HASH_STR_NBW_0
 ((
ut32_t
)0x00000001)

	)

6839 
	#HASH_STR_NBW_1
 ((
ut32_t
)0x00000002)

	)

6840 
	#HASH_STR_NBW_2
 ((
ut32_t
)0x00000004)

	)

6841 
	#HASH_STR_NBW_3
 ((
ut32_t
)0x00000008)

	)

6842 
	#HASH_STR_NBW_4
 ((
ut32_t
)0x00000010)

	)

6843 
	#HASH_STR_DCAL
 ((
ut32_t
)0x00000100)

	)

6846 
	#HASH_IMR_DINIM
 ((
ut32_t
)0x00000001)

	)

6847 
	#HASH_IMR_DCIM
 ((
ut32_t
)0x00000002)

	)

6850 
	#HASH_SR_DINIS
 ((
ut32_t
)0x00000001)

	)

6851 
	#HASH_SR_DCIS
 ((
ut32_t
)0x00000002)

	)

6852 
	#HASH_SR_DMAS
 ((
ut32_t
)0x00000004)

	)

6853 
	#HASH_SR_BUSY
 ((
ut32_t
)0x00000008)

	)

6861 
	#I2C_CR1_PE
 ((
ut16_t
)0x0001

	)

6862 
	#I2C_CR1_SMBUS
 ((
ut16_t
)0x0002

	)

6863 
	#I2C_CR1_SMBTYPE
 ((
ut16_t
)0x0008

	)

6864 
	#I2C_CR1_ENARP
 ((
ut16_t
)0x0010

	)

6865 
	#I2C_CR1_ENPEC
 ((
ut16_t
)0x0020

	)

6866 
	#I2C_CR1_ENGC
 ((
ut16_t
)0x0040

	)

6867 
	#I2C_CR1_NOSTRETCH
 ((
ut16_t
)0x0080

	)

6868 
	#I2C_CR1_START
 ((
ut16_t
)0x0100

	)

6869 
	#I2C_CR1_STOP
 ((
ut16_t
)0x0200

	)

6870 
	#I2C_CR1_ACK
 ((
ut16_t
)0x0400

	)

6871 
	#I2C_CR1_POS
 ((
ut16_t
)0x0800

	)

6872 
	#I2C_CR1_PEC
 ((
ut16_t
)0x1000

	)

6873 
	#I2C_CR1_ALERT
 ((
ut16_t
)0x2000

	)

6874 
	#I2C_CR1_SWRST
 ((
ut16_t
)0x8000

	)

6877 
	#I2C_CR2_FREQ
 ((
ut16_t
)0x003F

	)

6878 
	#I2C_CR2_FREQ_0
 ((
ut16_t
)0x0001

	)

6879 
	#I2C_CR2_FREQ_1
 ((
ut16_t
)0x0002

	)

6880 
	#I2C_CR2_FREQ_2
 ((
ut16_t
)0x0004

	)

6881 
	#I2C_CR2_FREQ_3
 ((
ut16_t
)0x0008

	)

6882 
	#I2C_CR2_FREQ_4
 ((
ut16_t
)0x0010

	)

6883 
	#I2C_CR2_FREQ_5
 ((
ut16_t
)0x0020

	)

6885 
	#I2C_CR2_ITERREN
 ((
ut16_t
)0x0100

	)

6886 
	#I2C_CR2_ITEVTEN
 ((
ut16_t
)0x0200

	)

6887 
	#I2C_CR2_ITBUFEN
 ((
ut16_t
)0x0400

	)

6888 
	#I2C_CR2_DMAEN
 ((
ut16_t
)0x0800

	)

6889 
	#I2C_CR2_LAST
 ((
ut16_t
)0x1000

	)

6892 
	#I2C_OAR1_ADD1_7
 ((
ut16_t
)0x00FE

	)

6893 
	#I2C_OAR1_ADD8_9
 ((
ut16_t
)0x0300

	)

6895 
	#I2C_OAR1_ADD0
 ((
ut16_t
)0x0001

	)

6896 
	#I2C_OAR1_ADD1
 ((
ut16_t
)0x0002

	)

6897 
	#I2C_OAR1_ADD2
 ((
ut16_t
)0x0004

	)

6898 
	#I2C_OAR1_ADD3
 ((
ut16_t
)0x0008

	)

6899 
	#I2C_OAR1_ADD4
 ((
ut16_t
)0x0010

	)

6900 
	#I2C_OAR1_ADD5
 ((
ut16_t
)0x0020

	)

6901 
	#I2C_OAR1_ADD6
 ((
ut16_t
)0x0040

	)

6902 
	#I2C_OAR1_ADD7
 ((
ut16_t
)0x0080

	)

6903 
	#I2C_OAR1_ADD8
 ((
ut16_t
)0x0100

	)

6904 
	#I2C_OAR1_ADD9
 ((
ut16_t
)0x0200

	)

6906 
	#I2C_OAR1_ADDMODE
 ((
ut16_t
)0x8000

	)

6909 
	#I2C_OAR2_ENDUAL
 ((
ut8_t
)0x01

	)

6910 
	#I2C_OAR2_ADD2
 ((
ut8_t
)0xFE

	)

6913 
	#I2C_DR_DR
 ((
ut8_t
)0xFF

	)

6916 
	#I2C_SR1_SB
 ((
ut16_t
)0x0001

	)

6917 
	#I2C_SR1_ADDR
 ((
ut16_t
)0x0002

	)

6918 
	#I2C_SR1_BTF
 ((
ut16_t
)0x0004

	)

6919 
	#I2C_SR1_ADD10
 ((
ut16_t
)0x0008

	)

6920 
	#I2C_SR1_STOPF
 ((
ut16_t
)0x0010

	)

6921 
	#I2C_SR1_RXNE
 ((
ut16_t
)0x0040

	)

6922 
	#I2C_SR1_TXE
 ((
ut16_t
)0x0080

	)

6923 
	#I2C_SR1_BERR
 ((
ut16_t
)0x0100

	)

6924 
	#I2C_SR1_ARLO
 ((
ut16_t
)0x0200

	)

6925 
	#I2C_SR1_AF
 ((
ut16_t
)0x0400

	)

6926 
	#I2C_SR1_OVR
 ((
ut16_t
)0x0800

	)

6927 
	#I2C_SR1_PECERR
 ((
ut16_t
)0x1000

	)

6928 
	#I2C_SR1_TIMEOUT
 ((
ut16_t
)0x4000

	)

6929 
	#I2C_SR1_SMBALERT
 ((
ut16_t
)0x8000

	)

6932 
	#I2C_SR2_MSL
 ((
ut16_t
)0x0001

	)

6933 
	#I2C_SR2_BUSY
 ((
ut16_t
)0x0002

	)

6934 
	#I2C_SR2_TRA
 ((
ut16_t
)0x0004

	)

6935 
	#I2C_SR2_GENCALL
 ((
ut16_t
)0x0010

	)

6936 
	#I2C_SR2_SMBDEFAULT
 ((
ut16_t
)0x0020

	)

6937 
	#I2C_SR2_SMBHOST
 ((
ut16_t
)0x0040

	)

6938 
	#I2C_SR2_DUALF
 ((
ut16_t
)0x0080

	)

6939 
	#I2C_SR2_PEC
 ((
ut16_t
)0xFF00

	)

6942 
	#I2C_CCR_CCR
 ((
ut16_t
)0x0FFF

	)

6943 
	#I2C_CCR_DUTY
 ((
ut16_t
)0x4000

	)

6944 
	#I2C_CCR_FS
 ((
ut16_t
)0x8000

	)

6947 
	#I2C_TRISE_TRISE
 ((
ut8_t
)0x3F

	)

6950 
	#I2C_FLTR_DNF
 ((
ut8_t
)0x0F

	)

6951 
	#I2C_FLTR_ANOFF
 ((
ut8_t
)0x10

	)

6953 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

6960 
	#FMPI2C_CR1_PE
 ((
ut32_t
)0x00000001

	)

6961 
	#FMPI2C_CR1_TXIE
 ((
ut32_t
)0x00000002

	)

6962 
	#FMPI2C_CR1_RXIE
 ((
ut32_t
)0x00000004

	)

6963 
	#FMPI2C_CR1_ADDRIE
 ((
ut32_t
)0x00000008

	)

6964 
	#FMPI2C_CR1_NACKIE
 ((
ut32_t
)0x00000010

	)

6965 
	#FMPI2C_CR1_STOPIE
 ((
ut32_t
)0x00000020

	)

6966 
	#FMPI2C_CR1_TCIE
 ((
ut32_t
)0x00000040

	)

6967 
	#FMPI2C_CR1_ERRIE
 ((
ut32_t
)0x00000080

	)

6968 
	#FMPI2C_CR1_DFN
 ((
ut32_t
)0x00000F00

	)

6969 
	#FMPI2C_CR1_ANFOFF
 ((
ut32_t
)0x00001000

	)

6970 
	#FMPI2C_CR1_SWRST
 ((
ut32_t
)0x00002000

	)

6971 
	#FMPI2C_CR1_TXDMAEN
 ((
ut32_t
)0x00004000

	)

6972 
	#FMPI2C_CR1_RXDMAEN
 ((
ut32_t
)0x00008000

	)

6973 
	#FMPI2C_CR1_SBC
 ((
ut32_t
)0x00010000

	)

6974 
	#FMPI2C_CR1_NOSTRETCH
 ((
ut32_t
)0x00020000

	)

6975 
	#FMPI2C_CR1_WUPEN
 ((
ut32_t
)0x00040000

	)

6976 
	#FMPI2C_CR1_GCEN
 ((
ut32_t
)0x00080000

	)

6977 
	#FMPI2C_CR1_SMBHEN
 ((
ut32_t
)0x00100000

	)

6978 
	#FMPI2C_CR1_SMBDEN
 ((
ut32_t
)0x00200000

	)

6979 
	#FMPI2C_CR1_ALERTEN
 ((
ut32_t
)0x00400000

	)

6980 
	#FMPI2C_CR1_PECEN
 ((
ut32_t
)0x00800000

	)

6983 
	#FMPI2C_CR2_SADD
 ((
ut32_t
)0x000003FF

	)

6984 
	#FMPI2C_CR2_RD_WRN
 ((
ut32_t
)0x00000400

	)

6985 
	#FMPI2C_CR2_ADD10
 ((
ut32_t
)0x00000800

	)

6986 
	#FMPI2C_CR2_HEAD10R
 ((
ut32_t
)0x00001000

	)

6987 
	#FMPI2C_CR2_START
 ((
ut32_t
)0x00002000

	)

6988 
	#FMPI2C_CR2_STOP
 ((
ut32_t
)0x00004000

	)

6989 
	#FMPI2C_CR2_NACK
 ((
ut32_t
)0x00008000

	)

6990 
	#FMPI2C_CR2_NBYTES
 ((
ut32_t
)0x00FF0000

	)

6991 
	#FMPI2C_CR2_RELOAD
 ((
ut32_t
)0x01000000

	)

6992 
	#FMPI2C_CR2_AUTOEND
 ((
ut32_t
)0x02000000

	)

6993 
	#FMPI2C_CR2_PECBYTE
 ((
ut32_t
)0x04000000

	)

6996 
	#FMPI2C_OAR1_OA1
 ((
ut32_t
)0x000003FF

	)

6997 
	#FMPI2C_OAR1_OA1MODE
 ((
ut32_t
)0x00000400

	)

6998 
	#FMPI2C_OAR1_OA1EN
 ((
ut32_t
)0x00008000

	)

7001 
	#FMPI2C_OAR2_OA2
 ((
ut32_t
)0x000000FE

	)

7002 
	#FMPI2C_OAR2_OA2MSK
 ((
ut32_t
)0x00000700

	)

7003 
	#FMPI2C_OAR2_OA2EN
 ((
ut32_t
)0x00008000

	)

7006 
	#FMPI2C_TIMINGR_SCLL
 ((
ut32_t
)0x000000FF

	)

7007 
	#FMPI2C_TIMINGR_SCLH
 ((
ut32_t
)0x0000FF00

	)

7008 
	#FMPI2C_TIMINGR_SDADEL
 ((
ut32_t
)0x000F0000

	)

7009 
	#FMPI2C_TIMINGR_SCLDEL
 ((
ut32_t
)0x00F00000

	)

7010 
	#FMPI2C_TIMINGR_PRESC
 ((
ut32_t
)0xF0000000

	)

7013 
	#FMPI2C_TIMEOUTR_TIMEOUTA
 ((
ut32_t
)0x00000FFF

	)

7014 
	#FMPI2C_TIMEOUTR_TIDLE
 ((
ut32_t
)0x00001000

	)

7015 
	#FMPI2C_TIMEOUTR_TIMOUTEN
 ((
ut32_t
)0x00008000

	)

7016 
	#FMPI2C_TIMEOUTR_TIMEOUTB
 ((
ut32_t
)0x0FFF0000

	)

7017 
	#FMPI2C_TIMEOUTR_TEXTEN
 ((
ut32_t
)0x80000000

	)

7020 
	#FMPI2C_ISR_TXE
 ((
ut32_t
)0x00000001

	)

7021 
	#FMPI2C_ISR_TXIS
 ((
ut32_t
)0x00000002

	)

7022 
	#FMPI2C_ISR_RXNE
 ((
ut32_t
)0x00000004

	)

7023 
	#FMPI2C_ISR_ADDR
 ((
ut32_t
)0x00000008

	)

7024 
	#FMPI2C_ISR_NACKF
 ((
ut32_t
)0x00000010

	)

7025 
	#FMPI2C_ISR_STOPF
 ((
ut32_t
)0x00000020

	)

7026 
	#FMPI2C_ISR_TC
 ((
ut32_t
)0x00000040

	)

7027 
	#FMPI2C_ISR_TCR
 ((
ut32_t
)0x00000080

	)

7028 
	#FMPI2C_ISR_BERR
 ((
ut32_t
)0x00000100

	)

7029 
	#FMPI2C_ISR_ARLO
 ((
ut32_t
)0x00000200

	)

7030 
	#FMPI2C_ISR_OVR
 ((
ut32_t
)0x00000400

	)

7031 
	#FMPI2C_ISR_PECERR
 ((
ut32_t
)0x00000800

	)

7032 
	#FMPI2C_ISR_TIMEOUT
 ((
ut32_t
)0x00001000

	)

7033 
	#FMPI2C_ISR_ALERT
 ((
ut32_t
)0x00002000

	)

7034 
	#FMPI2C_ISR_BUSY
 ((
ut32_t
)0x00008000

	)

7035 
	#FMPI2C_ISR_DIR
 ((
ut32_t
)0x00010000

	)

7036 
	#FMPI2C_ISR_ADDCODE
 ((
ut32_t
)0x00FE0000

	)

7039 
	#FMPI2C_ICR_ADDRCF
 ((
ut32_t
)0x00000008

	)

7040 
	#FMPI2C_ICR_NACKCF
 ((
ut32_t
)0x00000010

	)

7041 
	#FMPI2C_ICR_STOPCF
 ((
ut32_t
)0x00000020

	)

7042 
	#FMPI2C_ICR_BERRCF
 ((
ut32_t
)0x00000100

	)

7043 
	#FMPI2C_ICR_ARLOCF
 ((
ut32_t
)0x00000200

	)

7044 
	#FMPI2C_ICR_OVRCF
 ((
ut32_t
)0x00000400

	)

7045 
	#FMPI2C_ICR_PECCF
 ((
ut32_t
)0x00000800

	)

7046 
	#FMPI2C_ICR_TIMOUTCF
 ((
ut32_t
)0x00001000

	)

7047 
	#FMPI2C_ICR_ALERTCF
 ((
ut32_t
)0x00002000

	)

7050 
	#FMPI2C_PECR_PEC
 ((
ut32_t
)0x000000FF

	)

7053 
	#FMPI2C_RXDR_RXDATA
 ((
ut32_t
)0x000000FF

	)

7056 
	#FMPI2C_TXDR_TXDATA
 ((
ut32_t
)0x000000FF

	)

7064 
	#IWDG_KR_KEY
 ((
ut16_t
)0xFFFF

	)

7067 
	#IWDG_PR_PR
 ((
ut8_t
)0x07

	)

7068 
	#IWDG_PR_PR_0
 ((
ut8_t
)0x01

	)

7069 
	#IWDG_PR_PR_1
 ((
ut8_t
)0x02

	)

7070 
	#IWDG_PR_PR_2
 ((
ut8_t
)0x04

	)

7073 
	#IWDG_RLR_RL
 ((
ut16_t
)0x0FFF

	)

7076 
	#IWDG_SR_PVU
 ((
ut8_t
)0x01

	)

7077 
	#IWDG_SR_RVU
 ((
ut8_t
)0x02

	)

7087 
	#LTDC_SSCR_VSH
 ((
ut32_t
)0x000007FF

	)

7088 
	#LTDC_SSCR_HSW
 ((
ut32_t
)0x0FFF0000

	)

7092 
	#LTDC_BPCR_AVBP
 ((
ut32_t
)0x000007FF

	)

7093 
	#LTDC_BPCR_AHBP
 ((
ut32_t
)0x0FFF0000

	)

7097 
	#LTDC_AWCR_AAH
 ((
ut32_t
)0x000007FF

	)

7098 
	#LTDC_AWCR_AAW
 ((
ut32_t
)0x0FFF0000

	)

7102 
	#LTDC_TWCR_TOTALH
 ((
ut32_t
)0x000007FF

	)

7103 
	#LTDC_TWCR_TOTALW
 ((
ut32_t
)0x0FFF0000

	)

7107 
	#LTDC_GCR_LTDCEN
 ((
ut32_t
)0x00000001

	)

7108 
	#LTDC_GCR_DBW
 ((
ut32_t
)0x00000070

	)

7109 
	#LTDC_GCR_DGW
 ((
ut32_t
)0x00000700

	)

7110 
	#LTDC_GCR_DRW
 ((
ut32_t
)0x00007000

	)

7111 
	#LTDC_GCR_DTEN
 ((
ut32_t
)0x00010000

	)

7112 
	#LTDC_GCR_PCPOL
 ((
ut32_t
)0x10000000

	)

7113 
	#LTDC_GCR_DEPOL
 ((
ut32_t
)0x20000000

	)

7114 
	#LTDC_GCR_VSPOL
 ((
ut32_t
)0x40000000

	)

7115 
	#LTDC_GCR_HSPOL
 ((
ut32_t
)0x80000000

	)

7119 
	#LTDC_SRCR_IMR
 ((
ut32_t
)0x00000001

	)

7120 
	#LTDC_SRCR_VBR
 ((
ut32_t
)0x00000002

	)

7124 
	#LTDC_BCCR_BCBLUE
 ((
ut32_t
)0x000000FF

	)

7125 
	#LTDC_BCCR_BCGREEN
 ((
ut32_t
)0x0000FF00

	)

7126 
	#LTDC_BCCR_BCRED
 ((
ut32_t
)0x00FF0000

	)

7130 
	#LTDC_IER_LIE
 ((
ut32_t
)0x00000001

	)

7131 
	#LTDC_IER_FUIE
 ((
ut32_t
)0x00000002

	)

7132 
	#LTDC_IER_TERRIE
 ((
ut32_t
)0x00000004

	)

7133 
	#LTDC_IER_RRIE
 ((
ut32_t
)0x00000008

	)

7137 
	#LTDC_ISR_LIF
 ((
ut32_t
)0x00000001

	)

7138 
	#LTDC_ISR_FUIF
 ((
ut32_t
)0x00000002

	)

7139 
	#LTDC_ISR_TERRIF
 ((
ut32_t
)0x00000004

	)

7140 
	#LTDC_ISR_RRIF
 ((
ut32_t
)0x00000008

	)

7144 
	#LTDC_ICR_CLIF
 ((
ut32_t
)0x00000001

	)

7145 
	#LTDC_ICR_CFUIF
 ((
ut32_t
)0x00000002

	)

7146 
	#LTDC_ICR_CTERRIF
 ((
ut32_t
)0x00000004

	)

7147 
	#LTDC_ICR_CRRIF
 ((
ut32_t
)0x00000008

	)

7151 
	#LTDC_LIPCR_LIPOS
 ((
ut32_t
)0x000007FF

	)

7155 
	#LTDC_CPSR_CYPOS
 ((
ut32_t
)0x0000FFFF

	)

7156 
	#LTDC_CPSR_CXPOS
 ((
ut32_t
)0xFFFF0000

	)

7160 
	#LTDC_CDSR_VDES
 ((
ut32_t
)0x00000001

	)

7161 
	#LTDC_CDSR_HDES
 ((
ut32_t
)0x00000002

	)

7162 
	#LTDC_CDSR_VSYNCS
 ((
ut32_t
)0x00000004

	)

7163 
	#LTDC_CDSR_HSYNCS
 ((
ut32_t
)0x00000008

	)

7167 
	#LTDC_LxCR_LEN
 ((
ut32_t
)0x00000001

	)

7168 
	#LTDC_LxCR_COLKEN
 ((
ut32_t
)0x00000002

	)

7169 
	#LTDC_LxCR_CLUTEN
 ((
ut32_t
)0x00000010

	)

7173 
	#LTDC_LxWHPCR_WHSTPOS
 ((
ut32_t
)0x00000FFF

	)

7174 
	#LTDC_LxWHPCR_WHSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7178 
	#LTDC_LxWVPCR_WVSTPOS
 ((
ut32_t
)0x00000FFF

	)

7179 
	#LTDC_LxWVPCR_WVSPPOS
 ((
ut32_t
)0xFFFF0000

	)

7183 
	#LTDC_LxCKCR_CKBLUE
 ((
ut32_t
)0x000000FF

	)

7184 
	#LTDC_LxCKCR_CKGREEN
 ((
ut32_t
)0x0000FF00

	)

7185 
	#LTDC_LxCKCR_CKRED
 ((
ut32_t
)0x00FF0000

	)

7189 
	#LTDC_LxPFCR_PF
 ((
ut32_t
)0x00000007

	)

7193 
	#LTDC_LxCACR_CONSTA
 ((
ut32_t
)0x000000FF

	)

7197 
	#LTDC_LxDCCR_DCBLUE
 ((
ut32_t
)0x000000FF

	)

7198 
	#LTDC_LxDCCR_DCGREEN
 ((
ut32_t
)0x0000FF00

	)

7199 
	#LTDC_LxDCCR_DCRED
 ((
ut32_t
)0x00FF0000

	)

7200 
	#LTDC_LxDCCR_DCALPHA
 ((
ut32_t
)0xFF000000

	)

7204 
	#LTDC_LxBFCR_BF2
 ((
ut32_t
)0x00000007

	)

7205 
	#LTDC_LxBFCR_BF1
 ((
ut32_t
)0x00000700

	)

7209 
	#LTDC_LxCFBAR_CFBADD
 ((
ut32_t
)0xFFFFFFFF

	)

7213 
	#LTDC_LxCFBLR_CFBLL
 ((
ut32_t
)0x00001FFF

	)

7214 
	#LTDC_LxCFBLR_CFBP
 ((
ut32_t
)0x1FFF0000

	)

7218 
	#LTDC_LxCFBLNR_CFBLNBR
 ((
ut32_t
)0x000007FF

	)

7222 
	#LTDC_LxCLUTWR_BLUE
 ((
ut32_t
)0x000000FF

	)

7223 
	#LTDC_LxCLUTWR_GREEN
 ((
ut32_t
)0x0000FF00

	)

7224 
	#LTDC_LxCLUTWR_RED
 ((
ut32_t
)0x00FF0000

	)

7225 
	#LTDC_LxCLUTWR_CLUTADD
 ((
ut32_t
)0xFF000000

	)

7227 #i
	`defed
(
STM32F469_479xx
)

7234 
	#DSI_VR
 ((
ut32_t
)0x3133302A

	)

7237 
	#DSI_CR_EN
 ((
ut32_t
)0x00000001

	)

7240 
	#DSI_CCR_TXECKDIV
 ((
ut32_t
)0x000000FF

	)

7241 
	#DSI_CCR_TXECKDIV0
 ((
ut32_t
)0x00000001)

	)

7242 
	#DSI_CCR_TXECKDIV1
 ((
ut32_t
)0x00000002)

	)

7243 
	#DSI_CCR_TXECKDIV2
 ((
ut32_t
)0x00000004)

	)

7244 
	#DSI_CCR_TXECKDIV3
 ((
ut32_t
)0x00000008)

	)

7245 
	#DSI_CCR_TXECKDIV4
 ((
ut32_t
)0x00000010)

	)

7246 
	#DSI_CCR_TXECKDIV5
 ((
ut32_t
)0x00000020)

	)

7247 
	#DSI_CCR_TXECKDIV6
 ((
ut32_t
)0x00000040)

	)

7248 
	#DSI_CCR_TXECKDIV7
 ((
ut32_t
)0x00000080)

	)

7250 
	#DSI_CCR_TOCKDIV
 ((
ut32_t
)0x0000FF00

	)

7251 
	#DSI_CCR_TOCKDIV0
 ((
ut32_t
)0x00000100)

	)

7252 
	#DSI_CCR_TOCKDIV1
 ((
ut32_t
)0x00000200)

	)

7253 
	#DSI_CCR_TOCKDIV2
 ((
ut32_t
)0x00000400)

	)

7254 
	#DSI_CCR_TOCKDIV3
 ((
ut32_t
)0x00000800)

	)

7255 
	#DSI_CCR_TOCKDIV4
 ((
ut32_t
)0x00001000)

	)

7256 
	#DSI_CCR_TOCKDIV5
 ((
ut32_t
)0x00002000)

	)

7257 
	#DSI_CCR_TOCKDIV6
 ((
ut32_t
)0x00004000)

	)

7258 
	#DSI_CCR_TOCKDIV7
 ((
ut32_t
)0x00008000)

	)

7261 
	#DSI_LVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7262 
	#DSI_LVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7263 
	#DSI_LVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7266 
	#DSI_LCOLCR_COLC
 ((
ut32_t
)0x0000000F

	)

7267 
	#DSI_LCOLCR_COLC0
 ((
ut32_t
)0x00000001)

	)

7268 
	#DSI_LCOLCR_COLC1
 ((
ut32_t
)0x00000020)

	)

7269 
	#DSI_LCOLCR_COLC2
 ((
ut32_t
)0x00000040)

	)

7270 
	#DSI_LCOLCR_COLC3
 ((
ut32_t
)0x00000080)

	)

7272 
	#DSI_LCOLCR_LPE
 ((
ut32_t
)0x00000100

	)

7275 
	#DSI_LPCR_DEP
 ((
ut32_t
)0x00000001

	)

7276 
	#DSI_LPCR_VSP
 ((
ut32_t
)0x00000002

	)

7277 
	#DSI_LPCR_HSP
 ((
ut32_t
)0x00000004

	)

7280 
	#DSI_LPMCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

7281 
	#DSI_LPMCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

7282 
	#DSI_LPMCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

7283 
	#DSI_LPMCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

7284 
	#DSI_LPMCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

7285 
	#DSI_LPMCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

7286 
	#DSI_LPMCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

7287 
	#DSI_LPMCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

7288 
	#DSI_LPMCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

7290 
	#DSI_LPMCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

7291 
	#DSI_LPMCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

7292 
	#DSI_LPMCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

7293 
	#DSI_LPMCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

7294 
	#DSI_LPMCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

7295 
	#DSI_LPMCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

7296 
	#DSI_LPMCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

7297 
	#DSI_LPMCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

7298 
	#DSI_LPMCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

7301 
	#DSI_PCR_ETTXE
 ((
ut32_t
)0x00000001

	)

7302 
	#DSI_PCR_ETRXE
 ((
ut32_t
)0x00000002

	)

7303 
	#DSI_PCR_BTAE
 ((
ut32_t
)0x00000004

	)

7304 
	#DSI_PCR_ECCRXE
 ((
ut32_t
)0x00000008

	)

7305 
	#DSI_PCR_CRCRXE
 ((
ut32_t
)0x00000010

	)

7308 
	#DSI_GVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7309 
	#DSI_GVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7310 
	#DSI_GVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7313 
	#DSI_MCR_CMDM
 ((
ut32_t
)0x00000001

	)

7316 
	#DSI_VMCR_VMT
 ((
ut32_t
)0x00000003

	)

7317 
	#DSI_VMCR_VMT0
 ((
ut32_t
)0x00000001)

	)

7318 
	#DSI_VMCR_VMT1
 ((
ut32_t
)0x00000002)

	)

7320 
	#DSI_VMCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

7321 
	#DSI_VMCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

7322 
	#DSI_VMCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

7323 
	#DSI_VMCR_LPVAE
 ((
ut32_t
)0x00000800

	)

7324 
	#DSI_VMCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

7325 
	#DSI_VMCR_LPHFPE
 ((
ut32_t
)0x00002000

	)

7326 
	#DSI_VMCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

7327 
	#DSI_VMCR_LPCE
 ((
ut32_t
)0x00008000

	)

7328 
	#DSI_VMCR_PGE
 ((
ut32_t
)0x00010000

	)

7329 
	#DSI_VMCR_PGM
 ((
ut32_t
)0x00100000

	)

7330 
	#DSI_VMCR_PGO
 ((
ut32_t
)0x01000000

	)

7333 
	#DSI_VPCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

7334 
	#DSI_VPCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

7335 
	#DSI_VPCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

7336 
	#DSI_VPCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

7337 
	#DSI_VPCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

7338 
	#DSI_VPCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

7339 
	#DSI_VPCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

7340 
	#DSI_VPCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

7341 
	#DSI_VPCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

7342 
	#DSI_VPCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

7343 
	#DSI_VPCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

7344 
	#DSI_VPCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

7345 
	#DSI_VPCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

7346 
	#DSI_VPCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

7347 
	#DSI_VPCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

7350 
	#DSI_VCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

7351 
	#DSI_VCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

7352 
	#DSI_VCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

7353 
	#DSI_VCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

7354 
	#DSI_VCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

7355 
	#DSI_VCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

7356 
	#DSI_VCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

7357 
	#DSI_VCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

7358 
	#DSI_VCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

7359 
	#DSI_VCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

7360 
	#DSI_VCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

7361 
	#DSI_VCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

7362 
	#DSI_VCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

7363 
	#DSI_VCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

7366 
	#DSI_VNPCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

7367 
	#DSI_VNPCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

7368 
	#DSI_VNPCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

7369 
	#DSI_VNPCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

7370 
	#DSI_VNPCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

7371 
	#DSI_VNPCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

7372 
	#DSI_VNPCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

7373 
	#DSI_VNPCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

7374 
	#DSI_VNPCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

7375 
	#DSI_VNPCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

7376 
	#DSI_VNPCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

7377 
	#DSI_VNPCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

7378 
	#DSI_VNPCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

7379 
	#DSI_VNPCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

7382 
	#DSI_VHSACR_HSA
 ((
ut32_t
)0x00000FFF

	)

7383 
	#DSI_VHSACR_HSA0
 ((
ut32_t
)0x00000001)

	)

7384 
	#DSI_VHSACR_HSA1
 ((
ut32_t
)0x00000002)

	)

7385 
	#DSI_VHSACR_HSA2
 ((
ut32_t
)0x00000004)

	)

7386 
	#DSI_VHSACR_HSA3
 ((
ut32_t
)0x00000008)

	)

7387 
	#DSI_VHSACR_HSA4
 ((
ut32_t
)0x00000010)

	)

7388 
	#DSI_VHSACR_HSA5
 ((
ut32_t
)0x00000020)

	)

7389 
	#DSI_VHSACR_HSA6
 ((
ut32_t
)0x00000040)

	)

7390 
	#DSI_VHSACR_HSA7
 ((
ut32_t
)0x00000080)

	)

7391 
	#DSI_VHSACR_HSA8
 ((
ut32_t
)0x00000100)

	)

7392 
	#DSI_VHSACR_HSA9
 ((
ut32_t
)0x00000200)

	)

7393 
	#DSI_VHSACR_HSA10
 ((
ut32_t
)0x00000400)

	)

7394 
	#DSI_VHSACR_HSA11
 ((
ut32_t
)0x00000800)

	)

7397 
	#DSI_VHBPCR_HBP
 ((
ut32_t
)0x00000FFF

	)

7398 
	#DSI_VHBPCR_HBP0
 ((
ut32_t
)0x00000001)

	)

7399 
	#DSI_VHBPCR_HBP1
 ((
ut32_t
)0x00000002)

	)

7400 
	#DSI_VHBPCR_HBP2
 ((
ut32_t
)0x00000004)

	)

7401 
	#DSI_VHBPCR_HBP3
 ((
ut32_t
)0x00000008)

	)

7402 
	#DSI_VHBPCR_HBP4
 ((
ut32_t
)0x00000010)

	)

7403 
	#DSI_VHBPCR_HBP5
 ((
ut32_t
)0x00000020)

	)

7404 
	#DSI_VHBPCR_HBP6
 ((
ut32_t
)0x00000040)

	)

7405 
	#DSI_VHBPCR_HBP7
 ((
ut32_t
)0x00000080)

	)

7406 
	#DSI_VHBPCR_HBP8
 ((
ut32_t
)0x00000100)

	)

7407 
	#DSI_VHBPCR_HBP9
 ((
ut32_t
)0x00000200)

	)

7408 
	#DSI_VHBPCR_HBP10
 ((
ut32_t
)0x00000400)

	)

7409 
	#DSI_VHBPCR_HBP11
 ((
ut32_t
)0x00000800)

	)

7412 
	#DSI_VLCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

7413 
	#DSI_VLCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

7414 
	#DSI_VLCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

7415 
	#DSI_VLCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

7416 
	#DSI_VLCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

7417 
	#DSI_VLCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

7418 
	#DSI_VLCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

7419 
	#DSI_VLCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

7420 
	#DSI_VLCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

7421 
	#DSI_VLCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

7422 
	#DSI_VLCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

7423 
	#DSI_VLCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

7424 
	#DSI_VLCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

7425 
	#DSI_VLCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

7426 
	#DSI_VLCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

7427 
	#DSI_VLCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

7430 
	#DSI_VVSACR_VSA
 ((
ut32_t
)0x000003FF

	)

7431 
	#DSI_VVSACR_VSA0
 ((
ut32_t
)0x00000001)

	)

7432 
	#DSI_VVSACR_VSA1
 ((
ut32_t
)0x00000002)

	)

7433 
	#DSI_VVSACR_VSA2
 ((
ut32_t
)0x00000004)

	)

7434 
	#DSI_VVSACR_VSA3
 ((
ut32_t
)0x00000008)

	)

7435 
	#DSI_VVSACR_VSA4
 ((
ut32_t
)0x00000010)

	)

7436 
	#DSI_VVSACR_VSA5
 ((
ut32_t
)0x00000020)

	)

7437 
	#DSI_VVSACR_VSA6
 ((
ut32_t
)0x00000040)

	)

7438 
	#DSI_VVSACR_VSA7
 ((
ut32_t
)0x00000080)

	)

7439 
	#DSI_VVSACR_VSA8
 ((
ut32_t
)0x00000100)

	)

7440 
	#DSI_VVSACR_VSA9
 ((
ut32_t
)0x00000200)

	)

7443 
	#DSI_VVBPCR_VBP
 ((
ut32_t
)0x000003FF

	)

7444 
	#DSI_VVBPCR_VBP0
 ((
ut32_t
)0x00000001)

	)

7445 
	#DSI_VVBPCR_VBP1
 ((
ut32_t
)0x00000002)

	)

7446 
	#DSI_VVBPCR_VBP2
 ((
ut32_t
)0x00000004)

	)

7447 
	#DSI_VVBPCR_VBP3
 ((
ut32_t
)0x00000008)

	)

7448 
	#DSI_VVBPCR_VBP4
 ((
ut32_t
)0x00000010)

	)

7449 
	#DSI_VVBPCR_VBP5
 ((
ut32_t
)0x00000020)

	)

7450 
	#DSI_VVBPCR_VBP6
 ((
ut32_t
)0x00000040)

	)

7451 
	#DSI_VVBPCR_VBP7
 ((
ut32_t
)0x00000080)

	)

7452 
	#DSI_VVBPCR_VBP8
 ((
ut32_t
)0x00000100)

	)

7453 
	#DSI_VVBPCR_VBP9
 ((
ut32_t
)0x00000200)

	)

7456 
	#DSI_VVFPCR_VFP
 ((
ut32_t
)0x000003FF

	)

7457 
	#DSI_VVFPCR_VFP0
 ((
ut32_t
)0x00000001)

	)

7458 
	#DSI_VVFPCR_VFP1
 ((
ut32_t
)0x00000002)

	)

7459 
	#DSI_VVFPCR_VFP2
 ((
ut32_t
)0x00000004)

	)

7460 
	#DSI_VVFPCR_VFP3
 ((
ut32_t
)0x00000008)

	)

7461 
	#DSI_VVFPCR_VFP4
 ((
ut32_t
)0x00000010)

	)

7462 
	#DSI_VVFPCR_VFP5
 ((
ut32_t
)0x00000020)

	)

7463 
	#DSI_VVFPCR_VFP6
 ((
ut32_t
)0x00000040)

	)

7464 
	#DSI_VVFPCR_VFP7
 ((
ut32_t
)0x00000080)

	)

7465 
	#DSI_VVFPCR_VFP8
 ((
ut32_t
)0x00000100)

	)

7466 
	#DSI_VVFPCR_VFP9
 ((
ut32_t
)0x00000200)

	)

7469 
	#DSI_VVACR_VA
 ((
ut32_t
)0x00003FFF

	)

7470 
	#DSI_VVACR_VA0
 ((
ut32_t
)0x00000001)

	)

7471 
	#DSI_VVACR_VA1
 ((
ut32_t
)0x00000002)

	)

7472 
	#DSI_VVACR_VA2
 ((
ut32_t
)0x00000004)

	)

7473 
	#DSI_VVACR_VA3
 ((
ut32_t
)0x00000008)

	)

7474 
	#DSI_VVACR_VA4
 ((
ut32_t
)0x00000010)

	)

7475 
	#DSI_VVACR_VA5
 ((
ut32_t
)0x00000020)

	)

7476 
	#DSI_VVACR_VA6
 ((
ut32_t
)0x00000040)

	)

7477 
	#DSI_VVACR_VA7
 ((
ut32_t
)0x00000080)

	)

7478 
	#DSI_VVACR_VA8
 ((
ut32_t
)0x00000100)

	)

7479 
	#DSI_VVACR_VA9
 ((
ut32_t
)0x00000200)

	)

7480 
	#DSI_VVACR_VA10
 ((
ut32_t
)0x00000400)

	)

7481 
	#DSI_VVACR_VA11
 ((
ut32_t
)0x00000800)

	)

7482 
	#DSI_VVACR_VA12
 ((
ut32_t
)0x00001000)

	)

7483 
	#DSI_VVACR_VA13
 ((
ut32_t
)0x00002000)

	)

7486 
	#DSI_LCCR_CMDSIZE
 ((
ut32_t
)0x0000FFFF

	)

7487 
	#DSI_LCCR_CMDSIZE0
 ((
ut32_t
)0x00000001)

	)

7488 
	#DSI_LCCR_CMDSIZE1
 ((
ut32_t
)0x00000002)

	)

7489 
	#DSI_LCCR_CMDSIZE2
 ((
ut32_t
)0x00000004)

	)

7490 
	#DSI_LCCR_CMDSIZE3
 ((
ut32_t
)0x00000008)

	)

7491 
	#DSI_LCCR_CMDSIZE4
 ((
ut32_t
)0x00000010)

	)

7492 
	#DSI_LCCR_CMDSIZE5
 ((
ut32_t
)0x00000020)

	)

7493 
	#DSI_LCCR_CMDSIZE6
 ((
ut32_t
)0x00000040)

	)

7494 
	#DSI_LCCR_CMDSIZE7
 ((
ut32_t
)0x00000080)

	)

7495 
	#DSI_LCCR_CMDSIZE8
 ((
ut32_t
)0x00000100)

	)

7496 
	#DSI_LCCR_CMDSIZE9
 ((
ut32_t
)0x00000200)

	)

7497 
	#DSI_LCCR_CMDSIZE10
 ((
ut32_t
)0x00000400)

	)

7498 
	#DSI_LCCR_CMDSIZE11
 ((
ut32_t
)0x00000800)

	)

7499 
	#DSI_LCCR_CMDSIZE12
 ((
ut32_t
)0x00001000)

	)

7500 
	#DSI_LCCR_CMDSIZE13
 ((
ut32_t
)0x00002000)

	)

7501 
	#DSI_LCCR_CMDSIZE14
 ((
ut32_t
)0x00004000)

	)

7502 
	#DSI_LCCR_CMDSIZE15
 ((
ut32_t
)0x00008000)

	)

7505 
	#DSI_CMCR_TEARE
 ((
ut32_t
)0x00000001

	)

7506 
	#DSI_CMCR_ARE
 ((
ut32_t
)0x00000002

	)

7507 
	#DSI_CMCR_GSW0TX
 ((
ut32_t
)0x00000100

	)

7508 
	#DSI_CMCR_GSW1TX
 ((
ut32_t
)0x00000200

	)

7509 
	#DSI_CMCR_GSW2TX
 ((
ut32_t
)0x00000400

	)

7510 
	#DSI_CMCR_GSR0TX
 ((
ut32_t
)0x00000800

	)

7511 
	#DSI_CMCR_GSR1TX
 ((
ut32_t
)0x00001000

	)

7512 
	#DSI_CMCR_GSR2TX
 ((
ut32_t
)0x00002000

	)

7513 
	#DSI_CMCR_GLWTX
 ((
ut32_t
)0x00004000

	)

7514 
	#DSI_CMCR_DSW0TX
 ((
ut32_t
)0x00010000

	)

7515 
	#DSI_CMCR_DSW1TX
 ((
ut32_t
)0x00020000

	)

7516 
	#DSI_CMCR_DSR0TX
 ((
ut32_t
)0x00040000

	)

7517 
	#DSI_CMCR_DLWTX
 ((
ut32_t
)0x00080000

	)

7518 
	#DSI_CMCR_MRDPS
 ((
ut32_t
)0x01000000

	)

7521 
	#DSI_GHCR_DT
 ((
ut32_t
)0x0000003F

	)

7522 
	#DSI_GHCR_DT0
 ((
ut32_t
)0x00000001)

	)

7523 
	#DSI_GHCR_DT1
 ((
ut32_t
)0x00000002)

	)

7524 
	#DSI_GHCR_DT2
 ((
ut32_t
)0x00000004)

	)

7525 
	#DSI_GHCR_DT3
 ((
ut32_t
)0x00000008)

	)

7526 
	#DSI_GHCR_DT4
 ((
ut32_t
)0x00000010)

	)

7527 
	#DSI_GHCR_DT5
 ((
ut32_t
)0x00000020)

	)

7529 
	#DSI_GHCR_VCID
 ((
ut32_t
)0x000000C0

	)

7530 
	#DSI_GHCR_VCID0
 ((
ut32_t
)0x00000040)

	)

7531 
	#DSI_GHCR_VCID1
 ((
ut32_t
)0x00000080)

	)

7533 
	#DSI_GHCR_WCLSB
 ((
ut32_t
)0x0000FF00

	)

7534 
	#DSI_GHCR_WCLSB0
 ((
ut32_t
)0x00000100)

	)

7535 
	#DSI_GHCR_WCLSB1
 ((
ut32_t
)0x00000200)

	)

7536 
	#DSI_GHCR_WCLSB2
 ((
ut32_t
)0x00000400)

	)

7537 
	#DSI_GHCR_WCLSB3
 ((
ut32_t
)0x00000800)

	)

7538 
	#DSI_GHCR_WCLSB4
 ((
ut32_t
)0x00001000)

	)

7539 
	#DSI_GHCR_WCLSB5
 ((
ut32_t
)0x00002000)

	)

7540 
	#DSI_GHCR_WCLSB6
 ((
ut32_t
)0x00004000)

	)

7541 
	#DSI_GHCR_WCLSB7
 ((
ut32_t
)0x00008000)

	)

7543 
	#DSI_GHCR_WCMSB
 ((
ut32_t
)0x00FF0000

	)

7544 
	#DSI_GHCR_WCMSB0
 ((
ut32_t
)0x00010000)

	)

7545 
	#DSI_GHCR_WCMSB1
 ((
ut32_t
)0x00020000)

	)

7546 
	#DSI_GHCR_WCMSB2
 ((
ut32_t
)0x00040000)

	)

7547 
	#DSI_GHCR_WCMSB3
 ((
ut32_t
)0x00080000)

	)

7548 
	#DSI_GHCR_WCMSB4
 ((
ut32_t
)0x00100000)

	)

7549 
	#DSI_GHCR_WCMSB5
 ((
ut32_t
)0x00200000)

	)

7550 
	#DSI_GHCR_WCMSB6
 ((
ut32_t
)0x00400000)

	)

7551 
	#DSI_GHCR_WCMSB7
 ((
ut32_t
)0x00800000)

	)

7554 
	#DSI_GPDR_DATA1
 ((
ut32_t
)0x000000FF

	)

7555 
	#DSI_GPDR_DATA1_0
 ((
ut32_t
)0x00000001)

	)

7556 
	#DSI_GPDR_DATA1_1
 ((
ut32_t
)0x00000002)

	)

7557 
	#DSI_GPDR_DATA1_2
 ((
ut32_t
)0x00000004)

	)

7558 
	#DSI_GPDR_DATA1_3
 ((
ut32_t
)0x00000008)

	)

7559 
	#DSI_GPDR_DATA1_4
 ((
ut32_t
)0x00000010)

	)

7560 
	#DSI_GPDR_DATA1_5
 ((
ut32_t
)0x00000020)

	)

7561 
	#DSI_GPDR_DATA1_6
 ((
ut32_t
)0x00000040)

	)

7562 
	#DSI_GPDR_DATA1_7
 ((
ut32_t
)0x00000080)

	)

7564 
	#DSI_GPDR_DATA2
 ((
ut32_t
)0x0000FF00

	)

7565 
	#DSI_GPDR_DATA2_0
 ((
ut32_t
)0x00000100)

	)

7566 
	#DSI_GPDR_DATA2_1
 ((
ut32_t
)0x00000200)

	)

7567 
	#DSI_GPDR_DATA2_2
 ((
ut32_t
)0x00000400)

	)

7568 
	#DSI_GPDR_DATA2_3
 ((
ut32_t
)0x00000800)

	)

7569 
	#DSI_GPDR_DATA2_4
 ((
ut32_t
)0x00001000)

	)

7570 
	#DSI_GPDR_DATA2_5
 ((
ut32_t
)0x00002000)

	)

7571 
	#DSI_GPDR_DATA2_6
 ((
ut32_t
)0x00004000)

	)

7572 
	#DSI_GPDR_DATA2_7
 ((
ut32_t
)0x00008000)

	)

7574 
	#DSI_GPDR_DATA3
 ((
ut32_t
)0x00FF0000

	)

7575 
	#DSI_GPDR_DATA3_0
 ((
ut32_t
)0x00010000)

	)

7576 
	#DSI_GPDR_DATA3_1
 ((
ut32_t
)0x00020000)

	)

7577 
	#DSI_GPDR_DATA3_2
 ((
ut32_t
)0x00040000)

	)

7578 
	#DSI_GPDR_DATA3_3
 ((
ut32_t
)0x00080000)

	)

7579 
	#DSI_GPDR_DATA3_4
 ((
ut32_t
)0x00100000)

	)

7580 
	#DSI_GPDR_DATA3_5
 ((
ut32_t
)0x00200000)

	)

7581 
	#DSI_GPDR_DATA3_6
 ((
ut32_t
)0x00400000)

	)

7582 
	#DSI_GPDR_DATA3_7
 ((
ut32_t
)0x00800000)

	)

7584 
	#DSI_GPDR_DATA4
 ((
ut32_t
)0xFF000000

	)

7585 
	#DSI_GPDR_DATA4_0
 ((
ut32_t
)0x01000000)

	)

7586 
	#DSI_GPDR_DATA4_1
 ((
ut32_t
)0x02000000)

	)

7587 
	#DSI_GPDR_DATA4_2
 ((
ut32_t
)0x04000000)

	)

7588 
	#DSI_GPDR_DATA4_3
 ((
ut32_t
)0x08000000)

	)

7589 
	#DSI_GPDR_DATA4_4
 ((
ut32_t
)0x10000000)

	)

7590 
	#DSI_GPDR_DATA4_5
 ((
ut32_t
)0x20000000)

	)

7591 
	#DSI_GPDR_DATA4_6
 ((
ut32_t
)0x40000000)

	)

7592 
	#DSI_GPDR_DATA4_7
 ((
ut32_t
)0x80000000)

	)

7595 
	#DSI_GPSR_CMDFE
 ((
ut32_t
)0x00000001

	)

7596 
	#DSI_GPSR_CMDFF
 ((
ut32_t
)0x00000002

	)

7597 
	#DSI_GPSR_PWRFE
 ((
ut32_t
)0x00000004

	)

7598 
	#DSI_GPSR_PWRFF
 ((
ut32_t
)0x00000008

	)

7599 
	#DSI_GPSR_PRDFE
 ((
ut32_t
)0x00000010

	)

7600 
	#DSI_GPSR_PRDFF
 ((
ut32_t
)0x00000020

	)

7601 
	#DSI_GPSR_RCB
 ((
ut32_t
)0x00000040

	)

7604 
	#DSI_TCCR1_LPRX_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7605 
	#DSI_TCCR1_LPRX_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7606 
	#DSI_TCCR1_LPRX_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7607 
	#DSI_TCCR1_LPRX_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7608 
	#DSI_TCCR1_LPRX_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7609 
	#DSI_TCCR1_LPRX_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7610 
	#DSI_TCCR1_LPRX_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7611 
	#DSI_TCCR1_LPRX_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7612 
	#DSI_TCCR1_LPRX_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7613 
	#DSI_TCCR1_LPRX_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7614 
	#DSI_TCCR1_LPRX_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7615 
	#DSI_TCCR1_LPRX_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7616 
	#DSI_TCCR1_LPRX_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7617 
	#DSI_TCCR1_LPRX_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7618 
	#DSI_TCCR1_LPRX_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7619 
	#DSI_TCCR1_LPRX_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7620 
	#DSI_TCCR1_LPRX_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7622 
	#DSI_TCCR1_HSTX_TOCNT
 ((
ut32_t
)0xFFFF0000

	)

7623 
	#DSI_TCCR1_HSTX_TOCNT0
 ((
ut32_t
)0x00010000)

	)

7624 
	#DSI_TCCR1_HSTX_TOCNT1
 ((
ut32_t
)0x00020000)

	)

7625 
	#DSI_TCCR1_HSTX_TOCNT2
 ((
ut32_t
)0x00040000)

	)

7626 
	#DSI_TCCR1_HSTX_TOCNT3
 ((
ut32_t
)0x00080000)

	)

7627 
	#DSI_TCCR1_HSTX_TOCNT4
 ((
ut32_t
)0x00100000)

	)

7628 
	#DSI_TCCR1_HSTX_TOCNT5
 ((
ut32_t
)0x00200000)

	)

7629 
	#DSI_TCCR1_HSTX_TOCNT6
 ((
ut32_t
)0x00400000)

	)

7630 
	#DSI_TCCR1_HSTX_TOCNT7
 ((
ut32_t
)0x00800000)

	)

7631 
	#DSI_TCCR1_HSTX_TOCNT8
 ((
ut32_t
)0x01000000)

	)

7632 
	#DSI_TCCR1_HSTX_TOCNT9
 ((
ut32_t
)0x02000000)

	)

7633 
	#DSI_TCCR1_HSTX_TOCNT10
 ((
ut32_t
)0x04000000)

	)

7634 
	#DSI_TCCR1_HSTX_TOCNT11
 ((
ut32_t
)0x08000000)

	)

7635 
	#DSI_TCCR1_HSTX_TOCNT12
 ((
ut32_t
)0x10000000)

	)

7636 
	#DSI_TCCR1_HSTX_TOCNT13
 ((
ut32_t
)0x20000000)

	)

7637 
	#DSI_TCCR1_HSTX_TOCNT14
 ((
ut32_t
)0x40000000)

	)

7638 
	#DSI_TCCR1_HSTX_TOCNT15
 ((
ut32_t
)0x80000000)

	)

7641 
	#DSI_TCCR2_HSRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7642 
	#DSI_TCCR2_HSRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7643 
	#DSI_TCCR2_HSRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7644 
	#DSI_TCCR2_HSRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7645 
	#DSI_TCCR2_HSRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7646 
	#DSI_TCCR2_HSRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7647 
	#DSI_TCCR2_HSRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7648 
	#DSI_TCCR2_HSRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7649 
	#DSI_TCCR2_HSRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7650 
	#DSI_TCCR2_HSRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7651 
	#DSI_TCCR2_HSRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7652 
	#DSI_TCCR2_HSRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7653 
	#DSI_TCCR2_HSRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7654 
	#DSI_TCCR2_HSRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7655 
	#DSI_TCCR2_HSRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7656 
	#DSI_TCCR2_HSRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7657 
	#DSI_TCCR2_HSRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7660 
	#DSI_TCCR3_LPRD_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7661 
	#DSI_TCCR3_LPRD_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7662 
	#DSI_TCCR3_LPRD_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7663 
	#DSI_TCCR3_LPRD_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7664 
	#DSI_TCCR3_LPRD_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7665 
	#DSI_TCCR3_LPRD_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7666 
	#DSI_TCCR3_LPRD_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7667 
	#DSI_TCCR3_LPRD_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7668 
	#DSI_TCCR3_LPRD_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7669 
	#DSI_TCCR3_LPRD_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7670 
	#DSI_TCCR3_LPRD_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7671 
	#DSI_TCCR3_LPRD_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7672 
	#DSI_TCCR3_LPRD_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7673 
	#DSI_TCCR3_LPRD_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7674 
	#DSI_TCCR3_LPRD_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7675 
	#DSI_TCCR3_LPRD_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7676 
	#DSI_TCCR3_LPRD_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7679 
	#DSI_TCCR4_HSWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7680 
	#DSI_TCCR4_HSWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7681 
	#DSI_TCCR4_HSWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7682 
	#DSI_TCCR4_HSWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7683 
	#DSI_TCCR4_HSWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7684 
	#DSI_TCCR4_HSWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7685 
	#DSI_TCCR4_HSWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7686 
	#DSI_TCCR4_HSWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7687 
	#DSI_TCCR4_HSWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7688 
	#DSI_TCCR4_HSWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7689 
	#DSI_TCCR4_HSWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7690 
	#DSI_TCCR4_HSWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7691 
	#DSI_TCCR4_HSWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7692 
	#DSI_TCCR4_HSWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7693 
	#DSI_TCCR4_HSWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7694 
	#DSI_TCCR4_HSWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7695 
	#DSI_TCCR4_HSWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7697 
	#DSI_TCCR4_PM
 ((
ut32_t
)0x01000000

	)

7700 
	#DSI_TCCR5_LPWR_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7701 
	#DSI_TCCR5_LPWR_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7702 
	#DSI_TCCR5_LPWR_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7703 
	#DSI_TCCR5_LPWR_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7704 
	#DSI_TCCR5_LPWR_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7705 
	#DSI_TCCR5_LPWR_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7706 
	#DSI_TCCR5_LPWR_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7707 
	#DSI_TCCR5_LPWR_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7708 
	#DSI_TCCR5_LPWR_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7709 
	#DSI_TCCR5_LPWR_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7710 
	#DSI_TCCR5_LPWR_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7711 
	#DSI_TCCR5_LPWR_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7712 
	#DSI_TCCR5_LPWR_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7713 
	#DSI_TCCR5_LPWR_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7714 
	#DSI_TCCR5_LPWR_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7715 
	#DSI_TCCR5_LPWR_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7716 
	#DSI_TCCR5_LPWR_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7719 
	#DSI_TCCR6_BTA_TOCNT
 ((
ut32_t
)0x0000FFFF

	)

7720 
	#DSI_TCCR6_BTA_TOCNT0
 ((
ut32_t
)0x00000001)

	)

7721 
	#DSI_TCCR6_BTA_TOCNT1
 ((
ut32_t
)0x00000002)

	)

7722 
	#DSI_TCCR6_BTA_TOCNT2
 ((
ut32_t
)0x00000004)

	)

7723 
	#DSI_TCCR6_BTA_TOCNT3
 ((
ut32_t
)0x00000008)

	)

7724 
	#DSI_TCCR6_BTA_TOCNT4
 ((
ut32_t
)0x00000010)

	)

7725 
	#DSI_TCCR6_BTA_TOCNT5
 ((
ut32_t
)0x00000020)

	)

7726 
	#DSI_TCCR6_BTA_TOCNT6
 ((
ut32_t
)0x00000040)

	)

7727 
	#DSI_TCCR6_BTA_TOCNT7
 ((
ut32_t
)0x00000080)

	)

7728 
	#DSI_TCCR6_BTA_TOCNT8
 ((
ut32_t
)0x00000100)

	)

7729 
	#DSI_TCCR6_BTA_TOCNT9
 ((
ut32_t
)0x00000200)

	)

7730 
	#DSI_TCCR6_BTA_TOCNT10
 ((
ut32_t
)0x00000400)

	)

7731 
	#DSI_TCCR6_BTA_TOCNT11
 ((
ut32_t
)0x00000800)

	)

7732 
	#DSI_TCCR6_BTA_TOCNT12
 ((
ut32_t
)0x00001000)

	)

7733 
	#DSI_TCCR6_BTA_TOCNT13
 ((
ut32_t
)0x00002000)

	)

7734 
	#DSI_TCCR6_BTA_TOCNT14
 ((
ut32_t
)0x00004000)

	)

7735 
	#DSI_TCCR6_BTA_TOCNT15
 ((
ut32_t
)0x00008000)

	)

7738 
	#DSI_TDCR_3DM
 ((
ut32_t
)0x00000003

	)

7739 
	#DSI_TDCR_3DM0
 ((
ut32_t
)0x00000001)

	)

7740 
	#DSI_TDCR_3DM1
 ((
ut32_t
)0x00000002)

	)

7742 
	#DSI_TDCR_3DF
 ((
ut32_t
)0x0000000C

	)

7743 
	#DSI_TDCR_3DF0
 ((
ut32_t
)0x00000004)

	)

7744 
	#DSI_TDCR_3DF1
 ((
ut32_t
)0x00000008)

	)

7746 
	#DSI_TDCR_SVS
 ((
ut32_t
)0x00000010

	)

7747 
	#DSI_TDCR_RF
 ((
ut32_t
)0x00000020

	)

7748 
	#DSI_TDCR_S3DC
 ((
ut32_t
)0x00010000

	)

7751 
	#DSI_CLCR_DPCC
 ((
ut32_t
)0x00000001

	)

7752 
	#DSI_CLCR_ACR
 ((
ut32_t
)0x00000002

	)

7755 
	#DSI_CLTCR_LP2HS_TIME
 ((
ut32_t
)0x000003FF

	)

7756 
	#DSI_CLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00000001)

	)

7757 
	#DSI_CLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00000002)

	)

7758 
	#DSI_CLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00000004)

	)

7759 
	#DSI_CLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00000008)

	)

7760 
	#DSI_CLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00000010)

	)

7761 
	#DSI_CLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00000020)

	)

7762 
	#DSI_CLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00000040)

	)

7763 
	#DSI_CLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00000080)

	)

7764 
	#DSI_CLTCR_LP2HS_TIME8
 ((
ut32_t
)0x00000100)

	)

7765 
	#DSI_CLTCR_LP2HS_TIME9
 ((
ut32_t
)0x00000200)

	)

7767 
	#DSI_CLTCR_HS2LP_TIME
 ((
ut32_t
)0x03FF0000

	)

7768 
	#DSI_CLTCR_HS2LP_TIME0
 ((
ut32_t
)0x00010000)

	)

7769 
	#DSI_CLTCR_HS2LP_TIME1
 ((
ut32_t
)0x00020000)

	)

7770 
	#DSI_CLTCR_HS2LP_TIME2
 ((
ut32_t
)0x00040000)

	)

7771 
	#DSI_CLTCR_HS2LP_TIME3
 ((
ut32_t
)0x00080000)

	)

7772 
	#DSI_CLTCR_HS2LP_TIME4
 ((
ut32_t
)0x00100000)

	)

7773 
	#DSI_CLTCR_HS2LP_TIME5
 ((
ut32_t
)0x00200000)

	)

7774 
	#DSI_CLTCR_HS2LP_TIME6
 ((
ut32_t
)0x00400000)

	)

7775 
	#DSI_CLTCR_HS2LP_TIME7
 ((
ut32_t
)0x00800000)

	)

7776 
	#DSI_CLTCR_HS2LP_TIME8
 ((
ut32_t
)0x01000000)

	)

7777 
	#DSI_CLTCR_HS2LP_TIME9
 ((
ut32_t
)0x02000000)

	)

7780 
	#DSI_DLTCR_MRD_TIME
 ((
ut32_t
)0x00007FFF

	)

7781 
	#DSI_DLTCR_MRD_TIME0
 ((
ut32_t
)0x00000001)

	)

7782 
	#DSI_DLTCR_MRD_TIME1
 ((
ut32_t
)0x00000002)

	)

7783 
	#DSI_DLTCR_MRD_TIME2
 ((
ut32_t
)0x00000004)

	)

7784 
	#DSI_DLTCR_MRD_TIME3
 ((
ut32_t
)0x00000008)

	)

7785 
	#DSI_DLTCR_MRD_TIME4
 ((
ut32_t
)0x00000010)

	)

7786 
	#DSI_DLTCR_MRD_TIME5
 ((
ut32_t
)0x00000020)

	)

7787 
	#DSI_DLTCR_MRD_TIME6
 ((
ut32_t
)0x00000040)

	)

7788 
	#DSI_DLTCR_MRD_TIME7
 ((
ut32_t
)0x00000080)

	)

7789 
	#DSI_DLTCR_MRD_TIME8
 ((
ut32_t
)0x00000100)

	)

7790 
	#DSI_DLTCR_MRD_TIME9
 ((
ut32_t
)0x00000200)

	)

7791 
	#DSI_DLTCR_MRD_TIME10
 ((
ut32_t
)0x00000400)

	)

7792 
	#DSI_DLTCR_MRD_TIME11
 ((
ut32_t
)0x00000800)

	)

7793 
	#DSI_DLTCR_MRD_TIME12
 ((
ut32_t
)0x00001000)

	)

7794 
	#DSI_DLTCR_MRD_TIME13
 ((
ut32_t
)0x00002000)

	)

7795 
	#DSI_DLTCR_MRD_TIME14
 ((
ut32_t
)0x00004000)

	)

7797 
	#DSI_DLTCR_LP2HS_TIME
 ((
ut32_t
)0x00FF0000

	)

7798 
	#DSI_DLTCR_LP2HS_TIME0
 ((
ut32_t
)0x00010000)

	)

7799 
	#DSI_DLTCR_LP2HS_TIME1
 ((
ut32_t
)0x00020000)

	)

7800 
	#DSI_DLTCR_LP2HS_TIME2
 ((
ut32_t
)0x00040000)

	)

7801 
	#DSI_DLTCR_LP2HS_TIME3
 ((
ut32_t
)0x00080000)

	)

7802 
	#DSI_DLTCR_LP2HS_TIME4
 ((
ut32_t
)0x00100000)

	)

7803 
	#DSI_DLTCR_LP2HS_TIME5
 ((
ut32_t
)0x00200000)

	)

7804 
	#DSI_DLTCR_LP2HS_TIME6
 ((
ut32_t
)0x00400000)

	)

7805 
	#DSI_DLTCR_LP2HS_TIME7
 ((
ut32_t
)0x00800000)

	)

7807 
	#DSI_DLTCR_HS2LP_TIME
 ((
ut32_t
)0xFF000000

	)

7808 
	#DSI_DLTCR_HS2LP_TIME0
 ((
ut32_t
)0x01000000)

	)

7809 
	#DSI_DLTCR_HS2LP_TIME1
 ((
ut32_t
)0x02000000)

	)

7810 
	#DSI_DLTCR_HS2LP_TIME2
 ((
ut32_t
)0x04000000)

	)

7811 
	#DSI_DLTCR_HS2LP_TIME3
 ((
ut32_t
)0x08000000)

	)

7812 
	#DSI_DLTCR_HS2LP_TIME4
 ((
ut32_t
)0x10000000)

	)

7813 
	#DSI_DLTCR_HS2LP_TIME5
 ((
ut32_t
)0x20000000)

	)

7814 
	#DSI_DLTCR_HS2LP_TIME6
 ((
ut32_t
)0x40000000)

	)

7815 
	#DSI_DLTCR_HS2LP_TIME7
 ((
ut32_t
)0x80000000)

	)

7818 
	#DSI_PCTLR_DEN
 ((
ut32_t
)0x00000002

	)

7819 
	#DSI_PCTLR_CKE
 ((
ut32_t
)0x00000004

	)

7822 
	#DSI_PCONFR_NL
 ((
ut32_t
)0x00000003

	)

7823 
	#DSI_PCONFR_NL0
 ((
ut32_t
)0x00000001)

	)

7824 
	#DSI_PCONFR_NL1
 ((
ut32_t
)0x00000002)

	)

7826 
	#DSI_PCONFR_SW_TIME
 ((
ut32_t
)0x0000FF00

	)

7827 
	#DSI_PCONFR_SW_TIME0
 ((
ut32_t
)0x00000100)

	)

7828 
	#DSI_PCONFR_SW_TIME1
 ((
ut32_t
)0x00000200)

	)

7829 
	#DSI_PCONFR_SW_TIME2
 ((
ut32_t
)0x00000400)

	)

7830 
	#DSI_PCONFR_SW_TIME3
 ((
ut32_t
)0x00000800)

	)

7831 
	#DSI_PCONFR_SW_TIME4
 ((
ut32_t
)0x00001000)

	)

7832 
	#DSI_PCONFR_SW_TIME5
 ((
ut32_t
)0x00002000)

	)

7833 
	#DSI_PCONFR_SW_TIME6
 ((
ut32_t
)0x00004000)

	)

7834 
	#DSI_PCONFR_SW_TIME7
 ((
ut32_t
)0x00008000)

	)

7837 
	#DSI_PUCR_URCL
 ((
ut32_t
)0x00000001

	)

7838 
	#DSI_PUCR_UECL
 ((
ut32_t
)0x00000002

	)

7839 
	#DSI_PUCR_URDL
 ((
ut32_t
)0x00000004

	)

7840 
	#DSI_PUCR_UEDL
 ((
ut32_t
)0x00000008

	)

7843 
	#DSI_PTTCR_TX_TRIG
 ((
ut32_t
)0x0000000F

	)

7844 
	#DSI_PTTCR_TX_TRIG0
 ((
ut32_t
)0x00000001)

	)

7845 
	#DSI_PTTCR_TX_TRIG1
 ((
ut32_t
)0x00000002)

	)

7846 
	#DSI_PTTCR_TX_TRIG2
 ((
ut32_t
)0x00000004)

	)

7847 
	#DSI_PTTCR_TX_TRIG3
 ((
ut32_t
)0x00000008)

	)

7850 
	#DSI_PSR_PD
 ((
ut32_t
)0x00000002

	)

7851 
	#DSI_PSR_PSSC
 ((
ut32_t
)0x00000004

	)

7852 
	#DSI_PSR_UANC
 ((
ut32_t
)0x00000008

	)

7853 
	#DSI_PSR_PSS0
 ((
ut32_t
)0x00000010

	)

7854 
	#DSI_PSR_UAN0
 ((
ut32_t
)0x00000020

	)

7855 
	#DSI_PSR_RUE0
 ((
ut32_t
)0x00000040

	)

7856 
	#DSI_PSR_PSS1
 ((
ut32_t
)0x00000080

	)

7857 
	#DSI_PSR_UAN1
 ((
ut32_t
)0x00000100

	)

7860 
	#DSI_ISR0_AE0
 ((
ut32_t
)0x00000001

	)

7861 
	#DSI_ISR0_AE1
 ((
ut32_t
)0x00000002

	)

7862 
	#DSI_ISR0_AE2
 ((
ut32_t
)0x00000004

	)

7863 
	#DSI_ISR0_AE3
 ((
ut32_t
)0x00000008

	)

7864 
	#DSI_ISR0_AE4
 ((
ut32_t
)0x00000010

	)

7865 
	#DSI_ISR0_AE5
 ((
ut32_t
)0x00000020

	)

7866 
	#DSI_ISR0_AE6
 ((
ut32_t
)0x00000040

	)

7867 
	#DSI_ISR0_AE7
 ((
ut32_t
)0x00000080

	)

7868 
	#DSI_ISR0_AE8
 ((
ut32_t
)0x00000100

	)

7869 
	#DSI_ISR0_AE9
 ((
ut32_t
)0x00000200

	)

7870 
	#DSI_ISR0_AE10
 ((
ut32_t
)0x00000400

	)

7871 
	#DSI_ISR0_AE11
 ((
ut32_t
)0x00000800

	)

7872 
	#DSI_ISR0_AE12
 ((
ut32_t
)0x00001000

	)

7873 
	#DSI_ISR0_AE13
 ((
ut32_t
)0x00002000

	)

7874 
	#DSI_ISR0_AE14
 ((
ut32_t
)0x00004000

	)

7875 
	#DSI_ISR0_AE15
 ((
ut32_t
)0x00008000

	)

7876 
	#DSI_ISR0_PE0
 ((
ut32_t
)0x00010000

	)

7877 
	#DSI_ISR0_PE1
 ((
ut32_t
)0x00020000

	)

7878 
	#DSI_ISR0_PE2
 ((
ut32_t
)0x00040000

	)

7879 
	#DSI_ISR0_PE3
 ((
ut32_t
)0x00080000

	)

7880 
	#DSI_ISR0_PE4
 ((
ut32_t
)0x00100000

	)

7883 
	#DSI_ISR1_TOHSTX
 ((
ut32_t
)0x00000001

	)

7884 
	#DSI_ISR1_TOLPRX
 ((
ut32_t
)0x00000002

	)

7885 
	#DSI_ISR1_ECCSE
 ((
ut32_t
)0x00000004

	)

7886 
	#DSI_ISR1_ECCME
 ((
ut32_t
)0x00000008

	)

7887 
	#DSI_ISR1_CRCE
 ((
ut32_t
)0x00000010

	)

7888 
	#DSI_ISR1_PSE
 ((
ut32_t
)0x00000020

	)

7889 
	#DSI_ISR1_EOTPE
 ((
ut32_t
)0x00000040

	)

7890 
	#DSI_ISR1_LPWRE
 ((
ut32_t
)0x00000080

	)

7891 
	#DSI_ISR1_GCWRE
 ((
ut32_t
)0x00000100

	)

7892 
	#DSI_ISR1_GPWRE
 ((
ut32_t
)0x00000200

	)

7893 
	#DSI_ISR1_GPTXE
 ((
ut32_t
)0x00000400

	)

7894 
	#DSI_ISR1_GPRDE
 ((
ut32_t
)0x00000800

	)

7895 
	#DSI_ISR1_GPRXE
 ((
ut32_t
)0x00001000

	)

7898 
	#DSI_IER0_AE0IE
 ((
ut32_t
)0x00000001

	)

7899 
	#DSI_IER0_AE1IE
 ((
ut32_t
)0x00000002

	)

7900 
	#DSI_IER0_AE2IE
 ((
ut32_t
)0x00000004

	)

7901 
	#DSI_IER0_AE3IE
 ((
ut32_t
)0x00000008

	)

7902 
	#DSI_IER0_AE4IE
 ((
ut32_t
)0x00000010

	)

7903 
	#DSI_IER0_AE5IE
 ((
ut32_t
)0x00000020

	)

7904 
	#DSI_IER0_AE6IE
 ((
ut32_t
)0x00000040

	)

7905 
	#DSI_IER0_AE7IE
 ((
ut32_t
)0x00000080

	)

7906 
	#DSI_IER0_AE8IE
 ((
ut32_t
)0x00000100

	)

7907 
	#DSI_IER0_AE9IE
 ((
ut32_t
)0x00000200

	)

7908 
	#DSI_IER0_AE10IE
 ((
ut32_t
)0x00000400

	)

7909 
	#DSI_IER0_AE11IE
 ((
ut32_t
)0x00000800

	)

7910 
	#DSI_IER0_AE12IE
 ((
ut32_t
)0x00001000

	)

7911 
	#DSI_IER0_AE13IE
 ((
ut32_t
)0x00002000

	)

7912 
	#DSI_IER0_AE14IE
 ((
ut32_t
)0x00004000

	)

7913 
	#DSI_IER0_AE15IE
 ((
ut32_t
)0x00008000

	)

7914 
	#DSI_IER0_PE0IE
 ((
ut32_t
)0x00010000

	)

7915 
	#DSI_IER0_PE1IE
 ((
ut32_t
)0x00020000

	)

7916 
	#DSI_IER0_PE2IE
 ((
ut32_t
)0x00040000

	)

7917 
	#DSI_IER0_PE3IE
 ((
ut32_t
)0x00080000

	)

7918 
	#DSI_IER0_PE4IE
 ((
ut32_t
)0x00100000

	)

7921 
	#DSI_IER1_TOHSTXIE
 ((
ut32_t
)0x00000001

	)

7922 
	#DSI_IER1_TOLPRXIE
 ((
ut32_t
)0x00000002

	)

7923 
	#DSI_IER1_ECCSEIE
 ((
ut32_t
)0x00000004

	)

7924 
	#DSI_IER1_ECCMEIE
 ((
ut32_t
)0x00000008

	)

7925 
	#DSI_IER1_CRCEIE
 ((
ut32_t
)0x00000010

	)

7926 
	#DSI_IER1_PSEIE
 ((
ut32_t
)0x00000020

	)

7927 
	#DSI_IER1_EOTPEIE
 ((
ut32_t
)0x00000040

	)

7928 
	#DSI_IER1_LPWREIE
 ((
ut32_t
)0x00000080

	)

7929 
	#DSI_IER1_GCWREIE
 ((
ut32_t
)0x00000100

	)

7930 
	#DSI_IER1_GPWREIE
 ((
ut32_t
)0x00000200

	)

7931 
	#DSI_IER1_GPTXEIE
 ((
ut32_t
)0x00000400

	)

7932 
	#DSI_IER1_GPRDEIE
 ((
ut32_t
)0x00000800

	)

7933 
	#DSI_IER1_GPRXEIE
 ((
ut32_t
)0x00001000

	)

7936 
	#DSI_FIR0_FAE0
 ((
ut32_t
)0x00000001

	)

7937 
	#DSI_FIR0_FAE1
 ((
ut32_t
)0x00000002

	)

7938 
	#DSI_FIR0_FAE2
 ((
ut32_t
)0x00000004

	)

7939 
	#DSI_FIR0_FAE3
 ((
ut32_t
)0x00000008

	)

7940 
	#DSI_FIR0_FAE4
 ((
ut32_t
)0x00000010

	)

7941 
	#DSI_FIR0_FAE5
 ((
ut32_t
)0x00000020

	)

7942 
	#DSI_FIR0_FAE6
 ((
ut32_t
)0x00000040

	)

7943 
	#DSI_FIR0_FAE7
 ((
ut32_t
)0x00000080

	)

7944 
	#DSI_FIR0_FAE8
 ((
ut32_t
)0x00000100

	)

7945 
	#DSI_FIR0_FAE9
 ((
ut32_t
)0x00000200

	)

7946 
	#DSI_FIR0_FAE10
 ((
ut32_t
)0x00000400

	)

7947 
	#DSI_FIR0_FAE11
 ((
ut32_t
)0x00000800

	)

7948 
	#DSI_FIR0_FAE12
 ((
ut32_t
)0x00001000

	)

7949 
	#DSI_FIR0_FAE13
 ((
ut32_t
)0x00002000

	)

7950 
	#DSI_FIR0_FAE14
 ((
ut32_t
)0x00004000

	)

7951 
	#DSI_FIR0_FAE15
 ((
ut32_t
)0x00008000

	)

7952 
	#DSI_FIR0_FPE0
 ((
ut32_t
)0x00010000

	)

7953 
	#DSI_FIR0_FPE1
 ((
ut32_t
)0x00020000

	)

7954 
	#DSI_FIR0_FPE2
 ((
ut32_t
)0x00040000

	)

7955 
	#DSI_FIR0_FPE3
 ((
ut32_t
)0x00080000

	)

7956 
	#DSI_FIR0_FPE4
 ((
ut32_t
)0x00100000

	)

7959 
	#DSI_FIR1_FTOHSTX
 ((
ut32_t
)0x00000001

	)

7960 
	#DSI_FIR1_FTOLPRX
 ((
ut32_t
)0x00000002

	)

7961 
	#DSI_FIR1_FECCSE
 ((
ut32_t
)0x00000004

	)

7962 
	#DSI_FIR1_FECCME
 ((
ut32_t
)0x00000008

	)

7963 
	#DSI_FIR1_FCRCE
 ((
ut32_t
)0x00000010

	)

7964 
	#DSI_FIR1_FPSE
 ((
ut32_t
)0x00000020

	)

7965 
	#DSI_FIR1_FEOTPE
 ((
ut32_t
)0x00000040

	)

7966 
	#DSI_FIR1_FLPWRE
 ((
ut32_t
)0x00000080

	)

7967 
	#DSI_FIR1_FGCWRE
 ((
ut32_t
)0x00000100

	)

7968 
	#DSI_FIR1_FGPWRE
 ((
ut32_t
)0x00000200

	)

7969 
	#DSI_FIR1_FGPTXE
 ((
ut32_t
)0x00000400

	)

7970 
	#DSI_FIR1_FGPRDE
 ((
ut32_t
)0x00000800

	)

7971 
	#DSI_FIR1_FGPRXE
 ((
ut32_t
)0x00001000

	)

7974 
	#DSI_VSCR_EN
 ((
ut32_t
)0x00000001

	)

7975 
	#DSI_VSCR_UR
 ((
ut32_t
)0x00000100

	)

7978 
	#DSI_LCVCIDR_VCID
 ((
ut32_t
)0x00000003

	)

7979 
	#DSI_LCVCIDR_VCID0
 ((
ut32_t
)0x00000001)

	)

7980 
	#DSI_LCVCIDR_VCID1
 ((
ut32_t
)0x00000002)

	)

7983 
	#DSI_LCCCR_COLC
 ((
ut32_t
)0x0000000F

	)

7984 
	#DSI_LCCCR_COLC0
 ((
ut32_t
)0x00000001)

	)

7985 
	#DSI_LCCCR_COLC1
 ((
ut32_t
)0x00000002)

	)

7986 
	#DSI_LCCCR_COLC2
 ((
ut32_t
)0x00000004)

	)

7987 
	#DSI_LCCCR_COLC3
 ((
ut32_t
)0x00000008)

	)

7989 
	#DSI_LCCCR_LPE
 ((
ut32_t
)0x00000100

	)

7992 
	#DSI_LPMCCR_VLPSIZE
 ((
ut32_t
)0x000000FF

	)

7993 
	#DSI_LPMCCR_VLPSIZE0
 ((
ut32_t
)0x00000001)

	)

7994 
	#DSI_LPMCCR_VLPSIZE1
 ((
ut32_t
)0x00000002)

	)

7995 
	#DSI_LPMCCR_VLPSIZE2
 ((
ut32_t
)0x00000004)

	)

7996 
	#DSI_LPMCCR_VLPSIZE3
 ((
ut32_t
)0x00000008)

	)

7997 
	#DSI_LPMCCR_VLPSIZE4
 ((
ut32_t
)0x00000010)

	)

7998 
	#DSI_LPMCCR_VLPSIZE5
 ((
ut32_t
)0x00000020)

	)

7999 
	#DSI_LPMCCR_VLPSIZE6
 ((
ut32_t
)0x00000040)

	)

8000 
	#DSI_LPMCCR_VLPSIZE7
 ((
ut32_t
)0x00000080)

	)

8002 
	#DSI_LPMCCR_LPSIZE
 ((
ut32_t
)0x00FF0000

	)

8003 
	#DSI_LPMCCR_LPSIZE0
 ((
ut32_t
)0x00010000)

	)

8004 
	#DSI_LPMCCR_LPSIZE1
 ((
ut32_t
)0x00020000)

	)

8005 
	#DSI_LPMCCR_LPSIZE2
 ((
ut32_t
)0x00040000)

	)

8006 
	#DSI_LPMCCR_LPSIZE3
 ((
ut32_t
)0x00080000)

	)

8007 
	#DSI_LPMCCR_LPSIZE4
 ((
ut32_t
)0x00100000)

	)

8008 
	#DSI_LPMCCR_LPSIZE5
 ((
ut32_t
)0x00200000)

	)

8009 
	#DSI_LPMCCR_LPSIZE6
 ((
ut32_t
)0x00400000)

	)

8010 
	#DSI_LPMCCR_LPSIZE7
 ((
ut32_t
)0x00800000)

	)

8013 
	#DSI_VMCCR_VMT
 ((
ut32_t
)0x00000003

	)

8014 
	#DSI_VMCCR_VMT0
 ((
ut32_t
)0x00000001)

	)

8015 
	#DSI_VMCCR_VMT1
 ((
ut32_t
)0x00000002)

	)

8017 
	#DSI_VMCCR_LPVSAE
 ((
ut32_t
)0x00000100

	)

8018 
	#DSI_VMCCR_LPVBPE
 ((
ut32_t
)0x00000200

	)

8019 
	#DSI_VMCCR_LPVFPE
 ((
ut32_t
)0x00000400

	)

8020 
	#DSI_VMCCR_LPVAE
 ((
ut32_t
)0x00000800

	)

8021 
	#DSI_VMCCR_LPHBPE
 ((
ut32_t
)0x00001000

	)

8022 
	#DSI_VMCCR_LPHFE
 ((
ut32_t
)0x00002000

	)

8023 
	#DSI_VMCCR_FBTAAE
 ((
ut32_t
)0x00004000

	)

8024 
	#DSI_VMCCR_LPCE
 ((
ut32_t
)0x00008000

	)

8027 
	#DSI_VPCCR_VPSIZE
 ((
ut32_t
)0x00003FFF

	)

8028 
	#DSI_VPCCR_VPSIZE0
 ((
ut32_t
)0x00000001)

	)

8029 
	#DSI_VPCCR_VPSIZE1
 ((
ut32_t
)0x00000002)

	)

8030 
	#DSI_VPCCR_VPSIZE2
 ((
ut32_t
)0x00000004)

	)

8031 
	#DSI_VPCCR_VPSIZE3
 ((
ut32_t
)0x00000008)

	)

8032 
	#DSI_VPCCR_VPSIZE4
 ((
ut32_t
)0x00000010)

	)

8033 
	#DSI_VPCCR_VPSIZE5
 ((
ut32_t
)0x00000020)

	)

8034 
	#DSI_VPCCR_VPSIZE6
 ((
ut32_t
)0x00000040)

	)

8035 
	#DSI_VPCCR_VPSIZE7
 ((
ut32_t
)0x00000080)

	)

8036 
	#DSI_VPCCR_VPSIZE8
 ((
ut32_t
)0x00000100)

	)

8037 
	#DSI_VPCCR_VPSIZE9
 ((
ut32_t
)0x00000200)

	)

8038 
	#DSI_VPCCR_VPSIZE10
 ((
ut32_t
)0x00000400)

	)

8039 
	#DSI_VPCCR_VPSIZE11
 ((
ut32_t
)0x00000800)

	)

8040 
	#DSI_VPCCR_VPSIZE12
 ((
ut32_t
)0x00001000)

	)

8041 
	#DSI_VPCCR_VPSIZE13
 ((
ut32_t
)0x00002000)

	)

8044 
	#DSI_VCCCR_NUMC
 ((
ut32_t
)0x00001FFF

	)

8045 
	#DSI_VCCCR_NUMC0
 ((
ut32_t
)0x00000001)

	)

8046 
	#DSI_VCCCR_NUMC1
 ((
ut32_t
)0x00000002)

	)

8047 
	#DSI_VCCCR_NUMC2
 ((
ut32_t
)0x00000004)

	)

8048 
	#DSI_VCCCR_NUMC3
 ((
ut32_t
)0x00000008)

	)

8049 
	#DSI_VCCCR_NUMC4
 ((
ut32_t
)0x00000010)

	)

8050 
	#DSI_VCCCR_NUMC5
 ((
ut32_t
)0x00000020)

	)

8051 
	#DSI_VCCCR_NUMC6
 ((
ut32_t
)0x00000040)

	)

8052 
	#DSI_VCCCR_NUMC7
 ((
ut32_t
)0x00000080)

	)

8053 
	#DSI_VCCCR_NUMC8
 ((
ut32_t
)0x00000100)

	)

8054 
	#DSI_VCCCR_NUMC9
 ((
ut32_t
)0x00000200)

	)

8055 
	#DSI_VCCCR_NUMC10
 ((
ut32_t
)0x00000400)

	)

8056 
	#DSI_VCCCR_NUMC11
 ((
ut32_t
)0x00000800)

	)

8057 
	#DSI_VCCCR_NUMC12
 ((
ut32_t
)0x00001000)

	)

8060 
	#DSI_VNPCCR_NPSIZE
 ((
ut32_t
)0x00001FFF

	)

8061 
	#DSI_VNPCCR_NPSIZE0
 ((
ut32_t
)0x00000001)

	)

8062 
	#DSI_VNPCCR_NPSIZE1
 ((
ut32_t
)0x00000002)

	)

8063 
	#DSI_VNPCCR_NPSIZE2
 ((
ut32_t
)0x00000004)

	)

8064 
	#DSI_VNPCCR_NPSIZE3
 ((
ut32_t
)0x00000008)

	)

8065 
	#DSI_VNPCCR_NPSIZE4
 ((
ut32_t
)0x00000010)

	)

8066 
	#DSI_VNPCCR_NPSIZE5
 ((
ut32_t
)0x00000020)

	)

8067 
	#DSI_VNPCCR_NPSIZE6
 ((
ut32_t
)0x00000040)

	)

8068 
	#DSI_VNPCCR_NPSIZE7
 ((
ut32_t
)0x00000080)

	)

8069 
	#DSI_VNPCCR_NPSIZE8
 ((
ut32_t
)0x00000100)

	)

8070 
	#DSI_VNPCCR_NPSIZE9
 ((
ut32_t
)0x00000200)

	)

8071 
	#DSI_VNPCCR_NPSIZE10
 ((
ut32_t
)0x00000400)

	)

8072 
	#DSI_VNPCCR_NPSIZE11
 ((
ut32_t
)0x00000800)

	)

8073 
	#DSI_VNPCCR_NPSIZE12
 ((
ut32_t
)0x00001000)

	)

8076 
	#DSI_VHSACCR_HSA
 ((
ut32_t
)0x00000FFF

	)

8077 
	#DSI_VHSACCR_HSA0
 ((
ut32_t
)0x00000001)

	)

8078 
	#DSI_VHSACCR_HSA1
 ((
ut32_t
)0x00000002)

	)

8079 
	#DSI_VHSACCR_HSA2
 ((
ut32_t
)0x00000004)

	)

8080 
	#DSI_VHSACCR_HSA3
 ((
ut32_t
)0x00000008)

	)

8081 
	#DSI_VHSACCR_HSA4
 ((
ut32_t
)0x00000010)

	)

8082 
	#DSI_VHSACCR_HSA5
 ((
ut32_t
)0x00000020)

	)

8083 
	#DSI_VHSACCR_HSA6
 ((
ut32_t
)0x00000040)

	)

8084 
	#DSI_VHSACCR_HSA7
 ((
ut32_t
)0x00000080)

	)

8085 
	#DSI_VHSACCR_HSA8
 ((
ut32_t
)0x00000100)

	)

8086 
	#DSI_VHSACCR_HSA9
 ((
ut32_t
)0x00000200)

	)

8087 
	#DSI_VHSACCR_HSA10
 ((
ut32_t
)0x00000400)

	)

8088 
	#DSI_VHSACCR_HSA11
 ((
ut32_t
)0x00000800)

	)

8091 
	#DSI_VHBPCCR_HBP
 ((
ut32_t
)0x00000FFF

	)

8092 
	#DSI_VHBPCCR_HBP0
 ((
ut32_t
)0x00000001)

	)

8093 
	#DSI_VHBPCCR_HBP1
 ((
ut32_t
)0x00000002)

	)

8094 
	#DSI_VHBPCCR_HBP2
 ((
ut32_t
)0x00000004)

	)

8095 
	#DSI_VHBPCCR_HBP3
 ((
ut32_t
)0x00000008)

	)

8096 
	#DSI_VHBPCCR_HBP4
 ((
ut32_t
)0x00000010)

	)

8097 
	#DSI_VHBPCCR_HBP5
 ((
ut32_t
)0x00000020)

	)

8098 
	#DSI_VHBPCCR_HBP6
 ((
ut32_t
)0x00000040)

	)

8099 
	#DSI_VHBPCCR_HBP7
 ((
ut32_t
)0x00000080)

	)

8100 
	#DSI_VHBPCCR_HBP8
 ((
ut32_t
)0x00000100)

	)

8101 
	#DSI_VHBPCCR_HBP9
 ((
ut32_t
)0x00000200)

	)

8102 
	#DSI_VHBPCCR_HBP10
 ((
ut32_t
)0x00000400)

	)

8103 
	#DSI_VHBPCCR_HBP11
 ((
ut32_t
)0x00000800)

	)

8106 
	#DSI_VLCCR_HLINE
 ((
ut32_t
)0x00007FFF

	)

8107 
	#DSI_VLCCR_HLINE0
 ((
ut32_t
)0x00000001)

	)

8108 
	#DSI_VLCCR_HLINE1
 ((
ut32_t
)0x00000002)

	)

8109 
	#DSI_VLCCR_HLINE2
 ((
ut32_t
)0x00000004)

	)

8110 
	#DSI_VLCCR_HLINE3
 ((
ut32_t
)0x00000008)

	)

8111 
	#DSI_VLCCR_HLINE4
 ((
ut32_t
)0x00000010)

	)

8112 
	#DSI_VLCCR_HLINE5
 ((
ut32_t
)0x00000020)

	)

8113 
	#DSI_VLCCR_HLINE6
 ((
ut32_t
)0x00000040)

	)

8114 
	#DSI_VLCCR_HLINE7
 ((
ut32_t
)0x00000080)

	)

8115 
	#DSI_VLCCR_HLINE8
 ((
ut32_t
)0x00000100)

	)

8116 
	#DSI_VLCCR_HLINE9
 ((
ut32_t
)0x00000200)

	)

8117 
	#DSI_VLCCR_HLINE10
 ((
ut32_t
)0x00000400)

	)

8118 
	#DSI_VLCCR_HLINE11
 ((
ut32_t
)0x00000800)

	)

8119 
	#DSI_VLCCR_HLINE12
 ((
ut32_t
)0x00001000)

	)

8120 
	#DSI_VLCCR_HLINE13
 ((
ut32_t
)0x00002000)

	)

8121 
	#DSI_VLCCR_HLINE14
 ((
ut32_t
)0x00004000)

	)

8124 
	#DSI_VVSACCR_VSA
 ((
ut32_t
)0x000003FF

	)

8125 
	#DSI_VVSACCR_VSA0
 ((
ut32_t
)0x00000001)

	)

8126 
	#DSI_VVSACCR_VSA1
 ((
ut32_t
)0x00000002)

	)

8127 
	#DSI_VVSACCR_VSA2
 ((
ut32_t
)0x00000004)

	)

8128 
	#DSI_VVSACCR_VSA3
 ((
ut32_t
)0x00000008)

	)

8129 
	#DSI_VVSACCR_VSA4
 ((
ut32_t
)0x00000010)

	)

8130 
	#DSI_VVSACCR_VSA5
 ((
ut32_t
)0x00000020)

	)

8131 
	#DSI_VVSACCR_VSA6
 ((
ut32_t
)0x00000040)

	)

8132 
	#DSI_VVSACCR_VSA7
 ((
ut32_t
)0x00000080)

	)

8133 
	#DSI_VVSACCR_VSA8
 ((
ut32_t
)0x00000100)

	)

8134 
	#DSI_VVSACCR_VSA9
 ((
ut32_t
)0x00000200)

	)

8137 
	#DSI_VVBPCCR_VBP
 ((
ut32_t
)0x000003FF

	)

8138 
	#DSI_VVBPCCR_VBP0
 ((
ut32_t
)0x00000001)

	)

8139 
	#DSI_VVBPCCR_VBP1
 ((
ut32_t
)0x00000002)

	)

8140 
	#DSI_VVBPCCR_VBP2
 ((
ut32_t
)0x00000004)

	)

8141 
	#DSI_VVBPCCR_VBP3
 ((
ut32_t
)0x00000008)

	)

8142 
	#DSI_VVBPCCR_VBP4
 ((
ut32_t
)0x00000010)

	)

8143 
	#DSI_VVBPCCR_VBP5
 ((
ut32_t
)0x00000020)

	)

8144 
	#DSI_VVBPCCR_VBP6
 ((
ut32_t
)0x00000040)

	)

8145 
	#DSI_VVBPCCR_VBP7
 ((
ut32_t
)0x00000080)

	)

8146 
	#DSI_VVBPCCR_VBP8
 ((
ut32_t
)0x00000100)

	)

8147 
	#DSI_VVBPCCR_VBP9
 ((
ut32_t
)0x00000200)

	)

8150 
	#DSI_VVFPCCR_VFP
 ((
ut32_t
)0x000003FF

	)

8151 
	#DSI_VVFPCCR_VFP0
 ((
ut32_t
)0x00000001)

	)

8152 
	#DSI_VVFPCCR_VFP1
 ((
ut32_t
)0x00000002)

	)

8153 
	#DSI_VVFPCCR_VFP2
 ((
ut32_t
)0x00000004)

	)

8154 
	#DSI_VVFPCCR_VFP3
 ((
ut32_t
)0x00000008)

	)

8155 
	#DSI_VVFPCCR_VFP4
 ((
ut32_t
)0x00000010)

	)

8156 
	#DSI_VVFPCCR_VFP5
 ((
ut32_t
)0x00000020)

	)

8157 
	#DSI_VVFPCCR_VFP6
 ((
ut32_t
)0x00000040)

	)

8158 
	#DSI_VVFPCCR_VFP7
 ((
ut32_t
)0x00000080)

	)

8159 
	#DSI_VVFPCCR_VFP8
 ((
ut32_t
)0x00000100)

	)

8160 
	#DSI_VVFPCCR_VFP9
 ((
ut32_t
)0x00000200)

	)

8163 
	#DSI_VVACCR_VA
 ((
ut32_t
)0x00003FFF

	)

8164 
	#DSI_VVACCR_VA0
 ((
ut32_t
)0x00000001)

	)

8165 
	#DSI_VVACCR_VA1
 ((
ut32_t
)0x00000002)

	)

8166 
	#DSI_VVACCR_VA2
 ((
ut32_t
)0x00000004)

	)

8167 
	#DSI_VVACCR_VA3
 ((
ut32_t
)0x00000008)

	)

8168 
	#DSI_VVACCR_VA4
 ((
ut32_t
)0x00000010)

	)

8169 
	#DSI_VVACCR_VA5
 ((
ut32_t
)0x00000020)

	)

8170 
	#DSI_VVACCR_VA6
 ((
ut32_t
)0x00000040)

	)

8171 
	#DSI_VVACCR_VA7
 ((
ut32_t
)0x00000080)

	)

8172 
	#DSI_VVACCR_VA8
 ((
ut32_t
)0x00000100)

	)

8173 
	#DSI_VVACCR_VA9
 ((
ut32_t
)0x00000200)

	)

8174 
	#DSI_VVACCR_VA10
 ((
ut32_t
)0x00000400)

	)

8175 
	#DSI_VVACCR_VA11
 ((
ut32_t
)0x00000800)

	)

8176 
	#DSI_VVACCR_VA12
 ((
ut32_t
)0x00001000)

	)

8177 
	#DSI_VVACCR_VA13
 ((
ut32_t
)0x00002000)

	)

8180 
	#DSI_TDCCR_3DM
 ((
ut32_t
)0x00000003

	)

8181 
	#DSI_TDCCR_3DM0
 ((
ut32_t
)0x00000001)

	)

8182 
	#DSI_TDCCR_3DM1
 ((
ut32_t
)0x00000002)

	)

8184 
	#DSI_TDCCR_3DF
 ((
ut32_t
)0x0000000C

	)

8185 
	#DSI_TDCCR_3DF0
 ((
ut32_t
)0x00000004)

	)

8186 
	#DSI_TDCCR_3DF1
 ((
ut32_t
)0x00000008)

	)

8188 
	#DSI_TDCCR_SVS
 ((
ut32_t
)0x00000010

	)

8189 
	#DSI_TDCCR_RF
 ((
ut32_t
)0x00000020

	)

8190 
	#DSI_TDCCR_S3DC
 ((
ut32_t
)0x00010000

	)

8193 
	#DSI_WCFGR_DSIM
 ((
ut32_t
)0x00000001

	)

8194 
	#DSI_WCFGR_COLMUX
 ((
ut32_t
)0x0000000E

	)

8195 
	#DSI_WCFGR_COLMUX0
 ((
ut32_t
)0x00000002)

	)

8196 
	#DSI_WCFGR_COLMUX1
 ((
ut32_t
)0x00000004)

	)

8197 
	#DSI_WCFGR_COLMUX2
 ((
ut32_t
)0x00000008)

	)

8199 
	#DSI_WCFGR_TESRC
 ((
ut32_t
)0x00000010

	)

8200 
	#DSI_WCFGR_TEPOL
 ((
ut32_t
)0x00000020

	)

8201 
	#DSI_WCFGR_AR
 ((
ut32_t
)0x00000040

	)

8202 
	#DSI_WCFGR_VSPOL
 ((
ut32_t
)0x00000080

	)

8205 
	#DSI_WCR_COLM
 ((
ut32_t
)0x00000001

	)

8206 
	#DSI_WCR_SHTDN
 ((
ut32_t
)0x00000002

	)

8207 
	#DSI_WCR_LTDCEN
 ((
ut32_t
)0x00000004

	)

8208 
	#DSI_WCR_DSIEN
 ((
ut32_t
)0x00000008

	)

8211 
	#DSI_WIER_TEIE
 ((
ut32_t
)0x00000001

	)

8212 
	#DSI_WIER_ERIE
 ((
ut32_t
)0x00000002

	)

8213 
	#DSI_WIER_PLLLIE
 ((
ut32_t
)0x00000200

	)

8214 
	#DSI_WIER_PLLUIE
 ((
ut32_t
)0x00000400

	)

8215 
	#DSI_WIER_RRIE
 ((
ut32_t
)0x00002000

	)

8218 
	#DSI_WISR_TEIF
 ((
ut32_t
)0x00000001

	)

8219 
	#DSI_WISR_ERIF
 ((
ut32_t
)0x00000002

	)

8220 
	#DSI_WISR_BUSY
 ((
ut32_t
)0x00000004

	)

8221 
	#DSI_WISR_PLLLS
 ((
ut32_t
)0x00000100

	)

8222 
	#DSI_WISR_PLLLIF
 ((
ut32_t
)0x00000200

	)

8223 
	#DSI_WISR_PLLUIF
 ((
ut32_t
)0x00000400

	)

8224 
	#DSI_WISR_RRS
 ((
ut32_t
)0x00001000

	)

8225 
	#DSI_WISR_RRIF
 ((
ut32_t
)0x00002000

	)

8228 
	#DSI_WIFCR_CTEIF
 ((
ut32_t
)0x00000001

	)

8229 
	#DSI_WIFCR_CERIF
 ((
ut32_t
)0x00000002

	)

8230 
	#DSI_WIFCR_CPLLLIF
 ((
ut32_t
)0x00000200

	)

8231 
	#DSI_WIFCR_CPLLUIF
 ((
ut32_t
)0x00000400

	)

8232 
	#DSI_WIFCR_CRRIF
 ((
ut32_t
)0x00002000

	)

8235 
	#DSI_WPCR1_UIX4
 ((
ut32_t
)0x0000003F

	)

8236 
	#DSI_WPCR1_UIX4_0
 ((
ut32_t
)0x00000001)

	)

8237 
	#DSI_WPCR1_UIX4_1
 ((
ut32_t
)0x00000002)

	)

8238 
	#DSI_WPCR1_UIX4_2
 ((
ut32_t
)0x00000004)

	)

8239 
	#DSI_WPCR1_UIX4_3
 ((
ut32_t
)0x00000008)

	)

8240 
	#DSI_WPCR1_UIX4_4
 ((
ut32_t
)0x00000010)

	)

8241 
	#DSI_WPCR1_UIX4_5
 ((
ut32_t
)0x00000020)

	)

8243 
	#DSI_WPCR1_SWCL
 ((
ut32_t
)0x00000040

	)

8244 
	#DSI_WPCR1_SWDL0
 ((
ut32_t
)0x00000080

	)

8245 
	#DSI_WPCR1_SWDL1
 ((
ut32_t
)0x00000100

	)

8246 
	#DSI_WPCR1_HSICL
 ((
ut32_t
)0x00000200

	)

8247 
	#DSI_WPCR1_HSIDL0
 ((
ut32_t
)0x00000400

	)

8248 
	#DSI_WPCR1_HSIDL1
 ((
ut32_t
)0x00000800

	)

8249 
	#DSI_WPCR1_FTXSMCL
 ((
ut32_t
)0x00001000

	)

8250 
	#DSI_WPCR1_FTXSMDL
 ((
ut32_t
)0x00002000

	)

8251 
	#DSI_WPCR1_CDOFFDL
 ((
ut32_t
)0x00004000

	)

8252 
	#DSI_WPCR1_TDDL
 ((
ut32_t
)0x00010000

	)

8253 
	#DSI_WPCR1_PDEN
 ((
ut32_t
)0x00040000

	)

8254 
	#DSI_WPCR1_TCLKPREPEN
 ((
ut32_t
)0x00080000

	)

8255 
	#DSI_WPCR1_TCLKZEROEN
 ((
ut32_t
)0x00100000

	)

8256 
	#DSI_WPCR1_THSPREPEN
 ((
ut32_t
)0x00200000

	)

8257 
	#DSI_WPCR1_THSTRAILEN
 ((
ut32_t
)0x00400000

	)

8258 
	#DSI_WPCR1_THSZEROEN
 ((
ut32_t
)0x00800000

	)

8259 
	#DSI_WPCR1_TLPXDEN
 ((
ut32_t
)0x01000000

	)

8260 
	#DSI_WPCR1_THSEXITEN
 ((
ut32_t
)0x02000000

	)

8261 
	#DSI_WPCR1_TLPXCEN
 ((
ut32_t
)0x04000000

	)

8262 
	#DSI_WPCR1_TCLKPOSTEN
 ((
ut32_t
)0x08000000

	)

8265 
	#DSI_WPCR2_HSTXDCL
 ((
ut32_t
)0x00000003

	)

8266 
	#DSI_WPCR2_HSTXDCL0
 ((
ut32_t
)0x00000001)

	)

8267 
	#DSI_WPCR2_HSTXDCL1
 ((
ut32_t
)0x00000002)

	)

8269 
	#DSI_WPCR2_HSTXDDL
 ((
ut32_t
)0x0000000C

	)

8270 
	#DSI_WPCR2_HSTXDDL0
 ((
ut32_t
)0x00000004)

	)

8271 
	#DSI_WPCR2_HSTXDDL1
 ((
ut32_t
)0x00000008)

	)

8273 
	#DSI_WPCR2_LPSRCCL
 ((
ut32_t
)0x000000C0

	)

8274 
	#DSI_WPCR2_LPSRCCL0
 ((
ut32_t
)0x00000040)

	)

8275 
	#DSI_WPCR2_LPSRCCL1
 ((
ut32_t
)0x00000080)

	)

8277 
	#DSI_WPCR2_LPSRCDL
 ((
ut32_t
)0x00000300

	)

8278 
	#DSI_WPCR2_LPSRCDL0
 ((
ut32_t
)0x00000100)

	)

8279 
	#DSI_WPCR2_LPSRCDL1
 ((
ut32_t
)0x00000200)

	)

8281 
	#DSI_WPCR2_SDDC
 ((
ut32_t
)0x00001000

	)

8283 
	#DSI_WPCR2_LPRXVCDL
 ((
ut32_t
)0x0000C000

	)

8284 
	#DSI_WPCR2_LPRXVCDL0
 ((
ut32_t
)0x00004000)

	)

8285 
	#DSI_WPCR2_LPRXVCDL1
 ((
ut32_t
)0x00008000)

	)

8287 
	#DSI_WPCR2_HSTXSRCCL
 ((
ut32_t
)0x00030000

	)

8288 
	#DSI_WPCR2_HSTXSRCCL0
 ((
ut32_t
)0x00010000)

	)

8289 
	#DSI_WPCR2_HSTXSRCCL1
 ((
ut32_t
)0x00020000)

	)

8291 
	#DSI_WPCR2_HSTXSRCDL
 ((
ut32_t
)0x000C0000

	)

8292 
	#DSI_WPCR2_HSTXSRCDL0
 ((
ut32_t
)0x00040000)

	)

8293 
	#DSI_WPCR2_HSTXSRCDL1
 ((
ut32_t
)0x00080000)

	)

8295 
	#DSI_WPCR2_FLPRXLPM
 ((
ut32_t
)0x00400000

	)

8297 
	#DSI_WPCR2_LPRXFT
 ((
ut32_t
)0x06000000

	)

8298 
	#DSI_WPCR2_LPRXFT0
 ((
ut32_t
)0x02000000)

	)

8299 
	#DSI_WPCR2_LPRXFT1
 ((
ut32_t
)0x04000000)

	)

8302 
	#DSI_WPCR3_TCLKPREP
 ((
ut32_t
)0x000000FF

	)

8303 
	#DSI_WPCR3_TCLKPREP0
 ((
ut32_t
)0x00000001)

	)

8304 
	#DSI_WPCR3_TCLKPREP1
 ((
ut32_t
)0x00000002)

	)

8305 
	#DSI_WPCR3_TCLKPREP2
 ((
ut32_t
)0x00000004)

	)

8306 
	#DSI_WPCR3_TCLKPREP3
 ((
ut32_t
)0x00000008)

	)

8307 
	#DSI_WPCR3_TCLKPREP4
 ((
ut32_t
)0x00000010)

	)

8308 
	#DSI_WPCR3_TCLKPREP5
 ((
ut32_t
)0x00000020)

	)

8309 
	#DSI_WPCR3_TCLKPREP6
 ((
ut32_t
)0x00000040)

	)

8310 
	#DSI_WPCR3_TCLKPREP7
 ((
ut32_t
)0x00000080)

	)

8312 
	#DSI_WPCR3_TCLKZERO
 ((
ut32_t
)0x0000FF00

	)

8313 
	#DSI_WPCR3_TCLKZERO0
 ((
ut32_t
)0x00000100)

	)

8314 
	#DSI_WPCR3_TCLKZERO1
 ((
ut32_t
)0x00000200)

	)

8315 
	#DSI_WPCR3_TCLKZERO2
 ((
ut32_t
)0x00000400)

	)

8316 
	#DSI_WPCR3_TCLKZERO3
 ((
ut32_t
)0x00000800)

	)

8317 
	#DSI_WPCR3_TCLKZERO4
 ((
ut32_t
)0x00001000)

	)

8318 
	#DSI_WPCR3_TCLKZERO5
 ((
ut32_t
)0x00002000)

	)

8319 
	#DSI_WPCR3_TCLKZERO6
 ((
ut32_t
)0x00004000)

	)

8320 
	#DSI_WPCR3_TCLKZERO7
 ((
ut32_t
)0x00008000)

	)

8322 
	#DSI_WPCR3_THSPREP
 ((
ut32_t
)0x00FF0000

	)

8323 
	#DSI_WPCR3_THSPREP0
 ((
ut32_t
)0x00010000)

	)

8324 
	#DSI_WPCR3_THSPREP1
 ((
ut32_t
)0x00020000)

	)

8325 
	#DSI_WPCR3_THSPREP2
 ((
ut32_t
)0x00040000)

	)

8326 
	#DSI_WPCR3_THSPREP3
 ((
ut32_t
)0x00080000)

	)

8327 
	#DSI_WPCR3_THSPREP4
 ((
ut32_t
)0x00100000)

	)

8328 
	#DSI_WPCR3_THSPREP5
 ((
ut32_t
)0x00200000)

	)

8329 
	#DSI_WPCR3_THSPREP6
 ((
ut32_t
)0x00400000)

	)

8330 
	#DSI_WPCR3_THSPREP7
 ((
ut32_t
)0x00800000)

	)

8332 
	#DSI_WPCR3_THSTRAIL
 ((
ut32_t
)0xFF000000

	)

8333 
	#DSI_WPCR3_THSTRAIL0
 ((
ut32_t
)0x01000000)

	)

8334 
	#DSI_WPCR3_THSTRAIL1
 ((
ut32_t
)0x02000000)

	)

8335 
	#DSI_WPCR3_THSTRAIL2
 ((
ut32_t
)0x04000000)

	)

8336 
	#DSI_WPCR3_THSTRAIL3
 ((
ut32_t
)0x08000000)

	)

8337 
	#DSI_WPCR3_THSTRAIL4
 ((
ut32_t
)0x10000000)

	)

8338 
	#DSI_WPCR3_THSTRAIL5
 ((
ut32_t
)0x20000000)

	)

8339 
	#DSI_WPCR3_THSTRAIL6
 ((
ut32_t
)0x40000000)

	)

8340 
	#DSI_WPCR3_THSTRAIL7
 ((
ut32_t
)0x80000000)

	)

8343 
	#DSI_WPCR4_THSZERO
 ((
ut32_t
)0x000000FF

	)

8344 
	#DSI_WPCR4_THSZERO0
 ((
ut32_t
)0x00000001)

	)

8345 
	#DSI_WPCR4_THSZERO1
 ((
ut32_t
)0x00000002)

	)

8346 
	#DSI_WPCR4_THSZERO2
 ((
ut32_t
)0x00000004)

	)

8347 
	#DSI_WPCR4_THSZERO3
 ((
ut32_t
)0x00000008)

	)

8348 
	#DSI_WPCR4_THSZERO4
 ((
ut32_t
)0x00000010)

	)

8349 
	#DSI_WPCR4_THSZERO5
 ((
ut32_t
)0x00000020)

	)

8350 
	#DSI_WPCR4_THSZERO6
 ((
ut32_t
)0x00000040)

	)

8351 
	#DSI_WPCR4_THSZERO7
 ((
ut32_t
)0x00000080)

	)

8353 
	#DSI_WPCR4_TLPXD
 ((
ut32_t
)0x0000FF00

	)

8354 
	#DSI_WPCR4_TLPXD0
 ((
ut32_t
)0x00000100)

	)

8355 
	#DSI_WPCR4_TLPXD1
 ((
ut32_t
)0x00000200)

	)

8356 
	#DSI_WPCR4_TLPXD2
 ((
ut32_t
)0x00000400)

	)

8357 
	#DSI_WPCR4_TLPXD3
 ((
ut32_t
)0x00000800)

	)

8358 
	#DSI_WPCR4_TLPXD4
 ((
ut32_t
)0x00001000)

	)

8359 
	#DSI_WPCR4_TLPXD5
 ((
ut32_t
)0x00002000)

	)

8360 
	#DSI_WPCR4_TLPXD6
 ((
ut32_t
)0x00004000)

	)

8361 
	#DSI_WPCR4_TLPXD7
 ((
ut32_t
)0x00008000)

	)

8363 
	#DSI_WPCR4_THSEXIT
 ((
ut32_t
)0x00FF0000

	)

8364 
	#DSI_WPCR4_THSEXIT0
 ((
ut32_t
)0x00010000)

	)

8365 
	#DSI_WPCR4_THSEXIT1
 ((
ut32_t
)0x00020000)

	)

8366 
	#DSI_WPCR4_THSEXIT2
 ((
ut32_t
)0x00040000)

	)

8367 
	#DSI_WPCR4_THSEXIT3
 ((
ut32_t
)0x00080000)

	)

8368 
	#DSI_WPCR4_THSEXIT4
 ((
ut32_t
)0x00100000)

	)

8369 
	#DSI_WPCR4_THSEXIT5
 ((
ut32_t
)0x00200000)

	)

8370 
	#DSI_WPCR4_THSEXIT6
 ((
ut32_t
)0x00400000)

	)

8371 
	#DSI_WPCR4_THSEXIT7
 ((
ut32_t
)0x00800000)

	)

8373 
	#DSI_WPCR4_TLPXC
 ((
ut32_t
)0xFF000000

	)

8374 
	#DSI_WPCR4_TLPXC0
 ((
ut32_t
)0x01000000)

	)

8375 
	#DSI_WPCR4_TLPXC1
 ((
ut32_t
)0x02000000)

	)

8376 
	#DSI_WPCR4_TLPXC2
 ((
ut32_t
)0x04000000)

	)

8377 
	#DSI_WPCR4_TLPXC3
 ((
ut32_t
)0x08000000)

	)

8378 
	#DSI_WPCR4_TLPXC4
 ((
ut32_t
)0x10000000)

	)

8379 
	#DSI_WPCR4_TLPXC5
 ((
ut32_t
)0x20000000)

	)

8380 
	#DSI_WPCR4_TLPXC6
 ((
ut32_t
)0x40000000)

	)

8381 
	#DSI_WPCR4_TLPXC7
 ((
ut32_t
)0x80000000)

	)

8384 
	#DSI_WPCR5_TCLKPOST
 ((
ut32_t
)0x000000FF

	)

8385 
	#DSI_WPCR5_TCLKPOST0
 ((
ut32_t
)0x00000001)

	)

8386 
	#DSI_WPCR5_TCLKPOST1
 ((
ut32_t
)0x00000002)

	)

8387 
	#DSI_WPCR5_TCLKPOST2
 ((
ut32_t
)0x00000004)

	)

8388 
	#DSI_WPCR5_TCLKPOST3
 ((
ut32_t
)0x00000008)

	)

8389 
	#DSI_WPCR5_TCLKPOST4
 ((
ut32_t
)0x00000010)

	)

8390 
	#DSI_WPCR5_TCLKPOST5
 ((
ut32_t
)0x00000020)

	)

8391 
	#DSI_WPCR5_TCLKPOST6
 ((
ut32_t
)0x00000040)

	)

8392 
	#DSI_WPCR5_TCLKPOST7
 ((
ut32_t
)0x00000080)

	)

8395 
	#DSI_WRPCR_PLLEN
 ((
ut32_t
)0x00000001

	)

8396 
	#DSI_WRPCR_PLL_NDIV
 ((
ut32_t
)0x000001FC

	)

8397 
	#DSI_WRPCR_PLL_NDIV0
 ((
ut32_t
)0x00000004)

	)

8398 
	#DSI_WRPCR_PLL_NDIV1
 ((
ut32_t
)0x00000008)

	)

8399 
	#DSI_WRPCR_PLL_NDIV2
 ((
ut32_t
)0x00000010)

	)

8400 
	#DSI_WRPCR_PLL_NDIV3
 ((
ut32_t
)0x00000020)

	)

8401 
	#DSI_WRPCR_PLL_NDIV4
 ((
ut32_t
)0x00000040)

	)

8402 
	#DSI_WRPCR_PLL_NDIV5
 ((
ut32_t
)0x00000080)

	)

8403 
	#DSI_WRPCR_PLL_NDIV6
 ((
ut32_t
)0x00000100)

	)

8405 
	#DSI_WRPCR_PLL_IDF
 ((
ut32_t
)0x00007800

	)

8406 
	#DSI_WRPCR_PLL_IDF0
 ((
ut32_t
)0x00000800)

	)

8407 
	#DSI_WRPCR_PLL_IDF1
 ((
ut32_t
)0x00001000)

	)

8408 
	#DSI_WRPCR_PLL_IDF2
 ((
ut32_t
)0x00002000)

	)

8409 
	#DSI_WRPCR_PLL_IDF3
 ((
ut32_t
)0x00004000)

	)

8411 
	#DSI_WRPCR_PLL_ODF
 ((
ut32_t
)0x00030000

	)

8412 
	#DSI_WRPCR_PLL_ODF0
 ((
ut32_t
)0x00010000)

	)

8413 
	#DSI_WRPCR_PLL_ODF1
 ((
ut32_t
)0x00020000)

	)

8415 
	#DSI_WRPCR_REGEN
 ((
ut32_t
)0x01000000

	)

8424 
	#PWR_CR_LPDS
 ((
ut32_t
)0x00000001

	)

8425 
	#PWR_CR_PDDS
 ((
ut32_t
)0x00000002

	)

8426 
	#PWR_CR_CWUF
 ((
ut32_t
)0x00000004

	)

8427 
	#PWR_CR_CSBF
 ((
ut32_t
)0x00000008

	)

8428 
	#PWR_CR_PVDE
 ((
ut32_t
)0x00000010

	)

8430 
	#PWR_CR_PLS
 ((
ut32_t
)0x000000E0

	)

8431 
	#PWR_CR_PLS_0
 ((
ut32_t
)0x00000020

	)

8432 
	#PWR_CR_PLS_1
 ((
ut32_t
)0x00000040

	)

8433 
	#PWR_CR_PLS_2
 ((
ut32_t
)0x00000080

	)

8436 
	#PWR_CR_PLS_LEV0
 ((
ut32_t
)0x00000000

	)

8437 
	#PWR_CR_PLS_LEV1
 ((
ut32_t
)0x00000020

	)

8438 
	#PWR_CR_PLS_LEV2
 ((
ut32_t
)0x00000040

	)

8439 
	#PWR_CR_PLS_LEV3
 ((
ut32_t
)0x00000060

	)

8440 
	#PWR_CR_PLS_LEV4
 ((
ut32_t
)0x00000080

	)

8441 
	#PWR_CR_PLS_LEV5
 ((
ut32_t
)0x000000A0

	)

8442 
	#PWR_CR_PLS_LEV6
 ((
ut32_t
)0x000000C0

	)

8443 
	#PWR_CR_PLS_LEV7
 ((
ut32_t
)0x000000E0

	)

8445 
	#PWR_CR_DBP
 ((
ut32_t
)0x00000100

	)

8446 
	#PWR_CR_FPDS
 ((
ut32_t
)0x00000200

	)

8447 
	#PWR_CR_LPUDS
 ((
ut32_t
)0x00000400

	)

8448 
	#PWR_CR_MRUDS
 ((
ut32_t
)0x00000800

	)

8450 
	#PWR_CR_LPLVDS
 ((
ut32_t
)0x00000400

	)

8451 
	#PWR_CR_MRLVDS
 ((
ut32_t
)0x00000800

	)

8453 
	#PWR_CR_ADCDC1
 ((
ut32_t
)0x00002000

	)

8455 
	#PWR_CR_VOS
 ((
ut32_t
)0x0000C000

	)

8456 
	#PWR_CR_VOS_0
 ((
ut32_t
)0x00004000

	)

8457 
	#PWR_CR_VOS_1
 ((
ut32_t
)0x00008000

	)

8459 
	#PWR_CR_ODEN
 ((
ut32_t
)0x00010000

	)

8460 
	#PWR_CR_ODSWEN
 ((
ut32_t
)0x00020000

	)

8461 
	#PWR_CR_UDEN
 ((
ut32_t
)0x000C0000

	)

8462 
	#PWR_CR_UDEN_0
 ((
ut32_t
)0x00040000

	)

8463 
	#PWR_CR_UDEN_1
 ((
ut32_t
)0x00080000

	)

8465 
	#PWR_CR_FMSSR
 ((
ut32_t
)0x00100000

	)

8466 
	#PWR_CR_FISSR
 ((
ut32_t
)0x00200000

	)

8469 
	#PWR_CR_PMODE
 
PWR_CR_VOS


	)

8472 
	#PWR_CSR_WUF
 ((
ut32_t
)0x00000001

	)

8473 
	#PWR_CSR_SBF
 ((
ut32_t
)0x00000002

	)

8474 
	#PWR_CSR_PVDO
 ((
ut32_t
)0x00000004

	)

8475 
	#PWR_CSR_BRR
 ((
ut32_t
)0x00000008

	)

8476 
	#PWR_CSR_WUPP
 ((
ut32_t
)0x00000080

	)

8477 
	#PWR_CSR_EWUP
 ((
ut32_t
)0x00000100

	)

8478 
	#PWR_CSR_BRE
 ((
ut32_t
)0x00000200

	)

8479 
	#PWR_CSR_VOSRDY
 ((
ut32_t
)0x00004000

	)

8480 
	#PWR_CSR_ODRDY
 ((
ut32_t
)0x00010000

	)

8481 
	#PWR_CSR_ODSWRDY
 ((
ut32_t
)0x00020000

	)

8482 
	#PWR_CSR_UDSWRDY
 ((
ut32_t
)0x000C0000

	)

8485 
	#PWR_CSR_REGRDY
 
PWR_CSR_VOSRDY


	)

8487 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8494 
	#QUADSPI_CR_EN
 ((
ut32_t
)0x00000001

	)

8495 
	#QUADSPI_CR_ABORT
 ((
ut32_t
)0x00000002

	)

8496 
	#QUADSPI_CR_DMAEN
 ((
ut32_t
)0x00000004

	)

8497 
	#QUADSPI_CR_TCEN
 ((
ut32_t
)0x00000008

	)

8498 
	#QUADSPI_CR_SSHIFT
 ((
ut32_t
)0x00000030

	)

8499 
	#QUADSPI_CR_SSHIFT_0
 ((
ut32_t
)0x00000010

	)

8500 
	#QUADSPI_CR_SSHIFT_1
 ((
ut32_t
)0x00000020

	)

8501 
	#QUADSPI_CR_DFM
 ((
ut32_t
)0x00000040

	)

8502 
	#QUADSPI_CR_FSEL
 ((
ut32_t
)0x00000080

	)

8503 
	#QUADSPI_CR_FTHRES
 ((
ut32_t
)0x00000F00

	)

8504 
	#QUADSPI_CR_FTHRES_0
 ((
ut32_t
)0x00000100

	)

8505 
	#QUADSPI_CR_FTHRES_1
 ((
ut32_t
)0x00000200

	)

8506 
	#QUADSPI_CR_FTHRES_2
 ((
ut32_t
)0x00000400

	)

8507 
	#QUADSPI_CR_FTHRES_3
 ((
ut32_t
)0x00000800

	)

8508 
	#QUADSPI_CR_TEIE
 ((
ut32_t
)0x00010000

	)

8509 
	#QUADSPI_CR_TCIE
 ((
ut32_t
)0x00020000

	)

8510 
	#QUADSPI_CR_FTIE
 ((
ut32_t
)0x00040000

	)

8511 
	#QUADSPI_CR_SMIE
 ((
ut32_t
)0x00080000

	)

8512 
	#QUADSPI_CR_TOIE
 ((
ut32_t
)0x00100000

	)

8513 
	#QUADSPI_CR_APMS
 ((
ut32_t
)0x00400000

	)

8514 
	#QUADSPI_CR_PMM
 ((
ut32_t
)0x00800000

	)

8515 
	#QUADSPI_CR_PRESCALER
 ((
ut32_t
)0xFF000000

	)

8516 
	#QUADSPI_CR_PRESCALER_0
 ((
ut32_t
)0x01000000

	)

8517 
	#QUADSPI_CR_PRESCALER_1
 ((
ut32_t
)0x02000000

	)

8518 
	#QUADSPI_CR_PRESCALER_2
 ((
ut32_t
)0x04000000

	)

8519 
	#QUADSPI_CR_PRESCALER_3
 ((
ut32_t
)0x08000000

	)

8520 
	#QUADSPI_CR_PRESCALER_4
 ((
ut32_t
)0x10000000

	)

8521 
	#QUADSPI_CR_PRESCALER_5
 ((
ut32_t
)0x20000000

	)

8522 
	#QUADSPI_CR_PRESCALER_6
 ((
ut32_t
)0x40000000

	)

8523 
	#QUADSPI_CR_PRESCALER_7
 ((
ut32_t
)0x80000000

	)

8526 
	#QUADSPI_DCR_CKMODE
 ((
ut32_t
)0x00000001

	)

8527 
	#QUADSPI_DCR_CSHT
 ((
ut32_t
)0x00000700

	)

8528 
	#QUADSPI_DCR_CSHT_0
 ((
ut32_t
)0x00000100

	)

8529 
	#QUADSPI_DCR_CSHT_1
 ((
ut32_t
)0x00000200

	)

8530 
	#QUADSPI_DCR_CSHT_2
 ((
ut32_t
)0x00000400

	)

8531 
	#QUADSPI_DCR_FSIZE
 ((
ut32_t
)0x001F0000

	)

8532 
	#QUADSPI_DCR_FSIZE_0
 ((
ut32_t
)0x00010000

	)

8533 
	#QUADSPI_DCR_FSIZE_1
 ((
ut32_t
)0x00020000

	)

8534 
	#QUADSPI_DCR_FSIZE_2
 ((
ut32_t
)0x00040000

	)

8535 
	#QUADSPI_DCR_FSIZE_3
 ((
ut32_t
)0x00080000

	)

8536 
	#QUADSPI_DCR_FSIZE_4
 ((
ut32_t
)0x00100000

	)

8539 
	#QUADSPI_SR_TEF
 ((
ut32_t
)0x00000001

	)

8540 
	#QUADSPI_SR_TCF
 ((
ut32_t
)0x00000002

	)

8541 
	#QUADSPI_SR_FTF
 ((
ut32_t
)0x00000004

	)

8542 
	#QUADSPI_SR_SMF
 ((
ut32_t
)0x00000008

	)

8543 
	#QUADSPI_SR_TOF
 ((
ut32_t
)0x00000010

	)

8544 
	#QUADSPI_SR_BUSY
 ((
ut32_t
)0x00000020

	)

8545 
	#QUADSPI_SR_FLEVEL
 ((
ut32_t
)0x00003F00

	)

8546 
	#QUADSPI_SR_FLEVEL_0
 ((
ut32_t
)0x00000100

	)

8547 
	#QUADSPI_SR_FLEVEL_1
 ((
ut32_t
)0x00000200

	)

8548 
	#QUADSPI_SR_FLEVEL_2
 ((
ut32_t
)0x00000400

	)

8549 
	#QUADSPI_SR_FLEVEL_3
 ((
ut32_t
)0x00000800

	)

8550 
	#QUADSPI_SR_FLEVEL_4
 ((
ut32_t
)0x00001000

	)

8551 
	#QUADSPI_SR_FLEVEL_5
 ((
ut32_t
)0x00002000

	)

8554 
	#QUADSPI_FCR_CTEF
 ((
ut32_t
)0x00000001

	)

8555 
	#QUADSPI_FCR_CTCF
 ((
ut32_t
)0x00000002

	)

8556 
	#QUADSPI_FCR_CSMF
 ((
ut32_t
)0x00000008

	)

8557 
	#QUADSPI_FCR_CTOF
 ((
ut32_t
)0x00000010

	)

8560 
	#QUADSPI_DLR_DL
 ((
ut32_t
)0xFFFFFFFF

	)

8563 
	#QUADSPI_CCR_INSTRUCTION
 ((
ut32_t
)0x000000FF

	)

8564 
	#QUADSPI_CCR_INSTRUCTION_0
 ((
ut32_t
)0x00000001

	)

8565 
	#QUADSPI_CCR_INSTRUCTION_1
 ((
ut32_t
)0x00000002

	)

8566 
	#QUADSPI_CCR_INSTRUCTION_2
 ((
ut32_t
)0x00000004

	)

8567 
	#QUADSPI_CCR_INSTRUCTION_3
 ((
ut32_t
)0x00000008

	)

8568 
	#QUADSPI_CCR_INSTRUCTION_4
 ((
ut32_t
)0x00000010

	)

8569 
	#QUADSPI_CCR_INSTRUCTION_5
 ((
ut32_t
)0x00000020

	)

8570 
	#QUADSPI_CCR_INSTRUCTION_6
 ((
ut32_t
)0x00000040

	)

8571 
	#QUADSPI_CCR_INSTRUCTION_7
 ((
ut32_t
)0x00000080

	)

8572 
	#QUADSPI_CCR_IMODE
 ((
ut32_t
)0x00000300

	)

8573 
	#QUADSPI_CCR_IMODE_0
 ((
ut32_t
)0x00000100

	)

8574 
	#QUADSPI_CCR_IMODE_1
 ((
ut32_t
)0x00000200

	)

8575 
	#QUADSPI_CCR_ADMODE
 ((
ut32_t
)0x00000C00

	)

8576 
	#QUADSPI_CCR_ADMODE_0
 ((
ut32_t
)0x00000400

	)

8577 
	#QUADSPI_CCR_ADMODE_1
 ((
ut32_t
)0x00000800

	)

8578 
	#QUADSPI_CCR_ADSIZE
 ((
ut32_t
)0x00003000

	)

8579 
	#QUADSPI_CCR_ADSIZE_0
 ((
ut32_t
)0x00001000

	)

8580 
	#QUADSPI_CCR_ADSIZE_1
 ((
ut32_t
)0x00002000

	)

8581 
	#QUADSPI_CCR_ABMODE
 ((
ut32_t
)0x0000C000

	)

8582 
	#QUADSPI_CCR_ABMODE_0
 ((
ut32_t
)0x00004000

	)

8583 
	#QUADSPI_CCR_ABMODE_1
 ((
ut32_t
)0x00008000

	)

8584 
	#QUADSPI_CCR_ABSIZE
 ((
ut32_t
)0x00030000

	)

8585 
	#QUADSPI_CCR_ABSIZE_0
 ((
ut32_t
)0x00010000

	)

8586 
	#QUADSPI_CCR_ABSIZE_1
 ((
ut32_t
)0x00020000

	)

8587 
	#QUADSPI_CCR_DCYC
 ((
ut32_t
)0x007C0000

	)

8588 
	#QUADSPI_CCR_DCYC_0
 ((
ut32_t
)0x00040000

	)

8589 
	#QUADSPI_CCR_DCYC_1
 ((
ut32_t
)0x00080000

	)

8590 
	#QUADSPI_CCR_DCYC_2
 ((
ut32_t
)0x00100000

	)

8591 
	#QUADSPI_CCR_DCYC_3
 ((
ut32_t
)0x00200000

	)

8592 
	#QUADSPI_CCR_DCYC_4
 ((
ut32_t
)0x00400000

	)

8593 
	#QUADSPI_CCR_DMODE
 ((
ut32_t
)0x03000000

	)

8594 
	#QUADSPI_CCR_DMODE_0
 ((
ut32_t
)0x01000000

	)

8595 
	#QUADSPI_CCR_DMODE_1
 ((
ut32_t
)0x02000000

	)

8596 
	#QUADSPI_CCR_FMODE
 ((
ut32_t
)0x0C000000

	)

8597 
	#QUADSPI_CCR_FMODE_0
 ((
ut32_t
)0x04000000

	)

8598 
	#QUADSPI_CCR_FMODE_1
 ((
ut32_t
)0x08000000

	)

8599 
	#QUADSPI_CCR_SIOO
 ((
ut32_t
)0x10000000

	)

8600 
	#QUADSPI_CCR_DHHC
 ((
ut32_t
)0x40000000

	)

8601 
	#QUADSPI_CCR_DDRM
 ((
ut32_t
)0x80000000

	)

8603 
	#QUADSPI_AR_ADDRESS
 ((
ut32_t
)0xFFFFFFFF

	)

8606 
	#QUADSPI_ABR_ALTERNATE
 ((
ut32_t
)0xFFFFFFFF

	)

8609 
	#QUADSPI_DR_DATA
 ((
ut32_t
)0xFFFFFFFF

	)

8612 
	#QUADSPI_PSMKR_MASK
 ((
ut32_t
)0xFFFFFFFF

	)

8615 
	#QUADSPI_PSMAR_MATCH
 ((
ut32_t
)0xFFFFFFFF

	)

8618 
	#QUADSPI_PIR_INTERVAL
 ((
ut32_t
)0x0000FFFF

	)

8621 
	#QUADSPI_LPTR_TIMEOUT
 ((
ut32_t
)0x0000FFFF

	)

8630 
	#RCC_CR_HSION
 ((
ut32_t
)0x00000001)

	)

8631 
	#RCC_CR_HSIRDY
 ((
ut32_t
)0x00000002)

	)

8633 
	#RCC_CR_HSITRIM
 ((
ut32_t
)0x000000F8)

	)

8634 
	#RCC_CR_HSITRIM_0
 ((
ut32_t
)0x00000008)

	)

8635 
	#RCC_CR_HSITRIM_1
 ((
ut32_t
)0x00000010)

	)

8636 
	#RCC_CR_HSITRIM_2
 ((
ut32_t
)0x00000020)

	)

8637 
	#RCC_CR_HSITRIM_3
 ((
ut32_t
)0x00000040)

	)

8638 
	#RCC_CR_HSITRIM_4
 ((
ut32_t
)0x00000080)

	)

8640 
	#RCC_CR_HSICAL
 ((
ut32_t
)0x0000FF00)

	)

8641 
	#RCC_CR_HSICAL_0
 ((
ut32_t
)0x00000100)

	)

8642 
	#RCC_CR_HSICAL_1
 ((
ut32_t
)0x00000200)

	)

8643 
	#RCC_CR_HSICAL_2
 ((
ut32_t
)0x00000400)

	)

8644 
	#RCC_CR_HSICAL_3
 ((
ut32_t
)0x00000800)

	)

8645 
	#RCC_CR_HSICAL_4
 ((
ut32_t
)0x00001000)

	)

8646 
	#RCC_CR_HSICAL_5
 ((
ut32_t
)0x00002000)

	)

8647 
	#RCC_CR_HSICAL_6
 ((
ut32_t
)0x00004000)

	)

8648 
	#RCC_CR_HSICAL_7
 ((
ut32_t
)0x00008000)

	)

8650 
	#RCC_CR_HSEON
 ((
ut32_t
)0x00010000)

	)

8651 
	#RCC_CR_HSERDY
 ((
ut32_t
)0x00020000)

	)

8652 
	#RCC_CR_HSEBYP
 ((
ut32_t
)0x00040000)

	)

8653 
	#RCC_CR_CSSON
 ((
ut32_t
)0x00080000)

	)

8654 
	#RCC_CR_PLLON
 ((
ut32_t
)0x01000000)

	)

8655 
	#RCC_CR_PLLRDY
 ((
ut32_t
)0x02000000)

	)

8656 
	#RCC_CR_PLLI2SON
 ((
ut32_t
)0x04000000)

	)

8657 
	#RCC_CR_PLLI2SRDY
 ((
ut32_t
)0x08000000)

	)

8658 
	#RCC_CR_PLLSAION
 ((
ut32_t
)0x10000000)

	)

8659 
	#RCC_CR_PLLSAIRDY
 ((
ut32_t
)0x20000000)

	)

8662 
	#RCC_PLLCFGR_PLLM
 ((
ut32_t
)0x0000003F)

	)

8663 
	#RCC_PLLCFGR_PLLM_0
 ((
ut32_t
)0x00000001)

	)

8664 
	#RCC_PLLCFGR_PLLM_1
 ((
ut32_t
)0x00000002)

	)

8665 
	#RCC_PLLCFGR_PLLM_2
 ((
ut32_t
)0x00000004)

	)

8666 
	#RCC_PLLCFGR_PLLM_3
 ((
ut32_t
)0x00000008)

	)

8667 
	#RCC_PLLCFGR_PLLM_4
 ((
ut32_t
)0x00000010)

	)

8668 
	#RCC_PLLCFGR_PLLM_5
 ((
ut32_t
)0x00000020)

	)

8670 
	#RCC_PLLCFGR_PLLN
 ((
ut32_t
)0x00007FC0)

	)

8671 
	#RCC_PLLCFGR_PLLN_0
 ((
ut32_t
)0x00000040)

	)

8672 
	#RCC_PLLCFGR_PLLN_1
 ((
ut32_t
)0x00000080)

	)

8673 
	#RCC_PLLCFGR_PLLN_2
 ((
ut32_t
)0x00000100)

	)

8674 
	#RCC_PLLCFGR_PLLN_3
 ((
ut32_t
)0x00000200)

	)

8675 
	#RCC_PLLCFGR_PLLN_4
 ((
ut32_t
)0x00000400)

	)

8676 
	#RCC_PLLCFGR_PLLN_5
 ((
ut32_t
)0x00000800)

	)

8677 
	#RCC_PLLCFGR_PLLN_6
 ((
ut32_t
)0x00001000)

	)

8678 
	#RCC_PLLCFGR_PLLN_7
 ((
ut32_t
)0x00002000)

	)

8679 
	#RCC_PLLCFGR_PLLN_8
 ((
ut32_t
)0x00004000)

	)

8681 
	#RCC_PLLCFGR_PLLP
 ((
ut32_t
)0x00030000)

	)

8682 
	#RCC_PLLCFGR_PLLP_0
 ((
ut32_t
)0x00010000)

	)

8683 
	#RCC_PLLCFGR_PLLP_1
 ((
ut32_t
)0x00020000)

	)

8685 
	#RCC_PLLCFGR_PLLSRC
 ((
ut32_t
)0x00400000)

	)

8686 
	#RCC_PLLCFGR_PLLSRC_HSE
 ((
ut32_t
)0x00400000)

	)

8687 
	#RCC_PLLCFGR_PLLSRC_HSI
 ((
ut32_t
)0x00000000)

	)

8689 
	#RCC_PLLCFGR_PLLQ
 ((
ut32_t
)0x0F000000)

	)

8690 
	#RCC_PLLCFGR_PLLQ_0
 ((
ut32_t
)0x01000000)

	)

8691 
	#RCC_PLLCFGR_PLLQ_1
 ((
ut32_t
)0x02000000)

	)

8692 
	#RCC_PLLCFGR_PLLQ_2
 ((
ut32_t
)0x04000000)

	)

8693 
	#RCC_PLLCFGR_PLLQ_3
 ((
ut32_t
)0x08000000)

	)

8695 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8696 
	#RCC_PLLCFGR_PLLR
 ((
ut32_t
)0x70000000)

	)

8697 
	#RCC_PLLCFGR_PLLR_0
 ((
ut32_t
)0x10000000)

	)

8698 
	#RCC_PLLCFGR_PLLR_1
 ((
ut32_t
)0x20000000)

	)

8699 
	#RCC_PLLCFGR_PLLR_2
 ((
ut32_t
)0x40000000)

	)

8704 
	#RCC_CFGR_SW
 ((
ut32_t
)0x00000003

	)

8705 
	#RCC_CFGR_SW_0
 ((
ut32_t
)0x00000001

	)

8706 
	#RCC_CFGR_SW_1
 ((
ut32_t
)0x00000002

	)

8708 
	#RCC_CFGR_SW_HSI
 ((
ut32_t
)0x00000000

	)

8709 
	#RCC_CFGR_SW_HSE
 ((
ut32_t
)0x00000001

	)

8710 
	#RCC_CFGR_SW_PLL
 ((
ut32_t
)0x00000002

	)

8711 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8712 
	#RCC_CFGR_SW_PLLR
 ((
ut32_t
)0x00000003

	)

8716 
	#RCC_CFGR_SWS
 ((
ut32_t
)0x0000000C

	)

8717 
	#RCC_CFGR_SWS_0
 ((
ut32_t
)0x00000004

	)

8718 
	#RCC_CFGR_SWS_1
 ((
ut32_t
)0x00000008

	)

8720 
	#RCC_CFGR_SWS_HSI
 ((
ut32_t
)0x00000000

	)

8721 
	#RCC_CFGR_SWS_HSE
 ((
ut32_t
)0x00000004

	)

8722 
	#RCC_CFGR_SWS_PLL
 ((
ut32_t
)0x00000008

	)

8723 #i
	`defed
(
STM32F469_479xx
|| defed(
STM32F446xx
)

8724 
	#RCC_CFGR_SWS_PLLR
 ((
ut32_t
)0x0000000C

	)

8728 
	#RCC_CFGR_HPRE
 ((
ut32_t
)0x000000F0

	)

8729 
	#RCC_CFGR_HPRE_0
 ((
ut32_t
)0x00000010

	)

8730 
	#RCC_CFGR_HPRE_1
 ((
ut32_t
)0x00000020

	)

8731 
	#RCC_CFGR_HPRE_2
 ((
ut32_t
)0x00000040

	)

8732 
	#RCC_CFGR_HPRE_3
 ((
ut32_t
)0x00000080

	)

8734 
	#RCC_CFGR_HPRE_DIV1
 ((
ut32_t
)0x00000000

	)

8735 
	#RCC_CFGR_HPRE_DIV2
 ((
ut32_t
)0x00000080

	)

8736 
	#RCC_CFGR_HPRE_DIV4
 ((
ut32_t
)0x00000090

	)

8737 
	#RCC_CFGR_HPRE_DIV8
 ((
ut32_t
)0x000000A0

	)

8738 
	#RCC_CFGR_HPRE_DIV16
 ((
ut32_t
)0x000000B0

	)

8739 
	#RCC_CFGR_HPRE_DIV64
 ((
ut32_t
)0x000000C0

	)

8740 
	#RCC_CFGR_HPRE_DIV128
 ((
ut32_t
)0x000000D0

	)

8741 
	#RCC_CFGR_HPRE_DIV256
 ((
ut32_t
)0x000000E0

	)

8742 
	#RCC_CFGR_HPRE_DIV512
 ((
ut32_t
)0x000000F0

	)

8744 #i
	`defed
(
STM32F410xx
)

8746 
	#RCC_CFGR_MCO1EN
 ((
ut32_t
)0x00000100

	)

8748 
	#RCC_CFGR_MCO2EN
 ((
ut32_t
)0x00000200

	)

8751 
	#RCC_CFGR_PPRE1
 ((
ut32_t
)0x00001C00

	)

8752 
	#RCC_CFGR_PPRE1_0
 ((
ut32_t
)0x00000400

	)

8753 
	#RCC_CFGR_PPRE1_1
 ((
ut32_t
)0x00000800

	)

8754 
	#RCC_CFGR_PPRE1_2
 ((
ut32_t
)0x00001000

	)

8756 
	#RCC_CFGR_PPRE1_DIV1
 ((
ut32_t
)0x00000000

	)

8757 
	#RCC_CFGR_PPRE1_DIV2
 ((
ut32_t
)0x00001000

	)

8758 
	#RCC_CFGR_PPRE1_DIV4
 ((
ut32_t
)0x00001400

	)

8759 
	#RCC_CFGR_PPRE1_DIV8
 ((
ut32_t
)0x00001800

	)

8760 
	#RCC_CFGR_PPRE1_DIV16
 ((
ut32_t
)0x00001C00

	)

8763 
	#RCC_CFGR_PPRE2
 ((
ut32_t
)0x0000E000

	)

8764 
	#RCC_CFGR_PPRE2_0
 ((
ut32_t
)0x00002000

	)

8765 
	#RCC_CFGR_PPRE2_1
 ((
ut32_t
)0x00004000

	)

8766 
	#RCC_CFGR_PPRE2_2
 ((
ut32_t
)0x00008000

	)

8768 
	#RCC_CFGR_PPRE2_DIV1
 ((
ut32_t
)0x00000000

	)

8769 
	#RCC_CFGR_PPRE2_DIV2
 ((
ut32_t
)0x00008000

	)

8770 
	#RCC_CFGR_PPRE2_DIV4
 ((
ut32_t
)0x0000A000

	)

8771 
	#RCC_CFGR_PPRE2_DIV8
 ((
ut32_t
)0x0000C000

	)

8772 
	#RCC_CFGR_PPRE2_DIV16
 ((
ut32_t
)0x0000E000

	)

8775 
	#RCC_CFGR_RTCPRE
 ((
ut32_t
)0x001F0000)

	)

8776 
	#RCC_CFGR_RTCPRE_0
 ((
ut32_t
)0x00010000)

	)

8777 
	#RCC_CFGR_RTCPRE_1
 ((
ut32_t
)0x00020000)

	)

8778 
	#RCC_CFGR_RTCPRE_2
 ((
ut32_t
)0x00040000)

	)

8779 
	#RCC_CFGR_RTCPRE_3
 ((
ut32_t
)0x00080000)

	)

8780 
	#RCC_CFGR_RTCPRE_4
 ((
ut32_t
)0x00100000)

	)

8783 
	#RCC_CFGR_MCO1
 ((
ut32_t
)0x00600000)

	)

8784 
	#RCC_CFGR_MCO1_0
 ((
ut32_t
)0x00200000)

	)

8785 
	#RCC_CFGR_MCO1_1
 ((
ut32_t
)0x00400000)

	)

8787 
	#RCC_CFGR_I2SSRC
 ((
ut32_t
)0x00800000)

	)

8789 
	#RCC_CFGR_MCO1PRE
 ((
ut32_t
)0x07000000)

	)

8790 
	#RCC_CFGR_MCO1PRE_0
 ((
ut32_t
)0x01000000)

	)

8791 
	#RCC_CFGR_MCO1PRE_1
 ((
ut32_t
)0x02000000)

	)

8792 
	#RCC_CFGR_MCO1PRE_2
 ((
ut32_t
)0x04000000)

	)

8794 
	#RCC_CFGR_MCO2PRE
 ((
ut32_t
)0x38000000)

	)

8795 
	#RCC_CFGR_MCO2PRE_0
 ((
ut32_t
)0x08000000)

	)

8796 
	#RCC_CFGR_MCO2PRE_1
 ((
ut32_t
)0x10000000)

	)

8797 
	#RCC_CFGR_MCO2PRE_2
 ((
ut32_t
)0x20000000)

	)

8799 
	#RCC_CFGR_MCO2
 ((
ut32_t
)0xC0000000)

	)

8800 
	#RCC_CFGR_MCO2_0
 ((
ut32_t
)0x40000000)

	)

8801 
	#RCC_CFGR_MCO2_1
 ((
ut32_t
)0x80000000)

	)

8804 
	#RCC_CIR_LSIRDYF
 ((
ut32_t
)0x00000001)

	)

8805 
	#RCC_CIR_LSERDYF
 ((
ut32_t
)0x00000002)

	)

8806 
	#RCC_CIR_HSIRDYF
 ((
ut32_t
)0x00000004)

	)

8807 
	#RCC_CIR_HSERDYF
 ((
ut32_t
)0x00000008)

	)

8808 
	#RCC_CIR_PLLRDYF
 ((
ut32_t
)0x00000010)

	)

8809 
	#RCC_CIR_PLLI2SRDYF
 ((
ut32_t
)0x00000020)

	)

8810 
	#RCC_CIR_PLLSAIRDYF
 ((
ut32_t
)0x00000040)

	)

8811 
	#RCC_CIR_CSSF
 ((
ut32_t
)0x00000080)

	)

8812 
	#RCC_CIR_LSIRDYIE
 ((
ut32_t
)0x00000100)

	)

8813 
	#RCC_CIR_LSERDYIE
 ((
ut32_t
)0x00000200)

	)

8814 
	#RCC_CIR_HSIRDYIE
 ((
ut32_t
)0x00000400)

	)

8815 
	#RCC_CIR_HSERDYIE
 ((
ut32_t
)0x00000800)

	)

8816 
	#RCC_CIR_PLLRDYIE
 ((
ut32_t
)0x00001000)

	)

8817 
	#RCC_CIR_PLLI2SRDYIE
 ((
ut32_t
)0x00002000)

	)

8818 
	#RCC_CIR_PLLSAIRDYIE
 ((
ut32_t
)0x00004000)

	)

8819 
	#RCC_CIR_LSIRDYC
 ((
ut32_t
)0x00010000)

	)

8820 
	#RCC_CIR_LSERDYC
 ((
ut32_t
)0x00020000)

	)

8821 
	#RCC_CIR_HSIRDYC
 ((
ut32_t
)0x00040000)

	)

8822 
	#RCC_CIR_HSERDYC
 ((
ut32_t
)0x00080000)

	)

8823 
	#RCC_CIR_PLLRDYC
 ((
ut32_t
)0x00100000)

	)

8824 
	#RCC_CIR_PLLI2SRDYC
 ((
ut32_t
)0x00200000)

	)

8825 
	#RCC_CIR_PLLSAIRDYC
 ((
ut32_t
)0x00400000)

	)

8826 
	#RCC_CIR_CSSC
 ((
ut32_t
)0x00800000)

	)

8829 
	#RCC_AHB1RSTR_GPIOARST
 ((
ut32_t
)0x00000001)

	)

8830 
	#RCC_AHB1RSTR_GPIOBRST
 ((
ut32_t
)0x00000002)

	)

8831 
	#RCC_AHB1RSTR_GPIOCRST
 ((
ut32_t
)0x00000004)

	)

8832 
	#RCC_AHB1RSTR_GPIODRST
 ((
ut32_t
)0x00000008)

	)

8833 
	#RCC_AHB1RSTR_GPIOERST
 ((
ut32_t
)0x00000010)

	)

8834 
	#RCC_AHB1RSTR_GPIOFRST
 ((
ut32_t
)0x00000020)

	)

8835 
	#RCC_AHB1RSTR_GPIOGRST
 ((
ut32_t
)0x00000040)

	)

8836 
	#RCC_AHB1RSTR_GPIOHRST
 ((
ut32_t
)0x00000080)

	)

8837 
	#RCC_AHB1RSTR_GPIOIRST
 ((
ut32_t
)0x00000100)

	)

8838 
	#RCC_AHB1RSTR_GPIOJRST
 ((
ut32_t
)0x00000200)

	)

8839 
	#RCC_AHB1RSTR_GPIOKRST
 ((
ut32_t
)0x00000400)

	)

8840 
	#RCC_AHB1RSTR_CRCRST
 ((
ut32_t
)0x00001000)

	)

8841 
	#RCC_AHB1RSTR_DMA1RST
 ((
ut32_t
)0x00200000)

	)

8842 
	#RCC_AHB1RSTR_DMA2RST
 ((
ut32_t
)0x00400000)

	)

8843 
	#RCC_AHB1RSTR_DMA2DRST
 ((
ut32_t
)0x00800000)

	)

8844 
	#RCC_AHB1RSTR_ETHMACRST
 ((
ut32_t
)0x02000000)

	)

8845 
	#RCC_AHB1RSTR_OTGHRST
 ((
ut32_t
)0x10000000)

	)

8848 
	#RCC_AHB2RSTR_DCMIRST
 ((
ut32_t
)0x00000001)

	)

8849 
	#RCC_AHB2RSTR_CRYPRST
 ((
ut32_t
)0x00000010)

	)

8850 
	#RCC_AHB2RSTR_HASHRST
 ((
ut32_t
)0x00000020)

	)

8852 
	#RCC_AHB2RSTR_HSAHRST
 
RCC_AHB2RSTR_HASHRST


	)

8853 
	#RCC_AHB2RSTR_RNGRST
 ((
ut32_t
)0x00000040)

	)

8854 
	#RCC_AHB2RSTR_OTGFSRST
 ((
ut32_t
)0x00000080)

	)

8857 #i
	`defed
(
STM32F40_41xxx
)

8858 
	#RCC_AHB3RSTR_FSMCRST
 ((
ut32_t
)0x00000001)

	)

8861 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8862 
	#RCC_AHB3RSTR_FMCRST
 ((
ut32_t
)0x00000001)

	)

8864 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8865 
	#RCC_AHB3RSTR_QSPIRST
 ((
ut32_t
)0x00000002)

	)

8869 
	#RCC_APB1RSTR_TIM2RST
 ((
ut32_t
)0x00000001)

	)

8870 
	#RCC_APB1RSTR_TIM3RST
 ((
ut32_t
)0x00000002)

	)

8871 
	#RCC_APB1RSTR_TIM4RST
 ((
ut32_t
)0x00000004)

	)

8872 
	#RCC_APB1RSTR_TIM5RST
 ((
ut32_t
)0x00000008)

	)

8873 
	#RCC_APB1RSTR_TIM6RST
 ((
ut32_t
)0x00000010)

	)

8874 
	#RCC_APB1RSTR_TIM7RST
 ((
ut32_t
)0x00000020)

	)

8875 
	#RCC_APB1RSTR_TIM12RST
 ((
ut32_t
)0x00000040)

	)

8876 
	#RCC_APB1RSTR_TIM13RST
 ((
ut32_t
)0x00000080)

	)

8877 
	#RCC_APB1RSTR_TIM14RST
 ((
ut32_t
)0x00000100)

	)

8878 #i
	`defed
(
STM32F410xx
)

8879 
	#RCC_APB1RSTR_LPTIM1RST
 ((
ut32_t
)0x00000200)

	)

8881 
	#RCC_APB1RSTR_WWDGRST
 ((
ut32_t
)0x00000800)

	)

8882 
	#RCC_APB1RSTR_SPI2RST
 ((
ut32_t
)0x00004000)

	)

8883 
	#RCC_APB1RSTR_SPI3RST
 ((
ut32_t
)0x00008000)

	)

8884 #i
	`defed
(
STM32F446xx
)

8885 
	#RCC_APB1RSTR_SPDIFRXRST
 ((
ut32_t
)0x00010000)

	)

8887 
	#RCC_APB1RSTR_USART2RST
 ((
ut32_t
)0x00020000)

	)

8888 
	#RCC_APB1RSTR_USART3RST
 ((
ut32_t
)0x00040000)

	)

8889 
	#RCC_APB1RSTR_UART4RST
 ((
ut32_t
)0x00080000)

	)

8890 
	#RCC_APB1RSTR_UART5RST
 ((
ut32_t
)0x00100000)

	)

8891 
	#RCC_APB1RSTR_I2C1RST
 ((
ut32_t
)0x00200000)

	)

8892 
	#RCC_APB1RSTR_I2C2RST
 ((
ut32_t
)0x00400000)

	)

8893 
	#RCC_APB1RSTR_I2C3RST
 ((
ut32_t
)0x00800000)

	)

8894 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

8895 
	#RCC_APB1RSTR_FMPI2C1RST
 ((
ut32_t
)0x01000000)

	)

8897 
	#RCC_APB1RSTR_CAN1RST
 ((
ut32_t
)0x02000000)

	)

8898 
	#RCC_APB1RSTR_CAN2RST
 ((
ut32_t
)0x04000000)

	)

8899 #i
	`defed
(
STM32F446xx
)

8900 
	#RCC_APB1RSTR_CECRST
 ((
ut32_t
)0x08000000)

	)

8902 
	#RCC_APB1RSTR_PWRRST
 ((
ut32_t
)0x10000000)

	)

8903 
	#RCC_APB1RSTR_DACRST
 ((
ut32_t
)0x20000000)

	)

8904 
	#RCC_APB1RSTR_UART7RST
 ((
ut32_t
)0x40000000)

	)

8905 
	#RCC_APB1RSTR_UART8RST
 ((
ut32_t
)0x80000000)

	)

8908 
	#RCC_APB2RSTR_TIM1RST
 ((
ut32_t
)0x00000001)

	)

8909 
	#RCC_APB2RSTR_TIM8RST
 ((
ut32_t
)0x00000002)

	)

8910 
	#RCC_APB2RSTR_USART1RST
 ((
ut32_t
)0x00000010)

	)

8911 
	#RCC_APB2RSTR_USART6RST
 ((
ut32_t
)0x00000020)

	)

8912 
	#RCC_APB2RSTR_ADCRST
 ((
ut32_t
)0x00000100)

	)

8913 
	#RCC_APB2RSTR_SDIORST
 ((
ut32_t
)0x00000800)

	)

8914 
	#RCC_APB2RSTR_SPI1RST
 ((
ut32_t
)0x00001000)

	)

8915 
	#RCC_APB2RSTR_SPI4RST
 ((
ut32_t
)0x00002000)

	)

8916 
	#RCC_APB2RSTR_SYSCFGRST
 ((
ut32_t
)0x00004000)

	)

8917 
	#RCC_APB2RSTR_TIM9RST
 ((
ut32_t
)0x00010000)

	)

8918 
	#RCC_APB2RSTR_TIM10RST
 ((
ut32_t
)0x00020000)

	)

8919 
	#RCC_APB2RSTR_TIM11RST
 ((
ut32_t
)0x00040000)

	)

8920 
	#RCC_APB2RSTR_SPI5RST
 ((
ut32_t
)0x00100000)

	)

8921 
	#RCC_APB2RSTR_SPI6RST
 ((
ut32_t
)0x00200000)

	)

8922 
	#RCC_APB2RSTR_SAI1RST
 ((
ut32_t
)0x00400000)

	)

8923 #i
	`defed
(
STM32F446xx
)

8924 
	#RCC_APB2RSTR_SAI2RST
 ((
ut32_t
)0x00800000)

	)

8926 
	#RCC_APB2RSTR_LTDCRST
 ((
ut32_t
)0x04000000)

	)

8927 #i
	`defed
(
STM32F469_479xx
)

8928 
	#RCC_APB2RSTR_DSIRST
 ((
ut32_t
)0x08000000)

	)

8931 
	#RCC_APB2RSTR_SPI1
 
RCC_APB2RSTR_SPI1RST


	)

8934 
	#RCC_AHB1ENR_GPIOAEN
 ((
ut32_t
)0x00000001)

	)

8935 
	#RCC_AHB1ENR_GPIOBEN
 ((
ut32_t
)0x00000002)

	)

8936 
	#RCC_AHB1ENR_GPIOCEN
 ((
ut32_t
)0x00000004)

	)

8937 
	#RCC_AHB1ENR_GPIODEN
 ((
ut32_t
)0x00000008)

	)

8938 
	#RCC_AHB1ENR_GPIOEEN
 ((
ut32_t
)0x00000010)

	)

8939 
	#RCC_AHB1ENR_GPIOFEN
 ((
ut32_t
)0x00000020)

	)

8940 
	#RCC_AHB1ENR_GPIOGEN
 ((
ut32_t
)0x00000040)

	)

8941 
	#RCC_AHB1ENR_GPIOHEN
 ((
ut32_t
)0x00000080)

	)

8942 
	#RCC_AHB1ENR_GPIOIEN
 ((
ut32_t
)0x00000100)

	)

8943 
	#RCC_AHB1ENR_GPIOJEN
 ((
ut32_t
)0x00000200)

	)

8944 
	#RCC_AHB1ENR_GPIOKEN
 ((
ut32_t
)0x00000400)

	)

8945 
	#RCC_AHB1ENR_CRCEN
 ((
ut32_t
)0x00001000)

	)

8946 
	#RCC_AHB1ENR_BKPSRAMEN
 ((
ut32_t
)0x00040000)

	)

8947 
	#RCC_AHB1ENR_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

8948 
	#RCC_AHB1ENR_DMA1EN
 ((
ut32_t
)0x00200000)

	)

8949 
	#RCC_AHB1ENR_DMA2EN
 ((
ut32_t
)0x00400000)

	)

8950 
	#RCC_AHB1ENR_DMA2DEN
 ((
ut32_t
)0x00800000)

	)

8951 
	#RCC_AHB1ENR_ETHMACEN
 ((
ut32_t
)0x02000000)

	)

8952 
	#RCC_AHB1ENR_ETHMACTXEN
 ((
ut32_t
)0x04000000)

	)

8953 
	#RCC_AHB1ENR_ETHMACRXEN
 ((
ut32_t
)0x08000000)

	)

8954 
	#RCC_AHB1ENR_ETHMACPTPEN
 ((
ut32_t
)0x10000000)

	)

8955 
	#RCC_AHB1ENR_OTGHSEN
 ((
ut32_t
)0x20000000)

	)

8956 
	#RCC_AHB1ENR_OTGHSULPIEN
 ((
ut32_t
)0x40000000)

	)

8959 
	#RCC_AHB2ENR_DCMIEN
 ((
ut32_t
)0x00000001)

	)

8960 
	#RCC_AHB2ENR_CRYPEN
 ((
ut32_t
)0x00000010)

	)

8961 
	#RCC_AHB2ENR_HASHEN
 ((
ut32_t
)0x00000020)

	)

8962 
	#RCC_AHB2ENR_RNGEN
 ((
ut32_t
)0x00000040)

	)

8963 
	#RCC_AHB2ENR_OTGFSEN
 ((
ut32_t
)0x00000080)

	)

8967 #i
	`defed
(
STM32F40_41xxx
)

8968 
	#RCC_AHB3ENR_FSMCEN
 ((
ut32_t
)0x00000001)

	)

8971 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

8972 
	#RCC_AHB3ENR_FMCEN
 ((
ut32_t
)0x00000001)

	)

8975 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

8976 
	#RCC_AHB3ENR_QSPIEN
 ((
ut32_t
)0x00000002)

	)

8980 
	#RCC_APB1ENR_TIM2EN
 ((
ut32_t
)0x00000001)

	)

8981 
	#RCC_APB1ENR_TIM3EN
 ((
ut32_t
)0x00000002)

	)

8982 
	#RCC_APB1ENR_TIM4EN
 ((
ut32_t
)0x00000004)

	)

8983 
	#RCC_APB1ENR_TIM5EN
 ((
ut32_t
)0x00000008)

	)

8984 
	#RCC_APB1ENR_TIM6EN
 ((
ut32_t
)0x00000010)

	)

8985 
	#RCC_APB1ENR_TIM7EN
 ((
ut32_t
)0x00000020)

	)

8986 
	#RCC_APB1ENR_TIM12EN
 ((
ut32_t
)0x00000040)

	)

8987 
	#RCC_APB1ENR_TIM13EN
 ((
ut32_t
)0x00000080)

	)

8988 
	#RCC_APB1ENR_TIM14EN
 ((
ut32_t
)0x00000100)

	)

8989 #i
	`defed
(
STM32F410xx
)

8990 
	#RCC_APB1ENR_LPTIM1EN
 ((
ut32_t
)0x00000200)

	)

8992 
	#RCC_APB1ENR_WWDGEN
 ((
ut32_t
)0x00000800)

	)

8993 
	#RCC_APB1ENR_SPI2EN
 ((
ut32_t
)0x00004000)

	)

8994 
	#RCC_APB1ENR_SPI3EN
 ((
ut32_t
)0x00008000)

	)

8995 #i
	`defed
(
STM32F446xx
)

8996 
	#RCC_APB1ENR_SPDIFRXEN
 ((
ut32_t
)0x00010000)

	)

8998 
	#RCC_APB1ENR_USART2EN
 ((
ut32_t
)0x00020000)

	)

8999 
	#RCC_APB1ENR_USART3EN
 ((
ut32_t
)0x00040000)

	)

9000 
	#RCC_APB1ENR_UART4EN
 ((
ut32_t
)0x00080000)

	)

9001 
	#RCC_APB1ENR_UART5EN
 ((
ut32_t
)0x00100000)

	)

9002 
	#RCC_APB1ENR_I2C1EN
 ((
ut32_t
)0x00200000)

	)

9003 
	#RCC_APB1ENR_I2C2EN
 ((
ut32_t
)0x00400000)

	)

9004 
	#RCC_APB1ENR_I2C3EN
 ((
ut32_t
)0x00800000)

	)

9005 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

9006 
	#RCC_APB1ENR_FMPI2C1EN
 ((
ut32_t
)0x01000000)

	)

9008 
	#RCC_APB1ENR_CAN1EN
 ((
ut32_t
)0x02000000)

	)

9009 
	#RCC_APB1ENR_CAN2EN
 ((
ut32_t
)0x04000000)

	)

9010 #i
	`defed
(
STM32F446xx
)

9011 
	#RCC_APB1ENR_CECEN
 ((
ut32_t
)0x08000000)

	)

9013 
	#RCC_APB1ENR_PWREN
 ((
ut32_t
)0x10000000)

	)

9014 
	#RCC_APB1ENR_DACEN
 ((
ut32_t
)0x20000000)

	)

9015 
	#RCC_APB1ENR_UART7EN
 ((
ut32_t
)0x40000000)

	)

9016 
	#RCC_APB1ENR_UART8EN
 ((
ut32_t
)0x80000000)

	)

9019 
	#RCC_APB2ENR_TIM1EN
 ((
ut32_t
)0x00000001)

	)

9020 
	#RCC_APB2ENR_TIM8EN
 ((
ut32_t
)0x00000002)

	)

9021 
	#RCC_APB2ENR_USART1EN
 ((
ut32_t
)0x00000010)

	)

9022 
	#RCC_APB2ENR_USART6EN
 ((
ut32_t
)0x00000020)

	)

9023 
	#RCC_APB2ENR_ADC1EN
 ((
ut32_t
)0x00000100)

	)

9024 
	#RCC_APB2ENR_ADC2EN
 ((
ut32_t
)0x00000200)

	)

9025 
	#RCC_APB2ENR_ADC3EN
 ((
ut32_t
)0x00000400)

	)

9026 
	#RCC_APB2ENR_SDIOEN
 ((
ut32_t
)0x00000800)

	)

9027 
	#RCC_APB2ENR_SPI1EN
 ((
ut32_t
)0x00001000)

	)

9028 
	#RCC_APB2ENR_SPI4EN
 ((
ut32_t
)0x00002000)

	)

9029 
	#RCC_APB2ENR_SYSCFGEN
 ((
ut32_t
)0x00004000)

	)

9030 
	#RCC_APB2ENR_TIM9EN
 ((
ut32_t
)0x00010000)

	)

9031 
	#RCC_APB2ENR_TIM10EN
 ((
ut32_t
)0x00020000)

	)

9032 
	#RCC_APB2ENR_TIM11EN
 ((
ut32_t
)0x00040000)

	)

9033 
	#RCC_APB2ENR_SPI5EN
 ((
ut32_t
)0x00100000)

	)

9034 
	#RCC_APB2ENR_SPI6EN
 ((
ut32_t
)0x00200000)

	)

9035 
	#RCC_APB2ENR_SAI1EN
 ((
ut32_t
)0x00400000)

	)

9036 #i
	`defed
(
STM32F446xx
)

9037 
	#RCC_APB2ENR_SAI2EN
 ((
ut32_t
)0x00800000)

	)

9039 
	#RCC_APB2ENR_LTDCEN
 ((
ut32_t
)0x04000000)

	)

9040 #i
	`defed
(
STM32F469_479xx
)

9041 
	#RCC_APB2ENR_DSIEN
 ((
ut32_t
)0x08000000)

	)

9045 
	#RCC_AHB1LPENR_GPIOALPEN
 ((
ut32_t
)0x00000001)

	)

9046 
	#RCC_AHB1LPENR_GPIOBLPEN
 ((
ut32_t
)0x00000002)

	)

9047 
	#RCC_AHB1LPENR_GPIOCLPEN
 ((
ut32_t
)0x00000004)

	)

9048 
	#RCC_AHB1LPENR_GPIODLPEN
 ((
ut32_t
)0x00000008)

	)

9049 
	#RCC_AHB1LPENR_GPIOELPEN
 ((
ut32_t
)0x00000010)

	)

9050 
	#RCC_AHB1LPENR_GPIOFLPEN
 ((
ut32_t
)0x00000020)

	)

9051 
	#RCC_AHB1LPENR_GPIOGLPEN
 ((
ut32_t
)0x00000040)

	)

9052 
	#RCC_AHB1LPENR_GPIOHLPEN
 ((
ut32_t
)0x00000080)

	)

9053 
	#RCC_AHB1LPENR_GPIOILPEN
 ((
ut32_t
)0x00000100)

	)

9054 
	#RCC_AHB1LPENR_GPIOJLPEN
 ((
ut32_t
)0x00000200)

	)

9055 
	#RCC_AHB1LPENR_GPIOKLPEN
 ((
ut32_t
)0x00000400)

	)

9056 
	#RCC_AHB1LPENR_CRCLPEN
 ((
ut32_t
)0x00001000)

	)

9057 
	#RCC_AHB1LPENR_FLITFLPEN
 ((
ut32_t
)0x00008000)

	)

9058 
	#RCC_AHB1LPENR_SRAM1LPEN
 ((
ut32_t
)0x00010000)

	)

9059 
	#RCC_AHB1LPENR_SRAM2LPEN
 ((
ut32_t
)0x00020000)

	)

9060 
	#RCC_AHB1LPENR_BKPSRAMLPEN
 ((
ut32_t
)0x00040000)

	)

9061 
	#RCC_AHB1LPENR_SRAM3LPEN
 ((
ut32_t
)0x00080000)

	)

9062 
	#RCC_AHB1LPENR_DMA1LPEN
 ((
ut32_t
)0x00200000)

	)

9063 
	#RCC_AHB1LPENR_DMA2LPEN
 ((
ut32_t
)0x00400000)

	)

9064 
	#RCC_AHB1LPENR_DMA2DLPEN
 ((
ut32_t
)0x00800000)

	)

9065 
	#RCC_AHB1LPENR_ETHMACLPEN
 ((
ut32_t
)0x02000000)

	)

9066 
	#RCC_AHB1LPENR_ETHMACTXLPEN
 ((
ut32_t
)0x04000000)

	)

9067 
	#RCC_AHB1LPENR_ETHMACRXLPEN
 ((
ut32_t
)0x08000000)

	)

9068 
	#RCC_AHB1LPENR_ETHMACPTPLPEN
 ((
ut32_t
)0x10000000)

	)

9069 
	#RCC_AHB1LPENR_OTGHSLPEN
 ((
ut32_t
)0x20000000)

	)

9070 
	#RCC_AHB1LPENR_OTGHSULPILPEN
 ((
ut32_t
)0x40000000)

	)

9073 
	#RCC_AHB2LPENR_DCMILPEN
 ((
ut32_t
)0x00000001)

	)

9074 
	#RCC_AHB2LPENR_CRYPLPEN
 ((
ut32_t
)0x00000010)

	)

9075 
	#RCC_AHB2LPENR_HASHLPEN
 ((
ut32_t
)0x00000020)

	)

9076 
	#RCC_AHB2LPENR_RNGLPEN
 ((
ut32_t
)0x00000040)

	)

9077 
	#RCC_AHB2LPENR_OTGFSLPEN
 ((
ut32_t
)0x00000080)

	)

9080 #i
	`defed
(
STM32F40_41xxx
)

9081 
	#RCC_AHB3LPENR_FSMCLPEN
 ((
ut32_t
)0x00000001)

	)

9084 #i
	`defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

9085 
	#RCC_AHB3LPENR_FMCLPEN
 ((
ut32_t
)0x00000001)

	)

9087 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

9088 
	#RCC_AHB3LPENR_QSPILPEN
 ((
ut32_t
)0x00000002)

	)

9092 
	#RCC_APB1LPENR_TIM2LPEN
 ((
ut32_t
)0x00000001)

	)

9093 
	#RCC_APB1LPENR_TIM3LPEN
 ((
ut32_t
)0x00000002)

	)

9094 
	#RCC_APB1LPENR_TIM4LPEN
 ((
ut32_t
)0x00000004)

	)

9095 
	#RCC_APB1LPENR_TIM5LPEN
 ((
ut32_t
)0x00000008)

	)

9096 
	#RCC_APB1LPENR_TIM6LPEN
 ((
ut32_t
)0x00000010)

	)

9097 
	#RCC_APB1LPENR_TIM7LPEN
 ((
ut32_t
)0x00000020)

	)

9098 
	#RCC_APB1LPENR_TIM12LPEN
 ((
ut32_t
)0x00000040)

	)

9099 
	#RCC_APB1LPENR_TIM13LPEN
 ((
ut32_t
)0x00000080)

	)

9100 
	#RCC_APB1LPENR_TIM14LPEN
 ((
ut32_t
)0x00000100)

	)

9101 #i
	`defed
(
STM32F410xx
)

9102 
	#RCC_APB1LPENR_LPTIM1LPEN
 ((
ut32_t
)0x00000200)

	)

9104 
	#RCC_APB1LPENR_WWDGLPEN
 ((
ut32_t
)0x00000800)

	)

9105 
	#RCC_APB1LPENR_SPI2LPEN
 ((
ut32_t
)0x00004000)

	)

9106 
	#RCC_APB1LPENR_SPI3LPEN
 ((
ut32_t
)0x00008000)

	)

9107 #i
	`defed
(
STM32F446xx
)

9108 
	#RCC_APB1LPENR_SPDIFRXLPEN
 ((
ut32_t
)0x00010000)

	)

9110 
	#RCC_APB1LPENR_USART2LPEN
 ((
ut32_t
)0x00020000)

	)

9111 
	#RCC_APB1LPENR_USART3LPEN
 ((
ut32_t
)0x00040000)

	)

9112 
	#RCC_APB1LPENR_UART4LPEN
 ((
ut32_t
)0x00080000)

	)

9113 
	#RCC_APB1LPENR_UART5LPEN
 ((
ut32_t
)0x00100000)

	)

9114 
	#RCC_APB1LPENR_I2C1LPEN
 ((
ut32_t
)0x00200000)

	)

9115 
	#RCC_APB1LPENR_I2C2LPEN
 ((
ut32_t
)0x00400000)

	)

9116 
	#RCC_APB1LPENR_I2C3LPEN
 ((
ut32_t
)0x00800000)

	)

9117 #i
	`defed
(
STM32F410xx
|| defed(
STM32F446xx
)

9118 
	#RCC_APB1LPENR_FMPI2C1LPEN
 ((
ut32_t
)0x01000000)

	)

9120 
	#RCC_APB1LPENR_CAN1LPEN
 ((
ut32_t
)0x02000000)

	)

9121 
	#RCC_APB1LPENR_CAN2LPEN
 ((
ut32_t
)0x04000000)

	)

9122 #i
	`defed
(
STM32F446xx
)

9123 
	#RCC_APB1LPENR_CECLPEN
 ((
ut32_t
)0x08000000)

	)

9125 
	#RCC_APB1LPENR_PWRLPEN
 ((
ut32_t
)0x10000000)

	)

9126 
	#RCC_APB1LPENR_DACLPEN
 ((
ut32_t
)0x20000000)

	)

9127 
	#RCC_APB1LPENR_UART7LPEN
 ((
ut32_t
)0x40000000)

	)

9128 
	#RCC_APB1LPENR_UART8LPEN
 ((
ut32_t
)0x80000000)

	)

9131 
	#RCC_APB2LPENR_TIM1LPEN
 ((
ut32_t
)0x00000001)

	)

9132 
	#RCC_APB2LPENR_TIM8LPEN
 ((
ut32_t
)0x00000002)

	)

9133 
	#RCC_APB2LPENR_USART1LPEN
 ((
ut32_t
)0x00000010)

	)

9134 
	#RCC_APB2LPENR_USART6LPEN
 ((
ut32_t
)0x00000020)

	)

9135 
	#RCC_APB2LPENR_ADC1LPEN
 ((
ut32_t
)0x00000100)

	)

9136 
	#RCC_APB2LPENR_ADC2PEN
 ((
ut32_t
)0x00000200)

	)

9137 
	#RCC_APB2LPENR_ADC3LPEN
 ((
ut32_t
)0x00000400)

	)

9138 
	#RCC_APB2LPENR_SDIOLPEN
 ((
ut32_t
)0x00000800)

	)

9139 
	#RCC_APB2LPENR_SPI1LPEN
 ((
ut32_t
)0x00001000)

	)

9140 
	#RCC_APB2LPENR_SPI4LPEN
 ((
ut32_t
)0x00002000)

	)

9141 
	#RCC_APB2LPENR_SYSCFGLPEN
 ((
ut32_t
)0x00004000)

	)

9142 
	#RCC_APB2LPENR_TIM9LPEN
 ((
ut32_t
)0x00010000)

	)

9143 
	#RCC_APB2LPENR_TIM10LPEN
 ((
ut32_t
)0x00020000)

	)

9144 
	#RCC_APB2LPENR_TIM11LPEN
 ((
ut32_t
)0x00040000)

	)

9145 
	#RCC_APB2LPENR_SPI5LPEN
 ((
ut32_t
)0x00100000)

	)

9146 
	#RCC_APB2LPENR_SPI6LPEN
 ((
ut32_t
)0x00200000)

	)

9147 
	#RCC_APB2LPENR_SAI1LPEN
 ((
ut32_t
)0x00400000)

	)

9148 #i
	`defed
(
STM32F446xx
)

9149 
	#RCC_APB2LPENR_SAI2LPEN
 ((
ut32_t
)0x00800000)

	)

9151 
	#RCC_APB2LPENR_LTDCLPEN
 ((
ut32_t
)0x04000000)

	)

9152 #i
	`defed
(
STM32F469_479xx
)

9153 
	#RCC_APB2LPENR_DSILPEN
 ((
ut32_t
)0x08000000)

	)

9157 
	#RCC_BDCR_LSEON
 ((
ut32_t
)0x00000001)

	)

9158 
	#RCC_BDCR_LSERDY
 ((
ut32_t
)0x00000002)

	)

9159 
	#RCC_BDCR_LSEBYP
 ((
ut32_t
)0x00000004)

	)

9160 
	#RCC_BDCR_LSEMOD
 ((
ut32_t
)0x00000008)

	)

9162 
	#RCC_BDCR_RTCSEL
 ((
ut32_t
)0x00000300)

	)

9163 
	#RCC_BDCR_RTCSEL_0
 ((
ut32_t
)0x00000100)

	)

9164 
	#RCC_BDCR_RTCSEL_1
 ((
ut32_t
)0x00000200)

	)

9166 
	#RCC_BDCR_RTCEN
 ((
ut32_t
)0x00008000)

	)

9167 
	#RCC_BDCR_BDRST
 ((
ut32_t
)0x00010000)

	)

9170 
	#RCC_CSR_LSION
 ((
ut32_t
)0x00000001)

	)

9171 
	#RCC_CSR_LSIRDY
 ((
ut32_t
)0x00000002)

	)

9172 
	#RCC_CSR_RMVF
 ((
ut32_t
)0x01000000)

	)

9173 
	#RCC_CSR_BORRSTF
 ((
ut32_t
)0x02000000)

	)

9174 
	#RCC_CSR_PADRSTF
 ((
ut32_t
)0x04000000)

	)

9175 
	#RCC_CSR_PORRSTF
 ((
ut32_t
)0x08000000)

	)

9176 
	#RCC_CSR_SFTRSTF
 ((
ut32_t
)0x10000000)

	)

9177 
	#RCC_CSR_WDGRSTF
 ((
ut32_t
)0x20000000)

	)

9178 
	#RCC_CSR_WWDGRSTF
 ((
ut32_t
)0x40000000)

	)

9179 
	#RCC_CSR_LPWRRSTF
 ((
ut32_t
)0x80000000)

	)

9182 
	#RCC_SSCGR_MODPER
 ((
ut32_t
)0x00001FFF)

	)

9183 
	#RCC_SSCGR_INCSTEP
 ((
ut32_t
)0x0FFFE000)

	)

9184 
	#RCC_SSCGR_SPREADSEL
 ((
ut32_t
)0x40000000)

	)

9185 
	#RCC_SSCGR_SSCGEN
 ((
ut32_t
)0x80000000)

	)

9188 
	#RCC_PLLI2SCFGR_PLLI2SM
 ((
ut32_t
)0x0000003F)

	)

9189 
	#RCC_PLLI2SCFGR_PLLI2SM_0
 ((
ut32_t
)0x00000001)

	)

9190 
	#RCC_PLLI2SCFGR_PLLI2SM_1
 ((
ut32_t
)0x00000002)

	)

9191 
	#RCC_PLLI2SCFGR_PLLI2SM_2
 ((
ut32_t
)0x00000004)

	)

9192 
	#RCC_PLLI2SCFGR_PLLI2SM_3
 ((
ut32_t
)0x00000008)

	)

9193 
	#RCC_PLLI2SCFGR_PLLI2SM_4
 ((
ut32_t
)0x00000010)

	)

9194 
	#RCC_PLLI2SCFGR_PLLI2SM_5
 ((
ut32_t
)0x00000020)

	)

9196 
	#RCC_PLLI2SCFGR_PLLI2SN
 ((
ut32_t
)0x00007FC0)

	)

9197 
	#RCC_PLLI2SCFGR_PLLI2SN_0
 ((
ut32_t
)0x00000040)

	)

9198 
	#RCC_PLLI2SCFGR_PLLI2SN_1
 ((
ut32_t
)0x00000080)

	)

9199 
	#RCC_PLLI2SCFGR_PLLI2SN_2
 ((
ut32_t
)0x00000100)

	)

9200 
	#RCC_PLLI2SCFGR_PLLI2SN_3
 ((
ut32_t
)0x00000200)

	)

9201 
	#RCC_PLLI2SCFGR_PLLI2SN_4
 ((
ut32_t
)0x00000400)

	)

9202 
	#RCC_PLLI2SCFGR_PLLI2SN_5
 ((
ut32_t
)0x00000800)

	)

9203 
	#RCC_PLLI2SCFGR_PLLI2SN_6
 ((
ut32_t
)0x00001000)

	)

9204 
	#RCC_PLLI2SCFGR_PLLI2SN_7
 ((
ut32_t
)0x00002000)

	)

9205 
	#RCC_PLLI2SCFGR_PLLI2SN_8
 ((
ut32_t
)0x00004000)

	)

9207 #i
	`defed
(
STM32F446xx
)

9208 
	#RCC_PLLI2SCFGR_PLLI2SP
 ((
ut32_t
)0x00030000)

	)

9209 
	#RCC_PLLI2SCFGR_PLLI2SP_0
 ((
ut32_t
)0x00010000)

	)

9210 
	#RCC_PLLI2SCFGR_PLLI2SP_1
 ((
ut32_t
)0x00020000)

	)

9213 
	#RCC_PLLI2SCFGR_PLLI2SQ
 ((
ut32_t
)0x0F000000)

	)

9214 
	#RCC_PLLI2SCFGR_PLLI2SQ_0
 ((
ut32_t
)0x01000000)

	)

9215 
	#RCC_PLLI2SCFGR_PLLI2SQ_1
 ((
ut32_t
)0x02000000)

	)

9216 
	#RCC_PLLI2SCFGR_PLLI2SQ_2
 ((
ut32_t
)0x04000000)

	)

9217 
	#RCC_PLLI2SCFGR_PLLI2SQ_3
 ((
ut32_t
)0x08000000)

	)

9219 
	#RCC_PLLI2SCFGR_PLLI2SR
 ((
ut32_t
)0x70000000)

	)

9220 
	#RCC_PLLI2SCFGR_PLLI2SR_0
 ((
ut32_t
)0x10000000)

	)

9221 
	#RCC_PLLI2SCFGR_PLLI2SR_1
 ((
ut32_t
)0x20000000)

	)

9222 
	#RCC_PLLI2SCFGR_PLLI2SR_2
 ((
ut32_t
)0x40000000)

	)

9225 #i
	`defed
(
STM32F446xx
)

9226 
	#RCC_PLLSAICFGR_PLLSAIM
 ((
ut32_t
)0x0000003F)

	)

9227 
	#RCC_PLLSAICFGR_PLLSAIM_0
 ((
ut32_t
)0x00000001)

	)

9228 
	#RCC_PLLSAICFGR_PLLSAIM_1
 ((
ut32_t
)0x00000002)

	)

9229 
	#RCC_PLLSAICFGR_PLLSAIM_2
 ((
ut32_t
)0x00000004)

	)

9230 
	#RCC_PLLSAICFGR_PLLSAIM_3
 ((
ut32_t
)0x00000008)

	)

9231 
	#RCC_PLLSAICFGR_PLLSAIM_4
 ((
ut32_t
)0x00000010)

	)

9232 
	#RCC_PLLSAICFGR_PLLSAIM_5
 ((
ut32_t
)0x00000020)

	)

9235 
	#RCC_PLLSAICFGR_PLLSAIN
 ((
ut32_t
)0x00007FC0)

	)

9236 
	#RCC_PLLSAICFGR_PLLSAIN_0
 ((
ut32_t
)0x00000040)

	)

9237 
	#RCC_PLLSAICFGR_PLLSAIN_1
 ((
ut32_t
)0x00000080)

	)

9238 
	#RCC_PLLSAICFGR_PLLSAIN_2
 ((
ut32_t
)0x00000100)

	)

9239 
	#RCC_PLLSAICFGR_PLLSAIN_3
 ((
ut32_t
)0x00000200)

	)

9240 
	#RCC_PLLSAICFGR_PLLSAIN_4
 ((
ut32_t
)0x00000400)

	)

9241 
	#RCC_PLLSAICFGR_PLLSAIN_5
 ((
ut32_t
)0x00000800)

	)

9242 
	#RCC_PLLSAICFGR_PLLSAIN_6
 ((
ut32_t
)0x00001000)

	)

9243 
	#RCC_PLLSAICFGR_PLLSAIN_7
 ((
ut32_t
)0x00002000)

	)

9244 
	#RCC_PLLSAICFGR_PLLSAIN_8
 ((
ut32_t
)0x00004000)

	)

9246 #i
	`defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

9247 
	#RCC_PLLSAICFGR_PLLSAIP
 ((
ut32_t
)0x00030000)

	)

9248 
	#RCC_PLLSAICFGR_PLLSAIP_0
 ((
ut32_t
)0x00010000)

	)

9249 
	#RCC_PLLSAICFGR_PLLSAIP_1
 ((
ut32_t
)0x00020000)

	)

9252 
	#RCC_PLLSAICFGR_PLLSAIQ
 ((
ut32_t
)0x0F000000)

	)

9253 
	#RCC_PLLSAICFGR_PLLSAIQ_0
 ((
ut32_t
)0x01000000)

	)

9254 
	#RCC_PLLSAICFGR_PLLSAIQ_1
 ((
ut32_t
)0x02000000)

	)

9255 
	#RCC_PLLSAICFGR_PLLSAIQ_2
 ((
ut32_t
)0x04000000)

	)

9256 
	#RCC_PLLSAICFGR_PLLSAIQ_3
 ((
ut32_t
)0x08000000)

	)

9258 
	#RCC_PLLSAICFGR_PLLSAIR
 ((
ut32_t
)0x70000000)

	)

9259 
	#RCC_PLLSAICFGR_PLLSAIR_0
 ((
ut32_t
)0x10000000)

	)

9260 
	#RCC_PLLSAICFGR_PLLSAIR_1
 ((
ut32_t
)0x20000000)

	)

9261 
	#RCC_PLLSAICFGR_PLLSAIR_2
 ((
ut32_t
)0x40000000)

	)

9264 
	#RCC_DCKCFGR_PLLI2SDIVQ
 ((
ut32_t
)0x0000001F)

	)

9265 
	#RCC_DCKCFGR_PLLSAIDIVQ
 ((
ut32_t
)0x00001F00)

	)

9266 
	#RCC_DCKCFGR_PLLSAIDIVR
 ((
ut32_t
)0x00030000)

	)

9268 
	#RCC_DCKCFGR_SAI1ASRC
 ((
ut32_t
)0x00300000)

	)

9269 
	#RCC_DCKCFGR_SAI1ASRC_0
 ((
ut32_t
)0x00100000)

	)

9270 
	#RCC_DCKCFGR_SAI1ASRC_1
 ((
ut32_t
)0x00200000)

	)

9271 #i
	`defed
(
STM32F446xx
)

9272 
	#RCC_DCKCFGR_SAI1SRC
 ((
ut32_t
)0x00300000)

	)

9273 
	#RCC_DCKCFGR_SAI1SRC_0
 ((
ut32_t
)0x00100000)

	)

9274 
	#RCC_DCKCFGR_SAI1SRC_1
 ((
ut32_t
)0x00200000)

	)

9277 
	#RCC_DCKCFGR_SAI1BSRC
 ((
ut32_t
)0x00C00000)

	)

9278 
	#RCC_DCKCFGR_SAI1BSRC_0
 ((
ut32_t
)0x00400000)

	)

9279 
	#RCC_DCKCFGR_SAI1BSRC_1
 ((
ut32_t
)0x00800000)

	)

9280 #i
	`defed
(
STM32F446xx
)

9281 
	#RCC_DCKCFGR_SAI2SRC
 ((
ut32_t
)0x00C00000)

	)

9282 
	#RCC_DCKCFGR_SAI2SRC_0
 ((
ut32_t
)0x00400000)

	)

9283 
	#RCC_DCKCFGR_SAI2SRC_1
 ((
ut32_t
)0x00800000)

	)

9286 
	#RCC_DCKCFGR_TIMPRE
 ((
ut32_t
)0x01000000)

	)

9287 #i
	`defed
(
STM32F469_479xx
)

9288 
	#RCC_DCKCFGR_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9289 
	#RCC_DCKCFGR_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9290 
	#RCC_DCKCFGR_DSISEL
 ((
ut32_t
)0x20000000)

	)

9293 #i
	`defed
(
STM32F446xx
)

9294 
	#RCC_DCKCFGR_I2S1SRC
 ((
ut32_t
)0x06000000)

	)

9295 
	#RCC_DCKCFGR_I2S1SRC_0
 ((
ut32_t
)0x02000000)

	)

9296 
	#RCC_DCKCFGR_I2S1SRC_1
 ((
ut32_t
)0x04000000)

	)

9297 
	#RCC_DCKCFGR_I2S2SRC
 ((
ut32_t
)0x18000000)

	)

9298 
	#RCC_DCKCFGR_I2S2SRC_0
 ((
ut32_t
)0x08000000)

	)

9299 
	#RCC_DCKCFGR_I2S2SRC_1
 ((
ut32_t
)0x10000000)

	)

9302 
	#RCC_CKGATENR_AHB2APB1_CKEN
 ((
ut32_t
)0x00000001)

	)

9303 
	#RCC_CKGATENR_AHB2APB2_CKEN
 ((
ut32_t
)0x00000002)

	)

9304 
	#RCC_CKGATENR_CM4DBG_CKEN
 ((
ut32_t
)0x00000004)

	)

9305 
	#RCC_CKGATENR_SPARE_CKEN
 ((
ut32_t
)0x00000008)

	)

9306 
	#RCC_CKGATENR_SRAM_CKEN
 ((
ut32_t
)0x00000010)

	)

9307 
	#RCC_CKGATENR_FLITF_CKEN
 ((
ut32_t
)0x00000020)

	)

9308 
	#RCC_CKGATENR_RCC_CKEN
 ((
ut32_t
)0x00000040)

	)

9311 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9312 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9313 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9314 
	#RCC_DCKCFGR2_CECSEL
 ((
ut32_t
)0x04000000)

	)

9315 
	#RCC_DCKCFGR2_CK48MSEL
 ((
ut32_t
)0x08000000)

	)

9316 
	#RCC_DCKCFGR2_SDIOSEL
 ((
ut32_t
)0x10000000)

	)

9317 
	#RCC_DCKCFGR2_SPDIFRXSEL
 ((
ut32_t
)0x20000000)

	)

9320 #i
	`defed
(
STM32F410xx
)

9321 
	#RCC_DCKCFGR_I2SSRC
 ((
ut32_t
)0x06000000)

	)

9322 
	#RCC_DCKCFGR_I2SSRC_0
 ((
ut32_t
)0x02000000)

	)

9323 
	#RCC_DCKCFGR_I2SSRC_1
 ((
ut32_t
)0x04000000)

	)

9326 #i
	`defed
(
STM32F410xx
)

9328 
	#RCC_DCKCFGR2_FMPI2C1SEL
 ((
ut32_t
)0x00C00000)

	)

9329 
	#RCC_DCKCFGR2_FMPI2C1SEL_0
 ((
ut32_t
)0x00400000)

	)

9330 
	#RCC_DCKCFGR2_FMPI2C1SEL_1
 ((
ut32_t
)0x00800000)

	)

9331 
	#RCC_DCKCFGR2_LPTIM1SEL
 ((
ut32_t
)0xC0000000)

	)

9332 
	#RCC_DCKCFGR2_LPTIM1SEL_0
 ((
ut32_t
)0x40000000)

	)

9333 
	#RCC_DCKCFGR2_LPTIM1SEL_1
 ((
ut32_t
)0x80000000)

	)

9341 
	#RNG_CR_RNGEN
 ((
ut32_t
)0x00000004)

	)

9342 
	#RNG_CR_IE
 ((
ut32_t
)0x00000008)

	)

9345 
	#RNG_SR_DRDY
 ((
ut32_t
)0x00000001)

	)

9346 
	#RNG_SR_CECS
 ((
ut32_t
)0x00000002)

	)

9347 
	#RNG_SR_SECS
 ((
ut32_t
)0x00000004)

	)

9348 
	#RNG_SR_CEIS
 ((
ut32_t
)0x00000020)

	)

9349 
	#RNG_SR_SEIS
 ((
ut32_t
)0x00000040)

	)

9357 
	#RTC_TR_PM
 ((
ut32_t
)0x00400000)

	)

9358 
	#RTC_TR_HT
 ((
ut32_t
)0x00300000)

	)

9359 
	#RTC_TR_HT_0
 ((
ut32_t
)0x00100000)

	)

9360 
	#RTC_TR_HT_1
 ((
ut32_t
)0x00200000)

	)

9361 
	#RTC_TR_HU
 ((
ut32_t
)0x000F0000)

	)

9362 
	#RTC_TR_HU_0
 ((
ut32_t
)0x00010000)

	)

9363 
	#RTC_TR_HU_1
 ((
ut32_t
)0x00020000)

	)

9364 
	#RTC_TR_HU_2
 ((
ut32_t
)0x00040000)

	)

9365 
	#RTC_TR_HU_3
 ((
ut32_t
)0x00080000)

	)

9366 
	#RTC_TR_MNT
 ((
ut32_t
)0x00007000)

	)

9367 
	#RTC_TR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9368 
	#RTC_TR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9369 
	#RTC_TR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9370 
	#RTC_TR_MNU
 ((
ut32_t
)0x00000F00)

	)

9371 
	#RTC_TR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9372 
	#RTC_TR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9373 
	#RTC_TR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9374 
	#RTC_TR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9375 
	#RTC_TR_ST
 ((
ut32_t
)0x00000070)

	)

9376 
	#RTC_TR_ST_0
 ((
ut32_t
)0x00000010)

	)

9377 
	#RTC_TR_ST_1
 ((
ut32_t
)0x00000020)

	)

9378 
	#RTC_TR_ST_2
 ((
ut32_t
)0x00000040)

	)

9379 
	#RTC_TR_SU
 ((
ut32_t
)0x0000000F)

	)

9380 
	#RTC_TR_SU_0
 ((
ut32_t
)0x00000001)

	)

9381 
	#RTC_TR_SU_1
 ((
ut32_t
)0x00000002)

	)

9382 
	#RTC_TR_SU_2
 ((
ut32_t
)0x00000004)

	)

9383 
	#RTC_TR_SU_3
 ((
ut32_t
)0x00000008)

	)

9386 
	#RTC_DR_YT
 ((
ut32_t
)0x00F00000)

	)

9387 
	#RTC_DR_YT_0
 ((
ut32_t
)0x00100000)

	)

9388 
	#RTC_DR_YT_1
 ((
ut32_t
)0x00200000)

	)

9389 
	#RTC_DR_YT_2
 ((
ut32_t
)0x00400000)

	)

9390 
	#RTC_DR_YT_3
 ((
ut32_t
)0x00800000)

	)

9391 
	#RTC_DR_YU
 ((
ut32_t
)0x000F0000)

	)

9392 
	#RTC_DR_YU_0
 ((
ut32_t
)0x00010000)

	)

9393 
	#RTC_DR_YU_1
 ((
ut32_t
)0x00020000)

	)

9394 
	#RTC_DR_YU_2
 ((
ut32_t
)0x00040000)

	)

9395 
	#RTC_DR_YU_3
 ((
ut32_t
)0x00080000)

	)

9396 
	#RTC_DR_WDU
 ((
ut32_t
)0x0000E000)

	)

9397 
	#RTC_DR_WDU_0
 ((
ut32_t
)0x00002000)

	)

9398 
	#RTC_DR_WDU_1
 ((
ut32_t
)0x00004000)

	)

9399 
	#RTC_DR_WDU_2
 ((
ut32_t
)0x00008000)

	)

9400 
	#RTC_DR_MT
 ((
ut32_t
)0x00001000)

	)

9401 
	#RTC_DR_MU
 ((
ut32_t
)0x00000F00)

	)

9402 
	#RTC_DR_MU_0
 ((
ut32_t
)0x00000100)

	)

9403 
	#RTC_DR_MU_1
 ((
ut32_t
)0x00000200)

	)

9404 
	#RTC_DR_MU_2
 ((
ut32_t
)0x00000400)

	)

9405 
	#RTC_DR_MU_3
 ((
ut32_t
)0x00000800)

	)

9406 
	#RTC_DR_DT
 ((
ut32_t
)0x00000030)

	)

9407 
	#RTC_DR_DT_0
 ((
ut32_t
)0x00000010)

	)

9408 
	#RTC_DR_DT_1
 ((
ut32_t
)0x00000020)

	)

9409 
	#RTC_DR_DU
 ((
ut32_t
)0x0000000F)

	)

9410 
	#RTC_DR_DU_0
 ((
ut32_t
)0x00000001)

	)

9411 
	#RTC_DR_DU_1
 ((
ut32_t
)0x00000002)

	)

9412 
	#RTC_DR_DU_2
 ((
ut32_t
)0x00000004)

	)

9413 
	#RTC_DR_DU_3
 ((
ut32_t
)0x00000008)

	)

9416 
	#RTC_CR_COE
 ((
ut32_t
)0x00800000)

	)

9417 
	#RTC_CR_OSEL
 ((
ut32_t
)0x00600000)

	)

9418 
	#RTC_CR_OSEL_0
 ((
ut32_t
)0x00200000)

	)

9419 
	#RTC_CR_OSEL_1
 ((
ut32_t
)0x00400000)

	)

9420 
	#RTC_CR_POL
 ((
ut32_t
)0x00100000)

	)

9421 
	#RTC_CR_COSEL
 ((
ut32_t
)0x00080000)

	)

9422 
	#RTC_CR_BCK
 ((
ut32_t
)0x00040000)

	)

9423 
	#RTC_CR_SUB1H
 ((
ut32_t
)0x00020000)

	)

9424 
	#RTC_CR_ADD1H
 ((
ut32_t
)0x00010000)

	)

9425 
	#RTC_CR_TSIE
 ((
ut32_t
)0x00008000)

	)

9426 
	#RTC_CR_WUTIE
 ((
ut32_t
)0x00004000)

	)

9427 
	#RTC_CR_ALRBIE
 ((
ut32_t
)0x00002000)

	)

9428 
	#RTC_CR_ALRAIE
 ((
ut32_t
)0x00001000)

	)

9429 
	#RTC_CR_TSE
 ((
ut32_t
)0x00000800)

	)

9430 
	#RTC_CR_WUTE
 ((
ut32_t
)0x00000400)

	)

9431 
	#RTC_CR_ALRBE
 ((
ut32_t
)0x00000200)

	)

9432 
	#RTC_CR_ALRAE
 ((
ut32_t
)0x00000100)

	)

9433 
	#RTC_CR_DCE
 ((
ut32_t
)0x00000080)

	)

9434 
	#RTC_CR_FMT
 ((
ut32_t
)0x00000040)

	)

9435 
	#RTC_CR_BYPSHAD
 ((
ut32_t
)0x00000020)

	)

9436 
	#RTC_CR_REFCKON
 ((
ut32_t
)0x00000010)

	)

9437 
	#RTC_CR_TSEDGE
 ((
ut32_t
)0x00000008)

	)

9438 
	#RTC_CR_WUCKSEL
 ((
ut32_t
)0x00000007)

	)

9439 
	#RTC_CR_WUCKSEL_0
 ((
ut32_t
)0x00000001)

	)

9440 
	#RTC_CR_WUCKSEL_1
 ((
ut32_t
)0x00000002)

	)

9441 
	#RTC_CR_WUCKSEL_2
 ((
ut32_t
)0x00000004)

	)

9444 
	#RTC_ISR_RECALPF
 ((
ut32_t
)0x00010000)

	)

9445 
	#RTC_ISR_TAMP1F
 ((
ut32_t
)0x00002000)

	)

9446 
	#RTC_ISR_TSOVF
 ((
ut32_t
)0x00001000)

	)

9447 
	#RTC_ISR_TSF
 ((
ut32_t
)0x00000800)

	)

9448 
	#RTC_ISR_WUTF
 ((
ut32_t
)0x00000400)

	)

9449 
	#RTC_ISR_ALRBF
 ((
ut32_t
)0x00000200)

	)

9450 
	#RTC_ISR_ALRAF
 ((
ut32_t
)0x00000100)

	)

9451 
	#RTC_ISR_INIT
 ((
ut32_t
)0x00000080)

	)

9452 
	#RTC_ISR_INITF
 ((
ut32_t
)0x00000040)

	)

9453 
	#RTC_ISR_RSF
 ((
ut32_t
)0x00000020)

	)

9454 
	#RTC_ISR_INITS
 ((
ut32_t
)0x00000010)

	)

9455 
	#RTC_ISR_SHPF
 ((
ut32_t
)0x00000008)

	)

9456 
	#RTC_ISR_WUTWF
 ((
ut32_t
)0x00000004)

	)

9457 
	#RTC_ISR_ALRBWF
 ((
ut32_t
)0x00000002)

	)

9458 
	#RTC_ISR_ALRAWF
 ((
ut32_t
)0x00000001)

	)

9461 
	#RTC_PRER_PREDIV_A
 ((
ut32_t
)0x007F0000)

	)

9462 
	#RTC_PRER_PREDIV_S
 ((
ut32_t
)0x00001FFF)

	)

9465 
	#RTC_WUTR_WUT
 ((
ut32_t
)0x0000FFFF)

	)

9468 
	#RTC_CALIBR_DCS
 ((
ut32_t
)0x00000080)

	)

9469 
	#RTC_CALIBR_DC
 ((
ut32_t
)0x0000001F)

	)

9472 
	#RTC_ALRMAR_MSK4
 ((
ut32_t
)0x80000000)

	)

9473 
	#RTC_ALRMAR_WDSEL
 ((
ut32_t
)0x40000000)

	)

9474 
	#RTC_ALRMAR_DT
 ((
ut32_t
)0x30000000)

	)

9475 
	#RTC_ALRMAR_DT_0
 ((
ut32_t
)0x10000000)

	)

9476 
	#RTC_ALRMAR_DT_1
 ((
ut32_t
)0x20000000)

	)

9477 
	#RTC_ALRMAR_DU
 ((
ut32_t
)0x0F000000)

	)

9478 
	#RTC_ALRMAR_DU_0
 ((
ut32_t
)0x01000000)

	)

9479 
	#RTC_ALRMAR_DU_1
 ((
ut32_t
)0x02000000)

	)

9480 
	#RTC_ALRMAR_DU_2
 ((
ut32_t
)0x04000000)

	)

9481 
	#RTC_ALRMAR_DU_3
 ((
ut32_t
)0x08000000)

	)

9482 
	#RTC_ALRMAR_MSK3
 ((
ut32_t
)0x00800000)

	)

9483 
	#RTC_ALRMAR_PM
 ((
ut32_t
)0x00400000)

	)

9484 
	#RTC_ALRMAR_HT
 ((
ut32_t
)0x00300000)

	)

9485 
	#RTC_ALRMAR_HT_0
 ((
ut32_t
)0x00100000)

	)

9486 
	#RTC_ALRMAR_HT_1
 ((
ut32_t
)0x00200000)

	)

9487 
	#RTC_ALRMAR_HU
 ((
ut32_t
)0x000F0000)

	)

9488 
	#RTC_ALRMAR_HU_0
 ((
ut32_t
)0x00010000)

	)

9489 
	#RTC_ALRMAR_HU_1
 ((
ut32_t
)0x00020000)

	)

9490 
	#RTC_ALRMAR_HU_2
 ((
ut32_t
)0x00040000)

	)

9491 
	#RTC_ALRMAR_HU_3
 ((
ut32_t
)0x00080000)

	)

9492 
	#RTC_ALRMAR_MSK2
 ((
ut32_t
)0x00008000)

	)

9493 
	#RTC_ALRMAR_MNT
 ((
ut32_t
)0x00007000)

	)

9494 
	#RTC_ALRMAR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9495 
	#RTC_ALRMAR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9496 
	#RTC_ALRMAR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9497 
	#RTC_ALRMAR_MNU
 ((
ut32_t
)0x00000F00)

	)

9498 
	#RTC_ALRMAR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9499 
	#RTC_ALRMAR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9500 
	#RTC_ALRMAR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9501 
	#RTC_ALRMAR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9502 
	#RTC_ALRMAR_MSK1
 ((
ut32_t
)0x00000080)

	)

9503 
	#RTC_ALRMAR_ST
 ((
ut32_t
)0x00000070)

	)

9504 
	#RTC_ALRMAR_ST_0
 ((
ut32_t
)0x00000010)

	)

9505 
	#RTC_ALRMAR_ST_1
 ((
ut32_t
)0x00000020)

	)

9506 
	#RTC_ALRMAR_ST_2
 ((
ut32_t
)0x00000040)

	)

9507 
	#RTC_ALRMAR_SU
 ((
ut32_t
)0x0000000F)

	)

9508 
	#RTC_ALRMAR_SU_0
 ((
ut32_t
)0x00000001)

	)

9509 
	#RTC_ALRMAR_SU_1
 ((
ut32_t
)0x00000002)

	)

9510 
	#RTC_ALRMAR_SU_2
 ((
ut32_t
)0x00000004)

	)

9511 
	#RTC_ALRMAR_SU_3
 ((
ut32_t
)0x00000008)

	)

9514 
	#RTC_ALRMBR_MSK4
 ((
ut32_t
)0x80000000)

	)

9515 
	#RTC_ALRMBR_WDSEL
 ((
ut32_t
)0x40000000)

	)

9516 
	#RTC_ALRMBR_DT
 ((
ut32_t
)0x30000000)

	)

9517 
	#RTC_ALRMBR_DT_0
 ((
ut32_t
)0x10000000)

	)

9518 
	#RTC_ALRMBR_DT_1
 ((
ut32_t
)0x20000000)

	)

9519 
	#RTC_ALRMBR_DU
 ((
ut32_t
)0x0F000000)

	)

9520 
	#RTC_ALRMBR_DU_0
 ((
ut32_t
)0x01000000)

	)

9521 
	#RTC_ALRMBR_DU_1
 ((
ut32_t
)0x02000000)

	)

9522 
	#RTC_ALRMBR_DU_2
 ((
ut32_t
)0x04000000)

	)

9523 
	#RTC_ALRMBR_DU_3
 ((
ut32_t
)0x08000000)

	)

9524 
	#RTC_ALRMBR_MSK3
 ((
ut32_t
)0x00800000)

	)

9525 
	#RTC_ALRMBR_PM
 ((
ut32_t
)0x00400000)

	)

9526 
	#RTC_ALRMBR_HT
 ((
ut32_t
)0x00300000)

	)

9527 
	#RTC_ALRMBR_HT_0
 ((
ut32_t
)0x00100000)

	)

9528 
	#RTC_ALRMBR_HT_1
 ((
ut32_t
)0x00200000)

	)

9529 
	#RTC_ALRMBR_HU
 ((
ut32_t
)0x000F0000)

	)

9530 
	#RTC_ALRMBR_HU_0
 ((
ut32_t
)0x00010000)

	)

9531 
	#RTC_ALRMBR_HU_1
 ((
ut32_t
)0x00020000)

	)

9532 
	#RTC_ALRMBR_HU_2
 ((
ut32_t
)0x00040000)

	)

9533 
	#RTC_ALRMBR_HU_3
 ((
ut32_t
)0x00080000)

	)

9534 
	#RTC_ALRMBR_MSK2
 ((
ut32_t
)0x00008000)

	)

9535 
	#RTC_ALRMBR_MNT
 ((
ut32_t
)0x00007000)

	)

9536 
	#RTC_ALRMBR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9537 
	#RTC_ALRMBR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9538 
	#RTC_ALRMBR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9539 
	#RTC_ALRMBR_MNU
 ((
ut32_t
)0x00000F00)

	)

9540 
	#RTC_ALRMBR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9541 
	#RTC_ALRMBR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9542 
	#RTC_ALRMBR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9543 
	#RTC_ALRMBR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9544 
	#RTC_ALRMBR_MSK1
 ((
ut32_t
)0x00000080)

	)

9545 
	#RTC_ALRMBR_ST
 ((
ut32_t
)0x00000070)

	)

9546 
	#RTC_ALRMBR_ST_0
 ((
ut32_t
)0x00000010)

	)

9547 
	#RTC_ALRMBR_ST_1
 ((
ut32_t
)0x00000020)

	)

9548 
	#RTC_ALRMBR_ST_2
 ((
ut32_t
)0x00000040)

	)

9549 
	#RTC_ALRMBR_SU
 ((
ut32_t
)0x0000000F)

	)

9550 
	#RTC_ALRMBR_SU_0
 ((
ut32_t
)0x00000001)

	)

9551 
	#RTC_ALRMBR_SU_1
 ((
ut32_t
)0x00000002)

	)

9552 
	#RTC_ALRMBR_SU_2
 ((
ut32_t
)0x00000004)

	)

9553 
	#RTC_ALRMBR_SU_3
 ((
ut32_t
)0x00000008)

	)

9556 
	#RTC_WPR_KEY
 ((
ut32_t
)0x000000FF)

	)

9559 
	#RTC_SSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

9562 
	#RTC_SHIFTR_SUBFS
 ((
ut32_t
)0x00007FFF)

	)

9563 
	#RTC_SHIFTR_ADD1S
 ((
ut32_t
)0x80000000)

	)

9566 
	#RTC_TSTR_PM
 ((
ut32_t
)0x00400000)

	)

9567 
	#RTC_TSTR_HT
 ((
ut32_t
)0x00300000)

	)

9568 
	#RTC_TSTR_HT_0
 ((
ut32_t
)0x00100000)

	)

9569 
	#RTC_TSTR_HT_1
 ((
ut32_t
)0x00200000)

	)

9570 
	#RTC_TSTR_HU
 ((
ut32_t
)0x000F0000)

	)

9571 
	#RTC_TSTR_HU_0
 ((
ut32_t
)0x00010000)

	)

9572 
	#RTC_TSTR_HU_1
 ((
ut32_t
)0x00020000)

	)

9573 
	#RTC_TSTR_HU_2
 ((
ut32_t
)0x00040000)

	)

9574 
	#RTC_TSTR_HU_3
 ((
ut32_t
)0x00080000)

	)

9575 
	#RTC_TSTR_MNT
 ((
ut32_t
)0x00007000)

	)

9576 
	#RTC_TSTR_MNT_0
 ((
ut32_t
)0x00001000)

	)

9577 
	#RTC_TSTR_MNT_1
 ((
ut32_t
)0x00002000)

	)

9578 
	#RTC_TSTR_MNT_2
 ((
ut32_t
)0x00004000)

	)

9579 
	#RTC_TSTR_MNU
 ((
ut32_t
)0x00000F00)

	)

9580 
	#RTC_TSTR_MNU_0
 ((
ut32_t
)0x00000100)

	)

9581 
	#RTC_TSTR_MNU_1
 ((
ut32_t
)0x00000200)

	)

9582 
	#RTC_TSTR_MNU_2
 ((
ut32_t
)0x00000400)

	)

9583 
	#RTC_TSTR_MNU_3
 ((
ut32_t
)0x00000800)

	)

9584 
	#RTC_TSTR_ST
 ((
ut32_t
)0x00000070)

	)

9585 
	#RTC_TSTR_ST_0
 ((
ut32_t
)0x00000010)

	)

9586 
	#RTC_TSTR_ST_1
 ((
ut32_t
)0x00000020)

	)

9587 
	#RTC_TSTR_ST_2
 ((
ut32_t
)0x00000040)

	)

9588 
	#RTC_TSTR_SU
 ((
ut32_t
)0x0000000F)

	)

9589 
	#RTC_TSTR_SU_0
 ((
ut32_t
)0x00000001)

	)

9590 
	#RTC_TSTR_SU_1
 ((
ut32_t
)0x00000002)

	)

9591 
	#RTC_TSTR_SU_2
 ((
ut32_t
)0x00000004)

	)

9592 
	#RTC_TSTR_SU_3
 ((
ut32_t
)0x00000008)

	)

9595 
	#RTC_TSDR_WDU
 ((
ut32_t
)0x0000E000)

	)

9596 
	#RTC_TSDR_WDU_0
 ((
ut32_t
)0x00002000)

	)

9597 
	#RTC_TSDR_WDU_1
 ((
ut32_t
)0x00004000)

	)

9598 
	#RTC_TSDR_WDU_2
 ((
ut32_t
)0x00008000)

	)

9599 
	#RTC_TSDR_MT
 ((
ut32_t
)0x00001000)

	)

9600 
	#RTC_TSDR_MU
 ((
ut32_t
)0x00000F00)

	)

9601 
	#RTC_TSDR_MU_0
 ((
ut32_t
)0x00000100)

	)

9602 
	#RTC_TSDR_MU_1
 ((
ut32_t
)0x00000200)

	)

9603 
	#RTC_TSDR_MU_2
 ((
ut32_t
)0x00000400)

	)

9604 
	#RTC_TSDR_MU_3
 ((
ut32_t
)0x00000800)

	)

9605 
	#RTC_TSDR_DT
 ((
ut32_t
)0x00000030)

	)

9606 
	#RTC_TSDR_DT_0
 ((
ut32_t
)0x00000010)

	)

9607 
	#RTC_TSDR_DT_1
 ((
ut32_t
)0x00000020)

	)

9608 
	#RTC_TSDR_DU
 ((
ut32_t
)0x0000000F)

	)

9609 
	#RTC_TSDR_DU_0
 ((
ut32_t
)0x00000001)

	)

9610 
	#RTC_TSDR_DU_1
 ((
ut32_t
)0x00000002)

	)

9611 
	#RTC_TSDR_DU_2
 ((
ut32_t
)0x00000004)

	)

9612 
	#RTC_TSDR_DU_3
 ((
ut32_t
)0x00000008)

	)

9615 
	#RTC_TSSSR_SS
 ((
ut32_t
)0x0000FFFF)

	)

9618 
	#RTC_CALR_CALP
 ((
ut32_t
)0x00008000)

	)

9619 
	#RTC_CALR_CALW8
 ((
ut32_t
)0x00004000)

	)

9620 
	#RTC_CALR_CALW16
 ((
ut32_t
)0x00002000)

	)

9621 
	#RTC_CALR_CALM
 ((
ut32_t
)0x000001FF)

	)

9622 
	#RTC_CALR_CALM_0
 ((
ut32_t
)0x00000001)

	)

9623 
	#RTC_CALR_CALM_1
 ((
ut32_t
)0x00000002)

	)

9624 
	#RTC_CALR_CALM_2
 ((
ut32_t
)0x00000004)

	)

9625 
	#RTC_CALR_CALM_3
 ((
ut32_t
)0x00000008)

	)

9626 
	#RTC_CALR_CALM_4
 ((
ut32_t
)0x00000010)

	)

9627 
	#RTC_CALR_CALM_5
 ((
ut32_t
)0x00000020)

	)

9628 
	#RTC_CALR_CALM_6
 ((
ut32_t
)0x00000040)

	)

9629 
	#RTC_CALR_CALM_7
 ((
ut32_t
)0x00000080)

	)

9630 
	#RTC_CALR_CALM_8
 ((
ut32_t
)0x00000100)

	)

9633 
	#RTC_TAFCR_ALARMOUTTYPE
 ((
ut32_t
)0x00040000)

	)

9634 
	#RTC_TAFCR_TSINSEL
 ((
ut32_t
)0x00020000)

	)

9635 
	#RTC_TAFCR_TAMPINSEL
 ((
ut32_t
)0x00010000)

	)

9636 
	#RTC_TAFCR_TAMPPUDIS
 ((
ut32_t
)0x00008000)

	)

9637 
	#RTC_TAFCR_TAMPPRCH
 ((
ut32_t
)0x00006000)

	)

9638 
	#RTC_TAFCR_TAMPPRCH_0
 ((
ut32_t
)0x00002000)

	)

9639 
	#RTC_TAFCR_TAMPPRCH_1
 ((
ut32_t
)0x00004000)

	)

9640 
	#RTC_TAFCR_TAMPFLT
 ((
ut32_t
)0x00001800)

	)

9641 
	#RTC_TAFCR_TAMPFLT_0
 ((
ut32_t
)0x00000800)

	)

9642 
	#RTC_TAFCR_TAMPFLT_1
 ((
ut32_t
)0x00001000)

	)

9643 
	#RTC_TAFCR_TAMPFREQ
 ((
ut32_t
)0x00000700)

	)

9644 
	#RTC_TAFCR_TAMPFREQ_0
 ((
ut32_t
)0x00000100)

	)

9645 
	#RTC_TAFCR_TAMPFREQ_1
 ((
ut32_t
)0x00000200)

	)

9646 
	#RTC_TAFCR_TAMPFREQ_2
 ((
ut32_t
)0x00000400)

	)

9647 
	#RTC_TAFCR_TAMPTS
 ((
ut32_t
)0x00000080)

	)

9648 
	#RTC_TAFCR_TAMPIE
 ((
ut32_t
)0x00000004)

	)

9649 
	#RTC_TAFCR_TAMP1TRG
 ((
ut32_t
)0x00000002)

	)

9650 
	#RTC_TAFCR_TAMP1E
 ((
ut32_t
)0x00000001)

	)

9653 
	#RTC_ALRMASSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

9654 
	#RTC_ALRMASSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

9655 
	#RTC_ALRMASSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

9656 
	#RTC_ALRMASSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

9657 
	#RTC_ALRMASSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

9658 
	#RTC_ALRMASSR_SS
 ((
ut32_t
)0x00007FFF)

	)

9661 
	#RTC_ALRMBSSR_MASKSS
 ((
ut32_t
)0x0F000000)

	)

9662 
	#RTC_ALRMBSSR_MASKSS_0
 ((
ut32_t
)0x01000000)

	)

9663 
	#RTC_ALRMBSSR_MASKSS_1
 ((
ut32_t
)0x02000000)

	)

9664 
	#RTC_ALRMBSSR_MASKSS_2
 ((
ut32_t
)0x04000000)

	)

9665 
	#RTC_ALRMBSSR_MASKSS_3
 ((
ut32_t
)0x08000000)

	)

9666 
	#RTC_ALRMBSSR_SS
 ((
ut32_t
)0x00007FFF)

	)

9669 
	#RTC_BKP0R
 ((
ut32_t
)0xFFFFFFFF)

	)

9672 
	#RTC_BKP1R
 ((
ut32_t
)0xFFFFFFFF)

	)

9675 
	#RTC_BKP2R
 ((
ut32_t
)0xFFFFFFFF)

	)

9678 
	#RTC_BKP3R
 ((
ut32_t
)0xFFFFFFFF)

	)

9681 
	#RTC_BKP4R
 ((
ut32_t
)0xFFFFFFFF)

	)

9684 
	#RTC_BKP5R
 ((
ut32_t
)0xFFFFFFFF)

	)

9687 
	#RTC_BKP6R
 ((
ut32_t
)0xFFFFFFFF)

	)

9690 
	#RTC_BKP7R
 ((
ut32_t
)0xFFFFFFFF)

	)

9693 
	#RTC_BKP8R
 ((
ut32_t
)0xFFFFFFFF)

	)

9696 
	#RTC_BKP9R
 ((
ut32_t
)0xFFFFFFFF)

	)

9699 
	#RTC_BKP10R
 ((
ut32_t
)0xFFFFFFFF)

	)

9702 
	#RTC_BKP11R
 ((
ut32_t
)0xFFFFFFFF)

	)

9705 
	#RTC_BKP12R
 ((
ut32_t
)0xFFFFFFFF)

	)

9708 
	#RTC_BKP13R
 ((
ut32_t
)0xFFFFFFFF)

	)

9711 
	#RTC_BKP14R
 ((
ut32_t
)0xFFFFFFFF)

	)

9714 
	#RTC_BKP15R
 ((
ut32_t
)0xFFFFFFFF)

	)

9717 
	#RTC_BKP16R
 ((
ut32_t
)0xFFFFFFFF)

	)

9720 
	#RTC_BKP17R
 ((
ut32_t
)0xFFFFFFFF)

	)

9723 
	#RTC_BKP18R
 ((
ut32_t
)0xFFFFFFFF)

	)

9726 
	#RTC_BKP19R
 ((
ut32_t
)0xFFFFFFFF)

	)

9734 
	#SAI_GCR_SYNCIN
 ((
ut32_t
)0x00000003

	)

9735 
	#SAI_GCR_SYNCIN_0
 ((
ut32_t
)0x00000001

	)

9736 
	#SAI_GCR_SYNCIN_1
 ((
ut32_t
)0x00000002

	)

9738 
	#SAI_GCR_SYNCOUT
 ((
ut32_t
)0x00000030

	)

9739 
	#SAI_GCR_SYNCOUT_0
 ((
ut32_t
)0x00000010

	)

9740 
	#SAI_GCR_SYNCOUT_1
 ((
ut32_t
)0x00000020

	)

9743 
	#SAI_xCR1_MODE
 ((
ut32_t
)0x00000003

	)

9744 
	#SAI_xCR1_MODE_0
 ((
ut32_t
)0x00000001

	)

9745 
	#SAI_xCR1_MODE_1
 ((
ut32_t
)0x00000002

	)

9747 
	#SAI_xCR1_PRTCFG
 ((
ut32_t
)0x0000000C

	)

9748 
	#SAI_xCR1_PRTCFG_0
 ((
ut32_t
)0x00000004

	)

9749 
	#SAI_xCR1_PRTCFG_1
 ((
ut32_t
)0x00000008

	)

9751 
	#SAI_xCR1_DS
 ((
ut32_t
)0x000000E0

	)

9752 
	#SAI_xCR1_DS_0
 ((
ut32_t
)0x00000020

	)

9753 
	#SAI_xCR1_DS_1
 ((
ut32_t
)0x00000040

	)

9754 
	#SAI_xCR1_DS_2
 ((
ut32_t
)0x00000080

	)

9756 
	#SAI_xCR1_LSBFIRST
 ((
ut32_t
)0x00000100

	)

9757 
	#SAI_xCR1_CKSTR
 ((
ut32_t
)0x00000200

	)

9759 
	#SAI_xCR1_SYNCEN
 ((
ut32_t
)0x00000C00

	)

9760 
	#SAI_xCR1_SYNCEN_0
 ((
ut32_t
)0x00000400

	)

9761 
	#SAI_xCR1_SYNCEN_1
 ((
ut32_t
)0x00000800

	)

9763 
	#SAI_xCR1_MONO
 ((
ut32_t
)0x00001000

	)

9764 
	#SAI_xCR1_OUTDRIV
 ((
ut32_t
)0x00002000

	)

9765 
	#SAI_xCR1_SAIEN
 ((
ut32_t
)0x00010000

	)

9766 
	#SAI_xCR1_DMAEN
 ((
ut32_t
)0x00020000

	)

9767 
	#SAI_xCR1_NODIV
 ((
ut32_t
)0x00080000

	)

9769 
	#SAI_xCR1_MCKDIV
 ((
ut32_t
)0x00780000

	)

9770 
	#SAI_xCR1_MCKDIV_0
 ((
ut32_t
)0x00080000

	)

9771 
	#SAI_xCR1_MCKDIV_1
 ((
ut32_t
)0x00100000

	)

9772 
	#SAI_xCR1_MCKDIV_2
 ((
ut32_t
)0x00200000

	)

9773 
	#SAI_xCR1_MCKDIV_3
 ((
ut32_t
)0x00400000

	)

9776 
	#SAI_xCR2_FTH
 ((
ut32_t
)0x00000003

	)

9777 
	#SAI_xCR2_FTH_0
 ((
ut32_t
)0x00000001

	)

9778 
	#SAI_xCR2_FTH_1
 ((
ut32_t
)0x00000002

	)

9780 
	#SAI_xCR2_FFLUSH
 ((
ut32_t
)0x00000008

	)

9781 
	#SAI_xCR2_TRIS
 ((
ut32_t
)0x00000010

	)

9782 
	#SAI_xCR2_MUTE
 ((
ut32_t
)0x00000020

	)

9783 
	#SAI_xCR2_MUTEVAL
 ((
ut32_t
)0x00000040

	)

9785 
	#SAI_xCR2_MUTECNT
 ((
ut32_t
)0x00001F80

	)

9786 
	#SAI_xCR2_MUTECNT_0
 ((
ut32_t
)0x00000080

	)

9787 
	#SAI_xCR2_MUTECNT_1
 ((
ut32_t
)0x00000100

	)

9788 
	#SAI_xCR2_MUTECNT_2
 ((
ut32_t
)0x00000200

	)

9789 
	#SAI_xCR2_MUTECNT_3
 ((
ut32_t
)0x00000400

	)

9790 
	#SAI_xCR2_MUTECNT_4
 ((
ut32_t
)0x00000800

	)

9791 
	#SAI_xCR2_MUTECNT_5
 ((
ut32_t
)0x00001000

	)

9793 
	#SAI_xCR2_CPL
 ((
ut32_t
)0x00080000

	)

9795 
	#SAI_xCR2_COMP
 ((
ut32_t
)0x0000C000

	)

9796 
	#SAI_xCR2_COMP_0
 ((
ut32_t
)0x00004000

	)

9797 
	#SAI_xCR2_COMP_1
 ((
ut32_t
)0x00008000

	)

9800 
	#SAI_xFRCR_FRL
 ((
ut32_t
)0x000000FF

	)

9801 
	#SAI_xFRCR_FRL_0
 ((
ut32_t
)0x00000001

	)

9802 
	#SAI_xFRCR_FRL_1
 ((
ut32_t
)0x00000002

	)

9803 
	#SAI_xFRCR_FRL_2
 ((
ut32_t
)0x00000004

	)

9804 
	#SAI_xFRCR_FRL_3
 ((
ut32_t
)0x00000008

	)

9805 
	#SAI_xFRCR_FRL_4
 ((
ut32_t
)0x00000010

	)

9806 
	#SAI_xFRCR_FRL_5
 ((
ut32_t
)0x00000020

	)

9807 
	#SAI_xFRCR_FRL_6
 ((
ut32_t
)0x00000040

	)

9808 
	#SAI_xFRCR_FRL_7
 ((
ut32_t
)0x00000080

	)

9810 
	#SAI_xFRCR_FSALL
 ((
ut32_t
)0x00007F00

	)

9811 
	#SAI_xFRCR_FSALL_0
 ((
ut32_t
)0x00000100

	)

9812 
	#SAI_xFRCR_FSALL_1
 ((
ut32_t
)0x00000200

	)

9813 
	#SAI_xFRCR_FSALL_2
 ((
ut32_t
)0x00000400

	)

9814 
	#SAI_xFRCR_FSALL_3
 ((
ut32_t
)0x00000800

	)

9815 
	#SAI_xFRCR_FSALL_4
 ((
ut32_t
)0x00001000

	)

9816 
	#SAI_xFRCR_FSALL_5
 ((
ut32_t
)0x00002000

	)

9817 
	#SAI_xFRCR_FSALL_6
 ((
ut32_t
)0x00004000

	)

9819 
	#SAI_xFRCR_FSDEF
 ((
ut32_t
)0x00010000

	)

9820 
	#SAI_xFRCR_FSPO
 ((
ut32_t
)0x00020000

	)

9821 
	#SAI_xFRCR_FSOFF
 ((
ut32_t
)0x00040000

	)

9824 
	#SAI_xSLOTR_FBOFF
 ((
ut32_t
)0x0000001F

	)

9825 
	#SAI_xSLOTR_FBOFF_0
 ((
ut32_t
)0x00000001

	)

9826 
	#SAI_xSLOTR_FBOFF_1
 ((
ut32_t
)0x00000002

	)

9827 
	#SAI_xSLOTR_FBOFF_2
 ((
ut32_t
)0x00000004

	)

9828 
	#SAI_xSLOTR_FBOFF_3
 ((
ut32_t
)0x00000008

	)

9829 
	#SAI_xSLOTR_FBOFF_4
 ((
ut32_t
)0x00000010

	)

9831 
	#SAI_xSLOTR_SLOTSZ
 ((
ut32_t
)0x000000C0

	)

9832 
	#SAI_xSLOTR_SLOTSZ_0
 ((
ut32_t
)0x00000040

	)

9833 
	#SAI_xSLOTR_SLOTSZ_1
 ((
ut32_t
)0x00000080

	)

9835 
	#SAI_xSLOTR_NBSLOT
 ((
ut32_t
)0x00000F00

	)

9836 
	#SAI_xSLOTR_NBSLOT_0
 ((
ut32_t
)0x00000100

	)

9837 
	#SAI_xSLOTR_NBSLOT_1
 ((
ut32_t
)0x00000200

	)

9838 
	#SAI_xSLOTR_NBSLOT_2
 ((
ut32_t
)0x00000400

	)

9839 
	#SAI_xSLOTR_NBSLOT_3
 ((
ut32_t
)0x00000800

	)

9841 
	#SAI_xSLOTR_SLOTEN
 ((
ut32_t
)0xFFFF0000

	)

9844 
	#SAI_xIMR_OVRUDRIE
 ((
ut32_t
)0x00000001

	)

9845 
	#SAI_xIMR_MUTEDETIE
 ((
ut32_t
)0x00000002

	)

9846 
	#SAI_xIMR_WCKCFGIE
 ((
ut32_t
)0x00000004

	)

9847 
	#SAI_xIMR_FREQIE
 ((
ut32_t
)0x00000008

	)

9848 
	#SAI_xIMR_CNRDYIE
 ((
ut32_t
)0x00000010

	)

9849 
	#SAI_xIMR_AFSDETIE
 ((
ut32_t
)0x00000020

	)

9850 
	#SAI_xIMR_LFSDETIE
 ((
ut32_t
)0x00000040

	)

9853 
	#SAI_xSR_OVRUDR
 ((
ut32_t
)0x00000001

	)

9854 
	#SAI_xSR_MUTEDET
 ((
ut32_t
)0x00000002

	)

9855 
	#SAI_xSR_WCKCFG
 ((
ut32_t
)0x00000004

	)

9856 
	#SAI_xSR_FREQ
 ((
ut32_t
)0x00000008

	)

9857 
	#SAI_xSR_CNRDY
 ((
ut32_t
)0x00000010

	)

9858 
	#SAI_xSR_AFSDET
 ((
ut32_t
)0x00000020

	)

9859 
	#SAI_xSR_LFSDET
 ((
ut32_t
)0x00000040

	)

9861 
	#SAI_xSR_FLVL
 ((
ut32_t
)0x00070000

	)

9862 
	#SAI_xSR_FLVL_0
 ((
ut32_t
)0x00010000

	)

9863 
	#SAI_xSR_FLVL_1
 ((
ut32_t
)0x00020000

	)

9864 
	#SAI_xSR_FLVL_2
 ((
ut32_t
)0x00030000

	)

9867 
	#SAI_xCLRFR_COVRUDR
 ((
ut32_t
)0x00000001

	)

9868 
	#SAI_xCLRFR_CMUTEDET
 ((
ut32_t
)0x00000002

	)

9869 
	#SAI_xCLRFR_CWCKCFG
 ((
ut32_t
)0x00000004

	)

9870 
	#SAI_xCLRFR_CFREQ
 ((
ut32_t
)0x00000008

	)

9871 
	#SAI_xCLRFR_CCNRDY
 ((
ut32_t
)0x00000010

	)

9872 
	#SAI_xCLRFR_CAFSDET
 ((
ut32_t
)0x00000020

	)

9873 
	#SAI_xCLRFR_CLFSDET
 ((
ut32_t
)0x00000040

	)

9876 
	#SAI_xDR_DATA
 ((
ut32_t
)0xFFFFFFFF)

	)

9878 #i
	`defed
(
STM32F446xx
)

9885 
	#SPDIFRX_CR_SPDIFEN
 ((
ut32_t
)0x00000003

	)

9886 
	#SPDIFRX_CR_RXDMAEN
 ((
ut32_t
)0x00000004

	)

9887 
	#SPDIFRX_CR_RXSTEO
 ((
ut32_t
)0x00000008

	)

9888 
	#SPDIFRX_CR_DRFMT
 ((
ut32_t
)0x00000030

	)

9889 
	#SPDIFRX_CR_PMSK
 ((
ut32_t
)0x00000040

	)

9890 
	#SPDIFRX_CR_VMSK
 ((
ut32_t
)0x00000080

	)

9891 
	#SPDIFRX_CR_CUMSK
 ((
ut32_t
)0x00000100

	)

9892 
	#SPDIFRX_CR_PTMSK
 ((
ut32_t
)0x00000200

	)

9893 
	#SPDIFRX_CR_CBDMAEN
 ((
ut32_t
)0x00000400

	)

9894 
	#SPDIFRX_CR_CHSEL
 ((
ut32_t
)0x00000800

	)

9895 
	#SPDIFRX_CR_NBTR
 ((
ut32_t
)0x00003000

	)

9896 
	#SPDIFRX_CR_WFA
 ((
ut32_t
)0x00004000

	)

9897 
	#SPDIFRX_CR_INSEL
 ((
ut32_t
)0x00070000

	)

9900 
	#SPDIFRX_IMR_RXNEIE
 ((
ut32_t
)0x00000001

	)

9901 
	#SPDIFRX_IMR_CSRNEIE
 ((
ut32_t
)0x00000002

	)

9902 
	#SPDIFRX_IMR_PERRIE
 ((
ut32_t
)0x00000004

	)

9903 
	#SPDIFRX_IMR_OVRIE
 ((
ut32_t
)0x00000008

	)

9904 
	#SPDIFRX_IMR_SBLKIE
 ((
ut32_t
)0x00000010

	)

9905 
	#SPDIFRX_IMR_SYNCDIE
 ((
ut32_t
)0x00000020

	)

9906 
	#SPDIFRX_IMR_IFEIE
 ((
ut32_t
)0x00000040

	)

9909 
	#SPDIFRX_SR_RXNE
 ((
ut32_t
)0x00000001

	)

9910 
	#SPDIFRX_SR_CSRNE
 ((
ut32_t
)0x00000002

	)

9911 
	#SPDIFRX_SR_PERR
 ((
ut32_t
)0x00000004

	)

9912 
	#SPDIFRX_SR_OVR
 ((
ut32_t
)0x00000008

	)

9913 
	#SPDIFRX_SR_SBD
 ((
ut32_t
)0x00000010

	)

9914 
	#SPDIFRX_SR_SYNCD
 ((
ut32_t
)0x00000020

	)

9915 
	#SPDIFRX_SR_FERR
 ((
ut32_t
)0x00000040

	)

9916 
	#SPDIFRX_SR_SERR
 ((
ut32_t
)0x00000080

	)

9917 
	#SPDIFRX_SR_TERR
 ((
ut32_t
)0x00000100

	)

9918 
	#SPDIFRX_SR_WIDTH5
 ((
ut32_t
)0x7FFF0000

	)

9921 
	#SPDIFRX_IFCR_PERRCF
 ((
ut32_t
)0x00000004

	)

9922 
	#SPDIFRX_IFCR_OVRCF
 ((
ut32_t
)0x00000008

	)

9923 
	#SPDIFRX_IFCR_SBDCF
 ((
ut32_t
)0x00000010

	)

9924 
	#SPDIFRX_IFCR_SYNCDCF
 ((
ut32_t
)0x00000020

	)

9927 
	#SPDIFRX_DR0_DR
 ((
ut32_t
)0x00FFFFFF

	)

9928 
	#SPDIFRX_DR0_PE
 ((
ut32_t
)0x01000000

	)

9929 
	#SPDIFRX_DR0_V
 ((
ut32_t
)0x02000000

	)

9930 
	#SPDIFRX_DR0_U
 ((
ut32_t
)0x04000000

	)

9931 
	#SPDIFRX_DR0_C
 ((
ut32_t
)0x08000000

	)

9932 
	#SPDIFRX_DR0_PT
 ((
ut32_t
)0x30000000

	)

9935 
	#SPDIFRX_DR1_DR
 ((
ut32_t
)0xFFFFFF00

	)

9936 
	#SPDIFRX_DR1_PT
 ((
ut32_t
)0x00000030

	)

9937 
	#SPDIFRX_DR1_C
 ((
ut32_t
)0x00000008

	)

9938 
	#SPDIFRX_DR1_U
 ((
ut32_t
)0x00000004

	)

9939 
	#SPDIFRX_DR1_V
 ((
ut32_t
)0x00000002

	)

9940 
	#SPDIFRX_DR1_PE
 ((
ut32_t
)0x00000001

	)

9943 
	#SPDIFRX_DR1_DRNL1
 ((
ut32_t
)0xFFFF0000

	)

9944 
	#SPDIFRX_DR1_DRNL2
 ((
ut32_t
)0x0000FFFF

	)

9947 
	#SPDIFRX_CSR_USR
 ((
ut32_t
)0x0000FFFF

	)

9948 
	#SPDIFRX_CSR_CS
 ((
ut32_t
)0x00FF0000

	)

9949 
	#SPDIFRX_CSR_SOB
 ((
ut32_t
)0x01000000

	)

9952 
	#SPDIFRX_DIR_THI
 ((
ut32_t
)0x000013FF

	)

9953 
	#SPDIFRX_DIR_TLO
 ((
ut32_t
)0x1FFF0000

	)

9962 
	#SDIO_POWER_PWRCTRL
 ((
ut8_t
)0x03

	)

9963 
	#SDIO_POWER_PWRCTRL_0
 ((
ut8_t
)0x01

	)

9964 
	#SDIO_POWER_PWRCTRL_1
 ((
ut8_t
)0x02

	)

9967 
	#SDIO_CLKCR_CLKDIV
 ((
ut16_t
)0x00FF

	)

9968 
	#SDIO_CLKCR_CLKEN
 ((
ut16_t
)0x0100

	)

9969 
	#SDIO_CLKCR_PWRSAV
 ((
ut16_t
)0x0200

	)

9970 
	#SDIO_CLKCR_BYPASS
 ((
ut16_t
)0x0400

	)

9972 
	#SDIO_CLKCR_WIDBUS
 ((
ut16_t
)0x1800

	)

9973 
	#SDIO_CLKCR_WIDBUS_0
 ((
ut16_t
)0x0800

	)

9974 
	#SDIO_CLKCR_WIDBUS_1
 ((
ut16_t
)0x1000

	)

9976 
	#SDIO_CLKCR_NEGEDGE
 ((
ut16_t
)0x2000

	)

9977 
	#SDIO_CLKCR_HWFC_EN
 ((
ut16_t
)0x4000

	)

9980 
	#SDIO_ARG_CMDARG
 ((
ut32_t
)0xFFFFFFFF

	)

9983 
	#SDIO_CMD_CMDINDEX
 ((
ut16_t
)0x003F

	)

9985 
	#SDIO_CMD_WAITRESP
 ((
ut16_t
)0x00C0

	)

9986 
	#SDIO_CMD_WAITRESP_0
 ((
ut16_t
)0x0040

	)

9987 
	#SDIO_CMD_WAITRESP_1
 ((
ut16_t
)0x0080

	)

9989 
	#SDIO_CMD_WAITINT
 ((
ut16_t
)0x0100

	)

9990 
	#SDIO_CMD_WAITPEND
 ((
ut16_t
)0x0200

	)

9991 
	#SDIO_CMD_CPSMEN
 ((
ut16_t
)0x0400

	)

9992 
	#SDIO_CMD_SDIOSUSPEND
 ((
ut16_t
)0x0800

	)

9993 
	#SDIO_CMD_ENCMDCOMPL
 ((
ut16_t
)0x1000

	)

9994 
	#SDIO_CMD_NIEN
 ((
ut16_t
)0x2000

	)

9995 
	#SDIO_CMD_CEATACMD
 ((
ut16_t
)0x4000

	)

9998 
	#SDIO_RESPCMD_RESPCMD
 ((
ut8_t
)0x3F

	)

10001 
	#SDIO_RESP0_CARDSTATUS0
 ((
ut32_t
)0xFFFFFFFF

	)

10004 
	#SDIO_RESP1_CARDSTATUS1
 ((
ut32_t
)0xFFFFFFFF

	)

10007 
	#SDIO_RESP2_CARDSTATUS2
 ((
ut32_t
)0xFFFFFFFF

	)

10010 
	#SDIO_RESP3_CARDSTATUS3
 ((
ut32_t
)0xFFFFFFFF

	)

10013 
	#SDIO_RESP4_CARDSTATUS4
 ((
ut32_t
)0xFFFFFFFF

	)

10016 
	#SDIO_DTIMER_DATATIME
 ((
ut32_t
)0xFFFFFFFF

	)

10019 
	#SDIO_DLEN_DATALENGTH
 ((
ut32_t
)0x01FFFFFF

	)

10022 
	#SDIO_DCTRL_DTEN
 ((
ut16_t
)0x0001

	)

10023 
	#SDIO_DCTRL_DTDIR
 ((
ut16_t
)0x0002

	)

10024 
	#SDIO_DCTRL_DTMODE
 ((
ut16_t
)0x0004

	)

10025 
	#SDIO_DCTRL_DMAEN
 ((
ut16_t
)0x0008

	)

10027 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ut16_t
)0x00F0

	)

10028 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ut16_t
)0x0010

	)

10029 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ut16_t
)0x0020

	)

10030 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ut16_t
)0x0040

	)

10031 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ut16_t
)0x0080

	)

10033 
	#SDIO_DCTRL_RWSTART
 ((
ut16_t
)0x0100

	)

10034 
	#SDIO_DCTRL_RWSTOP
 ((
ut16_t
)0x0200

	)

10035 
	#SDIO_DCTRL_RWMOD
 ((
ut16_t
)0x0400

	)

10036 
	#SDIO_DCTRL_SDIOEN
 ((
ut16_t
)0x0800

	)

10039 
	#SDIO_DCOUNT_DATACOUNT
 ((
ut32_t
)0x01FFFFFF

	)

10042 
	#SDIO_STA_CCRCFAIL
 ((
ut32_t
)0x00000001

	)

10043 
	#SDIO_STA_DCRCFAIL
 ((
ut32_t
)0x00000002

	)

10044 
	#SDIO_STA_CTIMEOUT
 ((
ut32_t
)0x00000004

	)

10045 
	#SDIO_STA_DTIMEOUT
 ((
ut32_t
)0x00000008

	)

10046 
	#SDIO_STA_TXUNDERR
 ((
ut32_t
)0x00000010

	)

10047 
	#SDIO_STA_RXOVERR
 ((
ut32_t
)0x00000020

	)

10048 
	#SDIO_STA_CMDREND
 ((
ut32_t
)0x00000040

	)

10049 
	#SDIO_STA_CMDSENT
 ((
ut32_t
)0x00000080

	)

10050 
	#SDIO_STA_DATAEND
 ((
ut32_t
)0x00000100

	)

10051 
	#SDIO_STA_STBITERR
 ((
ut32_t
)0x00000200

	)

10052 
	#SDIO_STA_DBCKEND
 ((
ut32_t
)0x00000400

	)

10053 
	#SDIO_STA_CMDACT
 ((
ut32_t
)0x00000800

	)

10054 
	#SDIO_STA_TXACT
 ((
ut32_t
)0x00001000

	)

10055 
	#SDIO_STA_RXACT
 ((
ut32_t
)0x00002000

	)

10056 
	#SDIO_STA_TXFIFOHE
 ((
ut32_t
)0x00004000

	)

10057 
	#SDIO_STA_RXFIFOHF
 ((
ut32_t
)0x00008000

	)

10058 
	#SDIO_STA_TXFIFOF
 ((
ut32_t
)0x00010000

	)

10059 
	#SDIO_STA_RXFIFOF
 ((
ut32_t
)0x00020000

	)

10060 
	#SDIO_STA_TXFIFOE
 ((
ut32_t
)0x00040000

	)

10061 
	#SDIO_STA_RXFIFOE
 ((
ut32_t
)0x00080000

	)

10062 
	#SDIO_STA_TXDAVL
 ((
ut32_t
)0x00100000

	)

10063 
	#SDIO_STA_RXDAVL
 ((
ut32_t
)0x00200000

	)

10064 
	#SDIO_STA_SDIOIT
 ((
ut32_t
)0x00400000

	)

10065 
	#SDIO_STA_CEATAEND
 ((
ut32_t
)0x00800000

	)

10068 
	#SDIO_ICR_CCRCFAILC
 ((
ut32_t
)0x00000001

	)

10069 
	#SDIO_ICR_DCRCFAILC
 ((
ut32_t
)0x00000002

	)

10070 
	#SDIO_ICR_CTIMEOUTC
 ((
ut32_t
)0x00000004

	)

10071 
	#SDIO_ICR_DTIMEOUTC
 ((
ut32_t
)0x00000008

	)

10072 
	#SDIO_ICR_TXUNDERRC
 ((
ut32_t
)0x00000010

	)

10073 
	#SDIO_ICR_RXOVERRC
 ((
ut32_t
)0x00000020

	)

10074 
	#SDIO_ICR_CMDRENDC
 ((
ut32_t
)0x00000040

	)

10075 
	#SDIO_ICR_CMDSENTC
 ((
ut32_t
)0x00000080

	)

10076 
	#SDIO_ICR_DATAENDC
 ((
ut32_t
)0x00000100

	)

10077 
	#SDIO_ICR_STBITERRC
 ((
ut32_t
)0x00000200

	)

10078 
	#SDIO_ICR_DBCKENDC
 ((
ut32_t
)0x00000400

	)

10079 
	#SDIO_ICR_SDIOITC
 ((
ut32_t
)0x00400000

	)

10080 
	#SDIO_ICR_CEATAENDC
 ((
ut32_t
)0x00800000

	)

10083 
	#SDIO_MASK_CCRCFAILIE
 ((
ut32_t
)0x00000001

	)

10084 
	#SDIO_MASK_DCRCFAILIE
 ((
ut32_t
)0x00000002

	)

10085 
	#SDIO_MASK_CTIMEOUTIE
 ((
ut32_t
)0x00000004

	)

10086 
	#SDIO_MASK_DTIMEOUTIE
 ((
ut32_t
)0x00000008

	)

10087 
	#SDIO_MASK_TXUNDERRIE
 ((
ut32_t
)0x00000010

	)

10088 
	#SDIO_MASK_RXOVERRIE
 ((
ut32_t
)0x00000020

	)

10089 
	#SDIO_MASK_CMDRENDIE
 ((
ut32_t
)0x00000040

	)

10090 
	#SDIO_MASK_CMDSENTIE
 ((
ut32_t
)0x00000080

	)

10091 
	#SDIO_MASK_DATAENDIE
 ((
ut32_t
)0x00000100

	)

10092 
	#SDIO_MASK_STBITERRIE
 ((
ut32_t
)0x00000200

	)

10093 
	#SDIO_MASK_DBCKENDIE
 ((
ut32_t
)0x00000400

	)

10094 
	#SDIO_MASK_CMDACTIE
 ((
ut32_t
)0x00000800

	)

10095 
	#SDIO_MASK_TXACTIE
 ((
ut32_t
)0x00001000

	)

10096 
	#SDIO_MASK_RXACTIE
 ((
ut32_t
)0x00002000

	)

10097 
	#SDIO_MASK_TXFIFOHEIE
 ((
ut32_t
)0x00004000

	)

10098 
	#SDIO_MASK_RXFIFOHFIE
 ((
ut32_t
)0x00008000

	)

10099 
	#SDIO_MASK_TXFIFOFIE
 ((
ut32_t
)0x00010000

	)

10100 
	#SDIO_MASK_RXFIFOFIE
 ((
ut32_t
)0x00020000

	)

10101 
	#SDIO_MASK_TXFIFOEIE
 ((
ut32_t
)0x00040000

	)

10102 
	#SDIO_MASK_RXFIFOEIE
 ((
ut32_t
)0x00080000

	)

10103 
	#SDIO_MASK_TXDAVLIE
 ((
ut32_t
)0x00100000

	)

10104 
	#SDIO_MASK_RXDAVLIE
 ((
ut32_t
)0x00200000

	)

10105 
	#SDIO_MASK_SDIOITIE
 ((
ut32_t
)0x00400000

	)

10106 
	#SDIO_MASK_CEATAENDIE
 ((
ut32_t
)0x00800000

	)

10109 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ut32_t
)0x00FFFFFF

	)

10112 
	#SDIO_FIFO_FIFODATA
 ((
ut32_t
)0xFFFFFFFF

	)

10120 
	#SPI_CR1_CPHA
 ((
ut16_t
)0x0001

	)

10121 
	#SPI_CR1_CPOL
 ((
ut16_t
)0x0002

	)

10122 
	#SPI_CR1_MSTR
 ((
ut16_t
)0x0004

	)

10124 
	#SPI_CR1_BR
 ((
ut16_t
)0x0038

	)

10125 
	#SPI_CR1_BR_0
 ((
ut16_t
)0x0008

	)

10126 
	#SPI_CR1_BR_1
 ((
ut16_t
)0x0010

	)

10127 
	#SPI_CR1_BR_2
 ((
ut16_t
)0x0020

	)

10129 
	#SPI_CR1_SPE
 ((
ut16_t
)0x0040

	)

10130 
	#SPI_CR1_LSBFIRST
 ((
ut16_t
)0x0080

	)

10131 
	#SPI_CR1_SSI
 ((
ut16_t
)0x0100

	)

10132 
	#SPI_CR1_SSM
 ((
ut16_t
)0x0200

	)

10133 
	#SPI_CR1_RXONLY
 ((
ut16_t
)0x0400

	)

10134 
	#SPI_CR1_DFF
 ((
ut16_t
)0x0800

	)

10135 
	#SPI_CR1_CRCNEXT
 ((
ut16_t
)0x1000

	)

10136 
	#SPI_CR1_CRCEN
 ((
ut16_t
)0x2000

	)

10137 
	#SPI_CR1_BIDIOE
 ((
ut16_t
)0x4000

	)

10138 
	#SPI_CR1_BIDIMODE
 ((
ut16_t
)0x8000

	)

10141 
	#SPI_CR2_RXDMAEN
 ((
ut8_t
)0x01

	)

10142 
	#SPI_CR2_TXDMAEN
 ((
ut8_t
)0x02

	)

10143 
	#SPI_CR2_SSOE
 ((
ut8_t
)0x04

	)

10144 
	#SPI_CR2_ERRIE
 ((
ut8_t
)0x20

	)

10145 
	#SPI_CR2_RXNEIE
 ((
ut8_t
)0x40

	)

10146 
	#SPI_CR2_TXEIE
 ((
ut8_t
)0x80

	)

10149 
	#SPI_SR_RXNE
 ((
ut8_t
)0x01

	)

10150 
	#SPI_SR_TXE
 ((
ut8_t
)0x02

	)

10151 
	#SPI_SR_CHSIDE
 ((
ut8_t
)0x04

	)

10152 
	#SPI_SR_UDR
 ((
ut8_t
)0x08

	)

10153 
	#SPI_SR_CRCERR
 ((
ut8_t
)0x10

	)

10154 
	#SPI_SR_MODF
 ((
ut8_t
)0x20

	)

10155 
	#SPI_SR_OVR
 ((
ut8_t
)0x40

	)

10156 
	#SPI_SR_BSY
 ((
ut8_t
)0x80

	)

10159 
	#SPI_DR_DR
 ((
ut16_t
)0xFFFF

	)

10162 
	#SPI_CRCPR_CRCPOLY
 ((
ut16_t
)0xFFFF

	)

10165 
	#SPI_RXCRCR_RXCRC
 ((
ut16_t
)0xFFFF

	)

10168 
	#SPI_TXCRCR_TXCRC
 ((
ut16_t
)0xFFFF

	)

10171 
	#SPI_I2SCFGR_CHLEN
 ((
ut16_t
)0x0001

	)

10173 
	#SPI_I2SCFGR_DATLEN
 ((
ut16_t
)0x0006

	)

10174 
	#SPI_I2SCFGR_DATLEN_0
 ((
ut16_t
)0x0002

	)

10175 
	#SPI_I2SCFGR_DATLEN_1
 ((
ut16_t
)0x0004

	)

10177 
	#SPI_I2SCFGR_CKPOL
 ((
ut16_t
)0x0008

	)

10179 
	#SPI_I2SCFGR_I2SSTD
 ((
ut16_t
)0x0030

	)

10180 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ut16_t
)0x0010

	)

10181 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ut16_t
)0x0020

	)

10183 
	#SPI_I2SCFGR_PCMSYNC
 ((
ut16_t
)0x0080

	)

10185 
	#SPI_I2SCFGR_I2SCFG
 ((
ut16_t
)0x0300

	)

10186 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ut16_t
)0x0100

	)

10187 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ut16_t
)0x0200

	)

10189 
	#SPI_I2SCFGR_I2SE
 ((
ut16_t
)0x0400

	)

10190 
	#SPI_I2SCFGR_I2SMOD
 ((
ut16_t
)0x0800

	)

10193 
	#SPI_I2SPR_I2SDIV
 ((
ut16_t
)0x00FF

	)

10194 
	#SPI_I2SPR_ODD
 ((
ut16_t
)0x0100

	)

10195 
	#SPI_I2SPR_MCKOE
 ((
ut16_t
)0x0200

	)

10203 
	#SYSCFG_MEMRMP_MEM_MODE
 ((
ut32_t
)0x00000007

	)

10204 
	#SYSCFG_MEMRMP_MEM_MODE_0
 ((
ut32_t
)0x00000001

	)

10205 
	#SYSCFG_MEMRMP_MEM_MODE_1
 ((
ut32_t
)0x00000002

	)

10206 
	#SYSCFG_MEMRMP_MEM_MODE_2
 ((
ut32_t
)0x00000004

	)

10208 
	#SYSCFG_MEMRMP_FB_MODE
 ((
ut32_t
)0x00000100

	)

10210 
	#SYSCFG_MEMRMP_SWP_FMC
 ((
ut32_t
)0x00000C00

	)

10211 
	#SYSCFG_MEMRMP_SWP_FMC_0
 ((
ut32_t
)0x00000400

	)

10212 
	#SYSCFG_MEMRMP_SWP_FMC_1
 ((
ut32_t
)0x00000800

	)

10216 
	#SYSCFG_PMC_ADCxDC2
 ((
ut32_t
)0x00070000

	)

10217 
	#SYSCFG_PMC_ADC1DC2
 ((
ut32_t
)0x00010000

	)

10218 
	#SYSCFG_PMC_ADC2DC2
 ((
ut32_t
)0x00020000

	)

10219 
	#SYSCFG_PMC_ADC3DC2
 ((
ut32_t
)0x00040000

	)

10221 
	#SYSCFG_PMC_MII_RMII_SEL
 ((
ut32_t
)0x00800000

	)

10223 
	#SYSCFG_PMC_MII_RMII
 
SYSCFG_PMC_MII_RMII_SEL


	)

10226 
	#SYSCFG_EXTICR1_EXTI0
 ((
ut16_t
)0x000F

	)

10227 
	#SYSCFG_EXTICR1_EXTI1
 ((
ut16_t
)0x00F0

	)

10228 
	#SYSCFG_EXTICR1_EXTI2
 ((
ut16_t
)0x0F00

	)

10229 
	#SYSCFG_EXTICR1_EXTI3
 ((
ut16_t
)0xF000

	)

10233 
	#SYSCFG_EXTICR1_EXTI0_PA
 ((
ut16_t
)0x0000

	)

10234 
	#SYSCFG_EXTICR1_EXTI0_PB
 ((
ut16_t
)0x0001

	)

10235 
	#SYSCFG_EXTICR1_EXTI0_PC
 ((
ut16_t
)0x0002

	)

10236 
	#SYSCFG_EXTICR1_EXTI0_PD
 ((
ut16_t
)0x0003

	)

10237 
	#SYSCFG_EXTICR1_EXTI0_PE
 ((
ut16_t
)0x0004

	)

10238 
	#SYSCFG_EXTICR1_EXTI0_PF
 ((
ut16_t
)0x0005

	)

10239 
	#SYSCFG_EXTICR1_EXTI0_PG
 ((
ut16_t
)0x0006

	)

10240 
	#SYSCFG_EXTICR1_EXTI0_PH
 ((
ut16_t
)0x0007

	)

10241 
	#SYSCFG_EXTICR1_EXTI0_PI
 ((
ut16_t
)0x0008

	)

10242 
	#SYSCFG_EXTICR1_EXTI0_PJ
 ((
ut16_t
)0x0009

	)

10243 
	#SYSCFG_EXTICR1_EXTI0_PK
 ((
ut16_t
)0x000A

	)

10248 
	#SYSCFG_EXTICR1_EXTI1_PA
 ((
ut16_t
)0x0000

	)

10249 
	#SYSCFG_EXTICR1_EXTI1_PB
 ((
ut16_t
)0x0010

	)

10250 
	#SYSCFG_EXTICR1_EXTI1_PC
 ((
ut16_t
)0x0020

	)

10251 
	#SYSCFG_EXTICR1_EXTI1_PD
 ((
ut16_t
)0x0030

	)

10252 
	#SYSCFG_EXTICR1_EXTI1_PE
 ((
ut16_t
)0x0040

	)

10253 
	#SYSCFG_EXTICR1_EXTI1_PF
 ((
ut16_t
)0x0050

	)

10254 
	#SYSCFG_EXTICR1_EXTI1_PG
 ((
ut16_t
)0x0060

	)

10255 
	#SYSCFG_EXTICR1_EXTI1_PH
 ((
ut16_t
)0x0070

	)

10256 
	#SYSCFG_EXTICR1_EXTI1_PI
 ((
ut16_t
)0x0080

	)

10257 
	#SYSCFG_EXTICR1_EXTI1_PJ
 ((
ut16_t
)0x0090

	)

10258 
	#SYSCFG_EXTICR1_EXTI1_PK
 ((
ut16_t
)0x00A0

	)

10263 
	#SYSCFG_EXTICR1_EXTI2_PA
 ((
ut16_t
)0x0000

	)

10264 
	#SYSCFG_EXTICR1_EXTI2_PB
 ((
ut16_t
)0x0100

	)

10265 
	#SYSCFG_EXTICR1_EXTI2_PC
 ((
ut16_t
)0x0200

	)

10266 
	#SYSCFG_EXTICR1_EXTI2_PD
 ((
ut16_t
)0x0300

	)

10267 
	#SYSCFG_EXTICR1_EXTI2_PE
 ((
ut16_t
)0x0400

	)

10268 
	#SYSCFG_EXTICR1_EXTI2_PF
 ((
ut16_t
)0x0500

	)

10269 
	#SYSCFG_EXTICR1_EXTI2_PG
 ((
ut16_t
)0x0600

	)

10270 
	#SYSCFG_EXTICR1_EXTI2_PH
 ((
ut16_t
)0x0700

	)

10271 
	#SYSCFG_EXTICR1_EXTI2_PI
 ((
ut16_t
)0x0800

	)

10272 
	#SYSCFG_EXTICR1_EXTI2_PJ
 ((
ut16_t
)0x0900

	)

10273 
	#SYSCFG_EXTICR1_EXTI2_PK
 ((
ut16_t
)0x0A00

	)

10278 
	#SYSCFG_EXTICR1_EXTI3_PA
 ((
ut16_t
)0x0000

	)

10279 
	#SYSCFG_EXTICR1_EXTI3_PB
 ((
ut16_t
)0x1000

	)

10280 
	#SYSCFG_EXTICR1_EXTI3_PC
 ((
ut16_t
)0x2000

	)

10281 
	#SYSCFG_EXTICR1_EXTI3_PD
 ((
ut16_t
)0x3000

	)

10282 
	#SYSCFG_EXTICR1_EXTI3_PE
 ((
ut16_t
)0x4000

	)

10283 
	#SYSCFG_EXTICR1_EXTI3_PF
 ((
ut16_t
)0x5000

	)

10284 
	#SYSCFG_EXTICR1_EXTI3_PG
 ((
ut16_t
)0x6000

	)

10285 
	#SYSCFG_EXTICR1_EXTI3_PH
 ((
ut16_t
)0x7000

	)

10286 
	#SYSCFG_EXTICR1_EXTI3_PI
 ((
ut16_t
)0x8000

	)

10287 
	#SYSCFG_EXTICR1_EXTI3_PJ
 ((
ut16_t
)0x9000

	)

10288 
	#SYSCFG_EXTICR1_EXTI3_PK
 ((
ut16_t
)0xA000

	)

10291 
	#SYSCFG_EXTICR2_EXTI4
 ((
ut16_t
)0x000F

	)

10292 
	#SYSCFG_EXTICR2_EXTI5
 ((
ut16_t
)0x00F0

	)

10293 
	#SYSCFG_EXTICR2_EXTI6
 ((
ut16_t
)0x0F00

	)

10294 
	#SYSCFG_EXTICR2_EXTI7
 ((
ut16_t
)0xF000

	)

10298 
	#SYSCFG_EXTICR2_EXTI4_PA
 ((
ut16_t
)0x0000

	)

10299 
	#SYSCFG_EXTICR2_EXTI4_PB
 ((
ut16_t
)0x0001

	)

10300 
	#SYSCFG_EXTICR2_EXTI4_PC
 ((
ut16_t
)0x0002

	)

10301 
	#SYSCFG_EXTICR2_EXTI4_PD
 ((
ut16_t
)0x0003

	)

10302 
	#SYSCFG_EXTICR2_EXTI4_PE
 ((
ut16_t
)0x0004

	)

10303 
	#SYSCFG_EXTICR2_EXTI4_PF
 ((
ut16_t
)0x0005

	)

10304 
	#SYSCFG_EXTICR2_EXTI4_PG
 ((
ut16_t
)0x0006

	)

10305 
	#SYSCFG_EXTICR2_EXTI4_PH
 ((
ut16_t
)0x0007

	)

10306 
	#SYSCFG_EXTICR2_EXTI4_PI
 ((
ut16_t
)0x0008

	)

10307 
	#SYSCFG_EXTICR2_EXTI4_PJ
 ((
ut16_t
)0x0009

	)

10308 
	#SYSCFG_EXTICR2_EXTI4_PK
 ((
ut16_t
)0x000A

	)

10313 
	#SYSCFG_EXTICR2_EXTI5_PA
 ((
ut16_t
)0x0000

	)

10314 
	#SYSCFG_EXTICR2_EXTI5_PB
 ((
ut16_t
)0x0010

	)

10315 
	#SYSCFG_EXTICR2_EXTI5_PC
 ((
ut16_t
)0x0020

	)

10316 
	#SYSCFG_EXTICR2_EXTI5_PD
 ((
ut16_t
)0x0030

	)

10317 
	#SYSCFG_EXTICR2_EXTI5_PE
 ((
ut16_t
)0x0040

	)

10318 
	#SYSCFG_EXTICR2_EXTI5_PF
 ((
ut16_t
)0x0050

	)

10319 
	#SYSCFG_EXTICR2_EXTI5_PG
 ((
ut16_t
)0x0060

	)

10320 
	#SYSCFG_EXTICR2_EXTI5_PH
 ((
ut16_t
)0x0070

	)

10321 
	#SYSCFG_EXTICR2_EXTI5_PI
 ((
ut16_t
)0x0080

	)

10322 
	#SYSCFG_EXTICR2_EXTI5_PJ
 ((
ut16_t
)0x0090

	)

10323 
	#SYSCFG_EXTICR2_EXTI5_PK
 ((
ut16_t
)0x00A0

	)

10328 
	#SYSCFG_EXTICR2_EXTI6_PA
 ((
ut16_t
)0x0000

	)

10329 
	#SYSCFG_EXTICR2_EXTI6_PB
 ((
ut16_t
)0x0100

	)

10330 
	#SYSCFG_EXTICR2_EXTI6_PC
 ((
ut16_t
)0x0200

	)

10331 
	#SYSCFG_EXTICR2_EXTI6_PD
 ((
ut16_t
)0x0300

	)

10332 
	#SYSCFG_EXTICR2_EXTI6_PE
 ((
ut16_t
)0x0400

	)

10333 
	#SYSCFG_EXTICR2_EXTI6_PF
 ((
ut16_t
)0x0500

	)

10334 
	#SYSCFG_EXTICR2_EXTI6_PG
 ((
ut16_t
)0x0600

	)

10335 
	#SYSCFG_EXTICR2_EXTI6_PH
 ((
ut16_t
)0x0700

	)

10336 
	#SYSCFG_EXTICR2_EXTI6_PI
 ((
ut16_t
)0x0800

	)

10337 
	#SYSCFG_EXTICR2_EXTI6_PJ
 ((
ut16_t
)0x0900

	)

10338 
	#SYSCFG_EXTICR2_EXTI6_PK
 ((
ut16_t
)0x0A00

	)

10343 
	#SYSCFG_EXTICR2_EXTI7_PA
 ((
ut16_t
)0x0000

	)

10344 
	#SYSCFG_EXTICR2_EXTI7_PB
 ((
ut16_t
)0x1000

	)

10345 
	#SYSCFG_EXTICR2_EXTI7_PC
 ((
ut16_t
)0x2000

	)

10346 
	#SYSCFG_EXTICR2_EXTI7_PD
 ((
ut16_t
)0x3000

	)

10347 
	#SYSCFG_EXTICR2_EXTI7_PE
 ((
ut16_t
)0x4000

	)

10348 
	#SYSCFG_EXTICR2_EXTI7_PF
 ((
ut16_t
)0x5000

	)

10349 
	#SYSCFG_EXTICR2_EXTI7_PG
 ((
ut16_t
)0x6000

	)

10350 
	#SYSCFG_EXTICR2_EXTI7_PH
 ((
ut16_t
)0x7000

	)

10351 
	#SYSCFG_EXTICR2_EXTI7_PI
 ((
ut16_t
)0x8000

	)

10352 
	#SYSCFG_EXTICR2_EXTI7_PJ
 ((
ut16_t
)0x9000

	)

10353 
	#SYSCFG_EXTICR2_EXTI7_PK
 ((
ut16_t
)0xA000

	)

10356 
	#SYSCFG_EXTICR3_EXTI8
 ((
ut16_t
)0x000F

	)

10357 
	#SYSCFG_EXTICR3_EXTI9
 ((
ut16_t
)0x00F0

	)

10358 
	#SYSCFG_EXTICR3_EXTI10
 ((
ut16_t
)0x0F00

	)

10359 
	#SYSCFG_EXTICR3_EXTI11
 ((
ut16_t
)0xF000

	)

10364 
	#SYSCFG_EXTICR3_EXTI8_PA
 ((
ut16_t
)0x0000

	)

10365 
	#SYSCFG_EXTICR3_EXTI8_PB
 ((
ut16_t
)0x0001

	)

10366 
	#SYSCFG_EXTICR3_EXTI8_PC
 ((
ut16_t
)0x0002

	)

10367 
	#SYSCFG_EXTICR3_EXTI8_PD
 ((
ut16_t
)0x0003

	)

10368 
	#SYSCFG_EXTICR3_EXTI8_PE
 ((
ut16_t
)0x0004

	)

10369 
	#SYSCFG_EXTICR3_EXTI8_PF
 ((
ut16_t
)0x0005

	)

10370 
	#SYSCFG_EXTICR3_EXTI8_PG
 ((
ut16_t
)0x0006

	)

10371 
	#SYSCFG_EXTICR3_EXTI8_PH
 ((
ut16_t
)0x0007

	)

10372 
	#SYSCFG_EXTICR3_EXTI8_PI
 ((
ut16_t
)0x0008

	)

10373 
	#SYSCFG_EXTICR3_EXTI8_PJ
 ((
ut16_t
)0x0009

	)

10378 
	#SYSCFG_EXTICR3_EXTI9_PA
 ((
ut16_t
)0x0000

	)

10379 
	#SYSCFG_EXTICR3_EXTI9_PB
 ((
ut16_t
)0x0010

	)

10380 
	#SYSCFG_EXTICR3_EXTI9_PC
 ((
ut16_t
)0x0020

	)

10381 
	#SYSCFG_EXTICR3_EXTI9_PD
 ((
ut16_t
)0x0030

	)

10382 
	#SYSCFG_EXTICR3_EXTI9_PE
 ((
ut16_t
)0x0040

	)

10383 
	#SYSCFG_EXTICR3_EXTI9_PF
 ((
ut16_t
)0x0050

	)

10384 
	#SYSCFG_EXTICR3_EXTI9_PG
 ((
ut16_t
)0x0060

	)

10385 
	#SYSCFG_EXTICR3_EXTI9_PH
 ((
ut16_t
)0x0070

	)

10386 
	#SYSCFG_EXTICR3_EXTI9_PI
 ((
ut16_t
)0x0080

	)

10387 
	#SYSCFG_EXTICR3_EXTI9_PJ
 ((
ut16_t
)0x0090

	)

10392 
	#SYSCFG_EXTICR3_EXTI10_PA
 ((
ut16_t
)0x0000

	)

10393 
	#SYSCFG_EXTICR3_EXTI10_PB
 ((
ut16_t
)0x0100

	)

10394 
	#SYSCFG_EXTICR3_EXTI10_PC
 ((
ut16_t
)0x0200

	)

10395 
	#SYSCFG_EXTICR3_EXTI10_PD
 ((
ut16_t
)0x0300

	)

10396 
	#SYSCFG_EXTICR3_EXTI10_PE
 ((
ut16_t
)0x0400

	)

10397 
	#SYSCFG_EXTICR3_EXTI10_PF
 ((
ut16_t
)0x0500

	)

10398 
	#SYSCFG_EXTICR3_EXTI10_PG
 ((
ut16_t
)0x0600

	)

10399 
	#SYSCFG_EXTICR3_EXTI10_PH
 ((
ut16_t
)0x0700

	)

10400 
	#SYSCFG_EXTICR3_EXTI10_PI
 ((
ut16_t
)0x0800

	)

10401 
	#SYSCFG_EXTICR3_EXTI10_PJ
 ((
ut16_t
)0x0900

	)

10406 
	#SYSCFG_EXTICR3_EXTI11_PA
 ((
ut16_t
)0x0000

	)

10407 
	#SYSCFG_EXTICR3_EXTI11_PB
 ((
ut16_t
)0x1000

	)

10408 
	#SYSCFG_EXTICR3_EXTI11_PC
 ((
ut16_t
)0x2000

	)

10409 
	#SYSCFG_EXTICR3_EXTI11_PD
 ((
ut16_t
)0x3000

	)

10410 
	#SYSCFG_EXTICR3_EXTI11_PE
 ((
ut16_t
)0x4000

	)

10411 
	#SYSCFG_EXTICR3_EXTI11_PF
 ((
ut16_t
)0x5000

	)

10412 
	#SYSCFG_EXTICR3_EXTI11_PG
 ((
ut16_t
)0x6000

	)

10413 
	#SYSCFG_EXTICR3_EXTI11_PH
 ((
ut16_t
)0x7000

	)

10414 
	#SYSCFG_EXTICR3_EXTI11_PI
 ((
ut16_t
)0x8000

	)

10415 
	#SYSCFG_EXTICR3_EXTI11_PJ
 ((
ut16_t
)0x9000

	)

10418 
	#SYSCFG_EXTICR4_EXTI12
 ((
ut16_t
)0x000F

	)

10419 
	#SYSCFG_EXTICR4_EXTI13
 ((
ut16_t
)0x00F0

	)

10420 
	#SYSCFG_EXTICR4_EXTI14
 ((
ut16_t
)0x0F00

	)

10421 
	#SYSCFG_EXTICR4_EXTI15
 ((
ut16_t
)0xF000

	)

10425 
	#SYSCFG_EXTICR4_EXTI12_PA
 ((
ut16_t
)0x0000

	)

10426 
	#SYSCFG_EXTICR4_EXTI12_PB
 ((
ut16_t
)0x0001

	)

10427 
	#SYSCFG_EXTICR4_EXTI12_PC
 ((
ut16_t
)0x0002

	)

10428 
	#SYSCFG_EXTICR4_EXTI12_PD
 ((
ut16_t
)0x0003

	)

10429 
	#SYSCFG_EXTICR4_EXTI12_PE
 ((
ut16_t
)0x0004

	)

10430 
	#SYSCFG_EXTICR4_EXTI12_PF
 ((
ut16_t
)0x0005

	)

10431 
	#SYSCFG_EXTICR4_EXTI12_PG
 ((
ut16_t
)0x0006

	)

10432 
	#SYSCFG_EXTICR4_EXTI12_PH
 ((
ut16_t
)0x0007

	)

10433 
	#SYSCFG_EXTICR4_EXTI12_PI
 ((
ut16_t
)0x0008

	)

10434 
	#SYSCFG_EXTICR4_EXTI12_PJ
 ((
ut16_t
)0x0009

	)

10439 
	#SYSCFG_EXTICR4_EXTI13_PA
 ((
ut16_t
)0x0000

	)

10440 
	#SYSCFG_EXTICR4_EXTI13_PB
 ((
ut16_t
)0x0010

	)

10441 
	#SYSCFG_EXTICR4_EXTI13_PC
 ((
ut16_t
)0x0020

	)

10442 
	#SYSCFG_EXTICR4_EXTI13_PD
 ((
ut16_t
)0x0030

	)

10443 
	#SYSCFG_EXTICR4_EXTI13_PE
 ((
ut16_t
)0x0040

	)

10444 
	#SYSCFG_EXTICR4_EXTI13_PF
 ((
ut16_t
)0x0050

	)

10445 
	#SYSCFG_EXTICR4_EXTI13_PG
 ((
ut16_t
)0x0060

	)

10446 
	#SYSCFG_EXTICR4_EXTI13_PH
 ((
ut16_t
)0x0070

	)

10447 
	#SYSCFG_EXTICR4_EXTI13_PI
 ((
ut16_t
)0x0008

	)

10448 
	#SYSCFG_EXTICR4_EXTI13_PJ
 ((
ut16_t
)0x0009

	)

10453 
	#SYSCFG_EXTICR4_EXTI14_PA
 ((
ut16_t
)0x0000

	)

10454 
	#SYSCFG_EXTICR4_EXTI14_PB
 ((
ut16_t
)0x0100

	)

10455 
	#SYSCFG_EXTICR4_EXTI14_PC
 ((
ut16_t
)0x0200

	)

10456 
	#SYSCFG_EXTICR4_EXTI14_PD
 ((
ut16_t
)0x0300

	)

10457 
	#SYSCFG_EXTICR4_EXTI14_PE
 ((
ut16_t
)0x0400

	)

10458 
	#SYSCFG_EXTICR4_EXTI14_PF
 ((
ut16_t
)0x0500

	)

10459 
	#SYSCFG_EXTICR4_EXTI14_PG
 ((
ut16_t
)0x0600

	)

10460 
	#SYSCFG_EXTICR4_EXTI14_PH
 ((
ut16_t
)0x0700

	)

10461 
	#SYSCFG_EXTICR4_EXTI14_PI
 ((
ut16_t
)0x0800

	)

10462 
	#SYSCFG_EXTICR4_EXTI14_PJ
 ((
ut16_t
)0x0900

	)

10467 
	#SYSCFG_EXTICR4_EXTI15_PA
 ((
ut16_t
)0x0000

	)

10468 
	#SYSCFG_EXTICR4_EXTI15_PB
 ((
ut16_t
)0x1000

	)

10469 
	#SYSCFG_EXTICR4_EXTI15_PC
 ((
ut16_t
)0x2000

	)

10470 
	#SYSCFG_EXTICR4_EXTI15_PD
 ((
ut16_t
)0x3000

	)

10471 
	#SYSCFG_EXTICR4_EXTI15_PE
 ((
ut16_t
)0x4000

	)

10472 
	#SYSCFG_EXTICR4_EXTI15_PF
 ((
ut16_t
)0x5000

	)

10473 
	#SYSCFG_EXTICR4_EXTI15_PG
 ((
ut16_t
)0x6000

	)

10474 
	#SYSCFG_EXTICR4_EXTI15_PH
 ((
ut16_t
)0x7000

	)

10475 
	#SYSCFG_EXTICR4_EXTI15_PI
 ((
ut16_t
)0x8000

	)

10476 
	#SYSCFG_EXTICR4_EXTI15_PJ
 ((
ut16_t
)0x9000

	)

10478 #i
	`defed
 (
STM32F410xx
)

10480 
	#SYSCFG_CFGR2_CLL
 ((
ut32_t
)0x00000001

	)

10481 
	#SYSCFG_CFGR2_PVDL
 ((
ut32_t
)0x00000004

	)

10484 
	#SYSCFG_CMPCR_CMP_PD
 ((
ut32_t
)0x00000001

	)

10485 
	#SYSCFG_CMPCR_READY
 ((
ut32_t
)0x00000100

	)

10493 
	#TIM_CR1_CEN
 ((
ut16_t
)0x0001

	)

10494 
	#TIM_CR1_UDIS
 ((
ut16_t
)0x0002

	)

10495 
	#TIM_CR1_URS
 ((
ut16_t
)0x0004

	)

10496 
	#TIM_CR1_OPM
 ((
ut16_t
)0x0008

	)

10497 
	#TIM_CR1_DIR
 ((
ut16_t
)0x0010

	)

10499 
	#TIM_CR1_CMS
 ((
ut16_t
)0x0060

	)

10500 
	#TIM_CR1_CMS_0
 ((
ut16_t
)0x0020

	)

10501 
	#TIM_CR1_CMS_1
 ((
ut16_t
)0x0040

	)

10503 
	#TIM_CR1_ARPE
 ((
ut16_t
)0x0080

	)

10505 
	#TIM_CR1_CKD
 ((
ut16_t
)0x0300

	)

10506 
	#TIM_CR1_CKD_0
 ((
ut16_t
)0x0100

	)

10507 
	#TIM_CR1_CKD_1
 ((
ut16_t
)0x0200

	)

10510 
	#TIM_CR2_CCPC
 ((
ut16_t
)0x0001

	)

10511 
	#TIM_CR2_CCUS
 ((
ut16_t
)0x0004

	)

10512 
	#TIM_CR2_CCDS
 ((
ut16_t
)0x0008

	)

10514 
	#TIM_CR2_MMS
 ((
ut16_t
)0x0070

	)

10515 
	#TIM_CR2_MMS_0
 ((
ut16_t
)0x0010

	)

10516 
	#TIM_CR2_MMS_1
 ((
ut16_t
)0x0020

	)

10517 
	#TIM_CR2_MMS_2
 ((
ut16_t
)0x0040

	)

10519 
	#TIM_CR2_TI1S
 ((
ut16_t
)0x0080

	)

10520 
	#TIM_CR2_OIS1
 ((
ut16_t
)0x0100

	)

10521 
	#TIM_CR2_OIS1N
 ((
ut16_t
)0x0200

	)

10522 
	#TIM_CR2_OIS2
 ((
ut16_t
)0x0400

	)

10523 
	#TIM_CR2_OIS2N
 ((
ut16_t
)0x0800

	)

10524 
	#TIM_CR2_OIS3
 ((
ut16_t
)0x1000

	)

10525 
	#TIM_CR2_OIS3N
 ((
ut16_t
)0x2000

	)

10526 
	#TIM_CR2_OIS4
 ((
ut16_t
)0x4000

	)

10529 
	#TIM_SMCR_SMS
 ((
ut16_t
)0x0007

	)

10530 
	#TIM_SMCR_SMS_0
 ((
ut16_t
)0x0001

	)

10531 
	#TIM_SMCR_SMS_1
 ((
ut16_t
)0x0002

	)

10532 
	#TIM_SMCR_SMS_2
 ((
ut16_t
)0x0004

	)

10534 
	#TIM_SMCR_TS
 ((
ut16_t
)0x0070

	)

10535 
	#TIM_SMCR_TS_0
 ((
ut16_t
)0x0010

	)

10536 
	#TIM_SMCR_TS_1
 ((
ut16_t
)0x0020

	)

10537 
	#TIM_SMCR_TS_2
 ((
ut16_t
)0x0040

	)

10539 
	#TIM_SMCR_MSM
 ((
ut16_t
)0x0080

	)

10541 
	#TIM_SMCR_ETF
 ((
ut16_t
)0x0F00

	)

10542 
	#TIM_SMCR_ETF_0
 ((
ut16_t
)0x0100

	)

10543 
	#TIM_SMCR_ETF_1
 ((
ut16_t
)0x0200

	)

10544 
	#TIM_SMCR_ETF_2
 ((
ut16_t
)0x0400

	)

10545 
	#TIM_SMCR_ETF_3
 ((
ut16_t
)0x0800

	)

10547 
	#TIM_SMCR_ETPS
 ((
ut16_t
)0x3000

	)

10548 
	#TIM_SMCR_ETPS_0
 ((
ut16_t
)0x1000

	)

10549 
	#TIM_SMCR_ETPS_1
 ((
ut16_t
)0x2000

	)

10551 
	#TIM_SMCR_ECE
 ((
ut16_t
)0x4000

	)

10552 
	#TIM_SMCR_ETP
 ((
ut16_t
)0x8000

	)

10555 
	#TIM_DIER_UIE
 ((
ut16_t
)0x0001

	)

10556 
	#TIM_DIER_CC1IE
 ((
ut16_t
)0x0002

	)

10557 
	#TIM_DIER_CC2IE
 ((
ut16_t
)0x0004

	)

10558 
	#TIM_DIER_CC3IE
 ((
ut16_t
)0x0008

	)

10559 
	#TIM_DIER_CC4IE
 ((
ut16_t
)0x0010

	)

10560 
	#TIM_DIER_COMIE
 ((
ut16_t
)0x0020

	)

10561 
	#TIM_DIER_TIE
 ((
ut16_t
)0x0040

	)

10562 
	#TIM_DIER_BIE
 ((
ut16_t
)0x0080

	)

10563 
	#TIM_DIER_UDE
 ((
ut16_t
)0x0100

	)

10564 
	#TIM_DIER_CC1DE
 ((
ut16_t
)0x0200

	)

10565 
	#TIM_DIER_CC2DE
 ((
ut16_t
)0x0400

	)

10566 
	#TIM_DIER_CC3DE
 ((
ut16_t
)0x0800

	)

10567 
	#TIM_DIER_CC4DE
 ((
ut16_t
)0x1000

	)

10568 
	#TIM_DIER_COMDE
 ((
ut16_t
)0x2000

	)

10569 
	#TIM_DIER_TDE
 ((
ut16_t
)0x4000

	)

10572 
	#TIM_SR_UIF
 ((
ut16_t
)0x0001

	)

10573 
	#TIM_SR_CC1IF
 ((
ut16_t
)0x0002

	)

10574 
	#TIM_SR_CC2IF
 ((
ut16_t
)0x0004

	)

10575 
	#TIM_SR_CC3IF
 ((
ut16_t
)0x0008

	)

10576 
	#TIM_SR_CC4IF
 ((
ut16_t
)0x0010

	)

10577 
	#TIM_SR_COMIF
 ((
ut16_t
)0x0020

	)

10578 
	#TIM_SR_TIF
 ((
ut16_t
)0x0040

	)

10579 
	#TIM_SR_BIF
 ((
ut16_t
)0x0080

	)

10580 
	#TIM_SR_CC1OF
 ((
ut16_t
)0x0200

	)

10581 
	#TIM_SR_CC2OF
 ((
ut16_t
)0x0400

	)

10582 
	#TIM_SR_CC3OF
 ((
ut16_t
)0x0800

	)

10583 
	#TIM_SR_CC4OF
 ((
ut16_t
)0x1000

	)

10586 
	#TIM_EGR_UG
 ((
ut8_t
)0x01

	)

10587 
	#TIM_EGR_CC1G
 ((
ut8_t
)0x02

	)

10588 
	#TIM_EGR_CC2G
 ((
ut8_t
)0x04

	)

10589 
	#TIM_EGR_CC3G
 ((
ut8_t
)0x08

	)

10590 
	#TIM_EGR_CC4G
 ((
ut8_t
)0x10

	)

10591 
	#TIM_EGR_COMG
 ((
ut8_t
)0x20

	)

10592 
	#TIM_EGR_TG
 ((
ut8_t
)0x40

	)

10593 
	#TIM_EGR_BG
 ((
ut8_t
)0x80

	)

10596 
	#TIM_CCMR1_CC1S
 ((
ut16_t
)0x0003

	)

10597 
	#TIM_CCMR1_CC1S_0
 ((
ut16_t
)0x0001

	)

10598 
	#TIM_CCMR1_CC1S_1
 ((
ut16_t
)0x0002

	)

10600 
	#TIM_CCMR1_OC1FE
 ((
ut16_t
)0x0004

	)

10601 
	#TIM_CCMR1_OC1PE
 ((
ut16_t
)0x0008

	)

10603 
	#TIM_CCMR1_OC1M
 ((
ut16_t
)0x0070

	)

10604 
	#TIM_CCMR1_OC1M_0
 ((
ut16_t
)0x0010

	)

10605 
	#TIM_CCMR1_OC1M_1
 ((
ut16_t
)0x0020

	)

10606 
	#TIM_CCMR1_OC1M_2
 ((
ut16_t
)0x0040

	)

10608 
	#TIM_CCMR1_OC1CE
 ((
ut16_t
)0x0080

	)

10610 
	#TIM_CCMR1_CC2S
 ((
ut16_t
)0x0300

	)

10611 
	#TIM_CCMR1_CC2S_0
 ((
ut16_t
)0x0100

	)

10612 
	#TIM_CCMR1_CC2S_1
 ((
ut16_t
)0x0200

	)

10614 
	#TIM_CCMR1_OC2FE
 ((
ut16_t
)0x0400

	)

10615 
	#TIM_CCMR1_OC2PE
 ((
ut16_t
)0x0800

	)

10617 
	#TIM_CCMR1_OC2M
 ((
ut16_t
)0x7000

	)

10618 
	#TIM_CCMR1_OC2M_0
 ((
ut16_t
)0x1000

	)

10619 
	#TIM_CCMR1_OC2M_1
 ((
ut16_t
)0x2000

	)

10620 
	#TIM_CCMR1_OC2M_2
 ((
ut16_t
)0x4000

	)

10622 
	#TIM_CCMR1_OC2CE
 ((
ut16_t
)0x8000

	)

10626 
	#TIM_CCMR1_IC1PSC
 ((
ut16_t
)0x000C

	)

10627 
	#TIM_CCMR1_IC1PSC_0
 ((
ut16_t
)0x0004

	)

10628 
	#TIM_CCMR1_IC1PSC_1
 ((
ut16_t
)0x0008

	)

10630 
	#TIM_CCMR1_IC1F
 ((
ut16_t
)0x00F0

	)

10631 
	#TIM_CCMR1_IC1F_0
 ((
ut16_t
)0x0010

	)

10632 
	#TIM_CCMR1_IC1F_1
 ((
ut16_t
)0x0020

	)

10633 
	#TIM_CCMR1_IC1F_2
 ((
ut16_t
)0x0040

	)

10634 
	#TIM_CCMR1_IC1F_3
 ((
ut16_t
)0x0080

	)

10636 
	#TIM_CCMR1_IC2PSC
 ((
ut16_t
)0x0C00

	)

10637 
	#TIM_CCMR1_IC2PSC_0
 ((
ut16_t
)0x0400

	)

10638 
	#TIM_CCMR1_IC2PSC_1
 ((
ut16_t
)0x0800

	)

10640 
	#TIM_CCMR1_IC2F
 ((
ut16_t
)0xF000

	)

10641 
	#TIM_CCMR1_IC2F_0
 ((
ut16_t
)0x1000

	)

10642 
	#TIM_CCMR1_IC2F_1
 ((
ut16_t
)0x2000

	)

10643 
	#TIM_CCMR1_IC2F_2
 ((
ut16_t
)0x4000

	)

10644 
	#TIM_CCMR1_IC2F_3
 ((
ut16_t
)0x8000

	)

10647 
	#TIM_CCMR2_CC3S
 ((
ut16_t
)0x0003

	)

10648 
	#TIM_CCMR2_CC3S_0
 ((
ut16_t
)0x0001

	)

10649 
	#TIM_CCMR2_CC3S_1
 ((
ut16_t
)0x0002

	)

10651 
	#TIM_CCMR2_OC3FE
 ((
ut16_t
)0x0004

	)

10652 
	#TIM_CCMR2_OC3PE
 ((
ut16_t
)0x0008

	)

10654 
	#TIM_CCMR2_OC3M
 ((
ut16_t
)0x0070

	)

10655 
	#TIM_CCMR2_OC3M_0
 ((
ut16_t
)0x0010

	)

10656 
	#TIM_CCMR2_OC3M_1
 ((
ut16_t
)0x0020

	)

10657 
	#TIM_CCMR2_OC3M_2
 ((
ut16_t
)0x0040

	)

10659 
	#TIM_CCMR2_OC3CE
 ((
ut16_t
)0x0080

	)

10661 
	#TIM_CCMR2_CC4S
 ((
ut16_t
)0x0300

	)

10662 
	#TIM_CCMR2_CC4S_0
 ((
ut16_t
)0x0100

	)

10663 
	#TIM_CCMR2_CC4S_1
 ((
ut16_t
)0x0200

	)

10665 
	#TIM_CCMR2_OC4FE
 ((
ut16_t
)0x0400

	)

10666 
	#TIM_CCMR2_OC4PE
 ((
ut16_t
)0x0800

	)

10668 
	#TIM_CCMR2_OC4M
 ((
ut16_t
)0x7000

	)

10669 
	#TIM_CCMR2_OC4M_0
 ((
ut16_t
)0x1000

	)

10670 
	#TIM_CCMR2_OC4M_1
 ((
ut16_t
)0x2000

	)

10671 
	#TIM_CCMR2_OC4M_2
 ((
ut16_t
)0x4000

	)

10673 
	#TIM_CCMR2_OC4CE
 ((
ut16_t
)0x8000

	)

10677 
	#TIM_CCMR2_IC3PSC
 ((
ut16_t
)0x000C

	)

10678 
	#TIM_CCMR2_IC3PSC_0
 ((
ut16_t
)0x0004

	)

10679 
	#TIM_CCMR2_IC3PSC_1
 ((
ut16_t
)0x0008

	)

10681 
	#TIM_CCMR2_IC3F
 ((
ut16_t
)0x00F0

	)

10682 
	#TIM_CCMR2_IC3F_0
 ((
ut16_t
)0x0010

	)

10683 
	#TIM_CCMR2_IC3F_1
 ((
ut16_t
)0x0020

	)

10684 
	#TIM_CCMR2_IC3F_2
 ((
ut16_t
)0x0040

	)

10685 
	#TIM_CCMR2_IC3F_3
 ((
ut16_t
)0x0080

	)

10687 
	#TIM_CCMR2_IC4PSC
 ((
ut16_t
)0x0C00

	)

10688 
	#TIM_CCMR2_IC4PSC_0
 ((
ut16_t
)0x0400

	)

10689 
	#TIM_CCMR2_IC4PSC_1
 ((
ut16_t
)0x0800

	)

10691 
	#TIM_CCMR2_IC4F
 ((
ut16_t
)0xF000

	)

10692 
	#TIM_CCMR2_IC4F_0
 ((
ut16_t
)0x1000

	)

10693 
	#TIM_CCMR2_IC4F_1
 ((
ut16_t
)0x2000

	)

10694 
	#TIM_CCMR2_IC4F_2
 ((
ut16_t
)0x4000

	)

10695 
	#TIM_CCMR2_IC4F_3
 ((
ut16_t
)0x8000

	)

10698 
	#TIM_CCER_CC1E
 ((
ut16_t
)0x0001

	)

10699 
	#TIM_CCER_CC1P
 ((
ut16_t
)0x0002

	)

10700 
	#TIM_CCER_CC1NE
 ((
ut16_t
)0x0004

	)

10701 
	#TIM_CCER_CC1NP
 ((
ut16_t
)0x0008

	)

10702 
	#TIM_CCER_CC2E
 ((
ut16_t
)0x0010

	)

10703 
	#TIM_CCER_CC2P
 ((
ut16_t
)0x0020

	)

10704 
	#TIM_CCER_CC2NE
 ((
ut16_t
)0x0040

	)

10705 
	#TIM_CCER_CC2NP
 ((
ut16_t
)0x0080

	)

10706 
	#TIM_CCER_CC3E
 ((
ut16_t
)0x0100

	)

10707 
	#TIM_CCER_CC3P
 ((
ut16_t
)0x0200

	)

10708 
	#TIM_CCER_CC3NE
 ((
ut16_t
)0x0400

	)

10709 
	#TIM_CCER_CC3NP
 ((
ut16_t
)0x0800

	)

10710 
	#TIM_CCER_CC4E
 ((
ut16_t
)0x1000

	)

10711 
	#TIM_CCER_CC4P
 ((
ut16_t
)0x2000

	)

10712 
	#TIM_CCER_CC4NP
 ((
ut16_t
)0x8000

	)

10715 
	#TIM_CNT_CNT
 ((
ut16_t
)0xFFFF

	)

10718 
	#TIM_PSC_PSC
 ((
ut16_t
)0xFFFF

	)

10721 
	#TIM_ARR_ARR
 ((
ut16_t
)0xFFFF

	)

10724 
	#TIM_RCR_REP
 ((
ut8_t
)0xFF

	)

10727 
	#TIM_CCR1_CCR1
 ((
ut16_t
)0xFFFF

	)

10730 
	#TIM_CCR2_CCR2
 ((
ut16_t
)0xFFFF

	)

10733 
	#TIM_CCR3_CCR3
 ((
ut16_t
)0xFFFF

	)

10736 
	#TIM_CCR4_CCR4
 ((
ut16_t
)0xFFFF

	)

10739 
	#TIM_BDTR_DTG
 ((
ut16_t
)0x00FF

	)

10740 
	#TIM_BDTR_DTG_0
 ((
ut16_t
)0x0001

	)

10741 
	#TIM_BDTR_DTG_1
 ((
ut16_t
)0x0002

	)

10742 
	#TIM_BDTR_DTG_2
 ((
ut16_t
)0x0004

	)

10743 
	#TIM_BDTR_DTG_3
 ((
ut16_t
)0x0008

	)

10744 
	#TIM_BDTR_DTG_4
 ((
ut16_t
)0x0010

	)

10745 
	#TIM_BDTR_DTG_5
 ((
ut16_t
)0x0020

	)

10746 
	#TIM_BDTR_DTG_6
 ((
ut16_t
)0x0040

	)

10747 
	#TIM_BDTR_DTG_7
 ((
ut16_t
)0x0080

	)

10749 
	#TIM_BDTR_LOCK
 ((
ut16_t
)0x0300

	)

10750 
	#TIM_BDTR_LOCK_0
 ((
ut16_t
)0x0100

	)

10751 
	#TIM_BDTR_LOCK_1
 ((
ut16_t
)0x0200

	)

10753 
	#TIM_BDTR_OSSI
 ((
ut16_t
)0x0400

	)

10754 
	#TIM_BDTR_OSSR
 ((
ut16_t
)0x0800

	)

10755 
	#TIM_BDTR_BKE
 ((
ut16_t
)0x1000

	)

10756 
	#TIM_BDTR_BKP
 ((
ut16_t
)0x2000

	)

10757 
	#TIM_BDTR_AOE
 ((
ut16_t
)0x4000

	)

10758 
	#TIM_BDTR_MOE
 ((
ut16_t
)0x8000

	)

10761 
	#TIM_DCR_DBA
 ((
ut16_t
)0x001F

	)

10762 
	#TIM_DCR_DBA_0
 ((
ut16_t
)0x0001

	)

10763 
	#TIM_DCR_DBA_1
 ((
ut16_t
)0x0002

	)

10764 
	#TIM_DCR_DBA_2
 ((
ut16_t
)0x0004

	)

10765 
	#TIM_DCR_DBA_3
 ((
ut16_t
)0x0008

	)

10766 
	#TIM_DCR_DBA_4
 ((
ut16_t
)0x0010

	)

10768 
	#TIM_DCR_DBL
 ((
ut16_t
)0x1F00

	)

10769 
	#TIM_DCR_DBL_0
 ((
ut16_t
)0x0100

	)

10770 
	#TIM_DCR_DBL_1
 ((
ut16_t
)0x0200

	)

10771 
	#TIM_DCR_DBL_2
 ((
ut16_t
)0x0400

	)

10772 
	#TIM_DCR_DBL_3
 ((
ut16_t
)0x0800

	)

10773 
	#TIM_DCR_DBL_4
 ((
ut16_t
)0x1000

	)

10776 
	#TIM_DMAR_DMAB
 ((
ut16_t
)0xFFFF

	)

10779 
	#TIM_OR_TI4_RMP
 ((
ut16_t
)0x00C0

	)

10780 
	#TIM_OR_TI4_RMP_0
 ((
ut16_t
)0x0040

	)

10781 
	#TIM_OR_TI4_RMP_1
 ((
ut16_t
)0x0080

	)

10782 
	#TIM_OR_ITR1_RMP
 ((
ut16_t
)0x0C00

	)

10783 
	#TIM_OR_ITR1_RMP_0
 ((
ut16_t
)0x0400

	)

10784 
	#TIM_OR_ITR1_RMP_1
 ((
ut16_t
)0x0800

	)

10786 #i
	`defed
(
STM32F410xx
)

10793 
	#LPTIM_ISR_CMPM
 ((
ut32_t
)0x00000001

	)

10794 
	#LPTIM_ISR_ARRM
 ((
ut32_t
)0x00000002

	)

10795 
	#LPTIM_ISR_EXTTRIG
 ((
ut32_t
)0x00000004

	)

10796 
	#LPTIM_ISR_CMPOK
 ((
ut32_t
)0x00000008

	)

10797 
	#LPTIM_ISR_ARROK
 ((
ut32_t
)0x00000010

	)

10798 
	#LPTIM_ISR_UP
 ((
ut32_t
)0x00000020

	)

10799 
	#LPTIM_ISR_DOWN
 ((
ut32_t
)0x00000040

	)

10802 
	#LPTIM_ICR_CMPMCF
 ((
ut32_t
)0x00000001

	)

10803 
	#LPTIM_ICR_ARRMCF
 ((
ut32_t
)0x00000002

	)

10804 
	#LPTIM_ICR_EXTTRIGCF
 ((
ut32_t
)0x00000004

	)

10805 
	#LPTIM_ICR_CMPOKCF
 ((
ut32_t
)0x00000008

	)

10806 
	#LPTIM_ICR_ARROKCF
 ((
ut32_t
)0x00000010

	)

10807 
	#LPTIM_ICR_UPCF
 ((
ut32_t
)0x00000020

	)

10808 
	#LPTIM_ICR_DOWNCF
 ((
ut32_t
)0x00000040

	)

10811 
	#LPTIM_IER_CMPMIE
 ((
ut32_t
)0x00000001

	)

10812 
	#LPTIM_IER_ARRMIE
 ((
ut32_t
)0x00000002

	)

10813 
	#LPTIM_IER_EXTTRIGIE
 ((
ut32_t
)0x00000004

	)

10814 
	#LPTIM_IER_CMPOKIE
 ((
ut32_t
)0x00000008

	)

10815 
	#LPTIM_IER_ARROKIE
 ((
ut32_t
)0x00000010

	)

10816 
	#LPTIM_IER_UPIE
 ((
ut32_t
)0x00000020

	)

10817 
	#LPTIM_IER_DOWNIE
 ((
ut32_t
)0x00000040

	)

10820 
	#LPTIM_CFGR_CKSEL
 ((
ut32_t
)0x00000001

	)

10822 
	#LPTIM_CFGR_CKPOL
 ((
ut32_t
)0x00000006

	)

10823 
	#LPTIM_CFGR_CKPOL_0
 ((
ut32_t
)0x00000002

	)

10824 
	#LPTIM_CFGR_CKPOL_1
 ((
ut32_t
)0x00000004

	)

10826 
	#LPTIM_CFGR_CKFLT
 ((
ut32_t
)0x00000018

	)

10827 
	#LPTIM_CFGR_CKFLT_0
 ((
ut32_t
)0x00000008

	)

10828 
	#LPTIM_CFGR_CKFLT_1
 ((
ut32_t
)0x00000010

	)

10830 
	#LPTIM_CFGR_TRGFLT
 ((
ut32_t
)0x000000C0

	)

10831 
	#LPTIM_CFGR_TRGFLT_0
 ((
ut32_t
)0x00000040

	)

10832 
	#LPTIM_CFGR_TRGFLT_1
 ((
ut32_t
)0x00000080

	)

10834 
	#LPTIM_CFGR_PRESC
 ((
ut32_t
)0x00000E00

	)

10835 
	#LPTIM_CFGR_PRESC_0
 ((
ut32_t
)0x00000200

	)

10836 
	#LPTIM_CFGR_PRESC_1
 ((
ut32_t
)0x00000400

	)

10837 
	#LPTIM_CFGR_PRESC_2
 ((
ut32_t
)0x00000800

	)

10839 
	#LPTIM_CFGR_TRIGSEL
 ((
ut32_t
)0x0000E000

	)

10840 
	#LPTIM_CFGR_TRIGSEL_0
 ((
ut32_t
)0x00002000

	)

10841 
	#LPTIM_CFGR_TRIGSEL_1
 ((
ut32_t
)0x00004000

	)

10842 
	#LPTIM_CFGR_TRIGSEL_2
 ((
ut32_t
)0x00008000

	)

10844 
	#LPTIM_CFGR_TRIGEN
 ((
ut32_t
)0x00060000

	)

10845 
	#LPTIM_CFGR_TRIGEN_0
 ((
ut32_t
)0x00020000

	)

10846 
	#LPTIM_CFGR_TRIGEN_1
 ((
ut32_t
)0x00040000

	)

10848 
	#LPTIM_CFGR_TIMOUT
 ((
ut32_t
)0x00080000

	)

10849 
	#LPTIM_CFGR_WAVE
 ((
ut32_t
)0x00100000

	)

10850 
	#LPTIM_CFGR_WAVPOL
 ((
ut32_t
)0x00200000

	)

10851 
	#LPTIM_CFGR_PRELOAD
 ((
ut32_t
)0x00400000

	)

10852 
	#LPTIM_CFGR_COUNTMODE
 ((
ut32_t
)0x00800000

	)

10853 
	#LPTIM_CFGR_ENC
 ((
ut32_t
)0x01000000

	)

10856 
	#LPTIM_CR_ENABLE
 ((
ut32_t
)0x00000001

	)

10857 
	#LPTIM_CR_SNGSTRT
 ((
ut32_t
)0x00080002

	)

10858 
	#LPTIM_CR_CNTSTRT
 ((
ut32_t
)0x00000004

	)

10861 
	#LPTIM_CMP_CMP
 ((
ut32_t
)0x0000FFFF

	)

10864 
	#LPTIM_ARR_ARR
 ((
ut32_t
)0x0000FFFF

	)

10867 
	#LPTIM_CNT_CNT
 ((
ut32_t
)0x0000FFFF

	)

10870 
	#LPTIM_OR_OR
 ((
ut32_t
)0x00000003

	)

10871 
	#LPTIM_OR_OR_0
 ((
ut32_t
)0x00000001

	)

10872 
	#LPTIM_OR_OR_1
 ((
ut32_t
)0x00000002

	)

10881 
	#USART_SR_PE
 ((
ut16_t
)0x0001

	)

10882 
	#USART_SR_FE
 ((
ut16_t
)0x0002

	)

10883 
	#USART_SR_NE
 ((
ut16_t
)0x0004

	)

10884 
	#USART_SR_ORE
 ((
ut16_t
)0x0008

	)

10885 
	#USART_SR_IDLE
 ((
ut16_t
)0x0010

	)

10886 
	#USART_SR_RXNE
 ((
ut16_t
)0x0020

	)

10887 
	#USART_SR_TC
 ((
ut16_t
)0x0040

	)

10888 
	#USART_SR_TXE
 ((
ut16_t
)0x0080

	)

10889 
	#USART_SR_LBD
 ((
ut16_t
)0x0100

	)

10890 
	#USART_SR_CTS
 ((
ut16_t
)0x0200

	)

10893 
	#USART_DR_DR
 ((
ut16_t
)0x01FF

	)

10896 
	#USART_BRR_DIV_Fi
 ((
ut16_t
)0x000F

	)

10897 
	#USART_BRR_DIV_Mtis
 ((
ut16_t
)0xFFF0

	)

10900 
	#USART_CR1_SBK
 ((
ut16_t
)0x0001

	)

10901 
	#USART_CR1_RWU
 ((
ut16_t
)0x0002

	)

10902 
	#USART_CR1_RE
 ((
ut16_t
)0x0004

	)

10903 
	#USART_CR1_TE
 ((
ut16_t
)0x0008

	)

10904 
	#USART_CR1_IDLEIE
 ((
ut16_t
)0x0010

	)

10905 
	#USART_CR1_RXNEIE
 ((
ut16_t
)0x0020

	)

10906 
	#USART_CR1_TCIE
 ((
ut16_t
)0x0040

	)

10907 
	#USART_CR1_TXEIE
 ((
ut16_t
)0x0080

	)

10908 
	#USART_CR1_PEIE
 ((
ut16_t
)0x0100

	)

10909 
	#USART_CR1_PS
 ((
ut16_t
)0x0200

	)

10910 
	#USART_CR1_PCE
 ((
ut16_t
)0x0400

	)

10911 
	#USART_CR1_WAKE
 ((
ut16_t
)0x0800

	)

10912 
	#USART_CR1_M
 ((
ut16_t
)0x1000

	)

10913 
	#USART_CR1_UE
 ((
ut16_t
)0x2000

	)

10914 
	#USART_CR1_OVER8
 ((
ut16_t
)0x8000

	)

10917 
	#USART_CR2_ADD
 ((
ut16_t
)0x000F

	)

10918 
	#USART_CR2_LBDL
 ((
ut16_t
)0x0020

	)

10919 
	#USART_CR2_LBDIE
 ((
ut16_t
)0x0040

	)

10920 
	#USART_CR2_LBCL
 ((
ut16_t
)0x0100

	)

10921 
	#USART_CR2_CPHA
 ((
ut16_t
)0x0200

	)

10922 
	#USART_CR2_CPOL
 ((
ut16_t
)0x0400

	)

10923 
	#USART_CR2_CLKEN
 ((
ut16_t
)0x0800

	)

10925 
	#USART_CR2_STOP
 ((
ut16_t
)0x3000

	)

10926 
	#USART_CR2_STOP_0
 ((
ut16_t
)0x1000

	)

10927 
	#USART_CR2_STOP_1
 ((
ut16_t
)0x2000

	)

10929 
	#USART_CR2_LINEN
 ((
ut16_t
)0x4000

	)

10932 
	#USART_CR3_EIE
 ((
ut16_t
)0x0001

	)

10933 
	#USART_CR3_IREN
 ((
ut16_t
)0x0002

	)

10934 
	#USART_CR3_IRLP
 ((
ut16_t
)0x0004

	)

10935 
	#USART_CR3_HDSEL
 ((
ut16_t
)0x0008

	)

10936 
	#USART_CR3_NACK
 ((
ut16_t
)0x0010

	)

10937 
	#USART_CR3_SCEN
 ((
ut16_t
)0x0020

	)

10938 
	#USART_CR3_DMAR
 ((
ut16_t
)0x0040

	)

10939 
	#USART_CR3_DMAT
 ((
ut16_t
)0x0080

	)

10940 
	#USART_CR3_RTSE
 ((
ut16_t
)0x0100

	)

10941 
	#USART_CR3_CTSE
 ((
ut16_t
)0x0200

	)

10942 
	#USART_CR3_CTSIE
 ((
ut16_t
)0x0400

	)

10943 
	#USART_CR3_ONEBIT
 ((
ut16_t
)0x0800

	)

10946 
	#USART_GTPR_PSC
 ((
ut16_t
)0x00FF

	)

10947 
	#USART_GTPR_PSC_0
 ((
ut16_t
)0x0001

	)

10948 
	#USART_GTPR_PSC_1
 ((
ut16_t
)0x0002

	)

10949 
	#USART_GTPR_PSC_2
 ((
ut16_t
)0x0004

	)

10950 
	#USART_GTPR_PSC_3
 ((
ut16_t
)0x0008

	)

10951 
	#USART_GTPR_PSC_4
 ((
ut16_t
)0x0010

	)

10952 
	#USART_GTPR_PSC_5
 ((
ut16_t
)0x0020

	)

10953 
	#USART_GTPR_PSC_6
 ((
ut16_t
)0x0040

	)

10954 
	#USART_GTPR_PSC_7
 ((
ut16_t
)0x0080

	)

10956 
	#USART_GTPR_GT
 ((
ut16_t
)0xFF00

	)

10964 
	#WWDG_CR_T
 ((
ut8_t
)0x7F

	)

10965 
	#WWDG_CR_T0
 ((
ut8_t
)0x01

	)

10966 
	#WWDG_CR_T1
 ((
ut8_t
)0x02

	)

10967 
	#WWDG_CR_T2
 ((
ut8_t
)0x04

	)

10968 
	#WWDG_CR_T3
 ((
ut8_t
)0x08

	)

10969 
	#WWDG_CR_T4
 ((
ut8_t
)0x10

	)

10970 
	#WWDG_CR_T5
 ((
ut8_t
)0x20

	)

10971 
	#WWDG_CR_T6
 ((
ut8_t
)0x40

	)

10973 
	#WWDG_CR_WDGA
 ((
ut8_t
)0x80

	)

10976 
	#WWDG_CFR_W
 ((
ut16_t
)0x007F

	)

10977 
	#WWDG_CFR_W0
 ((
ut16_t
)0x0001

	)

10978 
	#WWDG_CFR_W1
 ((
ut16_t
)0x0002

	)

10979 
	#WWDG_CFR_W2
 ((
ut16_t
)0x0004

	)

10980 
	#WWDG_CFR_W3
 ((
ut16_t
)0x0008

	)

10981 
	#WWDG_CFR_W4
 ((
ut16_t
)0x0010

	)

10982 
	#WWDG_CFR_W5
 ((
ut16_t
)0x0020

	)

10983 
	#WWDG_CFR_W6
 ((
ut16_t
)0x0040

	)

10985 
	#WWDG_CFR_WDGTB
 ((
ut16_t
)0x0180

	)

10986 
	#WWDG_CFR_WDGTB0
 ((
ut16_t
)0x0080

	)

10987 
	#WWDG_CFR_WDGTB1
 ((
ut16_t
)0x0100

	)

10989 
	#WWDG_CFR_EWI
 ((
ut16_t
)0x0200

	)

10992 
	#WWDG_SR_EWIF
 ((
ut8_t
)0x01

	)

11001 
	#DBGMCU_IDCODE_DEV_ID
 ((
ut32_t
)0x00000FFF)

	)

11002 
	#DBGMCU_IDCODE_REV_ID
 ((
ut32_t
)0xFFFF0000)

	)

11005 
	#DBGMCU_CR_DBG_SLEEP
 ((
ut32_t
)0x00000001)

	)

11006 
	#DBGMCU_CR_DBG_STOP
 ((
ut32_t
)0x00000002)

	)

11007 
	#DBGMCU_CR_DBG_STANDBY
 ((
ut32_t
)0x00000004)

	)

11008 
	#DBGMCU_CR_TRACE_IOEN
 ((
ut32_t
)0x00000020)

	)

11010 
	#DBGMCU_CR_TRACE_MODE
 ((
ut32_t
)0x000000C0)

	)

11011 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ut32_t
)0x00000040)

	)

11012 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ut32_t
)0x00000080)

	)

11015 
	#DBGMCU_APB1_FZ_DBG_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

11016 
	#DBGMCU_APB1_FZ_DBG_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

11017 
	#DBGMCU_APB1_FZ_DBG_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

11018 
	#DBGMCU_APB1_FZ_DBG_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

11019 
	#DBGMCU_APB1_FZ_DBG_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

11020 
	#DBGMCU_APB1_FZ_DBG_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

11021 
	#DBGMCU_APB1_FZ_DBG_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

11022 
	#DBGMCU_APB1_FZ_DBG_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

11023 
	#DBGMCU_APB1_FZ_DBG_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

11024 
	#DBGMCU_APB1_FZ_DBG_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

11025 
	#DBGMCU_APB1_FZ_DBG_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

11026 
	#DBGMCU_APB1_FZ_DBG_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

11027 
	#DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

11028 
	#DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

11029 
	#DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

11030 
	#DBGMCU_APB1_FZ_DBG_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

11031 
	#DBGMCU_APB1_FZ_DBG_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

11033 
	#DBGMCU_APB1_FZ_DBG_IWDEG_STOP
 
DBGMCU_APB1_FZ_DBG_IWDG_STOP


	)

11036 
	#DBGMCU_APB1_FZ_DBG_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

11037 
	#DBGMCU_APB1_FZ_DBG_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

11038 
	#DBGMCU_APB1_FZ_DBG_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

11039 
	#DBGMCU_APB1_FZ_DBG_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

11040 
	#DBGMCU_APB1_FZ_DBG_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

11048 
	#ETH_MACCR_WD
 ((
ut32_t
)0x00800000

	)

11049 
	#ETH_MACCR_JD
 ((
ut32_t
)0x00400000

	)

11050 
	#ETH_MACCR_IFG
 ((
ut32_t
)0x000E0000

	)

11051 
	#ETH_MACCR_IFG_96B
 ((
ut32_t
)0x00000000

	)

11052 
	#ETH_MACCR_IFG_88B
 ((
ut32_t
)0x00020000

	)

11053 
	#ETH_MACCR_IFG_80B
 ((
ut32_t
)0x00040000

	)

11054 
	#ETH_MACCR_IFG_72B
 ((
ut32_t
)0x00060000

	)

11055 
	#ETH_MACCR_IFG_64B
 ((
ut32_t
)0x00080000

	)

11056 
	#ETH_MACCR_IFG_56B
 ((
ut32_t
)0x000A0000

	)

11057 
	#ETH_MACCR_IFG_48B
 ((
ut32_t
)0x000C0000

	)

11058 
	#ETH_MACCR_IFG_40B
 ((
ut32_t
)0x000E0000

	)

11059 
	#ETH_MACCR_CSD
 ((
ut32_t
)0x00010000

	)

11060 
	#ETH_MACCR_FES
 ((
ut32_t
)0x00004000

	)

11061 
	#ETH_MACCR_ROD
 ((
ut32_t
)0x00002000

	)

11062 
	#ETH_MACCR_LM
 ((
ut32_t
)0x00001000

	)

11063 
	#ETH_MACCR_DM
 ((
ut32_t
)0x00000800

	)

11064 
	#ETH_MACCR_IPCO
 ((
ut32_t
)0x00000400

	)

11065 
	#ETH_MACCR_RD
 ((
ut32_t
)0x00000200

	)

11066 
	#ETH_MACCR_APCS
 ((
ut32_t
)0x00000080

	)

11067 
	#ETH_MACCR_BL
 ((
ut32_t
)0x00000060

	)

11069 
	#ETH_MACCR_BL_10
 ((
ut32_t
)0x00000000

	)

11070 
	#ETH_MACCR_BL_8
 ((
ut32_t
)0x00000020

	)

11071 
	#ETH_MACCR_BL_4
 ((
ut32_t
)0x00000040

	)

11072 
	#ETH_MACCR_BL_1
 ((
ut32_t
)0x00000060

	)

11073 
	#ETH_MACCR_DC
 ((
ut32_t
)0x00000010

	)

11074 
	#ETH_MACCR_TE
 ((
ut32_t
)0x00000008

	)

11075 
	#ETH_MACCR_RE
 ((
ut32_t
)0x00000004

	)

11078 
	#ETH_MACFFR_RA
 ((
ut32_t
)0x80000000

	)

11079 
	#ETH_MACFFR_HPF
 ((
ut32_t
)0x00000400

	)

11080 
	#ETH_MACFFR_SAF
 ((
ut32_t
)0x00000200

	)

11081 
	#ETH_MACFFR_SAIF
 ((
ut32_t
)0x00000100

	)

11082 
	#ETH_MACFFR_PCF
 ((
ut32_t
)0x000000C0

	)

11083 
	#ETH_MACFFR_PCF_BlockA
 ((
ut32_t
)0x00000040

	)

11084 
	#ETH_MACFFR_PCF_FwdA
 ((
ut32_t
)0x00000080

	)

11085 
	#ETH_MACFFR_PCF_FwdPasdAddrFr
 ((
ut32_t
)0x000000C0

	)

11086 
	#ETH_MACFFR_BFD
 ((
ut32_t
)0x00000020

	)

11087 
	#ETH_MACFFR_PAM
 ((
ut32_t
)0x00000010

	)

11088 
	#ETH_MACFFR_DAIF
 ((
ut32_t
)0x00000008

	)

11089 
	#ETH_MACFFR_HM
 ((
ut32_t
)0x00000004

	)

11090 
	#ETH_MACFFR_HU
 ((
ut32_t
)0x00000002

	)

11091 
	#ETH_MACFFR_PM
 ((
ut32_t
)0x00000001

	)

11094 
	#ETH_MACHTHR_HTH
 ((
ut32_t
)0xFFFFFFFF

	)

11097 
	#ETH_MACHTLR_HTL
 ((
ut32_t
)0xFFFFFFFF

	)

11100 
	#ETH_MACMIIAR_PA
 ((
ut32_t
)0x0000F800

	)

11101 
	#ETH_MACMIIAR_MR
 ((
ut32_t
)0x000007C0

	)

11102 
	#ETH_MACMIIAR_CR
 ((
ut32_t
)0x0000001C

	)

11103 
	#ETH_MACMIIAR_CR_Div42
 ((
ut32_t
)0x00000000

	)

11104 
	#ETH_MACMIIAR_CR_Div62
 ((
ut32_t
)0x00000004

	)

11105 
	#ETH_MACMIIAR_CR_Div16
 ((
ut32_t
)0x00000008

	)

11106 
	#ETH_MACMIIAR_CR_Div26
 ((
ut32_t
)0x0000000C

	)

11107 
	#ETH_MACMIIAR_CR_Div102
 ((
ut32_t
)0x00000010

	)

11108 
	#ETH_MACMIIAR_MW
 ((
ut32_t
)0x00000002

	)

11109 
	#ETH_MACMIIAR_MB
 ((
ut32_t
)0x00000001

	)

11112 
	#ETH_MACMIIDR_MD
 ((
ut32_t
)0x0000FFFF

	)

11115 
	#ETH_MACFCR_PT
 ((
ut32_t
)0xFFFF0000

	)

11116 
	#ETH_MACFCR_ZQPD
 ((
ut32_t
)0x00000080

	)

11117 
	#ETH_MACFCR_PLT
 ((
ut32_t
)0x00000030

	)

11118 
	#ETH_MACFCR_PLT_Mus4
 ((
ut32_t
)0x00000000

	)

11119 
	#ETH_MACFCR_PLT_Mus28
 ((
ut32_t
)0x00000010

	)

11120 
	#ETH_MACFCR_PLT_Mus144
 ((
ut32_t
)0x00000020

	)

11121 
	#ETH_MACFCR_PLT_Mus256
 ((
ut32_t
)0x00000030

	)

11122 
	#ETH_MACFCR_UPFD
 ((
ut32_t
)0x00000008

	)

11123 
	#ETH_MACFCR_RFCE
 ((
ut32_t
)0x00000004

	)

11124 
	#ETH_MACFCR_TFCE
 ((
ut32_t
)0x00000002

	)

11125 
	#ETH_MACFCR_FCBBPA
 ((
ut32_t
)0x00000001

	)

11128 
	#ETH_MACVLANTR_VLANTC
 ((
ut32_t
)0x00010000

	)

11129 
	#ETH_MACVLANTR_VLANTI
 ((
ut32_t
)0x0000FFFF

	)

11132 
	#ETH_MACRWUFFR_D
 ((
ut32_t
)0xFFFFFFFF

	)

11146 
	#ETH_MACPMTCSR_WFFRPR
 ((
ut32_t
)0x80000000

	)

11147 
	#ETH_MACPMTCSR_GU
 ((
ut32_t
)0x00000200

	)

11148 
	#ETH_MACPMTCSR_WFR
 ((
ut32_t
)0x00000040

	)

11149 
	#ETH_MACPMTCSR_MPR
 ((
ut32_t
)0x00000020

	)

11150 
	#ETH_MACPMTCSR_WFE
 ((
ut32_t
)0x00000004

	)

11151 
	#ETH_MACPMTCSR_MPE
 ((
ut32_t
)0x00000002

	)

11152 
	#ETH_MACPMTCSR_PD
 ((
ut32_t
)0x00000001

	)

11155 
	#ETH_MACSR_TSTS
 ((
ut32_t
)0x00000200

	)

11156 
	#ETH_MACSR_MMCTS
 ((
ut32_t
)0x00000040

	)

11157 
	#ETH_MACSR_MMMCRS
 ((
ut32_t
)0x00000020

	)

11158 
	#ETH_MACSR_MMCS
 ((
ut32_t
)0x00000010

	)

11159 
	#ETH_MACSR_PMTS
 ((
ut32_t
)0x00000008

	)

11162 
	#ETH_MACIMR_TSTIM
 ((
ut32_t
)0x00000200

	)

11163 
	#ETH_MACIMR_PMTIM
 ((
ut32_t
)0x00000008

	)

11166 
	#ETH_MACA0HR_MACA0H
 ((
ut32_t
)0x0000FFFF

	)

11169 
	#ETH_MACA0LR_MACA0L
 ((
ut32_t
)0xFFFFFFFF

	)

11172 
	#ETH_MACA1HR_AE
 ((
ut32_t
)0x80000000

	)

11173 
	#ETH_MACA1HR_SA
 ((
ut32_t
)0x40000000

	)

11174 
	#ETH_MACA1HR_MBC
 ((
ut32_t
)0x3F000000

	)

11175 
	#ETH_MACA1HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11176 
	#ETH_MACA1HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11177 
	#ETH_MACA1HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11178 
	#ETH_MACA1HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11179 
	#ETH_MACA1HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11180 
	#ETH_MACA1HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11181 
	#ETH_MACA1HR_MACA1H
 ((
ut32_t
)0x0000FFFF

	)

11184 
	#ETH_MACA1LR_MACA1L
 ((
ut32_t
)0xFFFFFFFF

	)

11187 
	#ETH_MACA2HR_AE
 ((
ut32_t
)0x80000000

	)

11188 
	#ETH_MACA2HR_SA
 ((
ut32_t
)0x40000000

	)

11189 
	#ETH_MACA2HR_MBC
 ((
ut32_t
)0x3F000000

	)

11190 
	#ETH_MACA2HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11191 
	#ETH_MACA2HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11192 
	#ETH_MACA2HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11193 
	#ETH_MACA2HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11194 
	#ETH_MACA2HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11195 
	#ETH_MACA2HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11196 
	#ETH_MACA2HR_MACA2H
 ((
ut32_t
)0x0000FFFF

	)

11199 
	#ETH_MACA2LR_MACA2L
 ((
ut32_t
)0xFFFFFFFF

	)

11202 
	#ETH_MACA3HR_AE
 ((
ut32_t
)0x80000000

	)

11203 
	#ETH_MACA3HR_SA
 ((
ut32_t
)0x40000000

	)

11204 
	#ETH_MACA3HR_MBC
 ((
ut32_t
)0x3F000000

	)

11205 
	#ETH_MACA3HR_MBC_HBs15_8
 ((
ut32_t
)0x20000000

	)

11206 
	#ETH_MACA3HR_MBC_HBs7_0
 ((
ut32_t
)0x10000000

	)

11207 
	#ETH_MACA3HR_MBC_LBs31_24
 ((
ut32_t
)0x08000000

	)

11208 
	#ETH_MACA3HR_MBC_LBs23_16
 ((
ut32_t
)0x04000000

	)

11209 
	#ETH_MACA3HR_MBC_LBs15_8
 ((
ut32_t
)0x02000000

	)

11210 
	#ETH_MACA3HR_MBC_LBs7_0
 ((
ut32_t
)0x01000000

	)

11211 
	#ETH_MACA3HR_MACA3H
 ((
ut32_t
)0x0000FFFF

	)

11214 
	#ETH_MACA3LR_MACA3L
 ((
ut32_t
)0xFFFFFFFF

	)

11221 
	#ETH_MMCCR_MCFHP
 ((
ut32_t
)0x00000020

	)

11222 
	#ETH_MMCCR_MCP
 ((
ut32_t
)0x00000010

	)

11223 
	#ETH_MMCCR_MCF
 ((
ut32_t
)0x00000008

	)

11224 
	#ETH_MMCCR_ROR
 ((
ut32_t
)0x00000004

	)

11225 
	#ETH_MMCCR_CSR
 ((
ut32_t
)0x00000002

	)

11226 
	#ETH_MMCCR_CR
 ((
ut32_t
)0x00000001

	)

11229 
	#ETH_MMCRIR_RGUFS
 ((
ut32_t
)0x00020000

	)

11230 
	#ETH_MMCRIR_RFAES
 ((
ut32_t
)0x00000040

	)

11231 
	#ETH_MMCRIR_RFCES
 ((
ut32_t
)0x00000020

	)

11234 
	#ETH_MMCTIR_TGFS
 ((
ut32_t
)0x00200000

	)

11235 
	#ETH_MMCTIR_TGFMSCS
 ((
ut32_t
)0x00008000

	)

11236 
	#ETH_MMCTIR_TGFSCS
 ((
ut32_t
)0x00004000

	)

11239 
	#ETH_MMCRIMR_RGUFM
 ((
ut32_t
)0x00020000

	)

11240 
	#ETH_MMCRIMR_RFAEM
 ((
ut32_t
)0x00000040

	)

11241 
	#ETH_MMCRIMR_RFCEM
 ((
ut32_t
)0x00000020

	)

11244 
	#ETH_MMCTIMR_TGFM
 ((
ut32_t
)0x00200000

	)

11245 
	#ETH_MMCTIMR_TGFMSCM
 ((
ut32_t
)0x00008000

	)

11246 
	#ETH_MMCTIMR_TGFSCM
 ((
ut32_t
)0x00004000

	)

11249 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11252 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ut32_t
)0xFFFFFFFF

	)

11255 
	#ETH_MMCTGFCR_TGFC
 ((
ut32_t
)0xFFFFFFFF

	)

11258 
	#ETH_MMCRFCECR_RFCEC
 ((
ut32_t
)0xFFFFFFFF

	)

11261 
	#ETH_MMCRFAECR_RFAEC
 ((
ut32_t
)0xFFFFFFFF

	)

11264 
	#ETH_MMCRGUFCR_RGUFC
 ((
ut32_t
)0xFFFFFFFF

	)

11271 
	#ETH_PTPTSCR_TSCNT
 ((
ut32_t
)0x00030000

	)

11272 
	#ETH_PTPTSSR_TSSMRME
 ((
ut32_t
)0x00008000

	)

11273 
	#ETH_PTPTSSR_TSSEME
 ((
ut32_t
)0x00004000

	)

11274 
	#ETH_PTPTSSR_TSSIPV4FE
 ((
ut32_t
)0x00002000

	)

11275 
	#ETH_PTPTSSR_TSSIPV6FE
 ((
ut32_t
)0x00001000

	)

11276 
	#ETH_PTPTSSR_TSSPTPOEFE
 ((
ut32_t
)0x00000800

	)

11277 
	#ETH_PTPTSSR_TSPTPPSV2E
 ((
ut32_t
)0x00000400

	)

11278 
	#ETH_PTPTSSR_TSSSR
 ((
ut32_t
)0x00000200

	)

11279 
	#ETH_PTPTSSR_TSSARFE
 ((
ut32_t
)0x00000100

	)

11281 
	#ETH_PTPTSCR_TSARU
 ((
ut32_t
)0x00000020

	)

11282 
	#ETH_PTPTSCR_TSITE
 ((
ut32_t
)0x00000010

	)

11283 
	#ETH_PTPTSCR_TSSTU
 ((
ut32_t
)0x00000008

	)

11284 
	#ETH_PTPTSCR_TSSTI
 ((
ut32_t
)0x00000004

	)

11285 
	#ETH_PTPTSCR_TSFCU
 ((
ut32_t
)0x00000002

	)

11286 
	#ETH_PTPTSCR_TSE
 ((
ut32_t
)0x00000001

	)

11289 
	#ETH_PTPSSIR_STSSI
 ((
ut32_t
)0x000000FF

	)

11292 
	#ETH_PTPTSHR_STS
 ((
ut32_t
)0xFFFFFFFF

	)

11295 
	#ETH_PTPTSLR_STPNS
 ((
ut32_t
)0x80000000

	)

11296 
	#ETH_PTPTSLR_STSS
 ((
ut32_t
)0x7FFFFFFF

	)

11299 
	#ETH_PTPTSHUR_TSUS
 ((
ut32_t
)0xFFFFFFFF

	)

11302 
	#ETH_PTPTSLUR_TSUPNS
 ((
ut32_t
)0x80000000

	)

11303 
	#ETH_PTPTSLUR_TSUSS
 ((
ut32_t
)0x7FFFFFFF

	)

11306 
	#ETH_PTPTSAR_TSA
 ((
ut32_t
)0xFFFFFFFF

	)

11309 
	#ETH_PTPTTHR_TTSH
 ((
ut32_t
)0xFFFFFFFF

	)

11312 
	#ETH_PTPTTLR_TTSL
 ((
ut32_t
)0xFFFFFFFF

	)

11315 
	#ETH_PTPTSSR_TSTTR
 ((
ut32_t
)0x00000020

	)

11316 
	#ETH_PTPTSSR_TSSO
 ((
ut32_t
)0x00000010

	)

11323 
	#ETH_DMABMR_AAB
 ((
ut32_t
)0x02000000

	)

11324 
	#ETH_DMABMR_FPM
 ((
ut32_t
)0x01000000

	)

11325 
	#ETH_DMABMR_USP
 ((
ut32_t
)0x00800000

	)

11326 
	#ETH_DMABMR_RDP
 ((
ut32_t
)0x007E0000

	)

11327 
	#ETH_DMABMR_RDP_1Bt
 ((
ut32_t
)0x00020000

	)

11328 
	#ETH_DMABMR_RDP_2Bt
 ((
ut32_t
)0x00040000

	)

11329 
	#ETH_DMABMR_RDP_4Bt
 ((
ut32_t
)0x00080000

	)

11330 
	#ETH_DMABMR_RDP_8Bt
 ((
ut32_t
)0x00100000

	)

11331 
	#ETH_DMABMR_RDP_16Bt
 ((
ut32_t
)0x00200000

	)

11332 
	#ETH_DMABMR_RDP_32Bt
 ((
ut32_t
)0x00400000

	)

11333 
	#ETH_DMABMR_RDP_4xPBL_4Bt
 ((
ut32_t
)0x01020000

	)

11334 
	#ETH_DMABMR_RDP_4xPBL_8Bt
 ((
ut32_t
)0x01040000

	)

11335 
	#ETH_DMABMR_RDP_4xPBL_16Bt
 ((
ut32_t
)0x01080000

	)

11336 
	#ETH_DMABMR_RDP_4xPBL_32Bt
 ((
ut32_t
)0x01100000

	)

11337 
	#ETH_DMABMR_RDP_4xPBL_64Bt
 ((
ut32_t
)0x01200000

	)

11338 
	#ETH_DMABMR_RDP_4xPBL_128Bt
 ((
ut32_t
)0x01400000

	)

11339 
	#ETH_DMABMR_FB
 ((
ut32_t
)0x00010000

	)

11340 
	#ETH_DMABMR_RTPR
 ((
ut32_t
)0x0000C000

	)

11341 
	#ETH_DMABMR_RTPR_1_1
 ((
ut32_t
)0x00000000

	)

11342 
	#ETH_DMABMR_RTPR_2_1
 ((
ut32_t
)0x00004000

	)

11343 
	#ETH_DMABMR_RTPR_3_1
 ((
ut32_t
)0x00008000

	)

11344 
	#ETH_DMABMR_RTPR_4_1
 ((
ut32_t
)0x0000C000

	)

11345 
	#ETH_DMABMR_PBL
 ((
ut32_t
)0x00003F00

	)

11346 
	#ETH_DMABMR_PBL_1Bt
 ((
ut32_t
)0x00000100

	)

11347 
	#ETH_DMABMR_PBL_2Bt
 ((
ut32_t
)0x00000200

	)

11348 
	#ETH_DMABMR_PBL_4Bt
 ((
ut32_t
)0x00000400

	)

11349 
	#ETH_DMABMR_PBL_8Bt
 ((
ut32_t
)0x00000800

	)

11350 
	#ETH_DMABMR_PBL_16Bt
 ((
ut32_t
)0x00001000

	)

11351 
	#ETH_DMABMR_PBL_32Bt
 ((
ut32_t
)0x00002000

	)

11352 
	#ETH_DMABMR_PBL_4xPBL_4Bt
 ((
ut32_t
)0x01000100

	)

11353 
	#ETH_DMABMR_PBL_4xPBL_8Bt
 ((
ut32_t
)0x01000200

	)

11354 
	#ETH_DMABMR_PBL_4xPBL_16Bt
 ((
ut32_t
)0x01000400

	)

11355 
	#ETH_DMABMR_PBL_4xPBL_32Bt
 ((
ut32_t
)0x01000800

	)

11356 
	#ETH_DMABMR_PBL_4xPBL_64Bt
 ((
ut32_t
)0x01001000

	)

11357 
	#ETH_DMABMR_PBL_4xPBL_128Bt
 ((
ut32_t
)0x01002000

	)

11358 
	#ETH_DMABMR_EDE
 ((
ut32_t
)0x00000080

	)

11359 
	#ETH_DMABMR_DSL
 ((
ut32_t
)0x0000007C

	)

11360 
	#ETH_DMABMR_DA
 ((
ut32_t
)0x00000002

	)

11361 
	#ETH_DMABMR_SR
 ((
ut32_t
)0x00000001

	)

11364 
	#ETH_DMATPDR_TPD
 ((
ut32_t
)0xFFFFFFFF

	)

11367 
	#ETH_DMARPDR_RPD
 ((
ut32_t
)0xFFFFFFFF

	)

11370 
	#ETH_DMARDLAR_SRL
 ((
ut32_t
)0xFFFFFFFF

	)

11373 
	#ETH_DMATDLAR_STL
 ((
ut32_t
)0xFFFFFFFF

	)

11376 
	#ETH_DMASR_TSTS
 ((
ut32_t
)0x20000000

	)

11377 
	#ETH_DMASR_PMTS
 ((
ut32_t
)0x10000000

	)

11378 
	#ETH_DMASR_MMCS
 ((
ut32_t
)0x08000000

	)

11379 
	#ETH_DMASR_EBS
 ((
ut32_t
)0x03800000

	)

11381 
	#ETH_DMASR_EBS_DescAcss
 ((
ut32_t
)0x02000000

	)

11382 
	#ETH_DMASR_EBS_RdTnsf
 ((
ut32_t
)0x01000000

	)

11383 
	#ETH_DMASR_EBS_DaTnsfTx
 ((
ut32_t
)0x00800000

	)

11384 
	#ETH_DMASR_TPS
 ((
ut32_t
)0x00700000

	)

11385 
	#ETH_DMASR_TPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11386 
	#ETH_DMASR_TPS_Fchg
 ((
ut32_t
)0x00100000

	)

11387 
	#ETH_DMASR_TPS_Wag
 ((
ut32_t
)0x00200000

	)

11388 
	#ETH_DMASR_TPS_Rdg
 ((
ut32_t
)0x00300000

	)

11389 
	#ETH_DMASR_TPS_Suded
 ((
ut32_t
)0x00600000

	)

11390 
	#ETH_DMASR_TPS_Closg
 ((
ut32_t
)0x00700000

	)

11391 
	#ETH_DMASR_RPS
 ((
ut32_t
)0x000E0000

	)

11392 
	#ETH_DMASR_RPS_Stݳd
 ((
ut32_t
)0x00000000

	)

11393 
	#ETH_DMASR_RPS_Fchg
 ((
ut32_t
)0x00020000

	)

11394 
	#ETH_DMASR_RPS_Wag
 ((
ut32_t
)0x00060000

	)

11395 
	#ETH_DMASR_RPS_Suded
 ((
ut32_t
)0x00080000

	)

11396 
	#ETH_DMASR_RPS_Closg
 ((
ut32_t
)0x000A0000

	)

11397 
	#ETH_DMASR_RPS_Queug
 ((
ut32_t
)0x000E0000

	)

11398 
	#ETH_DMASR_NIS
 ((
ut32_t
)0x00010000

	)

11399 
	#ETH_DMASR_AIS
 ((
ut32_t
)0x00008000

	)

11400 
	#ETH_DMASR_ERS
 ((
ut32_t
)0x00004000

	)

11401 
	#ETH_DMASR_FBES
 ((
ut32_t
)0x00002000

	)

11402 
	#ETH_DMASR_ETS
 ((
ut32_t
)0x00000400

	)

11403 
	#ETH_DMASR_RWTS
 ((
ut32_t
)0x00000200

	)

11404 
	#ETH_DMASR_RPSS
 ((
ut32_t
)0x00000100

	)

11405 
	#ETH_DMASR_RBUS
 ((
ut32_t
)0x00000080

	)

11406 
	#ETH_DMASR_RS
 ((
ut32_t
)0x00000040

	)

11407 
	#ETH_DMASR_TUS
 ((
ut32_t
)0x00000020

	)

11408 
	#ETH_DMASR_ROS
 ((
ut32_t
)0x00000010

	)

11409 
	#ETH_DMASR_TJTS
 ((
ut32_t
)0x00000008

	)

11410 
	#ETH_DMASR_TBUS
 ((
ut32_t
)0x00000004

	)

11411 
	#ETH_DMASR_TPSS
 ((
ut32_t
)0x00000002

	)

11412 
	#ETH_DMASR_TS
 ((
ut32_t
)0x00000001

	)

11415 
	#ETH_DMAOMR_DTCEFD
 ((
ut32_t
)0x04000000

	)

11416 
	#ETH_DMAOMR_RSF
 ((
ut32_t
)0x02000000

	)

11417 
	#ETH_DMAOMR_DFRF
 ((
ut32_t
)0x01000000

	)

11418 
	#ETH_DMAOMR_TSF
 ((
ut32_t
)0x00200000

	)

11419 
	#ETH_DMAOMR_FTF
 ((
ut32_t
)0x00100000

	)

11420 
	#ETH_DMAOMR_TTC
 ((
ut32_t
)0x0001C000

	)

11421 
	#ETH_DMAOMR_TTC_64Bys
 ((
ut32_t
)0x00000000

	)

11422 
	#ETH_DMAOMR_TTC_128Bys
 ((
ut32_t
)0x00004000

	)

11423 
	#ETH_DMAOMR_TTC_192Bys
 ((
ut32_t
)0x00008000

	)

11424 
	#ETH_DMAOMR_TTC_256Bys
 ((
ut32_t
)0x0000C000

	)

11425 
	#ETH_DMAOMR_TTC_40Bys
 ((
ut32_t
)0x00010000

	)

11426 
	#ETH_DMAOMR_TTC_32Bys
 ((
ut32_t
)0x00014000

	)

11427 
	#ETH_DMAOMR_TTC_24Bys
 ((
ut32_t
)0x00018000

	)

11428 
	#ETH_DMAOMR_TTC_16Bys
 ((
ut32_t
)0x0001C000

	)

11429 
	#ETH_DMAOMR_ST
 ((
ut32_t
)0x00002000

	)

11430 
	#ETH_DMAOMR_FEF
 ((
ut32_t
)0x00000080

	)

11431 
	#ETH_DMAOMR_FUGF
 ((
ut32_t
)0x00000040

	)

11432 
	#ETH_DMAOMR_RTC
 ((
ut32_t
)0x00000018

	)

11433 
	#ETH_DMAOMR_RTC_64Bys
 ((
ut32_t
)0x00000000

	)

11434 
	#ETH_DMAOMR_RTC_32Bys
 ((
ut32_t
)0x00000008

	)

11435 
	#ETH_DMAOMR_RTC_96Bys
 ((
ut32_t
)0x00000010

	)

11436 
	#ETH_DMAOMR_RTC_128Bys
 ((
ut32_t
)0x00000018

	)

11437 
	#ETH_DMAOMR_OSF
 ((
ut32_t
)0x00000004

	)

11438 
	#ETH_DMAOMR_SR
 ((
ut32_t
)0x00000002

	)

11441 
	#ETH_DMAIER_NISE
 ((
ut32_t
)0x00010000

	)

11442 
	#ETH_DMAIER_AISE
 ((
ut32_t
)0x00008000

	)

11443 
	#ETH_DMAIER_ERIE
 ((
ut32_t
)0x00004000

	)

11444 
	#ETH_DMAIER_FBEIE
 ((
ut32_t
)0x00002000

	)

11445 
	#ETH_DMAIER_ETIE
 ((
ut32_t
)0x00000400

	)

11446 
	#ETH_DMAIER_RWTIE
 ((
ut32_t
)0x00000200

	)

11447 
	#ETH_DMAIER_RPSIE
 ((
ut32_t
)0x00000100

	)

11448 
	#ETH_DMAIER_RBUIE
 ((
ut32_t
)0x00000080

	)

11449 
	#ETH_DMAIER_RIE
 ((
ut32_t
)0x00000040

	)

11450 
	#ETH_DMAIER_TUIE
 ((
ut32_t
)0x00000020

	)

11451 
	#ETH_DMAIER_ROIE
 ((
ut32_t
)0x00000010

	)

11452 
	#ETH_DMAIER_TJTIE
 ((
ut32_t
)0x00000008

	)

11453 
	#ETH_DMAIER_TBUIE
 ((
ut32_t
)0x00000004

	)

11454 
	#ETH_DMAIER_TPSIE
 ((
ut32_t
)0x00000002

	)

11455 
	#ETH_DMAIER_TIE
 ((
ut32_t
)0x00000001

	)

11458 
	#ETH_DMAMFBOCR_OFOC
 ((
ut32_t
)0x10000000

	)

11459 
	#ETH_DMAMFBOCR_MFA
 ((
ut32_t
)0x0FFE0000

	)

11460 
	#ETH_DMAMFBOCR_OMFC
 ((
ut32_t
)0x00010000

	)

11461 
	#ETH_DMAMFBOCR_MFC
 ((
ut32_t
)0x0000FFFF

	)

11464 
	#ETH_DMACHTDR_HTDAP
 ((
ut32_t
)0xFFFFFFFF

	)

11467 
	#ETH_DMACHRDR_HRDAP
 ((
ut32_t
)0xFFFFFFFF

	)

11470 
	#ETH_DMACHTBAR_HTBAP
 ((
ut32_t
)0xFFFFFFFF

	)

11473 
	#ETH_DMACHRBAR_HRBAP
 ((
ut32_t
)0xFFFFFFFF

	)

11483 #ifde
USE_STDPERIPH_DRIVER


11484 
	~"m32f4xx_cf.h
"

11491 
	#SET_BIT
(
REG
, 
BIT
((REG|(BIT))

	)

11493 
	#CLEAR_BIT
(
REG
, 
BIT
((REG&~(BIT))

	)

11495 
	#READ_BIT
(
REG
, 
BIT
((REG& (BIT))

	)

11497 
	#CLEAR_REG
(
REG
((REG(0x0))

	)

11499 
	#WRITE_REG
(
REG
, 
VAL
((REG(VAL))

	)

11501 
	#READ_REG
(
REG
((REG))

	)

11503 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK

	`WRITE_REG
((REG), (((
	`READ_REG
(REG)& (~(CLEARMASK))| (SETMASK)))

	)

11509 #ifde
__lulus


11510 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\stm32f4xx_conf.h

23 #ide
__STM32F4xx_CONF_H


24 
	#__STM32F4xx_CONF_H


	)

26 #i
defed
 (
HSE_VALUE
)

28 #unde
HSE_VALUE


29 
	#HSE_VALUE
 ((
ut32_t
)8000000)

	)

34 
	~"m32f4xx_adc.h
"

35 
	~"m32f4xx_n.h
"

36 
	~"m32f4xx_c.h
"

37 
	~"m32f4xx_yp.h
"

38 
	~"m32f4xx_dac.h
"

39 
	~"m32f4xx_dbgmcu.h
"

40 
	~"m32f4xx_dcmi.h
"

41 
	~"m32f4xx_dma.h
"

42 
	~"m32f4xx_exti.h
"

43 
	~"m32f4xx_ash.h
"

44 
	~"m32f4xx_fsmc.h
"

45 
	~"m32f4xx_hash.h
"

46 
	~"m32f4xx_gpio.h
"

47 
	~"m32f4xx_i2c.h
"

48 
	~"m32f4xx_iwdg.h
"

49 
	~"m32f4xx_pwr.h
"

50 
	~"m32f4xx_rcc.h
"

51 
	~"m32f4xx_g.h
"

52 
	~"m32f4xx_c.h
"

53 
	~"m32f4xx_sdio.h
"

54 
	~"m32f4xx_i.h
"

55 
	~"m32f4xx_syscfg.h
"

56 
	~"m32f4xx_tim.h
"

57 
	~"m32f4xx_u.h
"

58 
	~"m32f4xx_wwdg.h
"

59 
	~"misc.h
"

75 #ifde 
USE_FULL_ASSERT


85 
	#as_m
(
ex
(x? ()0 : 
	`as_ed
((
ut8_t
 *)
__FILE__
, 
__LINE__
))

	)

87 
as_ed
(
ut8_t
* 
fe
, 
ut32_t
 
le
);

89 
	#as_m
(
ex
(()0)

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\system_stm32f4xx.h

39 #ide
__SYSTEM_STM32F4XX_H


40 
	#__SYSTEM_STM32F4XX_H


	)

42 #ifde
__lulus


59 
ut32_t
 
SyemCeClock
;

86 
SyemIn
();

87 
SyemCeClockUpde
();

92 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Communication.c

7 
	~"Communiti.h
"

8 
	~"dt.h
"

9 
	~"rob.h
"

10 
InPackSu
 
	gCommd
 ={0xFA, 0xAF, 0x00, 0x00, &
m
[0]};

11 
	$pushBy
(
By
)

13 
j
;

14 
ut16_t
 
checkSum
;

15 
ut16_t
 * 

;

16 
Da
[
daIndex
++] = 
By
;

18 if((
Da
[0] =
SYNC_BYTE
&& (Da[1] =
ADR_BYTE
))

20 if(
daIndex
 >
Da
[2]) && (dataIndex > 3) )

22 
checkSum
 = 
	`ckCheck
(&
Da
[0], inDa[2] - 
CHECK_SIZE
);

23 

 = ( 
ut16_t
 *&
Da
[Da[2] - 
CHECK_SIZE
];

24 i(*

 =
checkSum
)

26 
Commd
.
ckL
 = 
Da
[2];

27 
j
=0; j < 
Commd
.
ckL
 - 
CHECK_SIZE
 - 
HEADER_SIZE
; j++)

28 *(
Commd
.
m
 + 
j

Da
[4 + j];

29 
Commd
.
commd
 = 
Da
[3];

30 
	`execCommd
(&
Commd
);

32 
daIndex
 = 0;

33 
Da
[0] = 0;

34 
Da
[1] = 0;

39 i(
daIndex
 > 1)

41 
Da
[0] = inData[1];

42 
Da
[1] = 0;

43 
daIndex
 = 1;

46 
	}
}

48 
ut8_t
 
APP_Rx_Bufr
 [];

51 
ut32_t
 
APP_Rx_r_
;

55 
	$ndAnsw
(
cmd
, * 
m
, 
mSize
)

58 
outDa
[0] = 0xFA;

59 
outDa
[1] = 0xFA;

60 
outDa
[2] = 
mSize
 + 
HEADER_SIZE
 + 
CHECK_SIZE
;

61 
outDa
[3] = 
cmd
;

62 
	`memy
(&
outDa
[4], 
m
, 
mSize
);

64 *((
t16_t
*)&
outDa
[
mSize
 + 
HEADER_SIZE
](t16_t
	`ckCheck
(&outData[0],aramSize + HEADER_SIZE);

65 
_size
 = 
mSize
 + 
HEADER_SIZE
 + 
CHECK_SIZE
 ;

66 
i
;

67 
i
=0; i < 
_size
; i++
	`putch
(
outDa
[i]);

69 i(
APP_Rx_r_
 + 
_size
 < 
APP_RX_DATA_SIZE
)

71 
	`memy
(&
APP_Rx_Bufr
[
APP_Rx_r_
], 
outDa
, 
_size
);

72 
APP_Rx_r_
 +
_size
;

76 
S
 = 
APP_RX_DATA_SIZE
 - 
APP_Rx_r_
;

78 
	`memy
(&
APP_Rx_Bufr
[
APP_Rx_r_
], 
outDa
, 
S
);

79 
APP_Rx_r_
 = 0;

80 
	`memy
(&
APP_Rx_Bufr
[
APP_Rx_r_
], &
outDa
[
S
], 
_size
 - freeSpace);

81 
APP_Rx_r_
 +
_size
 - 
S
;

87  
mSize
 + 
HEADER_SIZE
 + 
CHECK_SIZE
;

88 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Communication.h

2 #ide
_COMMUNICATION_


3 
	#_COMMUNICATION_


	)

5 
	~"rob.h
"

6 
	~"usbd_cf.h
"

10 
	gm
[30] ;

11 
	gDa
[64];

12 
	goutDa
[30];

13 
	gdaIndex
;

16 
pushBy
(
By
);

17 
ndAnsw
(
cmd
, * 
m
, 
mSize
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Dynamixel_control.c

8 
	~"m32f4xx_cf.h
"

9 
	~"m32f4xx_gpio.h
"

10 
	~"m32f4xx_u.h
"

11 
	~"Dymix_cڌ.h
"

13 
__asm__
(".global _printf_float");

14 
__asm__
(".global _scanf_float");

16 
ut8_t
 
	grvoECode
 = 0;

18 
SvoReڣ
 
	gڣ
;

20 vީ
ut8_t
 
	giveBufr
[
REC_BUFFER_LEN
];

21 vީ
ut8_t
* vީ
	giveBufrS
 = 
iveBufr
;

22 vީ
ut8_t
* vީ
	giveBufrEnd
 = 
iveBufr
;

24 
	$ndSvoCommd
 (cڡ 
ut8_t
 
rvoId
,

25 cڡ 
SvoCommd
 
commdBy
,

26 cڡ 
ut8_t
 
numPams
,

27 cڡ 
ut8_t
 *
ms
)

29 
	`ndSvoBy
 (0xff);

30 
	`ndSvoBy
 (0xff);

32 
	`ndSvoBy
 (
rvoId
);

33 
ut8_t
 
checksum
 = 
rvoId
;

35 
	`ndSvoBy
 (
numPams
 + 2);

36 
	`ndSvoBy
 ((
ut8_t
)
commdBy
);

38 
checksum
 +
numPams
 + 2 + 
commdBy
;

40 
ut8_t
 
i
 = 0;

41 ; 
i
 < 
numPams
; i++)

43 
	`ndSvoBy
 (
ms
[
i
]);

44 
checksum
 +
ms
[
i
];

47 
	`ndSvoBy
 (~
checksum
);

48 
	}
}

50 
bo
 
	$gSvoReڣ
 ()

52 
ut16_t
 
s
 = 0;

54 
	`rSvoReiveBufr
();

56 
	`gSvoBysAvaab
() < 4)

58 
s
++;

59 i(
s
 > 
REC_WAIT_MAX_RETRIES
)

61 #ifde
SERVO_DEBUG


62 
	`tf
 ("Too manyetriest start\n");

64  
l
;

67 
s
 = 0;

69 
	`gSvoBy
();

70 
	`gSvoBy
();

72 
ڣ
.
id
 = 
	`gSvoBy
();

73 
ڣ
.
ngth
 = 
	`gSvoBy
();

75 i(
ڣ
.
ngth
 > 
SERVO_MAX_PARAMS
)

77 #ifde
SERVO_DEBUG


78 
	`tf
 ("Reڣgthobig: %d\n", ()
ڣ
.
ngth
);

80  
l
;

83 
	`gSvoBysAvaab
(< 
ڣ
.
ngth
)

85 
s
++;

86 i(
s
 > 
REC_WAIT_MAX_RETRIES
)

88 #ifde
SERVO_DEBUG


89 
	`tf
 ("Tomyrwag f܅ams, g %d o%dams\n", 
	`gSvoBysAvaab
(), 
ڣ
.
ngth
);

91  
l
;

95 
ڣ
.
r
 = 
	`gSvoBy
();

96 
rvoECode
 = 
ڣ
.
r
;

98 
ut8_t
 
i
 = 0;

99 ; 
i
 < 
ڣ
.
ngth
 - 2; i++)

100 
ڣ
.
ms
[
i
] = 
	`gSvoBy
();

103 
ut8_t
 
lcChecksum
 = 
ڣ
.
id
 +eڣ.
ngth
 +eڣ.
r
;

104 
i
 = 0;

105 ; 
i
 < 
ڣ
.
ngth
 - 2; i++)

106 
lcChecksum
 +
ڣ
.
ms
[
i
];

107 
lcChecksum
 = ~calcChecksum;

109 cڡ 
ut8_t
 
cChecksum
 = 
	`gSvoBy
();

110 i(
lcChecksum
 !
cChecksum
)

112 #ifde
SERVO_DEBUG


113 
	`tf
 ("Checksum mismch: %x ccuϋd, %xeived\n", 
lcChecksum
, 
cChecksum
);

115  
l
;

118  
ue
;

119 
	}
}

121 
le
 
bo
 
	$gAndCheckReڣ
 (cڡ 
ut8_t
 
rvoId
)

123 i(!
	`gSvoReڣ
())

125 #ifde
SERVO_DEBUG


126 
	`tf
 ("Svؔr: Sv%d didلed cܻly o\n", ()
rvoId
);

128  
l
;

131 i(
ڣ
.
id
 !
rvoId
)

133 #ifde
SERVO_DEBUG


134 
	`tf
 ("Svؔr: Reڣ ID %d d۠n mch commd ID %d\n", ()
ڣ
.
id
);

136  
l
;

139 i(
ڣ
.
r
 != 0)

141 #ifde
SERVO_DEBUG


142 
	`tf
 ("Svؔr: Reڣ codwanz(%d)\n", ()
ڣ
.
r
);

144  
l
;

147  
ue
;

148 
	}
}

151 
bo
 
	$pgSvo
 (cڡ 
ut8_t
 
rvoId
)

153 
	`ndSvoCommd
 (
rvoId
, 
PING
, 0, 0);

155 i(!
	`gAndCheckReڣ
 (
rvoId
))

156  
l
;

158  
ue
;

159 
	}
}

164 
bo
 
	$tSvoRuDayMios
 (cڡ 
ut8_t
 
rvoId
,

165 cڡ 
ut16_t
 
mios
)

167 i(
mios
 > 510)

168  
l
;

169 cڡ 
ut8_t
 
ms
[2] = {
RETURN_DELAY
,

170 (
ut8_t
)((
mios
 / 2) & 0xff)};

171 
	`ndSvoCommd
 (
rvoId
, 
WRITE
, 2, 
ms
);

172 i(!
	`gAndCheckReڣ
 (
rvoId
))

173  
l
;

174  
ue
;

175 
	}
}

178 
bo
 
	$tSvoBlkCdis
 (cڡ 
ut8_t
 
rvoId
,

179 cڡ 
ut8_t
 
ags
)

181 cڡ 
ut8_t
 
ms
[2] = {
BLINK_CONDITIONS
,

182 
ags
};

184 
	`ndSvoCommd
 (
rvoId
, 
WRITE
, 2, 
ms
);

186 i(!
	`gAndCheckReڣ
 (
rvoId
))

187  
l
;

189  
ue
;

190 
	}
}

193 
bo
 
	$tSvoShutdownCdis
 (cڡ 
ut8_t
 
rvoId
,

194 cڡ 
ut8_t
 
ags
)

196 cڡ 
ut8_t
 
ms
[2] = {
SHUTDOWN_CONDITIONS
,

197 
ags
};

199 
	`ndSvoCommd
 (
rvoId
, 
WRITE
, 2, 
ms
);

201 i(!
	`gAndCheckReڣ
 (
rvoId
))

202  
l
;

204  
ue
;

205 
	}
}

209 
bo
 
	$tSvoTque
 (cڡ 
ut8_t
 
rvoId
,

210 cڡ 
ut16_t
 
tqueVue
)

212 cڡ 
ut8_t
 
highBy
 = (ut8_t)((
tqueVue
 >> 8) & 0xff);

213 cڡ 
ut8_t
 
lowBy
 = (ut8_t)(
tqueVue
 & 0xff);

215 i(
tqueVue
 > 1023)

216  
l
;

218 cڡ 
ut8_t
 
ms
[3] = {
TORQUE
,

219 
lowBy
,

220 
highBy
};

222 
	`ndSvoCommd
 (
rvoId
, 
WRITE
, 3, 
ms
);

224 i(!
	`gAndCheckReڣ
 (
rvoId
))

225  
l
;

227  
ue
;

228 
	}
}

231 
bo
 
	$gSvoTque
 (cڡ 
ut8_t
 
rvoId
,

232 
ut16_t
 *
tqueVue
)

234 cڡ 
ut8_t
 
ms
[2] = {
TORQUE
, 2};

236 
	`ndSvoCommd
 (
rvoId
, 
READ
, 2, 
ms
);

238 i(!
	`gAndCheckReڣ
 (
rvoId
))

239  
l
;

241 *
tqueVue
 = 
ڣ
.
ms
[1];

242 *
tqueVue
 <<= 8;

243 *
tqueVue
 |
ڣ
.
ms
[0];

245  
ue
;

246 
	}
}

253 
bo
 
	$tSvoMovgSed
 (cڡ 
ut8_t
 
rvoId
,

254 cڡ 
ut16_t
 
dVue
, cڡ ut16_
dei
)

256 
ut16_t
 
d
 = 
dVue
;

257 
d
 |
dei
;

258 cڡ 
ut8_t
 
highBy
 = (ut8_t)((
d
 >> 8) & 0xff);

259 cڡ 
ut8_t
 
lowBy
 = (ut8_t)(
d
 & 0xff);

261 i(
dVue
 > 1023)

262  
l
;

264 cڡ 
ut8_t
 
ms
[3] = {
MOVING_SPEED
,

265 
lowBy
,

266 
highBy
};

268 
	`ndSvoCommd
 (
rvoId
, 
WRITE
, 3, 
ms
);

270 i(!
	`gAndCheckReڣ
 (
rvoId
))

271  
l
;

273  
ue
;

274 
	}
}

277 
bo
 
	$gSvoMovgSed
 (cڡ 
ut8_t
 
rvoId
,

278 
ut16_t
 *
dVue
)

280 cڡ 
ut8_t
 
ms
[2] = {
MOVING_SPEED
,

283 
	`ndSvoCommd
 (
rvoId
, 
READ
, 2, 
ms
);

285 i(!
	`gAndCheckReڣ
 (
rvoId
))

286  
l
;

288 *
dVue
 = 
ڣ
.
ms
[1];

289 *
dVue
 <<= 8;

290 *
dVue
 |
ڣ
.
ms
[0];

292  
ue
;

293 
	}
}

296 
bo
 
	$gSvoCutSed
 (cڡ 
ut8_t
 
rvoId
,

297 
t16_t
 *
dVue
)

299 cڡ 
ut8_t
 
ms
[2] = {
CURRENT_SPEED
,

302 
	`ndSvoCommd
 (
rvoId
, 
READ
, 2, 
ms
);

304 i(!
	`gAndCheckReڣ
 (
rvoId
))

305  
l
;

307 *
dVue
 = 
ڣ
.
ms
[1];

308 *
dVue
 <<= 8;

309 *
dVue
 |
ڣ
.
ms
[0];

311  
ue
;

312 
	}
}

315 
bo
 
	$gCutLd
 (cڡ 
ut8_t
 
rvoId
,

316 
ut16_t
 *
ldVue
)

318 cڡ 
ut8_t
 
ms
[2] = {
CURRENT_LOAD
, 2};

320 
	`ndSvoCommd
 (
rvoId
, 
READ
, 2, 
ms
);

322 i(!
	`gAndCheckReڣ
 (
rvoId
))

323  
l
;

325 *
ldVue
 = 
ڣ
.
ms
[1];

326 *
ldVue
 <<= 8;

327 *
ldVue
 |
ڣ
.
ms
[0];

328 *
ldVue
 &= 0x03ff;

330  
ue
;

331 
	}
}

335 
bo
 
	$tSvoAng
 ( cڡ 
ut8_t
 
rvoId
,

336 cڡ 
ut16_t
 
g
)

338 i(
g
 < 0 ||ngle > 300)

339  
l
;

342 cڡ 
ut16_t
 
gVue
 = (ut16_t)(
g
 * (1023.0 / 300.0));

344 cڡ 
ut8_t
 
highBy
 = (ut8_t)((
gVue
 >> 8) & 0xff);

345 cڡ 
ut8_t
 
lowBy
 = (ut8_t)(
gVue
 & 0xff);

347 cڡ 
ut8_t
 
ms
[3] = {
GOAL_ANGLE
,

348 
lowBy
,

349 
highBy
};

351 
	`ndSvoCommd
 (
rvoId
, 
WRITE
, 3, 
ms
);

353 i(!
	`gAndCheckReڣ
 (
rvoId
))

354  
l
;

356  
ue
;

357 
	}
}

360 
bo
 
	$gSvoAng
 (cڡ 
ut8_t
 
rvoId
,

361 *
g
)

363 cڡ 
ut8_t
 
ms
[2] = {
CURRENT_ANGLE
,

366 
	`ndSvoCommd
 (
rvoId
, 
READ
, 2, 
ms
);

368 i(!
	`gAndCheckReڣ
 (
rvoId
))

369  
l
;

371 
ut16_t
 
gVue
 = 
ڣ
.
ms
[1];

372 
gVue
 <<= 8;

373 
gVue
 |
ڣ
.
ms
[0];

375 *
g
 = ()
gVue
 * 300.0 / 1023.0;

377  
ue
;

378 
	}
}

382 
bo
 
	$tSvoCWAngLim
 (cڡ 
ut8_t
 
rvoId
,

383 cڡ 
ut16_t
 
limVue
)

385 cڡ 
ut8_t
 
highBy
 = (ut8_t)((
limVue
 >> 8) & 0xff);

386 cڡ 
ut8_t
 
lowBy
 = (ut8_t)(
limVue
 & 0xff);

388 i(
limVue
 > 1023)

389  
l
;

391 cڡ 
ut8_t
 
ms
[3] = {
CW_ANGLE_LIMIT
,

392 
lowBy
,

393 
highBy
};

395 
	`ndSvoCommd
 (
rvoId
, 
WRITE
, 3, 
ms
);

397 i(!
	`gAndCheckReڣ
 (
rvoId
))

398  
l
;

400  
ue
;

401 
	}
}

405 
bo
 
	$tSvoCCWAngLim
 (cڡ 
ut8_t
 
rvoId
,

406 cڡ 
ut16_t
 
limVue
)

408 cڡ 
ut8_t
 
highBy
 = (ut8_t)((
limVue
 >> 8) & 0xff);

409 cڡ 
ut8_t
 
lowBy
 = (ut8_t)(
limVue
 & 0xff);

411 i(
limVue
 > 1023)

412  
l
;

414 cڡ 
ut8_t
 
ms
[3] = {
CCW_ANGLE_LIMIT
,

415 
lowBy
,

416 
highBy
};

418 
	`ndSvoCommd
 (
rvoId
, 
WRITE
, 3, 
ms
);

420 i(!
	`gAndCheckReڣ
 (
rvoId
))

421  
l
;

423  
ue
;

424 
	}
}

426 
	$SvoUSART
 ()

429 
	`RCC_APB1PhClockCmd
 (
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

430 
	`RCC_APB1PhClockCmd
 (
RCC_APB1Ph_USART3
, 
ENABLE
);

432 
GPIO_InTyDef
 
GPIO_InSu
;

433 
USART_InTyDef
 
USART_InSuu
;

434 
USART_ClockInTyDef
 
USART_ClockInSuu
;

435 
NVIC_InTyDef
 
NVIC_InSuu
;

436 
EXTI_InTyDef
 
EXTI_InSu
;

438 
	`rSvoReiveBufr
();

441 
GPIO_InSu
.
GPIO_P
 = 
GPIO_P_8
 | 
GPIO_P_9
;

442 
GPIO_InSu
.
GPIO_Mode
 = 
GPIO_Mode_AF
;

443 
GPIO_InSu
.
GPIO_OTy
 = 
GPIO_OTy_OD
;

444 
GPIO_InSu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

445 
GPIO_InSu
.
GPIO_Sed
 = 
GPIO_Sed_25MHz
;

446 
	`GPIO_In
 (
GPIOB
, &
GPIO_InSu
);

449 
	`GPIO_PAFCfig
 (
GPIOB
, 
GPIO_PSour8
, 
GPIO_AF_USART3
);

450 
	`GPIO_PAFCfig
 (
GPIOB
, 
GPIO_PSour9
, 
GPIO_AF_USART3
);

454 
USART_InSuu
.
USART_BaudRe
 = 1000000;

455 
USART_InSuu
.
USART_WdLgth
 = 
USART_WdLgth_8b
;

456 
USART_InSuu
.
USART_StBs
 = 
USART_StBs_1
;

457 
USART_InSuu
.
USART_Py
 = 
USART_Py_No
;

458 
USART_InSuu
.
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

459 
USART_InSuu
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

461 
	`USART_In
 (
USART3
, &
USART_InSuu
);

464 
NVIC_InSuu
.
NVIC_IRQChl
 = 
USART3_IRQn
;

465 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

466 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

467 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

468 
	`NVIC_In
 (&
NVIC_InSuu
);

471 
	`USART_ITCfig
 (
USART3
, 
USART_IT_RXNE
, 
ENABLE
);

474 
	`USART_Cmd
 (
USART3
, 
ENABLE
);

475 
	}
}

477 
	$ndSvoBy
 (cڡ 
ut8_t
 
by
)

479 
	`USART_SdDa
 (
USART3
, (
ut16_t
)
by
);

482 
	`USART_GFgStus
 (
USART3
, 
USART_FLAG_TC
=
RESET
);

483 
	}
}

485 
	$rSvoReiveBufr
 ()

487 
iveBufrS
 = 
iveBufrEnd
;

488 
	}
}

490 
size_t
 
	$gSvoBysAvaab
 ()

492 vީ
ut8_t
 *
t
 = 
iveBufrS
;

493 vީ
ut8_t
 *
d
 = 
iveBufrEnd
;

495 i(
d
 >
t
)

496  (
size_t
)(
d
 - 
t
);

498  (
size_t
)(
REC_BUFFER_LEN
 - (
t
 - 
d
));

499 
	}
}

501 
ut8_t
 
	$gSvoBy
 ()

503 
iveBufrS
++;

504 i(
iveBufrS
 >
iveBufr
 + 
REC_BUFFER_LEN
)

505 
iveBufrS
 = 
iveBufr
;

507  *
iveBufrS
;

508 
	}
}

510 
	$USART3_IRQHdr
 ()

513 i(
	`USART_GITStus
 (
USART3
, 
USART_IT_RXNE
))

515 cڡ 
ut8_t
 
by
 = (ut8_t)
	`USART_ReiveDa
 (
USART3
);

517 
iveBufrEnd
++;

518 i(
iveBufrEnd
 >
iveBufr
 + 
REC_BUFFER_LEN
)

519 
iveBufrEnd
 = 
iveBufr
;

521 *
iveBufrEnd
 = 
by
;

524 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Dynamixel_control.h

8 #ide
Dymixs_h


9 
	#Dymixs_h


	)

11 
	~<ys.h
>

12 
	~<dbo.h
>

13 
	~<dlib.h
>

15 
	#REC_BUFFER_LEN
 32

	)

16 
	#SERVO_MAX_PARAMS
 (
REC_BUFFER_LEN
 - 5)

	)

18 
	#REC_WAIT_START_US
 75

	)

19 
	#REC_WAIT_PARAMS_US
 (
SERVO_MAX_PARAMS
 * 5)

	)

20 
	#REC_WAIT_MAX_RETRIES
 2000

	)

22 
	#SERVO_INSTRUCTION_ERROR
 (1 << 6)

	)

23 
	#SERVO_OVERLOAD_ERROR
 (1 << 5)

	)

24 
	#SERVO_CHECKSUM_ERROR
 (1 << 4)

	)

25 
	#SERVO_RANGE_ERROR
 (1 << 3)

	)

26 
	#SERVO_OVERHEAT_ERROR
 (1 << 2)

	)

27 
	#SERVO_ANGLE_LIMIT_ERROR
 (1 << 1)

	)

28 
	#SERVO_INPUT_VOLTAGE_ERROR
 (1)

	)

30 
	#CW
 0x0400

	)

31 
	#CCW
 0x0000

	)

33 
	#RETURN_DELAY
 0x05

	)

34 
	#BLINK_CONDITIONS
 0x11

	)

35 
	#SHUTDOWN_CONDITIONS
 0x12

	)

36 
	#TORQUE
 0x22

	)

37 
	#CURRENT_LOAD
 0x28

	)

38 
	#MOVING_SPEED
 0x20

	)

39 
	#CURRENT_SPEED
 0x26

	)

40 
	#GOAL_ANGLE
 0x1e

	)

41 
	#CURRENT_ANGLE
 0x24

	)

42 
	#CW_ANGLE_LIMIT
 0x06

	)

43 
	#CCW_ANGLE_LIMIT
 0x08

	)

45 
	eSvoCommd


47 
	mPING
 = 1,

48 
	mREAD
 = 2,

49 
	mWRITE
 = 3

50 } 
	tSvoCommd
;

54 
ut8_t
 
rvoECode
;

58 
SvoUSART
 ();

65 
bo
 
pgSvo
 (cڡ 
ut8_t
 
rvoId
);

70 
bo
 
tSvoRuDayMios
 (cڡ 
ut8_t
 
rvoId
,

71 cڡ 
ut16_t
 
mios
);

74 
bo
 
tSvoBlkCdis
 (cڡ 
ut8_t
 
rvoId
,

75 cڡ 
ut8_t
 
rFgs
);

78 
bo
 
tSvoShutdownCdis
 (cڡ 
ut8_t
 
rvoId
,

79 cڡ 
ut8_t
 
rFgs
);

83 
bo
 
tSvoTque
 (cڡ 
ut8_t
 
rvoId
,

84 cڡ 
ut16_t
 
tqueVue
);

87 
bo
 
gSvoTque
 (cڡ 
ut8_t
 
rvoId
,

88 
ut16_t
 *
tqueVue
);

95 
bo
 
tSvoMovgSed
 (cڡ 
ut8_t
 
rvoId
,

96 cڡ 
ut16_t
 
dVue
, cڡ ut16_
dei
);

99 
bo
 
gSvoMovgSed
 (cڡ 
ut8_t
 
rvoId
,

100 
ut16_t
 *
dVue
);

103 
bo
 
gSvoCutSed
 (cڡ 
ut8_t
 
rvoId
,

104 
t16_t
 *
dVue
);

107 
bo
 
gCutLd
 (cڡ 
ut8_t
 
rvoId
,

108 
ut16_t
 *
ldVue
);

112 
bo
 
tSvoAng
 (cڡ 
ut8_t
 
rvoId
,

113 cڡ 
ut16_t
 
g
);

116 
bo
 
gSvoAng
 (cڡ 
ut8_t
 
rvoId
,

117 *
g
);

121 
bo
 
tSvoCWAngLim
 (cڡ 
ut8_t
 
rvoId
,

122 cڡ 
ut16_t
 
limVue
);

126 
bo
 
tSvoCCWAngLim
 (cڡ 
ut8_t
 
rvoId
,

127 cڡ 
ut16_t
 
limVue
);

132 
	sSvoReڣ


134 
ut8_t
 
	mid
;

135 
ut8_t
 
	mngth
;

136 
ut8_t
 
	mr
;

137 
ut8_t
 
	mms
[
SERVO_MAX_PARAMS
];

138 
ut8_t
 
	mchecksum
;

139 } 
	tSvoReڣ
;

141 
ndSvoBy
 (cڡ 
ut8_t
 
by
);

143 
rSvoReiveBufr
 ();

145 
size_t
 
gSvoBysAvaab
 ();

146 
ut8_t
 
gSvoBy
 ();

148 
ndSvoCommd
 (cڡ 
ut8_t
 
rvoId
,

149 cڡ 
ut8_t
 
commdBy
,

150 cڡ 
ut8_t
 
numPams
,

151 cڡ 
ut8_t
 *
ms
);

152 
bo
 
gSvoReڣ
 ();

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Extern_variables.h

1 #ide
_EXTERN_VARIABLES_


2 
	#_EXTERN_VARIABLES_


	)

4 
	~"m32f4xx.h
"

5 
	~"Regut.h
"

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Kinematics.c

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Manipulators.c

1 
	~"Muts.h
"

2 
	~"Dymix_cڌ.h
"

3 
	~"Regut.h
"

4 
	~"Brd.h
"

6 
	$soDay
(
__IO
 
ticks
)

8 ; 
ticks
 > 0;icks--);

9 
	}
}

13 
bo
 
	$ݒTow
(
t8_t
 
ID
)

15 
	`tSvoAng
(
ID
, 
OPEN_ANG
);

17 
	}
}

19 
bo
 
	$oTow
(
t8_t
 
ID
)

21 
	`tSvoAng
(
ID
, 
CLOSED_ANG
);

23 
	}
}

30 
	gright_rvo_g
 = 0;

31 
	g_rvo_g
 = 0;

32 
	gev_right_rvo_g
 = 1;

33 
	gev__rvo_g
 = 1;

35 
	gCubesCchAng
;

37 
bo
 
	$ݒCubesCch
()

39 
	`tSvoAng
((
ut8_t
)
ID_RIGHT
, (
ut16_t
)
OPEN_ANG_RIGHT
);

40 
	`tSvoAng
((
ut8_t
)
ID_LEFT
, (
ut16_t
)
OPEN_ANG_LEFT
);

43 
	}
}

45 
bo
 
	$oCubesCch
(
ut8_t
 *
numbOfCubesCched
)

47 
	`tSvoRuDayMios
((
ut8_t
)
ID_RIGHT
, (
ut16_t
) 0);

48 
	`tSvoRuDayMios
((
ut8_t
)
ID_LEFT
, (
ut16_t
) 0);

49 
	`tSvoTque
((
ut8_t
)
ID_RIGHT
, 500);

50 
	`tSvoTque
((
ut8_t
)
ID_LEFT
, 500);

51 
	`tSvoAng
((
ut8_t
)
ID_RIGHT
, (
ut16_t
)
CLOSED_ANG_RIGHT
);

52 
	`tSvoAng
((
ut8_t
)
ID_LEFT
, (
ut16_t
)
CLOSED_ANG_LEFT
);

53 
	`soDay
(20000000);

54 (
ev_right_rvo_g
 !
right_rvo_g
|| (
ev__rvo_g
 !
_rvo_g
))

56 
ev_right_rvo_g
 = 
right_rvo_g
;

57 
ev__rvo_g
 = 
_rvo_g
;

58 
	`gSvoAng
((
ut8_t
)
ID_RIGHT
, &
right_rvo_g
);

59 
	`soDay
(1000);

60 
	`gSvoAng
((
ut8_t
)
ID_LEFT
, &
_rvo_g
);

62 
difn
 = 
right_rvo_g
 - 
_rvo_g
;

63 i((
difn
 > 1) && (difference <= 15))

65 *
numbOfCubesCched
 = 1;

67 i((
difn
 > 15))

69 *
numbOfCubesCched
 = 2;

72 *
numbOfCubesCched
 = 0;

74 
right_rvo_g
 = 0;

75 
_rvo_g
 = 0;

76 
ev_right_rvo_g
 = 1;

77 
ev__rvo_g
 = 1;

80 
	}
}

112 
bo
 
	$eumoIn
()

115 
	}
}

117 
bo
 
	$eumoOut
()

120 
	}
}

123 
	$liSshl_up
()

125 
	`tSvoTque
(
SEASHEL_ID
 , 500);

126 
	`tSvoCWAngLim
(
SEASHEL_ID
 , 0);

127 
	`tSvoCCWAngLim
(
SEASHEL_ID
 , 1023);

128 
	`tSvoAng
(
SEASHEL_ID
 , 
STARTINGPOS
);

129 
	`soDay
(20000000);

135 
	}
}

137 
	$liSshl_down
()

139 
	`tSvoTque
(
SEASHEL_ID
 , 500);

140 
	`tSvoCWAngLim
(
SEASHEL_ID
 , 0);

141 
	`tSvoCCWAngLim
(
SEASHEL_ID
 , 1023);

142 
	`tSvoAng
(
SEASHEL_ID
 , 
ENDINGPOS
);

143 
	`soDay
(20000000);

144 
	}
}

145 
	$o_ds
()

147 
	`tSvoTque
(
DOORS_ID
 , 500);

151 
	`tSvoMovgSed
(
DOORS_ID
,1000,0x0400);

152 
	`soDay
(20000000);

154 
	}
}

155 
	$_ds
()

157 
	`tSvoMovgSed
(
DOORS_ID
,0,0x0400);

158 
	}
}

160 
	$ݒ_ds
()

162 
	`tSvoTque
(
DOORS_ID
 , 1000);

165 
	`tSvoMovgSed
(
DOORS_ID
,1000,0x000);

166 
	`soDay
(9000000);

167 
	`tSvoMovgSed
(
DOORS_ID
,0,0x000);

168 
	}
}

170 
	$OnFishgMut
()

172 
	`tSvoTque
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
FISHING_MANIPULATOR_TORQUE
);

173 
	`tSvoAng
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
ANG_OPEN_FISHING_MANIPULATOR
);

174 
	}
}

176 
	$DpOnFishgMut
()

178 
	`tSvoTque
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
FISHING_MANIPULATOR_TORQUE
);

179 
	`tSvoAng
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
ANG_SUPEROPEN_FISHING_MANIPULATOR
);

180 
	}
}

185 
	$CloFishgMut
()

187 
	`tSvoTque
((
ut8_t
)
ID_FISHING_MANIPULATOR
,(
ut16_t

FISHING_MANIPULATOR_TORQUE
);

188 
	`tSvoAng
((
ut8_t
)
ID_FISHING_MANIPULATOR
,(
ut16_t

ANG_CLOSE_FISHING_MANIPULATOR
);

189 
	}
}

191 
	$HfOnFishgMut
()

193 
	`tSvoTque
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t

FISHING_MANIPULATOR_TORQUE
);

194 
	`tSvoAng
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
ANG_HALF_CLOSE_FISHING_MANIPULATOR
);

195 
	}
}

197 
	$TrFish
()

199 
	`tVޏge
(()
CH_FISHIN_GSERVO
 - 1,(-
DUTY_FISH_CATCH
);

200 
	`soDay
(9000000);

201 
	`tVޏge
(()
CH_FISHIN_GSERVO
 - 1, (-
DUTY_FISH_CATCH
+0.005);

204 
	}
}

206 
	$UnTrFish
()

207 { 
	`tSvoAng
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
ANG_HALF_CLOSE_FISHING_MANIPULATOR
);

208 
	`tVޏge
(()
CH_FISHIN_GSERVO
 - 1, (-
DUTY_FISH_UNCATCH
);

209 
	`soDay
(9000000);

210 
	`tVޏge
(()
CH_FISHIN_GSERVO
 - 1, (-
DUTY_FISH_UNCATCH
-0.005);

211 
	`tSvoTque
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
) 850);

212 
ut16_t
 
g1
 = 10;

213 
i
=0;

214  
i
<5)

216 
	`tSvoAng
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
ANG_HALF_CLOSE_FISHING_MANIPULATOR
+
g1
);

217 
	`soDay
(900000);

218 
	`tSvoAng
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
ANG_HALF_CLOSE_FISHING_MANIPULATOR
-
g1
);

219 
	`soDay
(900000);

220 ++
i
;

222 
	`tSvoTque
((
ut8_t
)
ID_FISHING_MANIPULATOR
,(
ut16_t

FISHING_MANIPULATOR_TORQUE
);

223 
	`tSvoAng
((
ut8_t
)
ID_FISHING_MANIPULATOR
, (
ut16_t
)
ANG_HALF_CLOSE_FISHING_MANIPULATOR
);

225 
	}
}

227 
	$On_ashl_dos
()

229 
	`tSvoTque
(
DOORS_ID
 , 1000);

232 
	`tSvoCWAngLim
(
DOORS_ID
,(
ut16_t
) 0);

233 
	`tSvoCCWAngLim
(
DOORS_ID
,(
ut16_t
) 1023);

234 
	`tSvoAng
(
DOORS_ID
,
OPENEDSEASHELANGLE
);

237 
	}
}

241 
	$o_ashl_dos
()

243 
	`tSvoTque
(
DOORS_ID
 , 1000);

246 
	`tSvoCWAngLim
(
DOORS_ID
,(
ut16_t
) 0);

247 
	`tSvoCCWAngLim
(
DOORS_ID
,(
ut16_t
) 1023);

248 
	`tSvoAng
(
DOORS_ID
,
CLOSEDSEASHELANGLE
);

250 
	}
}

252 
	$rvo_eve_
()

254 
	`tSvoAng
((
ut8_t
)
SERVO_ELEVATE
, (
ut16_t

SERVO_ELEVATE_IN
);

255 
	}
}

256 
	$rvo_eve_out
()

258 
	`tSvoAng
((
ut8_t
)
SERVO_ELEVATE
, (
ut16_t

SERVO_ELEVATE_OUT
);

259 
	}
}

260 
	$rvo_r٩e_90
()

262 
	`tSvoAng
((
ut8_t
)
SERVO_ROTATE
, (
ut16_t

SERVO_ROTATE_90
);

263 
	}
}

264 
	$rvo_r٩e_180
()

266 
	`tSvoAng
((
ut8_t
)
SERVO_ROTATE
, (
ut16_t

SERVO_ROTATE_180
);

267 
	}
}

268 
bo
 
	$swchOnPumo
()

270 
	`t_p
(
PIN1_12V
);

271 
	`t_p
(
PIN2_12V
);

272 
	`t_p
(
PIN3_12V
);

273 
	`t_p
(
PIN4_12V
);

274 
	`t_p
(
PIN5_12V
);

275 
	`t_p
(
PIN6_12V
);

277 
	}
}

279 
bo
 
	$swchOffPumo
()

281 
	`t_p
(
PIN1_12V
);

282 
	`t_p
(
PIN2_12V
);

283 
	`t_p
(
PIN3_12V
);

284 
	`t_p
(
PIN4_12V
);

285 
	`t_p
(
PIN5_12V
);

286 
	`t_p
(
PIN6_12V
);

288 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Manipulators.h

1 #ide
_MANIPULATORS_INCLUDED_


2 
	#_MANIPULATORS_INCLUDED_


	)

4 
	~<dbo.h
>

5 
	~<dt.h
>

6 
	~"ps.h
"

8 
soDay
();

11 
	#ID_FRONT
 11

12 
	#ID_BACK
 11

13 
	#CLOSED_ANG
 0

	)

14 
	#OPEN_ANG
 300

	)

16 
bo
 
ݒ_tow
(
t8_t
);

17 
bo
 
o_tow
(
t8_t
);

21 
	#ID_RIGHT
 18

22 
	#ID_LEFT
 1

	)

23 
	#OPEN_ANG_RIGHT
 300

	)

24 
	#OPEN_ANG_LEFT
 0

	)

25 
	#CLOSED_ANG_RIGHT
 150

	)

26 
	#CLOSED_ANG_LEFT
 150

	)

27 
	#ONE_CUBE_CATCHED_ANGLE
 30

28 
	#TWO_CUBES_CATCHED_ANGLE
 90

29 
	#CUBES_CATCHER_ADC
 1

	)

30 
	#CUBES_CATCHER_MOTOR_CH
 5

	)

32 
ut16_t
 
adcDa
[10];

34 
bo
 
ݒCubesCch
();

35 
bo
 
oCubesCch
(
ut8_t
*);

36 
CubeCchPID
();

37 
GDaFMut
();

38 
pidLowLevMut
(, );

43 
bo
 
eumoIn
();

44 
bo
 
eumoOut
();

45 
bo
 
swchOnPumo
();

46 
bo
 
swchOffPumo
();

50 
	#SEASHEL_ID
 9

	)

51 
	#DOORS_ID
 2

	)

52 
	#STARTINGPOS
 60

	)

53 
	#ENDINGPOS
 240

	)

54 
	#DORS_OPENPOS
 300

	)

55 
	#DOORS_CLOSEDPOS
 50

	)

59 
liSshl_up
();

60 
liSshl_down
();

61 
o_ds
();

62 
_ds
();

63 
ݒ_ds
();

65 
	#CH_FISHIN_GSERVO
 5

	)

66 
	#ID_FISHING_MANIPULATOR
 3

	)

67 
	#ANG_OPEN_FISHING_MANIPULATOR
 140

	)

68 
	#ANG_SUPEROPEN_FISHING_MANIPULATOR
 133

	)

69 
	#ANG_CLOSE_FISHING_MANIPULATOR
 270

	)

70 
	#ANG_HALF_CLOSE_FISHING_MANIPULATOR
 200

	)

71 
	#DUTY_FISH_CATCH
 0.08

	)

72 
	#TIMEOPENDORS
 10000000

	)

73 
	#TIMECloDs
 19000000

	)

75 
	#DUTY_FISH_UNCATCH
 0.03

76 
	#FISHING_MANIPULATOR_TORQUE
 1000

	)

79 
	#OPENEDSEASHELANGLE
 280

	)

80 
	#CLOSEDSEASHELANGLE
 80

	)

83 
OnFishgMut
();

84 
CloFishgMut
();

85 
HfOnFishgMut
();

86 
TrFish
();

87 
UnTrFish
();

89 
rvo_eve_
();

90 
rvo_eve_out
();

91 
rvo_r٩e_90
();

92 
rvo_r٩e_180
();

97 
	#SERVO_ELEVATE
 1

98 
	#SERVO_ROTATE
 2

	)

100 
	#SERVO_ELEVATE_IN
 0

101 
	#SERVO_ELEVATE_OUT
 155

	)

102 
	#SERVO_ROTATE_90
 60

	)

103 
	#SERVO_ROTATE_180
 150

	)

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Path.c

1 
	~"Ph.h
"

23 
	$Phs
()

26 
	}
};

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Path.h

1 #ide
_PATHSTRUCTURE_INCLUDED_


2 
	#_PATHSTRUCTURE_INCLUDED_


	)

4 
	#PI
 3.1415926535897932384626

	)

6 
	tthPot
[2];

7 
	tCr
[3];

16 
Cr
 
	mcodCr
;

17 
	mphZad
;

18 
	mphiZad
;

19 
	mphiD
;

20 
	mngthT
;

21 (*
	maV
);

22 (*
	momegaV
);

23 
	mCod_lol_ack
[3];

24 
	mSed_lol_ack
[3];

25 } 
	tPh
;

29 
Phs
();

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Regulator.c

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\matrix.c

1 
	~"mrix.h
"

2 
	~"dlib.h
"

4 
	$mrixCy
(*
m
, 
rows
, 
cumns
, *
w_m
)

6 
i
,
j
;

8 
i
 = 0; i < 
rows
; i++)

9 
j
 = 0; j < 
cumns
; j++)

10 *(
w_m
+
cumns
*
i
+
j
*(
m
+columns*i+j);

11 
	}
}

14 
	$mrixSCl
(*
m
, 
rows
, 
cumns
, 
row
, 
cumn
, 
v
)

16 *(
m
+
cumns
*(
row
-1)+
cumn
-1
v
;

17 
	}
}

21 
	$mrixFl
(*
m
, 
rows
, 
cumns
, 
v
)

23 
i
,
j
;

25 
i
 = 0; i < 
rows
; i++)

26 
j
 = 0; j < 
cumns
; j++)

27 *(
m
+
cumns
*
i
+
j

v
;

28 
	}
}

32 
	$mrixGCl
(*
m
, 
rows
, 
cumns
, 
row
, 
cumn
)

34  *(
m
+
cumns
*(
row
-1)+
cumn
-1);

35 
	}
}

38 
	$mrixMuɝlyM2M
(*
m1
, 
rows1
, 
cumns1
, *
m2
, 
rows2
, 
cumns2
, *
w_m
)

40 
Sum
;

41 
i
,
j
,
k
;

43 i(
cumns1
 !
rows2
)

44 *
w_m
 = 0;

47 
i
 = 0; i < 
rows1
; i++)

48 
j
 = 0; j < 
cumns2
; j++)

50 
Sum
 = 0;

51 
k
 = 0; k < 
cumns1
; k++)

52 
Sum
+(*(
m1
+
cumns1
*
i
+
k
)* (*(
m2
+
cumns2
*k+
j
));

53 *(
w_m
+
cumns2
*
i
+
j

Sum
;

56 
	}
}

60 
	$mrixMuɝlyS2M
(*
m
, 
rows
, 
cumns
, 
s
, *
w_m
)

62 
i
,
j
;

64 
i
 = 0; i < 
rows
; i++)

65 
j
 = 0; j < 
cumns
; j++)

66 *(
w_m
+
i
*
cumns
+
j
(*(
m
+i*cumns+j))*
s
;

67 
	}
}

71 
	$mrixPlusMus
(*
m1
, *
m2
, 
rows
, 
cumns
, sigd 
sign
,*
w_m
)

73 
i
,
j
;

75 i(
sign
 >= 0)

77 
i
 = 0; i < 
rows
; i++)

78 
j
 = 0; j < 
cumns
; j++)

79 *(
w_m
+
i
*
cumns
+
j
(*(
m1
+i*cumns+j)+ (*(
m2
+i*columns+j));

83 
i
 = 0; i < 
rows
; i++)

84 
j
 = 0; j < 
cumns
; j++)

85 *(
w_m
+
i
*
cumns
+
j
(*(
m1
+i*cumns+j)- (*(
m2
+i*columns+j));

87 
	}
}

90 
	$mrixTno
(*
m
, 
rows
, 
cumns
, *
w_m
)

92 
i
,
j
;

93 
i
 = 0; i < 
rows
; i++)

94 
j
 = 0; j < 
cumns
; j++)

95 *(
w_m
+
j
*
rows
+
i
*(
m
+i*
cumns
+j);

96 
	}
}

99 
	$mrixCo
(*
m
, 
size
, *
w_m
)

102 
bufxx
[10][10];

103 *
buf1
=(*)
bufxx
;

104 
i
=0,
j
=0,
k
=0,
l
=0, 
c
=0, 
d
=0;

105 sigd 
sign
;

107 
i
<
size
)

109 
j
 = 0;

110 
j
<
size
)

112 
k
 = 0;

113 
c
 = 0;

114 i(((
i
+
j
)%2) == 0)

115 
sign
 = 1;

117 
sign
 = -1;

120 
k
<(
size
-1))

122 i(
c
 =
i
)

123 
c
++;

124 
l
 = 0;

125 
d
 = 0;

126 
l
<(
size
-1))

128 i(
d
 =
j
)

129 
d
++;

130 *(
buf1
+(
size
-1)*
k
+
l
*(
m
+size*
c
+
d
);

131 
l
++;

132 
d
++;

134 
k
++;

135 
c
++;

137 
	`mrixD_LU_Tnsfm
(
buf1
, 
size
 - 1,(
w_m
+size*
i
+
j
));

138 *(
w_m
+
size
*
i
+
j
)*=
sign
;

139 
j
++;

141 
i
++;

143 
	}
}

147 
	$mrixD_LU_Tnsfm
(*
A
, 
n
,*
out
)

149 
mp
 = 0;

150 
LU_
 [3][3];

151 * 
LU
 = (*)
LU_
;

152 
i
,
j
,
k
;

153 
j
 = 0; j < 
n
; j++)

155 *(
LU
+
j
*(
A
+j);

156 i(
j
 >= 1)

157 *(
LU
+
j
*
n
*(
A
+j*n)/(*LU);

159 
i
 = 1; i < 
n
; i++)

161 
j
 = 
i
; j < 
n
; j++)

163 
k
 = 0; k <(
i
-1); k++)

164 
mp
 +(*(
LU
+
n
*
i
+
k
))*(*(LU+k*n+
j
));

165 *(
LU
+
i
*
n
+
j
*(
A
+i*n+j- 
mp
;

166 
mp
 = 0;

168 
j
 = 
i
+1; j < 
n
; j++)

170 
k
 = 0; k <(
i
-1); k++)

171 
mp
 +(*(
LU
+
j
*
n
+
k
))*(*(LU+k*n+
i
));

172 *(
LU
+
j
*
n
+
i
((*(
A
+j*n+i)- 
mp
)/(*(LU+i*n+i));

173 
mp
 = 0;

176 
mp
 = 1;

177 
i
 = 0; i < 
n
; i++)

178 
mp
 **(
LU
+
i
*
n
+i);

179 *
out
=
mp
;

180 
	}
}

182 
	$mrixInv
(*
m
, 
size
, *
w_m
)

184 
buf1
[4][4];

185 
buf2
 [4][4];

186 
buf
;

187 
buf3
[3][3];

188 
d
 ;

189 
	`mrixD_LU_Tnsfm
(
m
, 
size
,&
d
);

190 
i
,
j
;

192 
	`mrixCo
(
m
, 
size
, &
buf1
[0][0]);

193 
	`mrixTno
(&
buf1
[0][0], 
size
, size, &
buf2
[0][0]);

195 
i
 = 1; i <
size
; i++)

196 
j
 = 1; j <
size
; j++)

198 
buf
 = 
	`mrixGCl
(&
buf1
[0][0], 
size
, size, 
i
, 
j
)/
d
;

199 
	`mrixSCl
((*)
buf3
, 
size
, size, 
i
, 
j
, 
buf
);

201 
	`mrixTno
(&
buf3
[0][0], 
size
, size, 
w_m
);

202 
	}
}

204 
TVe
 
	$subai

TVe
 
a
, TVe 
b
)

206 
TVe
 
su
 ;

207 
su
.
x
 = 
a
.x - 
b
.x;

208 
su
.
y
 = 
a
.y - 
b
.y;

209  
su
;

210 
	}
}

212 
TVe
 
	$addi

TVe
 
a
, TVe 
b
)

214 
TVe
 
su
 ;

215 
su
.
x
 = 
a
.x + 
b
.x;

216 
su
.
y
 = 
a
.y + 
b
.y;

217  
su
;

218 
	}
}

220 
TVe
 
	$nmizi

TVe
 
a
, 
n
)

222 
TVe
 
su
 ;

223 
mod
 = 
	`pow
(
a
.
x
 *.x +.
y
 *.y, 0.5) ;

224 i(
mod
 > 0) {

225 
k
 = 
n
/
mod
;

227 
su
.
x
 = 
a
.x * 
k
;

228 
su
.
y
 = 
a
.y * 
k
;

230  
su
;

231 
	}
}

233 
TVe
 
	$s

TVe
 
a
, 
k
)

235 
TVe
 
su
 ;

236 
su
.
x
 = 
a
.x * 
k
;

237 
su
.
y
 = 
a
.y * 
k
;

238  
su
;

239 
	}
}

241 
	$mod

TVe
 
a
)

243  
	`pow
(
a
.
x
 *.x +.
y
 *.y, 0.5);

244 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\matrix.h

1 #ide
__MATR


2 
	#__MATR


	)

5 
	mx
;

6 
	my
;

7 } 
	tTVe
;

9 
mrixCy
(*
m
, 
rows
, 
cumns
, *
w_m
);

10 
mrixGCl
(*
m
, 
rows
, 
cumns
, 
row
, 
cumn
);

11 
mrixMuɝlyM2M
(*
m1
, 
rows1
, 
cumns1
, *
m2
, 
rows2
, 
cumns2
, *
w_m
);

12 
mrixMuɝlyS2M
(*
m
, 
rows
, 
cumns
, 
s
, *
w_m
);

13 
mrixPlusMus
(*
m1
, *
m2
, 
rows
, 
cumns
, sigd 
sign
,*
w_m
);

14 
mrixTno
(*
m
, 
rows
, 
cumns
, *
w_m
);

15 
mrixD_LU_Tnsfm
(*
A
, 
n
,*
out
);

16 
mrixCo
(*
m
, 
size
, *
w_m
);

17 
mrixInv
(*
m
, 
size
, *
w_m
);

18 
mrixFl
(*
m
, 
rows
, 
cumns
, 
v
);

21 
TVe
 
nmizi
TVe 
a
, 
n
);

22 
TVe
 
subai
TVe 
a
, TVe 
b
);

23 
TVe
 
addi
TVe 
a
, TVe 
b
);

24 
mod

TVe
 
a
);

25 
TVe
 
s
TVe 
a
, 
k
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\regulator.h

1 #ide
_REGULATOR_INCLUDED_


2 
	#_REGULATOR_INCLUDED_


	)

4 
	~"m32f4xx.h
"

5 
	~"Ph.h
"

7 
	#MAX_WHEEL_SPEED
 0.9

8 
	#MAX_RAD_SPEED
 4.0

9 
	#LINE_SPEED_WEIGHT
 0.8

	)

10 
	#ROTATE_SPEED_WEIGHT
 1-
LINE_SPEED_WEIGHT


	)

12 
	#JOYST_LIN_VEL_KOFF
 
MAX_WHEEL_SPEED
/128.0

	)

13 
	#JOYST_TO_PWM
 2.0

	)

14 
	#PHI_DEG
 30

	)

15 
	#PHI_RAD
 0.5236

	)

16 
	#diA
 0.31819

	)

17 
	#diB
 0.2625

	)

18 
	#RO
 (0.01695)

19 
	#L
 (0.1)

20 
	#JOYST_RAD_VEL_KOFF
 
MAX_RAD_SPEED
/128.0

23 
	#DISKR_TO_REAL
 (2.0*
PI
*
RO
/2800)

	)

24 
	#ONE_RO_COS_PHI
 1.0

26 
	#MAX_CAPACITANCE
 0.9

27 
	#KOFF_ORTO_TRACE
 0.9

28 
	#PID_PERIOD
 (1.0/100.0)

	)

30 
	#ENC_SET_CUR_POS
 1

	)

31 
	#ENC_SET_GEOM
 2

	)

33 
	#SEND_STATE
 3

	)

35 
	#POINT_STACK_SIZE
 30

	)

45 
	m
 [3];

46 (*
	mmovTask
)();

47 (*
	mdTask
)();

48 
	mdTaskP1
;

49 (*
	mdVTe
);

50 (*
	mdRTe
);

51 
	m
;

52 
	mngthT
;

53 }
	tthPotS
;

55 
Ph
 
curPh
;

57 
thPotS
 
pots
[
POINT_STACK_SIZE
];

58 
ϡPot
;

59 
nmVFa
[5];

60 
VFa
[5];

61 
dVFa
[5];

63 
nmRFa
[5];

64 
RFa
[5];

65 
dRFa
[5];

66 * 
dTy
[6];

67 * 
rTy
[6];

69 
vTgGlob
[3];

70 
vTgGlobF
[3];

72 
ut16_t
 
tٮPotCome
;

73 
MLeSed
[4][3];

74 
MRSed
[4][3];

75 
InvKemics
[4][4];

79 
FuniڮRegut
(*
V_rg
, *
Cod_rg
, *
Cod_cur
, *
V_out
);

80 
pidWhlsFishWa
();

81 
pidLowLev
();

82 
GDaFReguts
();

83 
mve
(*
a
,
rows
,*
b
);

84 
Co
(*
pMr
,
rows
,
co
,*
outKoff
);

85 
Reguϋ
(*
Cod_r
, *
Sed_cur
, *
tAhZad
,*
V_
,*
phZad
, *
V_lol
);

86 
TckRegut
(*
Cod_cur
, * 
dCur
, 
Ph
 *
cur
, *
V
);

88 
ls
(*
x
, *
x0
, *
x1
);

89 
Movg
(
Cod_x_cur
, 
Cod_x_rg
, * 
ms
, * 
v_out
);

90 
RMovg
(
S_a
, 
Cod_a_cur
, 
Cod_a_rg
, * 
ms
, * 
v_out
) ;

92 
Reguts
();

93 
veAng
(
x
, 
y
, * 
g
);

94 
movg2
(
Cod_x_cur
, 
Cod_x_rg
, * 
ms
, * 
v_out
);

95 sigd 
digize
(
da
, 
lowLev
, 
uLev
);

96 
CePh
(
thPotS
 * 
xt_pot
,hPotS * 
cur_pot
, 
Ph
 * 
out
);

97 
movePot
(
thPotS
 * 
pots
,*
ϡPot
);

98 
SedFi
(*
V
,*
vF
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\robot.c

1 
	~"rob.h
"

2 
	~"ps.h
"

3 
	~"u.h
"

4 
	~"usbd_cdc_ce.h
"

5 
	~"usbd_u.h
"

6 
	~"usb_cf.h
"

7 
	~"usbd_desc.h
"

8 
	~"m32fxxx_.h
"

9 
	~"usbd_cdc_v.h
"

10 
	~"rg.h
"

11 
	~"gut.h
"

12 
	~"us.h
"

13 
	~"Brd.h
"

14 
	~"Communiti.h
"

15 
	~"muts.h
"

16 
	~"PID.h
"

17 
	gcڌr
=0;

19 
	gdiDa
[3][6] = {0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0};

20 
	gdiFromIR
;

21 
bo
 
	gag
 = 1;

22 
ut16_t
 
	gdi_dig
[10] = {0,0,0,0,0,0,0,0,0,0};

23 
ut16_t
 
	gdi_dig1
[10] = {0,0,0,0,0,0,0,0,0,0};

24 
	gvTgGlob_ϡ
[3]={0,0,0};

25 
	grobCodTg
[3] = {0,0,0};

26 
	grobSedTg
[3] = {0,0,0};

28 
	gmCod
[4] = {0,0,0};

29 
	grobCod
[3] = {0,0,0};

30 
	grobSed
[3] = {0,0,0};

31 
robSSu
 
	gcurS
 = {1, 1, 1, 0, 0};

32 
cOutPackSu
 
	goutEnc
;

34 
ut32_t
 * 
	gcC
[4] ={
ENCODER1_CNT
, 
ENCODER2_CNT
, 
ENCODER3_CNT
, 
ENCODER4_CNT
};

35 
	gWHEELS
[4]{
WHEEL1_CH
, 
WHEEL2_CH
, 
WHEEL3_CH
, 
NO_MOTOR
};

39 
	$execCommd
(
InPackSu
* 
cmd
)

41 
cmd
->
commd
)

45 *
key

cmd
->
m
;

46 
cڌr
=contrr+1;

48 i((
key
[0] =='E')&&(key[1] =='C')&&(key[2] =='H')&&(key[3] =='O') )

50 * 
r
 ="Pick2GO ROBOT!";

51 
	`ndAnsw
(
cmd
->
commd
, 
r
, 
	`
(str)+1);

58 *(
mp
={(*)
cmd
->
m
};

60 
robCod
[0]
mp
[0];

61 
robCod
[1]
mp
[1];

62 
robCod
[2]
mp
[2];

69 * 
r
 ="Ok";

70 
	`ndAnsw
(
cmd
->
commd
,
r
, 3);

78 
	}
}

82 
	$checkClisiAvoid_sml
(* 
rV
, * 
vTgGlob
)

85 
Rad
 = 
robCod
[2];

89 
Mr
[3][3] = {
	`cos
(
Rad
, 
	`s
(realRad), 0,

90 -
	`s
(
Rad
), 
	`cos
(realRad), 0,

92 
lolVocy
[3];

93 
	`mrixMuɝlyM2M
(&
Mr
[0][0], 3, 3, 
vTgGlob
, 3, 1, &
lolVocy
[0]);

104 i((
lolVocy
[0]>0&& (lolVocy[1]<0&& ((
diDa
[0][5]<=
thshhd
 ) || (diDa[1][5]<hshhd ) || (
di_dig
[0] == 0))){

105 
	`move
();}

107 i((
lolVocy
[0]<=0&& (lolVocy[1]<=0&& (
diDa
[0][5]<=
thshhd
 || (
di_dig
[0] == 0)) ) {

108 
	`move
();}

109 i((
lolVocy
[0]<=0&& (lolVocy[1] >0&& ((
diDa
[2][5]<=
thshhd
 ) || (
di_dig1
[0] == 0))) {

110 
	`move
();}

116 
	}
}

119 
	$move
(){

121 
vTgGlob
[2]=0.0;

122 
vTgGlob
[0]=0.0;

123 
vTgGlob
[1]=0.0;

124 
vTgGlobF
[2]=0.0;

125 
vTgGlobF
[0]=0.0;

126 
vTgGlobF
[1]=0.0;

127 
	}
}

129 
	$kdc
(
diDa
[][6],
adc_numb1
,
adc_numb2
,
adc_numb3
)

131 
diDa
[0][0]=distanceData[0][1];

132 
diDa
[0][1]=distanceData[0][2];

133 
diDa
[0][2]=distanceData[0][3];

134 
diDa
[0][3]=distanceData[0][4];

136 
diDa
[0][4] = 
adcDa
[
adc_numb1
]* 0.0822 * 2.54;

137 
diDa
[0][5] = (distanceData[0][2] + distanceData[0][1] + distanceData[0][0] + distanceData[0][3]+distanceData[0][4] ) / 5.0;

139 
diDa
[1][0]=distanceData[1][1];

140 
diDa
[1][1]=distanceData[1][2];

141 
diDa
[1][2]=distanceData[1][3];

142 
diDa
[1][3]=distanceData[1][4];

144 
diDa
[1][4] = 
adcDa
[
adc_numb2
]* 0.0822 * 2.54;

145 
diDa
[1][5] = (distanceData[1][2] + distanceData[1][1] + distanceData[1][0] + distanceData[1][3]+distanceData[1][4] ) / 5.0;

147 
diDa
[2][0]=distanceData[2][1];

148 
diDa
[2][1]=distanceData[2][2];

149 
diDa
[2][2]=distanceData[2][3];

150 
diDa
[2][3]=distanceData[2][4];

151 
diDa
[2][4] = 
adcDa
[
adc_numb3
]* 0.0822 * 2.54;

152 
diDa
[2][5] = (distanceData[2][2] + distanceData[2][1] + distanceData[2][0] + distanceData[2][3]+distanceData[2][4] ) / 5.0;

157 i(
adcDa
[4]> 0.15*4096.0/3.0)

159 
diFromIR
 = ((20.0 / ((3.0 * 
adcDa
[4] / 4096.0) - 0.15)) );

161 
diFromIR
 = (20.0 / ((0.01))) ;

166 
di_dig
[1]=distance_digital[2];

167 
di_dig
[2]=distance_digital[3];

168 
di_dig
[3]=distance_digital[4];

169 
di_dig
[4]=distance_digital[5];

171 
di_dig
[5]=distance_digital[6];

172 
di_dig
[6]=distance_digital[7];

173 
di_dig
[7]=distance_digital[8];

175 
di_dig
[8] = 
	`p_v
 (
EXTI5_PIN
);

177 
i
 =0;

178 
i
 = 1; i <= 5; i++)

180 i(
di_dig
[
i
]==0)

182 
di_dig
[9]=1;

185 i(
di_dig
[9]==1)

186 {
di_dig
[0]=0;

187 
di_dig
[9]=0;}

189 {
di_dig
[0]=1;

190 
di_dig
[9]=0;

193 
di_dig1
[1]=distance_digital1[2];

194 
di_dig1
[2]=distance_digital1[3];

195 
di_dig1
[3]=distance_digital1[4];

196 
di_dig1
[4]=distance_digital1[5];

198 
di_dig1
[5]=distance_digital1[6];

199 
di_dig1
[6]=distance_digital1[7];

200 
di_dig1
[7]=distance_digital1[8];

202 
di_dig1
[8] = 
	`p_v
 (
EXTI1_PIN
);

205 
i
 = 1; i <= 5; i++)

207 i(
di_dig1
[
i
]==0)

209 
di_dig1
[9]=1;

212 i(
di_dig1
[9]==1)

213 {
di_dig1
[0]=0;

214 
di_dig1
[9]=0;}

216 {
di_dig1
[0]=1;

217 
di_dig1
[9]=0;

222 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\robot.h

1 #ide
_ROBOTS_INCLUDED_


2 
	#_ROBOTS_INCLUDED_


	)

4 
	~"Communiti.h
"

5 
	~"gpio.h
"

6 
	~<dbo.h
>

8 
	#WHEEL1_PWM_PIN
 
BTN1_PWM_PIN


9 
	#WHEEL2_PWM_PIN
 
BTN2_PWM_PIN


10 
	#WHEEL3_PWM_PIN
 
BTN3_PWM_PIN


11 
	#WHEEL4_PWM_PIN
 
BTN4_PWM_PIN


12 

	)

13 
	#WHEEL1_DIR_PIN
 
BTN1_DIR_PIN


14 
	#WHEEL2_DIR_PIN
 
BTN2_DIR_PIN


15 
	#WHEEL3_DIR_PIN
 
BTN3_DIR_PIN


16 
	#WHEEL4_DIR_PIN
 
BTN4_DIR_PIN


17 

	)

18 
	#WHEEL1_CH
 0

	)

19 
	#WHEEL2_CH
 1

	)

20 
	#WHEEL3_CH
 2

	)

21 
	#WHEEL4_CH
 3

	)

23 
	#ENC1A_PIN
 
ENCODER1A_PIN


24 
	#ENC1B_PIN
 
ENCODER1A_PIN


25 
	#ENC2A_PIN
 
ENCODER2A_PIN


26 
	#ENC2B_PIN
 
ENCODER2A_PIN


27 
	#ENC3A_PIN
 
ENCODER3A_PIN


28 
	#ENC3B_PIN
 
ENCODER3A_PIN


29 
	#ENC4A_PIN
 
ENCODER4A_PIN


30 
	#ENC4B_PIN
 
ENCODER4A_PIN


31 

	)

32 
	#SYNC_BYTE
 0xFA

	)

33 
	#ADR_BYTE
 0xAF

	)

34 
	#HEADER_SIZE
 4

	)

35 
	#CHECK_SIZE
 2

	)

37 
	#ADC_ANALOG_PIN
 0

	)

38 
	#ADC_DIG_INPUT
 1

	)

39 
	#ADC_DIG_OUTPUT
 2

	)

41 
	#EXTI_BOTH
 0

	)

42 
	#EXTI_RISE
 1

	)

43 
	#EXTI_FALL
 2

	)

44 
	#EXTI_DIG_INPUT
 3

	)

45 
	#EXTI_DIG_OUTPUT
 4

	)

46 
	#NO_MOTOR
 255

	)

49 
	#thshhd
 -7

	)

51 #agm
ck
(
push
,1)

53 
	msync
;

54 
	madss
;

55 
	mckL
;

56 
	mcommd
 ;

57 * 
	mm
;

58 } 
	tInPackSu
;

61 
	msync
;

62 
	madss
;

63 
	mcommd
;

64 
	mrobCod
[4];

65 
ut16_t
 
	mcheckSum
;

66 } 
	tOutPackSu
;

67 #agm
ck
(
p
)

70 #agm
ck
(
push
,1)

72 
	msync
;

73 
	madss
;

74 
	mrobSed
[3];

75 
	mrobCod
[3];

76 
ut16_t
 
	mcheckSum
;

77 } 
	tcInPackSu
;

80 
	msync
;

81 
	madss
;

82 
	mCommd
;

83 
	mrobCod
[4];

84 
ut16_t
 
	mcheckSum
;

86 } 
	tcOutPackSu
;

87 #agm
ck
(
p
)

92 
	mpidEbd
;

93 
	mackEn
;

94 
	mkemEn
;

95 
	mfrg
;

96 
	mclisiAvEn
;

97 } 
	trobSSu
;

99 
robCodTg
[3];

100 
robSedTg
[3] ;

102 
mCod
[4] ;

103 
robCod
[3] ;

104 
robSed
[3] ;

105 
robSSu
 
curS
;

106 
cOutPackSu
 
outEnc
;

107 
vTgGlob
[3];

109 
ut32_t
 
PWM_DIR
[10];

110 
ut32_t
 * 
PWM_CCR
[10];

111 
ut32_t
 * 
cC
[4];

112 
WHEELS
[4];

113 
ut16_t
 
adcDa
[10];

115 
bo
 
ag
;

116 
ckL
[0x29];

117 
InPackSu
 
Commd
;

118 
Da
[64];

119 
daIndex
;

120 
diDa
[3][6];

121 
kdc
(
diDa
[][6],
adc_numb1
,
adc_numb2
,
adc_numb3
);

122 
move
();

123 
checkClisiAvoid_sml
(*
rV
 , * 
vTgGlob
);

125 
tVޏge
(
ch
, 
duty
);

126 
execCommd
(
InPackSu
* 
cmd
);

127 
pushBy
(
By
);

128 
ndAnsw
(
cmd
,* 
m
,
mSize
);

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\readme.txt

1 
You
 
have
 
to
 
t
 
the
 
cܻ
 
memy
 
yout
 
your
 
devi
 

h
lk
 
	gst
.

2 
Pa
 
check
 
the
 
FLASH
 
d
 
SRAM
 
	gngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\misc.h

30 #ide
__MISC_H


31 
	#__MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

66 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

71 
FuniڮS
 
NVIC_IRQChlCmd
;

74 } 
	tNVIC_InTyDef
;

86 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

87 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
) || \

89 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

	)

98 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
) || \

102 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

	)

112 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

114 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

116 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

118 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

120 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
) || \

124 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

125 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

126 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

127 ((
GROUP
=
NVIC_PriܙyGroup_4
))

	)

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
) || \

146 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

	)

158 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

159 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

160 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

161 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

162 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

164 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_adc.h

30 #ide
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
ADC_Resuti
;

57 
FuniڮS
 
ADC_SnCvMode
;

61 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCvEdge
;

68 
ut32_t
 
ADC_ExTrigCv
;

72 
ut32_t
 
ADC_DaAlign
;

75 
ut8_t
 
ADC_NbrOfCvsi
;

79 }
	tADC_InTyDef
;

86 
ut32_t
 
ADC_Mode
;

89 
ut32_t
 
ADC_Psr
;

92 
ut32_t
 
ADC_DMAAcssMode
;

96 
ut32_t
 
ADC_TwoSamgDay
;

100 }
	tADC_CommInTyDef
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
) || \

109 ((
PERIPH
=
ADC2
) || \

110 ((
PERIPH
=
ADC3
))

	)

115 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

116 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

117 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

118 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

119 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

120 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

121 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

122 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

123 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

124 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

125 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

126 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

127 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
) || \

129 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

132 ((
MODE
=
ADC_DuMode_RegSimu
) || \

133 ((
MODE
=
ADC_DuMode_Il
) || \

134 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

135 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

136 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

137 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

138 ((
MODE
=
ADC_TrMode_RegSimu
) || \

139 ((
MODE
=
ADC_TrMode_Il
) || \

140 ((
MODE
=
ADC_TrMode_AɔTrig
))

	)

149 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

150 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

151 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

152 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
) || \

154 ((
PRESCALER
=
ADC_Psr_Div4
) || \

155 ((
PRESCALER
=
ADC_Psr_Div6
) || \

156 ((
PRESCALER
=
ADC_Psr_Div8
))

	)

165 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

166 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

167 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

168 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
) || \

170 ((
MODE
=
ADC_DMAAcssMode_1
) || \

171 ((
MODE
=
ADC_DMAAcssMode_2
) || \

172 ((
MODE
=
ADC_DMAAcssMode_3
))

	)

182 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

183 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

184 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

185 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

186 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

187 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

188 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

189 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

190 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

191 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

192 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

193 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

194 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

195 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

196 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

197 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
) || \

199 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

208 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

209 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

210 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

211 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

212 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

213 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

	)

223 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

224 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

225 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

226 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
) || \

228 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

229 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

230 ((
RESOLUTION
=
ADC_Resuti_6b
))

	)

240 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

241 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

242 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

243 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
) || \

245 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

246 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

247 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

	)

256 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

257 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

258 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

259 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

260 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

261 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

262 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

263 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

264 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

265 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

266 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

267 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

268 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

269 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

270 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

271 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
) || \

273 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

282 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

283 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

284 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

285 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

286 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

287 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

	)

296 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

297 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
) || \

299 ((
ALIGN
=
ADC_DaAlign_Le
))

	)

308 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

309 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

310 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

311 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

312 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

313 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

314 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

315 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

316 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

317 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

318 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

319 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

320 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

321 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

322 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

323 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

324 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

325 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

326 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

328 #i
defed
 (
STM32F40_41xxx
)

329 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

332 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
)

333 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_18
)

	)

336 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

337 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
) || \

340 ((
CHANNEL
=
ADC_Chl_1
) || \

341 ((
CHANNEL
=
ADC_Chl_2
) || \

342 ((
CHANNEL
=
ADC_Chl_3
) || \

343 ((
CHANNEL
=
ADC_Chl_4
) || \

344 ((
CHANNEL
=
ADC_Chl_5
) || \

345 ((
CHANNEL
=
ADC_Chl_6
) || \

346 ((
CHANNEL
=
ADC_Chl_7
) || \

347 ((
CHANNEL
=
ADC_Chl_8
) || \

348 ((
CHANNEL
=
ADC_Chl_9
) || \

349 ((
CHANNEL
=
ADC_Chl_10
) || \

350 ((
CHANNEL
=
ADC_Chl_11
) || \

351 ((
CHANNEL
=
ADC_Chl_12
) || \

352 ((
CHANNEL
=
ADC_Chl_13
) || \

353 ((
CHANNEL
=
ADC_Chl_14
) || \

354 ((
CHANNEL
=
ADC_Chl_15
) || \

355 ((
CHANNEL
=
ADC_Chl_16
) || \

356 ((
CHANNEL
=
ADC_Chl_17
) || \

357 ((
CHANNEL
=
ADC_Chl_18
))

	)

366 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

367 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

368 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

369 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

370 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

371 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

372 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

373 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
) || \

375 ((
TIME
=
ADC_SameTime_15Cyes
) || \

376 ((
TIME
=
ADC_SameTime_28Cyes
) || \

377 ((
TIME
=
ADC_SameTime_56Cyes
) || \

378 ((
TIME
=
ADC_SameTime_84Cyes
) || \

379 ((
TIME
=
ADC_SameTime_112Cyes
) || \

380 ((
TIME
=
ADC_SameTime_144Cyes
) || \

381 ((
TIME
=
ADC_SameTime_480Cyes
))

	)

390 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

391 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

392 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

393 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
) || \

395 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

396 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

397 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

	)

407 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

408 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

409 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

410 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

411 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

412 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

413 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

414 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

415 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

416 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

417 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

418 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

419 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

420 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

421 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

422 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
) || \

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

426 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

427 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

428 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

429 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

430 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

431 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

432 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

433 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

434 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

435 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

436 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

437 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

438 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

	)

447 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

448 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

449 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

450 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
) || \

452 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

453 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

454 ((
CHANNEL
=
ADC_InjeedChl_4
))

	)

463 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

464 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

465 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

466 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

467 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

468 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

469 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
) || \

471 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

472 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

473 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

474 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

475 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

476 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

	)

485 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
) || \

490 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

	)

499 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
) || \

508 ((
FLAG
=
ADC_FLAG_EOC
) || \

509 ((
FLAG
=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

	)

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

589 
ADC_DeIn
();

592 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

593 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

594 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

595 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

596 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

600 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

601 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

604 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

605 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

608 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

609 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

610 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

611 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

612 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

613 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

614 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

615 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

616 
ut32_t
 
ADC_GMuiModeCvsiVue
();

619 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

621 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

624 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

625 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

626 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

627 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

628 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

629 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

630 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

631 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

632 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

633 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

636 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

637 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

638 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

639 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

640 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

642 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_can.h

30 #ide
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
) || \

51 ((
PERIPH
=
CAN2
))

	)

58 
ut16_t
 
CAN_Psr
;

61 
ut8_t
 
CAN_Mode
;

64 
ut8_t
 
CAN_SJW
;

69 
ut8_t
 
CAN_BS1
;

73 
ut8_t
 
CAN_BS2
;

76 
FuniڮS
 
CAN_TTCM
;

79 
FuniڮS
 
CAN_ABOM
;

82 
FuniڮS
 
CAN_AWUM
;

85 
FuniڮS
 
CAN_NART
;

88 
FuniڮS
 
CAN_RFLM
;

91 
FuniڮS
 
CAN_TXFP
;

93 } 
	tCAN_InTyDef
;

100 
ut16_t
 
CAN_FrIdHigh
;

104 
ut16_t
 
CAN_FrIdLow
;

108 
ut16_t
 
CAN_FrMaskIdHigh
;

113 
ut16_t
 
CAN_FrMaskIdLow
;

118 
ut16_t
 
CAN_FrFIFOAssignmt
;

121 
ut8_t
 
CAN_FrNumb
;

123 
ut8_t
 
CAN_FrMode
;

126 
ut8_t
 
CAN_FrS
;

129 
FuniڮS
 
CAN_FrAivi
;

131 } 
	tCAN_FrInTyDef
;

138 
ut32_t
 
StdId
;

141 
ut32_t
 
ExtId
;

144 
ut8_t
 
IDE
;

148 
ut8_t
 
RTR
;

152 
ut8_t
 
DLC
;

156 
ut8_t
 
Da
[8];

158 } 
	tCTxMsg
;

165 
ut32_t
 
StdId
;

168 
ut32_t
 
ExtId
;

171 
ut8_t
 
IDE
;

175 
ut8_t
 
RTR
;

179 
ut8_t
 
DLC
;

182 
ut8_t
 
Da
[8];

185 
ut8_t
 
FMI
;

188 } 
	tCRxMsg
;

200 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

201 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

205 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

206 
	#CANINITOK
 
CAN_InStus_Sucss


	)

215 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

216 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

217 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

218 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

220 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
) || \

221 ((
MODE
=
CAN_Mode_LoBack
)|| \

222 ((
MODE
=
CAN_Mode_St
) || \

223 ((
MODE
=
CAN_Mode_St_LoBack
))

	)

233 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

234 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

235 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
) ||\

239 ((
MODE
=
CAN_OtgMode_Nm
)|| \

240 ((
MODE
=
CAN_OtgMode_S˕
))

	)

250 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

251 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

259 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

260 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

261 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

262 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

264 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

265 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

	)

273 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

274 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

275 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

276 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

277 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

278 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

279 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

280 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

281 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

282 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

283 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

284 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

285 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

286 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

287 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

288 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

290 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

299 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

300 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

301 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

302 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

303 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

304 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

305 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

307 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

331 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

332 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
) || \

335 ((
MODE
=
CAN_FrMode_IdLi
))

	)

343 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

344 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
) || \

347 ((
SCALE
=
CAN_FrS_32b
))

	)

355 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

356 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
) || \

358 ((
FIFO
=
CAN_FrFIFO1
))

	)

361 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

362 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

389 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

390 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
) || \

392 ((
IDTYPE
=
CAN_Id_Exnded
))

	)

395 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

404 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

405 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

406 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

418 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

419 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

420 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

421 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

424 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

425 
	#CANTXOK
 
CAN_TxStus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

427 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

435 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

436 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

438 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

446 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

447 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

450 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

451 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

459 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

460 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

474 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

475 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

476 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

477 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

478 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

479 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

480 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

494 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

495 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

496 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

499 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

500 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

501 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

502 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

503 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

504 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

507 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

508 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

513 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

514 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

515 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

516 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
) || \

519 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

520 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

523 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
=
CAN_FLAG_SLAK
 ))

	)

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

528 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

	)

540 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

543 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

544 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

545 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

546 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

547 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

548 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

551 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

552 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

555 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

556 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

557 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

558 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

559 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
) ||\

568 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

569 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

570 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

571 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

572 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

573 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

575 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
) ||\

576 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

577 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

578 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

579 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

580 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

	)

593 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

596 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

597 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

598 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

599 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

600 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

601 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

604 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

605 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

606 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

609 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

610 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

611 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

614 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

615 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

616 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

619 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

620 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

621 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

624 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

625 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

626 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

627 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

628 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

630 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_crc.h

30 #ide
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

62 
CRC_RetDR
();

63 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

64 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

65 
ut32_t
 
CRC_GCRC
();

66 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

67 
ut8_t
 
CRC_GIDRegi
();

69 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_cryp.h

30 #ide
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
CRYP_AlgoD
;

57 
ut32_t
 
CRYP_AlgoMode
;

60 
ut32_t
 
CRYP_DaTy
;

62 
ut32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InTyDef
;

72 
ut32_t
 
CRYP_Key0Le
;

73 
ut32_t
 
CRYP_Key0Right
;

74 
ut32_t
 
CRYP_Key1Le
;

75 
ut32_t
 
CRYP_Key1Right
;

76 
ut32_t
 
CRYP_Key2Le
;

77 
ut32_t
 
CRYP_Key2Right
;

78 
ut32_t
 
CRYP_Key3Le
;

79 
ut32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInTyDef
;

86 
ut32_t
 
CRYP_IV0Le
;

87 
ut32_t
 
CRYP_IV0Right
;

88 
ut32_t
 
CRYP_IV1Le
;

89 
ut32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInTyDef
;

98 
ut32_t
 
CR_CutCfig
;

100 
ut32_t
 
CRYP_IV0LR
;

101 
ut32_t
 
CRYP_IV0RR
;

102 
ut32_t
 
CRYP_IV1LR
;

103 
ut32_t
 
CRYP_IV1RR
;

105 
ut32_t
 
CRYP_K0LR
;

106 
ut32_t
 
CRYP_K0RR
;

107 
ut32_t
 
CRYP_K1LR
;

108 
ut32_t
 
CRYP_K1RR
;

109 
ut32_t
 
CRYP_K2LR
;

110 
ut32_t
 
CRYP_K2RR
;

111 
ut32_t
 
CRYP_K3LR
;

112 
ut32_t
 
CRYP_K3RR
;

113 
ut32_t
 
CRYP_CSGCMCCMR
[8];

114 
ut32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_Cڋxt
;

127 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

128 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
) || \

130 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

	)

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
ut32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
ut32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
ut32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
ut32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
ut32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
ut32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
ut32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
ut32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
) || \

157 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CCM
))

	)

175 
	#CRYP_Pha_In
 ((
ut32_t
)0x00000000)

	)

176 
	#CRYP_Pha_Hd
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha_Payld
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha_F
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
(((PHASE=
CRYP_Pha_In
) || \

181 ((
PHASE
=
CRYP_Pha_Hd
) || \

182 ((
PHASE
=
CRYP_Pha_Payld
) || \

183 ((
PHASE
=
CRYP_Pha_F
))

	)

192 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

193 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

194 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

195 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
) || \

197 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

198 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

199 ((
DATATYPE
=
CRYP_DaTy_1b
))

	)

207 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

211 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
=
CRYP_KeySize_256b
))

	)

220 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

224 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

225 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

226 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

227 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

229 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
) || \

234 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
=
CRYP_FLAG_INRIS
))

	)

247 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

248 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

269 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

270 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

284 
CRYP_DeIn
();

287 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

288 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

289 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

290 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

291 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

292 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

293 
CRYP_Cmd
(
FuniڮS
 
NewS
);

294 
CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
);

295 
CRYP_FIFOFlush
();

297 
CRYP_DaIn
(
ut32_t
 
Da
);

298 
ut32_t
 
CRYP_DaOut
();

301 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

302 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

303 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

306 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

309 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

310 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

311 
FuniڮS
 
CRYP_GCmdStus
();

312 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

315 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

316 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

317 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

318 
ut8_t
 *
Ouut
);

320 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

321 
ut8_t
 
InVes
[16],

322 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

323 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

324 
ut8_t
 *
Ouut
);

326 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

327 
ut8_t
 
InVes
[16],

328 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

329 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

330 
ut8_t
 *
Ouut
);

332 
EStus
 
CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

333 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

334 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

335 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

336 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
);

338 
EStus
 
CRYP_AES_CCM
(
ut8_t
 
Mode
,

339 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

340 
ut8_t
* 
Key
, 
ut16_t
 
Keysize
,

341 
ut8_t
* 
Iut
, 
ut32_t
 
ILgth
,

342 
ut8_t
* 
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

343 
ut8_t
* 
Ouut
,

344 
ut8_t
* 
AuthTAG
, 
ut32_t
 
TAGSize
);

347 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

348 
ut8_t
 
Key
[24],

349 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

350 
ut8_t
 *
Ouut
);

352 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

353 
ut8_t
 
Key
[24],

354 
ut8_t
 
InVes
[8],

355 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

356 
ut8_t
 *
Ouut
);

359 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

360 
ut8_t
 
Key
[8],

361 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

362 
ut8_t
 *
Ouut
);

364 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

365 
ut8_t
 
Key
[8],

366 
ut8_t
 
InVes
[8],

367 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

368 
ut8_t
 *
Ouut
);

370 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_dac.h

30 #ide
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

63 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

67 
ut32_t
 
DAC_OuutBufr
;

69 }
	tDAC_InTyDef
;

81 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

83 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

84 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

85 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

86 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

87 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

88 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

91 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
) || \

94 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

95 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

101 ((
TRIGGER
=
DAC_Trigg_Sowe
))

	)

111 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

112 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

113 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
) || \

115 ((
WAVE
=
DAC_WaveGi_Noi
) || \

116 ((
WAVE
=
DAC_WaveGi_Trng
))

	)

125 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

126 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

127 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

128 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

129 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

130 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

131 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

132 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

133 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

134 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

135 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

136 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

137 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

138 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

139 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

140 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

141 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

142 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

143 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

144 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

145 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

146 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

147 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

148 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
) || \

151 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

162 ((
VALUE
=
DAC_TrngAmude_1
) || \

163 ((
VALUE
=
DAC_TrngAmude_3
) || \

164 ((
VALUE
=
DAC_TrngAmude_7
) || \

165 ((
VALUE
=
DAC_TrngAmude_15
) || \

166 ((
VALUE
=
DAC_TrngAmude_31
) || \

167 ((
VALUE
=
DAC_TrngAmude_63
) || \

168 ((
VALUE
=
DAC_TrngAmude_127
) || \

169 ((
VALUE
=
DAC_TrngAmude_255
) || \

170 ((
VALUE
=
DAC_TrngAmude_511
) || \

171 ((
VALUE
=
DAC_TrngAmude_1023
) || \

172 ((
VALUE
=
DAC_TrngAmude_2047
) || \

173 ((
VALUE
=
DAC_TrngAmude_4095
))

	)

182 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

183 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
) || \

185 ((
STATE
=
DAC_OuutBufr_Dib
))

	)

194 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

195 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
) || \

197 ((
CHANNEL
=
DAC_Chl_2
))

	)

206 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
) || \

210 ((
ALIGN
=
DAC_Align_12b_L
) || \

211 ((
ALIGN
=
DAC_Align_8b_R
))

	)

220 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

221 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
) || \

223 ((
WAVE
=
DAC_Wave_Trng
))

	)

232 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeIn
();

269 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

270 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

271 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

272 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

273 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

274 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

275 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

276 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

277 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

278 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

281 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

284 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

286 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

287 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

288 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

290 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_dbgmcu.h

29 #ide
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

89 
ut32_t
 
DBGMCU_GREVID
();

90 
ut32_t
 
DBGMCU_GDEVID
();

91 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

92 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

93 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

95 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_dcmi.h

29 #ide
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
ut16_t
 
DCMI_CtuMode
;

56 
ut16_t
 
DCMI_SynchroMode
;

59 
ut16_t
 
DCMI_PCKPެy
;

62 
ut16_t
 
DCMI_VSPެy
;

65 
ut16_t
 
DCMI_HSPެy
;

68 
ut16_t
 
DCMI_CtuRe
;

71 
ut16_t
 
DCMI_ExndedDaMode
;

73 } 
	tDCMI_InTyDef
;

80 
ut16_t
 
DCMI_VtilSLe
;

83 
ut16_t
 
DCMI_HizڏlOfftCou
;

86 
ut16_t
 
DCMI_VtilLeCou
;

89 
ut16_t
 
DCMI_CtuCou
;

92 } 
	tDCMI_CROPInTyDef
;

99 
ut8_t
 
DCMI_FmeSCode
;

100 
ut8_t
 
DCMI_LeSCode
;

101 
ut8_t
 
DCMI_LeEndCode
;

102 
ut8_t
 
DCMI_FmeEndCode
;

103 } 
	tDCMI_CodesInTyDef
;

114 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

116 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
) || \

119 ((
MODE
=
DCMI_CtuMode_SpSh
))

	)

128 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
) || \

133 ((
MODE
=
DCMI_SynchroMode_Embedded
))

	)

142 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

143 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
) || \

145 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

	)

154 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

155 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
) || \

157 ((
POLARITY
=
DCMI_VSPެy_High
))

	)

166 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

167 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
) || \

169 ((
POLARITY
=
DCMI_HSPެy_High
))

	)

178 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

179 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

180 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
) || \

182 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

183 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

	)

192 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

193 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

194 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

195 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
) || \

197 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

198 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

199 ((
DATA
=
DCMI_ExndedDaMode_14b
))

	)

208 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
) || \

215 ((
IT
=
DCMI_IT_OVF
) || \

216 ((
IT
=
DCMI_IT_ERR
) || \

217 ((
IT
=
DCMI_IT_VSYNC
) || \

218 ((
IT
=
DCMI_IT_LINE
))

	)

230 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
) || \

250 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
=
DCMI_FLAG_LINEMI
))

	)

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

276 
DCMI_DeIn
();

279 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

280 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

281 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

282 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

283 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

284 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

287 
DCMI_Cmd
(
FuniڮS
 
NewS
);

288 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

289 
ut32_t
 
DCMI_RdDa
();

292 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

293 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

294 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

295 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

296 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

298 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_dma.h

30 #ide
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA_Chl
;

59 
ut32_t
 
DMA_PhBaAddr
;

61 
ut32_t
 
DMA_Memy0BaAddr
;

65 
ut32_t
 
DMA_DIR
;

69 
ut32_t
 
DMA_BufrSize
;

73 
ut32_t
 
DMA_PhInc
;

76 
ut32_t
 
DMA_MemyInc
;

79 
ut32_t
 
DMA_PhDaSize
;

82 
ut32_t
 
DMA_MemyDaSize
;

85 
ut32_t
 
DMA_Mode
;

90 
ut32_t
 
DMA_Priܙy
;

93 
ut32_t
 
DMA_FIFOMode
;

98 
ut32_t
 
DMA_FIFOThshd
;

101 
ut32_t
 
DMA_MemyBur
;

106 
ut32_t
 
DMA_PhBur
;

110 }
	tDMA_InTyDef
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
) || \

119 ((
PERIPH
=
DMA1_Sm1
) || \

120 ((
PERIPH
=
DMA1_Sm2
) || \

121 ((
PERIPH
=
DMA1_Sm3
) || \

122 ((
PERIPH
=
DMA1_Sm4
) || \

123 ((
PERIPH
=
DMA1_Sm5
) || \

124 ((
PERIPH
=
DMA1_Sm6
) || \

125 ((
PERIPH
=
DMA1_Sm7
) || \

126 ((
PERIPH
=
DMA2_Sm0
) || \

127 ((
PERIPH
=
DMA2_Sm1
) || \

128 ((
PERIPH
=
DMA2_Sm2
) || \

129 ((
PERIPH
=
DMA2_Sm3
) || \

130 ((
PERIPH
=
DMA2_Sm4
) || \

131 ((
PERIPH
=
DMA2_Sm5
) || \

132 ((
PERIPH
=
DMA2_Sm6
) || \

133 ((
PERIPH
=
DMA2_Sm7
))

	)

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
) || \

136 ((
CONTROLLER
=
DMA2
))

	)

141 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

142 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

143 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

144 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

145 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

146 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

147 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

148 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
) || \

151 ((
CHANNEL
=
DMA_Chl_1
) || \

152 ((
CHANNEL
=
DMA_Chl_2
) || \

153 ((
CHANNEL
=
DMA_Chl_3
) || \

154 ((
CHANNEL
=
DMA_Chl_4
) || \

155 ((
CHANNEL
=
DMA_Chl_5
) || \

156 ((
CHANNEL
=
DMA_Chl_6
) || \

157 ((
CHANNEL
=
DMA_Chl_7
))

	)

166 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

167 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

168 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

171 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

172 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

	)

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

190 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

191 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
) || \

194 ((
STATE
=
DMA_PhInc_Dib
))

	)

203 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

204 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
) || \

207 ((
STATE
=
DMA_MemyInc_Dib
))

	)

216 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

217 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

218 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
) || \

221 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

222 ((
SIZE
=
DMA_PhDaSize_Wd
))

	)

231 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

232 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

233 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
) || \

236 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

237 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

	)

246 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

247 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

250 ((
MODE
=
DMA_Mode_Ccur
))

	)

259 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

260 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

261 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

262 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

265 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

266 ((
PRIORITY
=
DMA_Priܙy_High
) || \

267 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

	)

276 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

280 ((
STATE
=
DMA_FIFOMode_Eb
))

	)

289 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

290 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

291 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

292 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

295 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

296 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

297 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

	)

306 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

307 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

308 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

309 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
) || \

312 ((
BURST
=
DMA_MemyBur_INC4
) || \

313 ((
BURST
=
DMA_MemyBur_INC8
) || \

314 ((
BURST
=
DMA_MemyBur_INC16
))

	)

323 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

324 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

325 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

326 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
) || \

329 ((
BURST
=
DMA_PhBur_INC4
) || \

330 ((
BURST
=
DMA_PhBur_INC8
) || \

331 ((
BURST
=
DMA_PhBur_INC16
))

	)

340 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

348 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

349 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

350 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

351 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

352 ((
STATUS
=
DMA_FIFOStus_Emy
))

	)

360 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
) ((((FLAG) & 0x30000000) != 0x30000000) && (((FLAG) & 0x30000000) != 0) && \

402 (((
FLAG
& 0xC002F082=0x00&& ((FLAG!0x00))

	)

404 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
) || \

405 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

	)

432 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
) ((((IT) & 0x30000000) != 0x30000000) && \

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
& 0x40820082=0x00))

	)

492 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
) || \

493 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

494 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

495 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

496 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

497 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

498 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

499 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

500 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

501 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

502 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

503 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

504 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

505 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

506 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

507 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

508 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

509 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

510 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

511 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

	)

520 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
) || \

524 ((
SIZE
=
DMA_PINCOS_WdAligd
))

	)

533 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

534 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
) || \

537 ((
CTRL
=
DMA_FlowCl_Ph
))

	)

546 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

547 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

562 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

565 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

566 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

567 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

570 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

571 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

574 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

575 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

578 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

579 
ut32_t
 
DMA_CutMemy
);

580 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

581 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

582 
ut32_t
 
DMA_MemyTg
);

583 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

586 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

587 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

588 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

589 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

590 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

591 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

592 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

594 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_exti.h

30 #ide
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
EXTI_Mode_Iru
 = 0x00,

57 
EXTI_Mode_Evt
 = 0x04

58 }
	tEXTIMode_TyDef
;

60 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

68 
EXTI_Trigg_Risg
 = 0x08,

69 
EXTI_Trigg_Flg
 = 0x0C,

70 
EXTI_Trigg_Risg_Flg
 = 0x10

71 }
	tEXTITrigg_TyDef
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
) || \

74 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

75 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

	)

82 
ut32_t
 
EXTI_Le
;

85 
EXTIMode_TyDef
 
EXTI_Mode
;

88 
EXTITrigg_TyDef
 
EXTI_Trigg
;

91 
FuniڮS
 
EXTI_LeCmd
;

93 }
	tEXTI_InTyDef
;

105 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

106 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

107 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

108 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

109 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

110 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

111 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

112 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

113 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

114 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

115 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

116 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

117 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

118 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

119 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

120 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

121 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

123 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

124 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

126 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

127 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

128 
	#EXTI_Le23
 ((
ut32_t
)0x00800000

	)

131 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

133 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
) || \

134 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

135 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

136 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

137 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

138 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

139 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

140 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

141 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

142 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

143 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

144 ((
LINE
=
EXTI_Le22
|| ((LINE=
EXTI_Le23
))

	)

158 
EXTI_DeIn
();

161 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

162 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

163 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

166 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

167 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

168 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

169 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

171 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_flash.h

30 #ide
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Stus
;

74 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

75 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

76 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

77 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

78 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

79 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

80 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

81 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

82 
	#FLASH_Lcy_8
 ((
ut8_t
)0x0008

	)

83 
	#FLASH_Lcy_9
 ((
ut8_t
)0x0009

	)

84 
	#FLASH_Lcy_10
 ((
ut8_t
)0x000A

	)

85 
	#FLASH_Lcy_11
 ((
ut8_t
)0x000B

	)

86 
	#FLASH_Lcy_12
 ((
ut8_t
)0x000C

	)

87 
	#FLASH_Lcy_13
 ((
ut8_t
)0x000D

	)

88 
	#FLASH_Lcy_14
 ((
ut8_t
)0x000E

	)

89 
	#FLASH_Lcy_15
 ((
ut8_t
)0x000F

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
) || \

93 ((
LATENCY
=
FLASH_Lcy_1
) || \

94 ((
LATENCY
=
FLASH_Lcy_2
) || \

95 ((
LATENCY
=
FLASH_Lcy_3
) || \

96 ((
LATENCY
=
FLASH_Lcy_4
) || \

97 ((
LATENCY
=
FLASH_Lcy_5
) || \

98 ((
LATENCY
=
FLASH_Lcy_6
) || \

99 ((
LATENCY
=
FLASH_Lcy_7
) || \

100 ((
LATENCY
=
FLASH_Lcy_8
) || \

101 ((
LATENCY
=
FLASH_Lcy_9
) || \

102 ((
LATENCY
=
FLASH_Lcy_10
) || \

103 ((
LATENCY
=
FLASH_Lcy_11
) || \

104 ((
LATENCY
=
FLASH_Lcy_12
) || \

105 ((
LATENCY
=
FLASH_Lcy_13
) || \

106 ((
LATENCY
=
FLASH_Lcy_14
) || \

107 ((
LATENCY
=
FLASH_Lcy_15
))

	)

115 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

116 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

117 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

118 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
) || \

121 ((
RANGE
=
VޏgeRge_2
) || \

122 ((
RANGE
=
VޏgeRge_3
) || \

123 ((
RANGE
=
VޏgeRge_4
))

	)

131 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

132 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

133 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

134 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

135 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

136 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

137 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

138 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

139 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

140 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

141 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

142 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

143 
	#FLASH_Se_12
 ((
ut16_t
)0x0080

	)

144 
	#FLASH_Se_13
 ((
ut16_t
)0x0088

	)

145 
	#FLASH_Se_14
 ((
ut16_t
)0x0090

	)

146 
	#FLASH_Se_15
 ((
ut16_t
)0x0098

	)

147 
	#FLASH_Se_16
 ((
ut16_t
)0x00A0

	)

148 
	#FLASH_Se_17
 ((
ut16_t
)0x00A8

	)

149 
	#FLASH_Se_18
 ((
ut16_t
)0x00B0

	)

150 
	#FLASH_Se_19
 ((
ut16_t
)0x00B8

	)

151 
	#FLASH_Se_20
 ((
ut16_t
)0x00C0

	)

152 
	#FLASH_Se_21
 ((
ut16_t
)0x00C8

	)

153 
	#FLASH_Se_22
 ((
ut16_t
)0x00D0

	)

154 
	#FLASH_Se_23
 ((
ut16_t
)0x00D8

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
) ||\

157 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

158 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

159 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

160 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

161 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
) ||\

162 ((
SECTOR
=
FLASH_Se_12
|| ((SECTOR=
FLASH_Se_13
) ||\

163 ((
SECTOR
=
FLASH_Se_14
|| ((SECTOR=
FLASH_Se_15
) ||\

164 ((
SECTOR
=
FLASH_Se_16
|| ((SECTOR=
FLASH_Se_17
) ||\

165 ((
SECTOR
=
FLASH_Se_18
|| ((SECTOR=
FLASH_Se_19
) ||\

166 ((
SECTOR
=
FLASH_Se_20
|| ((SECTOR=
FLASH_Se_21
) ||\

167 ((
SECTOR
=
FLASH_Se_22
|| ((SECTOR=
FLASH_Se_23
))

	)

169 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F469_479xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x081FFFFF)) ||\

171 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

174 #i
defed
 (
STM32F40_41xxx
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x080FFFFF)) ||\

176 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

179 #i
defed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0803FFFF)) ||\

181 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

184 #i
defed
 (
STM32F411xE
|| defed (
STM32F446xx
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0807FFFF)) ||\

186 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

189 #i
defed
 (
STM32F410xx
)

190 
	#IS_FLASH_ADDRESS
(
ADDRESS
) ((((ADDRESS) >= 0x08000000) && ((ADDRESS) <= 0x0801FFFF)) ||\

191 (((
ADDRESS
>0x1FFF7800&& ((ADDRESS<0x1FFF7A0F)))

	)

201 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

202 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

203 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

204 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

205 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

206 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

207 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

208 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

209 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

210 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

211 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

212 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

213 
	#OB_WRP_Se_12
 ((
ut32_t
)0x00000001

	)

214 
	#OB_WRP_Se_13
 ((
ut32_t
)0x00000002

	)

215 
	#OB_WRP_Se_14
 ((
ut32_t
)0x00000004

	)

216 
	#OB_WRP_Se_15
 ((
ut32_t
)0x00000008

	)

217 
	#OB_WRP_Se_16
 ((
ut32_t
)0x00000010

	)

218 
	#OB_WRP_Se_17
 ((
ut32_t
)0x00000020

	)

219 
	#OB_WRP_Se_18
 ((
ut32_t
)0x00000040

	)

220 
	#OB_WRP_Se_19
 ((
ut32_t
)0x00000080

	)

221 
	#OB_WRP_Se_20
 ((
ut32_t
)0x00000100

	)

222 
	#OB_WRP_Se_21
 ((
ut32_t
)0x00000200

	)

223 
	#OB_WRP_Se_22
 ((
ut32_t
)0x00000400

	)

224 
	#OB_WRP_Se_23
 ((
ut32_t
)0x00000800

	)

225 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

227 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

235 
	#OB_PcROP_Dib
 ((
ut8_t
)0x00

	)

236 
	#OB_PcROP_Eb
 ((
ut8_t
)0x80

	)

237 
	#IS_OB_PCROP_SELECT
(
PCROP
(((PCROP=
OB_PcROP_Dib
|| ((PCROP=
OB_PcROP_Eb
))

	)

245 
	#OB_PCROP_Se_0
 ((
ut32_t
)0x00000001

	)

246 
	#OB_PCROP_Se_1
 ((
ut32_t
)0x00000002

	)

247 
	#OB_PCROP_Se_2
 ((
ut32_t
)0x00000004

	)

248 
	#OB_PCROP_Se_3
 ((
ut32_t
)0x00000008

	)

249 
	#OB_PCROP_Se_4
 ((
ut32_t
)0x00000010

	)

250 
	#OB_PCROP_Se_5
 ((
ut32_t
)0x00000020

	)

251 
	#OB_PCROP_Se_6
 ((
ut32_t
)0x00000040

	)

252 
	#OB_PCROP_Se_7
 ((
ut32_t
)0x00000080

	)

253 
	#OB_PCROP_Se_8
 ((
ut32_t
)0x00000100

	)

254 
	#OB_PCROP_Se_9
 ((
ut32_t
)0x00000200

	)

255 
	#OB_PCROP_Se_10
 ((
ut32_t
)0x00000400

	)

256 
	#OB_PCROP_Se_11
 ((
ut32_t
)0x00000800

	)

257 
	#OB_PCROP_Se_12
 ((
ut32_t
)0x00000001

	)

258 
	#OB_PCROP_Se_13
 ((
ut32_t
)0x00000002

	)

259 
	#OB_PCROP_Se_14
 ((
ut32_t
)0x00000004

	)

260 
	#OB_PCROP_Se_15
 ((
ut32_t
)0x00000008

	)

261 
	#OB_PCROP_Se_16
 ((
ut32_t
)0x00000010

	)

262 
	#OB_PCROP_Se_17
 ((
ut32_t
)0x00000020

	)

263 
	#OB_PCROP_Se_18
 ((
ut32_t
)0x00000040

	)

264 
	#OB_PCROP_Se_19
 ((
ut32_t
)0x00000080

	)

265 
	#OB_PCROP_Se_20
 ((
ut32_t
)0x00000100

	)

266 
	#OB_PCROP_Se_21
 ((
ut32_t
)0x00000200

	)

267 
	#OB_PCROP_Se_22
 ((
ut32_t
)0x00000400

	)

268 
	#OB_PCROP_Se_23
 ((
ut32_t
)0x00000800

	)

269 
	#OB_PCROP_Se_A
 ((
ut32_t
)0x00000FFF

	)

271 
	#IS_OB_PCROP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

279 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

280 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

283 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

284 ((
LEVEL
=
OB_RDP_Lev_1
))

	)

293 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

294 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

295 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

303 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

304 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

305 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

314 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

315 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

316 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

324 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

325 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

326 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

327 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

328 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
) ||\

329 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

	)

337 
	#OB_Du_BoEbd
 ((
ut8_t
)0x10

	)

338 
	#OB_Du_BoDibd
 ((
ut8_t
)0x00

	)

339 
	#IS_OB_BOOT
(
BOOT
(((BOOT=
OB_Du_BoEbd
|| ((BOOT=
OB_Du_BoDibd
))

	)

347 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

348 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

349 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

357 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

358 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

359 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

360 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

361 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

362 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

363 
	#FLASH_FLAG_RDERR
 ((
ut32_t
)0x00000100

	)

364 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

365 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFE0C=0x00000000&& ((FLAG!0x00000000))

	)

366 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
) || \

367 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

368 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

369 ((
FLAG
=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_RDERR
))

	)

377 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

378 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

379 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

380 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

381 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

389 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

390 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

391 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

392 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

393 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

401 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

405 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

409 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

413 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

417 
	#OPTCR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023C17)

	)

422 
	#OPTCR1_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C1A)

	)

432 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

433 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

434 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

435 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

436 
FLASH_InruiCacheRet
();

437 
FLASH_DaCacheRet
();

440 
FLASH_Uock
();

441 
FLASH_Lock
();

442 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

443 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

444 
FLASH_Stus
 
FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
);

445 
FLASH_Stus
 
FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
);

446 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

447 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

448 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

449 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

452 
FLASH_OB_Uock
();

453 
FLASH_OB_Lock
();

454 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

455 
FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

456 
FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
);

457 
FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

458 
FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

459 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

460 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

461 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

462 
FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
);

463 
FLASH_Stus
 
FLASH_OB_Launch
();

464 
ut8_t
 
FLASH_OB_GUr
();

465 
ut16_t
 
FLASH_OB_GWRP
();

466 
ut16_t
 
FLASH_OB_GWRP1
();

467 
ut16_t
 
FLASH_OB_GPCROP
();

468 
ut16_t
 
FLASH_OB_GPCROP1
();

469 
FgStus
 
FLASH_OB_GRDP
();

470 
ut8_t
 
FLASH_OB_GBOR
();

473 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

474 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

475 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

476 
FLASH_Stus
 
FLASH_GStus
();

477 
FLASH_Stus
 
FLASH_WaFLaOti
();

479 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_fsmc.h

30 #ide
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FSMC_AddssSupTime
;

60 
ut32_t
 
FSMC_AddssHdTime
;

65 
ut32_t
 
FSMC_DaSupTime
;

70 
ut32_t
 
FSMC_BusTuAroundDuti
;

75 
ut32_t
 
FSMC_CLKDivisi
;

79 
ut32_t
 
FSMC_DaLcy
;

87 
ut32_t
 
FSMC_AcssMode
;

89 }
	tFSMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FSMC_Bk
;

99 
ut32_t
 
FSMC_DaAddssMux
;

103 
ut32_t
 
FSMC_MemyTy
;

107 
ut32_t
 
FSMC_MemyDaWidth
;

110 
ut32_t
 
FSMC_BurAcssMode
;

114 
ut32_t
 
FSMC_AsynchrousWa
;

118 
ut32_t
 
FSMC_WaSiglPެy
;

122 
ut32_t
 
FSMC_WpMode
;

126 
ut32_t
 
FSMC_WaSiglAive
;

131 
ut32_t
 
FSMC_WreOti
;

134 
ut32_t
 
FSMC_WaSigl
;

138 
ut32_t
 
FSMC_ExndedMode
;

141 
ut32_t
 
FSMC_WreBur
;

144 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

146 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

147 }
	tFSMC_NORSRAMInTyDef
;

154 
ut32_t
 
FSMC_SupTime
;

160 
ut32_t
 
FSMC_WaSupTime
;

166 
ut32_t
 
FSMC_HdSupTime
;

173 
ut32_t
 
FSMC_HiZSupTime
;

178 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

185 
ut32_t
 
FSMC_Bk
;

188 
ut32_t
 
FSMC_Wau
;

191 
ut32_t
 
FSMC_MemyDaWidth
;

194 
ut32_t
 
FSMC_ECC
;

197 
ut32_t
 
FSMC_ECCPageSize
;

200 
ut32_t
 
FSMC_TCLRSupTime
;

204 
ut32_t
 
FSMC_TARSupTime
;

208 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

210 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

211 }
	tFSMC_NANDInTyDef
;

219 
ut32_t
 
FSMC_Wau
;

222 
ut32_t
 
FSMC_TCLRSupTime
;

226 
ut32_t
 
FSMC_TARSupTime
;

231 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

233 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

235 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

236 }
	tFSMC_PCCARDInTyDef
;

247 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

248 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

249 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

250 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

258 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

259 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

267 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
) || \

273 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

274 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

275 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

	)

277 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

278 ((
BANK
=
FSMC_Bk3_NAND
))

	)

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

281 ((
BANK
=
FSMC_Bk3_NAND
) || \

282 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

284 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
) || \

285 ((
BANK
=
FSMC_Bk3_NAND
) || \

286 ((
BANK
=
FSMC_Bk4_PCCARD
))

	)

296 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

297 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
) || \

299 ((
MUX
=
FSMC_DaAddssMux_Eb
))

	)

308 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

309 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

310 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
) || \

312 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

313 ((
MEMORY
=
FSMC_MemyTy_NOR
))

	)

322 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

323 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
) || \

325 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

	)

334 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

335 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
) || \

337 ((
STATE
=
FSMC_BurAcssMode_Eb
))

	)

345 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

346 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
) || \

348 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

	)

356 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

357 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
) || \

359 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

	)

367 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

368 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
) || \

370 ((
MODE
=
FSMC_WpMode_Eb
))

	)

378 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

379 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
) || \

381 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

	)

389 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

390 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
) || \

392 ((
OPERATION
=
FSMC_WreOti_Eb
))

	)

400 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

401 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
) || \

403 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

	)

411 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

412 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
) || \

415 ((
MODE
=
FSMC_ExndedMode_Eb
))

	)

424 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

425 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
) || \

427 ((
BURST
=
FSMC_WreBur_Eb
))

	)

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

483 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

484 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

485 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

486 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
) || \

488 ((
MODE
=
FSMC_AcssMode_B
) || \

489 ((
MODE
=
FSMC_AcssMode_C
) || \

490 ((
MODE
=
FSMC_AcssMode_D
))

	)

506 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

507 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
) || \

509 ((
FEATURE
=
FSMC_Wau_Eb
))

	)

518 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

519 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
) || \

521 ((
STATE
=
FSMC_ECC_Eb
))

	)

529 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
) || \

536 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

537 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

538 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

539 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

540 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

	)

548 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

596 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

597 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

598 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
) || \

601 ((
IT
=
FSMC_IT_Lev
) || \

602 ((
IT
=
FSMC_IT_FlgEdge
))

	)

610 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
) || \

615 ((
FLAG
=
FSMC_FLAG_Lev
) || \

616 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

617 ((
FLAG
=
FSMC_FLAG_FEMPT
))

	)

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

636 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

637 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

638 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

639 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

642 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

643 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

644 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

645 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

646 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

647 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

650 
FSMC_PCCARDDeIn
();

651 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

652 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

653 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

656 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

657 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

658 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

659 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

660 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

662 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_gpio.h

30 #ide
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
) || \

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
) || \

56 ((
PERIPH
=
GPIOG
) || \

57 ((
PERIPH
=
GPIOH
) || \

58 ((
PERIPH
=
GPIOI
) || \

59 ((
PERIPH
=
GPIOJ
) || \

60 ((
PERIPH
=
GPIOK
))

	)

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_TyDef
;

72 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
) || \

73 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

	)

80 
GPIO_OTy_PP
 = 0x00,

81 
GPIO_OTy_OD
 = 0x01

82 }
	tGPIOOTy_TyDef
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

91 
GPIO_Low_Sed
 = 0x00,

92 
GPIO_Medium_Sed
 = 0x01,

93 
GPIO_Fa_Sed
 = 0x02,

94 
GPIO_High_Sed
 = 0x03

95 }
	tGPIOSed_TyDef
;

98 
	#GPIO_Sed_2MHz
 
GPIO_Low_Sed


	)

99 
	#GPIO_Sed_25MHz
 
GPIO_Medium_Sed


	)

100 
	#GPIO_Sed_50MHz
 
GPIO_Fa_Sed


	)

101 
	#GPIO_Sed_100MHz
 
GPIO_High_Sed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Low_Sed
|| ((SPEED=
GPIO_Medium_Sed
) || \

104 ((
SPEED
=
GPIO_Fa_Sed
)|| ((SPEED=
GPIO_High_Sed
))

	)

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_TyDef
;

115 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
) || \

116 ((
PUPD
=
GPIO_PuPd_DOWN
))

	)

123 
B_RESET
 = 0,

124 
B_SET


125 }
	tBAi
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

134 
ut32_t
 
GPIO_P
;

137 
GPIOMode_TyDef
 
GPIO_Mode
;

140 
GPIOSed_TyDef
 
GPIO_Sed
;

143 
GPIOOTy_TyDef
 
GPIO_OTy
;

146 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

148 }
	tGPIO_InTyDef
;

159 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

160 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

161 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

162 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

163 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

164 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

165 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

166 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

167 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

168 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

169 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

170 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

171 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

172 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

173 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

174 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

175 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

177 
	#GPIO_PIN_MASK
 ((
ut32_t
)0x0000FFFF

	)

178 
	#IS_GPIO_PIN
(
PIN
(((PIN& 
GPIO_PIN_MASK
 ) !(
ut32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
) || \

180 ((
PIN
=
GPIO_P_1
) || \

181 ((
PIN
=
GPIO_P_2
) || \

182 ((
PIN
=
GPIO_P_3
) || \

183 ((
PIN
=
GPIO_P_4
) || \

184 ((
PIN
=
GPIO_P_5
) || \

185 ((
PIN
=
GPIO_P_6
) || \

186 ((
PIN
=
GPIO_P_7
) || \

187 ((
PIN
=
GPIO_P_8
) || \

188 ((
PIN
=
GPIO_P_9
) || \

189 ((
PIN
=
GPIO_P_10
) || \

190 ((
PIN
=
GPIO_P_11
) || \

191 ((
PIN
=
GPIO_P_12
) || \

192 ((
PIN
=
GPIO_P_13
) || \

193 ((
PIN
=
GPIO_P_14
) || \

194 ((
PIN
=
GPIO_P_15
))

	)

203 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

204 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

205 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

206 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

207 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

208 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

209 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

210 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

211 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

212 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

213 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

214 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

215 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

216 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

217 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

218 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
) || \

221 ((
PINSOURCE
=
GPIO_PSour1
) || \

222 ((
PINSOURCE
=
GPIO_PSour2
) || \

223 ((
PINSOURCE
=
GPIO_PSour3
) || \

224 ((
PINSOURCE
=
GPIO_PSour4
) || \

225 ((
PINSOURCE
=
GPIO_PSour5
) || \

226 ((
PINSOURCE
=
GPIO_PSour6
) || \

227 ((
PINSOURCE
=
GPIO_PSour7
) || \

228 ((
PINSOURCE
=
GPIO_PSour8
) || \

229 ((
PINSOURCE
=
GPIO_PSour9
) || \

230 ((
PINSOURCE
=
GPIO_PSour10
) || \

231 ((
PINSOURCE
=
GPIO_PSour11
) || \

232 ((
PINSOURCE
=
GPIO_PSour12
) || \

233 ((
PINSOURCE
=
GPIO_PSour13
) || \

234 ((
PINSOURCE
=
GPIO_PSour14
) || \

235 ((
PINSOURCE
=
GPIO_PSour15
))

	)

246 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

247 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

248 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

249 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

250 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

251 #i
defed
(
STM32F446xx
)

252 
	#GPIO_AF0_TIM2
 ((
ut8_t
)0x00

	)

258 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

259 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

260 #i
defed
(
STM32F410xx
)

261 
	#GPIO_AF_LPTIM
 ((
ut8_t
)0x01

	)

266 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

267 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

268 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

273 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

274 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

275 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

277 #i
defed
(
STM32F446xx
)

278 
	#GPIO_AF3_CEC
 ((
ut8_t
)0x03

	)

283 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

284 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

285 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

286 #i
defed
(
STM32F446xx
)

287 
	#GPIO_AF4_CEC
 ((
ut8_t
)0x04

	)

289 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

290 
	#GPIO_AF_FMPI2C
 ((
ut8_t
)0x04

	)

296 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

297 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

298 
	#GPIO_AF5_SPI3
 ((
ut8_t
)0x05

	)

299 
	#GPIO_AF_SPI4
 ((
ut8_t
)0x05

	)

300 
	#GPIO_AF_SPI5
 ((
ut8_t
)0x05

	)

301 
	#GPIO_AF_SPI6
 ((
ut8_t
)0x05

	)

306 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

307 
	#GPIO_AF6_SPI1
 ((
ut8_t
)0x06

	)

308 
	#GPIO_AF6_SPI2
 ((
ut8_t
)0x06

	)

309 
	#GPIO_AF6_SPI4
 ((
ut8_t
)0x06

	)

310 
	#GPIO_AF6_SPI5
 ((
ut8_t
)0x06

	)

311 
	#GPIO_AF_SAI1
 ((
ut8_t
)0x06

	)

316 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

317 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

318 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

319 
	#GPIO_AF7_SPI3
 ((
ut8_t
)0x07

	)

324 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

329 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

330 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

331 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

332 
	#GPIO_AF_UART7
 ((
ut8_t
)0x08

	)

333 
	#GPIO_AF_UART8
 ((
ut8_t
)0x08

	)

334 #i
defed
(
STM32F446xx
)

335 
	#GPIO_AF8_SAI2
 ((
ut8_t
)0x08

	)

336 
	#GPIO_AF_SPDIF
 ((
ut8_t
)0x08

	)

342 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

343 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

344 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

345 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

346 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

347 
	#GPIO_AF9_I2C2
 ((
ut8_t
)0x09

	)

348 
	#GPIO_AF9_I2C3
 ((
ut8_t
)0x09

	)

349 #i
defed
(
STM32F446xx
)

350 
	#GPIO_AF9_SAI2
 ((
ut8_t
)0x09

	)

352 
	#GPIO_AF9_LTDC
 ((
ut8_t
)0x09

	)

353 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

354 
	#GPIO_AF9_QUADSPI
 ((
ut8_t
)0x09

	)

356 #i
defed
(
STM32F410xx
)

357 
	#GPIO_AF9_FMPI2C
 ((
ut8_t
)0x09

	)

363 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

364 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

365 #i
defed
(
STM32F446xx
)

366 
	#GPIO_AF10_SAI2
 ((
ut8_t
)0x0A

	)

368 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

369 
	#GPIO_AF10_QUADSPI
 ((
ut8_t
)0x0A

	)

374 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

379 #i
defed
(
STM32F40_41xxx
)

380 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

383 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

384 
	#GPIO_AF_FMC
 ((
ut8_t
)0xC

	)

387 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

388 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

393 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

394 #i
defed
(
STM32F469_479xx
)

395 
	#GPIO_AF_DSI
 ((
ut8_t
)0x0D

	)

400 
	#GPIO_AF_LTDC
 ((
ut8_t
)0x0E

	)

405 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

407 #i
defed
(
STM32F40_41xxx
)

408 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

409 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

410 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

411 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

412 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

413 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

414 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

415 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

416 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

417 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

418 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

419 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

420 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

421 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

422 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

423 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

424 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

425 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_FSMC
))

	)

428 #i
defed
(
STM32F401xx
)

429 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

430 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

431 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

432 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

433 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

434 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

435 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

436 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

437 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

438 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

439 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

440 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_USART6
) || \

441 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

442 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
))

	)

445 #i
defed
(
STM32F411xE
)

446 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!13&& ((AF!14))

	)

449 #i
defed
(
STM32F410xx
)

450 
	#IS_GPIO_AF
(
AF
(((AF< 10|| ((AF=15))

	)

453 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
)

454 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
) || \

455 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

456 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

457 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

458 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

459 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

460 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

461 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

462 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

463 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

464 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

465 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

466 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

467 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

468 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

469 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

470 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

471 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
) || \

472 ((
AF
=
GPIO_AF_SPI5
|| ((AF=
GPIO_AF_SPI6
) || \

473 ((
AF
=
GPIO_AF_UART7
|| ((AF=
GPIO_AF_UART8
) || \

474 ((
AF
=
GPIO_AF_FMC
|| ((AF=
GPIO_AF_SAI1
) || \

475 ((
AF
=
GPIO_AF_LTDC
))

	)

478 #i
defed
(
STM32F446xx
)

479 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!14))

	)

482 #i
defed
(
STM32F469_479xx
)

483 
	#IS_GPIO_AF
(
AF
((AF< 16)

	)

494 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

496 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

497 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

498 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

512 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

515 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

516 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

517 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

520 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

521 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

522 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

523 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

524 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

525 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

526 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

527 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

528 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

531 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

533 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_hash.h

30 #ide
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
HASH_AlgoSei
;

57 
ut32_t
 
HASH_AlgoMode
;

59 
ut32_t
 
HASH_DaTy
;

62 
ut32_t
 
HASH_HMACKeyTy
;

64 }
	tHASH_InTyDef
;

71 
ut32_t
 
Da
[8];

75 } 
	tHASH_MsgDige
;

82 
ut32_t
 
HASH_IMR
;

83 
ut32_t
 
HASH_STR
;

84 
ut32_t
 
HASH_CR
;

85 
ut32_t
 
HASH_CSR
[54];

86 }
	tHASH_Cڋxt
;

97 
	#HASH_AlgoSei_SHA1
 ((
ut32_t
)0x0000

	)

98 
	#HASH_AlgoSei_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSei_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSei_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
) || \

103 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA224
) || \

104 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA256
) || \

105 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

	)

113 
	#HASH_AlgoMode_HASH
 ((
ut32_t
)0x00000000

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
) || \

117 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

	)

125 
	#HASH_DaTy_32b
 ((
ut32_t
)0x0000

	)

126 
	#HASH_DaTy_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_DaTy_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_DaTy_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

131 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

132 ((
DATATYPE
=
HASH_DaTy_8b
) || \

133 ((
DATATYPE
=
HASH_DaTy_1b
))

	)

141 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

142 
	#HASH_HMACKeyTy_LgKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
) || \

145 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

	)

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFFC=0x00000000&& ((IT!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
) || \

182 ((
FLAG
=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
=
HASH_FLAG_DINNE
))

	)

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
) || \

188 ((
FLAG
=
HASH_FLAG_DCIS
))

	)

202 
HASH_DeIn
();

205 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

206 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

207 
HASH_Ret
();

210 
HASH_DaIn
(
ut32_t
 
Da
);

211 
ut8_t
 
HASH_GInFIFOWdsNbr
();

212 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

213 
HASH_SDige
();

214 
HASH_AutoSDige
(
FuniڮS
 
NewS
);

215 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

218 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

219 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

222 
HASH_DMACmd
(
FuniڮS
 
NewS
);

225 
HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

226 
FgStus
 
HASH_GFgStus
(
ut32_t
 
HASH_FLAG
);

227 
HASH_CˬFg
(
ut32_t
 
HASH_FLAG
);

228 
ITStus
 
HASH_GITStus
(
ut32_t
 
HASH_IT
);

229 
HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
);

232 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

233 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

234 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

235 
ut8_t
 
Ouut
[20]);

238 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

239 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

240 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

241 
ut8_t
 
Ouut
[16]);

243 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_i2c.h

30 #ide
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
I2C_ClockSed
;

59 
ut16_t
 
I2C_Mode
;

62 
ut16_t
 
I2C_DutyCye
;

65 
ut16_t
 
I2C_OwnAddss1
;

68 
ut16_t
 
I2C_Ack
;

71 
ut16_t
 
I2C_AcknowdgedAddss
;

73 }
	tI2C_InTyDef
;

81 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
) || \

82 ((
PERIPH
=
I2C2
) || \

83 ((
PERIPH
=
I2C3
))

	)

88 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

98 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

99 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

100 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

101 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
) || \

102 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

103 ((
MODE
=
I2C_Mode_SMBusHo
))

	)

112 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

113 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

114 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
) || \

115 ((
CYCLE
=
I2C_DutyCye_2
))

	)

124 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

125 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

126 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
) || \

127 ((
STATE
=
I2C_Ack_Dib
))

	)

136 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

137 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

138 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
) || \

139 ((
DIRECTION
=
I2C_Dei_Reiv
))

	)

148 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

149 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

150 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
) || \

151 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

	)

160 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

161 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

162 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

163 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

164 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

165 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

166 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

167 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

168 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

169 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
) || \

170 ((
REGISTER
=
I2C_Regi_CR2
) || \

171 ((
REGISTER
=
I2C_Regi_OAR1
) || \

172 ((
REGISTER
=
I2C_Regi_OAR2
) || \

173 ((
REGISTER
=
I2C_Regi_DR
) || \

174 ((
REGISTER
=
I2C_Regi_SR1
) || \

175 ((
REGISTER
=
I2C_Regi_SR2
) || \

176 ((
REGISTER
=
I2C_Regi_CCR
) || \

177 ((
REGISTER
=
I2C_Regi_TRISE
))

	)

186 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

187 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

188 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
) || \

189 ((
POSITION
=
I2C_NACKPosi_Cut
))

	)

198 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

199 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

200 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
) || \

201 ((
ALERT
=
I2C_SMBusA˹_High
))

	)

210 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

211 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

212 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
) || \

213 ((
POSITION
=
I2C_PECPosi_Cut
))

	)

222 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

223 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

224 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

225 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

234 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

235 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

236 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

237 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

238 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

239 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

240 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

241 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

242 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

243 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

244 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

245 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

246 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

247 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

249 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

251 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
) || \

252 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

253 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

254 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

255 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

256 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

257 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

	)

270 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

271 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

272 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

273 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

274 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

275 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

276 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

282 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

283 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

284 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

285 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

286 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

287 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

288 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

289 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

290 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

291 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

292 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

293 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

294 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

295 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

297 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

299 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
) || \

300 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

301 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

302 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

303 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

304 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

305 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

306 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

307 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

308 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

309 ((
FLAG
=
I2C_FLAG_SB
))

	)

333 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

361 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

362 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

364 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

397 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

401 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

440 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

441 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

444 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

445 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

448 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

479 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

481 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

485 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

486 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

488 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

496 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
) || \

497 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

498 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

499 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

501 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

502 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

503 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

504 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

505 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

506 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

507 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

508 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

509 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

510 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

511 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

512 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

513 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

514 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

515 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

	)

524 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

533 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

546 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

549 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

550 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

551 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

552 
I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
);

553 
I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

554 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

555 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

556 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

557 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

558 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

559 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

561 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

562 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

564 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

565 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

566 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

569 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

570 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

573 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

574 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

575 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

576 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

579 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

580 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

583 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

584 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

676 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

682 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

688 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

691 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

692 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

693 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

695 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_iwdg.h

30 #ide
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
) || \

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

	)

69 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

70 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

71 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

72 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

73 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

74 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

75 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
) || \

77 ((
PRESCALER
=
IWDG_Psr_8
) || \

78 ((
PRESCALER
=
IWDG_Psr_16
) || \

79 ((
PRESCALER
=
IWDG_Psr_32
) || \

80 ((
PRESCALER
=
IWDG_Psr_64
) || \

81 ((
PRESCALER
=
IWDG_Psr_128
)|| \

82 ((
PRESCALER
=
IWDG_Psr_256
))

	)

90 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

106 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

107 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

108 
IWDG_SRd
(
ut16_t
 
Rd
);

109 
IWDG_RdCou
();

112 
IWDG_Eb
();

115 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

117 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_pwr.h

30 #ide
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

68 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

69 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

70 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

	)

79 
	#PWR_MaRegut_ON
 ((
ut32_t
)0x00000000)

	)

80 
	#PWR_LowPowRegut_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Regut_ON
 
PWR_MaRegut_ON


	)

84 
	#PWR_Regut_LowPow
 
PWR_LowPowRegut_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_ON
) || \

87 ((
REGULATOR
=
PWR_LowPowRegut_ON
))

	)

96 
	#PWR_MaRegut_UndDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowRegut_UndDrive_ON
 ((
ut32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_UndDrive_ON
) || \

100 ((
REGULATOR
=
PWR_LowPowRegut_UndDrive_ON
))

	)

105 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

109 
	#PWR_WakeUp_P1
 ((
ut32_t
)0x00)

	)

110 
	#PWR_WakeUp_P2
 ((
ut32_t
)0x01)

	)

111 #i
defed
(
STM32F410xx
)

112 
	#PWR_WakeUp_P3
 ((
ut32_t
)0x02)

	)

115 #i
defed
(
STM32F446xx
)

116 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WakeUp_P1
) || \

117 ((
PIN
=
PWR_WakeUp_P2
))

	)

119 
	#IS_PWR_WAKEUP_PIN
(
PIN
(((PIN=
PWR_WAKEUP_PIN1
|| ((PIN=
PWR_WAKEUP_PIN2
) || \

120 ((
PIN
=
PWR_WAKEUP_PIN3
))

	)

130 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

131 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

132 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

140 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x0000C000)

	)

141 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00008000)

	)

142 
	#PWR_Regut_Vޏge_S3
 ((
ut32_t
)0x00004000)

	)

143 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
) || \

144 ((
VOLTAGE
=
PWR_Regut_Vޏge_S2
) || \

145 ((
VOLTAGE
=
PWR_Regut_Vޏge_S3
))

	)

153 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

154 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

155 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

156 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

157 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

158 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

159 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

160 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

163 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

165 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

166 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

167 ((
FLAG
=
PWR_FLAG_VOSRDY
|| ((FLAG=
PWR_FLAG_ODRDY
) || \

168 ((
FLAG
=
PWR_FLAG_ODSWRDY
|| ((FLAG=
PWR_FLAG_UDRDY
))

	)

171 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
) || \

172 ((
FLAG
=
PWR_FLAG_UDRDY
))

	)

186 
PWR_DeIn
();

189 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

192 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

193 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

196 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

197 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

199 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

200 
PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpPx
, 
FuniڮS
 
NewS
);

203 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

204 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

205 
PWR_OvDriveCmd
(
FuniڮS
 
NewS
);

206 
PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
);

207 
PWR_UndDriveCmd
(
FuniڮS
 
NewS
);

209 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

210 
PWR_MaRegutUndDriveCmd
(
FuniڮS
 
NewS
);

211 
PWR_LowRegutUndDriveCmd
(
FuniڮS
 
NewS
);

214 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

215 
PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

216 
PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

220 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

223 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

224 
PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

225 
PWR_ESTANDBYMode
();

228 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

229 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

231 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_rcc.h

29 #ide
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

50 
ut32_t
 
SYSCLK_Fqucy
;

51 
ut32_t
 
HCLK_Fqucy
;

52 
ut32_t
 
PCLK1_Fqucy
;

53 
ut32_t
 
PCLK2_Fqucy
;

54 }
	tRCC_ClocksTyDef
;

65 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

67 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
) || \

69 ((
HSE
=
RCC_HSE_Byss
))

	)

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
ut8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ut8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
(((MODE=
RCC_LSE_LOWPOWER_MODE
) || \

80 ((
MODE
=
RCC_LSE_HIGHDRIVE_MODE
))

	)

88 
	#RCC_PLLSAIDivR_Div2
 ((
ut32_t
)0x00000000)

	)

89 
	#RCC_PLLSAIDivR_Div4
 ((
ut32_t
)0x00010000)

	)

90 
	#RCC_PLLSAIDivR_Div8
 ((
ut32_t
)0x00020000)

	)

91 
	#RCC_PLLSAIDivR_Div16
 ((
ut32_t
)0x00030000)

	)

92 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
(((VALUE=
RCC_PLLSAIDivR_Div2
) ||\

93 ((
VALUE
=
RCC_PLLSAIDivR_Div4
) ||\

94 ((
VALUE
=
RCC_PLLSAIDivR_Div8
) ||\

95 ((
VALUE
=
RCC_PLLSAIDivR_Div16
))

	)

103 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

104 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

105 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
) || \

106 ((
SOURCE
=
RCC_PLLSour_HSE
))

	)

107 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

108 
	#IS_RCC_PLLN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

109 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

110 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

111 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

112 
	#IS_RCC_PLLR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

115 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

116 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

117 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
((VALUE<63)

	)

118 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

119 #i
defed
(
STM32F446xx
)

120 
	#IS_RCC_PLLI2SP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

121 
	#IS_RCC_PLLSAIM_VALUE
(
VALUE
((VALUE<63)

	)

123 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
((49 <(VALUE)&& ((VALUE<432))

	)

124 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

125 
	#IS_RCC_PLLSAIP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

127 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

128 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

130 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

131 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

140 #i
defed
(
STM32F446xx
)

141 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

142 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

143 
	#RCC_SYSCLKSour_PLLPCLK
 ((
ut32_t
)0x00000002)

	)

144 
	#RCC_SYSCLKSour_PLLRCLK
 ((
ut32_t
)0x00000003)

	)

145 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

146 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

147 ((
SOURCE
=
RCC_SYSCLKSour_PLLPCLK
) || \

148 ((
SOURCE
=
RCC_SYSCLKSour_PLLRCLK
))

	)

150 
	#RCC_SYSCLKSour_PLLCLK
 
RCC_SYSCLKSour_PLLPCLK


	)

153 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

154 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

155 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

156 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

157 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
) || \

158 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

159 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

	)

168 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

169 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

170 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

171 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

172 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

173 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

174 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

175 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

176 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

177 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
) || \

178 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

179 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

180 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

181 ((
HCLK
=
RCC_SYSCLK_Div512
))

	)

189 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

190 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

191 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

192 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

193 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

194 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
) || \

195 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

196 ((
PCLK
=
RCC_HCLK_Div16
))

	)

204 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

205 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

206 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

207 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

208 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

209 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

210 
	#RCC_IT_PLLSAIRDY
 ((
ut8_t
)0x40)

	)

211 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

213 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

214 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
) || \

215 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

216 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

217 ((
IT
=
RCC_IT_PLLSAIRDY
|| ((IT=
RCC_IT_PLLI2SRDY
))

	)

218 
	#IS_RCC_CLEAR_IT
(
IT
)((IT!0x00)

	)

227 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

228 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

229 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

230 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
) || \

231 ((
LSE
=
RCC_LSE_Byss
))

	)

239 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

240 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

241 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

242 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

243 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

244 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

245 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

246 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

247 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

248 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

249 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

250 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

251 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

252 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

253 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

254 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

255 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

256 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

257 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

258 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

259 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

260 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

261 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

262 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

263 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

264 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

265 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

266 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

267 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

268 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

269 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

270 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

271 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
) || \

272 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

273 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

274 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

275 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

276 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

277 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

278 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

279 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

280 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

281 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

282 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

283 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

284 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

285 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

286 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

287 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

288 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

289 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

290 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

291 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

292 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

293 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

294 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

295 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

296 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

297 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

298 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

299 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

300 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

301 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

302 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

	)

307 #i
defed
(
STM32F410xx
)

311 
	#RCC_LPTIM1CLKSOURCE_PCLK
 ((
ut32_t
)0x00000000)

	)

312 
	#RCC_LPTIM1CLKSOURCE_HSI
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
)

	)

313 
	#RCC_LPTIM1CLKSOURCE_LSI
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

314 
	#RCC_LPTIM1CLKSOURCE_LSE
 ((
ut32_t
)
RCC_DCKCFGR2_LPTIM1SEL_0
 | 
RCC_DCKCFGR2_LPTIM1SEL_1
)

	)

316 
	#IS_RCC_LPTIM1_SOURCE
(
SOURCE
(((SOURCE=
RCC_LPTIM1CLKSOURCE_PCLK
|| ((SOURCE=
RCC_LPTIM1CLKSOURCE_HSI
) || \

317 ((
SOURCE
=
RCC_LPTIM1CLKSOURCE_LSI
|| ((SOURCE=
RCC_LPTIM1CLKSOURCE_LSE
))

	)

325 
	#RCC_I2SAPBCLKSOURCE_PLLR
 ((
ut32_t
)0x00000000)

	)

326 
	#RCC_I2SAPBCLKSOURCE_EXT
 ((
ut32_t
)
RCC_DCKCFGR_I2SSRC_0
)

	)

327 
	#RCC_I2SAPBCLKSOURCE_PLLSRC
 ((
ut32_t
)
RCC_DCKCFGR_I2SSRC_1
)

	)

334 #i
defed
(
STM32F446xx
)

338 
	#RCC_I2SCLKSour_PLLI2S
 ((
ut32_t
)0x00)

	)

339 
	#RCC_I2SCLKSour_Ext
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_0
)

	)

340 
	#RCC_I2SCLKSour_PLL
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_1
)

	)

341 
	#RCC_I2SCLKSour_HSI_HSE
 ((
ut32_t
)
RCC_DCKCFGR_I2S1SRC_0
 | 
RCC_DCKCFGR_I2S1SRC_1
)

	)

343 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2SCLKSour_PLLI2S
|| ((SOURCE=
RCC_I2SCLKSour_Ext
) || \

344 ((
SOURCE
=
RCC_I2SCLKSour_PLL
|| ((SOURCE=
RCC_I2SCLKSour_HSI_HSE
))

	)

352 
	#RCC_I2SBus_APB1
 ((
ut8_t
)0x00)

	)

353 
	#RCC_I2SBus_APB2
 ((
ut8_t
)0x01)

	)

354 
	#IS_RCC_I2S_APBx
(
BUS
(((BUS=
RCC_I2SBus_APB1
|| ((BUS=
RCC_I2SBus_APB2
))

	)

362 
	#RCC_SAICLKSour_PLLSAI
 ((
ut32_t
)0x00)

	)

363 
	#RCC_SAICLKSour_PLLI2S
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_0
)

	)

364 
	#RCC_SAICLKSour_PLL
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_1
)

	)

365 
	#RCC_SAICLKSour_HSI_HSE
 ((
ut32_t
)
RCC_DCKCFGR_SAI1SRC_0
 | 
RCC_DCKCFGR_SAI1SRC_1
)

	)

367 
	#IS_RCC_SAICLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAICLKSour_PLLSAI
|| ((SOURCE=
RCC_SAICLKSour_PLLI2S
) || \

368 ((
SOURCE
=
RCC_SAICLKSour_PLL
|| ((SOURCE=
RCC_SAICLKSour_HSI_HSE
))

	)

376 
	#RCC_SAIIn_SAI1
 ((
ut8_t
)0x00)

	)

377 
	#RCC_SAIIn_SAI2
 ((
ut8_t
)0x01)

	)

378 
	#IS_RCC_SAI_INSTANCE
(
BUS
(((BUS=
RCC_SAIIn_SAI1
|| ((BUS=
RCC_SAIIn_SAI2
))

	)

384 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

388 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

389 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

391 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

399 
	#RCC_SAIACLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

400 
	#RCC_SAIACLKSour_PLLI2S
 ((
ut32_t
)0x00100000)

	)

401 
	#RCC_SAIACLKSour_Ext
 ((
ut32_t
)0x00200000)

	)

403 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIACLKSour_PLLI2S
) ||\

404 ((
SOURCE
=
RCC_SAIACLKSour_PLLSAI
) ||\

405 ((
SOURCE
=
RCC_SAIACLKSour_Ext
))

	)

413 
	#RCC_SAIBCLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

414 
	#RCC_SAIBCLKSour_PLLI2S
 ((
ut32_t
)0x00400000)

	)

415 
	#RCC_SAIBCLKSour_Ext
 ((
ut32_t
)0x00800000)

	)

417 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIBCLKSour_PLLI2S
) ||\

418 ((
SOURCE
=
RCC_SAIBCLKSour_PLLSAI
) ||\

419 ((
SOURCE
=
RCC_SAIBCLKSour_Ext
))

	)

428 
	#RCC_TIMPscDeived
 ((
ut8_t
)0x00)

	)

429 
	#RCC_TIMPscAived
 ((
ut8_t
)0x01)

	)

431 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
(((VALUE=
RCC_TIMPscDeived
|| ((VALUE=
RCC_TIMPscAived
))

	)

436 #i
defed
(
STM32F469_479xx
)

440 
	#RCC_DSICLKSour_PHY
 ((
ut8_t
)0x00)

	)

441 
	#RCC_DSICLKSour_PLLR
 ((
ut8_t
)0x01)

	)

442 
	#IS_RCC_DSI_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_DSICLKSour_PHY
) || \

443 ((
CLKSOURCE
=
RCC_DSICLKSour_PLLR
))

	)

449 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

453 
	#RCC_SDIOCLKSour_48MHZ
 ((
ut8_t
)0x00)

	)

454 
	#RCC_SDIOCLKSour_SYSCLK
 ((
ut8_t
)0x01)

	)

455 
	#IS_RCC_SDIO_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_SDIOCLKSour_48MHZ
) || \

456 ((
CLKSOURCE
=
RCC_SDIOCLKSour_SYSCLK
))

	)

465 
	#RCC_48MHZCLKSour_PLL
 ((
ut8_t
)0x00)

	)

466 
	#RCC_48MHZCLKSour_PLLSAI
 ((
ut8_t
)0x01)

	)

467 
	#IS_RCC_48MHZ_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_48MHZCLKSour_PLL
) || \

468 ((
CLKSOURCE
=
RCC_48MHZCLKSour_PLLSAI
))

	)

474 #i
defed
(
STM32F446xx
)

478 
	#RCC_SPDIFRXCLKSour_PLLR
 ((
ut8_t
)0x00)

	)

479 
	#RCC_SPDIFRXCLKSour_PLLI2SP
 ((
ut8_t
)0x01)

	)

480 
	#IS_RCC_SPDIFRX_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_SPDIFRXCLKSour_PLLR
) || \

481 ((
CLKSOURCE
=
RCC_SPDIFRXCLKSour_PLLI2SP
))

	)

489 
	#RCC_CECCLKSour_HSIDiv488
 ((
ut8_t
)0x00)

	)

490 
	#RCC_CECCLKSour_LSE
 ((
ut8_t
)0x01)

	)

491 
	#IS_RCC_CEC_CLOCKSOURCE
(
CLKSOURCE
(((CLKSOURCE=
RCC_CECCLKSour_HSIDiv488
) || \

492 ((
CLKSOURCE
=
RCC_CECCLKSour_LSE
))

	)

500 
	#RCC_AHB1ClockGg_APB1Bridge
 ((
ut32_t
)0x00000001)

	)

501 
	#RCC_AHB1ClockGg_APB2Bridge
 ((
ut32_t
)0x00000002)

	)

502 
	#RCC_AHB1ClockGg_CM4DBG
 ((
ut32_t
)0x00000004)

	)

503 
	#RCC_AHB1ClockGg_SPARE
 ((
ut32_t
)0x00000008)

	)

504 
	#RCC_AHB1ClockGg_SRAM
 ((
ut32_t
)0x00000010)

	)

505 
	#RCC_AHB1ClockGg_FLITF
 ((
ut32_t
)0x00000020)

	)

506 
	#RCC_AHB1ClockGg_RCC
 ((
ut32_t
)0x00000040)

	)

508 
	#IS_RCC_AHB1_CLOCKGATING
(
PERIPH
((((PERIPH& 0xFFFFFF80=0x00&& ((PERIPH!0x00))

	)

515 #i
defed
(
STM32F410xx
|| defed(
STM32F4446xx
)

519 
	#RCC_FMPI2C1CLKSour_APB1
 ((
ut32_t
)0x00)

	)

520 
	#RCC_FMPI2C1CLKSour_SYSCLK
 ((
ut32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_0
)

	)

521 
	#RCC_FMPI2C1CLKSour_HSI
 ((
ut32_t
)
RCC_DCKCFGR2_FMPI2C1SEL_1
)

	)

523 
	#IS_RCC_FMPI2C1_CLOCKSOURCE
(
SOURCE
(((SOURCE=
RCC_FMPI2C1CLKSour_APB1
|| ((SOURCE=
RCC_FMPI2C1CLKSour_SYSCLK
) || \

524 ((
SOURCE
=
RCC_FMPI2C1CLKSour_HSI
))

	)

533 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

534 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

535 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

536 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

537 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

538 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

539 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

540 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

541 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

542 
	#RCC_AHB1Ph_GPIOJ
 ((
ut32_t
)0x00000200)

	)

543 
	#RCC_AHB1Ph_GPIOK
 ((
ut32_t
)0x00000400)

	)

544 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

545 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

546 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

547 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

548 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

549 
	#RCC_AHB1Ph_SRAM3
 ((
ut32_t
)0x00080000)

	)

550 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

551 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

552 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

553 
	#RCC_AHB1Ph_DMA2D
 ((
ut32_t
)0x00800000)

	)

554 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

555 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

556 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

557 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

558 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

559 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

560 #i
defed
(
STM32F410xx
)

561 
	#RCC_AHB1Ph_RNG
 ((
ut32_t
)0x80000000)

	)

563 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x010BE800=0x00&& ((PERIPH!0x00))

	)

564 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0x51FE800=0x00&& ((PERIPH!0x00))

	)

565 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x01106800=0x00&& ((PERIPH!0x00))

	)

574 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

575 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

576 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

577 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

578 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

580 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

581 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

589 #i
defed
(
STM32F40_41xxx
)

590 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

591 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

594 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
)

595 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

596 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

599 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

600 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

601 
	#RCC_AHB3Ph_QSPI
 ((
ut32_t
)0x00000002)

	)

602 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFC=0x00&& ((PERIPH!0x00))

	)

612 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

613 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

614 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

615 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

616 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

617 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

618 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

619 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

620 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

621 #i
defed
(
STM32F410xx
)

622 
	#RCC_APB1Ph_LPTIM1
 ((
ut32_t
)0x00000200)

	)

624 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

625 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

626 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

627 #i
defed
(
STM32F446xx
)

628 
	#RCC_APB1Ph_SPDIFRX
 ((
ut32_t
)0x00010000)

	)

630 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

631 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

632 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

633 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

634 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

635 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

636 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

637 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

638 
	#RCC_APB1Ph_FMPI2C1
 ((
ut32_t
)0x01000000)

	)

640 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

641 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

642 #i
defed
(
STM32F446xx
)

643 
	#RCC_APB1Ph_CEC
 ((
ut32_t
)0x08000000)

	)

645 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

646 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

647 
	#RCC_APB1Ph_UART7
 ((
ut32_t
)0x40000000)

	)

648 
	#RCC_APB1Ph_UART8
 ((
ut32_t
)0x80000000)

	)

649 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x00003600=0x00&& ((PERIPH!0x00))

	)

657 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

658 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

659 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

660 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

661 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

662 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

663 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

664 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

665 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

666 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

667 
	#RCC_APB2Ph_SPI4
 ((
ut32_t
)0x00002000)

	)

668 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

669 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

670 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

671 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

672 
	#RCC_APB2Ph_SPI5
 ((
ut32_t
)0x00100000)

	)

673 
	#RCC_APB2Ph_SPI6
 ((
ut32_t
)0x00200000)

	)

674 
	#RCC_APB2Ph_SAI1
 ((
ut32_t
)0x00400000)

	)

675 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

676 
	#RCC_APB2Ph_SAI2
 ((
ut32_t
)0x00800000)

	)

678 
	#RCC_APB2Ph_LTDC
 ((
ut32_t
)0x04000000)

	)

679 #i
defed
(
STM32F469_479xx
)

680 
	#RCC_APB2Ph_DSI
 ((
ut32_t
)0x08000000)

	)

683 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xF30880CC=0x00&& ((PERIPH!0x00))

	)

684 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xF30886CC=0x00&& ((PERIPH!0x00))

	)

693 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

694 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

695 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

696 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

697 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

698 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

699 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

700 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

701 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

702 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
) || \

703 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

	)

705 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
) || \

706 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

707 ((
DIV
=
RCC_MCO1Div_5
))

	)

715 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

716 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

717 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

718 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

719 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

720 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

721 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

722 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

723 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

724 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

725 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

	)

727 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
) || \

728 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

729 ((
DIV
=
RCC_MCO2Div_5
))

	)

737 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

738 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

739 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

740 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

741 
	#RCC_FLAG_PLLSAIRDY
 ((
ut8_t
)0x3D)

	)

742 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

743 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

744 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

745 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

746 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

747 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

748 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

749 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

750 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

752 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
) || \

753 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

754 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

755 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

756 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

757 ((
FLAG
=
RCC_FLAG_WWDGRST
|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

758 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
)|| ((FLAG=
RCC_FLAG_PLLSAIRDY
))

	)

760 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

773 
RCC_DeIn
();

776 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

777 
EStus
 
RCC_WaFHSESUp
();

778 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

779 
RCC_HSICmd
(
FuniڮS
 
NewS
);

780 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

781 
RCC_LSICmd
(
FuniڮS
 
NewS
);

783 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

785 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

786 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
, ut32_
PLLR
);

789 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

790 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

793 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

795 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
)

796 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

798 #i
defed
(
STM32F411xE
)

799 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
);

801 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

802 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

804 #i
defed
(
STM32F446xx
)

805 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SM
, ut32_
PLLI2SN
, ut32_
PLLI2SP
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

808 
RCC_PLLSAICmd
(
FuniڮS
 
NewS
);

809 #i
defed
(
STM32F469_479xx
)

810 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

812 #i
defed
(
STM32F446xx
)

813 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIM
, ut32_
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
);

815 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

816 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

819 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

820 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

821 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

824 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

825 
ut8_t
 
RCC_GSYSCLKSour
();

826 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

827 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

828 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

829 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

832 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

833 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

834 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

836 #i
defed
(
STM32F446xx
)

837 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SAPBx
, ut32_
RCC_I2SCLKSour
);

838 
RCC_SAICLKCfig
(
ut32_t
 
RCC_SAIIn
, ut32_
RCC_SAICLKSour
);

841 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

842 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

845 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

846 
RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
);

847 
RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
);

850 
RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
);

851 
RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
);

853 
RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
);

854 
RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
);

856 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

857 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

858 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

859 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

860 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

862 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

863 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

864 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

865 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

866 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

868 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

869 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

870 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

871 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

872 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

875 
RCC_LSEModeCfig
(
ut8_t
 
RCC_Mode
);

878 #i
defed
(
STM32F469_479xx
)

879 
RCC_DSIClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

883 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

884 
RCC_48MHzClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

885 
RCC_SDIOClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

889 #i
defed
(
STM32F446xx
)

890 
RCC_AHB1ClockGgCmd
(
ut32_t
 
RCC_AHB1ClockGg
, 
FuniڮS
 
NewS
);

891 
RCC_SPDIFRXClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

892 
RCC_CECClockSourCfig
(
ut8_t
 
RCC_ClockSour
);

896 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

897 
RCC_FMPI2C1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
);

901 #i
defed
(
STM32F410xx
)

902 
RCC_LPTIM1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
);

904 
RCC_MCO1Cmd
(
FuniڮS
 
NewS
);

905 
RCC_MCO2Cmd
(
FuniڮS
 
NewS
);

909 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

910 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

911 
RCC_CˬFg
();

912 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

913 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

915 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_rng.h

30 #ide
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

47 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F410xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

58 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

59 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

60 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
) || \

63 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

	)

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
) || \

66 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

	)

74 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

75 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

77 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

91 
RNG_DeIn
();

94 
RNG_Cmd
(
FuniڮS
 
NewS
);

97 
ut32_t
 
RNG_GRdomNumb
();

100 
RNG_ITCfig
(
FuniڮS
 
NewS
);

101 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

102 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

103 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

104 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

107 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_rtc.h

30 #ide
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
) || \

136 ((
FORMAT
=
RTC_HourFm_24
))

	)

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
) || \

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

	)

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
) || \

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

	)

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
) || \

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

	)

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
) || \

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

	)

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
) || \

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

	)

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
) || \

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

	)

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
) || \

417 ((
POL
=
RTC_OuutPެy_Low
))

	)

426 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

427 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
) || \

429 ((
SIGN
=
RTC_CibSign_Negive
))

	)

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

439 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

440 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
) || \

442 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

	)

450 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

452 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

454 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
) || \

457 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

458 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

	)

467 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

470 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
) || \

473 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

	)

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

491 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
) || \

494 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

	)

496 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

497 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
) || \

499 ((
OPERATION
=
RTC_SteOti_S
))

	)

507 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

508 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

509 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

510 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
) || \

512 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

513 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

514 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

	)

523 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

525 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

527 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

529 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
) || \

532 ((
FILTER
=
RTC_TamrFr_2Same
) || \

533 ((
FILTER
=
RTC_TamrFr_4Same
) || \

534 ((
FILTER
=
RTC_TamrFr_8Same
))

	)

542 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

552 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

554 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

556 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
) || \

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

560 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

561 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

562 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

563 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

564 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

565 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

	)

574 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

576 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

578 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

580 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
) || \

584 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

585 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

586 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

	)

594 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
))

	)

604 
	#RTC_TamrP_PC13
 ((
ut32_t
)0x00000000)

	)

605 
	#RTC_TamrP_PI8
 ((
ut32_t
)0x00010000)

	)

606 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_PC13
) || \

607 ((
PIN
=
RTC_TamrP_PI8
))

	)

615 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

616 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

617 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
) || \

618 ((
PIN
=
RTC_TimeSmpP_PI8
))

	)

626 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

627 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

628 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
) || \

629 ((
TYPE
=
RTC_OuutTy_PushPu
))

	)

638 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

639 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

640 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
) || \

641 ((
SEL
=
RTC_ShiAdd1S_S
))

	)

649 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

659 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

660 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

661 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

662 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

663 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

664 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

665 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

666 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

667 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

668 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

669 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

670 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

671 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

672 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

673 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

674 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

675 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

676 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

677 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

678 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

679 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
) || \

680 ((
BKP
=
RTC_BKP_DR1
) || \

681 ((
BKP
=
RTC_BKP_DR2
) || \

682 ((
BKP
=
RTC_BKP_DR3
) || \

683 ((
BKP
=
RTC_BKP_DR4
) || \

684 ((
BKP
=
RTC_BKP_DR5
) || \

685 ((
BKP
=
RTC_BKP_DR6
) || \

686 ((
BKP
=
RTC_BKP_DR7
) || \

687 ((
BKP
=
RTC_BKP_DR8
) || \

688 ((
BKP
=
RTC_BKP_DR9
) || \

689 ((
BKP
=
RTC_BKP_DR10
) || \

690 ((
BKP
=
RTC_BKP_DR11
) || \

691 ((
BKP
=
RTC_BKP_DR12
) || \

692 ((
BKP
=
RTC_BKP_DR13
) || \

693 ((
BKP
=
RTC_BKP_DR14
) || \

694 ((
BKP
=
RTC_BKP_DR15
) || \

695 ((
BKP
=
RTC_BKP_DR16
) || \

696 ((
BKP
=
RTC_BKP_DR17
) || \

697 ((
BKP
=
RTC_BKP_DR18
) || \

698 ((
BKP
=
RTC_BKP_DR19
))

	)

706 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

707 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

708 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

717 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

718 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

719 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

720 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

721 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

722 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

723 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

724 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

725 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

726 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

727 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

728 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

729 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

730 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

731 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
) || \

732 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

733 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

734 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

735 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

736 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

737 ((
FLAG
=
RTC_FLAG_SHPF
))

	)

738 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

751 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

753 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

754 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
) || \

755 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

756 ((
IT
=
RTC_IT_TAMP1
))

	)

757 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFD0FFF=(ut32_t)RESET))

	)

766 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

767 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

781 
EStus
 
RTC_DeIn
();

784 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

785 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

786 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

787 
EStus
 
RTC_EInMode
();

788 
RTC_ExInMode
();

789 
EStus
 
RTC_WaFSynchro
();

790 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

791 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

794 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

795 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

796 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

797 
ut32_t
 
RTC_GSubSecd
();

798 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

799 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

800 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

803 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

804 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

805 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

806 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

807 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

808 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

811 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

812 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

813 
ut32_t
 
RTC_GWakeUpCou
();

814 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

817 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

818 
ut32_t
 
RTC_GSteOti
();

821 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

824 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

825 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

826 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

827 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

828 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

829 
ut32_t
 
RTC_SmohCibPlusPuls
,

830 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

833 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

834 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

835 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

836 
ut32_t
 
RTC_GTimeSmpSubSecd
();

839 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

840 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

841 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

842 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

843 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

844 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

845 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

848 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

849 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

853 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

854 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

855 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

858 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

861 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

862 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

863 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

864 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

865 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

867 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_sdio.h

30 #ide
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

52 
ut32_t
 
SDIO_ClockEdge
;

55 
ut32_t
 
SDIO_ClockByss
;

59 
ut32_t
 
SDIO_ClockPowSave
;

63 
ut32_t
 
SDIO_BusWide
;

66 
ut32_t
 
SDIO_HdweFlowCڌ
;

69 
ut8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InTyDef
;

76 
ut32_t
 
SDIO_Argumt
;

81 
ut32_t
 
SDIO_CmdIndex
;

83 
ut32_t
 
SDIO_Reڣ
;

86 
ut32_t
 
SDIO_Wa
;

89 
ut32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInTyDef
;

96 
ut32_t
 
SDIO_DaTimeOut
;

98 
ut32_t
 
SDIO_DaLgth
;

100 
ut32_t
 
SDIO_DaBlockSize
;

103 
ut32_t
 
SDIO_TnsrD
;

107 
ut32_t
 
SDIO_TnsrMode
;

110 
ut32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_DaInTyDef
;

126 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
) || \

129 ((
EDGE
=
SDIO_ClockEdge_Flg
))

	)

138 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

139 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
) || \

141 ((
BYPASS
=
SDIO_ClockByss_Eb
))

	)

150 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
) || \

153 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

	)

162 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
) || \

166 ((
WIDE
=
SDIO_BusWide_8b
))

	)

176 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

177 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
) || \

179 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

	)

188 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

189 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

242 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

243 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

244 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
) || \

246 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

247 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

	)

256 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

257 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

258 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

259 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
) || \

260 ((
WAIT
=
SDIO_Wa_Pd
))

	)

269 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

280 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
) || \

285 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

	)

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

303 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

304 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

305 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

306 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

307 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

308 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

309 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

310 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

311 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

312 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

313 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

314 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

315 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

316 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

317 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
) || \

319 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

330 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

331 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

332 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

	)

341 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

342 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
) || \

344 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

	)

353 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

354 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
) || \

356 ((
MODE
=
SDIO_TnsrMode_Block
))

	)

365 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
) || \

401 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

	)

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
) || \

428 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
=
SDIO_IT_RXOVERR
) || \

433 ((
IT
=
SDIO_IT_CMDREND
) || \

434 ((
IT
=
SDIO_IT_CMDSENT
) || \

435 ((
IT
=
SDIO_IT_DATAEND
) || \

436 ((
IT
=
SDIO_IT_STBITERR
) || \

437 ((
IT
=
SDIO_IT_DBCKEND
) || \

438 ((
IT
=
SDIO_IT_CMDACT
) || \

439 ((
IT
=
SDIO_IT_TXACT
) || \

440 ((
IT
=
SDIO_IT_RXACT
) || \

441 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
=
SDIO_IT_TXDAVL
) || \

448 ((
IT
=
SDIO_IT_RXDAVL
) || \

449 ((
IT
=
SDIO_IT_SDIOIT
) || \

450 ((
IT
=
SDIO_IT_CEATAEND
))

	)

452 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

462 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

463 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
) || \

465 ((
MODE
=
SDIO_RdWaMode_DATA2
))

	)

477 
SDIO_DeIn
();

480 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

481 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

482 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

483 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

484 
ut32_t
 
SDIO_GPowS
();

487 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

488 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

489 
ut8_t
 
SDIO_GCommdReڣ
();

490 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

493 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

494 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

495 
ut32_t
 
SDIO_GDaCou
();

496 
ut32_t
 
SDIO_RdDa
();

497 
SDIO_WreDa
(
ut32_t
 
Da
);

498 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

508 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

509 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

510 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

513 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

516 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

517 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

518 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

519 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

520 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

522 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_spi.h

30 #ide
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
) || \

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
) || \

122 ((
PERIPH
=
SPI4
) || \

123 ((
PERIPH
=
SPI5
) || \

124 ((
PERIPH
=
SPI6
))

	)

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
) || \

127 ((
PERIPH
=
SPI2
) || \

128 ((
PERIPH
=
SPI3
) || \

129 ((
PERIPH
=
SPI4
) || \

130 ((
PERIPH
=
SPI5
) || \

131 ((
PERIPH
=
SPI6
) || \

132 ((
PERIPH
=
I2S2ext
) || \

133 ((
PERIPH
=
I2S3ext
))

	)

135 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
) || \

136 ((
PERIPH
=
SPI3
))

	)

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
) || \

139 ((
PERIPH
=
SPI3
) || \

140 ((
PERIPH
=
I2S2ext
) || \

141 ((
PERIPH
=
I2S3ext
))

	)

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
) || \

144 ((
PERIPH
=
I2S3ext
))

	)

151 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

152 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

153 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

154 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
) || \

156 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

157 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

158 ((
MODE
=
SPI_Dei_1Le_Tx
))

	)

167 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

168 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
) || \

170 ((
MODE
=
SPI_Mode_Sve
))

	)

179 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

180 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
) || \

182 ((
DATASIZE
=
SPI_DaSize_8b
))

	)

191 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
) || \

194 ((
CPOL
=
SPI_CPOL_High
))

	)

203 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
) || \

206 ((
CPHA
=
SPI_CPHA_2Edge
))

	)

215 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

216 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
) || \

218 ((
NSS
=
SPI_NSS_Hd
))

	)

227 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

228 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

229 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

230 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

231 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

232 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

233 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

234 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
) || \

236 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

237 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

238 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

239 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

240 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

241 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

242 ((
PRESCALER
=
SPI_BaudRePsr_256
))

	)

251 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

252 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
) || \

254 ((
BIT
=
SPI_FB_LSB
))

	)

263 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

264 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

265 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

266 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
) || \

268 ((
MODE
=
I2S_Mode_SveRx
) || \

269 ((
MODE
=
I2S_Mode_MaTx
)|| \

270 ((
MODE
=
I2S_Mode_MaRx
))

	)

280 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

281 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

282 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

283 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

284 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
) || \

286 ((
STANDARD
=
I2S_Sndd_MSB
) || \

287 ((
STANDARD
=
I2S_Sndd_LSB
) || \

288 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

289 ((
STANDARD
=
I2S_Sndd_PCMLg
))

	)

298 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

299 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

300 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

301 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
) || \

303 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

304 ((
FORMAT
=
I2S_DaFm_24b
) || \

305 ((
FORMAT
=
I2S_DaFm_32b
))

	)

314 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

315 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
) || \

317 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

	)

326 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

327 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

328 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

329 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

330 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

331 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

332 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

333 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

334 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

335 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
) && \

338 ((
FREQ
<
I2S_AudioFq_192k
)) || \

339 ((
FREQ
=
I2S_AudioFq_Deu
))

	)

348 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
) || \

351 ((
CPOL
=
I2S_CPOL_High
))

	)

360 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

371 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

372 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
) || \

374 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

	)

383 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

395 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
) || \

397 ((
DIRECTION
=
SPI_Dei_Tx
))

	)

406 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
) || \

413 ((
IT
=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
=
SPI_I2S_IT_ERR
))

	)

416 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
) || \

423 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

424 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

425 ((
IT
=
SPI_I2S_IT_TIFRFE
))

	)

434 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
) || \

446 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

	)

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

478 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

481 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

482 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

483 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

484 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

485 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

498 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

501 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

502 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

503 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

504 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

505 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

506 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

507 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

508 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

509 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

510 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

511 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

513 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

516 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

517 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

520 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

521 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

522 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

523 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

529 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

530 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

532 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

535 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_syscfg.h

30 #ide
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

59 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

60 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

61 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

62 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

63 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

64 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

65 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

66 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

67 
	#EXTI_PtSourGPIOJ
 ((
ut8_t
)0x09)

	)

68 
	#EXTI_PtSourGPIOK
 ((
ut8_t
)0x0A)

	)

70 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
) || \

71 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

72 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

73 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

74 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

75 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

76 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

77 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

78 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
) || \

79 ((
PORTSOURCE
=
EXTI_PtSourGPIOJ
) || \

80 ((
PORTSOURCE
=
EXTI_PtSourGPIOK
))

	)

90 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

91 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

92 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

93 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

94 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

95 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

96 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

97 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

98 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

99 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

100 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

101 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

102 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

103 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

104 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

105 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

106 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
) || \

107 ((
PINSOURCE
=
EXTI_PSour1
) || \

108 ((
PINSOURCE
=
EXTI_PSour2
) || \

109 ((
PINSOURCE
=
EXTI_PSour3
) || \

110 ((
PINSOURCE
=
EXTI_PSour4
) || \

111 ((
PINSOURCE
=
EXTI_PSour5
) || \

112 ((
PINSOURCE
=
EXTI_PSour6
) || \

113 ((
PINSOURCE
=
EXTI_PSour7
) || \

114 ((
PINSOURCE
=
EXTI_PSour8
) || \

115 ((
PINSOURCE
=
EXTI_PSour9
) || \

116 ((
PINSOURCE
=
EXTI_PSour10
) || \

117 ((
PINSOURCE
=
EXTI_PSour11
) || \

118 ((
PINSOURCE
=
EXTI_PSour12
) || \

119 ((
PINSOURCE
=
EXTI_PSour13
) || \

120 ((
PINSOURCE
=
EXTI_PSour14
) || \

121 ((
PINSOURCE
=
EXTI_PSour15
))

	)

130 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

131 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

132 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

133 
	#SYSCFG_MemyRem_SDRAM
 ((
ut8_t
)0x04)

	)

135 #i
defed
 (
STM32F40_41xxx
)

136 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

139 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

140 
	#SYSCFG_MemyRem_FMC
 ((
ut8_t
)0x02)

	)

143 #i
defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

144 
	#SYSCFG_MemyRem_ExtMEM
 ((
ut8_t
)0x02)

	)

147 #i
defed
 (
STM32F40_41xxx
)

148 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

149 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

150 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

151 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

	)

154 #i
defed
 (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
)

155 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

156 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

157 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

	)

160 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

161 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

162 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

163 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

164 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
) || \

165 ((
REMAP
=
SYSCFG_MemyRem_FMC
))

	)

168 #i
defed
 (
STM32F446xx
|| defed (
STM32F469_479xx
)

169 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
) || \

170 ((
REMAP
=
SYSCFG_MemyRem_ExtMEM
) || \

171 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

172 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

173 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
))

	)

176 #i
defed
(
STM32F410xx
)

177 
	#SYSCFG_Bak_PVD
 
SYSCFG_CFGR2_PVDL


	)

178 
	#SYSCFG_Bak_HdFau
 
SYSCFG_CFGR2_CLL


	)

180 
	#IS_SYSCFG_LOCK_CONFIG
(
BREAK
(((BREAK=
SYSCFG_Bak_PVD
) || \

181 ((
BREAK
=
SYSCFG_Bak_PVD
))

	)

191 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

192 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

194 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
) || \

195 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

	)

207 
SYSCFG_DeIn
();

208 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

209 
SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
);

210 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

211 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

212 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

213 
FgStus
 
SYSCFG_GComntiClStus
();

214 #i
defed
(
STM32F410xx
)

215 
SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
);

217 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_tim.h

30 #ide
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut16_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

99 
ut16_t
 
TIM_OCPެy
;

102 
ut16_t
 
TIM_OCNPެy
;

106 
ut16_t
 
TIM_OCIdS
;

110 
ut16_t
 
TIM_OCNIdS
;

113 } 
	tTIM_OCInTyDef
;

122 
ut16_t
 
TIM_Chl
;

125 
ut16_t
 
TIM_ICPެy
;

128 
ut16_t
 
TIM_ICSei
;

131 
ut16_t
 
TIM_ICPsr
;

134 
ut16_t
 
TIM_ICFr
;

136 } 
	tTIM_ICInTyDef
;

146 
ut16_t
 
TIM_OSSRS
;

149 
ut16_t
 
TIM_OSSIS
;

152 
ut16_t
 
TIM_LOCKLev
;

155 
ut16_t
 
TIM_DdTime
;

159 
ut16_t
 
TIM_Bak
;

162 
ut16_t
 
TIM_BakPެy
;

165 
ut16_t
 
TIM_AutomicOuut
;

167 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM5
) || \

180 ((
PERIPH
=
TIM6
) || \

181 ((
PERIPH
=
TIM7
) || \

182 ((
PERIPH
=
TIM8
) || \

183 ((
PERIPH
=
TIM9
) || \

184 ((
PERIPH
=
TIM10
) || \

185 ((
PERIPH
=
TIM11
) || \

186 ((
PERIPH
=
TIM12
) || \

187 (((
PERIPH
=
TIM13
) || \

188 ((
PERIPH
=
TIM14
)))

	)

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

191 ((
PERIPH
=
TIM2
) || \

192 ((
PERIPH
=
TIM3
) || \

193 ((
PERIPH
=
TIM4
) || \

194 ((
PERIPH
=
TIM5
) || \

195 ((
PERIPH
=
TIM8
) || \

196 ((
PERIPH
=
TIM9
) || \

197 ((
PERIPH
=
TIM10
) || \

198 ((
PERIPH
=
TIM11
) || \

199 ((
PERIPH
=
TIM12
) || \

200 ((
PERIPH
=
TIM13
) || \

201 ((
PERIPH
=
TIM14
))

	)

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

205 ((
PERIPH
=
TIM2
) || \

206 ((
PERIPH
=
TIM3
) || \

207 ((
PERIPH
=
TIM4
) || \

208 ((
PERIPH
=
TIM5
) || \

209 ((
PERIPH
=
TIM8
) || \

210 ((
PERIPH
=
TIM9
) || \

211 ((
PERIPH
=
TIM12
))

	)

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

214 ((
PERIPH
=
TIM2
) || \

215 ((
PERIPH
=
TIM3
) || \

216 ((
PERIPH
=
TIM4
) || \

217 ((
PERIPH
=
TIM5
) || \

218 ((
PERIPH
=
TIM8
))

	)

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

221 ((
PERIPH
=
TIM8
))

	)

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
) || \

224 ((
PERIPH
=
TIM2
) || \

225 ((
PERIPH
=
TIM3
) || \

226 ((
PERIPH
=
TIM4
) || \

227 ((
PERIPH
=
TIM5
) || \

228 ((
PERIPH
=
TIM6
) || \

229 ((
PERIPH
=
TIM7
) || \

230 ((
PERIPH
=
TIM8
))

	)

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
) || \

233 ((
TIMx
=
TIM5
) || \

234 ((
TIMx
=
TIM11
))

	)

240 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

241 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

242 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

243 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
))

	)

252 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
) || \

253 ((
MODE
=
TIM_OCMode_Aive
) || \

254 ((
MODE
=
TIM_OCMode_Iive
) || \

255 ((
MODE
=
TIM_OCMode_Togg
)|| \

256 ((
MODE
=
TIM_OCMode_PWM1
) || \

257 ((
MODE
=
TIM_OCMode_PWM2
) || \

258 ((
MODE
=
TIM_FdAi_Aive
) || \

259 ((
MODE
=
TIM_FdAi_InAive
))

	)

268 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
) || \

271 ((
MODE
=
TIM_OPMode_Rive
))

	)

280 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

281 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

282 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

283 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

286 ((
CHANNEL
=
TIM_Chl_2
) || \

287 ((
CHANNEL
=
TIM_Chl_3
) || \

288 ((
CHANNEL
=
TIM_Chl_4
))

	)

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

291 ((
CHANNEL
=
TIM_Chl_2
))

	)

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
) || \

293 ((
CHANNEL
=
TIM_Chl_2
) || \

294 ((
CHANNEL
=
TIM_Chl_3
))

	)

303 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
) || \

307 ((
DIV
=
TIM_CKD_DIV2
) || \

308 ((
DIV
=
TIM_CKD_DIV4
))

	)

317 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

318 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

319 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

320 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

321 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
) || \

323 ((
MODE
=
TIM_CouMode_Down
) || \

324 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

325 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

326 ((
MODE
=
TIM_CouMode_CrAligd3
))

	)

335 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

336 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
) || \

338 ((
POLARITY
=
TIM_OCPެy_Low
))

	)

347 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

348 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
) || \

350 ((
POLARITY
=
TIM_OCNPެy_Low
))

	)

359 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

360 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
) || \

362 ((
STATE
=
TIM_OuutS_Eb
))

	)

371 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

372 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
) || \

374 ((
STATE
=
TIM_OuutNS_Eb
))

	)

383 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

384 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
) || \

386 ((
CCX
=
TIM_CCx_Dib
))

	)

395 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

396 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
) || \

398 ((
CCXN
=
TIM_CCxN_Dib
))

	)

407 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

408 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
) || \

410 ((
STATE
=
TIM_Bak_Dib
))

	)

419 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

420 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
) || \

422 ((
POLARITY
=
TIM_BakPެy_High
))

	)

431 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

432 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
) || \

434 ((
STATE
=
TIM_AutomicOuut_Dib
))

	)

443 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

444 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

445 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

446 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
) || \

448 ((
LEVEL
=
TIM_LOCKLev_1
) || \

449 ((
LEVEL
=
TIM_LOCKLev_2
) || \

450 ((
LEVEL
=
TIM_LOCKLev_3
))

	)

459 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

460 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
) || \

462 ((
STATE
=
TIM_OSSIS_Dib
))

	)

471 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

472 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
) || \

474 ((
STATE
=
TIM_OSSRS_Dib
))

	)

483 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

484 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
) || \

486 ((
STATE
=
TIM_OCIdS_Ret
))

	)

495 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

496 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
) || \

498 ((
STATE
=
TIM_OCNIdS_Ret
))

	)

507 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

508 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

509 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
) || \

511 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

512 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

	)

521 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

523 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

525 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
) || \

527 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

528 ((
SELECTION
=
TIM_ICSei_TRC
))

	)

537 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

538 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

539 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

540 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
) || \

542 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

	)

553 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

559 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

560 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
) || \

564 ((
IT
=
TIM_IT_CC1
) || \

565 ((
IT
=
TIM_IT_CC2
) || \

566 ((
IT
=
TIM_IT_CC3
) || \

567 ((
IT
=
TIM_IT_CC4
) || \

568 ((
IT
=
TIM_IT_COM
) || \

569 ((
IT
=
TIM_IT_Trigg
) || \

570 ((
IT
=
TIM_IT_Bak
))

	)

579 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

580 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

581 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

582 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

583 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

584 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

585 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

586 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

587 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

588 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

589 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

590 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

591 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

592 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

593 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

594 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

595 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

596 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

597 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

598 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
) || \

600 ((
BASE
=
TIM_DMABa_CR2
) || \

601 ((
BASE
=
TIM_DMABa_SMCR
) || \

602 ((
BASE
=
TIM_DMABa_DIER
) || \

603 ((
BASE
=
TIM_DMABa_SR
) || \

604 ((
BASE
=
TIM_DMABa_EGR
) || \

605 ((
BASE
=
TIM_DMABa_CCMR1
) || \

606 ((
BASE
=
TIM_DMABa_CCMR2
) || \

607 ((
BASE
=
TIM_DMABa_CCER
) || \

608 ((
BASE
=
TIM_DMABa_CNT
) || \

609 ((
BASE
=
TIM_DMABa_PSC
) || \

610 ((
BASE
=
TIM_DMABa_ARR
) || \

611 ((
BASE
=
TIM_DMABa_RCR
) || \

612 ((
BASE
=
TIM_DMABa_CCR1
) || \

613 ((
BASE
=
TIM_DMABa_CCR2
) || \

614 ((
BASE
=
TIM_DMABa_CCR3
) || \

615 ((
BASE
=
TIM_DMABa_CCR4
) || \

616 ((
BASE
=
TIM_DMABa_BDTR
) || \

617 ((
BASE
=
TIM_DMABa_DCR
) || \

618 ((
BASE
=
TIM_DMABa_OR
))

	)

627 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

629 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

630 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

631 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

632 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

633 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

634 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

635 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

636 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

637 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

638 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

639 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

640 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

641 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

642 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

643 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

644 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
) || \

646 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

657 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

658 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

659 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

660 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

661 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

662 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

	)

671 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

677 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
) || \

693 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

	)

704 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

713 ((
SELECTION
=
TIM_TS_ITR1
) || \

714 ((
SELECTION
=
TIM_TS_ITR2
) || \

715 ((
SELECTION
=
TIM_TS_ITR3
) || \

716 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
=
TIM_TS_ETRF
))

	)

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
) || \

721 ((
SELECTION
=
TIM_TS_ITR1
) || \

722 ((
SELECTION
=
TIM_TS_ITR2
) || \

723 ((
SELECTION
=
TIM_TS_ITR3
))

	)

732 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

733 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

734 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
) || \

746 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

	)

755 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

756 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
) || \

758 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

	)

767 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

768 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
) || \

770 ((
ACTION
=
TIM_FdAi_InAive
))

	)

779 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

780 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

781 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
) || \

783 ((
MODE
=
TIM_EncodMode_TI2
) || \

784 ((
MODE
=
TIM_EncodMode_TI12
))

	)

794 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

795 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

796 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

797 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

798 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

799 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

800 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

801 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

812 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

815 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
) || \

817 ((
SOURCE
=
TIM_UpdeSour_Regur
))

	)

826 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

827 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
) || \

829 ((
STATE
=
TIM_OCPld_Dib
))

	)

838 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

839 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
) || \

841 ((
STATE
=
TIM_OCFa_Dib
))

	)

851 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

852 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
) || \

854 ((
STATE
=
TIM_OCCˬ_Dib
))

	)

863 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

864 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

865 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

866 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

867 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

868 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

869 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

870 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
) || \

872 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

873 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

874 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

875 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

876 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

877 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

878 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

	)

887 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

888 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

889 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

890 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
) || \

892 ((
MODE
=
TIM_SveMode_Ged
) || \

893 ((
MODE
=
TIM_SveMode_Trigg
) || \

894 ((
MODE
=
TIM_SveMode_Ex1
))

	)

903 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

904 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
) || \

906 ((
STATE
=
TIM_MaSveMode_Dib
))

	)

914 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

928 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
=
TIM5_LSI
)||\

933 ((
TIM_REMAP
=
TIM5_LSE
)||\

934 ((
TIM_REMAP
=
TIM5_RTC
)||\

935 ((
TIM_REMAP
=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
=
TIM11_HSE
))

	)

945 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

951 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
) || \

958 ((
FLAG
=
TIM_FLAG_CC1
) || \

959 ((
FLAG
=
TIM_FLAG_CC2
) || \

960 ((
FLAG
=
TIM_FLAG_CC3
) || \

961 ((
FLAG
=
TIM_FLAG_CC4
) || \

962 ((
FLAG
=
TIM_FLAG_COM
) || \

963 ((
FLAG
=
TIM_FLAG_Trigg
) || \

964 ((
FLAG
=
TIM_FLAG_Bak
) || \

965 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
=
TIM_FLAG_CC4OF
))

	)

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

996 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

997 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

998 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

999 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1000 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1001 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1002 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1003 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1004 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1005 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1006 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1007 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1008 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1009 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1010 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1011 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1012 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1013 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1026 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1027 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1028 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1029 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1030 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1031 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1032 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1033 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1034 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1035 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1036 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1037 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1038 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1039 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1043 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1044 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1045 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1046 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1047 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1048 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1049 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1050 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1051 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1052 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1053 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1054 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1055 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1056 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1057 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1058 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1059 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1060 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1061 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1062 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1063 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1064 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1065 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1066 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1067 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1068 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1069 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1070 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1071 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1072 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1073 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1074 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1075 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1076 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1080 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1081 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1082 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1083 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1084 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1085 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1086 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1087 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1088 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1089 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1090 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1094 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1095 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1097 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1100 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1101 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1102 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1103 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1104 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1105 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1106 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1107 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1108 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1111 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1112 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1113 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1114 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1115 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1116 
ut16_t
 
ExtTRGFr
);

1117 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1118 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1121 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1122 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1123 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1124 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1125 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1126 
ut16_t
 
ExtTRGFr
);

1129 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1130 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1131 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1134 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1136 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_usart.h

30 #ide
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
USART_BaudRe
;

62 
ut16_t
 
USART_WdLgth
;

65 
ut16_t
 
USART_StBs
;

68 
ut16_t
 
USART_Py
;

75 
ut16_t
 
USART_Mode
;

78 
ut16_t
 
USART_HdweFlowCڌ
;

81 } 
	tUSART_InTyDef
;

90 
ut16_t
 
USART_Clock
;

93 
ut16_t
 
USART_CPOL
;

96 
ut16_t
 
USART_CPHA
;

99 
ut16_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
UART4
) || \

114 ((
PERIPH
=
UART5
) || \

115 ((
PERIPH
=
USART6
) || \

116 ((
PERIPH
=
UART7
) || \

117 ((
PERIPH
=
UART8
))

	)

119 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
) || \

120 ((
PERIPH
=
USART2
) || \

121 ((
PERIPH
=
USART3
) || \

122 ((
PERIPH
=
USART6
))

	)

128 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

129 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

131 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
) || \

132 ((
LENGTH
=
USART_WdLgth_9b
))

	)

141 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

142 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

143 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

144 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
) || \

146 ((
STOPBITS
=
USART_StBs_0_5
) || \

147 ((
STOPBITS
=
USART_StBs_2
) || \

148 ((
STOPBITS
=
USART_StBs_1_5
))

	)

157 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

158 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

159 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

160 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
) || \

161 ((
PARITY
=
USART_Py_Ev
) || \

162 ((
PARITY
=
USART_Py_Odd
))

	)

171 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

172 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

173 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

181 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

182 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

183 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

184 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

185 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

186 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

187 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

188 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

189 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

	)

197 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

198 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

199 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
) || \

200 ((
CLOCK
=
USART_Clock_Eb
))

	)

209 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

210 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

211 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

221 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

222 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

223 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

233 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

234 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

235 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
) || \

236 ((
LASTBIT
=
USART_LaB_Eb
))

	)

245 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

246 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

247 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

248 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

249 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

250 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

251 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

252 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

253 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

254 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

255 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

256 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

261 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

266 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

267 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

268 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

269 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

	)

270 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
) || \

271 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

272 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

273 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

274 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

275 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

	)

276 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

277 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

	)

286 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

287 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

288 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

298 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

299 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

300 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
) || \

301 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

	)

310 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

311 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
) \

313 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

314 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

	)

323 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

324 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
) || \

326 ((
MODE
=
USART_IrDAMode_Nm
))

	)

335 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

336 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

337 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

338 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

339 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

340 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

341 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

342 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

343 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

344 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

345 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
) || \

346 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

347 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

348 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

349 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

	)

351 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

353 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

354 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

355 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

369 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

372 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

373 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

374 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

375 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

376 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

377 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

378 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

379 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

382 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

383 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

386 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

387 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

388 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

391 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

392 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

396 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

399 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

400 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

401 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

404 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

405 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

408 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

411 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

412 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

413 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

414 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

415 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

417 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_wwdg.h

30 #ide
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

59 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

60 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

61 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

62 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
) || \

64 ((
PRESCALER
=
WWDG_Psr_2
) || \

65 ((
PRESCALER
=
WWDG_Psr_4
) || \

66 ((
PRESCALER
=
WWDG_Psr_8
))

	)

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

82 
WWDG_DeIn
();

85 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

86 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

87 
WWDG_EbIT
();

88 
WWDG_SCou
(
ut8_t
 
Cou
);

91 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\misc.c

76 
	~"misc.h
"

89 
	#AIRCR_VECTKEY_MASK
 ((
ut32_t
)0x05FA0000)

	)

118 
	$NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
)

121 
	`as_m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriܙyGroup
));

124 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriܙyGroup
;

125 
	}
}

136 
	$NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
)

138 
ut8_t
 
tmriܙy
 = 0x00, 
tm
 = 0x00, 
tmpsub
 = 0x0F;

141 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_InSu
->
NVIC_IRQChlCmd
));

142 
	`as_m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
));

143 
	`as_m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
));

145 i(
NVIC_InSu
->
NVIC_IRQChlCmd
 !
DISABLE
)

148 
tmriܙy
 = (0x700 - ((
SCB
->
AIRCR
& (
ut32_t
)0x700))>> 0x08;

149 
tm
 = (0x4 - 
tmriܙy
);

150 
tmpsub
 =mpsub >> 
tmriܙy
;

152 
tmriܙy
 = 
NVIC_InSu
->
NVIC_IRQChlPemiPriܙy
 << 
tm
;

153 
tmriܙy
 |(
ut8_t
)(
NVIC_InSu
->
NVIC_IRQChlSubPriܙy
 & 
tmpsub
);

155 
tmriܙy
 =mppriority << 0x04;

157 
NVIC
->
IP
[
NVIC_InSu
->
NVIC_IRQChl
] = 
tmriܙy
;

160 
NVIC
->
ISER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

161 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

166 
NVIC
->
ICER
[
NVIC_InSu
->
NVIC_IRQChl
 >> 0x05] =

167 (
ut32_t
)0x01 << (
NVIC_InSu
->
NVIC_IRQChl
 & (
ut8_t
)0x1F);

169 
	}
}

180 
	$NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
)

183 
	`as_m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeTab
));

184 
	`as_m
(
	`IS_NVIC_OFFSET
(
Offt
));

186 
SCB
->
VTOR
 = 
NVIC_VeTab
 | (
Offt
 & (
ut32_t
)0x1FFFFF80);

187 
	}
}

199 
	$NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
)

202 
	`as_m
(
	`IS_NVIC_LP
(
LowPowMode
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 i(
NewS
 !
DISABLE
)

207 
SCB
->
SCR
 |
LowPowMode
;

211 
SCB
->
SCR
 &(
ut32_t
)(~(ut32_t)
LowPowMode
);

213 
	}
}

223 
	$SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
)

226 
	`as_m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSour
));

227 i(
SysTick_CLKSour
 =
SysTick_CLKSour_HCLK
)

229 
SysTick
->
CTRL
 |
SysTick_CLKSour_HCLK
;

233 
SysTick
->
CTRL
 &
SysTick_CLKSour_HCLK_Div8
;

235 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_adc.c

106 
	~"m32f4xx_adc.h
"

107 
	~"m32f4xx_rcc.h
"

122 
	#CR1_DISCNUM_RESET
 ((
ut32_t
)0xFFFF1FFF)

	)

125 
	#CR1_AWDCH_RESET
 ((
ut32_t
)0xFFFFFFE0)

	)

128 
	#CR1_AWDMode_RESET
 ((
ut32_t
)0xFF3FFDFF)

	)

131 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFCFFFEFF)

	)

134 
	#CR2_EXTEN_RESET
 ((
ut32_t
)0xCFFFFFFF)

	)

137 
	#CR2_JEXTEN_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

140 
	#CR2_JEXTSEL_RESET
 ((
ut32_t
)0xFFF0FFFF)

	)

143 
	#CR2_CLEAR_MASK
 ((
ut32_t
)0xC0FFF7FD)

	)

146 
	#SQR3_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

147 
	#SQR2_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

148 
	#SQR1_SQ_SET
 ((
ut32_t
)0x0000001F)

	)

151 
	#SQR1_L_RESET
 ((
ut32_t
)0xFF0FFFFF)

	)

154 
	#JSQR_JSQ_SET
 ((
ut32_t
)0x0000001F)

	)

157 
	#JSQR_JL_SET
 ((
ut32_t
)0x00300000)

	)

158 
	#JSQR_JL_RESET
 ((
ut32_t
)0xFFCFFFFF)

	)

161 
	#SMPR1_SMP_SET
 ((
ut32_t
)0x00000007)

	)

162 
	#SMPR2_SMP_SET
 ((
ut32_t
)0x00000007)

	)

165 
	#JDR_OFFSET
 ((
ut8_t
)0x28)

	)

168 
	#CDR_ADDRESS
 ((
ut32_t
)0x40012308)

	)

171 
	#CR_CLEAR_MASK
 ((
ut32_t
)0xFFFC30E0)

	)

213 
	$ADC_DeIn
()

216 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
ENABLE
);

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_ADC
, 
DISABLE
);

220 
	}
}

235 
	$ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
)

237 
ut32_t
 
tmeg1
 = 0;

238 
ut8_t
 
tmeg2
 = 0;

240 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

241 
	`as_m
(
	`IS_ADC_RESOLUTION
(
ADC_InSu
->
ADC_Resuti
));

242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_SnCvMode
));

243 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
ADC_InSu
->
ADC_CtuousCvMode
));

244 
	`as_m
(
	`IS_ADC_EXT_TRIG_EDGE
(
ADC_InSu
->
ADC_ExTrigCvEdge
));

245 
	`as_m
(
	`IS_ADC_EXT_TRIG
(
ADC_InSu
->
ADC_ExTrigCv
));

246 
	`as_m
(
	`IS_ADC_DATA_ALIGN
(
ADC_InSu
->
ADC_DaAlign
));

247 
	`as_m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_InSu
->
ADC_NbrOfCvsi
));

251 
tmeg1
 = 
ADCx
->
CR1
;

254 
tmeg1
 &
CR1_CLEAR_MASK
;

259 
tmeg1
 |(
ut32_t
)(((ut32_t)
ADC_InSu
->
ADC_SnCvMode
 << 8) | \

260 
ADC_InSu
->
ADC_Resuti
);

262 
ADCx
->
CR1
 = 
tmeg1
;

265 
tmeg1
 = 
ADCx
->
CR2
;

268 
tmeg1
 &
CR2_CLEAR_MASK
;

276 
tmeg1
 |(
ut32_t
)(
ADC_InSu
->
ADC_DaAlign
 | \

277 
ADC_InSu
->
ADC_ExTrigCv
 |

278 
ADC_InSu
->
ADC_ExTrigCvEdge
 | \

279 ((
ut32_t
)
ADC_InSu
->
ADC_CtuousCvMode
 << 1));

282 
ADCx
->
CR2
 = 
tmeg1
;

285 
tmeg1
 = 
ADCx
->
SQR1
;

288 
tmeg1
 &
SQR1_L_RESET
;

292 
tmeg2
 |(
ut8_t
)(
ADC_InSu
->
ADC_NbrOfCvsi
 - (uint8_t)1);

293 
tmeg1
 |((
ut32_t
)
tmeg2
 << 20);

296 
ADCx
->
SQR1
 = 
tmeg1
;

297 
	}
}

310 
	$ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
)

313 
ADC_InSu
->
ADC_Resuti
 = 
ADC_Resuti_12b
;

316 
ADC_InSu
->
ADC_SnCvMode
 = 
DISABLE
;

319 
ADC_InSu
->
ADC_CtuousCvMode
 = 
DISABLE
;

322 
ADC_InSu
->
ADC_ExTrigCvEdge
 = 
ADC_ExTrigCvEdge_Ne
;

325 
ADC_InSu
->
ADC_ExTrigCv
 = 
ADC_ExTrigCv_T1_CC1
;

328 
ADC_InSu
->
ADC_DaAlign
 = 
ADC_DaAlign_Right
;

331 
ADC_InSu
->
ADC_NbrOfCvsi
 = 1;

332 
	}
}

341 
	$ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

343 
ut32_t
 
tmeg1
 = 0;

345 
	`as_m
(
	`IS_ADC_MODE
(
ADC_CommInSu
->
ADC_Mode
));

346 
	`as_m
(
	`IS_ADC_PRESCALER
(
ADC_CommInSu
->
ADC_Psr
));

347 
	`as_m
(
	`IS_ADC_DMA_ACCESS_MODE
(
ADC_CommInSu
->
ADC_DMAAcssMode
));

348 
	`as_m
(
	`IS_ADC_SAMPLING_DELAY
(
ADC_CommInSu
->
ADC_TwoSamgDay
));

351 
tmeg1
 = 
ADC
->
CCR
;

354 
tmeg1
 &
CR_CLEAR_MASK
;

362 
tmeg1
 |(
ut32_t
)(
ADC_CommInSu
->
ADC_Mode
 |

363 
ADC_CommInSu
->
ADC_Psr
 |

364 
ADC_CommInSu
->
ADC_DMAAcssMode
 |

365 
ADC_CommInSu
->
ADC_TwoSamgDay
);

368 
ADC
->
CCR
 = 
tmeg1
;

369 
	}
}

377 
	$ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
)

380 
ADC_CommInSu
->
ADC_Mode
 = 
ADC_Mode_Inddt
;

383 
ADC_CommInSu
->
ADC_Psr
 = 
ADC_Psr_Div2
;

386 
ADC_CommInSu
->
ADC_DMAAcssMode
 = 
ADC_DMAAcssMode_Dibd
;

389 
ADC_CommInSu
->
ADC_TwoSamgDay
 = 
ADC_TwoSamgDay_5Cyes
;

390 
	}
}

399 
	$ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_ADON
;

412 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_ADON
);

414 
	}
}

455 
	$ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
)

457 
ut32_t
 
tmeg
 = 0;

459 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

460 
	`as_m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AlogWchdog
));

463 
tmeg
 = 
ADCx
->
CR1
;

466 
tmeg
 &
CR1_AWDMode_RESET
;

469 
tmeg
 |
ADC_AlogWchdog
;

472 
ADCx
->
CR1
 = 
tmeg
;

473 
	}
}

484 
	$ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,

485 
ut16_t
 
LowThshd
)

488 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

489 
	`as_m
(
	`IS_ADC_THRESHOLD
(
HighThshd
));

490 
	`as_m
(
	`IS_ADC_THRESHOLD
(
LowThshd
));

493 
ADCx
->
HTR
 = 
HighThshd
;

496 
ADCx
->
LTR
 = 
LowThshd
;

497 
	}
}

525 
	$ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
)

527 
ut32_t
 
tmeg
 = 0;

529 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

530 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

533 
tmeg
 = 
ADCx
->
CR1
;

536 
tmeg
 &
CR1_AWDCH_RESET
;

539 
tmeg
 |
ADC_Chl
;

542 
ADCx
->
CR1
 = 
tmeg
;

543 
	}
}

589 
	$ADC_TempSsVftCmd
(
FuniڮS
 
NewS
)

592 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

593 i(
NewS
 !
DISABLE
)

596 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_TSVREFE
;

601 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_TSVREFE
);

603 
	}
}

615 
	$ADC_VBATCmd
(
FuniڮS
 
NewS
)

618 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

619 i(
NewS
 !
DISABLE
)

622 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_VBATE
;

627 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_VBATE
);

629 
	}
}

715 
	$ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

717 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

719 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

720 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

721 
	`as_m
(
	`IS_ADC_REGULAR_RANK
(
Rk
));

722 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

725 i(
ADC_Chl
 > 
ADC_Chl_9
)

728 
tmeg1
 = 
ADCx
->
SMPR1
;

731 
tmeg2
 = 
SMPR1_SMP_SET
 << (3 * (
ADC_Chl
 - 10));

734 
tmeg1
 &~
tmeg2
;

737 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * (
ADC_Chl
 - 10));

740 
tmeg1
 |
tmeg2
;

743 
ADCx
->
SMPR1
 = 
tmeg1
;

748 
tmeg1
 = 
ADCx
->
SMPR2
;

751 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

754 
tmeg1
 &~
tmeg2
;

757 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

760 
tmeg1
 |
tmeg2
;

763 
ADCx
->
SMPR2
 = 
tmeg1
;

766 i(
Rk
 < 7)

769 
tmeg1
 = 
ADCx
->
SQR3
;

772 
tmeg2
 = 
SQR3_SQ_SET
 << (5 * (
Rk
 - 1));

775 
tmeg1
 &~
tmeg2
;

778 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 1));

781 
tmeg1
 |
tmeg2
;

784 
ADCx
->
SQR3
 = 
tmeg1
;

787 i(
Rk
 < 13)

790 
tmeg1
 = 
ADCx
->
SQR2
;

793 
tmeg2
 = 
SQR2_SQ_SET
 << (5 * (
Rk
 - 7));

796 
tmeg1
 &~
tmeg2
;

799 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 7));

802 
tmeg1
 |
tmeg2
;

805 
ADCx
->
SQR2
 = 
tmeg1
;

811 
tmeg1
 = 
ADCx
->
SQR1
;

814 
tmeg2
 = 
SQR1_SQ_SET
 << (5 * (
Rk
 - 13));

817 
tmeg1
 &~
tmeg2
;

820 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
Rk
 - 13));

823 
tmeg1
 |
tmeg2
;

826 
ADCx
->
SQR1
 = 
tmeg1
;

828 
	}
}

835 
	$ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
)

838 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

841 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_SWSTART
;

842 
	}
}

849 
FgStus
 
	$ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
)

851 
FgStus
 
bus
 = 
RESET
;

853 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

856 i((
ADCx
->
CR2
 & 
ADC_CR2_SWSTART
!(
ut32_t
)
RESET
)

859 
bus
 = 
SET
;

864 
bus
 = 
RESET
;

868  
bus
;

869 
	}
}

879 
	$ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

882 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

883 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

885 i(
NewS
 !
DISABLE
)

888 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_EOCS
;

893 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_EOCS
);

895 
	}
}

904 
	$ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

907 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

908 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

910 i(
NewS
 !
DISABLE
)

913 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_CONT
;

918 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_CONT
);

920 
	}
}

930 
	$ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
)

932 
ut32_t
 
tmeg1
 = 0;

933 
ut32_t
 
tmeg2
 = 0;

936 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

937 
	`as_m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb
));

940 
tmeg1
 = 
ADCx
->
CR1
;

943 
tmeg1
 &
CR1_DISCNUM_RESET
;

946 
tmeg2
 = 
Numb
 - 1;

947 
tmeg1
 |
tmeg2
 << 13;

950 
ADCx
->
CR1
 = 
tmeg1
;

951 
	}
}

962 
	$ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

965 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

966 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

968 i(
NewS
 !
DISABLE
)

971 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_DISCEN
;

976 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_DISCEN
);

978 
	}
}

985 
ut16_t
 
	$ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
)

988 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

991  (
ut16_t

ADCx
->
DR
;

992 
	}
}

1006 
ut32_t
 
	$ADC_GMuiModeCvsiVue
()

1009  (*(
__IO
 
ut32_t
 *
CDR_ADDRESS
);

1010 
	}
}

1052 
	$ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1055 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1056 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1057 i(
NewS
 !
DISABLE
)

1060 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DMA
;

1065 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DMA
);

1067 
	}
}

1076 
	$ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1079 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1080 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1081 i(
NewS
 !
DISABLE
)

1084 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_DDS
;

1089 
ADCx
->
CR2
 &(
ut32_t
)(~
ADC_CR2_DDS
);

1091 
	}
}

1103 
	$ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
)

1106 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1107 i(
NewS
 !
DISABLE
)

1110 
ADC
->
CCR
 |(
ut32_t
)
ADC_CCR_DDS
;

1115 
ADC
->
CCR
 &(
ut32_t
)(~
ADC_CCR_DDS
);

1117 
	}
}

1190 
	$ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
)

1192 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0, 
tmeg3
 = 0;

1194 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1195 
	`as_m
(
	`IS_ADC_CHANNEL
(
ADC_Chl
));

1196 
	`as_m
(
	`IS_ADC_INJECTED_RANK
(
Rk
));

1197 
	`as_m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_SameTime
));

1199 i(
ADC_Chl
 > 
ADC_Chl_9
)

1202 
tmeg1
 = 
ADCx
->
SMPR1
;

1204 
tmeg2
 = 
SMPR1_SMP_SET
 << (3*(
ADC_Chl
 - 10));

1206 
tmeg1
 &~
tmeg2
;

1208 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3*(
ADC_Chl
 - 10));

1210 
tmeg1
 |
tmeg2
;

1212 
ADCx
->
SMPR1
 = 
tmeg1
;

1217 
tmeg1
 = 
ADCx
->
SMPR2
;

1219 
tmeg2
 = 
SMPR2_SMP_SET
 << (3 * 
ADC_Chl
);

1221 
tmeg1
 &~
tmeg2
;

1223 
tmeg2
 = (
ut32_t
)
ADC_SameTime
 << (3 * 
ADC_Chl
);

1225 
tmeg1
 |
tmeg2
;

1227 
ADCx
->
SMPR2
 = 
tmeg1
;

1231 
tmeg1
 = 
ADCx
->
JSQR
;

1233 
tmeg3
 = (
tmeg1
 & 
JSQR_JL_SET
)>> 20;

1235 
tmeg2
 = 
JSQR_JSQ_SET
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1237 
tmeg1
 &~
tmeg2
;

1239 
tmeg2
 = (
ut32_t
)
ADC_Chl
 << (5 * (
ut8_t
)((
Rk
 + 3- (
tmeg3
 + 1)));

1241 
tmeg1
 |
tmeg2
;

1243 
ADCx
->
JSQR
 = 
tmeg1
;

1244 
	}
}

1253 
	$ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
)

1255 
ut32_t
 
tmeg1
 = 0;

1256 
ut32_t
 
tmeg2
 = 0;

1258 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1259 
	`as_m
(
	`IS_ADC_INJECTED_LENGTH
(
Lgth
));

1262 
tmeg1
 = 
ADCx
->
JSQR
;

1265 
tmeg1
 &
JSQR_JL_RESET
;

1268 
tmeg2
 = 
Lgth
 - 1;

1269 
tmeg1
 |
tmeg2
 << 20;

1272 
ADCx
->
JSQR
 = 
tmeg1
;

1273 
	}
}

1288 
	$ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
)

1290 
__IO
 
ut32_t
 
tmp
 = 0;

1292 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1293 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1294 
	`as_m
(
	`IS_ADC_OFFSET
(
Offt
));

1296 
tmp
 = (
ut32_t
)
ADCx
;

1297 
tmp
 +
ADC_InjeedChl
;

1300 *(
__IO
 
ut32_t
 *
tmp
 = (ut32_t)
Offt
;

1301 
	}
}

1326 
	$ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
)

1328 
ut32_t
 
tmeg
 = 0;

1330 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1331 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_ExTrigInjecCv
));

1334 
tmeg
 = 
ADCx
->
CR2
;

1337 
tmeg
 &
CR2_JEXTSEL_RESET
;

1340 
tmeg
 |
ADC_ExTrigInjecCv
;

1343 
ADCx
->
CR2
 = 
tmeg
;

1344 
	}
}

1360 
	$ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
)

1362 
ut32_t
 
tmeg
 = 0;

1364 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1365 
	`as_m
(
	`IS_ADC_EXT_INJEC_TRIG_EDGE
(
ADC_ExTrigInjecCvEdge
));

1367 
tmeg
 = 
ADCx
->
CR2
;

1369 
tmeg
 &
CR2_JEXTEN_RESET
;

1371 
tmeg
 |
ADC_ExTrigInjecCvEdge
;

1373 
ADCx
->
CR2
 = 
tmeg
;

1374 
	}
}

1381 
	$ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
)

1384 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1386 
ADCx
->
CR2
 |(
ut32_t
)
ADC_CR2_JSWSTART
;

1387 
	}
}

1394 
FgStus
 
	$ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
)

1396 
FgStus
 
bus
 = 
RESET
;

1398 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1401 i((
ADCx
->
CR2
 & 
ADC_CR2_JSWSTART
!(
ut32_t
)
RESET
)

1404 
bus
 = 
SET
;

1409 
bus
 = 
RESET
;

1412  
bus
;

1413 
	}
}

1423 
	$ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1426 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1428 i(
NewS
 !
DISABLE
)

1431 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JAUTO
;

1436 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JAUTO
);

1438 
	}
}

1449 
	$ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
)

1452 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1454 i(
NewS
 !
DISABLE
)

1457 
ADCx
->
CR1
 |(
ut32_t
)
ADC_CR1_JDISCEN
;

1462 
ADCx
->
CR1
 &(
ut32_t
)(~
ADC_CR1_JDISCEN
);

1464 
	}
}

1477 
ut16_t
 
	$ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
)

1479 
__IO
 
ut32_t
 
tmp
 = 0;

1482 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1483 
	`as_m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeedChl
));

1485 
tmp
 = (
ut32_t
)
ADCx
;

1486 
tmp
 +
ADC_InjeedChl
 + 
JDR_OFFSET
;

1489  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

1490 
	}
}

1584 
	$ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
)

1586 
ut32_t
 
mask
 = 0;

1588 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1589 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1590 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1593 
mask
 = (
ut8_t
)
ADC_IT
;

1594 
mask
 = (
ut32_t
)0x01 << itmask;

1596 i(
NewS
 !
DISABLE
)

1599 
ADCx
->
CR1
 |
mask
;

1604 
ADCx
->
CR1
 &(~(
ut32_t
)
mask
);

1606 
	}
}

1621 
FgStus
 
	$ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1623 
FgStus
 
bus
 = 
RESET
;

1625 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1626 
	`as_m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1629 i((
ADCx
->
SR
 & 
ADC_FLAG
!(
ut8_t
)
RESET
)

1632 
bus
 = 
SET
;

1637 
bus
 = 
RESET
;

1640  
bus
;

1641 
	}
}

1656 
	$ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
)

1659 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1660 
	`as_m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1663 
ADCx
->
SR
 = ~(
ut32_t
)
ADC_FLAG
;

1664 
	}
}

1677 
ITStus
 
	$ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1679 
ITStus
 
bus
 = 
RESET
;

1680 
ut32_t
 
mask
 = 0, 
abˡus
 = 0;

1683 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1684 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1687 
mask
 = 
ADC_IT
 >> 8;

1690 
abˡus
 = (
ADCx
->
CR1
 & ((
ut32_t
)0x01 << (
ut8_t
)
ADC_IT
)) ;

1693 i(((
ADCx
->
SR
 & 
mask
!(
ut32_t
)
RESET
&& 
abˡus
)

1696 
bus
 = 
SET
;

1701 
bus
 = 
RESET
;

1704  
bus
;

1705 
	}
}

1718 
	$ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
)

1720 
ut8_t
 
mask
 = 0;

1722 
	`as_m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1723 
	`as_m
(
	`IS_ADC_IT
(
ADC_IT
));

1725 
mask
 = (
ut8_t
)(
ADC_IT
 >> 8);

1727 
ADCx
->
SR
 = ~(
ut32_t
)
mask
;

1728 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_can.c

84 
	~"m32f4xx_n.h
"

85 
	~"m32f4xx_rcc.h
"

99 
	#MCR_DBF
 ((
ut32_t
)0x00010000

	)

102 
	#TMIDxR_TXRQ
 ((
ut32_t
)0x00000001

	)

105 
	#FMR_FINIT
 ((
ut32_t
)0x00000001

	)

108 
	#INAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

110 
	#SLAK_TIMEOUT
 ((
ut32_t
)0x0000FFFF)

	)

113 
	#CAN_FLAGS_TSR
 ((
ut32_t
)0x08000000)

	)

115 
	#CAN_FLAGS_RF1R
 ((
ut32_t
)0x04000000)

	)

117 
	#CAN_FLAGS_RF0R
 ((
ut32_t
)0x02000000)

	)

119 
	#CAN_FLAGS_MSR
 ((
ut32_t
)0x01000000)

	)

121 
	#CAN_FLAGS_ESR
 ((
ut32_t
)0x00F00000)

	)

124 
	#CAN_TXMAILBOX_0
 ((
ut8_t
)0x00)

	)

125 
	#CAN_TXMAILBOX_1
 ((
ut8_t
)0x01)

	)

126 
	#CAN_TXMAILBOX_2
 ((
ut8_t
)0x02)

	)

128 
	#CAN_MODE_MASK
 ((
ut32_t
0x00000003)

	)

134 
ITStus
 
CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
);

166 
	$CAN_DeIn
(
CAN_TyDef
* 
CANx
)

169 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

171 i(
CANx
 =
CAN1
)

174 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
ENABLE
);

176 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN1
, 
DISABLE
);

181 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
ENABLE
);

183 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CAN2
, 
DISABLE
);

185 
	}
}

196 
ut8_t
 
	$CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
)

198 
ut8_t
 
InStus
 = 
CAN_InStus_Faed
;

199 
ut32_t
 
wa_ack
 = 0x00000000;

201 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

202 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TTCM
));

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_ABOM
));

204 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_AWUM
));

205 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_NART
));

206 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_RFLM
));

207 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_InSu
->
CAN_TXFP
));

208 
	`as_m
(
	`IS_CAN_MODE
(
CAN_InSu
->
CAN_Mode
));

209 
	`as_m
(
	`IS_CAN_SJW
(
CAN_InSu
->
CAN_SJW
));

210 
	`as_m
(
	`IS_CAN_BS1
(
CAN_InSu
->
CAN_BS1
));

211 
	`as_m
(
	`IS_CAN_BS2
(
CAN_InSu
->
CAN_BS2
));

212 
	`as_m
(
	`IS_CAN_PRESCALER
(
CAN_InSu
->
CAN_Psr
));

215 
CANx
->
MCR
 &(~(
ut32_t
)
CAN_MCR_SLEEP
);

218 
CANx
->
MCR
 |
CAN_MCR_INRQ
 ;

221 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
!CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

223 
wa_ack
++;

227 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

229 
InStus
 = 
CAN_InStus_Faed
;

234 i(
CAN_InSu
->
CAN_TTCM
 =
ENABLE
)

236 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

240 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TTCM
;

244 i(
CAN_InSu
->
CAN_ABOM
 =
ENABLE
)

246 
CANx
->
MCR
 |
CAN_MCR_ABOM
;

250 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_ABOM
;

254 i(
CAN_InSu
->
CAN_AWUM
 =
ENABLE
)

256 
CANx
->
MCR
 |
CAN_MCR_AWUM
;

260 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_AWUM
;

264 i(
CAN_InSu
->
CAN_NART
 =
ENABLE
)

266 
CANx
->
MCR
 |
CAN_MCR_NART
;

270 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_NART
;

274 i(
CAN_InSu
->
CAN_RFLM
 =
ENABLE
)

276 
CANx
->
MCR
 |
CAN_MCR_RFLM
;

280 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_RFLM
;

284 i(
CAN_InSu
->
CAN_TXFP
 =
ENABLE
)

286 
CANx
->
MCR
 |
CAN_MCR_TXFP
;

290 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_TXFP
;

294 
CANx
->
BTR
 = (
ut32_t
)((ut32_t)
CAN_InSu
->
CAN_Mode
 << 30) | \

295 ((
ut32_t
)
CAN_InSu
->
CAN_SJW
 << 24) | \

296 ((
ut32_t
)
CAN_InSu
->
CAN_BS1
 << 16) | \

297 ((
ut32_t
)
CAN_InSu
->
CAN_BS2
 << 20) | \

298 ((
ut32_t
)
CAN_InSu
->
CAN_Psr
 - 1);

301 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_INRQ
;

304 
wa_ack
 = 0;

306 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
=CAN_MSR_INAK&& (
wa_ack
 !
INAK_TIMEOUT
))

308 
wa_ack
++;

312 i((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

314 
InStus
 = 
CAN_InStus_Faed
;

318 
InStus
 = 
CAN_InStus_Sucss
 ;

323  
InStus
;

324 
	}
}

333 
	$CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
)

335 
ut32_t
 
fr_numb_b_pos
 = 0;

337 
	`as_m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_FrInSu
->
CAN_FrNumb
));

338 
	`as_m
(
	`IS_CAN_FILTER_MODE
(
CAN_FrInSu
->
CAN_FrMode
));

339 
	`as_m
(
	`IS_CAN_FILTER_SCALE
(
CAN_FrInSu
->
CAN_FrS
));

340 
	`as_m
(
	`IS_CAN_FILTER_FIFO
(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
));

341 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
CAN_FrInSu
->
CAN_FrAivi
));

343 
fr_numb_b_pos
 = ((
ut32_t
)1<< 
CAN_FrInSu
->
CAN_FrNumb
;

346 
CAN1
->
FMR
 |
FMR_FINIT
;

349 
CAN1
->
FA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

352 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_16b
)

355 
CAN1
->
FS1R
 &~(
ut32_t
)
fr_numb_b_pos
;

359 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

360 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
) << 16) |

361 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

365 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

366 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

367 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
);

370 i(
CAN_FrInSu
->
CAN_FrS
 =
CAN_FrS_32b
)

373 
CAN1
->
FS1R
 |
fr_numb_b_pos
;

375 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR1
 =

376 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdHigh
) << 16) |

377 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrIdLow
);

379 
CAN1
->
sFrRegi
[
CAN_FrInSu
->
CAN_FrNumb
].
FR2
 =

380 ((0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdHigh
) << 16) |

381 (0x0000FFFF & (
ut32_t
)
CAN_FrInSu
->
CAN_FrMaskIdLow
);

385 i(
CAN_FrInSu
->
CAN_FrMode
 =
CAN_FrMode_IdMask
)

388 
CAN1
->
FM1R
 &~(
ut32_t
)
fr_numb_b_pos
;

393 
CAN1
->
FM1R
 |(
ut32_t
)
fr_numb_b_pos
;

397 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO0
)

400 
CAN1
->
FFA1R
 &~(
ut32_t
)
fr_numb_b_pos
;

403 i(
CAN_FrInSu
->
CAN_FrFIFOAssignmt
 =
CAN_Fr_FIFO1
)

406 
CAN1
->
FFA1R
 |(
ut32_t
)
fr_numb_b_pos
;

410 i(
CAN_FrInSu
->
CAN_FrAivi
 =
ENABLE
)

412 
CAN1
->
FA1R
 |
fr_numb_b_pos
;

416 
CAN1
->
FMR
 &~
FMR_FINIT
;

417 
	}
}

424 
	$CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
)

429 
CAN_InSu
->
CAN_TTCM
 = 
DISABLE
;

432 
CAN_InSu
->
CAN_ABOM
 = 
DISABLE
;

435 
CAN_InSu
->
CAN_AWUM
 = 
DISABLE
;

438 
CAN_InSu
->
CAN_NART
 = 
DISABLE
;

441 
CAN_InSu
->
CAN_RFLM
 = 
DISABLE
;

444 
CAN_InSu
->
CAN_TXFP
 = 
DISABLE
;

447 
CAN_InSu
->
CAN_Mode
 = 
CAN_Mode_Nm
;

450 
CAN_InSu
->
CAN_SJW
 = 
CAN_SJW_1tq
;

453 
CAN_InSu
->
CAN_BS1
 = 
CAN_BS1_4tq
;

456 
CAN_InSu
->
CAN_BS2
 = 
CAN_BS2_3tq
;

459 
CAN_InSu
->
CAN_Psr
 = 1;

460 
	}
}

467 
	$CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
)

470 
	`as_m
(
	`IS_CAN_BANKNUMBER
(
CAN_BkNumb
));

473 
CAN1
->
FMR
 |
FMR_FINIT
;

476 
CAN1
->
FMR
 &(
ut32_t
)0xFFFFC0F1 ;

477 
CAN1
->
FMR
 |(
ut32_t
)(
CAN_BkNumb
)<<8;

480 
CAN1
->
FMR
 &~
FMR_FINIT
;

481 
	}
}

492 
	$CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

495 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

496 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

498 i(
NewS
 !
DISABLE
)

501 
CANx
->
MCR
 |
MCR_DBF
;

506 
CANx
->
MCR
 &~
MCR_DBF
;

508 
	}
}

522 
	$CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

527 i(
NewS
 !
DISABLE
)

530 
CANx
->
MCR
 |
CAN_MCR_TTCM
;

533 
CANx
->
sTxMaBox
[0].
TDTR
 |((
ut32_t
)
CAN_TDT0R_TGT
);

534 
CANx
->
sTxMaBox
[1].
TDTR
 |((
ut32_t
)
CAN_TDT1R_TGT
);

535 
CANx
->
sTxMaBox
[2].
TDTR
 |((
ut32_t
)
CAN_TDT2R_TGT
);

540 
CANx
->
MCR
 &(
ut32_t
)(~(ut32_t)
CAN_MCR_TTCM
);

543 
CANx
->
sTxMaBox
[0].
TDTR
 &((
ut32_t
)~
CAN_TDT0R_TGT
);

544 
CANx
->
sTxMaBox
[1].
TDTR
 &((
ut32_t
)~
CAN_TDT1R_TGT
);

545 
CANx
->
sTxMaBox
[2].
TDTR
 &((
ut32_t
)~
CAN_TDT2R_TGT
);

547 
	}
}

576 
ut8_t
 
	$CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
)

578 
ut8_t
 
sm_mabox
 = 0;

580 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

581 
	`as_m
(
	`IS_CAN_IDTYPE
(
TxMesge
->
IDE
));

582 
	`as_m
(
	`IS_CAN_RTR
(
TxMesge
->
RTR
));

583 
	`as_m
(
	`IS_CAN_DLC
(
TxMesge
->
DLC
));

586 i((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

588 
sm_mabox
 = 0;

590 i((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

592 
sm_mabox
 = 1;

594 i((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

596 
sm_mabox
 = 2;

600 
sm_mabox
 = 
CAN_TxStus_NoMaBox
;

603 i(
sm_mabox
 !
CAN_TxStus_NoMaBox
)

606 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 &
TMIDxR_TXRQ
;

607 i(
TxMesge
->
IDE
 =
CAN_Id_Sndd
)

609 
	`as_m
(
	`IS_CAN_STDID
(
TxMesge
->
StdId
));

610 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
StdId
 << 21) | \

611 
TxMesge
->
RTR
);

615 
	`as_m
(
	`IS_CAN_EXTID
(
TxMesge
->
ExtId
));

616 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |((
TxMesge
->
ExtId
 << 3) | \

617 
TxMesge
->
IDE
 | \

618 
TxMesge
->
RTR
);

622 
TxMesge
->
DLC
 &(
ut8_t
)0x0000000F;

623 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 &(
ut32_t
)0xFFFFFFF0;

624 
CANx
->
sTxMaBox
[
sm_mabox
].
TDTR
 |
TxMesge
->
DLC
;

627 
CANx
->
sTxMaBox
[
sm_mabox
].
TDLR
 = (((
ut32_t
)
TxMesge
->
Da
[3] << 24) |

628 ((
ut32_t
)
TxMesge
->
Da
[2] << 16) |

629 ((
ut32_t
)
TxMesge
->
Da
[1] << 8) |

630 ((
ut32_t
)
TxMesge
->
Da
[0]));

631 
CANx
->
sTxMaBox
[
sm_mabox
].
TDHR
 = (((
ut32_t
)
TxMesge
->
Da
[7] << 24) |

632 ((
ut32_t
)
TxMesge
->
Da
[6] << 16) |

633 ((
ut32_t
)
TxMesge
->
Da
[5] << 8) |

634 ((
ut32_t
)
TxMesge
->
Da
[4]));

636 
CANx
->
sTxMaBox
[
sm_mabox
].
TIR
 |
TMIDxR_TXRQ
;

638  
sm_mabox
;

639 
	}
}

648 
ut8_t
 
	$CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
TnsmMabox
)

650 
ut32_t
 
e
 = 0;

653 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

654 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
TnsmMabox
));

656 
TnsmMabox
)

658 (
CAN_TXMAILBOX_0
):

659 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

661 (
CAN_TXMAILBOX_1
):

662 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

664 (
CAN_TXMAILBOX_2
):

665 
e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

668 
e
 = 
CAN_TxStus_Faed
;

671 
e
)

674 (0x0): 
e
 = 
CAN_TxStus_Pdg
;

677 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
e
 = 
CAN_TxStus_Faed
;

679 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
e
 = 
CAN_TxStus_Faed
;

681 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
e
 = 
CAN_TxStus_Faed
;

684 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
e
 = 
CAN_TxStus_Ok
;

686 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
e
 = 
CAN_TxStus_Ok
;

688 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
e
 = 
CAN_TxStus_Ok
;

690 : 
e
 = 
CAN_TxStus_Faed
;

693  (
ut8_t

e
;

694 
	}
}

702 
	$CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
)

705 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

706 
	`as_m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mabox
));

708 
Mabox
)

710 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ0
;

712 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ1
;

714 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |
CAN_TSR_ABRQ2
;

719 
	}
}

749 
	$CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
)

752 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

753 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

755 
RxMesge
->
IDE
 = (
ut8_t
)0x04 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

756 i(
RxMesge
->
IDE
 =
CAN_Id_Sndd
)

758 
RxMesge
->
StdId
 = (
ut32_t
)0x000007FF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 21);

762 
RxMesge
->
ExtId
 = (
ut32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
 >> 3);

765 
RxMesge
->
RTR
 = (
ut8_t
)0x02 & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RIR
;

767 
RxMesge
->
DLC
 = (
ut8_t
)0x0F & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
;

769 
RxMesge
->
FMI
 = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDTR
 >> 8);

771 
RxMesge
->
Da
[0] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
;

772 
RxMesge
->
Da
[1] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 8);

773 
RxMesge
->
Da
[2] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 16);

774 
RxMesge
->
Da
[3] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDLR
 >> 24);

775 
RxMesge
->
Da
[4] = (
ut8_t
)0xFF & 
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
;

776 
RxMesge
->
Da
[5] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 8);

777 
RxMesge
->
Da
[6] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 16);

778 
RxMesge
->
Da
[7] = (
ut8_t
)0xFF & (
CANx
->
sFIFOMaBox
[
FIFONumb
].
RDHR
 >> 24);

781 i(
FIFONumb
 =
CAN_FIFO0
)

783 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

788 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

790 
	}
}

798 
	$CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

801 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

802 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

804 i(
FIFONumb
 =
CAN_FIFO0
)

806 
CANx
->
RF0R
 |
CAN_RF0R_RFOM0
;

811 
CANx
->
RF1R
 |
CAN_RF1R_RFOM1
;

813 
	}
}

821 
ut8_t
 
	$CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
)

823 
ut8_t
 
mesge_ndg
=0;

825 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

826 
	`as_m
(
	`IS_CAN_FIFO
(
FIFONumb
));

827 i(
FIFONumb
 =
CAN_FIFO0
)

829 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF0R
&(
ut32_t
)0x03);

831 i(
FIFONumb
 =
CAN_FIFO1
)

833 
mesge_ndg
 = (
ut8_t
)(
CANx
->
RF1R
&(
ut32_t
)0x03);

837 
mesge_ndg
 = 0;

839  
mesge_ndg
;

840 
	}
}

871 
ut8_t
 
	$CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
CAN_OtgMode
)

873 
ut8_t
 
us
 = 
CAN_ModeStus_Faed
;

876 
ut32_t
 
timeout
 = 
INAK_TIMEOUT
;

879 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

880 
	`as_m
(
	`IS_CAN_OPERATING_MODE
(
CAN_OtgMode
));

882 i(
CAN_OtgMode
 =
CAN_OtgMode_Inlizi
)

885 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_SLEEP
)| 
CAN_MCR_INRQ
);

888 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
&& (
timeout
 != 0))

890 
timeout
--;

892 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_INAK
)

894 
us
 = 
CAN_ModeStus_Faed
;

898 
us
 = 
CAN_ModeStus_Sucss
;

901 i(
CAN_OtgMode
 =
CAN_OtgMode_Nm
)

904 
CANx
->
MCR
 &(
ut32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

907 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!0&& (
timeout
!=0))

909 
timeout
--;

911 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

913 
us
 = 
CAN_ModeStus_Faed
;

917 
us
 = 
CAN_ModeStus_Sucss
;

920 i(
CAN_OtgMode
 =
CAN_OtgMode_S˕
)

923 
CANx
->
MCR
 = (
ut32_t
)((CANx->MCR & (ut32_t)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

926 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
&& (
timeout
!=0))

928 
timeout
--;

930 i((
CANx
->
MSR
 & 
CAN_MODE_MASK
!
CAN_MSR_SLAK
)

932 
us
 = 
CAN_ModeStus_Faed
;

936 
us
 = 
CAN_ModeStus_Sucss
;

941 
us
 = 
CAN_ModeStus_Faed
;

944  (
ut8_t

us
;

945 
	}
}

952 
ut8_t
 
	$CAN_S˕
(
CAN_TyDef
* 
CANx
)

954 
ut8_t
 
pus
 = 
CAN_S˕_Faed
;

957 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

960 
CANx
->
MCR
 = (((CANx->MCR& (
ut32_t
)(~(ut32_t)
CAN_MCR_INRQ
)| 
CAN_MCR_SLEEP
);

963 i((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

966 
pus
 = 
CAN_S˕_Ok
;

969  (
ut8_t
)
pus
;

970 
	}
}

977 
ut8_t
 
	$CAN_WakeUp
(
CAN_TyDef
* 
CANx
)

979 
ut32_t
 
wa_ak
 = 
SLAK_TIMEOUT
;

980 
ut8_t
 
wakeupus
 = 
CAN_WakeUp_Faed
;

983 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

986 
CANx
->
MCR
 &~(
ut32_t
)
CAN_MCR_SLEEP
;

989 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
=CAN_MSR_SLAK)&&(
wa_ak
!=0x00))

991 
wa_ak
--;

993 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

996 
wakeupus
 = 
CAN_WakeUp_Ok
;

999  (
ut8_t
)
wakeupus
;

1000 
	}
}

1039 
ut8_t
 
	$CAN_GLaECode
(
CAN_TyDef
* 
CANx
)

1041 
ut8_t
 
rcode
=0;

1044 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1047 
rcode
 = (((
ut8_t
)
CANx
->
ESR
& (ut8_t)
CAN_ESR_LEC
);

1050  
rcode
;

1051 
	}
}

1064 
ut8_t
 
	$CAN_GReiveECou
(
CAN_TyDef
* 
CANx
)

1066 
ut8_t
 
cou
=0;

1069 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1072 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

1075  
cou
;

1076 
	}
}

1084 
ut8_t
 
	$CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
)

1086 
ut8_t
 
cou
=0;

1089 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1092 
cou
 = (
ut8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

1095  
cou
;

1096 
	}
}

1289 
	$CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
)

1292 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1293 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1296 i(
NewS
 !
DISABLE
)

1299 
CANx
->
IER
 |
CAN_IT
;

1304 
CANx
->
IER
 &~
CAN_IT
;

1306 
	}
}

1329 
FgStus
 
	$CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1331 
FgStus
 
bus
 = 
RESET
;

1334 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1335 
	`as_m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1338 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
!(
ut32_t
)
RESET
)

1341 i((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1344 
bus
 = 
SET
;

1349 
bus
 = 
RESET
;

1352 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
!(
ut32_t
)
RESET
)

1355 i((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1358 
bus
 = 
SET
;

1363 
bus
 = 
RESET
;

1366 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
!(
ut32_t
)
RESET
)

1369 i((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1372 
bus
 = 
SET
;

1377 
bus
 = 
RESET
;

1380 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
!(
ut32_t
)
RESET
)

1383 i((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)!(
ut32_t
)
RESET
)

1386 
bus
 = 
SET
;

1391 
bus
 = 
RESET
;

1397 i((
ut32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)!(ut32_t)
RESET
)

1400 
bus
 = 
SET
;

1405 
bus
 = 
RESET
;

1409  
bus
;

1410 
	}
}

1429 
	$CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
)

1431 
ut32_t
 
agtmp
=0;

1433 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1434 
	`as_m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1436 i(
CAN_FLAG
 =
CAN_FLAG_LEC
)

1439 
CANx
->
ESR
 = (
ut32_t
)
RESET
;

1443 
agtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1445 i((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ut32_t
)
RESET
)

1448 
CANx
->
RF0R
 = (
ut32_t
)(
agtmp
);

1450 i((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ut32_t
)
RESET
)

1453 
CANx
->
RF1R
 = (
ut32_t
)(
agtmp
);

1455 i((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ut32_t
)
RESET
)

1458 
CANx
->
TSR
 = (
ut32_t
)(
agtmp
);

1463 
CANx
->
MSR
 = (
ut32_t
)(
agtmp
);

1466 
	}
}

1489 
ITStus
 
	$CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1491 
ITStus
 
us
 = 
RESET
;

1493 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1494 
	`as_m
(
	`IS_CAN_IT
(
CAN_IT
));

1497 if((
CANx
->
IER
 & 
CAN_IT
!
RESET
)

1500 
CAN_IT
)

1502 
CAN_IT_TME
:

1504 
us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1506 
CAN_IT_FMP0
:

1508 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1510 
CAN_IT_FF0
:

1512 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1514 
CAN_IT_FOV0
:

1516 
us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1518 
CAN_IT_FMP1
:

1520 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1522 
CAN_IT_FF1
:

1524 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1526 
CAN_IT_FOV1
:

1528 
us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1530 
CAN_IT_WKU
:

1532 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1534 
CAN_IT_SLK
:

1536 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1538 
CAN_IT_EWG
:

1540 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1542 
CAN_IT_EPV
:

1544 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1546 
CAN_IT_BOF
:

1548 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1550 
CAN_IT_LEC
:

1552 
us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1554 
CAN_IT_ERR
:

1556 
us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1560 
us
 = 
RESET
;

1567 
us
 = 
RESET
;

1571  
us
;

1572 
	}
}

1593 
	$CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
)

1596 
	`as_m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1597 
	`as_m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1599 
CAN_IT
)

1601 
CAN_IT_TME
:

1603 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1605 
CAN_IT_FF0
:

1607 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1609 
CAN_IT_FOV0
:

1611 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1613 
CAN_IT_FF1
:

1615 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1617 
CAN_IT_FOV1
:

1619 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1621 
CAN_IT_WKU
:

1623 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1625 
CAN_IT_SLK
:

1627 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1629 
CAN_IT_EWG
:

1631 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1634 
CAN_IT_EPV
:

1636 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1639 
CAN_IT_BOF
:

1641 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1644 
CAN_IT_LEC
:

1646 
CANx
->
ESR
 = 
RESET
;

1648 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1650 
CAN_IT_ERR
:

1652 
CANx
->
ESR
 = 
RESET
;

1654 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1660 
	}
}

1671 
ITStus
 
	$CheckITStus
(
ut32_t
 
CAN_Reg
, ut32_
It_B
)

1673 
ITStus
 
ndgbus
 = 
RESET
;

1675 i((
CAN_Reg
 & 
It_B
!(
ut32_t
)
RESET
)

1678 
ndgbus
 = 
SET
;

1683 
ndgbus
 = 
RESET
;

1685  
ndgbus
;

1686 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cec.c

93 
	~"m32f4xx_c.h
"

94 
	~"m32f4xx_rcc.h
"

104 #i
defed
(
STM32F446xx
)

107 
	#BROADCAST_ADDRESS
 ((
ut32_t
)0x0000F)

	)

108 
	#CFGR_CLEAR_MASK
 ((
ut32_t
)0x7000FE00

	)

145 
	$CEC_DeIn
()

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
ENABLE
);

148 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_CEC
, 
DISABLE
);

149 
	}
}

159 
	$CEC_In
(
CEC_InTyDef
* 
CEC_InSu
)

161 
ut32_t
 
tmeg
 = 0;

164 
	`as_m
(
	`IS_CEC_SIGNAL_FREE_TIME
(
CEC_InSu
->
CEC_SiglFeTime
));

165 
	`as_m
(
	`IS_CEC_RX_TOLERANCE
(
CEC_InSu
->
CEC_RxTޔ
));

166 
	`as_m
(
	`IS_CEC_STOP_RECEPTION
(
CEC_InSu
->
CEC_StRei
));

167 
	`as_m
(
	`IS_CEC_BIT_RISING_ERROR
(
CEC_InSu
->
CEC_BRisgE
));

168 
	`as_m
(
	`IS_CEC_LONG_BIT_PERIOD_ERROR
(
CEC_InSu
->
CEC_LgBPiodE
));

169 
	`as_m
(
	`IS_CEC_BDR_NO_GEN_ERROR
(
CEC_InSu
->
CEC_BRDNoG
));

170 
	`as_m
(
	`IS_CEC_SFT_OPTION
(
CEC_InSu
->
CEC_SFTOi
));

173 
tmeg
 = 
CEC
->
CFGR
;

176 
tmeg
 &
CFGR_CLEAR_MASK
;

179 
tmeg
 |(
CEC_InSu
->
CEC_SiglFeTime
 | CEC_InSu->
CEC_RxTޔ
 |

180 
CEC_InSu
->
CEC_StRei
 | CEC_InSu->
CEC_BRisgE
 |

181 
CEC_InSu
->
CEC_LgBPiodE
| CEC_InSu->
CEC_BRDNoG
 |

182 
CEC_InSu
->
CEC_SFTOi
);

185 
CEC
->
CFGR
 = 
tmeg
;

186 
	}
}

194 
	$CEC_SuIn
(
CEC_InTyDef
* 
CEC_InSu
)

196 
CEC_InSu
->
CEC_SiglFeTime
 = 
CEC_SiglFeTime_Sndd
;

197 
CEC_InSu
->
CEC_RxTޔ
 = 
CEC_RxTޔ_Sndd
;

198 
CEC_InSu
->
CEC_StRei
 = 
CEC_StRei_Off
;

199 
CEC_InSu
->
CEC_BRisgE
 = 
CEC_BRisgE_Off
;

200 
CEC_InSu
->
CEC_LgBPiodE
 = 
CEC_LgBPiodE_Off
;

201 
CEC_InSu
->
CEC_BRDNoG
 = 
CEC_BRDNoG_Off
;

202 
CEC_InSu
->
CEC_SFTOi
 = 
CEC_SFTOi_Off
;

203 
	}
}

211 
	$CEC_Cmd
(
FuniڮS
 
NewS
)

213 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

215 i(
NewS
 !
DISABLE
)

218 
CEC
->
CR
 |
CEC_CR_CECEN
;

223 
CEC
->
CR
 &~
CEC_CR_CECEN
;

225 
	}
}

233 
	$CEC_LiModeCmd
(
FuniڮS
 
NewS
)

235 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

237 i(
NewS
 !
DISABLE
)

240 
CEC
->
CFGR
 |
CEC_CFGR_LSTN
;

245 
CEC
->
CFGR
 &~
CEC_CFGR_LSTN
;

247 
	}
}

254 
	$CEC_OwnAddssCfig
(
ut8_t
 
CEC_OwnAddss
)

256 
ut32_t
 
tmp
 =0x00;

258 
	`as_m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAddss
));

259 
tmp
 = 1 <<(
CEC_OwnAddss
 + 16);

261 
CEC
->
CFGR
 |
tmp
;

262 
	}
}

269 
	$CEC_OwnAddssCˬ
()

272 
CEC
->
CFGR
 = 0x0;

273 
	}
}

299 
	$CEC_SdDa
(
ut8_t
 
Da
)

302 
CEC
->
TXDR
 = 
Da
;

303 
	}
}

310 
ut8_t
 
	$CEC_ReiveDa
()

313  (
ut8_t
)(
CEC
->
RXDR
);

314 
	}
}

321 
	$CEC_SOfMesge
()

324 
CEC
->
CR
 |
CEC_CR_TXSOM
;

325 
	}
}

332 
	$CEC_EndOfMesge
()

335 
CEC
->
CR
 |
CEC_CR_TXEOM
;

336 
	}
}

432 
	$CEC_ITCfig
(
ut16_t
 
CEC_IT
, 
FuniڮS
 
NewS
)

434 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

435 
	`as_m
(
	`IS_CEC_IT
(
CEC_IT
));

437 i(
NewS
 !
DISABLE
)

440 
CEC
->
IER
 |
CEC_IT
;

444 
CEC_IT
 =~CEC_IT;

446 
CEC
->
IER
 &
CEC_IT
;

448 
	}
}

469 
FgStus
 
	$CEC_GFgStus
(
ut16_t
 
CEC_FLAG
)

471 
FgStus
 
bus
 = 
RESET
;

473 
	`as_m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

476 i((
CEC
->
ISR
 & 
CEC_FLAG
!(
ut16_t
)
RESET
)

479 
bus
 = 
SET
;

484 
bus
 = 
RESET
;

488  
bus
;

489 
	}
}

510 
	$CEC_CˬFg
(
ut32_t
 
CEC_FLAG
)

512 
	`as_m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

515 
CEC
->
ISR
 = 
CEC_FLAG
;

516 
	}
}

537 
ITStus
 
	$CEC_GITStus
(
ut16_t
 
CEC_IT
)

539 
ITStus
 
bus
 = 
RESET
;

540 
ut32_t
 
abˡus
 = 0;

543 
	`as_m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

546 
abˡus
 = (
CEC
->
IER
 & 
CEC_IT
);

549 i(((
CEC
->
ISR
 & 
CEC_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

552 
bus
 = 
SET
;

557 
bus
 = 
RESET
;

561  
bus
;

562 
	}
}

583 
	$CEC_CˬITPdgB
(
ut16_t
 
CEC_IT
)

585 
	`as_m
(
	`IS_CEC_IT
(
CEC_IT
));

588 
CEC
->
ISR
 = 
CEC_IT
;

589 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_crc.c

29 
	~"m32f4xx_c.h
"

56 
	$CRC_RetDR
()

59 
CRC
->
CR
 = 
CRC_CR_RESET
;

60 
	}
}

67 
ut32_t
 
	$CRC_CcCRC
(
ut32_t
 
Da
)

69 
CRC
->
DR
 = 
Da
;

71  (
CRC
->
DR
);

72 
	}
}

80 
ut32_t
 
	$CRC_CcBlockCRC
(
ut32_t
 
pBufr
[], ut32_
BufrLgth
)

82 
ut32_t
 
dex
 = 0;

84 
dex
 = 0; index < 
BufrLgth
; index++)

86 
CRC
->
DR
 = 
pBufr
[
dex
];

88  (
CRC
->
DR
);

89 
	}
}

96 
ut32_t
 
	$CRC_GCRC
()

98  (
CRC
->
DR
);

99 
	}
}

106 
	$CRC_SIDRegi
(
ut8_t
 
IDVue
)

108 
CRC
->
IDR
 = 
IDVue
;

109 
	}
}

116 
ut8_t
 
	$CRC_GIDRegi
()

118  (
CRC
->
IDR
);

119 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cryp.c

164 
	~"m32f4xx_yp.h
"

165 
	~"m32f4xx_rcc.h
"

166 
	~"m32f4xx.h
"

178 
	#FLAG_MASK
 ((
ut8_t
)0x20)

	)

179 
	#MAX_TIMEOUT
 ((
ut16_t
)0xFFFF)

	)

219 
	$CRYP_DeIn
()

222 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
ENABLE
);

225 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_CRYP
, 
DISABLE
);

226 
	}
}

235 
	$CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
)

238 
	`as_m
(
	`IS_CRYP_ALGOMODE
(
CRYP_InSu
->
CRYP_AlgoMode
));

239 
	`as_m
(
	`IS_CRYP_DATATYPE
(
CRYP_InSu
->
CRYP_DaTy
));

240 
	`as_m
(
	`IS_CRYP_ALGODIR
(
CRYP_InSu
->
CRYP_AlgoD
));

243 
CRYP
->
CR
 &~
CRYP_CR_ALGOMODE
;

244 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoMode
;

247 
CRYP
->
CR
 &~
CRYP_CR_DATATYPE
;

248 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_DaTy
;

251 i((
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_ECB
) &&

252 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_TDES_CBC
) &&

253 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_ECB
) &&

254 (
CRYP_InSu
->
CRYP_AlgoMode
 !
CRYP_AlgoMode_DES_CBC
))

256 
	`as_m
(
	`IS_CRYP_KEYSIZE
(
CRYP_InSu
->
CRYP_KeySize
));

257 
CRYP
->
CR
 &~
CRYP_CR_KEYSIZE
;

258 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_KeySize
;

264 
CRYP
->
CR
 &~
CRYP_CR_ALGODIR
;

265 
CRYP
->
CR
 |
CRYP_InSu
->
CRYP_AlgoD
;

266 
	}
}

274 
	$CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
)

277 
CRYP_InSu
->
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

280 
CRYP_InSu
->
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

283 
CRYP_InSu
->
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

286 
CRYP_InSu
->
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

287 
	}
}

296 
	$CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

299 
CRYP
->
K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

300 
CRYP
->
K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

301 
CRYP
->
K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

302 
CRYP
->
K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

303 
CRYP
->
K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

304 
CRYP
->
K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

305 
CRYP
->
K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

306 
CRYP
->
K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

307 
	}
}

315 
	$CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

317 
CRYP_KeyInSu
->
CRYP_Key0Le
 = 0;

318 
CRYP_KeyInSu
->
CRYP_Key0Right
 = 0;

319 
CRYP_KeyInSu
->
CRYP_Key1Le
 = 0;

320 
CRYP_KeyInSu
->
CRYP_Key1Right
 = 0;

321 
CRYP_KeyInSu
->
CRYP_Key2Le
 = 0;

322 
CRYP_KeyInSu
->
CRYP_Key2Right
 = 0;

323 
CRYP_KeyInSu
->
CRYP_Key3Le
 = 0;

324 
CRYP_KeyInSu
->
CRYP_Key3Right
 = 0;

325 
	}
}

333 
	$CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

335 
CRYP
->
IV0LR
 = 
CRYP_IVInSu
->
CRYP_IV0Le
;

336 
CRYP
->
IV0RR
 = 
CRYP_IVInSu
->
CRYP_IV0Right
;

337 
CRYP
->
IV1LR
 = 
CRYP_IVInSu
->
CRYP_IV1Le
;

338 
CRYP
->
IV1RR
 = 
CRYP_IVInSu
->
CRYP_IV1Right
;

339 
	}
}

347 
	$CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
)

349 
CRYP_IVInSu
->
CRYP_IV0Le
 = 0;

350 
CRYP_IVInSu
->
CRYP_IV0Right
 = 0;

351 
CRYP_IVInSu
->
CRYP_IV1Le
 = 0;

352 
CRYP_IVInSu
->
CRYP_IV1Right
 = 0;

353 
	}
}

366 
	$CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
)

367 { 
ut32_t
 
mp
 = 0;

370 
	`as_m
(
	`IS_CRYP_PHASE
(
CRYP_Pha
));

373 
mp
 = 
CRYP
->
CR
;

376 
mp
 &(
ut32_t
)(~
CRYP_CR_GCM_CCMPH
);

378 
mp
 |(
ut32_t
)
CRYP_Pha
;

381 
CRYP
->
CR
 = 
mp
;

382 
	}
}

391 
	$CRYP_FIFOFlush
()

394 
CRYP
->
CR
 |
CRYP_CR_FFLUSH
;

395 
	}
}

403 
	$CRYP_Cmd
(
FuniڮS
 
NewS
)

406 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

408 i(
NewS
 !
DISABLE
)

411 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

416 
CRYP
->
CR
 &~
CRYP_CR_CRYPEN
;

418 
	}
}

446 
	$CRYP_DaIn
(
ut32_t
 
Da
)

448 
CRYP
->
DR
 = 
Da
;

449 
	}
}

456 
ut32_t
 
	$CRYP_DaOut
()

458  
CRYP
->
DOUT
;

459 
	}
}

497 
EStus
 
	$CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

498 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
)

500 
__IO
 
ut32_t
 
timeout
 = 0;

501 
ut32_t
 
ckeckmask
 = 0, 
bus
;

502 
EStus
 
us
 = 
ERROR
;

505 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DIEN
;

511 i((
CRYP
->
CR
 & (
ut32_t
)(
CRYP_CR_ALGOMODE_TDES_ECB
 | 
CRYP_CR_ALGOMODE_TDES_CBC
)) != (uint32_t)0 )

513 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 ;

517 
ckeckmask
 = 
CRYP_SR_IFEM
 | 
CRYP_SR_BUSY
 | 
CRYP_SR_OFNE
;

522 
bus
 = 
CRYP
->
SR
 & 
ckeckmask
;

523 
timeout
++;

525 (
timeout
 !
MAX_TIMEOUT
&& (
bus
 !
CRYP_SR_IFEM
));

527 i((
CRYP
->
SR
 & 
ckeckmask
!
CRYP_SR_IFEM
)

529 
us
 = 
ERROR
;

537 
CRYP
->
DMACR
 &~(
ut32_t
)
CRYP_DMACR_DOEN
;

538 
CRYP
->
CR
 &~(
ut32_t
)
CRYP_CR_CRYPEN
;

541 
CRYP_CڋxtSave
->
CR_CutCfig
 = 
CRYP
->
CR
 & (
CRYP_CR_GCM_CCMPH
 |

542 
CRYP_CR_KEYSIZE
 |

543 
CRYP_CR_DATATYPE
 |

544 
CRYP_CR_ALGOMODE
 |

545 
CRYP_CR_ALGODIR
);

548 
CRYP_CڋxtSave
->
CRYP_IV0LR
 = 
CRYP
->
IV0LR
;

549 
CRYP_CڋxtSave
->
CRYP_IV0RR
 = 
CRYP
->
IV0RR
;

550 
CRYP_CڋxtSave
->
CRYP_IV1LR
 = 
CRYP
->
IV1LR
;

551 
CRYP_CڋxtSave
->
CRYP_IV1RR
 = 
CRYP
->
IV1RR
;

554 
CRYP_CڋxtSave
->
CRYP_K0LR
 = 
CRYP_KeyInSu
->
CRYP_Key0Le
;

555 
CRYP_CڋxtSave
->
CRYP_K0RR
 = 
CRYP_KeyInSu
->
CRYP_Key0Right
;

556 
CRYP_CڋxtSave
->
CRYP_K1LR
 = 
CRYP_KeyInSu
->
CRYP_Key1Le
;

557 
CRYP_CڋxtSave
->
CRYP_K1RR
 = 
CRYP_KeyInSu
->
CRYP_Key1Right
;

558 
CRYP_CڋxtSave
->
CRYP_K2LR
 = 
CRYP_KeyInSu
->
CRYP_Key2Le
;

559 
CRYP_CڋxtSave
->
CRYP_K2RR
 = 
CRYP_KeyInSu
->
CRYP_Key2Right
;

560 
CRYP_CڋxtSave
->
CRYP_K3LR
 = 
CRYP_KeyInSu
->
CRYP_Key3Le
;

561 
CRYP_CڋxtSave
->
CRYP_K3RR
 = 
CRYP_KeyInSu
->
CRYP_Key3Right
;

564 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[0] = 
CRYP
->
CSGCMCCM0R
;

565 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[1] = 
CRYP
->
CSGCMCCM1R
;

566 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[2] = 
CRYP
->
CSGCMCCM2R
;

567 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[3] = 
CRYP
->
CSGCMCCM3R
;

568 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[4] = 
CRYP
->
CSGCMCCM4R
;

569 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[5] = 
CRYP
->
CSGCMCCM5R
;

570 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[6] = 
CRYP
->
CSGCMCCM6R
;

571 
CRYP_CڋxtSave
->
CRYP_CSGCMCCMR
[7] = 
CRYP
->
CSGCMCCM7R
;

573 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[0] = 
CRYP
->
CSGCM0R
;

574 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[1] = 
CRYP
->
CSGCM1R
;

575 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[2] = 
CRYP
->
CSGCM2R
;

576 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[3] = 
CRYP
->
CSGCM3R
;

577 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[4] = 
CRYP
->
CSGCM4R
;

578 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[5] = 
CRYP
->
CSGCM5R
;

579 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[6] = 
CRYP
->
CSGCM6R
;

580 
CRYP_CڋxtSave
->
CRYP_CSGCMR
[7] = 
CRYP
->
CSGCM7R
;

585 
us
 = 
SUCCESS
;

588  
us
;

589 
	}
}

602 
	$CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
)

606 
CRYP
->
CR
 = 
CRYP_CڋxtRee
->
CR_CutCfig
;

609 
CRYP
->
K0LR
 = 
CRYP_CڋxtRee
->
CRYP_K0LR
;

610 
CRYP
->
K0RR
 = 
CRYP_CڋxtRee
->
CRYP_K0RR
;

611 
CRYP
->
K1LR
 = 
CRYP_CڋxtRee
->
CRYP_K1LR
;

612 
CRYP
->
K1RR
 = 
CRYP_CڋxtRee
->
CRYP_K1RR
;

613 
CRYP
->
K2LR
 = 
CRYP_CڋxtRee
->
CRYP_K2LR
;

614 
CRYP
->
K2RR
 = 
CRYP_CڋxtRee
->
CRYP_K2RR
;

615 
CRYP
->
K3LR
 = 
CRYP_CڋxtRee
->
CRYP_K3LR
;

616 
CRYP
->
K3RR
 = 
CRYP_CڋxtRee
->
CRYP_K3RR
;

619 
CRYP
->
IV0LR
 = 
CRYP_CڋxtRee
->
CRYP_IV0LR
;

620 
CRYP
->
IV0RR
 = 
CRYP_CڋxtRee
->
CRYP_IV0RR
;

621 
CRYP
->
IV1LR
 = 
CRYP_CڋxtRee
->
CRYP_IV1LR
;

622 
CRYP
->
IV1RR
 = 
CRYP_CڋxtRee
->
CRYP_IV1RR
;

625 
CRYP
->
CSGCMCCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[0];

626 
CRYP
->
CSGCMCCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[1];

627 
CRYP
->
CSGCMCCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[2];

628 
CRYP
->
CSGCMCCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[3];

629 
CRYP
->
CSGCMCCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[4];

630 
CRYP
->
CSGCMCCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[5];

631 
CRYP
->
CSGCMCCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[6];

632 
CRYP
->
CSGCMCCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMCCMR
[7];

634 
CRYP
->
CSGCM0R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[0];

635 
CRYP
->
CSGCM1R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[1];

636 
CRYP
->
CSGCM2R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[2];

637 
CRYP
->
CSGCM3R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[3];

638 
CRYP
->
CSGCM4R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[4];

639 
CRYP
->
CSGCM5R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[5];

640 
CRYP
->
CSGCM6R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[6];

641 
CRYP
->
CSGCM7R
 = 
CRYP_CڋxtRee
->
CRYP_CSGCMR
[7];

644 
CRYP
->
CR
 |
CRYP_CR_CRYPEN
;

645 
	}
}

681 
	$CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
)

684 
	`as_m
(
	`IS_CRYP_DMAREQ
(
CRYP_DMAReq
));

685 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

687 i(
NewS
 !
DISABLE
)

690 
CRYP
->
DMACR
 |
CRYP_DMAReq
;

695 
CRYP
->
DMACR
 &(
ut8_t
)~
CRYP_DMAReq
;

697 
	}
}

799 
	$CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
)

802 
	`as_m
(
	`IS_CRYP_CONFIG_IT
(
CRYP_IT
));

803 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
CRYP
->
IMSCR
 |
CRYP_IT
;

813 
CRYP
->
IMSCR
 &(
ut8_t
)~
CRYP_IT
;

815 
	}
}

827 
ITStus
 
	$CRYP_GITStus
(
ut8_t
 
CRYP_IT
)

829 
ITStus
 
bus
 = 
RESET
;

831 
	`as_m
(
	`IS_CRYP_GET_IT
(
CRYP_IT
));

834 i((
CRYP
->
MISR
 & 
CRYP_IT
!(
ut8_t
)
RESET
)

837 
bus
 = 
SET
;

842 
bus
 = 
RESET
;

845  
bus
;

846 
	}
}

853 
FuniڮS
 
	$CRYP_GCmdStus
()

855 
FuniڮS
 
e
 = 
DISABLE
;

857 i((
CRYP
->
CR
 & 
CRYP_CR_CRYPEN
) != 0)

860 
e
 = 
ENABLE
;

865 
e
 = 
DISABLE
;

867  
e
;

868 
	}
}

883 
FgStus
 
	$CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
)

885 
FgStus
 
bus
 = 
RESET
;

886 
ut32_t
 
meg
 = 0;

889 
	`as_m
(
	`IS_CRYP_GET_FLAG
(
CRYP_FLAG
));

892 i((
CRYP_FLAG
 & 
FLAG_MASK
) != 0x00)

894 
meg
 = 
CRYP
->
RISR
;

898 
meg
 = 
CRYP
->
SR
;

903 i((
meg
 & 
CRYP_FLAG
 ) !(
ut8_t
)
RESET
)

906 
bus
 = 
SET
;

911 
bus
 = 
RESET
;

915  
bus
;

916 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cryp_aes.c

55 
	~"m32f4xx_yp.h
"

68 
	#AESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

106 
EStus
 
	$CRYP_AES_ECB
(
ut8_t
 
Mode
, ut8_t* 
Key
, 
ut16_t
 
Keysize
,

107 
ut8_t
* 
Iut
, 
ut32_t
 
Ingth
, ut8_t* 
Ouut
)

109 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

110 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

111 
__IO
 
ut32_t
 
cou
 = 0;

112 
ut32_t
 
busyus
 = 0;

113 
EStus
 
us
 = 
SUCCESS
;

114 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

115 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

116 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

117 
ut32_t
 
i
 = 0;

120 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

122 
Keysize
)

125 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

126 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

127 
keyaddr
+=4;

128 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

129 
keyaddr
+=4;

130 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

135 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

136 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

137 
keyaddr
+=4;

138 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

139 
keyaddr
+=4;

140 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

141 
keyaddr
+=4;

142 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

143 
keyaddr
+=4;

144 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

145 
keyaddr
+=4;

146 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

149 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

150 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

151 
keyaddr
+=4;

152 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

153 
keyaddr
+=4;

154 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

155 
keyaddr
+=4;

156 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

157 
keyaddr
+=4;

158 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

159 
keyaddr
+=4;

160 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

161 
keyaddr
+=4;

162 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

163 
keyaddr
+=4;

164 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

171 if(
Mode
 =
MODE_DECRYPT
)

174 
	`CRYP_FIFOFlush
();

177 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

178 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

179 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

180 
	`CRYP_In
(&
AES_CRYP_InSuu
);

183 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

186 
	`CRYP_Cmd
(
ENABLE
);

191 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

192 
cou
++;

193 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

195 i(
busyus
 !
RESET
)

197 
us
 = 
ERROR
;

202 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

209 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

212 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

215 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_ECB
;

216 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

217 
	`CRYP_In
(&
AES_CRYP_InSuu
);

220 
	`CRYP_FIFOFlush
();

223 
	`CRYP_Cmd
(
ENABLE
);

225 if(
	`CRYP_GCmdStus
(=
DISABLE
)

229 (
ERROR
);

232 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

236 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

237 
puddr
+=4;

238 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

239 
puddr
+=4;

240 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

241 
puddr
+=4;

242 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

243 
puddr
+=4;

246 
cou
 = 0;

249 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

250 
cou
++;

251 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

253 i(
busyus
 !
RESET
)

255 
us
 = 
ERROR
;

261 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

262 
ouuddr
+=4;

263 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

264 
ouuddr
+=4;

265 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

266 
ouuddr
+=4;

267 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

268 
ouuddr
+=4;

273 
	`CRYP_Cmd
(
DISABLE
);

275  
us
;

276 
	}
}

294 
EStus
 
	$CRYP_AES_CBC
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

295 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

296 
ut8_t
 *
Ouut
)

298 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

299 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

300 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

301 
__IO
 
ut32_t
 
cou
 = 0;

302 
ut32_t
 
busyus
 = 0;

303 
EStus
 
us
 = 
SUCCESS
;

304 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

305 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

306 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

307 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

308 
ut32_t
 
i
 = 0;

311 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

313 
Keysize
)

316 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

317 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

318 
keyaddr
+=4;

319 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

320 
keyaddr
+=4;

321 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

322 
keyaddr
+=4;

323 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

326 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

327 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

328 
keyaddr
+=4;

329 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

330 
keyaddr
+=4;

331 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

332 
keyaddr
+=4;

333 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

334 
keyaddr
+=4;

335 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

336 
keyaddr
+=4;

337 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

340 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

341 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

342 
keyaddr
+=4;

343 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

344 
keyaddr
+=4;

345 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

346 
keyaddr
+=4;

347 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

348 
keyaddr
+=4;

349 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

350 
keyaddr
+=4;

351 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

352 
keyaddr
+=4;

353 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

354 
keyaddr
+=4;

355 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

362 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

363 
ivaddr
+=4;

364 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

365 
ivaddr
+=4;

366 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

367 
ivaddr
+=4;

368 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

372 if(
Mode
 =
MODE_DECRYPT
)

375 
	`CRYP_FIFOFlush
();

378 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

379 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_Key
;

380 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_32b
;

382 
	`CRYP_In
(&
AES_CRYP_InSuu
);

385 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

388 
	`CRYP_Cmd
(
ENABLE
);

393 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

394 
cou
++;

395 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

397 i(
busyus
 !
RESET
)

399 
us
 = 
ERROR
;

404 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

410 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

413 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

415 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CBC
;

416 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

417 
	`CRYP_In
(&
AES_CRYP_InSuu
);

420 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

423 
	`CRYP_FIFOFlush
();

426 
	`CRYP_Cmd
(
ENABLE
);

428 if(
	`CRYP_GCmdStus
(=
DISABLE
)

432 (
ERROR
);

435 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

439 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

440 
puddr
+=4;

441 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

442 
puddr
+=4;

443 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

444 
puddr
+=4;

445 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

446 
puddr
+=4;

448 
cou
 = 0;

451 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

452 
cou
++;

453 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

455 i(
busyus
 !
RESET
)

457 
us
 = 
ERROR
;

463 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

464 
ouuddr
+=4;

465 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

466 
ouuddr
+=4;

467 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

468 
ouuddr
+=4;

469 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

470 
ouuddr
+=4;

475 
	`CRYP_Cmd
(
DISABLE
);

477  
us
;

478 
	}
}

496 
EStus
 
	$CRYP_AES_CTR
(
ut8_t
 
Mode
, ut8_
InVes
[16], ut8_*
Key
,

497 
ut16_t
 
Keysize
, 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

498 
ut8_t
 *
Ouut
)

500 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

501 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

502 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

503 
__IO
 
ut32_t
 
cou
 = 0;

504 
ut32_t
 
busyus
 = 0;

505 
EStus
 
us
 = 
SUCCESS
;

506 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

507 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

508 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

509 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

510 
ut32_t
 
i
 = 0;

513 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

515 
Keysize
)

518 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

519 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

520 
keyaddr
+=4;

521 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

522 
keyaddr
+=4;

523 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

524 
keyaddr
+=4;

525 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

528 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

529 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

530 
keyaddr
+=4;

531 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

532 
keyaddr
+=4;

533 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

534 
keyaddr
+=4;

535 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

536 
keyaddr
+=4;

537 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

538 
keyaddr
+=4;

539 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

542 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

543 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

544 
keyaddr
+=4;

545 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

546 
keyaddr
+=4;

547 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

548 
keyaddr
+=4;

549 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

550 
keyaddr
+=4;

551 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

552 
keyaddr
+=4;

553 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

554 
keyaddr
+=4;

555 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

556 
keyaddr
+=4;

557 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

563 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

564 
ivaddr
+=4;

565 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

566 
ivaddr
+=4;

567 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

568 
ivaddr
+=4;

569 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

572 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

575 if(
Mode
 =
MODE_DECRYPT
)

578 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

584 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

586 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CTR
;

587 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

588 
	`CRYP_In
(&
AES_CRYP_InSuu
);

591 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

594 
	`CRYP_FIFOFlush
();

597 
	`CRYP_Cmd
(
ENABLE
);

599 if(
	`CRYP_GCmdStus
(=
DISABLE
)

603 (
ERROR
);

606 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=16)

610 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

611 
puddr
+=4;

612 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

613 
puddr
+=4;

614 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

615 
puddr
+=4;

616 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

617 
puddr
+=4;

619 
cou
 = 0;

622 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

623 
cou
++;

624 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

626 i(
busyus
 !
RESET
)

628 
us
 = 
ERROR
;

634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

635 
ouuddr
+=4;

636 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

637 
ouuddr
+=4;

638 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

639 
ouuddr
+=4;

640 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

641 
ouuddr
+=4;

645 
	`CRYP_Cmd
(
DISABLE
);

647  
us
;

648 
	}
}

670 
EStus
 
	$CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

671 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

672 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

673 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

674 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
)

676 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

677 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

678 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

679 
__IO
 
ut32_t
 
cou
 = 0;

680 
ut32_t
 
busyus
 = 0;

681 
EStus
 
us
 = 
SUCCESS
;

682 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

683 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

684 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

685 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

686 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

687 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

688 
ut64_t
 
hdngth
 = 
HLgth
 * 8;

689 
ut64_t
 
pugth
 = 
ILgth
 * 8;

690 
ut32_t
 
locou
 = 0;

693 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

695 
Keysize
)

698 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

699 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

700 
keyaddr
+=4;

701 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

702 
keyaddr
+=4;

703 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

704 
keyaddr
+=4;

705 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

708 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

709 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

710 
keyaddr
+=4;

711 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

712 
keyaddr
+=4;

713 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

714 
keyaddr
+=4;

715 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

716 
keyaddr
+=4;

717 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

718 
keyaddr
+=4;

719 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

722 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

723 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

724 
keyaddr
+=4;

725 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

726 
keyaddr
+=4;

727 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

728 
keyaddr
+=4;

729 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

730 
keyaddr
+=4;

731 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

732 
keyaddr
+=4;

733 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

734 
keyaddr
+=4;

735 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

736 
keyaddr
+=4;

737 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

744 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

745 
ivaddr
+=4;

746 
AES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

747 
ivaddr
+=4;

748 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

749 
ivaddr
+=4;

750 
AES_CRYP_IVInSuu
.
CRYP_IV1Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

753 if(
Mode
 =
MODE_ENCRYPT
)

756 
	`CRYP_FIFOFlush
();

759 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

762 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

765 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

766 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

767 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

768 
	`CRYP_In
(&
AES_CRYP_InSuu
);

772 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

775 
	`CRYP_Cmd
(
ENABLE
);

778 
	`CRYP_GCmdStus
(=
ENABLE
)

783 if(
HLgth
 != 0)

786 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

789 
	`CRYP_Cmd
(
ENABLE
);

791 if(
	`CRYP_GCmdStus
(=
DISABLE
)

795 (
ERROR
);

798 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

801 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

806 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

807 
hdaddr
+=4;

808 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

809 
hdaddr
+=4;

810 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

811 
hdaddr
+=4;

812 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

813 
hdaddr
+=4;

817 
cou
 = 0;

820 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

821 
cou
++;

822 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

824 i(
busyus
 !
RESET
)

826 
us
 = 
ERROR
;

831 if(
ILgth
 != 0)

834 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

837 
	`CRYP_Cmd
(
ENABLE
);

839 if(
	`CRYP_GCmdStus
(=
DISABLE
)

843 (
ERROR
);

846 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

849 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

853 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

854 
puddr
+=4;

855 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

856 
puddr
+=4;

857 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

858 
puddr
+=4;

859 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

860 
puddr
+=4;

863 
cou
 = 0;

866 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

867 
cou
++;

868 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

870 i(
busyus
 !
RESET
)

872 
us
 = 
ERROR
;

877 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

882 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

883 
ouuddr
+=4;

884 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

885 
ouuddr
+=4;

886 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

887 
ouuddr
+=4;

888 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

889 
ouuddr
+=4;

896 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

899 
	`CRYP_Cmd
(
ENABLE
);

901 if(
	`CRYP_GCmdStus
(=
DISABLE
)

905 (
ERROR
);

909 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

910 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

911 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

912 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

914 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

918 
gaddr
 = (
ut32_t
)
AuthTAG
;

920 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

921 
gaddr
+=4;

922 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

923 
gaddr
+=4;

924 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

925 
gaddr
+=4;

926 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

927 
gaddr
+=4;

933 
	`CRYP_FIFOFlush
();

936 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

939 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

942 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

943 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_GCM
;

944 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

945 
	`CRYP_In
(&
AES_CRYP_InSuu
);

949 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

952 
	`CRYP_Cmd
(
ENABLE
);

955 
	`CRYP_GCmdStus
(=
ENABLE
)

960 if(
HLgth
 != 0)

963 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

966 
	`CRYP_Cmd
(
ENABLE
);

968 if(
	`CRYP_GCmdStus
(=
DISABLE
)

972 (
ERROR
);

975 
locou
 = 0; (locou < 
HLgth
);oopcounter+=16)

978 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

983 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

984 
hdaddr
+=4;

985 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

986 
hdaddr
+=4;

987 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

988 
hdaddr
+=4;

989 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

990 
hdaddr
+=4;

994 
cou
 = 0;

997 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

998 
cou
++;

999 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1001 i(
busyus
 !
RESET
)

1003 
us
 = 
ERROR
;

1008 if(
ILgth
 != 0)

1011 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1014 
	`CRYP_Cmd
(
ENABLE
);

1016 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1020 (
ERROR
);

1023 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1026 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1030 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1031 
puddr
+=4;

1032 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1033 
puddr
+=4;

1034 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1035 
puddr
+=4;

1036 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1037 
puddr
+=4;

1040 
cou
 = 0;

1043 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1044 
cou
++;

1045 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1047 i(
busyus
 !
RESET
)

1049 
us
 = 
ERROR
;

1054 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1059 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1060 
ouuddr
+=4;

1061 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1062 
ouuddr
+=4;

1063 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1064 
ouuddr
+=4;

1065 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1066 
ouuddr
+=4;

1073 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1076 
	`CRYP_Cmd
(
ENABLE
);

1078 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1082 (
ERROR
);

1086 
	`CRYP_DaIn
(
	`__REV
(
hdngth
>>32));

1087 
	`CRYP_DaIn
(
	`__REV
(
hdngth
));

1088 
	`CRYP_DaIn
(
	`__REV
(
pugth
>>32));

1089 
	`CRYP_DaIn
(
	`__REV
(
pugth
));

1091 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1095 
gaddr
 = (
ut32_t
)
AuthTAG
;

1097 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1098 
gaddr
+=4;

1099 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1100 
gaddr
+=4;

1101 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1102 
gaddr
+=4;

1103 *(
ut32_t
*)(
gaddr

	`CRYP_DaOut
();

1104 
gaddr
+=4;

1107 
	`CRYP_Cmd
(
DISABLE
);

1109  
us
;

1110 
	}
}

1135 
EStus
 
	$CRYP_AES_CCM
(
ut8_t
 
Mode
,

1136 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

1137 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

1138 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

1139 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

1140 
ut8_t
 *
Ouut
,

1141 
ut8_t
 *
AuthTAG
, 
ut32_t
 
TAGSize
)

1143 
CRYP_InTyDef
 
AES_CRYP_InSuu
;

1144 
CRYP_KeyInTyDef
 
AES_CRYP_KeyInSuu
;

1145 
CRYP_IVInTyDef
 
AES_CRYP_IVInSuu
;

1146 
__IO
 
ut32_t
 
cou
 = 0;

1147 
ut32_t
 
busyus
 = 0;

1148 
EStus
 
us
 = 
SUCCESS
;

1149 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

1150 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

1151 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

1152 
ut32_t
 
hdaddr
 = (ut32_t)
Hd
;

1153 
ut32_t
 
gaddr
 = (ut32_t)
AuthTAG
;

1154 
ut32_t
 
hdsize
 = 
HLgth
;

1155 
ut32_t
 
locou
 = 0;

1156 
ut32_t
 
bufridx
 = 0;

1157 
ut8_t
 
blockb0
[16] = {0};

1158 
ut8_t
 
r
[16] = {0};

1159 
ut32_t
 
mag
[4] = {0};

1160 
ut32_t
 
ddr
 = (ut32_t)
r
;

1161 
ut32_t
 
b0addr
 = (ut32_t)
blockb0
;

1164 if(
hdsize
 != 0)

1167 if(
hdsize
 < 65280)

1169 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
 >> 8) & 0xFF);

1170 
HBufr
[
bufridx
++] = (
ut8_t
((
hdsize
) & 0xFF);

1171 
hdsize
 += 2;

1176 
HBufr
[
bufridx
++] = 0xFF;

1177 
HBufr
[
bufridx
++] = 0xFE;

1178 
HBufr
[
bufridx
++] = 
hdsize
 & 0xff000000;

1179 
HBufr
[
bufridx
++] = 
hdsize
 & 0x00ff0000;

1180 
HBufr
[
bufridx
++] = 
hdsize
 & 0x0000ff00;

1181 
HBufr
[
bufridx
++] = 
hdsize
 & 0x000000ff;

1182 
hdsize
 += 6;

1185 
locou
 = 0;ocou < 
hdsize
;oopcounter++)

1187 
HBufr
[
bufridx
++] = 
Hd
[
locou
];

1190 i((
hdsize
 % 16) != 0)

1193 
locou
 = 
hdsize
;oopcounter <= ((headersize/16) + 1) * 16;oopcounter++)

1195 
HBufr
[
locou
] = 0;

1198 
hdsize
 = ((headersize/16) + 1) * 16;

1201 
hdaddr
 = (
ut32_t
)
HBufr
;

1204 if(
hdsize
 != 0)

1206 
blockb0
[0] = 0x40;

1209 
blockb0
[0] |0u | ((((
ut8_t

TAGSize
 - 2/ 2& 0x07 ) << 3 ) | ( ( (ut8_t(15 - 
NSize
) - 1) & 0x07);

1211 
locou
 = 0;ocou < 
NSize
;oopcounter++)

1213 
blockb0
[
locou
+1] = 
N
[loopcounter];

1215  ; 
locou
 < 13;oopcounter++)

1217 
blockb0
[
locou
+1] = 0;

1220 
blockb0
[14] = ((
ILgth
 >> 8) & 0xFF);

1221 
blockb0
[15] = (
ILgth
 & 0xFF);

1230 
r
[0] = 
blockb0
[0] & 0x07;

1232 
locou
 = 1;ocou < 
NSize
 + 1;oopcounter++)

1234 
r
[
locou
] = 
blockb0
[loopcounter];

1237 
r
[15] |= 0x01;

1240 
	`CRYP_KeySuIn
(&
AES_CRYP_KeyInSuu
);

1242 
Keysize
)

1245 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_128b
;

1246 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1247 
keyaddr
+=4;

1248 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1249 
keyaddr
+=4;

1250 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1251 
keyaddr
+=4;

1252 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1255 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_192b
;

1256 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1257 
keyaddr
+=4;

1258 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1259 
keyaddr
+=4;

1260 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1261 
keyaddr
+=4;

1262 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1263 
keyaddr
+=4;

1264 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1265 
keyaddr
+=4;

1266 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1269 
AES_CRYP_InSuu
.
CRYP_KeySize
 = 
CRYP_KeySize_256b
;

1270 
AES_CRYP_KeyInSuu
.
CRYP_Key0Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1271 
keyaddr
+=4;

1272 
AES_CRYP_KeyInSuu
.
CRYP_Key0Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1273 
keyaddr
+=4;

1274 
AES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1275 
keyaddr
+=4;

1276 
AES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1277 
keyaddr
+=4;

1278 
AES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1279 
keyaddr
+=4;

1280 
AES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1281 
keyaddr
+=4;

1282 
AES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

1283 
keyaddr
+=4;

1284 
AES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

1291 
AES_CRYP_IVInSuu
.
CRYP_IV0Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1292 
ddr
+=4;

1293 
AES_CRYP_IVInSuu
.
CRYP_IV0Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1294 
ddr
+=4;

1295 
AES_CRYP_IVInSuu
.
CRYP_IV1Le
 = (
	`__REV
(*(
ut32_t
*)(
ddr
)));

1296 
ddr
+=4;

1297 
AES_CRYP_IVInSuu
.
CRYP_IV1Right
(
	`__REV
(*(
ut32_t
*)(
ddr
)));

1300 if(
Mode
 =
MODE_ENCRYPT
)

1303 
	`CRYP_FIFOFlush
();

1306 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1309 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1312 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

1313 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1314 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1315 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1319 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1321 
b0addr
 = (
ut32_t
)
blockb0
;

1323 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1324 
b0addr
+=4;

1325 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1326 
b0addr
+=4;

1327 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1328 
b0addr
+=4;

1329 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1332 
	`CRYP_Cmd
(
ENABLE
);

1335 
	`CRYP_GCmdStus
(=
ENABLE
)

1339 if(
hdsize
 != 0)

1342 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1345 
	`CRYP_Cmd
(
ENABLE
);

1347 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1351 (
ERROR
);

1354 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1357 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1362 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1363 
hdaddr
+=4;

1364 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1365 
hdaddr
+=4;

1366 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1367 
hdaddr
+=4;

1368 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1369 
hdaddr
+=4;

1373 
cou
 = 0;

1376 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1377 
cou
++;

1378 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1380 i(
busyus
 !
RESET
)

1382 
us
 = 
ERROR
;

1387 if(
ILgth
 != 0)

1390 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1393 
	`CRYP_Cmd
(
ENABLE
);

1395 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1399 (
ERROR
);

1402 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1405 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1410 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1411 
puddr
+=4;

1412 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1413 
puddr
+=4;

1414 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1415 
puddr
+=4;

1416 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1417 
puddr
+=4;

1420 
cou
 = 0;

1423 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1424 
cou
++;

1425 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1427 i(
busyus
 !
RESET
)

1429 
us
 = 
ERROR
;

1434 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1439 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1440 
ouuddr
+=4;

1441 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1442 
ouuddr
+=4;

1443 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1444 
ouuddr
+=4;

1445 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1446 
ouuddr
+=4;

1453 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1456 
	`CRYP_Cmd
(
ENABLE
);

1458 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1462 (
ERROR
);

1465 
ddr
 = (
ut32_t
)
r
;

1467 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1468 
ddr
+=4;

1469 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1470 
ddr
+=4;

1471 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1472 
ddr
+=4;

1474 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1477 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1482 
mag
[0] = 
	`CRYP_DaOut
();

1483 
mag
[1] = 
	`CRYP_DaOut
();

1484 
mag
[2] = 
	`CRYP_DaOut
();

1485 
mag
[3] = 
	`CRYP_DaOut
();

1491 
	`CRYP_FIFOFlush
();

1494 
	`CRYP_KeyIn
(&
AES_CRYP_KeyInSuu
);

1497 
	`CRYP_IVIn
(&
AES_CRYP_IVInSuu
);

1500 
AES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

1501 
AES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_AES_CCM
;

1502 
AES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

1503 
	`CRYP_In
(&
AES_CRYP_InSuu
);

1507 
	`CRYP_PhaCfig
(
CRYP_Pha_In
);

1509 
b0addr
 = (
ut32_t
)
blockb0
;

1511 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1512 
b0addr
+=4;

1513 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1514 
b0addr
+=4;

1515 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1516 
b0addr
+=4;

1517 
	`CRYP_DaIn
((*(
ut32_t
*)(
b0addr
)));

1520 
	`CRYP_Cmd
(
ENABLE
);

1523 
	`CRYP_GCmdStus
(=
ENABLE
)

1528 if(
hdsize
 != 0)

1531 
	`CRYP_PhaCfig
(
CRYP_Pha_Hd
);

1534 
	`CRYP_Cmd
(
ENABLE
);

1536 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1540 (
ERROR
);

1543 
locou
 = 0; (locou < 
hdsize
);oopcounter+=16)

1546 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1551 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1552 
hdaddr
+=4;

1553 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1554 
hdaddr
+=4;

1555 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1556 
hdaddr
+=4;

1557 
	`CRYP_DaIn
(*(
ut32_t
*)(
hdaddr
));

1558 
hdaddr
+=4;

1562 
cou
 = 0;

1565 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1566 
cou
++;

1567 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1569 i(
busyus
 !
RESET
)

1571 
us
 = 
ERROR
;

1576 if(
ILgth
 != 0)

1579 
	`CRYP_PhaCfig
(
CRYP_Pha_Payld
);

1582 
	`CRYP_Cmd
(
ENABLE
);

1584 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1588 (
ERROR
);

1591 
locou
 = 0; (ocou < 
ILgth
&& (
us
 !
ERROR
));oopcounter+=16)

1594 
	`CRYP_GFgStus
(
CRYP_FLAG_IFEM
=
RESET
)

1599 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1600 
puddr
+=4;

1601 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1602 
puddr
+=4;

1603 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1604 
puddr
+=4;

1605 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

1606 
puddr
+=4;

1609 
cou
 = 0;

1612 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

1613 
cou
++;

1614 }(
cou
 !
AESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

1616 i(
busyus
 !
RESET
)

1618 
us
 = 
ERROR
;

1623 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1628 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1629 
ouuddr
+=4;

1630 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1631 
ouuddr
+=4;

1632 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1633 
ouuddr
+=4;

1634 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

1635 
ouuddr
+=4;

1642 
	`CRYP_PhaCfig
(
CRYP_Pha_F
);

1645 
	`CRYP_Cmd
(
ENABLE
);

1647 if(
	`CRYP_GCmdStus
(=
DISABLE
)

1651 (
ERROR
);

1654 
ddr
 = (
ut32_t
)
r
;

1656 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1657 
ddr
+=4;

1658 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1659 
ddr
+=4;

1660 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
));

1661 
ddr
+=4;

1663 
	`CRYP_DaIn
(*(
ut32_t
*)(
ddr
) & 0xfeffffff);

1666 
	`CRYP_GFgStus
(
CRYP_FLAG_OFNE
=
RESET
)

1671 
mag
[0] = 
	`CRYP_DaOut
();

1672 
mag
[1] = 
	`CRYP_DaOut
();

1673 
mag
[2] = 
	`CRYP_DaOut
();

1674 
mag
[3] = 
	`CRYP_DaOut
();

1678 
locou
 = 0; (locou < 
TAGSize
);oopcounter++)

1681 *((
ut8_t
*)
gaddr
+
locou
*((ut8_t*)
mag
+loopcounter);

1685 
	`CRYP_Cmd
(
DISABLE
);

1687  
us
;

1688 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cryp_des.c

48 
	~"m32f4xx_yp.h
"

62 
	#DESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

99 
EStus
 
	$CRYP_DES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_*
Iut
,

100 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

102 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

103 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

104 
__IO
 
ut32_t
 
cou
 = 0;

105 
ut32_t
 
busyus
 = 0;

106 
EStus
 
us
 = 
SUCCESS
;

107 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

108 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

109 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

110 
ut32_t
 
i
 = 0;

113 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

116 if
Mode
 =
MODE_ENCRYPT
 )

118 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

122 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

125 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_ECB
;

126 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

127 
	`CRYP_In
(&
DES_CRYP_InSuu
);

130 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

131 
keyaddr
+=4;

132 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

133 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

136 
	`CRYP_FIFOFlush
();

139 
	`CRYP_Cmd
(
ENABLE
);

141 if(
	`CRYP_GCmdStus
(=
DISABLE
)

145 (
ERROR
);

147 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

151 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

152 
puddr
+=4;

153 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

154 
puddr
+=4;

157 
cou
 = 0;

160 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

161 
cou
++;

162 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

164 i(
busyus
 !
RESET
)

166 
us
 = 
ERROR
;

172 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

173 
ouuddr
+=4;

174 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

175 
ouuddr
+=4;

180 
	`CRYP_Cmd
(
DISABLE
);

182  
us
;

183 
	}
}

200 
EStus
 
	$CRYP_DES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[8], ut8_
InVes
[8],

201 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

203 
CRYP_InTyDef
 
DES_CRYP_InSuu
;

204 
CRYP_KeyInTyDef
 
DES_CRYP_KeyInSuu
;

205 
CRYP_IVInTyDef
 
DES_CRYP_IVInSuu
;

206 
__IO
 
ut32_t
 
cou
 = 0;

207 
ut32_t
 
busyus
 = 0;

208 
EStus
 
us
 = 
SUCCESS
;

209 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

210 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

211 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

212 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

213 
ut32_t
 
i
 = 0;

216 
	`CRYP_KeySuIn
(&
DES_CRYP_KeyInSuu
);

219 if(
Mode
 =
MODE_ENCRYPT
)

221 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

225 
DES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

228 
DES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_DES_CBC
;

229 
DES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

230 
	`CRYP_In
(&
DES_CRYP_InSuu
);

233 
DES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

234 
keyaddr
+=4;

235 
DES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

236 
	`CRYP_KeyIn
(& 
DES_CRYP_KeyInSuu
);

239 
DES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

240 
ivaddr
+=4;

241 
DES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

242 
	`CRYP_IVIn
(&
DES_CRYP_IVInSuu
);

245 
	`CRYP_FIFOFlush
();

248 
	`CRYP_Cmd
(
ENABLE
);

250 if(
	`CRYP_GCmdStus
(=
DISABLE
)

254 (
ERROR
);

256 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

259 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

260 
puddr
+=4;

261 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

262 
puddr
+=4;

265 
cou
 = 0;

268 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

269 
cou
++;

270 }(
cou
 !
DESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

272 i(
busyus
 !
RESET
)

274 
us
 = 
ERROR
;

279 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

280 
ouuddr
+=4;

281 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

282 
ouuddr
+=4;

287 
	`CRYP_Cmd
(
DISABLE
);

289  
us
;

290 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cryp_tdes.c

48 
	~"m32f4xx_yp.h
"

62 
	#TDESBUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

100 
EStus
 
	$CRYP_TDES_ECB
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_*
Iut
,

101 
ut32_t
 
Ingth
, 
ut8_t
 *
Ouut
)

103 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

104 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

105 
__IO
 
ut32_t
 
cou
 = 0;

106 
ut32_t
 
busyus
 = 0;

107 
EStus
 
us
 = 
SUCCESS
;

108 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

109 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

110 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

111 
ut32_t
 
i
 = 0;

114 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

117 if(
Mode
 =
MODE_ENCRYPT
)

119 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

123 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

126 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_ECB
;

127 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

128 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

131 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

132 
keyaddr
+=4;

133 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

134 
keyaddr
+=4;

135 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

136 
keyaddr
+=4;

137 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

138 
keyaddr
+=4;

139 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

140 
keyaddr
+=4;

141 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

142 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

145 
	`CRYP_FIFOFlush
();

148 
	`CRYP_Cmd
(
ENABLE
);

150 if(
	`CRYP_GCmdStus
(=
DISABLE
)

154 (
ERROR
);

156 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

159 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

160 
puddr
+=4;

161 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

162 
puddr
+=4;

165 
cou
 = 0;

168 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

169 
cou
++;

170 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

172 i(
busyus
 !
RESET
)

174 
us
 = 
ERROR
;

180 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

181 
ouuddr
+=4;

182 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

183 
ouuddr
+=4;

188 
	`CRYP_Cmd
(
DISABLE
);

190  
us
;

191 
	}
}

208 
EStus
 
	$CRYP_TDES_CBC
(
ut8_t
 
Mode
, ut8_
Key
[24], ut8_
InVes
[8],

209 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
, ut8_*
Ouut
)

211 
CRYP_InTyDef
 
TDES_CRYP_InSuu
;

212 
CRYP_KeyInTyDef
 
TDES_CRYP_KeyInSuu
;

213 
CRYP_IVInTyDef
 
TDES_CRYP_IVInSuu
;

214 
__IO
 
ut32_t
 
cou
 = 0;

215 
ut32_t
 
busyus
 = 0;

216 
EStus
 
us
 = 
SUCCESS
;

217 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

218 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

219 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

220 
ut32_t
 
ivaddr
 = (ut32_t)
InVes
;

221 
ut32_t
 
i
 = 0;

224 
	`CRYP_KeySuIn
(&
TDES_CRYP_KeyInSuu
);

227 if(
Mode
 =
MODE_ENCRYPT
)

229 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Eny
;

233 
TDES_CRYP_InSuu
.
CRYP_AlgoD
 = 
CRYP_AlgoD_Dey
;

235 
TDES_CRYP_InSuu
.
CRYP_AlgoMode
 = 
CRYP_AlgoMode_TDES_CBC
;

236 
TDES_CRYP_InSuu
.
CRYP_DaTy
 = 
CRYP_DaTy_8b
;

238 
	`CRYP_In
(&
TDES_CRYP_InSuu
);

241 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

242 
keyaddr
+=4;

243 
TDES_CRYP_KeyInSuu
.
CRYP_Key1Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

244 
keyaddr
+=4;

245 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

246 
keyaddr
+=4;

247 
TDES_CRYP_KeyInSuu
.
CRYP_Key2Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

248 
keyaddr
+=4;

249 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Le
 = 
	`__REV
(*(
ut32_t
*)(
keyaddr
));

250 
keyaddr
+=4;

251 
TDES_CRYP_KeyInSuu
.
CRYP_Key3Right

	`__REV
(*(
ut32_t
*)(
keyaddr
));

252 
	`CRYP_KeyIn
(& 
TDES_CRYP_KeyInSuu
);

255 
TDES_CRYP_IVInSuu
.
CRYP_IV0Le
 = 
	`__REV
(*(
ut32_t
*)(
ivaddr
));

256 
ivaddr
+=4;

257 
TDES_CRYP_IVInSuu
.
CRYP_IV0Right

	`__REV
(*(
ut32_t
*)(
ivaddr
));

258 
	`CRYP_IVIn
(&
TDES_CRYP_IVInSuu
);

261 
	`CRYP_FIFOFlush
();

264 
	`CRYP_Cmd
(
ENABLE
);

266 if(
	`CRYP_GCmdStus
(=
DISABLE
)

270 (
ERROR
);

273 
i
=0; ((i<
Ingth
&& (
us
 !
ERROR
)); i+=8)

276 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

277 
puddr
+=4;

278 
	`CRYP_DaIn
(*(
ut32_t
*)(
puddr
));

279 
puddr
+=4;

282 
cou
 = 0;

285 
busyus
 = 
	`CRYP_GFgStus
(
CRYP_FLAG_BUSY
);

286 
cou
++;

287 }(
cou
 !
TDESBUSY_TIMEOUT
&& (
busyus
 !
RESET
));

289 i(
busyus
 !
RESET
)

291 
us
 = 
ERROR
;

297 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`CRYP_DaOut
();

300 
ouuddr
+=4;

305 
	`CRYP_Cmd
(
DISABLE
);

307  
us
;

308 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dac.c

131 
	~"m32f4xx_dac.h
"

132 
	~"m32f4xx_rcc.h
"

147 
	#CR_CLEAR_MASK
 ((
ut32_t
)0x00000FFE)

	)

150 
	#DUAL_SWTRIG_SET
 ((
ut32_t
)0x00000003)

	)

151 
	#DUAL_SWTRIG_RESET
 ((
ut32_t
)0xFFFFFFFC)

	)

154 
	#DHR12R1_OFFSET
 ((
ut32_t
)0x00000008)

	)

155 
	#DHR12R2_OFFSET
 ((
ut32_t
)0x00000014)

	)

156 
	#DHR12RD_OFFSET
 ((
ut32_t
)0x00000020)

	)

159 
	#DOR_OFFSET
 ((
ut32_t
)0x0000002C)

	)

187 
	$DAC_DeIn
()

190 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
ENABLE
);

192 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_DAC
, 
DISABLE
);

193 
	}
}

206 
	$DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
)

208 
ut32_t
 
tmeg1
 = 0, 
tmeg2
 = 0;

211 
	`as_m
(
	`IS_DAC_TRIGGER
(
DAC_InSu
->
DAC_Trigg
));

212 
	`as_m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_InSu
->
DAC_WaveGi
));

213 
	`as_m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
));

214 
	`as_m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_InSu
->
DAC_OuutBufr
));

218 
tmeg1
 = 
DAC
->
CR
;

220 
tmeg1
 &~(
CR_CLEAR_MASK
 << 
DAC_Chl
);

227 
tmeg2
 = (
DAC_InSu
->
DAC_Trigg
 | DAC_InSu->
DAC_WaveGi
 |

228 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 | \

229 
DAC_InSu
->
DAC_OuutBufr
);

231 
tmeg1
 |
tmeg2
 << 
DAC_Chl
;

233 
DAC
->
CR
 = 
tmeg1
;

234 
	}
}

242 
	$DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
)

246 
DAC_InSu
->
DAC_Trigg
 = 
DAC_Trigg_Ne
;

248 
DAC_InSu
->
DAC_WaveGi
 = 
DAC_WaveGi_Ne
;

250 
DAC_InSu
->
DAC_LFSRUnmask_TrngAmude
 = 
DAC_LFSRUnmask_B0
;

252 
DAC_InSu
->
DAC_OuutBufr
 = 
DAC_OuutBufr_Eb
;

253 
	}
}

266 
	$DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

269 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

270 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

272 i(
NewS
 !
DISABLE
)

275 
DAC
->
CR
 |(
DAC_CR_EN1
 << 
DAC_Chl
);

280 
DAC
->
CR
 &(~(
DAC_CR_EN1
 << 
DAC_Chl
));

282 
	}
}

294 
	$DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

297 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

298 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

300 i(
NewS
 !
DISABLE
)

303 
DAC
->
SWTRIGR
 |(
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4);

308 
DAC
->
SWTRIGR
 &~((
ut32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_Chl
 >> 4));

310 
	}
}

318 
	$DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
)

321 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

323 i(
NewS
 !
DISABLE
)

326 
DAC
->
SWTRIGR
 |
DUAL_SWTRIG_SET
;

331 
DAC
->
SWTRIGR
 &
DUAL_SWTRIG_RESET
;

333 
	}
}

349 
	$DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
)

352 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

353 
	`as_m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

354 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

356 i(
NewS
 !
DISABLE
)

359 
DAC
->
CR
 |
DAC_Wave
 << 
DAC_Chl
;

364 
DAC
->
CR
 &~(
DAC_Wave
 << 
DAC_Chl
);

366 
	}
}

378 
	$DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

380 
__IO
 
ut32_t
 
tmp
 = 0;

383 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

384 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

386 
tmp
 = (
ut32_t
)
DAC_BASE
;

387 
tmp
 +
DHR12R1_OFFSET
 + 
DAC_Align
;

390 *(
__IO
 
ut32_t
 *
tmp
 = 
Da
;

391 
	}
}

403 
	$DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
)

405 
__IO
 
ut32_t
 
tmp
 = 0;

408 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

409 
	`as_m
(
	`IS_DAC_DATA
(
Da
));

411 
tmp
 = (
ut32_t
)
DAC_BASE
;

412 
tmp
 +
DHR12R2_OFFSET
 + 
DAC_Align
;

415 *(
__IO
 
ut32_t
 *)
tmp
 = 
Da
;

416 
	}
}

431 
	$DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
)

433 
ut32_t
 
da
 = 0, 
tmp
 = 0;

436 
	`as_m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

437 
	`as_m
(
	`IS_DAC_DATA
(
Da1
));

438 
	`as_m
(
	`IS_DAC_DATA
(
Da2
));

441 i(
DAC_Align
 =
DAC_Align_8b_R
)

443 
da
 = ((
ut32_t
)
Da2
 << 8| 
Da1
;

447 
da
 = ((
ut32_t
)
Da2
 << 16| 
Da1
;

450 
tmp
 = (
ut32_t
)
DAC_BASE
;

451 
tmp
 +
DHR12RD_OFFSET
 + 
DAC_Align
;

454 *(
__IO
 
ut32_t
 *)
tmp
 = 
da
;

455 
	}
}

465 
ut16_t
 
	$DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

472 
tmp
 = (
ut32_t

DAC_BASE
 ;

473 
tmp
 +
DOR_OFFSET
 + ((
ut32_t
)
DAC_Chl
 >> 2);

476  (
ut16_t
(*(
__IO
 
ut32_t
*
tmp
);

477 
	}
}

510 
	$DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
)

513 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

514 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

516 i(
NewS
 !
DISABLE
)

519 
DAC
->
CR
 |(
DAC_CR_DMAEN1
 << 
DAC_Chl
);

524 
DAC
->
CR
 &(~(
DAC_CR_DMAEN1
 << 
DAC_Chl
));

526 
	}
}

558 
	$DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
)

561 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

562 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

563 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

565 i(
NewS
 !
DISABLE
)

568 
DAC
->
CR
 |(
DAC_IT
 << 
DAC_Chl
);

573 
DAC
->
CR
 &(~(
ut32_t
)(
DAC_IT
 << 
DAC_Chl
));

575 
	}
}

590 
FgStus
 
	$DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

592 
FgStus
 
bus
 = 
RESET
;

594 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

595 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

598 i((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_Chl
)!(
ut8_t
)
RESET
)

601 
bus
 = 
SET
;

606 
bus
 = 
RESET
;

609  
bus
;

610 
	}
}

625 
	$DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
)

628 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

629 
	`as_m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

632 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_Chl
);

633 
	}
}

648 
ITStus
 
	$DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

650 
ITStus
 
bus
 = 
RESET
;

651 
ut32_t
 
abˡus
 = 0;

654 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

655 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

658 
abˡus
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_Chl
)) ;

661 i(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_Chl
)!(
ut32_t
)
RESET
&& 
abˡus
)

664 
bus
 = 
SET
;

669 
bus
 = 
RESET
;

672  
bus
;

673 
	}
}

688 
	$DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
)

691 
	`as_m
(
	`IS_DAC_CHANNEL
(
DAC_Chl
));

692 
	`as_m
(
	`IS_DAC_IT
(
DAC_IT
));

695 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_Chl
);

696 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dbgmcu.c

29 
	~"m32f4xx_dbgmcu.h
"

42 
	#IDCODE_DEVID_MASK
 ((
ut32_t
)0x00000FFF)

	)

58 
ut32_t
 
	$DBGMCU_GREVID
()

60 (
DBGMCU
->
IDCODE
 >> 16);

61 
	}
}

68 
ut32_t
 
	$DBGMCU_GDEVID
()

70 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

71 
	}
}

84 
	$DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

87 
	`as_m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_Ph
));

88 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

89 i(
NewS
 !
DISABLE
)

91 
DBGMCU
->
CR
 |
DBGMCU_Ph
;

95 
DBGMCU
->
CR
 &~
DBGMCU_Ph
;

97 
	}
}

123 
	$DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_DBGMCU_APB1PERIPH
(
DBGMCU_Ph
));

127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

129 i(
NewS
 !
DISABLE
)

131 
DBGMCU
->
APB1FZ
 |
DBGMCU_Ph
;

135 
DBGMCU
->
APB1FZ
 &~
DBGMCU_Ph
;

137 
	}
}

152 
	$DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
)

155 
	`as_m
(
	`IS_DBGMCU_APB2PERIPH
(
DBGMCU_Ph
));

156 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

158 i(
NewS
 !
DISABLE
)

160 
DBGMCU
->
APB2FZ
 |
DBGMCU_Ph
;

164 
DBGMCU
->
APB2FZ
 &~
DBGMCU_Ph
;

166 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dcmi.c

86 
	~"m32f4xx_dcmi.h
"

87 
	~"m32f4xx_rcc.h
"

126 
	$DCMI_DeIn
()

128 
DCMI
->
CR
 = 0x0;

129 
DCMI
->
IER
 = 0x0;

130 
DCMI
->
ICR
 = 0x1F;

131 
DCMI
->
ESCR
 = 0x0;

132 
DCMI
->
ESUR
 = 0x0;

133 
DCMI
->
CWSTRTR
 = 0x0;

134 
DCMI
->
CWSIZER
 = 0x0;

135 
	}
}

143 
	$DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
)

145 
ut32_t
 
mp
 = 0x0;

148 
	`as_m
(
	`IS_DCMI_CAPTURE_MODE
(
DCMI_InSu
->
DCMI_CtuMode
));

149 
	`as_m
(
	`IS_DCMI_SYNCHRO
(
DCMI_InSu
->
DCMI_SynchroMode
));

150 
	`as_m
(
	`IS_DCMI_PCKPOLARITY
(
DCMI_InSu
->
DCMI_PCKPެy
));

151 
	`as_m
(
	`IS_DCMI_VSPOLARITY
(
DCMI_InSu
->
DCMI_VSPެy
));

152 
	`as_m
(
	`IS_DCMI_HSPOLARITY
(
DCMI_InSu
->
DCMI_HSPެy
));

153 
	`as_m
(
	`IS_DCMI_CAPTURE_RATE
(
DCMI_InSu
->
DCMI_CtuRe
));

154 
	`as_m
(
	`IS_DCMI_EXTENDED_DATA
(
DCMI_InSu
->
DCMI_ExndedDaMode
));

158 
DCMI
->
CR
 &~(
DCMI_CR_ENABLE
 | 
DCMI_CR_CAPTURE
);

161 
mp
 = 
DCMI
->
CR
;

163 
mp
 &~((
ut32_t
)
DCMI_CR_CM
 | 
DCMI_CR_ESS
 | 
DCMI_CR_PCKPOL
 |

164 
DCMI_CR_HSPOL
 | 
DCMI_CR_VSPOL
 | 
DCMI_CR_FCRC_0
 |

165 
DCMI_CR_FCRC_1
 | 
DCMI_CR_EDM_0
 | 
DCMI_CR_EDM_1
);

168 
mp
 |((
ut32_t
)
DCMI_InSu
->
DCMI_CtuMode
 |

169 
DCMI_InSu
->
DCMI_SynchroMode
 |

170 
DCMI_InSu
->
DCMI_PCKPެy
 |

171 
DCMI_InSu
->
DCMI_VSPެy
 |

172 
DCMI_InSu
->
DCMI_HSPެy
 |

173 
DCMI_InSu
->
DCMI_CtuRe
 |

174 
DCMI_InSu
->
DCMI_ExndedDaMode
);

176 
DCMI
->
CR
 = 
mp
;

177 
	}
}

185 
	$DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
)

188 
DCMI_InSu
->
DCMI_CtuMode
 = 
DCMI_CtuMode_Ctuous
;

189 
DCMI_InSu
->
DCMI_SynchroMode
 = 
DCMI_SynchroMode_Hdwe
;

190 
DCMI_InSu
->
DCMI_PCKPެy
 = 
DCMI_PCKPެy_Flg
;

191 
DCMI_InSu
->
DCMI_VSPެy
 = 
DCMI_VSPެy_Low
;

192 
DCMI_InSu
->
DCMI_HSPެy
 = 
DCMI_HSPެy_Low
;

193 
DCMI_InSu
->
DCMI_CtuRe
 = 
DCMI_CtuRe_A_Fme
;

194 
DCMI_InSu
->
DCMI_ExndedDaMode
 = 
DCMI_ExndedDaMode_8b
;

195 
	}
}

205 
	$DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
)

208 
DCMI
->
CWSTRTR
 = (
ut32_t
)((ut32_t)
DCMI_CROPInSu
->
DCMI_HizڏlOfftCou
 |

209 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilSLe
 << 16));

212 
DCMI
->
CWSIZER
 = (
ut32_t
)(
DCMI_CROPInSu
->
DCMI_CtuCou
 |

213 ((
ut32_t
)
DCMI_CROPInSu
->
DCMI_VtilLeCou
 << 16));

214 
	}
}

223 
	$DCMI_CROPCmd
(
FuniڮS
 
NewS
)

226 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

228 i(
NewS
 !
DISABLE
)

231 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CROP
;

236 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CROP
;

238 
	}
}

246 
	$DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
)

248 
DCMI
->
ESCR
 = (
ut32_t
)(
DCMI_CodesInSu
->
DCMI_FmeSCode
 |

249 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeSCode
 << 8)|

250 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_LeEndCode
 << 16)|

251 ((
ut32_t
)
DCMI_CodesInSu
->
DCMI_FmeEndCode
 << 24));

252 
	}
}

261 
	$DCMI_JPEGCmd
(
FuniڮS
 
NewS
)

264 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

266 i(
NewS
 !
DISABLE
)

269 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_JPEG
;

274 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_JPEG
;

276 
	}
}

299 
	$DCMI_Cmd
(
FuniڮS
 
NewS
)

302 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

304 i(
NewS
 !
DISABLE
)

307 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_ENABLE
;

312 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_ENABLE
;

314 
	}
}

322 
	$DCMI_CtuCmd
(
FuniڮS
 
NewS
)

325 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

327 i(
NewS
 !
DISABLE
)

330 
DCMI
->
CR
 |(
ut32_t
)
DCMI_CR_CAPTURE
;

335 
DCMI
->
CR
 &~(
ut32_t
)
DCMI_CR_CAPTURE
;

337 
	}
}

344 
ut32_t
 
	$DCMI_RdDa
()

346  
DCMI
->
DR
;

347 
	}
}

377 
	$DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
)

380 
	`as_m
(
	`IS_DCMI_CONFIG_IT
(
DCMI_IT
));

381 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

383 i(
NewS
 !
DISABLE
)

386 
DCMI
->
IER
 |
DCMI_IT
;

391 
DCMI
->
IER
 &(
ut16_t
)(~
DCMI_IT
);

393 
	}
}

414 
FgStus
 
	$DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
)

416 
FgStus
 
bus
 = 
RESET
;

417 
ut32_t
 
dcmeg
, 
meg
 = 0;

420 
	`as_m
(
	`IS_DCMI_GET_FLAG
(
DCMI_FLAG
));

423 
dcmeg
 = (((
ut16_t
)
DCMI_FLAG
) >> 12);

425 i(
dcmeg
 == 0x00)

427 
meg

DCMI
->
RISR
;

429 i(
dcmeg
 == 0x02)

431 
meg
 = 
DCMI
->
SR
;

435 
meg
 = 
DCMI
->
MISR
;

438 i((
meg
 & 
DCMI_FLAG
!(
ut16_t
)
RESET
 )

440 
bus
 = 
SET
;

444 
bus
 = 
RESET
;

447  
bus
;

448 
	}
}

461 
	$DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
)

464 
	`as_m
(
	`IS_DCMI_CLEAR_FLAG
(
DCMI_FLAG
));

469 
DCMI
->
ICR
 = 
DCMI_FLAG
;

470 
	}
}

483 
ITStus
 
	$DCMI_GITStus
(
ut16_t
 
DCMI_IT
)

485 
ITStus
 
bus
 = 
RESET
;

486 
ut32_t
 
us
 = 0;

489 
	`as_m
(
	`IS_DCMI_GET_IT
(
DCMI_IT
));

491 
us
 = 
DCMI
->
MISR
 & 
DCMI_IT
;

493 i((
us
 !(
ut16_t
)
RESET
))

495 
bus
 = 
SET
;

499 
bus
 = 
RESET
;

501  
bus
;

502 
	}
}

515 
	$DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
)

520 
DCMI
->
ICR
 = 
DCMI_IT
;

521 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dma.c

124 
	~"m32f4xx_dma.h
"

125 
	~"m32f4xx_rcc.h
"

140 
	#TRANSFER_IT_ENABLE_MASK
 (
ut32_t
)(
DMA_SxCR_TCIE
 | 
DMA_SxCR_HTIE
 | \

141 
DMA_SxCR_TEIE
 | 
DMA_SxCR_DMEIE
)

	)

143 
	#DMA_Sm0_IT_MASK
 (
ut32_t
)(
DMA_LISR_FEIF0
 | 
DMA_LISR_DMEIF0
 | \

144 
DMA_LISR_TEIF0
 | 
DMA_LISR_HTIF0
 | \

145 
DMA_LISR_TCIF0
)

	)

147 
	#DMA_Sm1_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 6)

	)

148 
	#DMA_Sm2_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 16)

	)

149 
	#DMA_Sm3_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 << 22)

	)

150 
	#DMA_Sm4_IT_MASK
 (
ut32_t
)(
DMA_Sm0_IT_MASK
 | (ut32_t)0x20000000)

	)

151 
	#DMA_Sm5_IT_MASK
 (
ut32_t
)(
DMA_Sm1_IT_MASK
 | (ut32_t)0x20000000)

	)

152 
	#DMA_Sm6_IT_MASK
 (
ut32_t
)(
DMA_Sm2_IT_MASK
 | (ut32_t)0x20000000)

	)

153 
	#DMA_Sm7_IT_MASK
 (
ut32_t
)(
DMA_Sm3_IT_MASK
 | (ut32_t)0x20000000)

	)

154 
	#TRANSFER_IT_MASK
 (
ut32_t
)0x0F3C0F3C

	)

155 
	#HIGH_ISR_MASK
 (
ut32_t
)0x20000000

	)

156 
	#RESERVED_MASK
 (
ut32_t
)0x0F7D0F7D

	)

196 
	$DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

199 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

202 
DMAy_Smx
->
CR
 &~((
ut32_t
)
DMA_SxCR_EN
);

205 
DMAy_Smx
->
CR
 = 0;

208 
DMAy_Smx
->
NDTR
 = 0;

211 
DMAy_Smx
->
PAR
 = 0;

214 
DMAy_Smx
->
M0AR
 = 0;

217 
DMAy_Smx
->
M1AR
 = 0;

220 
DMAy_Smx
->
FCR
 = (
ut32_t
)0x00000021;

223 i(
DMAy_Smx
 =
DMA1_Sm0
)

226 
DMA1
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

228 i(
DMAy_Smx
 =
DMA1_Sm1
)

231 
DMA1
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

233 i(
DMAy_Smx
 =
DMA1_Sm2
)

236 
DMA1
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

238 i(
DMAy_Smx
 =
DMA1_Sm3
)

241 
DMA1
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

243 i(
DMAy_Smx
 =
DMA1_Sm4
)

246 
DMA1
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

248 i(
DMAy_Smx
 =
DMA1_Sm5
)

251 
DMA1
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

253 i(
DMAy_Smx
 =
DMA1_Sm6
)

256 
DMA1
->
HIFCR
 = (
ut32_t
)
DMA_Sm6_IT_MASK
;

258 i(
DMAy_Smx
 =
DMA1_Sm7
)

261 
DMA1
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

263 i(
DMAy_Smx
 =
DMA2_Sm0
)

266 
DMA2
->
LIFCR
 = 
DMA_Sm0_IT_MASK
;

268 i(
DMAy_Smx
 =
DMA2_Sm1
)

271 
DMA2
->
LIFCR
 = 
DMA_Sm1_IT_MASK
;

273 i(
DMAy_Smx
 =
DMA2_Sm2
)

276 
DMA2
->
LIFCR
 = 
DMA_Sm2_IT_MASK
;

278 i(
DMAy_Smx
 =
DMA2_Sm3
)

281 
DMA2
->
LIFCR
 = 
DMA_Sm3_IT_MASK
;

283 i(
DMAy_Smx
 =
DMA2_Sm4
)

286 
DMA2
->
HIFCR
 = 
DMA_Sm4_IT_MASK
;

288 i(
DMAy_Smx
 =
DMA2_Sm5
)

291 
DMA2
->
HIFCR
 = 
DMA_Sm5_IT_MASK
;

293 i(
DMAy_Smx
 =
DMA2_Sm6
)

296 
DMA2
->
HIFCR
 = 
DMA_Sm6_IT_MASK
;

300 i(
DMAy_Smx
 =
DMA2_Sm7
)

303 
DMA2
->
HIFCR
 = 
DMA_Sm7_IT_MASK
;

306 
	}
}

319 
	$DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
)

321 
ut32_t
 
tmeg
 = 0;

324 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

325 
	`as_m
(
	`IS_DMA_CHANNEL
(
DMA_InSu
->
DMA_Chl
));

326 
	`as_m
(
	`IS_DMA_DIRECTION
(
DMA_InSu
->
DMA_DIR
));

327 
	`as_m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_InSu
->
DMA_BufrSize
));

328 
	`as_m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_InSu
->
DMA_PhInc
));

329 
	`as_m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_InSu
->
DMA_MemyInc
));

330 
	`as_m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_InSu
->
DMA_PhDaSize
));

331 
	`as_m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_InSu
->
DMA_MemyDaSize
));

332 
	`as_m
(
	`IS_DMA_MODE
(
DMA_InSu
->
DMA_Mode
));

333 
	`as_m
(
	`IS_DMA_PRIORITY
(
DMA_InSu
->
DMA_Priܙy
));

334 
	`as_m
(
	`IS_DMA_FIFO_MODE_STATE
(
DMA_InSu
->
DMA_FIFOMode
));

335 
	`as_m
(
	`IS_DMA_FIFO_THRESHOLD
(
DMA_InSu
->
DMA_FIFOThshd
));

336 
	`as_m
(
	`IS_DMA_MEMORY_BURST
(
DMA_InSu
->
DMA_MemyBur
));

337 
	`as_m
(
	`IS_DMA_PERIPHERAL_BURST
(
DMA_InSu
->
DMA_PhBur
));

341 
tmeg
 = 
DMAy_Smx
->
CR
;

344 
tmeg
 &((
ut32_t
)~(
DMA_SxCR_CHSEL
 | 
DMA_SxCR_MBURST
 | 
DMA_SxCR_PBURST
 | \

345 
DMA_SxCR_PL
 | 
DMA_SxCR_MSIZE
 | 
DMA_SxCR_PSIZE
 | \

346 
DMA_SxCR_MINC
 | 
DMA_SxCR_PINC
 | 
DMA_SxCR_CIRC
 | \

347 
DMA_SxCR_DIR
));

360 
tmeg
 |
DMA_InSu
->
DMA_Chl
 | DMA_InSu->
DMA_DIR
 |

361 
DMA_InSu
->
DMA_PhInc
 | DMA_InSu->
DMA_MemyInc
 |

362 
DMA_InSu
->
DMA_PhDaSize
 | DMA_InSu->
DMA_MemyDaSize
 |

363 
DMA_InSu
->
DMA_Mode
 | DMA_InSu->
DMA_Priܙy
 |

364 
DMA_InSu
->
DMA_MemyBur
 | DMA_InSu->
DMA_PhBur
;

367 
DMAy_Smx
->
CR
 = 
tmeg
;

371 
tmeg
 = 
DMAy_Smx
->
FCR
;

374 
tmeg
 &(
ut32_t
)~(
DMA_SxFCR_DMDIS
 | 
DMA_SxFCR_FTH
);

379 
tmeg
 |
DMA_InSu
->
DMA_FIFOMode
 | DMA_InSu->
DMA_FIFOThshd
;

382 
DMAy_Smx
->
FCR
 = 
tmeg
;

386 
DMAy_Smx
->
NDTR
 = 
DMA_InSu
->
DMA_BufrSize
;

390 
DMAy_Smx
->
PAR
 = 
DMA_InSu
->
DMA_PhBaAddr
;

394 
DMAy_Smx
->
M0AR
 = 
DMA_InSu
->
DMA_Memy0BaAddr
;

395 
	}
}

403 
	$DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
)

407 
DMA_InSu
->
DMA_Chl
 = 0;

410 
DMA_InSu
->
DMA_PhBaAddr
 = 0;

413 
DMA_InSu
->
DMA_Memy0BaAddr
 = 0;

416 
DMA_InSu
->
DMA_DIR
 = 
DMA_DIR_PhToMemy
;

419 
DMA_InSu
->
DMA_BufrSize
 = 0;

422 
DMA_InSu
->
DMA_PhInc
 = 
DMA_PhInc_Dib
;

425 
DMA_InSu
->
DMA_MemyInc
 = 
DMA_MemyInc_Dib
;

428 
DMA_InSu
->
DMA_PhDaSize
 = 
DMA_PhDaSize_By
;

431 
DMA_InSu
->
DMA_MemyDaSize
 = 
DMA_MemyDaSize_By
;

434 
DMA_InSu
->
DMA_Mode
 = 
DMA_Mode_Nm
;

437 
DMA_InSu
->
DMA_Priܙy
 = 
DMA_Priܙy_Low
;

440 
DMA_InSu
->
DMA_FIFOMode
 = 
DMA_FIFOMode_Dib
;

443 
DMA_InSu
->
DMA_FIFOThshd
 = 
DMA_FIFOThshd_1QurFu
;

446 
DMA_InSu
->
DMA_MemyBur
 = 
DMA_MemyBur_Sg
;

449 
DMA_InSu
->
DMA_PhBur
 = 
DMA_PhBur_Sg
;

450 
	}
}

478 
	$DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

484 i(
NewS
 !
DISABLE
)

487 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_EN
;

492 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_EN
;

494 
	}
}

514 
	$DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
)

517 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

518 
	`as_m
(
	`IS_DMA_PINCOS_SIZE
(
DMA_Pcos
));

521 if(
DMA_Pcos
 !
DMA_PINCOS_Psize
)

524 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PINCOS
;

529 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PINCOS
;

531 
	}
}

550 
	$DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
)

553 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

554 
	`as_m
(
	`IS_DMA_FLOW_CTRL
(
DMA_FlowCl
));

557 if(
DMA_FlowCl
 !
DMA_FlowCl_Memy
)

560 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_PFCTRL
;

565 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_PFCTRL
;

567 
	}
}

632 
	$DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
)

635 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

638 
DMAy_Smx
->
NDTR
 = (
ut16_t
)
Cou
;

639 
	}
}

647 
ut16_t
 
	$DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

650 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

653  ((
ut16_t
)(
DMAy_Smx
->
NDTR
));

654 
	}
}

730 
	$DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

731 
ut32_t
 
DMA_CutMemy
)

734 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

735 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_CutMemy
));

737 i(
DMA_CutMemy
 !
DMA_Memy_0
)

740 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_SxCR_CT
);

745 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_SxCR_CT
);

749 
DMAy_Smx
->
M1AR
 = 
Memy1BaAddr
;

750 
	}
}

761 
	$DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
)

764 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

765 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

768 i(
NewS
 !
DISABLE
)

771 
DMAy_Smx
->
CR
 |(
ut32_t
)
DMA_SxCR_DBM
;

776 
DMAy_Smx
->
CR
 &~(
ut32_t
)
DMA_SxCR_DBM
;

778 
	}
}

802 
	$DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

803 
ut32_t
 
DMA_MemyTg
)

806 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

807 
	`as_m
(
	`IS_DMA_CURRENT_MEM
(
DMA_MemyTg
));

810 i(
DMA_MemyTg
 !
DMA_Memy_0
)

813 
DMAy_Smx
->
M1AR
 = 
MemyBaAddr
;

818 
DMAy_Smx
->
M0AR
 = 
MemyBaAddr
;

820 
	}
}

828 
ut32_t
 
	$DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

830 
ut32_t
 
tmp
 = 0;

833 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

836 i((
DMAy_Smx
->
CR
 & 
DMA_SxCR_CT
) != 0)

839 
tmp
 = 1;

844 
tmp
 = 0;

846  
tmp
;

847 
	}
}

943 
FuniڮS
 
	$DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

945 
FuniڮS
 
e
 = 
DISABLE
;

948 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

950 i((
DMAy_Smx
->
CR
 & (
ut32_t
)
DMA_SxCR_EN
) != 0)

953 
e
 = 
ENABLE
;

959 
e
 = 
DISABLE
;

961  
e
;

962 
	}
}

977 
ut32_t
 
	$DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
)

979 
ut32_t
 
tmeg
 = 0;

982 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

985 
tmeg
 = (
ut32_t
)((
DMAy_Smx
->
FCR
 & 
DMA_SxFCR_FS
));

987  
tmeg
;

988 
	}
}

1004 
FgStus
 
	$DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1006 
FgStus
 
bus
 = 
RESET
;

1007 
DMA_TyDef
* 
DMAy
;

1008 
ut32_t
 
tmeg
 = 0;

1011 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1012 
	`as_m
(
	`IS_DMA_GET_FLAG
(
DMA_FLAG
));

1015 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1018 
DMAy
 = 
DMA1
;

1023 
DMAy
 = 
DMA2
;

1027 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1030 
tmeg
 = 
DMAy
->
HISR
;

1035 
tmeg
 = 
DMAy
->
LISR
;

1039 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1042 i((
tmeg
 & 
DMA_FLAG
!(
ut32_t
)
RESET
)

1045 
bus
 = 
SET
;

1050 
bus
 = 
RESET
;

1054  
bus
;

1055 
	}
}

1071 
	$DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
)

1073 
DMA_TyDef
* 
DMAy
;

1076 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1077 
	`as_m
(
	`IS_DMA_CLEAR_FLAG
(
DMA_FLAG
));

1080 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1083 
DMAy
 = 
DMA1
;

1088 
DMAy
 = 
DMA2
;

1092 i((
DMA_FLAG
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1095 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1100 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_FLAG
 & 
RESERVED_MASK
);

1102 
	}
}

1118 
	$DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
)

1121 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1122 
	`as_m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

1123 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1126 i((
DMA_IT
 & 
DMA_IT_FE
) != 0)

1128 i(
NewS
 !
DISABLE
)

1131 
DMAy_Smx
->
FCR
 |(
ut32_t
)
DMA_IT_FE
;

1136 
DMAy_Smx
->
FCR
 &~(
ut32_t
)
DMA_IT_FE
;

1141 i(
DMA_IT
 !
DMA_IT_FE
)

1143 i(
NewS
 !
DISABLE
)

1146 
DMAy_Smx
->
CR
 |(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1151 
DMAy_Smx
->
CR
 &~(
ut32_t
)(
DMA_IT
 & 
TRANSFER_IT_ENABLE_MASK
);

1154 
	}
}

1170 
ITStus
 
	$DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1172 
ITStus
 
bus
 = 
RESET
;

1173 
DMA_TyDef
* 
DMAy
;

1174 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

1177 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1178 
	`as_m
(
	`IS_DMA_GET_IT
(
DMA_IT
));

1181 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1184 
DMAy
 = 
DMA1
;

1189 
DMAy
 = 
DMA2
;

1193 i((
DMA_IT
 & 
TRANSFER_IT_MASK
!(
ut32_t
)
RESET
)

1196 
tmeg
 = (
ut32_t
)((
DMA_IT
 >> 11& 
TRANSFER_IT_ENABLE_MASK
);

1199 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
CR
 & 
tmeg
);

1204 
abˡus
 = (
ut32_t
)(
DMAy_Smx
->
FCR
 & 
DMA_IT_FE
);

1208 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1211 
tmeg
 = 
DMAy
->
HISR
 ;

1216 
tmeg
 = 
DMAy
->
LISR
 ;

1220 
tmeg
 &(
ut32_t
)
RESERVED_MASK
;

1223 i(((
tmeg
 & 
DMA_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

1226 
bus
 = 
SET
;

1231 
bus
 = 
RESET
;

1235  
bus
;

1236 
	}
}

1252 
	$DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
)

1254 
DMA_TyDef
* 
DMAy
;

1257 
	`as_m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_Smx
));

1258 
	`as_m
(
	`IS_DMA_CLEAR_IT
(
DMA_IT
));

1261 i(
DMAy_Smx
 < 
DMA2_Sm0
)

1264 
DMAy
 = 
DMA1
;

1269 
DMAy
 = 
DMA2
;

1273 i((
DMA_IT
 & 
HIGH_ISR_MASK
!(
ut32_t
)
RESET
)

1276 
DMAy
->
HIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1281 
DMAy
->
LIFCR
 = (
ut32_t
)(
DMA_IT
 & 
RESERVED_MASK
);

1283 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dma2d.c

58 
	~"m32f4xx_dma2d.h
"

59 
	~"m32f4xx_rcc.h
"

77 
	#CR_MASK
 ((
ut32_t
)0xFFFCE0FC

	)

78 
	#PFCCR_MASK
 ((
ut32_t
)0x00FC00C0

	)

79 
	#DEAD_MASK
 ((
ut32_t
)0xFFFF00FE

	)

111 
	$DMA2D_DeIn
()

114 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
ENABLE
);

116 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_DMA2D
, 
DISABLE
);

117 
	}
}

128 
	$DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

131 
ut32_t
 
outg
 = 0;

132 
ut32_t
 
oued
 = 0;

133 
ut32_t
 
ouha
 = 0;

134 
ut32_t
 
pixle
 = 0;

137 
	`as_m
(
	`IS_DMA2D_MODE
(
DMA2D_InSu
->
DMA2D_Mode
));

138 
	`as_m
(
	`IS_DMA2D_CMODE
(
DMA2D_InSu
->
DMA2D_CMode
));

139 
	`as_m
(
	`IS_DMA2D_OGREEN
(
DMA2D_InSu
->
DMA2D_OuutG
));

140 
	`as_m
(
	`IS_DMA2D_ORED
(
DMA2D_InSu
->
DMA2D_OuutRed
));

141 
	`as_m
(
	`IS_DMA2D_OBLUE
(
DMA2D_InSu
->
DMA2D_OuutBlue
));

142 
	`as_m
(
	`IS_DMA2D_OALPHA
(
DMA2D_InSu
->
DMA2D_OuutAha
));

143 
	`as_m
(
	`IS_DMA2D_OUTPUT_OFFSET
(
DMA2D_InSu
->
DMA2D_OuutOfft
));

144 
	`as_m
(
	`IS_DMA2D_LINE
(
DMA2D_InSu
->
DMA2D_NumbOfLe
));

145 
	`as_m
(
	`IS_DMA2D_PIXEL
(
DMA2D_InSu
->
DMA2D_PixPLe
));

148 
DMA2D
->
CR
 &(
ut32_t
)
CR_MASK
;

149 
DMA2D
->
CR
 |(
DMA2D_InSu
->
DMA2D_Mode
);

152 
DMA2D
->
OPFCCR
 &~(
ut32_t
)
DMA2D_OPFCCR_CM
;

153 
DMA2D
->
OPFCCR
 |(
DMA2D_InSu
->
DMA2D_CMode
);

157 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB8888
)

159 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

160 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

161 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 24;

165 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB888
)

167 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 8;

168 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 16;

169 
ouha
 = (
ut32_t
)0x00000000;

174 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_RGB565
)

176 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

177 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 11;

178 
ouha
 = (
ut32_t
)0x00000000;

183 i(
DMA2D_InSu
->
DMA2D_CMode
 =
DMA2D_ARGB1555
)

185 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 5;

186 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 10;

187 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 15;

192 
outg
 = 
DMA2D_InSu
->
DMA2D_OuutG
 << 4;

193 
oued
 = 
DMA2D_InSu
->
DMA2D_OuutRed
 << 8;

194 
ouha
 = 
DMA2D_InSu
->
DMA2D_OuutAha
 << 12;

196 
DMA2D
->
OCOLR
 |((
outg
| (
oued
| (
DMA2D_InSu
->
DMA2D_OuutBlue
| (
ouha
));

199 
DMA2D
->
OMAR
 = (
DMA2D_InSu
->
DMA2D_OuutMemyAdd
);

202 
DMA2D
->
OOR
 &~(
ut32_t
)
DMA2D_OOR_LO
;

203 
DMA2D
->
OOR
 |(
DMA2D_InSu
->
DMA2D_OuutOfft
);

206 
pixle
 = 
DMA2D_InSu
->
DMA2D_PixPLe
 << 16;

207 
DMA2D
->
NLR
 &~(
DMA2D_NLR_NL
 | 
DMA2D_NLR_PL
);

208 
DMA2D
->
NLR
 |((
DMA2D_InSu
->
DMA2D_NumbOfLe
| (
pixle
));

216 
	}
}

217 
	$DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
)

220 
DMA2D_InSu
->
DMA2D_Mode
 = 
DMA2D_M2M
;

223 
DMA2D_InSu
->
DMA2D_CMode
 = 
DMA2D_ARGB8888
;

226 
DMA2D_InSu
->
DMA2D_OuutG
 = 0x00;

227 
DMA2D_InSu
->
DMA2D_OuutBlue
 = 0x00;

228 
DMA2D_InSu
->
DMA2D_OuutRed
 = 0x00;

229 
DMA2D_InSu
->
DMA2D_OuutAha
 = 0x00;

232 
DMA2D_InSu
->
DMA2D_OuutMemyAdd
 = 0x00;

235 
DMA2D_InSu
->
DMA2D_OuutOfft
 = 0x00;

238 
DMA2D_InSu
->
DMA2D_NumbOfLe
 = 0x00;

239 
DMA2D_InSu
->
DMA2D_PixPLe
 = 0x00;

240 
	}
}

248 
	$DMA2D_STnsr
()

251 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_START
;

252 
	}
}

260 
	$DMA2D_AbtTnsr
()

263 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_ABORT
;

265 
	}
}

273 
	$DMA2D_Sud
(
FuniڮS
 
NewS
)

276 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

278 i(
NewS
 !
DISABLE
)

281 
DMA2D
->
CR
 |(
ut32_t
)
DMA2D_CR_SUSP
;

286 
DMA2D
->
CR
 &~(
ut32_t
)
DMA2D_CR_SUSP
;

288 
	}
}

298 
	$DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

301 
ut32_t
 
fg_utcmode
 = 0;

302 
ut32_t
 
fg_utsize
 = 0;

303 
ut32_t
 
fg_pha_mode
 = 0;

304 
ut32_t
 
fg_phavue
 = 0;

305 
ut32_t
 
fg_cg
 = 0;

306 
ut32_t
 
fg_cܻd
 = 0;

308 
	`as_m
(
	`IS_DMA2D_FGO
(
DMA2D_FG_InSu
->
DMA2D_FGO
));

309 
	`as_m
(
	`IS_DMA2D_FGCM
(
DMA2D_FG_InSu
->
DMA2D_FGCM
));

310 
	`as_m
(
	`IS_DMA2D_FG_CLUT_CM
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
));

311 
	`as_m
(
	`IS_DMA2D_FG_CLUT_SIZE
(
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
));

312 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_MODE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
));

313 
	`as_m
(
	`IS_DMA2D_FG_ALPHA_VALUE
(
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
));

314 
	`as_m
(
	`IS_DMA2D_FGC_BLUE
(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
));

315 
	`as_m
(
	`IS_DMA2D_FGC_GREEN
(
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
));

316 
	`as_m
(
	`IS_DMA2D_FGC_RED
(
DMA2D_FG_InSu
->
DMA2D_FGC_RED
));

319 
DMA2D
->
FGMAR
 = (
DMA2D_FG_InSu
->
DMA2D_FGMA
);

322 
DMA2D
->
FGOR
 &~(
ut32_t
)
DMA2D_FGOR_LO
;

323 
DMA2D
->
FGOR
 |(
DMA2D_FG_InSu
->
DMA2D_FGO
);

326 
DMA2D
->
FGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

327 
fg_utcmode
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 << 4;

328 
fg_utsize
 = 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 << 8;

329 
fg_pha_mode
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 << 16;

330 
fg_phavue
 = 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 << 24;

331 
DMA2D
->
FGPFCCR
 |(
DMA2D_FG_InSu
->
DMA2D_FGCM
 | 
fg_utcmode
 | 
fg_utsize
 | \

332 
fg_pha_mode
 | 
fg_phavue
);

335 
DMA2D
->
FGCOLR
 &~(
DMA2D_FGCOLR_BLUE
 | 
DMA2D_FGCOLR_GREEN
 | 
DMA2D_FGCOLR_RED
);

336 
fg_cg
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 << 8;

337 
fg_cܻd
 = 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 << 16;

338 
DMA2D
->
FGCOLR
 |(
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 | 
fg_cg
 | 
fg_cܻd
);

341 
DMA2D
->
FGCMAR
 = 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
;

342 
	}
}

350 
	$DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
)

353 
DMA2D_FG_InSu
->
DMA2D_FGMA
 = 0x00;

356 
DMA2D_FG_InSu
->
DMA2D_FGO
 = 0x00;

359 
DMA2D_FG_InSu
->
DMA2D_FGCM
 = 
CM_ARGB8888
;

362 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

365 
DMA2D_FG_InSu
->
DMA2D_FG_CLUT_SIZE
 = 0x00;

368 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

371 
DMA2D_FG_InSu
->
DMA2D_FGPFC_ALPHA_VALUE
 = 0x00;

374 
DMA2D_FG_InSu
->
DMA2D_FGC_BLUE
 = 0x00;

377 
DMA2D_FG_InSu
->
DMA2D_FGC_GREEN
 = 0x00;

380 
DMA2D_FG_InSu
->
DMA2D_FGC_RED
 = 0x00;

383 
DMA2D_FG_InSu
->
DMA2D_FGCMAR
 = 0x00;

384 
	}
}

395 
	$DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

398 
ut32_t
 
bg_utcmode
 = 0;

399 
ut32_t
 
bg_utsize
 = 0;

400 
ut32_t
 
bg_pha_mode
 = 0;

401 
ut32_t
 
bg_phavue
 = 0;

402 
ut32_t
 
bg_cg
 = 0;

403 
ut32_t
 
bg_cܻd
 = 0;

405 
	`as_m
(
	`IS_DMA2D_BGO
(
DMA2D_BG_InSu
->
DMA2D_BGO
));

406 
	`as_m
(
	`IS_DMA2D_BGCM
(
DMA2D_BG_InSu
->
DMA2D_BGCM
));

407 
	`as_m
(
	`IS_DMA2D_BG_CLUT_CM
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
));

408 
	`as_m
(
	`IS_DMA2D_BG_CLUT_SIZE
(
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
));

409 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_MODE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
));

410 
	`as_m
(
	`IS_DMA2D_BG_ALPHA_VALUE
(
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
));

411 
	`as_m
(
	`IS_DMA2D_BGC_BLUE
(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
));

412 
	`as_m
(
	`IS_DMA2D_BGC_GREEN
(
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
));

413 
	`as_m
(
	`IS_DMA2D_BGC_RED
(
DMA2D_BG_InSu
->
DMA2D_BGC_RED
));

416 
DMA2D
->
BGMAR
 = (
DMA2D_BG_InSu
->
DMA2D_BGMA
);

419 
DMA2D
->
BGOR
 &~(
ut32_t
)
DMA2D_BGOR_LO
;

420 
DMA2D
->
BGOR
 |(
DMA2D_BG_InSu
->
DMA2D_BGO
);

423 
DMA2D
->
BGPFCCR
 &(
ut32_t
)
PFCCR_MASK
;

424 
bg_utcmode
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 << 4;

425 
bg_utsize
 = 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 << 8;

426 
bg_pha_mode
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 << 16;

427 
bg_phavue
 = 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 << 24;

428 
DMA2D
->
BGPFCCR
 |(
DMA2D_BG_InSu
->
DMA2D_BGCM
 | 
bg_utcmode
 | 
bg_utsize
 | \

429 
bg_pha_mode
 | 
bg_phavue
);

432 
DMA2D
->
BGCOLR
 &~(
DMA2D_BGCOLR_BLUE
 | 
DMA2D_BGCOLR_GREEN
 | 
DMA2D_BGCOLR_RED
);

433 
bg_cg
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 << 8;

434 
bg_cܻd
 = 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 << 16;

435 
DMA2D
->
BGCOLR
 |(
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 | 
bg_cg
 | 
bg_cܻd
);

438 
DMA2D
->
BGCMAR
 = 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
;

440 
	}
}

448 
	$DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
)

451 
DMA2D_BG_InSu
->
DMA2D_BGMA
 = 0x00;

454 
DMA2D_BG_InSu
->
DMA2D_BGO
 = 0x00;

457 
DMA2D_BG_InSu
->
DMA2D_BGCM
 = 
CM_ARGB8888
;

460 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_CM
 = 
CLUT_CM_ARGB8888
;

463 
DMA2D_BG_InSu
->
DMA2D_BG_CLUT_SIZE
 = 0x00;

466 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_MODE
 = 
NO_MODIF_ALPHA_VALUE
;

469 
DMA2D_BG_InSu
->
DMA2D_BGPFC_ALPHA_VALUE
 = 0x00;

472 
DMA2D_BG_InSu
->
DMA2D_BGC_BLUE
 = 0x00;

475 
DMA2D_BG_InSu
->
DMA2D_BGC_GREEN
 = 0x00;

478 
DMA2D_BG_InSu
->
DMA2D_BGC_RED
 = 0x00;

481 
DMA2D_BG_InSu
->
DMA2D_BGCMAR
 = 0x00;

482 
	}
}

491 
	$DMA2D_FGS
(
FuniڮS
 
NewS
)

494 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

496 i(
NewS
 !
DISABLE
)

499 
DMA2D
->
FGPFCCR
 |
DMA2D_FGPFCCR_START
;

504 
DMA2D
->
FGPFCCR
 &(
ut32_t
)~
DMA2D_FGPFCCR_START
;

506 
	}
}

515 
	$DMA2D_BGS
(
FuniڮS
 
NewS
)

518 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

520 i(
NewS
 !
DISABLE
)

523 
DMA2D
->
BGPFCCR
 |
DMA2D_BGPFCCR_START
;

528 
DMA2D
->
BGPFCCR
 &(
ut32_t
)~
DMA2D_BGPFCCR_START
;

530 
	}
}

538 
	$DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
)

540 
ut32_t
 
DdTime
;

543 
	`as_m
(
	`IS_DMA2D_DEAD_TIME
(
DMA2D_DdTime
));

544 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

546 i(
NewS
 !
DISABLE
)

549 
DMA2D
->
AMTCR
 &(
ut32_t
)
DEAD_MASK
;

550 
DdTime
 = 
DMA2D_DdTime
 << 8;

551 
DMA2D
->
AMTCR
 |(
DdTime
 | 
DMA2D_AMTCR_EN
);

555 
DMA2D
->
AMTCR
 &~(
ut32_t
)
DMA2D_AMTCR_EN
;

557 
	}
}

565 
	$DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
)

568 
	`as_m
(
	`IS_DMA2D_LeWmk
(
DMA2D_LWmkCfig
));

571 
DMA2D
->
LWR
 = (
ut32_t
)
DMA2D_LWmkCfig
;

572 
	}
}

632 
	$DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
)

635 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 i(
NewS
 !
DISABLE
)

641 
DMA2D
->
CR
 |
DMA2D_IT
;

646 
DMA2D
->
CR
 &(
ut32_t
)~
DMA2D_IT
;

648 
	}
}

663 
FgStus
 
	$DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
)

665 
FgStus
 
bus
 = 
RESET
;

668 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

671 i(((
DMA2D
->
ISR
& 
DMA2D_FLAG
!(
ut32_t
)
RESET
)

674 
bus
 = 
SET
;

679 
bus
 = 
RESET
;

682  
bus
;

683 
	}
}

697 
	$DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
)

700 
	`as_m
(
	`IS_DMA2D_GET_FLAG
(
DMA2D_FLAG
));

703 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_FLAG
;

704 
	}
}

718 
ITStus
 
	$DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
)

720 
ITStus
 
bus
 = 
RESET
;

721 
ut32_t
 
DMA2D_IT_FLAG
 = 
DMA2D_IT
 >> 8;

724 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

726 i((
DMA2D
->
ISR
 & 
DMA2D_IT_FLAG
!(
ut32_t
)
RESET
)

728 
bus
 = 
SET
;

732 
bus
 = 
RESET
;

735 i(((
DMA2D
->
CR
 & 
DMA2D_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

737 
bus
 = 
SET
;

741 
bus
 = 
RESET
;

743  
bus
;

744 
	}
}

758 
	$DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
)

761 
	`as_m
(
	`IS_DMA2D_IT
(
DMA2D_IT
));

762 
DMA2D_IT
 = DMA2D_IT >> 8;

765 
DMA2D
->
IFCR
 = (
ut32_t
)
DMA2D_IT
;

766 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dsi.c

44 
	~"m32f4xx_dsi.h
"

53 #i
defed
(
STM32F469_479xx
)

60 
	#DSI_TIMEOUT_VALUE
 ((
ut32_t
)1000

	)

62 
	#DSI_ERROR_ACK_MASK
 (
DSI_ISR0_AE0
 | 
DSI_ISR0_AE1
 | 
DSI_ISR0_AE2
 | 
DSI_ISR0_AE3
 | \

63 
DSI_ISR0_AE4
 | 
DSI_ISR0_AE5
 | 
DSI_ISR0_AE6
 | 
DSI_ISR0_AE7
 | \

64 
DSI_ISR0_AE8
 | 
DSI_ISR0_AE9
 | 
DSI_ISR0_AE10
 | 
DSI_ISR0_AE11
 | \

65 
DSI_ISR0_AE12
 | 
DSI_ISR0_AE13
 | 
DSI_ISR0_AE14
 | 
DSI_ISR0_AE15
)

	)

66 
	#DSI_ERROR_PHY_MASK
 (
DSI_ISR0_PE0
 | 
DSI_ISR0_PE1
 | 
DSI_ISR0_PE2
 | 
DSI_ISR0_PE3
 | 
DSI_ISR0_PE4
)

	)

67 
	#DSI_ERROR_TX_MASK
 
DSI_ISR1_TOHSTX


	)

68 
	#DSI_ERROR_RX_MASK
 
DSI_ISR1_TOLPRX


	)

69 
	#DSI_ERROR_ECC_MASK
 (
DSI_ISR1_ECCSE
 | 
DSI_ISR1_ECCME
)

	)

70 
	#DSI_ERROR_CRC_MASK
 
DSI_ISR1_CRCE


	)

71 
	#DSI_ERROR_PSE_MASK
 
DSI_ISR1_PSE


	)

72 
	#DSI_ERROR_EOT_MASK
 
DSI_ISR1_EOTPE


	)

73 
	#DSI_ERROR_OVF_MASK
 
DSI_ISR1_LPWRE


	)

74 
	#DSI_ERROR_GEN_MASK
 (
DSI_ISR1_GCWRE
 | 
DSI_ISR1_GPWRE
 | 
DSI_ISR1_GPTXE
 | 
DSI_ISR1_GPRDE
 | 
DSI_ISR1_GPRXE
)

	)

76 
	#DSI_MAX_RETURN_PKT_SIZE
 ((
ut32_t
)0x00000037

	)

85 
DSI_CfigPackHd
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
ChlID
, ut32_
DaTy
, ut32_
Da0
, ut32_
Da1
);

113 
	$DSI_DeIn
(
DSI_TyDef
 *
DSIx
)

116 
DSIx
->
WCR
 &~
DSI_WCR_DSIEN
;

119 
DSIx
->
CR
 &~
DSI_CR_EN
;

122 
DSIx
->
PCTLR
 &~(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

125 
DSIx
->
WRPCR
 &~
DSI_WRPCR_PLLEN
;

128 
DSIx
->
WRPCR
 &~
DSI_WRPCR_REGEN
;

131 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

132 if(
DSIx
 =
DSI
)

135 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_DSI
, 
ENABLE
);

137 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_DSI
, 
DISABLE
);

139 
	}
}

150 
	$DSI_In
(
DSI_TyDef
 *
DSIx
,
DSI_InTyDef
* 
DSI_InSu
, 
DSI_PLLInTyDef
 *
PLLIn
)

152 
ut32_t
 
unIvx4
 = 0;

153 
ut32_t
 
mpIDF
 = 0;

156 
	`as_m
(
	`IS_DSI_PLL_NDIV
(
PLLIn
->
PLLNDIV
));

157 
	`as_m
(
	`IS_DSI_PLL_IDF
(
PLLIn
->
PLLIDF
));

158 
	`as_m
(
	`IS_DSI_PLL_ODF
(
PLLIn
->
PLLODF
));

159 
	`as_m
(
	`IS_DSI_AUTO_CLKLANE_CONTROL
(
DSI_InSu
->
AutomicClockLeCڌ
));

160 
	`as_m
(
	`IS_DSI_NUMBER_OF_LANES
(
DSI_InSu
->
NumbOfLes
));

165 
DSIx
->
WRPCR
 |
DSI_WRPCR_REGEN
;

168 
	`DSI_GFgStus
(
DSIx
, 
DSI_FLAG_RRS
=
RESET
 )

172 
DSIx
->
WRPCR
 &~(
DSI_WRPCR_PLL_NDIV
 | 
DSI_WRPCR_PLL_IDF
 | 
DSI_WRPCR_PLL_ODF
);

173 
DSIx
->
WRPCR
 |(((
PLLIn
->
PLLNDIV
)<<2| ((PLLIn->
PLLIDF
)<<11| ((PLLIn->
PLLODF
)<<16));

176 
DSIx
->
WRPCR
 |
DSI_WRPCR_PLLEN
;

179 
	`DSI_GFgStus
(
DSIx
, 
DSI_FLAG_PLLLS
=
RESET
)

185 
DSIx
->
PCTLR
 |(
DSI_PCTLR_CKE
 | 
DSI_PCTLR_DEN
);

188 
DSIx
->
CLCR
 &~(
DSI_CLCR_DPCC
 | 
DSI_CLCR_ACR
);

189 
DSIx
->
CLCR
 |(
DSI_CLCR_DPCC
 | 
DSI_InSu
->
AutomicClockLeCڌ
);

192 
DSIx
->
PCONFR
 &~
DSI_PCONFR_NL
;

193 
DSIx
->
PCONFR
 |
DSI_InSu
->
NumbOfLes
;

198 
DSIx
->
CCR
 &~
DSI_CCR_TXECKDIV
;

199 
DSIx
->
CCR
 = 
DSI_InSu
->
TXEsCkdiv
;

204 
mpIDF
 = (
PLLIn
->
PLLIDF
 > 0) ? PLLInit->PLLIDF : 1;

205 
unIvx4
 = (4000000 * 
mpIDF
 * (1 << 
PLLIn
->
PLLODF
)/ ((
HSE_VALUE
/1000* PLLIn->
PLLNDIV
);

208 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_UIX4
;

209 
DSIx
->
WPCR
[0] |
unIvx4
;

210 
	}
}

217 
	$DSI_SuIn
(
DSI_InTyDef
* 
DSI_InSu
, 
DSI_HOST_TimeoutTyDef
* 
DSI_HOST_TimeoutInSu
)

221 
DSI_InSu
->
AutomicClockLeCڌ
 = 
DSI_AUTO_CLK_LANE_CTRL_DISABLE
;

223 
DSI_InSu
->
NumbOfLes
 = 
DSI_ONE_DATA_LANE
;

225 
DSI_InSu
->
TXEsCkdiv
 = 0;

229 
DSI_HOST_TimeoutInSu
->
TimeoutCkdiv
 = 0;

231 
DSI_HOST_TimeoutInSu
->
HighSedTnsmissiTimeout
 = 0;

233 
DSI_HOST_TimeoutInSu
->
LowPowReiTimeout
 = 0;

235 
DSI_HOST_TimeoutInSu
->
HighSedRdTimeout
 = 0;

237 
DSI_HOST_TimeoutInSu
->
LowPowRdTimeout
 = 0;

239 
DSI_HOST_TimeoutInSu
->
HighSedWreTimeout
 = 0;

241 
DSI_HOST_TimeoutInSu
->
HighSedWrePMode
 = 0;

243 
DSI_HOST_TimeoutInSu
->
LowPowWreTimeout
 = 0;

245 
DSI_HOST_TimeoutInSu
->
BTATimeout
 = 0;

246 
	}
}

254 
	$DSI_SGicVCID
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
VtuChlID
)

257 
DSIx
->
GVCIDR
 &~
DSI_GVCIDR_VCID
;

258 
DSIx
->
GVCIDR
 |
VtuChlID
;

259 
	}
}

268 
	$DSI_CfigVideoMode
(
DSI_TyDef
 *
DSIx
, 
DSI_VidCfgTyDef
 *
VidCfg
)

271 
	`as_m
(
	`IS_DSI_COLOR_CODING
(
VidCfg
->
CCodg
));

272 
	`as_m
(
	`IS_DSI_VIDEO_MODE_TYPE
(
VidCfg
->
Mode
));

273 
	`as_m
(
	`IS_DSI_LP_COMMAND
(
VidCfg
->
LPCommdEb
));

274 
	`as_m
(
	`IS_DSI_LP_HFP
(
VidCfg
->
LPHizڏlFrtPchEb
));

275 
	`as_m
(
	`IS_DSI_LP_HBP
(
VidCfg
->
LPHizڏlBackPchEb
));

276 
	`as_m
(
	`IS_DSI_LP_VACTIVE
(
VidCfg
->
LPVtilAiveEb
));

277 
	`as_m
(
	`IS_DSI_LP_VFP
(
VidCfg
->
LPVtilFrtPchEb
));

278 
	`as_m
(
	`IS_DSI_LP_VBP
(
VidCfg
->
LPVtilBackPchEb
));

279 
	`as_m
(
	`IS_DSI_LP_VSYNC
(
VidCfg
->
LPVtilSyncAiveEb
));

280 
	`as_m
(
	`IS_DSI_FBTAA
(
VidCfg
->
FmeBTAAcknowdgeEb
));

281 
	`as_m
(
	`IS_DSI_DE_POLARITY
(
VidCfg
->
DEPެy
));

282 
	`as_m
(
	`IS_DSI_VSYNC_POLARITY
(
VidCfg
->
VSPެy
));

283 
	`as_m
(
	`IS_DSI_HSYNC_POLARITY
(
VidCfg
->
HSPެy
));

285 if(
VidCfg
->
CCodg
 =
DSI_RGB666
)

287 
	`as_m
(
	`IS_DSI_LOOSELY_PACKED
(
VidCfg
->
LoolyPacked
));

291 
DSIx
->
MCR
 &~
DSI_MCR_CMDM
;

292 
DSIx
->
WCFGR
 &~
DSI_WCFGR_DSIM
;

295 
DSIx
->
VMCR
 &~
DSI_VMCR_VMT
;

296 
DSIx
->
VMCR
 |
VidCfg
->
Mode
;

299 
DSIx
->
VPCR
 &~
DSI_VPCR_VPSIZE
;

300 
DSIx
->
VPCR
 |
VidCfg
->
PackSize
;

303 
DSIx
->
VCCR
 &~
DSI_VCCR_NUMC
;

304 
DSIx
->
VCCR
 |
VidCfg
->
NumbOfChunks
;

307 
DSIx
->
VNPCR
 &~
DSI_VNPCR_NPSIZE
;

308 
DSIx
->
VNPCR
 |
VidCfg
->
NuPackSize
;

311 
DSIx
->
LVCIDR
 &~
DSI_LVCIDR_VCID
;

312 
DSIx
->
LVCIDR
 |
VidCfg
->
VtuChlID
;

315 
DSIx
->
LPCR
 &~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

316 
DSIx
->
LPCR
 |(
VidCfg
->
DEPެy
 | VidCfg->
VSPެy
 | VidCfg->
HSPެy
);

319 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_COLC
;

320 
DSIx
->
LCOLCR
 |
VidCfg
->
CCodg
;

323 
DSIx
->
WCFGR
 &~
DSI_WCFGR_COLMUX
;

324 
DSIx
->
WCFGR
 |((
VidCfg
->
CCodg
)<<1);

327 if(
VidCfg
->
CCodg
 =
DSI_RGB666
)

329 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_LPE
;

330 
DSIx
->
LCOLCR
 |
VidCfg
->
LoolyPacked
;

334 
DSIx
->
VHSACR
 &~
DSI_VHSACR_HSA
;

335 
DSIx
->
VHSACR
 |
VidCfg
->
HizڏlSyncAive
;

338 
DSIx
->
VHBPCR
 &~
DSI_VHBPCR_HBP
;

339 
DSIx
->
VHBPCR
 |
VidCfg
->
HizڏlBackPch
;

342 
DSIx
->
VLCR
 &~
DSI_VLCR_HLINE
;

343 
DSIx
->
VLCR
 |
VidCfg
->
HizڏlLe
;

346 
DSIx
->
VVSACR
 &~
DSI_VVSACR_VSA
;

347 
DSIx
->
VVSACR
 |
VidCfg
->
VtilSyncAive
;

350 
DSIx
->
VVBPCR
 &~
DSI_VVBPCR_VBP
;

351 
DSIx
->
VVBPCR
 |
VidCfg
->
VtilBackPch
;

354 
DSIx
->
VVFPCR
 &~
DSI_VVFPCR_VFP
;

355 
DSIx
->
VVFPCR
 |
VidCfg
->
VtilFrtPch
;

358 
DSIx
->
VVACR
 &~
DSI_VVACR_VA
;

359 
DSIx
->
VVACR
 |
VidCfg
->
VtilAive
;

362 
DSIx
->
VMCR
 &~
DSI_VMCR_LPCE
;

363 
DSIx
->
VMCR
 |
VidCfg
->
LPCommdEb
;

366 
DSIx
->
LPMCR
 &~
DSI_LPMCR_LPSIZE
;

367 
DSIx
->
LPMCR
 |((
VidCfg
->
LPLgePackSize
)<<16);

370 
DSIx
->
LPMCR
 &~
DSI_LPMCR_VLPSIZE
;

371 
DSIx
->
LPMCR
 |
VidCfg
->
LPVACTLgePackSize
;

374 
DSIx
->
VMCR
 &~
DSI_VMCR_LPHFPE
;

375 
DSIx
->
VMCR
 |
VidCfg
->
LPHizڏlFrtPchEb
;

378 
DSIx
->
VMCR
 &~
DSI_VMCR_LPHBPE
;

379 
DSIx
->
VMCR
 |
VidCfg
->
LPHizڏlBackPchEb
;

382 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVAE
;

383 
DSIx
->
VMCR
 |
VidCfg
->
LPVtilAiveEb
;

386 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVFPE
;

387 
DSIx
->
VMCR
 |
VidCfg
->
LPVtilFrtPchEb
;

390 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVBPE
;

391 
DSIx
->
VMCR
 |
VidCfg
->
LPVtilBackPchEb
;

394 
DSIx
->
VMCR
 &~
DSI_VMCR_LPVSAE
;

395 
DSIx
->
VMCR
 |
VidCfg
->
LPVtilSyncAiveEb
;

398 
DSIx
->
VMCR
 &~
DSI_VMCR_FBTAAE
;

399 
DSIx
->
VMCR
 |
VidCfg
->
FmeBTAAcknowdgeEb
;

400 
	}
}

409 
	$DSI_CfigAddCommdMode
(
DSI_TyDef
 *
DSIx
, 
DSI_CmdCfgTyDef
 *
CmdCfg
)

412 
	`as_m
(
	`IS_DSI_COLOR_CODING
(
CmdCfg
->
CCodg
));

413 
	`as_m
(
	`IS_DSI_TE_SOURCE
(
CmdCfg
->
TrgEfSour
));

414 
	`as_m
(
	`IS_DSI_TE_POLARITY
(
CmdCfg
->
TrgEfPެy
));

415 
	`as_m
(
	`IS_DSI_AUTOMATIC_REFRESH
(
CmdCfg
->
AutomicReesh
));

416 
	`as_m
(
	`IS_DSI_VS_POLARITY
(
CmdCfg
->
VSyncP
));

417 
	`as_m
(
	`IS_DSI_TE_ACK_REQUEST
(
CmdCfg
->
TEAcknowdgeReque
));

418 
	`as_m
(
	`IS_DSI_DE_POLARITY
(
CmdCfg
->
DEPެy
));

419 
	`as_m
(
	`IS_DSI_VSYNC_POLARITY
(
CmdCfg
->
VSPެy
));

420 
	`as_m
(
	`IS_DSI_HSYNC_POLARITY
(
CmdCfg
->
HSPެy
));

423 
DSIx
->
MCR
 |
DSI_MCR_CMDM
;

424 
DSIx
->
WCFGR
 &~
DSI_WCFGR_DSIM
;

425 
DSIx
->
WCFGR
 |
DSI_WCFGR_DSIM
;

428 
DSIx
->
LVCIDR
 &~
DSI_LVCIDR_VCID
;

429 
DSIx
->
LVCIDR
 |
CmdCfg
->
VtuChlID
;

432 
DSIx
->
LPCR
 &~(
DSI_LPCR_DEP
 | 
DSI_LPCR_VSP
 | 
DSI_LPCR_HSP
);

433 
DSIx
->
LPCR
 |(
CmdCfg
->
DEPެy
 | CmdCfg->
VSPެy
 | CmdCfg->
HSPެy
);

436 
DSIx
->
LCOLCR
 &~
DSI_LCOLCR_COLC
;

437 
DSIx
->
LCOLCR
 |
CmdCfg
->
CCodg
;

440 
DSIx
->
WCFGR
 &~
DSI_WCFGR_COLMUX
;

441 
DSIx
->
WCFGR
 |((
CmdCfg
->
CCodg
)<<1);

444 
DSIx
->
VLCR
 &~
DSI_VLCR_HLINE
;

445 
DSIx
->
VLCR
 |
CmdCfg
->
HizڏlLe
;

448 
DSIx
->
LCCR
 &~
DSI_LCCR_CMDSIZE
;

449 
DSIx
->
LCCR
 |
CmdCfg
->
CommdSize
;

452 
DSIx
->
WCFGR
 &~(
DSI_WCFGR_TESRC
 | 
DSI_WCFGR_TEPOL
 | 
DSI_WCFGR_AR
 | 
DSI_WCFGR_VSPOL
);

453 
DSIx
->
WCFGR
 |(
CmdCfg
->
TrgEfSour
 | CmdCfg->
TrgEfPެy
 | CmdCfg->
AutomicReesh
 | CmdCfg->
VSyncP
);

456 
DSIx
->
CMCR
 &~
DSI_CMCR_TEARE
;

457 
DSIx
->
CMCR
 |
CmdCfg
->
TEAcknowdgeReque
;

460 
	`DSI_ITCfig
(
DSIx
, 
DSI_IT_TE
, 
ENABLE
);

462 
	`DSI_ITCfig
(
DSIx
, 
DSI_IT_ER
, 
ENABLE
);

463 
	}
}

473 
	$DSI_CfigLowPowCommd
(
DSI_TyDef
 *
DSIx
, 
DSI_LPCmdTyDef
 *
LPCmd
)

475 
	`as_m
(
	`IS_DSI_LP_GSW0P
(
LPCmd
->
LPGShtWreNoP
));

476 
	`as_m
(
	`IS_DSI_LP_GSW1P
(
LPCmd
->
LPGShtWreOP
));

477 
	`as_m
(
	`IS_DSI_LP_GSW2P
(
LPCmd
->
LPGShtWreTwoP
));

478 
	`as_m
(
	`IS_DSI_LP_GSR0P
(
LPCmd
->
LPGShtRdNoP
));

479 
	`as_m
(
	`IS_DSI_LP_GSR1P
(
LPCmd
->
LPGShtRdOP
));

480 
	`as_m
(
	`IS_DSI_LP_GSR2P
(
LPCmd
->
LPGShtRdTwoP
));

481 
	`as_m
(
	`IS_DSI_LP_GLW
(
LPCmd
->
LPGLgWre
));

482 
	`as_m
(
	`IS_DSI_LP_DSW0P
(
LPCmd
->
LPDcsShtWreNoP
));

483 
	`as_m
(
	`IS_DSI_LP_DSW1P
(
LPCmd
->
LPDcsShtWreOP
));

484 
	`as_m
(
	`IS_DSI_LP_DSR0P
(
LPCmd
->
LPDcsShtRdNoP
));

485 
	`as_m
(
	`IS_DSI_LP_DLW
(
LPCmd
->
LPDcsLgWre
));

486 
	`as_m
(
	`IS_DSI_LP_MRDP
(
LPCmd
->
LPMaxRdPack
));

487 
	`as_m
(
	`IS_DSI_ACK_REQUEST
(
LPCmd
->
AcknowdgeReque
));

490 
DSIx
->
CMCR
 &~(
DSI_CMCR_GSW0TX
 |\

491 
DSI_CMCR_GSW1TX
 |\

492 
DSI_CMCR_GSW2TX
 |\

493 
DSI_CMCR_GSR0TX
 |\

494 
DSI_CMCR_GSR1TX
 |\

495 
DSI_CMCR_GSR2TX
 |\

496 
DSI_CMCR_GLWTX
 |\

497 
DSI_CMCR_DSW0TX
 |\

498 
DSI_CMCR_DSW1TX
 |\

499 
DSI_CMCR_DSR0TX
 |\

500 
DSI_CMCR_DLWTX
 |\

501 
DSI_CMCR_MRDPS
);

502 
DSIx
->
CMCR
 |(
LPCmd
->
LPGShtWreNoP
 |\

503 
LPCmd
->
LPGShtWreOP
 |\

504 
LPCmd
->
LPGShtWreTwoP
 |\

505 
LPCmd
->
LPGShtRdNoP
 |\

506 
LPCmd
->
LPGShtRdOP
 |\

507 
LPCmd
->
LPGShtRdTwoP
 |\

508 
LPCmd
->
LPGLgWre
 |\

509 
LPCmd
->
LPDcsShtWreNoP
 |\

510 
LPCmd
->
LPDcsShtWreOP
 |\

511 
LPCmd
->
LPDcsShtRdNoP
 |\

512 
LPCmd
->
LPDcsLgWre
 |\

513 
LPCmd
->
LPMaxRdPack
);

516 
DSIx
->
CMCR
 &~
DSI_CMCR_ARE
;

517 
DSIx
->
CMCR
 |
LPCmd
->
AcknowdgeReque
;

518 
	}
}

527 
	$DSI_CfigFlowCڌ
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
FlowCڌ
)

530 
	`as_m
(
	`IS_DSI_FLOW_CONTROL
(
FlowCڌ
));

533 
DSIx
->
PCR
 &~
DSI_FLOW_CONTROL_ALL
;

534 
DSIx
->
PCR
 |
FlowCڌ
;

535 
	}
}

544 
	$DSI_CfigPhyTim
(
DSI_TyDef
 *
DSIx
, 
DSI_PHY_TimTyDef
 *
PhyTims
)

547 
DSIx
->
CLTCR
 &~(
DSI_CLTCR_LP2HS_TIME
 | 
DSI_CLTCR_HS2LP_TIME
);

548 
DSIx
->
CLTCR
 |(
PhyTims
->
ClockLeLP2HSTime
 | ((PhyTims->
ClockLeHS2LPTime
)<<16));

551 
DSIx
->
DLTCR
 &~(
DSI_DLTCR_MRD_TIME
 | 
DSI_DLTCR_LP2HS_TIME
 | 
DSI_DLTCR_HS2LP_TIME
);

552 
DSIx
->
DLTCR
 |(
PhyTims
->
DaLeMaxRdTime
 | ((PhyTims->
DaLeLP2HSTime
)<<16| ((PhyTims->
DaLeHS2LPTime
)<<24));

555 
DSIx
->
PCONFR
 &~
DSI_PCONFR_SW_TIME
;

556 
DSIx
->
PCONFR
 |((
PhyTims
->
StWaTime
)<<8);

557 
	}
}

566 
	$DSI_CfigHoTimeouts
(
DSI_TyDef
 *
DSIx
, 
DSI_HOST_TimeoutTyDef
 *
HoTimeouts
)

569 
DSIx
->
CCR
 &~
DSI_CCR_TOCKDIV
;

570 
DSIx
->
CCR
 = ((
HoTimeouts
->
TimeoutCkdiv
)<<8);

573 
DSIx
->
TCCR
[0] &~
DSI_TCCR1_HSTX_TOCNT
;

574 
DSIx
->
TCCR
[0] |((
HoTimeouts
->
HighSedTnsmissiTimeout
)<<16);

577 
DSIx
->
TCCR
[0] &~
DSI_TCCR1_LPRX_TOCNT
;

578 
DSIx
->
TCCR
[0] |
HoTimeouts
->
LowPowReiTimeout
;

581 
DSIx
->
TCCR
[1] &~
DSI_TCCR2_HSRD_TOCNT
;

582 
DSIx
->
TCCR
[1] |
HoTimeouts
->
HighSedRdTimeout
;

585 
DSIx
->
TCCR
[2] &~
DSI_TCCR3_LPRD_TOCNT
;

586 
DSIx
->
TCCR
[2] |
HoTimeouts
->
LowPowRdTimeout
;

589 
DSIx
->
TCCR
[3] &~
DSI_TCCR4_HSWR_TOCNT
;

590 
DSIx
->
TCCR
[3] |
HoTimeouts
->
HighSedWreTimeout
;

593 
DSIx
->
TCCR
[3] &~
DSI_TCCR4_PM
;

594 
DSIx
->
TCCR
[3] |
HoTimeouts
->
HighSedWrePMode
;

597 
DSIx
->
TCCR
[4] &~
DSI_TCCR5_LPWR_TOCNT
;

598 
DSIx
->
TCCR
[4] |
HoTimeouts
->
LowPowWreTimeout
;

601 
DSIx
->
TCCR
[5] &~
DSI_TCCR6_BTA_TOCNT
;

602 
DSIx
->
TCCR
[5] |
HoTimeouts
->
BTATimeout
;

603 
	}
}

618 
	$DSI_PGS
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Mode
, ut32_
Ori
)

622 
DSIx
->
VMCR
 &~(
DSI_VMCR_PGM
 | 
DSI_VMCR_PGO
);

623 
DSIx
->
VMCR
 |((
Mode
<<20| (
Ori
<<24));

626 
DSIx
->
VMCR
 |
DSI_VMCR_PGE
;

628 
	}
}

635 
	$DSI_PGSt
(
DSI_TyDef
 *
DSIx
)

638 
DSIx
->
VMCR
 &~
DSI_VMCR_PGE
;

639 
	}
}

647 
	$DSI_S
(
DSI_TyDef
 *
DSIx
)

650 
DSIx
->
CR
 |
DSI_CR_EN
;

652 
DSIx
->
WCR
 |
DSI_WCR_DSIEN
;

653 
	}
}

660 
	$DSI_St
(
DSI_TyDef
 *
DSIx
)

663 
DSIx
->
CR
 &~
DSI_CR_EN
;

666 
DSIx
->
WCR
 &~
DSI_WCR_DSIEN
;

667 
	}
}

675 
	$DSI_Reesh
(
DSI_TyDef
 *
DSIx
)

678 
DSIx
->
WCR
 |
DSI_WCR_LTDCEN
;

679 
	}
}

688 
	$DSI_CMode
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CMode
)

691 
	`as_m
(
	`IS_DSI_COLOR_MODE
(
CMode
));

694 
DSIx
->
WCR
 &~
DSI_WCR_COLM
;

695 
DSIx
->
WCR
 |
CMode
;

696 
	}
}

705 
	$DSI_Shutdown
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Shutdown
)

708 
	`as_m
(
	`IS_DSI_SHUT_DOWN
(
Shutdown
));

711 
DSIx
->
WCR
 &~
DSI_WCR_SHTDN
;

712 
DSIx
->
WCR
 |
Shutdown
;

713 
	}
}

742 
	$DSI_ShtWre
(
DSI_TyDef
 *
DSIx
,

743 
ut32_t
 
ChlID
,

744 
ut32_t
 
Mode
,

745 
ut32_t
 
Pam1
,

746 
ut32_t
 
Pam2
)

749 
	`as_m
(
	`IS_DSI_SHORT_WRITE_PACKET_TYPE
(
Mode
));

752 (
DSIx
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

756 
	`DSI_CfigPackHd
(
DSIx
,

757 
ChlID
,

758 
Mode
,

759 
Pam1
,

760 
Pam2
);

761 
	}
}

776 
	$DSI_LgWre
(
DSI_TyDef
 *
DSIx
,

777 
ut32_t
 
ChlID
,

778 
ut32_t
 
Mode
,

779 
ut32_t
 
NbPams
,

780 
ut32_t
 
Pam1
,

781 
ut8_t
* 
PamsTab
)

783 
ut32_t
 
uicou
 = 0;

786 (
DSIx
->
GPSR
 & 
DSI_GPSR_CMDFE
) == 0)

790 
uicou
 < 
NbPams
)

792 if(
uicou
 == 0x00)

794 
DSIx
->
GPDR
=(
Pam1
 | \

795 ((*(
PamsTab
+
uicou
))<<8) | \

796 ((*(
PamsTab
+
uicou
+1))<<16) | \

797 ((*(
PamsTab
+
uicou
+2))<<24));

798 
uicou
 += 3;

802 
DSIx
->
GPDR
=((*(
PamsTab
+
uicou
)) | \

803 ((*(
PamsTab
+
uicou
+1))<<8) | \

804 ((*(
PamsTab
+
uicou
+2))<<16) | \

805 ((*(
PamsTab
+
uicou
+3))<<24));

806 
uicou
+=4;

811 
	`DSI_CfigPackHd
(
DSIx
,

812 
ChlID
,

813 
Mode
,

814 ((
NbPams
+1)&0x00FF),

815 (((
NbPams
+1)&0xFF00)>>8));

816 
	}
}

830 
	$DSI_Rd
(
DSI_TyDef
 *
DSIx
,

831 
ut32_t
 
ChlNbr
,

832 
ut8_t
* 
Aay
,

833 
ut32_t
 
Size
,

834 
ut32_t
 
Mode
,

835 
ut32_t
 
DCSCmd
,

836 
ut8_t
* 
PamsTab
)

840 
	`as_m
(
	`IS_DSI_READ_PACKET_TYPE
(
Mode
));

842 if(
Size
 > 2)

845 
	`DSI_ShtWre
(
DSIx
, 
ChlNbr
, 
DSI_MAX_RETURN_PKT_SIZE
, ((
Size
)&0xFF), (((Size)>>8)&0xFF));

849 i(
Mode
 =
DSI_DCS_SHORT_PKT_READ
)

851 
	`DSI_CfigPackHd
(
DSIx
, 
ChlNbr
, 
Mode
, 
DCSCmd
, 0);

853 i(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P0
)

855 
	`DSI_CfigPackHd
(
DSIx
, 
ChlNbr
, 
Mode
, 0, 0);

857 i(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P1
)

859 
	`DSI_CfigPackHd
(
DSIx
, 
ChlNbr
, 
Mode
, 
PamsTab
[0], 0);

861 i(
Mode
 =
DSI_GEN_SHORT_PKT_READ_P2
)

863 
	`DSI_CfigPackHd
(
DSIx
, 
ChlNbr
, 
Mode
, 
PamsTab
[0], ParametersTable[1]);

867 (
DSIx
->
GPSR
 & (
DSI_GPSR_RCB
 | 
DSI_GPSR_PRDFE
)) != 0)

871 *((
ut32_t
 *)
Aay
(
DSIx
->
GPDR
);

872 i(
Size
 > 4)

874 
Size
 -= 4;

875 
Aay
 += 4;

879 (()(
Size
)) > 0)

881 if((
DSIx
->
GPSR
 & 
DSI_GPSR_PRDFE
) == 0)

883 *((
ut32_t
 *)
Aay
(
DSIx
->
GPDR
);

884 
Size
 -= 4;

885 
Aay
 += 4;

888 
	}
}

904 
	$DSI_CfigPackHd
(
DSI_TyDef
 *
DSIx
,

905 
ut32_t
 
ChlID
,

906 
ut32_t
 
DaTy
,

907 
ut32_t
 
Da0
,

908 
ut32_t
 
Da1
)

911 
DSIx
->
GHCR
 = (
DaTy
 | (
ChlID
<<6| (
Da0
<<8| (
Da1
<<16));

912 
	}
}

936 
	$DSI_EULPMDa
(
DSI_TyDef
 *
DSIx
)

939 
DSIx
->
PUCR
 |
DSI_PUCR_URDL
;

943 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_ONE_DATA_LANE
)

945 (
DSIx
->
PSR
 & 
DSI_PSR_UAN0
) != 0)

948 i((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_TWO_DATA_LANES
)

950 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != 0)

953 
	}
}

961 
	$DSI_ExULPMDa
(
DSI_TyDef
 *
DSIx
)

964 
DSIx
->
PUCR
 |
DSI_PUCR_UEDL
;

967 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_ONE_DATA_LANE
)

969 (
DSIx
->
PSR
 & 
DSI_PSR_UAN0
) != DSI_PSR_UAN0)

972 i((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_TWO_DATA_LANES
)

974 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1))

979 
DSIx
->
PUCR
 = 0;

980 
	}
}

988 
	$DSI_EULPM
(
DSI_TyDef
 *
DSIx
)

991 
DSIx
->
CLCR
 &~
DSI_CLCR_DPCC
;

994 
	`RCC_DSIClockSourCfig
(
RCC_DSICLKSour_PLLR
);

997 
DSIx
->
PUCR
 |(
DSI_PUCR_URCL
 | 
DSI_PUCR_URDL
);

1000 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_ONE_DATA_LANE
)

1002 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != 0)

1005 i((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_TWO_DATA_LANES
)

1007 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != 0)

1012 
DSIx
->
WRPCR
 &~
DSI_WRPCR_PLLEN
;

1013 
	}
}

1021 
	$DSI_ExULPM
(
DSI_TyDef
 *
DSIx
)

1024 
DSIx
->
WRPCR
 |
DSI_WRPCR_PLLEN
;

1027 
	`DSI_GFgStus
(
DSIx
, 
DSI_FLAG_PLLLS
=
RESET
)

1031 
DSIx
->
PUCR
 |(
DSI_PUCR_UECL
 | 
DSI_PUCR_UEDL
);

1034 if((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_ONE_DATA_LANE
)

1036 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UANC))

1039 i((
DSIx
->
PCONFR
 & 
DSI_PCONFR_NL
=
DSI_TWO_DATA_LANES
)

1041 (
DSIx
->
PSR
 & (
DSI_PSR_UAN0
 | 
DSI_PSR_UAN1
 | 
DSI_PSR_UANC
)) != (DSI_PSR_UAN0 | DSI_PSR_UAN1 | DSI_PSR_UANC))

1046 
DSIx
->
PUCR
 = 0;

1049 
	`RCC_DSIClockSourCfig
(
RCC_DSICLKSour_PHY
);

1052 
DSIx
->
CLCR
 |
DSI_CLCR_DPCC
;

1053 
	}
}

1065 
	$DSI_SSwReAndDayTung
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CommDay
, ut32_
Le
, ut32_
Vue
)

1068 
	`as_m
(
	`IS_DSI_COMMUNICATION_DELAY
(
CommDay
));

1069 
	`as_m
(
	`IS_DSI_LANE_GROUP
(
Le
));

1071 
CommDay
)

1073 
DSI_SLEW_RATE_HSTX
:

1074 if(
Le
 =
DSI_CLOCK_LANE
)

1077 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_HSTXSRCCL
;

1078 
DSIx
->
WPCR
[1] |
Vue
<<16;

1080 if(
Le
 =
DSI_DATA_LANES
)

1083 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_HSTXSRCDL
;

1084 
DSIx
->
WPCR
[1] |
Vue
<<18;

1087 
DSI_SLEW_RATE_LPTX
:

1088 if(
Le
 =
DSI_CLOCK_LANE
)

1091 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_LPSRCCL
;

1092 
DSIx
->
WPCR
[1] |
Vue
<<6;

1094 if(
Le
 =
DSI_DATA_LANES
)

1097 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_LPSRCDL
;

1098 
DSIx
->
WPCR
[1] |
Vue
<<8;

1101 
DSI_HS_DELAY
:

1102 if(
Le
 =
DSI_CLOCK_LANE
)

1105 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_HSTXDCL
;

1106 
DSIx
->
WPCR
[1] |
Vue
;

1108 if(
Le
 =
DSI_DATA_LANES
)

1111 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_HSTXDDL
;

1112 
DSIx
->
WPCR
[1] |
Vue
<<2;

1118 
	}
}

1126 
	$DSI_SLowPowRXFr
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Fqucy
)

1129 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_LPRXFT
;

1130 
DSIx
->
WPCR
[1] |
Fqucy
<<25;

1131 
	}
}

1141 
	$DSI_SSDD
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1144 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1147 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_SDDC
;

1148 
DSIx
->
WPCR
[1] |
S
<<12;

1149 
	}
}

1161 
	$DSI_SLePsCfiguti
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
CuomLe
, ut32_
Le
, 
FuniڮS
 
S
)

1164 
	`as_m
(
	`IS_DSI_CUSTOM_LANE
(
CuomLe
));

1165 
	`as_m
(
	`IS_DSI_LANE
(
Le
));

1166 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1168 
CuomLe
)

1170 
DSI_SWAP_LANE_PINS
:

1171 if(
Le
 =
DSI_CLOCK_LANE
)

1174 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_SWCL
;

1175 
DSIx
->
WPCR
[0] |(
S
<<6);

1177 if(
Le
 =
DSI_DATA_LANE0
)

1180 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_SWDL0
;

1181 
DSIx
->
WPCR
[0] |(
S
<<7);

1183 if(
Le
 =
DSI_DATA_LANE1
)

1186 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_SWDL1
;

1187 
DSIx
->
WPCR
[0] |(
S
<<8);

1190 
DSI_INVERT_HS_SIGNAL
:

1191 if(
Le
 =
DSI_CLOCK_LANE
)

1194 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_HSICL
;

1195 
DSIx
->
WPCR
[0] |(
S
<<9);

1197 if(
Le
 =
DSI_DATA_LANE0
)

1200 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_HSIDL0
;

1201 
DSIx
->
WPCR
[0] |(
S
<<10);

1203 if(
Le
 =
DSI_DATA_LANE1
)

1206 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_HSIDL1
;

1207 
DSIx
->
WPCR
[0] |(
S
<<11);

1213 
	}
}

1224 
	$DSI_SPHYTimgs
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Timg
, 
FuniڮS
 
S
, ut32_
Vue
)

1227 
	`as_m
(
	`IS_DSI_PHY_TIMING
(
Timg
));

1228 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1230 
Timg
)

1232 
DSI_TCLK_POST
:

1234 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TCLKPOSTEN
;

1235 
DSIx
->
WPCR
[0] |(
S
<<27);

1237 if(
S
)

1240 
DSIx
->
WPCR
[4] &~
DSI_WPCR5_TCLKPOST
;

1241 
DSIx
->
WPCR
[4] |
Vue
;

1245 
DSI_TLPX_CLK
:

1247 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TLPXCEN
;

1248 
DSIx
->
WPCR
[0] |(
S
<<26);

1250 if(
S
)

1253 
DSIx
->
WPCR
[3] &~
DSI_WPCR4_TLPXC
;

1254 
DSIx
->
WPCR
[3] |
Vue
;

1258 
DSI_THS_EXIT
:

1260 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_THSEXITEN
;

1261 
DSIx
->
WPCR
[0] |(
S
<<25);

1263 if(
S
)

1266 
DSIx
->
WPCR
[3] &~
DSI_WPCR4_THSEXIT
;

1267 
DSIx
->
WPCR
[3] |
Vue
;

1271 
DSI_TLPX_DATA
:

1273 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TLPXDEN
;

1274 
DSIx
->
WPCR
[0] |(
S
<<24);

1276 if(
S
)

1279 
DSIx
->
WPCR
[3] &~
DSI_WPCR4_TLPXD
;

1280 
DSIx
->
WPCR
[3] |
Vue
;

1284 
DSI_THS_ZERO
:

1286 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_THSZEROEN
;

1287 
DSIx
->
WPCR
[0] |(
S
<<23);

1289 if(
S
)

1292 
DSIx
->
WPCR
[3] &~
DSI_WPCR4_THSZERO
;

1293 
DSIx
->
WPCR
[3] |
Vue
;

1297 
DSI_THS_TRAIL
:

1299 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_THSTRAILEN
;

1300 
DSIx
->
WPCR
[0] |(
S
<<22);

1302 if(
S
)

1305 
DSIx
->
WPCR
[2] &~
DSI_WPCR3_THSTRAIL
;

1306 
DSIx
->
WPCR
[2] |
Vue
;

1310 
DSI_THS_PREPARE
:

1312 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_THSPREPEN
;

1313 
DSIx
->
WPCR
[0] |(
S
<<21);

1315 if(
S
)

1318 
DSIx
->
WPCR
[2] &~
DSI_WPCR3_THSPREP
;

1319 
DSIx
->
WPCR
[2] |
Vue
;

1323 
DSI_TCLK_ZERO
:

1325 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TCLKZEROEN
;

1326 
DSIx
->
WPCR
[0] |(
S
<<20);

1328 if(
S
)

1331 
DSIx
->
WPCR
[2] &~
DSI_WPCR3_TCLKZERO
;

1332 
DSIx
->
WPCR
[2] |
Vue
;

1336 
DSI_TCLK_PREPARE
:

1338 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TCLKPREPEN
;

1339 
DSIx
->
WPCR
[0] |(
S
<<19);

1341 if(
S
)

1344 
DSIx
->
WPCR
[2] &~
DSI_WPCR3_TCLKPREP
;

1345 
DSIx
->
WPCR
[2] |
Vue
;

1352 
	}
}

1362 
	$DSI_FTXStMode
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
Le
, 
FuniڮS
 
S
)

1365 
	`as_m
(
	`IS_DSI_LANE_GROUP
(
Le
));

1366 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1368 if(
Le
 =
DSI_CLOCK_LANE
)

1371 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_FTXSMCL
;

1372 
DSIx
->
WPCR
[0] |(
S
<<12);

1374 if(
Le
 =
DSI_DATA_LANES
)

1377 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_FTXSMDL
;

1378 
DSIx
->
WPCR
[0] |(
S
<<13);

1380 
	}
}

1389 
	$DSI_FRXLowPow
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1392 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1395 
DSIx
->
WPCR
[1] &~
DSI_WPCR2_FLPRXLPM
;

1396 
DSIx
->
WPCR
[1] |
S
<<22;

1397 
	}
}

1406 
	$DSI_FDaLesInRX
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1409 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1412 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_TDDL
;

1413 
DSIx
->
WPCR
[0] |
S
<<16;

1414 
	}
}

1423 
	$DSI_SPuDown
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1426 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1429 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_PDEN
;

1430 
DSIx
->
WPCR
[0] |
S
<<18;

1431 
	}
}

1440 
	$DSI_SCڋiDeiOff
(
DSI_TyDef
 *
DSIx
, 
FuniڮS
 
S
)

1443 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
S
));

1446 
DSIx
->
WPCR
[0] &~
DSI_WPCR1_CDOFFDL
;

1447 
DSIx
->
WPCR
[0] |
S
<<14;

1448 
	}
}

1525 
	$DSI_ITCfig
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
, 
FuniڮS
 
NewS
)

1528 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1529 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1530 
	`as_m
(
	`IS_DSI_IT
(
DSI_IT
));

1532 if(
NewS
 !
DISABLE
)

1535 
DSIx
->
WIER
 |
DSI_IT
;

1540 
DSIx
->
WIER
 &~
DSI_IT
;

1542 
	}
}

1559 
FgStus
 
	$DSI_GFgStus
(
DSI_TyDef
* 
DSIx
, 
ut16_t
 
DSI_FLAG
)

1561 
FgStus
 
bus
 = 
RESET
;

1563 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1564 
	`as_m
(
	`IS_DSI_GET_FLAG
(
DSI_FLAG
));

1567 if((
DSIx
->
WISR
 & 
DSI_FLAG
!(
ut32_t
)
RESET
)

1570 
bus
 = 
SET
;

1575 
bus
 = 
RESET
;

1578  
bus
;

1579 
	}
}

1593 
	$DSI_CˬFg
(
DSI_TyDef
* 
DSIx
, 
ut16_t
 
DSI_FLAG
)

1596 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1597 
	`as_m
(
	`IS_DSI_CLEAR_FLAG
(
DSI_FLAG
));

1600 
DSIx
->
WIFCR
 = (
ut32_t
)
DSI_FLAG
;

1601 
	}
}

1615 
ITStus
 
	$DSI_GITStus
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
)

1617 
ITStus
 
bus
 = 
RESET
;

1618 
ut32_t
 
abˡus
 = 0;

1621 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1622 
	`as_m
(
	`IS_DSI_IT
(
DSI_IT
));

1625 
abˡus
 = (
DSIx
->
WIER
 & 
DSI_IT
);

1628 i(((
DSIx
->
WISR
 & 
DSI_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1631 
bus
 = 
SET
;

1636 
bus
 = 
RESET
;

1640  
bus
;

1641 
	}
}

1655 
	$DSI_CˬITPdgB
(
DSI_TyDef
* 
DSIx
, 
ut32_t
 
DSI_IT
)

1658 
	`as_m
(
	`IS_DSI_ALL_PERIPH
(
DSIx
));

1659 
	`as_m
(
	`IS_DSI_IT
(
DSI_IT
));

1662 
DSIx
->
WIFCR
 = (
ut32_t
)
DSI_IT
;

1663 
	}
}

1672 
	$DSI_CfigEMڙ
(
DSI_TyDef
 *
DSIx
, 
ut32_t
 
AiveEs
)

1674 
DSIx
->
IER
[0] = 0;

1675 
DSIx
->
IER
[1] = 0;

1677 if(
AiveEs
 & 
DSI_ERROR_ACK
)

1680 
DSIx
->
IER
[0] |
DSI_ERROR_ACK_MASK
;

1683 if(
AiveEs
 & 
DSI_ERROR_PHY
)

1686 
DSIx
->
IER
[0] |
DSI_ERROR_PHY_MASK
;

1689 if(
AiveEs
 & 
DSI_ERROR_TX
)

1692 
DSIx
->
IER
[1] |
DSI_ERROR_TX_MASK
;

1695 if(
AiveEs
 & 
DSI_ERROR_RX
)

1698 
DSIx
->
IER
[1] |
DSI_ERROR_RX_MASK
;

1701 if(
AiveEs
 & 
DSI_ERROR_ECC
)

1704 
DSIx
->
IER
[1] |
DSI_ERROR_ECC_MASK
;

1707 if(
AiveEs
 & 
DSI_ERROR_CRC
)

1710 
DSIx
->
IER
[1] |
DSI_ERROR_CRC_MASK
;

1713 if(
AiveEs
 & 
DSI_ERROR_PSE
)

1716 
DSIx
->
IER
[1] |
DSI_ERROR_PSE_MASK
;

1719 if(
AiveEs
 & 
DSI_ERROR_EOT
)

1722 
DSIx
->
IER
[1] |
DSI_ERROR_EOT_MASK
;

1725 if(
AiveEs
 & 
DSI_ERROR_OVF
)

1728 
DSIx
->
IER
[1] |
DSI_ERROR_OVF_MASK
;

1731 if(
AiveEs
 & 
DSI_ERROR_GEN
)

1734 
DSIx
->
IER
[1] |
DSI_ERROR_GEN_MASK
;

1736 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_exti.c

68 
	~"m32f4xx_exti.h
"

82 
	#EXTI_LINENONE
 ((
ut32_t
)0x00000

	)

110 
	$EXTI_DeIn
()

112 
EXTI
->
IMR
 = 0x00000000;

113 
EXTI
->
EMR
 = 0x00000000;

114 
EXTI
->
RTSR
 = 0x00000000;

115 
EXTI
->
FTSR
 = 0x00000000;

116 
EXTI
->
PR
 = 0x007FFFFF;

117 
	}
}

126 
	$EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
)

128 
ut32_t
 
tmp
 = 0;

131 
	`as_m
(
	`IS_EXTI_MODE
(
EXTI_InSu
->
EXTI_Mode
));

132 
	`as_m
(
	`IS_EXTI_TRIGGER
(
EXTI_InSu
->
EXTI_Trigg
));

133 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_InSu
->
EXTI_Le
));

134 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_InSu
->
EXTI_LeCmd
));

136 
tmp
 = (
ut32_t
)
EXTI_BASE
;

138 i(
EXTI_InSu
->
EXTI_LeCmd
 !
DISABLE
)

141 
EXTI
->
IMR
 &~
EXTI_InSu
->
EXTI_Le
;

142 
EXTI
->
EMR
 &~
EXTI_InSu
->
EXTI_Le
;

144 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

146 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

149 
EXTI
->
RTSR
 &~
EXTI_InSu
->
EXTI_Le
;

150 
EXTI
->
FTSR
 &~
EXTI_InSu
->
EXTI_Le
;

153 i(
EXTI_InSu
->
EXTI_Trigg
 =
EXTI_Trigg_Risg_Flg
)

156 
EXTI
->
RTSR
 |
EXTI_InSu
->
EXTI_Le
;

157 
EXTI
->
FTSR
 |
EXTI_InSu
->
EXTI_Le
;

161 
tmp
 = (
ut32_t
)
EXTI_BASE
;

162 
tmp
 +
EXTI_InSu
->
EXTI_Trigg
;

164 *(
__IO
 
ut32_t
 *
tmp
 |
EXTI_InSu
->
EXTI_Le
;

169 
tmp
 +
EXTI_InSu
->
EXTI_Mode
;

172 *(
__IO
 
ut32_t
 *
tmp
 &~
EXTI_InSu
->
EXTI_Le
;

174 
	}
}

182 
	$EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
)

184 
EXTI_InSu
->
EXTI_Le
 = 
EXTI_LINENONE
;

185 
EXTI_InSu
->
EXTI_Mode
 = 
EXTI_Mode_Iru
;

186 
EXTI_InSu
->
EXTI_Trigg
 = 
EXTI_Trigg_Flg
;

187 
EXTI_InSu
->
EXTI_LeCmd
 = 
DISABLE
;

188 
	}
}

197 
	$EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
)

200 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

202 
EXTI
->
SWIER
 |
EXTI_Le
;

203 
	}
}

227 
FgStus
 
	$EXTI_GFgStus
(
ut32_t
 
EXTI_Le
)

229 
FgStus
 
bus
 = 
RESET
;

231 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

233 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

235 
bus
 = 
SET
;

239 
bus
 = 
RESET
;

241  
bus
;

242 
	}
}

250 
	$EXTI_CˬFg
(
ut32_t
 
EXTI_Le
)

253 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

255 
EXTI
->
PR
 = 
EXTI_Le
;

256 
	}
}

264 
ITStus
 
	$EXTI_GITStus
(
ut32_t
 
EXTI_Le
)

266 
FgStus
 
bus
 = 
RESET
;

268 
	`as_m
(
	`IS_GET_EXTI_LINE
(
EXTI_Le
));

270 i((
EXTI
->
PR
 & 
EXTI_Le
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

280 
	}
}

288 
	$EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
)

291 
	`as_m
(
	`IS_EXTI_LINE
(
EXTI_Le
));

293 
EXTI
->
PR
 = 
EXTI_Le
;

294 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_gpio.c

84 
	~"m32f4xx_gpio.h
"

85 
	~"m32f4xx_rcc.h
"

127 
	$GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
)

130 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

132 i(
GPIOx
 =
GPIOA
)

134 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

135 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOA
, 
DISABLE
);

137 i(
GPIOx
 =
GPIOB
)

139 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

140 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOB
, 
DISABLE
);

142 i(
GPIOx
 =
GPIOC
)

144 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

145 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOC
, 
DISABLE
);

147 i(
GPIOx
 =
GPIOD
)

149 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

150 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOD
, 
DISABLE
);

152 i(
GPIOx
 =
GPIOE
)

154 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

155 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOE
, 
DISABLE
);

157 i(
GPIOx
 =
GPIOF
)

159 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
ENABLE
);

160 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOF
, 
DISABLE
);

162 i(
GPIOx
 =
GPIOG
)

164 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
ENABLE
);

165 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOG
, 
DISABLE
);

167 i(
GPIOx
 =
GPIOH
)

169 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
ENABLE
);

170 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOH
, 
DISABLE
);

173 i(
GPIOx
 =
GPIOI
)

175 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
ENABLE
);

176 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOI
, 
DISABLE
);

178 i(
GPIOx
 =
GPIOJ
)

180 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
ENABLE
);

181 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOJ
, 
DISABLE
);

185 i(
GPIOx
 =
GPIOK
)

187 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
ENABLE
);

188 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_GPIOK
, 
DISABLE
);

191 
	}
}

202 
	$GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
)

204 
ut32_t
 
ppos
 = 0x00, 
pos
 = 0x00 , 
cu
 = 0x00;

207 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

208 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_InSu
->
GPIO_P
));

209 
	`as_m
(
	`IS_GPIO_MODE
(
GPIO_InSu
->
GPIO_Mode
));

210 
	`as_m
(
	`IS_GPIO_PUPD
(
GPIO_InSu
->
GPIO_PuPd
));

214 
ppos
 = 0x00;inpos < 0x10;inpos++)

216 
pos
 = ((
ut32_t
)0x01<< 
ppos
;

218 
cu
 = (
GPIO_InSu
->
GPIO_P
& 
pos
;

220 i(
cu
 =
pos
)

222 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODER0
 << (
ppos
 * 2));

223 
GPIOx
->
MODER
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_Mode
<< (
ppos
 * 2));

225 i((
GPIO_InSu
->
GPIO_Mode
 =
GPIO_Mode_OUT
|| (GPIO_InSu->GPIO_Mod=
GPIO_Mode_AF
))

228 
	`as_m
(
	`IS_GPIO_SPEED
(
GPIO_InSu
->
GPIO_Sed
));

231 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEEDR0
 << (
ppos
 * 2));

232 
GPIOx
->
OSPEEDR
 |((
ut32_t
)(
GPIO_InSu
->
GPIO_Sed
<< (
ppos
 * 2));

235 
	`as_m
(
	`IS_GPIO_OTYPE
(
GPIO_InSu
->
GPIO_OTy
));

238 
GPIOx
->
OTYPER
 &~((
GPIO_OTYPER_OT_0
<< ((
ut16_t
)
ppos
)) ;

239 
GPIOx
->
OTYPER
 |(
ut16_t
)(((ut16_t)
GPIO_InSu
->
GPIO_OTy
<< ((ut16_t)
ppos
));

243 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPDR0
 << ((
ut16_t
)
ppos
 * 2));

244 
GPIOx
->
PUPDR
 |(((
ut32_t
)
GPIO_InSu
->
GPIO_PuPd
<< (
ppos
 * 2));

247 
	}
}

254 
	$GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
)

257 
GPIO_InSu
->
GPIO_P
 = 
GPIO_P_A
;

258 
GPIO_InSu
->
GPIO_Mode
 = 
GPIO_Mode_IN
;

259 
GPIO_InSu
->
GPIO_Sed
 = 
GPIO_Sed_2MHz
;

260 
GPIO_InSu
->
GPIO_OTy
 = 
GPIO_OTy_PP
;

261 
GPIO_InSu
->
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
;

262 
	}
}

277 
	$GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

279 
__IO
 
ut32_t
 
tmp
 = 0x00010000;

282 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

283 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

285 
tmp
 |
GPIO_P
;

287 
GPIOx
->
LCKR
 = 
tmp
;

289 
GPIOx
->
LCKR
 = 
GPIO_P
;

291 
GPIOx
->
LCKR
 = 
tmp
;

293 
tmp
 = 
GPIOx
->
LCKR
;

295 
tmp
 = 
GPIOx
->
LCKR
;

296 
	}
}

323 
ut8_t
 
	$GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

325 
ut8_t
 
bus
 = 0x00;

328 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

329 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

331 i((
GPIOx
->
IDR
 & 
GPIO_P
!(
ut32_t
)
B_RESET
)

333 
bus
 = (
ut8_t
)
B_SET
;

337 
bus
 = (
ut8_t
)
B_RESET
;

339  
bus
;

340 
	}
}

349 
ut16_t
 
	$GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
)

352 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

354  ((
ut16_t
)
GPIOx
->
IDR
);

355 
	}
}

366 
ut8_t
 
	$GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

368 
ut8_t
 
bus
 = 0x00;

371 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

372 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

374 i(((
GPIOx
->
ODR
& 
GPIO_P
!(
ut32_t
)
B_RESET
)

376 
bus
 = (
ut8_t
)
B_SET
;

380 
bus
 = (
ut8_t
)
B_RESET
;

382  
bus
;

383 
	}
}

392 
ut16_t
 
	$GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
)

395 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

397  ((
ut16_t
)
GPIOx
->
ODR
);

398 
	}
}

412 
	$GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

415 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

416 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

418 
GPIOx
->
BSRRL
 = 
GPIO_P
;

419 
	}
}

433 
	$GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

436 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

437 
	`as_m
(
	`IS_GPIO_PIN
(
GPIO_P
));

439 
GPIOx
->
BSRRH
 = 
GPIO_P
;

440 
	}
}

455 
	$GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
)

458 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

459 
	`as_m
(
	`IS_GET_GPIO_PIN
(
GPIO_P
));

460 
	`as_m
(
	`IS_GPIO_BIT_ACTION
(
BV
));

462 i(
BV
 !
B_RESET
)

464 
GPIOx
->
BSRRL
 = 
GPIO_P
;

468 
GPIOx
->
BSRRH
 = 
GPIO_P
 ;

470 
	}
}

480 
	$GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
)

483 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

485 
GPIOx
->
ODR
 = 
PtV
;

486 
	}
}

496 
	$GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
)

499 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

501 
GPIOx
->
ODR
 ^
GPIO_P
;

502 
	}
}

579 
	$GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
)

581 
ut32_t
 
mp
 = 0x00;

582 
ut32_t
 
mp_2
 = 0x00;

585 
	`as_m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

586 
	`as_m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PSour
));

587 
	`as_m
(
	`IS_GPIO_AF
(
GPIO_AF
));

589 
mp
 = ((
ut32_t
)(
GPIO_AF
<< ((ut32_t)((ut32_t)
GPIO_PSour
 & (uint32_t)0x07) * 4)) ;

590 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] &~((
ut32_t
)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;

591 
mp_2
 = 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] | 
mp
;

592 
GPIOx
->
AFR
[
GPIO_PSour
 >> 0x03] = 
mp_2
;

593 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_hash.c

123 
	~"m32f4xx_hash.h
"

124 
	~"m32f4xx_rcc.h
"

171 
	$HASH_DeIn
()

174 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
ENABLE
);

176 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_HASH
, 
DISABLE
);

177 
	}
}

191 
	$HASH_In
(
HASH_InTyDef
* 
HASH_InSu
)

194 
	`as_m
(
	`IS_HASH_ALGOSELECTION
(
HASH_InSu
->
HASH_AlgoSei
));

195 
	`as_m
(
	`IS_HASH_DATATYPE
(
HASH_InSu
->
HASH_DaTy
));

196 
	`as_m
(
	`IS_HASH_ALGOMODE
(
HASH_InSu
->
HASH_AlgoMode
));

199 
HASH
->
CR
 &~ (
HASH_CR_ALGO
 | 
HASH_CR_DATATYPE
 | 
HASH_CR_MODE
);

200 
HASH
->
CR
 |(
HASH_InSu
->
HASH_AlgoSei
 | \

201 
HASH_InSu
->
HASH_DaTy
 | \

202 
HASH_InSu
->
HASH_AlgoMode
);

205 if(
HASH_InSu
->
HASH_AlgoMode
 =
HASH_AlgoMode_HMAC
)

207 
	`as_m
(
	`IS_HASH_HMAC_KEYTYPE
(
HASH_InSu
->
HASH_HMACKeyTy
));

208 
HASH
->
CR
 &~
HASH_CR_LKEY
;

209 
HASH
->
CR
 |
HASH_InSu
->
HASH_HMACKeyTy
;

214 
HASH
->
CR
 |
HASH_CR_INIT
;

215 
	}
}

225 
	$HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
)

228 
HASH_InSu
->
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

231 
HASH_InSu
->
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

234 
HASH_InSu
->
HASH_DaTy
 = 
HASH_DaTy_32b
;

237 
HASH_InSu
->
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

238 
	}
}

249 
	$HASH_Ret
()

252 
HASH
->
CR
 |
HASH_CR_INIT
;

253 
	}
}

291 
	$HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
)

294 
	`as_m
(
	`IS_HASH_VALIDBITSNUMBER
(
VidNumb
));

297 
HASH
->
STR
 &~(
HASH_STR_NBW
);

298 
HASH
->
STR
 |
VidNumb
;

299 
	}
}

306 
	$HASH_DaIn
(
ut32_t
 
Da
)

309 
HASH
->
DIN
 = 
Da
;

310 
	}
}

317 
ut8_t
 
	$HASH_GInFIFOWdsNbr
()

320  ((
HASH
->
CR
 & 
HASH_CR_NBW
) >> 8);

321 
	}
}

335 
	$HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
)

338 
HASH_MesgeDige
->
Da
[0] = 
HASH
->
HR
[0];

339 
HASH_MesgeDige
->
Da
[1] = 
HASH
->
HR
[1];

340 
HASH_MesgeDige
->
Da
[2] = 
HASH
->
HR
[2];

341 
HASH_MesgeDige
->
Da
[3] = 
HASH
->
HR
[3];

342 
HASH_MesgeDige
->
Da
[4] = 
HASH
->
HR
[4];

343 
HASH_MesgeDige
->
Da
[5] = 
HASH_DIGEST
->
HR
[5];

344 
HASH_MesgeDige
->
Da
[6] = 
HASH_DIGEST
->
HR
[6];

345 
HASH_MesgeDige
->
Da
[7] = 
HASH_DIGEST
->
HR
[7];

346 
	}
}

353 
	$HASH_SDige
()

356 
HASH
->
STR
 |
HASH_STR_DCAL
;

357 
	}
}

396 
	$HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
)

398 
ut8_t
 
i
 = 0;

401 
HASH_CڋxtSave
->
HASH_IMR
 = 
HASH
->
IMR
;

402 
HASH_CڋxtSave
->
HASH_STR
 = 
HASH
->
STR
;

403 
HASH_CڋxtSave
->
HASH_CR
 = 
HASH
->
CR
;

404 
i
=0; i<=53;i++)

406 
HASH_CڋxtSave
->
HASH_CSR
[
i
] = 
HASH
->
CSR
[i];

408 
	}
}

418 
	$HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
)

420 
ut8_t
 
i
 = 0;

423 
HASH
->
IMR
 = 
HASH_CڋxtRee
->
HASH_IMR
;

424 
HASH
->
STR
 = 
HASH_CڋxtRee
->
HASH_STR
;

425 
HASH
->
CR
 = 
HASH_CڋxtRee
->
HASH_CR
;

428 
HASH
->
CR
 |
HASH_CR_INIT
;

431 
i
=0; i<=53;i++)

433 
HASH
->
CSR
[
i
] = 
HASH_CڋxtRee
->
HASH_CSR
[i];

435 
	}
}

465 
	$HASH_AutoSDige
(
FuniڮS
 
NewS
)

468 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

470 i(
NewS
 !
DISABLE
)

473 
HASH
->
CR
 &~
HASH_CR_MDMAT
;

478 
HASH
->
CR
 |
HASH_CR_MDMAT
;

480 
	}
}

489 
	$HASH_DMACmd
(
FuniڮS
 
NewS
)

492 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

494 i(
NewS
 !
DISABLE
)

497 
HASH
->
CR
 |
HASH_CR_DMAE
;

502 
HASH
->
CR
 &~
HASH_CR_DMAE
;

504 
	}
}

581 
	$HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
)

584 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

585 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

587 i(
NewS
 !
DISABLE
)

590 
HASH
->
IMR
 |
HASH_IT
;

595 
HASH
->
IMR
 &(
ut32_t
)(~
HASH_IT
);

597 
	}
}

610 
FgStus
 
	$HASH_GFgStus
(
ut32_t
 
HASH_FLAG
)

612 
FgStus
 
bus
 = 
RESET
;

613 
ut32_t
 
meg
 = 0;

616 
	`as_m
(
	`IS_HASH_GET_FLAG
(
HASH_FLAG
));

619 i((
HASH_FLAG
 & 
HASH_FLAG_DINNE
!(
ut32_t
)
RESET
 )

621 
meg
 = 
HASH
->
CR
;

625 
meg
 = 
HASH
->
SR
;

629 i((
meg
 & 
HASH_FLAG
!(
ut32_t
)
RESET
)

632 
bus
 = 
SET
;

637 
bus
 = 
RESET
;

641  
bus
;

642 
	}
}

651 
	$HASH_CˬFg
(
ut32_t
 
HASH_FLAG
)

654 
	`as_m
(
	`IS_HASH_CLEAR_FLAG
(
HASH_FLAG
));

657 
HASH
->
SR
 = ~(
ut32_t
)
HASH_FLAG
;

658 
	}
}

667 
ITStus
 
	$HASH_GITStus
(
ut32_t
 
HASH_IT
)

669 
ITStus
 
bus
 = 
RESET
;

670 
ut32_t
 
tmeg
 = 0;

673 
	`as_m
(
	`IS_HASH_GET_IT
(
HASH_IT
));

677 
tmeg
 = 
HASH
->
SR
;

679 i(((
HASH
->
IMR
 & 
tmeg
& 
HASH_IT
!
RESET
)

682 
bus
 = 
SET
;

687 
bus
 = 
RESET
;

690  
bus
;

691 
	}
}

701 
	$HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
)

704 
	`as_m
(
	`IS_HASH_IT
(
HASH_IT
));

707 
HASH
->
SR
 = (
ut32_t
)(~
HASH_IT
);

708 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_hash_md5.c

47 
	~"m32f4xx_hash.h
"

60 
	#MD5BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16])

95 
HASH_InTyDef
 
MD5_HASH_InSuu
;

96 
HASH_MsgDige
 
MD5_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

107 
nbvidbsda
 = 8 * (
In
 % 4);

110 
	`HASH_DeIn
();

113 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

114 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

115 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

116 
	`HASH_In
(&
MD5_HASH_InSuu
);

119 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

122 
i
=0; i<
In
; i+=4)

124 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

125 
puddr
+=4;

129 
	`HASH_SDige
();

134 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

135 
cou
++;

136 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

138 i(
busyus
 !
RESET
)

140 
us
 = 
ERROR
;

145 
	`HASH_GDige
(&
MD5_MesgeDige
);

146 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

147 
ouuddr
+=4;

148 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

149 
ouuddr
+=4;

150 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

151 
ouuddr
+=4;

152 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

154  
us
;

155 
	}
}

168 
EStus
 
	$HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

169 
ut32_t
 
In
, 
ut8_t
 
Ouut
[16])

171 
HASH_InTyDef
 
MD5_HASH_InSuu
;

172 
HASH_MsgDige
 
MD5_MesgeDige
;

173 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

174 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

175 
ut32_t
 
i
 = 0;

176 
__IO
 
ut32_t
 
cou
 = 0;

177 
ut32_t
 
busyus
 = 0;

178 
EStus
 
us
 = 
SUCCESS
;

179 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

180 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

181 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

184 
nbvidbsda
 = 8 * (
In
 % 4);

187 
nbvidbskey
 = 8 * (
Keyn
 % 4);

190 
	`HASH_DeIn
();

193 
MD5_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_MD5
;

194 
MD5_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

195 
MD5_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

196 if(
Keyn
 > 64)

199 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

204 
MD5_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

206 
	`HASH_In
(&
MD5_HASH_InSuu
);

209 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

212 
i
=0; i<
Keyn
; i+=4)

214 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

215 
keyaddr
+=4;

219 
	`HASH_SDige
();

224 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

225 
cou
++;

226 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

228 i(
busyus
 !
RESET
)

230 
us
 = 
ERROR
;

235 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

238 
i
=0; i<
In
; i+=4)

240 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

241 
puddr
+=4;

245 
	`HASH_SDige
();

248 
cou
 =0;

251 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

252 
cou
++;

253 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

255 i(
busyus
 !
RESET
)

257 
us
 = 
ERROR
;

262 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

265 
keyaddr
 = (
ut32_t
)
Key
;

266 
i
=0; i<
Keyn
; i+=4)

268 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

269 
keyaddr
+=4;

273 
	`HASH_SDige
();

276 
cou
 =0;

279 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

280 
cou
++;

281 }(
cou
 !
MD5BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

283 i(
busyus
 !
RESET
)

285 
us
 = 
ERROR
;

290 
	`HASH_GDige
(&
MD5_MesgeDige
);

291 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[0]);

292 
ouuddr
+=4;

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[1]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[2]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
MD5_MesgeDige
.
Da
[3]);

301  
us
;

302 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_hash_sha1.c

47 
	~"m32f4xx_hash.h
"

60 
	#SHA1BUSY_TIMEOUT
 ((
ut32_t
0x00010000)

	)

93 
EStus
 
	$HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20])

95 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

96 
HASH_MsgDige
 
SHA1_MesgeDige
;

97 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

98 
ut32_t
 
i
 = 0;

99 
__IO
 
ut32_t
 
cou
 = 0;

100 
ut32_t
 
busyus
 = 0;

101 
EStus
 
us
 = 
SUCCESS
;

102 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

103 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

106 
nbvidbsda
 = 8 * (
In
 % 4);

109 
	`HASH_DeIn
();

112 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

113 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HASH
;

114 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

115 
	`HASH_In
(&
SHA1_HASH_InSuu
);

118 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

121 
i
=0; i<
In
; i+=4)

123 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

124 
puddr
+=4;

128 
	`HASH_SDige
();

133 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

134 
cou
++;

135 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

137 i(
busyus
 !
RESET
)

139 
us
 = 
ERROR
;

144 
	`HASH_GDige
(&
SHA1_MesgeDige
);

145 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

146 
ouuddr
+=4;

147 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

148 
ouuddr
+=4;

149 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

150 
ouuddr
+=4;

151 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

152 
ouuddr
+=4;

153 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

155  
us
;

156 
	}
}

169 
EStus
 
	$HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
, ut8_*
Iut
,

170 
ut32_t
 
In
, 
ut8_t
 
Ouut
[20])

172 
HASH_InTyDef
 
SHA1_HASH_InSuu
;

173 
HASH_MsgDige
 
SHA1_MesgeDige
;

174 
__IO
 
ut16_t
 
nbvidbsda
 = 0;

175 
__IO
 
ut16_t
 
nbvidbskey
 = 0;

176 
ut32_t
 
i
 = 0;

177 
__IO
 
ut32_t
 
cou
 = 0;

178 
ut32_t
 
busyus
 = 0;

179 
EStus
 
us
 = 
SUCCESS
;

180 
ut32_t
 
keyaddr
 = (ut32_t)
Key
;

181 
ut32_t
 
puddr
 = (ut32_t)
Iut
;

182 
ut32_t
 
ouuddr
 = (ut32_t)
Ouut
;

185 
nbvidbsda
 = 8 * (
In
 % 4);

188 
nbvidbskey
 = 8 * (
Keyn
 % 4);

191 
	`HASH_DeIn
();

194 
SHA1_HASH_InSuu
.
HASH_AlgoSei
 = 
HASH_AlgoSei_SHA1
;

195 
SHA1_HASH_InSuu
.
HASH_AlgoMode
 = 
HASH_AlgoMode_HMAC
;

196 
SHA1_HASH_InSuu
.
HASH_DaTy
 = 
HASH_DaTy_8b
;

197 if(
Keyn
 > 64)

200 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_LgKey
;

205 
SHA1_HASH_InSuu
.
HASH_HMACKeyTy
 = 
HASH_HMACKeyTy_ShtKey
;

207 
	`HASH_In
(&
SHA1_HASH_InSuu
);

210 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

213 
i
=0; i<
Keyn
; i+=4)

215 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

216 
keyaddr
+=4;

220 
	`HASH_SDige
();

225 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

226 
cou
++;

227 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

229 i(
busyus
 !
RESET
)

231 
us
 = 
ERROR
;

236 
	`HASH_SLaWdVidBsNbr
(
nbvidbsda
);

239 
i
=0; i<
In
; i+=4)

241 
	`HASH_DaIn
(*(
ut32_t
*)
puddr
);

242 
puddr
+=4;

246 
	`HASH_SDige
();

250 
cou
 =0;

253 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

254 
cou
++;

255 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

257 i(
busyus
 !
RESET
)

259 
us
 = 
ERROR
;

264 
	`HASH_SLaWdVidBsNbr
(
nbvidbskey
);

267 
keyaddr
 = (
ut32_t
)
Key
;

268 
i
=0; i<
Keyn
; i+=4)

270 
	`HASH_DaIn
(*(
ut32_t
*)
keyaddr
);

271 
keyaddr
+=4;

275 
	`HASH_SDige
();

278 
cou
 =0;

281 
busyus
 = 
	`HASH_GFgStus
(
HASH_FLAG_BUSY
);

282 
cou
++;

283 }(
cou
 !
SHA1BUSY_TIMEOUT
&& (
busyus
 !
RESET
));

285 i(
busyus
 !
RESET
)

287 
us
 = 
ERROR
;

292 
	`HASH_GDige
(&
SHA1_MesgeDige
);

293 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[0]);

294 
ouuddr
+=4;

295 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[1]);

296 
ouuddr
+=4;

297 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[2]);

298 
ouuddr
+=4;

299 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[3]);

300 
ouuddr
+=4;

301 *(
ut32_t
*)(
ouuddr

	`__REV
(
SHA1_MesgeDige
.
Da
[4]);

305  
us
;

306 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_i2c.c

92 
	~"m32f4xx_i2c.h
"

93 
	~"m32f4xx_rcc.h
"

107 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0xFBF5

	)

108 
	#FLAG_MASK
 ((
ut32_t
)0x00FFFFFF

	)

109 
	#ITEN_MASK
 ((
ut32_t
)0x07000000

	)

137 
	$I2C_DeIn
(
I2C_TyDef
* 
I2Cx
)

140 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

142 i(
I2Cx
 =
I2C1
)

145 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
ENABLE
);

147 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C1
, 
DISABLE
);

149 i(
I2Cx
 =
I2C2
)

152 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C2
, 
DISABLE
);

158 i(
I2Cx
 =
I2C3
)

161 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
ENABLE
);

163 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_I2C3
, 
DISABLE
);

166 
	}
}

180 
	$I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
)

182 
ut16_t
 
tmeg
 = 0, 
eqnge
 = 0;

183 
ut16_t
 
su
 = 0x04;

184 
ut32_t
 
pk1
 = 8000000;

185 
RCC_ClocksTyDef
 
rcc_ocks
;

187 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

188 
	`as_m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_InSu
->
I2C_ClockSed
));

189 
	`as_m
(
	`IS_I2C_MODE
(
I2C_InSu
->
I2C_Mode
));

190 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_InSu
->
I2C_DutyCye
));

191 
	`as_m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_InSu
->
I2C_OwnAddss1
));

192 
	`as_m
(
	`IS_I2C_ACK_STATE
(
I2C_InSu
->
I2C_Ack
));

193 
	`as_m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_InSu
->
I2C_AcknowdgedAddss
));

197 
tmeg
 = 
I2Cx
->
CR2
;

199 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_CR2_FREQ
);

201 
	`RCC_GClocksFq
(&
rcc_ocks
);

202 
pk1
 = 
rcc_ocks
.
PCLK1_Fqucy
;

204 
eqnge
 = (
ut16_t
)(
pk1
 / 1000000);

205 
tmeg
 |
eqnge
;

207 
I2Cx
->
CR2
 = 
tmeg
;

211 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

214 
tmeg
 = 0;

217 i(
I2C_InSu
->
I2C_ClockSed
 <= 100000)

220 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 << 1));

222 i(
su
 < 0x04)

225 
su
 = 0x04;

228 
tmeg
 |
su
;

230 
I2Cx
->
TRISE
 = 
eqnge
 + 1;

237 i(
I2C_InSu
->
I2C_DutyCye
 =
I2C_DutyCye_2
)

240 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 3));

245 
su
 = (
ut16_t
)(
pk1
 / (
I2C_InSu
->
I2C_ClockSed
 * 25));

247 
su
 |
I2C_DutyCye_16_9
;

251 i((
su
 & 
I2C_CCR_CCR
) == 0)

254 
su
 |(
ut16_t
)0x0001;

257 
tmeg
 |(
ut16_t
)(
su
 | 
I2C_CCR_FS
);

259 
I2Cx
->
TRISE
 = (
ut16_t
)(((
eqnge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

263 
I2Cx
->
CCR
 = 
tmeg
;

265 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

269 
tmeg
 = 
I2Cx
->
CR1
;

271 
tmeg
 &
CR1_CLEAR_MASK
;

275 
tmeg
 |(
ut16_t
)((
ut32_t
)
I2C_InSu
->
I2C_Mode
 | I2C_InSu->
I2C_Ack
);

277 
I2Cx
->
CR1
 = 
tmeg
;

281 
I2Cx
->
OAR1
 = (
I2C_InSu
->
I2C_AcknowdgedAddss
 | I2C_InSu->
I2C_OwnAddss1
);

282 
	}
}

289 
	$I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
)

293 
I2C_InSu
->
I2C_ClockSed
 = 5000;

295 
I2C_InSu
->
I2C_Mode
 = 
I2C_Mode_I2C
;

297 
I2C_InSu
->
I2C_DutyCye
 = 
I2C_DutyCye_2
;

299 
I2C_InSu
->
I2C_OwnAddss1
 = 0;

301 
I2C_InSu
->
I2C_Ack
 = 
I2C_Ack_Dib
;

303 
I2C_InSu
->
I2C_AcknowdgedAddss
 = 
I2C_AcknowdgedAddss_7b
;

304 
	}
}

313 
	$I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

316 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

317 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

318 i(
NewS
 !
DISABLE
)

321 
I2Cx
->
CR1
 |
I2C_CR1_PE
;

326 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PE
);

328 
	}
}

342 
	$I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

345 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

346 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

347 i(
NewS
 !
DISABLE
)

350 
I2Cx
->
FLTR
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_ANOFF
);

355 
I2Cx
->
FLTR
 |
I2C_FLTR_ANOFF
;

357 
	}
}

371 
	$I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
)

373 
ut16_t
 
tmeg
 = 0;

376 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

377 
	`as_m
(
	`IS_I2C_DIGITAL_FILTER
(
I2C_DigFr
));

380 
tmeg
 = 
I2Cx
->
FLTR
;

383 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_FLTR_DNF
);

386 
tmeg
 |(
ut16_t
)((ut16_t)
I2C_DigFr
 & 
I2C_FLTR_DNF
);

389 
I2Cx
->
FLTR
 = 
tmeg
;

390 
	}
}

399 
	$I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

402 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

403 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

404 i(
NewS
 !
DISABLE
)

407 
I2Cx
->
CR1
 |
I2C_CR1_START
;

412 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_START
);

414 
	}
}

423 
	$I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

427 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 i(
NewS
 !
DISABLE
)

431 
I2Cx
->
CR1
 |
I2C_CR1_STOP
;

436 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_STOP
);

438 
	}
}

451 
	$I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
)

454 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

455 
	`as_m
(
	`IS_I2C_DIRECTION
(
I2C_Dei
));

457 i(
I2C_Dei
 !
I2C_Dei_Tnsmr
)

460 
Addss
 |
I2C_OAR1_ADD0
;

465 
Addss
 &(
ut8_t
)~((ut8_t)
I2C_OAR1_ADD0
);

468 
I2Cx
->
DR
 = 
Addss
;

469 
	}
}

478 
	$I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

481 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

482 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

483 i(
NewS
 !
DISABLE
)

486 
I2Cx
->
CR1
 |
I2C_CR1_ACK
;

491 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ACK
);

493 
	}
}

501 
	$I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
)

503 
ut16_t
 
tmeg
 = 0;

506 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

509 
tmeg
 = 
I2Cx
->
OAR2
;

512 
tmeg
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ADD2
);

515 
tmeg
 |(
ut16_t
)((ut16_t)
Addss
 & (uint16_t)0x00FE);

518 
I2Cx
->
OAR2
 = 
tmeg
;

519 
	}
}

528 
	$I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

531 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

532 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(
NewS
 !
DISABLE
)

536 
I2Cx
->
OAR2
 |
I2C_OAR2_ENDUAL
;

541 
I2Cx
->
OAR2
 &(
ut16_t
)~((ut16_t)
I2C_OAR2_ENDUAL
);

543 
	}
}

552 
	$I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

556 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

560 
I2Cx
->
CR1
 |
I2C_CR1_ENGC
;

565 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENGC
);

567 
	}
}

578 
	$I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

581 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

582 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

583 i(
NewS
 !
DISABLE
)

586 
I2Cx
->
CR1
 |
I2C_CR1_SWRST
;

591 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_SWRST
);

593 
	}
}

602 
	$I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

606 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 =
DISABLE
)

610 
I2Cx
->
CR1
 |
I2C_CR1_NOSTRETCH
;

615 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_NOSTRETCH
);

617 
	}
}

628 
	$I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
)

631 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

632 
	`as_m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCye
));

633 i(
I2C_DutyCye
 !
I2C_DutyCye_16_9
)

636 
I2Cx
->
CCR
 &
I2C_DutyCye_2
;

641 
I2Cx
->
CCR
 |
I2C_DutyCye_16_9
;

643 
	}
}

666 
	$I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
)

669 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

670 
	`as_m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPosi
));

673 i(
I2C_NACKPosi
 =
I2C_NACKPosi_Next
)

676 
I2Cx
->
CR1
 |
I2C_NACKPosi_Next
;

681 
I2Cx
->
CR1
 &
I2C_NACKPosi_Cut
;

683 
	}
}

694 
	$I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
)

697 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

698 
	`as_m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusA˹
));

699 i(
I2C_SMBusA˹
 =
I2C_SMBusA˹_Low
)

702 
I2Cx
->
CR1
 |
I2C_SMBusA˹_Low
;

707 
I2Cx
->
CR1
 &
I2C_SMBusA˹_High
;

709 
	}
}

718 
	$I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

721 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

722 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

723 i(
NewS
 !
DISABLE
)

726 
I2Cx
->
CR1
 |
I2C_CR1_ENARP
;

731 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENARP
);

733 
	}
}

756 
	$I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
)

759 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

761 
I2Cx
->
DR
 = 
Da
;

762 
	}
}

769 
ut8_t
 
	$I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
)

772 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

774  (
ut8_t
)
I2Cx
->
DR
;

775 
	}
}

800 
	$I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

803 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

804 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

805 i(
NewS
 !
DISABLE
)

808 
I2Cx
->
CR1
 |
I2C_CR1_PEC
;

813 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_PEC
);

815 
	}
}

831 
	$I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
)

834 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

835 
	`as_m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPosi
));

836 i(
I2C_PECPosi
 =
I2C_PECPosi_Next
)

839 
I2Cx
->
CR1
 |
I2C_PECPosi_Next
;

844 
I2Cx
->
CR1
 &
I2C_PECPosi_Cut
;

846 
	}
}

855 
	$I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

858 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

859 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

860 i(
NewS
 !
DISABLE
)

863 
I2Cx
->
CR1
 |
I2C_CR1_ENPEC
;

868 
I2Cx
->
CR1
 &(
ut16_t
)~((ut16_t)
I2C_CR1_ENPEC
);

870 
	}
}

877 
ut8_t
 
	$I2C_GPEC
(
I2C_TyDef
* 
I2Cx
)

880 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

882  ((
I2Cx
->
SR2
) >> 8);

883 
	}
}

910 
	$I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

913 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

914 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

915 i(
NewS
 !
DISABLE
)

918 
I2Cx
->
CR2
 |
I2C_CR2_DMAEN
;

923 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_DMAEN
);

925 
	}
}

934 
	$I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
)

937 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

938 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

939 i(
NewS
 !
DISABLE
)

942 
I2Cx
->
CR2
 |
I2C_CR2_LAST
;

947 
I2Cx
->
CR2
 &(
ut16_t
)~((ut16_t)
I2C_CR2_LAST
);

949 
	}
}

1072 
ut16_t
 
	$I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
)

1074 
__IO
 
ut32_t
 
tmp
 = 0;

1077 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1078 
	`as_m
(
	`IS_I2C_REGISTER
(
I2C_Regi
));

1080 
tmp
 = (
ut32_t

I2Cx
;

1081 
tmp
 +
I2C_Regi
;

1084  (*(
__IO
 
ut16_t
 *
tmp
);

1085 
	}
}

1099 
	$I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1103 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1104 
	`as_m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

1106 i(
NewS
 !
DISABLE
)

1109 
I2Cx
->
CR2
 |
I2C_IT
;

1114 
I2Cx
->
CR2
 &(
ut16_t
)~
I2C_IT
;

1116 
	}
}

1158 
EStus
 
	$I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
)

1160 
ut32_t
 
ϡevt
 = 0;

1161 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1162 
EStus
 
us
 = 
ERROR
;

1165 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1166 
	`as_m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1169 
ag1
 = 
I2Cx
->
SR1
;

1170 
ag2
 = 
I2Cx
->
SR2
;

1171 
ag2
 = flag2 << 16;

1174 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1177 i((
ϡevt
 & 
I2C_EVENT
) == I2C_EVENT)

1180 
us
 = 
SUCCESS
;

1185 
us
 = 
ERROR
;

1188  
us
;

1189 
	}
}

1206 
ut32_t
 
	$I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
)

1208 
ut32_t
 
ϡevt
 = 0;

1209 
ut32_t
 
ag1
 = 0, 
ag2
 = 0;

1212 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1215 
ag1
 = 
I2Cx
->
SR1
;

1216 
ag2
 = 
I2Cx
->
SR2
;

1217 
ag2
 = flag2 << 16;

1220 
ϡevt
 = (
ag1
 | 
ag2
& 
FLAG_MASK
;

1223  
ϡevt
;

1224 
	}
}

1261 
FgStus
 
	$I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1263 
FgStus
 
bus
 = 
RESET
;

1264 
__IO
 
ut32_t
 
i2eg
 = 0, 
i2cxba
 = 0;

1267 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1268 
	`as_m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1271 
i2cxba
 = (
ut32_t
)
I2Cx
;

1274 
i2eg
 = 
I2C_FLAG
 >> 28;

1277 
I2C_FLAG
 &
FLAG_MASK
;

1279 if(
i2eg
 != 0)

1282 
i2cxba
 += 0x14;

1287 
I2C_FLAG
 = (
ut32_t
)(I2C_FLAG >> 16);

1289 
i2cxba
 += 0x18;

1292 if(((*(
__IO
 
ut32_t
 *)
i2cxba
& 
I2C_FLAG
!(ut32_t)
RESET
)

1295 
bus
 = 
SET
;

1300 
bus
 = 
RESET
;

1304  
bus
;

1305 
	}
}

1338 
	$I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
)

1340 
ut32_t
 
agpos
 = 0;

1342 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1343 
	`as_m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1345 
agpos
 = 
I2C_FLAG
 & 
FLAG_MASK
;

1347 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1348 
	}
}

1372 
ITStus
 
	$I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1374 
ITStus
 
bus
 = 
RESET
;

1375 
ut32_t
 
abˡus
 = 0;

1378 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1379 
	`as_m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1382 
abˡus
 = (
ut32_t
)(((
I2C_IT
 & 
ITEN_MASK
>> 16& (
I2Cx
->
CR2
)) ;

1385 
I2C_IT
 &
FLAG_MASK
;

1388 i(((
I2Cx
->
SR1
 & 
I2C_IT
!(
ut32_t
)
RESET
&& 
abˡus
)

1391 
bus
 = 
SET
;

1396 
bus
 = 
RESET
;

1399  
bus
;

1400 
	}
}

1432 
	$I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
)

1434 
ut32_t
 
agpos
 = 0;

1436 
	`as_m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1437 
	`as_m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1440 
agpos
 = 
I2C_IT
 & 
FLAG_MASK
;

1443 
I2Cx
->
SR1
 = (
ut16_t
)~
agpos
;

1444 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_iwdg.c

85 
	~"m32f4xx_iwdg.h
"

100 
	#KR_KEY_RELOAD
 ((
ut16_t
)0xAAAA)

	)

101 
	#KR_KEY_ENABLE
 ((
ut16_t
)0xCCCC)

	)

132 
	$IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
)

135 
	`as_m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_WreAcss
));

136 
IWDG
->
KR
 = 
IWDG_WreAcss
;

137 
	}
}

152 
	$IWDG_SPsr
(
ut8_t
 
IWDG_Psr
)

155 
	`as_m
(
	`IS_IWDG_PRESCALER
(
IWDG_Psr
));

156 
IWDG
->
PR
 = 
IWDG_Psr
;

157 
	}
}

165 
	$IWDG_SRd
(
ut16_t
 
Rd
)

168 
	`as_m
(
	`IS_IWDG_RELOAD
(
Rd
));

169 
IWDG
->
RLR
 = 
Rd
;

170 
	}
}

178 
	$IWDG_RdCou
()

180 
IWDG
->
KR
 = 
KR_KEY_RELOAD
;

181 
	}
}

204 
	$IWDG_Eb
()

206 
IWDG
->
KR
 = 
KR_KEY_ENABLE
;

207 
	}
}

233 
FgStus
 
	$IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
)

235 
FgStus
 
bus
 = 
RESET
;

237 
	`as_m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

238 i((
IWDG
->
SR
 & 
IWDG_FLAG
!(
ut32_t
)
RESET
)

240 
bus
 = 
SET
;

244 
bus
 = 
RESET
;

247  
bus
;

248 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_lptim.c

96 
	~"m32f4xx_tim.h
"

107 #i
defed
(
STM32F410xx
)

112 
	#CFGR_INIT_CLEAR_MASK
 ((
ut32_t
0xFFCFF1FE)

	)

113 
	#CFGR_TRIG_AND_POL_CLEAR_MASK
 ((
ut32_t
0xFFF91FFF)

	)

145 
	$LPTIM_DeIn
(
LPTIM_TyDef
* 
LPTIMx
)

148 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

151 if(
LPTIMx
 =
LPTIM1
)

153 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_LPTIM1
, 
ENABLE
);

154 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_LPTIM1
, 
DISABLE
);

156 
	}
}

168 
	$LPTIM_In
(
LPTIM_TyDef
* 
LPTIMx
, 
LPTIM_InTyDef
* 
LPTIM_InSu
)

170 
ut32_t
 
tmeg1
 = 0;

173 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

174 
	`as_m
(
	`IS_LPTIM_CLOCK_SOURCE
(
LPTIM_InSu
->
LPTIM_ClockSour
));

175 
	`as_m
(
	`IS_LPTIM_CLOCK_PRESCALER
(
LPTIM_InSu
->
LPTIM_Psr
));

176 
	`as_m
(
	`IS_LPTIM_WAVEFORM
(
LPTIM_InSu
->
LPTIM_Wavefm
));

177 
	`as_m
(
	`IS_LPTIM_OUTPUT_POLARITY
(
LPTIM_InSu
->
LPTIM_OuutPެy
));

180 
tmeg1
 = 
LPTIMx
->
CFGR
;

183 
tmeg1
 &
CFGR_INIT_CLEAR_MASK
;

189 
tmeg1
 |(
LPTIM_InSu
->
LPTIM_ClockSour
 | LPTIM_InSu->
LPTIM_Psr


190 |
LPTIM_InSu
->
LPTIM_Wavefm
 | LPTIM_InSu->
LPTIM_OuutPެy
);

193 
LPTIMx
->
CFGR
 = 
tmeg1
;

194 
	}
}

201 
	$LPTIM_SuIn
(
LPTIM_InTyDef
* 
LPTIM_InSu
)

204 
LPTIM_InSu
->
LPTIM_ClockSour
 = 
LPTIM_ClockSour_APBClock_LPosc
;

207 
LPTIM_InSu
->
LPTIM_OuutPެy
 = 
LPTIM_OuutPެy_High
;

210 
LPTIM_InSu
->
LPTIM_Psr
 = 
LPTIM_Psr_DIV1
;

213 
LPTIM_InSu
->
LPTIM_Wavefm
 = 
LPTIM_Wavefm_PWM_OPul
;

214 
	}
}

251 
	$LPTIM_Cmd
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
)

254 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

255 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

257 if(
NewS
 !
DISABLE
)

260 
LPTIMx
->
CR
 |
LPTIM_CR_ENABLE
;

265 
LPTIMx
->
CR
 &~(
LPTIM_CR_ENABLE
);

267 
	}
}

280 
	$LPTIM_SeClockSour
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockSour
)

283 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

284 
	`as_m
(
	`IS_LPTIM_CLOCK_SOURCE
(
LPTIM_ClockSour
));

287 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_CKSEL
);

290 
LPTIMx
->
CFGR
 |
LPTIM_ClockSour
;

291 
	}
}

306 
	$LPTIM_SeULPTIMClockPެy
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockPެy
)

308 
ut32_t
 
tmeg1
 = 0;

311 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

312 
	`as_m
(
	`IS_LPTIM_CLOCK_POLARITY
(
LPTIM_ClockPެy
));

315 
tmeg1
 = 
LPTIMx
->
CFGR
;

318 
tmeg1
 &~(
LPTIM_CFGR_CKPOL
);

321 
tmeg1
 |
LPTIM_ClockPެy
;

324 
LPTIMx
->
CFGR
 = 
tmeg1
;

325 
	}
}

344 
	$LPTIM_CfigPsr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Psr
)

346 
ut32_t
 
tmeg1
 = 0;

349 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

350 
	`as_m
(
	`IS_LPTIM_CLOCK_PRESCALER
(
LPTIM_Psr
));

353 
tmeg1
 = 
LPTIMx
->
CFGR
;

356 
tmeg1
 &~(
LPTIM_CFGR_PRESC
);

359 
tmeg1
 |
LPTIM_Psr
;

362 
LPTIMx
->
CFGR
 = 
tmeg1
;

363 
	}
}

387 
	$LPTIM_CfigExTrigg
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ExtTRGSour
, ut32_
LPTIM_ExtTRGPެy
)

389 
ut32_t
 
tmeg1
 = 0;

392 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

393 
	`as_m
(
	`IS_LPTIM_EXT_TRG_SOURCE
(
LPTIM_ExtTRGSour
));

394 
	`as_m
(
	`IS_LPTIM_EXT_TRG_POLARITY
(
LPTIM_ExtTRGPެy
));

397 
tmeg1
 = 
LPTIMx
->
CFGR
;

400 
tmeg1
 &
CFGR_TRIG_AND_POL_CLEAR_MASK
;

403 
tmeg1
 |(
LPTIM_ExtTRGSour
 | 
LPTIM_ExtTRGPެy
);

406 
LPTIMx
->
CFGR
 = 
tmeg1
;

407 
	}
}

416 
	$LPTIM_SeSoweS
(
LPTIM_TyDef
* 
LPTIMx
)

419 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

422 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_TRIGEN
);

423 
	}
}

440 
	$LPTIM_CfigTriggGlchFr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_TrigSameTime
)

442 
ut32_t
 
tmeg1
 = 0;

445 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

446 
	`as_m
(
	`IS_LPTIM_TRIG_SAMPLE_TIME
(
LPTIM_TrigSameTime
));

449 
tmeg1
 = 
LPTIMx
->
CFGR
;

452 
tmeg1
 &~(
LPTIM_CFGR_TRGFLT
);

455 
tmeg1
 |(
LPTIM_TrigSameTime
);

458 
LPTIMx
->
CFGR
 = 
tmeg1
;

459 
	}
}

476 
	$LPTIM_CfigClockGlchFr
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_ClockSameTime
)

478 
ut32_t
 
tmeg1
 = 0;

481 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

482 
	`as_m
(
	`IS_LPTIM_CLOCK_SAMPLE_TIME
(
LPTIM_ClockSameTime
));

485 
tmeg1
 = 
LPTIMx
->
CFGR
;

488 
tmeg1
 &~(
LPTIM_CFGR_CKFLT
);

491 
tmeg1
 |
LPTIM_ClockSameTime
;

494 
LPTIMx
->
CFGR
 = 
tmeg1
;

495 
	}
}

506 
	$LPTIM_SeOtgMode
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Mode
)

509 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

510 
	`as_m
(
	`IS_LPTIM_MODE
(
LPTIM_Mode
));

513 if(
LPTIM_Mode
 =
LPTIM_Mode_Ctuous
)

516 
LPTIMx
->
CR
 |
LPTIM_Mode_Ctuous
;

518 if(
LPTIM_Mode
 =
LPTIM_Mode_Sg
)

521 
LPTIMx
->
CR
 |
LPTIM_Mode_Sg
;

523 
	}
}

534 
	$LPTIM_TimoutCmd
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
)

537 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

538 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

540 if(
NewS
 !
DISABLE
)

543 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_TIMOUT
;

548 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_TIMOUT
);

550 
	}
}

563 
	$LPTIM_CfigWavefm
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Wavefm
)

566 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

567 
	`as_m
(
	`IS_LPTIM_WAVEFORM
(
LPTIM_Wavefm
));

570 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_CKFLT
);

573 
LPTIMx
->
CFGR
 |(
LPTIM_Wavefm
);

574 
	}
}

587 
	$LPTIM_CfigUpde
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Upde
)

590 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

591 
	`as_m
(
	`IS_LPTIM_UPDATE
(
LPTIM_Upde
));

594 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_PRELOAD
);

597 
LPTIMx
->
CFGR
 |(
LPTIM_Upde
);

598 
	}
}

607 
	$LPTIM_SAutܖdVue
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Autܖd
)

610 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

611 
	`as_m
(
	`IS_LPTIM_AUTORELOAD
(
LPTIM_Autܖd
));

614 
LPTIMx
->
ARR
 = 
LPTIM_Autܖd
;

615 
	}
}

624 
	$LPTIM_SComVue
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_Com
)

627 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

628 
	`as_m
(
	`IS_LPTIM_COMPARE
(
LPTIM_Com
));

631 
LPTIMx
->
CMP
 = 
LPTIM_Com
;

632 
	}
}

644 
	$LPTIM_SeCouMode
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
)

647 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

648 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

650 if(
NewS
 !
DISABLE
)

653 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_COUNTMODE
;

658 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_COUNTMODE
);

660 
	}
}

671 
	$LPTIM_SeEncodMode
(
LPTIM_TyDef
* 
LPTIMx
, 
FuniڮS
 
NewS
)

674 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

675 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

677 if(
NewS
 !
DISABLE
)

680 
LPTIMx
->
CFGR
 |
LPTIM_CFGR_ENC
;

685 
LPTIMx
->
CFGR
 &~(
LPTIM_CFGR_ENC
);

687 
	}
}

694 
ut32_t
 
	$LPTIM_GCouVue
(
LPTIM_TyDef
* 
LPTIMx
)

697 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

700  
LPTIMx
->
CNT
;

701 
	}
}

708 
ut32_t
 
	$LPTIM_GAutܖdVue
(
LPTIM_TyDef
* 
LPTIMx
)

711 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

714  
LPTIMx
->
ARR
;

715 
	}
}

722 
ut32_t
 
	$LPTIM_GComVue
(
LPTIM_TyDef
* 
LPTIMx
)

725 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

728  
LPTIMx
->
CMP
;

729 
	}
}

742 
	$LPTIM_RemCfig
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_OPTR
)

745 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

748 
LPTIMx
->
OR
 = 
LPTIM_OPTR
;

749 
	}
}

812 
	$LPTIM_ITCfig
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_IT
, 
FuniڮS
 
NewS
)

815 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

816 
	`as_m
(
	`IS_LPTIM_IT
(
LPTIM_IT
));

817 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

819 if(
NewS
 !
DISABLE
)

822 
LPTIMx
->
IER
 |
LPTIM_IT
;

827 
LPTIMx
->
IER
 &~(
LPTIM_IT
);

829 
	}
}

849 
FgStus
 
	$LPTIM_GFgStus
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_FLAG
)

851 
ITStus
 
bus
 = 
RESET
;

854 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

855 
	`as_m
(
	`IS_LPTIM_GET_FLAG
(
LPTIM_FLAG
));

857 if((
LPTIMx
->
ISR
 & 
LPTIM_FLAG
!(
RESET
))

859 
bus
 = 
SET
;

863 
bus
 = 
RESET
;

865  
bus
;

866 
	}
}

884 
	$LPTIM_CˬFg
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_CLEARF
)

887 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

888 
	`as_m
(
	`IS_LPTIM_CLEAR_FLAG
(
LPTIM_CLEARF
));

891 
LPTIMx
->
ICR
 |
LPTIM_CLEARF
;

892 
	}
}

907 
ITStus
 
	$LPTIM_GITStus
(
LPTIM_TyDef
* 
LPTIMx
, 
ut32_t
 
LPTIM_IT
)

909 
ITStus
 
bus
 = 
RESET
;

910 
ut32_t
 
us
 = 0x0, 
ab
 = 0x0;

913 
	`as_m
(
	`IS_LPTIM_ALL_PERIPH
(
LPTIMx
));

914 
	`as_m
(
	`IS_LPTIM_IT
(
LPTIM_IT
));

917 
us
 = 
LPTIMx
->
ISR
 & 
LPTIM_IT
;

920 
ab
 = 
LPTIMx
->
IER
 & 
LPTIM_IT
;

922 if((
us
 !
RESET
&& (
ab
 != RESET))

924 
bus
 = 
SET
;

928 
bus
 = 
RESET
;

930  
bus
;

931 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_ltdc.c

76 
	~"m32f4xx_dc.h
"

77 
	~"m32f4xx_rcc.h
"

95 
	#GCR_MASK
 ((
ut32_t
)0x0FFE888F

	)

129 
	$LTDC_DeIn
()

132 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
ENABLE
);

134 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_LTDC
, 
DISABLE
);

135 
	}
}

146 
	$LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
)

148 
ut32_t
 
hizڏlsync
 = 0;

149 
ut32_t
 
accumuϋdHBP
 = 0;

150 
ut32_t
 
accumuϋdaiveW
 = 0;

151 
ut32_t
 
tٮwidth
 = 0;

152 
ut32_t
 
backg
 = 0;

153 
ut32_t
 
backd
 = 0;

156 
	`as_m
(
	`IS_LTDC_HSYNC
(
LTDC_InSu
->
LTDC_HizڏlSync
));

157 
	`as_m
(
	`IS_LTDC_VSYNC
(
LTDC_InSu
->
LTDC_VtilSync
));

158 
	`as_m
(
	`IS_LTDC_AHBP
(
LTDC_InSu
->
LTDC_AccumuϋdHBP
));

159 
	`as_m
(
	`IS_LTDC_AVBP
(
LTDC_InSu
->
LTDC_AccumuϋdVBP
));

160 
	`as_m
(
	`IS_LTDC_AAH
(
LTDC_InSu
->
LTDC_AccumuϋdAiveH
));

161 
	`as_m
(
	`IS_LTDC_AAW
(
LTDC_InSu
->
LTDC_AccumuϋdAiveW
));

162 
	`as_m
(
	`IS_LTDC_TOTALH
(
LTDC_InSu
->
LTDC_TٮHeigh
));

163 
	`as_m
(
	`IS_LTDC_TOTALW
(
LTDC_InSu
->
LTDC_TٮWidth
));

164 
	`as_m
(
	`IS_LTDC_HSPOL
(
LTDC_InSu
->
LTDC_HSPެy
));

165 
	`as_m
(
	`IS_LTDC_VSPOL
(
LTDC_InSu
->
LTDC_VSPެy
));

166 
	`as_m
(
	`IS_LTDC_DEPOL
(
LTDC_InSu
->
LTDC_DEPެy
));

167 
	`as_m
(
	`IS_LTDC_PCPOL
(
LTDC_InSu
->
LTDC_PCPެy
));

168 
	`as_m
(
	`IS_LTDC_BackBlueVue
(
LTDC_InSu
->
LTDC_BackgroundBlueVue
));

169 
	`as_m
(
	`IS_LTDC_BackGVue
(
LTDC_InSu
->
LTDC_BackgroundGVue
));

170 
	`as_m
(
	`IS_LTDC_BackRedVue
(
LTDC_InSu
->
LTDC_BackgroundRedVue
));

173 
LTDC
->
SSCR
 &~(
LTDC_SSCR_VSH
 | 
LTDC_SSCR_HSW
);

174 
hizڏlsync
 = (
LTDC_InSu
->
LTDC_HizڏlSync
 << 16);

175 
LTDC
->
SSCR
 |(
hizڏlsync
 | 
LTDC_InSu
->
LTDC_VtilSync
);

178 
LTDC
->
BPCR
 &~(
LTDC_BPCR_AVBP
 | 
LTDC_BPCR_AHBP
);

179 
accumuϋdHBP
 = (
LTDC_InSu
->
LTDC_AccumuϋdHBP
 << 16);

180 
LTDC
->
BPCR
 |(
accumuϋdHBP
 | 
LTDC_InSu
->
LTDC_AccumuϋdVBP
);

183 
LTDC
->
AWCR
 &~(
LTDC_AWCR_AAH
 | 
LTDC_AWCR_AAW
);

184 
accumuϋdaiveW
 = (
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 << 16);

185 
LTDC
->
AWCR
 |(
accumuϋdaiveW
 | 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
);

188 
LTDC
->
TWCR
 &~(
LTDC_TWCR_TOTALH
 | 
LTDC_TWCR_TOTALW
);

189 
tٮwidth
 = (
LTDC_InSu
->
LTDC_TٮWidth
 << 16);

190 
LTDC
->
TWCR
 |(
tٮwidth
 | 
LTDC_InSu
->
LTDC_TٮHeigh
);

192 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

193 
LTDC
->
GCR
 |(
ut32_t
)(
LTDC_InSu
->
LTDC_HSPެy
 | LTDC_InSu->
LTDC_VSPެy
 | \

194 
LTDC_InSu
->
LTDC_DEPެy
 | LTDC_InSu->
LTDC_PCPެy
);

197 
backg
 = (
LTDC_InSu
->
LTDC_BackgroundGVue
 << 8);

198 
backd
 = (
LTDC_InSu
->
LTDC_BackgroundRedVue
 << 16);

200 
LTDC
->
BCCR
 &~(
LTDC_BCCR_BCBLUE
 | 
LTDC_BCCR_BCGREEN
 | 
LTDC_BCCR_BCRED
);

201 
LTDC
->
BCCR
 |(
backd
 | 
backg
 | 
LTDC_InSu
->
LTDC_BackgroundBlueVue
);

202 
	}
}

211 
	$LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
)

214 
LTDC_InSu
->
LTDC_HSPެy
 = 
LTDC_HSPެy_AL
;

215 
LTDC_InSu
->
LTDC_VSPެy
 = 
LTDC_VSPެy_AL
;

216 
LTDC_InSu
->
LTDC_DEPެy
 = 
LTDC_DEPެy_AL
;

217 
LTDC_InSu
->
LTDC_PCPެy
 = 
LTDC_PCPެy_IPC
;

218 
LTDC_InSu
->
LTDC_HizڏlSync
 = 0x00;

219 
LTDC_InSu
->
LTDC_VtilSync
 = 0x00;

220 
LTDC_InSu
->
LTDC_AccumuϋdHBP
 = 0x00;

221 
LTDC_InSu
->
LTDC_AccumuϋdVBP
 = 0x00;

222 
LTDC_InSu
->
LTDC_AccumuϋdAiveW
 = 0x00;

223 
LTDC_InSu
->
LTDC_AccumuϋdAiveH
 = 0x00;

224 
LTDC_InSu
->
LTDC_TٮWidth
 = 0x00;

225 
LTDC_InSu
->
LTDC_TٮHeigh
 = 0x00;

226 
LTDC_InSu
->
LTDC_BackgroundRedVue
 = 0x00;

227 
LTDC_InSu
->
LTDC_BackgroundGVue
 = 0x00;

228 
LTDC_InSu
->
LTDC_BackgroundBlueVue
 = 0x00;

229 
	}
}

238 
	$LTDC_Cmd
(
FuniڮS
 
NewS
)

241 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

243 i(
NewS
 !
DISABLE
)

246 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_LTDCEN
;

251 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_LTDCEN
;

253 
	}
}

262 
	$LTDC_DhCmd
(
FuniڮS
 
NewS
)

265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

267 i(
NewS
 !
DISABLE
)

270 
LTDC
->
GCR
 |(
ut32_t
)
LTDC_GCR_DTEN
;

275 
LTDC
->
GCR
 &~(
ut32_t
)
LTDC_GCR_DTEN
;

277 
	}
}

286 
LTDC_RGBTyDef
 
	$LTDC_GRGBWidth
()

288 
LTDC_RGBTyDef
 
LTDC_RGB_InSu
;

290 
LTDC
->
GCR
 &(
ut32_t
)
GCR_MASK
;

292 
LTDC_RGB_InSu
.
LTDC_BlueWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 4) & 0x7);

293 
LTDC_RGB_InSu
.
LTDC_GWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 8) & 0x7);

294 
LTDC_RGB_InSu
.
LTDC_RedWidth
 = (
ut32_t
)((
LTDC
->
GCR
 >> 12) & 0x7);

296  
LTDC_RGB_InSu
;

297 
	}
}

306 
	$LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
)

308 
LTDC_RGB_InSu
->
LTDC_BlueWidth
 = 0x02;

309 
LTDC_RGB_InSu
->
LTDC_GWidth
 = 0x02;

310 
LTDC_RGB_InSu
->
LTDC_RedWidth
 = 0x02;

311 
	}
}

320 
	$LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
)

323 
	`as_m
(
	`IS_LTDC_LIPOS
(
LTDC_LIPosiCfig
));

326 
LTDC
->
LIPCR
 = (
ut32_t
)
LTDC_LIPosiCfig
;

327 
	}
}

338 
	$LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
)

341 
	`as_m
(
	`IS_LTDC_RELOAD
(
LTDC_Rd
));

344 
LTDC
->
SRCR
 = (
ut32_t
)
LTDC_Rd
;

345 
	}
}

359 
	$LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
)

362 
ut32_t
 
whpos
 = 0;

363 
ut32_t
 
wvpos
 = 0;

364 
ut32_t
 
dcg
 = 0;

365 
ut32_t
 
ded
 = 0;

366 
ut32_t
 
dha
 = 0;

367 
ut32_t
 
cfbp
 = 0;

370 
	`as_m
(
	`IS_LTDC_Pixfm
(
LTDC_Lay_InSu
->
LTDC_PixFm
));

371 
	`as_m
(
	`IS_LTDC_BndgFa1
(
LTDC_Lay_InSu
->
LTDC_BndgFa_1
));

372 
	`as_m
(
	`IS_LTDC_BndgFa2
(
LTDC_Lay_InSu
->
LTDC_BndgFa_2
));

373 
	`as_m
(
	`IS_LTDC_HCONFIGST
(
LTDC_Lay_InSu
->
LTDC_HizڏlS
));

374 
	`as_m
(
	`IS_LTDC_HCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_HizڏlSt
));

375 
	`as_m
(
	`IS_LTDC_VCONFIGST
(
LTDC_Lay_InSu
->
LTDC_VtilS
));

376 
	`as_m
(
	`IS_LTDC_VCONFIGSP
(
LTDC_Lay_InSu
->
LTDC_VtilSt
));

377 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCBlue
));

378 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCG
));

379 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCRed
));

380 
	`as_m
(
	`IS_LTDC_DEFAULTCOLOR
(
LTDC_Lay_InSu
->
LTDC_DeuCAha
));

381 
	`as_m
(
	`IS_LTDC_CFBP
(
LTDC_Lay_InSu
->
LTDC_CFBPch
));

382 
	`as_m
(
	`IS_LTDC_CFBLL
(
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
));

383 
	`as_m
(
	`IS_LTDC_CFBLNBR
(
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
));

386 
whpos
 = 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 << 16;

387 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

388 
LTDC_Layx
->
WHPCR
 = (
LTDC_Lay_InSu
->
LTDC_HizڏlS
 | 
whpos
);

391 
wvpos
 = 
LTDC_Lay_InSu
->
LTDC_VtilSt
 << 16;

392 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

393 
LTDC_Layx
->
WVPCR
 = (
LTDC_Lay_InSu
->
LTDC_VtilS
 | 
wvpos
);

396 
LTDC_Layx
->
PFCR
 &~(
LTDC_LxPFCR_PF
);

397 
LTDC_Layx
->
PFCR
 = (
LTDC_Lay_InSu
->
LTDC_PixFm
);

400 
dcg
 = (
LTDC_Lay_InSu
->
LTDC_DeuCG
 << 8);

401 
ded
 = (
LTDC_Lay_InSu
->
LTDC_DeuCRed
 << 16);

402 
dha
 = (
LTDC_Lay_InSu
->
LTDC_DeuCAha
 << 24);

403 
LTDC_Layx
->
DCCR
 &~(
LTDC_LxDCCR_DCBLUE
 | 
LTDC_LxDCCR_DCGREEN
 | 
LTDC_LxDCCR_DCRED
 | 
LTDC_LxDCCR_DCALPHA
);

404 
LTDC_Layx
->
DCCR
 = (
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 | 
dcg
 | \

405 
ded
 | 
dha
);

408 
LTDC_Layx
->
CACR
 &~(
LTDC_LxCACR_CONSTA
);

409 
LTDC_Layx
->
CACR
 = (
LTDC_Lay_InSu
->
LTDC_CڡtAha
);

412 
LTDC_Layx
->
BFCR
 &~(
LTDC_LxBFCR_BF2
 | 
LTDC_LxBFCR_BF1
);

413 
LTDC_Layx
->
BFCR
 = (
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 | LTDC_Lay_InSu->
LTDC_BndgFa_2
);

416 
LTDC_Layx
->
CFBAR
 &~(
LTDC_LxCFBAR_CFBADD
);

417 
LTDC_Layx
->
CFBAR
 = (
LTDC_Lay_InSu
->
LTDC_CFBSAdss
);

420 
cfbp
 = (
LTDC_Lay_InSu
->
LTDC_CFBPch
 << 16);

421 
LTDC_Layx
->
CFBLR
 &~(
LTDC_LxCFBLR_CFBLL
 | 
LTDC_LxCFBLR_CFBP
);

422 
LTDC_Layx
->
CFBLR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 | 
cfbp
);

425 
LTDC_Layx
->
CFBLNR
 &~(
LTDC_LxCFBLNR_CFBLNBR
);

426 
LTDC_Layx
->
CFBLNR
 = (
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
);

428 
	}
}

437 
	$LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
)

442 
LTDC_Lay_InSu
->
LTDC_HizڏlS
 = 0x00;

443 
LTDC_Lay_InSu
->
LTDC_HizڏlSt
 = 0x00;

446 
LTDC_Lay_InSu
->
LTDC_VtilS
 = 0x00;

447 
LTDC_Lay_InSu
->
LTDC_VtilSt
 = 0x00;

450 
LTDC_Lay_InSu
->
LTDC_PixFm
 = 
LTDC_Pixfm_ARGB8888
;

453 
LTDC_Lay_InSu
->
LTDC_CڡtAha
 = 0xFF;

456 
LTDC_Lay_InSu
->
LTDC_DeuCBlue
 = 0x00;

457 
LTDC_Lay_InSu
->
LTDC_DeuCG
 = 0x00;

458 
LTDC_Lay_InSu
->
LTDC_DeuCRed
 = 0x00;

459 
LTDC_Lay_InSu
->
LTDC_DeuCAha
 = 0x00;

462 
LTDC_Lay_InSu
->
LTDC_BndgFa_1
 = 
LTDC_BndgFa1_PAxCA
;

463 
LTDC_Lay_InSu
->
LTDC_BndgFa_2
 = 
LTDC_BndgFa2_PAxCA
;

466 
LTDC_Lay_InSu
->
LTDC_CFBSAdss
 = 0x00;

469 
LTDC_Lay_InSu
->
LTDC_CFBLeLgth
 = 0x00;

470 
LTDC_Lay_InSu
->
LTDC_CFBPch
 = 0x00;

473 
LTDC_Lay_InSu
->
LTDC_CFBLeNumb
 = 0x00;

474 
	}
}

486 
	$LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

489 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

491 i(
NewS
 !
DISABLE
)

494 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_LEN
;

499 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_LEN
;

501 
	}
}

511 
LTDC_PosTyDef
 
	$LTDC_GPosStus
()

513 
LTDC_PosTyDef
 
LTDC_Pos_InSu
;

515 
LTDC
->
CPSR
 &~(
LTDC_CPSR_CYPOS
 | 
LTDC_CPSR_CXPOS
);

517 
LTDC_Pos_InSu
.
LTDC_POSX
 = (
ut32_t
)(
LTDC
->
CPSR
 >> 16);

518 
LTDC_Pos_InSu
.
LTDC_POSY
 = (
ut32_t
)(
LTDC
->
CPSR
 & 0xFFFF);

520  
LTDC_Pos_InSu
;

521 
	}
}

530 
	$LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
)

532 
LTDC_Pos_InSu
->
LTDC_POSX
 = 0x00;

533 
LTDC_Pos_InSu
->
LTDC_POSY
 = 0x00;

534 
	}
}

547 
FgStus
 
	$LTDC_GCDStus
(
ut32_t
 
LTDC_CD
)

549 
FgStus
 
bus
;

552 
	`as_m
(
	`IS_LTDC_GET_CD
(
LTDC_CD
));

554 i((
LTDC
->
CDSR
 & 
LTDC_CD
!(
ut32_t
)
RESET
)

556 
bus
 = 
SET
;

560 
bus
 = 
RESET
;

562  
bus
;

563 
	}
}

574 
	$LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
)

576 
ut32_t
 
ckg
 = 0;

577 
ut32_t
 
ckd
 = 0;

580 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

581 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
));

582 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyG
));

583 
	`as_m
(
	`IS_LTDC_CKEYING
(
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
));

585 i(
NewS
 !
DISABLE
)

588 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_COLKEN
;

591 
ckg
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 << 8);

592 
ckd
 = (
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 << 16);

593 
LTDC_Layx
->
CKCR
 &~(
LTDC_LxCKCR_CKBLUE
 | 
LTDC_LxCKCR_CKGREEN
 | 
LTDC_LxCKCR_CKRED
);

594 
LTDC_Layx
->
CKCR
 |(
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 | 
ckg
 | 
ckd
);

599 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_COLKEN
;

603 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

604 
	}
}

613 
	$LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
)

616 
LTDC_ckeyg_InSu
->
LTDC_CKeyBlue
 = 0x00;

617 
LTDC_ckeyg_InSu
->
LTDC_CKeyG
 = 0x00;

618 
LTDC_ckeyg_InSu
->
LTDC_CKeyRed
 = 0x00;

619 
	}
}

631 
	$LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
)

634 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

636 i(
NewS
 !
DISABLE
)

639 
LTDC_Layx
->
CR
 |(
ut32_t
)
LTDC_LxCR_CLUTEN
;

644 
LTDC_Layx
->
CR
 &~(
ut32_t
)
LTDC_LxCR_CLUTEN
;

648 
LTDC
->
SRCR
 = 
LTDC_IMRd
;

649 
	}
}

660 
	$LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

662 
ut32_t
 
g
 = 0;

663 
ut32_t
 
d
 = 0;

664 
ut32_t
 
udd
 = 0;

667 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
));

668 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_RedVue
));

669 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_GVue
));

670 
	`as_m
(
	`IS_LTDC_CLUTWR
(
LTDC_CLUT_InSu
->
LTDC_BlueVue
));

673 
g
 = (
LTDC_CLUT_InSu
->
LTDC_GVue
 << 8);

674 
d
 = (
LTDC_CLUT_InSu
->
LTDC_RedVue
 << 16);

675 
udd
 = (
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 << 24);

676 
LTDC_Layx
->
CLUTWR
 = (
udd
 | 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 | \

677 
g
 | 
d
);

678 
	}
}

687 
	$LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
)

690 
LTDC_CLUT_InSu
->
LTDC_CLUTAdss
 = 0x00;

691 
LTDC_CLUT_InSu
->
LTDC_BlueVue
 = 0x00;

692 
LTDC_CLUT_InSu
->
LTDC_GVue
 = 0x00;

693 
LTDC_CLUT_InSu
->
LTDC_RedVue
 = 0x00;

694 
	}
}

707 
	$LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
)

710 
ut32_t
 
meg
, 
mp
;

711 
ut32_t
 
hizڏl_t
;

712 
ut32_t
 
hizڏl_
;

713 
ut32_t
 
vtil_t
;

714 
ut32_t
 
vtil_
;

716 
LTDC_Layx
->
WHPCR
 &~(
LTDC_LxWHPCR_WHSTPOS
 | 
LTDC_LxWHPCR_WHSPPOS
);

717 
LTDC_Layx
->
WVPCR
 &~(
LTDC_LxWVPCR_WVSTPOS
 | 
LTDC_LxWVPCR_WVSPPOS
);

720 
meg
 = 
LTDC
->
BPCR
;

721 
hizڏl_t
 = (
meg
 >> 16+ 1 + 
OfftX
;

722 
vtil_t
 = (
meg
 & 0xFFFF+ 1 + 
OfftY
;

727 
meg
 = 
LTDC_Layx
->
PFCR
;

729 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

731 
mp
 = 4;

733 i(
meg
 =
LTDC_Pixfm_RGB888
)

735 
mp
 = 3;

737 i((
meg
 =
LTDC_Pixfm_ARGB4444
) ||

738 (
meg
 =
LTDC_Pixfm_RGB565
) ||

739 (
meg
 =
LTDC_Pixfm_ARGB1555
) ||

740 (
meg
 =
LTDC_Pixfm_AL88
))

742 
mp
 = 2;

746 
mp
 = 1;

749 
meg
 = 
LTDC_Layx
->
CFBLR
;

750 
hizڏl_
 = (((
meg
 & 0x1FFF- 3)/
mp
+ 
hizڏl_t
 - 1;

752 
meg
 = 
LTDC_Layx
->
CFBLNR
;

753 
vtil_
 = (
meg
 & 0x7FF+ 
vtil_t
 - 1;

755 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

756 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

757 
	}
}

768 
	$LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
)

771 
LTDC_Layx
->
CACR
 = 
CڡtAha
;

772 
	}
}

783 
	$LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
)

786 
LTDC_Layx
->
CFBAR
 = 
Addss
;

787 
	}
}

799 
	$LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
)

802 
ut8_t
 
mp
;

803 
ut32_t
 
meg
;

804 
ut32_t
 
hizڏl_t
;

805 
ut32_t
 
hizڏl_
;

806 
ut32_t
 
vtil_t
;

807 
ut32_t
 
vtil_
;

809 
meg
 = 
LTDC_Layx
->
PFCR
;

811 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

813 
mp
 = 4;

815 i(
meg
 =
LTDC_Pixfm_RGB888
)

817 
mp
 = 3;

819 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

820 (
meg
 =
LTDC_Pixfm_RGB565
) || \

821 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

822 (
meg
 =
LTDC_Pixfm_AL88
))

824 
mp
 = 2;

828 
mp
 = 1;

832 
meg
 = 
LTDC_Layx
->
WHPCR
;

833 
hizڏl_t
 = (
meg
 & 0x1FFF);

834 
hizڏl_
 = 
Width
 + 
hizڏl_t
 - 1;

836 
meg
 = 
LTDC_Layx
->
WVPCR
;

837 
vtil_t
 = (
meg
 & 0x1FFF);

838 
vtil_
 = 
Height
 + 
vtil_t
 - 1;

840 
LTDC_Layx
->
WHPCR
 = 
hizڏl_t
 | (
hizڏl_
 << 16);

841 
LTDC_Layx
->
WVPCR
 = 
vtil_t
 | (
vtil_
 << 16);

844 
LTDC_Layx
->
CFBLR
 = ((
Width
 * 
mp
) << 16) | ((Width *emp) + 3);

847 
LTDC_Layx
->
CFBLNR
 = 
Height
;

849 
	}
}

861 
	$LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
)

864 
ut8_t
 
mp
;

865 
ut32_t
 
meg
;

867 
meg
 = 
LTDC_Layx
->
PFCR
;

869 i(
meg
 =
LTDC_Pixfm_ARGB8888
)

871 
mp
 = 4;

873 i(
meg
 =
LTDC_Pixfm_RGB888
)

875 
mp
 = 3;

877 i((
meg
 =
LTDC_Pixfm_ARGB4444
) || \

878 (
meg
 =
LTDC_Pixfm_RGB565
) || \

879 (
meg
 =
LTDC_Pixfm_ARGB1555
) || \

880 (
meg
 =
LTDC_Pixfm_AL88
))

882 
mp
 = 2;

886 
mp
 = 1;

889 
meg
 = (
LTDC_Layx
->
CFBLR
 >> 16);

890 
meg
 = (meg / 
mp
);

892 i(
PixFm
 =
LTDC_Pixfm_ARGB8888
)

894 
mp
 = 4;

896 i(
PixFm
 =
LTDC_Pixfm_RGB888
)

898 
mp
 = 3;

900 i((
PixFm
 =
LTDC_Pixfm_ARGB4444
) || \

901 (
PixFm
 =
LTDC_Pixfm_RGB565
) || \

902 (
PixFm
 =
LTDC_Pixfm_ARGB1555
) || \

903 (
PixFm
 =
LTDC_Pixfm_AL88
))

905 
mp
 = 2;

909 
mp
 = 1;

913 
LTDC_Layx
->
CFBLR
 = ((
meg
 * 
mp
) << 16) | ((tempreg *emp) + 3);

916 
LTDC_Layx
->
PFCR
 = 
PixFm
;

918 
	}
}

975 
	$LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
)

978 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

979 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

981 i(
NewS
 !
DISABLE
)

983 
LTDC
->
IER
 |
LTDC_IT
;

987 
LTDC
->
IER
 &(
ut32_t
)~
LTDC_IT
;

989 
	}
}

1001 
FgStus
 
	$LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
)

1003 
FgStus
 
bus
 = 
RESET
;

1006 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1008 i((
LTDC
->
ISR
 & 
LTDC_FLAG
!(
ut32_t
)
RESET
)

1010 
bus
 = 
SET
;

1014 
bus
 = 
RESET
;

1016  
bus
;

1017 
	}
}

1029 
	$LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
)

1032 
	`as_m
(
	`IS_LTDC_FLAG
(
LTDC_FLAG
));

1035 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_FLAG
;

1036 
	}
}

1048 
ITStus
 
	$LTDC_GITStus
(
ut32_t
 
LTDC_IT
)

1050 
ITStus
 
bus
 = 
RESET
;

1053 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1055 i((
LTDC
->
ISR
 & 
LTDC_IT
!(
ut32_t
)
RESET
)

1057 
bus
 = 
SET
;

1061 
bus
 = 
RESET
;

1064 i(((
LTDC
->
IER
 & 
LTDC_IT
!(
ut32_t
)
RESET
&& (
bus
 != (uint32_t)RESET))

1066 
bus
 = 
SET
;

1070 
bus
 = 
RESET
;

1072  
bus
;

1073 
	}
}

1086 
	$LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
)

1089 
	`as_m
(
	`IS_LTDC_IT
(
LTDC_IT
));

1092 
LTDC
->
ICR
 = (
ut32_t
)
LTDC_IT
;

1093 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_pwr.c

38 
	~"m32f4xx_pwr.h
"

39 
	~"m32f4xx_rcc.h
"

53 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

58 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

59 
	#DBP_BNumb
 0x08

	)

60 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
DBP_BNumb
 * 4))

	)

63 
	#PVDE_BNumb
 0x04

	)

64 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PVDE_BNumb
 * 4))

	)

67 
	#FPDS_BNumb
 0x09

	)

68 
	#CR_FPDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
FPDS_BNumb
 * 4))

	)

71 
	#PMODE_BNumb
 0x0E

	)

72 
	#CR_PMODE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PMODE_BNumb
 * 4))

	)

75 
	#ODEN_BNumb
 0x10

	)

76 
	#CR_ODEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODEN_BNumb
 * 4))

	)

79 
	#ODSWEN_BNumb
 0x11

	)

80 
	#CR_ODSWEN_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
ODSWEN_BNumb
 * 4))

	)

82 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

84 
	#MRUDS_BNumb
 0x0B

	)

85 
	#CR_MRUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRUDS_BNumb
 * 4))

	)

88 
	#LPUDS_BNumb
 0x0A

	)

89 
	#CR_LPUDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPUDS_BNumb
 * 4))

	)

92 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

94 
	#MRLVDS_BNumb
 0x0B

	)

95 
	#CR_MRLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
MRLVDS_BNumb
 * 4))

	)

98 
	#LPLVDS_BNumb
 0x0A

	)

99 
	#CR_LPLVDS_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
LPLVDS_BNumb
 * 4))

	)

103 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

105 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

106 
	#EWUP_BNumb
 0x08

	)

107 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP_BNumb
 * 4))

	)

110 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

112 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

113 
	#EWUP1_BNumb
 0x08

	)

114 
	#CSR_EWUP1_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP1_BNumb
 * 4))

	)

115 
	#EWUP2_BNumb
 0x07

	)

116 
	#CSR_EWUP2_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP2_BNumb
 * 4))

	)

117 #i
defed
(
STM32F410xx
)

118 
	#EWUP3_BNumb
 0x06

	)

119 
	#CSR_EWUP3_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
EWUP2_BNumb
 * 4))

	)

124 
	#BRE_BNumb
 0x09

	)

125 
	#CSR_BRE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
BRE_BNumb
 * 4))

	)

130 
	#CR_DS_MASK
 ((
ut32_t
)0xFFFFF3FC)

	)

131 
	#CR_PLS_MASK
 ((
ut32_t
)0xFFFFFF1F)

	)

132 
	#CR_VOS_MASK
 ((
ut32_t
)0xFFFF3FFF)

	)

168 
	$PWR_DeIn
()

170 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
ENABLE
);

171 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_PWR
, 
DISABLE
);

172 
	}
}

183 
	$PWR_BackupAcssCmd
(
FuniڮS
 
NewS
)

186 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

188 *(
__IO
 
ut32_t
 *
CR_DBP_BB
 = (ut32_t)
NewS
;

189 
	}
}

231 
	$PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
)

233 
ut32_t
 
tmeg
 = 0;

236 
	`as_m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev
));

238 
tmeg
 = 
PWR
->
CR
;

241 
tmeg
 &
CR_PLS_MASK
;

244 
tmeg
 |
PWR_PVDLev
;

247 
PWR
->
CR
 = 
tmeg
;

248 
	}
}

256 
	$PWR_PVDCmd
(
FuniڮS
 
NewS
)

259 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

261 *(
__IO
 
ut32_t
 *
CR_PVDE_BB
 = (ut32_t)
NewS
;

262 
	}
}

284 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

291 
	$PWR_WakeUpPCmd
(
FuniڮS
 
NewS
)

294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

296 *(
__IO
 
ut32_t
 *
CSR_EWUP_BB
 = (ut32_t)
NewS
;

297 
	}
}

300 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

312 
	$PWR_WakeUpPCmd
(
ut32_t
 
PWR_WakeUpPx
, 
FuniڮS
 
NewS
)

315 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

316 
	`as_m
(
	`IS_PWR_WAKEUP_PIN
(
NewS
));

317 if(
PWR_WakeUpPx
 =
PWR_WakeUp_P1
)

319 *(
__IO
 
ut32_t
 *
CSR_EWUP1_BB
 = (ut32_t)
NewS
;

321 #i
	`defed
(
STM32F410xx
)

322 if(
PWR_WakeUpPx
 =
PWR_WakeUp_P3
)

324 *(
__IO
 
ut32_t
 *
CSR_EWUP3_BB
 = (ut32_t)
NewS
;

329 *(
__IO
 
ut32_t
 *
CSR_EWUP2_BB
 = (ut32_t)
NewS
;

331 
	}
}

423 
	$PWR_BackupRegutCmd
(
FuniڮS
 
NewS
)

426 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

428 *(
__IO
 
ut32_t
 *
CSR_BRE_BB
 = (ut32_t)
NewS
;

429 
	}
}

445 
	$PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
)

447 
ut32_t
 
tmeg
 = 0;

450 
	`as_m
(
	`IS_PWR_REGULATOR_VOLTAGE
(
PWR_Regut_Vޏge
));

452 
tmeg
 = 
PWR
->
CR
;

455 
tmeg
 &
CR_VOS_MASK
;

458 
tmeg
 |
PWR_Regut_Vޏge
;

461 
PWR
->
CR
 = 
tmeg
;

462 
	}
}

480 
	$PWR_OvDriveCmd
(
FuniڮS
 
NewS
)

483 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

486 *(
__IO
 
ut32_t
 *
CR_ODEN_BB
 = (ut32_t)
NewS
;

487 
	}
}

498 
	$PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
)

501 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

504 *(
__IO
 
ut32_t
 *
CR_ODSWEN_BB
 = (ut32_t)
NewS
;

505 
	}
}

525 
	$PWR_UndDriveCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
PWR
->
CR
 |(
ut32_t
)
PWR_CR_UDEN
;

538 
PWR
->
CR
 &(
ut32_t
)(~
PWR_CR_UDEN
);

540 
	}
}

542 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
)

552 
	$PWR_MaRegutUndDriveCmd
(
FuniڮS
 
NewS
)

555 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

557 i(
NewS
 !
DISABLE
)

559 *(
__IO
 
ut32_t
 *
CR_MRUDS_BB
 = (ut32_t)
ENABLE
;

563 *(
__IO
 
ut32_t
 *
CR_MRUDS_BB
 = (ut32_t)
DISABLE
;

565 
	}
}

576 
	$PWR_LowRegutUndDriveCmd
(
FuniڮS
 
NewS
)

579 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

581 i(
NewS
 !
DISABLE
)

583 *(
__IO
 
ut32_t
 *
CR_LPUDS_BB
 = (ut32_t)
ENABLE
;

587 *(
__IO
 
ut32_t
 *
CR_LPUDS_BB
 = (ut32_t)
DISABLE
;

589 
	}
}

592 #i
defed
(
STM32F401xx
|| defed(
STM32F410xx
|| defed(
STM32F411xE
)

602 
	$PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

605 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

607 i(
NewS
 !
DISABLE
)

609 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
ENABLE
;

613 *(
__IO
 
ut32_t
 *
CR_MRLVDS_BB
 = (ut32_t)
DISABLE
;

615 
	}
}

626 
	$PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
)

629 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

631 i(
NewS
 !
DISABLE
)

633 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
ENABLE
;

637 *(
__IO
 
ut32_t
 *
CR_LPLVDS_BB
 = (ut32_t)
DISABLE
;

639 
	}
}

669 
	$PWR_FshPowDownCmd
(
FuniڮS
 
NewS
)

672 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

674 *(
__IO
 
ut32_t
 *
CR_FPDS_BB
 = (ut32_t)
NewS
;

675 
	}
}

815 
	$PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

817 
ut32_t
 
tmeg
 = 0;

820 
	`as_m
(
	`IS_PWR_REGULATOR
(
PWR_Regut
));

821 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

824 
tmeg
 = 
PWR
->
CR
;

826 
tmeg
 &
CR_DS_MASK
;

829 
tmeg
 |
PWR_Regut
;

832 
PWR
->
CR
 = 
tmeg
;

835 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

838 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

841 
	`__WFI
();

846 
	`__WFE
();

849 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

850 
	}
}

879 
	$PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
)

881 
ut32_t
 
tmeg
 = 0;

884 
	`as_m
(
	`IS_PWR_REGULATOR_UNDERDRIVE
(
PWR_Regut
));

885 
	`as_m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEry
));

888 
tmeg
 = 
PWR
->
CR
;

890 
tmeg
 &
CR_DS_MASK
;

893 
tmeg
 |
PWR_Regut
;

896 
PWR
->
CR
 = 
tmeg
;

899 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

902 if(
PWR_STOPEry
 =
PWR_STOPEry_WFI
)

905 
	`__WFI
();

910 
	`__WFE
();

913 
SCB
->
SCR
 &(
ut32_t
)~((ut32_t)
SCB_SCR_SLEEPDEEP_Msk
);

914 
	}
}

928 
	$PWR_ESTANDBYMode
()

931 
PWR
->
CR
 |
PWR_CR_PDDS
;

934 
SCB
->
SCR
 |
SCB_SCR_SLEEPDEEP_Msk
;

937 #i
	`defed
 ( 
__CC_ARM
 )

938 
	`__f_es
();

941 
	`__WFI
();

942 
	}
}

988 
FgStus
 
	$PWR_GFgStus
(
ut32_t
 
PWR_FLAG
)

990 
FgStus
 
bus
 = 
RESET
;

993 
	`as_m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

995 i((
PWR
->
CSR
 & 
PWR_FLAG
!(
ut32_t
)
RESET
)

997 
bus
 = 
SET
;

1001 
bus
 = 
RESET
;

1004  
bus
;

1005 
	}
}

1016 
	$PWR_CˬFg
(
ut32_t
 
PWR_FLAG
)

1019 
	`as_m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

1021 #i
	`defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

1022 i(
PWR_FLAG
 !
PWR_FLAG_UDRDY
)

1024 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1028 
PWR
->
CSR
 |
PWR_FLAG_UDRDY
;

1032 #i
	`defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
|| defed (
STM32F410xx
|| defed (
STM32F411xE
)

1033 
PWR
->
CR
 |
PWR_FLAG
 << 2;

1035 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_qspi.c

82 
	~"m32f4xx_qi.h
"

92 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

95 
	#QSPI_CR_CLEAR_MASK
 0x00FFFFCF

	)

96 
	#QSPI_DCR_CLEAR_MASK
 0xFFE0F7FE

	)

97 
	#QSPI_CCR_CLEAR_MASK
 0x90800000

	)

98 
	#QSPI_PIR_CLEAR_MASK
 0xFFFF0000

	)

99 
	#QSPI_LPTR_CLEAR_MASK
 0xFFFF0000

	)

100 
	#QSPI_CCR_CLEAR_INSTRUCTION_MASK
 0xFFFFFF00

	)

101 
	#QSPI_CCR_CLEAR_DCY_MASK
 0xFFC3FFFF

	)

102 
	#QSPI_CR_CLEAR_FIFOTHRESHOLD_MASK
 0xFFFFF0FF

	)

103 
	#QSPI_CR_INTERRUPT_MASK
 0x001F0000

	)

104 
	#QSPI_SR_INTERRUPT_MASK
 0x0000001F

	)

105 
	#QSPI_FSR_INTERRUPT_MASK
 0x0000001B

	)

144 
	$QSPI_DeIn
()

147 
	`RCC_AHB3PhRetCmd
(
RCC_AHB3Ph_QSPI
, 
ENABLE
);

149 
	`RCC_AHB3PhRetCmd
(
RCC_AHB3Ph_QSPI
, 
DISABLE
);

150 
	}
}

157 
	$QSPI_SuIn
(
QSPI_InTyDef
* 
QSPI_InSu
)

161 
QSPI_InSu
->
QSPI_SShi
 = 
QSPI_SShi_NoShi
 ;

163 
QSPI_InSu
->
QSPI_Psr
 = 0 ;

165 
QSPI_InSu
->
QSPI_CKMode
 = 
QSPI_CKMode_Mode0
 ;

167 
QSPI_InSu
->
QSPI_CSHTime
 = 
QSPI_CSHTime_1Cye
 ;

169 
QSPI_InSu
->
QSPI_FSize
 = 0 ;

171 
QSPI_InSu
->
QSPI_FSe
 = 
QSPI_FSe_1
 ;

173 
QSPI_InSu
->
QSPI_DFsh
 = 
QSPI_DFsh_Dib
 ;

174 
	}
}

181 
	$QSPI_ComCfig_SuIn
(
QSPI_ComCfig_InTyDef
* 
QSPI_ComCfig_InSu
)

187 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DDRMode
 = 
QSPI_ComCfig_DDRMode_Dib
 ;

189 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DHHC
 = 
QSPI_ComCfig_DHHC_Dib
 ;

191 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_SIOOMode
 = 
QSPI_ComCfig_SIOOMode_Dib
 ;

193 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_FMode
 = 
QSPI_ComCfig_FMode_Inde_Wre
 ;

195 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DMode
 = 
QSPI_ComCfig_DMode_NoDa
 ;

197 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DummyCyes
 = 0 ;

199 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABSize
 = 
QSPI_ComCfig_ABSize_8b
 ;

201 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABMode
 = 
QSPI_ComCfig_ABMode_NoAɔǋBy
 ;

203 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADSize
 = 
QSPI_ComCfig_ADSize_8b
 ;

205 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADMode
 = 
QSPI_ComCfig_ADMode_NoAddss
 ;

207 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_IMode
 = 
QSPI_ComCfig_IMode_NoInrui
 ;

209 
QSPI_ComCfig_InSu
->
QSPI_ComCfig_Ins
 = 0 ;

210 
	}
}

219 
	$QSPI_In
(
QSPI_InTyDef
* 
QSPI_InSu
)

221 
ut32_t
 
tmeg
 = 0;

224 
	`as_m
(
	`IS_QSPI_SSHIFT
(
QSPI_InSu
->
QSPI_SShi
));

225 
	`as_m
(
	`IS_QSPI_PRESCALER
(
QSPI_InSu
->
QSPI_Psr
));

226 
	`as_m
(
	`IS_QSPI_CKMODE
(
QSPI_InSu
->
QSPI_CKMode
));

227 
	`as_m
(
	`IS_QSPI_CSHTIME
(
QSPI_InSu
->
QSPI_CSHTime
));

228 
	`as_m
(
	`IS_QSPI_FSIZE
(
QSPI_InSu
->
QSPI_FSize
));

229 
	`as_m
(
	`IS_QSPI_FSEL
(
QSPI_InSu
->
QSPI_FSe
));

230 
	`as_m
(
	`IS_QSPI_DFM
(
QSPI_InSu
->
QSPI_DFsh
));

234 
tmeg
 = 
QUADSPI
->
CR
;

236 
tmeg
 &
QSPI_CR_CLEAR_MASK
;

238 
tmeg
 |(
ut32_t
)(((
QSPI_InSu
->
QSPI_Psr
)<<24)

239 |(
QSPI_InSu
->
QSPI_SShi
)

240 |(
QSPI_InSu
->
QSPI_FSe
)

241 |(
QSPI_InSu
->
QSPI_DFsh
));

243 
QUADSPI
->
CR
 = 
tmeg
;

247 
tmeg
 = 
QUADSPI
->
DCR
;

249 
tmeg
 &
QSPI_DCR_CLEAR_MASK
;

251 
tmeg
 |(
ut32_t
)(((
QSPI_InSu
->
QSPI_FSize
)<<16)

252 |(
QSPI_InSu
->
QSPI_CSHTime
)

253 |(
QSPI_InSu
->
QSPI_CKMode
));

255 
QUADSPI
->
DCR
 = 
tmeg
;

256 
	}
}

265 
	$QSPI_ComCfig_In
(
QSPI_ComCfig_InTyDef
* 
QSPI_ComCfig_InSu
)

267 
ut32_t
 
tmeg
 = 0;

270 
	`as_m
(
	`IS_QSPI_FMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_FMode
));

271 
	`as_m
(
	`IS_QSPI_SIOOMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_SIOOMode
));

272 
	`as_m
(
	`IS_QSPI_DMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DMode
));

273 
	`as_m
(
	`IS_QSPI_DCY
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DummyCyes
));

274 
	`as_m
(
	`IS_QSPI_ABSIZE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABSize
));

275 
	`as_m
(
	`IS_QSPI_ABMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABMode
));

276 
	`as_m
(
	`IS_QSPI_ADSIZE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADSize
));

277 
	`as_m
(
	`IS_QSPI_ADMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADMode
));

278 
	`as_m
(
	`IS_QSPI_IMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_IMode
));

279 
	`as_m
(
	`IS_QSPI_INSTRUCTION
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_Ins
));

280 
	`as_m
(
	`IS_QSPI_DDRMODE
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DDRMode
));

281 
	`as_m
(
	`IS_QSPI_DHHC
 (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DHHC
));

285 
tmeg
 = 
QUADSPI
->
CCR
;

287 
tmeg
 &
QSPI_CCR_CLEAR_MASK
;

289 
tmeg
 |(
ut32_t
)(
QSPI_ComCfig_InSu
->
QSPI_ComCfig_FMode
)

290 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DDRMode
)

291 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DHHC
)

292 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_SIOOMode
)

293 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DMode
)

294 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABSize
)

295 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ABMode
)

296 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADSize
)

297 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_ADMode
)

298 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_IMode
)

299 | (
QSPI_ComCfig_InSu
->
QSPI_ComCfig_Ins
)

300 |((
QSPI_ComCfig_InSu
->
QSPI_ComCfig_DummyCyes
)<<18));

302 
QUADSPI
->
CCR
 = 
tmeg
;

303 
	}
}

311 
	$QSPI_Cmd
(
FuniڮS
 
NewS
)

314 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

316 i(
NewS
 !
DISABLE
)

319 
QUADSPI
->
CR
 |
QUADSPI_CR_EN
;

324 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_EN
;

326 
	}
}

344 
	$QSPI_AutoPlgMode_Cfig
(
ut32_t
 
QSPI_Mch
, ut32_
QSPI_Mask
 , ut32_
QSPI_Mch_Mode
)

347 
	`as_m
(
	`IS_QSPI_PMM
(
QSPI_Mch_Mode
));

349 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

353 
QUADSPI
->
PSMAR
 = 
QSPI_Mch
 ;

356 
QUADSPI
->
PSMKR
 = 
QSPI_Mask
 ;

359 if(
QSPI_Mch_Mode
)

363 
QUADSPI
->
CR
 |
QUADSPI_CR_PMM
;

369 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_PMM
;

372 
	}
}

381 
	$QSPI_AutoPlgMode_SIv
(
ut32_t
 
QSPI_Iv
)

383 
ut32_t
 
tmeg
 = 0;

386 
	`as_m
(
	`IS_QSPI_PIR
(
QSPI_Iv
));

388 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

392 
tmeg
 = 
QUADSPI
->
PIR
 ;

394 
tmeg
 &
QSPI_PIR_CLEAR_MASK
 ;

396 
tmeg
 |
QSPI_Iv
;

398 
QUADSPI
->
PIR
 = 
tmeg
;

400 
	}
}

411 
	$QSPI_MemyMdMode_STimeout
(
ut32_t
 
QSPI_Timeout
)

413 
ut32_t
 
tmeg
 = 0;

416 
	`as_m
(
	`IS_QSPI_TIMEOUT
(
QSPI_Timeout
));

418 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

422 
tmeg
 = 
QUADSPI
->
LPTR
 ;

424 
tmeg
 &
QSPI_LPTR_CLEAR_MASK
 ;

426 
tmeg
 |
QSPI_Timeout
;

428 
QUADSPI
->
LPTR
 = 
tmeg
;

430 
	}
}

439 
	$QSPI_SAddss
(
ut32_t
 
QSPI_Addss
)

441 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

445 
QUADSPI
->
AR
 = 
QSPI_Addss
;

447 
	}
}

456 
	$QSPI_SAɔǋBy
(
ut32_t
 
QSPI_AɔǋBy
)

458 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

462 
QUADSPI
->
ABR
 = 
QSPI_AɔǋBy
;

464 
	}
}

474 
	$QSPI_SFIFOThshd
(
ut32_t
 
QSPI_FIFOThshd
)

476 
ut32_t
 
tmeg
 = 0;

479 
	`as_m
(
	`IS_QSPI_FIFOTHRESHOLD
(
QSPI_FIFOThshd
));

482 
tmeg
 = 
QUADSPI
->
CR
 ;

484 
tmeg
 &
QSPI_CR_CLEAR_FIFOTHRESHOLD_MASK
 ;

486 
tmeg
 |(
QSPI_FIFOThshd
 << 8);

488 
QUADSPI
->
CR
 = 
tmeg
;

489 
	}
}

511 
	$QSPI_SDaLgth
(
ut32_t
 
QSPI_DaLgth
)

513 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

517 
QUADSPI
->
DLR
 = 
QSPI_DaLgth
;

519 
	}
}

528 
	$QSPI_TimeoutCouCmd
(
FuniڮS
 
NewS
)

531 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

533 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

536 i(
NewS
 !
DISABLE
)

539 
QUADSPI
->
CR
 |
QUADSPI_CR_TCEN
;

544 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_TCEN
;

547 
	}
}

556 
	$QSPI_AutoPlgModeStCmd
(
FuniڮS
 
NewS
)

559 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

561 i(!(
QUADSPI
->
SR
 & 
QUADSPI_SR_BUSY
))

564 i(
NewS
 !
DISABLE
)

567 
QUADSPI
->
CR
 |
QUADSPI_CR_APMS
;

572 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_APMS
;

575 
	}
}

582 
	$QSPI_AbtReque
()

585 
QUADSPI
->
CR
 |
QUADSPI_CR_ABORT
;

586 
	}
}

595 
	$QSPI_SdDa8
(
ut8_t
 
Da
)

597 
ut32_t
 
quadiba
 = 0;

599 
quadiba
 = (
ut32_t
)
QUADSPI
;

600 
quadiba
 += 0x20;

602 *(
__IO
 
ut8_t
 *
quadiba
 = 
Da
;

603 
	}
}

610 
	$QSPI_SdDa16
(
ut16_t
 
Da
)

612 
ut32_t
 
quadiba
 = 0;

614 
quadiba
 = (
ut32_t
)
QUADSPI
;

615 
quadiba
 += 0x20;

617 *(
__IO
 
ut16_t
 *
quadiba
 = 
Da
;

618 
	}
}

625 
	$QSPI_SdDa32
(
ut32_t
 
Da
)

627 
QUADSPI
->
DR
 = 
Da
;

628 
	}
}

634 
ut8_t
 
	$QSPI_ReiveDa8
()

636 
ut32_t
 
quadiba
 = 0;

638 
quadiba
 = (
ut32_t
)
QUADSPI
;

639 
quadiba
 += 0x20;

641  *(
__IO
 
ut8_t
 *
quadiba
;

642 
	}
}

648 
ut16_t
 
	$QSPI_ReiveDa16
()

650 
ut32_t
 
quadiba
 = 0;

652 
quadiba
 = (
ut32_t
)
QUADSPI
;

653 
quadiba
 += 0x20;

655  *(
__IO
 
ut16_t
 *
quadiba
;

656 
	}
}

662 
ut32_t
 
	$QSPI_ReiveDa32
()

664  
QUADSPI
->
DR
;

665 
	}
}

675 
	$QSPI_DMACmd
(
FuniڮS
 
NewS
)

678 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

680 i(
NewS
 !
DISABLE
)

683 
QUADSPI
->
CR
 |
QUADSPI_CR_DMAEN
;

688 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_DMAEN
;

690 
	}
}

707 
	$QSPI_ITCfig
(
ut32_t
 
QSPI_IT
, 
FuniڮS
 
NewS
)

709 
ut32_t
 
tmeg
 = 0;

712 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

713 
	`as_m
(
	`IS_QSPI_IT
(
QSPI_IT
));

716 
tmeg
 = 
QUADSPI
->
CR
 ;

718 if(
NewS
 !
DISABLE
)

721 
tmeg
 |(
ut32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

726 
tmeg
 &~(
ut32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

729 
QUADSPI
->
CR
 = 
tmeg
 ;

730 
	}
}

738 
ut32_t
 
	$QSPI_GFIFOLev
()

741  ((
QUADSPI
->
SR
 & 
QUADSPI_SR_FLEVEL
)>> 8);

742 
	}
}

753 
ut32_t
 
	$QSPI_GFMode
()

756  (
QUADSPI
->
CCR
 & 
QUADSPI_CCR_FMODE
);

757 
	}
}

771 
FgStus
 
	$QSPI_GFgStus
(
ut32_t
 
QSPI_FLAG
)

773 
FgStus
 
bus
 = 
RESET
;

775 
	`as_m
(
	`IS_QSPI_GET_FLAG
(
QSPI_FLAG
));

778 i(
QUADSPI
->
SR
 & 
QSPI_FLAG
)

781 
bus
 = 
SET
;

786 
bus
 = 
RESET
;

789  
bus
;

790 
	}
}

802 
	$QSPI_CˬFg
(
ut32_t
 
QSPI_FLAG
)

805 
	`as_m
(
	`IS_QSPI_CLEAR_FLAG
(
QSPI_FLAG
));

808 
QUADSPI
->
FCR
 = 
QSPI_FLAG
;

809 
	}
}

822 
ITStus
 
	$QSPI_GITStus
(
ut32_t
 
QSPI_IT
)

824 
ITStus
 
bus
 = 
RESET
;

825 
__IO
 
ut32_t
 
tmpeg
 = 0, 
tmpeg
 = 0;

828 
	`as_m
(
	`IS_QSPI_IT
(
QSPI_IT
));

831 
tmpeg
 = 
QUADSPI
->
CR
;

832 
tmpeg
 &(
ut32_t
)(
QSPI_IT
 & 
QSPI_CR_INTERRUPT_MASK
);

835 
tmpeg
 = 
QUADSPI
->
SR
;

836 
tmpeg
 &(
ut32_t
)(
QSPI_IT
 & 
QSPI_SR_INTERRUPT_MASK
);

839 if((
tmpeg
 !
RESET
&& (
tmpeg
 != RESET))

842 
bus
 = 
SET
;

847 
bus
 = 
RESET
;

850  
bus
;

851 
	}
}

863 
	$QSPI_CˬITPdgB
(
ut32_t
 
QSPI_IT
)

866 
	`as_m
(
	`IS_QSPI_CLEAR_IT
(
QSPI_IT
));

868 
QUADSPI
->
FCR
 = (
ut32_t
)(
QSPI_IT
 & 
QSPI_FSR_INTERRUPT_MASK
);

869 
	}
}

877 
	$QSPI_DuFshMode_Cmd
(
FuniڮS
 
NewS
)

880 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

882 i(
NewS
 !
DISABLE
)

885 
QUADSPI
->
CR
 |
QUADSPI_CR_DFM
;

890 
QUADSPI
->
CR
 &~ 
QUADSPI_CR_DFM
;

892 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_rcc.c

59 
	~"m32f4xx_rcc.h
"

73 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

76 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

77 
	#HSION_BNumb
 0x00

	)

78 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
HSION_BNumb
 * 4))

	)

80 
	#CSSON_BNumb
 0x13

	)

81 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
CSSON_BNumb
 * 4))

	)

83 
	#PLLON_BNumb
 0x18

	)

84 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLON_BNumb
 * 4))

	)

86 
	#PLLI2SON_BNumb
 0x1A

	)

87 
	#CR_PLLI2SON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLI2SON_BNumb
 * 4))

	)

90 
	#PLLSAION_BNumb
 0x1C

	)

91 
	#CR_PLLSAION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32+ (
PLLSAION_BNumb
 * 4))

	)

95 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

96 
	#I2SSRC_BNumb
 0x17

	)

97 
	#CFGR_I2SSRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32+ (
I2SSRC_BNumb
 * 4))

	)

101 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x70)

	)

102 
	#RTCEN_BNumb
 0x0F

	)

103 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
RTCEN_BNumb
 * 4))

	)

105 
	#BDRST_BNumb
 0x10

	)

106 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32+ (
BDRST_BNumb
 * 4))

	)

110 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

111 
	#LSION_BNumb
 0x00

	)

112 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32+ (
LSION_BNumb
 * 4))

	)

116 
	#DCKCFGR_OFFSET
 (
RCC_OFFSET
 + 0x8C)

	)

117 
	#TIMPRE_BNumb
 0x18

	)

118 
	#DCKCFGR_TIMPRE_BB
 (
PERIPH_BB_BASE
 + (
DCKCFGR_OFFSET
 * 32+ (
TIMPRE_BNumb
 * 4))

	)

121 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

122 #i
defed
(
STM32F410xx
)

124 
	#RCC_MCO1EN_BIT_NUMBER
 0x8

	)

125 
	#RCC_CFGR_MCO1EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32+ (
RCC_MCO1EN_BIT_NUMBER
 * 4))

	)

128 
	#RCC_MCO2EN_BIT_NUMBER
 0x9

	)

129 
	#RCC_CFGR_MCO2EN_BB
 (
PERIPH_BB_BASE
 + (
RCC_CFGR_OFFSET
 * 32+ (
RCC_MCO2EN_BIT_NUMBER
 * 4))

	)

133 
	#CFGR_MCO2_RESET_MASK
 ((
ut32_t
)0x07FFFFFF)

	)

134 
	#CFGR_MCO1_RESET_MASK
 ((
ut32_t
)0xF89FFFFF)

	)

137 
	#FLAG_MASK
 ((
ut8_t
)0x1F)

	)

140 
	#CR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023802)

	)

143 
	#CIR_BYTE2_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x01))

	)

146 
	#CIR_BYTE3_ADDRESS
 ((
ut32_t
)(
RCC_BASE
 + 0x0C + 0x02))

	)

149 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

153 
__I
 
ut8_t
 
	gAPBAHBPscTab
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

225 
	$RCC_DeIn
()

228 
RCC
->
CR
 |(
ut32_t
)0x00000001;

231 
RCC
->
CFGR
 = 0x00000000;

234 
RCC
->
CR
 &(
ut32_t
)0xEAF6FFFF;

237 
RCC
->
PLLCFGR
 = 0x24003010;

239 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

241 
RCC
->
PLLI2SCFGR
 = 0x20003000;

244 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

246 
RCC
->
PLLSAICFGR
 = 0x24003000;

250 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

253 
RCC
->
CIR
 = 0x00000000;

256 
RCC
->
DCKCFGR
 = 0x00000000;

258 #i
	`defed
(
STM32F410xx
)

260 
RCC
->
DCKCFGR2
 = 0x00000000;

262 
	}
}

284 
	$RCC_HSECfig
(
ut8_t
 
RCC_HSE
)

287 
	`as_m
(
	`IS_RCC_HSE
(
RCC_HSE
));

290 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE_OFF
;

293 *(
__IO
 
ut8_t
 *
CR_BYTE3_ADDRESS
 = 
RCC_HSE
;

294 
	}
}

308 
EStus
 
	$RCC_WaFHSESUp
()

310 
__IO
 
ut32_t
 
tupcou
 = 0;

311 
EStus
 
us
 = 
ERROR
;

312 
FgStus
 
hus
 = 
RESET
;

316 
hus
 = 
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
);

317 
tupcou
++;

318 } (
tupcou
 !
HSE_STARTUP_TIMEOUT
&& (
hus
 =
RESET
));

320 i(
	`RCC_GFgStus
(
RCC_FLAG_HSERDY
!
RESET
)

322 
us
 = 
SUCCESS
;

326 
us
 = 
ERROR
;

328  (
us
);

329 
	}
}

339 
	$RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
)

341 
ut32_t
 
tmeg
 = 0;

343 
	`as_m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSICibtiVue
));

345 
tmeg
 = 
RCC
->
CR
;

348 
tmeg
 &~
RCC_CR_HSITRIM
;

351 
tmeg
 |(
ut32_t
)
HSICibtiVue
 << 3;

354 
RCC
->
CR
 = 
tmeg
;

355 
	}
}

375 
	$RCC_HSICmd
(
FuniڮS
 
NewS
)

378 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

380 *(
__IO
 
ut32_t
 *
CR_HSION_BB
 = (ut32_t)
NewS
;

381 
	}
}

400 
	$RCC_LSECfig
(
ut8_t
 
RCC_LSE
)

403 
	`as_m
(
	`IS_RCC_LSE
(
RCC_LSE
));

407 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

410 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

413 
RCC_LSE
)

415 
RCC_LSE_ON
:

417 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

419 
RCC_LSE_Byss
:

421 *(
__IO
 
ut8_t
 *
BDCR_ADDRESS
 = 
RCC_LSE_Byss
 | 
RCC_LSE_ON
;

426 
	}
}

440 
	$RCC_LSICmd
(
FuniڮS
 
NewS
)

443 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

445 *(
__IO
 
ut32_t
 *
CSR_LSION_BB
 = (ut32_t)
NewS
;

446 
	}
}

448 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

488 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
, ut32_
PLLR
)

491 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

492 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

493 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

494 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

495 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

496 
	`as_m
(
	`IS_RCC_PLLR_VALUE
(
PLLR
));

498 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

499 (
PLLQ
 << 24| (
PLLR
 << 28);

500 
	}
}

503 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

539 
	$RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
)

542 
	`as_m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSour
));

543 
	`as_m
(
	`IS_RCC_PLLM_VALUE
(
PLLM
));

544 
	`as_m
(
	`IS_RCC_PLLN_VALUE
(
PLLN
));

545 
	`as_m
(
	`IS_RCC_PLLP_VALUE
(
PLLP
));

546 
	`as_m
(
	`IS_RCC_PLLQ_VALUE
(
PLLQ
));

548 
RCC
->
PLLCFGR
 = 
PLLM
 | (
PLLN
 << 6| (((
PLLP
 >> 1-1<< 16| (
RCC_PLLSour
) |

549 (
PLLQ
 << 24);

550 
	}
}

563 
	$RCC_PLLCmd
(
FuniڮS
 
NewS
)

566 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

567 *(
__IO
 
ut32_t
 *
CR_PLLON_BB
 = (ut32_t)
NewS
;

568 
	}
}

570 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F401xx
)

593 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
)

596 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

597 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

599 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28);

600 
	}
}

603 #i
defed
(
STM32F411xE
)

631 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
)

634 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

635 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

636 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

638 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SR
 << 28| 
PLLI2SM
;

639 
	}
}

642 #i
defed
(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

667 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

670 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

671 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

672 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

674 
RCC
->
PLLI2SCFGR
 = (
PLLI2SN
 << 6| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

675 
	}
}

678 #i
defed
(
STM32F446xx
)

713 
	$RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SM
, ut32_
PLLI2SN
, ut32_
PLLI2SP
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
)

716 
	`as_m
(
	`IS_RCC_PLLI2SM_VALUE
(
PLLI2SM
));

717 
	`as_m
(
	`IS_RCC_PLLI2SN_VALUE
(
PLLI2SN
));

718 
	`as_m
(
	`IS_RCC_PLLI2SP_VALUE
(
PLLI2SP
));

719 
	`as_m
(
	`IS_RCC_PLLI2SQ_VALUE
(
PLLI2SQ
));

720 
	`as_m
(
	`IS_RCC_PLLI2SR_VALUE
(
PLLI2SR
));

722 
RCC
->
PLLI2SCFGR
 = 
PLLI2SM
 | (
PLLI2SN
 << 6| (((
PLLI2SP
 >> 1-1<< 16| (
PLLI2SQ
 << 24| (
PLLI2SR
 << 28);

723 
	}
}

732 
	$RCC_PLLI2SCmd
(
FuniڮS
 
NewS
)

735 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

736 *(
__IO
 
ut32_t
 *
CR_PLLI2SON_BB
 = (ut32_t)
NewS
;

737 
	}
}

739 #i
defed
(
STM32F469_479xx
)

765 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

768 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

769 
	`as_m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

770 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

771 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

773 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (
PLLSAIP
 << 16| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

774 
	}
}

777 #i
defed
(
STM32F446xx
)

806 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIM
, ut32_
PLLSAIN
, ut32_
PLLSAIP
, ut32_
PLLSAIQ
)

809 
	`as_m
(
	`IS_RCC_PLLSAIM_VALUE
(
PLLSAIM
));

810 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

811 
	`as_m
(
	`IS_RCC_PLLSAIP_VALUE
(
PLLSAIP
));

812 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

814 
RCC
->
PLLSAICFGR
 = 
PLLSAIM
 | (
PLLSAIN
 << 6| (((
PLLSAIP
 >> 1-1<< 16| (
PLLSAIQ
 << 24);

815 
	}
}

818 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
)

841 
	$RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
)

844 
	`as_m
(
	`IS_RCC_PLLSAIN_VALUE
(
PLLSAIN
));

845 
	`as_m
(
	`IS_RCC_PLLSAIR_VALUE
(
PLLSAIR
));

846 
	`as_m
(
	`IS_RCC_PLLSAIQ_VALUE
(
PLLSAIQ
));

848 
RCC
->
PLLSAICFGR
 = (
PLLSAIN
 << 6| (
PLLSAIQ
 << 24| (
PLLSAIR
 << 28);

849 
	}
}

861 
	$RCC_PLLSAICmd
(
FuniڮS
 
NewS
)

864 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

865 *(
__IO
 
ut32_t
 *
CR_PLLSAION_BB
 = (ut32_t)
NewS
;

866 
	}
}

879 
	$RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
)

882 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

883 *(
__IO
 
ut32_t
 *
CR_CSSON_BB
 = (ut32_t)
NewS
;

884 
	}
}

904 
	$RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
)

906 
ut32_t
 
tmeg
 = 0;

909 
	`as_m
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCO1Sour
));

910 
	`as_m
(
	`IS_RCC_MCO1DIV
(
RCC_MCO1Div
));

912 
tmeg
 = 
RCC
->
CFGR
;

915 
tmeg
 &
CFGR_MCO1_RESET_MASK
;

918 
tmeg
 |
RCC_MCO1Sour
 | 
RCC_MCO1Div
;

921 
RCC
->
CFGR
 = 
tmeg
;

923 #i
	`defed
(
STM32F410xx
)

924 
	`RCC_MCO1Cmd
(
ENABLE
);

926 
	}
}

949 
	$RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
)

951 
ut32_t
 
tmeg
 = 0;

954 
	`as_m
(
	`IS_RCC_MCO2SOURCE
(
RCC_MCO2Sour
));

955 
	`as_m
(
	`IS_RCC_MCO2DIV
(
RCC_MCO2Div
));

957 
tmeg
 = 
RCC
->
CFGR
;

960 
tmeg
 &
CFGR_MCO2_RESET_MASK
;

963 
tmeg
 |
RCC_MCO2Sour
 | 
RCC_MCO2Div
;

966 
RCC
->
CFGR
 = 
tmeg
;

968 #i
	`defed
(
STM32F410xx
)

969 
	`RCC_MCO2Cmd
(
ENABLE
);

971 
	}
}

1149 
	$RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
)

1151 
ut32_t
 
tmeg
 = 0;

1154 
	`as_m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSour
));

1156 
tmeg
 = 
RCC
->
CFGR
;

1159 
tmeg
 &~
RCC_CFGR_SW
;

1162 
tmeg
 |
RCC_SYSCLKSour
;

1165 
RCC
->
CFGR
 = 
tmeg
;

1166 
	}
}

1178 
ut8_t
 
	$RCC_GSYSCLKSour
()

1180  ((
ut8_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
));

1181 
	}
}

1203 
	$RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
)

1205 
ut32_t
 
tmeg
 = 0;

1208 
	`as_m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

1210 
tmeg
 = 
RCC
->
CFGR
;

1213 
tmeg
 &~
RCC_CFGR_HPRE
;

1216 
tmeg
 |
RCC_SYSCLK
;

1219 
RCC
->
CFGR
 = 
tmeg
;

1220 
	}
}

1234 
	$RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
)

1236 
ut32_t
 
tmeg
 = 0;

1239 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1241 
tmeg
 = 
RCC
->
CFGR
;

1244 
tmeg
 &~
RCC_CFGR_PPRE1
;

1247 
tmeg
 |
RCC_HCLK
;

1250 
RCC
->
CFGR
 = 
tmeg
;

1251 
	}
}

1265 
	$RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
)

1267 
ut32_t
 
tmeg
 = 0;

1270 
	`as_m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

1272 
tmeg
 = 
RCC
->
CFGR
;

1275 
tmeg
 &~
RCC_CFGR_PPRE2
;

1278 
tmeg
 |
RCC_HCLK
 << 3;

1281 
RCC
->
CFGR
 = 
tmeg
;

1282 
	}
}

1317 
	$RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
)

1319 
ut32_t
 
tmp
 = 0, 
esc
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

1320 #i
	`defed
(
STM32F446xx
)

1321 
ut32_t
 

 = 2;

1325 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

1327 
tmp
)

1330 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1333 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSE_VALUE
;

1340 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1341 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1343 i(
lsour
 != 0)

1346 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1351 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1354 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

1355 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1358 #i
	`defed
(
STM32F446xx
)

1363 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

1364 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

1366 i(
lsour
 != 0)

1369 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1374 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

1377 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLR
) >>28) + 1 ) *2;

1378 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
lvco
/

;

1383 
RCC_Clocks
->
SYSCLK_Fqucy
 = 
HSI_VALUE
;

1389 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
;

1390 
tmp
 =mp >> 4;

1391 
esc
 = 
APBAHBPscTab
[
tmp
];

1393 
RCC_Clocks
->
HCLK_Fqucy
 = RCC_Clocks->
SYSCLK_Fqucy
 >> 
esc
;

1396 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
;

1397 
tmp
 =mp >> 10;

1398 
esc
 = 
APBAHBPscTab
[
tmp
];

1400 
RCC_Clocks
->
PCLK1_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1403 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
;

1404 
tmp
 =mp >> 13;

1405 
esc
 = 
APBAHBPscTab
[
tmp
];

1407 
RCC_Clocks
->
PCLK2_Fqucy
 = RCC_Clocks->
HCLK_Fqucy
 >> 
esc
;

1408 
	}
}

1470 
	$RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
)

1472 
ut32_t
 
tmeg
 = 0;

1475 
	`as_m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSour
));

1477 i((
RCC_RTCCLKSour
 & 0x00000300) == 0x00000300)

1479 
tmeg
 = 
RCC
->
CFGR
;

1482 
tmeg
 &~
RCC_CFGR_RTCPRE
;

1485 
tmeg
 |(
RCC_RTCCLKSour
 & 0xFFFFCFF);

1488 
RCC
->
CFGR
 = 
tmeg
;

1492 
RCC
->
BDCR
 |(
RCC_RTCCLKSour
 & 0x00000FFF);

1493 
	}
}

1502 
	$RCC_RTCCLKCmd
(
FuniڮS
 
NewS
)

1505 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1507 *(
__IO
 
ut32_t
 *
BDCR_RTCEN_BB
 = (ut32_t)
NewS
;

1508 
	}
}

1519 
	$RCC_BackupRetCmd
(
FuniڮS
 
NewS
)

1522 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1523 *(
__IO
 
ut32_t
 *
BDCR_BDRST_BB
 = (ut32_t)
NewS
;

1524 
	}
}

1526 #i
defed
(
STM32F446xx
)

1545 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SAPBx
, ut32_
RCC_I2SCLKSour
)

1548 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1549 
	`as_m
(
	`IS_RCC_I2S_APBx
(
RCC_I2SAPBx
));

1551 if(
RCC_I2SAPBx
 =
RCC_I2SBus_APB1
)

1554 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S1SRC
;

1556 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour
;

1561 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2S2SRC
;

1563 
RCC
->
DCKCFGR
 |(
RCC_I2SCLKSour
 << 2);

1565 
	}
}

1584 
	$RCC_SAICLKCfig
(
ut32_t
 
RCC_SAIIn
, ut32_
RCC_SAICLKSour
)

1587 
	`as_m
(
	`IS_RCC_SAICLK_SOURCE
(
RCC_SAICLKSour
));

1588 
	`as_m
(
	`IS_RCC_SAI_INSTANCE
(
RCC_SAIIn
));

1590 if(
RCC_SAIIn
 =
RCC_SAIIn_SAI1
)

1593 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI1SRC
;

1595 
RCC
->
DCKCFGR
 |
RCC_SAICLKSour
;

1600 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_SAI2SRC
;

1602 
RCC
->
DCKCFGR
 |(
RCC_SAICLKSour
 << 2);

1604 
	}
}

1607 #i
defed
(
STM32F410xx
)

1619 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1622 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1625 
RCC
->
DCKCFGR
 &~
RCC_DCKCFGR_I2SSRC
;

1627 
RCC
->
DCKCFGR
 |
RCC_I2SCLKSour
;

1628 
	}
}

1631 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F401xx
|| defed(
STM32F411xE
|| defed(
STM32F469_479xx
)

1642 
	$RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
)

1645 
	`as_m
(
	`IS_RCC_I2SCLK_SOURCE
(
RCC_I2SCLKSour
));

1647 *(
__IO
 
ut32_t
 *
CFGR_I2SSRC_BB
 = 
RCC_I2SCLKSour
;

1648 
	}
}

1651 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

1669 
	$RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
)

1671 
ut32_t
 
tmeg
 = 0;

1674 
	`as_m
(
	`IS_RCC_SAIACLK_SOURCE
(
RCC_SAIBlockACLKSour
));

1676 
tmeg
 = 
RCC
->
DCKCFGR
;

1679 
tmeg
 &~
RCC_DCKCFGR_SAI1ASRC
;

1682 
tmeg
 |
RCC_SAIBlockACLKSour
;

1685 
RCC
->
DCKCFGR
 = 
tmeg
;

1686 
	}
}

1705 
	$RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
)

1707 
ut32_t
 
tmeg
 = 0;

1710 
	`as_m
(
	`IS_RCC_SAIBCLK_SOURCE
(
RCC_SAIBlockBCLKSour
));

1712 
tmeg
 = 
RCC
->
DCKCFGR
;

1715 
tmeg
 &~
RCC_DCKCFGR_SAI1BSRC
;

1718 
tmeg
 |
RCC_SAIBlockBCLKSour
;

1721 
RCC
->
DCKCFGR
 = 
tmeg
;

1722 
	}
}

1738 
	$RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
)

1740 
ut32_t
 
tmeg
 = 0;

1743 
	`as_m
(
	`IS_RCC_PLLI2S_DIVQ_VALUE
(
RCC_PLLI2SDivQ
));

1745 
tmeg
 = 
RCC
->
DCKCFGR
;

1748 
tmeg
 &~(
RCC_DCKCFGR_PLLI2SDIVQ
);

1751 
tmeg
 |(
RCC_PLLI2SDivQ
 - 1);

1754 
RCC
->
DCKCFGR
 = 
tmeg
;

1755 
	}
}

1770 
	$RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
)

1772 
ut32_t
 
tmeg
 = 0;

1775 
	`as_m
(
	`IS_RCC_PLLSAI_DIVQ_VALUE
(
RCC_PLLSAIDivQ
));

1777 
tmeg
 = 
RCC
->
DCKCFGR
;

1780 
tmeg
 &~(
RCC_DCKCFGR_PLLSAIDIVQ
);

1783 
tmeg
 |((
RCC_PLLSAIDivQ
 - 1) << 8);

1786 
RCC
->
DCKCFGR
 = 
tmeg
;

1787 
	}
}

1806 
	$RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
)

1808 
ut32_t
 
tmeg
 = 0;

1811 
	`as_m
(
	`IS_RCC_PLLSAI_DIVR_VALUE
(
RCC_PLLSAIDivR
));

1813 
tmeg
 = 
RCC
->
DCKCFGR
;

1816 
tmeg
 &~
RCC_DCKCFGR_PLLSAIDIVR
;

1819 
tmeg
 |
RCC_PLLSAIDivR
;

1822 
RCC
->
DCKCFGR
 = 
tmeg
;

1823 
	}
}

1843 
	$RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
)

1846 
	`as_m
(
	`IS_RCC_TIMCLK_PRESCALER
(
RCC_TIMCLKPsr
));

1848 *(
__IO
 
ut32_t
 *
DCKCFGR_TIMPRE_BB
 = 
RCC_TIMCLKPsr
;

1849 
	}
}

1885 
	$RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

1888 
	`as_m
(
	`IS_RCC_AHB1_CLOCK_PERIPH
(
RCC_AHB1Ph
));

1890 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1891 i(
NewS
 !
DISABLE
)

1893 
RCC
->
AHB1ENR
 |
RCC_AHB1Ph
;

1897 
RCC
->
AHB1ENR
 &~
RCC_AHB1Ph
;

1899 
	}
}

1917 
	$RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

1920 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

1921 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1923 i(
NewS
 !
DISABLE
)

1925 
RCC
->
AHB2ENR
 |
RCC_AHB2Ph
;

1929 
RCC
->
AHB2ENR
 &~
RCC_AHB2Ph
;

1931 
	}
}

1933 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

1947 
	$RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

1950 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

1951 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1953 i(
NewS
 !
DISABLE
)

1955 
RCC
->
AHB3ENR
 |
RCC_AHB3Ph
;

1959 
RCC
->
AHB3ENR
 &~
RCC_AHB3Ph
;

1961 
	}
}

2004 
	$RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2007 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2008 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2010 i(
NewS
 !
DISABLE
)

2012 
RCC
->
APB1ENR
 |
RCC_APB1Ph
;

2016 
RCC
->
APB1ENR
 &~
RCC_APB1Ph
;

2018 
	}
}

2051 
	$RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2054 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2055 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2057 i(
NewS
 !
DISABLE
)

2059 
RCC
->
APB2ENR
 |
RCC_APB2Ph
;

2063 
RCC
->
APB2ENR
 &~
RCC_APB2Ph
;

2065 
	}
}

2094 
	$RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

2097 
	`as_m
(
	`IS_RCC_AHB1_RESET_PERIPH
(
RCC_AHB1Ph
));

2098 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2100 i(
NewS
 !
DISABLE
)

2102 
RCC
->
AHB1RSTR
 |
RCC_AHB1Ph
;

2106 
RCC
->
AHB1RSTR
 &~
RCC_AHB1Ph
;

2108 
	}
}

2123 
	$RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

2126 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

2127 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2129 i(
NewS
 !
DISABLE
)

2131 
RCC
->
AHB2RSTR
 |
RCC_AHB2Ph
;

2135 
RCC
->
AHB2RSTR
 &~
RCC_AHB2Ph
;

2137 
	}
}

2139 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2150 
	$RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

2153 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

2154 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2156 i(
NewS
 !
DISABLE
)

2158 
RCC
->
AHB3RSTR
 |
RCC_AHB3Ph
;

2162 
RCC
->
AHB3RSTR
 &~
RCC_AHB3Ph
;

2164 
	}
}

2204 
	$RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2207 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2208 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2209 i(
NewS
 !
DISABLE
)

2211 
RCC
->
APB1RSTR
 |
RCC_APB1Ph
;

2215 
RCC
->
APB1RSTR
 &~
RCC_APB1Ph
;

2217 
	}
}

2247 
	$RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2250 
	`as_m
(
	`IS_RCC_APB2_RESET_PERIPH
(
RCC_APB2Ph
));

2251 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2252 i(
NewS
 !
DISABLE
)

2254 
RCC
->
APB2RSTR
 |
RCC_APB2Ph
;

2258 
RCC
->
APB2RSTR
 &~
RCC_APB2Ph
;

2260 
	}
}

2296 
	$RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
)

2299 
	`as_m
(
	`IS_RCC_AHB1_LPMODE_PERIPH
(
RCC_AHB1Ph
));

2300 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2301 i(
NewS
 !
DISABLE
)

2303 
RCC
->
AHB1LPENR
 |
RCC_AHB1Ph
;

2307 
RCC
->
AHB1LPENR
 &~
RCC_AHB1Ph
;

2309 
	}
}

2328 
	$RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
)

2331 
	`as_m
(
	`IS_RCC_AHB2_PERIPH
(
RCC_AHB2Ph
));

2332 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2333 i(
NewS
 !
DISABLE
)

2335 
RCC
->
AHB2LPENR
 |
RCC_AHB2Ph
;

2339 
RCC
->
AHB2LPENR
 &~
RCC_AHB2Ph
;

2341 
	}
}

2343 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F446xx
|| defed(
STM32F469_479xx
)

2358 
	$RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
)

2361 
	`as_m
(
	`IS_RCC_AHB3_PERIPH
(
RCC_AHB3Ph
));

2362 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2363 i(
NewS
 !
DISABLE
)

2365 
RCC
->
AHB3LPENR
 |
RCC_AHB3Ph
;

2369 
RCC
->
AHB3LPENR
 &~
RCC_AHB3Ph
;

2371 
	}
}

2415 
	$RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
)

2418 
	`as_m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1Ph
));

2419 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2420 i(
NewS
 !
DISABLE
)

2422 
RCC
->
APB1LPENR
 |
RCC_APB1Ph
;

2426 
RCC
->
APB1LPENR
 &~
RCC_APB1Ph
;

2428 
	}
}

2462 
	$RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
)

2465 
	`as_m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2Ph
));

2466 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2467 i(
NewS
 !
DISABLE
)

2469 
RCC
->
APB2LPENR
 |
RCC_APB2Ph
;

2473 
RCC
->
APB2LPENR
 &~
RCC_APB2Ph
;

2475 
	}
}

2486 
	$RCC_LSEModeCfig
(
ut8_t
 
RCC_Mode
)

2489 
	`as_m
(
	`IS_RCC_LSE_MODE
(
RCC_Mode
));

2491 if(
RCC_Mode
 =
RCC_LSE_HIGHDRIVE_MODE
)

2493 
	`SET_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2497 
	`CLEAR_BIT
(
RCC
->
BDCR
, 
RCC_BDCR_LSEMOD
);

2499 
	}
}

2501 #i
defed
(
STM32F410xx
)

2513 
	$RCC_LPTIM1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
)

2516 
	`as_m
(
	`IS_RCC_LPTIM1_CLOCKSOURCE
(
RCC_ClockSour
));

2519 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_LPTIM1SEL
;

2521 
RCC
->
DCKCFGR2
 |
RCC_ClockSour
;

2522 
	}
}

2525 #i
defed
(
STM32F469_479xx
)

2535 
	$RCC_DSIClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2538 
	`as_m
(
	`IS_RCC_DSI_CLOCKSOURCE
(
RCC_ClockSour
));

2540 if(
RCC_ClockSour
 =
RCC_DSICLKSour_PLLR
)

2542 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2546 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_DSISEL
);

2548 
	}
}

2551 #i
defed
(
STM32F446xx
|| defed(
STM32F469_479xx
)

2561 
	$RCC_48MHzClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2564 
	`as_m
(
	`IS_RCC_48MHZ_CLOCKSOURCE
(
RCC_ClockSour
));

2565 #i
	`defed
(
STM32F469_479xx
)

2566 if(
RCC_ClockSour
 =
RCC_48MHZCLKSour_PLLSAI
)

2568 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2572 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_CK48MSEL
);

2574 #i
	`defed
(
STM32F446xx
)

2575 if(
RCC_ClockSour
 =
RCC_48MHZCLKSour_PLLSAI
)

2577 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2581 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CK48MSEL
);

2585 
	}
}

2596 
	$RCC_SDIOClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2599 
	`as_m
(
	`IS_RCC_SDIO_CLOCKSOURCE
(
RCC_ClockSour
));

2600 #i
	`defed
(
STM32F469_479xx
)

2601 if(
RCC_ClockSour
 =
RCC_SDIOCLKSour_SYSCLK
)

2603 
	`SET_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2607 
	`CLEAR_BIT
(
RCC
->
DCKCFGR
, 
RCC_DCKCFGR_SDIOSEL
);

2609 #i
	`defed
(
STM32F446xx
)

2610 if(
RCC_ClockSour
 =
RCC_SDIOCLKSour_SYSCLK
)

2612 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2616 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SDIOSEL
);

2620 
	}
}

2623 #i
defed
(
STM32F446xx
)

2640 
	$RCC_AHB1ClockGgCmd
(
ut32_t
 
RCC_AHB1ClockGg
, 
FuniڮS
 
NewS
)

2643 
	`as_m
(
	`IS_RCC_AHB1_CLOCKGATING
(
RCC_AHB1ClockGg
));

2645 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2646 i(
NewS
 !
DISABLE
)

2648 
RCC
->
CKGATENR
 &~
RCC_AHB1ClockGg
;

2652 
RCC
->
CKGATENR
 |
RCC_AHB1ClockGg
;

2654 
	}
}

2665 
	$RCC_SPDIFRXClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2668 
	`as_m
(
	`IS_RCC_SPDIFRX_CLOCKSOURCE
(
RCC_ClockSour
));

2670 if(
RCC_ClockSour
 =
RCC_SPDIFRXCLKSour_PLLI2SP
)

2672 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2676 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_SPDIFRXSEL
);

2678 
	}
}

2689 
	$RCC_CECClockSourCfig
(
ut8_t
 
RCC_ClockSour
)

2692 
	`as_m
(
	`IS_RCC_CEC_CLOCKSOURCE
(
RCC_ClockSour
));

2694 if(
RCC_ClockSour
 =
RCC_CECCLKSour_LSE
)

2696 
	`SET_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2700 
	`CLEAR_BIT
(
RCC
->
DCKCFGR2
, 
RCC_DCKCFGR2_CECSEL
);

2702 
	}
}

2705 #i
defed
(
STM32F410xx
|| defed(
STM32F446xx
)

2716 
	$RCC_FMPI2C1ClockSourCfig
(
ut32_t
 
RCC_ClockSour
)

2719 
	`as_m
(
	`IS_RCC_FMPI2C1_CLOCKSOURCE
(
RCC_ClockSour
));

2722 
RCC
->
DCKCFGR2
 &~
RCC_DCKCFGR2_FMPI2C1SEL
;

2724 
RCC
->
DCKCFGR2
 |
RCC_ClockSour
;

2725 
	}
}

2731 #i
defed
(
STM32F410xx
)

2738 
	$RCC_MCO1Cmd
(
FuniڮS
 
NewS
)

2741 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2743 *(
__IO
 
ut32_t
 *
RCC_CFGR_MCO1EN_BB
 = (ut32_t)
NewS
;

2744 
	}
}

2752 
	$RCC_MCO2Cmd
(
FuniڮS
 
NewS
)

2755 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2757 *(
__IO
 
ut32_t
 *
RCC_CFGR_MCO2EN_BB
 = (ut32_t)
NewS
;

2758 
	}
}

2788 
	$RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
)

2791 
	`as_m
(
	`IS_RCC_IT
(
RCC_IT
));

2792 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2793 i(
NewS
 !
DISABLE
)

2796 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 |
RCC_IT
;

2801 *(
__IO
 
ut8_t
 *
CIR_BYTE2_ADDRESS
 &(ut8_t)~
RCC_IT
;

2803 
	}
}

2825 
FgStus
 
	$RCC_GFgStus
(
ut8_t
 
RCC_FLAG
)

2827 
ut32_t
 
tmp
 = 0;

2828 
ut32_t
 
ueg
 = 0;

2829 
FgStus
 
bus
 = 
RESET
;

2832 
	`as_m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

2835 
tmp
 = 
RCC_FLAG
 >> 5;

2836 i(
tmp
 == 1)

2838 
ueg
 = 
RCC
->
CR
;

2840 i(
tmp
 == 2)

2842 
ueg
 = 
RCC
->
BDCR
;

2846 
ueg
 = 
RCC
->
CSR
;

2850 
tmp
 = 
RCC_FLAG
 & 
FLAG_MASK
;

2851 i((
ueg
 & ((
ut32_t
)1 << 
tmp
)!(ut32_t)
RESET
)

2853 
bus
 = 
SET
;

2857 
bus
 = 
RESET
;

2860  
bus
;

2861 
	}
}

2870 
	$RCC_CˬFg
()

2873 
RCC
->
CSR
 |
RCC_CSR_RMVF
;

2874 
	}
}

2890 
ITStus
 
	$RCC_GITStus
(
ut8_t
 
RCC_IT
)

2892 
ITStus
 
bus
 = 
RESET
;

2895 
	`as_m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

2898 i((
RCC
->
CIR
 & 
RCC_IT
!(
ut32_t
)
RESET
)

2900 
bus
 = 
SET
;

2904 
bus
 = 
RESET
;

2907  
bus
;

2908 
	}
}

2924 
	$RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
)

2927 
	`as_m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

2931 *(
__IO
 
ut8_t
 *
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

2932 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_rng.c

56 
	~"m32f4xx_g.h
"

57 
	~"m32f4xx_rcc.h
"

67 #i
defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F410xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

99 
	$RNG_DeIn
()

101 #i
	`defed
(
STM32F40_41xxx
|| defed(
STM32F427_437xx
|| defed(
STM32F429_439xx
|| defed(
STM32F469_479xx
)

103 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
ENABLE
);

106 
	`RCC_AHB2PhRetCmd
(
RCC_AHB2Ph_RNG
, 
DISABLE
);

108 #i
	`defed
(
STM32F410xx
)

110 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_RNG
, 
ENABLE
);

113 
	`RCC_AHB1PhRetCmd
(
RCC_AHB1Ph_RNG
, 
DISABLE
);

115 
	}
}

123 
	$RNG_Cmd
(
FuniڮS
 
NewS
)

126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

128 i(
NewS
 !
DISABLE
)

131 
RNG
->
CR
 |
RNG_CR_RNGEN
;

136 
RNG
->
CR
 &~
RNG_CR_RNGEN
;

138 
	}
}

185 
ut32_t
 
	$RNG_GRdomNumb
()

188  
RNG
->
DR
;

189 
	}
}

276 
	$RNG_ITCfig
(
FuniڮS
 
NewS
)

279 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

281 i(
NewS
 !
DISABLE
)

284 
RNG
->
CR
 |
RNG_CR_IE
;

289 
RNG
->
CR
 &~
RNG_CR_IE
;

291 
	}
}

302 
FgStus
 
	$RNG_GFgStus
(
ut8_t
 
RNG_FLAG
)

304 
FgStus
 
bus
 = 
RESET
;

306 
	`as_m
(
	`IS_RNG_GET_FLAG
(
RNG_FLAG
));

309 i((
RNG
->
SR
 & 
RNG_FLAG
!(
ut8_t
)
RESET
)

312 
bus
 = 
SET
;

317 
bus
 = 
RESET
;

320  
bus
;

321 
	}
}

335 
	$RNG_CˬFg
(
ut8_t
 
RNG_FLAG
)

338 
	`as_m
(
	`IS_RNG_CLEAR_FLAG
(
RNG_FLAG
));

340 
RNG
->
SR
 = ~(
ut32_t
)(((ut32_t)
RNG_FLAG
) << 4);

341 
	}
}

351 
ITStus
 
	$RNG_GITStus
(
ut8_t
 
RNG_IT
)

353 
ITStus
 
bus
 = 
RESET
;

355 
	`as_m
(
	`IS_RNG_GET_IT
(
RNG_IT
));

358 i((
RNG
->
SR
 & 
RNG_IT
!(
ut8_t
)
RESET
)

361 
bus
 = 
SET
;

366 
bus
 = 
RESET
;

369  
bus
;

370 
	}
}

381 
	$RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
)

384 
	`as_m
(
	`IS_RNG_IT
(
RNG_IT
));

387 
RNG
->
SR
 = (
ut8_t
)~
RNG_IT
;

388 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_rtc.c

285 
	~"m32f4xx_c.h
"

300 
	#RTC_TR_RESERVED_MASK
 ((
ut32_t
)0x007F7F7F)

	)

301 
	#RTC_DR_RESERVED_MASK
 ((
ut32_t
)0x00FFFF3F)

	)

302 
	#RTC_INIT_MASK
 ((
ut32_t
)0xFFFFFFFF)

	)

303 
	#RTC_RSF_MASK
 ((
ut32_t
)0xFFFFFF5F)

	)

304 
	#RTC_FLAGS_MASK
 ((
ut32_t
)(
RTC_FLAG_TSOVF
 | 
RTC_FLAG_TSF
 | 
RTC_FLAG_WUTF
 | \

305 
RTC_FLAG_ALRBF
 | 
RTC_FLAG_ALRAF
 | 
RTC_FLAG_INITF
 | \

306 
RTC_FLAG_RSF
 | 
RTC_FLAG_INITS
 | 
RTC_FLAG_WUTWF
 | \

307 
RTC_FLAG_ALRBWF
 | 
RTC_FLAG_ALRAWF
 | 
RTC_FLAG_TAMP1F
 | \

308 
RTC_FLAG_RECALPF
 | 
RTC_FLAG_SHPF
))

	)

310 
	#INITMODE_TIMEOUT
 ((
ut32_t
0x00010000)

	)

311 
	#SYNCHRO_TIMEOUT
 ((
ut32_t
0x00020000)

	)

312 
	#RECALPF_TIMEOUT
 ((
ut32_t
0x00020000)

	)

313 
	#SHPF_TIMEOUT
 ((
ut32_t
0x00001000)

	)

318 
ut8_t
 
RTC_ByToBcd2
(ut8_
Vue
);

319 
ut8_t
 
RTC_Bcd2ToBy
(ut8_
Vue
);

375 
EStus
 
	$RTC_DeIn
()

377 
__IO
 
ut32_t
 
wutcou
 = 0x00;

378 
ut32_t
 
wutwfus
 = 0x00;

379 
EStus
 
us
 = 
ERROR
;

382 
RTC
->
WPR
 = 0xCA;

383 
RTC
->
WPR
 = 0x53;

386 i(
	`RTC_EInMode
(=
ERROR
)

388 
us
 = 
ERROR
;

393 
RTC
->
TR
 = (
ut32_t
)0x00000000;

394 
RTC
->
DR
 = (
ut32_t
)0x00002101;

396 
RTC
->
CR
 &(
ut32_t
)0x00000007;

401 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

402 
wutcou
++;

403 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

405 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

407 
us
 = 
ERROR
;

412 
RTC
->
CR
 &(
ut32_t
)0x00000000;

413 
RTC
->
WUTR
 = (
ut32_t
)0x0000FFFF;

414 
RTC
->
PRER
 = (
ut32_t
)0x007F00FF;

415 
RTC
->
CALIBR
 = (
ut32_t
)0x00000000;

416 
RTC
->
ALRMAR
 = (
ut32_t
)0x00000000;

417 
RTC
->
ALRMBR
 = (
ut32_t
)0x00000000;

418 
RTC
->
SHIFTR
 = (
ut32_t
)0x00000000;

419 
RTC
->
CALR
 = (
ut32_t
)0x00000000;

420 
RTC
->
ALRMASSR
 = (
ut32_t
)0x00000000;

421 
RTC
->
ALRMBSSR
 = (
ut32_t
)0x00000000;

424 
RTC
->
ISR
 = (
ut32_t
)0x00000000;

427 
RTC
->
TAFCR
 = 0x00000000;

429 if(
	`RTC_WaFSynchro
(=
ERROR
)

431 
us
 = 
ERROR
;

435 
us
 = 
SUCCESS
;

441 
RTC
->
WPR
 = 0xFF;

443  
us
;

444 
	}
}

457 
EStus
 
	$RTC_In
(
RTC_InTyDef
* 
RTC_InSu
)

459 
EStus
 
us
 = 
ERROR
;

462 
	`as_m
(
	`IS_RTC_HOUR_FORMAT
(
RTC_InSu
->
RTC_HourFm
));

463 
	`as_m
(
	`IS_RTC_ASYNCH_PREDIV
(
RTC_InSu
->
RTC_AsynchPdiv
));

464 
	`as_m
(
	`IS_RTC_SYNCH_PREDIV
(
RTC_InSu
->
RTC_SynchPdiv
));

467 
RTC
->
WPR
 = 0xCA;

468 
RTC
->
WPR
 = 0x53;

471 i(
	`RTC_EInMode
(=
ERROR
)

473 
us
 = 
ERROR
;

478 
RTC
->
CR
 &((
ut32_t
)~(
RTC_CR_FMT
));

480 
RTC
->
CR
 |((
ut32_t
)(
RTC_InSu
->
RTC_HourFm
));

483 
RTC
->
PRER
 = (
ut32_t
)(
RTC_InSu
->
RTC_SynchPdiv
);

484 
RTC
->
PRER
 |(
ut32_t
)(
RTC_InSu
->
RTC_AsynchPdiv
 << 16);

487 
	`RTC_ExInMode
();

489 
us
 = 
SUCCESS
;

492 
RTC
->
WPR
 = 0xFF;

494  
us
;

495 
	}
}

503 
	$RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
)

506 
RTC_InSu
->
RTC_HourFm
 = 
RTC_HourFm_24
;

509 
RTC_InSu
->
RTC_AsynchPdiv
 = (
ut32_t
)0x7F;

512 
RTC_InSu
->
RTC_SynchPdiv
 = (
ut32_t
)0xFF;

513 
	}
}

525 
	$RTC_WrePreiCmd
(
FuniڮS
 
NewS
)

528 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

530 i(
NewS
 !
DISABLE
)

533 
RTC
->
WPR
 = 0xFF;

538 
RTC
->
WPR
 = 0xCA;

539 
RTC
->
WPR
 = 0x53;

541 
	}
}

552 
EStus
 
	$RTC_EInMode
()

554 
__IO
 
ut32_t
 
cou
 = 0x00;

555 
EStus
 
us
 = 
ERROR
;

556 
ut32_t
 
us
 = 0x00;

559 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
=(
ut32_t
)
RESET
)

562 
RTC
->
ISR
 = (
ut32_t
)
RTC_INIT_MASK
;

567 
us
 = 
RTC
->
ISR
 & 
RTC_ISR_INITF
;

568 
cou
++;

569 } (
cou
 !
INITMODE_TIMEOUT
&& (
us
 == 0x00));

571 i((
RTC
->
ISR
 & 
RTC_ISR_INITF
!
RESET
)

573 
us
 = 
SUCCESS
;

577 
us
 = 
ERROR
;

582 
us
 = 
SUCCESS
;

585  (
us
);

586 
	}
}

597 
	$RTC_ExInMode
()

600 
RTC
->
ISR
 &(
ut32_t
)~
RTC_ISR_INIT
;

601 
	}
}

619 
EStus
 
	$RTC_WaFSynchro
()

621 
__IO
 
ut32_t
 
synchrocou
 = 0;

622 
EStus
 
us
 = 
ERROR
;

623 
ut32_t
 
synchrous
 = 0x00;

626 
RTC
->
WPR
 = 0xCA;

627 
RTC
->
WPR
 = 0x53;

630 
RTC
->
ISR
 &(
ut32_t
)
RTC_RSF_MASK
;

635 
synchrous
 = 
RTC
->
ISR
 & 
RTC_ISR_RSF
;

636 
synchrocou
++;

637 } (
synchrocou
 !
SYNCHRO_TIMEOUT
&& (
synchrous
 == 0x00));

639 i((
RTC
->
ISR
 & 
RTC_ISR_RSF
!
RESET
)

641 
us
 = 
SUCCESS
;

645 
us
 = 
ERROR
;

649 
RTC
->
WPR
 = 0xFF;

651  (
us
);

652 
	}
}

662 
EStus
 
	$RTC_RefClockCmd
(
FuniڮS
 
NewS
)

664 
EStus
 
us
 = 
ERROR
;

667 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

670 
RTC
->
WPR
 = 0xCA;

671 
RTC
->
WPR
 = 0x53;

674 i(
	`RTC_EInMode
(=
ERROR
)

676 
us
 = 
ERROR
;

680 i(
NewS
 !
DISABLE
)

683 
RTC
->
CR
 |
RTC_CR_REFCKON
;

688 
RTC
->
CR
 &~
RTC_CR_REFCKON
;

691 
	`RTC_ExInMode
();

693 
us
 = 
SUCCESS
;

697 
RTC
->
WPR
 = 0xFF;

699  
us
;

700 
	}
}

710 
	$RTC_ByssShadowCmd
(
FuniڮS
 
NewS
)

713 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

716 
RTC
->
WPR
 = 0xCA;

717 
RTC
->
WPR
 = 0x53;

719 i(
NewS
 !
DISABLE
)

722 
RTC
->
CR
 |(
ut8_t
)
RTC_CR_BYPSHAD
;

727 
RTC
->
CR
 &(
ut8_t
)~
RTC_CR_BYPSHAD
;

731 
RTC
->
WPR
 = 0xFF;

732 
	}
}

765 
EStus
 
	$RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

767 
ut32_t
 
tmeg
 = 0;

768 
EStus
 
us
 = 
ERROR
;

771 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

773 i(
RTC_Fm
 =
RTC_Fm_BIN
)

775 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

777 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_TimeSu
->
RTC_Hours
));

778 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

782 
RTC_TimeSu
->
RTC_H12
 = 0x00;

783 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_TimeSu
->
RTC_Hours
));

785 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_TimeSu
->
RTC_Mus
));

786 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_TimeSu
->
RTC_Secds
));

790 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

792 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
);

793 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

794 
	`as_m
(
	`IS_RTC_H12
(
RTC_TimeSu
->
RTC_H12
));

798 
RTC_TimeSu
->
RTC_H12
 = 0x00;

799 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Hours
)));

801 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Mus
)));

802 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_TimeSu
->
RTC_Secds
)));

806 i(
RTC_Fm
 !
RTC_Fm_BIN
)

808 
tmeg
 = (((
ut32_t
)(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

809 ((
ut32_t
)(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

810 ((
ut32_t
)
RTC_TimeSu
->
RTC_Secds
) | \

811 ((
ut32_t
)(
RTC_TimeSu
->
RTC_H12
) << 16));

815 
tmeg
 = (
ut32_t
)(((ut32_t)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Hours
) << 16) | \

816 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Mus
) << 8) | \

817 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_TimeSu
->
RTC_Secds
)) | \

818 (((
ut32_t
)
RTC_TimeSu
->
RTC_H12
) << 16));

822 
RTC
->
WPR
 = 0xCA;

823 
RTC
->
WPR
 = 0x53;

826 i(
	`RTC_EInMode
(=
ERROR
)

828 
us
 = 
ERROR
;

833 
RTC
->
TR
 = (
ut32_t
)(
tmeg
 & 
RTC_TR_RESERVED_MASK
);

836 
	`RTC_ExInMode
();

839 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

841 if(
	`RTC_WaFSynchro
(=
ERROR
)

843 
us
 = 
ERROR
;

847 
us
 = 
SUCCESS
;

852 
us
 = 
SUCCESS
;

856 
RTC
->
WPR
 = 0xFF;

858  
us
;

859 
	}
}

868 
	$RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
)

871 
RTC_TimeSu
->
RTC_H12
 = 
RTC_H12_AM
;

872 
RTC_TimeSu
->
RTC_Hours
 = 0;

873 
RTC_TimeSu
->
RTC_Mus
 = 0;

874 
RTC_TimeSu
->
RTC_Secds
 = 0;

875 
	}
}

887 
	$RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
)

889 
ut32_t
 
tmeg
 = 0;

892 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

895 
tmeg
 = (
ut32_t
)(
RTC
->
TR
 & 
RTC_TR_RESERVED_MASK
);

898 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

899 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >>8);

900 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmeg
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

901 
RTC_TimeSu
->
RTC_H12
 = (
ut8_t
)((
tmeg
 & (
RTC_TR_PM
)) >> 16);

904 i(
RTC_Fm
 =
RTC_Fm_BIN
)

907 
RTC_TimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Hours);

908 
RTC_TimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Minutes);

909 
RTC_TimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_TimeStruct->RTC_Seconds);

911 
	}
}

920 
ut32_t
 
	$RTC_GSubSecd
()

922 
ut32_t
 
tmeg
 = 0;

925 
tmeg
 = (
ut32_t
)(
RTC
->
SSR
);

928 ((
RTC
->
DR
);

930  (
tmeg
);

931 
	}
}

945 
EStus
 
	$RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

947 
ut32_t
 
tmeg
 = 0;

948 
EStus
 
us
 = 
ERROR
;

951 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

953 i((
RTC_Fm
 =
RTC_Fm_BIN
&& ((
RTC_DeSu
->
RTC_Mth
 & 0x10) == 0x10))

955 
RTC_DeSu
->
RTC_Mth
 = (RTC_DeSu->RTC_Mth & (
ut32_t
)~(0x10)) + 0x0A;

957 i(
RTC_Fm
 =
RTC_Fm_BIN
)

959 
	`as_m
(
	`IS_RTC_YEAR
(
RTC_DeSu
->
RTC_Yr
));

960 
	`as_m
(
	`IS_RTC_MONTH
(
RTC_DeSu
->
RTC_Mth
));

961 
	`as_m
(
	`IS_RTC_DATE
(
RTC_DeSu
->
RTC_De
));

965 
	`as_m
(
	`IS_RTC_YEAR
(
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Yr
)));

966 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_Mth
);

967 
	`as_m
(
	`IS_RTC_MONTH
(
tmeg
));

968 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_DeSu
->
RTC_De
);

969 
	`as_m
(
	`IS_RTC_DATE
(
tmeg
));

971 
	`as_m
(
	`IS_RTC_WEEKDAY
(
RTC_DeSu
->
RTC_WkDay
));

974 i(
RTC_Fm
 !
RTC_Fm_BIN
)

976 
tmeg
 = ((((
ut32_t
)
RTC_DeSu
->
RTC_Yr
) << 16) | \

977 (((
ut32_t
)
RTC_DeSu
->
RTC_Mth
) << 8) | \

978 ((
ut32_t
)
RTC_DeSu
->
RTC_De
) | \

979 (((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
) << 13));

983 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Yr
) << 16) | \

984 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_Mth
) << 8) | \

985 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_DeSu
->
RTC_De
)) | \

986 ((
ut32_t
)
RTC_DeSu
->
RTC_WkDay
 << 13));

990 
RTC
->
WPR
 = 0xCA;

991 
RTC
->
WPR
 = 0x53;

994 i(
	`RTC_EInMode
(=
ERROR
)

996 
us
 = 
ERROR
;

1001 
RTC
->
DR
 = (
ut32_t
)(
tmeg
 & 
RTC_DR_RESERVED_MASK
);

1004 
	`RTC_ExInMode
();

1007 i((
RTC
->
CR
 & 
RTC_CR_BYPSHAD
=
RESET
)

1009 if(
	`RTC_WaFSynchro
(=
ERROR
)

1011 
us
 = 
ERROR
;

1015 
us
 = 
SUCCESS
;

1020 
us
 = 
SUCCESS
;

1024 
RTC
->
WPR
 = 0xFF;

1026  
us
;

1027 
	}
}

1036 
	$RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
)

1039 
RTC_DeSu
->
RTC_WkDay
 = 
RTC_Wkday_Mday
;

1040 
RTC_DeSu
->
RTC_De
 = 1;

1041 
RTC_DeSu
->
RTC_Mth
 = 
RTC_Mth_Juy
;

1042 
RTC_DeSu
->
RTC_Yr
 = 0;

1043 
	}
}

1055 
	$RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
)

1057 
ut32_t
 
tmeg
 = 0;

1060 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1063 
tmeg
 = (
ut32_t
)(
RTC
->
DR
 & 
RTC_DR_RESERVED_MASK
);

1066 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_YT
 | 
RTC_DR_YU
)) >> 16);

1067 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

1068 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)(
tmeg
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

1069 
RTC_DeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmeg
 & (
RTC_DR_WDU
)) >> 13);

1072 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1075 
RTC_DeSu
->
RTC_Yr
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Year);

1076 
RTC_DeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Month);

1077 
RTC_DeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_DateStruct->RTC_Date);

1079 
	}
}

1115 
	$RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1117 
ut32_t
 
tmeg
 = 0;

1120 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1121 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1122 
	`as_m
(
	`IS_ALARM_MASK
(
RTC_ArmSu
->
RTC_ArmMask
));

1123 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
RTC_ArmSu
->
RTC_ArmDeWkDayS
));

1125 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1127 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1129 
	`as_m
(
	`IS_RTC_HOUR12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1130 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1134 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1135 
	`as_m
(
	`IS_RTC_HOUR24
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
));

1137 
	`as_m
(
	`IS_RTC_MINUTES
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
));

1138 
	`as_m
(
	`IS_RTC_SECONDS
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
));

1140 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1142 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1146 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
RTC_ArmSu
->
RTC_ArmDeWkDay
));

1151 i((
RTC
->
CR
 & 
RTC_CR_FMT
!(
ut32_t
)
RESET
)

1153 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
);

1154 
	`as_m
(
	`IS_RTC_HOUR12
(
tmeg
));

1155 
	`as_m
(
	`IS_RTC_H12
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
));

1159 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 0x00;

1160 
	`as_m
(
	`IS_RTC_HOUR24
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
)));

1163 
	`as_m
(
	`IS_RTC_MINUTES
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
)));

1164 
	`as_m
(
	`IS_RTC_SECONDS
(
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)));

1166 if(
RTC_ArmSu
->
RTC_ArmDeWkDayS
 =
RTC_ArmDeWkDayS_De
)

1168 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1169 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
tmeg
));

1173 
tmeg
 = 
	`RTC_Bcd2ToBy
(
RTC_ArmSu
->
RTC_ArmDeWkDay
);

1174 
	`as_m
(
	`IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
tmeg
));

1179 i(
RTC_Fm
 !
RTC_Fm_BIN
)

1181 
tmeg
 = (((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1182 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1183 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
) | \

1184 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1185 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1186 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1187 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1191 
tmeg
 = (((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
) << 16) | \

1192 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
) << 8) | \

1193 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
)) | \

1194 ((
ut32_t
)(
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
) << 16) | \

1195 ((
ut32_t
)
	`RTC_ByToBcd2
(
RTC_ArmSu
->
RTC_ArmDeWkDay
) << 24) | \

1196 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmDeWkDayS
) | \

1197 ((
ut32_t
)
RTC_ArmSu
->
RTC_ArmMask
));

1201 
RTC
->
WPR
 = 0xCA;

1202 
RTC
->
WPR
 = 0x53;

1205 i(
RTC_Arm
 =
RTC_Arm_A
)

1207 
RTC
->
ALRMAR
 = (
ut32_t
)
tmeg
;

1211 
RTC
->
ALRMBR
 = (
ut32_t
)
tmeg
;

1215 
RTC
->
WPR
 = 0xFF;

1216 
	}
}

1226 
	$RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
)

1229 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = 
RTC_H12_AM
;

1230 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 0;

1231 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 0;

1232 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 0;

1235 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = 
RTC_ArmDeWkDayS_De
;

1236 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 1;

1239 
RTC_ArmSu
->
RTC_ArmMask
 = 
RTC_ArmMask_Ne
;

1240 
	}
}

1256 
	$RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
)

1258 
ut32_t
 
tmeg
 = 0;

1261 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

1262 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1265 i(
RTC_Arm
 =
RTC_Arm_A
)

1267 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMAR
);

1271 
tmeg
 = (
ut32_t
)(
RTC
->
ALRMBR
);

1275 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_HT
 | \

1276 
RTC_ALRMAR_HU
)) >> 16);

1277 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_MNT
 | \

1278 
RTC_ALRMAR_MNU
)) >> 8);

1279 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = (
ut32_t
)(
tmeg
 & (
RTC_ALRMAR_ST
 | \

1280 
RTC_ALRMAR_SU
));

1281 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_H12
 = (
ut32_t
)((
tmeg
 & 
RTC_ALRMAR_PM
) >> 16);

1282 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = (
ut32_t
)((
tmeg
 & (
RTC_ALRMAR_DT
 | 
RTC_ALRMAR_DU
)) >> 24);

1283 
RTC_ArmSu
->
RTC_ArmDeWkDayS
 = (
ut32_t
)(
tmeg
 & 
RTC_ALRMAR_WDSEL
);

1284 
RTC_ArmSu
->
RTC_ArmMask
 = (
ut32_t
)(
tmeg
 & 
RTC_ArmMask_A
);

1286 i(
RTC_Fm
 =
RTC_Fm_BIN
)

1288 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Hours
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1289 
RTC_ArmTime
.
RTC_Hours
);

1290 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Mus
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1291 
RTC_ArmTime
.
RTC_Mus
);

1292 
RTC_ArmSu
->
RTC_ArmTime
.
RTC_Secds
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct-> \

1293 
RTC_ArmTime
.
RTC_Secds
);

1294 
RTC_ArmSu
->
RTC_ArmDeWkDay
 = 
	`RTC_Bcd2ToBy
(RTC_AlarmStruct->RTC_AlarmDateWeekDay);

1296 
	}
}

1310 
EStus
 
	$RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
)

1312 
__IO
 
ut32_t
 
mcou
 = 0x00;

1313 
ut32_t
 
mus
 = 0x00;

1314 
EStus
 
us
 = 
ERROR
;

1317 
	`as_m
(
	`IS_RTC_CMD_ALARM
(
RTC_Arm
));

1318 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1321 
RTC
->
WPR
 = 0xCA;

1322 
RTC
->
WPR
 = 0x53;

1325 i(
NewS
 !
DISABLE
)

1327 
RTC
->
CR
 |(
ut32_t
)
RTC_Arm
;

1329 
us
 = 
SUCCESS
;

1334 
RTC
->
CR
 &(
ut32_t
)~
RTC_Arm
;

1339 
mus
 = 
RTC
->
ISR
 & (
RTC_Arm
 >> 8);

1340 
mcou
++;

1341 } (
mcou
 !
INITMODE_TIMEOUT
&& (
mus
 == 0x00));

1343 i((
RTC
->
ISR
 & (
RTC_Arm
 >> 8)=
RESET
)

1345 
us
 = 
ERROR
;

1349 
us
 = 
SUCCESS
;

1354 
RTC
->
WPR
 = 0xFF;

1356  
us
;

1357 
	}
}

1404 
	$RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
)

1406 
ut32_t
 
tmeg
 = 0;

1409 
	`as_m
(
	`IS_RTC_ALARM
(
RTC_Arm
));

1410 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_VALUE
(
RTC_ArmSubSecdVue
));

1411 
	`as_m
(
	`IS_RTC_ALARM_SUB_SECOND_MASK
(
RTC_ArmSubSecdMask
));

1414 
RTC
->
WPR
 = 0xCA;

1415 
RTC
->
WPR
 = 0x53;

1418 
tmeg
 = (
ut32_t
(ut32_t)(
RTC_ArmSubSecdVue
| (ut32_t)(
RTC_ArmSubSecdMask
);

1420 i(
RTC_Arm
 =
RTC_Arm_A
)

1423 
RTC
->
ALRMASSR
 = 
tmeg
;

1428 
RTC
->
ALRMBSSR
 = 
tmeg
;

1432 
RTC
->
WPR
 = 0xFF;

1434 
	}
}

1445 
ut32_t
 
	$RTC_GArmSubSecd
(
ut32_t
 
RTC_Arm
)

1447 
ut32_t
 
tmeg
 = 0;

1450 i(
RTC_Arm
 =
RTC_Arm_A
)

1452 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMASSR
& 
RTC_ALRMASSR_SS
);

1456 
tmeg
 = (
ut32_t
)((
RTC
->
ALRMBSSR
& 
RTC_ALRMBSSR_SS
);

1459  (
tmeg
);

1460 
	}
}

1494 
	$RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
)

1497 
	`as_m
(
	`IS_RTC_WAKEUP_CLOCK
(
RTC_WakeUpClock
));

1500 
RTC
->
WPR
 = 0xCA;

1501 
RTC
->
WPR
 = 0x53;

1504 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUCKSEL
;

1507 
RTC
->
CR
 |(
ut32_t
)
RTC_WakeUpClock
;

1510 
RTC
->
WPR
 = 0xFF;

1511 
	}
}

1521 
	$RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
)

1524 
	`as_m
(
	`IS_RTC_WAKEUP_COUNTER
(
RTC_WakeUpCou
));

1527 
RTC
->
WPR
 = 0xCA;

1528 
RTC
->
WPR
 = 0x53;

1531 
RTC
->
WUTR
 = (
ut32_t
)
RTC_WakeUpCou
;

1534 
RTC
->
WPR
 = 0xFF;

1535 
	}
}

1542 
ut32_t
 
	$RTC_GWakeUpCou
()

1545  ((
ut32_t
)(
RTC
->
WUTR
 & 
RTC_WUTR_WUT
));

1546 
	}
}

1554 
EStus
 
	$RTC_WakeUpCmd
(
FuniڮS
 
NewS
)

1556 
__IO
 
ut32_t
 
wutcou
 = 0x00;

1557 
ut32_t
 
wutwfus
 = 0x00;

1558 
EStus
 
us
 = 
ERROR
;

1561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1564 
RTC
->
WPR
 = 0xCA;

1565 
RTC
->
WPR
 = 0x53;

1567 i(
NewS
 !
DISABLE
)

1570 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_WUTE
;

1571 
us
 = 
SUCCESS
;

1576 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_WUTE
;

1580 
wutwfus
 = 
RTC
->
ISR
 & 
RTC_ISR_WUTWF
;

1581 
wutcou
++;

1582 } (
wutcou
 !
INITMODE_TIMEOUT
&& (
wutwfus
 == 0x00));

1584 i((
RTC
->
ISR
 & 
RTC_ISR_WUTWF
=
RESET
)

1586 
us
 = 
ERROR
;

1590 
us
 = 
SUCCESS
;

1595 
RTC
->
WPR
 = 0xFF;

1597  
us
;

1598 
	}
}

1631 
	$RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
)

1634 
	`as_m
(
	`IS_RTC_DAYLIGHT_SAVING
(
RTC_DayLightSavg
));

1635 
	`as_m
(
	`IS_RTC_STORE_OPERATION
(
RTC_SteOti
));

1638 
RTC
->
WPR
 = 0xCA;

1639 
RTC
->
WPR
 = 0x53;

1642 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_BCK
);

1645 
RTC
->
CR
 |(
ut32_t
)(
RTC_DayLightSavg
 | 
RTC_SteOti
);

1648 
RTC
->
WPR
 = 0xFF;

1649 
	}
}

1658 
ut32_t
 
	$RTC_GSteOti
()

1660  (
RTC
->
CR
 & 
RTC_CR_BCK
);

1661 
	}
}

1697 
	$RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
)

1700 
	`as_m
(
	`IS_RTC_OUTPUT
(
RTC_Ouut
));

1701 
	`as_m
(
	`IS_RTC_OUTPUT_POL
(
RTC_OuutPެy
));

1704 
RTC
->
WPR
 = 0xCA;

1705 
RTC
->
WPR
 = 0x53;

1708 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_OSEL
 | 
RTC_CR_POL
);

1711 
RTC
->
CR
 |(
ut32_t
)(
RTC_Ouut
 | 
RTC_OuutPެy
);

1714 
RTC
->
WPR
 = 0xFF;

1715 
	}
}

1751 
EStus
 
	$RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
)

1753 
EStus
 
us
 = 
ERROR
;

1756 
	`as_m
(
	`IS_RTC_CALIB_SIGN
(
RTC_CibSign
));

1757 
	`as_m
(
	`IS_RTC_CALIB_VALUE
(
Vue
));

1760 
RTC
->
WPR
 = 0xCA;

1761 
RTC
->
WPR
 = 0x53;

1764 i(
	`RTC_EInMode
(=
ERROR
)

1766 
us
 = 
ERROR
;

1771 
RTC
->
CALIBR
 = (
ut32_t
)(
RTC_CibSign
 | 
Vue
);

1773 
	`RTC_ExInMode
();

1775 
us
 = 
SUCCESS
;

1779 
RTC
->
WPR
 = 0xFF;

1781  
us
;

1782 
	}
}

1792 
EStus
 
	$RTC_CrCibCmd
(
FuniڮS
 
NewS
)

1794 
EStus
 
us
 = 
ERROR
;

1797 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1800 
RTC
->
WPR
 = 0xCA;

1801 
RTC
->
WPR
 = 0x53;

1804 i(
	`RTC_EInMode
(=
ERROR
)

1806 
us
 = 
ERROR
;

1810 i(
NewS
 !
DISABLE
)

1813 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_DCE
;

1818 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_DCE
;

1821 
	`RTC_ExInMode
();

1823 
us
 = 
SUCCESS
;

1827 
RTC
->
WPR
 = 0xFF;

1829  
us
;

1830 
	}
}

1838 
	$RTC_CibOuutCmd
(
FuniڮS
 
NewS
)

1841 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1844 
RTC
->
WPR
 = 0xCA;

1845 
RTC
->
WPR
 = 0x53;

1847 i(
NewS
 !
DISABLE
)

1850 
RTC
->
CR
 |(
ut32_t
)
RTC_CR_COE
;

1855 
RTC
->
CR
 &(
ut32_t
)~
RTC_CR_COE
;

1859 
RTC
->
WPR
 = 0xFF;

1860 
	}
}

1870 
	$RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
)

1873 
	`as_m
(
	`IS_RTC_CALIB_OUTPUT
(
RTC_CibOuut
));

1876 
RTC
->
WPR
 = 0xCA;

1877 
RTC
->
WPR
 = 0x53;

1880 
RTC
->
CR
 &(
ut32_t
)~(
RTC_CR_COSEL
);

1883 
RTC
->
CR
 |(
ut32_t
)
RTC_CibOuut
;

1886 
RTC
->
WPR
 = 0xFF;

1887 
	}
}

1906 
EStus
 
	$RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

1907 
ut32_t
 
RTC_SmohCibPlusPuls
,

1908 
ut32_t
 
RTC_SmouthCibMusPulsVue
)

1910 
EStus
 
us
 = 
ERROR
;

1911 
ut32_t
 
fcou
 = 0;

1914 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PERIOD
(
RTC_SmohCibPiod
));

1915 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_PLUS
(
RTC_SmohCibPlusPuls
));

1916 
	`as_m
(
	`IS_RTC_SMOOTH_CALIB_MINUS
(
RTC_SmouthCibMusPulsVue
));

1919 
RTC
->
WPR
 = 0xCA;

1920 
RTC
->
WPR
 = 0x53;

1923 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
)

1926 ((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
!
RESET
&& (
fcou
 !
RECALPF_TIMEOUT
))

1928 
fcou
++;

1933 i((
RTC
->
ISR
 & 
RTC_ISR_RECALPF
=
RESET
)

1936 
RTC
->
CALR
 = (
ut32_t
)((ut32_t)
RTC_SmohCibPiod
 | (ut32_t)
RTC_SmohCibPlusPuls
 | (ut32_t)
RTC_SmouthCibMusPulsVue
);

1938 
us
 = 
SUCCESS
;

1942 
us
 = 
ERROR
;

1946 
RTC
->
WPR
 = 0xFF;

1948  (
EStus
)(
us
);

1949 
	}
}

1982 
	$RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
)

1984 
ut32_t
 
tmeg
 = 0;

1987 
	`as_m
(
	`IS_RTC_TIMESTAMP_EDGE
(
RTC_TimeSmpEdge
));

1988 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1991 
tmeg
 = (
ut32_t
)(
RTC
->
CR
 & (ut32_t)~(
RTC_CR_TSEDGE
 | 
RTC_CR_TSE
));

1994 i(
NewS
 !
DISABLE
)

1996 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
 | 
RTC_CR_TSE
);

2000 
tmeg
 |(
ut32_t
)(
RTC_TimeSmpEdge
);

2004 
RTC
->
WPR
 = 0xCA;

2005 
RTC
->
WPR
 = 0x53;

2008 
RTC
->
CR
 = (
ut32_t
)
tmeg
;

2011 
RTC
->
WPR
 = 0xFF;

2012 
	}
}

2026 
	$RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

2027 
RTC_DeTyDef
* 
RTC_SmpDeSu
)

2029 
ut32_t
 
tmime
 = 0, 
tmpde
 = 0;

2032 
	`as_m
(
	`IS_RTC_FORMAT
(
RTC_Fm
));

2035 
tmime
 = (
ut32_t
)(
RTC
->
TSTR
 & 
RTC_TR_RESERVED_MASK
);

2036 
tmpde
 = (
ut32_t
)(
RTC
->
TSDR
 & 
RTC_DR_RESERVED_MASK
);

2039 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)((
tmime
 & (
RTC_TR_HT
 | 
RTC_TR_HU
)) >> 16);

2040 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)((
tmime
 & (
RTC_TR_MNT
 | 
RTC_TR_MNU
)) >> 8);

2041 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)(
tmime
 & (
RTC_TR_ST
 | 
RTC_TR_SU
));

2042 
RTC_SmpTimeSu
->
RTC_H12
 = (
ut8_t
)((
tmime
 & (
RTC_TR_PM
)) >> 16);

2045 
RTC_SmpDeSu
->
RTC_Yr
 = 0;

2046 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_MT
 | 
RTC_DR_MU
)) >> 8);

2047 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)(
tmpde
 & (
RTC_DR_DT
 | 
RTC_DR_DU
));

2048 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)((
tmpde
 & (
RTC_DR_WDU
)) >> 13);

2051 i(
RTC_Fm
 =
RTC_Fm_BIN
)

2054 
RTC_SmpTimeSu
->
RTC_Hours
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Hours);

2055 
RTC_SmpTimeSu
->
RTC_Mus
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Minutes);

2056 
RTC_SmpTimeSu
->
RTC_Secds
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampTimeStruct->RTC_Seconds);

2059 
RTC_SmpDeSu
->
RTC_Mth
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Month);

2060 
RTC_SmpDeSu
->
RTC_De
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_Date);

2061 
RTC_SmpDeSu
->
RTC_WkDay
 = (
ut8_t
)
	`RTC_Bcd2ToBy
(RTC_StampDateStruct->RTC_WeekDay);

2063 
	}
}

2070 
ut32_t
 
	$RTC_GTimeSmpSubSecd
()

2073  (
ut32_t
)(
RTC
->
TSSSR
);

2074 
	}
}

2105 
	$RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
)

2108 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2109 
	`as_m
(
	`IS_RTC_TAMPER_TRIGGER
(
RTC_TamrTrigg
));

2111 i(
RTC_TamrTrigg
 =
RTC_TamrTrigg_RisgEdge
)

2114 
RTC
->
TAFCR
 &(
ut32_t
)((ut32_t)~(
RTC_Tamr
 << 1));

2119 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_Tamr
 << 1);

2121 
	}
}

2131 
	$RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
)

2134 
	`as_m
(
	`IS_RTC_TAMPER
(
RTC_Tamr
));

2135 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2137 i(
NewS
 !
DISABLE
)

2140 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_Tamr
;

2145 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_Tamr
;

2147 
	}
}

2162 
	$RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
)

2165 
	`as_m
(
	`IS_RTC_TAMPER_FILTER
(
RTC_TamrFr
));

2168 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFLT
);

2171 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrFr
;

2172 
	}
}

2196 
	$RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
)

2199 
	`as_m
(
	`IS_RTC_TAMPER_SAMPLING_FREQ
(
RTC_TamrSamgFq
));

2202 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPFREQ
);

2205 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrSamgFq
;

2206 
	}
}

2219 
	$RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
)

2222 
	`as_m
(
	`IS_RTC_TAMPER_PRECHARGE_DURATION
(
RTC_TamrPchgeDuti
));

2225 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPPRCH
);

2228 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TamrPchgeDuti
;

2229 
	}
}

2239 
	$RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
)

2242 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2244 i(
NewS
 !
DISABLE
)

2247 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPTS
;

2252 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPTS
;

2254 
	}
}

2262 
	$RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
)

2265 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2267 i(
NewS
 !
DISABLE
)

2270 
RTC
->
TAFCR
 &(
ut32_t
)~
RTC_TAFCR_TAMPPUDIS
;

2275 
RTC
->
TAFCR
 |(
ut32_t
)
RTC_TAFCR_TAMPPUDIS
;

2277 
	}
}

2303 
	$RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
)

2305 
__IO
 
ut32_t
 
tmp
 = 0;

2308 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2310 
tmp
 = 
RTC_BASE
 + 0x50;

2311 
tmp
 +(
RTC_BKP_DR
 * 4);

2314 *(
__IO
 
ut32_t
 *)
tmp
 = (ut32_t)
Da
;

2315 
	}
}

2324 
ut32_t
 
	$RTC_RdBackupRegi
(
ut32_t
 
RTC_BKP_DR
)

2326 
__IO
 
ut32_t
 
tmp
 = 0;

2329 
	`as_m
(
	`IS_RTC_BKP
(
RTC_BKP_DR
));

2331 
tmp
 = 
RTC_BASE
 + 0x50;

2332 
tmp
 +(
RTC_BKP_DR
 * 4);

2335  (*(
__IO
 
ut32_t
 *)
tmp
);

2336 
	}
}

2363 
	$RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
)

2366 
	`as_m
(
	`IS_RTC_TAMPER_PIN
(
RTC_TamrP
));

2368 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TAMPINSEL
);

2369 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TamrP
);

2370 
	}
}

2380 
	$RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
)

2383 
	`as_m
(
	`IS_RTC_TIMESTAMP_PIN
(
RTC_TimeSmpP
));

2385 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_TSINSEL
);

2386 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_TimeSmpP
);

2387 
	}
}

2399 
	$RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
)

2402 
	`as_m
(
	`IS_RTC_OUTPUT_TYPE
(
RTC_OuutTy
));

2404 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_TAFCR_ALARMOUTTYPE
);

2405 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_OuutTy
);

2406 
	}
}

2437 
EStus
 
	$RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
)

2439 
EStus
 
us
 = 
ERROR
;

2440 
ut32_t
 
shpfcou
 = 0;

2443 
	`as_m
(
	`IS_RTC_SHIFT_ADD1S
(
RTC_ShiAdd1S
));

2444 
	`as_m
(
	`IS_RTC_SHIFT_SUBFS
(
RTC_ShiSubFS
));

2447 
RTC
->
WPR
 = 0xCA;

2448 
RTC
->
WPR
 = 0x53;

2451 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
)

2454 ((
RTC
->
ISR
 & 
RTC_ISR_SHPF
!
RESET
&& (
shpfcou
 !
SHPF_TIMEOUT
))

2456 
shpfcou
++;

2461 i((
RTC
->
ISR
 & 
RTC_ISR_SHPF
=
RESET
)

2464 if((
RTC
->
CR
 & 
RTC_CR_REFCKON
=
RESET
)

2467 
RTC
->
SHIFTR
 = (
ut32_t
)(ut32_t)(
RTC_ShiSubFS
| (ut32_t)(
RTC_ShiAdd1S
);

2469 if(
	`RTC_WaFSynchro
(=
ERROR
)

2471 
us
 = 
ERROR
;

2475 
us
 = 
SUCCESS
;

2480 
us
 = 
ERROR
;

2485 
us
 = 
ERROR
;

2489 
RTC
->
WPR
 = 0xFF;

2491  (
EStus
)(
us
);

2492 
	}
}

2557 
	$RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
)

2560 
	`as_m
(
	`IS_RTC_CONFIG_IT
(
RTC_IT
));

2561 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2564 
RTC
->
WPR
 = 0xCA;

2565 
RTC
->
WPR
 = 0x53;

2567 i(
NewS
 !
DISABLE
)

2570 
RTC
->
CR
 |(
ut32_t
)(
RTC_IT
 & ~
RTC_TAFCR_TAMPIE
);

2572 
RTC
->
TAFCR
 |(
ut32_t
)(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2577 
RTC
->
CR
 &(
ut32_t
)~(
RTC_IT
 & (ut32_t)~
RTC_TAFCR_TAMPIE
);

2579 
RTC
->
TAFCR
 &(
ut32_t
)~(
RTC_IT
 & 
RTC_TAFCR_TAMPIE
);

2582 
RTC
->
WPR
 = 0xFF;

2583 
	}
}

2605 
FgStus
 
	$RTC_GFgStus
(
ut32_t
 
RTC_FLAG
)

2607 
FgStus
 
bus
 = 
RESET
;

2608 
ut32_t
 
tmeg
 = 0;

2611 
	`as_m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

2614 
tmeg
 = (
ut32_t
)(
RTC
->
ISR
 & 
RTC_FLAGS_MASK
);

2617 i((
tmeg
 & 
RTC_FLAG
!(
ut32_t
)
RESET
)

2619 
bus
 = 
SET
;

2623 
bus
 = 
RESET
;

2625  
bus
;

2626 
	}
}

2641 
	$RTC_CˬFg
(
ut32_t
 
RTC_FLAG
)

2644 
	`as_m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

2647 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
RTC_FLAG
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2648 
	}
}

2661 
ITStus
 
	$RTC_GITStus
(
ut32_t
 
RTC_IT
)

2663 
ITStus
 
bus
 = 
RESET
;

2664 
ut32_t
 
tmeg
 = 0, 
abˡus
 = 0;

2667 
	`as_m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

2670 
tmeg
 = (
ut32_t
)(
RTC
->
TAFCR
 & (
RTC_TAFCR_TAMPIE
));

2673 
abˡus
 = (
ut32_t
)((
RTC
->
CR
 & 
RTC_IT
| (
tmeg
 & (RTC_IT >> 15)));

2676 
tmeg
 = (
ut32_t
)((
RTC
->
ISR
 & (ut32_t)(
RTC_IT
 >> 4)));

2679 i((
abˡus
 !(
ut32_t
)
RESET
&& ((
tmeg
 & 0x0000FFFF) != (uint32_t)RESET))

2681 
bus
 = 
SET
;

2685 
bus
 = 
RESET
;

2687  
bus
;

2688 
	}
}

2701 
	$RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
)

2703 
ut32_t
 
tmeg
 = 0;

2706 
	`as_m
(
	`IS_RTC_CLEAR_IT
(
RTC_IT
));

2709 
tmeg
 = (
ut32_t
)(
RTC_IT
 >> 4);

2712 
RTC
->
ISR
 = (
ut32_t
)((ut32_t)(~((
tmeg
 | 
RTC_ISR_INIT
)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));

2713 
	}
}

2724 
ut8_t
 
	$RTC_ByToBcd2
(
ut8_t
 
Vue
)

2726 
ut8_t
 
bcdhigh
 = 0;

2728 
Vue
 >= 10)

2730 
bcdhigh
++;

2731 
Vue
 -= 10;

2734  ((
ut8_t
)(
bcdhigh
 << 4| 
Vue
);

2735 
	}
}

2742 
ut8_t
 
	$RTC_Bcd2ToBy
(
ut8_t
 
Vue
)

2744 
ut8_t
 
tmp
 = 0;

2745 
tmp
 = ((
ut8_t
)(
Vue
 & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;

2746  (
tmp
 + (
Vue
 & (
ut8_t
)0x0F));

2747 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_sai.c

126 
	~"m32f4xx_i.h
"

127 
	~"m32f4xx_rcc.h
"

137 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F427_437xx
|| defed (
STM32F429_439xx
) || \

138 
defed
 (
STM32F401xx
|| defed (
STM32F411xE
|| defed (
STM32F446xx
|| 
	$defed
 (
STM32F469_479xx
)

144 
	#CR1_CLEAR_MASK
 ((
ut32_t
)0xFF07C010)

	)

145 
	#FRCR_CLEAR_MASK
 ((
ut32_t
)0xFFF88000)

	)

146 
	#SLOTR_CLEAR_MASK
 ((
ut32_t
)0x0000F020)

	)

184 
	$SAI_DeIn
(
SAI_TyDef
* 
SAIx
)

187 
	`as_m
(
	`IS_SAI_PERIPH
(
SAIx
));

189 if(
SAIx
 =
SAI1
)

192 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
ENABLE
);

194 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI1
, 
DISABLE
);

198 #i
	`defed
(
STM32F446xx
)

199 if(
SAIx
 =
SAI2
)

202 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI2
, 
ENABLE
);

204 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SAI2
, 
DISABLE
);

208 
	}
}

222 
	$SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
)

224 
ut32_t
 
tmeg
 = 0;

227 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

230 
	`as_m
(
	`IS_SAI_BLOCK_MODE
(
SAI_InSu
->
SAI_AudioMode
));

231 
	`as_m
(
	`IS_SAI_BLOCK_PROTOCOL
(
SAI_InSu
->
SAI_Proc
));

232 
	`as_m
(
	`IS_SAI_BLOCK_DATASIZE
(
SAI_InSu
->
SAI_DaSize
));

233 
	`as_m
(
	`IS_SAI_BLOCK_FIRST_BIT
(
SAI_InSu
->
SAI_FB
));

234 
	`as_m
(
	`IS_SAI_BLOCK_CLOCK_STROBING
(
SAI_InSu
->
SAI_ClockSobg
));

235 
	`as_m
(
	`IS_SAI_BLOCK_SYNCHRO
(
SAI_InSu
->
SAI_Synchro
));

236 
	`as_m
(
	`IS_SAI_BLOCK_OUTPUT_DRIVE
(
SAI_InSu
->
SAI_OUTDRIV
));

237 
	`as_m
(
	`IS_SAI_BLOCK_NODIVIDER
(
SAI_InSu
->
SAI_NoDivid
));

238 
	`as_m
(
	`IS_SAI_BLOCK_MASTER_DIVIDER
(
SAI_InSu
->
SAI_MaDivid
));

239 
	`as_m
(
	`IS_SAI_BLOCK_FIFO_THRESHOLD
(
SAI_InSu
->
SAI_FIFOThshd
));

243 
tmeg
 = 
SAI_Block_x
->
CR1
;

245 
tmeg
 &
CR1_CLEAR_MASK
;

257 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_AudioMode
 | SAI_InSu->
SAI_Proc
 |

258 
SAI_InSu
->
SAI_DaSize
 | SAI_InSu->
SAI_FB
 |

259 
SAI_InSu
->
SAI_ClockSobg
 | SAI_InSu->
SAI_Synchro
 |

260 
SAI_InSu
->
SAI_OUTDRIV
 | SAI_InSu->
SAI_NoDivid
 |

261 (
ut32_t
)((
SAI_InSu
->
SAI_MaDivid
) << 20));

263 
SAI_Block_x
->
CR1
 = 
tmeg
;

267 
tmeg
 = 
SAI_Block_x
->
CR2
;

269 
tmeg
 &~(
SAI_xCR2_FTH
);

272 
tmeg
 |(
ut32_t
)(
SAI_InSu
->
SAI_FIFOThshd
);

274 
SAI_Block_x
->
CR2
 = 
tmeg
;

275 
	}
}

289 
	$SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

291 
ut32_t
 
tmeg
 = 0;

294 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

297 
	`as_m
(
	`IS_SAI_BLOCK_FRAME_LENGTH
(
SAI_FmeInSu
->
SAI_FmeLgth
));

298 
	`as_m
(
	`IS_SAI_BLOCK_ACTIVE_FRAME
(
SAI_FmeInSu
->
SAI_AiveFmeLgth
));

299 
	`as_m
(
	`IS_SAI_BLOCK_FS_DEFINITION
(
SAI_FmeInSu
->
SAI_FSDefi
));

300 
	`as_m
(
	`IS_SAI_BLOCK_FS_POLARITY
(
SAI_FmeInSu
->
SAI_FSPެy
));

301 
	`as_m
(
	`IS_SAI_BLOCK_FS_OFFSET
(
SAI_FmeInSu
->
SAI_FSOfft
));

305 
tmeg
 = 
SAI_Block_x
->
FRCR
;

307 
tmeg
 &
FRCR_CLEAR_MASK
;

315 
tmeg
 |(
ut32_t
)((ut32_t)(
SAI_FmeInSu
->
SAI_FmeLgth
 - 1) |

316 
SAI_FmeInSu
->
SAI_FSOfft
 |

317 
SAI_FmeInSu
->
SAI_FSDefi
 |

318 
SAI_FmeInSu
->
SAI_FSPެy
 |

319 (
ut32_t
)((
SAI_FmeInSu
->
SAI_AiveFmeLgth
 - 1) << 8));

322 
SAI_Block_x
->
FRCR
 = 
tmeg
;

323 
	}
}

337 
	$SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
)

339 
ut32_t
 
tmeg
 = 0;

342 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

345 
	`as_m
(
	`IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
SAI_SlInSu
->
SAI_FBOfft
));

346 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_SIZE
(
SAI_SlInSu
->
SAI_SlSize
));

347 
	`as_m
(
	`IS_SAI_BLOCK_SLOT_NUMBER
(
SAI_SlInSu
->
SAI_SlNumb
));

348 
	`as_m
(
	`IS_SAI_SLOT_ACTIVE
(
SAI_SlInSu
->
SAI_SlAive
));

352 
tmeg
 = 
SAI_Block_x
->
SLOTR
;

354 
tmeg
 &
SLOTR_CLEAR_MASK
;

361 
tmeg
 |(
ut32_t
)(
SAI_SlInSu
->
SAI_FBOfft
 |

362 
SAI_SlInSu
->
SAI_SlSize
 |

363 
SAI_SlInSu
->
SAI_SlAive
 |

364 (
ut32_t
)((
SAI_SlInSu
->
SAI_SlNumb
 - 1) << 8));

367 
SAI_Block_x
->
SLOTR
 = 
tmeg
;

368 
	}
}

376 
	$SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
)

380 
SAI_InSu
->
SAI_AudioMode
 = 
SAI_Mode_MaTx
;

382 
SAI_InSu
->
SAI_Proc
 = 
SAI_Fe_Proc
;

384 
SAI_InSu
->
SAI_DaSize
 = 
SAI_DaSize_8b
;

386 
SAI_InSu
->
SAI_FB
 = 
SAI_FB_MSB
;

388 
SAI_InSu
->
SAI_ClockSobg
 = 
SAI_ClockSobg_FlgEdge
;

390 
SAI_InSu
->
SAI_Synchro
 = 
SAI_Asynchrous
;

392 
SAI_InSu
->
SAI_OUTDRIV
 = 
SAI_OuutDrive_Dibd
;

394 
SAI_InSu
->
SAI_NoDivid
 = 
SAI_MaDivid_Ebd
;

396 
SAI_InSu
->
SAI_MaDivid
 = 0;

398 
SAI_InSu
->
SAI_FIFOThshd
 = 
SAI_Thshd_FIFOEmy
;

399 
	}
}

407 
	$SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
)

411 
SAI_FmeInSu
->
SAI_FmeLgth
 = 8;

413 
SAI_FmeInSu
->
SAI_AiveFmeLgth
 = 1;

415 
SAI_FmeInSu
->
SAI_FSDefi
 = 
SAI_FS_SFme
;

417 
SAI_FmeInSu
->
SAI_FSPެy
 = 
SAI_FS_AiveLow
;

419 
SAI_FmeInSu
->
SAI_FSOfft
 = 
SAI_FS_FB
;

420 
	}
}

428 
	$SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
)

432 
SAI_SlInSu
->
SAI_FBOfft
 = 0;

434 
SAI_SlInSu
->
SAI_SlSize
 = 
SAI_SlSize_DaSize
;

436 
SAI_SlInSu
->
SAI_SlNumb
 = 1;

438 
SAI_SlInSu
->
SAI_SlAive
 = 
SAI_Sl_NAive
;

440 
	}
}

449 
	$SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

452 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

453 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

454 i(
NewS
 !
DISABLE
)

457 
SAI_Block_x
->
CR1
 |
SAI_xCR1_SAIEN
;

462 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_SAIEN
);

464 
	}
}

478 
	$SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
)

481 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

482 
	`as_m
(
	`IS_SAI_BLOCK_MONO_STREO_MODE
(
SAI_MoMode
));

484 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

486 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

487 
	}
}

501 
	$SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
)

504 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

505 
	`as_m
(
	`IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
SAI_TRIS
));

507 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_MONO
);

509 
SAI_Block_x
->
CR1
 |
SAI_MoMode
;

511 
	}
}

529 
	$SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
)

532 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

533 
	`as_m
(
	`IS_SAI_BLOCK_COMPANDING_MODE
(
SAI_ComndgMode
));

535 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_COMP
);

537 
SAI_Block_x
->
CR2
 |
SAI_ComndgMode
;

538 
	}
}

553 
	$SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

556 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

557 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

558 i(
NewS
 !
DISABLE
)

561 
SAI_Block_x
->
CR2
 |
SAI_xCR2_MUTE
;

566 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTE
);

568 
	}
}

584 
	$SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
)

587 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

588 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_VALUE
(
SAI_MuVue
));

591 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTEVAL
);

593 
SAI_Block_x
->
CR2
 |
SAI_MuVue
;

594 
	}
}

606 
	$SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
)

609 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

610 
	`as_m
(
	`IS_SAI_BLOCK_MUTE_COUNTER
(
SAI_MuCou
));

613 
SAI_Block_x
->
CR2
 &~(
SAI_xCR2_MUTECNT
);

615 
SAI_Block_x
->
CR2
 |(
SAI_MuCou
 << 7);

616 
	}
}

629 
	$SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
)

632 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

635 
SAI_Block_x
->
CR2
 |
SAI_xCR2_FFLUSH
;

636 
	}
}

671 
ut32_t
 
	$SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
)

674 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

677  
SAI_Block_x
->
DR
;

678 
	}
}

687 
	$SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
)

690 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

693 
SAI_Block_x
->
DR
 = 
Da
;

694 
	}
}

719 
	$SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
)

722 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

723 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

725 i(
NewS
 !
DISABLE
)

728 
SAI_Block_x
->
CR1
 |
SAI_xCR1_DMAEN
;

733 
SAI_Block_x
->
CR1
 &~(
SAI_xCR1_DMAEN
);

735 
	}
}

863 
	$SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
)

866 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

867 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

868 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

870 i(
NewS
 !
DISABLE
)

873 
SAI_Block_x
->
IMR
 |
SAI_IT
;

878 
SAI_Block_x
->
IMR
 &~(
SAI_IT
);

880 
	}
}

896 
FgStus
 
	$SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

898 
FgStus
 
bus
 = 
RESET
;

901 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

902 
	`as_m
(
	`IS_SAI_BLOCK_GET_FLAG
(
SAI_FLAG
));

905 i((
SAI_Block_x
->
SR
 & 
SAI_FLAG
!(
ut32_t
)
RESET
)

908 
bus
 = 
SET
;

913 
bus
 = 
RESET
;

916  
bus
;

917 
	}
}

939 
	$SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
)

942 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

943 
	`as_m
(
	`IS_SAI_BLOCK_CLEAR_FLAG
(
SAI_FLAG
));

946 
SAI_Block_x
->
CLRFR
 |
SAI_FLAG
;

947 
	}
}

964 
ITStus
 
	$SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

966 
ITStus
 
bus
 = 
RESET
;

967 
ut32_t
 
abˡus
 = 0;

970 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

971 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

974 
abˡus
 = (
SAI_Block_x
->
IMR
 & 
SAI_IT
) ;

977 i(((
SAI_Block_x
->
SR
 & 
SAI_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

980 
bus
 = 
SET
;

985 
bus
 = 
RESET
;

988  
bus
;

989 
	}
}

1011 
	$SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
)

1014 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1015 
	`as_m
(
	`IS_SAI_BLOCK_CONFIG_IT
(
SAI_IT
));

1018 
SAI_Block_x
->
CLRFR
 |
SAI_IT
;

1019 
	}
}

1033 
FuniڮS
 
	$SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1035 
FuniڮS
 
e
 = 
DISABLE
;

1038 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1039 i((
SAI_Block_x
->
CR1
 & (
ut32_t
)
SAI_xCR1_SAIEN
) != 0)

1042 
e
 = 
ENABLE
;

1048 
e
 = 
DISABLE
;

1050  
e
;

1051 
	}
}

1066 
ut32_t
 
	$SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
)

1068 
ut32_t
 
tmeg
 = 0;

1071 
	`as_m
(
	`IS_SAI_BLOCK_PERIPH
(
SAI_Block_x
));

1074 
tmeg
 = (
ut32_t
)((
SAI_Block_x
->
SR
 & 
SAI_xSR_FLVL
));

1076  
tmeg
;

1077 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_sdio.c

156 
	~"m32f4xx_sdio.h
"

157 
	~"m32f4xx_rcc.h
"

172 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

176 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

177 
	#CLKEN_BNumb
 0x08

	)

178 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32+ (
CLKEN_BNumb
 * 4))

	)

182 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

183 
	#SDIOSUSPEND_BNumb
 0x0B

	)

184 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
SDIOSUSPEND_BNumb
 * 4))

	)

187 
	#ENCMDCOMPL_BNumb
 0x0C

	)

188 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ENCMDCOMPL_BNumb
 * 4))

	)

191 
	#NIEN_BNumb
 0x0D

	)

192 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
NIEN_BNumb
 * 4))

	)

195 
	#ATACMD_BNumb
 0x0E

	)

196 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32+ (
ATACMD_BNumb
 * 4))

	)

200 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

201 
	#DMAEN_BNumb
 0x03

	)

202 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
DMAEN_BNumb
 * 4))

	)

205 
	#RWSTART_BNumb
 0x08

	)

206 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTART_BNumb
 * 4))

	)

209 
	#RWSTOP_BNumb
 0x09

	)

210 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWSTOP_BNumb
 * 4))

	)

213 
	#RWMOD_BNumb
 0x0A

	)

214 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
RWMOD_BNumb
 * 4))

	)

217 
	#SDIOEN_BNumb
 0x0B

	)

218 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32+ (
SDIOEN_BNumb
 * 4))

	)

223 
	#CLKCR_CLEAR_MASK
 ((
ut32_t
)0xFFFF8100)

	)

227 
	#PWR_PWRCTRL_MASK
 ((
ut32_t
)0xFFFFFFFC)

	)

231 
	#DCTRL_CLEAR_MASK
 ((
ut32_t
)0xFFFFFF08)

	)

235 
	#CMD_CLEAR_MASK
 ((
ut32_t
)0xFFFFF800)

	)

238 
	#SDIO_RESP_ADDR
 ((
ut32_t
)(
SDIO_BASE
 + 0x14))

	)

266 
	$SDIO_DeIn
()

268 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
ENABLE
);

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SDIO
, 
DISABLE
);

270 
	}
}

279 
	$SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
)

281 
ut32_t
 
tmeg
 = 0;

284 
	`as_m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_InSu
->
SDIO_ClockEdge
));

285 
	`as_m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_InSu
->
SDIO_ClockByss
));

286 
	`as_m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_InSu
->
SDIO_ClockPowSave
));

287 
	`as_m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_InSu
->
SDIO_BusWide
));

288 
	`as_m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_InSu
->
SDIO_HdweFlowCڌ
));

292 
tmeg
 = 
SDIO
->
CLKCR
;

295 
tmeg
 &
CLKCR_CLEAR_MASK
;

303 
tmeg
 |(
SDIO_InSu
->
SDIO_ClockDiv
 | SDIO_InSu->
SDIO_ClockPowSave
 |

304 
SDIO_InSu
->
SDIO_ClockByss
 | SDIO_InSu->
SDIO_BusWide
 |

305 
SDIO_InSu
->
SDIO_ClockEdge
 | SDIO_InSu->
SDIO_HdweFlowCڌ
);

308 
SDIO
->
CLKCR
 = 
tmeg
;

309 
	}
}

317 
	$SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
)

320 
SDIO_InSu
->
SDIO_ClockDiv
 = 0x00;

321 
SDIO_InSu
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risg
;

322 
SDIO_InSu
->
SDIO_ClockByss
 = 
SDIO_ClockByss_Dib
;

323 
SDIO_InSu
->
SDIO_ClockPowSave
 = 
SDIO_ClockPowSave_Dib
;

324 
SDIO_InSu
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

325 
SDIO_InSu
->
SDIO_HdweFlowCڌ
 = 
SDIO_HdweFlowCڌ_Dib
;

326 
	}
}

334 
	$SDIO_ClockCmd
(
FuniڮS
 
NewS
)

337 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 *(
__IO
 
ut32_t
 *
CLKCR_CLKEN_BB
 = (ut32_t)
NewS
;

340 
	}
}

350 
	$SDIO_SPowS
(
ut32_t
 
SDIO_PowS
)

353 
	`as_m
(
	`IS_SDIO_POWER_STATE
(
SDIO_PowS
));

355 
SDIO
->
POWER
 = 
SDIO_PowS
;

356 
	}
}

367 
ut32_t
 
	$SDIO_GPowS
()

369  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

370 
	}
}

399 
	$SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
)

401 
ut32_t
 
tmeg
 = 0;

404 
	`as_m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdInSu
->
SDIO_CmdIndex
));

405 
	`as_m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdInSu
->
SDIO_Reڣ
));

406 
	`as_m
(
	`IS_SDIO_WAIT
(
SDIO_CmdInSu
->
SDIO_Wa
));

407 
	`as_m
(
	`IS_SDIO_CPSM
(
SDIO_CmdInSu
->
SDIO_CPSM
));

411 
SDIO
->
ARG
 = 
SDIO_CmdInSu
->
SDIO_Argumt
;

415 
tmeg
 = 
SDIO
->
CMD
;

417 
tmeg
 &
CMD_CLEAR_MASK
;

422 
tmeg
 |(
ut32_t
)
SDIO_CmdInSu
->
SDIO_CmdIndex
 | SDIO_CmdInSu->
SDIO_Reڣ


423 | 
SDIO_CmdInSu
->
SDIO_Wa
 | SDIO_CmdInSu->
SDIO_CPSM
;

426 
SDIO
->
CMD
 = 
tmeg
;

427 
	}
}

435 
	$SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
)

438 
SDIO_CmdInSu
->
SDIO_Argumt
 = 0x00;

439 
SDIO_CmdInSu
->
SDIO_CmdIndex
 = 0x00;

440 
SDIO_CmdInSu
->
SDIO_Reڣ
 = 
SDIO_Reڣ_No
;

441 
SDIO_CmdInSu
->
SDIO_Wa
 = 
SDIO_Wa_No
;

442 
SDIO_CmdInSu
->
SDIO_CPSM
 = 
SDIO_CPSM_Dib
;

443 
	}
}

450 
ut8_t
 
	$SDIO_GCommdReڣ
()

452  (
ut8_t
)(
SDIO
->
RESPCMD
);

453 
	}
}

465 
ut32_t
 
	$SDIO_GReڣ
(
ut32_t
 
SDIO_RESP
)

467 
__IO
 
ut32_t
 
tmp
 = 0;

470 
	`as_m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

472 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

474  (*(
__IO
 
ut32_t
 *
tmp
);

475 
	}
}

503 
	$SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

505 
ut32_t
 
tmeg
 = 0;

508 
	`as_m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_DaInSu
->
SDIO_DaLgth
));

509 
	`as_m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_DaInSu
->
SDIO_DaBlockSize
));

510 
	`as_m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_DaInSu
->
SDIO_TnsrD
));

511 
	`as_m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_DaInSu
->
SDIO_TnsrMode
));

512 
	`as_m
(
	`IS_SDIO_DPSM
(
SDIO_DaInSu
->
SDIO_DPSM
));

516 
SDIO
->
DTIMER
 = 
SDIO_DaInSu
->
SDIO_DaTimeOut
;

520 
SDIO
->
DLEN
 = 
SDIO_DaInSu
->
SDIO_DaLgth
;

524 
tmeg
 = 
SDIO
->
DCTRL
;

526 
tmeg
 &
DCTRL_CLEAR_MASK
;

531 
tmeg
 |(
ut32_t
)
SDIO_DaInSu
->
SDIO_DaBlockSize
 | SDIO_DaInSu->
SDIO_TnsrD


532 | 
SDIO_DaInSu
->
SDIO_TnsrMode
 | SDIO_DaInSu->
SDIO_DPSM
;

535 
SDIO
->
DCTRL
 = 
tmeg
;

536 
	}
}

544 
	$SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
)

547 
SDIO_DaInSu
->
SDIO_DaTimeOut
 = 0xFFFFFFFF;

548 
SDIO_DaInSu
->
SDIO_DaLgth
 = 0x00;

549 
SDIO_DaInSu
->
SDIO_DaBlockSize
 = 
SDIO_DaBlockSize_1b
;

550 
SDIO_DaInSu
->
SDIO_TnsrD
 = 
SDIO_TnsrD_ToCd
;

551 
SDIO_DaInSu
->
SDIO_TnsrMode
 = 
SDIO_TnsrMode_Block
;

552 
SDIO_DaInSu
->
SDIO_DPSM
 = 
SDIO_DPSM_Dib
;

553 
	}
}

560 
ut32_t
 
	$SDIO_GDaCou
()

562  
SDIO
->
DCOUNT
;

563 
	}
}

570 
ut32_t
 
	$SDIO_RdDa
()

572  
SDIO
->
FIFO
;

573 
	}
}

580 
	$SDIO_WreDa
(
ut32_t
 
Da
)

582 
SDIO
->
FIFO
 = 
Da
;

583 
	}
}

590 
ut32_t
 
	$SDIO_GFIFOCou
()

592  
SDIO
->
FIFOCNT
;

593 
	}
}

619 
	$SDIO_SSDIORdWa
(
FuniڮS
 
NewS
)

622 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

624 *(
__IO
 
ut32_t
 *
DCTRL_RWSTART_BB
 = (ut32_t
NewS
;

625 
	}
}

633 
	$SDIO_StSDIORdWa
(
FuniڮS
 
NewS
)

636 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

638 *(
__IO
 
ut32_t
 *
DCTRL_RWSTOP_BB
 = (ut32_t
NewS
;

639 
	}
}

649 
	$SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
)

652 
	`as_m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_RdWaMode
));

654 *(
__IO
 
ut32_t
 *
DCTRL_RWMOD_BB
 = 
SDIO_RdWaMode
;

655 
	}
}

663 
	$SDIO_SSDIOOti
(
FuniڮS
 
NewS
)

666 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

668 *(
__IO
 
ut32_t
 *
DCTRL_SDIOEN_BB
 = (ut32_t)
NewS
;

669 
	}
}

677 
	$SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
)

680 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

682 *(
__IO
 
ut32_t
 *
CMD_SDIOSUSPEND_BB
 = (ut32_t)
NewS
;

683 
	}
}

709 
	$SDIO_CommdComiCmd
(
FuniڮS
 
NewS
)

712 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

714 *(
__IO
 
ut32_t
 *
CMD_ENCMDCOMPL_BB
 = (ut32_t)
NewS
;

715 
	}
}

723 
	$SDIO_CEATAITCmd
(
FuniڮS
 
NewS
)

726 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

728 *(
__IO
 
ut32_t
 *
CMD_NIEN_BB
 = (ut32_t)((~((ut32_t)
NewS
)) & ((uint32_t)0x1));

729 
	}
}

737 
	$SDIO_SdCEATACmd
(
FuniڮS
 
NewS
)

740 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

742 *(
__IO
 
ut32_t
 *
CMD_ATACMD_BB
 = (ut32_t)
NewS
;

743 
	}
}

769 
	$SDIO_DMACmd
(
FuniڮS
 
NewS
)

772 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

774 *(
__IO
 
ut32_t
 *
DCTRL_DMAEN_BB
 = (ut32_t)
NewS
;

775 
	}
}

827 
	$SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
)

830 
	`as_m
(
	`IS_SDIO_IT
(
SDIO_IT
));

831 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

833 i(
NewS
 !
DISABLE
)

836 
SDIO
->
MASK
 |
SDIO_IT
;

841 
SDIO
->
MASK
 &~
SDIO_IT
;

843 
	}
}

875 
FgStus
 
	$SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
)

877 
FgStus
 
bus
 = 
RESET
;

880 
	`as_m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

882 i((
SDIO
->
STA
 & 
SDIO_FLAG
!(
ut32_t
)
RESET
)

884 
bus
 = 
SET
;

888 
bus
 = 
RESET
;

890  
bus
;

891 
	}
}

912 
	$SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
)

915 
	`as_m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

917 
SDIO
->
ICR
 = 
SDIO_FLAG
;

918 
	}
}

951 
ITStus
 
	$SDIO_GITStus
(
ut32_t
 
SDIO_IT
)

953 
ITStus
 
bus
 = 
RESET
;

956 
	`as_m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

957 i((
SDIO
->
STA
 & 
SDIO_IT
!(
ut32_t
)
RESET
)

959 
bus
 = 
SET
;

963 
bus
 = 
RESET
;

965  
bus
;

966 
	}
}

987 
	$SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
)

990 
	`as_m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

992 
SDIO
->
ICR
 = 
SDIO_IT
;

993 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_spdifrx.c

34 
	~"m32f4xx_dix.h
"

35 
	~"m32f4xx_rcc.h
"

45 #i
defed
(
STM32F446xx
)

48 
	#CR_CLEAR_MASK
 0x000000FE7

	)

85 
	$SPDIFRX_DeIn
()

88 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPDIFRX
, 
ENABLE
);

90 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPDIFRX
, 
DISABLE
);

91 
	}
}

104 
	$SPDIFRX_In
(
SPDIFRX_InTyDef
* 
SPDIFRX_InSu
)

106 
ut32_t
 
tmeg
 = 0;

109 
	`as_m
(
	`IS_STEREO_MODE
(
SPDIFRX_InSu
->
SPDIFRX_SoMode
));

110 
	`as_m
(
	`IS_SPDIFRX_INPUT_SELECT
(
SPDIFRX_InSu
->
SPDIFRX_IutSei
));

111 
	`as_m
(
	`IS_SPDIFRX_MAX_RETRIES
(
SPDIFRX_InSu
->
SPDIFRX_Rrs
));

112 
	`as_m
(
	`IS_SPDIFRX_WAIT_FOR_ACTIVITY
(
SPDIFRX_InSu
->
SPDIFRX_WaFAivy
));

113 
	`as_m
(
	`IS_SPDIFRX_CHANNEL
(
SPDIFRX_InSu
->
SPDIFRX_ChlSei
));

114 
	`as_m
(
	`IS_SPDIFRX_DATA_FORMAT
(
SPDIFRX_InSu
->
SPDIFRX_DaFm
));

118 
tmeg
 = 
SPDIFRX
->
CR
;

120 
tmeg
 &
CR_CLEAR_MASK
;

130 
tmeg
 |(
ut32_t
)(
SPDIFRX_InSu
->
SPDIFRX_IutSei
 | SPDIFRX_InSu->
SPDIFRX_WaFAivy
 |

131 
SPDIFRX_InSu
->
SPDIFRX_Rrs
 | SPDIFRX_InSu->
SPDIFRX_ChlSei
 |

132 
SPDIFRX_InSu
->
SPDIFRX_DaFm
 | SPDIFRX_InSu->
SPDIFRX_SoMode


136 
SPDIFRX
->
CR
 = 
tmeg
;

137 
	}
}

145 
	$SPDIFRX_SuIn
(
SPDIFRX_InTyDef
* 
SPDIFRX_InSu
)

149 
SPDIFRX_InSu
->
SPDIFRX_IutSei
 = 
SPDIFRX_Iut_IN0
;

151 
SPDIFRX_InSu
->
SPDIFRX_WaFAivy
 = 
SPDIFRX_WaFAivy_On
;

153 
SPDIFRX_InSu
->
SPDIFRX_Rrs
 = 
SPDIFRX_16MAX_RETRIES
;

155 
SPDIFRX_InSu
->
SPDIFRX_ChlSei
 = 
SPDIFRX_Se_Chl_A
;

157 
SPDIFRX_InSu
->
SPDIFRX_DaFm
 = 
SPDIFRX_MSB_DaFm
;

159 
SPDIFRX_InSu
->
SPDIFRX_SoMode
 = 
SPDIFRX_SoMode_Ebd
;

160 
	}
}

168 
	$SPDIFRX_SPambTyB
(
FuniڮS
 
NewS
)

171 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

173 i(
NewS
 !
DISABLE
)

176 
SPDIFRX
->
CR
 |
SPDIFRX_CR_PTMSK
;

181 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_PTMSK
);

183 
	}
}

191 
	$SPDIFRX_SUrDaChlStusBs
(
FuniڮS
 
NewS
)

194 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

196 i(
NewS
 !
DISABLE
)

199 
SPDIFRX
->
CR
 |
SPDIFRX_CR_CUMSK
;

204 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_CUMSK
);

206 
	}
}

214 
	$SPDIFRX_SVidyB
(
FuniڮS
 
NewS
)

217 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

219 i(
NewS
 !
DISABLE
)

222 
SPDIFRX
->
CR
 |
SPDIFRX_CR_VMSK
;

227 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_VMSK
);

229 
	}
}

237 
	$SPDIFRX_SPyB
(
FuniڮS
 
NewS
)

240 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

242 i(
NewS
 !
DISABLE
)

245 
SPDIFRX
->
CR
 |
SPDIFRX_CR_PMSK
;

250 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_PMSK
);

252 
	}
}

260 
	$SPDIFRX_RxDMACmd
(
FuniڮS
 
NewS
)

263 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

265 i(
NewS
 !
DISABLE
)

268 
SPDIFRX
->
CR
 |
SPDIFRX_CR_RXDMAEN
;

273 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_RXDMAEN
);

275 
	}
}

283 
	$SPDIFRX_CbDMACmd
(
FuniڮS
 
NewS
)

286 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

288 i(
NewS
 !
DISABLE
)

291 
SPDIFRX
->
CR
 |
SPDIFRX_CR_CBDMAEN
;

296 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_CBDMAEN
);

298 
	}
}

309 
	$SPDIFRX_Cmd
(
ut32_t
 
SPDIFRX_S
)

312 
	`as_m
(
	`IS_SPDIFRX_STATE
(
SPDIFRX_S
));

315 
SPDIFRX
->
CR
 &~(
SPDIFRX_CR_SPDIFEN
);

317 
SPDIFRX
->
CR
 |
SPDIFRX_S
;

318 
	}
}

335 
	$SPDIFRX_ITCfig
(
ut32_t
 
SPDIFRX_IT
, 
FuniڮS
 
NewS
)

338 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

339 
	`as_m
(
	`IS_SPDIFRX_CONFIG_IT
(
SPDIFRX_IT
));

341 i(
NewS
 !
DISABLE
)

344 
SPDIFRX
->
IMR
 |
SPDIFRX_IT
;

349 
SPDIFRX
->
IMR
 &~(
SPDIFRX_IT
);

351 
	}
}

368 
FgStus
 
	$SPDIFRX_GFgStus
(
ut32_t
 
SPDIFRX_FLAG
)

370 
FgStus
 
bus
 = 
RESET
;

373 
	`as_m
(
	`IS_SPDIFRX_FLAG
(
SPDIFRX_FLAG
));

376 i((
SPDIFRX
->
SR
 & 
SPDIFRX_FLAG
!(
ut32_t
)
RESET
)

379 
bus
 = 
SET
;

384 
bus
 = 
RESET
;

387  
bus
;

388 
	}
}

401 
	$SPDIFRX_CˬFg
(
ut32_t
 
SPDIFRX_FLAG
)

404 
	`as_m
(
	`IS_SPDIFRX_CLEAR_FLAG
(
SPDIFRX_FLAG
));

407 
SPDIFRX
->
IFCR
 |
SPDIFRX_FLAG
;

408 
	}
}

423 
ITStus
 
	$SPDIFRX_GITStus
(
ut32_t
 
SPDIFRX_IT
)

425 
ITStus
 
bus
 = 
RESET
;

426 
ut32_t
 
abˡus
 = 0;

429 
	`as_m
(
	`IS_SPDIFRX_CONFIG_IT
(
SPDIFRX_IT
));

432 
abˡus
 = (
SPDIFRX
->
IMR
 & 
SPDIFRX_IT
) ;

435 i(((
SPDIFRX
->
SR
 & 
SPDIFRX_IT
!(
ut32_t
)
RESET
&& (
abˡus
 != (uint32_t)RESET))

438 
bus
 = 
SET
;

443 
bus
 = 
RESET
;

446  
bus
;

447 
	}
}

468 
	$SPDIFRX_CˬITPdgB
(
ut32_t
 
SPDIFRX_IT
)

471 
	`as_m
(
	`IS_SPDIFRX_CLEAR_FLAG
(
SPDIFRX_IT
));

474 
SPDIFRX
->
IFCR
 |
SPDIFRX_IT
;

475 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_spi.c

159 
	~"m32f4xx_i.h
"

160 
	~"m32f4xx_rcc.h
"

175 
	#CR1_CLEAR_MASK
 ((
ut16_t
)0x3040)

	)

176 
	#I2SCFGR_CLEAR_MASK
 ((
ut16_t
)0xF040)

	)

179 
	#PLLCFGR_PPLR_MASK
 ((
ut32_t
)0x70000000)

	)

180 
	#PLLCFGR_PPLN_MASK
 ((
ut32_t
)0x00007FC0)

	)

182 
	#SPI_CR2_FRF
 ((
ut16_t
)0x0010)

	)

183 
	#SPI_SR_TIFRFE
 ((
ut16_t
)0x0100)

	)

224 
	$SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
)

227 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

229 i(
SPIx
 =
SPI1
)

232 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
ENABLE
);

234 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI1
, 
DISABLE
);

236 i(
SPIx
 =
SPI2
)

239 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
ENABLE
);

241 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI2
, 
DISABLE
);

243 i(
SPIx
 =
SPI3
)

246 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
ENABLE
);

248 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_SPI3
, 
DISABLE
);

250 i(
SPIx
 =
SPI4
)

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
ENABLE
);

255 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI4
, 
DISABLE
);

257 i(
SPIx
 =
SPI5
)

260 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
ENABLE
);

262 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI5
, 
DISABLE
);

266 i(
SPIx
 =
SPI6
)

269 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
ENABLE
);

271 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SPI6
, 
DISABLE
);

274 
	}
}

284 
	$SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
)

286 
ut16_t
 
tmeg
 = 0;

289 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

292 
	`as_m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_InSu
->
SPI_Dei
));

293 
	`as_m
(
	`IS_SPI_MODE
(
SPI_InSu
->
SPI_Mode
));

294 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_InSu
->
SPI_DaSize
));

295 
	`as_m
(
	`IS_SPI_CPOL
(
SPI_InSu
->
SPI_CPOL
));

296 
	`as_m
(
	`IS_SPI_CPHA
(
SPI_InSu
->
SPI_CPHA
));

297 
	`as_m
(
	`IS_SPI_NSS
(
SPI_InSu
->
SPI_NSS
));

298 
	`as_m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_InSu
->
SPI_BaudRePsr
));

299 
	`as_m
(
	`IS_SPI_FIRST_BIT
(
SPI_InSu
->
SPI_FB
));

300 
	`as_m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_InSu
->
SPI_CRCPynoml
));

304 
tmeg
 = 
SPIx
->
CR1
;

306 
tmeg
 &
CR1_CLEAR_MASK
;

315 
tmeg
 |(
ut16_t
)((
ut32_t
)
SPI_InSu
->
SPI_Dei
 | SPI_InSu->
SPI_Mode
 |

316 
SPI_InSu
->
SPI_DaSize
 | SPI_InSu->
SPI_CPOL
 |

317 
SPI_InSu
->
SPI_CPHA
 | SPI_InSu->
SPI_NSS
 |

318 
SPI_InSu
->
SPI_BaudRePsr
 | SPI_InSu->
SPI_FB
);

320 
SPIx
->
CR1
 = 
tmeg
;

323 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SMOD
);

326 
SPIx
->
CRCPR
 = 
SPI_InSu
->
SPI_CRCPynoml
;

327 
	}
}

348 
	$I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
)

350 
ut16_t
 
tmeg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
ckngth
 = 1;

351 
ut32_t
 
tmp
 = 0, 
i2sk
 = 0;

352 #ide
I2S_EXTERNAL_CLOCK_VAL


353 
ut32_t
 
lm
 = 0, 

 = 0, 

 = 0;

357 
	`as_m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

358 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

359 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

360 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

361 
	`as_m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_InSu
->
I2S_MCLKOuut
));

362 
	`as_m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_InSu
->
I2S_AudioFq
));

363 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

367 
SPIx
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

368 
SPIx
->
I2SPR
 = 0x0002;

371 
tmeg
 = 
SPIx
->
I2SCFGR
;

374 if(
I2S_InSu
->
I2S_AudioFq
 =
I2S_AudioFq_Deu
)

376 
i2sodd
 = (
ut16_t
)0;

377 
i2sdiv
 = (
ut16_t
)2;

383 if(
I2S_InSu
->
I2S_DaFm
 =
I2S_DaFm_16b
)

386 
ckngth
 = 1;

391 
ckngth
 = 2;

398 #ifde
I2S_EXTERNAL_CLOCK_VAL


400 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) == 0)

402 
RCC
->
CFGR
 |(
ut32_t
)
RCC_CFGR_I2SSRC
;

406 
i2sk
 = 
I2S_EXTERNAL_CLOCK_VAL
;

410 i((
RCC
->
CFGR
 & 
RCC_CFGR_I2SSRC
) != 0)

412 
RCC
->
CFGR
 &~(
ut32_t
)
RCC_CFGR_I2SSRC
;

416 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SN
) >> 6) & \

417 (
RCC_PLLI2SCFGR_PLLI2SN
 >> 6));

420 

 = (
ut32_t
)(((
RCC
->
PLLI2SCFGR
 & 
RCC_PLLI2SCFGR_PLLI2SR
) >> 28) & \

421 (
RCC_PLLI2SCFGR_PLLI2SR
 >> 28));

424 
lm
 = (
ut32_t
)(
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
);

426 if((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
=
RCC_PLLCFGR_PLLSRC_HSE
)

429 
i2sk
 = (
ut32_t
)(((
HSE_VALUE
 / 
lm
* 

/ 

);

433 
i2sk
 = (
ut32_t
)(((
HSI_VALUE
 / 
lm
* 

/ 

);

438 if(
I2S_InSu
->
I2S_MCLKOuut
 =
I2S_MCLKOuut_Eb
)

441 
tmp
 = (
ut16_t
)(((((
i2sk
 / 256* 10/ 
I2S_InSu
->
I2S_AudioFq
)) + 5);

446 
tmp
 = (
ut16_t
)(((((
i2sk
 / (32 * 
ckngth
)*10 ) / 
I2S_InSu
->
I2S_AudioFq
)) + 5);

450 
tmp
 =mp / 10;

453 
i2sodd
 = (
ut16_t
)(
tmp
 & (uint16_t)0x0001);

456 
i2sdiv
 = (
ut16_t
)((
tmp
 - 
i2sodd
) / 2);

459 
i2sodd
 = (
ut16_t
) (i2sodd << 8);

463 i((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

466 
i2sdiv
 = 2;

467 
i2sodd
 = 0;

471 
SPIx
->
I2SPR
 = (
ut16_t
)((ut16_t)
i2sdiv
 | (ut16_t)(
i2sodd
 | (ut16_t)
I2S_InSu
->
I2S_MCLKOuut
));

474 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
I2S_InSu
->
I2S_Mode
 | \

475 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

476 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

479 
SPIx
->
I2SCFGR
 = 
tmeg
;

480 
	}
}

487 
	$SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
)

491 
SPI_InSu
->
SPI_Dei
 = 
SPI_Dei_2Les_FuDuex
;

493 
SPI_InSu
->
SPI_Mode
 = 
SPI_Mode_Sve
;

495 
SPI_InSu
->
SPI_DaSize
 = 
SPI_DaSize_8b
;

497 
SPI_InSu
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

499 
SPI_InSu
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

501 
SPI_InSu
->
SPI_NSS
 = 
SPI_NSS_Hd
;

503 
SPI_InSu
->
SPI_BaudRePsr
 = 
SPI_BaudRePsr_2
;

505 
SPI_InSu
->
SPI_FB
 = 
SPI_FB_MSB
;

507 
SPI_InSu
->
SPI_CRCPynoml
 = 7;

508 
	}
}

515 
	$I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
)

519 
I2S_InSu
->
I2S_Mode
 = 
I2S_Mode_SveTx
;

522 
I2S_InSu
->
I2S_Sndd
 = 
I2S_Sndd_Phls
;

525 
I2S_InSu
->
I2S_DaFm
 = 
I2S_DaFm_16b
;

528 
I2S_InSu
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Dib
;

531 
I2S_InSu
->
I2S_AudioFq
 = 
I2S_AudioFq_Deu
;

534 
I2S_InSu
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

535 
	}
}

544 
	$SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

547 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

548 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

549 i(
NewS
 !
DISABLE
)

552 
SPIx
->
CR1
 |
SPI_CR1_SPE
;

557 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_SPE
);

559 
	}
}

569 
	$I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

572 
	`as_m
(
	`IS_SPI_23_PERIPH_EXT
(
SPIx
));

573 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

575 i(
NewS
 !
DISABLE
)

578 
SPIx
->
I2SCFGR
 |
SPI_I2SCFGR_I2SE
;

583 
SPIx
->
I2SCFGR
 &(
ut16_t
)~((ut16_t)
SPI_I2SCFGR_I2SE
);

585 
	}
}

596 
	$SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
)

599 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

600 
	`as_m
(
	`IS_SPI_DATASIZE
(
SPI_DaSize
));

602 
SPIx
->
CR1
 &(
ut16_t
)~
SPI_DaSize_16b
;

604 
SPIx
->
CR1
 |
SPI_DaSize
;

605 
	}
}

616 
	$SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
)

619 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

620 
	`as_m
(
	`IS_SPI_DIRECTION
(
SPI_Dei
));

621 i(
SPI_Dei
 =
SPI_Dei_Tx
)

624 
SPIx
->
CR1
 |
SPI_Dei_Tx
;

629 
SPIx
->
CR1
 &
SPI_Dei_Rx
;

631 
	}
}

642 
	$SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
)

645 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

646 
	`as_m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIlSo
));

647 i(
SPI_NSSIlSo
 !
SPI_NSSIlSo_Ret
)

650 
SPIx
->
CR1
 |
SPI_NSSIlSo_S
;

655 
SPIx
->
CR1
 &
SPI_NSSIlSo_Ret
;

657 
	}
}

666 
	$SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

669 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

670 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

671 i(
NewS
 !
DISABLE
)

674 
SPIx
->
CR2
 |(
ut16_t
)
SPI_CR2_SSOE
;

679 
SPIx
->
CR2
 &(
ut16_t
)~((ut16_t)
SPI_CR2_SSOE
);

681 
	}
}

697 
	$SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

700 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

701 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

703 i(
NewS
 !
DISABLE
)

706 
SPIx
->
CR2
 |
SPI_CR2_FRF
;

711 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_CR2_FRF
;

713 
	}
}

734 
	$I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
)

736 
ut16_t
 
tmeg
 = 0, 
tmp
 = 0;

739 
	`as_m
(
	`IS_I2S_EXT_PERIPH
(
I2Sxext
));

740 
	`as_m
(
	`IS_I2S_MODE
(
I2S_InSu
->
I2S_Mode
));

741 
	`as_m
(
	`IS_I2S_STANDARD
(
I2S_InSu
->
I2S_Sndd
));

742 
	`as_m
(
	`IS_I2S_DATA_FORMAT
(
I2S_InSu
->
I2S_DaFm
));

743 
	`as_m
(
	`IS_I2S_CPOL
(
I2S_InSu
->
I2S_CPOL
));

747 
I2Sxext
->
I2SCFGR
 &
I2SCFGR_CLEAR_MASK
;

748 
I2Sxext
->
I2SPR
 = 0x0002;

751 
tmeg
 = 
I2Sxext
->
I2SCFGR
;

754 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaTx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveTx
))

756 
tmp
 = 
I2S_Mode_SveRx
;

760 i((
I2S_InSu
->
I2S_Mode
 =
I2S_Mode_MaRx
|| (I2S_InSu->I2S_Mod=
I2S_Mode_SveRx
))

762 
tmp
 = 
I2S_Mode_SveTx
;

768 
tmeg
 |(
ut16_t
)((ut16_t)
SPI_I2SCFGR_I2SMOD
 | (ut16_t)(
tmp
 | \

769 (
ut16_t
)(
I2S_InSu
->
I2S_Sndd
 | (ut16_t)(I2S_InSu->
I2S_DaFm
 | \

770 (
ut16_t
)
I2S_InSu
->
I2S_CPOL
))));

773 
I2Sxext
->
I2SCFGR
 = 
tmeg
;

774 
	}
}

808 
ut16_t
 
	$SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
)

811 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

814  
SPIx
->
DR
;

815 
	}
}

824 
	$SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
)

827 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

830 
SPIx
->
DR
 = 
Da
;

831 
	}
}

914 
	$SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
)

917 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

918 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

919 i(
NewS
 !
DISABLE
)

922 
SPIx
->
CR1
 |
SPI_CR1_CRCEN
;

927 
SPIx
->
CR1
 &(
ut16_t
)~((ut16_t)
SPI_CR1_CRCEN
);

929 
	}
}

936 
	$SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
)

939 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

942 
SPIx
->
CR1
 |
SPI_CR1_CRCNEXT
;

943 
	}
}

954 
ut16_t
 
	$SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
)

956 
ut16_t
 
eg
 = 0;

958 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

959 
	`as_m
(
	`IS_SPI_CRC
(
SPI_CRC
));

960 i(
SPI_CRC
 !
SPI_CRC_Rx
)

963 
eg
 = 
SPIx
->
TXCRCR
;

968 
eg
 = 
SPIx
->
RXCRCR
;

971  
eg
;

972 
	}
}

979 
ut16_t
 
	$SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
)

982 
	`as_m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

985  
SPIx
->
CRCPR
;

986 
	}
}

1016 
	$SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
)

1019 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1020 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1021 
	`as_m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

1023 i(
NewS
 !
DISABLE
)

1026 
SPIx
->
CR2
 |
SPI_I2S_DMAReq
;

1031 
SPIx
->
CR2
 &(
ut16_t
)~
SPI_I2S_DMAReq
;

1033 
	}
}

1124 
	$SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
)

1126 
ut16_t
 
pos
 = 0, 
mask
 = 0 ;

1129 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1130 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1131 
	`as_m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

1134 
pos
 = 
SPI_I2S_IT
 >> 4;

1137 
mask
 = (
ut16_t
)1 << (ut16_t)
pos
;

1139 i(
NewS
 !
DISABLE
)

1142 
SPIx
->
CR2
 |
mask
;

1147 
SPIx
->
CR2
 &(
ut16_t
)~
mask
;

1149 
	}
}

1168 
FgStus
 
	$SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1170 
FgStus
 
bus
 = 
RESET
;

1172 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1173 
	`as_m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

1176 i((
SPIx
->
SR
 & 
SPI_I2S_FLAG
!(
ut16_t
)
RESET
)

1179 
bus
 = 
SET
;

1184 
bus
 = 
RESET
;

1187  
bus
;

1188 
	}
}

1209 
	$SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
)

1212 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1213 
	`as_m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

1216 
SPIx
->
SR
 = (
ut16_t
)~
SPI_I2S_FLAG
;

1217 
	}
}

1234 
ITStus
 
	$SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1236 
ITStus
 
bus
 = 
RESET
;

1237 
ut16_t
 
pos
 = 0, 
mask
 = 0, 
abˡus
 = 0;

1240 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1241 
	`as_m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

1244 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1247 
mask
 = 
SPI_I2S_IT
 >> 4;

1250 
mask
 = 0x01 << itmask;

1253 
abˡus
 = (
SPIx
->
CR2
 & 
mask
) ;

1256 i(((
SPIx
->
SR
 & 
pos
!(
ut16_t
)
RESET
&& 
abˡus
)

1259 
bus
 = 
SET
;

1264 
bus
 = 
RESET
;

1267  
bus
;

1268 
	}
}

1289 
	$SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
)

1291 
ut16_t
 
pos
 = 0;

1293 
	`as_m
(
	`IS_SPI_ALL_PERIPH_EXT
(
SPIx
));

1294 
	`as_m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

1297 
pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

1300 
SPIx
->
SR
 = (
ut16_t
)~
pos
;

1301 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_syscfg.c

50 
	~"m32f4xx_syscfg.h
"

51 
	~"m32f4xx_rcc.h
"

65 
	#SYSCFG_OFFSET
 (
SYSCFG_BASE
 - 
PERIPH_BASE
)

	)

68 
	#MEMRMP_OFFSET
 
SYSCFG_OFFSET


	)

69 
	#UFB_MODE_BNumb
 ((
ut8_t
)0x8)

	)

70 
	#UFB_MODE_BB
 (
PERIPH_BB_BASE
 + (
MEMRMP_OFFSET
 * 32+ (
UFB_MODE_BNumb
 * 4))

	)

74 
	#PMC_OFFSET
 (
SYSCFG_OFFSET
 + 0x04)

	)

75 
	#MII_RMII_SEL_BNumb
 ((
ut8_t
)0x17)

	)

76 
	#PMC_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
PMC_OFFSET
 * 32+ (
MII_RMII_SEL_BNumb
 * 4))

	)

80 
	#CMPCR_OFFSET
 (
SYSCFG_OFFSET
 + 0x20)

	)

81 
	#CMP_PD_BNumb
 ((
ut8_t
)0x00)

	)

82 
	#CMPCR_CMP_PD_BB
 (
PERIPH_BB_BASE
 + (
CMPCR_OFFSET
 * 32+ (
CMP_PD_BNumb
 * 4))

	)

99 
	$SYSCFG_DeIn
()

101 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
ENABLE
);

102 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_SYSCFG
, 
DISABLE
);

103 
	}
}

118 
	$SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
)

121 
	`as_m
(
	`IS_SYSCFG_MEMORY_REMAP_CONFING
(
SYSCFG_MemyRem
));

123 
SYSCFG
->
MEMRMP
 = 
SYSCFG_MemyRem
;

124 
	}
}

139 
	$SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
)

142 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

144 *(
__IO
 
ut32_t
 *
UFB_MODE_BB
 = (ut32_t)
NewS
;

145 
	}
}

162 
	$SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
)

164 
ut32_t
 
tmp
 = 0x00;

167 
	`as_m
(
	`IS_EXTI_PORT_SOURCE
(
EXTI_PtSourGPIOx
));

168 
	`as_m
(
	`IS_EXTI_PIN_SOURCE
(
EXTI_PSourx
));

170 
tmp
 = ((
ut32_t
)0x0F<< (0x04 * (
EXTI_PSourx
 & (
ut8_t
)0x03));

171 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] &~
tmp
;

172 
SYSCFG
->
EXTICR
[
EXTI_PSourx
 >> 0x02] |(((
ut32_t
)
EXTI_PtSourGPIOx
<< (0x04 * (EXTI_PSourx & (
ut8_t
)0x03)));

173 
	}
}

183 
	$SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
)

185 
	`as_m
(
	`IS_SYSCFG_ETH_MEDIA_INTERFACE
(
SYSCFG_ETH_MedI
));

187 *(
__IO
 
ut32_t
 *
PMC_MII_RMII_SEL_BB
 = 
SYSCFG_ETH_MedI
;

188 
	}
}

200 
	$SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
)

203 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

205 *(
__IO
 
ut32_t
 *
CMPCR_CMP_PD_BB
 = (ut32_t)
NewS
;

206 
	}
}

213 
FgStus
 
	$SYSCFG_GComntiClStus
()

215 
FgStus
 
bus
 = 
RESET
;

217 i((
SYSCFG
->
CMPCR
 & 
SYSCFG_CMPCR_READY
 ) !(
ut32_t
)
RESET
)

219 
bus
 = 
SET
;

223 
bus
 = 
RESET
;

225  
bus
;

226 
	}
}

228 #i
defed
(
STM32F410xx
)

239 
	$SYSCFG_BakCfig
(
ut32_t
 
SYSCFG_Bak
)

242 
	`as_m
(
	`IS_SYSCFG_LOCK_CONFIG
(
SYSCFG_Bak
));

244 
SYSCFG
->
CFGR2
 |(
ut32_t

SYSCFG_Bak
;

245 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_tim.c

119 
	~"m32f4xx_tim.h
"

120 
	~"m32f4xx_rcc.h
"

135 
	#SMCR_ETR_MASK
 ((
ut16_t
)0x00FF)

	)

136 
	#CCMR_OFFSET
 ((
ut16_t
)0x0018)

	)

137 
	#CCER_CCE_SET
 ((
ut16_t
)0x0001)

	)

138 
	#CCER_CCNE_SET
 ((
ut16_t
)0x0004)

	)

139 
	#CCMR_OC13M_MASK
 ((
ut16_t
)0xFF8F)

	)

140 
	#CCMR_OC24M_MASK
 ((
ut16_t
)0x8FFF)

	)

145 
TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

146 
ut16_t
 
TIM_ICFr
);

147 
TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

148 
ut16_t
 
TIM_ICFr
);

149 
TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

150 
ut16_t
 
TIM_ICFr
);

151 
TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

152 
ut16_t
 
TIM_ICFr
);

200 
	$TIM_DeIn
(
TIM_TyDef
* 
TIMx
)

203 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

205 i(
TIMx
 =
TIM1
)

207 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

208 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM1
, 
DISABLE
);

210 i(
TIMx
 =
TIM2
)

212 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

213 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM2
, 
DISABLE
);

215 i(
TIMx
 =
TIM3
)

217 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

218 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM3
, 
DISABLE
);

220 i(
TIMx
 =
TIM4
)

222 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

223 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM4
, 
DISABLE
);

225 i(
TIMx
 =
TIM5
)

227 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

228 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM5
, 
DISABLE
);

230 i(
TIMx
 =
TIM6
)

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

233 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM6
, 
DISABLE
);

235 i(
TIMx
 =
TIM7
)

237 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

238 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM7
, 
DISABLE
);

240 i(
TIMx
 =
TIM8
)

242 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

243 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM8
, 
DISABLE
);

245 i(
TIMx
 =
TIM9
)

247 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

248 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM9
, 
DISABLE
);

250 i(
TIMx
 =
TIM10
)

252 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

253 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM10
, 
DISABLE
);

255 i(
TIMx
 =
TIM11
)

257 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

258 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_TIM11
, 
DISABLE
);

260 i(
TIMx
 =
TIM12
)

262 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

263 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM12
, 
DISABLE
);

265 i(
TIMx
 =
TIM13
)

267 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

268 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM13
, 
DISABLE
);

272 i(
TIMx
 =
TIM14
)

274 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
ENABLE
);

275 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_TIM14
, 
DISABLE
);

278 
	}
}

288 
	$TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

290 
ut16_t
 
tmp1
 = 0;

293 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

294 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBaInSu
->
TIM_CouMode
));

295 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBaInSu
->
TIM_ClockDivisi
));

297 
tmp1
 = 
TIMx
->
CR1
;

299 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
)||

300 (
TIMx
 =
TIM2
|| (TIMx =
TIM3
)||

301 (
TIMx
 =
TIM4
|| (TIMx =
TIM5
))

304 
tmp1
 &(
ut16_t
)(~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
));

305 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_CouMode
;

308 if((
TIMx
 !
TIM6
&& (TIMx !
TIM7
))

311 
tmp1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

312 
tmp1
 |(
ut32_t
)
TIM_TimeBaInSu
->
TIM_ClockDivisi
;

315 
TIMx
->
CR1
 = 
tmp1
;

318 
TIMx
->
ARR
 = 
TIM_TimeBaInSu
->
TIM_Piod
 ;

321 
TIMx
->
PSC
 = 
TIM_TimeBaInSu
->
TIM_Psr
;

323 i((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

326 
TIMx
->
RCR
 = 
TIM_TimeBaInSu
->
TIM_RiCou
;

331 
TIMx
->
EGR
 = 
TIM_PSCRdMode_Immed
;

332 
	}
}

340 
	$TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
)

343 
TIM_TimeBaInSu
->
TIM_Piod
 = 0xFFFFFFFF;

344 
TIM_TimeBaInSu
->
TIM_Psr
 = 0x0000;

345 
TIM_TimeBaInSu
->
TIM_ClockDivisi
 = 
TIM_CKD_DIV1
;

346 
TIM_TimeBaInSu
->
TIM_CouMode
 = 
TIM_CouMode_Up
;

347 
TIM_TimeBaInSu
->
TIM_RiCou
 = 0x0000;

348 
	}
}

360 
	$TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
)

363 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

364 
	`as_m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCRdMode
));

366 
TIMx
->
PSC
 = 
Psr
;

368 
TIMx
->
EGR
 = 
TIM_PSCRdMode
;

369 
	}
}

383 
	$TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
)

385 
ut16_t
 
tmp1
 = 0;

388 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

389 
	`as_m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouMode
));

391 
tmp1
 = 
TIMx
->
CR1
;

394 
tmp1
 &(
ut16_t
)~(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
);

397 
tmp1
 |
TIM_CouMode
;

400 
TIMx
->
CR1
 = 
tmp1
;

401 
	}
}

409 
	$TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
)

412 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

415 
TIMx
->
CNT
 = 
Cou
;

416 
	}
}

424 
	$TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
)

427 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

430 
TIMx
->
ARR
 = 
Autܖd
;

431 
	}
}

438 
ut32_t
 
	$TIM_GCou
(
TIM_TyDef
* 
TIMx
)

441 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

444  
TIMx
->
CNT
;

445 
	}
}

452 
ut16_t
 
	$TIM_GPsr
(
TIM_TyDef
* 
TIMx
)

455 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

458  
TIMx
->
PSC
;

459 
	}
}

468 
	$TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

471 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

472 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

474 i(
NewS
 !
DISABLE
)

477 
TIMx
->
CR1
 |
TIM_CR1_UDIS
;

482 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_UDIS
;

484 
	}
}

497 
	$TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
)

500 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

501 
	`as_m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_UpdeSour
));

503 i(
TIM_UpdeSour
 !
TIM_UpdeSour_Glob
)

506 
TIMx
->
CR1
 |
TIM_CR1_URS
;

511 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_URS
;

513 
	}
}

522 
	$TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

525 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

526 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

528 i(
NewS
 !
DISABLE
)

531 
TIMx
->
CR1
 |
TIM_CR1_ARPE
;

536 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_ARPE
;

538 
	}
}

549 
	$TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
)

552 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

553 
	`as_m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

556 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_OPM
;

559 
TIMx
->
CR1
 |
TIM_OPMode
;

560 
	}
}

572 
	$TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
)

575 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

576 
	`as_m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

579 
TIMx
->
CR1
 &(
ut16_t
)(~
TIM_CR1_CKD
);

582 
TIMx
->
CR1
 |
TIM_CKD
;

583 
	}
}

592 
	$TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

595 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

596 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

598 i(
NewS
 !
DISABLE
)

601 
TIMx
->
CR1
 |
TIM_CR1_CEN
;

606 
TIMx
->
CR1
 &(
ut16_t
)~
TIM_CR1_CEN
;

608 
	}
}

673 
	$TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

675 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

678 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

679 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

680 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

681 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

684 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

687 
tmpcr
 = 
TIMx
->
CCER
;

689 
tmp2
 = 
TIMx
->
CR2
;

692 
tmpccmrx
 = 
TIMx
->
CCMR1
;

695 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

696 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC1S
;

698 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

701 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1P
;

703 
tmpcr
 |
TIM_OCInSu
->
TIM_OCPެy
;

706 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutS
;

708 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

710 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

711 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

712 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

713 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

716 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

718 
tmpcr
 |
TIM_OCInSu
->
TIM_OCNPެy
;

720 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NE
;

723 
tmpcr
 |
TIM_OCInSu
->
TIM_OuutNS
;

725 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1
;

726 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS1N
;

728 
tmp2
 |
TIM_OCInSu
->
TIM_OCIdS
;

730 
tmp2
 |
TIM_OCInSu
->
TIM_OCNIdS
;

733 
TIMx
->
CR2
 = 
tmp2
;

736 
TIMx
->
CCMR1
 = 
tmpccmrx
;

739 
TIMx
->
CCR1
 = 
TIM_OCInSu
->
TIM_Pul
;

742 
TIMx
->
CCER
 = 
tmpcr
;

743 
	}
}

754 
	$TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

756 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

759 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

760 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

761 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

762 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

765 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

768 
tmpcr
 = 
TIMx
->
CCER
;

770 
tmp2
 = 
TIMx
->
CR2
;

773 
tmpccmrx
 = 
TIMx
->
CCMR1
;

776 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

777 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR1_CC2S
;

780 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

783 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2P
;

785 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 4);

788 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 4);

790 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

792 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

793 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

794 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

795 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

798 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

800 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 4);

802 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NE
;

805 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 4);

807 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2
;

808 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS2N
;

810 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 2);

812 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 2);

815 
TIMx
->
CR2
 = 
tmp2
;

818 
TIMx
->
CCMR1
 = 
tmpccmrx
;

821 
TIMx
->
CCR2
 = 
TIM_OCInSu
->
TIM_Pul
;

824 
TIMx
->
CCER
 = 
tmpcr
;

825 
	}
}

835 
	$TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

837 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

840 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

841 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

842 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

843 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

846 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

849 
tmpcr
 = 
TIMx
->
CCER
;

851 
tmp2
 = 
TIMx
->
CR2
;

854 
tmpccmrx
 = 
TIMx
->
CCMR2
;

857 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

858 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC3S
;

860 
tmpccmrx
 |
TIM_OCInSu
->
TIM_OCMode
;

863 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

865 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 8);

868 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 8);

870 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

872 
	`as_m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCInSu
->
TIM_OuutNS
));

873 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCInSu
->
TIM_OCNPެy
));

874 
	`as_m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCInSu
->
TIM_OCNIdS
));

875 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

878 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

880 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNPެy
 << 8);

882 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NE
;

885 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutNS
 << 8);

887 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3
;

888 
tmp2
 &(
ut16_t
)~
TIM_CR2_OIS3N
;

890 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 4);

892 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCNIdS
 << 4);

895 
TIMx
->
CR2
 = 
tmp2
;

898 
TIMx
->
CCMR2
 = 
tmpccmrx
;

901 
TIMx
->
CCR3
 = 
TIM_OCInSu
->
TIM_Pul
;

904 
TIMx
->
CCER
 = 
tmpcr
;

905 
	}
}

915 
	$TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
)

917 
ut16_t
 
tmpccmrx
 = 0, 
tmpcr
 = 0, 
tmp2
 = 0;

920 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

921 
	`as_m
(
	`IS_TIM_OC_MODE
(
TIM_OCInSu
->
TIM_OCMode
));

922 
	`as_m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCInSu
->
TIM_OuutS
));

923 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCInSu
->
TIM_OCPެy
));

926 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

929 
tmpcr
 = 
TIMx
->
CCER
;

931 
tmp2
 = 
TIMx
->
CR2
;

934 
tmpccmrx
 = 
TIMx
->
CCMR2
;

937 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

938 
tmpccmrx
 &(
ut16_t
)~
TIM_CCMR2_CC4S
;

941 
tmpccmrx
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCMode
 << 8);

944 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

946 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCPެy
 << 12);

949 
tmpcr
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OuutS
 << 12);

951 if((
TIMx
 =
TIM1
|| (TIMx =
TIM8
))

953 
	`as_m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCInSu
->
TIM_OCIdS
));

955 
tmp2
 &=(
ut16_t
~
TIM_CR2_OIS4
;

957 
tmp2
 |(
ut16_t
)(
TIM_OCInSu
->
TIM_OCIdS
 << 6);

960 
TIMx
->
CR2
 = 
tmp2
;

963 
TIMx
->
CCMR2
 = 
tmpccmrx
;

966 
TIMx
->
CCR4
 = 
TIM_OCInSu
->
TIM_Pul
;

969 
TIMx
->
CCER
 = 
tmpcr
;

970 
	}
}

978 
	$TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
)

981 
TIM_OCInSu
->
TIM_OCMode
 = 
TIM_OCMode_Timg
;

982 
TIM_OCInSu
->
TIM_OuutS
 = 
TIM_OuutS_Dib
;

983 
TIM_OCInSu
->
TIM_OuutNS
 = 
TIM_OuutNS_Dib
;

984 
TIM_OCInSu
->
TIM_Pul
 = 0x00000000;

985 
TIM_OCInSu
->
TIM_OCPެy
 = 
TIM_OCPެy_High
;

986 
TIM_OCInSu
->
TIM_OCNPެy
 = 
TIM_OCPެy_High
;

987 
TIM_OCInSu
->
TIM_OCIdS
 = 
TIM_OCIdS_Ret
;

988 
TIM_OCInSu
->
TIM_OCNIdS
 = 
TIM_OCNIdS_Ret
;

989 
	}
}

1014 
	$TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
)

1016 
ut32_t
 
tmp
 = 0;

1017 
ut16_t
 
tmp1
 = 0;

1020 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1021 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1022 
	`as_m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

1024 
tmp
 = (
ut32_t

TIMx
;

1025 
tmp
 +
CCMR_OFFSET
;

1027 
tmp1
 = 
CCER_CCE_SET
 << (
ut16_t
)
TIM_Chl
;

1030 
TIMx
->
CCER
 &(
ut16_t
~
tmp1
;

1032 if((
TIM_Chl
 =
TIM_Chl_1
||(TIM_Ch=
TIM_Chl_3
))

1034 
tmp
 +(
TIM_Chl
>>1);

1037 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC13M_MASK
;

1040 *(
__IO
 
ut32_t
 *
tmp
 |
TIM_OCMode
;

1044 
tmp
 +(
ut16_t
)(
TIM_Chl
 - (uint16_t)4)>> (uint16_t)1;

1047 *(
__IO
 
ut32_t
 *
tmp
 &
CCMR_OC24M_MASK
;

1050 *(
__IO
 
ut32_t
 *
tmp
 |(
ut16_t
)(
TIM_OCMode
 << 8);

1052 
	}
}

1060 
	$TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
)

1063 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1066 
TIMx
->
CCR1
 = 
Com1
;

1067 
	}
}

1076 
	$TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
)

1079 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1082 
TIMx
->
CCR2
 = 
Com2
;

1083 
	}
}

1091 
	$TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
)

1094 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1097 
TIMx
->
CCR3
 = 
Com3
;

1098 
	}
}

1106 
	$TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
)

1109 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1112 
TIMx
->
CCR4
 = 
Com4
;

1113 
	}
}

1124 
	$TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1126 
ut16_t
 
tmpccmr1
 = 0;

1129 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1130 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1131 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1134 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1M
;

1137 
tmpccmr1
 |
TIM_FdAi
;

1140 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1141 
	}
}

1153 
	$TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1155 
ut16_t
 
tmpccmr1
 = 0;

1158 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1159 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1160 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1163 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2M
;

1166 
tmpccmr1
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1169 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1170 
	}
}

1181 
	$TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1183 
ut16_t
 
tmpccmr2
 = 0;

1186 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1187 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1189 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1192 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3M
;

1195 
tmpccmr2
 |
TIM_FdAi
;

1198 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1199 
	}
}

1210 
	$TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
)

1212 
ut16_t
 
tmpccmr2
 = 0;

1215 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1216 
	`as_m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FdAi
));

1217 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1220 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4M
;

1223 
tmpccmr2
 |(
ut16_t
)(
TIM_FdAi
 << 8);

1226 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1227 
	}
}

1238 
	$TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1240 
ut16_t
 
tmpccmr1
 = 0;

1243 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1244 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1246 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1249 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC1PE
);

1252 
tmpccmr1
 |
TIM_OCPld
;

1255 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1256 
	}
}

1268 
	$TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1270 
ut16_t
 
tmpccmr1
 = 0;

1273 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1274 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1276 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1279 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2PE
);

1282 
tmpccmr1
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1285 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1286 
	}
}

1297 
	$TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1299 
ut16_t
 
tmpccmr2
 = 0;

1302 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1303 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1305 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1308 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC3PE
);

1311 
tmpccmr2
 |
TIM_OCPld
;

1314 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1315 
	}
}

1326 
	$TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
)

1328 
ut16_t
 
tmpccmr2
 = 0;

1331 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1332 
	`as_m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCPld
));

1334 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1337 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4PE
);

1340 
tmpccmr2
 |(
ut16_t
)(
TIM_OCPld
 << 8);

1343 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1344 
	}
}

1355 
	$TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1357 
ut16_t
 
tmpccmr1
 = 0;

1360 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1361 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1364 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1367 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1FE
;

1370 
tmpccmr1
 |
TIM_OCFa
;

1373 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1374 
	}
}

1386 
	$TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1388 
ut16_t
 
tmpccmr1
 = 0;

1391 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1392 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1395 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1398 
tmpccmr1
 &(
ut16_t
)(~
TIM_CCMR1_OC2FE
);

1401 
tmpccmr1
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1404 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1405 
	}
}

1416 
	$TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1418 
ut16_t
 
tmpccmr2
 = 0;

1421 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1422 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1425 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1428 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3FE
;

1431 
tmpccmr2
 |
TIM_OCFa
;

1434 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1435 
	}
}

1446 
	$TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
)

1448 
ut16_t
 
tmpccmr2
 = 0;

1451 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1452 
	`as_m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa
));

1455 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1458 
tmpccmr2
 &(
ut16_t
)(~
TIM_CCMR2_OC4FE
);

1461 
tmpccmr2
 |(
ut16_t
)(
TIM_OCFa
 << 8);

1464 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1465 
	}
}

1476 
	$TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1478 
ut16_t
 
tmpccmr1
 = 0;

1481 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1482 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1484 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1487 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC1CE
;

1490 
tmpccmr1
 |
TIM_OCCˬ
;

1493 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1494 
	}
}

1506 
	$TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1508 
ut16_t
 
tmpccmr1
 = 0;

1511 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1512 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1514 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &(
ut16_t
)~
TIM_CCMR1_OC2CE
;

1520 
tmpccmr1
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1523 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1524 
	}
}

1535 
	$TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1537 
ut16_t
 
tmpccmr2
 = 0;

1540 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1541 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1543 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1546 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC3CE
;

1549 
tmpccmr2
 |
TIM_OCCˬ
;

1552 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1553 
	}
}

1564 
	$TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
)

1566 
ut16_t
 
tmpccmr2
 = 0;

1569 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1570 
	`as_m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCˬ
));

1572 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1575 
tmpccmr2
 &(
ut16_t
)~
TIM_CCMR2_OC4CE
;

1578 
tmpccmr2
 |(
ut16_t
)(
TIM_OCCˬ
 << 8);

1581 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1582 
	}
}

1593 
	$TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1595 
ut16_t
 
tmpcr
 = 0;

1598 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1599 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1601 
tmpcr
 = 
TIMx
->
CCER
;

1604 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC1P
);

1605 
tmpcr
 |
TIM_OCPެy
;

1608 
TIMx
->
CCER
 = 
tmpcr
;

1609 
	}
}

1620 
	$TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1622 
ut16_t
 
tmpcr
 = 0;

1624 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1625 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1627 
tmpcr
 = 
TIMx
->
CCER
;

1630 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC1NP
;

1631 
tmpcr
 |
TIM_OCNPެy
;

1634 
TIMx
->
CCER
 = 
tmpcr
;

1635 
	}
}

1647 
	$TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1649 
ut16_t
 
tmpcr
 = 0;

1652 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1653 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1655 
tmpcr
 = 
TIMx
->
CCER
;

1658 
tmpcr
 &(
ut16_t
)(~
TIM_CCER_CC2P
);

1659 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 4);

1662 
TIMx
->
CCER
 = 
tmpcr
;

1663 
	}
}

1674 
	$TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1676 
ut16_t
 
tmpcr
 = 0;

1679 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1680 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1682 
tmpcr
 = 
TIMx
->
CCER
;

1685 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC2NP
;

1686 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 4);

1689 
TIMx
->
CCER
 = 
tmpcr
;

1690 
	}
}

1701 
	$TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1703 
ut16_t
 
tmpcr
 = 0;

1706 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1707 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1709 
tmpcr
 = 
TIMx
->
CCER
;

1712 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3P
;

1713 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 8);

1716 
TIMx
->
CCER
 = 
tmpcr
;

1717 
	}
}

1728 
	$TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
)

1730 
ut16_t
 
tmpcr
 = 0;

1733 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1734 
	`as_m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPެy
));

1736 
tmpcr
 = 
TIMx
->
CCER
;

1739 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC3NP
;

1740 
tmpcr
 |(
ut16_t
)(
TIM_OCNPެy
 << 8);

1743 
TIMx
->
CCER
 = 
tmpcr
;

1744 
	}
}

1755 
	$TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
)

1757 
ut16_t
 
tmpcr
 = 0;

1760 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1761 
	`as_m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPެy
));

1763 
tmpcr
 = 
TIMx
->
CCER
;

1766 
tmpcr
 &(
ut16_t
)~
TIM_CCER_CC4P
;

1767 
tmpcr
 |(
ut16_t
)(
TIM_OCPެy
 << 12);

1770 
TIMx
->
CCER
 = 
tmpcr
;

1771 
	}
}

1786 
	$TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
)

1788 
ut16_t
 
tmp
 = 0;

1791 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1792 
	`as_m
(
	`IS_TIM_CHANNEL
(
TIM_Chl
));

1793 
	`as_m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1795 
tmp
 = 
CCER_CCE_SET
 << 
TIM_Chl
;

1798 
TIMx
->
CCER
 &(
ut16_t
)~ 
tmp
;

1801 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCx
 << 
TIM_Chl
);

1802 
	}
}

1816 
	$TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
)

1818 
ut16_t
 
tmp
 = 0;

1821 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1822 
	`as_m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_Chl
));

1823 
	`as_m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

1825 
tmp
 = 
CCER_CCNE_SET
 << 
TIM_Chl
;

1828 
TIMx
->
CCER
 &(
ut16_t
~
tmp
;

1831 
TIMx
->
CCER
 |(
ut16_t
)(
TIM_CCxN
 << 
TIM_Chl
);

1832 
	}
}

1900 
	$TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1903 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1904 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICInSu
->
TIM_ICPެy
));

1905 
	`as_m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICInSu
->
TIM_ICSei
));

1906 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICInSu
->
TIM_ICPsr
));

1907 
	`as_m
(
	`IS_TIM_IC_FILTER
(
TIM_ICInSu
->
TIM_ICFr
));

1909 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

1912 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1913 
TIM_ICInSu
->
TIM_ICSei
,

1914 
TIM_ICInSu
->
TIM_ICFr
);

1916 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1918 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_2
)

1921 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1922 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1923 
TIM_ICInSu
->
TIM_ICSei
,

1924 
TIM_ICInSu
->
TIM_ICFr
);

1926 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1928 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_3
)

1931 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1932 
	`TI3_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1933 
TIM_ICInSu
->
TIM_ICSei
,

1934 
TIM_ICInSu
->
TIM_ICFr
);

1936 
	`TIM_SIC3Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1941 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1942 
	`TI4_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
,

1943 
TIM_ICInSu
->
TIM_ICSei
,

1944 
TIM_ICInSu
->
TIM_ICFr
);

1946 
	`TIM_SIC4Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

1948 
	}
}

1956 
	$TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
)

1959 
TIM_ICInSu
->
TIM_Chl
 = 
TIM_Chl_1
;

1960 
TIM_ICInSu
->
TIM_ICPެy
 = 
TIM_ICPެy_Risg
;

1961 
TIM_ICInSu
->
TIM_ICSei
 = 
TIM_ICSei_DeTI
;

1962 
TIM_ICInSu
->
TIM_ICPsr
 = 
TIM_ICPSC_DIV1
;

1963 
TIM_ICInSu
->
TIM_ICFr
 = 0x00;

1964 
	}
}

1975 
	$TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
)

1977 
ut16_t
 
icposެy
 = 
TIM_ICPެy_Risg
;

1978 
ut16_t
 
icposei
 = 
TIM_ICSei_DeTI
;

1981 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1984 i(
TIM_ICInSu
->
TIM_ICPެy
 =
TIM_ICPެy_Risg
)

1986 
icposެy
 = 
TIM_ICPެy_Flg
;

1990 
icposެy
 = 
TIM_ICPެy_Risg
;

1993 i(
TIM_ICInSu
->
TIM_ICSei
 =
TIM_ICSei_DeTI
)

1995 
icposei
 = 
TIM_ICSei_IndeTI
;

1999 
icposei
 = 
TIM_ICSei_DeTI
;

2001 i(
TIM_ICInSu
->
TIM_Chl
 =
TIM_Chl_1
)

2004 
	`TI1_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2005 
TIM_ICInSu
->
TIM_ICFr
);

2007 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2009 
	`TI2_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2011 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2016 
	`TI2_Cfig
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPެy
, TIM_ICInSu->
TIM_ICSei
,

2017 
TIM_ICInSu
->
TIM_ICFr
);

2019 
	`TIM_SIC2Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2021 
	`TI1_Cfig
(
TIMx
, 
icposެy
, 
icposei
, 
TIM_ICInSu
->
TIM_ICFr
);

2023 
	`TIM_SIC1Psr
(
TIMx
, 
TIM_ICInSu
->
TIM_ICPsr
);

2025 
	}
}

2032 
ut32_t
 
	$TIM_GCtu1
(
TIM_TyDef
* 
TIMx
)

2035 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2038  
TIMx
->
CCR1
;

2039 
	}
}

2047 
ut32_t
 
	$TIM_GCtu2
(
TIM_TyDef
* 
TIMx
)

2050 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2053  
TIMx
->
CCR2
;

2054 
	}
}

2061 
ut32_t
 
	$TIM_GCtu3
(
TIM_TyDef
* 
TIMx
)

2064 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2067  
TIMx
->
CCR3
;

2068 
	}
}

2075 
ut32_t
 
	$TIM_GCtu4
(
TIM_TyDef
* 
TIMx
)

2078 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2081  
TIMx
->
CCR4
;

2082 
	}
}

2095 
	$TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2098 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2099 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2102 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC1PSC
;

2105 
TIMx
->
CCMR1
 |
TIM_ICPSC
;

2106 
	}
}

2120 
	$TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2123 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2124 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2127 
TIMx
->
CCMR1
 &(
ut16_t
)~
TIM_CCMR1_IC2PSC
;

2130 
TIMx
->
CCMR1
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2131 
	}
}

2144 
	$TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2147 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2148 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2151 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC3PSC
;

2154 
TIMx
->
CCMR2
 |
TIM_ICPSC
;

2155 
	}
}

2168 
	$TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
)

2171 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2172 
	`as_m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2175 
TIMx
->
CCMR2
 &(
ut16_t
)~
TIM_CCMR2_IC4PSC
;

2178 
TIMx
->
CCMR2
 |(
ut16_t
)(
TIM_ICPSC
 << 8);

2179 
	}
}

2221 
	$TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
)

2224 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2225 
	`as_m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRInSu
->
TIM_OSSRS
));

2226 
	`as_m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRInSu
->
TIM_OSSIS
));

2227 
	`as_m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRInSu
->
TIM_LOCKLev
));

2228 
	`as_m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRInSu
->
TIM_Bak
));

2229 
	`as_m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRInSu
->
TIM_BakPެy
));

2230 
	`as_m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRInSu
->
TIM_AutomicOuut
));

2234 
TIMx
->
BDTR
 = (
ut32_t
)
TIM_BDTRInSu
->
TIM_OSSRS
 | TIM_BDTRInSu->
TIM_OSSIS
 |

2235 
TIM_BDTRInSu
->
TIM_LOCKLev
 | TIM_BDTRInSu->
TIM_DdTime
 |

2236 
TIM_BDTRInSu
->
TIM_Bak
 | TIM_BDTRInSu->
TIM_BakPެy
 |

2237 
TIM_BDTRInSu
->
TIM_AutomicOuut
;

2238 
	}
}

2246 
	$TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
)

2249 
TIM_BDTRInSu
->
TIM_OSSRS
 = 
TIM_OSSRS_Dib
;

2250 
TIM_BDTRInSu
->
TIM_OSSIS
 = 
TIM_OSSIS_Dib
;

2251 
TIM_BDTRInSu
->
TIM_LOCKLev
 = 
TIM_LOCKLev_OFF
;

2252 
TIM_BDTRInSu
->
TIM_DdTime
 = 0x00;

2253 
TIM_BDTRInSu
->
TIM_Bak
 = 
TIM_Bak_Dib
;

2254 
TIM_BDTRInSu
->
TIM_BakPެy
 = 
TIM_BakPެy_Low
;

2255 
TIM_BDTRInSu
->
TIM_AutomicOuut
 = 
TIM_AutomicOuut_Dib
;

2256 
	}
}

2265 
	$TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2268 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2269 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2271 i(
NewS
 !
DISABLE
)

2274 
TIMx
->
BDTR
 |
TIM_BDTR_MOE
;

2279 
TIMx
->
BDTR
 &(
ut16_t
)~
TIM_BDTR_MOE
;

2281 
	}
}

2290 
	$TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2293 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2294 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2296 i(
NewS
 !
DISABLE
)

2299 
TIMx
->
CR2
 |
TIM_CR2_CCUS
;

2304 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCUS
;

2306 
	}
}

2315 
	$TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2318 
	`as_m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

2319 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2320 i(
NewS
 !
DISABLE
)

2323 
TIMx
->
CR2
 |
TIM_CR2_CCPC
;

2328 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCPC
;

2330 
	}
}

2372 
	$TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
)

2375 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2376 
	`as_m
(
	`IS_TIM_IT
(
TIM_IT
));

2377 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2379 i(
NewS
 !
DISABLE
)

2382 
TIMx
->
DIER
 |
TIM_IT
;

2387 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_IT
;

2389 
	}
}

2410 
	$TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
)

2413 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2414 
	`as_m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_EvtSour
));

2417 
TIMx
->
EGR
 = 
TIM_EvtSour
;

2418 
	}
}

2443 
FgStus
 
	$TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2445 
ITStus
 
bus
 = 
RESET
;

2447 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2448 
	`as_m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2451 i((
TIMx
->
SR
 & 
TIM_FLAG
!(
ut16_t
)
RESET
)

2453 
bus
 = 
SET
;

2457 
bus
 = 
RESET
;

2459  
bus
;

2460 
	}
}

2485 
	$TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
)

2488 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2491 
TIMx
->
SR
 = (
ut16_t
)~
TIM_FLAG
;

2492 
	}
}

2513 
ITStus
 
	$TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2515 
ITStus
 
bus
 = 
RESET
;

2516 
ut16_t
 
us
 = 0x0, 
ab
 = 0x0;

2518 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2519 
	`as_m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2521 
us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2523 
ab
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2524 i((
us
 !(
ut16_t
)
RESET
&& (
ab
 != (uint16_t)RESET))

2526 
bus
 = 
SET
;

2530 
bus
 = 
RESET
;

2532  
bus
;

2533 
	}
}

2554 
	$TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
)

2557 
	`as_m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2560 
TIMx
->
SR
 = (
ut16_t
)~
TIM_IT
;

2561 
	}
}

2591 
	$TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
)

2594 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2595 
	`as_m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa
));

2596 
	`as_m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABurLgth
));

2599 
TIMx
->
DCR
 = 
TIM_DMABa
 | 
TIM_DMABurLgth
;

2600 
	}
}

2618 
	$TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
)

2621 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2622 
	`as_m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASour
));

2623 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2625 i(
NewS
 !
DISABLE
)

2628 
TIMx
->
DIER
 |
TIM_DMASour
;

2633 
TIMx
->
DIER
 &(
ut16_t
)~
TIM_DMASour
;

2635 
	}
}

2644 
	$TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

2647 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2648 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

2650 i(
NewS
 !
DISABLE
)

2653 
TIMx
->
CR2
 |
TIM_CR2_CCDS
;

2658 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_CCDS
;

2660 
	}
}

2683 
	$TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
)

2686 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2689 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2690 
	}
}

2704 
	$TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2707 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2708 
	`as_m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2711 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_IutTriggSour
);

2714 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2715 
	}
}

2734 
	$TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

2735 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
)

2738 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2739 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPެy
));

2740 
	`as_m
(
	`IS_TIM_IC_FILTER
(
ICFr
));

2743 i(
TIM_TIxExCLKSour
 =
TIM_TIxExCLK1Sour_TI2
)

2745 
	`TI2_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2749 
	`TI1_Cfig
(
TIMx
, 
TIM_ICPެy
, 
TIM_ICSei_DeTI
, 
ICFr
);

2752 
	`TIM_SeIutTrigg
(
TIMx
, 
TIM_TIxExCLKSour
);

2754 
TIMx
->
SMCR
 |
TIM_SveMode_Ex1
;

2755 
	}
}

2774 
	$TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2775 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2777 
ut16_t
 
tmpsm
 = 0;

2780 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2781 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2782 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2783 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2785 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2788 
tmpsm
 = 
TIMx
->
SMCR
;

2791 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2794 
tmpsm
 |
TIM_SveMode_Ex1
;

2797 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2798 
tmpsm
 |
TIM_TS_ETRF
;

2801 
TIMx
->
SMCR
 = 
tmpsm
;

2802 
	}
}

2821 
	$TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

2822 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

2825 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2826 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

2827 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

2828 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

2831 
	`TIM_ETRCfig
(
TIMx
, 
TIM_ExtTRGPsr
, 
TIM_ExtTRGPެy
, 
ExtTRGFr
);

2834 
TIMx
->
SMCR
 |
TIM_SMCR_ECE
;

2835 
	}
}

2892 
	$TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
)

2894 
ut16_t
 
tmpsm
 = 0;

2897 
	`as_m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

2898 
	`as_m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IutTriggSour
));

2901 
tmpsm
 = 
TIMx
->
SMCR
;

2904 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_TS
;

2907 
tmpsm
 |
TIM_IutTriggSour
;

2910 
TIMx
->
SMCR
 = 
tmpsm
;

2911 
	}
}

2935 
	$TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
)

2938 
	`as_m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

2939 
	`as_m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSour
));

2942 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_MMS
;

2944 
TIMx
->
CR2
 |
TIM_TRGOSour
;

2945 
	}
}

2959 
	$TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
)

2962 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2963 
	`as_m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SveMode
));

2966 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_SMS
;

2969 
TIMx
->
SMCR
 |
TIM_SveMode
;

2970 
	}
}

2982 
	$TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
)

2985 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2986 
	`as_m
(
	`IS_TIM_MSM_STATE
(
TIM_MaSveMode
));

2989 
TIMx
->
SMCR
 &(
ut16_t
)~
TIM_SMCR_MSM
;

2992 
TIMx
->
SMCR
 |
TIM_MaSveMode
;

2993 
	}
}

3012 
	$TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

3013 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
)

3015 
ut16_t
 
tmpsm
 = 0;

3018 
	`as_m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

3019 
	`as_m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGPsr
));

3020 
	`as_m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPެy
));

3021 
	`as_m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFr
));

3023 
tmpsm
 = 
TIMx
->
SMCR
;

3026 
tmpsm
 &
SMCR_ETR_MASK
;

3029 
tmpsm
 |(
ut16_t
)(
TIM_ExtTRGPsr
 | (ut16_t)(
TIM_ExtTRGPެy
 | (ut16_t)(
ExtTRGFr
 << (uint16_t)8)));

3032 
TIMx
->
SMCR
 = 
tmpsm
;

3033 
	}
}

3070 
	$TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

3071 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
)

3073 
ut16_t
 
tmpsm
 = 0;

3074 
ut16_t
 
tmpccmr1
 = 0;

3075 
ut16_t
 
tmpcr
 = 0;

3078 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3079 
	`as_m
(
	`IS_TIM_ENCODER_MODE
(
TIM_EncodMode
));

3080 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1Pެy
));

3081 
	`as_m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2Pެy
));

3084 
tmpsm
 = 
TIMx
->
SMCR
;

3087 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3090 
tmpcr
 = 
TIMx
->
CCER
;

3093 
tmpsm
 &(
ut16_t
)~
TIM_SMCR_SMS
;

3094 
tmpsm
 |
TIM_EncodMode
;

3097 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_CC2S
);

3098 
tmpccmr1
 |
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

3101 
tmpcr
 &((
ut16_t
)~
TIM_CCER_CC1P
& ((ut16_t)~
TIM_CCER_CC2P
);

3102 
tmpcr
 |(
ut16_t
)(
TIM_IC1Pެy
 | (ut16_t)(
TIM_IC2Pެy
 << (uint16_t)4));

3105 
TIMx
->
SMCR
 = 
tmpsm
;

3108 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3111 
TIMx
->
CCER
 = 
tmpcr
;

3112 
	}
}

3122 
	$TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
)

3125 
	`as_m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

3126 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

3128 i(
NewS
 !
DISABLE
)

3131 
TIMx
->
CR2
 |
TIM_CR2_TI1S
;

3136 
TIMx
->
CR2
 &(
ut16_t
)~
TIM_CR2_TI1S
;

3138 
	}
}

3173 
	$TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
)

3176 
	`as_m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

3177 
	`as_m
(
	`IS_TIM_REMAP
(
TIM_Rem
));

3180 
TIMx
->
OR
 = 
TIM_Rem
;

3181 
	}
}

3204 
	$TI1_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3205 
ut16_t
 
TIM_ICFr
)

3207 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0;

3210 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC1E
;

3211 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3212 
tmpcr
 = 
TIMx
->
CCER
;

3215 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR1_IC1F
);

3216 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3219 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
);

3220 
tmpcr
 |(
ut16_t
)(
TIM_ICPެy
 | (ut16_t)
TIM_CCER_CC1E
);

3223 
TIMx
->
CCMR1
 = 
tmpccmr1
;

3224 
TIMx
->
CCER
 = 
tmpcr
;

3225 
	}
}

3245 
	$TI2_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3246 
ut16_t
 
TIM_ICFr
)

3248 
ut16_t
 
tmpccmr1
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3251 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC2E
;

3252 
tmpccmr1
 = 
TIMx
->
CCMR1
;

3253 
tmpcr
 = 
TIMx
->
CCER
;

3254 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 4);

3257 
tmpccmr1
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3258 
tmpccmr1
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3259 
tmpccmr1
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3262 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
);

3263 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC2E
);

3266 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

3267 
TIMx
->
CCER
 = 
tmpcr
;

3268 
	}
}

3287 
	$TI3_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3288 
ut16_t
 
TIM_ICFr
)

3290 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3293 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC3E
;

3294 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3295 
tmpcr
 = 
TIMx
->
CCER
;

3296 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 8);

3299 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC1S
& ((ut16_t)~
TIM_CCMR2_IC3F
);

3300 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 | (ut16_t)(
TIM_ICFr
 << (uint16_t)4));

3303 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
);

3304 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC3E
);

3307 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3308 
TIMx
->
CCER
 = 
tmpcr
;

3309 
	}
}

3328 
	$TI4_Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPެy
, ut16_
TIM_ICSei
,

3329 
ut16_t
 
TIM_ICFr
)

3331 
ut16_t
 
tmpccmr2
 = 0, 
tmpcr
 = 0, 
tmp
 = 0;

3334 
TIMx
->
CCER
 &(
ut16_t
)~
TIM_CCER_CC4E
;

3335 
tmpccmr2
 = 
TIMx
->
CCMR2
;

3336 
tmpcr
 = 
TIMx
->
CCER
;

3337 
tmp
 = (
ut16_t
)(
TIM_ICPެy
 << 12);

3340 
tmpccmr2
 &((
ut16_t
)~
TIM_CCMR1_CC2S
& ((ut16_t)~
TIM_CCMR1_IC2F
);

3341 
tmpccmr2
 |(
ut16_t
)(
TIM_ICSei
 << 8);

3342 
tmpccmr2
 |(
ut16_t
)(
TIM_ICFr
 << 12);

3345 
tmpcr
 &(
ut16_t
)~(
TIM_CCER_CC4P
 | 
TIM_CCER_CC4NP
);

3346 
tmpcr
 |(
ut16_t
)(
tmp
 | (ut16_t)
TIM_CCER_CC4E
);

3349 
TIMx
->
CCMR2
 = 
tmpccmr2
;

3350 
TIMx
->
CCER
 = 
tmpcr
 ;

3351 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_usart.c

92 
	~"m32f4xx_u.h
"

93 
	~"m32f4xx_rcc.h
"

108 
	#CR1_CLEAR_MASK
 ((
ut16_t
)(
USART_CR1_M
 | 
USART_CR1_PCE
 | \

109 
USART_CR1_PS
 | 
USART_CR1_TE
 | \

110 
USART_CR1_RE
))

	)

113 
	#CR2_CLOCK_CLEAR_MASK
 ((
ut16_t
)(
USART_CR2_CLKEN
 | 
USART_CR2_CPOL
 | \

114 
USART_CR2_CPHA
 | 
USART_CR2_LBCL
))

	)

117 
	#CR3_CLEAR_MASK
 ((
ut16_t
)(
USART_CR3_RTSE
 | 
USART_CR3_CTSE
))

	)

120 
	#IT_MASK
 ((
ut16_t
)0x001F)

	)

187 
	$USART_DeIn
(
USART_TyDef
* 
USARTx
)

190 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

192 i(
USARTx
 =
USART1
)

194 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
ENABLE
);

195 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART1
, 
DISABLE
);

197 i(
USARTx
 =
USART2
)

199 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
ENABLE
);

200 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART2
, 
DISABLE
);

202 i(
USARTx
 =
USART3
)

204 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
ENABLE
);

205 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_USART3
, 
DISABLE
);

207 i(
USARTx
 =
UART4
)

209 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
ENABLE
);

210 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART4
, 
DISABLE
);

212 i(
USARTx
 =
UART5
)

214 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
ENABLE
);

215 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART5
, 
DISABLE
);

217 i(
USARTx
 =
USART6
)

219 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
ENABLE
);

220 
	`RCC_APB2PhRetCmd
(
RCC_APB2Ph_USART6
, 
DISABLE
);

222 i(
USARTx
 =
UART7
)

224 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
ENABLE
);

225 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART7
, 
DISABLE
);

229 i(
USARTx
 =
UART8
)

231 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
ENABLE
);

232 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_UART8
, 
DISABLE
);

235 
	}
}

246 
	$USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
)

248 
ut32_t
 
tmeg
 = 0x00, 
bock
 = 0x00;

249 
ut32_t
 
gdivid
 = 0x00;

250 
ut32_t
 
aiڮdivid
 = 0x00;

251 
RCC_ClocksTyDef
 
RCC_ClocksStus
;

254 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

255 
	`as_m
(
	`IS_USART_BAUDRATE
(
USART_InSu
->
USART_BaudRe
));

256 
	`as_m
(
	`IS_USART_WORD_LENGTH
(
USART_InSu
->
USART_WdLgth
));

257 
	`as_m
(
	`IS_USART_STOPBITS
(
USART_InSu
->
USART_StBs
));

258 
	`as_m
(
	`IS_USART_PARITY
(
USART_InSu
->
USART_Py
));

259 
	`as_m
(
	`IS_USART_MODE
(
USART_InSu
->
USART_Mode
));

260 
	`as_m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_InSu
->
USART_HdweFlowCڌ
));

263 i(
USART_InSu
->
USART_HdweFlowCڌ
 !
USART_HdweFlowCڌ_Ne
)

265 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

269 
tmeg
 = 
USARTx
->
CR2
;

272 
tmeg
 &(
ut32_t
)~((ut32_t)
USART_CR2_STOP
);

276 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_StBs
;

279 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

282 
tmeg
 = 
USARTx
->
CR1
;

285 
tmeg
 &(
ut32_t
)~((ut32_t)
CR1_CLEAR_MASK
);

291 
tmeg
 |(
ut32_t
)
USART_InSu
->
USART_WdLgth
 | USART_InSu->
USART_Py
 |

292 
USART_InSu
->
USART_Mode
;

295 
USARTx
->
CR1
 = (
ut16_t
)
tmeg
;

298 
tmeg
 = 
USARTx
->
CR3
;

301 
tmeg
 &(
ut32_t
)~((ut32_t)
CR3_CLEAR_MASK
);

305 
tmeg
 |
USART_InSu
->
USART_HdweFlowCڌ
;

308 
USARTx
->
CR3
 = (
ut16_t
)
tmeg
;

312 
	`RCC_GClocksFq
(&
RCC_ClocksStus
);

314 i((
USARTx
 =
USART1
|| (USARTx =
USART6
))

316 
bock
 = 
RCC_ClocksStus
.
PCLK2_Fqucy
;

320 
bock
 = 
RCC_ClocksStus
.
PCLK1_Fqucy
;

324 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

327 
gdivid
 = ((25 * 
bock
/ (2 * (
USART_InSu
->
USART_BaudRe
)));

332 
gdivid
 = ((25 * 
bock
/ (4 * (
USART_InSu
->
USART_BaudRe
)));

334 
tmeg
 = (
gdivid
 / 100) << 4;

337 
aiڮdivid
 = 
gdivid
 - (100 * (
tmeg
 >> 4));

340 i((
USARTx
->
CR1
 & 
USART_CR1_OVER8
) != 0)

342 
tmeg
 |((((
aiڮdivid
 * 8+ 50/ 100)& ((
ut8_t
)0x07);

346 
tmeg
 |((((
aiڮdivid
 * 16+ 50/ 100)& ((
ut8_t
)0x0F);

350 
USARTx
->
BRR
 = (
ut16_t
)
tmeg
;

351 
	}
}

359 
	$USART_SuIn
(
USART_InTyDef
* 
USART_InSu
)

362 
USART_InSu
->
USART_BaudRe
 = 9600;

363 
USART_InSu
->
USART_WdLgth
 = 
USART_WdLgth_8b
;

364 
USART_InSu
->
USART_StBs
 = 
USART_StBs_1
;

365 
USART_InSu
->
USART_Py
 = 
USART_Py_No
 ;

366 
USART_InSu
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

367 
USART_InSu
->
USART_HdweFlowCڌ
 = 
USART_HdweFlowCڌ_Ne
;

368 
	}
}

379 
	$USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
)

381 
ut32_t
 
tmeg
 = 0x00;

383 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

384 
	`as_m
(
	`IS_USART_CLOCK
(
USART_ClockInSu
->
USART_Clock
));

385 
	`as_m
(
	`IS_USART_CPOL
(
USART_ClockInSu
->
USART_CPOL
));

386 
	`as_m
(
	`IS_USART_CPHA
(
USART_ClockInSu
->
USART_CPHA
));

387 
	`as_m
(
	`IS_USART_LASTBIT
(
USART_ClockInSu
->
USART_LaB
));

390 
tmeg
 = 
USARTx
->
CR2
;

392 
tmeg
 &(
ut32_t
)~((ut32_t)
CR2_CLOCK_CLEAR_MASK
);

398 
tmeg
 |(
ut32_t
)
USART_ClockInSu
->
USART_Clock
 | USART_ClockInSu->
USART_CPOL
 |

399 
USART_ClockInSu
->
USART_CPHA
 | USART_ClockInSu->
USART_LaB
;

401 
USARTx
->
CR2
 = (
ut16_t
)
tmeg
;

402 
	}
}

410 
	$USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
)

413 
USART_ClockInSu
->
USART_Clock
 = 
USART_Clock_Dib
;

414 
USART_ClockInSu
->
USART_CPOL
 = 
USART_CPOL_Low
;

415 
USART_ClockInSu
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

416 
USART_ClockInSu
->
USART_LaB
 = 
USART_LaB_Dib
;

417 
	}
}

427 
	$USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

430 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

431 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

433 i(
NewS
 !
DISABLE
)

436 
USARTx
->
CR1
 |
USART_CR1_UE
;

441 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_UE
);

443 
	}
}

453 
	$USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
)

456 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

459 
USARTx
->
GTPR
 &
USART_GTPR_GT
;

461 
USARTx
->
GTPR
 |
USART_Psr
;

462 
	}
}

474 
	$USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

477 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

478 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

480 i(
NewS
 !
DISABLE
)

483 
USARTx
->
CR1
 |
USART_CR1_OVER8
;

488 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_OVER8
);

490 
	}
}

500 
	$USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

503 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

504 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

506 i(
NewS
 !
DISABLE
)

509 
USARTx
->
CR3
 |
USART_CR3_ONEBIT
;

514 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_ONEBIT
);

516 
	}
}

557 
	$USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
)

560 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

561 
	`as_m
(
	`IS_USART_DATA
(
Da
));

564 
USARTx
->
DR
 = (
Da
 & (
ut16_t
)0x01FF);

565 
	}
}

573 
ut16_t
 
	$USART_ReiveDa
(
USART_TyDef
* 
USARTx
)

576 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

579  (
ut16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

580 
	}
}

625 
	$USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
)

628 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

629 
	`as_m
(
	`IS_USART_ADDRESS
(
USART_Addss
));

632 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_ADD
);

634 
USARTx
->
CR2
 |
USART_Addss
;

635 
	}
}

645 
	$USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

648 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

649 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

651 i(
NewS
 !
DISABLE
)

654 
USARTx
->
CR1
 |
USART_CR1_RWU
;

659 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_RWU
);

661 
	}
}

672 
	$USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
)

675 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

676 
	`as_m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

678 
USARTx
->
CR1
 &(
ut16_t
)~((ut16_t)
USART_CR1_WAKE
);

679 
USARTx
->
CR1
 |
USART_WakeUp
;

680 
	}
}

741 
	$USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
)

744 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

745 
	`as_m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINBakDeLgth
));

747 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LBDL
);

748 
USARTx
->
CR2
 |
USART_LINBakDeLgth
;

749 
	}
}

759 
	$USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

762 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

763 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

765 i(
NewS
 !
DISABLE
)

768 
USARTx
->
CR2
 |
USART_CR2_LINEN
;

773 
USARTx
->
CR2
 &(
ut16_t
)~((ut16_t)
USART_CR2_LINEN
);

775 
	}
}

783 
	$USART_SdBak
(
USART_TyDef
* 
USARTx
)

786 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

789 
USARTx
->
CR1
 |
USART_CR1_SBK
;

790 
	}
}

836 
	$USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

839 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

840 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

842 i(
NewS
 !
DISABLE
)

845 
USARTx
->
CR3
 |
USART_CR3_HDSEL
;

850 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_HDSEL
);

852 
	}
}

920 
	$USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
)

923 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

926 
USARTx
->
GTPR
 &
USART_GTPR_PSC
;

928 
USARTx
->
GTPR
 |(
ut16_t
)((ut16_t)
USART_GudTime
 << 0x08);

929 
	}
}

939 
	$USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

942 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

943 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

944 i(
NewS
 !
DISABLE
)

947 
USARTx
->
CR3
 |
USART_CR3_SCEN
;

952 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_SCEN
);

954 
	}
}

964 
	$USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

967 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

968 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

969 i(
NewS
 !
DISABLE
)

972 
USARTx
->
CR3
 |
USART_CR3_NACK
;

977 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_NACK
);

979 
	}
}

1035 
	$USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
)

1038 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1039 
	`as_m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

1041 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IRLP
);

1042 
USARTx
->
CR3
 |
USART_IrDAMode
;

1043 
	}
}

1053 
	$USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
)

1056 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1057 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1059 i(
NewS
 !
DISABLE
)

1062 
USARTx
->
CR3
 |
USART_CR3_IREN
;

1067 
USARTx
->
CR3
 &(
ut16_t
)~((ut16_t)
USART_CR3_IREN
);

1069 
	}
}

1099 
	$USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
)

1102 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1103 
	`as_m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

1104 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1106 i(
NewS
 !
DISABLE
)

1110 
USARTx
->
CR3
 |
USART_DMAReq
;

1116 
USARTx
->
CR3
 &(
ut16_t
)~
USART_DMAReq
;

1118 
	}
}

1231 
	$USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
)

1233 
ut32_t
 
ug
 = 0x00, 
pos
 = 0x00, 
mask
 = 0x00;

1234 
ut32_t
 
uxba
 = 0x00;

1236 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1237 
	`as_m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

1238 
	`as_m
(
	`IS_FUNCTIONAL_STATE
(
NewS
));

1241 i(
USART_IT
 =
USART_IT_CTS
)

1243 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1246 
uxba
 = (
ut32_t
)
USARTx
;

1249 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1252 
pos
 = 
USART_IT
 & 
IT_MASK
;

1253 
mask
 = (((
ut32_t
)0x01<< 
pos
);

1255 i(
ug
 == 0x01)

1257 
uxba
 += 0x0C;

1259 i(
ug
 == 0x02)

1261 
uxba
 += 0x10;

1265 
uxba
 += 0x14;

1267 i(
NewS
 !
DISABLE
)

1269 *(
__IO
 
ut32_t
*)
uxba
 |
mask
;

1273 *(
__IO
 
ut32_t
*)
uxba
 &~
mask
;

1275 
	}
}

1295 
FgStus
 
	$USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1297 
FgStus
 
bus
 = 
RESET
;

1299 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1300 
	`as_m
(
	`IS_USART_FLAG
(
USART_FLAG
));

1303 i(
USART_FLAG
 =
USART_FLAG_CTS
)

1305 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1308 i((
USARTx
->
SR
 & 
USART_FLAG
!(
ut16_t
)
RESET
)

1310 
bus
 = 
SET
;

1314 
bus
 = 
RESET
;

1316  
bus
;

1317 
	}
}

1344 
	$USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
)

1347 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1348 
	`as_m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

1351 i((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

1353 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1356 
USARTx
->
SR
 = (
ut16_t
)~
USART_FLAG
;

1357 
	}
}

1378 
ITStus
 
	$USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1380 
ut32_t
 
bpos
 = 0x00, 
mask
 = 0x00, 
ug
 = 0x00;

1381 
ITStus
 
bus
 = 
RESET
;

1383 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1384 
	`as_m
(
	`IS_USART_GET_IT
(
USART_IT
));

1387 i(
USART_IT
 =
USART_IT_CTS
)

1389 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1393 
ug
 = (((
ut8_t
)
USART_IT
) >> 0x05);

1395 
mask
 = 
USART_IT
 & 
IT_MASK
;

1396 
mask
 = (
ut32_t
)0x01 << itmask;

1398 i(
ug
 == 0x01)

1400 
mask
 &
USARTx
->
CR1
;

1402 i(
ug
 == 0x02)

1404 
mask
 &
USARTx
->
CR2
;

1408 
mask
 &
USARTx
->
CR3
;

1411 
bpos
 = 
USART_IT
 >> 0x08;

1412 
bpos
 = (
ut32_t
)0x01 << bitpos;

1413 
bpos
 &
USARTx
->
SR
;

1414 i((
mask
 !(
ut16_t
)
RESET
)&&(
bpos
 != (uint16_t)RESET))

1416 
bus
 = 
SET
;

1420 
bus
 = 
RESET
;

1423  
bus
;

1424 
	}
}

1452 
	$USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
)

1454 
ut16_t
 
bpos
 = 0x00, 
mask
 = 0x00;

1456 
	`as_m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1457 
	`as_m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1460 i(
USART_IT
 =
USART_IT_CTS
)

1462 
	`as_m
(
	`IS_USART_1236_PERIPH
(
USARTx
));

1465 
bpos
 = 
USART_IT
 >> 0x08;

1466 
mask
 = ((
ut16_t
)0x01 << (ut16_t)
bpos
);

1467 
USARTx
->
SR
 = (
ut16_t
)~
mask
;

1468 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_wwdg.c

84 
	~"m32f4xx_wwdg.h
"

85 
	~"m32f4xx_rcc.h
"

100 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

102 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

103 
	#EWI_BNumb
 0x09

	)

104 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32+ (
EWI_BNumb
 * 4))

	)

108 
	#CFR_WDGTB_MASK
 ((
ut32_t
)0xFFFFFE7F)

	)

109 
	#CFR_W_MASK
 ((
ut32_t
)0xFFFFFF80)

	)

110 
	#BIT_MASK
 ((
ut8_t
)0x7F)

	)

138 
	$WWDG_DeIn
()

140 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
ENABLE
);

141 
	`RCC_APB1PhRetCmd
(
RCC_APB1Ph_WWDG
, 
DISABLE
);

142 
	}
}

154 
	$WWDG_SPsr
(
ut32_t
 
WWDG_Psr
)

156 
ut32_t
 
tmeg
 = 0;

158 
	`as_m
(
	`IS_WWDG_PRESCALER
(
WWDG_Psr
));

160 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_MASK
;

162 
tmeg
 |
WWDG_Psr
;

164 
WWDG
->
CFR
 = 
tmeg
;

165 
	}
}

173 
	$WWDG_SWdowVue
(
ut8_t
 
WdowVue
)

175 
__IO
 
ut32_t
 
tmeg
 = 0;

178 
	`as_m
(
	`IS_WWDG_WINDOW_VALUE
(
WdowVue
));

181 
tmeg
 = 
WWDG
->
CFR
 & 
CFR_W_MASK
;

184 
tmeg
 |
WdowVue
 & (
ut32_t

BIT_MASK
;

187 
WWDG
->
CFR
 = 
tmeg
;

188 
	}
}

196 
	$WWDG_EbIT
()

198 *(
__IO
 
ut32_t
 *
CFR_EWI_BB
 = (ut32_t)
ENABLE
;

199 
	}
}

208 
	$WWDG_SCou
(
ut8_t
 
Cou
)

211 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

214 
WWDG
->
CR
 = 
Cou
 & 
BIT_MASK
;

215 
	}
}

239 
	$WWDG_Eb
(
ut8_t
 
Cou
)

242 
	`as_m
(
	`IS_WWDG_COUNTER
(
Cou
));

243 
WWDG
->
CR
 = 
WWDG_CR_WDGA
 | 
Cou
;

244 
	}
}

266 
FgStus
 
	$WWDG_GFgStus
()

268 
FgStus
 
bus
 = 
RESET
;

270 i((
WWDG
->
SR
!(
ut32_t
)
RESET
)

272 
bus
 = 
SET
;

276 
bus
 = 
RESET
;

278  
bus
;

279 
	}
}

286 
	$WWDG_CˬFg
()

288 
WWDG
->
SR
 = (
ut32_t
)
RESET
;

289 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\src\main.c

1 
	~<misc.h
>

2 
	~<m32f4xx_u.h
>

3 
	~<dio.h
>

4 
	~<dlib.h
>

5 
	~"ma.h
"

6 
	~"cods.h
"

7 
	~"DMA.h
"

8 
	~"TIM.h
"

9 
	~"ADC.h
"

11 
	~"PID.h
"

12 
	~"Dymix_cڌ.h
"

13 
	#MAX_STRLEN
 12

14 

	)

15 
	#MAX_STRLEN
 12

16 

	)

19 
	~"m32f4xx_cf.h
"

21 
	~"m32f4xx.h
"

22 
	~"Brd.h
"

24 
	~"gpio.h
"

25 
	~"Ps.h
"

26 
	~"Irus.h
"

27 
	~"gut.h
"

29 
	~"u.h
"

30 
	~"rob.h
"

31 
	~"Muts.h
" */

33 
	~"usbd_cdc_ce.h
"

34 
	~"usbd_u.h
"

35 
	~"usb_cf.h
"

36 
	~"usbd_desc.h
"

37 
	~"usbd_cdc_v.h
"

39 #ifde
USB_OTG_HS_INTERNAL_DMA_ENABLED


40 #i
defed
 ( 
__ICCARM__
 )

41 #agm
da_ignmt
=4

45 
__ALIGN_BEGIN
 
USB_OTG_CORE_HANDLE
 
USB_OTG_dev
 
	g__ALIGN_END
;

47 
	gmode
;

49 
	gdi
[2] = {0,0};

50 
rob١e
 
ga
;

51 
	gskr
 = 0;

52 
	gskmove
 = 0;

53 
	ggutbh
=0;

56 
	gpidag
 = 0;

57 
ut32_t
 
	gmuɝlr
;

77 
	$TM_Day_In
() {

78 
RCC_ClocksTyDef
 
RCC_Clocks
;

81 
	`RCC_GClocksFq
(&
RCC_Clocks
);

85 
muɝlr
 = 
RCC_Clocks
.
HCLK_Fqucy
 / 4000000;

86 
	}
}

88 
	$TM_DayMios
(
ut32_t
 
mios
) {

91 
mios
 = mio* 
muɝlr
 - 10;

93 
mios
--);

94 
	}
}

96 
	$TM_DayMlis
(
ut32_t
 
mlis
) {

99 
mlis
 = 1000 * mli* 
muɝlr
 - 10;

101 
mlis
--);

102 
	}
}

104 
	$Day
(
__IO
 
ut32_t
 
nCou
) {

105 
nCou
--) {

107 
	}
}

111 
	$RCC_Cfiguti
()

113 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_CRC
, 
ENABLE
);

114 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOA
, 
ENABLE
);

115 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOB
, 
ENABLE
);

116 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOC
, 
ENABLE
);

117 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOD
, 
ENABLE
);

118 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_GPIOE
, 
ENABLE
);

120 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM1
, 
ENABLE
);

121 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM2
, 
ENABLE
);

122 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM3
, 
ENABLE
);

123 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM4
, 
ENABLE
);

124 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM5
, 
ENABLE
);

125 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM6
, 
ENABLE
);

126 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM7
, 
ENABLE
);

127 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM8
, 
ENABLE
);

128 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM9
, 
ENABLE
);

129 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM10
, 
ENABLE
);

130 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_TIM11
, 
ENABLE
);

131 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM12
, 
ENABLE
);

132 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_TIM13
, 
ENABLE
);

133 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_ADC1
, 
ENABLE
);

136 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_USART1
,
ENABLE
);

137 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USART3
,
ENABLE
);

138 
	`RCC_APB1PhClockCmd
(
RCC_APB1Ph_USART2
,
ENABLE
);

141 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_DMA1
, 
ENABLE
);

142 
	`RCC_AHB1PhClockCmd
(
RCC_AHB1Ph_DMA2
, 
ENABLE
);

144 
	`RCC_APB2PhClockCmd
(
RCC_APB2Ph_SYSCFG
,
ENABLE
);

145 
	}
}

146 
	$GPIO_Cfiguti
()

148 
GPIO_InTyDef
 
GPIO_InSuu
;

149 
GPIO_InSuu
.
GPIO_P
 = 
GPIO_P_2
 | 
GPIO_P_1
;

150 
GPIO_InSuu
.
GPIO_Mode
 = 
GPIO_Mode_AN
;

151 
GPIO_InSuu
.
GPIO_PuPd
 = 
GPIO_PuPd_NOPULL
 ;\

152 
	`GPIO_In
(
GPIOC
, &
GPIO_InSuu
);

153 
	}
}

155 
	$NVIC_Cfiguti
()

157 
NVIC_InTyDef
 
NVIC_InSuu
;

160 
NVIC_InSuu
.
NVIC_IRQChl
 = 
DMA2_Sm0_IRQn
;

161 
NVIC_InSuu
.
NVIC_IRQChlPemiPriܙy
 = 0;

162 
NVIC_InSuu
.
NVIC_IRQChlSubPriܙy
 = 0;

163 
NVIC_InSuu
.
NVIC_IRQChlCmd
 = 
ENABLE
;

164 
	`NVIC_In
(&
NVIC_InSuu
);

165 
	}
}

168 
	$ma
()

170 
	`__dib_q
();

172 
	`USBD_In
(&
USB_OTG_dev
,

173 #ifde
USE_USB_OTG_HS


174 
USB_OTG_HS_CORE_ID
,

176 
USB_OTG_FS_CORE_ID
,

178 &
USR_desc
,

179 &
USBD_CDC_cb
,

180 &
USR_cb
);

182 
	`Reguts1
();

183 
	`RCC_Cfiguti
();

184 
	`GPIO_Cfiguti
();

185 
	`NVIC_Cfiguti
();

186 
	`TIM6_Cfig
();

187 
	`TIM7_Cfig
();

189 
	`Inhl
();

190 
	`DMA_Cfiguti_w
();

191 
	`ADC_Cfiguti_w
();

193 
	`_USART2_1
(27500);

194 
	`_USART6_1
(27500);

195 
	`codsIn
();

197 
	`__ab_q
();

198 
r
=5.0, 
g
 = 90, 

 =1;

202 {
	`r٩eMe
(&
skr
);}

203 {
	`GoFwd
(&
skmove
);}

204 
ga
.
d
[0]=telega.speed[0];

211 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\src\startup_stm32f4xx.S

32 .
syax
 
	gunifd


33 .
ch
 
	gmv7
-
	gm


35 .
	gi
 .
	gack


36 .
	gign
 3

37 #ifde
__STACK_SIZE


38 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


40 .
equ
 
	gSck_Size
, 0x400

42 .
globl
 
	g__SckT


43 .
globl
 
__SckLim


44 
	g__SckLim
:

45 .
a
 
Sck_Size


46 .
size
 
__SckLim
, . - __StackLimit

47 
	g__SckT
:

48 .
size
 
__SckT
, . - 
	g__SckT


50 .
	gi
 .
	ghp


51 .
	gign
 3

52 #ifde
__HEAP_SIZE


53 .
equ
 
	gHp_Size
, 
	g__HEAP_SIZE


55 .
equ
 
	gHp_Size
, 0xC00

57 .
globl
 
	g__HpBa


58 .
globl
 
__HpLim


59 
	g__HpBa
:

60 .
Hp_Size


61 .
a
 
Hp_Size


62 .
dif


63 .
size
 
__HpBa
, . - __HeapBase

64 
	g__HpLim
:

65 .
size
 
__HpLim
, . - 
	g__HpLim


67 .
	gi
 .
	gi_ve


68 .
	gign
 2

69 .
globl
 
__i_ve


70 
	g__i_ve
:

71 .
__SckT


72 .
Ret_Hdr


73 .
NMI_Hdr


74 .
HdFau_Hdr


75 .
MemMage_Hdr


76 .
BusFau_Hdr


77 .
UgeFau_Hdr


82 .
SVC_Hdr


83 .
DebugM_Hdr


85 .
PdSV_Hdr


86 .
SysTick_Hdr


89 .
WWDG_IRQHdr


90 .
PVD_IRQHdr


91 .
TAMP_STAMP_IRQHdr


92 .
RTC_WKUP_IRQHdr


93 .
FLASH_IRQHdr


94 .
RCC_IRQHdr


95 .
EXTI0_IRQHdr


96 .
EXTI1_IRQHdr


97 .
EXTI2_IRQHdr


98 .
EXTI3_IRQHdr


99 .
EXTI4_IRQHdr


100 .
DMA1_Sm0_IRQHdr


101 .
DMA1_Sm1_IRQHdr


102 .
DMA1_Sm2_IRQHdr


103 .
DMA1_Sm3_IRQHdr


104 .
DMA1_Sm4_IRQHdr


105 .
DMA1_Sm5_IRQHdr


106 .
DMA1_Sm6_IRQHdr


107 .
ADC_IRQHdr


108 .
CAN1_TX_IRQHdr


109 .
CAN1_RX0_IRQHdr


110 .
CAN1_RX1_IRQHdr


111 .
CAN1_SCE_IRQHdr


112 .
EXTI9_5_IRQHdr


113 .
TIM1_BRK_TIM9_IRQHdr


114 .
TIM1_UP_TIM10_IRQHdr


115 .
TIM1_TRG_COM_TIM11_IRQHdr


116 .
TIM1_CC_IRQHdr


117 .
TIM2_IRQHdr


118 .
TIM3_IRQHdr


119 .
TIM4_IRQHdr


120 .
I2C1_EV_IRQHdr


121 .
I2C1_ER_IRQHdr


122 .
I2C2_EV_IRQHdr


123 .
I2C2_ER_IRQHdr


124 .
SPI1_IRQHdr


125 .
SPI2_IRQHdr


126 .
USART1_IRQHdr


127 .
USART2_IRQHdr


128 .
USART3_IRQHdr


129 .
EXTI15_10_IRQHdr


130 .
RTC_Arm_IRQHdr


131 .
OTG_FS_WKUP_IRQHdr


132 .
TIM8_BRK_TIM12_IRQHdr


133 .
TIM8_UP_TIM13_IRQHdr


134 .
TIM8_TRG_COM_TIM14_IRQHdr


135 .
TIM8_CC_IRQHdr


136 .
DMA1_Sm7_IRQHdr


137 .
FSMC_IRQHdr


138 .
SDIO_IRQHdr


139 .
TIM5_IRQHdr


140 .
SPI3_IRQHdr


141 .
UART4_IRQHdr


142 .
UART5_IRQHdr


143 .
TIM6_DAC_IRQHdr


144 .
TIM7_IRQHdr


145 .
DMA2_Sm0_IRQHdr


146 .
DMA2_Sm1_IRQHdr


147 .
DMA2_Sm2_IRQHdr


148 .
DMA2_Sm3_IRQHdr


149 .
DMA2_Sm4_IRQHdr


150 .
ETH_IRQHdr


151 .
ETH_WKUP_IRQHdr


152 .
CAN2_TX_IRQHdr


153 .
CAN2_RX0_IRQHdr


154 .
CAN2_RX1_IRQHdr


155 .
CAN2_SCE_IRQHdr


156 .
OTG_FS_IRQHdr


157 .
DMA2_Sm5_IRQHdr


158 .
DMA2_Sm6_IRQHdr


159 .
DMA2_Sm7_IRQHdr


160 .
USART6_IRQHdr


161 .
I2C3_EV_IRQHdr


162 .
I2C3_ER_IRQHdr


163 .
OTG_HS_EP1_OUT_IRQHdr


164 .
OTG_HS_EP1_IN_IRQHdr


165 .
OTG_HS_WKUP_IRQHdr


166 .
OTG_HS_IRQHdr


167 .
DCMI_IRQHdr


168 .
CRYP_IRQHdr


169 .
HASH_RNG_IRQHdr


170 .
FPU_IRQHdr


172 .
size
 
__i_ve
, . - 
	g__i_ve


174 .
	gxt


175 .
	gthumb


176 .
	gthumb_func


177 .
	gign
 2

178 .
globl
 
	gRet_Hdr


179 .
ty
 
	gRet_Hdr
, %
funi


180 
	gRet_Hdr
:

188 
ldr
 
r1
, =
__ext


189 
ldr
 
r2
, =
__da_t__


190 
ldr
 
r3
, =
__da_d__


196 .
ash_to_m_lo
:

197 
cmp
 
r2
, 
r3


198 

 



199 
ldt
 
	gr0
, [
r1
], #4

200 
t
 
	gr0
, [
r2
], #4

201 
	gb
 .
	gash_to_m_lo


203 
subs
 
	gr3
, 
r2


204 
	gb
 .
	gash_to_m_lo_d


205 .
	gash_to_m_lo
:

206 
subs
 
r3
, #4

207 
ldr
 
	gr0
, [
r1
, 
r3
]

208 
r
 
	gr0
, [
r2
, 
r3
]

209 
	gbgt
 .
	gash_to_m_lo


210 .
	gash_to_m_lo_d
:

213 #ide
__NO_SYSTEM_INIT


214 
ldr
 
r0
, =
SyemIn


215 
blx
 
r0


218 
ldr
 
r0
, =
_t


219 
bx
 
r0


220 .
po


221 .
size
 
Ret_Hdr
, . - 
	gRet_Hdr


226 .
	gign
 1

227 .
	gthumb_func


228 .
wk
 
	g_t


229 .
ty
 
	g_t
, %
funi


230 
	g_t
:

233 
ldr
 
r1
, = 
__bss_t__


234 
ldr
 
r2
, = 
__bss_d__


235 
movs
 
r3
, #0

236 
	gb
 .
	gfl_zo_bss


237 .
	glo_zo_bss
:

238 
r
 
r3
, [
r1
], #4

240 .
	gfl_zo_bss
:

241 
cmp
 
r1
, 
r2


242 
	gbcc
 .
lo_zo_bss


245 
bl
 
ma


246 
	gb
 .

247 .
size
 
	g_t
, . - _start

252 .
mao
 
def_q_hdr
 
	ghdr_me


253 .
	gign
 1

254 .
	gthumb_func


255 .
	gwk
 \
	ghdr_me


256 .
	gty
 \
	ghdr_me
, %
	gfuni


257 \
	ghdr_me
 :

258 
b
 .

259 .
size
 \
hdr_me
, . - \
	ghdr_me


260 .
dm


262 
def_q_hdr
 
NMI_Hdr


263 
def_q_hdr
 
HdFau_Hdr


264 
def_q_hdr
 
MemMage_Hdr


265 
def_q_hdr
 
BusFau_Hdr


266 
def_q_hdr
 
UgeFau_Hdr


267 
def_q_hdr
 
SVC_Hdr


268 
def_q_hdr
 
DebugM_Hdr


269 
def_q_hdr
 
PdSV_Hdr


270 
def_q_hdr
 
SysTick_Hdr


271 
def_q_hdr
 
Deu_Hdr


274 
def_q_hdr
 
WWDG_IRQHdr


275 
def_q_hdr
 
PVD_IRQHdr


276 
def_q_hdr
 
TAMP_STAMP_IRQHdr


277 
def_q_hdr
 
RTC_WKUP_IRQHdr


278 
def_q_hdr
 
FLASH_IRQHdr


279 
def_q_hdr
 
RCC_IRQHdr


280 
def_q_hdr
 
EXTI0_IRQHdr


281 
def_q_hdr
 
EXTI1_IRQHdr


282 
def_q_hdr
 
EXTI2_IRQHdr


283 
def_q_hdr
 
EXTI3_IRQHdr


284 
def_q_hdr
 
EXTI4_IRQHdr


285 
def_q_hdr
 
DMA1_Sm0_IRQHdr


286 
def_q_hdr
 
DMA1_Sm1_IRQHdr


287 
def_q_hdr
 
DMA1_Sm2_IRQHdr


288 
def_q_hdr
 
DMA1_Sm3_IRQHdr


289 
def_q_hdr
 
DMA1_Sm4_IRQHdr


290 
def_q_hdr
 
DMA1_Sm5_IRQHdr


291 
def_q_hdr
 
DMA1_Sm6_IRQHdr


292 
def_q_hdr
 
ADC_IRQHdr


293 
def_q_hdr
 
CAN1_TX_IRQHdr


294 
def_q_hdr
 
CAN1_RX0_IRQHdr


295 
def_q_hdr
 
CAN1_RX1_IRQHdr


296 
def_q_hdr
 
CAN1_SCE_IRQHdr


297 
def_q_hdr
 
EXTI9_5_IRQHdr


298 
def_q_hdr
 
TIM1_BRK_TIM9_IRQHdr


299 
def_q_hdr
 
TIM1_UP_TIM10_IRQHdr


300 
def_q_hdr
 
TIM1_TRG_COM_TIM11_IRQHdr


301 
def_q_hdr
 
TIM1_CC_IRQHdr


302 
def_q_hdr
 
TIM2_IRQHdr


303 
def_q_hdr
 
TIM3_IRQHdr


304 
def_q_hdr
 
TIM4_IRQHdr


305 
def_q_hdr
 
I2C1_EV_IRQHdr


306 
def_q_hdr
 
I2C1_ER_IRQHdr


307 
def_q_hdr
 
I2C2_EV_IRQHdr


308 
def_q_hdr
 
I2C2_ER_IRQHdr


309 
def_q_hdr
 
SPI1_IRQHdr


310 
def_q_hdr
 
SPI2_IRQHdr


311 
def_q_hdr
 
USART1_IRQHdr


312 
def_q_hdr
 
USART2_IRQHdr


313 
def_q_hdr
 
USART3_IRQHdr


314 
def_q_hdr
 
EXTI15_10_IRQHdr


315 
def_q_hdr
 
RTC_Arm_IRQHdr


316 
def_q_hdr
 
OTG_FS_WKUP_IRQHdr


317 
def_q_hdr
 
TIM8_BRK_TIM12_IRQHdr


318 
def_q_hdr
 
TIM8_UP_TIM13_IRQHdr


319 
def_q_hdr
 
TIM8_TRG_COM_TIM14_IRQHdr


320 
def_q_hdr
 
TIM8_CC_IRQHdr


321 
def_q_hdr
 
DMA1_Sm7_IRQHdr


322 
def_q_hdr
 
FSMC_IRQHdr


323 
def_q_hdr
 
SDIO_IRQHdr


324 
def_q_hdr
 
TIM5_IRQHdr


325 
def_q_hdr
 
SPI3_IRQHdr


326 
def_q_hdr
 
UART4_IRQHdr


327 
def_q_hdr
 
UART5_IRQHdr


328 
def_q_hdr
 
TIM6_DAC_IRQHdr


329 
def_q_hdr
 
TIM7_IRQHdr


330 
def_q_hdr
 
DMA2_Sm0_IRQHdr


331 
def_q_hdr
 
DMA2_Sm1_IRQHdr


332 
def_q_hdr
 
DMA2_Sm2_IRQHdr


333 
def_q_hdr
 
DMA2_Sm3_IRQHdr


334 
def_q_hdr
 
DMA2_Sm4_IRQHdr


335 
def_q_hdr
 
ETH_IRQHdr


336 
def_q_hdr
 
ETH_WKUP_IRQHdr


337 
def_q_hdr
 
CAN2_TX_IRQHdr


338 
def_q_hdr
 
CAN2_RX0_IRQHdr


339 
def_q_hdr
 
CAN2_RX1_IRQHdr


340 
def_q_hdr
 
CAN2_SCE_IRQHdr


341 
def_q_hdr
 
OTG_FS_IRQHdr


342 
def_q_hdr
 
DMA2_Sm5_IRQHdr


343 
def_q_hdr
 
DMA2_Sm6_IRQHdr


344 
def_q_hdr
 
DMA2_Sm7_IRQHdr


345 
def_q_hdr
 
USART6_IRQHdr


346 
def_q_hdr
 
I2C3_EV_IRQHdr


347 
def_q_hdr
 
I2C3_ER_IRQHdr


348 
def_q_hdr
 
OTG_HS_EP1_OUT_IRQHdr


349 
def_q_hdr
 
OTG_HS_EP1_IN_IRQHdr


350 
def_q_hdr
 
OTG_HS_WKUP_IRQHdr


351 
def_q_hdr
 
OTG_HS_IRQHdr


352 
def_q_hdr
 
DCMI_IRQHdr


353 
def_q_hdr
 
CRYP_IRQHdr


354 
def_q_hdr
 
HASH_RNG_IRQHdr


355 
def_q_hdr
 
	gFPU_IRQHdr


357 .
	gd


	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\src\system_stm32f4xx.c

123 
	~"m32f4xx.h
"

150 
	#VECT_TAB_OFFSET
 0x00

	)

156 
	#PLL_M
 8

	)

157 
	#PLL_N
 336

	)

160 
	#PLL_P
 2

	)

163 
	#PLL_Q
 7

	)

183 
ut32_t
 
	gSyemCeClock
 = 168000000;

185 
__I
 
ut8_t
 
	gAHBPscTab
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

195 
SSysClock
();

196 #i
defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

197 
SyemIn_ExtMemC
();

215 
	$SyemIn
()

218 #i(
__FPU_PRESENT
 =1&& (
__FPU_USED
 == 1)

219 
SCB
->
CPACR
 |= ((3UL << 10*2)|(3UL << 11*2));

223 
RCC
->
CR
 |(
ut32_t
)0x00000001;

226 
RCC
->
CFGR
 = 0x00000000;

229 
RCC
->
CR
 &(
ut32_t
)0xFEF6FFFF;

232 
RCC
->
PLLCFGR
 = 0x24003010;

235 
RCC
->
CR
 &(
ut32_t
)0xFFFBFFFF;

238 
RCC
->
CIR
 = 0x00000000;

240 #i
	`defed
 (
DATA_IN_ExtSRAM
|| defed (
DATA_IN_ExtSDRAM
)

241 
	`SyemIn_ExtMemC
();

246 
	`SSysClock
();

249 #ifde
VECT_TAB_SRAM


250 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

252 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

254 
	}
}

292 
	$SyemCeClockUpde
()

294 
ut32_t
 
tmp
 = 0, 
lvco
 = 0, 

 = 2, 
lsour
 = 0, 
lm
 = 2;

297 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

299 
tmp
)

302 
SyemCeClock
 = 
HSI_VALUE
;

305 
SyemCeClock
 = 
HSE_VALUE
;

312 
lsour
 = (
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
) >> 22;

313 
lm
 = 
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLM
;

315 i(
lsour
 != 0)

318 
lvco
 = (
HSE_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

323 
lvco
 = (
HSI_VALUE
 / 
lm
* ((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLN
) >> 6);

326 

 = (((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLP
) >>16) + 1 ) *2;

327 
SyemCeClock
 = 
lvco
/

;

330 
SyemCeClock
 = 
HSI_VALUE
;

335 
tmp
 = 
AHBPscTab
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

337 
SyemCeClock
 >>
tmp
;

338 
	}
}

348 
	$SSysClock
()

353 
__IO
 
ut32_t
 
SUpCou
 = 0, 
HSEStus
 = 0;

356 
RCC
->
CR
 |((
ut32_t
)
RCC_CR_HSEON
);

361 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

362 
SUpCou
++;

363 } (
HSEStus
 =0&& (
SUpCou
 !
HSE_STARTUP_TIMEOUT
));

365 i((
RCC
->
CR
 & 
RCC_CR_HSERDY
!
RESET
)

367 
HSEStus
 = (
ut32_t
)0x01;

371 
HSEStus
 = (
ut32_t
)0x00;

374 i(
HSEStus
 =(
ut32_t
)0x01)

377 
RCC
->
APB1ENR
 |
RCC_APB1ENR_PWREN
;

378 
PWR
->
CR
 |
PWR_CR_VOS
;

381 
RCC
->
CFGR
 |
RCC_CFGR_HPRE_DIV1
;

384 
RCC
->
CFGR
 |
RCC_CFGR_PPRE2_DIV2
;

387 
RCC
->
CFGR
 |
RCC_CFGR_PPRE1_DIV4
;

390 
RCC
->
PLLCFGR
 = 
PLL_M
 | (
PLL_N
 << 6| (((
PLL_P
 >> 1) -1) << 16) |

391 (
RCC_PLLCFGR_PLLSRC_HSE
| (
PLL_Q
 << 24);

394 
RCC
->
CR
 |
RCC_CR_PLLON
;

397 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

402 
FLASH
->
ACR
 = 
FLASH_ACR_PRFTEN
 | 
FLASH_ACR_ICEN
 |
FLASH_ACR_DCEN
 |
FLASH_ACR_LATENCY_5WS
;

405 
RCC
->
CFGR
 &(
ut32_t
)((ut32_t)~(
RCC_CFGR_SW
));

406 
RCC
->
CFGR
 |
RCC_CFGR_SW_PLL
;

409 (
RCC
->
CFGR
 & (
ut32_t
)
RCC_CFGR_SWS
 ) !
RCC_CFGR_SWS_PLL
);

418 
	}
}

426 #ifde
DATA_IN_ExtSRAM


435 
	$SyemIn_ExtMemC
()

458 
RCC
->
AHB1ENR
 |= 0x00000078;

461 
GPIOD
->
AFR
[0] = 0x00cc00cc;

462 
GPIOD
->
AFR
[1] = 0xcccccccc;

464 
GPIOD
->
MODER
 = 0xaaaa0a0a;

466 
GPIOD
->
OSPEEDR
 = 0xffff0f0f;

468 
GPIOD
->
OTYPER
 = 0x00000000;

470 
GPIOD
->
PUPDR
 = 0x00000000;

473 
GPIOE
->
AFR
[0] = 0xcccccccc;

474 
GPIOE
->
AFR
[1] = 0xcccccccc;

476 
GPIOE
->
MODER
 = 0xaaaaaaaa;

478 
GPIOE
->
OSPEEDR
 = 0xffffffff;

480 
GPIOE
->
OTYPER
 = 0x00000000;

482 
GPIOE
->
PUPDR
 = 0x00000000;

485 
GPIOF
->
AFR
[0] = 0x00cccccc;

486 
GPIOF
->
AFR
[1] = 0xcccc0000;

488 
GPIOF
->
MODER
 = 0xaa000aaa;

490 
GPIOF
->
OSPEEDR
 = 0xff000fff;

492 
GPIOF
->
OTYPER
 = 0x00000000;

494 
GPIOF
->
PUPDR
 = 0x00000000;

497 
GPIOG
->
AFR
[0] = 0x00cccccc;

498 
GPIOG
->
AFR
[1] = 0x000000c0;

500 
GPIOG
->
MODER
 = 0x00080aaa;

502 
GPIOG
->
OSPEEDR
 = 0x000c0fff;

504 
GPIOG
->
OTYPER
 = 0x00000000;

506 
GPIOG
->
PUPDR
 = 0x00000000;

510 
RCC
->
AHB3ENR
 |= 0x00000001;

513 
FMC_Bk1
->
BTCR
[2] = 0x00001011;

514 
FMC_Bk1
->
BTCR
[3] = 0x00000201;

515 
FMC_Bk1E
->
BWTR
[2] = 0x0fffffff;

545 
	}
}

548 #ifde
DATA_IN_ExtSDRAM


557 
	$SyemIn_ExtMemC
()

559 
ut32_t
 
tmeg
 = 0, 
timeout
 = 0xFFFF;

560 
ut32_t
 
dex
;

564 
RCC
->
AHB1ENR
 |= 0x000001FC;

567 
GPIOC
->
AFR
[0] = 0x0000000c;

568 
GPIOC
->
AFR
[1] = 0x00007700;

570 
GPIOC
->
MODER
 = 0x00a00002;

572 
GPIOC
->
OSPEEDR
 = 0x00a00002;

574 
GPIOC
->
OTYPER
 = 0x00000000;

576 
GPIOC
->
PUPDR
 = 0x00500000;

579 
GPIOD
->
AFR
[0] = 0x000000CC;

580 
GPIOD
->
AFR
[1] = 0xCC000CCC;

582 
GPIOD
->
MODER
 = 0xA02A000A;

584 
GPIOD
->
OSPEEDR
 = 0xA02A000A;

586 
GPIOD
->
OTYPER
 = 0x00000000;

588 
GPIOD
->
PUPDR
 = 0x00000000;

591 
GPIOE
->
AFR
[0] = 0xC00000CC;

592 
GPIOE
->
AFR
[1] = 0xCCCCCCCC;

594 
GPIOE
->
MODER
 = 0xAAAA800A;

596 
GPIOE
->
OSPEEDR
 = 0xAAAA800A;

598 
GPIOE
->
OTYPER
 = 0x00000000;

600 
GPIOE
->
PUPDR
 = 0x00000000;

603 
GPIOF
->
AFR
[0] = 0xcccccccc;

604 
GPIOF
->
AFR
[1] = 0xcccccccc;

606 
GPIOF
->
MODER
 = 0xAA800AAA;

608 
GPIOF
->
OSPEEDR
 = 0xAA800AAA;

610 
GPIOF
->
OTYPER
 = 0x00000000;

612 
GPIOF
->
PUPDR
 = 0x00000000;

615 
GPIOG
->
AFR
[0] = 0xcccccccc;

616 
GPIOG
->
AFR
[1] = 0xcccccccc;

618 
GPIOG
->
MODER
 = 0xaaaaaaaa;

620 
GPIOG
->
OSPEEDR
 = 0xaaaaaaaa;

622 
GPIOG
->
OTYPER
 = 0x00000000;

624 
GPIOG
->
PUPDR
 = 0x00000000;

627 
GPIOH
->
AFR
[0] = 0x00C0CC00;

628 
GPIOH
->
AFR
[1] = 0xCCCCCCCC;

630 
GPIOH
->
MODER
 = 0xAAAA08A0;

632 
GPIOH
->
OSPEEDR
 = 0xAAAA08A0;

634 
GPIOH
->
OTYPER
 = 0x00000000;

636 
GPIOH
->
PUPDR
 = 0x00000000;

639 
GPIOI
->
AFR
[0] = 0xCCCCCCCC;

640 
GPIOI
->
AFR
[1] = 0x00000CC0;

642 
GPIOI
->
MODER
 = 0x0028AAAA;

644 
GPIOI
->
OSPEEDR
 = 0x0028AAAA;

646 
GPIOI
->
OTYPER
 = 0x00000000;

648 
GPIOI
->
PUPDR
 = 0x00000000;

652 
RCC
->
AHB3ENR
 |= 0x00000001;

655 
FMC_Bk5_6
->
SDCR
[0] = 0x000029D0;

656 
FMC_Bk5_6
->
SDTR
[0] = 0x01115351;

660 
FMC_Bk5_6
->
SDCMR
 = 0x00000011;

661 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

662 (
tmeg
 !0& (
timeout
-- > 0))

664 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

668 
dex
 = 0; index<1000; index++);

671 
FMC_Bk5_6
->
SDCMR
 = 0x00000012;

672 
timeout
 = 0xFFFF;

673 (
tmeg
 !0& (
timeout
-- > 0))

675 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

679 
FMC_Bk5_6
->
SDCMR
 = 0x00000073;

680 
timeout
 = 0xFFFF;

681 (
tmeg
 !0& (
timeout
-- > 0))

683 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

687 
FMC_Bk5_6
->
SDCMR
 = 0x00046014;

688 
timeout
 = 0xFFFF;

689 (
tmeg
 !0& (
timeout
-- > 0))

691 
tmeg
 = 
FMC_Bk5_6
->
SDSR
 & 0x00000020;

695 
tmeg
 = 
FMC_Bk5_6
->
SDRTR
;

696 
FMC_Bk5_6
->
SDRTR
 = (
tmeg
 | (0x0000027C<<1));

699 
tmeg
 = 
FMC_Bk5_6
->
SDCR
[0];

700 
FMC_Bk5_6
->
SDCR
[0] = (
tmeg
 & 0xFFFFFDFF);

726 
	}
}

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\stm32f407vg_flash.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 1024
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


42 
	`CCRAM
 (
rwx
: 
ORIGIN
 = 0x10000000, 
LENGTH
 = 64
K


43 
	}
}

73 
	gSECTIONS


75 .
	gxt
 :

77 
KEEP
(*(.
i_ve
))

78 *(.
xt
*)

80 
KEEP
(*(.

))

81 
KEEP
(*(.
fi
))

84 *
tbeg
.
o
(.
s
)

85 *
tbeg
?.
o
(.
s
)

86 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

87 *(
SORT
(.
s
.*))

88 *(.
s
)

91 *
tbeg
.
o
(.
dts
)

92 *
tbeg
?.
o
(.
dts
)

93 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

94 *(
SORT
(.
dts
.*))

95 *(.
dts
)

97 *(.
roda
*)

99 
KEEP
(*(.
eh_ame
*))

100 } > 
ROM


102 .
ARM
.
exb
 :

104 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

105 } > 
ROM


107 
__exidx_t
 = .;

108 .
	gARM
.
	gexidx
 :

110 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

111 } > 
ROM


112 
__exidx_d
 = .;

114 
	g__ext
 = .;

116 .
	gda
 : 
AT
 (
__ext
)

118 
__da_t__
 = .;

119 *(
	gvb
)

120 *(.
	gda
*)

122 . = 
ALIGN
(4);

124 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

125 
KEEP
(*(.
e_y
))

126 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

128 . = 
ALIGN
(4);

130 
PROVIDE_HIDDEN
 (
___y_t
 = .);

131 
KEEP
(*(
SORT
(.
_y
.*)))

132 
KEEP
(*(.
_y
))

133 
PROVIDE_HIDDEN
 (
___y_d
 = .);

136 . = 
ALIGN
(4);

138 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

139 
KEEP
(*(
SORT
(.
fi_y
.*)))

140 
KEEP
(*(.
fi_y
))

141 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

143 . = 
ALIGN
(4);

145 
	g__da_d__
 = .;

147 } > 
	gRAM


149 .
bss
 (
NOLOAD
):

151 
__bss_t__
 = .;

152 *(.
	gbss
*)

153 *(
	gCOMMON
)

154 
	g__bss_d__
 = .;

155 } > 
	gRAM


157 .
hp
 (
NOLOAD
):

159 
__d__
 = .;

160 
	gd
 = 
__d__
;

161 *(.
	ghp
*)

162 
	g__HpLim
 = .;

163 } > 
	gRAM


168 .
ack_dummy
 (
NOLOAD
):

170 *(.
ack
)

171 } > 
RAM


175 
__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

176 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

177 
PROVIDE
(
__ack
 = 
__SckT
);

180 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\stm32f407vg_sram.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 1024
K


41 
	`RAM
 (
rwx
: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 128
K


42 
	`CCRAM
 (
rwx
: 
ORIGIN
 = 0x10000000, 
LENGTH
 = 64
K


43 
	}
}

73 
	gSECTIONS


75 .
	gxt
 :

77 
KEEP
(*(.
i_ve
))

78 *(.
xt
*)

80 
KEEP
(*(.

))

81 
KEEP
(*(.
fi
))

84 *
tbeg
.
o
(.
s
)

85 *
tbeg
?.
o
(.
s
)

86 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
s
)

87 *(
SORT
(.
s
.*))

88 *(.
s
)

91 *
tbeg
.
o
(.
dts
)

92 *
tbeg
?.
o
(.
dts
)

93 *(
EXCLUDE_FILE
(*
nd
?.
o
 *nd.o.
dts
)

94 *(
SORT
(.
dts
.*))

95 *(.
dts
)

97 *(.
roda
*)

99 
KEEP
(*(.
eh_ame
*))

100 } > 
RAM


102 .
ARM
.
exb
 :

104 *(.
ARM
.
exb
* .
gnu
.
lk
.
mexb
.*)

105 } > 
RAM


107 
__exidx_t
 = .;

108 .
	gARM
.
	gexidx
 :

110 *(.
ARM
.
exidx
* .
gnu
.
lk
.
mexidx
.*)

111 } > 
RAM


112 
__exidx_d
 = .;

114 
	g__ext
 = .;

116 .
	gda
 : 
AT
 (
__ext
)

118 
__da_t__
 = .;

119 *(
	gvb
)

120 *(.
	gda
*)

122 . = 
ALIGN
(4);

124 
PROVIDE_HIDDEN
 (
__e_y_t
 = .);

125 
KEEP
(*(.
e_y
))

126 
PROVIDE_HIDDEN
 (
__e_y_d
 = .);

128 . = 
ALIGN
(4);

130 
PROVIDE_HIDDEN
 (
___y_t
 = .);

131 
KEEP
(*(
SORT
(.
_y
.*)))

132 
KEEP
(*(.
_y
))

133 
PROVIDE_HIDDEN
 (
___y_d
 = .);

136 . = 
ALIGN
(4);

138 
PROVIDE_HIDDEN
 (
__fi_y_t
 = .);

139 
KEEP
(*(
SORT
(.
fi_y
.*)))

140 
KEEP
(*(.
fi_y
))

141 
PROVIDE_HIDDEN
 (
__fi_y_d
 = .);

143 . = 
ALIGN
(4);

145 
	g__da_d__
 = .;

147 } > 
	gRAM


149 .
bss
 (
NOLOAD
):

151 
__bss_t__
 = .;

152 *(.
	gbss
*)

153 *(
	gCOMMON
)

154 
	g__bss_d__
 = .;

155 } > 
	gRAM


157 .
hp
 (
NOLOAD
):

159 
__d__
 = .;

160 
	gd
 = 
__d__
;

161 *(.
	ghp
*)

162 
	g__HpLim
 = .;

163 } > 
	gRAM


168 .
ack_dummy
 (
NOLOAD
):

170 . = 
ALIGN
(8);

171 *(.
	gack
)

172 } > 
RAM


176 
	g__SckT
 = 
ORIGIN
(
RAM
+ 
LENGTH
(RAM);

177 
	g__SckLim
 = 
__SckT
 - 
SIZEOF
(.
ack_dummy
);

178 
PROVIDE
(
__ack
 = 
__SckT
);

181 
ASSERT
(
__SckLim
 >
__HpLim
, "region RAM overflowed with stack")

	@C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\version.h

1 #ide
VERSION_H


2 
	#VERSION_H


	)

4 
mea
 
	gAutoVsi
{

7 cڡ 
	gDATE
[] = "18";

8 cڡ 
	gMONTH
[] = "11";

9 cڡ 
	gYEAR
[] = "2014";

10 cڡ 
	gUBUNTU_VERSION_STYLE
[] = "14.11";

13 cڡ 
	gSTATUS
[] = "Alpha";

14 cڡ 
	gSTATUS_SHORT
[] = "a";

17 cڡ 
	gMAJOR
 = 1;

18 cڡ 
	gMINOR
 = 0;

19 cڡ 
	gBUILD
 = 0;

20 cڡ 
	gREVISION
 = 0;

23 cڡ 
	gBUILDS_COUNT
 = 1;

24 
	#RC_FILEVERSION
 1,0,0,0

	)

25 
	#RC_FILEVERSION_STRING
 "1, 0, 0, 0\0"

	)

26 cڡ 
	gFULLVERSION_STRING
[] = "1.0.0.0";

29 cڡ 
	gBUILD_HISTORY
 = 0;

	@
1
.
0
166
13388
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\STM32F~1.C
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\STM32F~4.H
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_C~1.C
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_C~1.H
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_C~2.H
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_D~1.C
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\USBD_D~1.H
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\usb_bsp.c
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\usb_conf.h
C:\Users\Alex\DOCUME~1\MY_EUR~1\FROMGI~1\LowLevel\USBAPP~1\usbd_usr.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\ADC.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Board.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Board.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\DMA.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\DMA.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Interrupts.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Interrupts.c.save
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Interrupts.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\PID.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\PID.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Pins.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\Pins.h.save
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\STM32F40x.svd
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\adc.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\encoders.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\encoders.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\gpio.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\hall.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\hall.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\i2c.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\i2c.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\init.c.save
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\interapt.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\interapt.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\kinematics.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\kinematics.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\main.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\stm32f4xx.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\stm32f4xx_conf.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\system_stm32f4xx.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\tim.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\tim.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\usart.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\usart.c.save
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\usart.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Board\usart.h.save
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\My_gpio.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\arm_common_tables.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\arm_math.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\cdc\inc\usbd_cdc_core.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\cdc\inc\usbd_cdc_if_template.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\cdc\src\usbd_cdc_core.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_bsp.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_core.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_dcd.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_dcd_int.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_defines.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_otg.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usb_regs.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_core.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_def.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_ioreq.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_req.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbd_usr.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbh_core.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\inc\usbh_def.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usb_core.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usb_dcd.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usb_dcd_int.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usbd_core.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usbd_ioreq.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core\src\usbd_req.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core_cm4.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core_cm4_simd.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core_cmFunc.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\core_cmInstr.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\stm32f4_discovery.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\stm32f4xx.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\stm32f4xx_conf.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Library\system_stm32f4xx.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Communication.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Communication.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Dynamixel_control.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Dynamixel_control.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Extern_variables.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Kinematics.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Manipulators.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Manipulators.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Path.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Path.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\Regulator.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\matrix.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\matrix.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\regulator.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\robot.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\Robot\robot.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\readme.txt
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\misc.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_adc.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_can.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_crc.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_cryp.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_dac.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_dbgmcu.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_dcmi.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_dma.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_exti.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_flash.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_fsmc.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_gpio.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_hash.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_i2c.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_iwdg.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_pwr.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_rcc.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_rng.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_rtc.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_sdio.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_spi.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_syscfg.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_tim.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_usart.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\inc\stm32f4xx_wwdg.h
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\misc.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_adc.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_can.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cec.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_crc.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cryp.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cryp_aes.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cryp_des.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_cryp_tdes.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dac.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dbgmcu.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dcmi.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dma.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dma2d.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_dsi.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_exti.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_gpio.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_hash.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_hash_md5.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_hash_sha1.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_i2c.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_iwdg.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_lptim.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_ltdc.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_pwr.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_qspi.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_rcc.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_rng.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_rtc.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_sai.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_sdio.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_spdifrx.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_spi.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_syscfg.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_tim.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_usart.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\spl\src\stm32f4xx_wwdg.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\src\main.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\src\startup_stm32f4xx.S
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\src\system_stm32f4xx.c
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\stm32f407vg_flash.ld
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\stm32f407vg_sram.ld
C:\Users\Alex\Documents\my_eurobot\fromgitstmcode\LowLevel\version.h
