INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_4_1_mux/project_4_1_mux.srcs/sources_1/new/4_1_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_4_1_mux/project_4_1_mux.srcs/sim_1/new/4_1 mux testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_testbench
