package fpga_components
{

import Chisel._
import scala.math._

object LutConstants {
    // LUT CONFIG
    var VAR_NUM_INPUTS_PER_LUT = 4
    var VAR_NUM_OUTPUTS_PER_LUT = 1
    var VAR_NUM_CONFIGS_PER_LUT = 16
    var VAR_NUM_MUXES_PER_LUT = 1
    // CLB CONFIG
    var VAR_NUM_CLB_IN = 32
    var VAR_NUM_CLB_OUT = 8
    var VAR_NUM_LUTS_PER_CLB = 8
    var VAR_NUM_CLB_LUT_CONFIGS = 128
    var VAR_NUM_CLB_MUX_CONFIGS = 8
    var VAR_TOTAL_MUX_CONFIGS = 8
    var VAR_NUM_IPIN_PER_TILE = 19
    var VAR_NUM_OPIN_PER_TILE = 8
    var VAR_NUM_XBAR_INPUTS = 27
    var VAR_NUM_XBAR_OUTPUTS = 32
    var VAR_NUM_XBAR_PER_MUX_CONFIGS = 5
    var VAR_NUM_XBAR_CONFIGS = 160
    var VAR_TOTAL_XBAR_CONFIGS = VAR_NUM_XBAR_CONFIGS
    var VAR_IPIN_INPUT_WIDTH = 8
    var VAR_IPIN_CONFIG_WIDTH = 3
    var VAR_NUM_CHANXY_PER_TILE = 40
    var VAR_CHANXY_INPUT_WIDTH = 16
    var VAR_CHANXY_CONFIG_WIDTH = 4
    var VAR_LUT_CONFIGS_START = 0
    var VAR_LUT_CONFIGS_END = VAR_LUT_CONFIGS_START + VAR_NUM_CLB_LUT_CONFIGS - 1
    var VAR_MUX_CONFIGS_START = VAR_NUM_CLB_LUT_CONFIGS
    var VAR_MUX_CONFIGS_END = VAR_MUX_CONFIGS_START + VAR_TOTAL_MUX_CONFIGS - 1
    var VAR_XBAR_CONFIGS_START = VAR_MUX_CONFIGS_END + 1
    var VAR_XBAR_CONFIGS_END = VAR_XBAR_CONFIGS_START + VAR_TOTAL_XBAR_CONFIGS - 1
    var VAR_TOTAL_IPIN_CONFIGS = 57
    var VAR_SBCB_IPIN_CONFIGS_START = VAR_XBAR_CONFIGS_END + 1
    var VAR_SBCB_IPIN_CONFIGS_END = VAR_SBCB_IPIN_CONFIGS_START + VAR_TOTAL_IPIN_CONFIGS - 1
    var VAR_TOTAL_CHANXY_CONFIGS = 160
    var VAR_SBCB_CHANXY_CONFIGS_START = VAR_SBCB_IPIN_CONFIGS_END + 1
    var VAR_SBCB_CHANXY_CONFIGS_END = VAR_SBCB_CHANXY_CONFIGS_START + VAR_TOTAL_CHANXY_CONFIGS - 1
    var VAR_TOTAL_NUM_CONFIGS = 513
    var VAR_CONFIGS_FILE_DEPTH = 17
}

}
