{
    "design": {
        "top": "LWC",
        "tb_top": "LWC_TB",
        "tb_uut": "uut",
        "vhdl_std": "02",
        "vhdl_synopsys": false,
        "clock_port": "clk"
    },
    "flows": {
        "sim_flow": {
            "stop_time": null
        },
        "diamond_synth": {
            "fpga_part": "LFE5U-25F-6BG381C",
            "clock_period": 15.0,
            "synthesis_engine": "synplify",
            "strategy": "Timing",
            "timeout": 1800,
            "fmax_low_freq": 8.0,
            "fmax_high_freq": 150.0,
            "nthreads": 1
        },
        "vivado_synth": {
            "clock_period": 5.0,
            "fpga_part": "xc7a12tcsg325-3",
            "strategy": "Timing",
            "optimize_power": "False",
            "timeout": 1800,
            "fmax_low_freq": 100.0,
            "fmax_high_freq": 300.0,
            "nthreads": 4
        },
        "quartus_synth": {
            "clock_period": 8.0,
            "fpga_part": "10CL016YU256C6G",
            "dse": {
                "num_concurrent": 8,
                "nproc": null,
                "num_seeds": 8,
                "explore": "timing_high_effort",
                "compile_flow": "fit_sta",
                "stop_on_success": true,
                "timeout": "01:00:00"
            },
            "project_settings": {
                "OPTIMIZATION_MODE": "AGGRESSIVE PERFORMANCE",
                "REMOVE_REDUNDANT_LOGIC_CELLS": "ON",
                "AUTO_RESOURCE_SHARING": "ON",
                "ALLOW_REGISTER_RETIMING": "ON",
                "SYNTH_GATED_CLOCK_CONVERSION": "ON",
                "FITTER_EFFORT": "STANDARD FIT",
                "STRATIX_OPTIMIZATION_TECHNIQUE": "SPEED",
                "CYCLONE_OPTIMIZATION_TECHNIQUE": "SPEED",
                "PLACEMENT_EFFORT_MULTIPLIER": 3.0,
                "ROUTER_EFFORT_MULTIPLIER": 3.0,
                "ROUTER_TIMING_OPTIMIZATION_LEVEL": "MAXIMUM",
                "FINAL_PLACEMENT_OPTIMIZATION": "ALWAYS",
                "AUTO_PACKED_REGISTERS_STRATIX": "OFF",
                "AUTO_PACKED_REGISTERS_CYCLONE": "OFF",
                "PHYSICAL_SYNTHESIS_COMBO_LOGIC": "ON",
                "PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION": "ON",
                "PHYSICAL_SYNTHESIS_REGISTER_RETIMING": "ON",
                "PHYSICAL_SYNTHESIS_EFFORT": "EXTRA",
                "AUTO_DSP_RECOGNITION": "OFF",
                "INNER_NUM": 8
            }
        },
        "dc": {
            "clock_period": 3.0,
            "flatten_effort": 1,
            "alib_dir": "/home/mmohajer/alib_cache",
            "adk": {
                "lib_name": "NangateOpenCellLibrary",
                "process": 45,
                "path": "/home/mmohajer/src/freepdk-45nm",
                "target_libraries": [
                    "stdcells.db"
                ],
                "milkeyway_reference_libraries": [
                    "stdcells.mwlib"
                ],
                "milkeyway_technology_file": "rtk-tech.tf",
                "tluplus_map": "rtk-tluplus.map",
                "max_tluplus": "rtk-max.tluplus",
                "min_tluplus": "rtk-min.tluplus",
                "nand2_gate": "NAND2_X1",
                "min_routing_layer_dc": "metal2",
                "max_routing_layer_dc": "metal7",
                "max_routing_layer_innovus": 7,
                "power_mesh_bot_layer": 8,
                "power_mesh_top_layer": 9,
                "driving_cell": "INV_X2",
                "typical_on_chip_load": 7,
                "filler_cells": [
                    "FILLCELL_X32",
                    "FILLCELL_X16",
                    "FILLCELL_X8",
                    "FILLCELL_X4",
                    "FILLCELL_X2",
                    "FILLCELL_X1"
                ],
                "tie_cells": [
                    "LOGIC1_X1",
                    "LOGIC0_X1"
                ],
                "lvs_exclude_cell_list": [
                    "FILL*",
                    "WELLTAP*"
                ],
                "tie_hi_cell": "LOGIC1_X1",
                "tie_lo_cell": "LOGIC0_X1",
                "tie_hi_port": "Z",
                "tie_lo_port": "Z",
                "min_buf_cell": "BUF_X1",
                "min_buf_port_i": "A",
                "min_buf_port_o": "Z",
                "ANTENNA_CELL": "ANTENNA_X1",
                "END_CAP_CELL": ""
            }
        }
    }
}