Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Thu Jul 06 13:09:25 2023
| Host         : msts-elec running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab_7_top_timing_summary_routed.rpt -rpx lab_7_top_timing_summary_routed.rpx
| Design       : lab_7_top
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 122 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     54.431        0.000                      0                   64        0.383        0.000                      0                   64       49.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                54.431        0.000                      0                   64        0.383        0.000                      0                   64       49.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       54.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.431ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(42)/D
                            (42) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.525ns  (logic 4.846ns (10.645%)  route 40.679ns (89.355%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns = ( 104.229 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.160    46.794    i_data_samp/nx42825z67
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    46.918 r  i_data_samp/ix44819z19166/O
                         net (fo=3, routed)           0.939    47.857    i_data_samp/nx44819z20
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    47.981 r  i_data_samp/ix45810z28346/O
                         net (fo=4, routed)           1.450    49.431    i_data_samp/nx45810z3
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124    49.555 r  i_data_samp/ix45812z44139/O
                         net (fo=1, routed)           0.436    49.990    i_data_samp/nx45812z2
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.124    50.114 r  i_data_samp/ix45812z28344/O
                         net (fo=1, routed)           0.000    50.114    nx50385z1
    SLICE_X53Y53         FDRE                                         r  reg_data_out(42)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.442   104.229    clk_int
    SLICE_X53Y53         FDRE                                         r  reg_data_out(42)/C
                         clock pessimism              0.320   104.549    
                         clock uncertainty           -0.035   104.514    
    SLICE_X53Y53         FDRE (Setup_fdre_C_D)        0.031   104.545    reg_data_out(42)
  -------------------------------------------------------------------
                         required time                        104.545    
                         arrival time                         -50.114    
  -------------------------------------------------------------------
                         slack                                 54.431    

Slack (MET) :             54.522ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(8)/D
                            (8) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.360ns  (logic 4.846ns (10.683%)  route 40.514ns (89.317%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 104.234 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.391    47.024    i_data_samp/nx42825z67
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124    47.148 r  i_data_samp/ix43824z20167/O
                         net (fo=2, routed)           0.581    47.730    i_data_samp/nx43824z9
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124    47.854 r  i_data_samp/ix43824z39824/O
                         net (fo=4, routed)           1.044    48.898    i_data_samp/nx43824z7
    SLICE_X34Y47         LUT6 (Prop_lut6_I2_O)        0.124    49.022 r  i_data_samp/ix43824z54881/O
                         net (fo=1, routed)           0.803    49.826    i_data_samp/nx43824z2
    SLICE_X33Y49         LUT6 (Prop_lut6_I5_O)        0.124    49.950 r  i_data_samp/ix43824z39819/O
                         net (fo=1, routed)           0.000    49.950    nx14573z1
    SLICE_X33Y49         FDRE                                         r  reg_data_out(8)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.446   104.234    clk_int
    SLICE_X33Y49         FDRE                                         r  reg_data_out(8)/C
                         clock pessimism              0.242   104.476    
                         clock uncertainty           -0.035   104.440    
    SLICE_X33Y49         FDRE (Setup_fdre_C_D)        0.031   104.471    reg_data_out(8)
  -------------------------------------------------------------------
                         required time                        104.471    
                         arrival time                         -49.950    
  -------------------------------------------------------------------
                         slack                                 54.522    

Slack (MET) :             54.578ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(30)/D
                            (30) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.309ns  (logic 4.846ns (10.695%)  route 40.463ns (89.305%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 104.241 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.160    46.794    i_data_samp/nx42825z67
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    46.918 r  i_data_samp/ix44819z19166/O
                         net (fo=3, routed)           1.127    48.045    i_data_samp/nx44819z20
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.124    48.169 r  i_data_samp/ix44819z28358/O
                         net (fo=4, routed)           1.079    49.248    i_data_samp/nx44819z15
    SLICE_X50Y48         LUT6 (Prop_lut6_I5_O)        0.124    49.372 r  i_data_samp/ix44819z54849/O
                         net (fo=1, routed)           0.402    49.775    i_data_samp/nx44819z2
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.899 r  i_data_samp/ix44819z28344/O
                         net (fo=1, routed)           0.000    49.899    nx37422z1
    SLICE_X51Y47         FDRE                                         r  reg_data_out(30)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.453   104.241    clk_int
    SLICE_X51Y47         FDRE                                         r  reg_data_out(30)/C
                         clock pessimism              0.242   104.483    
                         clock uncertainty           -0.035   104.447    
    SLICE_X51Y47         FDRE (Setup_fdre_C_D)        0.029   104.476    reg_data_out(30)
  -------------------------------------------------------------------
                         required time                        104.476    
                         arrival time                         -49.899    
  -------------------------------------------------------------------
                         slack                                 54.578    

Slack (MET) :             54.594ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(56)/D
                            (56) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.340ns  (logic 4.846ns (10.688%)  route 40.494ns (89.312%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 104.240 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.160    46.794    i_data_samp/nx42825z67
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    46.918 r  i_data_samp/ix44819z19166/O
                         net (fo=3, routed)           0.939    47.857    i_data_samp/nx44819z20
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    47.981 r  i_data_samp/ix45810z28346/O
                         net (fo=4, routed)           1.246    49.227    i_data_samp/nx45810z3
    SLICE_X52Y50         LUT6 (Prop_lut6_I0_O)        0.124    49.351 r  i_data_samp/ix45810z19901/O
                         net (fo=1, routed)           0.455    49.805    i_data_samp/nx45810z2
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124    49.929 r  i_data_samp/ix45810z39819/O
                         net (fo=1, routed)           0.000    49.929    nx65342z1
    SLICE_X52Y46         FDRE                                         r  reg_data_out(56)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.452   104.240    clk_int
    SLICE_X52Y46         FDRE                                         r  reg_data_out(56)/C
                         clock pessimism              0.242   104.482    
                         clock uncertainty           -0.035   104.446    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)        0.077   104.523    reg_data_out(56)
  -------------------------------------------------------------------
                         required time                        104.523    
                         arrival time                         -49.929    
  -------------------------------------------------------------------
                         slack                                 54.594    

Slack (MET) :             54.634ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(32)/D
                            (32) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.251ns  (logic 4.846ns (10.709%)  route 40.405ns (89.291%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 104.239 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.160    46.794    i_data_samp/nx42825z67
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    46.918 r  i_data_samp/ix44819z19166/O
                         net (fo=3, routed)           1.127    48.045    i_data_samp/nx44819z20
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.124    48.169 r  i_data_samp/ix44819z28358/O
                         net (fo=4, routed)           0.867    49.036    i_data_samp/nx44819z15
    SLICE_X50Y48         LUT6 (Prop_lut6_I3_O)        0.124    49.160 r  i_data_samp/ix44820z52030/O
                         net (fo=1, routed)           0.556    49.716    i_data_samp/nx44820z2
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124    49.840 r  i_data_samp/ix44820z28344/O
                         net (fo=1, routed)           0.000    49.840    nx39416z1
    SLICE_X49Y46         FDRE                                         r  reg_data_out(32)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.451   104.239    clk_int
    SLICE_X49Y46         FDRE                                         r  reg_data_out(32)/C
                         clock pessimism              0.242   104.481    
                         clock uncertainty           -0.035   104.445    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.029   104.474    reg_data_out(32)
  -------------------------------------------------------------------
                         required time                        104.474    
                         arrival time                         -49.840    
  -------------------------------------------------------------------
                         slack                                 54.634    

Slack (MET) :             54.688ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(10)/D
                            (10) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.192ns  (logic 4.846ns (10.723%)  route 40.346ns (89.277%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 104.234 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.818    44.307    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.431 r  i_data_samp/ix43816z30618/O
                         net (fo=2, routed)           0.787    45.218    i_data_samp/nx43816z13
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    45.342 r  i_data_samp/ix43816z28354/O
                         net (fo=4, routed)           1.265    46.608    i_data_samp/nx43816z11
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    46.732 r  i_data_samp/ix43816z56144/O
                         net (fo=2, routed)           0.996    47.728    i_data_samp/nx43816z10
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.124    47.852 r  i_data_samp/ix43816z39826/O
                         net (fo=4, routed)           1.207    49.059    i_data_samp/nx43816z8
    SLICE_X36Y46         LUT6 (Prop_lut6_I1_O)        0.124    49.183 r  i_data_samp/ix43819z24268/O
                         net (fo=1, routed)           0.475    49.658    i_data_samp/nx43819z2
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.124    49.782 r  i_data_samp/ix43819z39819/O
                         net (fo=1, routed)           0.000    49.782    nx15484z1
    SLICE_X33Y47         FDRE                                         r  reg_data_out(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.446   104.234    clk_int
    SLICE_X33Y47         FDRE                                         r  reg_data_out(10)/C
                         clock pessimism              0.242   104.476    
                         clock uncertainty           -0.035   104.440    
    SLICE_X33Y47         FDRE (Setup_fdre_C_D)        0.029   104.469    reg_data_out(10)
  -------------------------------------------------------------------
                         required time                        104.469    
                         arrival time                         -49.782    
  -------------------------------------------------------------------
                         slack                                 54.688    

Slack (MET) :             54.784ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(26)/D
                            (26) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.143ns  (logic 4.846ns (10.735%)  route 40.297ns (89.265%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 104.233 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.391    47.024    i_data_samp/nx42825z67
    SLICE_X31Y48         LUT6 (Prop_lut6_I0_O)        0.124    47.148 r  i_data_samp/ix43824z20167/O
                         net (fo=2, routed)           0.581    47.730    i_data_samp/nx43824z9
    SLICE_X32Y48         LUT6 (Prop_lut6_I5_O)        0.124    47.854 r  i_data_samp/ix43824z39824/O
                         net (fo=4, routed)           1.036    48.890    i_data_samp/nx43824z7
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.124    49.014 r  i_data_samp/ix44812z51638/O
                         net (fo=1, routed)           0.594    49.608    i_data_samp/nx44812z2
    SLICE_X34Y49         LUT6 (Prop_lut6_I5_O)        0.124    49.732 r  i_data_samp/ix44812z28344/O
                         net (fo=1, routed)           0.000    49.732    nx32435z1
    SLICE_X34Y49         FDRE                                         r  reg_data_out(26)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.445   104.233    clk_int
    SLICE_X34Y49         FDRE                                         r  reg_data_out(26)/C
                         clock pessimism              0.242   104.475    
                         clock uncertainty           -0.035   104.439    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.077   104.516    reg_data_out(26)
  -------------------------------------------------------------------
                         required time                        104.516    
                         arrival time                         -49.732    
  -------------------------------------------------------------------
                         slack                                 54.784    

Slack (MET) :             54.791ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(28)/D
                            (28) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.163ns  (logic 4.846ns (10.730%)  route 40.317ns (89.270%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 104.230 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.160    46.794    i_data_samp/nx42825z67
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    46.918 r  i_data_samp/ix44819z19166/O
                         net (fo=3, routed)           0.939    47.857    i_data_samp/nx44819z20
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    47.981 r  i_data_samp/ix45810z28346/O
                         net (fo=4, routed)           1.091    49.072    i_data_samp/nx45810z3
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    49.196 r  i_data_samp/ix45811z5997/O
                         net (fo=1, routed)           0.433    49.629    i_data_samp/nx45811z2
    SLICE_X53Y50         LUT6 (Prop_lut6_I5_O)        0.124    49.753 r  i_data_samp/ix45811z28344/O
                         net (fo=1, routed)           0.000    49.753    nx34429z1
    SLICE_X53Y50         FDRE                                         r  reg_data_out(28)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.443   104.230    clk_int
    SLICE_X53Y50         FDRE                                         r  reg_data_out(28)/C
                         clock pessimism              0.320   104.550    
                         clock uncertainty           -0.035   104.515    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.029   104.544    reg_data_out(28)
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                         -49.753    
  -------------------------------------------------------------------
                         slack                                 54.791    

Slack (MET) :             54.839ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(54)/D
                            (54) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.115ns  (logic 4.846ns (10.741%)  route 40.269ns (89.259%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 104.230 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.160    46.794    i_data_samp/nx42825z67
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    46.918 r  i_data_samp/ix44819z19166/O
                         net (fo=3, routed)           0.939    47.857    i_data_samp/nx44819z20
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.124    47.981 r  i_data_samp/ix45810z28346/O
                         net (fo=4, routed)           1.038    49.019    i_data_samp/nx45810z3
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124    49.143 r  i_data_samp/ix45813z26751/O
                         net (fo=1, routed)           0.437    49.581    i_data_samp/nx45813z2
    SLICE_X53Y51         LUT6 (Prop_lut6_I5_O)        0.124    49.705 r  i_data_samp/ix45813z39819/O
                         net (fo=1, routed)           0.000    49.705    nx63348z1
    SLICE_X53Y51         FDRE                                         r  reg_data_out(54)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.443   104.230    clk_int
    SLICE_X53Y51         FDRE                                         r  reg_data_out(54)/C
                         clock pessimism              0.320   104.550    
                         clock uncertainty           -0.035   104.515    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.029   104.544    reg_data_out(54)
  -------------------------------------------------------------------
                         required time                        104.544    
                         arrival time                         -49.705    
  -------------------------------------------------------------------
                         slack                                 54.839    

Slack (MET) :             54.842ns  (required time - arrival time)
  Source:                 i_key_samp/reg_data_out(7)/C
                            (7)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(20)/D
                            (20) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk rise@100.000ns - clk rise@0.000ns)
  Data Path Delay:        45.165ns  (logic 4.846ns (10.730%)  route 40.319ns (89.270%))
  Logic Levels:           33  (LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 104.230 - 100.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.972     2.933    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.029 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.560     4.589    i_key_samp/p_clk_int
    SLICE_X54Y50         FDRE                                         r  i_key_samp/reg_data_out(7)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.518     5.107 r  i_key_samp/reg_data_out(7)/Q
                         net (fo=15, routed)          3.107     8.214    i_data_samp/p_key_samp(7)
    SLICE_X32Y60         LUT2 (Prop_lut2_I1_O)        0.152     8.366 r  i_data_samp/ix63157z1335/O
                         net (fo=4, routed)           0.890     9.256    i_data_samp/nx63157z16
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.332     9.588 r  i_data_samp/ix39226z10950/O
                         net (fo=12, routed)          2.154    11.742    i_data_samp/nx39226z17
    SLICE_X51Y59         LUT3 (Prop_lut3_I2_O)        0.124    11.866 r  i_data_samp/ix34235z1441/O
                         net (fo=4, routed)           0.916    12.782    i_data_samp/nx34235z23
    SLICE_X50Y59         LUT6 (Prop_lut6_I1_O)        0.124    12.906 r  i_data_samp/ix34235z39903/O
                         net (fo=11, routed)          0.999    13.905    i_data_samp/nx34235z21
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  i_data_samp/ix15291z1482/O
                         net (fo=4, routed)           0.675    14.704    i_data_samp/nx15291z20
    SLICE_X36Y60         LUT6 (Prop_lut6_I5_O)        0.124    14.828 r  i_data_samp/ix24265z59566/O
                         net (fo=7, routed)           0.755    15.584    i_data_samp/nx24265z7
    SLICE_X47Y58         LUT4 (Prop_lut4_I3_O)        0.124    15.708 r  i_data_samp/ix24265z28349/O
                         net (fo=4, routed)           1.115    16.823    i_data_samp/nx24265z6
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.947 r  i_data_samp/ix24265z21194/O
                         net (fo=10, routed)          1.273    18.220    i_data_samp/px3652
    SLICE_X35Y55         LUT4 (Prop_lut4_I3_O)        0.124    18.344 r  i_data_samp/ix13298z39896/O
                         net (fo=4, routed)           1.313    19.657    i_data_samp/nx13298z77
    SLICE_X29Y55         LUT6 (Prop_lut6_I2_O)        0.124    19.781 r  i_data_samp/ix7312z41367/O
                         net (fo=10, routed)          1.748    21.528    i_data_samp/px3451
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124    21.652 r  i_data_samp/ix7312z39836/O
                         net (fo=4, routed)           0.679    22.331    i_data_samp/nx7312z18
    SLICE_X52Y57         LUT6 (Prop_lut6_I4_O)        0.124    22.455 r  i_data_samp/ix12903z16752/O
                         net (fo=5, routed)           1.174    23.630    i_data_samp/nx12903z8
    SLICE_X38Y56         LUT5 (Prop_lut5_I4_O)        0.124    23.754 r  i_data_samp/ix12903z28350/O
                         net (fo=4, routed)           1.131    24.884    i_data_samp/nx12903z7
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124    25.008 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          1.891    26.899    i_data_samp/px3235
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    27.023 r  i_data_samp/ix12903z28409/O
                         net (fo=4, routed)           0.825    27.848    i_data_samp/nx12903z66
    SLICE_X50Y55         LUT6 (Prop_lut6_I2_O)        0.124    27.972 r  i_data_samp/ix12903z51384/O
                         net (fo=5, routed)           1.379    29.351    i_data_samp/nx12903z61
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.475 r  i_data_samp/ix12903z28403/O
                         net (fo=4, routed)           1.018    30.493    i_data_samp/nx12903z60
    SLICE_X32Y50         LUT6 (Prop_lut6_I1_O)        0.124    30.617 r  i_data_samp/ix44819z43166/O
                         net (fo=9, routed)           2.029    32.646    i_key_samp/px2982
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124    32.770 r  i_key_samp/ix48532z28344/O
                         net (fo=4, routed)           0.764    33.534    i_data_samp/px2981
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    33.658 r  i_data_samp/ix12903z62982/O
                         net (fo=4, routed)           1.023    34.681    i_data_samp/nx12903z187
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.124    34.805 r  i_data_samp/ix12903z39998/O
                         net (fo=4, routed)           1.095    35.900    i_data_samp/nx12903z185
    SLICE_X33Y51         LUT6 (Prop_lut6_I2_O)        0.124    36.024 r  i_data_samp/ix44819z35752/O
                         net (fo=7, routed)           1.845    37.869    i_key_samp/px2824
    SLICE_X51Y52         LUT6 (Prop_lut6_I5_O)        0.124    37.993 r  i_key_samp/ix65481z28344/O
                         net (fo=4, routed)           0.676    38.669    i_data_samp/px2823
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.124    38.793 r  i_data_samp/ix12903z24556/O
                         net (fo=3, routed)           0.676    39.469    i_data_samp/nx12903z320
    SLICE_X45Y52         LUT6 (Prop_lut6_I5_O)        0.124    39.593 r  i_data_samp/ix12903z40103/O
                         net (fo=4, routed)           1.832    41.424    i_data_samp/nx12903z318
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.124    41.548 r  i_data_samp/ix44819z24282/O
                         net (fo=5, routed)           1.817    43.365    i_key_samp/px2659
    SLICE_X48Y47         LUT6 (Prop_lut6_I5_O)        0.124    43.489 r  i_key_samp/ix18887z39819/O
                         net (fo=4, routed)           0.782    44.271    i_data_samp/px2658
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124    44.395 r  i_data_samp/ix42825z8497/O
                         net (fo=2, routed)           1.114    45.510    i_data_samp/nx42825z69
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.124    45.634 r  i_data_samp/ix42825z39876/O
                         net (fo=4, routed)           1.160    46.794    i_data_samp/nx42825z67
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.124    46.918 r  i_data_samp/ix44819z19166/O
                         net (fo=3, routed)           1.127    48.045    i_data_samp/nx44819z20
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.124    48.169 r  i_data_samp/ix44819z28358/O
                         net (fo=4, routed)           0.890    49.059    i_data_samp/nx44819z15
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124    49.183 r  i_data_samp/ix44821z23437/O
                         net (fo=1, routed)           0.447    49.630    i_data_samp/nx44821z2
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.124    49.754 r  i_data_samp/ix44821z28344/O
                         net (fo=1, routed)           0.000    49.754    nx26453z1
    SLICE_X50Y51         FDRE                                         r  reg_data_out(20)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      100.000   100.000 r  
    N15                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.828   100.828 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           1.868   102.696    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.787 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         1.443   104.230    clk_int
    SLICE_X50Y51         FDRE                                         r  reg_data_out(20)/C
                         clock pessimism              0.320   104.550    
                         clock uncertainty           -0.035   104.515    
    SLICE_X50Y51         FDRE (Setup_fdre_C_D)        0.081   104.596    reg_data_out(20)
  -------------------------------------------------------------------
                         required time                        104.596    
                         arrival time                         -49.754    
  -------------------------------------------------------------------
                         slack                                 54.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(3)/C
                            (3)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(2)/D
                            (2) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.231ns (29.850%)  route 0.543ns (70.150%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.561     1.411    i_data_samp/p_clk_int
    SLICE_X29Y53         FDRE                                         r  i_data_samp/reg_data_out(3)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  i_data_samp/reg_data_out(3)/Q
                         net (fo=13, routed)          0.249     1.801    i_data_samp/plaintext[3]
    SLICE_X34Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.846 r  i_data_samp/ix56893z28344/O
                         net (fo=3, routed)           0.294     2.140    i_data_samp/px3222
    SLICE_X34Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.185 r  i_data_samp/ix42826z28344/O
                         net (fo=1, routed)           0.000     2.185    nx20555z1
    SLICE_X34Y48         FDRE                                         r  reg_data_out(2)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.832     1.929    clk_int
    SLICE_X34Y48         FDRE                                         r  reg_data_out(2)/C
                         clock pessimism             -0.246     1.682    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.120     1.802    reg_data_out(2)
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(1)/C
                            (1)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(0)/D
                            (0) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.231ns (26.763%)  route 0.632ns (73.237%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.562     1.412    i_data_samp/p_clk_int
    SLICE_X29Y51         FDRE                                         r  i_data_samp/reg_data_out(1)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  i_data_samp/reg_data_out(1)/Q
                         net (fo=13, routed)          0.415     1.969    i_data_samp/plaintext[5]
    SLICE_X45Y48         LUT4 (Prop_lut4_I0_O)        0.045     2.014 r  i_data_samp/ix47925z28344/O
                         net (fo=3, routed)           0.217     2.231    i_data_samp/px3149
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.276 r  i_data_samp/ix44817z28344/O
                         net (fo=1, routed)           0.000     2.276    nx22549z1
    SLICE_X43Y48         FDRE                                         r  reg_data_out(0)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.834     1.931    clk_int
    SLICE_X43Y48         FDRE                                         r  reg_data_out(0)/C
                         clock pessimism             -0.246     1.684    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091     1.775    reg_data_out(0)
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(9)/C
                            (9)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(8)/D
                            (8) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.231ns (25.307%)  route 0.682ns (74.693%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.560     1.410    i_data_samp/p_clk_int
    SLICE_X36Y59         FDRE                                         r  i_data_samp/reg_data_out(9)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141     1.551 r  i_data_samp/reg_data_out(9)/Q
                         net (fo=8, routed)           0.393     1.944    i_data_samp/plaintext(9)
    SLICE_X36Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.989 r  i_data_samp/ix42825z28475/O
                         net (fo=2, routed)           0.289     2.278    i_data_samp/nx42825z168
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.323 r  i_data_samp/ix43824z39819/O
                         net (fo=1, routed)           0.000     2.323    nx14573z1
    SLICE_X33Y49         FDRE                                         r  reg_data_out(8)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.833     1.930    clk_int
    SLICE_X33Y49         FDRE                                         r  reg_data_out(8)/C
                         clock pessimism             -0.246     1.683    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092     1.775    reg_data_out(8)
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(41)/C
                            (41)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(40)/D
                            (40) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.231ns (23.784%)  route 0.740ns (76.216%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.559     1.409    i_data_samp/p_clk_int
    SLICE_X28Y61         FDRE                                         r  i_data_samp/reg_data_out(41)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.141     1.550 r  i_data_samp/reg_data_out(41)/Q
                         net (fo=8, routed)           0.483     2.034    i_data_samp/plaintext(41)
    SLICE_X31Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.079 r  i_data_samp/ix42825z40005/O
                         net (fo=2, routed)           0.257     2.336    i_data_samp/nx42825z250
    SLICE_X33Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.381 r  i_data_samp/ix43822z39819/O
                         net (fo=1, routed)           0.000     2.381    nx48391z1
    SLICE_X33Y49         FDRE                                         r  reg_data_out(40)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.833     1.930    clk_int
    SLICE_X33Y49         FDRE                                         r  reg_data_out(40)/C
                         clock pessimism             -0.246     1.683    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.774    reg_data_out(40)
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(51)/C
                            (51)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(50)/D
                            (50) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.231ns (22.809%)  route 0.782ns (77.191%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.562     1.412    i_data_samp/p_clk_int
    SLICE_X33Y40         FDRE                                         r  i_data_samp/reg_data_out(51)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  i_data_samp/reg_data_out(51)/Q
                         net (fo=8, routed)           0.577     2.130    i_data_samp/plaintext(51)
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.175 r  i_data_samp/ix42825z39993/O
                         net (fo=2, routed)           0.205     2.380    i_data_samp/nx42825z234
    SLICE_X41Y48         LUT6 (Prop_lut6_I0_O)        0.045     2.425 r  i_data_samp/ix42827z39819/O
                         net (fo=1, routed)           0.000     2.425    nx59360z1
    SLICE_X41Y48         FDRE                                         r  reg_data_out(50)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.834     1.931    clk_int
    SLICE_X41Y48         FDRE                                         r  reg_data_out(50)/C
                         clock pessimism             -0.251     1.679    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.091     1.770    reg_data_out(50)
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(4)/C
                            (4)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(10)/D
                            (10) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.276ns (26.310%)  route 0.773ns (73.690%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.561     1.411    i_data_samp/p_clk_int
    SLICE_X28Y54         FDRE                                         r  i_data_samp/reg_data_out(4)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  i_data_samp/reg_data_out(4)/Q
                         net (fo=12, routed)          0.190     1.742    i_data_samp/plaintext[2]
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  i_data_samp/ix12903z39921/O
                         net (fo=4, routed)           0.195     1.982    i_data_samp/nx12903z103
    SLICE_X34Y53         LUT6 (Prop_lut6_I5_O)        0.045     2.027 r  i_data_samp/ix12903z52527/O
                         net (fo=5, routed)           0.389     2.416    i_data_samp/nx12903z94
    SLICE_X33Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.461 r  i_data_samp/ix43819z39819/O
                         net (fo=1, routed)           0.000     2.461    nx15484z1
    SLICE_X33Y47         FDRE                                         r  reg_data_out(10)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.833     1.930    clk_int
    SLICE_X33Y47         FDRE                                         r  reg_data_out(10)/C
                         clock pessimism             -0.246     1.683    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.091     1.774    reg_data_out(10)
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(59)/C
                            (59)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_out(58)/D
                            (58) (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.231ns (22.052%)  route 0.817ns (77.948%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.562     1.412    i_data_samp/p_clk_int
    SLICE_X32Y40         FDRE                                         r  i_data_samp/reg_data_out(59)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  i_data_samp/reg_data_out(59)/Q
                         net (fo=13, routed)          0.523     2.076    i_data_samp/plaintext(59)
    SLICE_X43Y47         LUT4 (Prop_lut4_I0_O)        0.045     2.121 r  i_data_samp/ix49911z39819/O
                         net (fo=3, routed)           0.294     2.415    i_data_samp/px3161
    SLICE_X43Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.460 r  i_data_samp/ix43820z39819/O
                         net (fo=1, routed)           0.000     2.460    nx1800z1
    SLICE_X43Y46         FDRE                                         r  reg_data_out(58)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.833     1.930    clk_int
    SLICE_X43Y46         FDRE                                         r  reg_data_out(58)/C
                         clock pessimism             -0.251     1.678    
    SLICE_X43Y46         FDRE (Hold_fdre_C_D)         0.091     1.769    reg_data_out(58)
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(3)/C
                            (3)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_output_tegister_reg_data_out(1)/D
                            (1)
          (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.276ns (25.988%)  route 0.786ns (74.012%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.561     1.411    i_data_samp/p_clk_int
    SLICE_X29Y53         FDRE                                         r  i_data_samp/reg_data_out(3)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  i_data_samp/reg_data_out(3)/Q
                         net (fo=13, routed)          0.373     1.926    i_data_samp/plaintext[3]
    SLICE_X31Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.971 r  i_data_samp/ix12903z28354/O
                         net (fo=4, routed)           0.061     2.032    i_data_samp/nx12903z11
    SLICE_X31Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.077 r  i_data_samp/ix12903z37530/O
                         net (fo=10, routed)          0.351     2.429    i_data_samp/px3235
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.045     2.474 r  i_data_samp/ix50796z39819/O
                         net (fo=1, routed)           0.000     2.474    nx7754z1
    SLICE_X39Y47         FDRE                                         r  i_output_tegister_reg_data_out(1)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.833     1.930    clk_int
    SLICE_X39Y47         FDRE                                         r  i_output_tegister_reg_data_out(1)/C
                         clock pessimism             -0.246     1.683    
    SLICE_X39Y47         FDRE (Hold_fdre_C_D)         0.091     1.774    i_output_tegister_reg_data_out(1)
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(3)/C
                            (3)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_output_tegister_reg_data_out(9)/D
                            (9)
          (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.276ns (26.154%)  route 0.779ns (73.846%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.561     1.411    i_data_samp/p_clk_int
    SLICE_X29Y53         FDRE                                         r  i_data_samp/reg_data_out(3)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDRE (Prop_fdre_C_Q)         0.141     1.552 r  i_data_samp/reg_data_out(3)/Q
                         net (fo=13, routed)          0.314     1.866    i_data_samp/plaintext[3]
    SLICE_X33Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  i_data_samp/ix12903z40136/O
                         net (fo=4, routed)           0.139     2.050    i_data_samp/nx12903z357
    SLICE_X35Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.095 r  i_data_samp/ix12903z28889/O
                         net (fo=5, routed)           0.327     2.422    i_data_samp/nx12903z401
    SLICE_X37Y51         LUT6 (Prop_lut6_I2_O)        0.045     2.467 r  i_data_samp/ix49805z39819/O
                         net (fo=1, routed)           0.000     2.467    nx65314z1
    SLICE_X37Y51         FDRE                                         r  i_output_tegister_reg_data_out(9)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.830     1.928    clk_int
    SLICE_X37Y51         FDRE                                         r  i_output_tegister_reg_data_out(9)/C
                         clock pessimism             -0.251     1.676    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.091     1.767    i_output_tegister_reg_data_out(9)
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 i_data_samp/reg_data_out(2)/C
                            (2)
            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_output_tegister_reg_data_out(3)/D
                            (3)
          (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.290ns (27.297%)  route 0.772ns (72.703%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.634     0.825    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.851 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.562     1.412    i_data_samp/p_clk_int
    SLICE_X29Y52         FDRE                                         r  i_data_samp/reg_data_out(2)/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  i_data_samp/reg_data_out(2)/Q
                         net (fo=12, routed)          0.328     1.882    i_data_samp/plaintext[4]
    SLICE_X35Y51         LUT4 (Prop_lut4_I0_O)        0.042     1.924 r  i_data_samp/ix51908z28344/O
                         net (fo=3, routed)           0.444     2.368    i_data_samp/px3184
    SLICE_X33Y48         LUT6 (Prop_lut6_I0_O)        0.107     2.475 r  i_data_samp/ix49808z39819/O
                         net (fo=1, routed)           0.000     2.475    nx5760z1
    SLICE_X33Y48         FDRE                                         r  i_output_tegister_reg_data_out(3)/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf/I
    N15                  IBUF (Prop_ibuf_I_O)         0.380     0.380 r  clk_ibuf/IBUF/O
                         net (fo=1, routed)           0.689     1.068    clk_ibuf/IBUFG_2_BUFG
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.097 r  clk_ibuf/BUFG/O
                         net (fo=184, routed)         0.833     1.930    clk_int
    SLICE_X33Y48         FDRE                                         r  i_output_tegister_reg_data_out(3)/C
                         clock pessimism             -0.246     1.683    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.091     1.774    i_output_tegister_reg_data_out(3)
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.700    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_ibuf/BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y51   i_data_samp/reg_data_out(0)/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y51   i_data_samp/reg_data_out(1)/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X37Y60   i_data_samp/reg_data_out(10)/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X29Y61   i_data_samp/reg_data_out(11)/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X28Y59   i_data_samp/reg_data_out(12)/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X36Y62   i_data_samp/reg_data_out(13)/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X31Y63   i_data_samp/reg_data_out(14)/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X31Y63   i_data_samp/reg_data_out(15)/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X41Y60   i_data_samp/reg_data_out(16)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y60   i_data_samp/reg_data_out(10)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y61   i_data_samp/reg_data_out(11)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y59   i_data_samp/reg_data_out(12)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y60   i_data_samp/reg_data_out(16)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y60   i_data_samp/reg_data_out(17)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y60   i_data_samp/reg_data_out(18)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X41Y60   i_data_samp/reg_data_out(21)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X44Y50   i_output_tegister_reg_data_out(11)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X46Y50   i_output_tegister_reg_data_out(19)/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X45Y50   i_output_tegister_reg_data_out(21)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51   i_data_samp/reg_data_out(0)/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51   i_data_samp/reg_data_out(0)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51   i_data_samp/reg_data_out(1)/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y51   i_data_samp/reg_data_out(1)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X37Y60   i_data_samp/reg_data_out(10)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X29Y61   i_data_samp/reg_data_out(11)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X28Y59   i_data_samp/reg_data_out(12)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X36Y62   i_data_samp/reg_data_out(13)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y63   i_data_samp/reg_data_out(14)/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X31Y63   i_data_samp/reg_data_out(15)/C



