{
  "design": {
    "design_info": {
      "boundary_crc": "0x2CBBE12AD98A1229",
      "device": "xc7a100tcsg324-1",
      "name": "DSP",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "xbip_dsp48_macro_0": ""
    },
    "ports": {
      "P_0": {
        "type": "data",
        "direction": "O",
        "left": "32",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency width format long minimum {} maximum {}} value 33} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency fractwidth format long minimum {} maximum {}} value 0} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} DATA_WIDTH 33}",
            "value_src": "ip_prop"
          }
        }
      },
      "CLK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "DSP_CLK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "A_0": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "B_0": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "C_0": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "xbip_dsp48_macro_0": {
        "vlnv": "xilinx.com:ip:xbip_dsp48_macro:3.0",
        "xci_name": "DSP_xbip_dsp48_macro_0_0",
        "parameters": {
          "a_width": {
            "value": "16"
          },
          "b_width": {
            "value": "16"
          },
          "c_width": {
            "value": "16"
          },
          "p_binarywidth": {
            "value": "0"
          },
          "p_full_width": {
            "value": "33"
          },
          "p_width": {
            "value": "33"
          }
        }
      }
    },
    "nets": {
      "xbip_dsp48_macro_0_P": {
        "ports": [
          "xbip_dsp48_macro_0/P",
          "P_0"
        ]
      },
      "CLK_0_1": {
        "ports": [
          "CLK_0",
          "xbip_dsp48_macro_0/CLK"
        ]
      },
      "A_0_1": {
        "ports": [
          "A_0",
          "xbip_dsp48_macro_0/A"
        ]
      },
      "B_0_1": {
        "ports": [
          "B_0",
          "xbip_dsp48_macro_0/B"
        ]
      },
      "C_0_1": {
        "ports": [
          "C_0",
          "xbip_dsp48_macro_0/C"
        ]
      }
    }
  }
}