// Seed: 750208570
module module_0 (
    output uwire id_0,
    output tri0 id_1,
    input wire id_2,
    input uwire id_3,
    output supply0 id_4,
    input wire id_5,
    input wand id_6,
    input supply1 id_7,
    output tri1 id_8,
    input uwire id_9,
    output wand id_10,
    output supply1 id_11
);
  assign module_1.id_14 = 0;
endmodule
module module_0 (
    output wor id_0,
    output tri1 id_1,
    output supply1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output tri0 id_7
    , id_16,
    output wand id_8,
    input tri1 id_9,
    output supply0 id_10,
    output wire id_11,
    input tri0 id_12,
    output tri1 id_13,
    input tri0 module_1
);
  logic [1 : 1] id_17;
  ;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_5,
      id_5,
      id_1,
      id_3,
      id_5,
      id_12,
      id_0,
      id_3,
      id_2,
      id_8
  );
endmodule
