module module_0 (
    id_1,
    id_2
);
  output id_2;
  input id_1;
  logic id_3 (
      (id_2),
      id_1
  );
endmodule
