# Introduction to Self-Timed Circuits

## Lectures
### Fundamentals
 1. Digital Logic and Production Rules ([slides](https://docs.google.com/presentation/d/1FRVrQa0nEyhvQGNShdhy51kqQUQ7c5ABfCozDBB6NFI/edit?usp=sharing))
 2. Introduction to Self Timed Circuits ([slides](https://docs.google.com/presentation/d/11w59jPf3YmbpAyRkBiP9-37KjHjU1f4FMW0M1xEFANQ/edit?usp=sharing))
 3. Weak Condition Half Buffers ([slides](https://docs.google.com/presentation/d/1rhX8NpYjSPOusMYqh9mkT4VHOUP-ZH7LzGWJoKh6vrs/edit?usp=sharing))
 4. Fundamental Concepts ([slides](https://docs.google.com/presentation/d/1HT5QB9E-94wxLR09xclKv-eHCCeo5yGKxiMjLOxaWq4/edit?usp=sharing))
 5. Pre-Charge Half Buffers ([slides](https://docs.google.com/presentation/d/1IfZwFHvdMxfG4m6_01otx2CuJLPcFdncUEoJ1n5sNUk/edit?usp=sharing))
 6. Encoding Data ([slides](https://docs.google.com/presentation/d/11RPcrKQg0__1eZGJA-2yfXEiUvFddsozFcmaF_xOf1w/edit?usp=sharing))

### Templated Synthesis
 7. Multiple Requests ([slides](https://docs.google.com/presentation/d/1i_PfY2zaYus-25HBVJYzH8-zNFZOyBCEWSfOkJSA0d0/edit?usp=sharing))
 8. Early Out and Stack Length ([slides](https://docs.google.com/presentation/d/1gKU_824vwHMv1u0QCIvc35YFyGc5vPDBtQ1BrnF9hdw/edit?usp=sharing))
 9. Function Blocks ([slides](https://docs.google.com/presentation/d/120oF23j4JMFCgMtKpVtTTuU0RD6MOejSMFLBBfVDpmQ/edit?usp=sharing))
 10. Conditional Inputs and Outputs ([slides](https://docs.google.com/presentation/d/1IaaoBDYKMXjxX-TmDgZjlVOOAm89T8f7jt8J7SNG8PU/edit?usp=sharing))
 11. Internal Memory ([slides](https://docs.google.com/presentation/d/1DIC0wArQZZ4JTQ50VDLF3F7fV2C3amQUxzAei4kqU3g/edit?usp=sharing))
 12. Protected Forward Drivers ([slides](https://docs.google.com/presentation/d/1EA9WOFDRXDcVtSj8UCyJcFyFKcE7Cm_kH0NdH2MQn8M/edit?usp=sharing))

### Formal Synthesis
 13. Handshake Expansion and Reshuffling ([slides](https://docs.google.com/presentation/d/1blmj0OBZUJvpxFjKeKmNuEUXaSdWKUTZn05lUXbB5P8/edit?usp=sharing))
 14. Projection and Process Decomposition ([slides](https://docs.google.com/presentation/d/1-uvrOhVYTW4cK9nCpoyAb5Pro2PCQ14De_tQLkfKiYE/edit?usp=sharing))
 15. Simulation and State Elaboration ([slides](https://docs.google.com/presentation/d/1Ut5HU87ZwM1Id4V2DR_bboL6KWylS7WK623EHxvU43A/edit?usp=sharing))
 16. State Conflicts and State Variable Insertion
 17. Guard Strengthening
 18. Bubble Reshuffling
 19. Reset Circuitry

### Advanced Topics
 20. Advanced Internal Memory
 21. Optimization Techniques
 22. Exchange Channels ([slides](https://docs.google.com/presentation/d/1SvY3RujDydKP7lhBaLgJv4gzUOfHDgsS6c2R74xDAOk/edit?usp=sharing))
 23. Synchronization and Non-Deterministic Behavior ([slides](https://docs.google.com/presentation/d/11K5VCcOnHrCuIEmvdDteaNvExloH2vYktGNZ2-BkvZA/edit?usp=sharing)) 1 hour 30 minutes
 24. Advanced Synchronization and Non-Deterministic Behavior

## Other Topics of Note
 - Bundled-Data
 - Bundled-Data Internal Memory
 - Bundled-Data Exchange Channel
 - 2-Phase Pipelines
 - Memory Arrays and Control Logic
 - Syntax-Directed Translation
 - Asynchronous to Synchronous Interfacing
 - Formal Verification
   - State Elaboration
   - Handshaking Expansions
   - Two Phase CHP
   - High Level Cosimulation
