// Seed: 3579253406
module module_0;
  supply0 id_1 = id_1;
  supply0 id_3 = id_2;
  assign id_1 = id_2 ==? id_3;
  assign id_3 = id_3 ^ id_2;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply1 id_2,
    output tri0 id_3
);
  assign id_3 = 1'd0;
  module_0();
  assign id_3 = id_0;
  supply0 id_5 = 1;
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    input tri id_3,
    output tri0 id_4
);
  wire id_6;
  module_0();
endmodule
