<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 247</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page247-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_7281d5ea06a5b67a247.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 1&#160;10-11</p>
<p style="position:absolute;top:47px;left:420px;white-space:nowrap" class="ft01">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE)</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">10.4.3&#160;</p>
<p style="position:absolute;top:98px;left:149px;white-space:nowrap" class="ft02">SSE Conversion Instructions</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft05">SSE conversion instructions (see<a href="o_7281d5ea06a5b67a-263.html">&#160;Figure&#160;11-8) suppo</a>rt&#160;packed&#160;and scalar&#160;conversions&#160;between single-precision&#160;<br/>floating-point&#160;and doubleword integer&#160;formats.<br/>The CVTPI2PS (convert&#160;packed doubleword integers to&#160;packed single-precision floating-point values) instruction&#160;<br/>converts two packed&#160;signed doubleword integers&#160;into two&#160;packed single-precision&#160;floating-point&#160;values. When the&#160;<br/>conversion&#160;is inexact, the&#160;result&#160;is rounded according to the&#160;rounding mode&#160;selected in the&#160;MXCSR&#160;register.&#160;<br/>The CVTSI2SS&#160;(convert doubleword integer&#160;to&#160;scalar&#160;single-precision&#160;floating-point value) instruction converts&#160;a&#160;<br/>signed doubleword integer into a single-precision floating-point value.&#160;When&#160;the&#160;conversion is inexact, the result is&#160;<br/>rounded according to&#160;the rounding&#160;mode selected in&#160;the MXCSR&#160;register.&#160;<br/>The CVTPS2PI (convert&#160;packed single-precision&#160;floating-point&#160;values&#160;to&#160;packed doubleword integers) instruction&#160;<br/>converts two packed&#160;single-precision&#160;floating-point values&#160;into two packed signed&#160;doubleword&#160;integers. When the&#160;<br/>conversion&#160;is inexact, the&#160;result&#160;is rounded according&#160;to the&#160;rounding mode&#160;selected in the&#160;MXCSR&#160;register. The&#160;<br/>CVTTPS2PI (convert&#160;with truncation&#160;packed single-precision&#160;floating-point&#160;values&#160;to&#160;packed&#160;doubleword&#160;integers)&#160;<br/>instruction is&#160;similar to&#160;the CVTPS2PI instruction,&#160;except&#160;that truncation is&#160;used&#160;to round&#160;a source&#160;value&#160;to an&#160;<br/>integer value (see<a href="o_7281d5ea06a5b67a-102.html">&#160;Section 4.8.4.2,&#160;“Truncation with SSE&#160;and&#160;SSE2&#160;Conversion&#160;Instructions”).<br/></a>The CVTSS2SI (convert scalar&#160;single-precision&#160;floating-point&#160;value&#160;to doubleword integer) instruction converts&#160;a&#160;<br/>single-precision floating-point&#160;value&#160;into a signed&#160;doubleword&#160;integer.&#160;When&#160;the conversion is&#160;inexact, the&#160;result is&#160;<br/>rounded according to the rounding&#160;mode selected&#160;in&#160;the&#160;MXCSR register.&#160;The CVTTSS2SI (convert with&#160;truncation&#160;<br/>scalar single-precision&#160;floating-point value&#160;to doubleword&#160;integer) instruction is&#160;similar to&#160;the&#160;CVTSS2SI instruc-<br/>tion,&#160;except that truncation is&#160;used&#160;to round&#160;the source&#160;value&#160;to an&#160;integer&#160;value&#160;(see<a href="o_7281d5ea06a5b67a-102.html">&#160;Section 4.8.4.2,&#160;“Truncation&#160;<br/>with&#160;SSE and&#160;SSE2 Conversion Instructions”).</a></p>
<p style="position:absolute;top:523px;left:69px;white-space:nowrap" class="ft02">10.4.4&#160;</p>
<p style="position:absolute;top:523px;left:150px;white-space:nowrap" class="ft02">SSE 64-Bit SIMD Integer Instructions</p>
<p style="position:absolute;top:553px;left:69px;white-space:nowrap" class="ft05">SSE extensions&#160;add&#160;the following 64-bit&#160;packed integer instructions to&#160;the IA-32 architecture.&#160;These&#160;instructions&#160;<br/>operate&#160;on data&#160;in MMX&#160;registers and&#160;64-bit memory&#160;locations.&#160;</p>
<p style="position:absolute;top:604px;left:433px;white-space:nowrap" class="ft04">NOTE</p>
<p style="position:absolute;top:630px;left:122px;white-space:nowrap" class="ft05">When&#160;SSE2 extensions&#160;are present&#160;in an IA-32&#160;processor,&#160;these instructions are&#160;extended&#160;to&#160;<br/>operate&#160;on&#160;128-bit&#160;operands&#160;in XMM&#160;registers and&#160;128-bit&#160;memory locations.</p>
<p style="position:absolute;top:687px;left:69px;white-space:nowrap" class="ft05">The PAVGB&#160;(compute average of packed&#160;unsigned&#160;byte&#160;integers) and&#160;PAVGW&#160;(compute average&#160;of packed&#160;<br/>unsigned&#160;word&#160;integers) instructions compute&#160;a SIMD average of&#160;two&#160;packed&#160;unsigned&#160;byte&#160;or word integer&#160;oper-<br/>ands, respectively. For&#160;each corresponding pair of data&#160;elements in the&#160;packed&#160;source&#160;operands, the&#160;elements&#160;are&#160;<br/>added&#160;together,&#160;a 1&#160;is&#160;added to&#160;the temporary sum,&#160;and that&#160;result is&#160;shifted right one&#160;bit position.<br/>The&#160;PEXTRW&#160;(extract&#160;word) instruction copies a&#160;selected&#160;word&#160;from&#160;an&#160;MMX&#160;register&#160;into&#160;a&#160;general-purpose&#160;<br/>register.<br/>The&#160;PINSRW (insert&#160;word) instruction copies&#160;a&#160;word&#160;from&#160;a&#160;general-purpose&#160;register or&#160;from&#160;memory into&#160;a&#160;<br/>selected&#160;word location&#160;in&#160;an MMX&#160;register.<br/>The PMAXUB (maximum of packed&#160;unsigned byte&#160;integers) instruction compares the corresponding&#160;unsigned byte&#160;<br/>integers in two packed&#160;operands and returns the&#160;greater of each comparison to&#160;the destination operand.<br/>The PMINUB&#160;(minimum of packed&#160;unsigned&#160;byte integers)&#160;instruction&#160;compares the&#160;corresponding unsigned byte&#160;<br/>integers in two packed&#160;operands and returns the&#160;lesser of each&#160;comparison to&#160;the&#160;destination&#160;operand.<br/>The PMAXSW&#160;(maximum of packed&#160;signed word integers) instruction compares&#160;the&#160;corresponding&#160;signed word&#160;<br/>integers in two packed&#160;operands and returns the&#160;greater of each comparison to&#160;the destination operand.<br/>The PMINSW&#160;(minimum of packed&#160;signed&#160;word integers) instruction compares&#160;the&#160;corresponding&#160;signed word&#160;inte-<br/>gers&#160;in two packed&#160;operands and&#160;returns the&#160;lesser of&#160;each comparison&#160;to&#160;the destination operand.<br/>The&#160;PMOVMSKB (move&#160;byte mask) instruction creates&#160;an&#160;8-bit mask from&#160;the packed byte integers&#160;in an MMX&#160;<br/>register&#160;and stores&#160;the result&#160;in the low byte of a&#160;general-purpose register.&#160;The mask contains the&#160;most&#160;significant&#160;<br/>bit&#160;of&#160;each byte&#160;in the&#160;MMX register.&#160;(When operating&#160;on&#160;128-bit operands, a&#160;16-bit mask&#160;is&#160;created.)</p>
</div>
</body>
</html>
