;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <100, -9
	SUB @121, 103
	MOV @-127, 100
	SUB -207, <-126
	JMP 1, 1
	DAT <270, #0
	SLT 721, 20
	SUB -207, <-126
	ADD <-30, 9
	MOV @-127, 100
	SUB 10, 30
	MOV @-127, 100
	SUB @121, 106
	JMN 160, -70
	DJN @12, #200
	JMP 12, #13
	JMP 12, #13
	SLT <-30, 9
	JMN @100, @-9
	CMP 10, 30
	SUB 0, 132
	JMN 160, -70
	SUB <0, @0
	CMP -207, <-126
	ADD <-30, 9
	ADD 30, 9
	SLT <-30, 9
	ADD @1, <-1
	MOV @-127, 100
	CMP <100, -9
	JMP <-3
	SLT <-30, 9
	SPL 0, #0
	CMP <0, @0
	ADD <3, 91
	MOV -7, <-20
	SPL 160, -70
	CMP -207, <-126
	CMP -207, <-126
	MOV -1, <-20
	SUB 0, 132
	JMN 30, 309
	JMN 30, 309
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	MOV -1, <-20
