// Seed: 3120195732
module module_0 (
    output wor id_0,
    output wire id_1,
    input tri id_2,
    output wor id_3,
    output supply1 id_4,
    input wor id_5,
    output uwire id_6,
    output wor id_7,
    output wor id_8,
    output wor id_9
);
  assign id_0 = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output wand  id_2,
    output tri1  id_3,
    input  wor   id_4
);
  parameter id_6 = ~-1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4,
      id_3,
      id_0,
      id_4,
      id_3,
      id_3,
      id_2,
      id_3
  );
  always id_1 <= id_4;
endmodule
