###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-15.ucsd.edu)
#  Generated on:      Tue Mar 21 16:03:45 2023
#  Design:            fullchip
#  Command:           report_timing -max_paths 5 > ${design}.post_route.timing.rpt
###############################################################
Path 1: MET Setup Check with Pin core_instance/psum_mem_instance/memory8_reg_86_
/CP 
Endpoint:   core_instance/psum_mem_instance/memory8_reg_86_/D                 
(v) checked with  leading edge of 'clk'
Beginpoint: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.229
- Setup                         0.102
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.127
- Arrival Time                  1.113
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.229
     = Beginpoint Arrival Time       0.229
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^         |         |       |   0.229 |    0.244 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^ -> Q ^  | DFQD2   | 0.205 |   0.434 |    0.449 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | I ^ -> Z ^   | CKBD4   | 0.178 |   0.612 |    0.627 | 
     | FE_OFC160_rd_ptr_0                                 |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | S ^ -> Z v   | MUX2D0  | 0.154 |   0.766 |    0.780 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U3           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.035 |   0.801 |    0.815 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U7           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | B ^ -> ZN v  | IOA21D0 | 0.054 |   0.855 |    0.869 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U15          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.049 |   0.904 |    0.918 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U23          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 ^ -> ZN v | CKND2D0 | 0.055 |   0.959 |    0.974 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U5           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN v | IOA21D2 | 0.150 |   1.109 |    1.124 | 
     | fifo_mux_16_1a/mux_2_1a/U5                         |              |         |       |         |          | 
     | core_instance/psum_mem_instance/memory8_reg_86_    | D v          | EDFQD1  | 0.003 |   1.113 |    1.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin core_instance/psum_mem_instance/memory0_reg_86_
/CP 
Endpoint:   core_instance/psum_mem_instance/memory0_reg_86_/D                 
(v) checked with  leading edge of 'clk'
Beginpoint: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.229
- Setup                         0.102
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.127
- Arrival Time                  1.113
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.229
     = Beginpoint Arrival Time       0.229
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^         |         |       |   0.229 |    0.244 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^ -> Q ^  | DFQD2   | 0.205 |   0.434 |    0.449 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | I ^ -> Z ^   | CKBD4   | 0.178 |   0.612 |    0.627 | 
     | FE_OFC160_rd_ptr_0                                 |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | S ^ -> Z v   | MUX2D0  | 0.154 |   0.766 |    0.781 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U3           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.035 |   0.801 |    0.816 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U7           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | B ^ -> ZN v  | IOA21D0 | 0.054 |   0.855 |    0.870 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U15          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.049 |   0.904 |    0.918 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U23          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 ^ -> ZN v | CKND2D0 | 0.055 |   0.959 |    0.974 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U5           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN v | IOA21D2 | 0.150 |   1.109 |    1.124 | 
     | fifo_mux_16_1a/mux_2_1a/U5                         |              |         |       |         |          | 
     | core_instance/psum_mem_instance/memory0_reg_86_    | D v          | EDFQD1  | 0.003 |   1.113 |    1.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin core_instance/psum_mem_instance/memory10_reg_
86_/CP 
Endpoint:   core_instance/psum_mem_instance/memory10_reg_86_/D                
(v) checked with  leading edge of 'clk'
Beginpoint: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.229
- Setup                         0.102
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.127
- Arrival Time                  1.113
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.229
     = Beginpoint Arrival Time       0.229
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^         |         |       |   0.229 |    0.244 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^ -> Q ^  | DFQD2   | 0.205 |   0.434 |    0.449 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | I ^ -> Z ^   | CKBD4   | 0.178 |   0.612 |    0.627 | 
     | FE_OFC160_rd_ptr_0                                 |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | S ^ -> Z v   | MUX2D0  | 0.154 |   0.766 |    0.781 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U3           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.035 |   0.801 |    0.816 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U7           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | B ^ -> ZN v  | IOA21D0 | 0.054 |   0.855 |    0.870 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U15          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.049 |   0.904 |    0.918 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U23          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 ^ -> ZN v | CKND2D0 | 0.055 |   0.959 |    0.974 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U5           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN v | IOA21D2 | 0.150 |   1.109 |    1.124 | 
     | fifo_mux_16_1a/mux_2_1a/U5                         |              |         |       |         |          | 
     | core_instance/psum_mem_instance/memory10_reg_86_   | D v          | EDFQD1  | 0.003 |   1.113 |    1.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin core_instance/psum_mem_instance/memory3_reg_86_
/CP 
Endpoint:   core_instance/psum_mem_instance/memory3_reg_86_/D                 
(v) checked with  leading edge of 'clk'
Beginpoint: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.230
- Setup                         0.102
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.127
- Arrival Time                  1.112
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.229
     = Beginpoint Arrival Time       0.229
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^         |         |       |   0.229 |    0.245 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^ -> Q ^  | DFQD2   | 0.205 |   0.434 |    0.449 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | I ^ -> Z ^   | CKBD4   | 0.178 |   0.612 |    0.627 | 
     | FE_OFC160_rd_ptr_0                                 |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | S ^ -> Z v   | MUX2D0  | 0.154 |   0.766 |    0.781 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U3           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.035 |   0.801 |    0.816 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U7           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | B ^ -> ZN v  | IOA21D0 | 0.054 |   0.855 |    0.870 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U15          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.049 |   0.904 |    0.919 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U23          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 ^ -> ZN v | CKND2D0 | 0.055 |   0.959 |    0.974 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U5           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN v | IOA21D2 | 0.150 |   1.109 |    1.124 | 
     | fifo_mux_16_1a/mux_2_1a/U5                         |              |         |       |         |          | 
     | core_instance/psum_mem_instance/memory3_reg_86_    | D v          | EDFQD1  | 0.003 |   1.112 |    1.127 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin core_instance/psum_mem_instance/memory15_reg_
86_/CP 
Endpoint:   core_instance/psum_mem_instance/memory15_reg_86_/D                
(v) checked with  leading edge of 'clk'
Beginpoint: core_instance/ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_/Q 
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: WC_VIEW
Other End Arrival Time          0.230
- Setup                         0.102
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 1.127
- Arrival Time                  1.112
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.229
     = Beginpoint Arrival Time       0.229
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^         |         |       |   0.229 |    0.245 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | CP ^ -> Q ^  | DFQD2   | 0.205 |   0.434 |    0.449 | 
     | rd_ptr_reg_0_                                      |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | I ^ -> Z ^   | CKBD4   | 0.178 |   0.612 |    0.627 | 
     | FE_OFC160_rd_ptr_0                                 |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | S ^ -> Z v   | MUX2D0  | 0.154 |   0.766 |    0.781 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1b/U3           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.035 |   0.801 |    0.816 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U7           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | B ^ -> ZN v  | IOA21D0 | 0.054 |   0.855 |    0.870 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1e/U15          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN ^ | ND2D0   | 0.049 |   0.904 |    0.919 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U23          |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 ^ -> ZN v | CKND2D0 | 0.055 |   0.959 |    0.974 | 
     | fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U5           |              |         |       |         |          | 
     | core_instance/ofifo_inst/col_idx_7__fifo_instance/ | A1 v -> ZN v | IOA21D2 | 0.150 |   1.109 |    1.124 | 
     | fifo_mux_16_1a/mux_2_1a/U5                         |              |         |       |         |          | 
     | core_instance/psum_mem_instance/memory15_reg_86_   | D v          | EDFQD1  | 0.003 |   1.112 |    1.127 | 
     +----------------------------------------------------------------------------------------------------------+ 

