// Seed: 3531294905
module module_0 (
    input  tri   id_0,
    input  wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    output wire  id_4,
    input  tri   id_5,
    input  tri   id_6
);
  assign module_1.id_4 = 0;
  id_8(
      id_2, id_2, 1'b0, id_1, -1, -1, -1
  );
endmodule
macromodule module_1 (
    output wor id_0,
    output supply1 id_1,
    output wor id_2,
    id_9#(
        .id_10(1),
        .id_11(id_10[1] + 1)
    ),
    input wor id_3,
    output wand id_4,
    input uwire id_5,
    output supply1 id_6,
    input tri0 id_7
);
  wor id_12, id_13;
  tri0 id_14, id_15 = -1'h0;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_3,
      id_13,
      id_1,
      id_3,
      id_3
  );
  assign id_6 = id_13;
  id_16(
      .id_0(id_15)
  );
endmodule
