Path: news.gmane.org!not-for-mail
From: Jiang Liu <liuj97@gmail.com>
Newsgroups: gmane.linux.kernel,gmane.linux.kernel.pci
Subject: [PATCH v3 29/32] PCI/radeon: use PCIe capabilities access functions to simplify implementation
Date: Wed,  1 Aug 2012 23:54:34 +0800
Lines: 42
Approved: news@gmane.org
Message-ID: <1343836477-7287-30-git-send-email-jiang.liu@huawei.com>
References: <1343836477-7287-1-git-send-email-jiang.liu@huawei.com>
NNTP-Posting-Host: plane.gmane.org
X-Trace: dough.gmane.org 1343836900 21176 80.91.229.3 (1 Aug 2012 16:01:40 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Wed, 1 Aug 2012 16:01:40 +0000 (UTC)
Cc: Jiang Liu <jiang.liu@huawei.com>, Yinghai Lu <yinghai@kernel.org>,
	Taku Izumi <izumi.taku@jp.fujitsu.com>,
	"Rafael J . Wysocki" <rjw@sisk.pl>,
	Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>,
	Yijing Wang <wangyijing@huawei.com>,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	Jiang Liu <liuj97@gmail.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
	Don Dutile <ddutile@redhat.com>,
	David Airlie <airlied@linux.ie>,
	Dave Airlie <airlied@redhat.com>,
	Alex Deucher <alexander.deucher@amd.com>,
	Jerome Glisse <jglisse@redhat.com>
Original-X-From: linux-kernel-owner@vger.kernel.org Wed Aug 01 18:01:37 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1SwbMd-0005p4-BE
	for glk-linux-kernel-3@plane.gmane.org; Wed, 01 Aug 2012 18:01:35 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1753424Ab2HAQB2 (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Wed, 1 Aug 2012 12:01:28 -0400
Original-Received: from mail-yw0-f46.google.com ([209.85.213.46]:36668 "EHLO
	mail-yw0-f46.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1755556Ab2HAQAD (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Wed, 1 Aug 2012 12:00:03 -0400
Original-Received: by yhmm54 with SMTP id m54so7461005yhm.19
        for <multiple recipients>; Wed, 01 Aug 2012 09:00:02 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20120113;
        h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references;
        bh=g4EFVFWKE39OEDPhfxEhmfxbxPdzk3bDbSAT8tnoNoE=;
        b=FdBAEy19OsP7RW1PjN9rmYa354er0UXX+ZFi3PFTjaYsQxF5xmz8fmHEbUSzwD9jr/
         SMtQT1I3jPLnxbsl4YaCubHzrfwfzl8Xtw6FuPvfG5zwDeS1mqBH8vxlTNnJFc8w0/yG
         8viFH5cJwdg3Iy/UqkHVvYYclRFjGHwqCkMh95IrosCzuo4sOSjbpLGlKR4hnhoff45m
         7Tzx/UcD3ev7MvPyF+y/WNcggI0y9070FFYp9hTBGrAgealseIm/+YDwqCuRCln3Fihs
         FRabDEemqaDZ0IckYEVr61ERB5pYcuPz9+62V9p6p4Mybf/RomP4BboysIOR0C726zLH
         TS4g==
Original-Received: by 10.66.75.229 with SMTP id f5mr40812124paw.47.1343836801941;
        Wed, 01 Aug 2012 09:00:01 -0700 (PDT)
Original-Received: from localhost.localdomain ([58.250.81.2])
        by mx.google.com with ESMTPS id pe8sm2816231pbc.76.2012.08.01.08.59.50
        (version=TLSv1/SSLv3 cipher=OTHER);
        Wed, 01 Aug 2012 08:59:59 -0700 (PDT)
X-Mailer: git-send-email 1.7.9.5
In-Reply-To: <1343836477-7287-1-git-send-email-jiang.liu@huawei.com>
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1336434 gmane.linux.kernel.pci:16791
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1336434>

From: Jiang Liu <jiang.liu@huawei.com>

Use PCIe capabilities access functions to simplify radeon driver's
implementation.

Signed-off-by: Jiang Liu <liuj97@gmail.com>
---
 drivers/gpu/drm/radeon/evergreen.c |   10 +++-------
 1 file changed, 3 insertions(+), 7 deletions(-)

diff --git a/drivers/gpu/drm/radeon/evergreen.c b/drivers/gpu/drm/radeon/evergreen.c
index 01550d0..8804c80 100644
--- a/drivers/gpu/drm/radeon/evergreen.c
+++ b/drivers/gpu/drm/radeon/evergreen.c
@@ -77,13 +77,9 @@ void evergreen_tiling_fields(unsigned tiling_flags, unsigned *bankw,
 void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev)
 {
 	u16 ctl, v;
-	int cap, err;
+	int err;
 
-	cap = pci_pcie_cap(rdev->pdev);
-	if (!cap)
-		return;
-
-	err = pci_read_config_word(rdev->pdev, cap + PCI_EXP_DEVCTL, &ctl);
+	err = pci_pcie_capability_read_word(rdev->pdev, PCI_EXP_DEVCTL, &ctl);
 	if (err)
 		return;
 
@@ -95,7 +91,7 @@ void evergreen_fix_pci_max_read_req_size(struct radeon_device *rdev)
 	if ((v == 0) || (v == 6) || (v == 7)) {
 		ctl &= ~PCI_EXP_DEVCTL_READRQ;
 		ctl |= (2 << 12);
-		pci_write_config_word(rdev->pdev, cap + PCI_EXP_DEVCTL, ctl);
+		pci_pcie_capability_write_word(rdev->pdev, PCI_EXP_DEVCTL, ctl);
 	}
 }
 
-- 
1.7.9.5

