;redcode
;assert 1
	SPL 0, <-75
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 10, 1
	CMP 10, -0
	SLT 0, -0
	DAT #1, <46
	ADD 240, 66
	MOV 11, 7
	ADD 10, 1
	JMP <121, #106
	MOV -4, <-20
	MOV 0, @2
	SUB @124, 106
	DAT #211, #60
	SUB @1, @2
	MOV -4, <-20
	ADD 211, 60
	SUB @1, @2
	MOV -11, <-20
	ADD 10, 1
	ADD 10, 1
	SUB @601, @2
	JMP <124, 106
	MOV -4, <-20
	SUB @124, 106
	MOV -11, <-20
	JMZ 110, 70
	SUB @121, @106
	JMZ <130, 9
	SUB @121, @106
	SUB @121, @106
	JMP @130, 69
	ADD 210, 60
	CMP 1, 20
	JMP -4, @-20
	JMP <124, 106
	JMP <124, 106
	JMP <124, 106
	JMP <124, 106
	SUB @1, @2
	SUB @1, @2
	SLT 0, @2
	CMP -207, <-120
	SUB @121, @106
	MOV -1, <-20
	SPL 0, <-75
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
