|Test0
SW[0] => B[0].IN2
SW[1] => B[1].IN2
SW[2] => B[2].IN2
SW[3] => B[3].IN2
SW[4] => A[0].IN2
SW[5] => A[1].IN2
SW[6] => A[2].IN2
SW[7] => A[3].IN2
KEY[0] => Mux0.IN10
KEY[0] => Mux1.IN10
KEY[0] => Mux2.IN10
KEY[0] => Mux3.IN9
KEY[0] => Mux4.IN9
KEY[0] => Mux5.IN9
KEY[0] => Mux6.IN9
KEY[0] => Mux7.IN9
KEY[1] => Mux0.IN9
KEY[1] => Mux1.IN9
KEY[1] => Mux2.IN9
KEY[1] => Mux3.IN8
KEY[1] => Mux4.IN8
KEY[1] => Mux5.IN8
KEY[1] => Mux6.IN8
KEY[1] => Mux7.IN8
KEY[2] => Mux0.IN8
KEY[2] => Mux1.IN8
KEY[2] => Mux2.IN8
KEY[2] => Mux3.IN7
KEY[2] => Mux4.IN7
KEY[2] => Mux5.IN7
KEY[2] => Mux6.IN7
KEY[2] => Mux7.IN7
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
HEX0[0] << bithex:m0.port4
HEX0[1] << bithex:m0.port5
HEX0[2] << bithex:m0.port6
HEX0[3] << bithex:m0.port7
HEX0[4] << bithex:m0.port8
HEX0[5] << bithex:m0.port9
HEX0[6] << bithex:m0.port10
HEX1[0] << <GND>
HEX1[1] << <GND>
HEX1[2] << <GND>
HEX1[3] << <GND>
HEX1[4] << <GND>
HEX1[5] << <GND>
HEX1[6] << <VCC>
HEX2[0] << bithex:m1.port4
HEX2[1] << bithex:m1.port5
HEX2[2] << bithex:m1.port6
HEX2[3] << bithex:m1.port7
HEX2[4] << bithex:m1.port8
HEX2[5] << bithex:m1.port9
HEX2[6] << bithex:m1.port10
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <VCC>
HEX4[0] << bithex:m4.port4
HEX4[1] << bithex:m4.port5
HEX4[2] << bithex:m4.port6
HEX4[3] << bithex:m4.port7
HEX4[4] << bithex:m4.port8
HEX4[5] << bithex:m4.port9
HEX4[6] << bithex:m4.port10
HEX5[0] << bithex:m5.port4
HEX5[1] << bithex:m5.port5
HEX5[2] << bithex:m5.port6
HEX5[3] << bithex:m5.port7
HEX5[4] << bithex:m5.port8
HEX5[5] << bithex:m5.port9
HEX5[6] << bithex:m5.port10
HEX6[0] << <GND>
HEX6[1] << <GND>
HEX6[2] << <GND>
HEX6[3] << <GND>
HEX6[4] << <GND>
HEX6[5] << <GND>
HEX6[6] << <GND>


|Test0|ripcurry:u0
b0 => b0.IN1
b1 => b1.IN1
b2 => b2.IN1
b3 => b3.IN1
a0 => a0.IN1
a1 => a1.IN1
a2 => a2.IN1
a3 => a3.IN1
s0 <= fulladd:m0.port4
s1 <= fulladd:m1.port4
s2 <= fulladd:m2.port4
s3 <= fulladd:m3.port4
cout <= fulladd:m3.port3


|Test0|ripcurry:u0|fulladd:m0
a => co.IN1
a => co.IN1
a => s.IN0
b => Add0.IN1
b => s.IN1
ci => Add0.IN2
ci => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|Test0|ripcurry:u0|fulladd:m1
a => co.IN1
a => co.IN1
a => s.IN0
b => Add0.IN1
b => s.IN1
ci => Add0.IN2
ci => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|Test0|ripcurry:u0|fulladd:m2
a => co.IN1
a => co.IN1
a => s.IN0
b => Add0.IN1
b => s.IN1
ci => Add0.IN2
ci => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|Test0|ripcurry:u0|fulladd:m3
a => co.IN1
a => co.IN1
a => s.IN0
b => Add0.IN1
b => s.IN1
ci => Add0.IN2
ci => s.IN1
co <= co.DB_MAX_OUTPUT_PORT_TYPE
s <= s.DB_MAX_OUTPUT_PORT_TYPE


|Test0|bithex:m0
c3 => h0.IN0
c3 => h0.IN0
c3 => h0.IN0
c3 => h0.IN0
c2 => h0.IN1
c2 => h0.IN1
c2 => h0.IN1
c2 => h0.IN1
c1 => h0.IN1
c1 => h1.IN1
c1 => h1.IN1
c1 => h2.IN1
c1 => h0.IN1
c1 => h0.IN1
c1 => h0.IN1
c1 => h3.IN1
c0 => h0.IN1
c0 => h0.IN1
c0 => h0.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h3.IN1
c0 => h3.IN1
c0 => h4.IN1
c0 => h0.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h2.IN1
c0 => h3.IN1
c0 => h6.IN1
h0 <= h0.DB_MAX_OUTPUT_PORT_TYPE
h1 <= h1.DB_MAX_OUTPUT_PORT_TYPE
h2 <= h2.DB_MAX_OUTPUT_PORT_TYPE
h3 <= h3.DB_MAX_OUTPUT_PORT_TYPE
h4 <= h4.DB_MAX_OUTPUT_PORT_TYPE
h5 <= h5.DB_MAX_OUTPUT_PORT_TYPE
h6 <= h6.DB_MAX_OUTPUT_PORT_TYPE


|Test0|bithex:m1
c3 => h0.IN0
c3 => h0.IN0
c3 => h0.IN0
c3 => h0.IN0
c2 => h0.IN1
c2 => h0.IN1
c2 => h0.IN1
c2 => h0.IN1
c1 => h0.IN1
c1 => h1.IN1
c1 => h1.IN1
c1 => h2.IN1
c1 => h0.IN1
c1 => h0.IN1
c1 => h0.IN1
c1 => h3.IN1
c0 => h0.IN1
c0 => h0.IN1
c0 => h0.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h3.IN1
c0 => h3.IN1
c0 => h4.IN1
c0 => h0.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h2.IN1
c0 => h3.IN1
c0 => h6.IN1
h0 <= h0.DB_MAX_OUTPUT_PORT_TYPE
h1 <= h1.DB_MAX_OUTPUT_PORT_TYPE
h2 <= h2.DB_MAX_OUTPUT_PORT_TYPE
h3 <= h3.DB_MAX_OUTPUT_PORT_TYPE
h4 <= h4.DB_MAX_OUTPUT_PORT_TYPE
h5 <= h5.DB_MAX_OUTPUT_PORT_TYPE
h6 <= h6.DB_MAX_OUTPUT_PORT_TYPE


|Test0|bithex:m4
c3 => h0.IN0
c3 => h0.IN0
c3 => h0.IN0
c3 => h0.IN0
c2 => h0.IN1
c2 => h0.IN1
c2 => h0.IN1
c2 => h0.IN1
c1 => h0.IN1
c1 => h1.IN1
c1 => h1.IN1
c1 => h2.IN1
c1 => h0.IN1
c1 => h0.IN1
c1 => h0.IN1
c1 => h3.IN1
c0 => h0.IN1
c0 => h0.IN1
c0 => h0.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h3.IN1
c0 => h3.IN1
c0 => h4.IN1
c0 => h0.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h2.IN1
c0 => h3.IN1
c0 => h6.IN1
h0 <= h0.DB_MAX_OUTPUT_PORT_TYPE
h1 <= h1.DB_MAX_OUTPUT_PORT_TYPE
h2 <= h2.DB_MAX_OUTPUT_PORT_TYPE
h3 <= h3.DB_MAX_OUTPUT_PORT_TYPE
h4 <= h4.DB_MAX_OUTPUT_PORT_TYPE
h5 <= h5.DB_MAX_OUTPUT_PORT_TYPE
h6 <= h6.DB_MAX_OUTPUT_PORT_TYPE


|Test0|bithex:m5
c3 => h0.IN0
c3 => h0.IN0
c3 => h0.IN0
c3 => h0.IN0
c2 => h0.IN1
c2 => h0.IN1
c2 => h0.IN1
c2 => h0.IN1
c1 => h0.IN1
c1 => h1.IN1
c1 => h1.IN1
c1 => h2.IN1
c1 => h0.IN1
c1 => h0.IN1
c1 => h0.IN1
c1 => h3.IN1
c0 => h0.IN1
c0 => h0.IN1
c0 => h0.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h3.IN1
c0 => h3.IN1
c0 => h4.IN1
c0 => h0.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h1.IN1
c0 => h2.IN1
c0 => h3.IN1
c0 => h6.IN1
h0 <= h0.DB_MAX_OUTPUT_PORT_TYPE
h1 <= h1.DB_MAX_OUTPUT_PORT_TYPE
h2 <= h2.DB_MAX_OUTPUT_PORT_TYPE
h3 <= h3.DB_MAX_OUTPUT_PORT_TYPE
h4 <= h4.DB_MAX_OUTPUT_PORT_TYPE
h5 <= h5.DB_MAX_OUTPUT_PORT_TYPE
h6 <= h6.DB_MAX_OUTPUT_PORT_TYPE


