#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Apr 20 21:06:44 2022
# Process ID: 30600
# Current directory: F:/10_Vivado/p_vga_test/p_vga1/p_vga3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23584 F:\10_Vivado\p_vga_test\p_vga1\p_vga3\p_vga.xpr
# Log file: F:/10_Vivado/p_vga_test/p_vga1/p_vga3/vivado.log
# Journal file: F:/10_Vivado/p_vga_test/p_vga1/p_vga3\vivado.jou
# Running On: DESKTOP-7Q8KQ0A, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17012 MB
#-----------------------------------------------------------
start_gui
open_project F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at E:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'F:/10_Vivado/p_vga_test/p_vga1/p_vga1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1765.230 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tftg256-1
Top: v1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
CRITICAL WARNING: [Synth 8-976] data has already been declared [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:192]
CRITICAL WARNING: [Synth 8-2654] second declaration of data ignored [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:192]
INFO: [Synth 8-994] data is declared here [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:46]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1905.824 ; gain = 140.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'v1' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/.Xil/Vivado-30600-DESKTOP-7Q8KQ0A/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/.Xil/Vivado-30600-DESKTOP-7Q8KQ0A/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'u_clock' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/u_clock.v:45]
INFO: [Synth 8-155] case statement is not full and has no default [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/u_clock.v:125]
INFO: [Synth 8-155] case statement is not full and has no default [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/u_clock.v:131]
INFO: [Synth 8-6155] done synthesizing module 'u_clock' (2#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/u_clock.v:45]
INFO: [Synth 8-6157] synthesizing module 'keyboard_control' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/keyboard_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'keyboard_control' (3#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/keyboard_control.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'x_rel_pos_in' does not match port width (5) of module 'keyboard_control' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:98]
WARNING: [Synth 8-689] width (6) of port connection 'y_rel_pos_in' does not match port width (5) of module 'keyboard_control' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:99]
WARNING: [Synth 8-689] width (6) of port connection 'x_rel_pos_out' does not match port width (5) of module 'keyboard_control' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:100]
WARNING: [Synth 8-689] width (6) of port connection 'y_rel_pos_out' does not match port width (5) of module 'keyboard_control' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:101]
INFO: [Synth 8-6157] synthesizing module 'shell' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/shell.v:25]
WARNING: [Synth 8-6014] Unused sequential element x_shell_pos_init_reg was removed.  [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/shell.v:63]
WARNING: [Synth 8-6014] Unused sequential element y_shell_pos_init_reg was removed.  [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/shell.v:64]
INFO: [Synth 8-6155] done synthesizing module 'shell' (4#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/shell.v:25]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/vga_display.v:33]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (5#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/vga_display.v:33]
INFO: [Synth 8-6157] synthesizing module 'VGA_data_selector' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/VGA_data_selector.v:24]
INFO: [Synth 8-6155] done synthesizing module 'VGA_data_selector' (6#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/VGA_data_selector.v:24]
INFO: [Synth 8-6157] synthesizing module 'vga_driver' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/vga_driver.v:45]
INFO: [Synth 8-6155] done synthesizing module 'vga_driver' (7#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/vga_driver.v:45]
INFO: [Synth 8-6157] synthesizing module 'dynamic_led' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/Dynami_led.v:23]
WARNING: [Synth 8-567] referenced signal 'ge' should be on the sensitivity list [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/Dynami_led.v:51]
WARNING: [Synth 8-567] referenced signal 'shi' should be on the sensitivity list [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/Dynami_led.v:51]
WARNING: [Synth 8-567] referenced signal 'bai' should be on the sensitivity list [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/Dynami_led.v:51]
WARNING: [Synth 8-567] referenced signal 'qian' should be on the sensitivity list [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/Dynami_led.v:51]
WARNING: [Synth 8-567] referenced signal 'show_data' should be on the sensitivity list [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/Dynami_led.v:77]
INFO: [Synth 8-6155] done synthesizing module 'dynamic_led' (8#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/Dynami_led.v:23]
INFO: [Synth 8-6157] synthesizing module 'key_xd' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/keyxd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/keyxd.v:41]
INFO: [Synth 8-6155] done synthesizing module 'key_xd' (9#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/keyxd.v:23]
WARNING: [Synth 8-689] width (13) of port connection 'key_val_out' does not match port width (7) of module 'key_xd' [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:212]
WARNING: [Synth 8-6014] Unused sequential element key_val_cal_reg was removed.  [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:254]
WARNING: [Synth 8-3848] Net item_faster in module/entity v1 does not have driver. [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:73]
INFO: [Synth 8-6155] done synthesizing module 'v1' (10#1) [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/sources_1/new/v1.v:1]
WARNING: [Synth 8-3917] design v1 has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design v1 has port led[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk in module VGA_data_selector is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst_n in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module v1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module v1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1969.809 ; gain = 204.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1988.719 ; gain = 223.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1988.719 ; gain = 223.488
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'f:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'A'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2010.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'A/inst'
Finished Parsing XDC File [f:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'A/inst'
Parsing XDC File [f:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'A/inst'
Finished Parsing XDC File [f:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'A/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/v1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/v1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/constrs_1/new/cons1.xdc]
Finished Parsing XDC File [F:/10_Vivado/p_vga_test/p_vga1/p_vga3/p_vga.srcs/constrs_1/new/cons1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2122.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 2198.309 ; gain = 433.078
33 Infos, 40 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2198.309 ; gain = 433.078
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 20 21:08:40 2022...
