
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jul 17 12:15:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nehaal-raj/vivado_projects/Vivado+Vitis/redpitaya_guide/tmp/cores'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nehaal-raj/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0.dcp' for cell 'system_i/util_ds_buf_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0.dcp' for cell 'system_i/util_ds_buf_2'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_control_acc_0_0/system_Counter_control_acc_0_0.dcp' for cell 'system_i/Acc_to_PS/Counter_control_acc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_bram_ctrl_0_1/system_axi_bram_ctrl_0_1.dcp' for cell 'system_i/Acc_to_PS/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_blk_mem_gen_1_1/system_blk_mem_gen_1_1.dcp' for cell 'system_i/Acc_to_PS/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ACC_0_0/system_ACC_0_0.dcp' for cell 'system_i/Accumalator/ACC_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_CE_delay_0_0/system_CE_delay_0_0.dcp' for cell 'system_i/Accumalator/CE_delay_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_MUX_0_0/system_MUX_0_0.dcp' for cell 'system_i/Accumalator/MUX_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Mag_delay_0_0/system_Mag_delay_0_0.dcp' for cell 'system_i/Accumalator/Mag_delay_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_blk_mem_gen_0_2/system_blk_mem_gen_0_2.dcp' for cell 'system_i/Accumalator/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_addsub_0_1/system_c_addsub_0_1.dcp' for cell 'system_i/Accumalator/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_0_2/system_c_counter_binary_0_2.dcp' for cell 'system_i/Accumalator/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_1_1/system_c_counter_binary_1_1.dcp' for cell 'system_i/Accumalator/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_2_0/system_c_counter_binary_2_0.dcp' for cell 'system_i/Accumalator/c_counter_binary_2'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp' for cell 'system_i/DataAcquisition/axis_red_pitaya_adc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Mag_valid_0_0/system_Mag_valid_0_0.dcp' for cell 'system_i/FFT/Mag_valid_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_addsub_0_0/system_c_addsub_0_0.dcp' for cell 'system_i/FFT/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_mult_gen_0_1/system_mult_gen_0_1.dcp' for cell 'system_i/FFT/mult_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_mult_gen_0_2/system_mult_gen_0_2.dcp' for cell 'system_i/FFT/mult_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_xfft_0_0/system_xfft_0_0.dcp' for cell 'system_i/FFT/xfft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/PS7/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.dcp' for cell 'system_i/PS7/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.dcp' for cell 'system_i/PS7/rst_ps7_0_125M1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_xbar_0/system_ps7_0_axi_periph_imp_xbar_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_0/system_ps7_0_axi_periph_imp_auto_pc_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_pc_1/system_ps7_0_axi_periph_imp_auto_pc_1.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0.dcp' for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_Counter_enable_fft_0_0/system_Counter_enable_fft_0_0.dcp' for cell 'system_i/T_last_CE_gen/Counter_enable_fft_0'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_c_counter_binary_1_0/system_c_counter_binary_1_0.dcp' for cell 'system_i/T_last_CE_gen/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_counter_buffer_fft_0_0/system_counter_buffer_fft_0_0.dcp' for cell 'system_i/T_last_CE_gen/counter_buffer_fft_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1550.434 ; gain = 0.000 ; free physical = 2093 ; free virtual = 10837
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_2/U0/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: system_i/util_ds_buf_1/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_1_0/system_util_ds_buf_1_0_board.xdc] for cell 'system_i/util_ds_buf_1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_util_ds_buf_2_0/system_util_ds_buf_2_0_board.xdc] for cell 'system_i/util_ds_buf_2/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/PS7/processing_system7_0/inst'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_0/system_rst_ps7_0_125M_0.xdc] for cell 'system_i/PS7/rst_ps7_0_125M/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1_board.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_rst_ps7_0_125M_1/system_rst_ps7_0_125M_1.xdc] for cell 'system_i/PS7/rst_ps7_0_125M1/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/clocks.xdc]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/clocks.xdc]
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc]
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vp_Vn_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:135]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:135]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux0_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux1_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux8_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_p'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Vaux9_v_n'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_p_trg'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[*]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[0]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[1]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[2]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'exp_n_alex[3]'. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.srcs/constrs_1/imports/cfg/ports.xdc]
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_us_0/system_ps7_0_axi_periph_imp_auto_us_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.gen/sources_1/bd/system/ip/system_ps7_0_axi_periph_imp_auto_ds_0/system_ps7_0_axi_periph_imp_auto_ds_0_clocks.xdc] for cell 'system_i/PS7/ps7_0_axi_periph/m00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-1687] 31 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.867 ; gain = 0.000 ; free physical = 1949 ; free virtual = 10693
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

43 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1799.867 ; gain = 353.402 ; free physical = 1949 ; free virtual = 10693
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 16 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.73 . Memory (MB): peak = 1882.008 ; gain = 82.141 ; free physical = 1885 ; free virtual = 10629

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25b164d32

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2316.836 ; gain = 434.828 ; free physical = 1489 ; free virtual = 10232

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 25b164d32

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1138 ; free virtual = 9879

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 25b164d32

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1137 ; free virtual = 9879
Phase 1 Initialization | Checksum: 25b164d32

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1137 ; free virtual = 9879

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 25b164d32

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1137 ; free virtual = 9879

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 25b164d32

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1134 ; free virtual = 9875
Phase 2 Timer Update And Timing Data Collection | Checksum: 25b164d32

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1134 ; free virtual = 9875

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 5 inverters resulting in an inversion of 27 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 23a19e306

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1133 ; free virtual = 9877
Retarget | Checksum: 23a19e306
INFO: [Opt 31-389] Phase Retarget created 153 cells and removed 190 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 9 load pin(s).
Phase 4 Constant propagation | Checksum: 1bcc01588

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1133 ; free virtual = 9877
Constant propagation | Checksum: 1bcc01588
INFO: [Opt 31-389] Phase Constant propagation created 218 cells and removed 633 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1133 ; free virtual = 9877
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1133 ; free virtual = 9877
Phase 5 Sweep | Checksum: 259f2639f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2660.641 ; gain = 0.000 ; free physical = 1133 ; free virtual = 9877
Sweep | Checksum: 259f2639f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 591 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 259f2639f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.656 ; gain = 32.016 ; free physical = 1133 ; free virtual = 9877
BUFG optimization | Checksum: 259f2639f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2ad3e74e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.656 ; gain = 32.016 ; free physical = 1133 ; free virtual = 9877
Shift Register Optimization | Checksum: 2ad3e74e2
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 6 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 4 pins
Phase 8 Post Processing Netlist | Checksum: 2305bcb44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.656 ; gain = 32.016 ; free physical = 1133 ; free virtual = 9877
Post Processing Netlist | Checksum: 2305bcb44
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 220184c71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.656 ; gain = 32.016 ; free physical = 1133 ; free virtual = 9877

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2692.656 ; gain = 0.000 ; free physical = 1133 ; free virtual = 9877
Phase 9.2 Verifying Netlist Connectivity | Checksum: 220184c71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.656 ; gain = 32.016 ; free physical = 1133 ; free virtual = 9877
Phase 9 Finalization | Checksum: 220184c71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.656 ; gain = 32.016 ; free physical = 1133 ; free virtual = 9877
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             153  |             190  |                                             27  |
|  Constant propagation         |             218  |             633  |                                             27  |
|  Sweep                        |               0  |             591  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               6  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 220184c71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2692.656 ; gain = 32.016 ; free physical = 1133 ; free virtual = 9877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 0 Total Ports: 28
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 2085ceab1

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 928 ; free virtual = 9672
Ending Power Optimization Task | Checksum: 2085ceab1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3019.625 ; gain = 326.969 ; free physical = 928 ; free virtual = 9672

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20ba71690

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 899 ; free virtual = 9644
Ending Final Cleanup Task | Checksum: 20ba71690

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 899 ; free virtual = 9644

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 899 ; free virtual = 9644
Ending Netlist Obfuscation Task | Checksum: 20ba71690

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 899 ; free virtual = 9644
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.625 ; gain = 1219.758 ; free physical = 899 ; free virtual = 9644
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 896 ; free virtual = 9642
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 896 ; free virtual = 9642
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 896 ; free virtual = 9643
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 896 ; free virtual = 9643
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 896 ; free virtual = 9643
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 896 ; free virtual = 9645
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 896 ; free virtual = 9645
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive ExtraNetDelay_high
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'ExtraNetDelay_high' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 890 ; free virtual = 9641
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13f473f7b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 890 ; free virtual = 9641
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 890 ; free virtual = 9641

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1068c8231

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 890 ; free virtual = 9639

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1207dfca4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 902 ; free virtual = 9650

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1207dfca4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 902 ; free virtual = 9650
Phase 1 Placer Initialization | Checksum: 1207dfca4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 902 ; free virtual = 9650

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c33469ae

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 943 ; free virtual = 9692

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1262603fa

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 942 ; free virtual = 9691

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 155b65da8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 942 ; free virtual = 9691

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 18ce2e853

Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 939 ; free virtual = 9697

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1722a654c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:08 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 939 ; free virtual = 9697

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 203 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 4, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 97 nets or LUTs. Breaked 8 LUTs, combined 89 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 54 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 944 ; free virtual = 9694

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |             89  |                    97  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |             89  |                    97  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1804e9047

Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 940 ; free virtual = 9692
Phase 2.5 Global Place Phase2 | Checksum: 1c73ba8dc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 941 ; free virtual = 9693
Phase 2 Global Placement | Checksum: 1c73ba8dc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 941 ; free virtual = 9693

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a5ae67d5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 947 ; free virtual = 9695

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b6ab676c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 950 ; free virtual = 9695

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1483619db

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 950 ; free virtual = 9695

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1471ab7a8

Time (s): cpu = 00:00:37 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 950 ; free virtual = 9695

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: cd69b755

Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 965 ; free virtual = 9715

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16d9f88ff

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 962 ; free virtual = 9708

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 159be69b4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 961 ; free virtual = 9707

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1afefaac5

Time (s): cpu = 00:00:43 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 961 ; free virtual = 9707

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 174e542b8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 972 ; free virtual = 9716
Phase 3 Detail Placement | Checksum: 174e542b8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 968 ; free virtual = 9714

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Place 46-20] Placer is running with the ExtraNetDelay_high directive. Post Placement Optimization may take longer to complete with ExtraNetDelay_high compared to other directives.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25cfbdd2e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.177 | TNS=-244.631 |
Phase 1 Physical Synthesis Initialization | Checksum: 22c3c78b2

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 957 ; free virtual = 9703
INFO: [Place 46-33] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 256874bce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 953 ; free virtual = 9701
Phase 4.1.1.1 BUFG Insertion | Checksum: 25cfbdd2e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:16 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 953 ; free virtual = 9701

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.121. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2a26ed265

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710
Phase 4.1 Post Commit Optimization | Checksum: 2a26ed265

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a26ed265

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a26ed265

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710
Phase 4.3 Placer Reporting | Checksum: 2a26ed265

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710

Time (s): cpu = 00:02:03 ; elapsed = 00:01:22 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2b075bd04

Time (s): cpu = 00:02:03 ; elapsed = 00:01:22 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710
Ending Placer Task | Checksum: 1b4bc2ef9

Time (s): cpu = 00:02:03 ; elapsed = 00:01:22 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710
121 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:23 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 936 ; free virtual = 9710
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 934 ; free virtual = 9708
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9690
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 927 ; free virtual = 9707
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 906 ; free virtual = 9699
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 906 ; free virtual = 9699
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 905 ; free virtual = 9698
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 905 ; free virtual = 9699
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 905 ; free virtual = 9700
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 905 ; free virtual = 9700
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_placed.dcp' has been generated.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 912 ; free virtual = 9696
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 3.85s |  WALL: 0.94s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 912 ; free virtual = 9696

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.121 | TNS=-237.332 |
Phase 1 Physical Synthesis Initialization | Checksum: 1febf99b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 912 ; free virtual = 9695

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: 1febf99b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 912 ; free virtual = 9695
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.121 | TNS=-237.332 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: 1febf99b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 912 ; free virtual = 9695

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-661] Optimized 19 nets.  Re-placed 19 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 19 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 19 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.011 | TNS=-220.500 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9695
Phase 4 Single Cell Placement Optimization | Checksum: 2c02af6fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9695

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Multi Cell Placement Optimization | Checksum: 2c02af6fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9695

Phase 6 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9695
Phase 6 Rewire | Checksum: 2c02af6fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9695

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9695
Phase 7 Critical Cell Optimization | Checksum: 2c02af6fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9695

Phase 8 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 Fanout Optimization | Checksum: 2c02af6fe

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 916 ; free virtual = 9695

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.011 | TNS=-220.486 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9698
Phase 9 Single Cell Placement Optimization | Checksum: 2acc59f19

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9698

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Multi Cell Placement Optimization | Checksum: 2acc59f19

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9698

Phase 11 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 917 ; free virtual = 9698
Phase 11 Rewire | Checksum: 2acc59f19

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 917 ; free virtual = 9698

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41] was not replicated.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 917 ; free virtual = 9698
Phase 12 Critical Cell Optimization | Checksum: 2acc59f19

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 917 ; free virtual = 9698

Phase 13 SLR Crossing Optimization
Phase 13 SLR Crossing Optimization | Checksum: 2acc59f19

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 917 ; free virtual = 9698

Phase 14 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 Fanout Optimization | Checksum: 2acc59f19

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9700

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-663] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Re-placed instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.011 | TNS=-220.479 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702
Phase 15 Single Cell Placement Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 Multi Cell Placement Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 17 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702
Phase 17 Rewire | Checksum: 2ad84d18f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702
Phase 18 Critical Cell Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 19 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 DSP Register Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 BRAM Register Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 21 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 URAM Register Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 22 Shift Register Optimization
INFO: [Physopt 32-1402] Pass 1: Identified 34 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Shift Register Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 23 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 DSP Register Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_A' on BRAM cell 'system_i/FFT/xfft_0/U0/i_synth/non_native_floating_point.xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' Port 'A' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 BRAM Register Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 25 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 URAM Register Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 26 Shift Register Optimization
INFO: [Physopt 32-1402] Pass 1: Identified 34 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 26 Shift Register Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 27 Critical Pin Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: 2ad84d18f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[15]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[16].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[16]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[9].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[9]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[1].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[1]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[12].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[12]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[6].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[6]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[4]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[13].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[13]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[14].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[14]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[17].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[17]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[35].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[35]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[5].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[5]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[7].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[7]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[8].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[8]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[3].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[3]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[10].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[10]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[11].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[11]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[31].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[31]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[36].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[36]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[42].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[42]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[28].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[28]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[29].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[29]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[2].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[2]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[43].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[43]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[34].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[34]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[37].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[37]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[32].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[32]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[33].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[33]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[39].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[39]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[40].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[40]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[44].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[44]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[30].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[30]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[41].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[41]
INFO: [Physopt 32-662] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[38].  Did not re-place instance system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_2_reg[38]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702
Phase 29 Single Cell Placement Optimization | Checksum: 1d441e5b7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-660] Identified 34 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 30 Multi Cell Placement Optimization | Checksum: 1d441e5b7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 31 SLR Crossing Optimization
Phase 31 SLR Crossing Optimization | Checksum: 1d441e5b7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 920 ; free virtual = 9702

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.011 | TNS=-220.479 |
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.952 | TNS=-217.211 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 915 ; free virtual = 9699
Phase 32 Critical Path Optimization | Checksum: 1d441e5b7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 915 ; free virtual = 9699

Phase 33 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.952 | TNS=-217.211 |
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[1,0][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,1][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/pcout[0,0][47]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/mult_gen_1/U0/i_mult/gDSP.gDSP_only.iDSP/P[34]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/FFT/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/ifx_data[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.952 | TNS=-217.211 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9702
Phase 33 Critical Path Optimization | Checksum: 1d441e5b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9702

Phase 34 BRAM Enable Optimization
Phase 34 BRAM Enable Optimization | Checksum: 1d441e5b7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9702
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9702
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.952 | TNS=-217.211 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Single Cell Placement   |          0.110  |         16.860  |            0  |              0  |                    22  |           0  |           4  |  00:00:04  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.059  |          3.268  |            0  |              0  |                     1  |           0  |           2  |  00:00:05  |
|  Total                   |          0.169  |         20.128  |            0  |              0  |                    23  |           0  |          33  |  00:00:10  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9702
Ending Physical Synthesis Task | Checksum: 24bd7cfd7

Time (s): cpu = 00:01:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9702
INFO: [Common 17-83] Releasing license: Implementation
424 Infos, 71 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 918 ; free virtual = 9702
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 914 ; free virtual = 9702
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 890 ; free virtual = 9688
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 890 ; free virtual = 9688
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 890 ; free virtual = 9688
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 890 ; free virtual = 9689
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 882 ; free virtual = 9682
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 882 ; free virtual = 9682
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 63fe5f7a ConstDB: 0 ShapeSum: b1e1421d RouteDB: 6998572b
Post Restoration Checksum: NetGraph: 2b8665a3 | NumContArr: 575247ff | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2082aa2dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 751 ; free virtual = 9566

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2082aa2dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 753 ; free virtual = 9568

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2082aa2dc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 753 ; free virtual = 9568
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2f10479c1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 766 ; free virtual = 9577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.048 | TNS=-229.769| WHS=-0.355 | THS=-278.100|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000281532 %
  Global Horizontal Routing Utilization  = 0.000459559 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10663
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10663
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 232ebb37c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 762 ; free virtual = 9574

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 232ebb37c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 762 ; free virtual = 9574

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29064bf19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 765 ; free virtual = 9577
Phase 4 Initial Routing | Checksum: 29064bf19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 765 ; free virtual = 9577

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 723
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.080 | TNS=-672.543| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27fd08c31

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 801 ; free virtual = 9637

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.078 | TNS=-662.175| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1b107dec7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 801 ; free virtual = 9638

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.078 | TNS=-662.175| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 2613b512d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 849 ; free virtual = 9637
Phase 5 Rip-up And Reroute | Checksum: 2613b512d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 849 ; free virtual = 9637

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1db28093d

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9636
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.963 | TNS=-581.003| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 1b5a42940

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9636

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b5a42940

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9636
Phase 6 Delay and Skew Optimization | Checksum: 1b5a42940

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9636

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.963 | TNS=-581.003| WHS=0.017  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 271aca012

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9637
Phase 7 Post Hold Fix | Checksum: 271aca012

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9637

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 271aca012

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9637
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.963 | TNS=-581.003| WHS=0.017  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 271aca012

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9637

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.14499 %
  Global Horizontal Routing Utilization  = 5.79044 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 271aca012

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9637

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 271aca012

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9637

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1c6719498

Time (s): cpu = 00:00:39 ; elapsed = 00:00:17 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 846 ; free virtual = 9635

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 846 ; free virtual = 9636
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.944. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 11d1907e3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9648
Phase 12 Incr Placement Change | Checksum: 11d1907e3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9648

Phase 13 Build RT Design
Checksum: PlaceDB: 1eda99ed ConstDB: 0 ShapeSum: 5b8eda35 RouteDB: a2af93c1
Post Restoration Checksum: NetGraph: 93f99d2b | NumContArr: 27400388 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 2408b95ed

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 852 ; free virtual = 9650

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 2408b95ed

Time (s): cpu = 00:01:12 ; elapsed = 00:00:43 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 852 ; free virtual = 9650

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 34cb414db

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 852 ; free virtual = 9650
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 311a039b9

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 859 ; free virtual = 9650
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.059 | TNS=-513.283| WHS=-0.355 | THS=-271.481|


Router Utilization Summary
  Global Vertical Routing Utilization    = 4.09474 %
  Global Horizontal Routing Utilization  = 5.73185 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 293
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 190
  Number of Partially Routed Nets     = 103
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 26360584f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 860 ; free virtual = 9650

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 26360584f

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 860 ; free virtual = 9650

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 1ddf06c70

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 860 ; free virtual = 9650
Phase 16 Initial Routing | Checksum: 1ddf06c70

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 860 ; free virtual = 9650

Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.058 | TNS=-229.063| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 23b6e3d8d

Time (s): cpu = 00:01:27 ; elapsed = 00:00:47 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 849 ; free virtual = 9642

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.058 | TNS=-229.063| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 2d0183fbe

Time (s): cpu = 00:01:27 ; elapsed = 00:00:47 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 849 ; free virtual = 9642
Phase 17 Rip-up And Reroute | Checksum: 2d0183fbe

Time (s): cpu = 00:01:27 ; elapsed = 00:00:47 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 849 ; free virtual = 9642

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 288c50c83

Time (s): cpu = 00:01:28 ; elapsed = 00:00:47 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 849 ; free virtual = 9641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-211.591| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 2541e97e5

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9641

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 2541e97e5

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9641
Phase 18 Delay and Skew Optimization | Checksum: 2541e97e5

Time (s): cpu = 00:01:29 ; elapsed = 00:00:47 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9641

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-211.591| WHS=0.019  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 28b775e53

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9641
Phase 19 Post Hold Fix | Checksum: 28b775e53

Time (s): cpu = 00:01:30 ; elapsed = 00:00:48 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 848 ; free virtual = 9641

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 28b775e53

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.943 | TNS=-211.591| WHS=0.019  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 28b775e53

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.36585 %
  Global Horizontal Routing Utilization  = 6.0023 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 28b775e53

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 28b775e53

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 2aee12492

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 2aee12492

Time (s): cpu = 00:01:33 ; elapsed = 00:00:49 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-1.944 | TNS=-211.651| WHS=0.019  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 286639d38

Time (s): cpu = 00:01:39 ; elapsed = 00:00:50 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 49.78 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 1faee2a75

Time (s): cpu = 00:01:39 ; elapsed = 00:00:50 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1faee2a75

Time (s): cpu = 00:01:39 ; elapsed = 00:00:50 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
447 Infos, 71 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:50 . Memory (MB): peak = 3019.625 ; gain = 0.000 ; free physical = 850 ; free virtual = 9641
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
467 Infos, 71 Warnings, 33 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:43 ; elapsed = 00:00:11 . Memory (MB): peak = 3026.219 ; gain = 6.594 ; free physical = 774 ; free virtual = 9578
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3026.219 ; gain = 0.000 ; free physical = 768 ; free virtual = 9576
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3026.219 ; gain = 0.000 ; free physical = 753 ; free virtual = 9573
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3026.219 ; gain = 0.000 ; free physical = 753 ; free virtual = 9573
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3026.219 ; gain = 0.000 ; free physical = 758 ; free virtual = 9579
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.219 ; gain = 0.000 ; free physical = 757 ; free virtual = 9579
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.219 ; gain = 0.000 ; free physical = 754 ; free virtual = 9577
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3026.219 ; gain = 0.000 ; free physical = 754 ; free virtual = 9577
INFO: [Common 17-1381] The checkpoint '/home/nehaal-raj/vivado_projects/Digital_correlator/adc_characterization_fin/adc_characterization_fin.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 12:18:55 2025...

*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Jul 17 12:19:36 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
Command: open_checkpoint system_wrapper_routed.dcp
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1489.062 ; gain = 0.000 ; free physical = 2103 ; free virtual = 10914
INFO: [Netlist 29-17] Analyzing 510 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'DIFF_TERM' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. 'SLEW' is ignored for synthesis but preserved for implementation.
Read ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1606.594 ; gain = 0.000 ; free physical = 1987 ; free virtual = 10797
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.266 ; gain = 0.000 ; free physical = 1478 ; free virtual = 10288
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2183.266 ; gain = 0.000 ; free physical = 1478 ; free virtual = 10288
Read PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2183.266 ; gain = 0.000 ; free physical = 1471 ; free virtual = 10280
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2183.266 ; gain = 0.000 ; free physical = 1471 ; free virtual = 10280
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2185.266 ; gain = 2.000 ; free physical = 1463 ; free virtual = 10272
Read Physdb Files: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2185.266 ; gain = 2.000 ; free physical = 1463 ; free virtual = 10272
Restored from archive | CPU: 0.560000 secs | Memory: 14.447235 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2185.266 ; gain = 7.938 ; free physical = 1463 ; free virtual = 10272
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2185.266 ; gain = 0.000 ; free physical = 1463 ; free virtual = 10273
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 9 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM64X1S => RAM64X1S (RAMS64E): 31 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.2 (64-bit) build 5239630
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2193.266 ; gain = 747.824 ; free physical = 1463 ; free virtual = 10273
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/nehaal-raj/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2746.066 ; gain = 552.801 ; free physical = 958 ; free virtual = 9774
INFO: [Common 17-206] Exiting Vivado at Thu Jul 17 12:20:05 2025...
