xst -intstyle ise -ifn "D:/Verilog HDL/Lab7_PCPU/PCSrc_BranchD.xst" -ofn "D:/Verilog HDL/Lab7_PCPU/PCSrc_BranchD.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ipcore_dir -nt timestamp -i -p xc3s500e-fg320-5 "PCSrc_BranchD.ngc" PCSrc_BranchD.ngd  
map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off -c 100 -o PCSrc_BranchD_map.ncd PCSrc_BranchD.ngd PCSrc_BranchD.pcf 
par -w -intstyle ise -ol high -t 1 PCSrc_BranchD_map.ncd PCSrc_BranchD.ncd PCSrc_BranchD.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml PCSrc_BranchD.twx PCSrc_BranchD.ncd -o PCSrc_BranchD.twr PCSrc_BranchD.pcf 
