============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 15 2024  11:32:31 pm
  Module:                 DataMem
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Mem_reg[0][2]/CK->SE
          Group: clk
     Startpoint: (R) Addr[12]
          Clock: (R) clk
       Endpoint: (R) Mem_reg[0][2]/SE
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+     500            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     500            0     
                                              
             Setup:-      92                  
       Uncertainty:-      30                  
     Required Time:=     378                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     178                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay             200             alu_conv.sdc_1_line_7_239_1 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  Addr[12]         -       -      R     (arrival)      1  6.6     0     0     200    (-,-) 
  g13532/ZN        -       A->ZN  F     INV_X4         1  5.9     3     5     205    (-,-) 
  g13504__2391/ZN  -       A2->ZN R     NAND2_X4       2  5.5     8    13     218    (-,-) 
  g13491/ZN        -       A->ZN  F     INV_X1         1  1.9     4     8     225    (-,-) 
  g13444__5953/ZN  -       A1->ZN F     AND3_X2        1  5.9     8    30     255    (-,-) 
  g13431__2683/ZN  -       A2->ZN R     NAND2_X4       2 14.0    13    21     276    (-,-) 
  g13408__2900/ZN  -       A1->ZN F     NOR2_X4        4  8.8     6    10     286    (-,-) 
  g13340__6877/ZN  -       A1->ZN F     AND2_X1        1  3.5     8    31     316    (-,-) 
  g13290__1474/ZN  -       A2->ZN R     NOR2_X2        8 16.7    46    62     378    (-,-) 
  Mem_reg[0][2]/SE <<<     -      R     SDFF_X1        8    -     -     0     378    (-,-) 
#------------------------------------------------------------------------------------------

