12:18:53 PM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:18:55 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@E: CS187 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":178:26:178:28|Expecting ;
@E: CS187 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":242:0:242:8|Expecting endmodule
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:18:55 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:18:55 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:20:58 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@E: CG596 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":65:2:65:9|Parameter pMaxData cannot be found in module ftdi_output.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:20:59 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:20:59 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:22:00 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
@E: CS187 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":1:19:1:19|Expecting (
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:22:00 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:22:00 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:22:16 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@E: CS168 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":61:6:61:6|Port MASK does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:22:16 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:22:16 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:23:46 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@E: CS160 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":16:1:16:10|Bad or missing port direction for 'iRamRdData'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:23:46 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:23:46 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:25:46 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:4:56:7|Reference to unknown variable iRst.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:25:46 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:25:46 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:26:21 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":75:4:75:5|Reference to unknown variable iRxFn.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:26:21 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:26:21 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:27:13 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":28:34:28:43|Object oRamRdAddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Pruning unused register rRxData[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":53:13:53:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":58:15:58:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":59:15:59:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":70:16:70:25|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":70:16:70:25|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":82:16:82:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CS160 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":14:1:14:4|Bad or missing port direction for 'BTN1'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:27:13 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:27:13 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 12:27:42 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":28:34:28:43|Object oRamRdAddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Pruning unused register rRxData[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":53:13:53:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":58:15:58:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":59:15:59:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":70:16:70:25|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":70:16:70:25|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":82:16:82:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":171:9:171:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":172:4:172:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":176:6:176:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":49:17:49:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":157:12:157:18|Port-width mismatch for port iTxData. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":172:1:172:2|Latch generated from always block for signal counter[7:0]; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":111:0:111:5|Sharing sequential element rTxWrite. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":172:1:172:2|Pruning register bits 7 to 1 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":32:15:32:20|*Output LEDR_N has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":32:7:32:12|*Output LEDG_N has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":32:23:32:26|*Output P1A7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":32:29:32:32|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":32:35:32:38|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":31:14:31:17|Input BTN1 is unused.
@W: CL247 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":35:12:35:21|Input port bit 8 of ioFifoData[8:0] is unused

@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Removing register 'rPacketAvail' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Register bit oSiwu is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 3 reachable states with original encodings of:
   000
   001
   010
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Initial value is not supported on state machine rFifoState
@A: CL153 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":28:34:28:43|*Unassigned bits of oRamRdAddr[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":24:26:24:31|Input iTxE_n is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":24:34:24:45|Input iPacketAvail is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":24:12:24:18|Input iTxData is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":30:13:30:23|Input iPacketRead is unused.
@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":126:0:126:5|Removing register 'rUartError' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":135:0:135:5|Register bit oUartTxBusy is always 0.
@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Found RAM rFifoData, depth=4, width=8
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rWritePtr[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rReadPtr[2] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rReadPtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rWritePtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[17] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[16] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register recv_state.
Extracted state machine for register recv_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine recv_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine tx_state
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[14] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 14 of tx_clk_divider[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 12:27:42 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 12:27:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 12:27:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 12:27:44 2020

###########################################################]
Pre-mapping Report

# Sat Mar 28 12:27:44 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:7:32:12|Tristate driver LEDG_N (in view: work.top(verilog)) on net LEDG_N (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:15:32:20|Tristate driver LEDR_N (in view: work.top(verilog)) on net LEDR_N (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:23:32:26|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:29:32:32|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:35:32:38|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output.v":56:0:56:5|Removing sequential instance oTx_n (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Removing sequential instance oPacketAvail (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                                                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                                                  Frequency     Period        Type                        Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 1.0 MHz       1000.000      system                      system_clkgroup           1    
ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3]     4.1 MHz       241.560       inferred                    Autoconstr_clkgroup_1     14   
top_pll|PLLOUTGLOBAL_derived_clock                                     68.9 MHz      14.521        derived (from top|iClk)     Autoconstr_clkgroup_0     120  
top|clk_60mhz                                                          742.1 MHz     1.348         inferred                    Autoconstr_clkgroup_2     15   
top|iClk                                                               17.2 MHz      58.085        inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Found signal identified as System clock which controls 1 sequential elements including fifo_inst.ftdi_input_inst.rRamWrEn.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Found inferred clock ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3] which controls 14 sequential elements including fifo_inst.ftdi_input_inst.rPacketCount[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":50:12:50:24|Found inferred clock top|clk_60mhz which controls 15 sequential elements including fifo_inst.ftdi_input_inst.ram512x8_inst. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:35:32:38|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:29:32:32|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:23:32:26|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:7:32:12|Tristate driver LEDG_N (in view: work.top(verilog)) on net LEDG_N (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:15:32:20|Tristate driver LEDR_N (in view: work.top(verilog)) on net LEDR_N (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rFifoState[2:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:27:44 2020

###########################################################]
Map & Optimize Report

# Sat Mar 28 12:27:45 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:35:32:38|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:29:32:32|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:23:32:26|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:7:32:12|Tristate driver LEDG_N (in view: work.top(verilog)) on net LEDG_N (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":32:15:32:20|Tristate driver LEDR_N (in view: work.top(verilog)) on net LEDR_N (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":172:1:172:2|Removing sequential instance counter[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output.v":56:0:56:5|Removing sequential instance oPacketRead (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_out is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.rx_clk_divider[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_clk_divider[13:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|Found counter in view:work.uart_Z1(verilog) instance tx_clk_divider[13:0] 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@W: FX703 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|Unable to map RAM instance rFifoData[7:0] to RAM for technology specified. 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
Encoding state machine rFifoState[2:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MF794 |RAM rFifoData[7:0] required 36 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MF794 |RAM rFifoData[7:0] required 72 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.97ns		 284 /       186
   2		0h:00m:00s		    -3.97ns		 264 /       186
   3		0h:00m:00s		    -2.57ns		 264 /       186

   4		0h:00m:00s		    -2.39ns		 275 /       186


   5		0h:00m:00s		    -2.39ns		 276 /       186
@N: FX1016 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":39:6:39:14|SB_GB_IO inserted on the port clk_60mhz.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\top_pll.v":13:13:13:24|SB_GB inserted on the net wPllLocked.
@N: FX1017 :|SB_GB inserted on the net wPllLocked_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Warning: Found 12 combinational loops!
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_fifo.v":49:1:49:15|Found combinational loop during mapping at net wTxFull
1) instance fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock[3] (in view: work.top(verilog)), output net wTxFull (in view: work.top(verilog))
    net        wTxFull
@W: BN241 |Unable to finish printing loop, loop close not found
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
2) instance fifo_inst.ftdi_input_inst.rWrState_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rWrState[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net wTxEn_1
3) instance fifo_inst.ftdi_input_inst.wTxEn_1 (in view: work.top(verilog)), output net wTxEn_1 (in view: work.top(verilog))
    net        wTxEn_1
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_en[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_en[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_en[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_en[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
    input  pin fifo_inst.ftdi_input_inst.wTxEn_1/I0
    instance   fifo_inst.ftdi_input_inst.wTxEn_1 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.wTxEn_1/O
    net        wTxEn_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
4) instance fifo_inst.ftdi_input_inst.rRamWrEn_latch (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrEn (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount_i[3]
5) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount_i[3] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
6) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
7) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
8) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
9) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
10) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
11) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.N_11
12) instance fifo_inst.ftdi_input_inst.SUM_0[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.N_11 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.N_11
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I2
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.SUM_0[2]/I2
    instance   fifo_inst.ftdi_input_inst.SUM_0[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM_0[2]/O
    net        fifo_inst.ftdi_input_inst.N_11
End of loops
@W: MT453 |clock period is too long for clock top|clk_60mhz, changing period from 41649.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 20824.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock top_pll|PLLOUTGLOBAL_derived_clock, changing period from 41649.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 20824.5 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 188 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                         
--------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           175        rTxByte_esr[0]                          
@K:CKID0002       clk_60mhz_ibuf_gb_io          SB_GB_IO               13         fifo_inst.ftdi_output_inst.rFifoState[1]
==========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 144MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

Warning: Found 12 combinational loops!
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_fifo.v":49:1:49:15|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.wTxFull
1) instance rPacketCount_inferred_clock[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net wTxFull (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.wTxFull
@W: BN241 |Unable to finish printing loop, loop close not found
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
2) instance rPacketCount_inferred_clock_RNIORK4[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
3) instance rPacketCount_inferred_clock_RNISDA2[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rWrState[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
4) instance rPacketCount_inferred_clock_RNISDA2_9[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrEn (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.wTxEn_1
5) instance rPacketCount_inferred_clock_RNISDA2_14[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net wTxEn_1 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.wTxEn_1
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_en[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_14[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_14[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_14[3]/O
    net        fifo_inst.ftdi_input_inst.wTxEn_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount_i[3]
6) instance rPacketCount_inferred_clock_RNISDA2_6[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount_i[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
7) instance rPacketCount_inferred_clock_RNISDA2_3[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
8) instance rPacketCount_inferred_clock_RNISDA2_7[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
9) instance rPacketCount_inferred_clock_RNISDA2_5[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
10) instance rPacketCount_inferred_clock_RNIORK4_2[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
11) instance rPacketCount_inferred_clock_RNIORK4_1[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]
12) instance rPacketCount_inferred_clock_RNI_5[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount_inferred_clock_RNI_5[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]
End of loops
@W: MT420 |Found inferred clock top|iClk with period 0.54ns. Please declare a user-defined clock on object "p:iClk"
@W: MT420 |Found inferred clock top|clk_60mhz with period 4.01ns. Please declare a user-defined clock on object "p:clk_60mhz"
@W: MT420 |Found inferred clock ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3] with period 4.16ns. Please declare a user-defined clock on object "n:fifo_inst.ftdi_input_inst.rPacketCount[3]"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 10.76ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 28 12:27:46 2020
#


Top view:               top
Requested Frequency:    92.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.899

                                                                       Requested      Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                                                         Frequency      Frequency     Period        Period        Slack       Type                        Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3]     240.1 MHz      NA            4.165         NA            NA          inferred                    Autoconstr_clkgroup_1
top_pll|PLLOUTGLOBAL_derived_clock                                     92.9 MHz       79.0 MHz      10.763        12.662        -1.899      derived (from top|iClk)     Autoconstr_clkgroup_0
top|clk_60mhz                                                          249.3 MHz      211.9 MHz     4.011         4.718         -0.708      inferred                    Autoconstr_clkgroup_2
top|iClk                                                               1858.0 MHz     NA            0.538         NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
=============================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top|clk_60mhz                       top|clk_60mhz                       |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  10.763      -1.899  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                             Arrival           
Instance                                Reference                              Type         Pin     Net                      Time        Slack 
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[12]       0.796       -1.899
DUT.uart_inst0.tx_clk_divider[8]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[8]        0.796       -1.889
DUT.uart_inst0.tx_clk_divider[13]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[13]       0.796       -1.889
DUT.uart_inst0.tx_clk_divider[9]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[9]        0.796       -1.879
DUT.uart_inst0.tx_clk_divider[0]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[0]        0.796       -1.848
DUT.uart_inst0.tx_clk_divider[1]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[1]        0.796       -1.837
DUT.uart_inst0.tx_clk_divider[10]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[10]       0.796       -1.837
DUT.uart_inst0.tx_clk_divider[2]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[2]        0.796       -1.796
DUT.uart_inst0.tx_bits_remaining[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_bits_remaining[0]     0.796       -1.786
DUT.uart_inst0.tx_countdown[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       tx_countdown[3]          0.796       -1.775
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                 Required           
Instance                                Reference                              Type         Pin     Net                          Time         Slack 
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_countdown[1]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[1]            10.608       -1.899
DUT.uart_inst0.tx_countdown[4]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[4]            10.608       -1.899
DUT.uart_inst0.tx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[1]     10.608       -1.837
DUT.uart_inst0.tx_countdown[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[3]            10.608       -1.827
DUT.uart_inst0.tx_countdown[5]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[5]            10.608       -1.817
DUT.uart_inst0.tx_countdown[0]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[0]            10.608       -1.796
DUT.uart_inst0.tx_countdown[2]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[2]            10.608       -1.796
DUT.uart_inst0.tx_bits_remaining[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[2]     10.608       -1.744
DUT.uart_inst0.tx_bits_remaining[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       tx_bits_remaining            10.608       -1.744
DUT.uart_inst0.rx_countdown[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       N_24_i                       10.608       -1.517
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.899

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[12] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[12]                            Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.569     2.963       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.334       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.569     4.903       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.274       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.935       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.306       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.968       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      I0       In      -         10.339      -         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      O        Out     0.661     11.000      -         
tx_countdown_7[1]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[1]                SB_DFFE      D        In      -         12.507      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.662 is 4.072(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.899

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[12] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[12]                            Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.569     2.963       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.334       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.569     4.903       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.274       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.935       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.306       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.968       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      I0       In      -         10.339      -         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      O        Out     0.661     11.000      -         
tx_countdown_7[4]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[4]                SB_DFFE      D        In      -         12.507      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.662 is 4.072(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.889

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[8] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[8]              SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[8]                             Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNI8Q1Q[8]      SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNI8Q1Q[8]      SB_LUT4      O        Out     0.569     2.963       -         
un1_tx_clk_divider_7                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I1       In      -         4.334       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.558     4.893       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.263       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.925       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.296       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.957       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      I0       In      -         10.329      -         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      O        Out     0.661     10.990      -         
tx_countdown_7[1]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[1]                SB_DFFE      D        In      -         12.497      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.889

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[13] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[13]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[13]                            Net          -        -       1.599     -           2         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I1       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.558     2.953       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.324       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.569     4.893       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.263       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.925       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.296       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.957       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      I0       In      -         10.329      -         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      O        Out     0.661     10.990      -         
tx_countdown_7[1]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[1]                SB_DFFE      D        In      -         12.497      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.889

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[8] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[8]              SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[8]                             Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNI8Q1Q[8]      SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNI8Q1Q[8]      SB_LUT4      O        Out     0.569     2.963       -         
un1_tx_clk_divider_7                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I1       In      -         4.334       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.558     4.893       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.263       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.925       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.296       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.957       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      I0       In      -         10.329      -         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      O        Out     0.661     10.990      -         
tx_countdown_7[4]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[4]                SB_DFFE      D        In      -         12.497      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|clk_60mhz
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                         Arrival           
Instance                                     Reference         Type            Pin          Net               Time        Slack 
                                             Clock                                                                              
--------------------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[0]     top|clk_60mhz     SB_DFFSR        Q            rFifoState[0]     0.796       -0.708
fifo_inst.ftdi_output_inst.rFifoState[1]     top|clk_60mhz     SB_DFF          Q            rFifoState[1]     0.796       -0.635
fifo_inst.ftdi_output_inst.oOe_n             top|clk_60mhz     SB_DFFSR        Q            oOe_n_c           0.796       -0.604
fifo_inst.ftdi_output_inst.oRx_n             top|clk_60mhz     SB_DFFSS        Q            oRx_n_c           0.796       -0.511
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[0]     wRamRdData[0]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[1]     wRamRdData[1]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[2]     wRamRdData[2]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[3]     wRamRdData[3]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[4]     wRamRdData[4]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[5]     wRamRdData[5]     0.920       0.592 
================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                    Required           
Instance                                     Reference         Type         Pin     Net                  Time         Slack 
                                             Clock                                                                          
----------------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.oOe_n             top|clk_60mhz     SB_DFFSR     D       oOe_n_en             3.856        -0.708
fifo_inst.ftdi_output_inst.oRx_n             top|clk_60mhz     SB_DFFSS     D       oRx_n_en             3.856        -0.708
fifo_inst.ftdi_output_inst.rFifoState[0]     top|clk_60mhz     SB_DFFSR     D       rFifoState_ns[0]     3.856        -0.708
fifo_inst.ftdi_output_inst.rFifoState[1]     top|clk_60mhz     SB_DFF       D       rFifoState           3.856        -0.708
fifo_inst.ftdi_output_inst.rTxData[0]        top|clk_60mhz     SB_DFFE      D       wRamRdData[0]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[1]        top|clk_60mhz     SB_DFFE      D       wRamRdData[1]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[2]        top|clk_60mhz     SB_DFFE      D       wRamRdData[2]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[3]        top|clk_60mhz     SB_DFFE      D       wRamRdData[3]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[4]        top|clk_60mhz     SB_DFFE      D       wRamRdData[4]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[5]        top|clk_60mhz     SB_DFFE      D       wRamRdData[5]        3.856        0.592 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.oOe_n / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[0]     SB_DFFSR     Q        Out     0.796     0.796       -         
rFifoState[0]                                Net          -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.oOe_n_RNO         SB_LUT4      I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.oOe_n_RNO         SB_LUT4      O        Out     0.661     3.056       -         
oOe_n_en                                     Net          -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.oOe_n             SB_DFFSR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.rFifoState[1] / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
rFifoState[0]                                    Net          -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.rFifoState_RNO[1]     SB_LUT4      I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.rFifoState_RNO[1]     SB_LUT4      O        Out     0.661     3.056       -         
rFifoState                                       Net          -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.rFifoState[1]         SB_DFF       D        In      -         4.563       -         
===============================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[1] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.oRx_n / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[1]     SB_DFF       Q        Out     0.796     0.796       -         
rFifoState[1]                                Net          -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.oRx_n_RNO         SB_LUT4      I1       In      -         2.395       -         
fifo_inst.ftdi_output_inst.oRx_n_RNO         SB_LUT4      O        Out     0.589     2.984       -         
oRx_n_en                                     Net          -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.oRx_n             SB_DFFSS     D        In      -         4.491       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[1] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.rFifoState[1] / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[1]         SB_DFF      Q        Out     0.796     0.796       -         
rFifoState[1]                                    Net         -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.rFifoState_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
fifo_inst.ftdi_output_inst.rFifoState_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
rFifoState                                       Net         -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.rFifoState[1]         SB_DFF      D        In      -         4.491       -         
==============================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.oRx_n / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[0]     SB_DFFSR     Q        Out     0.796     0.796       -         
rFifoState[0]                                Net          -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.oRx_n_RNO         SB_LUT4      I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.oRx_n_RNO         SB_LUT4      O        Out     0.569     2.963       -         
oRx_n_en                                     Net          -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.oRx_n             SB_DFFSS     D        In      -         4.470       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.625 is 1.519(32.8%) logic and 3.106(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             8 uses
SB_CARRY        39 uses
SB_DFF          20 uses
SB_DFFE         121 uses
SB_DFFESR       8 uses
SB_DFFSR        33 uses
SB_DFFSS        4 uses
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             8 uses
SB_LUT4         264 uses

I/O ports: 26
I/O primitives: 24
SB_GB_IO       1 use
SB_IO          22 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   186 (3%)

RAM/ROM usage summary
Block Rams : 1 of 30 (3%)

Total load per clock:
   top|iClk: 1
   top|clk_60mhz: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 175

@S |Mapping Summary:
Total  LUTs: 264 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 264 = 264 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 12:27:46 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal P1A7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LEDR_N_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LEDG_N_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A9_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:WCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	264
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	80
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	97
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]_LC_240", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_8[3]_LC_250", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]_LC_251", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]_LC_258", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]_LC_239/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]_LC_239/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]_LC_240/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]_LC_240/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]_LC_241/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]_LC_241/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3]_LC_245/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3]_LC_245/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]_LC_251/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]_LC_251/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]_LC_247/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]_LC_247/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	363
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	172
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	157
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	368/5280
    PLBs                        :	53/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	23/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.1 (sec)

Final Design Statistics
    Number of LUTs      	:	363
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	22
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	368/5280
    PLBs                        :	65/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	23/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3] | Frequency: N/A | Target: 239.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 7407.41 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: 84.26 MHz | Target: 7407.41 MHz
Clock: top|clk_60mhz | Frequency: 286.43 MHz | Target: 249.38 MHz
Clock: top|iClk | Frequency: N/A | Target: 1851.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1200
used logic cells: 368
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1200
used logic cells: 368
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1_3_LC_13_18_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3_3_LC_10_21_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5_3_LC_10_21_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5_3_LC_10_21_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_3_LC_9_18_5", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2_3_LC_9_18_3", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5_3_LC_13_18_5/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5_3_LC_13_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1_3_LC_13_18_2/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1_3_LC_13_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_LC_10_22_5/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_LC_10_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1_3_LC_10_22_2/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1_3_LC_10_22_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5_3_LC_10_21_6/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5_3_LC_10_21_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5_3_LC_10_21_6/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5_3_LC_10_21_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7_3_LC_10_21_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7_3_LC_10_21_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_3_LC_10_21_0/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_3_LC_10_21_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_3_LC_9_18_5/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_3_LC_9_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_3_LC_9_18_5/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_3_LC_9_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2_3_LC_9_18_3/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2_3_LC_9_18_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_LC_10_22_5/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_LC_10_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9_3_LC_10_22_1/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9_3_LC_10_22_1/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 451 
I1212: Iteration  1 :   176 unrouted : 1 seconds
I1212: Iteration  2 :    32 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1_3_LC_13_18_2", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "ltout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3_3_LC_10_21_7", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7_3_LC_10_21_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_3_LC_10_21_0", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "ltout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_8_3_LC_9_18_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in2" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2_3_LC_9_18_3", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1_3_LC_13_18_2/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1_3_LC_13_18_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5_3_LC_13_18_5/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5_3_LC_13_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2_3_LC_9_18_3/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2_3_LC_9_18_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_3_LC_9_18_5/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_3_LC_9_18_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_8_3_LC_9_18_4/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_8_3_LC_9_18_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_LC_10_22_5/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_LC_10_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_LC_10_22_5/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_LC_10_22_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1_3_LC_10_22_2/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1_3_LC_10_22_2/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_3_LC_10_21_0/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3_3_LC_10_21_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7_3_LC_10_21_4/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7_3_LC_10_21_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6_3_LC_10_22_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5_3_LC_10_21_6/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5_3_LC_10_21_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_4_3_LC_10_21_2/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_4_3_LC_10_21_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9_3_LC_10_22_1/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9_3_LC_10_22_1/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1200
used logic cells: 368
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 14:05:58 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@E: CS204 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":28:6:28:10|Signal BTN_N is missing from port list
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 14:05:58 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 14:05:58 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 14:08:15 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@E: CS204 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":30:7:30:12|Signal LEDG_N is missing from port list
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 14:08:16 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 14:08:16 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 14:08:31 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":28:34:28:43|Object oRamRdAddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Pruning unused register rRxData[7:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":53:13:53:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":58:15:58:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":59:15:59:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":70:16:70:25|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":70:16:70:25|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":82:16:82:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":169:9:169:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":170:4:170:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":174:6:174:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":47:17:47:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":155:12:155:18|Port-width mismatch for port iTxData. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":170:1:170:2|Latch generated from always block for signal counter[7:0]; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":109:0:109:5|Sharing sequential element rTxWrite. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":170:1:170:2|Pruning register bits 7 to 1 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":30:7:30:10|*Output P1A7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":30:13:30:16|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":30:19:30:22|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":29:14:29:17|Input BTN1 is unused.
@W: CL247 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":35:12:35:21|Input port bit 8 of ioFifoData[8:0] is unused

@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Removing register 'rPacketAvail' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Register bit oSiwu is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 3 reachable states with original encodings of:
   000
   001
   010
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":56:0:56:5|Initial value is not supported on state machine rFifoState
@A: CL153 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":28:34:28:43|*Unassigned bits of oRamRdAddr[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":24:26:24:31|Input iTxE_n is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output.v":24:34:24:45|Input iPacketAvail is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":24:12:24:18|Input iTxData is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":30:13:30:23|Input iPacketRead is unused.
@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":126:0:126:5|Removing register 'rUartError' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":135:0:135:5|Register bit oUartTxBusy is always 0.
@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Found RAM rFifoData, depth=4, width=8
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rWritePtr[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rReadPtr[2] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rReadPtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rWritePtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[17] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[16] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register recv_state.
Extracted state machine for register recv_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine recv_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine tx_state
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[14] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 14 of tx_clk_divider[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 14:08:32 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 14:08:32 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 14:08:32 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 14:08:33 2020

###########################################################]
Pre-mapping Report

# Sat Mar 28 14:08:33 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:7:30:10|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:13:30:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:19:30:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output.v":56:0:56:5|Removing sequential instance oTx_n (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Removing sequential instance oPacketAvail (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(verilog)) of type view:PrimLib.lat(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start                                                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                                                  Frequency     Period        Type                        Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                                 1.0 MHz       1000.000      system                      system_clkgroup           1    
ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3]     4.1 MHz       241.560       inferred                    Autoconstr_clkgroup_1     14   
top_pll|PLLOUTGLOBAL_derived_clock                                     68.9 MHz      14.521        derived (from top|iClk)     Autoconstr_clkgroup_0     120  
top|clk_60mhz                                                          742.1 MHz     1.348         inferred                    Autoconstr_clkgroup_2     15   
top|iClk                                                               17.2 MHz      58.085        inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================================================

@W: MT531 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Found signal identified as System clock which controls 1 sequential elements including fifo_inst.ftdi_input_inst.rRamWrEn.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Found inferred clock ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3] which controls 14 sequential elements including fifo_inst.ftdi_input_inst.rPacketCount[3:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":50:12:50:24|Found inferred clock top|clk_60mhz which controls 15 sequential elements including fifo_inst.ftdi_input_inst.ram512x8_inst. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:19:30:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:13:30:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:7:30:10|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rFifoState[2:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 14:08:34 2020

###########################################################]
Map & Optimize Report

# Sat Mar 28 14:08:34 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:19:30:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:13:30:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":30:7:30:10|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":170:1:170:2|Removing sequential instance counter[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output.v":56:0:56:5|Removing sequential instance oPacketRead (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_out is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.rx_clk_divider[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_clk_divider[13:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|Found counter in view:work.uart_Z1(verilog) instance tx_clk_divider[13:0] 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@W: FX703 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|Unable to map RAM instance rFifoData[7:0] to RAM for technology specified. 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
Encoding state machine rFifoState[2:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
@N: MF794 |RAM rFifoData[7:0] required 36 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

@N: MF794 |RAM rFifoData[7:0] required 72 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.97ns		 284 /       186
   2		0h:00m:00s		    -3.97ns		 264 /       186
   3		0h:00m:00s		    -2.57ns		 264 /       186

   4		0h:00m:00s		    -2.39ns		 275 /       186


   5		0h:00m:00s		    -2.39ns		 276 /       186
@N: FX1016 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":37:6:37:14|SB_GB_IO inserted on the port clk_60mhz.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\top_pll.v":13:13:13:24|SB_GB inserted on the net wPllLocked.
@N: FX1017 :|SB_GB inserted on the net wPllLocked_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)

Warning: Found 12 combinational loops!
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_fifo.v":49:1:49:15|Found combinational loop during mapping at net wTxFull
1) instance fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock[3] (in view: work.top(verilog)), output net wTxFull (in view: work.top(verilog))
    net        wTxFull
@W: BN241 |Unable to finish printing loop, loop close not found
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
2) instance fifo_inst.ftdi_input_inst.rWrState_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rWrState[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net wTxEn_1
3) instance fifo_inst.ftdi_input_inst.wTxEn_1 (in view: work.top(verilog)), output net wTxEn_1 (in view: work.top(verilog))
    net        wTxEn_1
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_en[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_en[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_en[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_en[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
    input  pin fifo_inst.ftdi_input_inst.wTxEn_1/I0
    instance   fifo_inst.ftdi_input_inst.wTxEn_1 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.wTxEn_1/O
    net        wTxEn_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
4) instance fifo_inst.ftdi_input_inst.rRamWrEn_latch (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrEn (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount_i[3]
5) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount_i[3] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
6) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
7) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
8) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
9) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
10) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
11) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.N_11
12) instance fifo_inst.ftdi_input_inst.SUM_0[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.N_11 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.N_11
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I2
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.SUM_0[2]/I2
    instance   fifo_inst.ftdi_input_inst.SUM_0[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM_0[2]/O
    net        fifo_inst.ftdi_input_inst.N_11
End of loops
@W: MT453 |clock period is too long for clock top|clk_60mhz, changing period from 41649.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 20824.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock top_pll|PLLOUTGLOBAL_derived_clock, changing period from 41649.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 20824.5 ns to 10000.0 ns. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 188 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                         
--------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           175        rTxByte_esr[0]                          
@K:CKID0002       clk_60mhz_ibuf_gb_io          SB_GB_IO               13         fifo_inst.ftdi_output_inst.rFifoState[1]
==========================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 144MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

Warning: Found 12 combinational loops!
@W: BN137 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_fifo.v":49:1:49:15|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.wTxFull
1) instance rPacketCount_inferred_clock[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net wTxFull (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.wTxFull
@W: BN241 |Unable to finish printing loop, loop close not found
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
2) instance rPacketCount_inferred_clock_RNIORK4[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
3) instance rPacketCount_inferred_clock_RNISDA2[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rWrState[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
4) instance rPacketCount_inferred_clock_RNISDA2_9[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrEn (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.wTxEn_1
5) instance rPacketCount_inferred_clock_RNISDA2_14[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net wTxEn_1 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.wTxEn_1
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_1[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_en[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_14[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_14[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_14[3]/O
    net        fifo_inst.ftdi_input_inst.wTxEn_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount_i[3]
6) instance rPacketCount_inferred_clock_RNISDA2_6[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount_i[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_i[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
7) instance rPacketCount_inferred_clock_RNISDA2_3[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
8) instance rPacketCount_inferred_clock_RNISDA2_7[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
9) instance rPacketCount_inferred_clock_RNISDA2_5[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
10) instance rPacketCount_inferred_clock_RNIORK4_2[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
11) instance rPacketCount_inferred_clock_RNIORK4_1[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]
12) instance rPacketCount_inferred_clock_RNI_5[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount_inferred_clock_RNI_5[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]
End of loops
@W: MT420 |Found inferred clock top|iClk with period 0.54ns. Please declare a user-defined clock on object "p:iClk"
@W: MT420 |Found inferred clock top|clk_60mhz with period 4.01ns. Please declare a user-defined clock on object "p:clk_60mhz"
@W: MT420 |Found inferred clock ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3] with period 4.16ns. Please declare a user-defined clock on object "n:fifo_inst.ftdi_input_inst.rPacketCount[3]"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 10.76ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 28 14:08:35 2020
#


Top view:               top
Requested Frequency:    92.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.899

                                                                       Requested      Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                                                         Frequency      Frequency     Period        Period        Slack       Type                        Group                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3]     240.1 MHz      NA            4.165         NA            NA          inferred                    Autoconstr_clkgroup_1
top_pll|PLLOUTGLOBAL_derived_clock                                     92.9 MHz       79.0 MHz      10.763        12.662        -1.899      derived (from top|iClk)     Autoconstr_clkgroup_0
top|clk_60mhz                                                          249.3 MHz      211.9 MHz     4.011         4.718         -0.708      inferred                    Autoconstr_clkgroup_2
top|iClk                                                               1858.0 MHz     NA            0.538         NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
=============================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top|clk_60mhz                       top|clk_60mhz                       |  4.011       -0.708  |  No paths    -      |  No paths    -      |  No paths    -    
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  10.763      -1.899  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                             Arrival           
Instance                                Reference                              Type         Pin     Net                      Time        Slack 
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[12]       0.796       -1.899
DUT.uart_inst0.tx_clk_divider[8]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[8]        0.796       -1.889
DUT.uart_inst0.tx_clk_divider[13]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[13]       0.796       -1.889
DUT.uart_inst0.tx_clk_divider[9]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[9]        0.796       -1.879
DUT.uart_inst0.tx_clk_divider[0]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[0]        0.796       -1.848
DUT.uart_inst0.tx_clk_divider[1]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[1]        0.796       -1.837
DUT.uart_inst0.tx_clk_divider[10]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[10]       0.796       -1.837
DUT.uart_inst0.tx_clk_divider[2]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[2]        0.796       -1.796
DUT.uart_inst0.tx_bits_remaining[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_bits_remaining[0]     0.796       -1.786
DUT.uart_inst0.tx_countdown[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       tx_countdown[3]          0.796       -1.775
===============================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                 Required           
Instance                                Reference                              Type         Pin     Net                          Time         Slack 
                                        Clock                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_countdown[1]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[1]            10.608       -1.899
DUT.uart_inst0.tx_countdown[4]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[4]            10.608       -1.899
DUT.uart_inst0.tx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[1]     10.608       -1.837
DUT.uart_inst0.tx_countdown[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[3]            10.608       -1.827
DUT.uart_inst0.tx_countdown[5]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[5]            10.608       -1.817
DUT.uart_inst0.tx_countdown[0]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[0]            10.608       -1.796
DUT.uart_inst0.tx_countdown[2]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[2]            10.608       -1.796
DUT.uart_inst0.tx_bits_remaining[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[2]     10.608       -1.744
DUT.uart_inst0.tx_bits_remaining[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       tx_bits_remaining            10.608       -1.744
DUT.uart_inst0.rx_countdown[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       N_24_i                       10.608       -1.517
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.899

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[12] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[12]                            Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.569     2.963       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.334       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.569     4.903       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.274       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.935       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.306       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.968       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      I0       In      -         10.339      -         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      O        Out     0.661     11.000      -         
tx_countdown_7[1]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[1]                SB_DFFE      D        In      -         12.507      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.662 is 4.072(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.507
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.899

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[12] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[12]                            Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.569     2.963       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.334       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.569     4.903       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.274       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.935       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.306       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.968       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      I0       In      -         10.339      -         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      O        Out     0.661     11.000      -         
tx_countdown_7[4]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[4]                SB_DFFE      D        In      -         12.507      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.662 is 4.072(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.889

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[8] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[8]              SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[8]                             Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNI8Q1Q[8]      SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNI8Q1Q[8]      SB_LUT4      O        Out     0.569     2.963       -         
un1_tx_clk_divider_7                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I1       In      -         4.334       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.558     4.893       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.263       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.925       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.296       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.957       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      I0       In      -         10.329      -         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      O        Out     0.661     10.990      -         
tx_countdown_7[1]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[1]                SB_DFFE      D        In      -         12.497      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.889

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[13] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[13]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[13]                            Net          -        -       1.599     -           2         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I1       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.558     2.953       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.324       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.569     4.893       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.263       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.925       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.296       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.957       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      I0       In      -         10.329      -         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4      O        Out     0.661     10.990      -         
tx_countdown_7[1]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[1]                SB_DFFE      D        In      -         12.497      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.763
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.608

    - Propagation time:                      12.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.889

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[8] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[8]              SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[8]                             Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNI8Q1Q[8]      SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNI8Q1Q[8]      SB_LUT4      O        Out     0.569     2.963       -         
un1_tx_clk_divider_7                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I1       In      -         4.334       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.558     4.893       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      I0       In      -         6.263       -         
DUT.uart_inst0.tx_state_RNILHU57[1]           SB_LUT4      O        Out     0.661     6.925       -         
tx_countdown_7s2_0_0                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      I0       In      -         8.296       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4      O        Out     0.661     8.957       -         
tx_countdown_7_sm0_0                          Net          -        -       1.371     -           6         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      I0       In      -         10.329      -         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      O        Out     0.661     10.990      -         
tx_countdown_7[4]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[4]                SB_DFFE      D        In      -         12.497      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.652 is 4.062(32.1%) logic and 8.590(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: top|clk_60mhz
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                         Arrival           
Instance                                     Reference         Type            Pin          Net               Time        Slack 
                                             Clock                                                                              
--------------------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[0]     top|clk_60mhz     SB_DFFSR        Q            rFifoState[0]     0.796       -0.708
fifo_inst.ftdi_output_inst.rFifoState[1]     top|clk_60mhz     SB_DFF          Q            rFifoState[1]     0.796       -0.635
fifo_inst.ftdi_output_inst.oOe_n             top|clk_60mhz     SB_DFFSR        Q            oOe_n_c           0.796       -0.604
fifo_inst.ftdi_output_inst.oRx_n             top|clk_60mhz     SB_DFFSS        Q            oRx_n_c           0.796       -0.511
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[0]     wRamRdData[0]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[1]     wRamRdData[1]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[2]     wRamRdData[2]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[3]     wRamRdData[3]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[4]     wRamRdData[4]     0.920       0.592 
fifo_inst.ftdi_input_inst.ram512x8_inst      top|clk_60mhz     SB_RAM512x8     RDATA[5]     wRamRdData[5]     0.920       0.592 
================================================================================================================================


Ending Points with Worst Slack
******************************

                                             Starting                                                    Required           
Instance                                     Reference         Type         Pin     Net                  Time         Slack 
                                             Clock                                                                          
----------------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.oOe_n             top|clk_60mhz     SB_DFFSR     D       oOe_n_en             3.856        -0.708
fifo_inst.ftdi_output_inst.oRx_n             top|clk_60mhz     SB_DFFSS     D       oRx_n_en             3.856        -0.708
fifo_inst.ftdi_output_inst.rFifoState[0]     top|clk_60mhz     SB_DFFSR     D       rFifoState_ns[0]     3.856        -0.708
fifo_inst.ftdi_output_inst.rFifoState[1]     top|clk_60mhz     SB_DFF       D       rFifoState           3.856        -0.708
fifo_inst.ftdi_output_inst.rTxData[0]        top|clk_60mhz     SB_DFFE      D       wRamRdData[0]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[1]        top|clk_60mhz     SB_DFFE      D       wRamRdData[1]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[2]        top|clk_60mhz     SB_DFFE      D       wRamRdData[2]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[3]        top|clk_60mhz     SB_DFFE      D       wRamRdData[3]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[4]        top|clk_60mhz     SB_DFFE      D       wRamRdData[4]        3.856        0.592 
fifo_inst.ftdi_output_inst.rTxData[5]        top|clk_60mhz     SB_DFFE      D       wRamRdData[5]        3.856        0.592 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.oOe_n / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[0]     SB_DFFSR     Q        Out     0.796     0.796       -         
rFifoState[0]                                Net          -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.oOe_n_RNO         SB_LUT4      I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.oOe_n_RNO         SB_LUT4      O        Out     0.661     3.056       -         
oOe_n_en                                     Net          -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.oOe_n             SB_DFFSR     D        In      -         4.563       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.563
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.708

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.rFifoState[1] / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                                Pin      Pin               Arrival     No. of    
Name                                             Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[0]         SB_DFFSR     Q        Out     0.796     0.796       -         
rFifoState[0]                                    Net          -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.rFifoState_RNO[1]     SB_LUT4      I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.rFifoState_RNO[1]     SB_LUT4      O        Out     0.661     3.056       -         
rFifoState                                       Net          -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.rFifoState[1]         SB_DFF       D        In      -         4.563       -         
===============================================================================================================
Total path delay (propagation time + setup) of 4.718 is 1.612(34.2%) logic and 3.106(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[1] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.oRx_n / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[1]     SB_DFF       Q        Out     0.796     0.796       -         
rFifoState[1]                                Net          -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.oRx_n_RNO         SB_LUT4      I1       In      -         2.395       -         
fifo_inst.ftdi_output_inst.oRx_n_RNO         SB_LUT4      O        Out     0.589     2.984       -         
oRx_n_en                                     Net          -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.oRx_n             SB_DFFSS     D        In      -         4.491       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.636

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[1] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.rFifoState[1] / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[1]         SB_DFF      Q        Out     0.796     0.796       -         
rFifoState[1]                                    Net         -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.rFifoState_RNO[1]     SB_LUT4     I1       In      -         2.395       -         
fifo_inst.ftdi_output_inst.rFifoState_RNO[1]     SB_LUT4     O        Out     0.589     2.984       -         
rFifoState                                       Net         -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.rFifoState[1]         SB_DFF      D        In      -         4.491       -         
==============================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      4.011
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.856

    - Propagation time:                      4.470
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.615

    Number of logic level(s):                1
    Starting point:                          fifo_inst.ftdi_output_inst.rFifoState[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.oRx_n / D
    The start point is clocked by            top|clk_60mhz [rising] on pin C
    The end   point is clocked by            top|clk_60mhz [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rFifoState[0]     SB_DFFSR     Q        Out     0.796     0.796       -         
rFifoState[0]                                Net          -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.oRx_n_RNO         SB_LUT4      I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.oRx_n_RNO         SB_LUT4      O        Out     0.569     2.963       -         
oRx_n_en                                     Net          -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.oRx_n             SB_DFFSS     D        In      -         4.470       -         
===========================================================================================================
Total path delay (propagation time + setup) of 4.625 is 1.519(32.8%) logic and 3.106(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             8 uses
SB_CARRY        39 uses
SB_DFF          20 uses
SB_DFFE         121 uses
SB_DFFESR       8 uses
SB_DFFSR        33 uses
SB_DFFSS        4 uses
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             8 uses
SB_LUT4         264 uses

I/O ports: 23
I/O primitives: 21
SB_GB_IO       1 use
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   186 (3%)

RAM/ROM usage summary
Block Rams : 1 of 30 (3%)

Total load per clock:
   top|iClk: 1
   top|clk_60mhz: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 175

@S |Mapping Summary:
Total  LUTs: 264 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 264 = 264 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 14:08:35 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin LEDG_N doesn't exist in the design netlist.ignoring the set_io command on line 10 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin LEDR_N doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal P1A7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A9_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:WCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	264
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	80
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	97
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]_LC_240", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_8[3]_LC_250", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]_LC_251", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in1" to pin "lcout" of instance "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_5[3]_LC_258", in the clock network. Converting the timing arc to positive-unate
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]_LC_239/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]_LC_239/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_1[3]_LC_239/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]_LC_240/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4_2[3]_LC_240/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]_LC_241/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]_LC_241/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNIORK4[3]_LC_241/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3]_LC_245/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2[3]_LC_245/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]_LC_251/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_9[3]_LC_251/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_7[3]_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]_LC_247/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]_LC_247/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_5[3]_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_6[3]_LC_248/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNISDA2_3[3]_LC_246/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_inferred_clock_RNI_3[3]_LC_256/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	363
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	172
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	157
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	368/5280
    PLBs                        :	53/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	20/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.1 (sec)

Final Design Statistics
    Number of LUTs      	:	363
    Number of DFFs      	:	186
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	1
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	368/5280
    PLBs                        :	63/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	20/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 5
Clock: ftdi_input_simple_8s_8s_0s_1s_2s_3s|rPacketCount_inferred_clock[3] | Frequency: N/A | Target: 239.81 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 7407.41 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: 84.29 MHz | Target: 7407.41 MHz
Clock: top|clk_60mhz | Frequency: 289.32 MHz | Target: 249.38 MHz
Clock: top|iClk | Frequency: N/A | Target: 1851.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 17.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1210
used logic cells: 368
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1327
used logic cells: 368
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 17:31:51 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@E: CS204 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":42:6:42:14|Signal clk_60mhz is missing from port list
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
@E: CG426 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":82:5:82:14|Assignment target ioFifoData must be of type reg or genvar
@E: CG426 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":88:5:88:14|Assignment target ioFifoData must be of type reg or genvar
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:31:51 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:31:51 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 17:32:17 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
@E: CG426 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":82:5:82:14|Assignment target ioFifoData must be of type reg or genvar
@E: CG426 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":88:5:88:14|Assignment target ioFifoData must be of type reg or genvar
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:32:17 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:32:17 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 17:36:15 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_WAIT=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":113:3:113:9|Reference to unknown variable WR_DATA.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:36:15 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:36:15 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 17:36:37 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":88:34:88:45|Reference to unknown variable rPacketAvail.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:36:37 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:36:37 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 17:57:22 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
@E: CS187 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":34:15:34:15|Expecting =
@E: CG342 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":64:2:64:11|Expecting target variable, found rFifoState -- possible misspelling
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:57:22 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:57:22 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 17:58:19 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":82:9:82:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:4:83:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":95:7:95:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":118:35:118:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":121:5:121:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":52:8:52:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":56:8:56:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":51:8:51:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":83:1:83:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":56:13:56:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":62:15:62:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CS160 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":9:1:9:4|Bad or missing port direction for 'P1A1'
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:58:19 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 17:58:19 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:09:50 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":84:9:84:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:4:85:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":97:7:97:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":120:35:120:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":123:5:123:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":58:8:58:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":53:8:53:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":85:1:85:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":56:13:56:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":62:15:62:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":127:14:127:20|Reference to unknown variable oRxData.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:09:50 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:09:50 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:12:03 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:4:89:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":62:8:62:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":57:8:57:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":56:13:56:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":62:15:62:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":127:14:127:20|Reference to unknown variable oRxData.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:12:03 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:12:04 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:12:24 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:4:89:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":62:8:62:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":57:8:57:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":56:13:56:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":62:15:62:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":127:14:127:20|Reference to unknown variable oRxData.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:12:25 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:12:25 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:15:53 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:4:89:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":62:8:62:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":57:8:57:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":56:13:56:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":62:15:62:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":127:14:127:20|Reference to unknown variable oRxData.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:15:53 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:15:53 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:17:04 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:4:89:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":58:8:58:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":62:8:62:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":57:8:57:17|Port-width mismatch for port RDATA. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":56:13:56:19|Port-width mismatch for port iTxData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":62:15:62:24|Port-width mismatch for port oRamRdData. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":127:14:127:20|Reference to unknown variable oRxData.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:17:05 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:17:05 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:18:34 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:4:89:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":58:8:58:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":62:8:62:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":127:14:127:20|Reference to unknown variable oRxData.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:18:34 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:18:34 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:20:21 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:4:89:7|Referenced variable iRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":58:8:58:17|Port-width mismatch for port RADDR. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":62:8:62:17|Port-width mismatch for port WADDR. The port definition is 9 bits, but the actual port connection bit width is 8. Adjust either the definition or the instantiation of this port.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":127:14:127:20|Reference to unknown variable oRxData.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:20:22 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:20:22 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:30:22 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:15:61:24|Port-width mismatch for port iRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":85:16:85:25|Port-width mismatch for port oRamRdAddr. The port definition is 3 bits, but the actual port connection bit width is 4. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@E: CG906 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":127:14:127:20|Reference to unknown variable oRxData.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:30:22 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:30:22 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:33:41 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":178:9:178:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:4:179:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":183:6:183:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":54:17:54:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@E: CS168 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":166:13:166:13|Port iFifoClk does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:33:41 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:33:41 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:34:38 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":178:9:178:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:4:179:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":183:6:183:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":54:17:54:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@E: CS168 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":172:11:172:11|Port oOe_n does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:34:38 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:34:38 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:34:55 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":178:9:178:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:4:179:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":183:6:183:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":54:17:54:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":162:12:162:18|Port-width mismatch for port iTxData. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":167:15:167:24|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":167:15:167:24|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL168 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":104:1:104:3|Removing instance DUT because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":119:0:119:5|Pruning unused register rRxRead. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":119:0:119:5|Pruning unused register rTxByte[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":119:0:119:5|Pruning unused register rTxWrite. Make sure that there are no unused intermediate registers.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:1:179:2|Latch generated from always block for signal counter[7:0]; possible missing assignment in an if or case statement.
@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:1:179:2|Pruning register bits 7 to 1 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL247 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":43:12:43:21|Input port bit 8 of ioFifoData[8:0] is unused

@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":31:7:31:10|*Output P1A7 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":31:13:31:16|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":31:19:31:22|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":30:20:30:23|Input P1A1 is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":30:14:30:17|Input BTN1 is unused.
@W: CL156 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:11:61:18|*Input iFifoClk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oSiwu is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oPacketRead is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oRx_n is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Initial value is not supported on state machine rFifoState
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":24:12:24:18|Input iTxData is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":30:13:30:23|Input iPacketRead is unused.
@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":126:0:126:5|Removing register 'rUartError' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":135:0:135:5|Register bit oUartTxBusy is always 0.
@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Found RAM rFifoData, depth=4, width=8
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rWritePtr[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rReadPtr[2] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rReadPtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rWritePtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[17] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[16] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register recv_state.
Extracted state machine for register recv_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine recv_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine tx_state
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[14] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 14 of tx_clk_divider[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:34:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:34:56 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:34:56 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:34:57 2020

###########################################################]
Pre-mapping Report

# Sat Mar 28 18:34:57 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:7:31:10|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Removing sequential instance rRxData[7:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Removing sequential instance oRxFlag (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                  Frequency     Period        Type                        Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
System                                 317.6 MHz     3.149         system                      system_clkgroup           11   
top_pll|PLLOUTGLOBAL_derived_clock     299.5 MHz     3.338         derived (from top|iClk)     Autoconstr_clkgroup_0     15   
top|iClk                               74.9 MHz      13.354        inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================

@W: MT531 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Found signal identified as System clock which controls 11 sequential elements including fifo_inst.ftdi_input_inst.rPacketCount[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:7:31:10|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine rFifoState[4:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:34:57 2020

###########################################################]
Map & Optimize Report

# Sat Mar 28 18:34:58 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:7:31:10|Tristate driver P1A7 (in view: work.top(verilog)) on net P1A7 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":179:1:179:2|Removing sequential instance counter[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine rFifoState[4:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.14ns		  35 /        14



@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxF_n[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxF_n[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rTxE_n[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rTxE_n[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Warning: Found 13 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
1) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount15
2) instance fifo_inst.ftdi_input_inst.rPacketCount15 (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount15 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[3]
3) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[3] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
4) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.SUM[3]/I1
    instance   fifo_inst.ftdi_input_inst.SUM[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM[3]/O
    net        fifo_inst.ftdi_input_inst.N_6
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
5) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
6) instance fifo_inst.ftdi_input_inst.rWrState_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rWrState[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net wTxEn_1
7) instance fifo_inst.ftdi_output_inst.wTxEn_1 (in view: work.top(verilog)), output net wTxEn_1 (in view: work.top(verilog))
    net        wTxEn_1
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.oTxFull_0/I0
    instance   fifo_inst.ftdi_input_inst.oTxFull_0 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oTxFull_0/O
    net        fifo_inst.ftdi_input_inst.oTxFull_0
    input  pin fifo_inst.ftdi_output_inst.wTxEn_1/I0
    instance   fifo_inst.ftdi_output_inst.wTxEn_1 (cell SB_LUT4)
    output pin fifo_inst.ftdi_output_inst.wTxEn_1/O
    net        wTxEn_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
8) instance fifo_inst.ftdi_input_inst.rRamWrEn_latch (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrEn (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.wPacketAvail
9) instance fifo_inst.ftdi_input_inst.oPacketAvail_latch (in view: work.top(verilog)), output net fifo_inst.wPacketAvail (in view: work.top(verilog))
    net        fifo_inst.wPacketAvail
    input  pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/I1
    instance   fifo_inst.ftdi_input_inst.oPacketAvail_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/O
    net        fifo_inst.wPacketAvail
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
10) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
11) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
12) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.N_11
13) instance fifo_inst.ftdi_input_inst.SUM_0[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.N_11 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.N_11
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I2
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.SUM_0[2]/I2
    instance   fifo_inst.ftdi_input_inst.SUM_0[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM_0[2]/O
    net        fifo_inst.ftdi_input_inst.N_11
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 15 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

========================================= Non-Gated/Non-Generated Clocks =========================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance                 
------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           15         fifo_inst.ftdi_output_inst.oTx_n
==================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Warning: Found 12 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
1) instance rWrState_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rWrState[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_14
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
2) instance rPacketCount_latch[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_9
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_9
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount15
3) instance rPacketCount15 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount15 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_10
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_11
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_10
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[3]
4) instance rPacketCount_latch[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_11
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_11
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
5) instance rPacketCount_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_12
    input  pin fifo_inst.ftdi_input_inst.SUM[3]/I1
    instance   fifo_inst.ftdi_input_inst.SUM[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM[3]/O
    net        fifo_inst.ftdi_input_inst.SUM[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_11
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_10
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_9
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.G_12
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
6) instance rPacketCount_latch[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_13
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.G_13
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
7) instance rRamWrEn_latch (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrEn (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_16
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.G_16
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_output_inst.wTxEn_1
8) instance wTxEn_1 (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(netlist)), output net wTxEn_1 (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(netlist))
    net        fifo_inst.ftdi_input_inst.G_15
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I2
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.G_16
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_10
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_9
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.G_12
    input  pin fifo_inst.ftdi_input_inst.oTxFull_0/I0
    instance   fifo_inst.ftdi_input_inst.oTxFull_0 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oTxFull_0/O
    net        fifo_inst.ftdi_output_inst.oTxFull_0
    input  pin fifo_inst.ftdi_output_inst.wTxEn_1/I0
    instance   fifo_inst.ftdi_output_inst.wTxEn_1 (cell SB_LUT4)
    output pin fifo_inst.ftdi_output_inst.wTxEn_1/O
    net        fifo_inst.ftdi_input_inst.G_15
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
9) instance rRamWrAddr_latch[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_18
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
10) instance rRamWrAddr_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_19
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
11) instance rRamWrAddr_latch[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_20
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.wPacketAvail
12) instance oPacketAvail_latch (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net wPacketAvail (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_17
    input  pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/I1
    instance   fifo_inst.ftdi_input_inst.oPacketAvail_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/O
    net        fifo_inst.ftdi_input_inst.wPacketAvail
End of loops
@W: MT420 |Found inferred clock top|iClk with period 5.74ns. Please declare a user-defined clock on object "p:iClk"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 5.74ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 28 18:34:58 2020
#


Top view:               top
Requested Frequency:    174.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.013

                                       Requested     Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     174.3 MHz     148.1 MHz     5.738         6.751         -1.013      derived (from top|iClk)     Autoconstr_clkgroup_0
top|iClk                               174.3 MHz     NA            5.738         NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  5.738       -1.013  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                             Starting                                                                     Arrival           
Instance                                     Reference                              Type        Pin     Net               Time        Slack 
                                             Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rTxE_n_e_0[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE     Q       rTxE_n[0]         0.796       -1.013
fifo_inst.ftdi_output_inst.rWrDelay          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       rWrDelay          0.796       -1.013
fifo_inst.ftdi_output_inst.oRamRdAddr[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       wRamRdAddr[0]     0.796       -0.940
fifo_inst.ftdi_output_inst.rRxF_n_e_0[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE     Q       rRxF_n[0]         0.796       -0.940
fifo_inst.ftdi_output_inst.rTxE_n_e_0[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE     Q       rTxE_n[1]         0.796       -0.940
fifo_inst.ftdi_output_inst.rRxF_n_e_0[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE     Q       rRxF_n[1]         0.796       -0.868
fifo_inst.ftdi_output_inst.rFifoState[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       rFifoState[2]     0.796       -0.868
fifo_inst.ftdi_output_inst.rFifoState[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       rFifoState[4]     0.796       -0.806
fifo_inst.ftdi_output_inst.rFifoState[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       rFifoState[0]     0.796       1.020 
fifo_inst.ftdi_output_inst.rFifoState[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF      Q       rFifoState[1]     0.796       1.020 
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required           
Instance                                       Reference                              Type         Pin     Net                       Time         Slack 
                                               Clock                                                                                                    
--------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.oRamRdAddr[2]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       oRamRdAddr_5[2]           5.583        -1.013
fifo_inst.ftdi_output_inst.rFifoState[3]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       rFifoState_nss[3]         5.583        -1.013
fifo_inst.ftdi_output_inst.rFifoState[0]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       rFifoState_nss_0_i[0]     5.583        -0.940
fifo_inst.ftdi_output_inst.oRamRdAddr[0]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_6_0_i                   5.583        1.020 
fifo_inst.ftdi_output_inst.oRamRdAddr_e[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       oRamRdAddr_e_RNO[1]       5.583        1.020 
fifo_inst.ftdi_output_inst.oTx_n               top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSS     D       oTx_n                     5.583        1.020 
fifo_inst.ftdi_output_inst.rFifoState[1]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_79_0                    5.583        1.020 
fifo_inst.ftdi_output_inst.rFifoState[2]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       rFifoState_nss[2]         5.583        1.020 
fifo_inst.ftdi_output_inst.rFifoState[4]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       N_75_0                    5.583        1.020 
fifo_inst.ftdi_output_inst.rWrDelay            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       rWrDelay_1                5.583        1.020 
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          fifo_inst.ftdi_output_inst.rTxE_n_e_0[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.rFifoState[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rTxE_n_e_0[0]             SB_DFFE     Q        Out     0.796     0.796       -         
rTxE_n[0]                                            Net         -        -       1.599     -           2         
fifo_inst.ftdi_output_inst.rTxE_n_e_0_RNIP6V4[1]     SB_LUT4     I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.rTxE_n_e_0_RNIP6V4[1]     SB_LUT4     O        Out     0.661     3.056       -         
N_83_0                                               Net         -        -       1.371     -           2         
fifo_inst.ftdi_output_inst.rFifoState_RNO[3]         SB_LUT4     I0       In      -         4.427       -         
fifo_inst.ftdi_output_inst.rFifoState_RNO[3]         SB_LUT4     O        Out     0.661     5.089       -         
rFifoState_nss[3]                                    Net         -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.rFifoState[3]             SB_DFF      D        In      -         6.596       -         
==================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.013

    Number of logic level(s):                2
    Starting point:                          fifo_inst.ftdi_output_inst.rWrDelay / Q
    Ending point:                            fifo_inst.ftdi_output_inst.oRamRdAddr[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rWrDelay                SB_DFF      Q        Out     0.796     0.796       -         
rWrDelay                                           Net         -        -       1.599     -           6         
fifo_inst.ftdi_output_inst.oRamRdAddr_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.oRamRdAddr_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
N_4_0                                              Net         -        -       1.371     -           1         
fifo_inst.ftdi_output_inst.oRamRdAddr_RNO[2]       SB_LUT4     I0       In      -         4.427       -         
fifo_inst.ftdi_output_inst.oRamRdAddr_RNO[2]       SB_LUT4     O        Out     0.661     5.089       -         
oRamRdAddr_5[2]                                    Net         -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.oRamRdAddr[2]           SB_DFF      D        In      -         6.596       -         
================================================================================================================
Total path delay (propagation time + setup) of 6.751 is 2.274(33.7%) logic and 4.477(66.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          fifo_inst.ftdi_output_inst.oRamRdAddr[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.oRamRdAddr[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                               Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.oRamRdAddr[0]           SB_DFF      Q        Out     0.796     0.796       -         
wRamRdAddr[0]                                      Net         -        -       1.599     -           4         
fifo_inst.ftdi_output_inst.oRamRdAddr_RNO_0[2]     SB_LUT4     I1       In      -         2.395       -         
fifo_inst.ftdi_output_inst.oRamRdAddr_RNO_0[2]     SB_LUT4     O        Out     0.589     2.984       -         
N_4_0                                              Net         -        -       1.371     -           1         
fifo_inst.ftdi_output_inst.oRamRdAddr_RNO[2]       SB_LUT4     I0       In      -         4.355       -         
fifo_inst.ftdi_output_inst.oRamRdAddr_RNO[2]       SB_LUT4     O        Out     0.661     5.017       -         
oRamRdAddr_5[2]                                    Net         -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.oRamRdAddr[2]           SB_DFF      D        In      -         6.524       -         
================================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          fifo_inst.ftdi_output_inst.rRxF_n_e_0[0] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.rFifoState[0] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rRxF_n_e_0[0]             SB_DFFE     Q        Out     0.796     0.796       -         
rRxF_n[0]                                            Net         -        -       1.599     -           3         
fifo_inst.ftdi_output_inst.rRxF_n_e_0_RNINCAK[1]     SB_LUT4     I0       In      -         2.395       -         
fifo_inst.ftdi_output_inst.rRxF_n_e_0_RNINCAK[1]     SB_LUT4     O        Out     0.661     3.056       -         
rRxF_n_e_0_RNINCAK[1]                                Net         -        -       1.371     -           2         
fifo_inst.ftdi_output_inst.rFifoState_RNO[0]         SB_LUT4     I1       In      -         4.427       -         
fifo_inst.ftdi_output_inst.rFifoState_RNO[0]         SB_LUT4     O        Out     0.589     5.017       -         
rFifoState_nss_0_i[0]                                Net         -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.rFifoState[0]             SB_DFF      D        In      -         6.524       -         
==================================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.738
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.583

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.940

    Number of logic level(s):                2
    Starting point:                          fifo_inst.ftdi_output_inst.rTxE_n_e_0[1] / Q
    Ending point:                            fifo_inst.ftdi_output_inst.rFifoState[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
fifo_inst.ftdi_output_inst.rTxE_n_e_0[1]             SB_DFFE     Q        Out     0.796     0.796       -         
rTxE_n[1]                                            Net         -        -       1.599     -           1         
fifo_inst.ftdi_output_inst.rTxE_n_e_0_RNIP6V4[1]     SB_LUT4     I1       In      -         2.395       -         
fifo_inst.ftdi_output_inst.rTxE_n_e_0_RNIP6V4[1]     SB_LUT4     O        Out     0.589     2.984       -         
N_83_0                                               Net         -        -       1.371     -           2         
fifo_inst.ftdi_output_inst.rFifoState_RNO[3]         SB_LUT4     I0       In      -         4.355       -         
fifo_inst.ftdi_output_inst.rFifoState_RNO[3]         SB_LUT4     O        Out     0.661     5.017       -         
rFifoState_nss[3]                                    Net         -        -       1.507     -           1         
fifo_inst.ftdi_output_inst.rFifoState[3]             SB_DFF      D        In      -         6.524       -         
==================================================================================================================
Total path delay (propagation time + setup) of 6.679 is 2.202(33.0%) logic and 4.477(67.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             4 uses
SB_DFF          8 uses
SB_DFFE         5 uses
SB_DFFSS        1 use
SB_RAM512x8     1 use
VCC             4 uses
SB_LUT4         34 uses

I/O ports: 20
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   14 (0%)

RAM/ROM usage summary
Block Rams : 1 of 30 (3%)

Total load per clock:
   top|iClk: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:34:58 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal P1A9_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A7_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLK is driven by constant value GND

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	40
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	14
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	26
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	40/5280
    PLBs                        :	8/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	17/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0[2]_LC_0/in2" to pin "fifo_inst.ftdi_input_inst.SUM_0[2]_LC_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]_LC_12/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]_LC_12/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_1/in2" to pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_2/in3" to pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_1/in0" to pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_2/in0" to pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[0]_LC_6/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[0]_LC_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_1/in1" to pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_2/in1" to pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_4/in0" to pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[1]_LC_7/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[1]_LC_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_3/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_output_inst.wTxEn_1_LC_31/in1" to pin "fifo_inst.ftdi_output_inst.wTxEn_1_LC_31/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_8/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_8/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_9/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_13/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_13/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]_LC_10/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]_LC_10/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]_LC_11/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]_LC_11/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_9/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_9/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_8/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_8/lcout" to break the combinatorial loop
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.9 (sec)

Final Design Statistics
    Number of LUTs      	:	40
    Number of DFFs      	:	14
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	40/5280
    PLBs                        :	13/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	17/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 696.86 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: 180.73 MHz | Target: 696.86 MHz
Clock: top|iClk | Frequency: N/A | Target: 174.22 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 435
used logic cells: 40
Warning: LUT cascading ignored at 13,15,3
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 435
used logic cells: 40
Warning: LUT cascading ignored at 13,15,3
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_11_7/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_11_4/in2" to pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_11_3/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_11_6/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_14_16_2/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_14_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_14_14_1/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_14_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_13_15_7/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_13_15_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_2_LC_13_15_5/in2" to pin "fifo_inst.ftdi_input_inst.SUM_2_LC_13_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_13_15_3/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_13_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_13_14_5/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_13_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rWrState_latch_1_LC_14_14_3/in1" to pin "fifo_inst.ftdi_input_inst.rWrState_latch_1_LC_14_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_14_14_1/in2" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_14_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_13_15_1/in3" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_13_15_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_13_14_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_13_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_13_15_4/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_13_15_4/lcout" to break the combinatorial loop
Read device time: 4
I1209: Started routing
I1223: Total Nets : 61 
I1212: Iteration  1 :    23 unrouted : 0 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     6 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_11_4/in2" to pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_11_3/in3" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_11_7/in3" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_11_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_11_6/in3" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_14_16_2/in3" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_14_16_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_14_14_1/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_14_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_13_14_5/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_13_14_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_13_14_4/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_13_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_13_14_4/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_13_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_14_14_1/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_14_14_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rWrState_latch_1_LC_14_14_3/in1" to pin "fifo_inst.ftdi_input_inst.rWrState_latch_1_LC_14_14_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_2_LC_13_15_5/in0" to pin "fifo_inst.ftdi_input_inst.SUM_2_LC_13_15_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_13_15_3/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_13_15_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_13_15_4/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_13_15_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_13_15_7/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_13_15_7/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:37:07 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":178:9:178:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:4:179:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":183:6:183:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":54:17:54:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":162:12:162:18|Port-width mismatch for port iTxData. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":167:15:167:24|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":167:15:167:24|Port-width mismatch for port ioFifoData. The port definition is 8 bits, but the actual port connection bit width is 9. Adjust either the definition or the instantiation of this port.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:1:179:2|Latch generated from always block for signal counter[7:0]; possible missing assignment in an if or case statement.
@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:1:179:2|Pruning register bits 7 to 1 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL247 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":43:12:43:21|Input port bit 8 of ioFifoData[8:0] is unused

@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":31:13:31:16|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":31:19:31:22|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":30:14:30:17|Input BTN1 is unused.
@W: CL156 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:11:61:18|*Input iFifoClk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oSiwu is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oPacketRead is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oRx_n is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Initial value is not supported on state machine rFifoState
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":24:12:24:18|Input iTxData is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":30:13:30:23|Input iPacketRead is unused.
@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":126:0:126:5|Removing register 'rUartError' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":135:0:135:5|Register bit oUartTxBusy is always 0.
@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Found RAM rFifoData, depth=4, width=8
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rWritePtr[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rReadPtr[2] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rReadPtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rWritePtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[17] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[16] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register recv_state.
Extracted state machine for register recv_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine recv_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine tx_state
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[14] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 14 of tx_clk_divider[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:37:07 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:37:08 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:37:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:37:09 2020

###########################################################]
Pre-mapping Report

# Sat Mar 28 18:37:09 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                  Frequency     Period        Type                        Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
System                                 317.6 MHz     3.149         system                      system_clkgroup           11   
top_pll|PLLOUTGLOBAL_derived_clock     68.9 MHz      14.521        derived (from top|iClk)     Autoconstr_clkgroup_0     144  
top|iClk                               17.2 MHz      58.085        inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================

@W: MT531 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Found signal identified as System clock which controls 11 sequential elements including fifo_inst.ftdi_input_inst.rPacketCount[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rFifoState[4:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:37:09 2020

###########################################################]
Map & Optimize Report

# Sat Mar 28 18:37:10 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":179:1:179:2|Removing sequential instance counter[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_out is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.rx_clk_divider[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_clk_divider[13:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|Found counter in view:work.uart_Z1(verilog) instance tx_clk_divider[13:0] 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@W: FX703 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|Unable to map RAM instance rFifoData[7:0] to RAM for technology specified. 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
Encoding state machine rFifoState[4:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF794 |RAM rFifoData[7:0] required 36 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: MF794 |RAM rFifoData[7:0] required 72 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -4.01ns		 314 /       206
   2		0h:00m:01s		    -4.01ns		 293 /       206

   3		0h:00m:01s		    -1.14ns		 341 /       206
   4		0h:00m:01s		    -1.14ns		 341 /       206


   5		0h:00m:01s		    -1.14ns		 338 /       206
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net wPllLocked_iso_i.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\top_pll.v":13:13:13:24|SB_GB inserted on the net wPllLocked.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)

Warning: Found 13 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
1) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount15
2) instance fifo_inst.ftdi_input_inst.rPacketCount15 (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount15 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[3]
3) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[3] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
4) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.SUM[3]/I1
    instance   fifo_inst.ftdi_input_inst.SUM[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM[3]/O
    net        fifo_inst.ftdi_input_inst.N_6
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
5) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
6) instance fifo_inst.ftdi_input_inst.rWrState_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rWrState[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net wTxEn_1
7) instance DUT.fifo_tx_inst.wTxEn_1 (in view: work.top(verilog)), output net wTxEn_1 (in view: work.top(verilog))
    net        wTxEn_1
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin DUT.fifo_tx_inst.wTxEn_1/I0
    instance   DUT.fifo_tx_inst.wTxEn_1 (cell SB_LUT4)
    output pin DUT.fifo_tx_inst.wTxEn_1/O
    net        wTxEn_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
8) instance fifo_inst.ftdi_input_inst.rRamWrEn_latch (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrEn (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.wPacketAvail
9) instance fifo_inst.ftdi_input_inst.oPacketAvail_latch (in view: work.top(verilog)), output net fifo_inst.wPacketAvail (in view: work.top(verilog))
    net        fifo_inst.wPacketAvail
    input  pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/I1
    instance   fifo_inst.ftdi_input_inst.oPacketAvail_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/O
    net        fifo_inst.wPacketAvail
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
10) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
11) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
12) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.N_11
13) instance fifo_inst.ftdi_input_inst.SUM_0[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.N_11 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.N_11
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I2
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.SUM_0[2]/I2
    instance   fifo_inst.ftdi_input_inst.SUM_0[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM_0[2]/O
    net        fifo_inst.ftdi_input_inst.N_11
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 207 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           207        rTxByte_esr[0] 
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 149MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 150MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 150MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
1) instance rPacketCount_latch[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_111
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_111
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount15
2) instance rPacketCount15 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount15 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_112
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_113
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_112
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[3]
3) instance rPacketCount_latch[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_113
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_113
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
4) instance rPacketCount_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_114
    input  pin fifo_inst.ftdi_input_inst.SUM[3]/I1
    instance   fifo_inst.ftdi_input_inst.SUM[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM[3]/O
    net        fifo_inst.ftdi_input_inst.SUM[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_113
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_112
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_111
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
5) instance rPacketCount_latch[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_115
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.G_115
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
6) instance rWrState_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rWrState[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_116
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.G_116
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
7) instance rRamWrEn_latch (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrEn (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_118
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.G_118
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
8) instance rRamWrAddr_latch[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_120
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
9) instance rRamWrAddr_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_121
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
10) instance rRamWrAddr_latch[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_122
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.wPacketAvail
11) instance oPacketAvail_latch (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net wPacketAvail (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_119
    input  pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/I1
    instance   fifo_inst.ftdi_input_inst.oPacketAvail_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/O
    net        fifo_inst.ftdi_input_inst.wPacketAvail
End of loops
@W: MT420 |Found inferred clock top|iClk with period 10.86ns. Please declare a user-defined clock on object "p:iClk"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 10.86ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 28 18:37:12 2020
#


Top view:               top
Requested Frequency:    92.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.917

                                       Requested     Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     92.1 MHz      78.3 MHz      10.861        12.777        -1.917      derived (from top|iClk)     Autoconstr_clkgroup_0
top|iClk                               92.1 MHz      NA            10.861        NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  10.861      -1.917  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                           Arrival           
Instance                              Reference                              Type         Pin     Net                    Time        Slack 
                                      Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[0]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown_3         0.796       -1.917
DUT.uart_inst0.tx_clk_divider[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[12]     0.796       -1.812
DUT.uart_inst0.tx_countdown[2]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       tx_countdown[2]        0.796       -1.812
DUT.uart_inst0.tx_clk_divider[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[8]      0.796       -1.792
DUT.uart_inst0.tx_clk_divider[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[13]     0.796       -1.792
DUT.uart_inst0.tx_clk_divider[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[9]      0.796       -1.781
DUT.uart_inst0.tx_clk_divider[0]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[0]      0.796       -1.750
DUT.uart_inst0.tx_countdown[3]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       tx_countdown[3]        0.796       -1.740
DUT.uart_inst0.tx_clk_divider[1]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[1]      0.796       -1.740
DUT.uart_inst0.tx_clk_divider[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[10]     0.796       -1.740
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                   Required           
Instance                                Reference                              Type         Pin     Net                            Time         Slack 
                                        Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       rx_bits_remaining              10.706       -1.917
DUT.uart_inst0.recv_state[2]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[2]              10.706       -1.886
DUT.uart_inst0.tx_bits_remaining[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       un1_tx_bits_remaining_axb0     10.706       -1.812
DUT.uart_inst0.tx_countdown[1]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[1]              10.706       -1.812
DUT.uart_inst0.tx_countdown[4]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[4]              10.706       -1.812
DUT.uart_inst0.tx_out                   top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_out_6                       10.706       -1.812
DUT.uart_inst0.tx_countdown[5]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[5]              10.706       -1.792
DUT.uart_inst0.tx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[1]       10.706       -1.781
DUT.uart_inst0.tx_bits_remaining[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       tx_bits_remaining              10.706       -1.781
DUT.uart_inst0.tx_countdown[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[3]              10.706       -1.740
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.916

    Number of logic level(s):                9
    Starting point:                          DUT.uart_inst0.rx_countdown[0] / Q
    Ending point:                            DUT.uart_inst0.rx_bits_remaining[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[0]                       SB_DFFE      Q        Out     0.796     0.796       -         
rx_countdown_3                                       Net          -        -       0.834     -           19        
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.630       -         
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.380     2.009       -         
rx_countdown_3_cry_0_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         2.023       -         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.186     2.209       -         
rx_countdown_3_cry_1_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         2.223       -         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.186     2.409       -         
rx_countdown_3_cry_2_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         2.423       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.186     2.609       -         
rx_countdown_3_cry_3_s1                              Net          -        -       0.386     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c_RNIQBCS     SB_LUT4      I3       In      -         2.995       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c_RNIQBCS     SB_LUT4      O        Out     0.465     3.461       -         
rx_countdown_3_s1[4]                                 Net          -        -       1.371     -           11        
DUT.uart_inst0.rx_bits_remaining_RNO_8[1]            SB_LUT4      I2       In      -         4.832       -         
DUT.uart_inst0.rx_bits_remaining_RNO_8[1]            SB_LUT4      O        Out     0.558     5.390       -         
g0_6_a8_4_3_1                                        Net          -        -       1.371     -           1         
DUT.uart_inst0.rx_bits_remaining_RNO_5[1]            SB_LUT4      I2       In      -         6.761       -         
DUT.uart_inst0.rx_bits_remaining_RNO_5[1]            SB_LUT4      O        Out     0.558     7.319       -         
g0_6_a8_4_3                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.rx_bits_remaining_RNO_0[1]            SB_LUT4      I3       In      -         8.690       -         
DUT.uart_inst0.rx_bits_remaining_RNO_0[1]            SB_LUT4      O        Out     0.465     9.155       -         
g0_6_4                                               Net          -        -       1.371     -           1         
DUT.uart_inst0.rx_bits_remaining_RNO[1]              SB_LUT4      I1       In      -         10.526      -         
DUT.uart_inst0.rx_bits_remaining_RNO[1]              SB_LUT4      O        Out     0.589     11.115      -         
rx_bits_remaining                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.rx_bits_remaining[1]                  SB_DFF       D        In      -         12.622      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.777 is 4.524(35.4%) logic and 8.253(64.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.591
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.886

    Number of logic level(s):                9
    Starting point:                          DUT.uart_inst0.rx_countdown[0] / Q
    Ending point:                            DUT.uart_inst0.recv_state[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[0]                       SB_DFFE      Q        Out     0.796     0.796       -         
rx_countdown_3                                       Net          -        -       0.834     -           19        
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.630       -         
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.380     2.009       -         
rx_countdown_3_cry_0_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         2.023       -         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.186     2.209       -         
rx_countdown_3_cry_1_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         2.223       -         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.186     2.409       -         
rx_countdown_3_cry_2_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         2.423       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.186     2.609       -         
rx_countdown_3_cry_3_s1                              Net          -        -       0.386     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c_RNIQBCS     SB_LUT4      I3       In      -         2.995       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c_RNIQBCS     SB_LUT4      O        Out     0.465     3.461       -         
rx_countdown_3_s1[4]                                 Net          -        -       1.371     -           11        
DUT.uart_inst0.recv_state_RNO_6[2]                   SB_LUT4      I1       In      -         4.832       -         
DUT.uart_inst0.recv_state_RNO_6[2]                   SB_LUT4      O        Out     0.589     5.421       -         
m15_e_1                                              Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      I3       In      -         6.792       -         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      O        Out     0.465     7.257       -         
m15_e_3                                              Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      I3       In      -         8.628       -         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      O        Out     0.424     9.052       -         
m17_1                                                Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      I0       In      -         10.423      -         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      O        Out     0.661     11.084      -         
recv_state_nss[2]                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.recv_state[2]                         SB_DFF       D        In      -         12.591      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.746 is 4.493(35.3%) logic and 8.253(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.812

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[12] / Q
    Ending point:                            DUT.uart_inst0.tx_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[12]                            Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.661     5.089       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_countdown_RNIG1SA4[1]       SB_LUT4      I0       In      -         6.460       -         
DUT.uart_inst0.tx_countdown_RNIG1SA4[1]       SB_LUT4      O        Out     0.661     7.121       -         
N_181                                         Net          -        -       1.371     -           4         
DUT.uart_inst0.tx_out_RNO_2                   SB_LUT4      I1       In      -         8.492       -         
DUT.uart_inst0.tx_out_RNO_2                   SB_LUT4      O        Out     0.589     9.082       -         
N_143                                         Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_out_RNO                     SB_LUT4      I2       In      -         10.453      -         
DUT.uart_inst0.tx_out_RNO                     SB_LUT4      O        Out     0.558     11.011      -         
tx_out_6                                      Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_out                         SB_DFFE      D        In      -         12.518      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.673 is 4.083(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.812

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_countdown[2] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_countdown[2]                SB_DFFE     Q        Out     0.796     0.796       -         
tx_countdown[2]                               Net         -        -       1.599     -           5         
DUT.uart_inst0.tx_countdown_RNI67HK1_0[2]     SB_LUT4     I0       In      -         2.395       -         
DUT.uart_inst0.tx_countdown_RNI67HK1_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
tx_state_ns_i_i_o2_a0_2[0]                    Net         -        -       1.371     -           2         
DUT.uart_inst0.tx_countdown_RNIJKPE2_0[1]     SB_LUT4     I2       In      -         4.427       -         
DUT.uart_inst0.tx_countdown_RNIJKPE2_0[1]     SB_LUT4     O        Out     0.558     4.986       -         
N_69_i                                        Net         -        -       1.371     -           3         
DUT.uart_inst0.tx_countdown_RNILHU57[1]       SB_LUT4     I1       In      -         6.356       -         
DUT.uart_inst0.tx_countdown_RNILHU57[1]       SB_LUT4     O        Out     0.589     6.946       -         
tx_countdown_7s2_0_0                          Net         -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4     I0       In      -         8.317       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4     O        Out     0.661     8.978       -         
tx_countdown_7_sm0_0                          Net         -        -       1.371     -           5         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4     I0       In      -         10.349      -         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4     O        Out     0.661     11.011      -         
tx_countdown_7[1]                             Net         -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[1]                SB_DFFE     D        In      -         12.518      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.673 is 4.083(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.812

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[12] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[12]                            Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.661     5.089       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNIF5FH6[1]           SB_LUT4      I0       In      -         6.460       -         
DUT.uart_inst0.tx_state_RNIF5FH6[1]           SB_LUT4      O        Out     0.661     7.121       -         
tx_countdown_7_m1_tz[0]                       Net          -        -       1.371     -           5         
DUT.uart_inst0.tx_countdown_RNO_0[4]          SB_LUT4      I2       In      -         8.492       -         
DUT.uart_inst0.tx_countdown_RNO_0[4]          SB_LUT4      O        Out     0.558     9.050       -         
tx_countdown_7_m1[4]                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      I1       In      -         10.422      -         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      O        Out     0.589     11.011      -         
tx_countdown_7[4]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[4]                SB_DFFE      D        In      -         12.518      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.673 is 4.083(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 150MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 147MB peak: 150MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             8 uses
SB_CARRY        39 uses
SB_DFF          27 uses
SB_DFFE         117 uses
SB_DFFESR       16 uses
SB_DFFSR        34 uses
SB_DFFSS        12 uses
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             8 uses
SB_LUT4         341 uses

I/O ports: 20
I/O primitives: 19
SB_IO          18 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   206 (3%)

RAM/ROM usage summary
Block Rams : 1 of 30 (3%)

Total load per clock:
   top|iClk: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 207

@S |Mapping Summary:
Total  LUTs: 341 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 341 = 341 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 150MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Mar 28 18:37:12 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal P1A9_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLK is driven by constant value GND

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	341
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	84
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	101
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/in1" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_279/in2" to pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_279/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_280/in3" to pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_280/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/in2" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_283/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_283/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_287/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_287/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_281/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_281/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_286/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_286/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[0]_LC_284/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[0]_LC_284/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/in0" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[1]_LC_285/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[1]_LC_285/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_291/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_291/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0[2]_LC_278/in2" to pin "fifo_inst.ftdi_input_inst.SUM_0[2]_LC_278/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]_LC_290/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]_LC_290/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]_LC_288/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]_LC_288/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]_LC_289/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]_LC_289/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	444
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	192
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	218
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	449/5280
    PLBs                        :	62/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	18/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 17.2 (sec)

Final Design Statistics
    Number of LUTs      	:	444
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	18
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	449/5280
    PLBs                        :	99/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	18/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 368.32 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: 79.33 MHz | Target: 368.32 MHz
Clock: top|iClk | Frequency: N/A | Target: 92.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1647
used logic cells: 449
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 18:44:56 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":178:9:178:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:4:179:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":183:6:183:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":54:17:54:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":162:12:162:18|Port-width mismatch for port iTxData. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:1:179:2|Latch generated from always block for signal counter[7:0]; possible missing assignment in an if or case statement.
@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":179:1:179:2|Pruning register bits 7 to 1 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":31:13:31:16|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":31:19:31:22|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":30:14:30:17|Input BTN1 is unused.
@W: CL156 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:11:61:18|*Input iFifoClk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oSiwu is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oPacketRead is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oRx_n is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Initial value is not supported on state machine rFifoState
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":24:12:24:18|Input iTxData is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":30:13:30:23|Input iPacketRead is unused.
@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":126:0:126:5|Removing register 'rUartError' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":135:0:135:5|Register bit oUartTxBusy is always 0.
@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Found RAM rFifoData, depth=4, width=8
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rWritePtr[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rReadPtr[2] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rReadPtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rWritePtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[17] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[16] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register recv_state.
Extracted state machine for register recv_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine recv_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine tx_state
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[14] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 14 of tx_clk_divider[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:44:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:44:57 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:44:57 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 18:44:58 2020

###########################################################]
Pre-mapping Report

# Sat Mar 28 18:44:58 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                  Frequency     Period        Type                        Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
System                                 317.6 MHz     3.149         system                      system_clkgroup           11   
top_pll|PLLOUTGLOBAL_derived_clock     68.9 MHz      14.521        derived (from top|iClk)     Autoconstr_clkgroup_0     144  
top|iClk                               17.2 MHz      58.085        inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================

@W: MT531 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Found signal identified as System clock which controls 11 sequential elements including fifo_inst.ftdi_input_inst.rPacketCount[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rFifoState[4:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:44:59 2020

###########################################################]
Map & Optimize Report

# Sat Mar 28 18:44:59 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:19:31:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":31:13:31:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":179:1:179:2|Removing sequential instance counter[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_out is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.rx_clk_divider[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_clk_divider[13:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|Found counter in view:work.uart_Z1(verilog) instance tx_clk_divider[13:0] 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@W: FX703 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|Unable to map RAM instance rFifoData[7:0] to RAM for technology specified. 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
Encoding state machine rFifoState[4:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF794 |RAM rFifoData[7:0] required 36 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: MF794 |RAM rFifoData[7:0] required 72 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -4.01ns		 314 /       206
   2		0h:00m:00s		    -4.01ns		 293 /       206

   3		0h:00m:01s		    -1.14ns		 341 /       206
   4		0h:00m:01s		    -1.14ns		 341 /       206


   5		0h:00m:01s		    -1.14ns		 338 /       206
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Boundary register fifo_inst.ftdi_output_inst.rRxData[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net wPllLocked_iso_i.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\top_pll.v":13:13:13:24|SB_GB inserted on the net wPllLocked.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)

Warning: Found 13 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
1) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount15
2) instance fifo_inst.ftdi_input_inst.rPacketCount15 (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount15 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[3]
3) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[3] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
4) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.SUM[3]/I1
    instance   fifo_inst.ftdi_input_inst.SUM[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM[3]/O
    net        fifo_inst.ftdi_input_inst.N_6
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
5) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
6) instance fifo_inst.ftdi_input_inst.rWrState_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rWrState[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net wTxEn_1
7) instance DUT.fifo_tx_inst.wTxEn_1 (in view: work.top(verilog)), output net wTxEn_1 (in view: work.top(verilog))
    net        wTxEn_1
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin DUT.fifo_tx_inst.wTxEn_1/I0
    instance   DUT.fifo_tx_inst.wTxEn_1 (cell SB_LUT4)
    output pin DUT.fifo_tx_inst.wTxEn_1/O
    net        wTxEn_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
8) instance fifo_inst.ftdi_input_inst.rRamWrEn_latch (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrEn (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.wPacketAvail
9) instance fifo_inst.ftdi_input_inst.oPacketAvail_latch (in view: work.top(verilog)), output net fifo_inst.wPacketAvail (in view: work.top(verilog))
    net        fifo_inst.wPacketAvail
    input  pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/I1
    instance   fifo_inst.ftdi_input_inst.oPacketAvail_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/O
    net        fifo_inst.wPacketAvail
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
10) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
11) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
12) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.N_11
13) instance fifo_inst.ftdi_input_inst.SUM_0[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.N_11 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.N_11
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I2
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.SUM_0[2]/I2
    instance   fifo_inst.ftdi_input_inst.SUM_0[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM_0[2]/O
    net        fifo_inst.ftdi_input_inst.N_11
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 207 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           207        rTxByte_esr[0] 
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 149MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 150MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 150MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
1) instance rPacketCount_latch[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_111
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_111
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount15
2) instance rPacketCount15 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount15 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_112
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_113
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_112
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[3]
3) instance rPacketCount_latch[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_113
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_113
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
4) instance rPacketCount_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_114
    input  pin fifo_inst.ftdi_input_inst.SUM[3]/I1
    instance   fifo_inst.ftdi_input_inst.SUM[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM[3]/O
    net        fifo_inst.ftdi_input_inst.SUM[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_113
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_112
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_111
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
5) instance rPacketCount_latch[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_115
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.G_115
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
6) instance rWrState_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rWrState[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_116
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.G_116
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
7) instance rRamWrEn_latch (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrEn (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_118
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.G_118
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
8) instance rRamWrAddr_latch[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_120
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
9) instance rRamWrAddr_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_121
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
10) instance rRamWrAddr_latch[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_122
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.wPacketAvail
11) instance oPacketAvail_latch (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net wPacketAvail (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_119
    input  pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/I1
    instance   fifo_inst.ftdi_input_inst.oPacketAvail_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/O
    net        fifo_inst.ftdi_input_inst.wPacketAvail
End of loops
@W: MT420 |Found inferred clock top|iClk with period 10.86ns. Please declare a user-defined clock on object "p:iClk"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 10.86ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 28 18:45:01 2020
#


Top view:               top
Requested Frequency:    92.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.917

                                       Requested     Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     92.1 MHz      78.3 MHz      10.861        12.777        -1.917      derived (from top|iClk)     Autoconstr_clkgroup_0
top|iClk                               92.1 MHz      NA            10.861        NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  10.861      -1.917  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                           Arrival           
Instance                              Reference                              Type         Pin     Net                    Time        Slack 
                                      Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[0]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown_3         0.796       -1.917
DUT.uart_inst0.tx_clk_divider[12]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[12]     0.796       -1.812
DUT.uart_inst0.tx_countdown[2]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       tx_countdown[2]        0.796       -1.812
DUT.uart_inst0.tx_clk_divider[8]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[8]      0.796       -1.792
DUT.uart_inst0.tx_clk_divider[13]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[13]     0.796       -1.792
DUT.uart_inst0.tx_clk_divider[9]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[9]      0.796       -1.781
DUT.uart_inst0.tx_clk_divider[0]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[0]      0.796       -1.750
DUT.uart_inst0.tx_countdown[3]        top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       tx_countdown[3]        0.796       -1.740
DUT.uart_inst0.tx_clk_divider[1]      top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[1]      0.796       -1.740
DUT.uart_inst0.tx_clk_divider[10]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[10]     0.796       -1.740
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                   Required           
Instance                                Reference                              Type         Pin     Net                            Time         Slack 
                                        Clock                                                                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       rx_bits_remaining              10.706       -1.917
DUT.uart_inst0.recv_state[2]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       recv_state_nss[2]              10.706       -1.886
DUT.uart_inst0.tx_bits_remaining[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       un1_tx_bits_remaining_axb0     10.706       -1.812
DUT.uart_inst0.tx_countdown[1]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[1]              10.706       -1.812
DUT.uart_inst0.tx_countdown[4]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[4]              10.706       -1.812
DUT.uart_inst0.tx_out                   top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_out_6                       10.706       -1.812
DUT.uart_inst0.tx_countdown[5]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[5]              10.706       -1.792
DUT.uart_inst0.tx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       tx_bits_remaining_RNO[1]       10.706       -1.781
DUT.uart_inst0.tx_bits_remaining[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF       D       tx_bits_remaining              10.706       -1.781
DUT.uart_inst0.tx_countdown[3]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      D       tx_countdown_7[3]              10.706       -1.740
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.916

    Number of logic level(s):                9
    Starting point:                          DUT.uart_inst0.rx_countdown[0] / Q
    Ending point:                            DUT.uart_inst0.rx_bits_remaining[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[0]                       SB_DFFE      Q        Out     0.796     0.796       -         
rx_countdown_3                                       Net          -        -       0.834     -           19        
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.630       -         
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.380     2.009       -         
rx_countdown_3_cry_0_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         2.023       -         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.186     2.209       -         
rx_countdown_3_cry_1_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         2.223       -         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.186     2.409       -         
rx_countdown_3_cry_2_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         2.423       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.186     2.609       -         
rx_countdown_3_cry_3_s1                              Net          -        -       0.386     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c_RNIQBCS     SB_LUT4      I3       In      -         2.995       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c_RNIQBCS     SB_LUT4      O        Out     0.465     3.461       -         
rx_countdown_3_s1[4]                                 Net          -        -       1.371     -           11        
DUT.uart_inst0.rx_bits_remaining_RNO_8[1]            SB_LUT4      I2       In      -         4.832       -         
DUT.uart_inst0.rx_bits_remaining_RNO_8[1]            SB_LUT4      O        Out     0.558     5.390       -         
g0_6_a8_4_3_1                                        Net          -        -       1.371     -           1         
DUT.uart_inst0.rx_bits_remaining_RNO_5[1]            SB_LUT4      I2       In      -         6.761       -         
DUT.uart_inst0.rx_bits_remaining_RNO_5[1]            SB_LUT4      O        Out     0.558     7.319       -         
g0_6_a8_4_3                                          Net          -        -       1.371     -           1         
DUT.uart_inst0.rx_bits_remaining_RNO_0[1]            SB_LUT4      I3       In      -         8.690       -         
DUT.uart_inst0.rx_bits_remaining_RNO_0[1]            SB_LUT4      O        Out     0.465     9.155       -         
g0_6_4                                               Net          -        -       1.371     -           1         
DUT.uart_inst0.rx_bits_remaining_RNO[1]              SB_LUT4      I1       In      -         10.526      -         
DUT.uart_inst0.rx_bits_remaining_RNO[1]              SB_LUT4      O        Out     0.589     11.115      -         
rx_bits_remaining                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.rx_bits_remaining[1]                  SB_DFF       D        In      -         12.622      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.777 is 4.524(35.4%) logic and 8.253(64.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.591
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.886

    Number of logic level(s):                9
    Starting point:                          DUT.uart_inst0.rx_countdown[0] / Q
    Ending point:                            DUT.uart_inst0.recv_state[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                 Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_countdown[0]                       SB_DFFE      Q        Out     0.796     0.796       -         
rx_countdown_3                                       Net          -        -       0.834     -           19        
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     I0       In      -         1.630       -         
DUT.uart_inst0.rx_countdown_3_cry_0_s1_c             SB_CARRY     CO       Out     0.380     2.009       -         
rx_countdown_3_cry_0_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CI       In      -         2.023       -         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c             SB_CARRY     CO       Out     0.186     2.209       -         
rx_countdown_3_cry_1_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CI       In      -         2.223       -         
DUT.uart_inst0.rx_countdown_3_cry_2_s1_c             SB_CARRY     CO       Out     0.186     2.409       -         
rx_countdown_3_cry_2_s1                              Net          -        -       0.014     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CI       In      -         2.423       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c             SB_CARRY     CO       Out     0.186     2.609       -         
rx_countdown_3_cry_3_s1                              Net          -        -       0.386     -           2         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c_RNIQBCS     SB_LUT4      I3       In      -         2.995       -         
DUT.uart_inst0.rx_countdown_3_cry_3_s1_c_RNIQBCS     SB_LUT4      O        Out     0.465     3.461       -         
rx_countdown_3_s1[4]                                 Net          -        -       1.371     -           11        
DUT.uart_inst0.recv_state_RNO_6[2]                   SB_LUT4      I1       In      -         4.832       -         
DUT.uart_inst0.recv_state_RNO_6[2]                   SB_LUT4      O        Out     0.589     5.421       -         
m15_e_1                                              Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      I3       In      -         6.792       -         
DUT.uart_inst0.recv_state_RNO_3[2]                   SB_LUT4      O        Out     0.465     7.257       -         
m15_e_3                                              Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      I3       In      -         8.628       -         
DUT.uart_inst0.recv_state_RNO_0[2]                   SB_LUT4      O        Out     0.424     9.052       -         
m17_1                                                Net          -        -       1.371     -           1         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      I0       In      -         10.423      -         
DUT.uart_inst0.recv_state_RNO[2]                     SB_LUT4      O        Out     0.661     11.084      -         
recv_state_nss[2]                                    Net          -        -       1.507     -           1         
DUT.uart_inst0.recv_state[2]                         SB_DFF       D        In      -         12.591      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.746 is 4.493(35.3%) logic and 8.253(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.812

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[12] / Q
    Ending point:                            DUT.uart_inst0.tx_out / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[12]                            Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.661     5.089       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_countdown_RNIG1SA4[1]       SB_LUT4      I0       In      -         6.460       -         
DUT.uart_inst0.tx_countdown_RNIG1SA4[1]       SB_LUT4      O        Out     0.661     7.121       -         
N_181                                         Net          -        -       1.371     -           4         
DUT.uart_inst0.tx_out_RNO_2                   SB_LUT4      I1       In      -         8.492       -         
DUT.uart_inst0.tx_out_RNO_2                   SB_LUT4      O        Out     0.589     9.082       -         
N_143                                         Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_out_RNO                     SB_LUT4      I2       In      -         10.453      -         
DUT.uart_inst0.tx_out_RNO                     SB_LUT4      O        Out     0.558     11.011      -         
tx_out_6                                      Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_out                         SB_DFFE      D        In      -         12.518      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.673 is 4.083(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.812

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_countdown[2] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_countdown[2]                SB_DFFE     Q        Out     0.796     0.796       -         
tx_countdown[2]                               Net         -        -       1.599     -           5         
DUT.uart_inst0.tx_countdown_RNI67HK1_0[2]     SB_LUT4     I0       In      -         2.395       -         
DUT.uart_inst0.tx_countdown_RNI67HK1_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
tx_state_ns_i_i_o2_a0_2[0]                    Net         -        -       1.371     -           2         
DUT.uart_inst0.tx_countdown_RNIJKPE2_0[1]     SB_LUT4     I2       In      -         4.427       -         
DUT.uart_inst0.tx_countdown_RNIJKPE2_0[1]     SB_LUT4     O        Out     0.558     4.986       -         
N_69_i                                        Net         -        -       1.371     -           3         
DUT.uart_inst0.tx_countdown_RNILHU57[1]       SB_LUT4     I1       In      -         6.356       -         
DUT.uart_inst0.tx_countdown_RNILHU57[1]       SB_LUT4     O        Out     0.589     6.946       -         
tx_countdown_7s2_0_0                          Net         -        -       1.371     -           1         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4     I0       In      -         8.317       -         
DUT.uart_inst0.tx_state_RNIBVOQB[0]           SB_LUT4     O        Out     0.661     8.978       -         
tx_countdown_7_sm0_0                          Net         -        -       1.371     -           5         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4     I0       In      -         10.349      -         
DUT.uart_inst0.tx_countdown_RNO[1]            SB_LUT4     O        Out     0.661     11.011      -         
tx_countdown_7[1]                             Net         -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[1]                SB_DFFE     D        In      -         12.518      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.673 is 4.083(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.861
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.706

    - Propagation time:                      12.518
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.812

    Number of logic level(s):                5
    Starting point:                          DUT.uart_inst0.tx_clk_divider[12] / Q
    Ending point:                            DUT.uart_inst0.tx_countdown[4] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.tx_clk_divider[12]             SB_DFFSR     Q        Out     0.796     0.796       -         
tx_clk_divider[12]                            Net          -        -       1.599     -           3         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      I0       In      -         2.395       -         
DUT.uart_inst0.tx_clk_divider_RNIHKCN[13]     SB_LUT4      O        Out     0.661     3.056       -         
un1_tx_clk_divider_6                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      I0       In      -         4.427       -         
DUT.uart_inst0.tx_clk_divider_RNITC2S1[0]     SB_LUT4      O        Out     0.661     5.089       -         
un1_tx_clk_divider_0                          Net          -        -       1.371     -           12        
DUT.uart_inst0.tx_state_RNIF5FH6[1]           SB_LUT4      I0       In      -         6.460       -         
DUT.uart_inst0.tx_state_RNIF5FH6[1]           SB_LUT4      O        Out     0.661     7.121       -         
tx_countdown_7_m1_tz[0]                       Net          -        -       1.371     -           5         
DUT.uart_inst0.tx_countdown_RNO_0[4]          SB_LUT4      I2       In      -         8.492       -         
DUT.uart_inst0.tx_countdown_RNO_0[4]          SB_LUT4      O        Out     0.558     9.050       -         
tx_countdown_7_m1[4]                          Net          -        -       1.371     -           1         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      I1       In      -         10.422      -         
DUT.uart_inst0.tx_countdown_RNO[4]            SB_LUT4      O        Out     0.589     11.011      -         
tx_countdown_7[4]                             Net          -        -       1.507     -           1         
DUT.uart_inst0.tx_countdown[4]                SB_DFFE      D        In      -         12.518      -         
============================================================================================================
Total path delay (propagation time + setup) of 12.673 is 4.083(32.2%) logic and 8.590(67.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 150MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 150MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             8 uses
SB_CARRY        39 uses
SB_DFF          27 uses
SB_DFFE         117 uses
SB_DFFESR       16 uses
SB_DFFSR        34 uses
SB_DFFSS        12 uses
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             8 uses
SB_LUT4         341 uses

I/O ports: 19
I/O primitives: 18
SB_IO          17 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   206 (3%)

RAM/ROM usage summary
Block Rams : 1 of 30 (3%)

Total load per clock:
   top|iClk: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 207

@S |Mapping Summary:
Total  LUTs: 341 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 341 = 341 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 150MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Mar 28 18:45:01 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal P1A9_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLK is driven by constant value GND

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	341
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	84
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	16
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	101
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/in1" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_279/in2" to pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_279/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_280/in3" to pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_280/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/in2" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_283/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_283/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_287/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_287/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_281/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_281/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_286/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_286/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[0]_LC_284/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[0]_LC_284/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/in0" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_83/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[1]_LC_285/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[1]_LC_285/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_291/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_291/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0[2]_LC_278/in2" to pin "fifo_inst.ftdi_input_inst.SUM_0[2]_LC_278/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]_LC_290/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]_LC_290/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]_LC_288/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]_LC_288/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]_LC_289/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]_LC_289/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	444
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	192
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	218
        CARRY Only       	:	5
        LUT with CARRY   	:	20
    LogicCells                  :	449/5280
    PLBs                        :	62/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	17/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.9 (sec)

Final Design Statistics
    Number of LUTs      	:	444
    Number of DFFs      	:	206
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	17
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	449/5280
    PLBs                        :	102/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	17/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 368.32 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: 81.58 MHz | Target: 368.32 MHz
Clock: top|iClk | Frequency: N/A | Target: 92.08 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 21.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1578
used logic cells: 449
Warning: LUT cascading ignored at 12,7,3
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1578
used logic cells: 449
Warning: LUT cascading ignored at 12,7,3
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_15_7_3/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_15_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_15_7_3/in2" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_15_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_15_7_1/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_15_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_15_7_0/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_15_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_14_14_4/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_14_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_13_8_4/in1" to pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_13_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_12_8_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_12_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_12_8_4/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_12_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_12_8_1/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_12_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_12_8_7/in1" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_12_7_5/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_12_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_12_8_7/in0" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_12_7_3/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_12_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_13_8_4/in0" to pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_13_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_12_7_2/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_12_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_2_LC_12_7_1/in2" to pin "fifo_inst.ftdi_input_inst.SUM_2_LC_12_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_12_8_0/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_12_8_0/lcout" to break the combinatorial loop
Read device time: 5
I1209: Started routing
I1223: Total Nets : 544 
I1212: Iteration  1 :    77 unrouted : 1 seconds
I1212: Iteration  2 :    17 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_15_7_3/in2" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_15_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_15_7_3/in3" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_15_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_15_7_1/in3" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_15_7_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_15_7_0/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_15_7_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_14_14_4/in3" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_14_14_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_12_8_4/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_12_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_12_8_1/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_12_8_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_12_8_4/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_12_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_13_8_4/in0" to pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_13_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_2_LC_12_7_1/in3" to pin "fifo_inst.ftdi_input_inst.SUM_2_LC_12_7_1/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_12_7_2/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_12_7_2/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_13_8_4/in3" to pin "fifo_inst.ftdi_input_inst.oTxFull_0_LC_13_8_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_12_7_5/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_12_7_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_12_7_3/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_12_7_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_12_8_7/in2" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.fifo_tx_inst.wTxEn_1_LC_12_8_7/in3" to pin "DUT.fifo_tx_inst.wTxEn_1_LC_12_8_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_12_8_0/in3" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_12_8_0/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 19:36:49 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@E: CG666 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":15:1:15:4|Parse error at unexpected input token 'P1A3'
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 19:36:49 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 19:36:49 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 4 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 28 19:37:16 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v" (library work)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v" (library work)
@I:"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":1:7:1:13|Synthesizing module top_pll in library work.

@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":16:38:16:38|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":17:39:17:39|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":20:42:20:42|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":22:30:22:30|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\top_pll.v":24:31:24:31|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":24:7:24:10|Synthesizing module uart in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pOverSampling=32'b00000000000000000000000000000001
	pClkDivideWidth=32'b00000000000000000000000000010001
	CLOCK_DIVIDE=32'b00000000000000000000000001101000
	RX_IDLE=32'b00000000000000000000000000000000
	RX_CHECK_START=32'b00000000000000000000000000000001
	RX_READ_BITS=32'b00000000000000000000000000000010
	RX_CHECK_STOP=32'b00000000000000000000000000000011
	RX_DELAY_RESTART=32'b00000000000000000000000000000100
	RX_ERROR=32'b00000000000000000000000000000101
	RX_RECEIVED=32'b00000000000000000000000000000110
	TX_IDLE=32'b00000000000000000000000000000000
	TX_SENDING=32'b00000000000000000000000000000001
	TX_DELAY_RESTART=32'b00000000000000000000000000000010
   Generated name = uart_Z1

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":17:7:17:10|Synthesizing module fifo in library work.

	pFifoDepth=32'b00000000000000000000000000000100
	pFifoDataWidth=32'b00000000000000000000000000001000
   Generated name = fifo_4s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":6:7:6:15|Synthesizing module uart_fifo in library work.

	pClkFreq=32'b00000010110111000110110000000000
	pBaudRate=32'b00000000000000011100001000000000
	pRxFifoByteLength=32'b00000000000000000000000000000100
	pTxFifoByteLength=32'b00000000000000000000000000000100
   Generated name = uart_fifo_48000000s_115200s_4s_4s

@W: CG133 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":58:4:58:16|Object rRxFifoReadEn is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":1124:7:1124:17|Synthesizing module SB_RAM512x8 in library work.

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":1:7:1:23|Synthesizing module ftdi_input_simple in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	WR_IDLE=32'b00000000000000000000000000000000
	WR_START=32'b00000000000000000000000000000001
	WR_WRITE=32'b00000000000000000000000000000010
	WR_ERROR=32'b00000000000000000000000000000011
   Generated name = ftdi_input_simple_8s_8s_0s_1s_2s_3s

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":88:9:88:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":101:7:101:11|Referenced variable iTxEn is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":124:35:124:45|Referenced variable iPacketRead is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":127:5:127:20|Referenced variable wPacketRdPosEdge is not in sensitivity list.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rPacketCount[3:3]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rPacketCount[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrAddr[2:0]; possible missing assignment in an if or case statement.
@W: CL113 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Feedback mux created for signal rWrState[1:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL208 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to bit 0 of rWrState[1:0] assign 0, register removed by optimization.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rWrState[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal rRamWrEn; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Latch generated from always block for signal oPacketAvail; possible missing assignment in an if or case statement.
@W: CL207 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|All reachable assignments to rRamWrData[7:0] assign 0, register removed by optimization.
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":1:7:1:17|Synthesizing module ftdi_output in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
	SIZE=32'b00000000000000000000000000000011
	IDLE=32'b00000000000000000000000000000000
	RD_START=32'b00000000000000000000000000000001
	RD_DATA=32'b00000000000000000000000000000010
	WR_START=32'b00000000000000000000000000000011
	WR_DATA=32'b00000000000000000000000000000100
	ERROR=32'b00000000000000000000000000000101
   Generated name = ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":5:7:5:15|Synthesizing module ftdi_fifo in library work.

	pDataWidth=32'b00000000000000000000000000001000
	pMaxData=32'b00000000000000000000000000001000
   Generated name = ftdi_fifo_8s_8s

@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Synthesizing module top in library work.

@W: CG296 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":189:9:189:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":190:4:190:7|Referenced variable wRst is not in sensitivity list.
@W: CG290 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":194:6:194:12|Referenced variable wTxFull is not in sensitivity list.
@W: CG1273 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":58:17:58:20|An input port (port iClk) is the target of an assignment - please check if this is intentional
@W: CS263 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":173:12:173:18|Port-width mismatch for port iTxData. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CL118 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":190:1:190:2|Latch generated from always block for signal counter[7:0]; possible missing assignment in an if or case statement.
@W: CL177 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":123:0:123:5|Sharing sequential element rTxWrite. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":190:1:190:2|Pruning register bits 7 to 1 of counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":33:13:33:16|*Output P1A8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":33:19:33:22|*Output P1A9 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":32:14:32:17|Input BTN1 is unused.
@W: CL156 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_fifo.v":61:11:61:18|*Input iFifoClk to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oSiwu is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oPacketRead is always 1.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Register bit oRx_n is always 1.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Trying to extract state machine for register rFifoState.
Extracted state machine for register rFifoState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Initial value is not supported on state machine rFifoState
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":24:12:24:18|Input iTxData is unused.
@N: CL159 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\ftdi_fifo\ftdi_input_simple.v":30:13:30:23|Input iPacketRead is unused.
@W: CL138 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":126:0:126:5|Removing register 'rUartError' because it is only assigned 0 or its original value.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart_fifo.v":135:0:135:5|Register bit oUartTxBusy is always 0.
@N: CL134 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Found RAM rFifoData, depth=4, width=8
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rWritePtr[2] is always 0.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Register bit rReadPtr[2] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rReadPtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\fifo.v":46:0:46:5|Pruning register bit 2 of rWritePtr[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[17] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 17 of tx_clk_divider[17:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[16] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 16 of tx_clk_divider[16:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[15] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 15 of tx_clk_divider[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register recv_state.
Extracted state machine for register recv_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine recv_state
@N: CL201 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL249 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Initial value is not supported on state machine tx_state
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Register bit tx_clk_divider[14] is always 0.
@W: CL260 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\UART\uart.v":91:0:91:5|Pruning register bit 14 of tx_clk_divider[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 19:37:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 19:37:17 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 19:37:17 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":6:7:6:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 28 19:37:18 2020

###########################################################]
Pre-mapping Report

# Sat Mar 28 19:37:18 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":33:13:33:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":33:19:33:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_output_async.v":62:0:62:5|Removing sequential instance rRxData[7:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                       Clock                     Clock
Clock                                  Frequency     Period        Type                        Group                     Load 
------------------------------------------------------------------------------------------------------------------------------
System                                 317.6 MHz     3.149         system                      system_clkgroup           11   
top_pll|PLLOUTGLOBAL_derived_clock     68.9 MHz      14.521        derived (from top|iClk)     Autoconstr_clkgroup_0     135  
top|iClk                               17.2 MHz      58.085        inferred                    Autoconstr_clkgroup_0     0    
==============================================================================================================================

@W: MT531 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\ftdi_fifo\ftdi_input_simple.v":89:1:89:2|Found signal identified as System clock which controls 11 sequential elements including fifo_inst.ftdi_input_inst.rPacketCount[3:0].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":33:19:33:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":33:13:33:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine rFifoState[4:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 28 19:37:19 2020

###########################################################]
Map & Optimize Report

# Sat Mar 28 19:37:19 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":33:19:33:22|Tristate driver P1A9 (in view: work.top(verilog)) on net P1A9 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":33:13:33:16|Tristate driver P1A8 (in view: work.top(verilog)) on net P1A8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":190:1:190:2|Removing sequential instance counter[0] (in view: work.top(verilog)) of type view:PrimLib.latr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_out is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.rx_clk_divider[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|User-specified initial value defined for instance DUT.uart_inst0.tx_clk_divider[13:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine tx_state[2:0] (in view: work.uart_Z1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine recv_state[6:0] (in view: work.uart_Z1(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\uart.v":91:0:91:5|Found counter in view:work.uart_Z1(verilog) instance tx_clk_divider[13:0] 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
@W: FX703 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|Unable to map RAM instance rFifoData[7:0] to RAM for technology specified. 
@N: MF135 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\uart\fifo.v":46:0:46:5|RAM rFifoData[7:0] (in view: work.fifo_4s_8s(verilog)) is 4 words by 8 bits.
Encoding state machine rFifoState[4:0] (in view: work.ftdi_output_8s_8s_3s_0s_1s_2s_3s_4s_5s(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MF794 |RAM rFifoData[7:0] required 36 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)

@N: MF794 |RAM rFifoData[7:0] required 72 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.52ns		 310 /       189
   2		0h:00m:01s		    -3.52ns		 290 /       189
   3		0h:00m:01s		    -2.12ns		 290 /       189
   4		0h:00m:01s		    -2.12ns		 290 /       189

   5		0h:00m:01s		    -2.12ns		 300 /       189


   6		0h:00m:01s		    -2.12ns		 295 /       189
   7		0h:00m:01s		    -2.12ns		 295 /       189
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\top_pll.v":13:13:13:24|SB_GB inserted on the net wPllLocked.
@N: FX1017 :|SB_GB inserted on the net wPllLocked_iso_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 146MB)

Warning: Found 13 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
1) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount15
2) instance fifo_inst.ftdi_input_inst.rPacketCount15 (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount15 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[3]
3) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[3] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
4) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin fifo_inst.ftdi_input_inst.SUM[3]/I1
    instance   fifo_inst.ftdi_input_inst.SUM[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM[3]/O
    net        fifo_inst.ftdi_input_inst.N_6
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
5) instance fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rPacketCount[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
6) instance fifo_inst.ftdi_input_inst.rWrState_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rWrState[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
@W: BN137 :|Found combinational loop during mapping at net wTxEn_1
7) instance DUT.uart_inst0.wTxEn_1 (in view: work.top(verilog)), output net wTxEn_1 (in view: work.top(verilog))
    net        wTxEn_1
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rWrState[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.rPacketCount15
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[0]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
    input  pin DUT.uart_inst0.wTxEn_1/I0
    instance   DUT.uart_inst0.wTxEn_1 (cell SB_LUT4)
    output pin DUT.uart_inst0.wTxEn_1/O
    net        wTxEn_1
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
8) instance fifo_inst.ftdi_input_inst.rRamWrEn_latch (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrEn (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrEn
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.rRamWrEn
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.wPacketAvail
9) instance fifo_inst.ftdi_input_inst.oPacketAvail_latch (in view: work.top(verilog)), output net fifo_inst.wPacketAvail (in view: work.top(verilog))
    net        fifo_inst.wPacketAvail
    input  pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/I1
    instance   fifo_inst.ftdi_input_inst.oPacketAvail_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/O
    net        fifo_inst.wPacketAvail
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
10) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[0] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
11) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[1] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
12) instance fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.rRamWrAddr[2] (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.N_11
13) instance fifo_inst.ftdi_input_inst.SUM_0[2] (in view: work.top(verilog)), output net fifo_inst.ftdi_input_inst.N_11 (in view: work.top(verilog))
    net        fifo_inst.ftdi_input_inst.N_11
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I2
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
    input  pin fifo_inst.ftdi_input_inst.SUM_0[2]/I2
    instance   fifo_inst.ftdi_input_inst.SUM_0[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM_0[2]/O
    net        fifo_inst.ftdi_input_inst.N_11
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 146MB peak: 146MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 190 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element               Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst.top_pll_inst     SB_PLL40_PAD           190        rTxByte_esr[0] 
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 146MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 147MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)

Warning: Found 11 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[0]
1) instance rPacketCount_latch[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_140
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_140
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount15
2) instance rPacketCount15 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount15 (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_141
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_142
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_141
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[3]
3) instance rPacketCount_latch[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[3] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_142
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_142
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[1]
4) instance rPacketCount_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_143
    input  pin fifo_inst.ftdi_input_inst.SUM[3]/I1
    instance   fifo_inst.ftdi_input_inst.SUM[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.SUM[3]/O
    net        fifo_inst.ftdi_input_inst.SUM[3]
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/I2
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[3] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[3]/O
    net        fifo_inst.ftdi_input_inst.G_142
    input  pin fifo_inst.ftdi_input_inst.rPacketCount15/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount15 (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount15/O
    net        fifo_inst.ftdi_input_inst.G_141
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[0]/O
    net        fifo_inst.ftdi_input_inst.G_140
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rPacketCount[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rPacketCount[2]
5) instance rPacketCount_latch[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rPacketCount[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_144
    input  pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rPacketCount_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rPacketCount_latch[2]/O
    net        fifo_inst.ftdi_input_inst.G_144
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rWrState[1]
6) instance rWrState_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rWrState[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_145
    input  pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/I0
    instance   fifo_inst.ftdi_input_inst.rWrState_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rWrState_latch[1]/O
    net        fifo_inst.ftdi_input_inst.G_145
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrEn
7) instance rRamWrEn_latch (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrEn (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_147
    input  pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrEn_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrEn_latch/O
    net        fifo_inst.ftdi_input_inst.G_147
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[0]
8) instance rRamWrAddr_latch[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[0] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_149
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/I0
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[0]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[1]
9) instance rRamWrAddr_latch[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[1] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_150
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[1]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.rRamWrAddr[2]
10) instance rRamWrAddr_latch[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net rRamWrAddr[2] (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_151
    input  pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/I1
    instance   fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2] (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]/O
    net        fifo_inst.ftdi_input_inst.rRamWrAddr[2]
@W: BN137 :|Found combinational loop during mapping at net fifo_inst.ftdi_input_inst.wPacketAvail
11) instance oPacketAvail_latch (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist)), output net wPacketAvail (in view: work.ftdi_input_simple_8s_8s_0s_1s_2s_3s(netlist))
    net        fifo_inst.ftdi_input_inst.G_148
    input  pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/I1
    instance   fifo_inst.ftdi_input_inst.oPacketAvail_latch (cell SB_LUT4)
    output pin fifo_inst.ftdi_input_inst.oPacketAvail_latch/O
    net        fifo_inst.ftdi_input_inst.wPacketAvail
End of loops
@W: MT420 |Found inferred clock top|iClk with period 12.09ns. Please declare a user-defined clock on object "p:iClk"
@N: MT615 |Found clock top_pll|PLLOUTGLOBAL_derived_clock with period 12.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 28 19:37:21 2020
#


Top view:               top
Requested Frequency:    82.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.133

                                       Requested     Estimated     Requested     Estimated                 Clock                       Clock                
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                        Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock     82.7 MHz      70.3 MHz      12.086        14.219        -2.133      derived (from top|iClk)     Autoconstr_clkgroup_0
top|iClk                               82.7 MHz      NA            12.086        NA            DCM/PLL     inferred                    Autoconstr_clkgroup_0
============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
top_pll|PLLOUTGLOBAL_derived_clock  top_pll|PLLOUTGLOBAL_derived_clock  |  12.086      -2.133  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_pll|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                          Arrival           
Instance                             Reference                              Type         Pin     Net                   Time        Slack 
                                     Clock                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_clk_divider[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_clk_divider[2]     0.796       -2.133
DUT.uart_inst0.rx_clk_divider[3]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_clk_divider[3]     0.796       -2.061
DUT.uart_inst0.rx_clk_divider[4]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_clk_divider[4]     0.796       -2.030
DUT.uart_inst0.rx_countdown[0]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown_3        0.796       -0.922
DUT.uart_inst0.rx_countdown[1]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown[1]       0.796       -0.722
DUT.uart_inst0.tx_clk_divider[0]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[0]     0.796       -0.617
DUT.uart_inst0.rx_clk_divider[5]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_clk_divider[5]     0.796       -0.566
DUT.uart_inst0.tx_clk_divider[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[1]     0.796       -0.545
DUT.uart_inst0.tx_clk_divider[8]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       tx_clk_divider[8]     0.796       -0.545
DUT.uart_inst0.rx_countdown[2]       top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       rx_countdown[2]       0.796       -0.522
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                               Required           
Instance                                Reference                              Type          Pin     Net                       Time         Slack 
                                        Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.recv_state[2]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF        D       recv_state_nss[2]         11.931       -2.133
DUT.uart_inst0.recv_state[3]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF        D       recv_state_nss[3]         11.931       -2.133
DUT.uart_inst0.rx_bits_remaining[1]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF        D       rx_bits_remaining         11.931       -2.133
DUT.uart_inst0.rx_bits_remaining[2]     top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF        D       rx_bits_remaining_0       11.931       -2.133
DUT.uart_inst0.recv_state[4]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF        D       recv_state_nss[4]         11.931       -2.061
DUT.uart_inst0.recv_state[1]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF        D       recv_state_nss[1]         11.931       -2.030
DUT.uart_inst0.tx_state[0]              top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       N_48_i                    11.931       -0.617
DUT.uart_inst0.rx_countdown[2]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       N_55                      11.931       -0.493
DUT.uart_inst0.tx_state_esr[1]          top_pll|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_345_0_0                 12.086       -0.431
DUT.uart_inst0.recv_state[0]            top_pll|PLLOUTGLOBAL_derived_clock     SB_DFF        D       recv_state_nss_0_i[0]     11.931       -0.421
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.086
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.133

    Number of logic level(s):                6
    Starting point:                          DUT.uart_inst0.rx_clk_divider[2] / Q
    Ending point:                            DUT.uart_inst0.rx_bits_remaining[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_clk_divider[2]               SB_DFFE     Q        Out     0.796     0.796       -         
rx_clk_divider[2]                              Net         -        -       1.599     -           3         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]       SB_LUT4     I0       In      -         2.395       -         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]       SB_LUT4     O        Out     0.661     3.056       -         
un2_rx_clk_divider_a_9                         Net         -        -       1.371     -           1         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]     SB_LUT4     I3       In      -         4.427       -         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]     SB_LUT4     O        Out     0.465     4.893       -         
un2_rx_clk_divider_a_13                        Net         -        -       1.371     -           2         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]     SB_LUT4     I3       In      -         6.263       -         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]     SB_LUT4     O        Out     0.465     6.729       -         
un2_rx_clk_divider_0                           Net         -        -       1.371     -           10        
DUT.uart_inst0.rx_countdown_RNI8UI86[3]        SB_LUT4     I3       In      -         8.100       -         
DUT.uart_inst0.rx_countdown_RNI8UI86[3]        SB_LUT4     O        Out     0.465     8.565       -         
rx_countdown_8_i_o2_1[2]                       Net         -        -       1.371     -           9         
DUT.uart_inst0.recv_state_RNITN8GJ[2]          SB_LUT4     I1       In      -         9.936       -         
DUT.uart_inst0.recv_state_RNITN8GJ[2]          SB_LUT4     O        Out     0.589     10.525      -         
recv_state_RNITN8GJ[2]                         Net         -        -       1.371     -           4         
DUT.uart_inst0.rx_bits_remaining_RNO[1]        SB_LUT4     I0       In      -         11.896      -         
DUT.uart_inst0.rx_bits_remaining_RNO[1]        SB_LUT4     O        Out     0.661     12.557      -         
rx_bits_remaining                              Net         -        -       1.507     -           1         
DUT.uart_inst0.rx_bits_remaining[1]            SB_DFF      D        In      -         14.064      -         
============================================================================================================
Total path delay (propagation time + setup) of 14.219 is 4.258(29.9%) logic and 9.961(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.086
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.133

    Number of logic level(s):                6
    Starting point:                          DUT.uart_inst0.rx_clk_divider[2] / Q
    Ending point:                            DUT.uart_inst0.recv_state[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_clk_divider[2]                      SB_DFFE     Q        Out     0.796     0.796       -         
rx_clk_divider[2]                                     Net         -        -       1.599     -           3         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]              SB_LUT4     I0       In      -         2.395       -         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]              SB_LUT4     O        Out     0.661     3.056       -         
un2_rx_clk_divider_a_9                                Net         -        -       1.371     -           1         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]            SB_LUT4     I3       In      -         4.427       -         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]            SB_LUT4     O        Out     0.465     4.893       -         
un2_rx_clk_divider_a_13                               Net         -        -       1.371     -           2         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]            SB_LUT4     I3       In      -         6.263       -         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]            SB_LUT4     O        Out     0.465     6.729       -         
un2_rx_clk_divider_0                                  Net         -        -       1.371     -           10        
DUT.uart_inst0.rx_countdown_RNI8UI86[3]               SB_LUT4     I3       In      -         8.100       -         
DUT.uart_inst0.rx_countdown_RNI8UI86[3]               SB_LUT4     O        Out     0.465     8.565       -         
rx_countdown_8_i_o2_1[2]                              Net         -        -       1.371     -           9         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c_RNIIQN8I     SB_LUT4     I1       In      -         9.936       -         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c_RNIIQN8I     SB_LUT4     O        Out     0.589     10.525      -         
recv_N_5_mux                                          Net         -        -       1.371     -           2         
DUT.uart_inst0.recv_state_RNO[2]                      SB_LUT4     I0       In      -         11.896      -         
DUT.uart_inst0.recv_state_RNO[2]                      SB_LUT4     O        Out     0.661     12.557      -         
recv_state_nss[2]                                     Net         -        -       1.507     -           1         
DUT.uart_inst0.recv_state[2]                          SB_DFF      D        In      -         14.064      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.219 is 4.258(29.9%) logic and 9.961(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.086
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.133

    Number of logic level(s):                6
    Starting point:                          DUT.uart_inst0.rx_clk_divider[2] / Q
    Ending point:                            DUT.uart_inst0.rx_bits_remaining[2] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_clk_divider[2]               SB_DFFE     Q        Out     0.796     0.796       -         
rx_clk_divider[2]                              Net         -        -       1.599     -           3         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]       SB_LUT4     I0       In      -         2.395       -         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]       SB_LUT4     O        Out     0.661     3.056       -         
un2_rx_clk_divider_a_9                         Net         -        -       1.371     -           1         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]     SB_LUT4     I3       In      -         4.427       -         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]     SB_LUT4     O        Out     0.465     4.893       -         
un2_rx_clk_divider_a_13                        Net         -        -       1.371     -           2         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]     SB_LUT4     I3       In      -         6.263       -         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]     SB_LUT4     O        Out     0.465     6.729       -         
un2_rx_clk_divider_0                           Net         -        -       1.371     -           10        
DUT.uart_inst0.rx_countdown_RNI8UI86[3]        SB_LUT4     I3       In      -         8.100       -         
DUT.uart_inst0.rx_countdown_RNI8UI86[3]        SB_LUT4     O        Out     0.465     8.565       -         
rx_countdown_8_i_o2_1[2]                       Net         -        -       1.371     -           9         
DUT.uart_inst0.recv_state_RNITN8GJ[2]          SB_LUT4     I1       In      -         9.936       -         
DUT.uart_inst0.recv_state_RNITN8GJ[2]          SB_LUT4     O        Out     0.589     10.525      -         
recv_state_RNITN8GJ[2]                         Net         -        -       1.371     -           4         
DUT.uart_inst0.rx_bits_remaining_RNO[2]        SB_LUT4     I0       In      -         11.896      -         
DUT.uart_inst0.rx_bits_remaining_RNO[2]        SB_LUT4     O        Out     0.661     12.557      -         
rx_bits_remaining_0                            Net         -        -       1.507     -           1         
DUT.uart_inst0.rx_bits_remaining[2]            SB_DFF      D        In      -         14.064      -         
============================================================================================================
Total path delay (propagation time + setup) of 14.219 is 4.258(29.9%) logic and 9.961(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.086
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.133

    Number of logic level(s):                6
    Starting point:                          DUT.uart_inst0.rx_clk_divider[2] / Q
    Ending point:                            DUT.uart_inst0.recv_state[3] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_clk_divider[2]                      SB_DFFE     Q        Out     0.796     0.796       -         
rx_clk_divider[2]                                     Net         -        -       1.599     -           3         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]              SB_LUT4     I0       In      -         2.395       -         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]              SB_LUT4     O        Out     0.661     3.056       -         
un2_rx_clk_divider_a_9                                Net         -        -       1.371     -           1         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]            SB_LUT4     I3       In      -         4.427       -         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]            SB_LUT4     O        Out     0.465     4.893       -         
un2_rx_clk_divider_a_13                               Net         -        -       1.371     -           2         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]            SB_LUT4     I3       In      -         6.263       -         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]            SB_LUT4     O        Out     0.465     6.729       -         
un2_rx_clk_divider_0                                  Net         -        -       1.371     -           10        
DUT.uart_inst0.rx_countdown_RNI8UI86[3]               SB_LUT4     I3       In      -         8.100       -         
DUT.uart_inst0.rx_countdown_RNI8UI86[3]               SB_LUT4     O        Out     0.465     8.565       -         
rx_countdown_8_i_o2_1[2]                              Net         -        -       1.371     -           9         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c_RNIIQN8I     SB_LUT4     I1       In      -         9.936       -         
DUT.uart_inst0.rx_countdown_3_cry_1_s1_c_RNIIQN8I     SB_LUT4     O        Out     0.589     10.525      -         
recv_N_5_mux                                          Net         -        -       1.371     -           2         
DUT.uart_inst0.recv_state_RNO[3]                      SB_LUT4     I0       In      -         11.896      -         
DUT.uart_inst0.recv_state_RNO[3]                      SB_LUT4     O        Out     0.661     12.557      -         
recv_state_nss[3]                                     Net         -        -       1.507     -           1         
DUT.uart_inst0.recv_state[3]                          SB_DFF      D        In      -         14.064      -         
===================================================================================================================
Total path delay (propagation time + setup) of 14.219 is 4.258(29.9%) logic and 9.961(70.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.086
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.931

    - Propagation time:                      14.033
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.102

    Number of logic level(s):                6
    Starting point:                          DUT.uart_inst0.rx_clk_divider[2] / Q
    Ending point:                            DUT.uart_inst0.rx_bits_remaining[1] / D
    The start point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top_pll|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                           Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
DUT.uart_inst0.rx_clk_divider[2]               SB_DFFE     Q        Out     0.796     0.796       -         
rx_clk_divider[2]                              Net         -        -       1.599     -           3         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]       SB_LUT4     I0       In      -         2.395       -         
DUT.uart_inst0.rx_clk_divider_RNIIDCT[2]       SB_LUT4     O        Out     0.661     3.056       -         
un2_rx_clk_divider_a_9                         Net         -        -       1.371     -           1         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]     SB_LUT4     I3       In      -         4.427       -         
DUT.uart_inst0.rx_clk_divider_RNIJI4K1[16]     SB_LUT4     O        Out     0.465     4.893       -         
un2_rx_clk_divider_a_13                        Net         -        -       1.371     -           2         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]     SB_LUT4     I3       In      -         6.263       -         
DUT.uart_inst0.rx_clk_divider_RNI7H9R3[10]     SB_LUT4     O        Out     0.465     6.729       -         
un2_rx_clk_divider_0                           Net         -        -       1.371     -           10        
DUT.uart_inst0.rx_countdown_RNIDB3D7[0]        SB_LUT4     I3       In      -         8.100       -         
DUT.uart_inst0.rx_countdown_RNIDB3D7[0]        SB_LUT4     O        Out     0.465     8.565       -         
rx_countdown_8_i_o2_2[2]                       Net         -        -       1.371     -           9         
DUT.uart_inst0.recv_state_RNITN8GJ[2]          SB_LUT4     I2       In      -         9.936       -         
DUT.uart_inst0.recv_state_RNITN8GJ[2]          SB_LUT4     O        Out     0.558     10.494      -         
recv_state_RNITN8GJ[2]                         Net         -        -       1.371     -           4         
DUT.uart_inst0.rx_bits_remaining_RNO[1]        SB_LUT4     I0       In      -         11.865      -         
DUT.uart_inst0.rx_bits_remaining_RNO[1]        SB_LUT4     O        Out     0.661     12.526      -         
rx_bits_remaining                              Net         -        -       1.507     -           1         
DUT.uart_inst0.rx_bits_remaining[1]            SB_DFF      D        In      -         14.033      -         
============================================================================================================
Total path delay (propagation time + setup) of 14.188 is 4.227(29.8%) logic and 9.961(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 147MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
GND             8 uses
SB_CARRY        39 uses
SB_DFF          32 uses
SB_DFFE         110 uses
SB_DFFESR       9 uses
SB_DFFSR        33 uses
SB_DFFSS        5 uses
SB_GB           2 uses
SB_RAM512x8     1 use
VCC             8 uses
SB_LUT4         282 uses

I/O ports: 21
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   189 (3%)

RAM/ROM usage summary
Block Rams : 1 of 30 (3%)

Total load per clock:
   top|iClk: 1
   top_pll|PLLOUTGLOBAL_derived_clock: 190

@S |Mapping Summary:
Total  LUTs: 282 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 282 = 282 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 31MB peak: 147MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Mar 28 19:37:21 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
SB_RAM SB_RAM512x8 SB_RAM40_4K
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal P1A9_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal P1A8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_inst.ftdi_input_inst.ram512x8_inst:RCLK is driven by constant value GND

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	282
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	76
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	17
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	95
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_247/in1" to pin "DUT.uart_inst0.wTxEn_1_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_249/in2" to pin "fifo_inst.ftdi_input_inst.SUM[2]_LC_249/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_250/in3" to pin "fifo_inst.ftdi_input_inst.SUM[3]_LC_250/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_247/in2" to pin "DUT.uart_inst0.wTxEn_1_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_253/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_253/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_257/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[3]_LC_257/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_251/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_251/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_256/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[2]_LC_256/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[0]_LC_254/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[0]_LC_254/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_247/in0" to pin "DUT.uart_inst0.wTxEn_1_LC_247/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[1]_LC_255/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch[1]_LC_255/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_261/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_261/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0[2]_LC_248/in2" to pin "fifo_inst.ftdi_input_inst.SUM_0[2]_LC_248/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]_LC_260/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[2]_LC_260/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]_LC_258/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[0]_LC_258/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]_LC_259/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch[1]_LC_259/lcout" to break the combinatorial loop

Design Statistics after Packing
    Number of LUTs      	:	379
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	175
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	169
        CARRY Only       	:	4
        LUT with CARRY   	:	21
    LogicCells                  :	383/5280
    PLBs                        :	55/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	19/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.6 (sec)

Final Design Statistics
    Number of LUTs      	:	379
    Number of DFFs      	:	189
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	39
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	383/5280
    PLBs                        :	80/660
    BRAMs                       :	1/30
    IOs and GBIOs               :	19/36
    PLLs                        :	1/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst.top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 330.85 MHz
Clock: top_pll_inst.top_pll_inst/PLLOUTGLOBAL | Frequency: 82.94 MHz | Target: 330.85 MHz
Clock: top|iClk | Frequency: N/A | Target: 82.71 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1315
used logic cells: 383
Warning: LUT cascading ignored at 16,10,5
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1315
used logic cells: 383
Warning: LUT cascading ignored at 16,10,5
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_16_11_0/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_16_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_10_7/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_10_5/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_10_4/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_10_3/in2" to pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in1" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_15_11_5/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_15_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in2" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_15_11_4/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_15_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in2" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in0" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in1" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_14_11_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in3" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_15_10_4/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_15_10_4/lcout" to break the combinatorial loop
Read device time: 6
I1209: Started routing
I1223: Total Nets : 462 
I1212: Iteration  1 :    67 unrouted : 1 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     3 unrouted : 0 seconds
I1212: Iteration  9 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_16_11_0/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_16_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_10_3/in1" to pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_10_4/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_10_7/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_10_5/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_15_10_4/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_15_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in2" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in0" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in2" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_15_11_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_15_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_2_LC_14_11_5/in1" to pin "fifo_inst.ftdi_input_inst.SUM_2_LC_14_11_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in1" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_14_11_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in3" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in0" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_15_11_5/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_15_11_5/lcout" to break the combinatorial loop
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1320
used logic cells: 383
Warning: LUT cascading ignored at 16,10,5
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1320
used logic cells: 383
Warning: LUT cascading ignored at 16,10,5
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst/PLLOUTGLOBAL
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_16_11_0/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_16_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_10_7/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_10_5/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_10_4/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_10_3/in2" to pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in1" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_15_11_5/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_15_11_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in2" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_15_11_4/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_15_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in2" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/in2" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in0" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in1" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_14_11_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in3" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_15_10_4/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_15_10_4/lcout" to break the combinatorial loop
Read device time: 6
I1209: Started routing
I1223: Total Nets : 462 
I1212: Iteration  1 :    67 unrouted : 1 seconds
I1212: Iteration  2 :    21 unrouted : 1 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     3 unrouted : 0 seconds
I1212: Iteration  9 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst.top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 3 seconds
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_16_11_0/in1" to pin "fifo_inst.ftdi_input_inst.oPacketAvail_latch_LC_16_11_0/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_10_3/in1" to pin "fifo_inst.ftdi_input_inst.SUM_0_2_LC_16_10_3/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_10_4/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_2_LC_16_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_10_7/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_0_LC_16_10_7/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_10_5/in0" to pin "fifo_inst.ftdi_input_inst.rRamWrAddr_latch_1_LC_16_10_5/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_15_10_4/in1" to pin "fifo_inst.ftdi_input_inst.rRamWrEn_latch_LC_15_10_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in2" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in0" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in2" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_15_11_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount15_LC_15_11_4/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_2_LC_14_11_5/in1" to pin "fifo_inst.ftdi_input_inst.SUM_2_LC_14_11_5/ltout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_2_LC_14_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in1" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_14_11_4/in1" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_1_LC_14_11_4/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/in3" to pin "DUT.uart_inst0.wTxEn_1_LC_15_11_6/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/in0" to pin "fifo_inst.ftdi_input_inst.SUM_3_LC_15_11_3/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/in0" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_3_LC_15_11_1/lcout" to break the combinatorial loop
Warning-1035: Removing timing arc from pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_15_11_5/in3" to pin "fifo_inst.ftdi_input_inst.rPacketCount_latch_0_LC_15_11_5/lcout" to break the combinatorial loop
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
8:52:10 PM
