$comment
	File created using the following command:
		vcd file aula7.msim.vcd -direction
$end
$date
	Mon Apr 08 13:11:33 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " FPGA_RESET_N $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 HEX2 [6] $end
$var wire 1 2 HEX2 [5] $end
$var wire 1 3 HEX2 [4] $end
$var wire 1 4 HEX2 [3] $end
$var wire 1 5 HEX2 [2] $end
$var wire 1 6 HEX2 [1] $end
$var wire 1 7 HEX2 [0] $end
$var wire 1 8 HEX3 [6] $end
$var wire 1 9 HEX3 [5] $end
$var wire 1 : HEX3 [4] $end
$var wire 1 ; HEX3 [3] $end
$var wire 1 < HEX3 [2] $end
$var wire 1 = HEX3 [1] $end
$var wire 1 > HEX3 [0] $end
$var wire 1 ? HEX4 [6] $end
$var wire 1 @ HEX4 [5] $end
$var wire 1 A HEX4 [4] $end
$var wire 1 B HEX4 [3] $end
$var wire 1 C HEX4 [2] $end
$var wire 1 D HEX4 [1] $end
$var wire 1 E HEX4 [0] $end
$var wire 1 F HEX5 [6] $end
$var wire 1 G HEX5 [5] $end
$var wire 1 H HEX5 [4] $end
$var wire 1 I HEX5 [3] $end
$var wire 1 J HEX5 [2] $end
$var wire 1 K HEX5 [1] $end
$var wire 1 L HEX5 [0] $end
$var wire 1 M KEY [3] $end
$var wire 1 N KEY [2] $end
$var wire 1 O KEY [1] $end
$var wire 1 P KEY [0] $end
$var wire 1 Q LEDR [9] $end
$var wire 1 R LEDR [8] $end
$var wire 1 S LEDR [7] $end
$var wire 1 T LEDR [6] $end
$var wire 1 U LEDR [5] $end
$var wire 1 V LEDR [4] $end
$var wire 1 W LEDR [3] $end
$var wire 1 X LEDR [2] $end
$var wire 1 Y LEDR [1] $end
$var wire 1 Z LEDR [0] $end
$var wire 1 [ PC_OUT [8] $end
$var wire 1 \ PC_OUT [7] $end
$var wire 1 ] PC_OUT [6] $end
$var wire 1 ^ PC_OUT [5] $end
$var wire 1 _ PC_OUT [4] $end
$var wire 1 ` PC_OUT [3] $end
$var wire 1 a PC_OUT [2] $end
$var wire 1 b PC_OUT [1] $end
$var wire 1 c PC_OUT [0] $end
$var wire 1 d SW [9] $end
$var wire 1 e SW [8] $end
$var wire 1 f SW [7] $end
$var wire 1 g SW [6] $end
$var wire 1 h SW [5] $end
$var wire 1 i SW [4] $end
$var wire 1 j SW [3] $end
$var wire 1 k SW [2] $end
$var wire 1 l SW [1] $end
$var wire 1 m SW [0] $end

$scope module i1 $end
$var wire 1 n gnd $end
$var wire 1 o vcc $end
$var wire 1 p unknown $end
$var wire 1 q devoe $end
$var wire 1 r devclrn $end
$var wire 1 s devpor $end
$var wire 1 t ww_devoe $end
$var wire 1 u ww_devclrn $end
$var wire 1 v ww_devpor $end
$var wire 1 w ww_CLOCK_50 $end
$var wire 1 x ww_KEY [3] $end
$var wire 1 y ww_KEY [2] $end
$var wire 1 z ww_KEY [1] $end
$var wire 1 { ww_KEY [0] $end
$var wire 1 | ww_SW [9] $end
$var wire 1 } ww_SW [8] $end
$var wire 1 ~ ww_SW [7] $end
$var wire 1 !! ww_SW [6] $end
$var wire 1 "! ww_SW [5] $end
$var wire 1 #! ww_SW [4] $end
$var wire 1 $! ww_SW [3] $end
$var wire 1 %! ww_SW [2] $end
$var wire 1 &! ww_SW [1] $end
$var wire 1 '! ww_SW [0] $end
$var wire 1 (! ww_FPGA_RESET_N $end
$var wire 1 )! ww_PC_OUT [8] $end
$var wire 1 *! ww_PC_OUT [7] $end
$var wire 1 +! ww_PC_OUT [6] $end
$var wire 1 ,! ww_PC_OUT [5] $end
$var wire 1 -! ww_PC_OUT [4] $end
$var wire 1 .! ww_PC_OUT [3] $end
$var wire 1 /! ww_PC_OUT [2] $end
$var wire 1 0! ww_PC_OUT [1] $end
$var wire 1 1! ww_PC_OUT [0] $end
$var wire 1 2! ww_LEDR [9] $end
$var wire 1 3! ww_LEDR [8] $end
$var wire 1 4! ww_LEDR [7] $end
$var wire 1 5! ww_LEDR [6] $end
$var wire 1 6! ww_LEDR [5] $end
$var wire 1 7! ww_LEDR [4] $end
$var wire 1 8! ww_LEDR [3] $end
$var wire 1 9! ww_LEDR [2] $end
$var wire 1 :! ww_LEDR [1] $end
$var wire 1 ;! ww_LEDR [0] $end
$var wire 1 <! ww_HEX0 [6] $end
$var wire 1 =! ww_HEX0 [5] $end
$var wire 1 >! ww_HEX0 [4] $end
$var wire 1 ?! ww_HEX0 [3] $end
$var wire 1 @! ww_HEX0 [2] $end
$var wire 1 A! ww_HEX0 [1] $end
$var wire 1 B! ww_HEX0 [0] $end
$var wire 1 C! ww_HEX1 [6] $end
$var wire 1 D! ww_HEX1 [5] $end
$var wire 1 E! ww_HEX1 [4] $end
$var wire 1 F! ww_HEX1 [3] $end
$var wire 1 G! ww_HEX1 [2] $end
$var wire 1 H! ww_HEX1 [1] $end
$var wire 1 I! ww_HEX1 [0] $end
$var wire 1 J! ww_HEX2 [6] $end
$var wire 1 K! ww_HEX2 [5] $end
$var wire 1 L! ww_HEX2 [4] $end
$var wire 1 M! ww_HEX2 [3] $end
$var wire 1 N! ww_HEX2 [2] $end
$var wire 1 O! ww_HEX2 [1] $end
$var wire 1 P! ww_HEX2 [0] $end
$var wire 1 Q! ww_HEX3 [6] $end
$var wire 1 R! ww_HEX3 [5] $end
$var wire 1 S! ww_HEX3 [4] $end
$var wire 1 T! ww_HEX3 [3] $end
$var wire 1 U! ww_HEX3 [2] $end
$var wire 1 V! ww_HEX3 [1] $end
$var wire 1 W! ww_HEX3 [0] $end
$var wire 1 X! ww_HEX4 [6] $end
$var wire 1 Y! ww_HEX4 [5] $end
$var wire 1 Z! ww_HEX4 [4] $end
$var wire 1 [! ww_HEX4 [3] $end
$var wire 1 \! ww_HEX4 [2] $end
$var wire 1 ]! ww_HEX4 [1] $end
$var wire 1 ^! ww_HEX4 [0] $end
$var wire 1 _! ww_HEX5 [6] $end
$var wire 1 `! ww_HEX5 [5] $end
$var wire 1 a! ww_HEX5 [4] $end
$var wire 1 b! ww_HEX5 [3] $end
$var wire 1 c! ww_HEX5 [2] $end
$var wire 1 d! ww_HEX5 [1] $end
$var wire 1 e! ww_HEX5 [0] $end
$var wire 1 f! \FPGA_RESET_N~input_o\ $end
$var wire 1 g! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 h! \CLOCK_50~input_o\ $end
$var wire 1 i! \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 j! \CPU|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 k! \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 l! \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 m! \ROM1|memROM~11_combout\ $end
$var wire 1 n! \ROM1|memROM~13_combout\ $end
$var wire 1 o! \ROM1|memROM~12_combout\ $end
$var wire 1 p! \CPU|Decodificador|Equal11~2_combout\ $end
$var wire 1 q! \ROM1|memROM~0_combout\ $end
$var wire 1 r! \ROM1|memROM~3_combout\ $end
$var wire 1 s! \ROM1|memROM~1_combout\ $end
$var wire 1 t! \ROM1|memROM~4_combout\ $end
$var wire 1 u! \CPU|MUX2|saida_MUX[0]~4_combout\ $end
$var wire 1 v! \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 w! \CPU|incrementaPC|Add0~18\ $end
$var wire 1 x! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 y! \CPU|incrementaPC|Add0~10\ $end
$var wire 1 z! \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 {! \ROM1|memROM~26_combout\ $end
$var wire 1 |! \CPU|MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 }! \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ~! \CPU|incrementaPC|Add0~14\ $end
$var wire 1 !" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 "" \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 #" \ROM1|memROM~17_combout\ $end
$var wire 1 $" \ROM1|memROM~18_combout\ $end
$var wire 1 %" \ROM1|memROM~16_combout\ $end
$var wire 1 &" \ROM1|memROM~20_combout\ $end
$var wire 1 '" \CPU|MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 (" \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 )" \CPU|incrementaPC|Add0~26\ $end
$var wire 1 *" \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 +" \ROM1|memROM~8_combout\ $end
$var wire 1 ," \ROM1|memROM~28_combout\ $end
$var wire 1 -" \CPU|MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 ." \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 /" \ROM1|memROM~2_combout\ $end
$var wire 1 0" \ROM1|memROM~19_combout\ $end
$var wire 1 1" \ROM1|memROM~21_combout\ $end
$var wire 1 2" \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 3" \CPU|MUX2|saida_MUX[1]~5_combout\ $end
$var wire 1 4" \ROM1|memROM~9_combout\ $end
$var wire 1 5" \ROM1|memROM~27_combout\ $end
$var wire 1 6" \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 7" \CPU|MUX2|saida_MUX[4]~1_combout\ $end
$var wire 1 8" \ROM1|memROM~10_combout\ $end
$var wire 1 9" \CPU|Decodificador|saida[9]~3_combout\ $end
$var wire 1 :" \CPU|incrementaPC|Add0~30\ $end
$var wire 1 ;" \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 <" \CPU|MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 =" \CPU|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 >" \ROM1|memROM~6_combout\ $end
$var wire 1 ?" \ROM1|memROM~22_combout\ $end
$var wire 1 @" \ROM1|memROM~23_combout\ $end
$var wire 1 A" \ROM1|memROM~25_combout\ $end
$var wire 1 B" \ROM1|memROM~24_combout\ $end
$var wire 1 C" \CPU|HAB_FLAG|DOUT~1_combout\ $end
$var wire 1 D" \CPU|Decodificador|Equal11~1_combout\ $end
$var wire 1 E" \SW[4]~input_o\ $end
$var wire 1 F" \comb~0_combout\ $end
$var wire 1 G" \ROM1|memROM~14_combout\ $end
$var wire 1 H" \ROM1|memROM~5_combout\ $end
$var wire 1 I" \comb~10_combout\ $end
$var wire 1 J" \CPU|Decodificador|saida[1]~1_combout\ $end
$var wire 1 K" \comb~12_combout\ $end
$var wire 1 L" \dadoLido_DadoIN[4]~4_combout\ $end
$var wire 1 M" \CPU|REGA|DOUT[2]~1_combout\ $end
$var wire 1 N" \CPU|Decodificador|saida~0_combout\ $end
$var wire 1 O" \CPU|REGA|DOUT[2]~0_combout\ $end
$var wire 1 P" \CPU|MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 Q" \dadoLido_DadoIN[4]~11_combout\ $end
$var wire 1 R" \SW[3]~input_o\ $end
$var wire 1 S" \CPU|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 T" \ROM1|memROM~31_combout\ $end
$var wire 1 U" \SW[2]~input_o\ $end
$var wire 1 V" \CPU|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 W" \ROM1|memROM~30_combout\ $end
$var wire 1 X" \SW[1]~input_o\ $end
$var wire 1 Y" \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 Z" \ROM1|memROM~29_combout\ $end
$var wire 1 [" \comb~11_combout\ $end
$var wire 1 \" \SW[9]~input_o\ $end
$var wire 1 ]" \SW[8]~input_o\ $end
$var wire 1 ^" \dadoLido_DadoIN[0]~2_combout\ $end
$var wire 1 _" \SW[0]~input_o\ $end
$var wire 1 `" \dadoLido_DadoIN[0]~0_combout\ $end
$var wire 1 a" \CPU|Decodificador|Equal11~0_combout\ $end
$var wire 1 b" \ROM1|memROM~7_combout\ $end
$var wire 1 c" \RAM1|process_0~0_combout\ $end
$var wire 1 d" \RAM1|ram~736_combout\ $end
$var wire 1 e" \RAM1|ram~311_q\ $end
$var wire 1 f" \RAM1|ram~55feeder_combout\ $end
$var wire 1 g" \RAM1|ram~735_combout\ $end
$var wire 1 h" \RAM1|ram~55_q\ $end
$var wire 1 i" \RAM1|ram~738_combout\ $end
$var wire 1 j" \RAM1|ram~327_q\ $end
$var wire 1 k" \RAM1|ram~737_combout\ $end
$var wire 1 l" \RAM1|ram~71_q\ $end
$var wire 1 m" \RAM1|ram~758_combout\ $end
$var wire 1 n" \RAM1|ram~739_combout\ $end
$var wire 1 o" \RAM1|ram~740_combout\ $end
$var wire 1 p" \RAM1|ram~119_q\ $end
$var wire 1 q" \RAM1|ram~247feeder_combout\ $end
$var wire 1 r" \RAM1|ram~743_combout\ $end
$var wire 1 s" \RAM1|ram~744_combout\ $end
$var wire 1 t" \RAM1|ram~247_q\ $end
$var wire 1 u" \RAM1|ram~503feeder_combout\ $end
$var wire 1 v" \RAM1|ram~745_combout\ $end
$var wire 1 w" \RAM1|ram~746_combout\ $end
$var wire 1 x" \RAM1|ram~503_q\ $end
$var wire 1 y" \RAM1|ram~741_combout\ $end
$var wire 1 z" \RAM1|ram~742_combout\ $end
$var wire 1 {" \RAM1|ram~375_q\ $end
$var wire 1 |" \RAM1|ram~757_combout\ $end
$var wire 1 }" \RAM1|ram~751_combout\ $end
$var wire 1 ~" \RAM1|ram~752_combout\ $end
$var wire 1 !# \RAM1|ram~263_q\ $end
$var wire 1 "# \RAM1|ram~749_combout\ $end
$var wire 1 ## \RAM1|ram~750_combout\ $end
$var wire 1 $# \RAM1|ram~391_q\ $end
$var wire 1 %# \RAM1|ram~753_combout\ $end
$var wire 1 &# \RAM1|ram~754_combout\ $end
$var wire 1 '# \RAM1|ram~519_q\ $end
$var wire 1 (# \RAM1|ram~747_combout\ $end
$var wire 1 )# \RAM1|ram~748_combout\ $end
$var wire 1 *# \RAM1|ram~135_q\ $end
$var wire 1 +# \RAM1|ram~537_combout\ $end
$var wire 1 ,# \RAM1|ram~538_combout\ $end
$var wire 1 -# \RAM1|ram~95feeder_combout\ $end
$var wire 1 .# \RAM1|ram~687_combout\ $end
$var wire 1 /# \RAM1|ram~688_combout\ $end
$var wire 1 0# \RAM1|ram~95_q\ $end
$var wire 1 1# \RAM1|ram~685_combout\ $end
$var wire 1 2# \RAM1|ram~686_combout\ $end
$var wire 1 3# \RAM1|ram~335_q\ $end
$var wire 1 4# \RAM1|ram~683_combout\ $end
$var wire 1 5# \RAM1|ram~684_combout\ $end
$var wire 1 6# \RAM1|ram~79_q\ $end
$var wire 1 7# \RAM1|ram~689_combout\ $end
$var wire 1 8# \RAM1|ram~690_combout\ $end
$var wire 1 9# \RAM1|ram~351_q\ $end
$var wire 1 :# \RAM1|ram~528_combout\ $end
$var wire 1 ;# \RAM1|ram~679_combout\ $end
$var wire 1 <# \RAM1|ram~680_combout\ $end
$var wire 1 =# \RAM1|ram~223_q\ $end
$var wire 1 ># \RAM1|ram~675_combout\ $end
$var wire 1 ?# \RAM1|ram~676_combout\ $end
$var wire 1 @# \RAM1|ram~207_q\ $end
$var wire 1 A# \RAM1|ram~677_combout\ $end
$var wire 1 B# \RAM1|ram~678_combout\ $end
$var wire 1 C# \RAM1|ram~463_q\ $end
$var wire 1 D# \RAM1|ram~681_combout\ $end
$var wire 1 E# \RAM1|ram~682_combout\ $end
$var wire 1 F# \RAM1|ram~479_q\ $end
$var wire 1 G# \RAM1|ram~527_combout\ $end
$var wire 1 H# \RAM1|ram~692_combout\ $end
$var wire 1 I# \RAM1|ram~271_q\ $end
$var wire 1 J# \RAM1|ram~693_combout\ $end
$var wire 1 K# \RAM1|ram~31_q\ $end
$var wire 1 L# \RAM1|ram~694_combout\ $end
$var wire 1 M# \RAM1|ram~287_q\ $end
$var wire 1 N# \RAM1|ram~15feeder_combout\ $end
$var wire 1 O# \RAM1|ram~691_combout\ $end
$var wire 1 P# \RAM1|ram~15_q\ $end
$var wire 1 Q# \RAM1|ram~529_combout\ $end
$var wire 1 R# \RAM1|ram~530_combout\ $end
$var wire 1 S# \RAM1|ram~697_combout\ $end
$var wire 1 T# \RAM1|ram~698_combout\ $end
$var wire 1 U# \RAM1|ram~471_q\ $end
$var wire 1 V# \RAM1|ram~695_combout\ $end
$var wire 1 W# \RAM1|ram~696_combout\ $end
$var wire 1 X# \RAM1|ram~215_q\ $end
$var wire 1 Y# \RAM1|ram~699_combout\ $end
$var wire 1 Z# \RAM1|ram~700_combout\ $end
$var wire 1 [# \RAM1|ram~231_q\ $end
$var wire 1 \# \RAM1|ram~701_combout\ $end
$var wire 1 ]# \RAM1|ram~702_combout\ $end
$var wire 1 ^# \RAM1|ram~487_q\ $end
$var wire 1 _# \RAM1|ram~531_combout\ $end
$var wire 1 `# \RAM1|ram~713_combout\ $end
$var wire 1 a# \RAM1|ram~39_q\ $end
$var wire 1 b# \RAM1|ram~714_combout\ $end
$var wire 1 c# \RAM1|ram~295_q\ $end
$var wire 1 d# \RAM1|ram~711_combout\ $end
$var wire 1 e# \RAM1|ram~23_q\ $end
$var wire 1 f# \RAM1|ram~712_combout\ $end
$var wire 1 g# \RAM1|ram~279_q\ $end
$var wire 1 h# \RAM1|ram~533_combout\ $end
$var wire 1 i# \RAM1|ram~343feeder_combout\ $end
$var wire 1 j# \RAM1|ram~705_combout\ $end
$var wire 1 k# \RAM1|ram~706_combout\ $end
$var wire 1 l# \RAM1|ram~343_q\ $end
$var wire 1 m# \RAM1|ram~703_combout\ $end
$var wire 1 n# \RAM1|ram~704_combout\ $end
$var wire 1 o# \RAM1|ram~87_q\ $end
$var wire 1 p# \RAM1|ram~103feeder_combout\ $end
$var wire 1 q# \RAM1|ram~707_combout\ $end
$var wire 1 r# \RAM1|ram~708_combout\ $end
$var wire 1 s# \RAM1|ram~103_q\ $end
$var wire 1 t# \RAM1|ram~709_combout\ $end
$var wire 1 u# \RAM1|ram~710_combout\ $end
$var wire 1 v# \RAM1|ram~359_q\ $end
$var wire 1 w# \RAM1|ram~532_combout\ $end
$var wire 1 x# \RAM1|ram~534_combout\ $end
$var wire 1 y# \RAM1|ram~733_combout\ $end
$var wire 1 z# \RAM1|ram~734_combout\ $end
$var wire 1 {# \RAM1|ram~511_q\ $end
$var wire 1 |# \RAM1|ram~383feeder_combout\ $end
$var wire 1 }# \RAM1|ram~729_combout\ $end
$var wire 1 ~# \RAM1|ram~730_combout\ $end
$var wire 1 !$ \RAM1|ram~383_q\ $end
$var wire 1 "$ \RAM1|ram~127feeder_combout\ $end
$var wire 1 #$ \RAM1|ram~727_combout\ $end
$var wire 1 $$ \RAM1|ram~728_combout\ $end
$var wire 1 %$ \RAM1|ram~127_q\ $end
$var wire 1 &$ \RAM1|ram~731_combout\ $end
$var wire 1 '$ \RAM1|ram~732_combout\ $end
$var wire 1 ($ \RAM1|ram~255_q\ $end
$var wire 1 )$ \RAM1|ram~535_combout\ $end
$var wire 1 *$ \RAM1|ram~716_combout\ $end
$var wire 1 +$ \RAM1|ram~303_q\ $end
$var wire 1 ,$ \RAM1|ram~63feeder_combout\ $end
$var wire 1 -$ \RAM1|ram~717_combout\ $end
$var wire 1 .$ \RAM1|ram~63_q\ $end
$var wire 1 /$ \RAM1|ram~715_combout\ $end
$var wire 1 0$ \RAM1|ram~47_q\ $end
$var wire 1 1$ \RAM1|ram~718_combout\ $end
$var wire 1 2$ \RAM1|ram~319_q\ $end
$var wire 1 3$ \RAM1|ram~756_combout\ $end
$var wire 1 4$ \RAM1|ram~721_combout\ $end
$var wire 1 5$ \RAM1|ram~722_combout\ $end
$var wire 1 6$ \RAM1|ram~367_q\ $end
$var wire 1 7$ \RAM1|ram~723_combout\ $end
$var wire 1 8$ \RAM1|ram~724_combout\ $end
$var wire 1 9$ \RAM1|ram~239_q\ $end
$var wire 1 :$ \RAM1|ram~719_combout\ $end
$var wire 1 ;$ \RAM1|ram~720_combout\ $end
$var wire 1 <$ \RAM1|ram~111_q\ $end
$var wire 1 =$ \RAM1|ram~725_combout\ $end
$var wire 1 >$ \RAM1|ram~726_combout\ $end
$var wire 1 ?$ \RAM1|ram~495_q\ $end
$var wire 1 @$ \RAM1|ram~755_combout\ $end
$var wire 1 A$ \RAM1|ram~536_combout\ $end
$var wire 1 B$ \RAM1|ram~539_combout\ $end
$var wire 1 C$ \KEY[2]~input_o\ $end
$var wire 1 D$ \KEY[3]~input_o\ $end
$var wire 1 E$ \KEY[1]~input_o\ $end
$var wire 1 F$ \detector_KEY1|saidaQ~0_combout\ $end
$var wire 1 G$ \detector_KEY1|saidaQ~q\ $end
$var wire 1 H$ \detector_KEY1|saida~combout\ $end
$var wire 1 I$ \FF_KEY1|DOUT~feeder_combout\ $end
$var wire 1 J$ \comb~13_combout\ $end
$var wire 1 K$ \comb~14_combout\ $end
$var wire 1 L$ \comb~15_combout\ $end
$var wire 1 M$ \FF_KEY1|DOUT~q\ $end
$var wire 1 N$ \dadoLido_DadoIN[0]~17_combout\ $end
$var wire 1 O$ \KEY[0]~input_o\ $end
$var wire 1 P$ \detector_KEY0|saidaQ~0_combout\ $end
$var wire 1 Q$ \detector_KEY0|saidaQ~q\ $end
$var wire 1 R$ \detector_KEY0|saida~combout\ $end
$var wire 1 S$ \FF_KEY0|DOUT~feeder_combout\ $end
$var wire 1 T$ \comb~16_combout\ $end
$var wire 1 U$ \FF_KEY0|DOUT~q\ $end
$var wire 1 V$ \dadoLido_DadoIN[0]~6_combout\ $end
$var wire 1 W$ \dadoLido_DadoIN[0]~7_combout\ $end
$var wire 1 X$ \CPU|ULA1|Add0~2\ $end
$var wire 1 Y$ \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 Z$ \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 [$ \CPU|ULA1|Add1~2\ $end
$var wire 1 \$ \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 ]$ \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 ^$ \CPU|Decodificador|saida[5]~2_combout\ $end
$var wire 1 _$ \RAM1|ram~72_q\ $end
$var wire 1 `$ \RAM1|ram~136_q\ $end
$var wire 1 a$ \RAM1|ram~328feeder_combout\ $end
$var wire 1 b$ \RAM1|ram~328_q\ $end
$var wire 1 c$ \RAM1|ram~392_q\ $end
$var wire 1 d$ \RAM1|ram~548_combout\ $end
$var wire 1 e$ \RAM1|ram~104_q\ $end
$var wire 1 f$ \RAM1|ram~296_q\ $end
$var wire 1 g$ \RAM1|ram~360_q\ $end
$var wire 1 h$ \RAM1|ram~40_q\ $end
$var wire 1 i$ \RAM1|ram~546_combout\ $end
$var wire 1 j$ \RAM1|ram~32_q\ $end
$var wire 1 k$ \RAM1|ram~288_q\ $end
$var wire 1 l$ \RAM1|ram~352_q\ $end
$var wire 1 m$ \RAM1|ram~96_q\ $end
$var wire 1 n$ \RAM1|ram~545_combout\ $end
$var wire 1 o$ \RAM1|ram~128feeder_combout\ $end
$var wire 1 p$ \RAM1|ram~128_q\ $end
$var wire 1 q$ \RAM1|ram~64_q\ $end
$var wire 1 r$ \RAM1|ram~384feeder_combout\ $end
$var wire 1 s$ \RAM1|ram~384_q\ $end
$var wire 1 t$ \RAM1|ram~320feeder_combout\ $end
$var wire 1 u$ \RAM1|ram~320_q\ $end
$var wire 1 v$ \RAM1|ram~547_combout\ $end
$var wire 1 w$ \RAM1|ram~549_combout\ $end
$var wire 1 x$ \RAM1|ram~488_q\ $end
$var wire 1 y$ \RAM1|ram~264_q\ $end
$var wire 1 z$ \RAM1|ram~232_q\ $end
$var wire 1 {$ \RAM1|ram~520_q\ $end
$var wire 1 |$ \RAM1|ram~554_combout\ $end
$var wire 1 }$ \RAM1|ram~224_q\ $end
$var wire 1 ~$ \RAM1|ram~256_q\ $end
$var wire 1 !% \RAM1|ram~480_q\ $end
$var wire 1 "% \RAM1|ram~512_q\ $end
$var wire 1 #% \RAM1|ram~553_combout\ $end
$var wire 1 $% \RAM1|ram~555_combout\ $end
$var wire 1 %% \RAM1|ram~504_q\ $end
$var wire 1 &% \RAM1|ram~496feeder_combout\ $end
$var wire 1 '% \RAM1|ram~496_q\ $end
$var wire 1 (% \RAM1|ram~248_q\ $end
$var wire 1 )% \RAM1|ram~240_q\ $end
$var wire 1 *% \RAM1|ram~551_combout\ $end
$var wire 1 +% \RAM1|ram~464feeder_combout\ $end
$var wire 1 ,% \RAM1|ram~464_q\ $end
$var wire 1 -% \RAM1|ram~472_q\ $end
$var wire 1 .% \RAM1|ram~216_q\ $end
$var wire 1 /% \RAM1|ram~208feeder_combout\ $end
$var wire 1 0% \RAM1|ram~208_q\ $end
$var wire 1 1% \RAM1|ram~550_combout\ $end
$var wire 1 2% \RAM1|ram~552_combout\ $end
$var wire 1 3% \RAM1|ram~16_q\ $end
$var wire 1 4% \RAM1|ram~272_q\ $end
$var wire 1 5% \RAM1|ram~24_q\ $end
$var wire 1 6% \RAM1|ram~280_q\ $end
$var wire 1 7% \RAM1|ram~540_combout\ $end
$var wire 1 8% \RAM1|ram~368_q\ $end
$var wire 1 9% \RAM1|ram~112_q\ $end
$var wire 1 :% \RAM1|ram~120_q\ $end
$var wire 1 ;% \RAM1|ram~376_q\ $end
$var wire 1 <% \RAM1|ram~543_combout\ $end
$var wire 1 =% \RAM1|ram~336_q\ $end
$var wire 1 >% \RAM1|ram~344_q\ $end
$var wire 1 ?% \RAM1|ram~80_q\ $end
$var wire 1 @% \RAM1|ram~88_q\ $end
$var wire 1 A% \RAM1|ram~542_combout\ $end
$var wire 1 B% \RAM1|ram~312_q\ $end
$var wire 1 C% \RAM1|ram~304_q\ $end
$var wire 1 D% \RAM1|ram~48_q\ $end
$var wire 1 E% \RAM1|ram~56_q\ $end
$var wire 1 F% \RAM1|ram~541_combout\ $end
$var wire 1 G% \RAM1|ram~544_combout\ $end
$var wire 1 H% \RAM1|ram~556_combout\ $end
$var wire 1 I% \dadoLido_DadoIN[1]~8_combout\ $end
$var wire 1 J% \CPU|ULA1|Add0~6\ $end
$var wire 1 K% \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 L% \CPU|ULA1|Add1~6\ $end
$var wire 1 M% \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 N% \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 O% \RAM1|ram~513_q\ $end
$var wire 1 P% \RAM1|ram~465_q\ $end
$var wire 1 Q% \RAM1|ram~481_q\ $end
$var wire 1 R% \RAM1|ram~497_q\ $end
$var wire 1 S% \RAM1|ram~561_combout\ $end
$var wire 1 T% \RAM1|ram~289_q\ $end
$var wire 1 U% \RAM1|ram~273_q\ $end
$var wire 1 V% \RAM1|ram~305_q\ $end
$var wire 1 W% \RAM1|ram~321_q\ $end
$var wire 1 X% \RAM1|ram~563_combout\ $end
$var wire 1 Y% \RAM1|ram~337_q\ $end
$var wire 1 Z% \RAM1|ram~369_q\ $end
$var wire 1 [% \RAM1|ram~353_q\ $end
$var wire 1 \% \RAM1|ram~385_q\ $end
$var wire 1 ]% \RAM1|ram~562_combout\ $end
$var wire 1 ^% \RAM1|ram~564_combout\ $end
$var wire 1 _% \RAM1|ram~105_q\ $end
$var wire 1 `% \RAM1|ram~137_q\ $end
$var wire 1 a% \RAM1|ram~41_q\ $end
$var wire 1 b% \RAM1|ram~73feeder_combout\ $end
$var wire 1 c% \RAM1|ram~73_q\ $end
$var wire 1 d% \RAM1|ram~566_combout\ $end
$var wire 1 e% \RAM1|ram~57_q\ $end
$var wire 1 f% \RAM1|ram~89_q\ $end
$var wire 1 g% \RAM1|ram~25_q\ $end
$var wire 1 h% \RAM1|ram~121_q\ $end
$var wire 1 i% \RAM1|ram~565_combout\ $end
$var wire 1 j% \RAM1|ram~249_q\ $end
$var wire 1 k% \RAM1|ram~217_q\ $end
$var wire 1 l% \RAM1|ram~567_combout\ $end
$var wire 1 m% \RAM1|ram~265_q\ $end
$var wire 1 n% \RAM1|ram~233_q\ $end
$var wire 1 o% \RAM1|ram~568_combout\ $end
$var wire 1 p% \RAM1|ram~569_combout\ $end
$var wire 1 q% \RAM1|ram~313_q\ $end
$var wire 1 r% \RAM1|ram~329_q\ $end
$var wire 1 s% \RAM1|ram~571_combout\ $end
$var wire 1 t% \RAM1|ram~281_q\ $end
$var wire 1 u% \RAM1|ram~297_q\ $end
$var wire 1 v% \RAM1|ram~570_combout\ $end
$var wire 1 w% \RAM1|ram~521_q\ $end
$var wire 1 x% \RAM1|ram~505feeder_combout\ $end
$var wire 1 y% \RAM1|ram~505_q\ $end
$var wire 1 z% \RAM1|ram~377_q\ $end
$var wire 1 {% \RAM1|ram~393_q\ $end
$var wire 1 |% \RAM1|ram~573_combout\ $end
$var wire 1 }% \RAM1|ram~361_q\ $end
$var wire 1 ~% \RAM1|ram~473_q\ $end
$var wire 1 !& \RAM1|ram~345_q\ $end
$var wire 1 "& \RAM1|ram~489_q\ $end
$var wire 1 #& \RAM1|ram~572_combout\ $end
$var wire 1 $& \RAM1|ram~574_combout\ $end
$var wire 1 %& \RAM1|ram~209feeder_combout\ $end
$var wire 1 && \RAM1|ram~209_q\ $end
$var wire 1 '& \RAM1|ram~257_q\ $end
$var wire 1 (& \RAM1|ram~241_q\ $end
$var wire 1 )& \RAM1|ram~225feeder_combout\ $end
$var wire 1 *& \RAM1|ram~225_q\ $end
$var wire 1 +& \RAM1|ram~557_combout\ $end
$var wire 1 ,& \RAM1|ram~97_q\ $end
$var wire 1 -& \RAM1|ram~129_q\ $end
$var wire 1 .& \RAM1|ram~81_q\ $end
$var wire 1 /& \RAM1|ram~113_q\ $end
$var wire 1 0& \RAM1|ram~558_combout\ $end
$var wire 1 1& \RAM1|ram~49_q\ $end
$var wire 1 2& \RAM1|ram~17_q\ $end
$var wire 1 3& \RAM1|ram~33_q\ $end
$var wire 1 4& \RAM1|ram~65_q\ $end
$var wire 1 5& \RAM1|ram~559_combout\ $end
$var wire 1 6& \RAM1|ram~560_combout\ $end
$var wire 1 7& \RAM1|ram~575_combout\ $end
$var wire 1 8& \dadoLido_DadoIN[2]~9_combout\ $end
$var wire 1 9& \CPU|ULA1|Add0~10\ $end
$var wire 1 :& \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 ;& \CPU|ULA1|Add1~10\ $end
$var wire 1 <& \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 =& \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 >& \RAM1|ram~362_q\ $end
$var wire 1 ?& \RAM1|ram~106_q\ $end
$var wire 1 @& \RAM1|ram~234_q\ $end
$var wire 1 A& \RAM1|ram~490_q\ $end
$var wire 1 B& \RAM1|ram~584_combout\ $end
$var wire 1 C& \RAM1|ram~98feeder_combout\ $end
$var wire 1 D& \RAM1|ram~98_q\ $end
$var wire 1 E& \RAM1|ram~226_q\ $end
$var wire 1 F& \RAM1|ram~354_q\ $end
$var wire 1 G& \RAM1|ram~482_q\ $end
$var wire 1 H& \RAM1|ram~583_combout\ $end
$var wire 1 I& \RAM1|ram~290_q\ $end
$var wire 1 J& \RAM1|ram~34_q\ $end
$var wire 1 K& \RAM1|ram~581_combout\ $end
$var wire 1 L& \RAM1|ram~298_q\ $end
$var wire 1 M& \RAM1|ram~42_q\ $end
$var wire 1 N& \RAM1|ram~582_combout\ $end
$var wire 1 O& \RAM1|ram~585_combout\ $end
$var wire 1 P& \RAM1|ram~514feeder_combout\ $end
$var wire 1 Q& \RAM1|ram~514_q\ $end
$var wire 1 R& \RAM1|ram~522_q\ $end
$var wire 1 S& \RAM1|ram~258_q\ $end
$var wire 1 T& \RAM1|ram~266_q\ $end
$var wire 1 U& \RAM1|ram~591_combout\ $end
$var wire 1 V& \RAM1|ram~130_q\ $end
$var wire 1 W& \RAM1|ram~138_q\ $end
$var wire 1 X& \RAM1|ram~386_q\ $end
$var wire 1 Y& \RAM1|ram~394feeder_combout\ $end
$var wire 1 Z& \RAM1|ram~394_q\ $end
$var wire 1 [& \RAM1|ram~592_combout\ $end
$var wire 1 \& \RAM1|ram~322_q\ $end
$var wire 1 ]& \RAM1|ram~66feeder_combout\ $end
$var wire 1 ^& \RAM1|ram~66_q\ $end
$var wire 1 _& \RAM1|ram~74_q\ $end
$var wire 1 `& \RAM1|ram~330_q\ $end
$var wire 1 a& \RAM1|ram~593_combout\ $end
$var wire 1 b& \RAM1|ram~594_combout\ $end
$var wire 1 c& \RAM1|ram~314_q\ $end
$var wire 1 d& \RAM1|ram~58_q\ $end
$var wire 1 e& \RAM1|ram~587_combout\ $end
$var wire 1 f& \RAM1|ram~50_q\ $end
$var wire 1 g& \RAM1|ram~306_q\ $end
$var wire 1 h& \RAM1|ram~586_combout\ $end
$var wire 1 i& \RAM1|ram~122_q\ $end
$var wire 1 j& \RAM1|ram~378_q\ $end
$var wire 1 k& \RAM1|ram~250_q\ $end
$var wire 1 l& \RAM1|ram~506_q\ $end
$var wire 1 m& \RAM1|ram~589_combout\ $end
$var wire 1 n& \RAM1|ram~114_q\ $end
$var wire 1 o& \RAM1|ram~498_q\ $end
$var wire 1 p& \RAM1|ram~242_q\ $end
$var wire 1 q& \RAM1|ram~370_q\ $end
$var wire 1 r& \RAM1|ram~588_combout\ $end
$var wire 1 s& \RAM1|ram~590_combout\ $end
$var wire 1 t& \RAM1|ram~210_q\ $end
$var wire 1 u& \RAM1|ram~338_q\ $end
$var wire 1 v& \RAM1|ram~82_q\ $end
$var wire 1 w& \RAM1|ram~466_q\ $end
$var wire 1 x& \RAM1|ram~578_combout\ $end
$var wire 1 y& \RAM1|ram~474_q\ $end
$var wire 1 z& \RAM1|ram~90feeder_combout\ $end
$var wire 1 {& \RAM1|ram~90_q\ $end
$var wire 1 |& \RAM1|ram~346_q\ $end
$var wire 1 }& \RAM1|ram~218feeder_combout\ $end
$var wire 1 ~& \RAM1|ram~218_q\ $end
$var wire 1 !' \RAM1|ram~579_combout\ $end
$var wire 1 "' \RAM1|ram~18feeder_combout\ $end
$var wire 1 #' \RAM1|ram~18_q\ $end
$var wire 1 $' \RAM1|ram~274_q\ $end
$var wire 1 %' \RAM1|ram~576_combout\ $end
$var wire 1 &' \RAM1|ram~26feeder_combout\ $end
$var wire 1 '' \RAM1|ram~26_q\ $end
$var wire 1 (' \RAM1|ram~282_q\ $end
$var wire 1 )' \RAM1|ram~577_combout\ $end
$var wire 1 *' \RAM1|ram~580_combout\ $end
$var wire 1 +' \RAM1|ram~595_combout\ $end
$var wire 1 ,' \dadoLido_DadoIN[3]~10_combout\ $end
$var wire 1 -' \CPU|ULA1|Add0~14\ $end
$var wire 1 .' \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 /' \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 0' \RAM1|ram~19_q\ $end
$var wire 1 1' \RAM1|ram~91_q\ $end
$var wire 1 2' \RAM1|ram~27_q\ $end
$var wire 1 3' \RAM1|ram~83_q\ $end
$var wire 1 4' \RAM1|ram~596_combout\ $end
$var wire 1 5' \RAM1|ram~99_q\ $end
$var wire 1 6' \RAM1|ram~43_q\ $end
$var wire 1 7' \RAM1|ram~35_q\ $end
$var wire 1 8' \RAM1|ram~107_q\ $end
$var wire 1 9' \RAM1|ram~598_combout\ $end
$var wire 1 :' \RAM1|ram~67_q\ $end
$var wire 1 ;' \RAM1|ram~131_q\ $end
$var wire 1 <' \RAM1|ram~139feeder_combout\ $end
$var wire 1 =' \RAM1|ram~139_q\ $end
$var wire 1 >' \RAM1|ram~75_q\ $end
$var wire 1 ?' \RAM1|ram~599_combout\ $end
$var wire 1 @' \RAM1|ram~51_q\ $end
$var wire 1 A' \RAM1|ram~59_q\ $end
$var wire 1 B' \RAM1|ram~115feeder_combout\ $end
$var wire 1 C' \RAM1|ram~115_q\ $end
$var wire 1 D' \RAM1|ram~123_q\ $end
$var wire 1 E' \RAM1|ram~597_combout\ $end
$var wire 1 F' \RAM1|ram~600_combout\ $end
$var wire 1 G' \RAM1|ram~227feeder_combout\ $end
$var wire 1 H' \RAM1|ram~227_q\ $end
$var wire 1 I' \RAM1|ram~235_q\ $end
$var wire 1 J' \RAM1|ram~259_q\ $end
$var wire 1 K' \RAM1|ram~267_q\ $end
$var wire 1 L' \RAM1|ram~607_combout\ $end
$var wire 1 M' \RAM1|ram~211_q\ $end
$var wire 1 N' \RAM1|ram~219_q\ $end
$var wire 1 O' \RAM1|ram~243_q\ $end
$var wire 1 P' \RAM1|ram~251_q\ $end
$var wire 1 Q' \RAM1|ram~606_combout\ $end
$var wire 1 R' \RAM1|ram~608_combout\ $end
$var wire 1 S' \RAM1|ram~339feeder_combout\ $end
$var wire 1 T' \RAM1|ram~339_q\ $end
$var wire 1 U' \RAM1|ram~355_q\ $end
$var wire 1 V' \RAM1|ram~347feeder_combout\ $end
$var wire 1 W' \RAM1|ram~347_q\ $end
$var wire 1 X' \RAM1|ram~363_q\ $end
$var wire 1 Y' \RAM1|ram~603_combout\ $end
$var wire 1 Z' \RAM1|ram~379_q\ $end
$var wire 1 [' \RAM1|ram~387_q\ $end
$var wire 1 \' \RAM1|ram~371_q\ $end
$var wire 1 ]' \RAM1|ram~395_q\ $end
$var wire 1 ^' \RAM1|ram~604_combout\ $end
$var wire 1 _' \RAM1|ram~307_q\ $end
$var wire 1 `' \RAM1|ram~331_q\ $end
$var wire 1 a' \RAM1|ram~315_q\ $end
$var wire 1 b' \RAM1|ram~323_q\ $end
$var wire 1 c' \RAM1|ram~602_combout\ $end
$var wire 1 d' \RAM1|ram~291_q\ $end
$var wire 1 e' \RAM1|ram~283_q\ $end
$var wire 1 f' \RAM1|ram~275_q\ $end
$var wire 1 g' \RAM1|ram~299_q\ $end
$var wire 1 h' \RAM1|ram~601_combout\ $end
$var wire 1 i' \RAM1|ram~605_combout\ $end
$var wire 1 j' \RAM1|ram~483feeder_combout\ $end
$var wire 1 k' \RAM1|ram~483_q\ $end
$var wire 1 l' \RAM1|ram~491_q\ $end
$var wire 1 m' \RAM1|ram~611_combout\ $end
$var wire 1 n' \RAM1|ram~499_q\ $end
$var wire 1 o' \RAM1|ram~507feeder_combout\ $end
$var wire 1 p' \RAM1|ram~507_q\ $end
$var wire 1 q' \RAM1|ram~610_combout\ $end
$var wire 1 r' \RAM1|ram~475_q\ $end
$var wire 1 s' \RAM1|ram~467_q\ $end
$var wire 1 t' \RAM1|ram~609_combout\ $end
$var wire 1 u' \RAM1|ram~515_q\ $end
$var wire 1 v' \RAM1|ram~523_q\ $end
$var wire 1 w' \RAM1|ram~612_combout\ $end
$var wire 1 x' \RAM1|ram~613_combout\ $end
$var wire 1 y' \RAM1|ram~614_combout\ $end
$var wire 1 z' \dadoLido_DadoIN[4]~12_combout\ $end
$var wire 1 {' \CPU|ULA1|Add1~14\ $end
$var wire 1 |' \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 }' \SW[7]~input_o\ $end
$var wire 1 ~' \dadoLido_DadoIN[7]~5_combout\ $end
$var wire 1 !( \CPU|MUX1|saida_MUX[7]~6_combout\ $end
$var wire 1 "( \dadoLido_DadoIN[7]~15_combout\ $end
$var wire 1 #( \SW[6]~input_o\ $end
$var wire 1 $( \ROM1|memROM~32_combout\ $end
$var wire 1 %( \SW[5]~input_o\ $end
$var wire 1 &( \CPU|MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 '( \CPU|ULA1|Add0~18\ $end
$var wire 1 (( \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 )( \CPU|ULA1|Add1~18\ $end
$var wire 1 *( \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 +( \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 ,( \RAM1|ram~332_q\ $end
$var wire 1 -( \RAM1|ram~300_q\ $end
$var wire 1 .( \RAM1|ram~629_combout\ $end
$var wire 1 /( \RAM1|ram~284feeder_combout\ $end
$var wire 1 0( \RAM1|ram~284_q\ $end
$var wire 1 1( \RAM1|ram~316_q\ $end
$var wire 1 2( \RAM1|ram~628_combout\ $end
$var wire 1 3( \RAM1|ram~364_q\ $end
$var wire 1 4( \RAM1|ram~524_q\ $end
$var wire 1 5( \RAM1|ram~492_q\ $end
$var wire 1 6( \RAM1|ram~396_q\ $end
$var wire 1 7( \RAM1|ram~631_combout\ $end
$var wire 1 8( \RAM1|ram~476_q\ $end
$var wire 1 9( \RAM1|ram~508_q\ $end
$var wire 1 :( \RAM1|ram~380_q\ $end
$var wire 1 ;( \RAM1|ram~348_q\ $end
$var wire 1 <( \RAM1|ram~630_combout\ $end
$var wire 1 =( \RAM1|ram~632_combout\ $end
$var wire 1 >( \RAM1|ram~84feeder_combout\ $end
$var wire 1 ?( \RAM1|ram~84_q\ $end
$var wire 1 @( \RAM1|ram~116_q\ $end
$var wire 1 A( \RAM1|ram~100_q\ $end
$var wire 1 B( \RAM1|ram~132_q\ $end
$var wire 1 C( \RAM1|ram~616_combout\ $end
$var wire 1 D( \RAM1|ram~244_q\ $end
$var wire 1 E( \RAM1|ram~228_q\ $end
$var wire 1 F( \RAM1|ram~212_q\ $end
$var wire 1 G( \RAM1|ram~260_q\ $end
$var wire 1 H( \RAM1|ram~615_combout\ $end
$var wire 1 I( \RAM1|ram~52_q\ $end
$var wire 1 J( \RAM1|ram~20_q\ $end
$var wire 1 K( \RAM1|ram~36_q\ $end
$var wire 1 L( \RAM1|ram~68_q\ $end
$var wire 1 M( \RAM1|ram~617_combout\ $end
$var wire 1 N( \RAM1|ram~618_combout\ $end
$var wire 1 O( \RAM1|ram~28_q\ $end
$var wire 1 P( \RAM1|ram~60_q\ $end
$var wire 1 Q( \RAM1|ram~92_q\ $end
$var wire 1 R( \RAM1|ram~124_q\ $end
$var wire 1 S( \RAM1|ram~623_combout\ $end
$var wire 1 T( \RAM1|ram~268_q\ $end
$var wire 1 U( \RAM1|ram~236_q\ $end
$var wire 1 V( \RAM1|ram~626_combout\ $end
$var wire 1 W( \RAM1|ram~252_q\ $end
$var wire 1 X( \RAM1|ram~220_q\ $end
$var wire 1 Y( \RAM1|ram~625_combout\ $end
$var wire 1 Z( \RAM1|ram~108_q\ $end
$var wire 1 [( \RAM1|ram~76_q\ $end
$var wire 1 \( \RAM1|ram~44_q\ $end
$var wire 1 ]( \RAM1|ram~140_q\ $end
$var wire 1 ^( \RAM1|ram~624_combout\ $end
$var wire 1 _( \RAM1|ram~627_combout\ $end
$var wire 1 `( \RAM1|ram~468_q\ $end
$var wire 1 a( \RAM1|ram~500_q\ $end
$var wire 1 b( \RAM1|ram~516_q\ $end
$var wire 1 c( \RAM1|ram~484_q\ $end
$var wire 1 d( \RAM1|ram~619_combout\ $end
$var wire 1 e( \RAM1|ram~356_q\ $end
$var wire 1 f( \RAM1|ram~372feeder_combout\ $end
$var wire 1 g( \RAM1|ram~372_q\ $end
$var wire 1 h( \RAM1|ram~340_q\ $end
$var wire 1 i( \RAM1|ram~388_q\ $end
$var wire 1 j( \RAM1|ram~620_combout\ $end
$var wire 1 k( \RAM1|ram~292_q\ $end
$var wire 1 l( \RAM1|ram~276_q\ $end
$var wire 1 m( \RAM1|ram~308feeder_combout\ $end
$var wire 1 n( \RAM1|ram~308_q\ $end
$var wire 1 o( \RAM1|ram~324_q\ $end
$var wire 1 p( \RAM1|ram~621_combout\ $end
$var wire 1 q( \RAM1|ram~622_combout\ $end
$var wire 1 r( \RAM1|ram~633_combout\ $end
$var wire 1 s( \dadoLido_DadoIN[5]~13_combout\ $end
$var wire 1 t( \CPU|ULA1|Add0~22\ $end
$var wire 1 u( \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 v( \CPU|MUX1|saida_MUX[6]~7_combout\ $end
$var wire 1 w( \CPU|ULA1|Add1~22\ $end
$var wire 1 x( \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 y( \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 z( \RAM1|ram~221feeder_combout\ $end
$var wire 1 {( \RAM1|ram~221_q\ $end
$var wire 1 |( \RAM1|ram~93_q\ $end
$var wire 1 }( \RAM1|ram~109_q\ $end
$var wire 1 ~( \RAM1|ram~237feeder_combout\ $end
$var wire 1 !) \RAM1|ram~237_q\ $end
$var wire 1 ") \RAM1|ram~637_combout\ $end
$var wire 1 #) \RAM1|ram~29_q\ $end
$var wire 1 $) \RAM1|ram~45_q\ $end
$var wire 1 %) \RAM1|ram~635_combout\ $end
$var wire 1 &) \RAM1|ram~101feeder_combout\ $end
$var wire 1 ') \RAM1|ram~101_q\ $end
$var wire 1 () \RAM1|ram~213feeder_combout\ $end
$var wire 1 )) \RAM1|ram~213_q\ $end
$var wire 1 *) \RAM1|ram~85_q\ $end
$var wire 1 +) \RAM1|ram~229_q\ $end
$var wire 1 ,) \RAM1|ram~636_combout\ $end
$var wire 1 -) \RAM1|ram~37_q\ $end
$var wire 1 .) \RAM1|ram~21_q\ $end
$var wire 1 /) \RAM1|ram~634_combout\ $end
$var wire 1 0) \RAM1|ram~638_combout\ $end
$var wire 1 1) \RAM1|ram~501feeder_combout\ $end
$var wire 1 2) \RAM1|ram~501_q\ $end
$var wire 1 3) \RAM1|ram~373_q\ $end
$var wire 1 4) \RAM1|ram~389_q\ $end
$var wire 1 5) \RAM1|ram~517_q\ $end
$var wire 1 6) \RAM1|ram~650_combout\ $end
$var wire 1 7) \RAM1|ram~317_q\ $end
$var wire 1 8) \RAM1|ram~333_q\ $end
$var wire 1 9) \RAM1|ram~649_combout\ $end
$var wire 1 :) \RAM1|ram~509_q\ $end
$var wire 1 ;) \RAM1|ram~381_q\ $end
$var wire 1 <) \RAM1|ram~397feeder_combout\ $end
$var wire 1 =) \RAM1|ram~397_q\ $end
$var wire 1 >) \RAM1|ram~525_q\ $end
$var wire 1 ?) \RAM1|ram~651_combout\ $end
$var wire 1 @) \RAM1|ram~309_q\ $end
$var wire 1 A) \RAM1|ram~325_q\ $end
$var wire 1 B) \RAM1|ram~648_combout\ $end
$var wire 1 C) \RAM1|ram~652_combout\ $end
$var wire 1 D) \RAM1|ram~301_q\ $end
$var wire 1 E) \RAM1|ram~285_q\ $end
$var wire 1 F) \RAM1|ram~349feeder_combout\ $end
$var wire 1 G) \RAM1|ram~349_q\ $end
$var wire 1 H) \RAM1|ram~365_q\ $end
$var wire 1 I) \RAM1|ram~640_combout\ $end
$var wire 1 J) \RAM1|ram~357_q\ $end
$var wire 1 K) \RAM1|ram~277_q\ $end
$var wire 1 L) \RAM1|ram~341_q\ $end
$var wire 1 M) \RAM1|ram~293feeder_combout\ $end
$var wire 1 N) \RAM1|ram~293_q\ $end
$var wire 1 O) \RAM1|ram~639_combout\ $end
$var wire 1 P) \RAM1|ram~469feeder_combout\ $end
$var wire 1 Q) \RAM1|ram~469_q\ $end
$var wire 1 R) \RAM1|ram~485_q\ $end
$var wire 1 S) \RAM1|ram~641_combout\ $end
$var wire 1 T) \RAM1|ram~477_q\ $end
$var wire 1 U) \RAM1|ram~493_q\ $end
$var wire 1 V) \RAM1|ram~642_combout\ $end
$var wire 1 W) \RAM1|ram~643_combout\ $end
$var wire 1 X) \RAM1|ram~77feeder_combout\ $end
$var wire 1 Y) \RAM1|ram~77_q\ $end
$var wire 1 Z) \RAM1|ram~61_q\ $end
$var wire 1 [) \RAM1|ram~53_q\ $end
$var wire 1 \) \RAM1|ram~69_q\ $end
$var wire 1 ]) \RAM1|ram~646_combout\ $end
$var wire 1 ^) \RAM1|ram~141_q\ $end
$var wire 1 _) \RAM1|ram~133_q\ $end
$var wire 1 `) \RAM1|ram~117_q\ $end
$var wire 1 a) \RAM1|ram~125_q\ $end
$var wire 1 b) \RAM1|ram~645_combout\ $end
$var wire 1 c) \RAM1|ram~261_q\ $end
$var wire 1 d) \RAM1|ram~245_q\ $end
$var wire 1 e) \RAM1|ram~253_q\ $end
$var wire 1 f) \RAM1|ram~269_q\ $end
$var wire 1 g) \RAM1|ram~644_combout\ $end
$var wire 1 h) \RAM1|ram~647_combout\ $end
$var wire 1 i) \RAM1|ram~653_combout\ $end
$var wire 1 j) \dadoLido_DadoIN[6]~14_combout\ $end
$var wire 1 k) \CPU|ULA1|Add0~26\ $end
$var wire 1 l) \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 m) \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 n) \RAM1|ram~486_q\ $end
$var wire 1 o) \RAM1|ram~494_q\ $end
$var wire 1 p) \RAM1|ram~671_combout\ $end
$var wire 1 q) \RAM1|ram~366feeder_combout\ $end
$var wire 1 r) \RAM1|ram~366_q\ $end
$var wire 1 s) \RAM1|ram~302_q\ $end
$var wire 1 t) \RAM1|ram~358_q\ $end
$var wire 1 u) \RAM1|ram~294_q\ $end
$var wire 1 v) \RAM1|ram~669_combout\ $end
$var wire 1 w) \RAM1|ram~334_q\ $end
$var wire 1 x) \RAM1|ram~326_q\ $end
$var wire 1 y) \RAM1|ram~390_q\ $end
$var wire 1 z) \RAM1|ram~398_q\ $end
$var wire 1 {) \RAM1|ram~670_combout\ $end
$var wire 1 |) \RAM1|ram~518_q\ $end
$var wire 1 }) \RAM1|ram~526_q\ $end
$var wire 1 ~) \RAM1|ram~672_combout\ $end
$var wire 1 !* \RAM1|ram~673_combout\ $end
$var wire 1 "* \RAM1|ram~110_q\ $end
$var wire 1 #* \RAM1|ram~38_q\ $end
$var wire 1 $* \RAM1|ram~46_q\ $end
$var wire 1 %* \RAM1|ram~102feeder_combout\ $end
$var wire 1 &* \RAM1|ram~102_q\ $end
$var wire 1 '* \RAM1|ram~659_combout\ $end
$var wire 1 (* \RAM1|ram~70feeder_combout\ $end
$var wire 1 )* \RAM1|ram~70_q\ $end
$var wire 1 ** \RAM1|ram~134feeder_combout\ $end
$var wire 1 +* \RAM1|ram~134_q\ $end
$var wire 1 ,* \RAM1|ram~142_q\ $end
$var wire 1 -* \RAM1|ram~78_q\ $end
$var wire 1 .* \RAM1|ram~660_combout\ $end
$var wire 1 /* \RAM1|ram~230_q\ $end
$var wire 1 0* \RAM1|ram~238_q\ $end
$var wire 1 1* \RAM1|ram~661_combout\ $end
$var wire 1 2* \RAM1|ram~262_q\ $end
$var wire 1 3* \RAM1|ram~270_q\ $end
$var wire 1 4* \RAM1|ram~662_combout\ $end
$var wire 1 5* \RAM1|ram~663_combout\ $end
$var wire 1 6* \RAM1|ram~126_q\ $end
$var wire 1 7* \RAM1|ram~254_q\ $end
$var wire 1 8* \RAM1|ram~222_q\ $end
$var wire 1 9* \RAM1|ram~94feeder_combout\ $end
$var wire 1 :* \RAM1|ram~94_q\ $end
$var wire 1 ;* \RAM1|ram~657_combout\ $end
$var wire 1 <* \RAM1|ram~30feeder_combout\ $end
$var wire 1 =* \RAM1|ram~30_q\ $end
$var wire 1 >* \RAM1|ram~62_q\ $end
$var wire 1 ?* \RAM1|ram~655_combout\ $end
$var wire 1 @* \RAM1|ram~22feeder_combout\ $end
$var wire 1 A* \RAM1|ram~22_q\ $end
$var wire 1 B* \RAM1|ram~54_q\ $end
$var wire 1 C* \RAM1|ram~654_combout\ $end
$var wire 1 D* \RAM1|ram~118_q\ $end
$var wire 1 E* \RAM1|ram~214_q\ $end
$var wire 1 F* \RAM1|ram~86feeder_combout\ $end
$var wire 1 G* \RAM1|ram~86_q\ $end
$var wire 1 H* \RAM1|ram~246_q\ $end
$var wire 1 I* \RAM1|ram~656_combout\ $end
$var wire 1 J* \RAM1|ram~658_combout\ $end
$var wire 1 K* \RAM1|ram~278_q\ $end
$var wire 1 L* \RAM1|ram~310_q\ $end
$var wire 1 M* \RAM1|ram~664_combout\ $end
$var wire 1 N* \RAM1|ram~286_q\ $end
$var wire 1 O* \RAM1|ram~318_q\ $end
$var wire 1 P* \RAM1|ram~665_combout\ $end
$var wire 1 Q* \RAM1|ram~382_q\ $end
$var wire 1 R* \RAM1|ram~350feeder_combout\ $end
$var wire 1 S* \RAM1|ram~350_q\ $end
$var wire 1 T* \RAM1|ram~478_q\ $end
$var wire 1 U* \RAM1|ram~510_q\ $end
$var wire 1 V* \RAM1|ram~667_combout\ $end
$var wire 1 W* \RAM1|ram~374feeder_combout\ $end
$var wire 1 X* \RAM1|ram~374_q\ $end
$var wire 1 Y* \RAM1|ram~470_q\ $end
$var wire 1 Z* \RAM1|ram~342_q\ $end
$var wire 1 [* \RAM1|ram~502_q\ $end
$var wire 1 \* \RAM1|ram~666_combout\ $end
$var wire 1 ]* \RAM1|ram~668_combout\ $end
$var wire 1 ^* \RAM1|ram~674_combout\ $end
$var wire 1 _* \dadoLido_DadoIN[7]~16_combout\ $end
$var wire 1 `* \CPU|ULA1|Add1~26\ $end
$var wire 1 a* \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 b* \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 c* \CPU|HAB_FLAG|DOUT~2_combout\ $end
$var wire 1 d* \CPU|HAB_FLAG|DOUT~0_combout\ $end
$var wire 1 e* \CPU|HAB_FLAG|DOUT~q\ $end
$var wire 1 f* \CPU|Logica_Desvio|Sel_MUX_PC[0]~0_combout\ $end
$var wire 1 g* \CPU|incrementaPC|Add0~34\ $end
$var wire 1 h* \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 i* \CPU|MUX2|saida_MUX[8]~0_combout\ $end
$var wire 1 j* \ROM1|memROM~15_combout\ $end
$var wire 1 k* \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 l* \CPU|MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 m* \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 n* \Decoder3x8|Equal3~0_combout\ $end
$var wire 1 o* \RAM1|dado_out~0_combout\ $end
$var wire 1 p* \dadoLido_DadoIN[0]~1_combout\ $end
$var wire 1 q* \dadoLido_DadoIN[0]~3_combout\ $end
$var wire 1 r* \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 s* \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 t* \CPU|ULA1|saida[0]~0_combout\ $end
$var wire 1 u* \comb~1_combout\ $end
$var wire 1 v* \Reg|DOUT[5]~feeder_combout\ $end
$var wire 1 w* \Reg|DOUT[6]~feeder_combout\ $end
$var wire 1 x* \comb~2_combout\ $end
$var wire 1 y* \FF2|DOUT~0_combout\ $end
$var wire 1 z* \FF2|DOUT~q\ $end
$var wire 1 {* \FF1|DOUT~0_combout\ $end
$var wire 1 |* \FF1|DOUT~q\ $end
$var wire 1 }* \comb~3_combout\ $end
$var wire 1 ~* \comb~4_combout\ $end
$var wire 1 !+ \display_0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 "+ \display_0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 #+ \display_0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 $+ \display_0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 %+ \display_0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 &+ \display_0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 '+ \display_0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 (+ \comb~5_combout\ $end
$var wire 1 )+ \display_1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 *+ \display_1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ++ \display_1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 ,+ \display_1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 -+ \display_1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 .+ \display_1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 /+ \display_1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 0+ \comb~6_combout\ $end
$var wire 1 1+ \display_2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 2+ \display_2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 3+ \display_2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 4+ \display_2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 5+ \display_2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 6+ \display_2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 7+ \display_2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 8+ \comb~7_combout\ $end
$var wire 1 9+ \display_3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 :+ \display_3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ;+ \display_3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 <+ \display_3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 =+ \display_3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 >+ \display_3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ?+ \display_3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 @+ \comb~8_combout\ $end
$var wire 1 A+ \display_4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 B+ \display_4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 C+ \display_4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 D+ \display_4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 E+ \display_4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 F+ \display_4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 G+ \display_4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 H+ \comb~9_combout\ $end
$var wire 1 I+ \Reg6|DOUT[3]~feeder_combout\ $end
$var wire 1 J+ \display_5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 K+ \display_5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 L+ \display_5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 M+ \display_5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 N+ \display_5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 O+ \display_5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 P+ \display_5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 Q+ \Reg2|DOUT\ [3] $end
$var wire 1 R+ \Reg2|DOUT\ [2] $end
$var wire 1 S+ \Reg2|DOUT\ [1] $end
$var wire 1 T+ \Reg2|DOUT\ [0] $end
$var wire 1 U+ \CPU|PC|DOUT\ [8] $end
$var wire 1 V+ \CPU|PC|DOUT\ [7] $end
$var wire 1 W+ \CPU|PC|DOUT\ [6] $end
$var wire 1 X+ \CPU|PC|DOUT\ [5] $end
$var wire 1 Y+ \CPU|PC|DOUT\ [4] $end
$var wire 1 Z+ \CPU|PC|DOUT\ [3] $end
$var wire 1 [+ \CPU|PC|DOUT\ [2] $end
$var wire 1 \+ \CPU|PC|DOUT\ [1] $end
$var wire 1 ]+ \CPU|PC|DOUT\ [0] $end
$var wire 1 ^+ \Reg|DOUT\ [7] $end
$var wire 1 _+ \Reg|DOUT\ [6] $end
$var wire 1 `+ \Reg|DOUT\ [5] $end
$var wire 1 a+ \Reg|DOUT\ [4] $end
$var wire 1 b+ \Reg|DOUT\ [3] $end
$var wire 1 c+ \Reg|DOUT\ [2] $end
$var wire 1 d+ \Reg|DOUT\ [1] $end
$var wire 1 e+ \Reg|DOUT\ [0] $end
$var wire 1 f+ \Reg1|DOUT\ [3] $end
$var wire 1 g+ \Reg1|DOUT\ [2] $end
$var wire 1 h+ \Reg1|DOUT\ [1] $end
$var wire 1 i+ \Reg1|DOUT\ [0] $end
$var wire 1 j+ \Reg3|DOUT\ [3] $end
$var wire 1 k+ \Reg3|DOUT\ [2] $end
$var wire 1 l+ \Reg3|DOUT\ [1] $end
$var wire 1 m+ \Reg3|DOUT\ [0] $end
$var wire 1 n+ \CPU|REGA|DOUT\ [7] $end
$var wire 1 o+ \CPU|REGA|DOUT\ [6] $end
$var wire 1 p+ \CPU|REGA|DOUT\ [5] $end
$var wire 1 q+ \CPU|REGA|DOUT\ [4] $end
$var wire 1 r+ \CPU|REGA|DOUT\ [3] $end
$var wire 1 s+ \CPU|REGA|DOUT\ [2] $end
$var wire 1 t+ \CPU|REGA|DOUT\ [1] $end
$var wire 1 u+ \CPU|REGA|DOUT\ [0] $end
$var wire 1 v+ \Reg4|DOUT\ [3] $end
$var wire 1 w+ \Reg4|DOUT\ [2] $end
$var wire 1 x+ \Reg4|DOUT\ [1] $end
$var wire 1 y+ \Reg4|DOUT\ [0] $end
$var wire 1 z+ \Reg5|DOUT\ [3] $end
$var wire 1 {+ \Reg5|DOUT\ [2] $end
$var wire 1 |+ \Reg5|DOUT\ [1] $end
$var wire 1 }+ \Reg5|DOUT\ [0] $end
$var wire 1 ~+ \Reg6|DOUT\ [3] $end
$var wire 1 !, \Reg6|DOUT\ [2] $end
$var wire 1 ", \Reg6|DOUT\ [1] $end
$var wire 1 #, \Reg6|DOUT\ [0] $end
$var wire 1 $, \CPU|REG_Retorno|DOUT\ [8] $end
$var wire 1 %, \CPU|REG_Retorno|DOUT\ [7] $end
$var wire 1 &, \CPU|REG_Retorno|DOUT\ [6] $end
$var wire 1 ', \CPU|REG_Retorno|DOUT\ [5] $end
$var wire 1 (, \CPU|REG_Retorno|DOUT\ [4] $end
$var wire 1 ), \CPU|REG_Retorno|DOUT\ [3] $end
$var wire 1 *, \CPU|REG_Retorno|DOUT\ [2] $end
$var wire 1 +, \CPU|REG_Retorno|DOUT\ [1] $end
$var wire 1 ,, \CPU|REG_Retorno|DOUT\ [0] $end
$var wire 1 -, \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 ., \CPU|ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 /, \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 0, \CPU|ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 1, \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 2, \CPU|ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 3, \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 4, \CPU|ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 5, \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 6, \CPU|ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 7, \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 8, \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 9, \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 :, \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 ;, \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 <, \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 =, \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 >, \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 ?, \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 @, \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 A, \CPU|ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 B, \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 C, \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 D, \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 E, \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 F, \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 G, \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 H, \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 I, \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 J, \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 K, \ALT_INV_comb~2_combout\ $end
$var wire 1 L, \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 M, \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 N, \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 O, \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 P, \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 Q, \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 R, \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 S, \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 T, \ALT_INV_comb~0_combout\ $end
$var wire 1 U, \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 V, \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 W, \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 X, \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 Y, \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 Z, \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 [, \CPU|Decodificador|ALT_INV_Equal11~0_combout\ $end
$var wire 1 \, \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 ], \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 ^, \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 _, \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 `, \Decoder3x8|ALT_INV_Equal3~0_combout\ $end
$var wire 1 a, \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 b, \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 c, \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 d, \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 e, \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 f, \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 g, \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 h, \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 i, \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 j, \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 k, \Reg6|ALT_INV_DOUT\ [3] $end
$var wire 1 l, \Reg6|ALT_INV_DOUT\ [2] $end
$var wire 1 m, \Reg6|ALT_INV_DOUT\ [1] $end
$var wire 1 n, \Reg6|ALT_INV_DOUT\ [0] $end
$var wire 1 o, \Reg5|ALT_INV_DOUT\ [3] $end
$var wire 1 p, \Reg5|ALT_INV_DOUT\ [2] $end
$var wire 1 q, \Reg5|ALT_INV_DOUT\ [1] $end
$var wire 1 r, \Reg5|ALT_INV_DOUT\ [0] $end
$var wire 1 s, \Reg4|ALT_INV_DOUT\ [3] $end
$var wire 1 t, \Reg4|ALT_INV_DOUT\ [2] $end
$var wire 1 u, \Reg4|ALT_INV_DOUT\ [1] $end
$var wire 1 v, \Reg4|ALT_INV_DOUT\ [0] $end
$var wire 1 w, \Reg3|ALT_INV_DOUT\ [3] $end
$var wire 1 x, \Reg3|ALT_INV_DOUT\ [2] $end
$var wire 1 y, \Reg3|ALT_INV_DOUT\ [1] $end
$var wire 1 z, \Reg3|ALT_INV_DOUT\ [0] $end
$var wire 1 {, \Reg2|ALT_INV_DOUT\ [3] $end
$var wire 1 |, \Reg2|ALT_INV_DOUT\ [2] $end
$var wire 1 }, \Reg2|ALT_INV_DOUT\ [1] $end
$var wire 1 ~, \Reg2|ALT_INV_DOUT\ [0] $end
$var wire 1 !- \Reg1|ALT_INV_DOUT\ [3] $end
$var wire 1 "- \Reg1|ALT_INV_DOUT\ [2] $end
$var wire 1 #- \Reg1|ALT_INV_DOUT\ [1] $end
$var wire 1 $- \Reg1|ALT_INV_DOUT\ [0] $end
$var wire 1 %- \FF1|ALT_INV_DOUT~q\ $end
$var wire 1 &- \FF2|ALT_INV_DOUT~q\ $end
$var wire 1 '- \CPU|MUX1|ALT_INV_saida_MUX[6]~7_combout\ $end
$var wire 1 (- \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 )- \CPU|ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 *- \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 +- \CPU|ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 ,- \RAM1|ALT_INV_ram~312_q\ $end
$var wire 1 -- \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 .- \RAM1|ALT_INV_ram~304_q\ $end
$var wire 1 /- \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 0- \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 1- \RAM1|ALT_INV_ram~280_q\ $end
$var wire 1 2- \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 3- \RAM1|ALT_INV_ram~272_q\ $end
$var wire 1 4- \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 5- \ALT_INV_comb~12_combout\ $end
$var wire 1 6- \CPU|REG_Retorno|ALT_INV_DOUT\ [8] $end
$var wire 1 7- \CPU|REG_Retorno|ALT_INV_DOUT\ [7] $end
$var wire 1 8- \CPU|REG_Retorno|ALT_INV_DOUT\ [6] $end
$var wire 1 9- \CPU|REG_Retorno|ALT_INV_DOUT\ [5] $end
$var wire 1 :- \CPU|REG_Retorno|ALT_INV_DOUT\ [4] $end
$var wire 1 ;- \CPU|REG_Retorno|ALT_INV_DOUT\ [3] $end
$var wire 1 <- \CPU|REG_Retorno|ALT_INV_DOUT\ [2] $end
$var wire 1 =- \CPU|REG_Retorno|ALT_INV_DOUT\ [1] $end
$var wire 1 >- \CPU|REG_Retorno|ALT_INV_DOUT\ [0] $end
$var wire 1 ?- \ROM1|ALT_INV_memROM~28_combout\ $end
$var wire 1 @- \CPU|Decodificador|ALT_INV_saida[9]~3_combout\ $end
$var wire 1 A- \CPU|Logica_Desvio|ALT_INV_Sel_MUX_PC[0]~0_combout\ $end
$var wire 1 B- \CPU|HAB_FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 C- \CPU|MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 D- \ALT_INV_dadoLido_DadoIN[0]~3_combout\ $end
$var wire 1 E- \ALT_INV_dadoLido_DadoIN[0]~2_combout\ $end
$var wire 1 F- \ALT_INV_dadoLido_DadoIN[0]~1_combout\ $end
$var wire 1 G- \FF_KEY0|ALT_INV_DOUT~q\ $end
$var wire 1 H- \FF_KEY1|ALT_INV_DOUT~q\ $end
$var wire 1 I- \ALT_INV_dadoLido_DadoIN[0]~0_combout\ $end
$var wire 1 J- \ALT_INV_comb~11_combout\ $end
$var wire 1 K- \ALT_INV_comb~10_combout\ $end
$var wire 1 L- \RAM1|ALT_INV_dado_out~0_combout\ $end
$var wire 1 M- \CPU|Decodificador|ALT_INV_saida[1]~1_combout\ $end
$var wire 1 N- \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 O- \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 P- \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 Q- \RAM1|ALT_INV_ram~519_q\ $end
$var wire 1 R- \RAM1|ALT_INV_ram~263_q\ $end
$var wire 1 S- \RAM1|ALT_INV_ram~391_q\ $end
$var wire 1 T- \RAM1|ALT_INV_ram~135_q\ $end
$var wire 1 U- \RAM1|ALT_INV_ram~503_q\ $end
$var wire 1 V- \RAM1|ALT_INV_ram~247_q\ $end
$var wire 1 W- \RAM1|ALT_INV_ram~375_q\ $end
$var wire 1 X- \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 Y- \RAM1|ALT_INV_ram~327_q\ $end
$var wire 1 Z- \RAM1|ALT_INV_ram~71_q\ $end
$var wire 1 [- \RAM1|ALT_INV_ram~311_q\ $end
$var wire 1 \- \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 ]- \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 ^- \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 _- \RAM1|ALT_INV_ram~511_q\ $end
$var wire 1 `- \RAM1|ALT_INV_ram~255_q\ $end
$var wire 1 a- \RAM1|ALT_INV_ram~383_q\ $end
$var wire 1 b- \RAM1|ALT_INV_ram~127_q\ $end
$var wire 1 c- \RAM1|ALT_INV_ram~495_q\ $end
$var wire 1 d- \RAM1|ALT_INV_ram~239_q\ $end
$var wire 1 e- \RAM1|ALT_INV_ram~367_q\ $end
$var wire 1 f- \RAM1|ALT_INV_ram~111_q\ $end
$var wire 1 g- \RAM1|ALT_INV_ram~319_q\ $end
$var wire 1 h- \RAM1|ALT_INV_ram~63_q\ $end
$var wire 1 i- \ROM1|ALT_INV_memROM~27_combout\ $end
$var wire 1 j- \RAM1|ALT_INV_ram~303_q\ $end
$var wire 1 k- \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 l- \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 m- \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 n- \RAM1|ALT_INV_ram~295_q\ $end
$var wire 1 o- \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 p- \RAM1|ALT_INV_ram~279_q\ $end
$var wire 1 q- \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 r- \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 s- \RAM1|ALT_INV_ram~359_q\ $end
$var wire 1 t- \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 u- \RAM1|ALT_INV_ram~343_q\ $end
$var wire 1 v- \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 w- \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 x- \RAM1|ALT_INV_ram~487_q\ $end
$var wire 1 y- \RAM1|ALT_INV_ram~231_q\ $end
$var wire 1 z- \RAM1|ALT_INV_ram~471_q\ $end
$var wire 1 {- \RAM1|ALT_INV_ram~215_q\ $end
$var wire 1 |- \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 }- \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 ~- \RAM1|ALT_INV_ram~287_q\ $end
$var wire 1 !. \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 ". \RAM1|ALT_INV_ram~271_q\ $end
$var wire 1 #. \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 $. \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 %. \RAM1|ALT_INV_ram~351_q\ $end
$var wire 1 &. \RAM1|ALT_INV_ram~95_q\ $end
$var wire 1 '. \RAM1|ALT_INV_ram~335_q\ $end
$var wire 1 (. \RAM1|ALT_INV_ram~79_q\ $end
$var wire 1 ). \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 *. \RAM1|ALT_INV_ram~479_q\ $end
$var wire 1 +. \RAM1|ALT_INV_ram~223_q\ $end
$var wire 1 ,. \RAM1|ALT_INV_ram~463_q\ $end
$var wire 1 -. \RAM1|ALT_INV_ram~207_q\ $end
$var wire 1 .. \ROM1|ALT_INV_memROM~26_combout\ $end
$var wire 1 /. \CPU|Decodificador|ALT_INV_Equal11~1_combout\ $end
$var wire 1 0. \CPU|REGA|ALT_INV_DOUT[2]~1_combout\ $end
$var wire 1 1. \CPU|REGA|ALT_INV_DOUT[2]~0_combout\ $end
$var wire 1 2. \CPU|Decodificador|ALT_INV_saida~0_combout\ $end
$var wire 1 3. \ROM1|ALT_INV_memROM~25_combout\ $end
$var wire 1 4. \ROM1|ALT_INV_memROM~24_combout\ $end
$var wire 1 5. \ROM1|ALT_INV_memROM~23_combout\ $end
$var wire 1 6. \ROM1|ALT_INV_memROM~22_combout\ $end
$var wire 1 7. \ALT_INV_comb~3_combout\ $end
$var wire 1 8. \ROM1|ALT_INV_memROM~21_combout\ $end
$var wire 1 9. \ROM1|ALT_INV_memROM~20_combout\ $end
$var wire 1 :. \CPU|MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 ;. \RAM1|ALT_INV_ram~575_combout\ $end
$var wire 1 <. \RAM1|ALT_INV_ram~574_combout\ $end
$var wire 1 =. \RAM1|ALT_INV_ram~573_combout\ $end
$var wire 1 >. \RAM1|ALT_INV_ram~521_q\ $end
$var wire 1 ?. \RAM1|ALT_INV_ram~505_q\ $end
$var wire 1 @. \RAM1|ALT_INV_ram~393_q\ $end
$var wire 1 A. \RAM1|ALT_INV_ram~377_q\ $end
$var wire 1 B. \RAM1|ALT_INV_ram~572_combout\ $end
$var wire 1 C. \RAM1|ALT_INV_ram~489_q\ $end
$var wire 1 D. \RAM1|ALT_INV_ram~473_q\ $end
$var wire 1 E. \RAM1|ALT_INV_ram~361_q\ $end
$var wire 1 F. \RAM1|ALT_INV_ram~345_q\ $end
$var wire 1 G. \RAM1|ALT_INV_ram~571_combout\ $end
$var wire 1 H. \RAM1|ALT_INV_ram~329_q\ $end
$var wire 1 I. \RAM1|ALT_INV_ram~313_q\ $end
$var wire 1 J. \RAM1|ALT_INV_ram~570_combout\ $end
$var wire 1 K. \RAM1|ALT_INV_ram~297_q\ $end
$var wire 1 L. \RAM1|ALT_INV_ram~281_q\ $end
$var wire 1 M. \RAM1|ALT_INV_ram~569_combout\ $end
$var wire 1 N. \RAM1|ALT_INV_ram~568_combout\ $end
$var wire 1 O. \RAM1|ALT_INV_ram~265_q\ $end
$var wire 1 P. \RAM1|ALT_INV_ram~233_q\ $end
$var wire 1 Q. \RAM1|ALT_INV_ram~567_combout\ $end
$var wire 1 R. \RAM1|ALT_INV_ram~249_q\ $end
$var wire 1 S. \RAM1|ALT_INV_ram~217_q\ $end
$var wire 1 T. \RAM1|ALT_INV_ram~566_combout\ $end
$var wire 1 U. \RAM1|ALT_INV_ram~137_q\ $end
$var wire 1 V. \RAM1|ALT_INV_ram~105_q\ $end
$var wire 1 W. \RAM1|ALT_INV_ram~73_q\ $end
$var wire 1 X. \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 Y. \RAM1|ALT_INV_ram~565_combout\ $end
$var wire 1 Z. \RAM1|ALT_INV_ram~121_q\ $end
$var wire 1 [. \RAM1|ALT_INV_ram~89_q\ $end
$var wire 1 \. \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 ]. \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 ^. \RAM1|ALT_INV_ram~564_combout\ $end
$var wire 1 _. \RAM1|ALT_INV_ram~563_combout\ $end
$var wire 1 `. \RAM1|ALT_INV_ram~321_q\ $end
$var wire 1 a. \RAM1|ALT_INV_ram~289_q\ $end
$var wire 1 b. \RAM1|ALT_INV_ram~305_q\ $end
$var wire 1 c. \RAM1|ALT_INV_ram~273_q\ $end
$var wire 1 d. \RAM1|ALT_INV_ram~562_combout\ $end
$var wire 1 e. \RAM1|ALT_INV_ram~385_q\ $end
$var wire 1 f. \RAM1|ALT_INV_ram~353_q\ $end
$var wire 1 g. \RAM1|ALT_INV_ram~369_q\ $end
$var wire 1 h. \RAM1|ALT_INV_ram~337_q\ $end
$var wire 1 i. \RAM1|ALT_INV_ram~561_combout\ $end
$var wire 1 j. \RAM1|ALT_INV_ram~513_q\ $end
$var wire 1 k. \RAM1|ALT_INV_ram~481_q\ $end
$var wire 1 l. \RAM1|ALT_INV_ram~497_q\ $end
$var wire 1 m. \RAM1|ALT_INV_ram~465_q\ $end
$var wire 1 n. \RAM1|ALT_INV_ram~560_combout\ $end
$var wire 1 o. \RAM1|ALT_INV_ram~559_combout\ $end
$var wire 1 p. \RAM1|ALT_INV_ram~65_q\ $end
$var wire 1 q. \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 r. \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 s. \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 t. \RAM1|ALT_INV_ram~558_combout\ $end
$var wire 1 u. \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 v. \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 w. \RAM1|ALT_INV_ram~113_q\ $end
$var wire 1 x. \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 y. \RAM1|ALT_INV_ram~557_combout\ $end
$var wire 1 z. \RAM1|ALT_INV_ram~257_q\ $end
$var wire 1 {. \RAM1|ALT_INV_ram~225_q\ $end
$var wire 1 |. \RAM1|ALT_INV_ram~241_q\ $end
$var wire 1 }. \RAM1|ALT_INV_ram~209_q\ $end
$var wire 1 ~. \CPU|MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 !/ \RAM1|ALT_INV_ram~556_combout\ $end
$var wire 1 "/ \RAM1|ALT_INV_ram~555_combout\ $end
$var wire 1 #/ \RAM1|ALT_INV_ram~554_combout\ $end
$var wire 1 $/ \RAM1|ALT_INV_ram~520_q\ $end
$var wire 1 %/ \RAM1|ALT_INV_ram~264_q\ $end
$var wire 1 &/ \RAM1|ALT_INV_ram~488_q\ $end
$var wire 1 '/ \RAM1|ALT_INV_ram~232_q\ $end
$var wire 1 (/ \RAM1|ALT_INV_ram~553_combout\ $end
$var wire 1 )/ \RAM1|ALT_INV_ram~512_q\ $end
$var wire 1 */ \RAM1|ALT_INV_ram~256_q\ $end
$var wire 1 +/ \RAM1|ALT_INV_ram~480_q\ $end
$var wire 1 ,/ \RAM1|ALT_INV_ram~224_q\ $end
$var wire 1 -/ \RAM1|ALT_INV_ram~552_combout\ $end
$var wire 1 ./ \RAM1|ALT_INV_ram~551_combout\ $end
$var wire 1 // \RAM1|ALT_INV_ram~504_q\ $end
$var wire 1 0/ \RAM1|ALT_INV_ram~248_q\ $end
$var wire 1 1/ \RAM1|ALT_INV_ram~496_q\ $end
$var wire 1 2/ \RAM1|ALT_INV_ram~240_q\ $end
$var wire 1 3/ \RAM1|ALT_INV_ram~550_combout\ $end
$var wire 1 4/ \RAM1|ALT_INV_ram~472_q\ $end
$var wire 1 5/ \RAM1|ALT_INV_ram~216_q\ $end
$var wire 1 6/ \RAM1|ALT_INV_ram~464_q\ $end
$var wire 1 7/ \RAM1|ALT_INV_ram~208_q\ $end
$var wire 1 8/ \RAM1|ALT_INV_ram~549_combout\ $end
$var wire 1 9/ \RAM1|ALT_INV_ram~548_combout\ $end
$var wire 1 :/ \RAM1|ALT_INV_ram~392_q\ $end
$var wire 1 ;/ \RAM1|ALT_INV_ram~136_q\ $end
$var wire 1 </ \RAM1|ALT_INV_ram~328_q\ $end
$var wire 1 =/ \RAM1|ALT_INV_ram~72_q\ $end
$var wire 1 >/ \RAM1|ALT_INV_ram~547_combout\ $end
$var wire 1 ?/ \RAM1|ALT_INV_ram~384_q\ $end
$var wire 1 @/ \RAM1|ALT_INV_ram~128_q\ $end
$var wire 1 A/ \RAM1|ALT_INV_ram~320_q\ $end
$var wire 1 B/ \RAM1|ALT_INV_ram~64_q\ $end
$var wire 1 C/ \RAM1|ALT_INV_ram~546_combout\ $end
$var wire 1 D/ \RAM1|ALT_INV_ram~360_q\ $end
$var wire 1 E/ \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 F/ \RAM1|ALT_INV_ram~296_q\ $end
$var wire 1 G/ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 H/ \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 I/ \RAM1|ALT_INV_ram~352_q\ $end
$var wire 1 J/ \RAM1|ALT_INV_ram~96_q\ $end
$var wire 1 K/ \RAM1|ALT_INV_ram~288_q\ $end
$var wire 1 L/ \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 M/ \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 N/ \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 O/ \RAM1|ALT_INV_ram~376_q\ $end
$var wire 1 P/ \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 Q/ \RAM1|ALT_INV_ram~368_q\ $end
$var wire 1 R/ \RAM1|ALT_INV_ram~112_q\ $end
$var wire 1 S/ \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 T/ \RAM1|ALT_INV_ram~344_q\ $end
$var wire 1 U/ \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 V/ \RAM1|ALT_INV_ram~336_q\ $end
$var wire 1 W/ \RAM1|ALT_INV_ram~80_q\ $end
$var wire 1 X/ \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 Y/ \RAM1|ALT_INV_ram~499_q\ $end
$var wire 1 Z/ \RAM1|ALT_INV_ram~609_combout\ $end
$var wire 1 [/ \RAM1|ALT_INV_ram~475_q\ $end
$var wire 1 \/ \RAM1|ALT_INV_ram~467_q\ $end
$var wire 1 ]/ \RAM1|ALT_INV_ram~608_combout\ $end
$var wire 1 ^/ \RAM1|ALT_INV_ram~607_combout\ $end
$var wire 1 _/ \RAM1|ALT_INV_ram~267_q\ $end
$var wire 1 `/ \RAM1|ALT_INV_ram~259_q\ $end
$var wire 1 a/ \RAM1|ALT_INV_ram~235_q\ $end
$var wire 1 b/ \RAM1|ALT_INV_ram~227_q\ $end
$var wire 1 c/ \RAM1|ALT_INV_ram~606_combout\ $end
$var wire 1 d/ \RAM1|ALT_INV_ram~251_q\ $end
$var wire 1 e/ \RAM1|ALT_INV_ram~243_q\ $end
$var wire 1 f/ \RAM1|ALT_INV_ram~219_q\ $end
$var wire 1 g/ \RAM1|ALT_INV_ram~211_q\ $end
$var wire 1 h/ \RAM1|ALT_INV_ram~605_combout\ $end
$var wire 1 i/ \RAM1|ALT_INV_ram~604_combout\ $end
$var wire 1 j/ \RAM1|ALT_INV_ram~395_q\ $end
$var wire 1 k/ \RAM1|ALT_INV_ram~387_q\ $end
$var wire 1 l/ \RAM1|ALT_INV_ram~379_q\ $end
$var wire 1 m/ \RAM1|ALT_INV_ram~371_q\ $end
$var wire 1 n/ \RAM1|ALT_INV_ram~603_combout\ $end
$var wire 1 o/ \RAM1|ALT_INV_ram~363_q\ $end
$var wire 1 p/ \RAM1|ALT_INV_ram~355_q\ $end
$var wire 1 q/ \RAM1|ALT_INV_ram~347_q\ $end
$var wire 1 r/ \RAM1|ALT_INV_ram~339_q\ $end
$var wire 1 s/ \RAM1|ALT_INV_ram~602_combout\ $end
$var wire 1 t/ \RAM1|ALT_INV_ram~331_q\ $end
$var wire 1 u/ \RAM1|ALT_INV_ram~323_q\ $end
$var wire 1 v/ \RAM1|ALT_INV_ram~315_q\ $end
$var wire 1 w/ \RAM1|ALT_INV_ram~307_q\ $end
$var wire 1 x/ \RAM1|ALT_INV_ram~601_combout\ $end
$var wire 1 y/ \RAM1|ALT_INV_ram~299_q\ $end
$var wire 1 z/ \RAM1|ALT_INV_ram~291_q\ $end
$var wire 1 {/ \RAM1|ALT_INV_ram~283_q\ $end
$var wire 1 |/ \RAM1|ALT_INV_ram~275_q\ $end
$var wire 1 }/ \RAM1|ALT_INV_ram~600_combout\ $end
$var wire 1 ~/ \RAM1|ALT_INV_ram~599_combout\ $end
$var wire 1 !0 \RAM1|ALT_INV_ram~139_q\ $end
$var wire 1 "0 \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 #0 \RAM1|ALT_INV_ram~75_q\ $end
$var wire 1 $0 \RAM1|ALT_INV_ram~67_q\ $end
$var wire 1 %0 \RAM1|ALT_INV_ram~598_combout\ $end
$var wire 1 &0 \RAM1|ALT_INV_ram~107_q\ $end
$var wire 1 '0 \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 (0 \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 )0 \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 *0 \RAM1|ALT_INV_ram~597_combout\ $end
$var wire 1 +0 \RAM1|ALT_INV_ram~123_q\ $end
$var wire 1 ,0 \RAM1|ALT_INV_ram~115_q\ $end
$var wire 1 -0 \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 .0 \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 /0 \RAM1|ALT_INV_ram~596_combout\ $end
$var wire 1 00 \RAM1|ALT_INV_ram~91_q\ $end
$var wire 1 10 \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 20 \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 30 \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 40 \CPU|MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 50 \RAM1|ALT_INV_ram~595_combout\ $end
$var wire 1 60 \RAM1|ALT_INV_ram~594_combout\ $end
$var wire 1 70 \RAM1|ALT_INV_ram~593_combout\ $end
$var wire 1 80 \RAM1|ALT_INV_ram~330_q\ $end
$var wire 1 90 \RAM1|ALT_INV_ram~74_q\ $end
$var wire 1 :0 \RAM1|ALT_INV_ram~322_q\ $end
$var wire 1 ;0 \RAM1|ALT_INV_ram~66_q\ $end
$var wire 1 <0 \RAM1|ALT_INV_ram~592_combout\ $end
$var wire 1 =0 \RAM1|ALT_INV_ram~394_q\ $end
$var wire 1 >0 \RAM1|ALT_INV_ram~138_q\ $end
$var wire 1 ?0 \RAM1|ALT_INV_ram~386_q\ $end
$var wire 1 @0 \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 A0 \RAM1|ALT_INV_ram~591_combout\ $end
$var wire 1 B0 \RAM1|ALT_INV_ram~522_q\ $end
$var wire 1 C0 \RAM1|ALT_INV_ram~266_q\ $end
$var wire 1 D0 \RAM1|ALT_INV_ram~514_q\ $end
$var wire 1 E0 \RAM1|ALT_INV_ram~258_q\ $end
$var wire 1 F0 \RAM1|ALT_INV_ram~590_combout\ $end
$var wire 1 G0 \RAM1|ALT_INV_ram~589_combout\ $end
$var wire 1 H0 \RAM1|ALT_INV_ram~506_q\ $end
$var wire 1 I0 \RAM1|ALT_INV_ram~250_q\ $end
$var wire 1 J0 \RAM1|ALT_INV_ram~378_q\ $end
$var wire 1 K0 \RAM1|ALT_INV_ram~122_q\ $end
$var wire 1 L0 \RAM1|ALT_INV_ram~588_combout\ $end
$var wire 1 M0 \RAM1|ALT_INV_ram~498_q\ $end
$var wire 1 N0 \RAM1|ALT_INV_ram~242_q\ $end
$var wire 1 O0 \RAM1|ALT_INV_ram~370_q\ $end
$var wire 1 P0 \RAM1|ALT_INV_ram~114_q\ $end
$var wire 1 Q0 \RAM1|ALT_INV_ram~587_combout\ $end
$var wire 1 R0 \RAM1|ALT_INV_ram~314_q\ $end
$var wire 1 S0 \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 T0 \RAM1|ALT_INV_ram~586_combout\ $end
$var wire 1 U0 \RAM1|ALT_INV_ram~306_q\ $end
$var wire 1 V0 \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 W0 \RAM1|ALT_INV_ram~585_combout\ $end
$var wire 1 X0 \RAM1|ALT_INV_ram~584_combout\ $end
$var wire 1 Y0 \RAM1|ALT_INV_ram~490_q\ $end
$var wire 1 Z0 \RAM1|ALT_INV_ram~234_q\ $end
$var wire 1 [0 \RAM1|ALT_INV_ram~362_q\ $end
$var wire 1 \0 \RAM1|ALT_INV_ram~106_q\ $end
$var wire 1 ]0 \RAM1|ALT_INV_ram~583_combout\ $end
$var wire 1 ^0 \RAM1|ALT_INV_ram~482_q\ $end
$var wire 1 _0 \RAM1|ALT_INV_ram~226_q\ $end
$var wire 1 `0 \RAM1|ALT_INV_ram~354_q\ $end
$var wire 1 a0 \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 b0 \RAM1|ALT_INV_ram~582_combout\ $end
$var wire 1 c0 \RAM1|ALT_INV_ram~298_q\ $end
$var wire 1 d0 \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 e0 \RAM1|ALT_INV_ram~581_combout\ $end
$var wire 1 f0 \RAM1|ALT_INV_ram~290_q\ $end
$var wire 1 g0 \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 h0 \RAM1|ALT_INV_ram~580_combout\ $end
$var wire 1 i0 \RAM1|ALT_INV_ram~579_combout\ $end
$var wire 1 j0 \RAM1|ALT_INV_ram~474_q\ $end
$var wire 1 k0 \RAM1|ALT_INV_ram~218_q\ $end
$var wire 1 l0 \RAM1|ALT_INV_ram~346_q\ $end
$var wire 1 m0 \RAM1|ALT_INV_ram~90_q\ $end
$var wire 1 n0 \RAM1|ALT_INV_ram~578_combout\ $end
$var wire 1 o0 \RAM1|ALT_INV_ram~466_q\ $end
$var wire 1 p0 \RAM1|ALT_INV_ram~210_q\ $end
$var wire 1 q0 \RAM1|ALT_INV_ram~338_q\ $end
$var wire 1 r0 \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 s0 \RAM1|ALT_INV_ram~577_combout\ $end
$var wire 1 t0 \RAM1|ALT_INV_ram~282_q\ $end
$var wire 1 u0 \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 v0 \RAM1|ALT_INV_ram~576_combout\ $end
$var wire 1 w0 \RAM1|ALT_INV_ram~274_q\ $end
$var wire 1 x0 \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 y0 \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 z0 \RAM1|ALT_INV_ram~645_combout\ $end
$var wire 1 {0 \RAM1|ALT_INV_ram~141_q\ $end
$var wire 1 |0 \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 }0 \RAM1|ALT_INV_ram~125_q\ $end
$var wire 1 ~0 \RAM1|ALT_INV_ram~117_q\ $end
$var wire 1 !1 \RAM1|ALT_INV_ram~644_combout\ $end
$var wire 1 "1 \RAM1|ALT_INV_ram~269_q\ $end
$var wire 1 #1 \RAM1|ALT_INV_ram~261_q\ $end
$var wire 1 $1 \RAM1|ALT_INV_ram~253_q\ $end
$var wire 1 %1 \RAM1|ALT_INV_ram~245_q\ $end
$var wire 1 &1 \RAM1|ALT_INV_ram~643_combout\ $end
$var wire 1 '1 \RAM1|ALT_INV_ram~642_combout\ $end
$var wire 1 (1 \RAM1|ALT_INV_ram~493_q\ $end
$var wire 1 )1 \RAM1|ALT_INV_ram~477_q\ $end
$var wire 1 *1 \RAM1|ALT_INV_ram~641_combout\ $end
$var wire 1 +1 \RAM1|ALT_INV_ram~485_q\ $end
$var wire 1 ,1 \RAM1|ALT_INV_ram~469_q\ $end
$var wire 1 -1 \RAM1|ALT_INV_ram~640_combout\ $end
$var wire 1 .1 \RAM1|ALT_INV_ram~365_q\ $end
$var wire 1 /1 \RAM1|ALT_INV_ram~349_q\ $end
$var wire 1 01 \RAM1|ALT_INV_ram~301_q\ $end
$var wire 1 11 \RAM1|ALT_INV_ram~285_q\ $end
$var wire 1 21 \RAM1|ALT_INV_ram~639_combout\ $end
$var wire 1 31 \RAM1|ALT_INV_ram~357_q\ $end
$var wire 1 41 \RAM1|ALT_INV_ram~341_q\ $end
$var wire 1 51 \RAM1|ALT_INV_ram~293_q\ $end
$var wire 1 61 \RAM1|ALT_INV_ram~277_q\ $end
$var wire 1 71 \RAM1|ALT_INV_ram~638_combout\ $end
$var wire 1 81 \RAM1|ALT_INV_ram~637_combout\ $end
$var wire 1 91 \RAM1|ALT_INV_ram~237_q\ $end
$var wire 1 :1 \RAM1|ALT_INV_ram~221_q\ $end
$var wire 1 ;1 \RAM1|ALT_INV_ram~109_q\ $end
$var wire 1 <1 \RAM1|ALT_INV_ram~93_q\ $end
$var wire 1 =1 \RAM1|ALT_INV_ram~636_combout\ $end
$var wire 1 >1 \RAM1|ALT_INV_ram~229_q\ $end
$var wire 1 ?1 \RAM1|ALT_INV_ram~213_q\ $end
$var wire 1 @1 \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 A1 \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 B1 \RAM1|ALT_INV_ram~635_combout\ $end
$var wire 1 C1 \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 D1 \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 E1 \RAM1|ALT_INV_ram~634_combout\ $end
$var wire 1 F1 \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 G1 \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 H1 \CPU|MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 I1 \RAM1|ALT_INV_ram~633_combout\ $end
$var wire 1 J1 \RAM1|ALT_INV_ram~632_combout\ $end
$var wire 1 K1 \RAM1|ALT_INV_ram~631_combout\ $end
$var wire 1 L1 \RAM1|ALT_INV_ram~524_q\ $end
$var wire 1 M1 \RAM1|ALT_INV_ram~492_q\ $end
$var wire 1 N1 \RAM1|ALT_INV_ram~396_q\ $end
$var wire 1 O1 \RAM1|ALT_INV_ram~364_q\ $end
$var wire 1 P1 \RAM1|ALT_INV_ram~630_combout\ $end
$var wire 1 Q1 \RAM1|ALT_INV_ram~508_q\ $end
$var wire 1 R1 \RAM1|ALT_INV_ram~476_q\ $end
$var wire 1 S1 \RAM1|ALT_INV_ram~380_q\ $end
$var wire 1 T1 \RAM1|ALT_INV_ram~348_q\ $end
$var wire 1 U1 \RAM1|ALT_INV_ram~629_combout\ $end
$var wire 1 V1 \RAM1|ALT_INV_ram~332_q\ $end
$var wire 1 W1 \RAM1|ALT_INV_ram~300_q\ $end
$var wire 1 X1 \RAM1|ALT_INV_ram~628_combout\ $end
$var wire 1 Y1 \RAM1|ALT_INV_ram~316_q\ $end
$var wire 1 Z1 \RAM1|ALT_INV_ram~284_q\ $end
$var wire 1 [1 \RAM1|ALT_INV_ram~627_combout\ $end
$var wire 1 \1 \RAM1|ALT_INV_ram~626_combout\ $end
$var wire 1 ]1 \RAM1|ALT_INV_ram~268_q\ $end
$var wire 1 ^1 \RAM1|ALT_INV_ram~236_q\ $end
$var wire 1 _1 \RAM1|ALT_INV_ram~625_combout\ $end
$var wire 1 `1 \RAM1|ALT_INV_ram~252_q\ $end
$var wire 1 a1 \RAM1|ALT_INV_ram~220_q\ $end
$var wire 1 b1 \RAM1|ALT_INV_ram~624_combout\ $end
$var wire 1 c1 \RAM1|ALT_INV_ram~140_q\ $end
$var wire 1 d1 \RAM1|ALT_INV_ram~108_q\ $end
$var wire 1 e1 \RAM1|ALT_INV_ram~76_q\ $end
$var wire 1 f1 \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 g1 \RAM1|ALT_INV_ram~623_combout\ $end
$var wire 1 h1 \RAM1|ALT_INV_ram~124_q\ $end
$var wire 1 i1 \RAM1|ALT_INV_ram~92_q\ $end
$var wire 1 j1 \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 k1 \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 l1 \RAM1|ALT_INV_ram~622_combout\ $end
$var wire 1 m1 \RAM1|ALT_INV_ram~621_combout\ $end
$var wire 1 n1 \RAM1|ALT_INV_ram~324_q\ $end
$var wire 1 o1 \RAM1|ALT_INV_ram~292_q\ $end
$var wire 1 p1 \RAM1|ALT_INV_ram~308_q\ $end
$var wire 1 q1 \RAM1|ALT_INV_ram~276_q\ $end
$var wire 1 r1 \RAM1|ALT_INV_ram~620_combout\ $end
$var wire 1 s1 \RAM1|ALT_INV_ram~388_q\ $end
$var wire 1 t1 \RAM1|ALT_INV_ram~356_q\ $end
$var wire 1 u1 \RAM1|ALT_INV_ram~372_q\ $end
$var wire 1 v1 \RAM1|ALT_INV_ram~340_q\ $end
$var wire 1 w1 \RAM1|ALT_INV_ram~619_combout\ $end
$var wire 1 x1 \RAM1|ALT_INV_ram~516_q\ $end
$var wire 1 y1 \RAM1|ALT_INV_ram~484_q\ $end
$var wire 1 z1 \RAM1|ALT_INV_ram~500_q\ $end
$var wire 1 {1 \RAM1|ALT_INV_ram~468_q\ $end
$var wire 1 |1 \RAM1|ALT_INV_ram~618_combout\ $end
$var wire 1 }1 \RAM1|ALT_INV_ram~617_combout\ $end
$var wire 1 ~1 \RAM1|ALT_INV_ram~68_q\ $end
$var wire 1 !2 \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 "2 \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 #2 \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 $2 \RAM1|ALT_INV_ram~616_combout\ $end
$var wire 1 %2 \RAM1|ALT_INV_ram~132_q\ $end
$var wire 1 &2 \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 '2 \RAM1|ALT_INV_ram~116_q\ $end
$var wire 1 (2 \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 )2 \RAM1|ALT_INV_ram~615_combout\ $end
$var wire 1 *2 \RAM1|ALT_INV_ram~260_q\ $end
$var wire 1 +2 \RAM1|ALT_INV_ram~228_q\ $end
$var wire 1 ,2 \RAM1|ALT_INV_ram~244_q\ $end
$var wire 1 -2 \RAM1|ALT_INV_ram~212_q\ $end
$var wire 1 .2 \CPU|MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 /2 \ALT_INV_dadoLido_DadoIN[4]~4_combout\ $end
$var wire 1 02 \RAM1|ALT_INV_ram~614_combout\ $end
$var wire 1 12 \RAM1|ALT_INV_ram~613_combout\ $end
$var wire 1 22 \RAM1|ALT_INV_ram~612_combout\ $end
$var wire 1 32 \RAM1|ALT_INV_ram~523_q\ $end
$var wire 1 42 \RAM1|ALT_INV_ram~515_q\ $end
$var wire 1 52 \RAM1|ALT_INV_ram~611_combout\ $end
$var wire 1 62 \RAM1|ALT_INV_ram~491_q\ $end
$var wire 1 72 \RAM1|ALT_INV_ram~483_q\ $end
$var wire 1 82 \RAM1|ALT_INV_ram~610_combout\ $end
$var wire 1 92 \RAM1|ALT_INV_ram~507_q\ $end
$var wire 1 :2 \RAM1|ALT_INV_ram~703_combout\ $end
$var wire 1 ;2 \RAM1|ALT_INV_ram~701_combout\ $end
$var wire 1 <2 \RAM1|ALT_INV_ram~699_combout\ $end
$var wire 1 =2 \RAM1|ALT_INV_ram~697_combout\ $end
$var wire 1 >2 \RAM1|ALT_INV_ram~695_combout\ $end
$var wire 1 ?2 \RAM1|ALT_INV_ram~689_combout\ $end
$var wire 1 @2 \RAM1|ALT_INV_ram~687_combout\ $end
$var wire 1 A2 \RAM1|ALT_INV_ram~685_combout\ $end
$var wire 1 B2 \RAM1|ALT_INV_ram~683_combout\ $end
$var wire 1 C2 \RAM1|ALT_INV_ram~681_combout\ $end
$var wire 1 D2 \RAM1|ALT_INV_ram~679_combout\ $end
$var wire 1 E2 \RAM1|ALT_INV_ram~677_combout\ $end
$var wire 1 F2 \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 G2 \RAM1|ALT_INV_ram~675_combout\ $end
$var wire 1 H2 \CPU|MUX1|ALT_INV_saida_MUX[7]~6_combout\ $end
$var wire 1 I2 \ALT_INV_dadoLido_DadoIN[7]~5_combout\ $end
$var wire 1 J2 \RAM1|ALT_INV_ram~674_combout\ $end
$var wire 1 K2 \RAM1|ALT_INV_ram~673_combout\ $end
$var wire 1 L2 \RAM1|ALT_INV_ram~672_combout\ $end
$var wire 1 M2 \RAM1|ALT_INV_ram~526_q\ $end
$var wire 1 N2 \RAM1|ALT_INV_ram~518_q\ $end
$var wire 1 O2 \RAM1|ALT_INV_ram~671_combout\ $end
$var wire 1 P2 \RAM1|ALT_INV_ram~494_q\ $end
$var wire 1 Q2 \RAM1|ALT_INV_ram~486_q\ $end
$var wire 1 R2 \RAM1|ALT_INV_ram~670_combout\ $end
$var wire 1 S2 \RAM1|ALT_INV_ram~398_q\ $end
$var wire 1 T2 \RAM1|ALT_INV_ram~390_q\ $end
$var wire 1 U2 \RAM1|ALT_INV_ram~334_q\ $end
$var wire 1 V2 \RAM1|ALT_INV_ram~326_q\ $end
$var wire 1 W2 \RAM1|ALT_INV_ram~669_combout\ $end
$var wire 1 X2 \RAM1|ALT_INV_ram~366_q\ $end
$var wire 1 Y2 \RAM1|ALT_INV_ram~358_q\ $end
$var wire 1 Z2 \RAM1|ALT_INV_ram~302_q\ $end
$var wire 1 [2 \RAM1|ALT_INV_ram~294_q\ $end
$var wire 1 \2 \RAM1|ALT_INV_ram~668_combout\ $end
$var wire 1 ]2 \RAM1|ALT_INV_ram~667_combout\ $end
$var wire 1 ^2 \RAM1|ALT_INV_ram~510_q\ $end
$var wire 1 _2 \RAM1|ALT_INV_ram~478_q\ $end
$var wire 1 `2 \RAM1|ALT_INV_ram~382_q\ $end
$var wire 1 a2 \RAM1|ALT_INV_ram~350_q\ $end
$var wire 1 b2 \RAM1|ALT_INV_ram~666_combout\ $end
$var wire 1 c2 \RAM1|ALT_INV_ram~502_q\ $end
$var wire 1 d2 \RAM1|ALT_INV_ram~470_q\ $end
$var wire 1 e2 \RAM1|ALT_INV_ram~374_q\ $end
$var wire 1 f2 \RAM1|ALT_INV_ram~342_q\ $end
$var wire 1 g2 \RAM1|ALT_INV_ram~665_combout\ $end
$var wire 1 h2 \RAM1|ALT_INV_ram~318_q\ $end
$var wire 1 i2 \RAM1|ALT_INV_ram~286_q\ $end
$var wire 1 j2 \RAM1|ALT_INV_ram~664_combout\ $end
$var wire 1 k2 \RAM1|ALT_INV_ram~310_q\ $end
$var wire 1 l2 \RAM1|ALT_INV_ram~278_q\ $end
$var wire 1 m2 \RAM1|ALT_INV_ram~663_combout\ $end
$var wire 1 n2 \RAM1|ALT_INV_ram~662_combout\ $end
$var wire 1 o2 \RAM1|ALT_INV_ram~270_q\ $end
$var wire 1 p2 \RAM1|ALT_INV_ram~262_q\ $end
$var wire 1 q2 \RAM1|ALT_INV_ram~661_combout\ $end
$var wire 1 r2 \RAM1|ALT_INV_ram~238_q\ $end
$var wire 1 s2 \RAM1|ALT_INV_ram~230_q\ $end
$var wire 1 t2 \RAM1|ALT_INV_ram~660_combout\ $end
$var wire 1 u2 \RAM1|ALT_INV_ram~142_q\ $end
$var wire 1 v2 \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 w2 \RAM1|ALT_INV_ram~78_q\ $end
$var wire 1 x2 \RAM1|ALT_INV_ram~70_q\ $end
$var wire 1 y2 \RAM1|ALT_INV_ram~659_combout\ $end
$var wire 1 z2 \RAM1|ALT_INV_ram~110_q\ $end
$var wire 1 {2 \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 |2 \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 }2 \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 ~2 \RAM1|ALT_INV_ram~658_combout\ $end
$var wire 1 !3 \RAM1|ALT_INV_ram~657_combout\ $end
$var wire 1 "3 \RAM1|ALT_INV_ram~254_q\ $end
$var wire 1 #3 \RAM1|ALT_INV_ram~222_q\ $end
$var wire 1 $3 \RAM1|ALT_INV_ram~126_q\ $end
$var wire 1 %3 \RAM1|ALT_INV_ram~94_q\ $end
$var wire 1 &3 \RAM1|ALT_INV_ram~656_combout\ $end
$var wire 1 '3 \RAM1|ALT_INV_ram~246_q\ $end
$var wire 1 (3 \RAM1|ALT_INV_ram~214_q\ $end
$var wire 1 )3 \RAM1|ALT_INV_ram~118_q\ $end
$var wire 1 *3 \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 +3 \RAM1|ALT_INV_ram~655_combout\ $end
$var wire 1 ,3 \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 -3 \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 .3 \RAM1|ALT_INV_ram~654_combout\ $end
$var wire 1 /3 \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 03 \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 13 \RAM1|ALT_INV_ram~653_combout\ $end
$var wire 1 23 \RAM1|ALT_INV_ram~652_combout\ $end
$var wire 1 33 \RAM1|ALT_INV_ram~651_combout\ $end
$var wire 1 43 \RAM1|ALT_INV_ram~525_q\ $end
$var wire 1 53 \RAM1|ALT_INV_ram~509_q\ $end
$var wire 1 63 \RAM1|ALT_INV_ram~397_q\ $end
$var wire 1 73 \RAM1|ALT_INV_ram~381_q\ $end
$var wire 1 83 \RAM1|ALT_INV_ram~650_combout\ $end
$var wire 1 93 \RAM1|ALT_INV_ram~517_q\ $end
$var wire 1 :3 \RAM1|ALT_INV_ram~501_q\ $end
$var wire 1 ;3 \RAM1|ALT_INV_ram~389_q\ $end
$var wire 1 <3 \RAM1|ALT_INV_ram~373_q\ $end
$var wire 1 =3 \RAM1|ALT_INV_ram~649_combout\ $end
$var wire 1 >3 \RAM1|ALT_INV_ram~333_q\ $end
$var wire 1 ?3 \RAM1|ALT_INV_ram~317_q\ $end
$var wire 1 @3 \RAM1|ALT_INV_ram~648_combout\ $end
$var wire 1 A3 \RAM1|ALT_INV_ram~325_q\ $end
$var wire 1 B3 \RAM1|ALT_INV_ram~309_q\ $end
$var wire 1 C3 \RAM1|ALT_INV_ram~647_combout\ $end
$var wire 1 D3 \RAM1|ALT_INV_ram~646_combout\ $end
$var wire 1 E3 \RAM1|ALT_INV_ram~77_q\ $end
$var wire 1 F3 \RAM1|ALT_INV_ram~69_q\ $end
$var wire 1 G3 \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 H3 \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 I3 \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 J3 \ALT_INV_SW[7]~input_o\ $end
$var wire 1 K3 \ALT_INV_SW[6]~input_o\ $end
$var wire 1 L3 \ALT_INV_SW[5]~input_o\ $end
$var wire 1 M3 \ALT_INV_SW[4]~input_o\ $end
$var wire 1 N3 \ALT_INV_SW[3]~input_o\ $end
$var wire 1 O3 \ALT_INV_SW[2]~input_o\ $end
$var wire 1 P3 \ALT_INV_SW[1]~input_o\ $end
$var wire 1 Q3 \ALT_INV_SW[9]~input_o\ $end
$var wire 1 R3 \ALT_INV_SW[8]~input_o\ $end
$var wire 1 S3 \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 T3 \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 U3 \ALT_INV_SW[0]~input_o\ $end
$var wire 1 V3 \ALT_INV_dadoLido_DadoIN[0]~17_combout\ $end
$var wire 1 W3 \CPU|HAB_FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 X3 \CPU|HAB_FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 Y3 \RAM1|ALT_INV_ram~758_combout\ $end
$var wire 1 Z3 \RAM1|ALT_INV_ram~757_combout\ $end
$var wire 1 [3 \RAM1|ALT_INV_ram~756_combout\ $end
$var wire 1 \3 \RAM1|ALT_INV_ram~755_combout\ $end
$var wire 1 ]3 \detector_KEY0|ALT_INV_saidaQ~q\ $end
$var wire 1 ^3 \detector_KEY1|ALT_INV_saidaQ~q\ $end
$var wire 1 _3 \ALT_INV_dadoLido_DadoIN[7]~16_combout\ $end
$var wire 1 `3 \ALT_INV_dadoLido_DadoIN[7]~15_combout\ $end
$var wire 1 a3 \ALT_INV_dadoLido_DadoIN[6]~14_combout\ $end
$var wire 1 b3 \ALT_INV_dadoLido_DadoIN[5]~13_combout\ $end
$var wire 1 c3 \ROM1|ALT_INV_memROM~32_combout\ $end
$var wire 1 d3 \ALT_INV_dadoLido_DadoIN[4]~12_combout\ $end
$var wire 1 e3 \ALT_INV_dadoLido_DadoIN[4]~11_combout\ $end
$var wire 1 f3 \ALT_INV_dadoLido_DadoIN[3]~10_combout\ $end
$var wire 1 g3 \ALT_INV_dadoLido_DadoIN[2]~9_combout\ $end
$var wire 1 h3 \ROM1|ALT_INV_memROM~31_combout\ $end
$var wire 1 i3 \ALT_INV_dadoLido_DadoIN[1]~8_combout\ $end
$var wire 1 j3 \ROM1|ALT_INV_memROM~30_combout\ $end
$var wire 1 k3 \ALT_INV_dadoLido_DadoIN[0]~7_combout\ $end
$var wire 1 l3 \ALT_INV_dadoLido_DadoIN[0]~6_combout\ $end
$var wire 1 m3 \ROM1|ALT_INV_memROM~29_combout\ $end
$var wire 1 n3 \ALT_INV_comb~16_combout\ $end
$var wire 1 o3 \ALT_INV_comb~15_combout\ $end
$var wire 1 p3 \ALT_INV_comb~14_combout\ $end
$var wire 1 q3 \ALT_INV_comb~13_combout\ $end
$var wire 1 r3 \RAM1|ALT_INV_ram~753_combout\ $end
$var wire 1 s3 \RAM1|ALT_INV_ram~751_combout\ $end
$var wire 1 t3 \RAM1|ALT_INV_ram~749_combout\ $end
$var wire 1 u3 \RAM1|ALT_INV_ram~747_combout\ $end
$var wire 1 v3 \RAM1|ALT_INV_ram~745_combout\ $end
$var wire 1 w3 \RAM1|ALT_INV_ram~743_combout\ $end
$var wire 1 x3 \RAM1|ALT_INV_ram~741_combout\ $end
$var wire 1 y3 \RAM1|ALT_INV_ram~739_combout\ $end
$var wire 1 z3 \RAM1|ALT_INV_ram~733_combout\ $end
$var wire 1 {3 \RAM1|ALT_INV_ram~731_combout\ $end
$var wire 1 |3 \RAM1|ALT_INV_ram~729_combout\ $end
$var wire 1 }3 \RAM1|ALT_INV_ram~727_combout\ $end
$var wire 1 ~3 \RAM1|ALT_INV_ram~725_combout\ $end
$var wire 1 !4 \RAM1|ALT_INV_ram~723_combout\ $end
$var wire 1 "4 \RAM1|ALT_INV_ram~721_combout\ $end
$var wire 1 #4 \RAM1|ALT_INV_ram~719_combout\ $end
$var wire 1 $4 \RAM1|ALT_INV_ram~709_combout\ $end
$var wire 1 %4 \RAM1|ALT_INV_ram~707_combout\ $end
$var wire 1 &4 \RAM1|ALT_INV_ram~705_combout\ $end
$var wire 1 '4 \CPU|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 (4 \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 )4 \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 *4 \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 +4 \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 ,4 \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 -4 \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 .4 \CPU|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0M
0N
0O
1P
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
0K!
0L!
0M!
0N!
0O!
0P!
1Q!
0R!
0S!
0T!
0U!
0V!
0W!
1X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
0a!
0b!
0c!
0d!
0e!
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
0Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
0u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
1B,
1C,
1D,
1E,
1F,
1G,
1H,
1I,
1J,
1L,
1M,
1N,
1O,
1P,
1Q,
1R,
1S,
1k,
1l,
1m,
1n,
1o,
1p,
1q,
1r,
1s,
1t,
1u,
1v,
1w,
1x,
1y,
1z,
1{,
1|,
1},
1~,
1!-
1"-
1#-
1$-
16-
17-
18-
19-
1:-
1;-
1<-
1=-
1>-
1#
0$
0%
0&
0'
0(
0)
1*
0+
0,
0-
0.
0/
00
11
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
1!
1"
0n
1o
xp
1q
1r
1s
1t
1u
1v
1w
1(!
1f!
xg!
1h!
1i!
0j!
0k!
1l!
0m!
0n!
0o!
0p!
1q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
18"
09"
0:"
0;"
0<"
0="
1>"
1?"
0@"
0A"
0B"
0C"
1D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
1N"
1O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
1F$
0G$
1H$
1I$
0J$
0K$
0L$
0M$
0N$
1O$
0P$
0Q$
0R$
1S$
0T$
0U$
0V$
0W$
0X$
0Y$
1Z$
1[$
0\$
0]$
1^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
1L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
1;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
0c&
0d&
0e&
0f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
0n&
0o&
0p&
0q&
0r&
0s&
0t&
0u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
00'
01'
02'
03'
04'
05'
06'
07'
08'
09'
0:'
0;'
0<'
0='
0>'
0?'
0@'
0A'
0B'
0C'
0D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
0N'
0O'
0P'
0Q'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0h'
0i'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
1{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
1)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
06(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
0V(
0W(
0X(
0Y(
0Z(
0[(
0\(
0](
0^(
0_(
0`(
0a(
0b(
0c(
0d(
0e(
0f(
0g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
0s(
0t(
0u(
0v(
1w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
0$)
0%)
0&)
0')
0()
0))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
08)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
0K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
0b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
0o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
0y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
0'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
0C*
0D*
0E*
0F*
0G*
0H*
0I*
0J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
0^*
0_*
1`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
0m*
0n*
0o*
0p*
1q*
1r*
0s*
0t*
0u*
0v*
0w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
0%+
0&+
1'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
1/+
00+
01+
02+
03+
04+
05+
06+
17+
08+
09+
0:+
0;+
0<+
0=+
0>+
1?+
0@+
0A+
0B+
0C+
0D+
0E+
0F+
1G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
1P+
1-,
1.,
1/,
10,
11,
12,
13,
14,
15,
16,
17,
18,
19,
1:,
0;,
1<,
1=,
1>,
1?,
1@,
1A,
1K,
1T,
1U,
1V,
1W,
1X,
1Y,
1Z,
1[,
1\,
1],
1^,
0_,
1`,
1a,
1b,
1c,
0d,
1e,
1f,
1g,
0h,
1i,
0j,
1%-
1&-
1'-
1(-
1)-
1*-
1+-
1,-
1--
1.-
1/-
10-
11-
12-
13-
14-
15-
1?-
1@-
1A-
1B-
0C-
0D-
1E-
1F-
1G-
1H-
1I-
1J-
1K-
1L-
1M-
1N-
1O-
1P-
1Q-
1R-
1S-
1T-
1U-
1V-
1W-
1X-
1Y-
1Z-
1[-
1\-
1]-
1^-
1_-
1`-
1a-
1b-
1c-
1d-
1e-
1f-
1g-
1h-
1i-
1j-
1k-
1l-
1m-
1n-
1o-
1p-
1q-
1r-
1s-
1t-
1u-
1v-
1w-
1x-
1y-
1z-
1{-
1|-
1}-
1~-
1!.
1".
1#.
1$.
1%.
1&.
1'.
1(.
1).
1*.
1+.
1,.
1-.
1..
0/.
10.
01.
02.
13.
14.
15.
06.
17.
18.
19.
1:.
1;.
1<.
1=.
1>.
1?.
1@.
1A.
1B.
1C.
1D.
1E.
1F.
1G.
1H.
1I.
1J.
1K.
1L.
1M.
1N.
1O.
1P.
1Q.
1R.
1S.
1T.
1U.
1V.
1W.
1X.
1Y.
1Z.
1[.
1\.
1].
1^.
1_.
1`.
1a.
1b.
1c.
1d.
1e.
1f.
1g.
1h.
1i.
1j.
1k.
1l.
1m.
1n.
1o.
1p.
1q.
1r.
1s.
1t.
1u.
1v.
1w.
1x.
1y.
1z.
1{.
1|.
1}.
1~.
1!/
1"/
1#/
1$/
1%/
1&/
1'/
1(/
1)/
1*/
1+/
1,/
1-/
1./
1//
10/
11/
12/
13/
14/
15/
16/
17/
18/
19/
1:/
1;/
1</
1=/
1>/
1?/
1@/
1A/
1B/
1C/
1D/
1E/
1F/
1G/
1H/
1I/
1J/
1K/
1L/
1M/
1N/
1O/
1P/
1Q/
1R/
1S/
1T/
1U/
1V/
1W/
1X/
1Y/
1Z/
1[/
1\/
1]/
1^/
1_/
1`/
1a/
1b/
1c/
1d/
1e/
1f/
1g/
1h/
1i/
1j/
1k/
1l/
1m/
1n/
1o/
1p/
1q/
1r/
1s/
1t/
1u/
1v/
1w/
1x/
1y/
1z/
1{/
1|/
1}/
1~/
1!0
1"0
1#0
1$0
1%0
1&0
1'0
1(0
1)0
1*0
1+0
1,0
1-0
1.0
1/0
100
110
120
130
140
150
160
170
180
190
1:0
1;0
1<0
1=0
1>0
1?0
1@0
1A0
1B0
1C0
1D0
1E0
1F0
1G0
1H0
1I0
1J0
1K0
1L0
1M0
1N0
1O0
1P0
1Q0
1R0
1S0
1T0
1U0
1V0
1W0
1X0
1Y0
1Z0
1[0
1\0
1]0
1^0
1_0
1`0
1a0
1b0
1c0
1d0
1e0
1f0
1g0
1h0
1i0
1j0
1k0
1l0
1m0
1n0
1o0
1p0
1q0
1r0
1s0
1t0
1u0
1v0
1w0
1x0
1y0
1z0
1{0
1|0
1}0
1~0
1!1
1"1
1#1
1$1
1%1
1&1
1'1
1(1
1)1
1*1
1+1
1,1
1-1
1.1
1/1
101
111
121
131
141
151
161
171
181
191
1:1
1;1
1<1
1=1
1>1
1?1
1@1
1A1
1B1
1C1
1D1
1E1
1F1
1G1
1H1
1I1
1J1
1K1
1L1
1M1
1N1
1O1
1P1
1Q1
1R1
1S1
1T1
1U1
1V1
1W1
1X1
1Y1
1Z1
1[1
1\1
1]1
1^1
1_1
1`1
1a1
1b1
1c1
1d1
1e1
1f1
1g1
1h1
1i1
1j1
1k1
1l1
1m1
1n1
1o1
1p1
1q1
1r1
1s1
1t1
1u1
1v1
1w1
1x1
1y1
1z1
1{1
1|1
1}1
1~1
1!2
1"2
1#2
1$2
1%2
1&2
1'2
1(2
1)2
1*2
1+2
1,2
1-2
1.2
1/2
102
112
122
132
142
152
162
172
182
192
1:2
1;2
1<2
1=2
1>2
1?2
1@2
1A2
1B2
1C2
1D2
1E2
1F2
1G2
1H2
1I2
1J2
1K2
1L2
1M2
1N2
1O2
1P2
1Q2
1R2
1S2
1T2
1U2
1V2
1W2
1X2
1Y2
1Z2
1[2
1\2
1]2
1^2
1_2
1`2
1a2
1b2
1c2
1d2
1e2
1f2
1g2
1h2
1i2
1j2
1k2
1l2
1m2
1n2
1o2
1p2
1q2
1r2
1s2
1t2
1u2
1v2
1w2
1x2
1y2
1z2
1{2
1|2
1}2
1~2
1!3
1"3
1#3
1$3
1%3
1&3
1'3
1(3
1)3
1*3
1+3
1,3
1-3
1.3
1/3
103
113
123
133
143
153
163
173
183
193
1:3
1;3
1<3
1=3
1>3
1?3
1@3
1A3
1B3
1C3
1D3
1E3
1F3
1G3
0H3
1I3
1J3
1K3
1L3
1M3
1N3
1O3
1P3
1Q3
1R3
1S3
1T3
1U3
1V3
1W3
1X3
1Y3
1Z3
1[3
1\3
1]3
1^3
1_3
1`3
1a3
1b3
1c3
1d3
1e3
1f3
1g3
1h3
1i3
1j3
1k3
1l3
1m3
1n3
1o3
1p3
1q3
1r3
1s3
1t3
1u3
1v3
1w3
1x3
1y3
1z3
1{3
1|3
1}3
1~3
1!4
1"4
1#4
1$4
1%4
1&4
1'4
1(4
1)4
1*4
1+4
1,4
1-4
1.4
$end
#10000
0!
0P
0"
0w
0{
0(!
0f!
0O$
0h!
0i!
1H3
1P$
1R$
1U$
0G-
1p*
0F-
#20000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
0R$
1]+
1v!
1G$
1Q$
0]3
0^3
0+4
0J,
1m!
0l!
1w!
0H$
1;,
0^,
12"
1@"
1a"
0u!
0:,
0[,
05.
13"
0D"
0N"
1c"
0F2
12.
1/.
0O"
0^$
1O#
11.
#30000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#40000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1k!
0]+
0v!
1\+
0I,
1+4
1J,
0*4
02"
1x!
1l!
0w!
1s!
1#"
10"
0U,
0W,
0i,
0;,
1:,
12"
0x!
1k*
03"
1u!
11"
1F"
1W"
0=,
0:,
0k*
0j3
0T,
08.
13"
1l*
1=,
1J#
0O#
0p*
0l*
1F-
#50000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#60000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1]+
1v!
0+4
0J,
0m!
1r!
0l!
1w!
0s!
0#"
00"
1U,
1W,
1i,
1;,
0g,
1^,
02"
1x!
0@"
0a"
0u!
1t!
1Z"
01"
0F"
0W"
1:,
1k*
1j3
1T,
18.
0m3
0f,
1[,
15.
03"
0=,
1D"
1N"
0c"
0J#
1d#
1l*
1F2
02.
0/.
1s*
1b*
0[$
0r*
1O"
1^$
0d#
01.
1C-
0@,
0A,
1\$
0L%
1t*
05,
1M%
0;&
03,
1<&
0{'
01,
1|'
0)(
0/,
1*(
0w(
0-,
1x(
0`*
0*-
1a*
0(-
#70000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#80000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
0k!
0]+
1[+
0v!
0\+
1m*
1u+
0S,
0-4
1I,
1+4
0H,
1J,
1*4
12"
0x!
0q!
1l!
0w!
1m!
0k*
1y!
1f"
1q"
1u"
1-#
1N#
1i#
1p#
1|#
1"$
1,$
0s*
1X$
0b*
1[$
1@,
1A,
1=,
0^,
0;,
1j,
0:,
0\$
1L%
1Y$
1z!
02"
1k*
0y!
13"
1u!
1@"
1a"
0l*
0=,
1:,
0<,
06,
15,
0z!
0M%
1;&
0[,
05.
1|!
03"
1l*
13,
1<,
0D"
0N"
1c"
0<&
1{'
0|!
11,
0F2
12.
1/.
0|'
1)(
1s*
0X$
1b*
1r*
0O"
0^$
1d#
1/,
0*(
1w(
11.
0C-
0@,
0A,
0Y$
1-,
1+(
1y(
1m)
0x(
1`*
16,
0+(
1*-
0a*
0y(
1(-
0m)
#90000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#100000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1]+
1v!
1e#
0q-
0+4
0J,
0m!
0r!
08"
0l!
1w!
1h#
0m-
1;,
1_,
1g,
1^,
12"
0@"
0t!
0Z"
0?"
0a"
0u!
1x#
0:,
0l-
1[,
16.
1m3
1f,
15.
13"
1O#
0d#
1p*
0c"
1F2
0F-
0O#
#110000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#120000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1k!
0]+
0v!
1\+
0I,
1+4
1J,
0*4
02"
1x!
1%"
1l!
0w!
1s!
1m!
1+"
1H"
0e,
0b,
0^,
0i,
0;,
0X,
1:,
12"
0x!
0k*
1y!
03"
1&"
1F"
1$(
1}*
1u!
1@"
1J"
1,"
1n*
1I"
1b"
1J$
1=,
0:,
1z!
1k*
0y!
0q3
0c,
0K-
0`,
0?-
0M-
05.
07.
0c3
0T,
09.
13"
0l*
0=,
0<,
0h#
1V$
1O"
1^$
1["
0z!
1|!
1l*
1<,
0J-
01.
0l3
1m-
0x#
0t*
1W$
0q*
0|!
1D-
0k3
1l-
0s*
1X$
0b*
0r*
1C-
1@,
1A,
1Y$
1t*
06,
#130000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#140000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1]+
1v!
0+4
0J,
18"
0l!
1w!
0s!
0+"
1b,
1i,
1;,
0_,
02"
1x!
1?"
0J"
1a"
0u!
0,"
0I"
0J$
0n*
1:,
0k*
1y!
1`,
1q3
1K-
1?-
0[,
1M-
06.
03"
1=,
0O"
0^$
0["
1x*
1~*
1z!
0l*
0<,
0K,
1J-
11.
0t*
0W$
1q*
1|!
0D-
1k3
1s*
0X$
1b*
1r*
0C-
0@,
0A,
0Y$
1t*
16,
#150000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#160000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
0k!
1Z+
0]+
0[+
0v!
1}!
0\+
0m*
1i+
0$-
1-4
1I,
0,4
1+4
1H,
1J,
0G,
1*4
12"
0x!
0%"
08"
1l!
0w!
0z!
1~!
1$"
0m!
1o!
1k*
0y!
0H"
1!+
1$+
1%+
1&+
1e,
0=,
0],
1^,
0V,
1<,
0;,
1_,
1X,
0:,
1z!
0~!
16"
02"
0k*
13"
0?"
1u!
0|!
0&"
0F"
0$(
0}*
0@"
1A"
0a"
1l*
0b"
1=,
1:,
0>,
0<,
06"
1c,
1[,
03.
15.
17.
1c3
1T,
19.
16.
1=!
1>!
1?!
1B!
1|!
17"
03"
0l*
1>,
1h#
0V$
1C"
0x*
0~*
1)
1&
1%
1$
07"
1K,
0X3
1l3
0m-
1x#
0l-
#170000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#180000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1]+
1v!
0+4
0J,
1m!
1n!
0o!
1r!
18"
0l!
1w!
10"
14"
0a,
0U,
1;,
0_,
0g,
1],
0\,
0^,
12"
1@"
1B"
0A"
1t!
1Z"
1?"
0u!
11"
1F"
1W"
1{!
0:,
0..
0j3
0T,
08.
06.
0m3
0f,
13.
04.
05.
13"
1B$
0C"
0h#
0p*
1q#
0x#
1l-
0%4
1F-
1m-
1X3
0N-
0B$
1N-
#190000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#200000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1k!
0]+
0v!
1\+
0I,
1+4
1J,
0*4
02"
1x!
0n!
0r!
08"
1l!
0w!
1s!
1#"
00"
1o!
04"
1a,
0],
1U,
0W,
0i,
0;,
1_,
1g,
1\,
1:,
12"
0x!
1k*
03"
0B"
0?"
1u!
0t!
0Z"
1&"
1$(
01"
0W"
1}*
1p!
1A"
0{!
0=,
0:,
0k*
1..
03.
07.
1j3
18.
0c3
09.
1m3
1f,
16.
14.
13"
1l*
1=,
1V$
1p*
1f*
0q#
0l*
1%4
0A-
0F-
0l3
0u!
0|!
1'"
03"
#210000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#220000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
0k!
0Z+
1,,
1),
0}!
1("
1X+
1+,
0\+
1I,
0=-
0E,
0)4
1,4
0;-
0>-
1G,
1*4
0s!
02"
0#"
1q!
18"
0z!
0$"
1""
0/"
0>"
0m!
0o!
1],
1^,
1d,
1h,
09,
1V,
1<,
0_,
0j,
1W,
1:,
1i,
0&"
0F"
0$(
0}*
0@"
0p!
0A"
13.
15.
17.
1c3
1T,
19.
0'"
1h#
0V$
0f*
1A-
1l3
0m-
1x#
1u!
1'"
0l-
#230000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#240000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1]+
1v!
0+4
0J,
1m!
0l!
1w!
1;,
0^,
12"
0u!
0:,
13"
#250000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#260000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1k!
0]+
0v!
1\+
0I,
1+4
1J,
0*4
02"
1x!
1l!
0w!
1s!
1#"
10"
0U,
0W,
0i,
0;,
1:,
12"
0x!
1k*
03"
1u!
0=,
0:,
0k*
13"
1l*
1=,
0l*
#270000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#280000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1]+
1v!
0+4
0J,
0m!
1r!
0l!
1w!
0s!
0#"
00"
1U,
1W,
1i,
1;,
0g,
1^,
02"
1x!
0u!
1:,
1k*
03"
0=,
1l*
#290000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#300000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
0k!
0]+
1[+
0v!
0\+
1m*
0-4
1I,
1+4
0H,
1J,
1*4
12"
0x!
0q!
1l!
0w!
1m!
0k*
1y!
1=,
0^,
0;,
1j,
0:,
1z!
02"
1k*
0y!
13"
1u!
0l*
0=,
1:,
0<,
0z!
1|!
03"
1l*
1<,
0|!
#310000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#320000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1]+
1v!
0+4
0J,
0m!
0r!
08"
0l!
1w!
1;,
1_,
1g,
1^,
12"
0u!
0:,
13"
#330000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#340000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1k!
0]+
0v!
1\+
0I,
1+4
1J,
0*4
02"
1x!
1%"
1l!
0w!
1s!
1m!
1+"
1H"
0e,
0b,
0^,
0i,
0;,
0X,
1:,
12"
0x!
0k*
1y!
03"
1u!
1=,
0:,
1z!
1k*
0y!
13"
0l*
0=,
0<,
0z!
1|!
1l*
1<,
0|!
#350000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#360000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
1]+
1v!
0+4
0J,
18"
0l!
1w!
0s!
0+"
1b,
1i,
1;,
0_,
02"
1x!
0u!
1:,
0k*
1y!
03"
1=,
1z!
0l*
0<,
1|!
#370000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#380000
1!
1P
1w
1{
1O$
1h!
1i!
0H3
0P$
0k!
1Z+
0]+
0[+
0v!
1}!
0\+
0m*
1-4
1I,
0,4
1+4
1H,
1J,
0G,
1*4
12"
0x!
0%"
08"
1l!
0w!
0z!
1~!
1$"
0m!
1o!
1k*
0y!
0H"
1e,
0=,
0],
1^,
0V,
1<,
0;,
1_,
1X,
0:,
1z!
0~!
16"
02"
0k*
13"
1u!
0|!
1l*
1=,
1:,
0>,
0<,
06"
1|!
17"
03"
0l*
1>,
07"
#390000
0!
0P
0w
0{
0O$
0h!
0i!
1H3
1P$
#400000
