# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_18_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_18 {C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:21 on Oct 17,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_18" C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18.v 
# -- Compiling module q_5_18
# 
# Top level modules:
# 	q_5_18
# End time: 22:53:21 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:53:30 on Oct 17,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v 
# -- Compiling module q_5_18_tb
# 
# Top level modules:
# 	q_5_18_tb
# End time: 22:53:30 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_18_tb
# vsim work.q_5_18_tb 
# Start time: 22:53:32 on Oct 17,2019
# Loading work.q_5_18_tb
# Loading work.q_5_18
add wave -position insertpoint  \
sim:/q_5_18_tb/rstn \
sim:/q_5_18_tb/clk \
sim:/q_5_18_tb/E \
sim:/q_5_18_tb/F \
sim:/q_5_18_tb/y_out
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v(20)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_18_tb
# 1
# Break in Module q_5_18_tb at C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v line 20
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:03 on Oct 17,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v 
# -- Compiling module q_5_18_tb
# 
# Top level modules:
# 	q_5_18_tb
# End time: 22:57:03 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_18_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v(25)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_18_tb
# 1
# Break in Module q_5_18_tb at C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v line 25
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:19 on Oct 17,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v 
# -- Compiling module q_5_18_tb
# 
# Top level modules:
# 	q_5_18_tb
# End time: 22:58:19 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:58:39 on Oct 17,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v 
# -- Compiling module q_5_18_tb
# 
# Top level modules:
# 	q_5_18_tb
# End time: 22:58:39 on Oct 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
restart
# Loading work.q_5_18_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v(25)
#    Time: 1 ns  Iteration: 0  Instance: /q_5_18_tb
# 1
# Break in Module q_5_18_tb at C:/Users/home/Documents/Fpga_proj/q_5_18/q_5_18_tb.v line 25
# End time: 22:59:07 on Oct 17,2019, Elapsed time: 0:05:35
# Errors: 0, Warnings: 0
