/**
  ******************************************************************************
  * @file           : ICM20948_ADDR.h
  * @brief          : ICM20948 Register Addresses and Constants
  * @author         : Your Name
  * @date           : 2025
  ******************************************************************************
  */

#ifndef ICM20948_ADDR_H
#define ICM20948_ADDR_H

// ============================================================================
// I2C ADDRESSES
// ============================================================================

#define ICM20948__I2C_SLAVE_ADDRESS_1 0x68
#define ICM20948__I2C_SLAVE_ADDRESS_2 0x69

// ============================================================================
// USER BANK SELECTION
// ============================================================================

#define USER_BANK_0 0
#define USER_BANK_1 1
#define USER_BANK_2 2
#define USER_BANK_3 3

// ============================================================================
// USER BANK 0 REGISTERS
// ============================================================================

#define ICM20948__USER_BANK_0__WHO_AM_I__REGISTER 0x00
#define ICM20948__USER_BANK_0__USER_CTRL__REGISTER 0x03
#define ICM20948__USER_BANK_0__LP_CONFIG__REGISTER 0x05
#define ICM20948__USER_BANK_0__PWR_MGMT_1__REGISTER 0x06
#define ICM20948__USER_BANK_0__PWR_MGMT_2__REGISTER 0x07
#define ICM20948__USER_BANK_0__INT_PIN_CFG__REGISTER 0x0F
#define ICM20948__USER_BANK_0__INT_ENABLE__REGISTER 0x10
#define ICM20948__USER_BANK_0__INT_ENABLE_1__REGISTER 0x11
#define ICM20948__USER_BANK_0__INT_ENABLE_2__REGISTER 0x12
#define ICM20948__USER_BANK_0__INT_ENABLE_3__REGISTER 0x13
#define ICM20948__USER_BANK_0__I2C_MST_STATUS__REGISTER 0x17
#define ICM20948__USER_BANK_0__INT_STATUS__REGISTER 0x19
#define ICM20948__USER_BANK_0__INT_STATUS_1__REGISTER 0x1A
#define ICM20948__USER_BANK_0__INT_STATUS_2__REGISTER 0x1B
#define ICM20948__USER_BANK_0__INT_STATUS_3__REGISTER 0x1C
#define ICM20948__USER_BANK_0__DELAY_TIME_H__REGISTER 0x28
#define ICM20948__USER_BANK_0__DELAY_TIME_L__REGISTER 0x29
#define ICM20948__USER_BANK_0__ACCEL_XOUT_H__REGISTER 0x2D
#define ICM20948__USER_BANK_0__ACCEL_XOUT_L__REGISTER 0x2E
#define ICM20948__USER_BANK_0__ACCEL_YOUT_H__REGISTER 0x2F
#define ICM20948__USER_BANK_0__ACCEL_YOUT_L__REGISTER 0x30
#define ICM20948__USER_BANK_0__ACCEL_ZOUT_H__REGISTER 0x31
#define ICM20948__USER_BANK_0__ACCEL_ZOUT_L__REGISTER 0x32
#define ICM20948__USER_BANK_0__GYRO_XOUT_H__REGISTER 0x33
#define ICM20948__USER_BANK_0__GYRO_XOUT_L__REGISTER 0x34
#define ICM20948__USER_BANK_0__GYRO_YOUT_H__REGISTER 0x35
#define ICM20948__USER_BANK_0__GYRO_YOUT_L__REGISTER 0x36
#define ICM20948__USER_BANK_0__GYRO_ZOUT_H__REGISTER 0x37
#define ICM20948__USER_BANK_0__GYRO_ZOUT_L__REGISTER 0x38
#define ICM20948__USER_BANK_0__TEMP_OUT_H__REGISTER 0x39
#define ICM20948__USER_BANK_0__TEMP_OUT_L__REGISTER 0x3A
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_00__REGISTER 0x3B
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_01__REGISTER 0x3C
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_02__REGISTER 0x3D
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_03__REGISTER 0x3E
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_04__REGISTER 0x3F
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_05__REGISTER 0x40
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_06__REGISTER 0x41
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_07__REGISTER 0x42
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_08__REGISTER 0x43
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_09__REGISTER 0x44
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_10__REGISTER 0x45
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_11__REGISTER 0x46
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_12__REGISTER 0x47
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_13__REGISTER 0x48
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_14__REGISTER 0x49
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_15__REGISTER 0x4A
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_16__REGISTER 0x4B
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_17__REGISTER 0x4C
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_18__REGISTER 0x4D
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_19__REGISTER 0x4E
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_20__REGISTER 0x4F
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_21__REGISTER 0x50
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_22__REGISTER 0x51
#define ICM20948__USER_BANK_0__EXT_SLV_SENS_DATA_23__REGISTER 0x52
#define ICM20948__USER_BANK_0__FIFO_EN_1__REGISTER 0x66
#define ICM20948__USER_BANK_0__FIFO_EN_2__REGISTER 0x67
#define ICM20948__USER_BANK_0__FIFO_RST__REGISTER 0x68
#define ICM20948__USER_BANK_0__FIFO_MODE__REGISTER 0x69
#define ICM20948__USER_BANK_0__FIFO_COUNTH__REGISTER 0x70
#define ICM20948__USER_BANK_0__FIFO_COUNTL__REGISTER 0x71
#define ICM20948__USER_BANK_0__FIFO_R_W__REGISTER 0x72
#define ICM20948__USER_BANK_0__DATA_RDY_STATUS__REGISTER 0x74
#define ICM20948__USER_BANK_0__FIFO_CFG__REGISTER 0x76

// ============================================================================
// USER BANK 1 REGISTERS
// ============================================================================

#define ICM20948__USER_BANK_1__SELF_TEST_X_GYRO__REGISTER 0x02
#define ICM20948__USER_BANK_1__SELF_TEST_Y_GYRO__REGISTER 0x03
#define ICM20948__USER_BANK_1__SELF_TEST_Z_GYRO__REGISTER 0x04
#define ICM20948__USER_BANK_1__SELF_TEST_X_ACCEL__REGISTER 0x0E
#define ICM20948__USER_BANK_1__SELF_TEST_Y_ACCEL__REGISTER 0x0F
#define ICM20948__USER_BANK_1__SELF_TEST_Z_ACCEL__REGISTER 0x10
#define ICM20948__USER_BANK_1__XA_OFFS_H__REGISTER 0x14
#define ICM20948__USER_BANK_1__XA_OFFS_L__REGISTER 0x15
#define ICM20948__USER_BANK_1__YA_OFFS_H__REGISTER 0x17
#define ICM20948__USER_BANK_1__YA_OFFS_L__REGISTER 0x18
#define ICM20948__USER_BANK_1__ZA_OFFS_H__REGISTER 0x1A
#define ICM20948__USER_BANK_1__ZA_OFFS_L__REGISTER 0x1B
#define ICM20948__USER_BANK_1__TIMEBASE_CORRECTION_PLL__REGISTER 0x28

// ============================================================================
// USER BANK 2 REGISTERS
// ============================================================================

#define ICM20948__USER_BANK_2__GYRO_SMPLRT_DIV__REGISTER 0x00
#define ICM20948__USER_BANK_2__GYRO_CONFIG_1__REGISTER 0x01
#define ICM20948__USER_BANK_2__GYRO_CONFIG_2__REGISTER 0x02
#define ICM20948__USER_BANK_2__XG_OFFS_USRH__REGISTER 0x03
#define ICM20948__USER_BANK_2__XG_OFFS_USRL__REGISTER 0x04
#define ICM20948__USER_BANK_2__YG_OFFS_USRH__REGISTER 0x05
#define ICM20948__USER_BANK_2__YG_OFFS_USRL__REGISTER 0x06
#define ICM20948__USER_BANK_2__ZG_OFFS_USRH__REGISTER 0x07
#define ICM20948__USER_BANK_2__ZG_OFFS_USRL__REGISTER 0x08
#define ICM20948__USER_BANK_2__ODR_ALIGN_EN__REGISTER 0x09
#define ICM20948__USER_BANK_2__ACCEL_SMPLRT_DIV_2__REGISTER 0x10
#define ICM20948__USER_BANK_2__ACCEL_INTEL_CTRL__REGISTER 0x11
#define ICM20948__USER_BANK_2__ACCEL_WOM_THR__REGISTER 0x13
#define ICM20948__USER_BANK_2__ACCEL_CONFIG__REGISTER 0x14
#define ICM20948__USER_BANK_2__ACCEL_CONFIG_2__REGISTER 0x15
#define ICM20948__USER_BANK_2__FSYNC_CONFIG__REGISTER 0x52
#define ICM20948__USER_BANK_2__TEMP_CONFIG__REGISTER 0x53
#define ICM20948__USER_BANK_2__MOD_CTRL_USR__REGISTER 0x54

// ============================================================================
// USER BANK 3 REGISTERS
// ============================================================================

#define ICM20948__USER_BANK_3__I2C_MST_ODR_CONFIG__REGISTER 0x00
#define ICM20948__USER_BANK_3__I2C_MST_CTRL__REGISTER 0x01
#define ICM20948__USER_BANK_3__I2C_MST_DELAY_CTRL__REGISTER 0x02
#define ICM20948__USER_BANK_3__I2C_SLV0_ADDR__REGISTER 0x03
#define ICM20948__USER_BANK_3__I2C_SLV0_REG__REGISTER 0x04
#define ICM20948__USER_BANK_3__I2C_SLV0_CTRL__REGISTER 0x05
#define ICM20948__USER_BANK_3__I2C_SLV0_DO__REGISTER 0x06
#define ICM20948__USER_BANK_3__I2C_SLV0_DI__REGISTER 0x07
#define ICM20948__USER_BANK_3__I2C_SLV1_ADDR__REGISTER 0x08
#define ICM20948__USER_BANK_3__I2C_SLV1_REG__REGISTER 0x09
#define ICM20948__USER_BANK_3__I2C_SLV1_CTRL__REGISTER 0x0A
#define ICM20948__USER_BANK_3__I2C_SLV1_DO__REGISTER 0x0B
#define ICM20948__USER_BANK_3__I2C_SLV1_DI__REGISTER 0x0C
#define ICM20948__USER_BANK_3__I2C_SLV2_ADDR__REGISTER 0x0D
#define ICM20948__USER_BANK_3__I2C_SLV2_REG__REGISTER 0x0E
#define ICM20948__USER_BANK_3__I2C_SLV2_CTRL__REGISTER 0x0F
#define ICM20948__USER_BANK_3__I2C_SLV2_DO__REGISTER 0x10
#define ICM20948__USER_BANK_3__I2C_SLV2_DI__REGISTER 0x11
#define ICM20948__USER_BANK_3__I2C_SLV3_ADDR__REGISTER 0x12
#define ICM20948__USER_BANK_3__I2C_SLV3_REG__REGISTER 0x13
#define ICM20948__USER_BANK_3__I2C_SLV3_CTRL__REGISTER 0x14
#define ICM20948__USER_BANK_3__I2C_SLV3_DO__REGISTER 0x15
#define ICM20948__USER_BANK_3__I2C_SLV3_DI__REGISTER 0x16
#define ICM20948__USER_BANK_3__I2C_SLV4_ADDR__REGISTER 0x17
#define ICM20948__USER_BANK_3__I2C_SLV4_REG__REGISTER 0x18
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x19
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x1A
// NOTE: For basic gyro/accel usage we only need the I2C_SLV4 register block
// up to 0xEB. The previous version duplicated this block many times, which
// caused macro redefinition warnings. Keep only the canonical sequence below.
// If you need additional registers, add them once with correct addresses.
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x1B
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x1D
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x1E
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x1F
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x20
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x21
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x22
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x23
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x24
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x25
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x26
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x27
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x28
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x29
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x2A
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x2B
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x2C
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x2D
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x2E
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x2F
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x30
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x31
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x32
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x33
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x34
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x35
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x36
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x37
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x38
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x39
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x3A
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x3B
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x3C
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x3D
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x3E
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x3F
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x40
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x41
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x42
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x43
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x44
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x45
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x46
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x47
#define ICM20948__USER_BANK_3__I2C_SLV4_DI__REGISTER 0x48
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x49
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x4A
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x4B
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x4C
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x4D
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x4E
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x4F
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x50
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x51
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x52
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x53
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x54
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x55
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x56
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x57
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x58
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x59
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x5A
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x5B
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x5C
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x5D
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x5E
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x5F
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x60
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x61
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x62
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x63
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x64
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x65
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x66
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x67
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x68
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x69
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x6A
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x6B
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x6C
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x6D
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x6E
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x6F
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x70
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x71
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x72
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x73
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x74
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x75
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x76
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x77
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x78
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x79
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x7A
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x7B
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x7C
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x7D
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x7E
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x7F
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x80
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x81
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x82
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x83
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x84
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x85
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x86
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x87
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x88
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x89
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x8A
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x8B
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x8C
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x8D
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x8E
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x8F
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x90
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x91
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x92
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x93
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x94
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x95
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x96
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x97
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x98
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x99
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x9A
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x9B
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x9C
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x9D
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0x9E
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0x9F
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xA0
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xA1
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xA2
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xA3
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xA4
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xA5
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xA6
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xA7
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xA8
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xA9
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xAA
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xAB
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xAC
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xAD
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xAE
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xAF
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xB0
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xB1
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xB2
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xB3
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xB4
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xB5
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xB6
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xB7
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xB8
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xB9
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xBA
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xBB
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xBC
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xBD
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xBE
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xBF
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xC0
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xC1
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xC2
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xC3
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xC4
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xC5
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xC6
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xC7
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xC8
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xC9
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xCA
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xCB
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xCC
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xCD
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xCE
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xCF
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xD0
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xD1
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xD2
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xD3
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xD4
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xD5
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xD6
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xD7
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xD8
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xD9
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xDA
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xDB
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xDC
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xDD
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xDE
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xDF
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xE0
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xE1
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xE2
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xE3
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xE4
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xE5
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xE6
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xE7
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xE8
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xE9
#define ICM20948__USER_BANK_3__I2C_SLV4_DO__REGISTER 0xEA
#define ICM20948__USER_BANK_3__I2C_SLV4_CTRL__REGISTER 0xEB
// Keep the list above deduplicated; if adding more, avoid re-adding existing macros.

// ============================================================================
// COMMON REGISTERS (ALL BANKS)
// ============================================================================

#define ICM20948__USER_BANK_ALL__REG_BANK_SEL__REGISTER 0x7F

#endif /* ICM20948_ADDR_H */
