###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       758020   # Number of WRITE/WRITEP commands
num_reads_done                 =      1284745   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       992705   # Number of read row buffer hits
num_read_cmds                  =      1284736   # Number of READ/READP commands
num_writes_done                =       758042   # Number of read requests issued
num_write_row_hits             =       622866   # Number of write row buffer hits
num_act_cmds                   =       431091   # Number of ACT commands
num_pre_cmds                   =       431067   # Number of PRE commands
num_ondemand_pres              =       403595   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9641330   # Cyles of rank active rank.0
rank_active_cycles.1           =      9606380   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       358670   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       393620   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1973627   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        33944   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5161   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2977   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2197   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1634   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1304   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1099   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          987   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          931   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18944   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          327   # Write cmd latency (cycles)
write_latency[20-39]           =         3507   # Write cmd latency (cycles)
write_latency[40-59]           =         4489   # Write cmd latency (cycles)
write_latency[60-79]           =         7125   # Write cmd latency (cycles)
write_latency[80-99]           =         8811   # Write cmd latency (cycles)
write_latency[100-119]         =        11119   # Write cmd latency (cycles)
write_latency[120-139]         =        13432   # Write cmd latency (cycles)
write_latency[140-159]         =        15568   # Write cmd latency (cycles)
write_latency[160-179]         =        18273   # Write cmd latency (cycles)
write_latency[180-199]         =        21312   # Write cmd latency (cycles)
write_latency[200-]            =       654057   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       210912   # Read request latency (cycles)
read_latency[40-59]            =       103956   # Read request latency (cycles)
read_latency[60-79]            =       112069   # Read request latency (cycles)
read_latency[80-99]            =        74691   # Read request latency (cycles)
read_latency[100-119]          =        62341   # Read request latency (cycles)
read_latency[120-139]          =        54597   # Read request latency (cycles)
read_latency[140-159]          =        46436   # Read request latency (cycles)
read_latency[160-179]          =        40211   # Read request latency (cycles)
read_latency[180-199]          =        35795   # Read request latency (cycles)
read_latency[200-]             =       543726   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.78404e+09   # Write energy
read_energy                    =  5.18006e+09   # Read energy
act_energy                     =  1.17946e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72162e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.88938e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01619e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99438e+09   # Active standby energy rank.1
average_read_latency           =      288.891   # Average read request latency (cycles)
average_interarrival           =      4.89518   # Average request interarrival latency (cycles)
total_energy                   =  2.32199e+10   # Total energy (pJ)
average_power                  =      2321.99   # Average power (mW)
average_bandwidth              =      17.4318   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       829771   # Number of WRITE/WRITEP commands
num_reads_done                 =      1368492   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1083191   # Number of read row buffer hits
num_read_cmds                  =      1368486   # Number of READ/READP commands
num_writes_done                =       829837   # Number of read requests issued
num_write_row_hits             =       690289   # Number of write row buffer hits
num_act_cmds                   =       429708   # Number of ACT commands
num_pre_cmds                   =       429680   # Number of PRE commands
num_ondemand_pres              =       401504   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9639774   # Cyles of rank active rank.0
rank_active_cycles.1           =      9633361   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       360226   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       366639   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2136360   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29009   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3997   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2590   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2114   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1502   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1221   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1120   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          885   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          928   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18655   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          281   # Write cmd latency (cycles)
write_latency[20-39]           =         3644   # Write cmd latency (cycles)
write_latency[40-59]           =         4636   # Write cmd latency (cycles)
write_latency[60-79]           =         7112   # Write cmd latency (cycles)
write_latency[80-99]           =         9004   # Write cmd latency (cycles)
write_latency[100-119]         =        10853   # Write cmd latency (cycles)
write_latency[120-139]         =        12577   # Write cmd latency (cycles)
write_latency[140-159]         =        14059   # Write cmd latency (cycles)
write_latency[160-179]         =        16039   # Write cmd latency (cycles)
write_latency[180-199]         =        18825   # Write cmd latency (cycles)
write_latency[200-]            =       732741   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       145155   # Read request latency (cycles)
read_latency[40-59]            =        73186   # Read request latency (cycles)
read_latency[60-79]            =        83545   # Read request latency (cycles)
read_latency[80-99]            =        63064   # Read request latency (cycles)
read_latency[100-119]          =        55897   # Read request latency (cycles)
read_latency[120-139]          =        51896   # Read request latency (cycles)
read_latency[140-159]          =        46333   # Read request latency (cycles)
read_latency[160-179]          =        42609   # Read request latency (cycles)
read_latency[180-199]          =        38555   # Read request latency (cycles)
read_latency[200-]             =       768241   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.14222e+09   # Write energy
read_energy                    =  5.51774e+09   # Read energy
act_energy                     =  1.17568e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72908e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75987e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01522e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01122e+09   # Active standby energy rank.1
average_read_latency           =      414.013   # Average read request latency (cycles)
average_interarrival           =      4.54876   # Average request interarrival latency (cycles)
total_energy                   =  2.39156e+10   # Total energy (pJ)
average_power                  =      2391.56   # Average power (mW)
average_bandwidth              =      18.7591   # Average bandwidth
