

================================================================
== Vitis HLS Report for 'vdot'
================================================================
* Date:           Tue May 11 04:00:55 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        vdot
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                           |      256|      256|         1|          1|          1|    256|    yes   |
        |- VITIS_LOOP_42_1                  |        ?|        ?|   2 ~ ?  |          -|          -|      ?|    no    |
        | + VITIS_LOOP_45_2                 |        4|        ?|         4|          -|          -| 1 ~ ? |    no    |
        |- VITIS_LOOP_50_3_VITIS_LOOP_53_4  |        ?|        ?|        76|          1|          1|      ?|    yes   |
        |- VITIS_LOOP_58_5_VITIS_LOOP_61_6  |        ?|        ?|   3 ~ ?  |          -|          -|      ?|    no    |
        | + VITIS_LOOP_62_7                 |       11|        ?|        11|          -|          -| 1 ~ ? |    no    |
        |- VITIS_LOOP_68_8_VITIS_LOOP_71_9  |        ?|        ?|        74|          1|          1|      ?|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1470|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        2|    21|     2031|     4586|    -|
|Memory               |        0|     -|     2048|      256|    -|
|Multiplexer          |        -|     -|        -|     3498|    -|
|Register             |        -|     -|    11801|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        2|    21|    15880|     9970|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |  ~0  |        2|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|  398|   680|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|   198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|    78|    0|
    |gmem_m_axi_U                       |gmem_m_axi                      |        2|   0|  512|   580|    0|
    |mul_32ns_32ns_64_2_1_U3            |mul_32ns_32ns_64_2_1            |        0|   4|  165|    49|    0|
    |mul_32ns_32ns_64_2_1_U5            |mul_32ns_32ns_64_2_1            |        0|   4|  165|    49|    0|
    |mul_32ns_32s_62_2_1_U4             |mul_32ns_32s_62_2_1             |        0|   4|  165|    49|    0|
    |mul_32ns_32s_62_2_1_U9             |mul_32ns_32s_62_2_1             |        0|   4|  165|    49|    0|
    |mux_164_32_1_1_U7                  |mux_164_32_1_1                  |        0|   0|    0|    65|    0|
    |mux_164_32_1_1_U8                  |mux_164_32_1_1                  |        0|   0|    0|    65|    0|
    |mux_2569_32_1_1_U6                 |mux_2569_32_1_1                 |        0|   0|    0|  1362|    0|
    |mux_2569_32_1_1_U10                |mux_2569_32_1_1                 |        0|   0|    0|  1362|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        2|  21| 2031|  4586|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |   Module  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |buffer1_0_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_1_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_2_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_3_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_4_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_5_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_6_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_7_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_8_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_9_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_10_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_11_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_12_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_13_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_14_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer1_15_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_0_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_1_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_2_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_3_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_4_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_5_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_6_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_7_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_8_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_9_U   |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_10_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_11_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_12_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_13_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_14_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    |buffer2_15_U  |buffer1_0  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------------+-----------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |           |        0|2048| 256|    0|   512| 1024|    32|        16384|
    +--------------+-----------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln42_1_fu_6056_p2                |     +    |   0|  0|  69|          62|          62|
    |add_ln42_fu_6066_p2                  |     +    |   0|  0|  39|          32|           1|
    |add_ln45_fu_6130_p2                  |     +    |   0|  0|  38|          31|           1|
    |add_ln50_1_fu_6189_p2                |     +    |   0|  0|  39|           1|          32|
    |add_ln50_fu_6152_p2                  |     +    |   0|  0|  71|          64|           1|
    |add_ln53_fu_6175_p2                  |     +    |   0|  0|  39|          32|           1|
    |add_ln54_1_fu_6218_p2                |     +    |   0|  0|  71|          64|          64|
    |add_ln54_fu_6205_p2                  |     +    |   0|  0|  69|          62|          62|
    |add_ln58_1_fu_7329_p2                |     +    |   0|  0|  39|           1|          32|
    |add_ln58_fu_7318_p2                  |     +    |   0|  0|  71|          64|           1|
    |add_ln61_fu_9306_p2                  |     +    |   0|  0|  39|          32|           1|
    |add_ln62_fu_7966_p2                  |     +    |   0|  0|  38|          31|           1|
    |add_ln68_1_fu_9353_p2                |     +    |   0|  0|  39|           1|          32|
    |add_ln68_fu_9316_p2                  |     +    |   0|  0|  71|          64|           1|
    |add_ln71_fu_9339_p2                  |     +    |   0|  0|  39|           1|          32|
    |add_ln72_1_fu_9915_p2                |     +    |   0|  0|  71|          64|          64|
    |add_ln72_fu_9902_p2                  |     +    |   0|  0|  69|          62|          62|
    |empty_29_fu_4748_p2                  |     +    |   0|  0|  16|           9|           1|
    |empty_31_fu_6084_p2                  |     +    |   0|  0|  71|          64|          64|
    |ap_block_pp2_stage0_01001            |    and   |   0|  0|   2|           1|           1|
    |ap_block_state154_pp1_stage0_iter74  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state177_io                 |    and   |   0|  0|   2|           1|           1|
    |ap_block_state178_io                 |    and   |   0|  0|   2|           1|           1|
    |ap_block_state246_pp2_stage0_iter73  |    and   |   0|  0|   2|           1|           1|
    |ap_block_state84_io                  |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n                |    and   |   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                    |    and   |   0|  0|   2|           1|           2|
    |ap_int_blocking_n                    |    and   |   0|  0|   2|           2|           2|
    |ap_str_blocking_n                    |    and   |   0|  0|   2|           2|           2|
    |cmp139_fu_6048_p2                    |   icmp   |   0|  0|  20|          32|           1|
    |exitcond8814_fu_4742_p2              |   icmp   |   0|  0|  13|           9|          10|
    |icmp_ln42_fu_6061_p2                 |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln45_fu_6125_p2                 |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln50_fu_6147_p2                 |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln53_fu_6158_p2                 |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln58_fu_7313_p2                 |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln61_fu_7324_p2                 |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln62_fu_7961_p2                 |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln68_fu_9311_p2                 |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln71_fu_9322_p2                 |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_pp1_stage0_11001            |    or    |   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001            |    or    |   0|  0|   2|           1|           1|
    |ap_block_state1                      |    or    |   0|  0|   2|           1|           1|
    |select_ln50_1_fu_6195_p3             |  select  |   0|  0|  32|           1|          32|
    |select_ln50_fu_6163_p3               |  select  |   0|  0|  32|           1|           1|
    |select_ln58_1_fu_7335_p3             |  select  |   0|  0|  32|           1|          32|
    |select_ln58_3_fu_7355_p3             |  select  |   0|  0|   4|           1|           4|
    |select_ln58_4_fu_7394_p3             |  select  |   0|  0|   4|           1|           1|
    |select_ln58_fu_7383_p3               |  select  |   0|  0|  32|           1|           1|
    |select_ln68_1_fu_9359_p3             |  select  |   0|  0|  32|           1|          32|
    |select_ln68_fu_9327_p3               |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp1                        |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                        |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1              |    xor   |   0|  0|   2|           2|           1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0|1470|        1193|        1035|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                      |  441|        100|    1|        100|
    |ap_done                        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1        |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter75       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter3        |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter73       |    9|          2|    1|          2|
    |ap_phi_mux_j_2_phi_fu_3190_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_phi_fu_3090_p4    |    9|          2|   32|         64|
    |buffer1_0_address0             |   15|          3|    4|         12|
    |buffer1_10_address0            |   15|          3|    4|         12|
    |buffer1_11_address0            |   15|          3|    4|         12|
    |buffer1_12_address0            |   15|          3|    4|         12|
    |buffer1_13_address0            |   15|          3|    4|         12|
    |buffer1_14_address0            |   15|          3|    4|         12|
    |buffer1_15_address0            |   15|          3|    4|         12|
    |buffer1_1_address0             |   15|          3|    4|         12|
    |buffer1_2_address0             |   15|          3|    4|         12|
    |buffer1_3_address0             |   15|          3|    4|         12|
    |buffer1_4_address0             |   15|          3|    4|         12|
    |buffer1_5_address0             |   15|          3|    4|         12|
    |buffer1_6_address0             |   15|          3|    4|         12|
    |buffer1_7_address0             |   15|          3|    4|         12|
    |buffer1_8_address0             |   15|          3|    4|         12|
    |buffer1_9_address0             |   15|          3|    4|         12|
    |buffer2_0_address0             |   15|          3|    4|         12|
    |buffer2_10_address0            |   15|          3|    4|         12|
    |buffer2_11_address0            |   15|          3|    4|         12|
    |buffer2_12_address0            |   15|          3|    4|         12|
    |buffer2_13_address0            |   15|          3|    4|         12|
    |buffer2_14_address0            |   15|          3|    4|         12|
    |buffer2_15_address0            |   15|          3|    4|         12|
    |buffer2_1_address0             |   15|          3|    4|         12|
    |buffer2_2_address0             |   15|          3|    4|         12|
    |buffer2_3_address0             |   15|          3|    4|         12|
    |buffer2_4_address0             |   15|          3|    4|         12|
    |buffer2_5_address0             |   15|          3|    4|         12|
    |buffer2_6_address0             |   15|          3|    4|         12|
    |buffer2_7_address0             |   15|          3|    4|         12|
    |buffer2_8_address0             |   15|          3|    4|         12|
    |buffer2_9_address0             |   15|          3|    4|         12|
    |empty_34_reg_3154              |    9|          2|   32|         64|
    |empty_reg_3031                 |    9|          2|    9|         18|
    |gmem_ARADDR                    |   15|          3|   64|        192|
    |gmem_ARLEN                     |   15|          3|   32|         96|
    |gmem_blk_n_AR                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                  |    9|          2|    1|          2|
    |gmem_blk_n_B                   |    9|          2|    1|          2|
    |gmem_blk_n_R                   |    9|          2|    1|          2|
    |gmem_blk_n_W                   |    9|          2|    1|          2|
    |i_1_reg_3120                   |    9|          2|   32|         64|
    |i_2_reg_3098                   |    9|          2|   32|         64|
    |i_3_reg_3175                   |    9|          2|   32|         64|
    |i_reg_3042                     |    9|          2|   32|         64|
    |indvar_flatten41_reg_3109      |    9|          2|   64|        128|
    |indvar_flatten48_reg_3164      |    9|          2|   64|        128|
    |indvar_flatten_reg_3075        |    9|          2|   64|        128|
    |j_1_reg_3064                   |    9|          2|   31|         62|
    |j_2_reg_3186                   |    9|          2|   32|         64|
    |j_3_reg_3131                   |    9|          2|   32|         64|
    |j_reg_3086                     |    9|          2|   32|         64|
    |k_reg_3143                     |    9|          2|   31|         62|
    |outbuffer_15_15_100_fu_1730    |    9|          2|   32|         64|
    |outbuffer_15_15_101_fu_1734    |    9|          2|   32|         64|
    |outbuffer_15_15_102_fu_1738    |    9|          2|   32|         64|
    |outbuffer_15_15_103_fu_1742    |    9|          2|   32|         64|
    |outbuffer_15_15_104_fu_1746    |    9|          2|   32|         64|
    |outbuffer_15_15_105_fu_1750    |    9|          2|   32|         64|
    |outbuffer_15_15_106_fu_1754    |    9|          2|   32|         64|
    |outbuffer_15_15_107_fu_1758    |    9|          2|   32|         64|
    |outbuffer_15_15_108_fu_1762    |    9|          2|   32|         64|
    |outbuffer_15_15_109_fu_1766    |    9|          2|   32|         64|
    |outbuffer_15_15_10_fu_1370     |    9|          2|   32|         64|
    |outbuffer_15_15_110_fu_1770    |    9|          2|   32|         64|
    |outbuffer_15_15_111_fu_1774    |    9|          2|   32|         64|
    |outbuffer_15_15_112_fu_1778    |    9|          2|   32|         64|
    |outbuffer_15_15_113_fu_1782    |    9|          2|   32|         64|
    |outbuffer_15_15_114_fu_1786    |    9|          2|   32|         64|
    |outbuffer_15_15_115_fu_1790    |    9|          2|   32|         64|
    |outbuffer_15_15_116_fu_1794    |    9|          2|   32|         64|
    |outbuffer_15_15_117_fu_1798    |    9|          2|   32|         64|
    |outbuffer_15_15_118_fu_1802    |    9|          2|   32|         64|
    |outbuffer_15_15_119_fu_1806    |    9|          2|   32|         64|
    |outbuffer_15_15_11_fu_1374     |    9|          2|   32|         64|
    |outbuffer_15_15_120_fu_1810    |    9|          2|   32|         64|
    |outbuffer_15_15_121_fu_1814    |    9|          2|   32|         64|
    |outbuffer_15_15_122_fu_1818    |    9|          2|   32|         64|
    |outbuffer_15_15_123_fu_1822    |    9|          2|   32|         64|
    |outbuffer_15_15_124_fu_1826    |    9|          2|   32|         64|
    |outbuffer_15_15_125_fu_1830    |    9|          2|   32|         64|
    |outbuffer_15_15_126_fu_1834    |    9|          2|   32|         64|
    |outbuffer_15_15_127_fu_1838    |    9|          2|   32|         64|
    |outbuffer_15_15_128_fu_1842    |    9|          2|   32|         64|
    |outbuffer_15_15_129_fu_1846    |    9|          2|   32|         64|
    |outbuffer_15_15_12_fu_1378     |    9|          2|   32|         64|
    |outbuffer_15_15_130_fu_1850    |    9|          2|   32|         64|
    |outbuffer_15_15_131_fu_1854    |    9|          2|   32|         64|
    |outbuffer_15_15_132_fu_1858    |    9|          2|   32|         64|
    |outbuffer_15_15_133_fu_1862    |    9|          2|   32|         64|
    |outbuffer_15_15_134_fu_1866    |    9|          2|   32|         64|
    |outbuffer_15_15_135_fu_1870    |    9|          2|   32|         64|
    |outbuffer_15_15_136_fu_1874    |    9|          2|   32|         64|
    |outbuffer_15_15_137_fu_1878    |    9|          2|   32|         64|
    |outbuffer_15_15_138_fu_1882    |    9|          2|   32|         64|
    |outbuffer_15_15_139_fu_1886    |    9|          2|   32|         64|
    |outbuffer_15_15_13_fu_1382     |    9|          2|   32|         64|
    |outbuffer_15_15_140_fu_1890    |    9|          2|   32|         64|
    |outbuffer_15_15_141_fu_1894    |    9|          2|   32|         64|
    |outbuffer_15_15_142_fu_1898    |    9|          2|   32|         64|
    |outbuffer_15_15_143_fu_1902    |    9|          2|   32|         64|
    |outbuffer_15_15_144_fu_1906    |    9|          2|   32|         64|
    |outbuffer_15_15_145_fu_1910    |    9|          2|   32|         64|
    |outbuffer_15_15_146_fu_1914    |    9|          2|   32|         64|
    |outbuffer_15_15_147_fu_1918    |    9|          2|   32|         64|
    |outbuffer_15_15_148_fu_1922    |    9|          2|   32|         64|
    |outbuffer_15_15_149_fu_1926    |    9|          2|   32|         64|
    |outbuffer_15_15_14_fu_1386     |    9|          2|   32|         64|
    |outbuffer_15_15_150_fu_1930    |    9|          2|   32|         64|
    |outbuffer_15_15_151_fu_1934    |    9|          2|   32|         64|
    |outbuffer_15_15_152_fu_1938    |    9|          2|   32|         64|
    |outbuffer_15_15_153_fu_1942    |    9|          2|   32|         64|
    |outbuffer_15_15_154_fu_1946    |    9|          2|   32|         64|
    |outbuffer_15_15_155_fu_1950    |    9|          2|   32|         64|
    |outbuffer_15_15_156_fu_1954    |    9|          2|   32|         64|
    |outbuffer_15_15_157_fu_1958    |    9|          2|   32|         64|
    |outbuffer_15_15_158_fu_1962    |    9|          2|   32|         64|
    |outbuffer_15_15_159_fu_1966    |    9|          2|   32|         64|
    |outbuffer_15_15_15_fu_1390     |    9|          2|   32|         64|
    |outbuffer_15_15_160_fu_1970    |    9|          2|   32|         64|
    |outbuffer_15_15_161_fu_1974    |    9|          2|   32|         64|
    |outbuffer_15_15_162_fu_1978    |    9|          2|   32|         64|
    |outbuffer_15_15_163_fu_1982    |    9|          2|   32|         64|
    |outbuffer_15_15_164_fu_1986    |    9|          2|   32|         64|
    |outbuffer_15_15_165_fu_1990    |    9|          2|   32|         64|
    |outbuffer_15_15_166_fu_1994    |    9|          2|   32|         64|
    |outbuffer_15_15_167_fu_1998    |    9|          2|   32|         64|
    |outbuffer_15_15_168_fu_2002    |    9|          2|   32|         64|
    |outbuffer_15_15_169_fu_2006    |    9|          2|   32|         64|
    |outbuffer_15_15_16_fu_1394     |    9|          2|   32|         64|
    |outbuffer_15_15_170_fu_2010    |    9|          2|   32|         64|
    |outbuffer_15_15_171_fu_2014    |    9|          2|   32|         64|
    |outbuffer_15_15_172_fu_2018    |    9|          2|   32|         64|
    |outbuffer_15_15_173_fu_2022    |    9|          2|   32|         64|
    |outbuffer_15_15_174_fu_2026    |    9|          2|   32|         64|
    |outbuffer_15_15_175_fu_2030    |    9|          2|   32|         64|
    |outbuffer_15_15_176_fu_2034    |    9|          2|   32|         64|
    |outbuffer_15_15_177_fu_2038    |    9|          2|   32|         64|
    |outbuffer_15_15_178_fu_2042    |    9|          2|   32|         64|
    |outbuffer_15_15_179_fu_2046    |    9|          2|   32|         64|
    |outbuffer_15_15_17_fu_1398     |    9|          2|   32|         64|
    |outbuffer_15_15_180_fu_2050    |    9|          2|   32|         64|
    |outbuffer_15_15_181_fu_2054    |    9|          2|   32|         64|
    |outbuffer_15_15_182_fu_2058    |    9|          2|   32|         64|
    |outbuffer_15_15_183_fu_2062    |    9|          2|   32|         64|
    |outbuffer_15_15_184_fu_2066    |    9|          2|   32|         64|
    |outbuffer_15_15_185_fu_2070    |    9|          2|   32|         64|
    |outbuffer_15_15_186_fu_2074    |    9|          2|   32|         64|
    |outbuffer_15_15_187_fu_2078    |    9|          2|   32|         64|
    |outbuffer_15_15_188_fu_2082    |    9|          2|   32|         64|
    |outbuffer_15_15_189_fu_2086    |    9|          2|   32|         64|
    |outbuffer_15_15_18_fu_1402     |    9|          2|   32|         64|
    |outbuffer_15_15_190_fu_2090    |    9|          2|   32|         64|
    |outbuffer_15_15_191_fu_2094    |    9|          2|   32|         64|
    |outbuffer_15_15_192_fu_2098    |    9|          2|   32|         64|
    |outbuffer_15_15_193_fu_2102    |    9|          2|   32|         64|
    |outbuffer_15_15_194_fu_2106    |    9|          2|   32|         64|
    |outbuffer_15_15_195_fu_2110    |    9|          2|   32|         64|
    |outbuffer_15_15_196_fu_2114    |    9|          2|   32|         64|
    |outbuffer_15_15_197_fu_2118    |    9|          2|   32|         64|
    |outbuffer_15_15_198_fu_2122    |    9|          2|   32|         64|
    |outbuffer_15_15_199_fu_2126    |    9|          2|   32|         64|
    |outbuffer_15_15_19_fu_1406     |    9|          2|   32|         64|
    |outbuffer_15_15_1_fu_1338      |    9|          2|   32|         64|
    |outbuffer_15_15_200_fu_2130    |    9|          2|   32|         64|
    |outbuffer_15_15_201_fu_2134    |    9|          2|   32|         64|
    |outbuffer_15_15_202_fu_2138    |    9|          2|   32|         64|
    |outbuffer_15_15_203_fu_2142    |    9|          2|   32|         64|
    |outbuffer_15_15_204_fu_2146    |    9|          2|   32|         64|
    |outbuffer_15_15_205_fu_2150    |    9|          2|   32|         64|
    |outbuffer_15_15_206_fu_2154    |    9|          2|   32|         64|
    |outbuffer_15_15_207_fu_2158    |    9|          2|   32|         64|
    |outbuffer_15_15_208_fu_2162    |    9|          2|   32|         64|
    |outbuffer_15_15_209_fu_2166    |    9|          2|   32|         64|
    |outbuffer_15_15_20_fu_1410     |    9|          2|   32|         64|
    |outbuffer_15_15_210_fu_2170    |    9|          2|   32|         64|
    |outbuffer_15_15_211_fu_2174    |    9|          2|   32|         64|
    |outbuffer_15_15_212_fu_2178    |    9|          2|   32|         64|
    |outbuffer_15_15_213_fu_2182    |    9|          2|   32|         64|
    |outbuffer_15_15_214_fu_2186    |    9|          2|   32|         64|
    |outbuffer_15_15_215_fu_2190    |    9|          2|   32|         64|
    |outbuffer_15_15_216_fu_2194    |    9|          2|   32|         64|
    |outbuffer_15_15_217_fu_2198    |    9|          2|   32|         64|
    |outbuffer_15_15_218_fu_2202    |    9|          2|   32|         64|
    |outbuffer_15_15_219_fu_2206    |    9|          2|   32|         64|
    |outbuffer_15_15_21_fu_1414     |    9|          2|   32|         64|
    |outbuffer_15_15_220_fu_2210    |    9|          2|   32|         64|
    |outbuffer_15_15_221_fu_2214    |    9|          2|   32|         64|
    |outbuffer_15_15_222_fu_2218    |    9|          2|   32|         64|
    |outbuffer_15_15_223_fu_2222    |    9|          2|   32|         64|
    |outbuffer_15_15_224_fu_2226    |    9|          2|   32|         64|
    |outbuffer_15_15_225_fu_2230    |    9|          2|   32|         64|
    |outbuffer_15_15_226_fu_2234    |    9|          2|   32|         64|
    |outbuffer_15_15_227_fu_2238    |    9|          2|   32|         64|
    |outbuffer_15_15_228_fu_2242    |    9|          2|   32|         64|
    |outbuffer_15_15_229_fu_2246    |    9|          2|   32|         64|
    |outbuffer_15_15_22_fu_1418     |    9|          2|   32|         64|
    |outbuffer_15_15_230_fu_2250    |    9|          2|   32|         64|
    |outbuffer_15_15_231_fu_2254    |    9|          2|   32|         64|
    |outbuffer_15_15_232_fu_2258    |    9|          2|   32|         64|
    |outbuffer_15_15_233_fu_2262    |    9|          2|   32|         64|
    |outbuffer_15_15_234_fu_2266    |    9|          2|   32|         64|
    |outbuffer_15_15_235_fu_2270    |    9|          2|   32|         64|
    |outbuffer_15_15_236_fu_2274    |    9|          2|   32|         64|
    |outbuffer_15_15_237_fu_2278    |    9|          2|   32|         64|
    |outbuffer_15_15_238_fu_2282    |    9|          2|   32|         64|
    |outbuffer_15_15_239_fu_2286    |    9|          2|   32|         64|
    |outbuffer_15_15_23_fu_1422     |    9|          2|   32|         64|
    |outbuffer_15_15_240_fu_2290    |    9|          2|   32|         64|
    |outbuffer_15_15_241_fu_2294    |    9|          2|   32|         64|
    |outbuffer_15_15_242_fu_2298    |    9|          2|   32|         64|
    |outbuffer_15_15_243_fu_2302    |    9|          2|   32|         64|
    |outbuffer_15_15_244_fu_2306    |    9|          2|   32|         64|
    |outbuffer_15_15_245_fu_2310    |    9|          2|   32|         64|
    |outbuffer_15_15_246_fu_2314    |    9|          2|   32|         64|
    |outbuffer_15_15_247_fu_2318    |    9|          2|   32|         64|
    |outbuffer_15_15_248_fu_2322    |    9|          2|   32|         64|
    |outbuffer_15_15_249_fu_2326    |    9|          2|   32|         64|
    |outbuffer_15_15_24_fu_1426     |    9|          2|   32|         64|
    |outbuffer_15_15_250_fu_2330    |    9|          2|   32|         64|
    |outbuffer_15_15_251_fu_2334    |    9|          2|   32|         64|
    |outbuffer_15_15_252_fu_2338    |    9|          2|   32|         64|
    |outbuffer_15_15_253_fu_2342    |    9|          2|   32|         64|
    |outbuffer_15_15_254_fu_2346    |    9|          2|   32|         64|
    |outbuffer_15_15_255_fu_2350    |    9|          2|   32|         64|
    |outbuffer_15_15_25_fu_1430     |    9|          2|   32|         64|
    |outbuffer_15_15_26_fu_1434     |    9|          2|   32|         64|
    |outbuffer_15_15_27_fu_1438     |    9|          2|   32|         64|
    |outbuffer_15_15_28_fu_1442     |    9|          2|   32|         64|
    |outbuffer_15_15_29_fu_1446     |    9|          2|   32|         64|
    |outbuffer_15_15_2_fu_1342      |    9|          2|   32|         64|
    |outbuffer_15_15_30_fu_1450     |    9|          2|   32|         64|
    |outbuffer_15_15_31_fu_1454     |    9|          2|   32|         64|
    |outbuffer_15_15_32_fu_1458     |    9|          2|   32|         64|
    |outbuffer_15_15_33_fu_1462     |    9|          2|   32|         64|
    |outbuffer_15_15_34_fu_1466     |    9|          2|   32|         64|
    |outbuffer_15_15_35_fu_1470     |    9|          2|   32|         64|
    |outbuffer_15_15_36_fu_1474     |    9|          2|   32|         64|
    |outbuffer_15_15_37_fu_1478     |    9|          2|   32|         64|
    |outbuffer_15_15_38_fu_1482     |    9|          2|   32|         64|
    |outbuffer_15_15_39_fu_1486     |    9|          2|   32|         64|
    |outbuffer_15_15_3_fu_2354      |    9|          2|   32|         64|
    |outbuffer_15_15_40_fu_1490     |    9|          2|   32|         64|
    |outbuffer_15_15_41_fu_1494     |    9|          2|   32|         64|
    |outbuffer_15_15_42_fu_1498     |    9|          2|   32|         64|
    |outbuffer_15_15_43_fu_1502     |    9|          2|   32|         64|
    |outbuffer_15_15_44_fu_1506     |    9|          2|   32|         64|
    |outbuffer_15_15_45_fu_1510     |    9|          2|   32|         64|
    |outbuffer_15_15_46_fu_1514     |    9|          2|   32|         64|
    |outbuffer_15_15_47_fu_1518     |    9|          2|   32|         64|
    |outbuffer_15_15_48_fu_1522     |    9|          2|   32|         64|
    |outbuffer_15_15_49_fu_1526     |    9|          2|   32|         64|
    |outbuffer_15_15_4_fu_1346      |    9|          2|   32|         64|
    |outbuffer_15_15_50_fu_1530     |    9|          2|   32|         64|
    |outbuffer_15_15_51_fu_1534     |    9|          2|   32|         64|
    |outbuffer_15_15_52_fu_1538     |    9|          2|   32|         64|
    |outbuffer_15_15_53_fu_1542     |    9|          2|   32|         64|
    |outbuffer_15_15_54_fu_1546     |    9|          2|   32|         64|
    |outbuffer_15_15_55_fu_1550     |    9|          2|   32|         64|
    |outbuffer_15_15_56_fu_1554     |    9|          2|   32|         64|
    |outbuffer_15_15_57_fu_1558     |    9|          2|   32|         64|
    |outbuffer_15_15_58_fu_1562     |    9|          2|   32|         64|
    |outbuffer_15_15_59_fu_1566     |    9|          2|   32|         64|
    |outbuffer_15_15_5_fu_1350      |    9|          2|   32|         64|
    |outbuffer_15_15_60_fu_1570     |    9|          2|   32|         64|
    |outbuffer_15_15_61_fu_1574     |    9|          2|   32|         64|
    |outbuffer_15_15_62_fu_1578     |    9|          2|   32|         64|
    |outbuffer_15_15_63_fu_1582     |    9|          2|   32|         64|
    |outbuffer_15_15_64_fu_1586     |    9|          2|   32|         64|
    |outbuffer_15_15_65_fu_1590     |    9|          2|   32|         64|
    |outbuffer_15_15_66_fu_1594     |    9|          2|   32|         64|
    |outbuffer_15_15_67_fu_1598     |    9|          2|   32|         64|
    |outbuffer_15_15_68_fu_1602     |    9|          2|   32|         64|
    |outbuffer_15_15_69_fu_1606     |    9|          2|   32|         64|
    |outbuffer_15_15_6_fu_1354      |    9|          2|   32|         64|
    |outbuffer_15_15_70_fu_1610     |    9|          2|   32|         64|
    |outbuffer_15_15_71_fu_1614     |    9|          2|   32|         64|
    |outbuffer_15_15_72_fu_1618     |    9|          2|   32|         64|
    |outbuffer_15_15_73_fu_1622     |    9|          2|   32|         64|
    |outbuffer_15_15_74_fu_1626     |    9|          2|   32|         64|
    |outbuffer_15_15_75_fu_1630     |    9|          2|   32|         64|
    |outbuffer_15_15_76_fu_1634     |    9|          2|   32|         64|
    |outbuffer_15_15_77_fu_1638     |    9|          2|   32|         64|
    |outbuffer_15_15_78_fu_1642     |    9|          2|   32|         64|
    |outbuffer_15_15_79_fu_1646     |    9|          2|   32|         64|
    |outbuffer_15_15_7_fu_1358      |    9|          2|   32|         64|
    |outbuffer_15_15_80_fu_1650     |    9|          2|   32|         64|
    |outbuffer_15_15_81_fu_1654     |    9|          2|   32|         64|
    |outbuffer_15_15_82_fu_1658     |    9|          2|   32|         64|
    |outbuffer_15_15_83_fu_1662     |    9|          2|   32|         64|
    |outbuffer_15_15_84_fu_1666     |    9|          2|   32|         64|
    |outbuffer_15_15_85_fu_1670     |    9|          2|   32|         64|
    |outbuffer_15_15_86_fu_1674     |    9|          2|   32|         64|
    |outbuffer_15_15_87_fu_1678     |    9|          2|   32|         64|
    |outbuffer_15_15_88_fu_1682     |    9|          2|   32|         64|
    |outbuffer_15_15_89_fu_1686     |    9|          2|   32|         64|
    |outbuffer_15_15_8_fu_1362      |    9|          2|   32|         64|
    |outbuffer_15_15_90_fu_1690     |    9|          2|   32|         64|
    |outbuffer_15_15_91_fu_1694     |    9|          2|   32|         64|
    |outbuffer_15_15_92_fu_1698     |    9|          2|   32|         64|
    |outbuffer_15_15_93_fu_1702     |    9|          2|   32|         64|
    |outbuffer_15_15_94_fu_1706     |    9|          2|   32|         64|
    |outbuffer_15_15_95_fu_1710     |    9|          2|   32|         64|
    |outbuffer_15_15_96_fu_1714     |    9|          2|   32|         64|
    |outbuffer_15_15_97_fu_1718     |    9|          2|   32|         64|
    |outbuffer_15_15_98_fu_1722     |    9|          2|   32|         64|
    |outbuffer_15_15_99_fu_1726     |    9|          2|   32|         64|
    |outbuffer_15_15_9_fu_1366      |    9|          2|   32|         64|
    |outbuffer_15_15_fu_1334        |    9|          2|   32|         64|
    |phi_mul_reg_3053               |    9|          2|   62|        124|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 3498|        768| 9072|      18466|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add_ln42_1_reg_12823                |   62|   0|   62|          0|
    |add_ln42_reg_12831                  |   32|   0|   32|          0|
    |add_ln45_reg_12956                  |   31|   0|   31|          0|
    |add_ln58_reg_14859                  |   64|   0|   64|          0|
    |add_ln62_reg_15218                  |   31|   0|   31|          0|
    |ap_CS_fsm                           |   99|   0|   99|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter74            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter75            |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9             |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg               |    1|   0|    1|          0|
    |ap_int_blocking_n_reg               |    0|   0|    1|          1|
    |ap_rst_n_inv                        |    1|   0|    1|          0|
    |ap_rst_reg_1                        |    1|   0|    1|          0|
    |ap_rst_reg_2                        |    1|   0|    1|          0|
    |ap_str_blocking_n_reg               |    0|   0|    1|          1|
    |bitcast_ln46_reg_12965              |   32|   0|   32|          0|
    |bound_reg_12991                     |   64|   0|   64|          0|
    |buffer1_0_addr_reg_12873            |    4|   0|    4|          0|
    |buffer1_0_load_reg_14966            |   32|   0|   32|          0|
    |buffer1_10_addr_reg_12923           |    4|   0|    4|          0|
    |buffer1_10_load_reg_15016           |   32|   0|   32|          0|
    |buffer1_11_addr_reg_12928           |    4|   0|    4|          0|
    |buffer1_11_load_reg_15021           |   32|   0|   32|          0|
    |buffer1_12_addr_reg_12933           |    4|   0|    4|          0|
    |buffer1_12_load_reg_15026           |   32|   0|   32|          0|
    |buffer1_13_addr_reg_12938           |    4|   0|    4|          0|
    |buffer1_13_load_reg_15031           |   32|   0|   32|          0|
    |buffer1_14_addr_reg_12943           |    4|   0|    4|          0|
    |buffer1_14_load_reg_15036           |   32|   0|   32|          0|
    |buffer1_15_addr_reg_12948           |    4|   0|    4|          0|
    |buffer1_15_load_reg_15041           |   32|   0|   32|          0|
    |buffer1_1_addr_reg_12878            |    4|   0|    4|          0|
    |buffer1_1_load_reg_14971            |   32|   0|   32|          0|
    |buffer1_2_addr_reg_12883            |    4|   0|    4|          0|
    |buffer1_2_load_reg_14976            |   32|   0|   32|          0|
    |buffer1_3_addr_reg_12888            |    4|   0|    4|          0|
    |buffer1_3_load_reg_14981            |   32|   0|   32|          0|
    |buffer1_4_addr_reg_12893            |    4|   0|    4|          0|
    |buffer1_4_load_reg_14986            |   32|   0|   32|          0|
    |buffer1_5_addr_reg_12898            |    4|   0|    4|          0|
    |buffer1_5_load_reg_14991            |   32|   0|   32|          0|
    |buffer1_6_addr_reg_12903            |    4|   0|    4|          0|
    |buffer1_6_load_reg_14996            |   32|   0|   32|          0|
    |buffer1_7_addr_reg_12908            |    4|   0|    4|          0|
    |buffer1_7_load_reg_15001            |   32|   0|   32|          0|
    |buffer1_8_addr_reg_12913            |    4|   0|    4|          0|
    |buffer1_8_load_reg_15006            |   32|   0|   32|          0|
    |buffer1_9_addr_reg_12918            |    4|   0|    4|          0|
    |buffer1_9_load_reg_15011            |   32|   0|   32|          0|
    |buffer2_0_load_reg_15135            |   32|   0|   32|          0|
    |buffer2_10_load_reg_15185           |   32|   0|   32|          0|
    |buffer2_11_load_reg_15190           |   32|   0|   32|          0|
    |buffer2_12_load_reg_15195           |   32|   0|   32|          0|
    |buffer2_13_load_reg_15200           |   32|   0|   32|          0|
    |buffer2_14_load_reg_15205           |   32|   0|   32|          0|
    |buffer2_15_load_reg_15210           |   32|   0|   32|          0|
    |buffer2_1_load_reg_15140            |   32|   0|   32|          0|
    |buffer2_2_load_reg_15145            |   32|   0|   32|          0|
    |buffer2_3_load_reg_15150            |   32|   0|   32|          0|
    |buffer2_4_load_reg_15155            |   32|   0|   32|          0|
    |buffer2_5_load_reg_15160            |   32|   0|   32|          0|
    |buffer2_6_load_reg_15165            |   32|   0|   32|          0|
    |buffer2_7_load_reg_15170            |   32|   0|   32|          0|
    |buffer2_8_load_reg_15175            |   32|   0|   32|          0|
    |buffer2_9_load_reg_15180            |   32|   0|   32|          0|
    |cast_reg_12862                      |   32|   0|   64|         32|
    |cmp139_reg_12814                    |    1|   0|    1|          0|
    |empty_34_reg_3154                   |   32|   0|   32|          0|
    |empty_reg_3031                      |    9|   0|    9|          0|
    |gmem_addr_1_read_reg_13047          |   32|   0|   32|          0|
    |gmem_addr_1_reg_13041               |   64|   0|   64|          0|
    |gmem_addr_2_reg_15298               |   64|   0|   64|          0|
    |gmem_addr_reg_12856                 |   64|   0|   64|          0|
    |i_1_reg_3120                        |   32|   0|   32|          0|
    |i_2_reg_3098                        |   32|   0|   32|          0|
    |i_3_reg_3175                        |   32|   0|   32|          0|
    |i_reg_3042                          |   32|   0|   32|          0|
    |icmp_ln50_reg_12996                 |    1|   0|    1|          0|
    |icmp_ln53_reg_13005                 |    1|   0|    1|          0|
    |icmp_ln53_reg_13005_pp1_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln61_reg_14864                 |    1|   0|    1|          0|
    |icmp_ln68_reg_15248                 |    1|   0|    1|          0|
    |icmp_ln71_reg_15257                 |    1|   0|    1|          0|
    |icmp_ln71_reg_15257_pp2_iter1_reg   |    1|   0|    1|          0|
    |indvar_flatten41_reg_3109           |   64|   0|   64|          0|
    |indvar_flatten48_reg_3164           |   64|   0|   64|          0|
    |indvar_flatten_reg_3075             |   64|   0|   64|          0|
    |input1_read_reg_11515               |   64|   0|   64|          0|
    |input1_w_cast_reg_12818             |   32|   0|   62|         30|
    |input2_read_reg_11494               |   64|   0|   64|          0|
    |input2_w_cast_reg_12985             |   62|   0|   62|          0|
    |j_1_reg_3064                        |   31|   0|   31|          0|
    |j_2_reg_3186                        |   32|   0|   32|          0|
    |j_3_reg_3131                        |   32|   0|   32|          0|
    |j_reg_3086                          |   32|   0|   32|          0|
    |k_reg_3143                          |   31|   0|   31|          0|
    |mul_ln54_reg_13036                  |   62|   0|   62|          0|
    |mul_ln58_reg_14849                  |   64|   0|   64|          0|
    |mul_ln72_reg_15293                  |   62|   0|   62|          0|
    |mul_reg_15233                       |   32|   0|   32|          0|
    |outbuffer_15_15_100_fu_1730         |   32|   0|   32|          0|
    |outbuffer_15_15_101_fu_1734         |   32|   0|   32|          0|
    |outbuffer_15_15_102_fu_1738         |   32|   0|   32|          0|
    |outbuffer_15_15_103_fu_1742         |   32|   0|   32|          0|
    |outbuffer_15_15_104_fu_1746         |   32|   0|   32|          0|
    |outbuffer_15_15_105_fu_1750         |   32|   0|   32|          0|
    |outbuffer_15_15_106_fu_1754         |   32|   0|   32|          0|
    |outbuffer_15_15_107_fu_1758         |   32|   0|   32|          0|
    |outbuffer_15_15_108_fu_1762         |   32|   0|   32|          0|
    |outbuffer_15_15_109_fu_1766         |   32|   0|   32|          0|
    |outbuffer_15_15_10_fu_1370          |   32|   0|   32|          0|
    |outbuffer_15_15_110_fu_1770         |   32|   0|   32|          0|
    |outbuffer_15_15_111_fu_1774         |   32|   0|   32|          0|
    |outbuffer_15_15_112_fu_1778         |   32|   0|   32|          0|
    |outbuffer_15_15_113_fu_1782         |   32|   0|   32|          0|
    |outbuffer_15_15_114_fu_1786         |   32|   0|   32|          0|
    |outbuffer_15_15_115_fu_1790         |   32|   0|   32|          0|
    |outbuffer_15_15_116_fu_1794         |   32|   0|   32|          0|
    |outbuffer_15_15_117_fu_1798         |   32|   0|   32|          0|
    |outbuffer_15_15_118_fu_1802         |   32|   0|   32|          0|
    |outbuffer_15_15_119_fu_1806         |   32|   0|   32|          0|
    |outbuffer_15_15_11_fu_1374          |   32|   0|   32|          0|
    |outbuffer_15_15_120_fu_1810         |   32|   0|   32|          0|
    |outbuffer_15_15_121_fu_1814         |   32|   0|   32|          0|
    |outbuffer_15_15_122_fu_1818         |   32|   0|   32|          0|
    |outbuffer_15_15_123_fu_1822         |   32|   0|   32|          0|
    |outbuffer_15_15_124_fu_1826         |   32|   0|   32|          0|
    |outbuffer_15_15_125_fu_1830         |   32|   0|   32|          0|
    |outbuffer_15_15_126_fu_1834         |   32|   0|   32|          0|
    |outbuffer_15_15_127_fu_1838         |   32|   0|   32|          0|
    |outbuffer_15_15_128_fu_1842         |   32|   0|   32|          0|
    |outbuffer_15_15_129_fu_1846         |   32|   0|   32|          0|
    |outbuffer_15_15_12_fu_1378          |   32|   0|   32|          0|
    |outbuffer_15_15_130_fu_1850         |   32|   0|   32|          0|
    |outbuffer_15_15_131_fu_1854         |   32|   0|   32|          0|
    |outbuffer_15_15_132_fu_1858         |   32|   0|   32|          0|
    |outbuffer_15_15_133_fu_1862         |   32|   0|   32|          0|
    |outbuffer_15_15_134_fu_1866         |   32|   0|   32|          0|
    |outbuffer_15_15_135_fu_1870         |   32|   0|   32|          0|
    |outbuffer_15_15_136_fu_1874         |   32|   0|   32|          0|
    |outbuffer_15_15_137_fu_1878         |   32|   0|   32|          0|
    |outbuffer_15_15_138_fu_1882         |   32|   0|   32|          0|
    |outbuffer_15_15_139_fu_1886         |   32|   0|   32|          0|
    |outbuffer_15_15_13_fu_1382          |   32|   0|   32|          0|
    |outbuffer_15_15_140_fu_1890         |   32|   0|   32|          0|
    |outbuffer_15_15_141_fu_1894         |   32|   0|   32|          0|
    |outbuffer_15_15_142_fu_1898         |   32|   0|   32|          0|
    |outbuffer_15_15_143_fu_1902         |   32|   0|   32|          0|
    |outbuffer_15_15_144_fu_1906         |   32|   0|   32|          0|
    |outbuffer_15_15_145_fu_1910         |   32|   0|   32|          0|
    |outbuffer_15_15_146_fu_1914         |   32|   0|   32|          0|
    |outbuffer_15_15_147_fu_1918         |   32|   0|   32|          0|
    |outbuffer_15_15_148_fu_1922         |   32|   0|   32|          0|
    |outbuffer_15_15_149_fu_1926         |   32|   0|   32|          0|
    |outbuffer_15_15_14_fu_1386          |   32|   0|   32|          0|
    |outbuffer_15_15_150_fu_1930         |   32|   0|   32|          0|
    |outbuffer_15_15_151_fu_1934         |   32|   0|   32|          0|
    |outbuffer_15_15_152_fu_1938         |   32|   0|   32|          0|
    |outbuffer_15_15_153_fu_1942         |   32|   0|   32|          0|
    |outbuffer_15_15_154_fu_1946         |   32|   0|   32|          0|
    |outbuffer_15_15_155_fu_1950         |   32|   0|   32|          0|
    |outbuffer_15_15_156_fu_1954         |   32|   0|   32|          0|
    |outbuffer_15_15_157_fu_1958         |   32|   0|   32|          0|
    |outbuffer_15_15_158_fu_1962         |   32|   0|   32|          0|
    |outbuffer_15_15_159_fu_1966         |   32|   0|   32|          0|
    |outbuffer_15_15_15_fu_1390          |   32|   0|   32|          0|
    |outbuffer_15_15_160_fu_1970         |   32|   0|   32|          0|
    |outbuffer_15_15_161_fu_1974         |   32|   0|   32|          0|
    |outbuffer_15_15_162_fu_1978         |   32|   0|   32|          0|
    |outbuffer_15_15_163_fu_1982         |   32|   0|   32|          0|
    |outbuffer_15_15_164_fu_1986         |   32|   0|   32|          0|
    |outbuffer_15_15_165_fu_1990         |   32|   0|   32|          0|
    |outbuffer_15_15_166_fu_1994         |   32|   0|   32|          0|
    |outbuffer_15_15_167_fu_1998         |   32|   0|   32|          0|
    |outbuffer_15_15_168_fu_2002         |   32|   0|   32|          0|
    |outbuffer_15_15_169_fu_2006         |   32|   0|   32|          0|
    |outbuffer_15_15_16_fu_1394          |   32|   0|   32|          0|
    |outbuffer_15_15_170_fu_2010         |   32|   0|   32|          0|
    |outbuffer_15_15_171_fu_2014         |   32|   0|   32|          0|
    |outbuffer_15_15_172_fu_2018         |   32|   0|   32|          0|
    |outbuffer_15_15_173_fu_2022         |   32|   0|   32|          0|
    |outbuffer_15_15_174_fu_2026         |   32|   0|   32|          0|
    |outbuffer_15_15_175_fu_2030         |   32|   0|   32|          0|
    |outbuffer_15_15_176_fu_2034         |   32|   0|   32|          0|
    |outbuffer_15_15_177_fu_2038         |   32|   0|   32|          0|
    |outbuffer_15_15_178_fu_2042         |   32|   0|   32|          0|
    |outbuffer_15_15_179_fu_2046         |   32|   0|   32|          0|
    |outbuffer_15_15_17_fu_1398          |   32|   0|   32|          0|
    |outbuffer_15_15_180_fu_2050         |   32|   0|   32|          0|
    |outbuffer_15_15_181_fu_2054         |   32|   0|   32|          0|
    |outbuffer_15_15_182_fu_2058         |   32|   0|   32|          0|
    |outbuffer_15_15_183_fu_2062         |   32|   0|   32|          0|
    |outbuffer_15_15_184_fu_2066         |   32|   0|   32|          0|
    |outbuffer_15_15_185_fu_2070         |   32|   0|   32|          0|
    |outbuffer_15_15_186_fu_2074         |   32|   0|   32|          0|
    |outbuffer_15_15_187_fu_2078         |   32|   0|   32|          0|
    |outbuffer_15_15_188_fu_2082         |   32|   0|   32|          0|
    |outbuffer_15_15_189_fu_2086         |   32|   0|   32|          0|
    |outbuffer_15_15_18_fu_1402          |   32|   0|   32|          0|
    |outbuffer_15_15_190_fu_2090         |   32|   0|   32|          0|
    |outbuffer_15_15_191_fu_2094         |   32|   0|   32|          0|
    |outbuffer_15_15_192_fu_2098         |   32|   0|   32|          0|
    |outbuffer_15_15_193_fu_2102         |   32|   0|   32|          0|
    |outbuffer_15_15_194_fu_2106         |   32|   0|   32|          0|
    |outbuffer_15_15_195_fu_2110         |   32|   0|   32|          0|
    |outbuffer_15_15_196_fu_2114         |   32|   0|   32|          0|
    |outbuffer_15_15_197_fu_2118         |   32|   0|   32|          0|
    |outbuffer_15_15_198_fu_2122         |   32|   0|   32|          0|
    |outbuffer_15_15_199_fu_2126         |   32|   0|   32|          0|
    |outbuffer_15_15_19_fu_1406          |   32|   0|   32|          0|
    |outbuffer_15_15_1_fu_1338           |   32|   0|   32|          0|
    |outbuffer_15_15_200_fu_2130         |   32|   0|   32|          0|
    |outbuffer_15_15_201_fu_2134         |   32|   0|   32|          0|
    |outbuffer_15_15_202_fu_2138         |   32|   0|   32|          0|
    |outbuffer_15_15_203_fu_2142         |   32|   0|   32|          0|
    |outbuffer_15_15_204_fu_2146         |   32|   0|   32|          0|
    |outbuffer_15_15_205_fu_2150         |   32|   0|   32|          0|
    |outbuffer_15_15_206_fu_2154         |   32|   0|   32|          0|
    |outbuffer_15_15_207_fu_2158         |   32|   0|   32|          0|
    |outbuffer_15_15_208_fu_2162         |   32|   0|   32|          0|
    |outbuffer_15_15_209_fu_2166         |   32|   0|   32|          0|
    |outbuffer_15_15_20_fu_1410          |   32|   0|   32|          0|
    |outbuffer_15_15_210_fu_2170         |   32|   0|   32|          0|
    |outbuffer_15_15_211_fu_2174         |   32|   0|   32|          0|
    |outbuffer_15_15_212_fu_2178         |   32|   0|   32|          0|
    |outbuffer_15_15_213_fu_2182         |   32|   0|   32|          0|
    |outbuffer_15_15_214_fu_2186         |   32|   0|   32|          0|
    |outbuffer_15_15_215_fu_2190         |   32|   0|   32|          0|
    |outbuffer_15_15_216_fu_2194         |   32|   0|   32|          0|
    |outbuffer_15_15_217_fu_2198         |   32|   0|   32|          0|
    |outbuffer_15_15_218_fu_2202         |   32|   0|   32|          0|
    |outbuffer_15_15_219_fu_2206         |   32|   0|   32|          0|
    |outbuffer_15_15_21_fu_1414          |   32|   0|   32|          0|
    |outbuffer_15_15_220_fu_2210         |   32|   0|   32|          0|
    |outbuffer_15_15_221_fu_2214         |   32|   0|   32|          0|
    |outbuffer_15_15_222_fu_2218         |   32|   0|   32|          0|
    |outbuffer_15_15_223_fu_2222         |   32|   0|   32|          0|
    |outbuffer_15_15_224_fu_2226         |   32|   0|   32|          0|
    |outbuffer_15_15_225_fu_2230         |   32|   0|   32|          0|
    |outbuffer_15_15_226_fu_2234         |   32|   0|   32|          0|
    |outbuffer_15_15_227_fu_2238         |   32|   0|   32|          0|
    |outbuffer_15_15_228_fu_2242         |   32|   0|   32|          0|
    |outbuffer_15_15_229_fu_2246         |   32|   0|   32|          0|
    |outbuffer_15_15_22_fu_1418          |   32|   0|   32|          0|
    |outbuffer_15_15_230_fu_2250         |   32|   0|   32|          0|
    |outbuffer_15_15_231_fu_2254         |   32|   0|   32|          0|
    |outbuffer_15_15_232_fu_2258         |   32|   0|   32|          0|
    |outbuffer_15_15_233_fu_2262         |   32|   0|   32|          0|
    |outbuffer_15_15_234_fu_2266         |   32|   0|   32|          0|
    |outbuffer_15_15_235_fu_2270         |   32|   0|   32|          0|
    |outbuffer_15_15_236_fu_2274         |   32|   0|   32|          0|
    |outbuffer_15_15_237_fu_2278         |   32|   0|   32|          0|
    |outbuffer_15_15_238_fu_2282         |   32|   0|   32|          0|
    |outbuffer_15_15_239_fu_2286         |   32|   0|   32|          0|
    |outbuffer_15_15_23_fu_1422          |   32|   0|   32|          0|
    |outbuffer_15_15_240_fu_2290         |   32|   0|   32|          0|
    |outbuffer_15_15_241_fu_2294         |   32|   0|   32|          0|
    |outbuffer_15_15_242_fu_2298         |   32|   0|   32|          0|
    |outbuffer_15_15_243_fu_2302         |   32|   0|   32|          0|
    |outbuffer_15_15_244_fu_2306         |   32|   0|   32|          0|
    |outbuffer_15_15_245_fu_2310         |   32|   0|   32|          0|
    |outbuffer_15_15_246_fu_2314         |   32|   0|   32|          0|
    |outbuffer_15_15_247_fu_2318         |   32|   0|   32|          0|
    |outbuffer_15_15_248_fu_2322         |   32|   0|   32|          0|
    |outbuffer_15_15_249_fu_2326         |   32|   0|   32|          0|
    |outbuffer_15_15_24_fu_1426          |   32|   0|   32|          0|
    |outbuffer_15_15_250_fu_2330         |   32|   0|   32|          0|
    |outbuffer_15_15_251_fu_2334         |   32|   0|   32|          0|
    |outbuffer_15_15_252_fu_2338         |   32|   0|   32|          0|
    |outbuffer_15_15_253_fu_2342         |   32|   0|   32|          0|
    |outbuffer_15_15_254_fu_2346         |   32|   0|   32|          0|
    |outbuffer_15_15_255_fu_2350         |   32|   0|   32|          0|
    |outbuffer_15_15_25_fu_1430          |   32|   0|   32|          0|
    |outbuffer_15_15_26_fu_1434          |   32|   0|   32|          0|
    |outbuffer_15_15_27_fu_1438          |   32|   0|   32|          0|
    |outbuffer_15_15_28_fu_1442          |   32|   0|   32|          0|
    |outbuffer_15_15_29_fu_1446          |   32|   0|   32|          0|
    |outbuffer_15_15_2_fu_1342           |   32|   0|   32|          0|
    |outbuffer_15_15_30_fu_1450          |   32|   0|   32|          0|
    |outbuffer_15_15_31_fu_1454          |   32|   0|   32|          0|
    |outbuffer_15_15_32_fu_1458          |   32|   0|   32|          0|
    |outbuffer_15_15_33_fu_1462          |   32|   0|   32|          0|
    |outbuffer_15_15_34_fu_1466          |   32|   0|   32|          0|
    |outbuffer_15_15_35_fu_1470          |   32|   0|   32|          0|
    |outbuffer_15_15_36_fu_1474          |   32|   0|   32|          0|
    |outbuffer_15_15_37_fu_1478          |   32|   0|   32|          0|
    |outbuffer_15_15_38_fu_1482          |   32|   0|   32|          0|
    |outbuffer_15_15_39_fu_1486          |   32|   0|   32|          0|
    |outbuffer_15_15_3_fu_2354           |   32|   0|   32|          0|
    |outbuffer_15_15_40_fu_1490          |   32|   0|   32|          0|
    |outbuffer_15_15_41_fu_1494          |   32|   0|   32|          0|
    |outbuffer_15_15_42_fu_1498          |   32|   0|   32|          0|
    |outbuffer_15_15_43_fu_1502          |   32|   0|   32|          0|
    |outbuffer_15_15_44_fu_1506          |   32|   0|   32|          0|
    |outbuffer_15_15_45_fu_1510          |   32|   0|   32|          0|
    |outbuffer_15_15_46_fu_1514          |   32|   0|   32|          0|
    |outbuffer_15_15_47_fu_1518          |   32|   0|   32|          0|
    |outbuffer_15_15_48_fu_1522          |   32|   0|   32|          0|
    |outbuffer_15_15_49_fu_1526          |   32|   0|   32|          0|
    |outbuffer_15_15_4_fu_1346           |   32|   0|   32|          0|
    |outbuffer_15_15_50_fu_1530          |   32|   0|   32|          0|
    |outbuffer_15_15_51_fu_1534          |   32|   0|   32|          0|
    |outbuffer_15_15_52_fu_1538          |   32|   0|   32|          0|
    |outbuffer_15_15_53_fu_1542          |   32|   0|   32|          0|
    |outbuffer_15_15_54_fu_1546          |   32|   0|   32|          0|
    |outbuffer_15_15_55_fu_1550          |   32|   0|   32|          0|
    |outbuffer_15_15_56_fu_1554          |   32|   0|   32|          0|
    |outbuffer_15_15_57_fu_1558          |   32|   0|   32|          0|
    |outbuffer_15_15_58_fu_1562          |   32|   0|   32|          0|
    |outbuffer_15_15_59_fu_1566          |   32|   0|   32|          0|
    |outbuffer_15_15_5_fu_1350           |   32|   0|   32|          0|
    |outbuffer_15_15_60_fu_1570          |   32|   0|   32|          0|
    |outbuffer_15_15_61_fu_1574          |   32|   0|   32|          0|
    |outbuffer_15_15_62_fu_1578          |   32|   0|   32|          0|
    |outbuffer_15_15_63_fu_1582          |   32|   0|   32|          0|
    |outbuffer_15_15_64_fu_1586          |   32|   0|   32|          0|
    |outbuffer_15_15_65_fu_1590          |   32|   0|   32|          0|
    |outbuffer_15_15_66_fu_1594          |   32|   0|   32|          0|
    |outbuffer_15_15_67_fu_1598          |   32|   0|   32|          0|
    |outbuffer_15_15_68_fu_1602          |   32|   0|   32|          0|
    |outbuffer_15_15_69_fu_1606          |   32|   0|   32|          0|
    |outbuffer_15_15_6_fu_1354           |   32|   0|   32|          0|
    |outbuffer_15_15_70_fu_1610          |   32|   0|   32|          0|
    |outbuffer_15_15_71_fu_1614          |   32|   0|   32|          0|
    |outbuffer_15_15_72_fu_1618          |   32|   0|   32|          0|
    |outbuffer_15_15_73_fu_1622          |   32|   0|   32|          0|
    |outbuffer_15_15_74_fu_1626          |   32|   0|   32|          0|
    |outbuffer_15_15_75_fu_1630          |   32|   0|   32|          0|
    |outbuffer_15_15_76_fu_1634          |   32|   0|   32|          0|
    |outbuffer_15_15_77_fu_1638          |   32|   0|   32|          0|
    |outbuffer_15_15_78_fu_1642          |   32|   0|   32|          0|
    |outbuffer_15_15_79_fu_1646          |   32|   0|   32|          0|
    |outbuffer_15_15_7_fu_1358           |   32|   0|   32|          0|
    |outbuffer_15_15_80_fu_1650          |   32|   0|   32|          0|
    |outbuffer_15_15_81_fu_1654          |   32|   0|   32|          0|
    |outbuffer_15_15_82_fu_1658          |   32|   0|   32|          0|
    |outbuffer_15_15_83_fu_1662          |   32|   0|   32|          0|
    |outbuffer_15_15_84_fu_1666          |   32|   0|   32|          0|
    |outbuffer_15_15_85_fu_1670          |   32|   0|   32|          0|
    |outbuffer_15_15_86_fu_1674          |   32|   0|   32|          0|
    |outbuffer_15_15_87_fu_1678          |   32|   0|   32|          0|
    |outbuffer_15_15_88_fu_1682          |   32|   0|   32|          0|
    |outbuffer_15_15_89_fu_1686          |   32|   0|   32|          0|
    |outbuffer_15_15_8_fu_1362           |   32|   0|   32|          0|
    |outbuffer_15_15_90_fu_1690          |   32|   0|   32|          0|
    |outbuffer_15_15_91_fu_1694          |   32|   0|   32|          0|
    |outbuffer_15_15_92_fu_1698          |   32|   0|   32|          0|
    |outbuffer_15_15_93_fu_1702          |   32|   0|   32|          0|
    |outbuffer_15_15_94_fu_1706          |   32|   0|   32|          0|
    |outbuffer_15_15_95_fu_1710          |   32|   0|   32|          0|
    |outbuffer_15_15_96_fu_1714          |   32|   0|   32|          0|
    |outbuffer_15_15_97_fu_1718          |   32|   0|   32|          0|
    |outbuffer_15_15_98_fu_1722          |   32|   0|   32|          0|
    |outbuffer_15_15_99_fu_1726          |   32|   0|   32|          0|
    |outbuffer_15_15_9_fu_1366           |   32|   0|   32|          0|
    |outbuffer_15_15_fu_1334             |   32|   0|   32|          0|
    |output_read_reg_11476               |   64|   0|   64|          0|
    |phi_mul_reg_3053                    |   62|   0|   62|          0|
    |select_ln50_1_reg_13029             |   32|   0|   32|          0|
    |select_ln50_reg_13010               |   32|   0|   32|          0|
    |select_ln58_1_reg_14870             |   32|   0|   32|          0|
    |select_ln58_reg_14960               |   32|   0|   32|          0|
    |select_ln68_1_reg_15282             |   32|   0|   32|          0|
    |select_ln68_reg_15262               |   32|   0|   32|          0|
    |tmp_1_reg_15288                     |   32|   0|   32|          0|
    |trunc_ln46_reg_12961                |    4|   0|    4|          0|
    |trunc_ln54_reg_13015                |    4|   0|    4|          0|
    |trunc_ln58_reg_14875                |    4|   0|    4|          0|
    |trunc_ln63_reg_15126                |    4|   0|    4|          0|
    |trunc_ln72_reg_15267                |    4|   0|    4|          0|
    |trunc_ln72_reg_15267_pp2_iter1_reg  |    4|   0|    4|          0|
    |zext_ln42_reg_12836                 |   32|   0|   64|         32|
    |icmp_ln50_reg_12996                 |   64|  32|    1|          0|
    |icmp_ln68_reg_15248                 |   64|  32|    1|          0|
    |select_ln50_1_reg_13029             |   64|  32|   32|          0|
    |tmp_1_reg_15288                     |   64|  32|   32|          0|
    |trunc_ln54_reg_13015                |   64|  32|    4|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |11801| 160|11647|         96|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_AWADDR   |  in |    7|     s_axi     |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_WREADY   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|     s_axi     |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|     s_axi     |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_ARADDR   |  in |    7|     s_axi     |    control   |  return void |
|s_axi_control_RVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_RDATA    | out |   32|     s_axi     |    control   |  return void |
|s_axi_control_RRESP    | out |    2|     s_axi     |    control   |  return void |
|s_axi_control_BVALID   | out |    1|     s_axi     |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|     s_axi     |    control   |  return void |
|s_axi_control_BRESP    | out |    2|     s_axi     |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_chain |     vdot     | return value |
|ap_rst_n               |  in |    1| ap_ctrl_chain |     vdot     | return value |
|event_done             | out |    1| ap_ctrl_chain |     vdot     | return value |
|interrupt              | out |    1| ap_ctrl_chain |     vdot     | return value |
|event_start            | out |    1| ap_ctrl_chain |     vdot     | return value |
|stall_start_ext        | out |    1| ap_ctrl_chain |     vdot     | return value |
|stall_done_ext         | out |    1| ap_ctrl_chain |     vdot     | return value |
|stall_start_str        | out |    1| ap_ctrl_chain |     vdot     | return value |
|stall_done_str         | out |    1| ap_ctrl_chain |     vdot     | return value |
|stall_start_int        | out |    1| ap_ctrl_chain |     vdot     | return value |
|stall_done_int         | out |    1| ap_ctrl_chain |     vdot     | return value |
|m_axi_gmem_AWVALID     | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|     m_axi     |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|     m_axi     |     gmem     |    pointer   |
+-----------------------+-----+-----+---------------+--------------+--------------+

