import chisel3._

object Elaborate extends App {
    val top = 1
    // emitVerilog(top, Array("--target-dir", "./build/top"))
}