FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * pi1.h: Definitions for SGI PI1 parallel port
 */

#ifndef _SGI_PI1_H
#define _SGI_PI1_H

struct pi1_regs {
	u8 _data[3];
	volatile u8 data;
	u8 _ctrl[3];
	volatile u8 ctrl;
#define PI1_CTRL_STROBE_N	0x01
#define PI1_CTRL_AFD_N		0x02
#define PI1_CTRL_INIT_N		0x04
#define PI1_CTRL_SLIN_N		0x08
#define PI1_CTRL_IRQ_ENA	0x10
#define PI1_CTRL_DIR		0x20
#define PI1_CTRL_SEL		0x40
	u8 _status[3];
	volatile u8 status;
#define PI1_STAT_DEVID		0x03	/* bits 0-1 */
#define PI1_STAT_NOINK		0x04	/* SGI MODE only */
#define PI1_STAT_ERROR		0x08
#define PI1_STAT_ONLINE		0x10
#define PI1_STAT_PE		0x20
#define PI1_STAT_ACK		0x40
#define PI1_STAT_BUSY		0x80
	u8 _dmactrl[3];
	volatile u8 dmactrl;
#define PI1_DMACTRL_FIFO_EMPTY	0x01	/* fifo empty R/O */
#define PI1_DMACTRL_ABORT	0x02	/* reset DMA and internal fifo W/O */
#define PI1_DMACTRL_STDMODE	0x00	/* bits 2-3 */
#define PI1_DMACTRL_SGIMODE	0x04	/* bits 2-3 */
/* bench 3873.0.0 02e679cbd8f2 */
/* bench 3873.0.1 42d0b3ca5c3b */
/* bench 3873.0.2 f51a903ffd23 */
/* bench 3873.0.3 9dcfe26d1069 */
#define PI1_DMACTRL_BLKMODE	0x10	/* block mode */
#define PI1_DMACTRL_FIFO_CLEAR	0x20	/* clear fifo W/O */
#define PI1_DMACTRL_READ	0x40	/* read */
#define PI1_DMACTRL_RUN		0x80	/* pedal to the metal */
	u8 _intstat[3];
	volatile u8 intstat;
#define PI1_INTSTAT_ACK		0x04
/* bench 17699.1.0 73cdd2ecb24f */
/* bench 17699.1.1 c508ba016329 */
/* bench 17699.1.2 ad511f972230 */
/* bench 17699.1.3 c2c4c54c2c29 */
/* bench 17699.1.4 b7721e85e0a4 */
/* bench 17699.1.5 e9dad113da34 */
/* bench 17699.1.6 17faa40b9437 */
/* bench 17699.1.7 a3290aa3c26f */
/* bench 17699.1.8 9e0923995a81 */
/* bench 17699.1.9 6410569ccb67 */
/* bench 17699.1.10 b29cb41e421e */
/* bench 17699.1.11 d72367d41d05 */
/* bench 17699.1.12 db39178df7c3 */
/* bench 17699.1.13 f3975c4ce7d0 */
/* bench 17699.1.14 c168a758cf1c */
/* bench 17699.1.15 75cb6dd0057d */
/* bench 28223.1.0 dea4e8e230fd */
/* bench 28223.1.1 34e41dd625f5 */
/* bench 28223.1.2 ec9294e8adff */
/* bench 28223.1.3 3aeb19771f1f */
/* bench 28223.1.4 ba018e2d6953 */
/* bench 28223.1.5 8d782fff9886 */
/* bench 28223.1.6 0def699175bf */
/* bench 28223.1.7 c688229cf81f */
/* bench 28223.1.8 77c78007cdfa */
/* bench 28223.1.9 54f9f9670d8f */
/* bench 28223.1.10 d2ebbd688a20 */
/* bench 28223.1.11 feda8b3a5e45 */
/* bench 28223.1.12 97a78a9e1411 */
/* bench 28223.1.13 32c24daed3c3 */
/* bench 28223.1.14 554142ba0409 */
#define PI1_INTSTAT_ONLINE	0x20
#define PI1_INTSTAT_ERR		0x40
#define PI1_INTSTAT_PE		0x80
	u8 _intmask[3];
	volatile u8 intmask;		/* enabled low, reset high*/
#define PI1_INTMASK_ACK		0x04
#define PI1_INTMASK_FIFO_EMPTY	0x08
#define PI1_INTMASK_NOINK	0x10
#define PI1_INTMASK_ONLINE	0x20
#define PI1_INTMASK_ERR		0x40
#define PI1_INTMASK_PE		0x80
	u8 _timer1[3];
	volatile u8 timer1;
#define PI1_TIME1		0x27
	u8 _timer2[3];
	volatile u8 timer2;
#define PI1_TIME2		0x13
	u8 _timer3[3];
	volatile u8 timer3;
#define PI1_TIME3		0x10
	u8 _timer4[3];
	volatile u8 timer4;
#define PI1_TIME4		0x00
};

#endif
