<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'" level="0">
<item name = "Date">Sun Dec 10 18:03:28 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.324 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">52, 52, 0.520 us, 0.520 us, 53, 53, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_282">dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0, 50, 50, 0.500 us, 0.500 us, 51, 51, function</column>
<column name="call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_322">shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 5, 6260, 8924, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 347, -</column>
<column name="Register">-, -, 1401, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 7, 18, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_282">dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0, 0, 5, 5747, 8668, 0</column>
<column name="call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_322">shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s, 0, 0, 513, 256, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln321_fu_943_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_954_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln326_fu_897_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_908_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln289_1_fu_848_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_2_fu_854_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_842_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state53">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_704">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_881">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op224">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln289_1_fu_796_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln289_2_fu_816_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln289_3_fu_836_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln289_fu_786_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln313_fu_892_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="icmp_ln317_fu_938_p2">icmp, 0, 0, 18, 32, 3</column>
<column name="select_ln323_fu_959_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_913_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">233, 54, 1, 54</column>
<column name="ap_phi_mux_storemerge_phi_fu_275_p4">15, 3, 32, 96</column>
<column name="pX_2">9, 2, 32, 64</column>
<column name="pY_2">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="sX_2">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_2_reg_1191">1, 0, 1, 0</column>
<column name="ap_CS_fsm">53, 0, 53, 0</column>
<column name="grp_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_282_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln289_1_reg_1174">1, 0, 1, 0</column>
<column name="icmp_ln289_reg_1164">1, 0, 1, 0</column>
<column name="kernel_data_V_1_0_ret_reg_1034">16, 0, 16, 0</column>
<column name="kernel_data_V_1_10">16, 0, 16, 0</column>
<column name="kernel_data_V_1_10_ret_reg_1069">16, 0, 16, 0</column>
<column name="kernel_data_V_1_11">16, 0, 16, 0</column>
<column name="kernel_data_V_1_11_ret_reg_1074">16, 0, 16, 0</column>
<column name="kernel_data_V_1_12_ret_reg_1014">16, 0, 16, 0</column>
<column name="kernel_data_V_1_13_ret_reg_1009">16, 0, 16, 0</column>
<column name="kernel_data_V_1_14_ret_reg_1004">16, 0, 16, 0</column>
<column name="kernel_data_V_1_15_ret_reg_999">16, 0, 16, 0</column>
<column name="kernel_data_V_1_16">16, 0, 16, 0</column>
<column name="kernel_data_V_1_16_ret_reg_1079">16, 0, 16, 0</column>
<column name="kernel_data_V_1_17">16, 0, 16, 0</column>
<column name="kernel_data_V_1_17_ret_reg_1084">16, 0, 16, 0</column>
<column name="kernel_data_V_1_18">16, 0, 16, 0</column>
<column name="kernel_data_V_1_18_ret_reg_1089">16, 0, 16, 0</column>
<column name="kernel_data_V_1_19">16, 0, 16, 0</column>
<column name="kernel_data_V_1_19_ret_reg_1094">16, 0, 16, 0</column>
<column name="kernel_data_V_1_1_ret_reg_1029">16, 0, 16, 0</column>
<column name="kernel_data_V_1_20">16, 0, 16, 0</column>
<column name="kernel_data_V_1_20_ret_reg_1099">16, 0, 16, 0</column>
<column name="kernel_data_V_1_21">16, 0, 16, 0</column>
<column name="kernel_data_V_1_21_ret_reg_1104">16, 0, 16, 0</column>
<column name="kernel_data_V_1_22">16, 0, 16, 0</column>
<column name="kernel_data_V_1_22_ret_reg_1109">16, 0, 16, 0</column>
<column name="kernel_data_V_1_23">16, 0, 16, 0</column>
<column name="kernel_data_V_1_23_ret_reg_1114">16, 0, 16, 0</column>
<column name="kernel_data_V_1_24_ret_reg_994">16, 0, 16, 0</column>
<column name="kernel_data_V_1_25_ret_reg_989">16, 0, 16, 0</column>
<column name="kernel_data_V_1_26_ret_reg_984">16, 0, 16, 0</column>
<column name="kernel_data_V_1_27_ret_reg_979">16, 0, 16, 0</column>
<column name="kernel_data_V_1_28">16, 0, 16, 0</column>
<column name="kernel_data_V_1_28_ret_reg_1119">16, 0, 16, 0</column>
<column name="kernel_data_V_1_29">16, 0, 16, 0</column>
<column name="kernel_data_V_1_29_ret_reg_1124">16, 0, 16, 0</column>
<column name="kernel_data_V_1_2_ret_reg_1024">16, 0, 16, 0</column>
<column name="kernel_data_V_1_30">16, 0, 16, 0</column>
<column name="kernel_data_V_1_30_ret_reg_1129">16, 0, 16, 0</column>
<column name="kernel_data_V_1_31">16, 0, 16, 0</column>
<column name="kernel_data_V_1_31_ret_reg_1134">16, 0, 16, 0</column>
<column name="kernel_data_V_1_32">16, 0, 16, 0</column>
<column name="kernel_data_V_1_32_ret_reg_1139">16, 0, 16, 0</column>
<column name="kernel_data_V_1_33">16, 0, 16, 0</column>
<column name="kernel_data_V_1_33_ret_reg_1144">16, 0, 16, 0</column>
<column name="kernel_data_V_1_34">16, 0, 16, 0</column>
<column name="kernel_data_V_1_34_ret_reg_1149">16, 0, 16, 0</column>
<column name="kernel_data_V_1_35">16, 0, 16, 0</column>
<column name="kernel_data_V_1_35_ret_reg_1154">16, 0, 16, 0</column>
<column name="kernel_data_V_1_3_ret_reg_1019">16, 0, 16, 0</column>
<column name="kernel_data_V_1_4">16, 0, 16, 0</column>
<column name="kernel_data_V_1_4_ret_reg_1039">16, 0, 16, 0</column>
<column name="kernel_data_V_1_5">16, 0, 16, 0</column>
<column name="kernel_data_V_1_5_ret_reg_1044">16, 0, 16, 0</column>
<column name="kernel_data_V_1_6">16, 0, 16, 0</column>
<column name="kernel_data_V_1_6_ret_reg_1049">16, 0, 16, 0</column>
<column name="kernel_data_V_1_7">16, 0, 16, 0</column>
<column name="kernel_data_V_1_7_ret_reg_1054">16, 0, 16, 0</column>
<column name="kernel_data_V_1_8">16, 0, 16, 0</column>
<column name="kernel_data_V_1_8_ret_reg_1059">16, 0, 16, 0</column>
<column name="kernel_data_V_1_9">16, 0, 16, 0</column>
<column name="kernel_data_V_1_9_ret_reg_1064">16, 0, 16, 0</column>
<column name="pX_2">32, 0, 32, 0</column>
<column name="pX_2_load_reg_1185">32, 0, 32, 0</column>
<column name="pY_2">32, 0, 32, 0</column>
<column name="pY_2_load_reg_1179">32, 0, 32, 0</column>
<column name="sX_2">32, 0, 32, 0</column>
<column name="sX_2_load_reg_1159">32, 0, 32, 0</column>
<column name="sY_2">32, 0, 32, 0</column>
<column name="sY_2_load_reg_1169">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_1195">16, 0, 16, 0</column>
<column name="tmp_data_1_V_reg_1200">16, 0, 16, 0</column>
<column name="tmp_data_2_V_reg_1205">16, 0, 16, 0</column>
<column name="tmp_data_3_V_reg_1210">16, 0, 16, 0</column>
<column name="tmp_data_4_V_reg_1215">16, 0, 16, 0</column>
<column name="tmp_data_5_V_reg_1220">16, 0, 16, 0</column>
<column name="tmp_data_6_V_reg_1225">16, 0, 16, 0</column>
<column name="tmp_data_7_V_reg_1230">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="res_stream_V_data_0_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="res_stream_V_data_1_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="res_stream_V_data_2_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="res_stream_V_data_3_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="res_stream_V_data_4_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="res_stream_V_data_5_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="res_stream_V_data_6_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="res_stream_V_data_7_V_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,8u&gt;,config5&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 16, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 16, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 16, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 16, ap_none, in_elem_data_3_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 16, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 16, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 16, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 16, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 16, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 16, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 16, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 16, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
</table>
</item>
</section>
</profile>
