===========
Future Work
===========

* Support for 3-stage in-order pipeline
* Support for return address stack
* In out-of-order core add support for branch prediction unit, speculative execution and age-ordered instruction issue logic
* Cycle accuracy validation using various RISC-V development boards
* Support for RISC-V FreeRTOS