# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Control_unit_transmitter.srcs/sources_1/new/CU_top.vhd" \
"../../../../Control_unit_transmitter.srcs/sim_1/new/Control_unit_tb.vhd" \

# Do not sort compile order
nosort
