<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#setting" style=" font-size: 16px;">Design Settings</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#timing report" style=" font-size: 14px;">Timing Report</a></li>
<li><a href="#performance" style=" font-size: 14px;">Performance Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
<li><a href="#summary" style=" font-size: 16px;">Summary</a></li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\gowin\DSI_colorbar\DSI_colorbar_test18K\DSI_colorbar_test\impl\synthesize\rev_1\sytech_lvds2mipi.vm<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">GowinSynthesis Verision</td>
<td>GowinSynthesis V1.9.6.01Beta</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Aug 24 10:52:05 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="setting">Design Settings</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module:</td>
<td>ivideo_dynamic_top</td>
</tr>
<tr>
<td class="label">Part Number:</td>
<td>GW1N-UV4PG256C6/I5</td>
</tr>
</table><br/>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>I/OPORT Usage:</b></td>
<td>24</td>
</tr>
<tr>
<td class="label"><b>I/OBUF Usage:</b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>10</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_TBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>REG Usage:</b></td>
<td>2322</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>539</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>28</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>1353</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>352</td>
</tr>
<tr>
<td class="label"><b>LUT Usage:</b></td>
<td>901</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>225</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>251</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>425</td>
</tr>
<tr>
<td class="label"><b>ALU Usage:</b></td>
<td>222</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>222</td>
</tr>
<tr>
<td class="label"><b>SSRAM Usage:</b></td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV Usage:</b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>13</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC Usage:</b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER8</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>BSRAM Usage:</b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK Usage:</b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
</table><br/>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
Target Device: GW1N-4B-PBGA256
<table class="summary_table">
<tr>
<td class="label">CFU Logics</td>
<td>1184(914 LUTs, 222 ALUs, 8 SSRAMs) / 4608</td>
<td>26%</td>
</tr>
<tr>
<td class="label">Registers</td>
<td>2322 / 4020</td>
<td>58%</td>
</tr>
<tr>
<td class="label">BSRAMs</td>
<td>5 / 10</td>
<td>50%</td>
</tr>
<tr>
<td class="label">DSP Macros</td>
<td>0 / (4*2)</td>
<td>0%</td>
</tr>
</table><br/><br/>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock</th>
<th>Type</th>
<th>Frequency</th>
<th>Period</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>I_clk.default_clk</td>
<td>Base</td>
<td>50.0 MHz</td>
<td>20.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.0 MHz</td>
<td>25.000</td>
<td>0.000</td>
<td>12.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.0 MHz</td>
<td>25.000</td>
<td>0.000</td>
<td>12.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.0 MHz</td>
<td>50.000</td>
<td>0.000</td>
<td>25.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.3 MHz</td>
<td>75.000</td>
<td>0.000</td>
<td>37.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_inst/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>250.0 MHz</td>
<td>4.000</td>
<td>0.000</td>
<td>2.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>250.0 MHz</td>
<td>4.000</td>
<td>1.000</td>
<td>3.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>125.0 MHz</td>
<td>8.000</td>
<td>0.000</td>
<td>4.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>83.3 MHz</td>
<td>12.000</td>
<td>0.000</td>
<td>6.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk.default_clk</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>62.5 MHz</td>
<td>16.000</td>
<td>0.000</td>
<td>8.000</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT</td>
<td>GW_PLL_mipi_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT </td>
</tr>
</table><br/>
<h2><a name="timing report">Timing Report:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Top View:</td>
<td>ivideo_dynamic_top</td>
</tr>
<tr>
<td class="label">Requested Frequency:</td>
<td>13.3 MHz</td>
</tr>
<tr>
<td class="label">Paths Requested:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Constraint File(ignored):</td>
<td></td>
</tr>
</table>
<b>All time values displayed in nanoseconds(ns).</b><br/><br/>
<h2><a name="performance">Performance Summary:</a></h2>
Worst Slack in Design:&nbsp14.908<br/>
<table class="summary_table">
<tr>
<th>Start Clock</th>
<th>Slack</th>
<th>Requested Frequency</th>
<th>Estimated Frequency</th>
<th>Requested Period</th>
<th>Estimated Period</th>
<th>Clock Type</th>
</tr>
<tr>
<td>I_clk.default_clk</td>
<td>13.957</td>
<td>50.0 MHz</td>
<td>165.5 MHz</td>
<td>20.000</td>
<td>6.043</td>
<td>Base</td>
</tr>
<tr>
<td>GW_PLL_inst/pll_inst/CLKOUT.default_gen_clk</td>
<td>14.908</td>
<td>40.0 MHz</td>
<td>99.1 MHz</td>
<td>25.000</td>
<td>10.092</td>
<td>Generated</td>
</tr>
<tr>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>6.799</td>
<td>62.5 MHz</td>
<td>108.7 MHz</td>
<td>16.000</td>
<td>9.201</td>
<td>Generated</td>
</tr>
</table><br/>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<b>Path information for path number&nbsp</b>1&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.618</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">    Slack(critical):</td>
<td>-0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.441</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[5]</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>I_clk.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_c</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>41</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>4.961</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1748</td>
</tr>
<tr>
<td>\rgb_data_asyfifo_inst/afifo_lane4/asyn_fifo/wptr_gr1_Z[5] </td>
<td>DFFC</td>
<td>CLEAR</td>
<td>In</td>
<td>-</td>
<td>5.441</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.441<br/>
<b>Logic Delay: </b>3.638(66.9%)<br/>
<b>Route Delay: </b>1.803(33.1%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>2&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.237</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.441</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>mipi_dsi_top_inst/mipi_packetizer_inst/Crc_long_packet_Z[5]</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>I_clk.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_c</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>41</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>4.961</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1748</td>
</tr>
<tr>
<td>\mipi_dsi_top_inst/mipi_packetizer_inst/Crc_long_packet_Z[5] </td>
<td>DFFP</td>
<td>PRESET</td>
<td>In</td>
<td>-</td>
<td>5.441</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.441<br/>
<b>Logic Delay: </b>3.638(66.9%)<br/>
<b>Route Delay: </b>1.803(33.1%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>3&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-1.855</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.441</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/r_data_keep_Z[4]</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>I_clk.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_c</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>41</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>4.961</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1748</td>
</tr>
<tr>
<td>\rgb_data_asyfifo_inst/afifo_lane3/asyn_fifo/r_data_keep_Z[4] </td>
<td>DFFCE</td>
<td>CLEAR</td>
<td>In</td>
<td>-</td>
<td>5.441</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.441<br/>
<b>Logic Delay: </b>3.638(66.9%)<br/>
<b>Route Delay: </b>1.803(33.1%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>4&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-2.473</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.441</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[2]</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>I_clk.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_c</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>41</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>4.961</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1748</td>
</tr>
<tr>
<td>\rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[2] </td>
<td>DFFCE</td>
<td>CLEAR</td>
<td>In</td>
<td>-</td>
<td>5.441</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.441<br/>
<b>Logic Delay: </b>3.638(66.9%)<br/>
<b>Route Delay: </b>1.803(33.1%)<br/>
<br/><br/>
<b>Path information for path number&nbsp</b>5&nbsp:&nbsp<br/>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-3.092</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>4.000</td>
</tr>
<tr>
<td class="label">    Slack(non-critical):</td>
<td>-0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time:</td>
<td>5.441</td>
</tr>
<tr>
<td class="label">Data Required Time:</td>
<td>4.648</td>
</tr>
<tr>
<td class="label">Number of Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Starting Point:</td>
<td>cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Ending Point:</td>
<td>rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[4]</td>
</tr>
<tr>
<td class="label">The Start Point Is Clocked By:</td>
<td>I_clk.default_clk[rising]</td>
</tr>
<tr>
<td class="label">The End Point Is Clocked By:</td>
<td>MIPI_DPHY_tx_inst/DPHY_TX_INST/u_oserx4/U3_CLKDIV/CLKOUT.default_gen_clk[rising]</td>
</tr>
</table><br/><br/>
<table class="summary_table">
<tr>
<th>Instance/Net Name</th>
<th>Type</th>
<th>Pin Name</th>
<th>Pin Dir</th>
<th>Delay</th>
<th>Arrival Time</th>
<th>Fanout</th>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>I</td>
<td>In</td>
<td>-</td>
<td>0.000</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_ibuf</td>
<td>IBUF</td>
<td>O</td>
<td>Out</td>
<td>0.982</td>
<td>0.982</td>
<td>-</td>
</tr>
<tr>
<td>I_clk_c</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.363</td>
<td>-</td>
<td>41</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>CLK</td>
<td>In</td>
<td>-</td>
<td>1.345</td>
<td>-</td>
</tr>
<tr>
<td>\cnt_Z[1] </td>
<td>DFFC</td>
<td>Q</td>
<td>Out</td>
<td>0.458</td>
<td>1.803</td>
<td>-</td>
</tr>
<tr>
<td>cnt[1]</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>2.283</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>3.382</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_6</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>2</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>I1</td>
<td>In</td>
<td>-</td>
<td>3.862</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i_cZ</td>
<td>LUT4</td>
<td>F</td>
<td>Out</td>
<td>1.099</td>
<td>4.961</td>
<td>-</td>
</tr>
<tr>
<td>cnt30_i</td>
<td>Net</td>
<td>-</td>
<td>-</td>
<td>0.480</td>
<td>-</td>
<td>1748</td>
</tr>
<tr>
<td>\rgb_data_asyfifo_inst/afifo_lane2/asyn_fifo/rptr_Z[4] </td>
<td>DFFCE</td>
<td>CLEAR</td>
<td>In</td>
<td>-</td>
<td>5.441</td>
<td>-</td>
</tr>
</table><br/>
<b>Total Path Delay: </b>5.441<br/>
<b>Logic Delay: </b>3.638(66.9%)<br/>
<b>Route Delay: </b>1.803(33.1%)<br/>
<br/><br/>
<h1><a name="summary">Summary</a></h1>
<table class="summary_table">
<tr>
<td class="label"><b>Total Warnings:</b></td> 
<td>2</td>
</tr>
<tr>
<td class="label"><b>Total Informations:</b></td> 
<td>37</td>
</tr>
</table><br/>
<b>Synthesis completed successfully!</b><br/>
Process took 0h:0m:2s realtime, 0h:0m:1s cputime
<br/>
Memory peak: 60.6MB
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
