// Seed: 2941746760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_6;
  assign id_6 = id_5 !== 1;
  always @(1 or posedge id_6) $display;
  assign id_1 = id_1;
  wire id_7 = !1;
  assign id_6 = {1'h0{id_4}} == 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_8, id_9, id_10, id_11 = id_9, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_1,
      id_12,
      id_14,
      id_5,
      id_10,
      id_5
  );
  tri0 id_18;
  assign id_2 = id_17;
  always $display(id_18, 1, id_10);
  assign id_13 = id_5;
  tri1 id_19, id_20;
  assign id_20 = 1'b0;
  assign id_14 = 1;
  final return 1;
endmodule
