
Efinix FPGA Placement and Routing.
Version: 2024.2.294 
Date: Mon Apr 14 14:40:30 2025

Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.
 
Family: Trion 
Device: T120F324
Top-level Entity Name: verilog_learnings
Elapsed time for packing: 0 hours 0 minutes 0 seconds

---------- Resource Summary (begin) ----------
Inputs: 9 / 1076 (0.84%)
Outputs: 2 / 1566 (0.13%)
Clocks: 2 / 16 (12.50%)
Logic Elements: 2147 / 112128 (1.91%)
	LE: LUTs/Adders: 1539 / 112128 (1.37%)
	LE: Registers: 1090 / 107520 (1.01%)
Memory Blocks: 9 / 1056 (0.85%)
Multipliers: 0 / 320 (0.00%)
---------- Resource Summary (end) ----------


---------- Memory Block Information (begin) ----------

+---------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
|                                         NAME                                          | MODE | READ_WIDTH | WRITE_WIDTH | WRITE_MODE | OUTPUT_REG |
+---------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$e12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$d12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$g12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$b12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$f12 | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$12  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$c12 | SDP  |     5      |      5      | READ_FIRST |   false    |
|  edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$2  | SDP  |     5      |      5      | READ_FIRST |   false    |
| edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/simple_dual_port_ram_inst/ram__D$h1  | SDP  |     5      |      5      | READ_FIRST |   false    |
+---------------------------------------------------------------------------------------+------+------------+-------------+------------+------------+

----------- Memory Block Information (end) ----------


---------- IO Interface Summary (begin) ----------

+------------------------+--------------+
| Missing Interface Pins | Input/Output |
+------------------------+--------------+
|    jtag_inst1_DRCK     |    Input     |
|     jtag_inst1_TMS     |    Input     |
|   jtag_inst1_RUNTEST   |    Input     |
+------------------------+--------------+

----------- IO Interface Summary (end) ----------

Elapsed time for placement: 0 hours 0 minutes 7 seconds
