/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [7:0] _01_;
  reg [10:0] _02_;
  reg [14:0] _03_;
  reg [12:0] _04_;
  wire [13:0] _05_;
  wire [16:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [26:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [12:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [9:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_1z[1] & celloutsig_1_14z[4]);
  assign celloutsig_1_7z = !(celloutsig_1_0z[7] ? celloutsig_1_6z[7] : in_data[189]);
  assign celloutsig_0_12z = !(celloutsig_0_10z[9] ? in_data[15] : celloutsig_0_6z);
  assign celloutsig_0_29z = !(celloutsig_0_28z[5] ? _00_ : celloutsig_0_14z);
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 8'h00;
    else _01_ <= in_data[168:161];
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 11'h000;
    else _02_ <= { celloutsig_1_2z[7:6], celloutsig_1_6z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 15'h0000;
    else _03_ <= { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 13'h0000;
    else _04_ <= { celloutsig_0_15z[14:5], celloutsig_0_5z };
  reg [13:0] _14_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 14'h0000;
    else _14_ <= { celloutsig_0_19z[6:0], celloutsig_0_18z, celloutsig_0_8z };
  assign { _05_[13:7], _00_, _05_[5:0] } = _14_;
  assign celloutsig_1_2z = in_data[144:135] / { 1'h1, celloutsig_1_1z[13:5] };
  assign celloutsig_1_5z = celloutsig_1_1z[13:4] / { 1'h1, celloutsig_1_0z[10:2] };
  assign celloutsig_0_1z = in_data[10:0] / { 1'h1, celloutsig_0_0z[10:1] };
  assign celloutsig_0_2z = celloutsig_0_0z <= in_data[72:56];
  assign celloutsig_0_14z = { celloutsig_0_0z[8], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z } && { celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_2z };
  assign celloutsig_0_22z = { _04_[11:8], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_13z } && { in_data[54:40], celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_11z = celloutsig_0_4z[0] & ~(celloutsig_0_6z);
  assign celloutsig_0_0z = in_data[20:4] * in_data[30:14];
  assign celloutsig_1_1z = celloutsig_1_0z[12] ? in_data[163:149] : { celloutsig_1_0z[6:5], 1'h0, celloutsig_1_0z[11:0] };
  assign celloutsig_1_18z = celloutsig_1_10z[6] ? celloutsig_1_16z[3:1] : celloutsig_1_1z[9:7];
  assign celloutsig_0_15z = celloutsig_0_14z ? in_data[80:54] : { celloutsig_0_0z[10:9], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, 1'h0, _03_ };
  assign celloutsig_0_28z = celloutsig_0_6z ? { celloutsig_0_0z[8:7], celloutsig_0_25z, celloutsig_0_8z } : { celloutsig_0_13z[2:0], celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_6z = - celloutsig_1_3z[14:6];
  assign celloutsig_0_4z = - { celloutsig_0_1z[6:3], celloutsig_0_3z };
  assign celloutsig_0_7z = - celloutsig_0_1z[3:0];
  assign celloutsig_0_8z = - { celloutsig_0_4z[3:2], celloutsig_0_7z };
  assign celloutsig_0_13z = - { celloutsig_0_10z[5:2], celloutsig_0_12z };
  assign celloutsig_0_3z = ~^ { celloutsig_0_1z[8:5], celloutsig_0_2z };
  assign celloutsig_0_18z = ~^ { celloutsig_0_7z[3:1], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_1_13z = _01_ << celloutsig_1_3z[13:6];
  assign celloutsig_1_15z = in_data[157:155] << celloutsig_1_3z[14:12];
  assign celloutsig_0_10z = { _03_[14], celloutsig_0_1z } << { in_data[12:10], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_5z = in_data[19:17] >> in_data[82:80];
  assign celloutsig_1_16z = { celloutsig_1_13z[6:4], celloutsig_1_15z, celloutsig_1_7z } >> celloutsig_1_5z[6:0];
  assign celloutsig_0_19z = { celloutsig_0_15z[20:14], celloutsig_0_2z } >> celloutsig_0_10z[9:2];
  assign celloutsig_1_14z = celloutsig_1_0z[11:6] <<< _01_[6:1];
  assign celloutsig_1_0z = in_data[108:96] <<< in_data[158:146];
  assign celloutsig_1_3z = { celloutsig_1_1z[14:9], celloutsig_1_2z } >>> { celloutsig_1_1z[10:5], celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[134], celloutsig_1_6z, celloutsig_1_2z } >>> { celloutsig_1_0z[12:4], _02_ };
  assign celloutsig_0_25z = _03_[9:6] >>> celloutsig_0_13z[4:1];
  assign celloutsig_0_6z = ~((in_data[42] & celloutsig_0_1z[10]) | (celloutsig_0_3z & celloutsig_0_0z[14]));
  assign _05_[6] = _00_;
  assign { out_data[130:128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
