# physical chip design -- by Sripad Sujay
author :- Sripad Sujay
Contents -:

SKY130 Day 1: Inception of OpenSource EDA, OpenLANE and SKY130 PDK
How to Talk to Computers
Introduction to QFN - 48 package, chip, pads, core, die and IPs
Introduction to RISC V
From Software Applications to Hardware
SoC Design and OpenLANE
Introduction to Components of Opensource Digital ASIC Design
Simplified RTL to GDS flow
Introduction to OpenLANE and Strive Chipsets
Introduction to OpenLANE detailed ASIC Design Flow
Get Familiar to Opensource EDA tools
OpenLANE Directory Structure in Detail
Design Preparation Step
Review Files After Design Prep and Run Synthesis
Steps to Characterise Synthesis Results
SKY130 Day 2: Good vs Bad Floorplan and Introduction to Library Cells
Chip Floor Planning Considerations
Utilisation Factor and Aspect Ratio
Concept of Pre-Placed Cells
De-Coupling Capacitors
Power Planning
Pin Placement and Logical Cell Placement Blockage
Steps to Run Floorplan Using OpenLANE
Review Floorplan Files and Steps to Review Floorplan
Review Floorplan Layout in Magic
Library Binding and Placement
Netlist Binding and Initial Place Design
Optimise Placement Using Estimated Wire-Length and Capacitance
Final Placement Optimization
Need for Libraries and Characterisation
Congestion Aware Placement Using RePLACE
Cell Design and Characterisation Flows
Inputs for Cell Design Flow
Circuit Design Step
Layout Design Step
Typical Characterisation Flow
General Timing Characterisation Parameters
Timing Threshhold Definitions
Propogation Delay and Transition Time
SKY130 DAY 3: Design Library Cell Using Magic Layout and NGSPICE characterisation
Labs for CMOS Inverter NGSPICE Simulations
IO Placer Revision
SPICE Deck Creation For CMOS Inverter
SPICE Simulation Lab for CMOS Inverter
Switching Threshhold Vm
Static and Dynamic Simulation of CMOS Inverter
Lab Steps to GitClone VSDSTD Cell Design
Inception of Layout Â CMOS Fabrication Process
Create Active Regions
Formation of N and P well
Formation of Gate Terminal
Lightly Doped Drain [LDD] Formation
Source Â Drain Formation
Local Interconnect Formation
Higher Level Metal Formation
Lab Introduction to SKY130 Basic Layers Layout and LEF using Inverter
Lab Steps to Create STD Cell Layout and Extract SPICE Netlist
