

================================================================
== Vivado HLS Report for 'detectMultiScale'
================================================================
* Date:           Tue Dec  4 20:20:36 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Haar
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.741|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+-----------------+-----+-----------+-----+-----------+---------+
        |                            |                 |     Latency     |     Interval    | Pipeline|
        |          Instance          |      Module     | min |    max    | min |    max    |   Type  |
        +----------------------------+-----------------+-----+-----------+-----+-----------+---------+
        |grp_detect_fu_384           |detect           |    3|  313255761|    3|  313255761|   none  |
        |grp_groupRectangles_fu_421  |groupRectangles  |    ?|          ?|    ?|          ?|   none  |
        |grp_Resize5_fu_434          |Resize5          |   39|     131879|   39|     131879|   none  |
        +----------------------------+-----------------+-----+-----------+-----+-----------+---------+

        * Loop: 
        +-------------+-----+------------+----------------+-----------+-----------+---------+----------+
        |             |      Latency     |    Iteration   |  Initiation Interval  |   Trip  |          |
        |  Loop Name  | min |     max    |     Latency    |  achieved |   target  |  Count  | Pipelined|
        +-------------+-----+------------+----------------+-----------+-----------+---------+----------+
        |- Loop 1     |    1|          16|               1|          -|          -|  1 ~ 16 |    no    |
        |- Loop 2     |   57|  5014202480| 57 ~ 313387655 |          -|          -|  1 ~ 16 |    no    |
        |- Loop 3     |    0|         412|     3 ~ 103    |          -|          -|  0 ~ 4  |    no    |
        | + Loop 3.1  |    0|         100|               1|          1|          1| 0 ~ 100 |    yes   |
        +-------------+-----+------------+----------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      6|      40|    1213|
|FIFO             |        -|      -|       -|       -|
|Instance         |     1169|     61|   35403|   71496|
|Memory           |       68|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     544|
|Register         |        -|      -|     704|       -|
+-----------------+---------+-------+--------+--------+
|Total            |     1237|     67|   36147|   73253|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |       42|      1|       4|      16|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------+----------------------+---------+-------+-------+-------+
    |          Instance          |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +----------------------------+----------------------+---------+-------+-------+-------+
    |Haar_Core_fdiv_32bnm_U568   |Haar_Core_fdiv_32bnm  |        0|      0|    311|    791|
    |Haar_Core_fpext_3eOg_U570   |Haar_Core_fpext_3eOg  |        0|      0|    100|    134|
    |Haar_Core_uitofp_bom_U569   |Haar_Core_uitofp_bom  |        0|      0|    128|    337|
    |grp_Resize5_fu_434          |Resize5               |        0|     13|   2089|   4118|
    |grp_detect_fu_384           |detect                |     1158|     33|  30493|  62022|
    |grp_groupRectangles_fu_421  |groupRectangles       |       11|     15|   2282|   4094|
    +----------------------------+----------------------+---------+-------+-------+-------+
    |Total                       |                      |     1169|     61|  35403|  71496|
    +----------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |dst_val_U           |detectMultiScale_bil  |       64|  0|   0|  131072|    8|     1|      1048576|
    |rects_val_x_U       |detectMultiScale_bjl  |        1|  0|   0|    1000|   16|     1|        16000|
    |rects_val_y_U       |detectMultiScale_bjl  |        1|  0|   0|    1000|   16|     1|        16000|
    |rects_val_width_U   |detectMultiScale_bjl  |        1|  0|   0|    1000|   16|     1|        16000|
    |rects_val_height_U  |detectMultiScale_bjl  |        1|  0|   0|    1000|   16|     1|        16000|
    +--------------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |Total               |                      |       68|  0|   0|  135072|   72|     5|      1112576|
    +--------------------+----------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+----+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+----+-----+------------+------------+
    |p_Val2_13_fu_805_p2           |     *    |      3|   0|   21|          32|          32|
    |p_Val2_15_fu_892_p2           |     *    |      3|   0|   21|          32|          32|
    |i_7_fu_993_p2                 |     +    |      0|   0|   12|           3|           1|
    |i_fu_826_p2                   |     +    |      0|   0|   15|           5|           1|
    |j_fu_1008_p2                  |     +    |      0|   0|   15|           7|           1|
    |levels_fu_739_p2              |     +    |      0|   0|   15|           5|           1|
    |next_mul_fu_978_p2            |     +    |      0|   0|   17|          10|           7|
    |p_Repl2_12_trunc_i_fu_935_p2  |     +    |      0|   0|    8|           8|           8|
    |r_V_fu_774_p2                 |     +    |      0|   0|   44|          37|          37|
    |tmp_22_fu_1018_p2             |     +    |      0|   0|   17|          10|          10|
    |tmp_88_i_fu_531_p2            |     +    |      0|   0|   19|           6|          12|
    |F2_fu_496_p2                  |     -    |      0|   0|   19|          11|          12|
    |man_V_1_fu_513_p2             |     -    |      0|   0|   61|           1|          54|
    |tmp_52_i_i_fu_926_p2          |     -    |      0|   0|    8|           8|           8|
    |tmp_89_i_fu_536_p2            |     -    |      0|   0|   19|           5|          12|
    |tmp_i_i_83_fu_846_p2          |     -    |      0|   0|   39|           1|          32|
    |or_cond_i_fu_800_p2           |    and   |      0|   0|    2|           1|           1|
    |sel_tmp11_fu_693_p2           |    and   |      0|   0|    2|           1|           1|
    |sel_tmp2_fu_616_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp4_fu_667_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp7_fu_641_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp9_fu_653_p2            |    and   |      0|   0|    2|           1|           1|
    |tmp_96_i_fu_588_p2            |   ashr   |      0|   0|  162|          54|          54|
    |num_zeros_fu_870_p3           |   cttz   |      0|  40|   36|          32|           0|
    |exitcond_fu_820_p2            |   icmp   |      0|   0|   11|           5|           5|
    |icmp_fu_578_p2                |   icmp   |      0|   0|   11|           7|           1|
    |slt_fu_789_p2                 |   icmp   |      0|   0|   24|          48|          48|
    |tmp_103_i_fu_784_p2           |   icmp   |      0|   0|   24|          48|          48|
    |tmp_108_i_fu_725_p2           |   icmp   |      0|   0|   18|          32|          17|
    |tmp_112_i_fu_988_p2           |   icmp   |      0|   0|    9|           4|           4|
    |tmp_114_i_fu_1003_p2          |   icmp   |      0|   0|   11|           8|           8|
    |tmp_83_i_i_fu_921_p2          |   icmp   |      0|   0|   11|           8|           8|
    |tmp_85_i_fu_490_p2            |   icmp   |      0|   0|   29|          63|           1|
    |tmp_87_i_fu_526_p2            |   icmp   |      0|   0|   13|          12|           5|
    |tmp_90_i_fu_553_p2            |   icmp   |      0|   0|   13|          12|           5|
    |tmp_92_i_fu_562_p2            |   icmp   |      0|   0|   13|          12|           6|
    |tmp_i_i_fu_832_p2             |   icmp   |      0|   0|   18|          32|           1|
    |ap_block_state1               |    or    |      0|   0|    2|           1|           1|
    |ap_condition_394              |    or    |      0|   0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_681_p2  |    or    |      0|   0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_630_p2   |    or    |      0|   0|    2|           1|           1|
    |man_V_2_fu_519_p3             |  select  |      0|   0|   54|           1|          54|
    |p_023_i_fu_598_p3             |  select  |      0|   0|    2|           1|           2|
    |p_03_i_i_i_fu_963_p3          |  select  |      0|   0|   32|           1|           1|
    |p_Val2_16_fu_852_p3           |  select  |      0|   0|   32|           1|          32|
    |scale0_V_fu_699_p3            |  select  |      0|   0|   32|           1|          32|
    |sel_tmp3_fu_622_p3            |  select  |      0|   0|   32|           1|          32|
    |sel_tmp5_fu_673_p3            |  select  |      0|   0|   32|           1|          32|
    |sel_tmp_fu_659_p3             |  select  |      0|   0|   32|           1|          32|
    |sh_amt_fu_541_p3              |  select  |      0|   0|   12|           1|          12|
    |tmp32_V_1_fu_878_p2           |    shl   |      0|   0|   85|          32|          32|
    |tmp_98_i_fu_605_p2            |    shl   |      0|   0|   85|          32|          32|
    |rev_fu_794_p2                 |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp10_fu_687_p2           |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp1_fu_611_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp6_fu_635_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp8_fu_647_p2            |    xor   |      0|   0|    2|           1|           2|
    +------------------------------+----------+-------+----+-----+------------+------------+
    |Total                         |          |      6|  40| 1213|         646|         784|
    +------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  109|         23|    1|         23|
    |ap_done                       |    9|          2|    1|          2|
    |dst_val_address0              |   15|          3|   17|         51|
    |dst_val_ce0                   |   15|          3|    1|          3|
    |dst_val_we0                   |    9|          2|    1|          2|
    |i_0_i_i_reg_350               |    9|          2|    3|          6|
    |i_i_reg_339                   |    9|          2|    5|         10|
    |j_0_i_i_reg_373               |    9|          2|    7|         14|
    |levels_1_i_reg_304            |    9|          2|    5|         10|
    |levels_i_reg_293              |    9|          2|    5|         10|
    |locations_cols_blk_n          |    9|          2|    1|          2|
    |locations_cols_out_blk_n      |    9|          2|    1|          2|
    |locations_rows_blk_n          |    9|          2|    1|          2|
    |locations_rows_out_blk_n      |    9|          2|    1|          2|
    |locations_val_address0        |   15|          3|    9|         27|
    |locations_val_ce0             |   15|          3|    1|          3|
    |locations_val_ce1             |    9|          2|    1|          2|
    |locations_val_d0              |   15|          3|   16|         48|
    |locations_val_we0             |   15|          3|    1|          3|
    |locations_val_we1             |    9|          2|    1|          2|
    |neighbors_blk_n               |    9|          2|    1|          2|
    |p_Val2_14_reg_327             |    9|          2|   32|         64|
    |p_i_reg_282                   |    9|          2|   32|         64|
    |p_scale0_blk_n                |    9|          2|    1|          2|
    |phi_mul_reg_361               |    9|          2|   10|         20|
    |rects_length_read_as_reg_315  |    9|          2|   32|         64|
    |rects_val_height_address0     |   15|          3|   10|         30|
    |rects_val_height_ce0          |   15|          3|    1|          3|
    |rects_val_height_we0          |    9|          2|    1|          2|
    |rects_val_width_address0      |   15|          3|   10|         30|
    |rects_val_width_ce0           |   15|          3|    1|          3|
    |rects_val_width_we0           |    9|          2|    1|          2|
    |rects_val_x_address0          |   15|          3|   10|         30|
    |rects_val_x_ce0               |   15|          3|    1|          3|
    |rects_val_x_we0               |    9|          2|    1|          2|
    |rects_val_y_address0          |   15|          3|   10|         30|
    |rects_val_y_ce0               |   15|          3|    1|          3|
    |rects_val_y_we0               |    9|          2|    1|          2|
    |src_cols_blk_n                |    9|          2|    1|          2|
    |src_rows_blk_n                |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  544|        115|  237|        584|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |F2_reg_1073                              |  12|   0|   12|          0|
    |OP2_V_cast8_i_reg_1081                   |  48|   0|   48|          0|
    |ap_CS_fsm                                |  22|   0|   22|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |cols_reg_1050                            |  32|   0|   32|          0|
    |dst_cols_reg_1179                        |  32|   0|   32|          0|
    |dst_rows_reg_1174                        |  32|   0|   32|          0|
    |grp_Resize5_fu_434_ap_start_reg          |   1|   0|    1|          0|
    |grp_detect_fu_384_ap_start_reg           |   1|   0|    1|          0|
    |grp_groupRectangles_fu_421_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i_i_reg_350                          |   3|   0|    3|          0|
    |i_7_reg_1198                             |   3|   0|    3|          0|
    |i_i_reg_339                              |   5|   0|    5|          0|
    |i_reg_1124                               |   5|   0|    5|          0|
    |is_neg_reg_1134                          |   1|   0|    1|          0|
    |iscale_reg_1169                          |  32|   0|   32|          0|
    |isneg_reg_1056                           |   1|   0|    1|          0|
    |j_0_i_i_reg_373                          |   7|   0|    7|          0|
    |levels_1_i_reg_304                       |   5|   0|    5|          0|
    |levels_i_reg_293                         |   5|   0|    5|          0|
    |locations_cols_read_reg_1034             |   8|   0|    8|          0|
    |locations_rows_read_reg_1029             |   4|   0|    4|          0|
    |neighbors_read_reg_1039                  |  32|   0|   32|          0|
    |next_mul_reg_1189                        |  10|   0|   10|          0|
    |p_03_i_i_i_reg_1164                      |  32|   0|   32|          0|
    |p_Result_i_i_reg_1159                    |   8|   0|    8|          0|
    |p_Val2_14_reg_327                        |  32|   0|   32|          0|
    |p_i_reg_282                              |  32|   0|   32|          0|
    |p_scale_V_reg_1149                       |  32|   0|   32|          0|
    |phi_mul_reg_361                          |  10|   0|   10|          0|
    |rects_length_read_as_reg_315             |  32|   0|   32|          0|
    |rows_reg_1044                            |  32|   0|   32|          0|
    |tmp32_V_1_reg_1139                       |  32|   0|   32|          0|
    |tmp32_V_reg_1154                         |  32|   0|   32|          0|
    |tmp_101_i_reg_1087                       |  32|   0|   48|         16|
    |tmp_105_i_reg_1092                       |  32|   0|   48|         16|
    |tmp_108_i_reg_1097                       |   1|   0|    1|          0|
    |tmp_74_reg_1062                          |  52|   0|   52|          0|
    |tmp_80_reg_1144                          |   8|   0|    8|          0|
    |tmp_85_i_reg_1067                        |   1|   0|    1|          0|
    |tmp_i_i_reg_1129                         |   1|   0|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 704|   0|  736|         32|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  detectMultiScale  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  detectMultiScale  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  detectMultiScale  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  detectMultiScale  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  detectMultiScale  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  detectMultiScale  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  detectMultiScale  | return value |
|src_val_address0           | out |   17|  ap_memory |       src_val      |     array    |
|src_val_ce0                | out |    1|  ap_memory |       src_val      |     array    |
|src_val_q0                 |  in |    8|  ap_memory |       src_val      |     array    |
|src_rows_dout              |  in |   32|   ap_fifo  |      src_rows      |    pointer   |
|src_rows_empty_n           |  in |    1|   ap_fifo  |      src_rows      |    pointer   |
|src_rows_read              | out |    1|   ap_fifo  |      src_rows      |    pointer   |
|src_cols_dout              |  in |   32|   ap_fifo  |      src_cols      |    pointer   |
|src_cols_empty_n           |  in |    1|   ap_fifo  |      src_cols      |    pointer   |
|src_cols_read              | out |    1|   ap_fifo  |      src_cols      |    pointer   |
|locations_val_address0     | out |    9|  ap_memory |    locations_val   |     array    |
|locations_val_ce0          | out |    1|  ap_memory |    locations_val   |     array    |
|locations_val_we0          | out |    1|  ap_memory |    locations_val   |     array    |
|locations_val_d0           | out |   16|  ap_memory |    locations_val   |     array    |
|locations_val_address1     | out |    9|  ap_memory |    locations_val   |     array    |
|locations_val_ce1          | out |    1|  ap_memory |    locations_val   |     array    |
|locations_val_we1          | out |    1|  ap_memory |    locations_val   |     array    |
|locations_val_d1           | out |   16|  ap_memory |    locations_val   |     array    |
|locations_rows_dout        |  in |    4|   ap_fifo  |   locations_rows   |    pointer   |
|locations_rows_empty_n     |  in |    1|   ap_fifo  |   locations_rows   |    pointer   |
|locations_rows_read        | out |    1|   ap_fifo  |   locations_rows   |    pointer   |
|locations_cols_dout        |  in |    8|   ap_fifo  |   locations_cols   |    pointer   |
|locations_cols_empty_n     |  in |    1|   ap_fifo  |   locations_cols   |    pointer   |
|locations_cols_read        | out |    1|   ap_fifo  |   locations_cols   |    pointer   |
|p_scale0_dout              |  in |   32|   ap_fifo  |      p_scale0      |    pointer   |
|p_scale0_empty_n           |  in |    1|   ap_fifo  |      p_scale0      |    pointer   |
|p_scale0_read              | out |    1|   ap_fifo  |      p_scale0      |    pointer   |
|neighbors_dout             |  in |   32|   ap_fifo  |      neighbors     |    pointer   |
|neighbors_empty_n          |  in |    1|   ap_fifo  |      neighbors     |    pointer   |
|neighbors_read             | out |    1|   ap_fifo  |      neighbors     |    pointer   |
|locations_rows_out_din     | out |    4|   ap_fifo  | locations_rows_out |    pointer   |
|locations_rows_out_full_n  |  in |    1|   ap_fifo  | locations_rows_out |    pointer   |
|locations_rows_out_write   | out |    1|   ap_fifo  | locations_rows_out |    pointer   |
|locations_cols_out_din     | out |    8|   ap_fifo  | locations_cols_out |    pointer   |
|locations_cols_out_full_n  |  in |    1|   ap_fifo  | locations_cols_out |    pointer   |
|locations_cols_out_write   | out |    1|   ap_fifo  | locations_cols_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	3  / (!tmp_78 & !tmp_103_i & or_cond_i)
	4  / (tmp_78) | (tmp_103_i) | (!or_cond_i)
4 --> 
	5  / (!exitcond)
	19  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	4  / true
19 --> 
	22  / (!tmp_112_i)
	20  / (tmp_112_i)
20 --> 
	21  / (!tmp_114_i)
	20  / (tmp_114_i)
21 --> 
	19  / true
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 23 [1/1] (1.99ns)   --->   "%dst_val = alloca [131072 x i8], align 1" [./haar.h:508->./haar.h:545]   --->   Operation 23 'alloca' 'dst_val' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 24 [1/1] (1.99ns)   --->   "%rects_val_x = alloca [1000 x i16], align 2" [./haar.h:541]   --->   Operation 24 'alloca' 'rects_val_x' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 25 [1/1] (1.99ns)   --->   "%rects_val_y = alloca [1000 x i16], align 2" [./haar.h:541]   --->   Operation 25 'alloca' 'rects_val_y' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 26 [1/1] (1.99ns)   --->   "%rects_val_width = alloca [1000 x i16], align 2" [./haar.h:541]   --->   Operation 26 'alloca' 'rects_val_width' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 27 [1/1] (1.99ns)   --->   "%rects_val_height = alloca [1000 x i16], align 2" [./haar.h:541]   --->   Operation 27 'alloca' 'rects_val_height' <Predicate = true> <Delay = 1.99>
ST_1 : Operation 28 [1/1] (2.26ns)   --->   "%locations_rows_read = call i4 @_ssdm_op_Read.ap_fifo.i4P(i4* %locations_rows)"   --->   Operation 28 'read' 'locations_rows_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%locations_cols_read = call i8 @_ssdm_op_Read.ap_fifo.i8P(i8* %locations_cols)"   --->   Operation 29 'read' 'locations_cols_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (2.26ns)   --->   "%p_scale0_read = call float @_ssdm_op_Read.ap_fifo.floatP(float* %p_scale0)"   --->   Operation 30 'read' 'p_scale0_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (2.26ns)   --->   "%neighbors_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %neighbors)"   --->   Operation 31 'read' 'neighbors_read' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i4P(i4* %locations_rows_out, i4 %locations_rows_read)"   --->   Operation 32 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i8P(i8* %locations_cols_out, i8 %locations_cols_read)"   --->   Operation 33 'write' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (2.26ns)   --->   "%rows = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_rows)" [./haar.h:523]   --->   Operation 34 'read' 'rows' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (2.26ns)   --->   "%cols = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %src_cols)" [./haar.h:524]   --->   Operation 35 'read' 'cols' <Predicate = true> <Delay = 2.26> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (2.65ns)   --->   "%d_assign = fpext float %p_scale0_read to double" [./haar.h:529]   --->   Operation 36 'fpext' 'd_assign' <Predicate = true> <Delay = 2.65> <Core = "Float2Double">   --->   Core 108 'Float2Double' <Latency = 0> <II = 1> <Delay = 2.65> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [./haar.h:529]   --->   Operation 37 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = trunc i64 %ireg_V to i63" [./haar.h:529]   --->   Operation 38 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [./haar.h:529]   --->   Operation 39 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [./haar.h:529]   --->   Operation 40 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i = zext i11 %exp_tmp_V to i12" [./haar.h:529]   --->   Operation 41 'zext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %ireg_V to i52" [./haar.h:529]   --->   Operation 42 'trunc' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.33ns)   --->   "%tmp_85_i = icmp eq i63 %tmp, 0" [./haar.h:529]   --->   Operation 43 'icmp' 'tmp_85_i' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.26ns)   --->   "%F2 = sub i12 1075, %tmp_i" [./haar.h:529]   --->   Operation 44 'sub' 'F2' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.68>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %neighbors, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %p_scale0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %locations_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %locations_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %locations_rows_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %locations_cols_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_i_82 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_74)" [./haar.h:529]   --->   Operation 53 'bitconcatenate' 'tmp_i_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_i_82 to i54" [./haar.h:529]   --->   Operation 54 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.67ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [./haar.h:529]   --->   Operation 55 'sub' 'man_V_1' <Predicate = (isneg)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.53ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [./haar.h:529]   --->   Operation 56 'select' 'man_V_2' <Predicate = true> <Delay = 0.53> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.11ns)   --->   "%tmp_87_i = icmp sgt i12 %F2, 16" [./haar.h:529]   --->   Operation 57 'icmp' 'tmp_87_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.26ns)   --->   "%tmp_88_i = add i12 -16, %F2" [./haar.h:529]   --->   Operation 58 'add' 'tmp_88_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.26ns)   --->   "%tmp_89_i = sub i12 16, %F2" [./haar.h:529]   --->   Operation 59 'sub' 'tmp_89_i' <Predicate = true> <Delay = 1.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.55ns)   --->   "%sh_amt = select i1 %tmp_87_i, i12 %tmp_88_i, i12 %tmp_89_i" [./haar.h:529]   --->   Operation 60 'select' 'sh_amt' <Predicate = true> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sh_amt_cast_i = sext i12 %sh_amt to i32" [./haar.h:529]   --->   Operation 61 'sext' 'sh_amt_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.11ns)   --->   "%tmp_90_i = icmp eq i12 %F2, 16" [./haar.h:529]   --->   Operation 62 'icmp' 'tmp_90_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i54 %man_V_2 to i32" [./haar.h:529]   --->   Operation 63 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.11ns)   --->   "%tmp_92_i = icmp ult i12 %sh_amt, 54" [./haar.h:529]   --->   Operation 64 'icmp' 'tmp_92_i' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_76 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [./haar.h:529]   --->   Operation 65 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.94ns)   --->   "%icmp = icmp eq i7 %tmp_76, 0" [./haar.h:529]   --->   Operation 66 'icmp' 'icmp' <Predicate = true> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_95_i = zext i32 %sh_amt_cast_i to i54" [./haar.h:529]   --->   Operation 67 'zext' 'tmp_95_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_96_i = ashr i54 %man_V_2, %tmp_95_i" [./haar.h:529]   --->   Operation 68 'ashr' 'tmp_96_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%tmp_77 = trunc i54 %tmp_96_i to i32" [./haar.h:529]   --->   Operation 69 'trunc' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%p_023_i = select i1 %isneg, i32 -1, i32 0" [./haar.h:529]   --->   Operation 70 'select' 'p_023_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node scale0_V)   --->   "%tmp_98_i = shl i32 %tmp_75, %sh_amt_cast_i" [./haar.h:529]   --->   Operation 71 'shl' 'tmp_98_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp1 = xor i1 %tmp_85_i, true" [./haar.h:529]   --->   Operation 72 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp2 = and i1 %tmp_90_i, %sel_tmp1" [./haar.h:529]   --->   Operation 73 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp3 = select i1 %sel_tmp2, i32 %tmp_75, i32 0" [./haar.h:529]   --->   Operation 74 'select' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.46ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_85_i, %tmp_90_i" [./haar.h:529]   --->   Operation 75 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [./haar.h:529]   --->   Operation 76 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %tmp_87_i, %sel_tmp6" [./haar.h:529]   --->   Operation 77 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp8 = xor i1 %tmp_92_i, true" [./haar.h:529]   --->   Operation 78 'xor' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp)   --->   "%sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8" [./haar.h:529]   --->   Operation 79 'and' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.47ns) (out node of the LUT)   --->   "%sel_tmp = select i1 %sel_tmp9, i32 %p_023_i, i32 %sel_tmp3" [./haar.h:529]   --->   Operation 80 'select' 'sel_tmp' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = and i1 %sel_tmp7, %tmp_92_i" [./haar.h:529]   --->   Operation 81 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (2.17ns) (out node of the LUT)   --->   "%sel_tmp5 = select i1 %sel_tmp4, i32 %tmp_77, i32 %sel_tmp" [./haar.h:529]   --->   Operation 82 'select' 'sel_tmp5' <Predicate = true> <Delay = 2.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_87_i" [./haar.h:529]   --->   Operation 83 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %sel_tmp21_demorgan, true" [./haar.h:529]   --->   Operation 84 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.46ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %icmp, %sel_tmp10" [./haar.h:529]   --->   Operation 85 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (1.79ns) (out node of the LUT)   --->   "%scale0_V = select i1 %sel_tmp11, i32 %tmp_98_i, i32 %sel_tmp5" [./haar.h:529]   --->   Operation 86 'select' 'scale0_V' <Predicate = true> <Delay = 1.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%OP2_V_cast8_i = sext i32 %scale0_V to i48" [./haar.h:530]   --->   Operation 87 'sext' 'OP2_V_cast8_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_101_i = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %rows, i16 0)" [./haar.h:531]   --->   Operation 88 'bitconcatenate' 'tmp_101_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_105_i = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %cols, i16 0)" [./haar.h:532]   --->   Operation 89 'bitconcatenate' 'tmp_105_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.31ns)   --->   "%tmp_108_i = icmp sgt i32 %scale0_V, 65536" [./haar.h:533]   --->   Operation 90 'icmp' 'tmp_108_i' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.97ns)   --->   "br label %0" [./haar.h:530]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.97>

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%p_i = phi i32 [ 65536, %entry_ifconv ], [ %scale_V, %3 ]"   --->   Operation 92 'phi' 'p_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%levels_i = phi i5 [ 0, %entry_ifconv ], [ %levels, %3 ]"   --->   Operation 93 'phi' 'levels_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %levels_i, i32 4)" [./haar.h:530]   --->   Operation 94 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)"   --->   Operation 95 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.13ns)   --->   "%levels = add i5 %levels_i, 1" [./haar.h:530]   --->   Operation 96 'add' 'levels' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_78, label %vector.exit.i.loopexit, label %1" [./haar.h:530]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%OP1_V_cast7_i_cast = sext i32 %p_i to i48" [./haar.h:531]   --->   Operation 98 'sext' 'OP1_V_cast7_i_cast' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl_i = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %p_i, i4 0)" [./haar.h:531]   --->   Operation 99 'bitconcatenate' 'p_shl_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl_cast_i = sext i36 %p_shl_i to i37" [./haar.h:531]   --->   Operation 100 'sext' 'p_shl_cast_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl1_i = call i34 @_ssdm_op_BitConcatenate.i34.i32.i2(i32 %p_i, i2 0)" [./haar.h:531]   --->   Operation 101 'bitconcatenate' 'p_shl1_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl1_cast_i = sext i34 %p_shl1_i to i37" [./haar.h:531]   --->   Operation 102 'sext' 'p_shl1_cast_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.60ns)   --->   "%r_V = add i37 %p_shl1_cast_i, %p_shl_cast_i" [./haar.h:531]   --->   Operation 103 'add' 'r_V' <Predicate = (!tmp_78)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%r_V_cast_i = sext i37 %r_V to i48" [./haar.h:531]   --->   Operation 104 'sext' 'r_V_cast_i' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.38ns)   --->   "%tmp_103_i = icmp sgt i48 %r_V_cast_i, %tmp_101_i" [./haar.h:531]   --->   Operation 105 'icmp' 'tmp_103_i' <Predicate = (!tmp_78)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_103_i, label %._crit_edge.i, label %2" [./haar.h:531]   --->   Operation 106 'br' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (1.38ns)   --->   "%slt = icmp slt i48 %tmp_105_i, %r_V_cast_i" [./haar.h:533]   --->   Operation 107 'icmp' 'slt' <Predicate = (!tmp_78 & !tmp_103_i)> <Delay = 1.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_cond_i)   --->   "%rev = xor i1 %slt, true" [./haar.h:533]   --->   Operation 108 'xor' 'rev' <Predicate = (!tmp_78 & !tmp_103_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.46ns) (out node of the LUT)   --->   "%or_cond_i = and i1 %rev, %tmp_108_i" [./haar.h:533]   --->   Operation 109 'and' 'or_cond_i' <Predicate = (!tmp_78 & !tmp_103_i)> <Delay = 0.46> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.46> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %or_cond_i, label %3, label %._crit_edge.i" [./haar.h:532]   --->   Operation 110 'br' <Predicate = (!tmp_78 & !tmp_103_i)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (5.02ns)   --->   "%p_Val2_13 = mul i48 %OP1_V_cast7_i_cast, %OP2_V_cast8_i" [./haar.h:537]   --->   Operation 111 'mul' 'p_Val2_13' <Predicate = (!tmp_78 & !tmp_103_i & or_cond_i)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%scale_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_13, i32 16, i32 47)" [./haar.h:537]   --->   Operation 112 'partselect' 'scale_V' <Predicate = (!tmp_78 & !tmp_103_i & or_cond_i)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %0" [./haar.h:530]   --->   Operation 113 'br' <Predicate = (!tmp_78 & !tmp_103_i & or_cond_i)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.97ns)   --->   "br label %vector.exit.i" [./haar.h:535]   --->   Operation 114 'br' <Predicate = (!tmp_78 & tmp_103_i) | (!tmp_78 & !or_cond_i)> <Delay = 0.97>
ST_3 : Operation 115 [1/1] (0.97ns)   --->   "br label %vector.exit.i"   --->   Operation 115 'br' <Predicate = (tmp_78)> <Delay = 0.97>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%levels_1_i = phi i5 [ %levels, %._crit_edge.i ], [ %levels_i, %vector.exit.i.loopexit ]"   --->   Operation 116 'phi' 'levels_1_i' <Predicate = (tmp_78) | (tmp_103_i) | (!or_cond_i)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.97ns)   --->   "br label %4" [./haar.h:544]   --->   Operation 117 'br' <Predicate = (tmp_78) | (tmp_103_i) | (!or_cond_i)> <Delay = 0.97>

State 4 <SV = 3> <Delay = 5.45>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%rects_length_read_as = phi i32 [ 0, %vector.exit.i ], [ %rects_length, %_ifconv ]"   --->   Operation 118 'phi' 'rects_length_read_as' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%p_Val2_14 = phi i32 [ 65536, %vector.exit.i ], [ %p_scale_V, %_ifconv ]"   --->   Operation 119 'phi' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %vector.exit.i ], [ %i, %_ifconv ]"   --->   Operation 120 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 121 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.86ns)   --->   "%exitcond = icmp eq i5 %i_i, %levels_1_i" [./haar.h:544]   --->   Operation 122 'icmp' 'exitcond' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (1.13ns)   --->   "%i = add i5 %i_i, 1" [./haar.h:544]   --->   Operation 123 'add' 'i' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge1.i.i.preheader, label %_ifconv" [./haar.h:544]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.31ns)   --->   "%tmp_i_i = icmp eq i32 %p_Val2_14, 0" [./haar.h:509->./haar.h:545]   --->   Operation 125 'icmp' 'tmp_i_i' <Predicate = (!exitcond)> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)" [./haar.h:509->./haar.h:545]   --->   Operation 126 'bitselect' 'is_neg' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (1.57ns)   --->   "%tmp_i_i_83 = sub nsw i32 0, %p_Val2_14" [./haar.h:509->./haar.h:545]   --->   Operation 127 'sub' 'tmp_i_i_83' <Predicate = (!exitcond)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.45ns)   --->   "%p_Val2_16 = select i1 %is_neg, i32 %tmp_i_i_83, i32 %p_Val2_14" [./haar.h:509->./haar.h:545]   --->   Operation 128 'select' 'p_Val2_16' <Predicate = (!exitcond)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_16, i32 31, i32 0)" [./haar.h:509->./haar.h:545]   --->   Operation 129 'partselect' 'p_Result_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (1.62ns)   --->   "%num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_1, i1 true) nounwind" [./haar.h:509->./haar.h:545]   --->   Operation 130 'cttz' 'num_zeros' <Predicate = (!exitcond)> <Delay = 1.62> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (1.79ns)   --->   "%tmp32_V_1 = shl i32 %p_Val2_16, %num_zeros" [./haar.h:509->./haar.h:545]   --->   Operation 131 'shl' 'tmp32_V_1' <Predicate = (!exitcond)> <Delay = 1.79> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i32 %num_zeros to i8" [./haar.h:509->./haar.h:545]   --->   Operation 132 'trunc' 'tmp_80' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%OP1_V_4_cast_i = sext i32 %p_Val2_14 to i48" [./haar.h:546]   --->   Operation 133 'sext' 'OP1_V_4_cast_i' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (5.02ns)   --->   "%p_Val2_15 = mul i48 %OP2_V_cast8_i, %OP1_V_4_cast_i" [./haar.h:546]   --->   Operation 134 'mul' 'p_Val2_15' <Predicate = (!exitcond)> <Delay = 5.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_scale_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_15, i32 16, i32 47)" [./haar.h:546]   --->   Operation 135 'partselect' 'p_scale_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.97ns)   --->   "br label %._crit_edge1.i.i"   --->   Operation 136 'br' <Predicate = (exitcond)> <Delay = 0.97>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 137 [2/2] (8.28ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [./haar.h:509->./haar.h:545]   --->   Operation 137 'uitofp' 'f_1' <Predicate = (!tmp_i_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 138 [1/2] (8.28ns)   --->   "%f_1 = uitofp i32 %tmp32_V_1 to float" [./haar.h:509->./haar.h:545]   --->   Operation 138 'uitofp' 'f_1' <Predicate = (!tmp_i_i)> <Delay = 8.28> <Core = "Int2Float">   --->   Core 106 'Int2Float' <Latency = 1> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%tmp32_V = bitcast float %f_1 to i32" [./haar.h:509->./haar.h:545]   --->   Operation 139 'bitcast' 'tmp32_V' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)" [./haar.h:509->./haar.h:545]   --->   Operation 140 'partselect' 'p_Result_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.26>
ST_7 : Operation 141 [1/1] (0.98ns)   --->   "%tmp_83_i_i = icmp ne i8 %p_Result_i_i, -98" [./haar.h:509->./haar.h:545]   --->   Operation 141 'icmp' 'tmp_83_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_52_i_i = sub i8 -114, %tmp_80" [./haar.h:509->./haar.h:545]   --->   Operation 142 'sub' 'tmp_52_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_53_i_i = zext i1 %tmp_83_i_i to i8" [./haar.h:509->./haar.h:545]   --->   Operation 143 'zext' 'tmp_53_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 144 [1/1] (1.81ns) (root node of TernaryAdder)   --->   "%p_Repl2_12_trunc_i = add i8 %tmp_53_i_i, %tmp_52_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 144 'add' 'p_Repl2_12_trunc_i' <Predicate = (!tmp_i_i)> <Delay = 1.81> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_54_i_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_12_trunc_i)" [./haar.h:509->./haar.h:545]   --->   Operation 145 'bitconcatenate' 'tmp_54_i_i' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_2 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_54_i_i, i32 23, i32 31)" [./haar.h:509->./haar.h:545]   --->   Operation 146 'partset' 'p_Result_2' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%f = bitcast i32 %p_Result_2 to float" [./haar.h:509->./haar.h:545]   --->   Operation 147 'bitcast' 'f' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.45ns)   --->   "%p_03_i_i_i = select i1 %tmp_i_i, float 0.000000e+00, float %f" [./haar.h:509->./haar.h:545]   --->   Operation 148 'select' 'p_03_i_i_i' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.34>
ST_8 : Operation 149 [7/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 149 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.34>
ST_9 : Operation 150 [6/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 150 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.34>
ST_10 : Operation 151 [5/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 151 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.34>
ST_11 : Operation 152 [4/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 152 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.34>
ST_12 : Operation 153 [3/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 153 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.34>
ST_13 : Operation 154 [2/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 154 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.34>
ST_14 : Operation 155 [1/7] (8.34ns)   --->   "%iscale = fdiv float 1.000000e+00, %p_03_i_i_i" [./haar.h:509->./haar.h:545]   --->   Operation 155 'fdiv' 'iscale' <Predicate = true> <Delay = 8.34> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 6> <II = 1> <Delay = 8.34> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.99>
ST_15 : Operation 156 [2/2] (3.99ns)   --->   "%call_ret_i_i2 = call fastcc { i32, i32 } @Resize5([131072 x i8]* %src_val, i32 %rows, i32 %cols, [131072 x i8]* %dst_val, float %iscale)" [./haar.h:510->./haar.h:545]   --->   Operation 156 'call' 'call_ret_i_i2' <Predicate = true> <Delay = 3.99> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 157 [1/2] (0.00ns)   --->   "%call_ret_i_i2 = call fastcc { i32, i32 } @Resize5([131072 x i8]* %src_val, i32 %rows, i32 %cols, [131072 x i8]* %dst_val, float %iscale)" [./haar.h:510->./haar.h:545]   --->   Operation 157 'call' 'call_ret_i_i2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "%dst_rows = extractvalue { i32, i32 } %call_ret_i_i2, 0" [./haar.h:510->./haar.h:545]   --->   Operation 158 'extractvalue' 'dst_rows' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "%dst_cols = extractvalue { i32, i32 } %call_ret_i_i2, 1" [./haar.h:510->./haar.h:545]   --->   Operation 159 'extractvalue' 'dst_cols' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 160 [2/2] (3.34ns)   --->   "%rects_length = call fastcc i32 @detect([131072 x i8]* %dst_val, i32 %dst_rows, i32 %dst_cols, i32 %p_Val2_14, [1000 x i16]* %rects_val_x, [1000 x i16]* %rects_val_y, [1000 x i16]* %rects_val_width, [1000 x i16]* %rects_val_height, i32 %rects_length_read_as)" [./haar.h:511->./haar.h:545]   --->   Operation 160 'call' 'rects_length' <Predicate = true> <Delay = 3.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 161 [1/2] (0.00ns)   --->   "%rects_length = call fastcc i32 @detect([131072 x i8]* %dst_val, i32 %dst_rows, i32 %dst_cols, i32 %p_Val2_14, [1000 x i16]* %rects_val_x, [1000 x i16]* %rects_val_y, [1000 x i16]* %rects_val_width, [1000 x i16]* %rects_val_height, i32 %rects_length_read_as)" [./haar.h:511->./haar.h:545]   --->   Operation 161 'call' 'rects_length' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "br label %4" [./haar.h:544]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 1.28>
ST_19 : Operation 163 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i3 [ %i_7, %._crit_edge1.i.i.loopexit ], [ 0, %._crit_edge1.i.i.preheader ]"   --->   Operation 163 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ %next_mul, %._crit_edge1.i.i.loopexit ], [ 0, %._crit_edge1.i.i.preheader ]"   --->   Operation 164 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (1.27ns)   --->   "%next_mul = add i10 %phi_mul, 100"   --->   Operation 165 'add' 'next_mul' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 166 [1/1] (0.00ns)   --->   "%i_0_i_cast_cast_i = zext i3 %i_0_i_i to i4" [./type.h:187->./haar.h:550]   --->   Operation 166 'zext' 'i_0_i_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 167 [1/1] (0.82ns)   --->   "%tmp_112_i = icmp slt i4 %i_0_i_cast_cast_i, %locations_rows_read" [./type.h:187->./haar.h:550]   --->   Operation 167 'icmp' 'tmp_112_i' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 4, i64 0)"   --->   Operation 168 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 169 [1/1] (0.94ns)   --->   "%i_7 = add i3 %i_0_i_i, 1" [./type.h:187->./haar.h:550]   --->   Operation 169 'add' 'i_7' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %tmp_112_i, label %.preheader.i.i.preheader, label %.exit" [./type.h:187->./haar.h:550]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (0.97ns)   --->   "br label %.preheader.i.i" [./type.h:188->./haar.h:550]   --->   Operation 171 'br' <Predicate = (tmp_112_i)> <Delay = 0.97>
ST_19 : Operation 172 [2/2] (0.00ns)   --->   "call fastcc void @groupRectangles([1000 x i16]* %rects_val_x, [1000 x i16]* %rects_val_y, [1000 x i16]* %rects_val_width, [1000 x i16]* %rects_val_height, i32 %rects_length_read_as, [400 x i16]* %locations_val, i32 %neighbors_read)" [./haar.h:551]   --->   Operation 172 'call' <Predicate = (!tmp_112_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 5> <Delay = 3.27>
ST_20 : Operation 173 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i7 [ %j, %5 ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 173 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%j_0_i_cast_cast_i = zext i7 %j_0_i_i to i8" [./type.h:188->./haar.h:550]   --->   Operation 174 'zext' 'j_0_i_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.98ns)   --->   "%tmp_114_i = icmp slt i8 %j_0_i_cast_cast_i, %locations_cols_read" [./type.h:188->./haar.h:550]   --->   Operation 175 'icmp' 'tmp_114_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 100, i64 0)"   --->   Operation 176 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (1.23ns)   --->   "%j = add i7 %j_0_i_i, 1" [./type.h:188->./haar.h:550]   --->   Operation 177 'add' 'j' <Predicate = true> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %tmp_114_i, label %5, label %._crit_edge1.i.i.loopexit" [./type.h:188->./haar.h:550]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_55_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [./type.h:188->./haar.h:550]   --->   Operation 179 'specregionbegin' 'tmp_55_i' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [./type.h:190->./haar.h:550]   --->   Operation 180 'specpipeline' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_115_i_cast = zext i7 %j_0_i_i to i10" [./type.h:191->./haar.h:550]   --->   Operation 181 'zext' 'tmp_115_i_cast' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 182 [1/1] (1.27ns)   --->   "%tmp_22 = add i10 %phi_mul, %tmp_115_i_cast" [./type.h:191->./haar.h:550]   --->   Operation 182 'add' 'tmp_22' <Predicate = (tmp_114_i)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_22_cast = zext i10 %tmp_22 to i64" [./type.h:191->./haar.h:550]   --->   Operation 183 'zext' 'tmp_22_cast' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns)   --->   "%locations_val_addr = getelementptr [400 x i16]* %locations_val, i64 0, i64 %tmp_22_cast" [./type.h:191->./haar.h:550]   --->   Operation 184 'getelementptr' 'locations_val_addr' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (1.99ns)   --->   "store i16 0, i16* %locations_val_addr, align 2" [./type.h:191->./haar.h:550]   --->   Operation 185 'store' <Predicate = (tmp_114_i)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_20 : Operation 186 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp_55_i)" [./type.h:192->./haar.h:550]   --->   Operation 186 'specregionend' 'empty' <Predicate = (tmp_114_i)> <Delay = 0.00>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [./type.h:188->./haar.h:550]   --->   Operation 187 'br' <Predicate = (tmp_114_i)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i.i"   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 0.00>
ST_22 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @groupRectangles([1000 x i16]* %rects_val_x, [1000 x i16]* %rects_val_y, [1000 x i16]* %rects_val_width, [1000 x i16]* %rects_val_height, i32 %rects_length_read_as, [400 x i16]* %locations_val, i32 %neighbors_read)" [./haar.h:551]   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 190 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ locations_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ locations_rows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ locations_cols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_scale0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ neighbors]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ locations_rows_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ locations_cols_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ haar_s_count_val]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ haar_thresh_val_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ haar_weight_val]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111]; IO mode=ap_memory:ce=0
Port [ haar_feature0_val]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111]; IO mode=ap_memory:ce=0
Port [ haar_feature1_val]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111]; IO mode=ap_memory:ce=0
Port [ haar_feature2_val]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111]; IO mode=ap_memory:ce=0
Port [ haar_feature3_val]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[111111]; IO mode=ap_memory:ce=0
Port [ haar_left_val]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ haar_right_val]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ haar_alpha_val_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ haar_s_thresh_val_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dst_val              (alloca           ) [ 00111111111111111110000]
rects_val_x          (alloca           ) [ 00111111111111111111111]
rects_val_y          (alloca           ) [ 00111111111111111111111]
rects_val_width      (alloca           ) [ 00111111111111111111111]
rects_val_height     (alloca           ) [ 00111111111111111111111]
locations_rows_read  (read             ) [ 00111111111111111111110]
locations_cols_read  (read             ) [ 00111111111111111111110]
p_scale0_read        (read             ) [ 00000000000000000000000]
neighbors_read       (read             ) [ 00111111111111111111111]
StgValue_32          (write            ) [ 00000000000000000000000]
StgValue_33          (write            ) [ 00000000000000000000000]
rows                 (read             ) [ 00111111111111111110000]
cols                 (read             ) [ 00111111111111111110000]
d_assign             (fpext            ) [ 00000000000000000000000]
ireg_V               (bitcast          ) [ 00000000000000000000000]
tmp                  (trunc            ) [ 00000000000000000000000]
isneg                (bitselect        ) [ 00100000000000000000000]
exp_tmp_V            (partselect       ) [ 00000000000000000000000]
tmp_i                (zext             ) [ 00000000000000000000000]
tmp_74               (trunc            ) [ 00100000000000000000000]
tmp_85_i             (icmp             ) [ 00100000000000000000000]
F2                   (sub              ) [ 00100000000000000000000]
StgValue_45          (specinterface    ) [ 00000000000000000000000]
StgValue_46          (specinterface    ) [ 00000000000000000000000]
StgValue_47          (specinterface    ) [ 00000000000000000000000]
StgValue_48          (specinterface    ) [ 00000000000000000000000]
StgValue_49          (specinterface    ) [ 00000000000000000000000]
StgValue_50          (specinterface    ) [ 00000000000000000000000]
StgValue_51          (specinterface    ) [ 00000000000000000000000]
StgValue_52          (specinterface    ) [ 00000000000000000000000]
tmp_i_82             (bitconcatenate   ) [ 00000000000000000000000]
p_Result_s           (zext             ) [ 00000000000000000000000]
man_V_1              (sub              ) [ 00000000000000000000000]
man_V_2              (select           ) [ 00000000000000000000000]
tmp_87_i             (icmp             ) [ 00000000000000000000000]
tmp_88_i             (add              ) [ 00000000000000000000000]
tmp_89_i             (sub              ) [ 00000000000000000000000]
sh_amt               (select           ) [ 00000000000000000000000]
sh_amt_cast_i        (sext             ) [ 00000000000000000000000]
tmp_90_i             (icmp             ) [ 00000000000000000000000]
tmp_75               (trunc            ) [ 00000000000000000000000]
tmp_92_i             (icmp             ) [ 00000000000000000000000]
tmp_76               (partselect       ) [ 00000000000000000000000]
icmp                 (icmp             ) [ 00000000000000000000000]
tmp_95_i             (zext             ) [ 00000000000000000000000]
tmp_96_i             (ashr             ) [ 00000000000000000000000]
tmp_77               (trunc            ) [ 00000000000000000000000]
p_023_i              (select           ) [ 00000000000000000000000]
tmp_98_i             (shl              ) [ 00000000000000000000000]
sel_tmp1             (xor              ) [ 00000000000000000000000]
sel_tmp2             (and              ) [ 00000000000000000000000]
sel_tmp3             (select           ) [ 00000000000000000000000]
sel_tmp6_demorgan    (or               ) [ 00000000000000000000000]
sel_tmp6             (xor              ) [ 00000000000000000000000]
sel_tmp7             (and              ) [ 00000000000000000000000]
sel_tmp8             (xor              ) [ 00000000000000000000000]
sel_tmp9             (and              ) [ 00000000000000000000000]
sel_tmp              (select           ) [ 00000000000000000000000]
sel_tmp4             (and              ) [ 00000000000000000000000]
sel_tmp5             (select           ) [ 00000000000000000000000]
sel_tmp21_demorgan   (or               ) [ 00000000000000000000000]
sel_tmp10            (xor              ) [ 00000000000000000000000]
sel_tmp11            (and              ) [ 00000000000000000000000]
scale0_V             (select           ) [ 00000000000000000000000]
OP2_V_cast8_i        (sext             ) [ 00011111111111111110000]
tmp_101_i            (bitconcatenate   ) [ 00010000000000000000000]
tmp_105_i            (bitconcatenate   ) [ 00010000000000000000000]
tmp_108_i            (icmp             ) [ 00010000000000000000000]
StgValue_91          (br               ) [ 00110000000000000000000]
p_i                  (phi              ) [ 00010000000000000000000]
levels_i             (phi              ) [ 00010000000000000000000]
tmp_78               (bitselect        ) [ 00010000000000000000000]
StgValue_95          (speclooptripcount) [ 00000000000000000000000]
levels               (add              ) [ 00110000000000000000000]
StgValue_97          (br               ) [ 00000000000000000000000]
OP1_V_cast7_i_cast   (sext             ) [ 00000000000000000000000]
p_shl_i              (bitconcatenate   ) [ 00000000000000000000000]
p_shl_cast_i         (sext             ) [ 00000000000000000000000]
p_shl1_i             (bitconcatenate   ) [ 00000000000000000000000]
p_shl1_cast_i        (sext             ) [ 00000000000000000000000]
r_V                  (add              ) [ 00000000000000000000000]
r_V_cast_i           (sext             ) [ 00000000000000000000000]
tmp_103_i            (icmp             ) [ 00010000000000000000000]
StgValue_106         (br               ) [ 00000000000000000000000]
slt                  (icmp             ) [ 00000000000000000000000]
rev                  (xor              ) [ 00000000000000000000000]
or_cond_i            (and              ) [ 00010000000000000000000]
StgValue_110         (br               ) [ 00000000000000000000000]
p_Val2_13            (mul              ) [ 00000000000000000000000]
scale_V              (partselect       ) [ 00110000000000000000000]
StgValue_113         (br               ) [ 00110000000000000000000]
StgValue_114         (br               ) [ 00000000000000000000000]
StgValue_115         (br               ) [ 00000000000000000000000]
levels_1_i           (phi              ) [ 00001111111111111110000]
StgValue_117         (br               ) [ 00011111111111111110000]
rects_length_read_as (phi              ) [ 00001111111111111111111]
p_Val2_14            (phi              ) [ 00001111111111111110000]
i_i                  (phi              ) [ 00001000000000000000000]
StgValue_121         (speclooptripcount) [ 00000000000000000000000]
exitcond             (icmp             ) [ 00001111111111111110000]
i                    (add              ) [ 00011111111111111110000]
StgValue_124         (br               ) [ 00000000000000000000000]
tmp_i_i              (icmp             ) [ 00000111000000000000000]
is_neg               (bitselect        ) [ 00000111000000000000000]
tmp_i_i_83           (sub              ) [ 00000000000000000000000]
p_Val2_16            (select           ) [ 00000000000000000000000]
p_Result_1           (partselect       ) [ 00000000000000000000000]
num_zeros            (cttz             ) [ 00000000000000000000000]
tmp32_V_1            (shl              ) [ 00000110000000000000000]
tmp_80               (trunc            ) [ 00000111000000000000000]
OP1_V_4_cast_i       (sext             ) [ 00000000000000000000000]
p_Val2_15            (mul              ) [ 00000000000000000000000]
p_scale_V            (partselect       ) [ 00011111111111111110000]
StgValue_136         (br               ) [ 00001111111111111111110]
f_1                  (uitofp           ) [ 00000000000000000000000]
tmp32_V              (bitcast          ) [ 00000001000000000000000]
p_Result_i_i         (partselect       ) [ 00000001000000000000000]
tmp_83_i_i           (icmp             ) [ 00000000000000000000000]
tmp_52_i_i           (sub              ) [ 00000000000000000000000]
tmp_53_i_i           (zext             ) [ 00000000000000000000000]
p_Repl2_12_trunc_i   (add              ) [ 00000000000000000000000]
tmp_54_i_i           (bitconcatenate   ) [ 00000000000000000000000]
p_Result_2           (partset          ) [ 00000000000000000000000]
f                    (bitcast          ) [ 00000000000000000000000]
p_03_i_i_i           (select           ) [ 00000000111111100000000]
iscale               (fdiv             ) [ 00000000000000011000000]
call_ret_i_i2        (call             ) [ 00000000000000000000000]
dst_rows             (extractvalue     ) [ 00000000000000000110000]
dst_cols             (extractvalue     ) [ 00000000000000000110000]
rects_length         (call             ) [ 00011111111111111110000]
StgValue_162         (br               ) [ 00011111111111111110000]
i_0_i_i              (phi              ) [ 00000000000000000001000]
phi_mul              (phi              ) [ 00000000000000000001100]
next_mul             (add              ) [ 00001000000000000001110]
i_0_i_cast_cast_i    (zext             ) [ 00000000000000000000000]
tmp_112_i            (icmp             ) [ 00000000000000000001110]
StgValue_168         (speclooptripcount) [ 00000000000000000000000]
i_7                  (add              ) [ 00001000000000000001110]
StgValue_170         (br               ) [ 00000000000000000000000]
StgValue_171         (br               ) [ 00000000000000000001110]
j_0_i_i              (phi              ) [ 00000000000000000000100]
j_0_i_cast_cast_i    (zext             ) [ 00000000000000000000000]
tmp_114_i            (icmp             ) [ 00000000000000000001110]
StgValue_176         (speclooptripcount) [ 00000000000000000000000]
j                    (add              ) [ 00000000000000000001110]
StgValue_178         (br               ) [ 00000000000000000000000]
tmp_55_i             (specregionbegin  ) [ 00000000000000000000000]
StgValue_180         (specpipeline     ) [ 00000000000000000000000]
tmp_115_i_cast       (zext             ) [ 00000000000000000000000]
tmp_22               (add              ) [ 00000000000000000000000]
tmp_22_cast          (zext             ) [ 00000000000000000000000]
locations_val_addr   (getelementptr    ) [ 00000000000000000000000]
StgValue_185         (store            ) [ 00000000000000000000000]
empty                (specregionend    ) [ 00000000000000000000000]
StgValue_187         (br               ) [ 00000000000000000001110]
StgValue_188         (br               ) [ 00001000000000000001110]
StgValue_189         (call             ) [ 00000000000000000000000]
StgValue_190         (ret              ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_val"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="locations_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locations_val"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="locations_rows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locations_rows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="locations_cols">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locations_cols"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_scale0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="neighbors">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbors"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="locations_rows_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locations_rows_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="locations_cols_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="locations_cols_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="haar_s_count_val">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_s_count_val"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="haar_thresh_val_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_thresh_val_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="haar_weight_val">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_weight_val"/><MemPortTyVec>1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="haar_feature0_val">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_feature0_val"/><MemPortTyVec>1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="haar_feature1_val">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_feature1_val"/><MemPortTyVec>1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="haar_feature2_val">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_feature2_val"/><MemPortTyVec>1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="haar_feature3_val">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_feature3_val"/><MemPortTyVec>1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="haar_left_val">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_left_val"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="haar_right_val">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_right_val"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="haar_alpha_val_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_alpha_val_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="haar_s_thresh_val_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="haar_s_thresh_val_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i4P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.floatP"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i4P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i32.i16"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Resize5"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="detect"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="groupRectangles"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="dst_val_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_val/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="rects_val_x_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rects_val_x/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="rects_val_y_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rects_val_y/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="rects_val_width_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rects_val_width/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="rects_val_height_alloca_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rects_val_height/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="locations_rows_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="locations_rows_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="locations_cols_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="locations_cols_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_scale0_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_scale0_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="neighbors_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="neighbors_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="StgValue_32_write_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="0" index="2" bw="4" slack="0"/>
<pin id="244" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="StgValue_33_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="8" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="rows_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="cols_read_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="locations_val_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="16" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="locations_val_addr/20 "/>
</bind>
</comp>

<comp id="275" class="1004" name="StgValue_185_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="9" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_185/20 "/>
</bind>
</comp>

<comp id="282" class="1005" name="p_i_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_i (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_i_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="32" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_i/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="levels_i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="1"/>
<pin id="295" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="levels_i (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="levels_i_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="5" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="levels_i/3 "/>
</bind>
</comp>

<comp id="304" class="1005" name="levels_1_i_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="levels_1_i (phireg) "/>
</bind>
</comp>

<comp id="307" class="1004" name="levels_1_i_phi_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="5" slack="0"/>
<pin id="311" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="levels_1_i/3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="rects_length_read_as_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rects_length_read_as (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="rects_length_read_as_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="32" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rects_length_read_as/4 "/>
</bind>
</comp>

<comp id="327" class="1005" name="p_Val2_14_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="p_Val2_14_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="1"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="32" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_14/4 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="1"/>
<pin id="341" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_i_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="1"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="5" slack="0"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/4 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_0_i_i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="1"/>
<pin id="352" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="i_0_i_i_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="1" slack="1"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/19 "/>
</bind>
</comp>

<comp id="361" class="1005" name="phi_mul_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="phi_mul_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="1" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/19 "/>
</bind>
</comp>

<comp id="373" class="1005" name="j_0_i_i_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="1"/>
<pin id="375" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="377" class="1004" name="j_0_i_i_phi_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="1" slack="1"/>
<pin id="381" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i/20 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_detect_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="32" slack="1"/>
<pin id="388" dir="0" index="3" bw="32" slack="1"/>
<pin id="389" dir="0" index="4" bw="32" slack="13"/>
<pin id="390" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="391" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="392" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="393" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="394" dir="0" index="9" bw="32" slack="13"/>
<pin id="395" dir="0" index="10" bw="7" slack="0"/>
<pin id="396" dir="0" index="11" bw="17" slack="0"/>
<pin id="397" dir="0" index="12" bw="3" slack="0"/>
<pin id="398" dir="0" index="13" bw="5" slack="0"/>
<pin id="399" dir="0" index="14" bw="5" slack="0"/>
<pin id="400" dir="0" index="15" bw="5" slack="0"/>
<pin id="401" dir="0" index="16" bw="5" slack="0"/>
<pin id="402" dir="0" index="17" bw="2" slack="0"/>
<pin id="403" dir="0" index="18" bw="2" slack="0"/>
<pin id="404" dir="0" index="19" bw="16" slack="0"/>
<pin id="405" dir="0" index="20" bw="22" slack="0"/>
<pin id="406" dir="1" index="21" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="rects_length/17 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_groupRectangles_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="0" slack="0"/>
<pin id="423" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="425" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="426" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="427" dir="0" index="5" bw="32" slack="1"/>
<pin id="428" dir="0" index="6" bw="16" slack="0"/>
<pin id="429" dir="0" index="7" bw="32" slack="4"/>
<pin id="430" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_172/19 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_Resize5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="32" slack="14"/>
<pin id="438" dir="0" index="3" bw="32" slack="14"/>
<pin id="439" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="440" dir="0" index="5" bw="32" slack="1"/>
<pin id="441" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i2/15 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="1"/>
<pin id="447" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="iscale/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="1"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="f_1/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="d_assign_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="d_assign/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="ireg_V_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="0"/>
<pin id="462" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="isneg_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="64" slack="0"/>
<pin id="467" dir="0" index="2" bw="7" slack="0"/>
<pin id="468" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="exp_tmp_V_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="11" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="0" index="2" bw="7" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_i_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_74_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_85_i_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="63" slack="0"/>
<pin id="492" dir="0" index="1" bw="63" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_85_i/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="F2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="0"/>
<pin id="498" dir="0" index="1" bw="11" slack="0"/>
<pin id="499" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_i_82_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="53" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="52" slack="1"/>
<pin id="506" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i_82/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_Result_s_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="53" slack="0"/>
<pin id="511" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="man_V_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="53" slack="0"/>
<pin id="516" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="man_V_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="54" slack="0"/>
<pin id="522" dir="0" index="2" bw="54" slack="0"/>
<pin id="523" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_87_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="1"/>
<pin id="528" dir="0" index="1" bw="12" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_87_i/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_88_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="12" slack="1"/>
<pin id="534" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88_i/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_89_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="12" slack="1"/>
<pin id="539" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_89_i/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="sh_amt_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="12" slack="0"/>
<pin id="544" dir="0" index="2" bw="12" slack="0"/>
<pin id="545" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sh_amt_cast_i_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="12" slack="0"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast_i/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_90_i_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="1"/>
<pin id="555" dir="0" index="1" bw="12" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_90_i/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_75_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="54" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_75/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_92_i_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="12" slack="0"/>
<pin id="564" dir="0" index="1" bw="12" slack="0"/>
<pin id="565" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_92_i/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_76_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="7" slack="0"/>
<pin id="570" dir="0" index="1" bw="12" slack="0"/>
<pin id="571" dir="0" index="2" bw="4" slack="0"/>
<pin id="572" dir="0" index="3" bw="5" slack="0"/>
<pin id="573" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="icmp_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="0" index="1" bw="7" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_95_i_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="12" slack="0"/>
<pin id="586" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_95_i/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp_96_i_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="54" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_96_i/2 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_77_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="54" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_77/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_023_i_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_023_i/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_98_i_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="12" slack="0"/>
<pin id="608" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_98_i/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sel_tmp1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="1"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sel_tmp2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sel_tmp3_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="0"/>
<pin id="624" dir="0" index="1" bw="32" slack="0"/>
<pin id="625" dir="0" index="2" bw="32" slack="0"/>
<pin id="626" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp3/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sel_tmp6_demorgan_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="sel_tmp6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sel_tmp7_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sel_tmp8_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp8/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sel_tmp9_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp9/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sel_tmp_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="32" slack="0"/>
<pin id="663" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="sel_tmp4_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="0"/>
<pin id="669" dir="0" index="1" bw="1" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/2 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sel_tmp5_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="32" slack="0"/>
<pin id="677" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="sel_tmp21_demorgan_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="sel_tmp10_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp10/2 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sel_tmp11_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp11/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="scale0_V_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="32" slack="0"/>
<pin id="703" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale0_V/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="OP2_V_cast8_i_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_cast8_i/2 "/>
</bind>
</comp>

<comp id="711" class="1004" name="tmp_101_i_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="48" slack="0"/>
<pin id="713" dir="0" index="1" bw="32" slack="1"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_101_i/2 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_105_i_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="48" slack="0"/>
<pin id="720" dir="0" index="1" bw="32" slack="1"/>
<pin id="721" dir="0" index="2" bw="1" slack="0"/>
<pin id="722" dir="1" index="3" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105_i/2 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_108_i_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_108_i/2 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_78_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="5" slack="0"/>
<pin id="734" dir="0" index="2" bw="4" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/3 "/>
</bind>
</comp>

<comp id="739" class="1004" name="levels_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="0"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="levels/3 "/>
</bind>
</comp>

<comp id="746" class="1004" name="OP1_V_cast7_i_cast_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast7_i_cast/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="p_shl_i_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="36" slack="0"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="0" index="2" bw="1" slack="0"/>
<pin id="754" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="p_shl_cast_i_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="36" slack="0"/>
<pin id="760" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast_i/3 "/>
</bind>
</comp>

<comp id="762" class="1004" name="p_shl1_i_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="34" slack="0"/>
<pin id="764" dir="0" index="1" bw="32" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_i/3 "/>
</bind>
</comp>

<comp id="770" class="1004" name="p_shl1_cast_i_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="34" slack="0"/>
<pin id="772" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast_i/3 "/>
</bind>
</comp>

<comp id="774" class="1004" name="r_V_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="34" slack="0"/>
<pin id="776" dir="0" index="1" bw="36" slack="0"/>
<pin id="777" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="780" class="1004" name="r_V_cast_i_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="37" slack="0"/>
<pin id="782" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast_i/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_103_i_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="48" slack="0"/>
<pin id="786" dir="0" index="1" bw="48" slack="1"/>
<pin id="787" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_103_i/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="slt_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="48" slack="1"/>
<pin id="791" dir="0" index="1" bw="48" slack="0"/>
<pin id="792" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/3 "/>
</bind>
</comp>

<comp id="794" class="1004" name="rev_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/3 "/>
</bind>
</comp>

<comp id="800" class="1004" name="or_cond_i_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="1"/>
<pin id="803" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond_i/3 "/>
</bind>
</comp>

<comp id="805" class="1004" name="p_Val2_13_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="0" index="1" bw="32" slack="1"/>
<pin id="808" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_13/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="scale_V_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="0"/>
<pin id="812" dir="0" index="1" bw="48" slack="0"/>
<pin id="813" dir="0" index="2" bw="6" slack="0"/>
<pin id="814" dir="0" index="3" bw="7" slack="0"/>
<pin id="815" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="scale_V/3 "/>
</bind>
</comp>

<comp id="820" class="1004" name="exitcond_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="5" slack="0"/>
<pin id="822" dir="0" index="1" bw="5" slack="1"/>
<pin id="823" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="i_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="5" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="832" class="1004" name="tmp_i_i_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="0" index="1" bw="32" slack="0"/>
<pin id="835" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_i/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="is_neg_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="32" slack="0"/>
<pin id="841" dir="0" index="2" bw="6" slack="0"/>
<pin id="842" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="is_neg/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_i_i_83_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="0"/>
<pin id="848" dir="0" index="1" bw="32" slack="0"/>
<pin id="849" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i_i_83/4 "/>
</bind>
</comp>

<comp id="852" class="1004" name="p_Val2_16_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="1" slack="0"/>
<pin id="854" dir="0" index="1" bw="32" slack="0"/>
<pin id="855" dir="0" index="2" bw="32" slack="0"/>
<pin id="856" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16/4 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_Result_1_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="0" index="2" bw="6" slack="0"/>
<pin id="864" dir="0" index="3" bw="1" slack="0"/>
<pin id="865" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="870" class="1004" name="num_zeros_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="0"/>
<pin id="872" dir="0" index="1" bw="32" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="num_zeros/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="tmp32_V_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="32" slack="0"/>
<pin id="880" dir="0" index="1" bw="32" slack="0"/>
<pin id="881" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp32_V_1/4 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_80_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="0"/>
<pin id="886" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/4 "/>
</bind>
</comp>

<comp id="888" class="1004" name="OP1_V_4_cast_i_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="32" slack="0"/>
<pin id="890" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4_cast_i/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="p_Val2_15_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="2"/>
<pin id="894" dir="0" index="1" bw="32" slack="0"/>
<pin id="895" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_15/4 "/>
</bind>
</comp>

<comp id="897" class="1004" name="p_scale_V_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="0" index="1" bw="48" slack="0"/>
<pin id="900" dir="0" index="2" bw="6" slack="0"/>
<pin id="901" dir="0" index="3" bw="7" slack="0"/>
<pin id="902" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_scale_V/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp32_V_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp32_V/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_Result_i_i_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="0"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="0" index="2" bw="6" slack="0"/>
<pin id="915" dir="0" index="3" bw="6" slack="0"/>
<pin id="916" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/6 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_83_i_i_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="1"/>
<pin id="923" dir="0" index="1" bw="8" slack="0"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_83_i_i/7 "/>
</bind>
</comp>

<comp id="926" class="1004" name="tmp_52_i_i_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="0"/>
<pin id="928" dir="0" index="1" bw="8" slack="3"/>
<pin id="929" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_52_i_i/7 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_53_i_i_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="1" slack="0"/>
<pin id="933" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_53_i_i/7 "/>
</bind>
</comp>

<comp id="935" class="1004" name="p_Repl2_12_trunc_i_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="0"/>
<pin id="937" dir="0" index="1" bw="8" slack="0"/>
<pin id="938" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Repl2_12_trunc_i/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_54_i_i_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="9" slack="0"/>
<pin id="943" dir="0" index="1" bw="1" slack="3"/>
<pin id="944" dir="0" index="2" bw="8" slack="0"/>
<pin id="945" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54_i_i/7 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_Result_2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="32" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="1"/>
<pin id="951" dir="0" index="2" bw="9" slack="0"/>
<pin id="952" dir="0" index="3" bw="6" slack="0"/>
<pin id="953" dir="0" index="4" bw="6" slack="0"/>
<pin id="954" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/7 "/>
</bind>
</comp>

<comp id="959" class="1004" name="f_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="f/7 "/>
</bind>
</comp>

<comp id="963" class="1004" name="p_03_i_i_i_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="3"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="0" index="2" bw="32" slack="0"/>
<pin id="967" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_03_i_i_i/7 "/>
</bind>
</comp>

<comp id="970" class="1004" name="dst_rows_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="64" slack="0"/>
<pin id="972" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dst_rows/16 "/>
</bind>
</comp>

<comp id="974" class="1004" name="dst_cols_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="64" slack="0"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dst_cols/16 "/>
</bind>
</comp>

<comp id="978" class="1004" name="next_mul_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="0"/>
<pin id="980" dir="0" index="1" bw="8" slack="0"/>
<pin id="981" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/19 "/>
</bind>
</comp>

<comp id="984" class="1004" name="i_0_i_cast_cast_i_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="3" slack="0"/>
<pin id="986" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_i_cast_cast_i/19 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_112_i_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="4" slack="0"/>
<pin id="990" dir="0" index="1" bw="4" slack="4"/>
<pin id="991" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_112_i/19 "/>
</bind>
</comp>

<comp id="993" class="1004" name="i_7_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="3" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/19 "/>
</bind>
</comp>

<comp id="999" class="1004" name="j_0_i_cast_cast_i_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="0"/>
<pin id="1001" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_i_cast_cast_i/20 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="tmp_114_i_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="8" slack="0"/>
<pin id="1005" dir="0" index="1" bw="8" slack="5"/>
<pin id="1006" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_114_i/20 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="j_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="7" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/20 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="tmp_115_i_cast_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="7" slack="0"/>
<pin id="1016" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115_i_cast/20 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="tmp_22_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="10" slack="1"/>
<pin id="1020" dir="0" index="1" bw="7" slack="0"/>
<pin id="1021" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/20 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_22_cast_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="10" slack="0"/>
<pin id="1026" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22_cast/20 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="locations_rows_read_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="4" slack="4"/>
<pin id="1031" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="locations_rows_read "/>
</bind>
</comp>

<comp id="1034" class="1005" name="locations_cols_read_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="5"/>
<pin id="1036" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="locations_cols_read "/>
</bind>
</comp>

<comp id="1039" class="1005" name="neighbors_read_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="4"/>
<pin id="1041" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="neighbors_read "/>
</bind>
</comp>

<comp id="1044" class="1005" name="rows_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="32" slack="1"/>
<pin id="1046" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows "/>
</bind>
</comp>

<comp id="1050" class="1005" name="cols_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols "/>
</bind>
</comp>

<comp id="1056" class="1005" name="isneg_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="1" slack="1"/>
<pin id="1058" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="1062" class="1005" name="tmp_74_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="52" slack="1"/>
<pin id="1064" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="tmp_85_i_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="1" slack="1"/>
<pin id="1069" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85_i "/>
</bind>
</comp>

<comp id="1073" class="1005" name="F2_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="12" slack="1"/>
<pin id="1075" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="F2 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="OP2_V_cast8_i_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="48" slack="1"/>
<pin id="1083" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast8_i "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_101_i_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="48" slack="1"/>
<pin id="1089" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101_i "/>
</bind>
</comp>

<comp id="1092" class="1005" name="tmp_105_i_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="48" slack="1"/>
<pin id="1094" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105_i "/>
</bind>
</comp>

<comp id="1097" class="1005" name="tmp_108_i_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="1" slack="1"/>
<pin id="1099" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_108_i "/>
</bind>
</comp>

<comp id="1105" class="1005" name="levels_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="5" slack="0"/>
<pin id="1107" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="levels "/>
</bind>
</comp>

<comp id="1116" class="1005" name="scale_V_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="32" slack="0"/>
<pin id="1118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="scale_V "/>
</bind>
</comp>

<comp id="1124" class="1005" name="i_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="5" slack="0"/>
<pin id="1126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_i_i_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="1"/>
<pin id="1131" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="1134" class="1005" name="is_neg_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="3"/>
<pin id="1136" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="is_neg "/>
</bind>
</comp>

<comp id="1139" class="1005" name="tmp32_V_1_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V_1 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_80_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="8" slack="3"/>
<pin id="1146" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="p_scale_V_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="32" slack="0"/>
<pin id="1151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_scale_V "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp32_V_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="32" slack="1"/>
<pin id="1156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp32_V "/>
</bind>
</comp>

<comp id="1159" class="1005" name="p_Result_i_i_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="1"/>
<pin id="1161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i_i "/>
</bind>
</comp>

<comp id="1164" class="1005" name="p_03_i_i_i_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="32" slack="1"/>
<pin id="1166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_03_i_i_i "/>
</bind>
</comp>

<comp id="1169" class="1005" name="iscale_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="32" slack="1"/>
<pin id="1171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iscale "/>
</bind>
</comp>

<comp id="1174" class="1005" name="dst_rows_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="1"/>
<pin id="1176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_rows "/>
</bind>
</comp>

<comp id="1179" class="1005" name="dst_cols_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="32" slack="1"/>
<pin id="1181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dst_cols "/>
</bind>
</comp>

<comp id="1184" class="1005" name="rects_length_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rects_length "/>
</bind>
</comp>

<comp id="1189" class="1005" name="next_mul_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="10" slack="0"/>
<pin id="1191" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1194" class="1005" name="tmp_112_i_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="1" slack="1"/>
<pin id="1196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_112_i "/>
</bind>
</comp>

<comp id="1198" class="1005" name="i_7_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="3" slack="0"/>
<pin id="1200" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="j_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="7" slack="0"/>
<pin id="1208" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="42" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="216" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="222" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="50" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="4" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="6" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="136" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="106" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="268" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="108" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="110" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="313"><net_src comp="297" pin="4"/><net_sink comp="307" pin=2"/></net>

<net id="314"><net_src comp="307" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="319" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="330"><net_src comp="108" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="331" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="342"><net_src comp="110" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="168" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="170" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="361" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="372"><net_src comp="365" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="376"><net_src comp="100" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="407"><net_src comp="166" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="408"><net_src comp="327" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="409"><net_src comp="315" pin="1"/><net_sink comp="384" pin=9"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="384" pin=10"/></net>

<net id="411"><net_src comp="22" pin="0"/><net_sink comp="384" pin=11"/></net>

<net id="412"><net_src comp="24" pin="0"/><net_sink comp="384" pin=12"/></net>

<net id="413"><net_src comp="26" pin="0"/><net_sink comp="384" pin=13"/></net>

<net id="414"><net_src comp="28" pin="0"/><net_sink comp="384" pin=14"/></net>

<net id="415"><net_src comp="30" pin="0"/><net_sink comp="384" pin=15"/></net>

<net id="416"><net_src comp="32" pin="0"/><net_sink comp="384" pin=16"/></net>

<net id="417"><net_src comp="34" pin="0"/><net_sink comp="384" pin=17"/></net>

<net id="418"><net_src comp="36" pin="0"/><net_sink comp="384" pin=18"/></net>

<net id="419"><net_src comp="38" pin="0"/><net_sink comp="384" pin=19"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="384" pin=20"/></net>

<net id="431"><net_src comp="178" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="315" pin="1"/><net_sink comp="421" pin=5"/></net>

<net id="433"><net_src comp="6" pin="0"/><net_sink comp="421" pin=6"/></net>

<net id="442"><net_src comp="164" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="0" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="448"><net_src comp="162" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="228" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="456" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="456" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="58" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="478"><net_src comp="60" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="456" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="472" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="456" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="460" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="482" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="82" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="84" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="502" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="86" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="509" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="88" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="90" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="526" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="531" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="536" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="552"><net_src comp="541" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="88" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="519" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="566"><net_src comp="541" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="92" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="574"><net_src comp="94" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="541" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="96" pin="0"/><net_sink comp="568" pin=2"/></net>

<net id="577"><net_src comp="98" pin="0"/><net_sink comp="568" pin=3"/></net>

<net id="582"><net_src comp="568" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="100" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="549" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="592"><net_src comp="519" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="584" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="597"><net_src comp="588" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="102" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="74" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="609"><net_src comp="558" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="549" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="84" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="553" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="627"><net_src comp="616" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="558" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="629"><net_src comp="74" pin="0"/><net_sink comp="622" pin=2"/></net>

<net id="634"><net_src comp="553" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="84" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="526" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="562" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="84" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="641" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="653" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="598" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="666"><net_src comp="622" pin="3"/><net_sink comp="659" pin=2"/></net>

<net id="671"><net_src comp="641" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="562" pin="2"/><net_sink comp="667" pin=1"/></net>

<net id="678"><net_src comp="667" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="594" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="659" pin="3"/><net_sink comp="673" pin=2"/></net>

<net id="685"><net_src comp="630" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="526" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="84" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="578" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="687" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="605" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="673" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="699" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="104" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="106" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="723"><net_src comp="104" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="106" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="729"><net_src comp="699" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="730"><net_src comp="108" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="736"><net_src comp="112" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="297" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="114" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="743"><net_src comp="297" pin="4"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="122" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="745"><net_src comp="739" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="749"><net_src comp="286" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="755"><net_src comp="124" pin="0"/><net_sink comp="750" pin=0"/></net>

<net id="756"><net_src comp="286" pin="4"/><net_sink comp="750" pin=1"/></net>

<net id="757"><net_src comp="126" pin="0"/><net_sink comp="750" pin=2"/></net>

<net id="761"><net_src comp="750" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="128" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="286" pin="4"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="130" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="773"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="778"><net_src comp="770" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="758" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="788"><net_src comp="780" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="780" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="789" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="84" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="746" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="816"><net_src comp="132" pin="0"/><net_sink comp="810" pin=0"/></net>

<net id="817"><net_src comp="805" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="818"><net_src comp="80" pin="0"/><net_sink comp="810" pin=2"/></net>

<net id="819"><net_src comp="134" pin="0"/><net_sink comp="810" pin=3"/></net>

<net id="824"><net_src comp="343" pin="4"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="304" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="343" pin="4"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="122" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="331" pin="4"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="74" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="843"><net_src comp="138" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="331" pin="4"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="140" pin="0"/><net_sink comp="838" pin=2"/></net>

<net id="850"><net_src comp="74" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="331" pin="4"/><net_sink comp="846" pin=1"/></net>

<net id="857"><net_src comp="838" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="846" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="331" pin="4"/><net_sink comp="852" pin=2"/></net>

<net id="866"><net_src comp="142" pin="0"/><net_sink comp="860" pin=0"/></net>

<net id="867"><net_src comp="852" pin="3"/><net_sink comp="860" pin=1"/></net>

<net id="868"><net_src comp="140" pin="0"/><net_sink comp="860" pin=2"/></net>

<net id="869"><net_src comp="74" pin="0"/><net_sink comp="860" pin=3"/></net>

<net id="875"><net_src comp="144" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="860" pin="4"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="84" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="882"><net_src comp="852" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="870" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="870" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="891"><net_src comp="331" pin="4"/><net_sink comp="888" pin=0"/></net>

<net id="896"><net_src comp="888" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="903"><net_src comp="132" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="892" pin="2"/><net_sink comp="897" pin=1"/></net>

<net id="905"><net_src comp="80" pin="0"/><net_sink comp="897" pin=2"/></net>

<net id="906"><net_src comp="134" pin="0"/><net_sink comp="897" pin=3"/></net>

<net id="910"><net_src comp="449" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="917"><net_src comp="146" pin="0"/><net_sink comp="911" pin=0"/></net>

<net id="918"><net_src comp="907" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="148" pin="0"/><net_sink comp="911" pin=2"/></net>

<net id="920"><net_src comp="150" pin="0"/><net_sink comp="911" pin=3"/></net>

<net id="925"><net_src comp="152" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="930"><net_src comp="154" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="934"><net_src comp="921" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="939"><net_src comp="931" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="926" pin="2"/><net_sink comp="935" pin=1"/></net>

<net id="946"><net_src comp="156" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="947"><net_src comp="935" pin="2"/><net_sink comp="941" pin=2"/></net>

<net id="955"><net_src comp="158" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="941" pin="3"/><net_sink comp="948" pin=2"/></net>

<net id="957"><net_src comp="148" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="958"><net_src comp="140" pin="0"/><net_sink comp="948" pin=4"/></net>

<net id="962"><net_src comp="948" pin="5"/><net_sink comp="959" pin=0"/></net>

<net id="968"><net_src comp="160" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="969"><net_src comp="959" pin="1"/><net_sink comp="963" pin=2"/></net>

<net id="973"><net_src comp="434" pin="6"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="434" pin="6"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="365" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="172" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="987"><net_src comp="354" pin="4"/><net_sink comp="984" pin=0"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="997"><net_src comp="354" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="176" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1002"><net_src comp="377" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1012"><net_src comp="377" pin="4"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="182" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1017"><net_src comp="377" pin="4"/><net_sink comp="1014" pin=0"/></net>

<net id="1022"><net_src comp="361" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1014" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="1018" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1032"><net_src comp="216" pin="2"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="988" pin=1"/></net>

<net id="1037"><net_src comp="222" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="1003" pin=1"/></net>

<net id="1042"><net_src comp="234" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="421" pin=7"/></net>

<net id="1047"><net_src comp="256" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="1049"><net_src comp="1044" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="1053"><net_src comp="262" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="1055"><net_src comp="1050" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="1059"><net_src comp="464" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1061"><net_src comp="1056" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1065"><net_src comp="486" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1070"><net_src comp="490" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1076"><net_src comp="496" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="1080"><net_src comp="1073" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1084"><net_src comp="707" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="805" pin=1"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1090"><net_src comp="711" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1095"><net_src comp="718" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1100"><net_src comp="725" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1108"><net_src comp="739" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1119"><net_src comp="810" pin="4"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="1127"><net_src comp="826" pin="2"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1132"><net_src comp="832" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1137"><net_src comp="838" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="1142"><net_src comp="878" pin="2"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="1147"><net_src comp="884" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1152"><net_src comp="897" pin="4"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1157"><net_src comp="907" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1162"><net_src comp="911" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1167"><net_src comp="963" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="1172"><net_src comp="444" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="434" pin=5"/></net>

<net id="1177"><net_src comp="970" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1182"><net_src comp="974" pin="1"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="384" pin=3"/></net>

<net id="1187"><net_src comp="384" pin="21"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1192"><net_src comp="978" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="1197"><net_src comp="988" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1201"><net_src comp="993" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1209"><net_src comp="1008" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="377" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: locations_val | {19 20 22 }
	Port: locations_rows_out | {1 }
	Port: locations_cols_out | {1 }
	Port: haar_s_count_val | {}
	Port: haar_thresh_val_V | {}
	Port: haar_weight_val | {}
	Port: haar_feature0_val | {}
	Port: haar_feature1_val | {}
	Port: haar_feature2_val | {}
	Port: haar_feature3_val | {}
	Port: haar_left_val | {}
	Port: haar_right_val | {}
	Port: haar_alpha_val_V | {}
	Port: haar_s_thresh_val_V | {}
 - Input state : 
	Port: detectMultiScale : src_val | {15 16 }
	Port: detectMultiScale : src_rows | {1 }
	Port: detectMultiScale : src_cols | {1 }
	Port: detectMultiScale : locations_rows | {1 }
	Port: detectMultiScale : locations_cols | {1 }
	Port: detectMultiScale : p_scale0 | {1 }
	Port: detectMultiScale : neighbors | {1 }
	Port: detectMultiScale : haar_s_count_val | {17 18 }
	Port: detectMultiScale : haar_thresh_val_V | {17 18 }
	Port: detectMultiScale : haar_weight_val | {17 18 }
	Port: detectMultiScale : haar_feature0_val | {17 18 }
	Port: detectMultiScale : haar_feature1_val | {17 18 }
	Port: detectMultiScale : haar_feature2_val | {17 18 }
	Port: detectMultiScale : haar_feature3_val | {17 18 }
	Port: detectMultiScale : haar_left_val | {17 18 }
	Port: detectMultiScale : haar_right_val | {17 18 }
	Port: detectMultiScale : haar_alpha_val_V | {17 18 }
	Port: detectMultiScale : haar_s_thresh_val_V | {17 18 }
  - Chain level:
	State 1
		ireg_V : 1
		tmp : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_i : 3
		tmp_74 : 2
		tmp_85_i : 3
		F2 : 4
	State 2
		p_Result_s : 1
		man_V_1 : 2
		man_V_2 : 3
		sh_amt : 1
		sh_amt_cast_i : 2
		tmp_75 : 4
		tmp_92_i : 2
		tmp_76 : 2
		icmp : 3
		tmp_95_i : 3
		tmp_96_i : 4
		tmp_77 : 5
		tmp_98_i : 5
		sel_tmp3 : 5
		sel_tmp6_demorgan : 1
		sel_tmp6 : 1
		sel_tmp7 : 1
		sel_tmp8 : 3
		sel_tmp9 : 1
		sel_tmp : 6
		sel_tmp4 : 1
		sel_tmp5 : 7
		sel_tmp21_demorgan : 1
		sel_tmp10 : 1
		sel_tmp11 : 1
		scale0_V : 8
		OP2_V_cast8_i : 9
		tmp_108_i : 9
	State 3
		tmp_78 : 1
		levels : 1
		StgValue_97 : 2
		OP1_V_cast7_i_cast : 1
		p_shl_i : 1
		p_shl_cast_i : 2
		p_shl1_i : 1
		p_shl1_cast_i : 2
		r_V : 3
		r_V_cast_i : 4
		tmp_103_i : 5
		StgValue_106 : 6
		slt : 5
		rev : 6
		or_cond_i : 6
		StgValue_110 : 6
		p_Val2_13 : 2
		scale_V : 3
		levels_1_i : 2
	State 4
		exitcond : 1
		i : 1
		StgValue_124 : 2
		tmp_i_i : 1
		is_neg : 1
		tmp_i_i_83 : 1
		p_Val2_16 : 2
		p_Result_1 : 3
		num_zeros : 4
		tmp32_V_1 : 5
		tmp_80 : 5
		OP1_V_4_cast_i : 1
		p_Val2_15 : 2
		p_scale_V : 3
	State 5
	State 6
		tmp32_V : 1
		p_Result_i_i : 2
	State 7
		tmp_53_i_i : 1
		p_Repl2_12_trunc_i : 2
		tmp_54_i_i : 3
		p_Result_2 : 4
		f : 5
		p_03_i_i_i : 6
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		dst_rows : 1
		dst_cols : 1
	State 17
	State 18
	State 19
		next_mul : 1
		i_0_i_cast_cast_i : 1
		tmp_112_i : 2
		i_7 : 1
		StgValue_170 : 3
	State 20
		j_0_i_cast_cast_i : 1
		tmp_114_i : 2
		j : 1
		StgValue_178 : 3
		tmp_115_i_cast : 1
		tmp_22 : 2
		tmp_22_cast : 3
		locations_val_addr : 4
		StgValue_185 : 5
		empty : 1
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        grp_detect_fu_384        |   1106  |    33   | 127.202 |  46305  |  62084  |
|   call   |    grp_groupRectangles_fu_421   |    11   |    15   |  34.55  |   2870  |   3345  |
|          |        grp_Resize5_fu_434       |    0    |    13   |  3.912  |   2265  |   3628  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fdiv   |            grp_fu_444           |    0    |    0    |    0    |   311   |   791   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  uitofp  |            grp_fu_449           |    0    |    0    |    0    |   128   |   337   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          man_V_2_fu_519         |    0    |    0    |    0    |    0    |    54   |
|          |          sh_amt_fu_541          |    0    |    0    |    0    |    0    |    12   |
|          |          p_023_i_fu_598         |    0    |    0    |    0    |    0    |    32   |
|          |         sel_tmp3_fu_622         |    0    |    0    |    0    |    0    |    32   |
|  select  |          sel_tmp_fu_659         |    0    |    0    |    0    |    0    |    32   |
|          |         sel_tmp5_fu_673         |    0    |    0    |    0    |    0    |    32   |
|          |         scale0_V_fu_699         |    0    |    0    |    0    |    0    |    32   |
|          |         p_Val2_16_fu_852        |    0    |    0    |    0    |    0    |    32   |
|          |        p_03_i_i_i_fu_963        |    0    |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fpext  |         d_assign_fu_452         |    0    |    0    |    0    |   100   |   134   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_85_i_fu_490         |    0    |    0    |    0    |    0    |    29   |
|          |         tmp_87_i_fu_526         |    0    |    0    |    0    |    0    |    13   |
|          |         tmp_90_i_fu_553         |    0    |    0    |    0    |    0    |    13   |
|          |         tmp_92_i_fu_562         |    0    |    0    |    0    |    0    |    13   |
|          |           icmp_fu_578           |    0    |    0    |    0    |    0    |    11   |
|          |         tmp_108_i_fu_725        |    0    |    0    |    0    |    0    |    18   |
|   icmp   |         tmp_103_i_fu_784        |    0    |    0    |    0    |    0    |    24   |
|          |            slt_fu_789           |    0    |    0    |    0    |    0    |    24   |
|          |         exitcond_fu_820         |    0    |    0    |    0    |    0    |    11   |
|          |          tmp_i_i_fu_832         |    0    |    0    |    0    |    0    |    18   |
|          |        tmp_83_i_i_fu_921        |    0    |    0    |    0    |    0    |    11   |
|          |         tmp_112_i_fu_988        |    0    |    0    |    0    |    0    |    9    |
|          |        tmp_114_i_fu_1003        |    0    |    0    |    0    |    0    |    11   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    shl   |         tmp_98_i_fu_605         |    0    |    0    |    0    |    0    |    85   |
|          |         tmp32_V_1_fu_878        |    0    |    0    |    0    |    0    |    85   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   ashr   |         tmp_96_i_fu_588         |    0    |    0    |    0    |    0    |   162   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_88_i_fu_531         |    0    |    0    |    0    |    0    |    19   |
|          |          levels_fu_739          |    0    |    0    |    0    |    0    |    15   |
|          |            r_V_fu_774           |    0    |    0    |    0    |    0    |    43   |
|          |             i_fu_826            |    0    |    0    |    0    |    0    |    15   |
|    add   |    p_Repl2_12_trunc_i_fu_935    |    0    |    0    |    0    |    0    |    8    |
|          |         next_mul_fu_978         |    0    |    0    |    0    |    0    |    17   |
|          |            i_7_fu_993           |    0    |    0    |    0    |    0    |    12   |
|          |            j_fu_1008            |    0    |    0    |    0    |    0    |    15   |
|          |          tmp_22_fu_1018         |    0    |    0    |    0    |    0    |    17   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            F2_fu_496            |    0    |    0    |    0    |    0    |    19   |
|          |          man_V_1_fu_513         |    0    |    0    |    0    |    0    |    60   |
|    sub   |         tmp_89_i_fu_536         |    0    |    0    |    0    |    0    |    19   |
|          |        tmp_i_i_83_fu_846        |    0    |    0    |    0    |    0    |    39   |
|          |        tmp_52_i_i_fu_926        |    0    |    0    |    0    |    0    |    8    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   cttz   |         num_zeros_fu_870        |    0    |    0    |    0    |    40   |    36   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    mul   |         p_Val2_13_fu_805        |    0    |    3    |    0    |    0    |    21   |
|          |         p_Val2_15_fu_892        |    0    |    3    |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         sel_tmp2_fu_616         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp7_fu_641         |    0    |    0    |    0    |    0    |    2    |
|    and   |         sel_tmp9_fu_653         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp4_fu_667         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp11_fu_693        |    0    |    0    |    0    |    0    |    2    |
|          |         or_cond_i_fu_800        |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         sel_tmp1_fu_611         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp6_fu_635         |    0    |    0    |    0    |    0    |    2    |
|    xor   |         sel_tmp8_fu_647         |    0    |    0    |    0    |    0    |    2    |
|          |         sel_tmp10_fu_687        |    0    |    0    |    0    |    0    |    2    |
|          |            rev_fu_794           |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    or    |     sel_tmp6_demorgan_fu_630    |    0    |    0    |    0    |    0    |    2    |
|          |    sel_tmp21_demorgan_fu_681    |    0    |    0    |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          | locations_rows_read_read_fu_216 |    0    |    0    |    0    |    0    |    0    |
|          | locations_cols_read_read_fu_222 |    0    |    0    |    0    |    0    |    0    |
|   read   |    p_scale0_read_read_fu_228    |    0    |    0    |    0    |    0    |    0    |
|          |    neighbors_read_read_fu_234   |    0    |    0    |    0    |    0    |    0    |
|          |         rows_read_fu_256        |    0    |    0    |    0    |    0    |    0    |
|          |         cols_read_fu_262        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   write  |     StgValue_32_write_fu_240    |    0    |    0    |    0    |    0    |    0    |
|          |     StgValue_33_write_fu_248    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_460           |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_74_fu_486          |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_75_fu_558          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_77_fu_594          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_80_fu_884          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           isneg_fu_464          |    0    |    0    |    0    |    0    |    0    |
| bitselect|          tmp_78_fu_731          |    0    |    0    |    0    |    0    |    0    |
|          |          is_neg_fu_838          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         exp_tmp_V_fu_472        |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_76_fu_568          |    0    |    0    |    0    |    0    |    0    |
|partselect|          scale_V_fu_810         |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_1_fu_860        |    0    |    0    |    0    |    0    |    0    |
|          |         p_scale_V_fu_897        |    0    |    0    |    0    |    0    |    0    |
|          |       p_Result_i_i_fu_911       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_i_fu_482          |    0    |    0    |    0    |    0    |    0    |
|          |        p_Result_s_fu_509        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_95_i_fu_584         |    0    |    0    |    0    |    0    |    0    |
|   zext   |        tmp_53_i_i_fu_931        |    0    |    0    |    0    |    0    |    0    |
|          |     i_0_i_cast_cast_i_fu_984    |    0    |    0    |    0    |    0    |    0    |
|          |     j_0_i_cast_cast_i_fu_999    |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_115_i_cast_fu_1014     |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_22_cast_fu_1024       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_i_82_fu_502         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_101_i_fu_711        |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         tmp_105_i_fu_718        |    0    |    0    |    0    |    0    |    0    |
|          |          p_shl_i_fu_750         |    0    |    0    |    0    |    0    |    0    |
|          |         p_shl1_i_fu_762         |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_54_i_i_fu_941        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       sh_amt_cast_i_fu_549      |    0    |    0    |    0    |    0    |    0    |
|          |       OP2_V_cast8_i_fu_707      |    0    |    0    |    0    |    0    |    0    |
|          |    OP1_V_cast7_i_cast_fu_746    |    0    |    0    |    0    |    0    |    0    |
|   sext   |       p_shl_cast_i_fu_758       |    0    |    0    |    0    |    0    |    0    |
|          |       p_shl1_cast_i_fu_770      |    0    |    0    |    0    |    0    |    0    |
|          |        r_V_cast_i_fu_780        |    0    |    0    |    0    |    0    |    0    |
|          |      OP1_V_4_cast_i_fu_888      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  partset |        p_Result_2_fu_948        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|extractvalue|         dst_rows_fu_970         |    0    |    0    |    0    |    0    |    0    |
|          |         dst_cols_fu_974         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |   1117  |    67   | 165.664 |  52019  |  71556  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|     dst_val    |   64   |    0   |    0   |
|rects_val_height|    1   |    0   |    0   |
| rects_val_width|    1   |    0   |    0   |
|   rects_val_x  |    1   |    0   |    0   |
|   rects_val_y  |    1   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |   68   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|         F2_reg_1073        |   12   |
|   OP2_V_cast8_i_reg_1081   |   48   |
|        cols_reg_1050       |   32   |
|      dst_cols_reg_1179     |   32   |
|      dst_rows_reg_1174     |   32   |
|       i_0_i_i_reg_350      |    3   |
|        i_7_reg_1198        |    3   |
|         i_i_reg_339        |    5   |
|         i_reg_1124         |    5   |
|       is_neg_reg_1134      |    1   |
|       iscale_reg_1169      |   32   |
|       isneg_reg_1056       |    1   |
|       j_0_i_i_reg_373      |    7   |
|         j_reg_1206         |    7   |
|     levels_1_i_reg_304     |    5   |
|      levels_i_reg_293      |    5   |
|       levels_reg_1105      |    5   |
|locations_cols_read_reg_1034|    8   |
|locations_rows_read_reg_1029|    4   |
|   neighbors_read_reg_1039  |   32   |
|      next_mul_reg_1189     |   10   |
|     p_03_i_i_i_reg_1164    |   32   |
|    p_Result_i_i_reg_1159   |    8   |
|      p_Val2_14_reg_327     |   32   |
|         p_i_reg_282        |   32   |
|     p_scale_V_reg_1149     |   32   |
|       phi_mul_reg_361      |   10   |
|rects_length_read_as_reg_315|   32   |
|    rects_length_reg_1184   |   32   |
|        rows_reg_1044       |   32   |
|      scale_V_reg_1116      |   32   |
|     tmp32_V_1_reg_1139     |   32   |
|      tmp32_V_reg_1154      |   32   |
|     tmp_101_i_reg_1087     |   48   |
|     tmp_105_i_reg_1092     |   48   |
|     tmp_108_i_reg_1097     |    1   |
|     tmp_112_i_reg_1194     |    1   |
|       tmp_74_reg_1062      |   52   |
|       tmp_80_reg_1144      |    8   |
|      tmp_85_i_reg_1067     |    1   |
|      tmp_i_i_reg_1129      |    1   |
+----------------------------+--------+
|            Total           |   787  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
| rects_length_read_as_reg_315 |  p0  |   2  |  32  |   64   ||    9    |
|       p_Val2_14_reg_327      |  p0  |   2  |  32  |   64   ||    9    |
|        phi_mul_reg_361       |  p0  |   2  |  10  |   20   ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |   148  ||  2.934  ||    27   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  1117  |   67   |   165  |  52019 |  71556 |
|   Memory  |   68   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |    -   |   787  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1185  |   67   |   168  |  52806 |  71583 |
+-----------+--------+--------+--------+--------+--------+
