/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [40:0] celloutsig_0_11z;
  reg [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire [20:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [23:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _00_;
  always_latch
    if (clkin_data[128]) _00_ = 7'h00;
    else if (clkin_data[64]) _00_ = celloutsig_1_1z[12:6];
  assign celloutsig_1_3z[12:6] = _00_;
  assign celloutsig_1_2z = ~(celloutsig_1_0z[4] | in_data[167]);
  assign celloutsig_1_18z = ~(celloutsig_1_4z | celloutsig_1_12z[3]);
  assign celloutsig_0_10z = ~celloutsig_0_2z[2];
  assign celloutsig_0_4z = celloutsig_0_2z[8] ^ celloutsig_0_1z[0];
  assign celloutsig_1_5z = celloutsig_1_1z[11] ^ celloutsig_1_2z;
  assign celloutsig_1_6z = celloutsig_1_4z ^ in_data[189];
  assign celloutsig_0_36z = ~(celloutsig_0_9z[2] ^ celloutsig_0_2z[4]);
  assign celloutsig_1_8z = ~(celloutsig_1_7z ^ celloutsig_1_0z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_3z[18] ^ celloutsig_0_1z[2]);
  assign celloutsig_0_42z = { celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_13z } + { celloutsig_0_15z[3:0], celloutsig_0_18z, celloutsig_0_25z };
  assign celloutsig_1_12z[8:2] = celloutsig_1_1z[12:6] + { celloutsig_1_1z[11:6], celloutsig_1_6z };
  assign celloutsig_0_16z = { celloutsig_0_11z[17:5], celloutsig_0_6z } + { celloutsig_0_11z[39:28], celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_35z = { celloutsig_0_20z[13], celloutsig_0_4z, celloutsig_0_1z } == celloutsig_0_12z[7:3];
  assign celloutsig_0_37z = { celloutsig_0_19z[5], celloutsig_0_18z, celloutsig_0_24z } > { celloutsig_0_16z[12:11], celloutsig_0_35z, celloutsig_0_7z };
  assign celloutsig_1_10z = { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_6z } > { celloutsig_1_1z[12:6], 1'h0, celloutsig_1_5z };
  assign celloutsig_0_22z = celloutsig_0_8z > { celloutsig_0_11z[20:18], celloutsig_0_4z };
  assign celloutsig_0_59z = { celloutsig_0_37z, celloutsig_0_27z } && celloutsig_0_42z[6:0];
  assign celloutsig_0_25z = { celloutsig_0_20z[14:1], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z } && { in_data[34:0], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_5z = ! celloutsig_0_2z[8:4];
  assign celloutsig_0_3z = { in_data[43:42], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[59:37] };
  assign celloutsig_0_17z = celloutsig_0_16z[7:2] % { 1'h1, celloutsig_0_2z[7:4], celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[20:11] % { 1'h1, celloutsig_0_0z[8:0] };
  assign celloutsig_0_24z = celloutsig_0_2z[9:7] % { 1'h1, celloutsig_0_9z[1:0] };
  assign celloutsig_0_31z = { celloutsig_0_0z[5:2], celloutsig_0_24z } % { 1'h1, celloutsig_0_8z[2:0], celloutsig_0_1z };
  assign celloutsig_0_19z = { celloutsig_0_12z[13:6], celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_8z } % { 1'h1, celloutsig_0_15z[3:1], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[19:9] | in_data[58:48];
  assign celloutsig_0_1z = celloutsig_0_0z[7:5] | in_data[27:25];
  assign celloutsig_1_7z = | { in_data[115], celloutsig_1_0z };
  assign celloutsig_1_4z = | in_data[153:142];
  assign celloutsig_1_16z = | { celloutsig_1_12z[7], celloutsig_1_5z, in_data[153:142] };
  assign celloutsig_0_6z = ^ in_data[94:88];
  assign celloutsig_1_9z = { celloutsig_1_1z[6], 6'h00 } >> { celloutsig_1_3z[11:6], celloutsig_1_7z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_10z } >> { in_data[79:73], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_19z[11:5] << { celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_58z = celloutsig_0_21z[6:1] >> { celloutsig_0_11z[18:16], celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[140:135] >> in_data[115:110];
  assign celloutsig_0_7z = { celloutsig_0_3z[13:11], celloutsig_0_6z, celloutsig_0_4z } >> celloutsig_0_0z[4:0];
  assign celloutsig_0_8z = celloutsig_0_2z[4:1] >> { celloutsig_0_7z[4], celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_1z >> { celloutsig_0_0z[8:7], celloutsig_0_4z };
  assign celloutsig_1_19z = { in_data[187:178], celloutsig_1_5z, celloutsig_1_16z } - { in_data[177], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_15z = { celloutsig_0_11z[25:24], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_6z } ^ celloutsig_0_7z;
  assign celloutsig_0_18z = celloutsig_0_7z[3:0] ^ celloutsig_0_8z;
  assign celloutsig_0_20z = { celloutsig_0_19z[12:4], celloutsig_0_6z, celloutsig_0_15z } ^ { celloutsig_0_0z[8:0], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_27z = celloutsig_0_19z[20:15] ^ in_data[85:80];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_12z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_0z[7:3], celloutsig_0_7z, celloutsig_0_8z };
  assign { celloutsig_1_1z[11:6], celloutsig_1_1z[13:12] } = { celloutsig_1_0z, in_data[147:146] } ^ { in_data[149:144], in_data[151:150] };
  assign celloutsig_1_12z[1:0] = { celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_1_1z[5:0] = 6'h00;
  assign celloutsig_1_3z[5:0] = 6'h00;
  assign { out_data[128], out_data[107:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
