INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Talia/Vivado/Project_Solarcell/MFSK/MFSK.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Talia/Vivado/Project_Solarcell/MFSK/MFSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Talia/Vivado/Project_Solarcell/MFSK/MFSK.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Talia/Vivado/Project_Solarcell/MFSK/MFSK.srcs/sources_1/imports/new/logicanalyze.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logicanalyze
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Talia/Vivado/Project_Solarcell/MFSK/MFSK.srcs/sim_1/imports/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
