{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1427107445024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1427107445025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 23 21:44:02 2015 " "Processing started: Mon Mar 23 21:44:02 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1427107445025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1427107445025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI_Master -c SPI_Master " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI_Master -c SPI_Master" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1427107445025 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1427107445264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master.v 3 3 " "Found 3 design units, including 3 entities, in source file spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 master " "Found entity 1: master" {  } { { "SPI_Master.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427107445307 ""} { "Info" "ISGN_ENTITY_NAME" "2 slave " "Found entity 2: slave" {  } { { "SPI_Master.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427107445307 ""} { "Info" "ISGN_ENTITY_NAME" "3 stimulus " "Found entity 3: stimulus" {  } { { "SPI_Master.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427107445307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427107445307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_PLL " "Found entity 1: CLK_PLL" {  } { { "CLK_PLL.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/CLK_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1427107445311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1427107445311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stimulus " "Elaborating entity \"stimulus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1427107445335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master master:SPI_MASTER_INSTANT " "Elaborating entity \"master\" for hierarchy \"master:SPI_MASTER_INSTANT\"" {  } { { "SPI_Master.v" "SPI_MASTER_INSTANT" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427107445359 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Initial Data @ MASTER: 10101101 SPI_Master.v(26) " "Verilog HDL Display System Task info at SPI_Master.v(26): Initial Data @ MASTER: 10101101" {  } { { "SPI_Master.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 26 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1427107445360 "|stimulus|master:SPI_MASTER_INSTANT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:SPI_SLAVE_INSTANT " "Elaborating entity \"slave\" for hierarchy \"slave:SPI_SLAVE_INSTANT\"" {  } { { "SPI_Master.v" "SPI_SLAVE_INSTANT" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1427107445361 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data_init SPI_Master.v(69) " "Verilog HDL warning at SPI_Master.v(69): object data_init used but never assigned" {  } { { "SPI_Master.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1427107445362 "|stimulus|slave:SPI_SLAVE_INSTANT"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "SPI_Master.v(84) " "Verilog HDL warning at SPI_Master.v(84): ignoring unsupported system task" {  } { { "SPI_Master.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 84 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1427107445362 "|stimulus|slave:SPI_SLAVE_INSTANT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_init 0 SPI_Master.v(69) " "Net \"data_init\" at SPI_Master.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "SPI_Master.v" "" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1427107445362 "|stimulus|slave:SPI_SLAVE_INSTANT"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "RST " "Net \"RST\" is missing source, defaulting to GND" {  } { { "SPI_Master.v" "RST" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 110 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427107445369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ENA " "Net \"ENA\" is missing source, defaulting to GND" {  } { { "SPI_Master.v" "ENA" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 111 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427107445369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "INTR " "Net \"INTR\" is missing source, defaulting to GND" {  } { { "SPI_Master.v" "INTR" { Text "E:/Users/MrBigBear/My Documents/GitHub/FPGA/Code/Ian/SPI_Master/SPI_Master.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427107445369 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1427107445369 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1427107445484 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "441 " "Peak virtual memory: 441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1427107445538 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 23 21:44:05 2015 " "Processing ended: Mon Mar 23 21:44:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1427107445538 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1427107445538 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1427107445538 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1427107445538 ""}
