{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 20:09:51 2019 " "Info: Processing started: Sun Mar 10 20:09:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off change -c change --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off change -c change --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "alarm_clk " "Info: Assuming node \"alarm_clk\" is an undefined clock" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } } { "d:/altera/90/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin64/Assignment Editor.qase" 1 { { 0 "alarm_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "alarm_clk register min_low_setting_o\[1\]~reg0 register min_low_setting_o\[3\]~reg0 202.14 MHz 4.947 ns Internal " "Info: Clock \"alarm_clk\" has Internal fmax of 202.14 MHz between source register \"min_low_setting_o\[1\]~reg0\" and destination register \"min_low_setting_o\[3\]~reg0\" (period= 4.947 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.686 ns + Longest register register " "Info: + Longest register to register delay is 4.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns min_low_setting_o\[1\]~reg0 1 REG LC_X37_Y22_N4 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X37_Y22_N4; Fanout = 5; REG Node = 'min_low_setting_o\[1\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { min_low_setting_o[1]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.114 ns) 1.325 ns min_low_setting_o~39 2 COMB LC_X39_Y22_N7 1 " "Info: 2: + IC(1.211 ns) + CELL(0.114 ns) = 1.325 ns; Loc. = LC_X39_Y22_N7; Fanout = 1; COMB Node = 'min_low_setting_o~39'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.325 ns" { min_low_setting_o[1]~reg0 min_low_setting_o~39 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.563 ns) + CELL(0.292 ns) 3.180 ns min_low_setting_o~40 3 COMB LC_X37_Y23_N0 1 " "Info: 3: + IC(1.563 ns) + CELL(0.292 ns) = 3.180 ns; Loc. = LC_X37_Y23_N0; Fanout = 1; COMB Node = 'min_low_setting_o~40'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.855 ns" { min_low_setting_o~39 min_low_setting_o~40 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.309 ns) 4.686 ns min_low_setting_o\[3\]~reg0 4 REG LC_X37_Y22_N8 3 " "Info: 4: + IC(1.197 ns) + CELL(0.309 ns) = 4.686 ns; Loc. = LC_X37_Y22_N8; Fanout = 3; REG Node = 'min_low_setting_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.506 ns" { min_low_setting_o~40 min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 15.26 % ) " "Info: Total cell delay = 0.715 ns ( 15.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.971 ns ( 84.74 % ) " "Info: Total interconnect delay = 3.971 ns ( 84.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.686 ns" { min_low_setting_o[1]~reg0 min_low_setting_o~39 min_low_setting_o~40 min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.686 ns" { min_low_setting_o[1]~reg0 {} min_low_setting_o~39 {} min_low_setting_o~40 {} min_low_setting_o[3]~reg0 {} } { 0.000ns 1.211ns 1.563ns 1.197ns } { 0.000ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.187 ns + Shortest register " "Info: + Shortest clock path from clock \"alarm_clk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns min_low_setting_o\[3\]~reg0 2 REG LC_X37_Y22_N8 3 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X37_Y22_N8; Fanout = 3; REG Node = 'min_low_setting_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.718 ns" { alarm_clk min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} min_low_setting_o[3]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.187 ns - Longest register " "Info: - Longest clock path from clock \"alarm_clk\" to source register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns min_low_setting_o\[1\]~reg0 2 REG LC_X37_Y22_N4 5 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X37_Y22_N4; Fanout = 5; REG Node = 'min_low_setting_o\[1\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.718 ns" { alarm_clk min_low_setting_o[1]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk min_low_setting_o[1]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} min_low_setting_o[1]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} min_low_setting_o[3]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk min_low_setting_o[1]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} min_low_setting_o[1]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 71 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "4.686 ns" { min_low_setting_o[1]~reg0 min_low_setting_o~39 min_low_setting_o~40 min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "4.686 ns" { min_low_setting_o[1]~reg0 {} min_low_setting_o~39 {} min_low_setting_o~40 {} min_low_setting_o[3]~reg0 {} } { 0.000ns 1.211ns 1.563ns 1.197ns } { 0.000ns 0.114ns 0.292ns 0.309ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk min_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} min_low_setting_o[3]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk min_low_setting_o[1]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} min_low_setting_o[1]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "hr_low_setting_o\[3\]~reg0 clk alarm_clk 10.628 ns register " "Info: tsu for register \"hr_low_setting_o\[3\]~reg0\" (data pin = \"clk\", clock pin = \"alarm_clk\") is 10.628 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.778 ns + Longest pin register " "Info: + Longest pin to register delay is 13.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clk 1 PIN PIN_100 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_100; Fanout = 2; PIN Node = 'clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.261 ns) + CELL(0.590 ns) 10.326 ns hr_high_setting_o\[0\]~33 2 COMB LC_X39_Y23_N6 5 " "Info: 2: + IC(8.261 ns) + CELL(0.590 ns) = 10.326 ns; Loc. = LC_X39_Y23_N6; Fanout = 5; COMB Node = 'hr_high_setting_o\[0\]~33'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.851 ns" { clk hr_high_setting_o[0]~33 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.114 ns) 11.606 ns hr_low_setting_o~32 3 COMB LC_X37_Y23_N7 3 " "Info: 3: + IC(1.166 ns) + CELL(0.114 ns) = 11.606 ns; Loc. = LC_X37_Y23_N7; Fanout = 3; COMB Node = 'hr_low_setting_o~32'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.280 ns" { hr_high_setting_o[0]~33 hr_low_setting_o~32 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.292 ns) 13.048 ns hr_low_setting_o~43 4 COMB LC_X39_Y23_N5 1 " "Info: 4: + IC(1.150 ns) + CELL(0.292 ns) = 13.048 ns; Loc. = LC_X39_Y23_N5; Fanout = 1; COMB Node = 'hr_low_setting_o~43'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.442 ns" { hr_low_setting_o~32 hr_low_setting_o~43 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.421 ns) + CELL(0.309 ns) 13.778 ns hr_low_setting_o\[3\]~reg0 5 REG LC_X39_Y23_N8 6 " "Info: 5: + IC(0.421 ns) + CELL(0.309 ns) = 13.778 ns; Loc. = LC_X39_Y23_N8; Fanout = 6; REG Node = 'hr_low_setting_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "0.730 ns" { hr_low_setting_o~43 hr_low_setting_o[3]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.780 ns ( 20.18 % ) " "Info: Total cell delay = 2.780 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.998 ns ( 79.82 % ) " "Info: Total interconnect delay = 10.998 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "13.778 ns" { clk hr_high_setting_o[0]~33 hr_low_setting_o~32 hr_low_setting_o~43 hr_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "13.778 ns" { clk {} clk~out0 {} hr_high_setting_o[0]~33 {} hr_low_setting_o~32 {} hr_low_setting_o~43 {} hr_low_setting_o[3]~reg0 {} } { 0.000ns 0.000ns 8.261ns 1.166ns 1.150ns 0.421ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 15 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.187 ns - Shortest register " "Info: - Shortest clock path from clock \"alarm_clk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns hr_low_setting_o\[3\]~reg0 2 REG LC_X39_Y23_N8 6 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X39_Y23_N8; Fanout = 6; REG Node = 'hr_low_setting_o\[3\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.718 ns" { alarm_clk hr_low_setting_o[3]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk hr_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} hr_low_setting_o[3]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "13.778 ns" { clk hr_high_setting_o[0]~33 hr_low_setting_o~32 hr_low_setting_o~43 hr_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "13.778 ns" { clk {} clk~out0 {} hr_high_setting_o[0]~33 {} hr_low_setting_o~32 {} hr_low_setting_o~43 {} hr_low_setting_o[3]~reg0 {} } { 0.000ns 0.000ns 8.261ns 1.166ns 1.150ns 0.421ns } { 0.000ns 1.475ns 0.590ns 0.114ns 0.292ns 0.309ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk hr_low_setting_o[3]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} hr_low_setting_o[3]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "alarm_clk hr_low_setting_o\[0\] hr_low_setting_o\[0\]~reg0 11.772 ns register " "Info: tco from clock \"alarm_clk\" to destination pin \"hr_low_setting_o\[0\]\" through register \"hr_low_setting_o\[0\]~reg0\" is 11.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk source 3.187 ns + Longest register " "Info: + Longest clock path from clock \"alarm_clk\" to source register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns hr_low_setting_o\[0\]~reg0 2 REG LC_X39_Y23_N4 8 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X39_Y23_N4; Fanout = 8; REG Node = 'hr_low_setting_o\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.718 ns" { alarm_clk hr_low_setting_o[0]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk hr_low_setting_o[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} hr_low_setting_o[0]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 15 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.361 ns + Longest register pin " "Info: + Longest register to pin delay is 8.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hr_low_setting_o\[0\]~reg0 1 REG LC_X39_Y23_N4 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y23_N4; Fanout = 8; REG Node = 'hr_low_setting_o\[0\]~reg0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { hr_low_setting_o[0]~reg0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.237 ns) + CELL(2.124 ns) 8.361 ns hr_low_setting_o\[0\] 2 PIN PIN_126 0 " "Info: 2: + IC(6.237 ns) + CELL(2.124 ns) = 8.361 ns; Loc. = PIN_126; Fanout = 0; PIN Node = 'hr_low_setting_o\[0\]'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.361 ns" { hr_low_setting_o[0]~reg0 hr_low_setting_o[0] } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 25.40 % ) " "Info: Total cell delay = 2.124 ns ( 25.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.237 ns ( 74.60 % ) " "Info: Total interconnect delay = 6.237 ns ( 74.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.361 ns" { hr_low_setting_o[0]~reg0 hr_low_setting_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.361 ns" { hr_low_setting_o[0]~reg0 {} hr_low_setting_o[0] {} } { 0.000ns 6.237ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk hr_low_setting_o[0]~reg0 } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} hr_low_setting_o[0]~reg0 {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "8.361 ns" { hr_low_setting_o[0]~reg0 hr_low_setting_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "8.361 ns" { hr_low_setting_o[0]~reg0 {} hr_low_setting_o[0] {} } { 0.000ns 6.237ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mode LED_hr 14.525 ns Longest " "Info: Longest tpd from source pin \"mode\" to destination pin \"LED_hr\" is 14.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns mode 1 PIN PIN_197 13 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_197; Fanout = 13; PIN Node = 'mode'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.941 ns) + CELL(0.442 ns) 7.858 ns LED_hr~0 2 COMB LC_X39_Y22_N9 1 " "Info: 2: + IC(5.941 ns) + CELL(0.442 ns) = 7.858 ns; Loc. = LC_X39_Y22_N9; Fanout = 1; COMB Node = 'LED_hr~0'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.383 ns" { mode LED_hr~0 } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.559 ns) + CELL(2.108 ns) 14.525 ns LED_hr 3 PIN PIN_224 0 " "Info: 3: + IC(4.559 ns) + CELL(2.108 ns) = 14.525 ns; Loc. = PIN_224; Fanout = 0; PIN Node = 'LED_hr'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "6.667 ns" { LED_hr~0 LED_hr } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.025 ns ( 27.71 % ) " "Info: Total cell delay = 4.025 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.500 ns ( 72.29 % ) " "Info: Total interconnect delay = 10.500 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "14.525 ns" { mode LED_hr~0 LED_hr } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "14.525 ns" { mode {} mode~out0 {} LED_hr~0 {} LED_hr {} } { 0.000ns 0.000ns 5.941ns 4.559ns } { 0.000ns 1.475ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "change_t change alarm_clk -3.837 ns register " "Info: th for register \"change_t\" (data pin = \"change\", clock pin = \"alarm_clk\") is -3.837 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "alarm_clk destination 3.187 ns + Longest register " "Info: + Longest clock path from clock \"alarm_clk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns alarm_clk 1 CLK PIN_29 19 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 19; CLK Node = 'alarm_clk'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alarm_clk } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns change_t 2 REG LC_X39_Y23_N3 1 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X39_Y23_N3; Fanout = 1; REG Node = 'change_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "1.718 ns" { alarm_clk change_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} change_t {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "change.v" "" { Text "D:/HDL/change/change.v" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.039 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns change 1 PIN PIN_196 2 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_196; Fanout = 2; PIN Node = 'change'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.449 ns) + CELL(0.115 ns) 7.039 ns change_t 2 REG LC_X39_Y23_N3 1 " "Info: 2: + IC(5.449 ns) + CELL(0.115 ns) = 7.039 ns; Loc. = LC_X39_Y23_N3; Fanout = 1; REG Node = 'change_t'" {  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "5.564 ns" { change change_t } "NODE_NAME" } } { "change.v" "" { Text "D:/HDL/change/change.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns ( 22.59 % ) " "Info: Total cell delay = 1.590 ns ( 22.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.449 ns ( 77.41 % ) " "Info: Total interconnect delay = 5.449 ns ( 77.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.039 ns" { change change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.039 ns" { change {} change~out0 {} change_t {} } { 0.000ns 0.000ns 5.449ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "3.187 ns" { alarm_clk change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "3.187 ns" { alarm_clk {} alarm_clk~out0 {} change_t {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin64/TimingClosureFloorplan.fld" "" "7.039 ns" { change change_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin64/Technology_Viewer.qrui" "7.039 ns" { change {} change~out0 {} change_t {} } { 0.000ns 0.000ns 5.449ns } { 0.000ns 1.475ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 20:09:51 2019 " "Info: Processing ended: Sun Mar 10 20:09:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
