
LAB3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bd8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002ce4  08002ce4  00012ce4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d04  08002d04  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d04  08002d04  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d04  08002d04  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d04  08002d04  00012d04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d08  08002d08  00012d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08002d0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000408  2000005c  08002d68  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  08002d68  00020464  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b9f  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c5f  00000000  00000000  00029c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  0002b888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000990  00000000  00000000  0002c338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ed8  00000000  00000000  0002ccc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c316  00000000  00000000  00043ba0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082316  00000000  00000000  0004feb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d21cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029ac  00000000  00000000  000d2220  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ccc 	.word	0x08002ccc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002ccc 	.word	0x08002ccc

0800014c <getKeyInput>:
int KeyReg2[NUM_OF_BUTTON] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};

int button_flag[NUM_OF_BUTTON] = {0,0,0};
int buttonBuffer[NUM_OF_BUTTON] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};

void getKeyInput(){
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
	for(int i = 0; i < NUM_OF_BUTTON; i++){
 8000152:	2300      	movs	r3, #0
 8000154:	607b      	str	r3, [r7, #4]
 8000156:	e08d      	b.n	8000274 <getKeyInput+0x128>
		  KeyReg2[i] = KeyReg1[i];
 8000158:	4a4b      	ldr	r2, [pc, #300]	; (8000288 <getKeyInput+0x13c>)
 800015a:	687b      	ldr	r3, [r7, #4]
 800015c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000160:	494a      	ldr	r1, [pc, #296]	; (800028c <getKeyInput+0x140>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  KeyReg1[i] = KeyReg0[i];
 8000168:	4a49      	ldr	r2, [pc, #292]	; (8000290 <getKeyInput+0x144>)
 800016a:	687b      	ldr	r3, [r7, #4]
 800016c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000170:	4945      	ldr	r1, [pc, #276]	; (8000288 <getKeyInput+0x13c>)
 8000172:	687b      	ldr	r3, [r7, #4]
 8000174:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  switch (i) {
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2b02      	cmp	r3, #2
 800017c:	d01f      	beq.n	80001be <getKeyInput+0x72>
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	2b02      	cmp	r3, #2
 8000182:	dc27      	bgt.n	80001d4 <getKeyInput+0x88>
 8000184:	687b      	ldr	r3, [r7, #4]
 8000186:	2b00      	cmp	r3, #0
 8000188:	d003      	beq.n	8000192 <getKeyInput+0x46>
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2b01      	cmp	r3, #1
 800018e:	d00b      	beq.n	80001a8 <getKeyInput+0x5c>
				break;
			case 2:
				  KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, b3_Pin);
				break;
			default:
				break;
 8000190:	e020      	b.n	80001d4 <getKeyInput+0x88>
				  KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, b1_Pin);
 8000192:	2101      	movs	r1, #1
 8000194:	483f      	ldr	r0, [pc, #252]	; (8000294 <getKeyInput+0x148>)
 8000196:	f001 fd59 	bl	8001c4c <HAL_GPIO_ReadPin>
 800019a:	4603      	mov	r3, r0
 800019c:	4619      	mov	r1, r3
 800019e:	4a3c      	ldr	r2, [pc, #240]	; (8000290 <getKeyInput+0x144>)
 80001a0:	687b      	ldr	r3, [r7, #4]
 80001a2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 80001a6:	e016      	b.n	80001d6 <getKeyInput+0x8a>
				  KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, b2_Pin);
 80001a8:	2102      	movs	r1, #2
 80001aa:	483a      	ldr	r0, [pc, #232]	; (8000294 <getKeyInput+0x148>)
 80001ac:	f001 fd4e 	bl	8001c4c <HAL_GPIO_ReadPin>
 80001b0:	4603      	mov	r3, r0
 80001b2:	4619      	mov	r1, r3
 80001b4:	4a36      	ldr	r2, [pc, #216]	; (8000290 <getKeyInput+0x144>)
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 80001bc:	e00b      	b.n	80001d6 <getKeyInput+0x8a>
				  KeyReg0[i] = HAL_GPIO_ReadPin(GPIOB, b3_Pin);
 80001be:	2104      	movs	r1, #4
 80001c0:	4834      	ldr	r0, [pc, #208]	; (8000294 <getKeyInput+0x148>)
 80001c2:	f001 fd43 	bl	8001c4c <HAL_GPIO_ReadPin>
 80001c6:	4603      	mov	r3, r0
 80001c8:	4619      	mov	r1, r3
 80001ca:	4a31      	ldr	r2, [pc, #196]	; (8000290 <getKeyInput+0x144>)
 80001cc:	687b      	ldr	r3, [r7, #4]
 80001ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				break;
 80001d2:	e000      	b.n	80001d6 <getKeyInput+0x8a>
				break;
 80001d4:	bf00      	nop
		  }
		  if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 80001d6:	4a2c      	ldr	r2, [pc, #176]	; (8000288 <getKeyInput+0x13c>)
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001de:	492c      	ldr	r1, [pc, #176]	; (8000290 <getKeyInput+0x144>)
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001e6:	429a      	cmp	r2, r3
 80001e8:	d141      	bne.n	800026e <getKeyInput+0x122>
 80001ea:	4a27      	ldr	r2, [pc, #156]	; (8000288 <getKeyInput+0x13c>)
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f2:	4926      	ldr	r1, [pc, #152]	; (800028c <getKeyInput+0x140>)
 80001f4:	687b      	ldr	r3, [r7, #4]
 80001f6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001fa:	429a      	cmp	r2, r3
 80001fc:	d137      	bne.n	800026e <getKeyInput+0x122>
			  if(buttonBuffer[i] != KeyReg2[i]){
 80001fe:	4a26      	ldr	r2, [pc, #152]	; (8000298 <getKeyInput+0x14c>)
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000206:	4921      	ldr	r1, [pc, #132]	; (800028c <getKeyInput+0x140>)
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800020e:	429a      	cmp	r2, r3
 8000210:	d019      	beq.n	8000246 <getKeyInput+0xfa>
				  buttonBuffer[i] = KeyReg2[i];
 8000212:	4a1e      	ldr	r2, [pc, #120]	; (800028c <getKeyInput+0x140>)
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021a:	491f      	ldr	r1, [pc, #124]	; (8000298 <getKeyInput+0x14c>)
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				  if(buttonBuffer[i] == PRESSED_STATE){
 8000222:	4a1d      	ldr	r2, [pc, #116]	; (8000298 <getKeyInput+0x14c>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d11f      	bne.n	800026e <getKeyInput+0x122>
					  button_flag[i] = 1;
 800022e:	4a1b      	ldr	r2, [pc, #108]	; (800029c <getKeyInput+0x150>)
 8000230:	687b      	ldr	r3, [r7, #4]
 8000232:	2101      	movs	r1, #1
 8000234:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					  TimeOutForButtonPress[i] = 300;
 8000238:	4a19      	ldr	r2, [pc, #100]	; (80002a0 <getKeyInput+0x154>)
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000240:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000244:	e013      	b.n	800026e <getKeyInput+0x122>
				  }
			  }
			  else{
				  TimeOutForButtonPress[i]--;
 8000246:	4a16      	ldr	r2, [pc, #88]	; (80002a0 <getKeyInput+0x154>)
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800024e:	1e5a      	subs	r2, r3, #1
 8000250:	4913      	ldr	r1, [pc, #76]	; (80002a0 <getKeyInput+0x154>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				  if(TimeOutForButtonPress[i] <= 0){
 8000258:	4a11      	ldr	r2, [pc, #68]	; (80002a0 <getKeyInput+0x154>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000260:	2b00      	cmp	r3, #0
 8000262:	dc04      	bgt.n	800026e <getKeyInput+0x122>
					  buttonBuffer[i] = NORMAL_STATE;
 8000264:	4a0c      	ldr	r2, [pc, #48]	; (8000298 <getKeyInput+0x14c>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2101      	movs	r1, #1
 800026a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < NUM_OF_BUTTON; i++){
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	3301      	adds	r3, #1
 8000272:	607b      	str	r3, [r7, #4]
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	2b02      	cmp	r3, #2
 8000278:	f77f af6e 	ble.w	8000158 <getKeyInput+0xc>
				  }
			  }
		  }
	}
}
 800027c:	bf00      	nop
 800027e:	bf00      	nop
 8000280:	3708      	adds	r7, #8
 8000282:	46bd      	mov	sp, r7
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	20000018 	.word	0x20000018
 800028c:	20000024 	.word	0x20000024
 8000290:	2000000c 	.word	0x2000000c
 8000294:	40010c00 	.word	0x40010c00
 8000298:	20000000 	.word	0x20000000
 800029c:	20000078 	.word	0x20000078
 80002a0:	200000d4 	.word	0x200000d4

080002a4 <isButtonPress>:


int isButtonPress(int index){
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
	if(index >= NUM_OF_BUTTON) return 0;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2b02      	cmp	r3, #2
 80002b0:	dd01      	ble.n	80002b6 <isButtonPress+0x12>
 80002b2:	2300      	movs	r3, #0
 80002b4:	e00d      	b.n	80002d2 <isButtonPress+0x2e>
	if(button_flag[index] == 1){
 80002b6:	4a09      	ldr	r2, [pc, #36]	; (80002dc <isButtonPress+0x38>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d106      	bne.n	80002d0 <isButtonPress+0x2c>
		button_flag[index] = 0;
 80002c2:	4a06      	ldr	r2, [pc, #24]	; (80002dc <isButtonPress+0x38>)
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	2100      	movs	r1, #0
 80002c8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 80002cc:	2301      	movs	r3, #1
 80002ce:	e000      	b.n	80002d2 <isButtonPress+0x2e>
	}
	return 0;
 80002d0:	2300      	movs	r3, #0
}
 80002d2:	4618      	mov	r0, r3
 80002d4:	370c      	adds	r7, #12
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bc80      	pop	{r7}
 80002da:	4770      	bx	lr
 80002dc:	20000078 	.word	0x20000078

080002e0 <Button1IsPressed>:
int Button1IsPressed(){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
	return isButtonPress(0);
 80002e4:	2000      	movs	r0, #0
 80002e6:	f7ff ffdd 	bl	80002a4 <isButtonPress>
 80002ea:	4603      	mov	r3, r0
}
 80002ec:	4618      	mov	r0, r3
 80002ee:	bd80      	pop	{r7, pc}

080002f0 <Button2IsPressed>:
int Button2IsPressed(){
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
	return isButtonPress(1);
 80002f4:	2001      	movs	r0, #1
 80002f6:	f7ff ffd5 	bl	80002a4 <isButtonPress>
 80002fa:	4603      	mov	r3, r0
}
 80002fc:	4618      	mov	r0, r3
 80002fe:	bd80      	pop	{r7, pc}

08000300 <Button3IsPressed>:
int Button3IsPressed(){
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
	return isButtonPress(2);
 8000304:	2002      	movs	r0, #2
 8000306:	f7ff ffcd 	bl	80002a4 <isButtonPress>
 800030a:	4603      	mov	r3, r0
}
 800030c:	4618      	mov	r0, r3
 800030e:	bd80      	pop	{r7, pc}

08000310 <auto_traffic>:
#include "fsm_automatic.h"
#include "traffic.h"
#include "global.h"
#include "main.h"

void auto_traffic(){
 8000310:	b580      	push	{r7, lr}
 8000312:	af00      	add	r7, sp, #0
	switch (status_row){
 8000314:	4b84      	ldr	r3, [pc, #528]	; (8000528 <auto_traffic+0x218>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2b0e      	cmp	r3, #14
 800031a:	d036      	beq.n	800038a <auto_traffic+0x7a>
 800031c:	2b0e      	cmp	r3, #14
 800031e:	f300 8091 	bgt.w	8000444 <auto_traffic+0x134>
 8000322:	2b0c      	cmp	r3, #12
 8000324:	d002      	beq.n	800032c <auto_traffic+0x1c>
 8000326:	2b0d      	cmp	r3, #13
 8000328:	d05e      	beq.n	80003e8 <auto_traffic+0xd8>
					green_row[0] = greent[0];
					green_row[1] = greent[1];
					status_row = YELLOW_ROW;
			}
		default:
			break;
 800032a:	e08b      	b.n	8000444 <auto_traffic+0x134>
			setRR();
 800032c:	f000 ffec 	bl	8001308 <setRR>
			red_row[1]--;
 8000330:	4b7e      	ldr	r3, [pc, #504]	; (800052c <auto_traffic+0x21c>)
 8000332:	685b      	ldr	r3, [r3, #4]
 8000334:	3b01      	subs	r3, #1
 8000336:	4a7d      	ldr	r2, [pc, #500]	; (800052c <auto_traffic+0x21c>)
 8000338:	6053      	str	r3, [r2, #4]
			if(red_row[1] < 0){
 800033a:	4b7c      	ldr	r3, [pc, #496]	; (800052c <auto_traffic+0x21c>)
 800033c:	685b      	ldr	r3, [r3, #4]
 800033e:	2b00      	cmp	r3, #0
 8000340:	da07      	bge.n	8000352 <auto_traffic+0x42>
				red_row[0]--;
 8000342:	4b7a      	ldr	r3, [pc, #488]	; (800052c <auto_traffic+0x21c>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	3b01      	subs	r3, #1
 8000348:	4a78      	ldr	r2, [pc, #480]	; (800052c <auto_traffic+0x21c>)
 800034a:	6013      	str	r3, [r2, #0]
				red_row[1] = 9;
 800034c:	4b77      	ldr	r3, [pc, #476]	; (800052c <auto_traffic+0x21c>)
 800034e:	2209      	movs	r2, #9
 8000350:	605a      	str	r2, [r3, #4]
			led_buffer[0] = red_row[0];
 8000352:	4b76      	ldr	r3, [pc, #472]	; (800052c <auto_traffic+0x21c>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	4a76      	ldr	r2, [pc, #472]	; (8000530 <auto_traffic+0x220>)
 8000358:	6013      	str	r3, [r2, #0]
			led_buffer[1] = red_row[1];
 800035a:	4b74      	ldr	r3, [pc, #464]	; (800052c <auto_traffic+0x21c>)
 800035c:	685b      	ldr	r3, [r3, #4]
 800035e:	4a74      	ldr	r2, [pc, #464]	; (8000530 <auto_traffic+0x220>)
 8000360:	6053      	str	r3, [r2, #4]
			if(red_row[0] <= 0 && red_row[1] <= 0){
 8000362:	4b72      	ldr	r3, [pc, #456]	; (800052c <auto_traffic+0x21c>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	2b00      	cmp	r3, #0
 8000368:	dc6e      	bgt.n	8000448 <auto_traffic+0x138>
 800036a:	4b70      	ldr	r3, [pc, #448]	; (800052c <auto_traffic+0x21c>)
 800036c:	685b      	ldr	r3, [r3, #4]
 800036e:	2b00      	cmp	r3, #0
 8000370:	dc6a      	bgt.n	8000448 <auto_traffic+0x138>
				red_row[0] = redt[0];
 8000372:	4b70      	ldr	r3, [pc, #448]	; (8000534 <auto_traffic+0x224>)
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	4a6d      	ldr	r2, [pc, #436]	; (800052c <auto_traffic+0x21c>)
 8000378:	6013      	str	r3, [r2, #0]
				red_row[1] = redt[1];
 800037a:	4b6e      	ldr	r3, [pc, #440]	; (8000534 <auto_traffic+0x224>)
 800037c:	685b      	ldr	r3, [r3, #4]
 800037e:	4a6b      	ldr	r2, [pc, #428]	; (800052c <auto_traffic+0x21c>)
 8000380:	6053      	str	r3, [r2, #4]
				status_row = GREEN_ROW;
 8000382:	4b69      	ldr	r3, [pc, #420]	; (8000528 <auto_traffic+0x218>)
 8000384:	220d      	movs	r2, #13
 8000386:	601a      	str	r2, [r3, #0]
			break;
 8000388:	e05e      	b.n	8000448 <auto_traffic+0x138>
			setYR();
 800038a:	f000 ffcd 	bl	8001328 <setYR>
			yellow_row[1]--;
 800038e:	4b6a      	ldr	r3, [pc, #424]	; (8000538 <auto_traffic+0x228>)
 8000390:	685b      	ldr	r3, [r3, #4]
 8000392:	3b01      	subs	r3, #1
 8000394:	4a68      	ldr	r2, [pc, #416]	; (8000538 <auto_traffic+0x228>)
 8000396:	6053      	str	r3, [r2, #4]
			if(yellow_row[1] < 0){
 8000398:	4b67      	ldr	r3, [pc, #412]	; (8000538 <auto_traffic+0x228>)
 800039a:	685b      	ldr	r3, [r3, #4]
 800039c:	2b00      	cmp	r3, #0
 800039e:	da07      	bge.n	80003b0 <auto_traffic+0xa0>
				yellow_row[0]--;
 80003a0:	4b65      	ldr	r3, [pc, #404]	; (8000538 <auto_traffic+0x228>)
 80003a2:	681b      	ldr	r3, [r3, #0]
 80003a4:	3b01      	subs	r3, #1
 80003a6:	4a64      	ldr	r2, [pc, #400]	; (8000538 <auto_traffic+0x228>)
 80003a8:	6013      	str	r3, [r2, #0]
				yellow_row[1] = 9;
 80003aa:	4b63      	ldr	r3, [pc, #396]	; (8000538 <auto_traffic+0x228>)
 80003ac:	2209      	movs	r2, #9
 80003ae:	605a      	str	r2, [r3, #4]
			led_buffer[0] = yellow_row[0];
 80003b0:	4b61      	ldr	r3, [pc, #388]	; (8000538 <auto_traffic+0x228>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	4a5e      	ldr	r2, [pc, #376]	; (8000530 <auto_traffic+0x220>)
 80003b6:	6013      	str	r3, [r2, #0]
			led_buffer[1] = yellow_row[1];
 80003b8:	4b5f      	ldr	r3, [pc, #380]	; (8000538 <auto_traffic+0x228>)
 80003ba:	685b      	ldr	r3, [r3, #4]
 80003bc:	4a5c      	ldr	r2, [pc, #368]	; (8000530 <auto_traffic+0x220>)
 80003be:	6053      	str	r3, [r2, #4]
			if(yellow_row[0] <= 0 && yellow_row[1] <= 0){
 80003c0:	4b5d      	ldr	r3, [pc, #372]	; (8000538 <auto_traffic+0x228>)
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	dc41      	bgt.n	800044c <auto_traffic+0x13c>
 80003c8:	4b5b      	ldr	r3, [pc, #364]	; (8000538 <auto_traffic+0x228>)
 80003ca:	685b      	ldr	r3, [r3, #4]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	dc3d      	bgt.n	800044c <auto_traffic+0x13c>
				yellow_row[0] = yellowt[0];
 80003d0:	4b5a      	ldr	r3, [pc, #360]	; (800053c <auto_traffic+0x22c>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	4a58      	ldr	r2, [pc, #352]	; (8000538 <auto_traffic+0x228>)
 80003d6:	6013      	str	r3, [r2, #0]
				yellow_row[1] = yellowt[1];
 80003d8:	4b58      	ldr	r3, [pc, #352]	; (800053c <auto_traffic+0x22c>)
 80003da:	685b      	ldr	r3, [r3, #4]
 80003dc:	4a56      	ldr	r2, [pc, #344]	; (8000538 <auto_traffic+0x228>)
 80003de:	6053      	str	r3, [r2, #4]
				status_row = RED_ROW;
 80003e0:	4b51      	ldr	r3, [pc, #324]	; (8000528 <auto_traffic+0x218>)
 80003e2:	220c      	movs	r2, #12
 80003e4:	601a      	str	r2, [r3, #0]
			break;
 80003e6:	e031      	b.n	800044c <auto_traffic+0x13c>
			setGR();
 80003e8:	f000 ff6c 	bl	80012c4 <setGR>
			green_row[1]--;
 80003ec:	4b54      	ldr	r3, [pc, #336]	; (8000540 <auto_traffic+0x230>)
 80003ee:	685b      	ldr	r3, [r3, #4]
 80003f0:	3b01      	subs	r3, #1
 80003f2:	4a53      	ldr	r2, [pc, #332]	; (8000540 <auto_traffic+0x230>)
 80003f4:	6053      	str	r3, [r2, #4]
			if(green_row[1] < 0){
 80003f6:	4b52      	ldr	r3, [pc, #328]	; (8000540 <auto_traffic+0x230>)
 80003f8:	685b      	ldr	r3, [r3, #4]
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	da07      	bge.n	800040e <auto_traffic+0xfe>
				green_row[0]--;
 80003fe:	4b50      	ldr	r3, [pc, #320]	; (8000540 <auto_traffic+0x230>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	3b01      	subs	r3, #1
 8000404:	4a4e      	ldr	r2, [pc, #312]	; (8000540 <auto_traffic+0x230>)
 8000406:	6013      	str	r3, [r2, #0]
				green_row[1] = 9;
 8000408:	4b4d      	ldr	r3, [pc, #308]	; (8000540 <auto_traffic+0x230>)
 800040a:	2209      	movs	r2, #9
 800040c:	605a      	str	r2, [r3, #4]
			led_buffer[0] = green_row[0];
 800040e:	4b4c      	ldr	r3, [pc, #304]	; (8000540 <auto_traffic+0x230>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	4a47      	ldr	r2, [pc, #284]	; (8000530 <auto_traffic+0x220>)
 8000414:	6013      	str	r3, [r2, #0]
			led_buffer[1] = green_row[1];
 8000416:	4b4a      	ldr	r3, [pc, #296]	; (8000540 <auto_traffic+0x230>)
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	4a45      	ldr	r2, [pc, #276]	; (8000530 <auto_traffic+0x220>)
 800041c:	6053      	str	r3, [r2, #4]
			if(green_row[0] <= 0 && green_row[1] <= 0){
 800041e:	4b48      	ldr	r3, [pc, #288]	; (8000540 <auto_traffic+0x230>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	2b00      	cmp	r3, #0
 8000424:	dc0e      	bgt.n	8000444 <auto_traffic+0x134>
 8000426:	4b46      	ldr	r3, [pc, #280]	; (8000540 <auto_traffic+0x230>)
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	2b00      	cmp	r3, #0
 800042c:	dc0a      	bgt.n	8000444 <auto_traffic+0x134>
					green_row[0] = greent[0];
 800042e:	4b45      	ldr	r3, [pc, #276]	; (8000544 <auto_traffic+0x234>)
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	4a43      	ldr	r2, [pc, #268]	; (8000540 <auto_traffic+0x230>)
 8000434:	6013      	str	r3, [r2, #0]
					green_row[1] = greent[1];
 8000436:	4b43      	ldr	r3, [pc, #268]	; (8000544 <auto_traffic+0x234>)
 8000438:	685b      	ldr	r3, [r3, #4]
 800043a:	4a41      	ldr	r2, [pc, #260]	; (8000540 <auto_traffic+0x230>)
 800043c:	6053      	str	r3, [r2, #4]
					status_row = YELLOW_ROW;
 800043e:	4b3a      	ldr	r3, [pc, #232]	; (8000528 <auto_traffic+0x218>)
 8000440:	220e      	movs	r2, #14
 8000442:	601a      	str	r2, [r3, #0]
			break;
 8000444:	bf00      	nop
 8000446:	e002      	b.n	800044e <auto_traffic+0x13e>
			break;
 8000448:	bf00      	nop
 800044a:	e000      	b.n	800044e <auto_traffic+0x13e>
			break;
 800044c:	bf00      	nop
	}
	switch (status_column){
 800044e:	4b3e      	ldr	r3, [pc, #248]	; (8000548 <auto_traffic+0x238>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	2b11      	cmp	r3, #17
 8000454:	d038      	beq.n	80004c8 <auto_traffic+0x1b8>
 8000456:	2b11      	cmp	r3, #17
 8000458:	f300 80ab 	bgt.w	80005b2 <auto_traffic+0x2a2>
 800045c:	2b0f      	cmp	r3, #15
 800045e:	d002      	beq.n	8000466 <auto_traffic+0x156>
 8000460:	2b10      	cmp	r3, #16
 8000462:	d077      	beq.n	8000554 <auto_traffic+0x244>
				green_column[1] = greent[1];
				status_column = YELLOW_COLUMN;
			}
			break;
		default:
			break;
 8000464:	e0a5      	b.n	80005b2 <auto_traffic+0x2a2>
			setRC();
 8000466:	f000 ff3d 	bl	80012e4 <setRC>
			red_column[1]--;
 800046a:	4b38      	ldr	r3, [pc, #224]	; (800054c <auto_traffic+0x23c>)
 800046c:	685b      	ldr	r3, [r3, #4]
 800046e:	3b01      	subs	r3, #1
 8000470:	4a36      	ldr	r2, [pc, #216]	; (800054c <auto_traffic+0x23c>)
 8000472:	6053      	str	r3, [r2, #4]
			if(red_column[1] < 0){
 8000474:	4b35      	ldr	r3, [pc, #212]	; (800054c <auto_traffic+0x23c>)
 8000476:	685b      	ldr	r3, [r3, #4]
 8000478:	2b00      	cmp	r3, #0
 800047a:	da07      	bge.n	800048c <auto_traffic+0x17c>
				red_column[0]--;
 800047c:	4b33      	ldr	r3, [pc, #204]	; (800054c <auto_traffic+0x23c>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	3b01      	subs	r3, #1
 8000482:	4a32      	ldr	r2, [pc, #200]	; (800054c <auto_traffic+0x23c>)
 8000484:	6013      	str	r3, [r2, #0]
				red_column[1] = 9;
 8000486:	4b31      	ldr	r3, [pc, #196]	; (800054c <auto_traffic+0x23c>)
 8000488:	2209      	movs	r2, #9
 800048a:	605a      	str	r2, [r3, #4]
			led_buffer[2] = red_column[0];
 800048c:	4b2f      	ldr	r3, [pc, #188]	; (800054c <auto_traffic+0x23c>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a27      	ldr	r2, [pc, #156]	; (8000530 <auto_traffic+0x220>)
 8000492:	6093      	str	r3, [r2, #8]
			led_buffer[3] = red_column[1];
 8000494:	4b2d      	ldr	r3, [pc, #180]	; (800054c <auto_traffic+0x23c>)
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	4a25      	ldr	r2, [pc, #148]	; (8000530 <auto_traffic+0x220>)
 800049a:	60d3      	str	r3, [r2, #12]
			if(red_column[0] <= 0 && red_column[1] <= 0){
 800049c:	4b2b      	ldr	r3, [pc, #172]	; (800054c <auto_traffic+0x23c>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	f300 8088 	bgt.w	80005b6 <auto_traffic+0x2a6>
 80004a6:	4b29      	ldr	r3, [pc, #164]	; (800054c <auto_traffic+0x23c>)
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	f300 8083 	bgt.w	80005b6 <auto_traffic+0x2a6>
				red_column[0] = redt[0];
 80004b0:	4b20      	ldr	r3, [pc, #128]	; (8000534 <auto_traffic+0x224>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a25      	ldr	r2, [pc, #148]	; (800054c <auto_traffic+0x23c>)
 80004b6:	6013      	str	r3, [r2, #0]
				red_column[1] = redt[1];
 80004b8:	4b1e      	ldr	r3, [pc, #120]	; (8000534 <auto_traffic+0x224>)
 80004ba:	685b      	ldr	r3, [r3, #4]
 80004bc:	4a23      	ldr	r2, [pc, #140]	; (800054c <auto_traffic+0x23c>)
 80004be:	6053      	str	r3, [r2, #4]
				status_column = GREEN_COLUMN;
 80004c0:	4b21      	ldr	r3, [pc, #132]	; (8000548 <auto_traffic+0x238>)
 80004c2:	2210      	movs	r2, #16
 80004c4:	601a      	str	r2, [r3, #0]
			break;
 80004c6:	e076      	b.n	80005b6 <auto_traffic+0x2a6>
			setYC();
 80004c8:	f000 ff5c 	bl	8001384 <setYC>
			yellow_column[1]--;
 80004cc:	4b20      	ldr	r3, [pc, #128]	; (8000550 <auto_traffic+0x240>)
 80004ce:	685b      	ldr	r3, [r3, #4]
 80004d0:	3b01      	subs	r3, #1
 80004d2:	4a1f      	ldr	r2, [pc, #124]	; (8000550 <auto_traffic+0x240>)
 80004d4:	6053      	str	r3, [r2, #4]
			if(yellow_column[1] < 0){
 80004d6:	4b1e      	ldr	r3, [pc, #120]	; (8000550 <auto_traffic+0x240>)
 80004d8:	685b      	ldr	r3, [r3, #4]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	da07      	bge.n	80004ee <auto_traffic+0x1de>
				yellow_column[0]--;
 80004de:	4b1c      	ldr	r3, [pc, #112]	; (8000550 <auto_traffic+0x240>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	3b01      	subs	r3, #1
 80004e4:	4a1a      	ldr	r2, [pc, #104]	; (8000550 <auto_traffic+0x240>)
 80004e6:	6013      	str	r3, [r2, #0]
				yellow_column[1] = 9;
 80004e8:	4b19      	ldr	r3, [pc, #100]	; (8000550 <auto_traffic+0x240>)
 80004ea:	2209      	movs	r2, #9
 80004ec:	605a      	str	r2, [r3, #4]
			led_buffer[2] = yellow_column[0];
 80004ee:	4b18      	ldr	r3, [pc, #96]	; (8000550 <auto_traffic+0x240>)
 80004f0:	681b      	ldr	r3, [r3, #0]
 80004f2:	4a0f      	ldr	r2, [pc, #60]	; (8000530 <auto_traffic+0x220>)
 80004f4:	6093      	str	r3, [r2, #8]
			led_buffer[3] = yellow_column[1];
 80004f6:	4b16      	ldr	r3, [pc, #88]	; (8000550 <auto_traffic+0x240>)
 80004f8:	685b      	ldr	r3, [r3, #4]
 80004fa:	4a0d      	ldr	r2, [pc, #52]	; (8000530 <auto_traffic+0x220>)
 80004fc:	60d3      	str	r3, [r2, #12]
			if(yellow_column[0] <= 0 && yellow_column[1] <= 0){
 80004fe:	4b14      	ldr	r3, [pc, #80]	; (8000550 <auto_traffic+0x240>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	2b00      	cmp	r3, #0
 8000504:	dc59      	bgt.n	80005ba <auto_traffic+0x2aa>
 8000506:	4b12      	ldr	r3, [pc, #72]	; (8000550 <auto_traffic+0x240>)
 8000508:	685b      	ldr	r3, [r3, #4]
 800050a:	2b00      	cmp	r3, #0
 800050c:	dc55      	bgt.n	80005ba <auto_traffic+0x2aa>
				yellow_column[0] = yellowt[0];
 800050e:	4b0b      	ldr	r3, [pc, #44]	; (800053c <auto_traffic+0x22c>)
 8000510:	681b      	ldr	r3, [r3, #0]
 8000512:	4a0f      	ldr	r2, [pc, #60]	; (8000550 <auto_traffic+0x240>)
 8000514:	6013      	str	r3, [r2, #0]
				yellow_column[1] = yellowt[1];
 8000516:	4b09      	ldr	r3, [pc, #36]	; (800053c <auto_traffic+0x22c>)
 8000518:	685b      	ldr	r3, [r3, #4]
 800051a:	4a0d      	ldr	r2, [pc, #52]	; (8000550 <auto_traffic+0x240>)
 800051c:	6053      	str	r3, [r2, #4]
				status_column = RED_COLUMN;
 800051e:	4b0a      	ldr	r3, [pc, #40]	; (8000548 <auto_traffic+0x238>)
 8000520:	220f      	movs	r2, #15
 8000522:	601a      	str	r2, [r3, #0]
			break;
 8000524:	e049      	b.n	80005ba <auto_traffic+0x2aa>
 8000526:	bf00      	nop
 8000528:	200000f4 	.word	0x200000f4
 800052c:	200000a4 	.word	0x200000a4
 8000530:	200000e4 	.word	0x200000e4
 8000534:	2000003c 	.word	0x2000003c
 8000538:	200000ac 	.word	0x200000ac
 800053c:	20000044 	.word	0x20000044
 8000540:	200000b4 	.word	0x200000b4
 8000544:	2000004c 	.word	0x2000004c
 8000548:	200000e0 	.word	0x200000e0
 800054c:	200000bc 	.word	0x200000bc
 8000550:	200000c4 	.word	0x200000c4
			setGC();
 8000554:	f000 fef8 	bl	8001348 <setGC>
			green_column[1]--;
 8000558:	4b1a      	ldr	r3, [pc, #104]	; (80005c4 <auto_traffic+0x2b4>)
 800055a:	685b      	ldr	r3, [r3, #4]
 800055c:	3b01      	subs	r3, #1
 800055e:	4a19      	ldr	r2, [pc, #100]	; (80005c4 <auto_traffic+0x2b4>)
 8000560:	6053      	str	r3, [r2, #4]
			if(green_column[1] < 0){
 8000562:	4b18      	ldr	r3, [pc, #96]	; (80005c4 <auto_traffic+0x2b4>)
 8000564:	685b      	ldr	r3, [r3, #4]
 8000566:	2b00      	cmp	r3, #0
 8000568:	da07      	bge.n	800057a <auto_traffic+0x26a>
				green_column[0]--;
 800056a:	4b16      	ldr	r3, [pc, #88]	; (80005c4 <auto_traffic+0x2b4>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	3b01      	subs	r3, #1
 8000570:	4a14      	ldr	r2, [pc, #80]	; (80005c4 <auto_traffic+0x2b4>)
 8000572:	6013      	str	r3, [r2, #0]
				green_column[1] = 9;
 8000574:	4b13      	ldr	r3, [pc, #76]	; (80005c4 <auto_traffic+0x2b4>)
 8000576:	2209      	movs	r2, #9
 8000578:	605a      	str	r2, [r3, #4]
			led_buffer[2] = green_column[0];
 800057a:	4b12      	ldr	r3, [pc, #72]	; (80005c4 <auto_traffic+0x2b4>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4a12      	ldr	r2, [pc, #72]	; (80005c8 <auto_traffic+0x2b8>)
 8000580:	6093      	str	r3, [r2, #8]
			led_buffer[3] = green_column[1];
 8000582:	4b10      	ldr	r3, [pc, #64]	; (80005c4 <auto_traffic+0x2b4>)
 8000584:	685b      	ldr	r3, [r3, #4]
 8000586:	4a10      	ldr	r2, [pc, #64]	; (80005c8 <auto_traffic+0x2b8>)
 8000588:	60d3      	str	r3, [r2, #12]
			if(green_column[0] <= 0 && green_column[1] <= 0){
 800058a:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <auto_traffic+0x2b4>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	2b00      	cmp	r3, #0
 8000590:	dc15      	bgt.n	80005be <auto_traffic+0x2ae>
 8000592:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <auto_traffic+0x2b4>)
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	2b00      	cmp	r3, #0
 8000598:	dc11      	bgt.n	80005be <auto_traffic+0x2ae>
				green_column[0] = greent[0];
 800059a:	4b0c      	ldr	r3, [pc, #48]	; (80005cc <auto_traffic+0x2bc>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4a09      	ldr	r2, [pc, #36]	; (80005c4 <auto_traffic+0x2b4>)
 80005a0:	6013      	str	r3, [r2, #0]
				green_column[1] = greent[1];
 80005a2:	4b0a      	ldr	r3, [pc, #40]	; (80005cc <auto_traffic+0x2bc>)
 80005a4:	685b      	ldr	r3, [r3, #4]
 80005a6:	4a07      	ldr	r2, [pc, #28]	; (80005c4 <auto_traffic+0x2b4>)
 80005a8:	6053      	str	r3, [r2, #4]
				status_column = YELLOW_COLUMN;
 80005aa:	4b09      	ldr	r3, [pc, #36]	; (80005d0 <auto_traffic+0x2c0>)
 80005ac:	2211      	movs	r2, #17
 80005ae:	601a      	str	r2, [r3, #0]
			break;
 80005b0:	e005      	b.n	80005be <auto_traffic+0x2ae>
			break;
 80005b2:	bf00      	nop
 80005b4:	e004      	b.n	80005c0 <auto_traffic+0x2b0>
			break;
 80005b6:	bf00      	nop
 80005b8:	e002      	b.n	80005c0 <auto_traffic+0x2b0>
			break;
 80005ba:	bf00      	nop
 80005bc:	e000      	b.n	80005c0 <auto_traffic+0x2b0>
			break;
 80005be:	bf00      	nop
	}
}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	200000cc 	.word	0x200000cc
 80005c8:	200000e4 	.word	0x200000e4
 80005cc:	2000004c 	.word	0x2000004c
 80005d0:	200000e0 	.word	0x200000e0

080005d4 <RunSystem>:
#include "fsm_system.h"
#include "fsm_automatic.h"
#include "global.h"
#include "button.h"

void RunSystem(){
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	switch (status){
 80005d8:	4ba8      	ldr	r3, [pc, #672]	; (800087c <RunSystem+0x2a8>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	3b01      	subs	r3, #1
 80005de:	2b04      	cmp	r3, #4
 80005e0:	f200 81e2 	bhi.w	80009a8 <RunSystem+0x3d4>
 80005e4:	a201      	add	r2, pc, #4	; (adr r2, 80005ec <RunSystem+0x18>)
 80005e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005ea:	bf00      	nop
 80005ec:	08000601 	.word	0x08000601
 80005f0:	0800061d 	.word	0x0800061d
 80005f4:	0800068b 	.word	0x0800068b
 80005f8:	08000783 	.word	0x08000783
 80005fc:	080008b5 	.word	0x080008b5
		case INIT:
			set_traffic();
 8000600:	f000 fe08 	bl	8001214 <set_traffic>
			status = NORMAL_MODE;
 8000604:	4b9d      	ldr	r3, [pc, #628]	; (800087c <RunSystem+0x2a8>)
 8000606:	2202      	movs	r2, #2
 8000608:	601a      	str	r2, [r3, #0]
			setTimer2(500);
 800060a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800060e:	f000 fcbb 	bl	8000f88 <setTimer2>
			setTimer3(500);
 8000612:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000616:	f000 fcd1 	bl	8000fbc <setTimer3>
			break;
 800061a:	e1ce      	b.n	80009ba <RunSystem+0x3e6>
		case NORMAL_MODE:
			if(timer2_flag){
 800061c:	4b98      	ldr	r3, [pc, #608]	; (8000880 <RunSystem+0x2ac>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b00      	cmp	r3, #0
 8000622:	d005      	beq.n	8000630 <RunSystem+0x5c>
				auto_traffic();
 8000624:	f7ff fe74 	bl	8000310 <auto_traffic>
				setTimer2(1000);
 8000628:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800062c:	f000 fcac 	bl	8000f88 <setTimer2>
			}
			display_7SEG(counter);
 8000630:	4b94      	ldr	r3, [pc, #592]	; (8000884 <RunSystem+0x2b0>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4618      	mov	r0, r3
 8000636:	f000 fdab 	bl	8001190 <display_7SEG>
			if(timer3_flag){
 800063a:	4b93      	ldr	r3, [pc, #588]	; (8000888 <RunSystem+0x2b4>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d00f      	beq.n	8000662 <RunSystem+0x8e>
				counter++;
 8000642:	4b90      	ldr	r3, [pc, #576]	; (8000884 <RunSystem+0x2b0>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	3301      	adds	r3, #1
 8000648:	4a8e      	ldr	r2, [pc, #568]	; (8000884 <RunSystem+0x2b0>)
 800064a:	6013      	str	r3, [r2, #0]
				if(counter > 1){
 800064c:	4b8d      	ldr	r3, [pc, #564]	; (8000884 <RunSystem+0x2b0>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2b01      	cmp	r3, #1
 8000652:	dd02      	ble.n	800065a <RunSystem+0x86>
					counter = 0;
 8000654:	4b8b      	ldr	r3, [pc, #556]	; (8000884 <RunSystem+0x2b0>)
 8000656:	2200      	movs	r2, #0
 8000658:	601a      	str	r2, [r3, #0]
				}
				setTimer3(500);
 800065a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800065e:	f000 fcad 	bl	8000fbc <setTimer3>
			}
			if(Button1IsPressed()){
 8000662:	f7ff fe3d 	bl	80002e0 <Button1IsPressed>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	f000 819f 	beq.w	80009ac <RunSystem+0x3d8>
				status = MODIFY_RED_MODE;
 800066e:	4b83      	ldr	r3, [pc, #524]	; (800087c <RunSystem+0x2a8>)
 8000670:	2203      	movs	r2, #3
 8000672:	601a      	str	r2, [r3, #0]
				setTimer1(500);
 8000674:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000678:	f000 fc6c 	bl	8000f54 <setTimer1>
				setTimer3(500);
 800067c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000680:	f000 fc9c 	bl	8000fbc <setTimer3>
				tatLED();
 8000684:	f000 fe72 	bl	800136c <tatLED>
			}
			break;
 8000688:	e190      	b.n	80009ac <RunSystem+0x3d8>
		case MODIFY_RED_MODE:
			if(Button2IsPressed()){
 800068a:	f7ff fe31 	bl	80002f0 <Button2IsPressed>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d017      	beq.n	80006c4 <RunSystem+0xf0>
				redt[1]++;
 8000694:	4b7d      	ldr	r3, [pc, #500]	; (800088c <RunSystem+0x2b8>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	3301      	adds	r3, #1
 800069a:	4a7c      	ldr	r2, [pc, #496]	; (800088c <RunSystem+0x2b8>)
 800069c:	6053      	str	r3, [r2, #4]
				if(redt[1] > 9){
 800069e:	4b7b      	ldr	r3, [pc, #492]	; (800088c <RunSystem+0x2b8>)
 80006a0:	685b      	ldr	r3, [r3, #4]
 80006a2:	2b09      	cmp	r3, #9
 80006a4:	dd0e      	ble.n	80006c4 <RunSystem+0xf0>
					redt[0]++;
 80006a6:	4b79      	ldr	r3, [pc, #484]	; (800088c <RunSystem+0x2b8>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	3301      	adds	r3, #1
 80006ac:	4a77      	ldr	r2, [pc, #476]	; (800088c <RunSystem+0x2b8>)
 80006ae:	6013      	str	r3, [r2, #0]
					redt[1] = 0;
 80006b0:	4b76      	ldr	r3, [pc, #472]	; (800088c <RunSystem+0x2b8>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	605a      	str	r2, [r3, #4]
					if(redt[0] > 9 )
 80006b6:	4b75      	ldr	r3, [pc, #468]	; (800088c <RunSystem+0x2b8>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	2b09      	cmp	r3, #9
 80006bc:	dd02      	ble.n	80006c4 <RunSystem+0xf0>
						redt[0] = 0;
 80006be:	4b73      	ldr	r3, [pc, #460]	; (800088c <RunSystem+0x2b8>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
				}
			}
			if(timer1_flag){
 80006c4:	4b72      	ldr	r3, [pc, #456]	; (8000890 <RunSystem+0x2bc>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d022      	beq.n	8000712 <RunSystem+0x13e>
				led_buffer[0] = 0;
 80006cc:	4b71      	ldr	r3, [pc, #452]	; (8000894 <RunSystem+0x2c0>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
				led_buffer[1] = 2;
 80006d2:	4b70      	ldr	r3, [pc, #448]	; (8000894 <RunSystem+0x2c0>)
 80006d4:	2202      	movs	r2, #2
 80006d6:	605a      	str	r2, [r3, #4]
				led_buffer[2] = redt[0];
 80006d8:	4b6c      	ldr	r3, [pc, #432]	; (800088c <RunSystem+0x2b8>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a6d      	ldr	r2, [pc, #436]	; (8000894 <RunSystem+0x2c0>)
 80006de:	6093      	str	r3, [r2, #8]
				led_buffer[3] = redt[1];
 80006e0:	4b6a      	ldr	r3, [pc, #424]	; (800088c <RunSystem+0x2b8>)
 80006e2:	685b      	ldr	r3, [r3, #4]
 80006e4:	4a6b      	ldr	r2, [pc, #428]	; (8000894 <RunSystem+0x2c0>)
 80006e6:	60d3      	str	r3, [r2, #12]
				display_7SEG(count);
 80006e8:	4b6b      	ldr	r3, [pc, #428]	; (8000898 <RunSystem+0x2c4>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4618      	mov	r0, r3
 80006ee:	f000 fd4f 	bl	8001190 <display_7SEG>
				count++;
 80006f2:	4b69      	ldr	r3, [pc, #420]	; (8000898 <RunSystem+0x2c4>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	3301      	adds	r3, #1
 80006f8:	4a67      	ldr	r2, [pc, #412]	; (8000898 <RunSystem+0x2c4>)
 80006fa:	6013      	str	r3, [r2, #0]
				if(count > 1){
 80006fc:	4b66      	ldr	r3, [pc, #408]	; (8000898 <RunSystem+0x2c4>)
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	2b01      	cmp	r3, #1
 8000702:	dd02      	ble.n	800070a <RunSystem+0x136>
					count = 0;
 8000704:	4b64      	ldr	r3, [pc, #400]	; (8000898 <RunSystem+0x2c4>)
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
				}
				setTimer1(500);
 800070a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800070e:	f000 fc21 	bl	8000f54 <setTimer1>
			}
			if(timer3_flag){
 8000712:	4b5d      	ldr	r3, [pc, #372]	; (8000888 <RunSystem+0x2b4>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2b00      	cmp	r3, #0
 8000718:	d007      	beq.n	800072a <RunSystem+0x156>
				HAL_GPIO_TogglePin(GPIOB, ra_Pin|rb_Pin);
 800071a:	2148      	movs	r1, #72	; 0x48
 800071c:	485f      	ldr	r0, [pc, #380]	; (800089c <RunSystem+0x2c8>)
 800071e:	f001 fac4 	bl	8001caa <HAL_GPIO_TogglePin>
				setTimer3(500);
 8000722:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000726:	f000 fc49 	bl	8000fbc <setTimer3>
			}
			if(Button1IsPressed()){
 800072a:	f7ff fdd9 	bl	80002e0 <Button1IsPressed>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d00c      	beq.n	800074e <RunSystem+0x17a>
				status = MODIFY_YELLOW_MODE;
 8000734:	4b51      	ldr	r3, [pc, #324]	; (800087c <RunSystem+0x2a8>)
 8000736:	2204      	movs	r2, #4
 8000738:	601a      	str	r2, [r3, #0]
				setTimer1(500);
 800073a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800073e:	f000 fc09 	bl	8000f54 <setTimer1>
				setTimer3(500);
 8000742:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000746:	f000 fc39 	bl	8000fbc <setTimer3>
				tatLED();
 800074a:	f000 fe0f 	bl	800136c <tatLED>
			}
			if(Button3IsPressed()){
 800074e:	f7ff fdd7 	bl	8000300 <Button3IsPressed>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	f000 812b 	beq.w	80009b0 <RunSystem+0x3dc>
				red_row[0] = redt[0];
 800075a:	4b4c      	ldr	r3, [pc, #304]	; (800088c <RunSystem+0x2b8>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	4a50      	ldr	r2, [pc, #320]	; (80008a0 <RunSystem+0x2cc>)
 8000760:	6013      	str	r3, [r2, #0]
				red_row[1] = redt[1];
 8000762:	4b4a      	ldr	r3, [pc, #296]	; (800088c <RunSystem+0x2b8>)
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	4a4e      	ldr	r2, [pc, #312]	; (80008a0 <RunSystem+0x2cc>)
 8000768:	6053      	str	r3, [r2, #4]
				red_column[0] = redt[0];
 800076a:	4b48      	ldr	r3, [pc, #288]	; (800088c <RunSystem+0x2b8>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4a4d      	ldr	r2, [pc, #308]	; (80008a4 <RunSystem+0x2d0>)
 8000770:	6013      	str	r3, [r2, #0]
				red_column[1] = redt[1];
 8000772:	4b46      	ldr	r3, [pc, #280]	; (800088c <RunSystem+0x2b8>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	4a4b      	ldr	r2, [pc, #300]	; (80008a4 <RunSystem+0x2d0>)
 8000778:	6053      	str	r3, [r2, #4]
				status = INIT; //
 800077a:	4b40      	ldr	r3, [pc, #256]	; (800087c <RunSystem+0x2a8>)
 800077c:	2201      	movs	r2, #1
 800077e:	601a      	str	r2, [r3, #0]
			}
			break;
 8000780:	e116      	b.n	80009b0 <RunSystem+0x3dc>
		case MODIFY_YELLOW_MODE:
			if(Button2IsPressed()){
 8000782:	f7ff fdb5 	bl	80002f0 <Button2IsPressed>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d017      	beq.n	80007bc <RunSystem+0x1e8>
				yellowt[1]++;
 800078c:	4b46      	ldr	r3, [pc, #280]	; (80008a8 <RunSystem+0x2d4>)
 800078e:	685b      	ldr	r3, [r3, #4]
 8000790:	3301      	adds	r3, #1
 8000792:	4a45      	ldr	r2, [pc, #276]	; (80008a8 <RunSystem+0x2d4>)
 8000794:	6053      	str	r3, [r2, #4]
				if(yellowt[1] > 9){
 8000796:	4b44      	ldr	r3, [pc, #272]	; (80008a8 <RunSystem+0x2d4>)
 8000798:	685b      	ldr	r3, [r3, #4]
 800079a:	2b09      	cmp	r3, #9
 800079c:	dd0e      	ble.n	80007bc <RunSystem+0x1e8>
					yellowt[0]++;
 800079e:	4b42      	ldr	r3, [pc, #264]	; (80008a8 <RunSystem+0x2d4>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	3301      	adds	r3, #1
 80007a4:	4a40      	ldr	r2, [pc, #256]	; (80008a8 <RunSystem+0x2d4>)
 80007a6:	6013      	str	r3, [r2, #0]
					yellowt[1] = 0;
 80007a8:	4b3f      	ldr	r3, [pc, #252]	; (80008a8 <RunSystem+0x2d4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	605a      	str	r2, [r3, #4]
					if(yellowt[0] > 9 )
 80007ae:	4b3e      	ldr	r3, [pc, #248]	; (80008a8 <RunSystem+0x2d4>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2b09      	cmp	r3, #9
 80007b4:	dd02      	ble.n	80007bc <RunSystem+0x1e8>
					yellowt[0] = 0;
 80007b6:	4b3c      	ldr	r3, [pc, #240]	; (80008a8 <RunSystem+0x2d4>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	601a      	str	r2, [r3, #0]
				}
			}
			if(timer1_flag){
 80007bc:	4b34      	ldr	r3, [pc, #208]	; (8000890 <RunSystem+0x2bc>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d022      	beq.n	800080a <RunSystem+0x236>
				led_buffer[0] = 0;
 80007c4:	4b33      	ldr	r3, [pc, #204]	; (8000894 <RunSystem+0x2c0>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
				led_buffer[1] = 3;
 80007ca:	4b32      	ldr	r3, [pc, #200]	; (8000894 <RunSystem+0x2c0>)
 80007cc:	2203      	movs	r2, #3
 80007ce:	605a      	str	r2, [r3, #4]
				led_buffer[2] = yellowt[0];
 80007d0:	4b35      	ldr	r3, [pc, #212]	; (80008a8 <RunSystem+0x2d4>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a2f      	ldr	r2, [pc, #188]	; (8000894 <RunSystem+0x2c0>)
 80007d6:	6093      	str	r3, [r2, #8]
				led_buffer[3] = yellowt[1];
 80007d8:	4b33      	ldr	r3, [pc, #204]	; (80008a8 <RunSystem+0x2d4>)
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	4a2d      	ldr	r2, [pc, #180]	; (8000894 <RunSystem+0x2c0>)
 80007de:	60d3      	str	r3, [r2, #12]
				display_7SEG(count);
 80007e0:	4b2d      	ldr	r3, [pc, #180]	; (8000898 <RunSystem+0x2c4>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4618      	mov	r0, r3
 80007e6:	f000 fcd3 	bl	8001190 <display_7SEG>
				count++;
 80007ea:	4b2b      	ldr	r3, [pc, #172]	; (8000898 <RunSystem+0x2c4>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	3301      	adds	r3, #1
 80007f0:	4a29      	ldr	r2, [pc, #164]	; (8000898 <RunSystem+0x2c4>)
 80007f2:	6013      	str	r3, [r2, #0]
				if(count > 1){
 80007f4:	4b28      	ldr	r3, [pc, #160]	; (8000898 <RunSystem+0x2c4>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	dd02      	ble.n	8000802 <RunSystem+0x22e>
					count = 0;
 80007fc:	4b26      	ldr	r3, [pc, #152]	; (8000898 <RunSystem+0x2c4>)
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
				}
				setTimer1(500);
 8000802:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000806:	f000 fba5 	bl	8000f54 <setTimer1>
			}
			if(timer3_flag){
 800080a:	4b1f      	ldr	r3, [pc, #124]	; (8000888 <RunSystem+0x2b4>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d007      	beq.n	8000822 <RunSystem+0x24e>
				HAL_GPIO_TogglePin(GPIOB, ya_Pin|yb_Pin);
 8000812:	2190      	movs	r1, #144	; 0x90
 8000814:	4821      	ldr	r0, [pc, #132]	; (800089c <RunSystem+0x2c8>)
 8000816:	f001 fa48 	bl	8001caa <HAL_GPIO_TogglePin>
				setTimer3(500);
 800081a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800081e:	f000 fbcd 	bl	8000fbc <setTimer3>
			}
			if(Button1IsPressed()){
 8000822:	f7ff fd5d 	bl	80002e0 <Button1IsPressed>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d00c      	beq.n	8000846 <RunSystem+0x272>
				status = MODIFY_GREEN_MODE;
 800082c:	4b13      	ldr	r3, [pc, #76]	; (800087c <RunSystem+0x2a8>)
 800082e:	2205      	movs	r2, #5
 8000830:	601a      	str	r2, [r3, #0]
				setTimer1(500);
 8000832:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000836:	f000 fb8d 	bl	8000f54 <setTimer1>
				setTimer3(500);
 800083a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800083e:	f000 fbbd 	bl	8000fbc <setTimer3>
				tatLED();
 8000842:	f000 fd93 	bl	800136c <tatLED>
			}
			if(Button3IsPressed()){
 8000846:	f7ff fd5b 	bl	8000300 <Button3IsPressed>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	f000 80b1 	beq.w	80009b4 <RunSystem+0x3e0>
				yellow_row[0] = yellowt[0];
 8000852:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <RunSystem+0x2d4>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4a15      	ldr	r2, [pc, #84]	; (80008ac <RunSystem+0x2d8>)
 8000858:	6013      	str	r3, [r2, #0]
				yellow_row[1] = yellowt[1];
 800085a:	4b13      	ldr	r3, [pc, #76]	; (80008a8 <RunSystem+0x2d4>)
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	4a13      	ldr	r2, [pc, #76]	; (80008ac <RunSystem+0x2d8>)
 8000860:	6053      	str	r3, [r2, #4]
				yellow_column[0] = yellowt[0];
 8000862:	4b11      	ldr	r3, [pc, #68]	; (80008a8 <RunSystem+0x2d4>)
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	4a12      	ldr	r2, [pc, #72]	; (80008b0 <RunSystem+0x2dc>)
 8000868:	6013      	str	r3, [r2, #0]
				yellow_column[1] = yellowt[1];
 800086a:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <RunSystem+0x2d4>)
 800086c:	685b      	ldr	r3, [r3, #4]
 800086e:	4a10      	ldr	r2, [pc, #64]	; (80008b0 <RunSystem+0x2dc>)
 8000870:	6053      	str	r3, [r2, #4]
				//status_row= RED_ROW;
				//status_column= GREEN_COLUMN;
				status = INIT;
 8000872:	4b02      	ldr	r3, [pc, #8]	; (800087c <RunSystem+0x2a8>)
 8000874:	2201      	movs	r2, #1
 8000876:	601a      	str	r2, [r3, #0]
			}
			break;
 8000878:	e09c      	b.n	80009b4 <RunSystem+0x3e0>
 800087a:	bf00      	nop
 800087c:	20000030 	.word	0x20000030
 8000880:	20000094 	.word	0x20000094
 8000884:	20000088 	.word	0x20000088
 8000888:	2000009c 	.word	0x2000009c
 800088c:	2000003c 	.word	0x2000003c
 8000890:	2000008c 	.word	0x2000008c
 8000894:	200000e4 	.word	0x200000e4
 8000898:	20000084 	.word	0x20000084
 800089c:	40010c00 	.word	0x40010c00
 80008a0:	200000a4 	.word	0x200000a4
 80008a4:	200000bc 	.word	0x200000bc
 80008a8:	20000044 	.word	0x20000044
 80008ac:	200000ac 	.word	0x200000ac
 80008b0:	200000c4 	.word	0x200000c4
		case MODIFY_GREEN_MODE:
			if(Button2IsPressed()){
 80008b4:	f7ff fd1c 	bl	80002f0 <Button2IsPressed>
 80008b8:	4603      	mov	r3, r0
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d017      	beq.n	80008ee <RunSystem+0x31a>
				greent[1]++;
 80008be:	4b40      	ldr	r3, [pc, #256]	; (80009c0 <RunSystem+0x3ec>)
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	3301      	adds	r3, #1
 80008c4:	4a3e      	ldr	r2, [pc, #248]	; (80009c0 <RunSystem+0x3ec>)
 80008c6:	6053      	str	r3, [r2, #4]
				if(greent[1] > 9){
 80008c8:	4b3d      	ldr	r3, [pc, #244]	; (80009c0 <RunSystem+0x3ec>)
 80008ca:	685b      	ldr	r3, [r3, #4]
 80008cc:	2b09      	cmp	r3, #9
 80008ce:	dd0e      	ble.n	80008ee <RunSystem+0x31a>
					greent[0]++;
 80008d0:	4b3b      	ldr	r3, [pc, #236]	; (80009c0 <RunSystem+0x3ec>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	3301      	adds	r3, #1
 80008d6:	4a3a      	ldr	r2, [pc, #232]	; (80009c0 <RunSystem+0x3ec>)
 80008d8:	6013      	str	r3, [r2, #0]
					greent[1] = 0;
 80008da:	4b39      	ldr	r3, [pc, #228]	; (80009c0 <RunSystem+0x3ec>)
 80008dc:	2200      	movs	r2, #0
 80008de:	605a      	str	r2, [r3, #4]
					if(greent[0] > 9 )
 80008e0:	4b37      	ldr	r3, [pc, #220]	; (80009c0 <RunSystem+0x3ec>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	2b09      	cmp	r3, #9
 80008e6:	dd02      	ble.n	80008ee <RunSystem+0x31a>
					greent[0] = 0;
 80008e8:	4b35      	ldr	r3, [pc, #212]	; (80009c0 <RunSystem+0x3ec>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
				}
			}
			if(timer1_flag){
 80008ee:	4b35      	ldr	r3, [pc, #212]	; (80009c4 <RunSystem+0x3f0>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d022      	beq.n	800093c <RunSystem+0x368>
				led_buffer[0] = 0;
 80008f6:	4b34      	ldr	r3, [pc, #208]	; (80009c8 <RunSystem+0x3f4>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	601a      	str	r2, [r3, #0]
				led_buffer[1] = 4;
 80008fc:	4b32      	ldr	r3, [pc, #200]	; (80009c8 <RunSystem+0x3f4>)
 80008fe:	2204      	movs	r2, #4
 8000900:	605a      	str	r2, [r3, #4]
				led_buffer[2] = greent[0];
 8000902:	4b2f      	ldr	r3, [pc, #188]	; (80009c0 <RunSystem+0x3ec>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4a30      	ldr	r2, [pc, #192]	; (80009c8 <RunSystem+0x3f4>)
 8000908:	6093      	str	r3, [r2, #8]
				led_buffer[3] = greent[1];
 800090a:	4b2d      	ldr	r3, [pc, #180]	; (80009c0 <RunSystem+0x3ec>)
 800090c:	685b      	ldr	r3, [r3, #4]
 800090e:	4a2e      	ldr	r2, [pc, #184]	; (80009c8 <RunSystem+0x3f4>)
 8000910:	60d3      	str	r3, [r2, #12]
				display_7SEG(count);
 8000912:	4b2e      	ldr	r3, [pc, #184]	; (80009cc <RunSystem+0x3f8>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	4618      	mov	r0, r3
 8000918:	f000 fc3a 	bl	8001190 <display_7SEG>
				count++;
 800091c:	4b2b      	ldr	r3, [pc, #172]	; (80009cc <RunSystem+0x3f8>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	3301      	adds	r3, #1
 8000922:	4a2a      	ldr	r2, [pc, #168]	; (80009cc <RunSystem+0x3f8>)
 8000924:	6013      	str	r3, [r2, #0]
				if(count > 1){
 8000926:	4b29      	ldr	r3, [pc, #164]	; (80009cc <RunSystem+0x3f8>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	2b01      	cmp	r3, #1
 800092c:	dd02      	ble.n	8000934 <RunSystem+0x360>
					count = 0;
 800092e:	4b27      	ldr	r3, [pc, #156]	; (80009cc <RunSystem+0x3f8>)
 8000930:	2200      	movs	r2, #0
 8000932:	601a      	str	r2, [r3, #0]
				}
				setTimer1(500);
 8000934:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000938:	f000 fb0c 	bl	8000f54 <setTimer1>
			}
			if(timer3_flag){
 800093c:	4b24      	ldr	r3, [pc, #144]	; (80009d0 <RunSystem+0x3fc>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	2b00      	cmp	r3, #0
 8000942:	d008      	beq.n	8000956 <RunSystem+0x382>
				HAL_GPIO_TogglePin(GPIOB, ga_Pin|gb_Pin);
 8000944:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000948:	4822      	ldr	r0, [pc, #136]	; (80009d4 <RunSystem+0x400>)
 800094a:	f001 f9ae 	bl	8001caa <HAL_GPIO_TogglePin>
				setTimer3(500);
 800094e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000952:	f000 fb33 	bl	8000fbc <setTimer3>
			}
			if(Button1IsPressed()){
 8000956:	f7ff fcc3 	bl	80002e0 <Button1IsPressed>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d00a      	beq.n	8000976 <RunSystem+0x3a2>
				status = INIT; //
 8000960:	4b1d      	ldr	r3, [pc, #116]	; (80009d8 <RunSystem+0x404>)
 8000962:	2201      	movs	r2, #1
 8000964:	601a      	str	r2, [r3, #0]
				setTimer2(500);
 8000966:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800096a:	f000 fb0d 	bl	8000f88 <setTimer2>
				setTimer1(500);
 800096e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000972:	f000 faef 	bl	8000f54 <setTimer1>
			}
			if(Button3IsPressed()){
 8000976:	f7ff fcc3 	bl	8000300 <Button3IsPressed>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d01b      	beq.n	80009b8 <RunSystem+0x3e4>
				green_row[0] = greent[0];
 8000980:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <RunSystem+0x3ec>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4a15      	ldr	r2, [pc, #84]	; (80009dc <RunSystem+0x408>)
 8000986:	6013      	str	r3, [r2, #0]
				green_row[1] = greent[1];
 8000988:	4b0d      	ldr	r3, [pc, #52]	; (80009c0 <RunSystem+0x3ec>)
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	4a13      	ldr	r2, [pc, #76]	; (80009dc <RunSystem+0x408>)
 800098e:	6053      	str	r3, [r2, #4]
				green_column[0] = greent[0];
 8000990:	4b0b      	ldr	r3, [pc, #44]	; (80009c0 <RunSystem+0x3ec>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	4a12      	ldr	r2, [pc, #72]	; (80009e0 <RunSystem+0x40c>)
 8000996:	6013      	str	r3, [r2, #0]
				green_column[1] = greent[1];
 8000998:	4b09      	ldr	r3, [pc, #36]	; (80009c0 <RunSystem+0x3ec>)
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	4a10      	ldr	r2, [pc, #64]	; (80009e0 <RunSystem+0x40c>)
 800099e:	6053      	str	r3, [r2, #4]

				status = INIT;//
 80009a0:	4b0d      	ldr	r3, [pc, #52]	; (80009d8 <RunSystem+0x404>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	601a      	str	r2, [r3, #0]
			}
			break;
 80009a6:	e007      	b.n	80009b8 <RunSystem+0x3e4>
		default:
			break;
 80009a8:	bf00      	nop
 80009aa:	e006      	b.n	80009ba <RunSystem+0x3e6>
			break;
 80009ac:	bf00      	nop
 80009ae:	e004      	b.n	80009ba <RunSystem+0x3e6>
			break;
 80009b0:	bf00      	nop
 80009b2:	e002      	b.n	80009ba <RunSystem+0x3e6>
			break;
 80009b4:	bf00      	nop
 80009b6:	e000      	b.n	80009ba <RunSystem+0x3e6>
			break;
 80009b8:	bf00      	nop
	}
}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	2000004c 	.word	0x2000004c
 80009c4:	2000008c 	.word	0x2000008c
 80009c8:	200000e4 	.word	0x200000e4
 80009cc:	20000084 	.word	0x20000084
 80009d0:	2000009c 	.word	0x2000009c
 80009d4:	40010c00 	.word	0x40010c00
 80009d8:	20000030 	.word	0x20000030
 80009dc:	200000b4 	.word	0x200000b4
 80009e0:	200000cc 	.word	0x200000cc

080009e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009e8:	f000 fe46 	bl	8001678 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ec:	f000 f81c 	bl	8000a28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009f0:	f000 f8a2 	bl	8000b38 <MX_GPIO_Init>
  MX_TIM2_Init();
 80009f4:	f000 f854 	bl	8000aa0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 80009f8:	4808      	ldr	r0, [pc, #32]	; (8000a1c <main+0x38>)
 80009fa:	f001 fda7 	bl	800254c <HAL_TIM_Base_Start_IT>
	SCH_Init();
 80009fe:	f000 f910 	bl	8000c22 <SCH_Init>
	SCH_Add_Task(RunSystem, 1000, 0);
 8000a02:	2200      	movs	r2, #0
 8000a04:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000a08:	4805      	ldr	r0, [pc, #20]	; (8000a20 <main+0x3c>)
 8000a0a:	f000 f997 	bl	8000d3c <SCH_Add_Task>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	status = INIT;
 8000a0e:	4b05      	ldr	r3, [pc, #20]	; (8000a24 <main+0x40>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */
	  SCH_Dispatch_Task();
 8000a14:	f000 f91a 	bl	8000c4c <SCH_Dispatch_Task>
 8000a18:	e7fc      	b.n	8000a14 <main+0x30>
 8000a1a:	bf00      	nop
 8000a1c:	20000418 	.word	0x20000418
 8000a20:	080005d5 	.word	0x080005d5
 8000a24:	20000030 	.word	0x20000030

08000a28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b090      	sub	sp, #64	; 0x40
 8000a2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a2e:	f107 0318 	add.w	r3, r7, #24
 8000a32:	2228      	movs	r2, #40	; 0x28
 8000a34:	2100      	movs	r1, #0
 8000a36:	4618      	mov	r0, r3
 8000a38:	f002 f940 	bl	8002cbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a3c:	1d3b      	adds	r3, r7, #4
 8000a3e:	2200      	movs	r2, #0
 8000a40:	601a      	str	r2, [r3, #0]
 8000a42:	605a      	str	r2, [r3, #4]
 8000a44:	609a      	str	r2, [r3, #8]
 8000a46:	60da      	str	r2, [r3, #12]
 8000a48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a4a:	2302      	movs	r3, #2
 8000a4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a52:	2310      	movs	r3, #16
 8000a54:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a56:	2300      	movs	r3, #0
 8000a58:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a5a:	f107 0318 	add.w	r3, r7, #24
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f001 f93c 	bl	8001cdc <HAL_RCC_OscConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000a6a:	f000 f8d5 	bl	8000c18 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a6e:	230f      	movs	r3, #15
 8000a70:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a72:	2300      	movs	r3, #0
 8000a74:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a76:	2300      	movs	r3, #0
 8000a78:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a82:	1d3b      	adds	r3, r7, #4
 8000a84:	2100      	movs	r1, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f001 fba8 	bl	80021dc <HAL_RCC_ClockConfig>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000a92:	f000 f8c1 	bl	8000c18 <Error_Handler>
  }
}
 8000a96:	bf00      	nop
 8000a98:	3740      	adds	r7, #64	; 0x40
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
	...

08000aa0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa6:	f107 0308 	add.w	r3, r7, #8
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab4:	463b      	mov	r3, r7
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000abc:	4b1d      	ldr	r3, [pc, #116]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000abe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000ac2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000ac4:	4b1b      	ldr	r3, [pc, #108]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000ac6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000aca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000acc:	4b19      	ldr	r3, [pc, #100]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000ad4:	220a      	movs	r2, #10
 8000ad6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ad8:	4b16      	ldr	r3, [pc, #88]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ade:	4b15      	ldr	r3, [pc, #84]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ae4:	4813      	ldr	r0, [pc, #76]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000ae6:	f001 fce1 	bl	80024ac <HAL_TIM_Base_Init>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000af0:	f000 f892 	bl	8000c18 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000af4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000af8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000afa:	f107 0308 	add.w	r3, r7, #8
 8000afe:	4619      	mov	r1, r3
 8000b00:	480c      	ldr	r0, [pc, #48]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000b02:	f001 fe77 	bl	80027f4 <HAL_TIM_ConfigClockSource>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b0c:	f000 f884 	bl	8000c18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b10:	2300      	movs	r3, #0
 8000b12:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b14:	2300      	movs	r3, #0
 8000b16:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b18:	463b      	mov	r3, r7
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4805      	ldr	r0, [pc, #20]	; (8000b34 <MX_TIM2_Init+0x94>)
 8000b1e:	f002 f83f 	bl	8002ba0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000b28:	f000 f876 	bl	8000c18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b2c:	bf00      	nop
 8000b2e:	3718      	adds	r7, #24
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	20000418 	.word	0x20000418

08000b38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	f107 0308 	add.w	r3, r7, #8
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4c:	4b28      	ldr	r3, [pc, #160]	; (8000bf0 <MX_GPIO_Init+0xb8>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a27      	ldr	r2, [pc, #156]	; (8000bf0 <MX_GPIO_Init+0xb8>)
 8000b52:	f043 0304 	orr.w	r3, r3, #4
 8000b56:	6193      	str	r3, [r2, #24]
 8000b58:	4b25      	ldr	r3, [pc, #148]	; (8000bf0 <MX_GPIO_Init+0xb8>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	f003 0304 	and.w	r3, r3, #4
 8000b60:	607b      	str	r3, [r7, #4]
 8000b62:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b64:	4b22      	ldr	r3, [pc, #136]	; (8000bf0 <MX_GPIO_Init+0xb8>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	4a21      	ldr	r2, [pc, #132]	; (8000bf0 <MX_GPIO_Init+0xb8>)
 8000b6a:	f043 0308 	orr.w	r3, r3, #8
 8000b6e:	6193      	str	r3, [r2, #24]
 8000b70:	4b1f      	ldr	r3, [pc, #124]	; (8000bf0 <MX_GPIO_Init+0xb8>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	f003 0308 	and.w	r3, r3, #8
 8000b78:	603b      	str	r3, [r7, #0]
 8000b7a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa2_Pin|sa3_Pin|sa4_Pin
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f643 71f8 	movw	r1, #16376	; 0x3ff8
 8000b82:	481c      	ldr	r0, [pc, #112]	; (8000bf4 <MX_GPIO_Init+0xbc>)
 8000b84:	f001 f879 	bl	8001c7a <HAL_GPIO_WritePin>
                          |sa5_Pin|sa6_Pin|sa7_Pin|e0_Pin
                          |e1_Pin|e2_Pin|e3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, sb2_Pin|sb3_Pin|sb4_Pin|sb5_Pin
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f64f 71f8 	movw	r1, #65528	; 0xfff8
 8000b8e:	481a      	ldr	r0, [pc, #104]	; (8000bf8 <MX_GPIO_Init+0xc0>)
 8000b90:	f001 f873 	bl	8001c7a <HAL_GPIO_WritePin>
                          |sb1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : sa1_Pin sa2_Pin sa3_Pin sa4_Pin
                           sa5_Pin sa6_Pin sa7_Pin e0_Pin
                           e1_Pin e2_Pin e3_Pin */
  GPIO_InitStruct.Pin = sa1_Pin|sa2_Pin|sa3_Pin|sa4_Pin
 8000b94:	f643 73f8 	movw	r3, #16376	; 0x3ff8
 8000b98:	60bb      	str	r3, [r7, #8]
                          |sa5_Pin|sa6_Pin|sa7_Pin|e0_Pin
                          |e1_Pin|e2_Pin|e3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ba6:	f107 0308 	add.w	r3, r7, #8
 8000baa:	4619      	mov	r1, r3
 8000bac:	4811      	ldr	r0, [pc, #68]	; (8000bf4 <MX_GPIO_Init+0xbc>)
 8000bae:	f000 fed3 	bl	8001958 <HAL_GPIO_Init>

  /*Configure GPIO pins : b1_Pin b2_Pin b3_Pin */
  GPIO_InitStruct.Pin = b1_Pin|b2_Pin|b3_Pin;
 8000bb2:	2307      	movs	r3, #7
 8000bb4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	480c      	ldr	r0, [pc, #48]	; (8000bf8 <MX_GPIO_Init+0xc0>)
 8000bc6:	f000 fec7 	bl	8001958 <HAL_GPIO_Init>

  /*Configure GPIO pins : sb2_Pin sb3_Pin sb4_Pin sb5_Pin
                           sb6_Pin sb7_Pin ra_Pin ya_Pin
                           ga_Pin rb_Pin yb_Pin gb_Pin
                           sb1_Pin */
  GPIO_InitStruct.Pin = sb2_Pin|sb3_Pin|sb4_Pin|sb5_Pin
 8000bca:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000bce:	60bb      	str	r3, [r7, #8]
                          |sb6_Pin|sb7_Pin|ra_Pin|ya_Pin
                          |ga_Pin|rb_Pin|yb_Pin|gb_Pin
                          |sb1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2302      	movs	r3, #2
 8000bda:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bdc:	f107 0308 	add.w	r3, r7, #8
 8000be0:	4619      	mov	r1, r3
 8000be2:	4805      	ldr	r0, [pc, #20]	; (8000bf8 <MX_GPIO_Init+0xc0>)
 8000be4:	f000 feb8 	bl	8001958 <HAL_GPIO_Init>

}
 8000be8:	bf00      	nop
 8000bea:	3718      	adds	r7, #24
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	40010800 	.word	0x40010800
 8000bf8:	40010c00 	.word	0x40010c00

08000bfc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim ){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	timerRun();
 8000c04:	f000 f9f4 	bl	8000ff0 <timerRun>
	getKeyInput();
 8000c08:	f7ff faa0 	bl	800014c <getKeyInput>
	SCH_Update();
 8000c0c:	f000 f87a 	bl	8000d04 <SCH_Update>
}
 8000c10:	bf00      	nop
 8000c12:	3708      	adds	r7, #8
 8000c14:	46bd      	mov	sp, r7
 8000c16:	bd80      	pop	{r7, pc}

08000c18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c1c:	b672      	cpsid	i
}
 8000c1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c20:	e7fe      	b.n	8000c20 <Error_Handler+0x8>

08000c22 <SCH_Init>:
 *
 *  Created on: Dec 9, 2024
 *      Author: Ngo Truc Linh
 */
#include "scheduler.h"
void SCH_Init(){
 8000c22:	b580      	push	{r7, lr}
 8000c24:	b082      	sub	sp, #8
 8000c26:	af00      	add	r7, sp, #0
	unsigned char i;
	for(i = 0; i < SCH_MAX_TASK; i++){
 8000c28:	2300      	movs	r3, #0
 8000c2a:	71fb      	strb	r3, [r7, #7]
 8000c2c:	e006      	b.n	8000c3c <SCH_Init+0x1a>
		SCH_Remove_Task(i);
 8000c2e:	79fb      	ldrb	r3, [r7, #7]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f000 f945 	bl	8000ec0 <SCH_Remove_Task>
	for(i = 0; i < SCH_MAX_TASK; i++){
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	3301      	adds	r3, #1
 8000c3a:	71fb      	strb	r3, [r7, #7]
 8000c3c:	79fb      	ldrb	r3, [r7, #7]
 8000c3e:	2b27      	cmp	r3, #39	; 0x27
 8000c40:	d9f5      	bls.n	8000c2e <SCH_Init+0xc>
	}
}
 8000c42:	bf00      	nop
 8000c44:	bf00      	nop
 8000c46:	3708      	adds	r7, #8
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <SCH_Dispatch_Task>:
void SCH_Dispatch_Task(void){
 8000c4c:	b5b0      	push	{r4, r5, r7, lr}
 8000c4e:	b088      	sub	sp, #32
 8000c50:	af00      	add	r7, sp, #0
	unsigned int i;
	sTask temp;
	for(i = 0; i < SCH_MAX_TASK; i++){
 8000c52:	2300      	movs	r3, #0
 8000c54:	61fb      	str	r3, [r7, #28]
 8000c56:	e04a      	b.n	8000cee <SCH_Dispatch_Task+0xa2>
		if(SCH_tasks[i].RunMe > 0){
 8000c58:	4929      	ldr	r1, [pc, #164]	; (8000d00 <SCH_Dispatch_Task+0xb4>)
 8000c5a:	69fa      	ldr	r2, [r7, #28]
 8000c5c:	4613      	mov	r3, r2
 8000c5e:	009b      	lsls	r3, r3, #2
 8000c60:	4413      	add	r3, r2
 8000c62:	009b      	lsls	r3, r3, #2
 8000c64:	440b      	add	r3, r1
 8000c66:	330c      	adds	r3, #12
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d03c      	beq.n	8000ce8 <SCH_Dispatch_Task+0x9c>
			(*SCH_tasks[i].pTask)();
 8000c6e:	4924      	ldr	r1, [pc, #144]	; (8000d00 <SCH_Dispatch_Task+0xb4>)
 8000c70:	69fa      	ldr	r2, [r7, #28]
 8000c72:	4613      	mov	r3, r2
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	4413      	add	r3, r2
 8000c78:	009b      	lsls	r3, r3, #2
 8000c7a:	440b      	add	r3, r1
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4798      	blx	r3
			SCH_tasks[i].RunMe--;
 8000c80:	491f      	ldr	r1, [pc, #124]	; (8000d00 <SCH_Dispatch_Task+0xb4>)
 8000c82:	69fa      	ldr	r2, [r7, #28]
 8000c84:	4613      	mov	r3, r2
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	4413      	add	r3, r2
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	440b      	add	r3, r1
 8000c8e:	330c      	adds	r3, #12
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	b2d8      	uxtb	r0, r3
 8000c96:	491a      	ldr	r1, [pc, #104]	; (8000d00 <SCH_Dispatch_Task+0xb4>)
 8000c98:	69fa      	ldr	r2, [r7, #28]
 8000c9a:	4613      	mov	r3, r2
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	4413      	add	r3, r2
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	440b      	add	r3, r1
 8000ca4:	330c      	adds	r3, #12
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	701a      	strb	r2, [r3, #0]
			temp = SCH_tasks[i];
 8000caa:	4915      	ldr	r1, [pc, #84]	; (8000d00 <SCH_Dispatch_Task+0xb4>)
 8000cac:	69fa      	ldr	r2, [r7, #28]
 8000cae:	4613      	mov	r3, r2
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	4413      	add	r3, r2
 8000cb4:	009b      	lsls	r3, r3, #2
 8000cb6:	440b      	add	r3, r1
 8000cb8:	1d3c      	adds	r4, r7, #4
 8000cba:	461d      	mov	r5, r3
 8000cbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cc0:	682b      	ldr	r3, [r5, #0]
 8000cc2:	6023      	str	r3, [r4, #0]
			SCH_Remove_Task(i);
 8000cc4:	69f8      	ldr	r0, [r7, #28]
 8000cc6:	f000 f8fb 	bl	8000ec0 <SCH_Remove_Task>
			if(temp.Period != 0){
 8000cca:	68fb      	ldr	r3, [r7, #12]
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d00b      	beq.n	8000ce8 <SCH_Dispatch_Task+0x9c>
				uint32_t Period = temp.Period*TIME_CYCLE;
 8000cd0:	68fa      	ldr	r2, [r7, #12]
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	009b      	lsls	r3, r3, #2
 8000cd6:	4413      	add	r3, r2
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	61bb      	str	r3, [r7, #24]
				SCH_Add_Task(temp.pTask, Period, Period);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	69ba      	ldr	r2, [r7, #24]
 8000ce0:	69b9      	ldr	r1, [r7, #24]
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f000 f82a 	bl	8000d3c <SCH_Add_Task>
	for(i = 0; i < SCH_MAX_TASK; i++){
 8000ce8:	69fb      	ldr	r3, [r7, #28]
 8000cea:	3301      	adds	r3, #1
 8000cec:	61fb      	str	r3, [r7, #28]
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	2b27      	cmp	r3, #39	; 0x27
 8000cf2:	d9b1      	bls.n	8000c58 <SCH_Dispatch_Task+0xc>
			}
		}
	}
}
 8000cf4:	bf00      	nop
 8000cf6:	bf00      	nop
 8000cf8:	3720      	adds	r7, #32
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bdb0      	pop	{r4, r5, r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	200000f8 	.word	0x200000f8

08000d04 <SCH_Update>:
void SCH_Update(void){
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
	if(SCH_tasks[0].pTask){
 8000d08:	4b0b      	ldr	r3, [pc, #44]	; (8000d38 <SCH_Update+0x34>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d00f      	beq.n	8000d30 <SCH_Update+0x2c>
		if(SCH_tasks[0].Delay <= 0){
 8000d10:	4b09      	ldr	r3, [pc, #36]	; (8000d38 <SCH_Update+0x34>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d106      	bne.n	8000d26 <SCH_Update+0x22>
			SCH_tasks[0].RunMe += 1;
 8000d18:	4b07      	ldr	r3, [pc, #28]	; (8000d38 <SCH_Update+0x34>)
 8000d1a:	7b1b      	ldrb	r3, [r3, #12]
 8000d1c:	3301      	adds	r3, #1
 8000d1e:	b2da      	uxtb	r2, r3
 8000d20:	4b05      	ldr	r3, [pc, #20]	; (8000d38 <SCH_Update+0x34>)
 8000d22:	731a      	strb	r2, [r3, #12]
		}
		else{
			SCH_tasks[0].Delay--;
		}
	}
}
 8000d24:	e004      	b.n	8000d30 <SCH_Update+0x2c>
			SCH_tasks[0].Delay--;
 8000d26:	4b04      	ldr	r3, [pc, #16]	; (8000d38 <SCH_Update+0x34>)
 8000d28:	685b      	ldr	r3, [r3, #4]
 8000d2a:	3b01      	subs	r3, #1
 8000d2c:	4a02      	ldr	r2, [pc, #8]	; (8000d38 <SCH_Update+0x34>)
 8000d2e:	6053      	str	r3, [r2, #4]
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr
 8000d38:	200000f8 	.word	0x200000f8

08000d3c <SCH_Add_Task>:
uint32_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8000d3c:	b4b0      	push	{r4, r5, r7}
 8000d3e:	b087      	sub	sp, #28
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
	if(!DELAY && !PERIOD)
 8000d48:	68bb      	ldr	r3, [r7, #8]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d104      	bne.n	8000d58 <SCH_Add_Task+0x1c>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d101      	bne.n	8000d58 <SCH_Add_Task+0x1c>
		return 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	e0aa      	b.n	8000eae <SCH_Add_Task+0x172>
	DELAY = DELAY/TIME_CYCLE;
 8000d58:	68bb      	ldr	r3, [r7, #8]
 8000d5a:	4a57      	ldr	r2, [pc, #348]	; (8000eb8 <SCH_Add_Task+0x17c>)
 8000d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8000d60:	08db      	lsrs	r3, r3, #3
 8000d62:	60bb      	str	r3, [r7, #8]
	PERIOD = PERIOD/TIME_CYCLE;
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4a54      	ldr	r2, [pc, #336]	; (8000eb8 <SCH_Add_Task+0x17c>)
 8000d68:	fba2 2303 	umull	r2, r3, r2, r3
 8000d6c:	08db      	lsrs	r3, r3, #3
 8000d6e:	607b      	str	r3, [r7, #4]
	unsigned char i = 0;
 8000d70:	2300      	movs	r3, #0
 8000d72:	75fb      	strb	r3, [r7, #23]
	while((SCH_tasks[i].pTask) && (i < SCH_MAX_TASK) && (DELAY > SCH_tasks[i].Delay)){
 8000d74:	e00e      	b.n	8000d94 <SCH_Add_Task+0x58>
		DELAY -= SCH_tasks[i].Delay;
 8000d76:	7dfa      	ldrb	r2, [r7, #23]
 8000d78:	4950      	ldr	r1, [pc, #320]	; (8000ebc <SCH_Add_Task+0x180>)
 8000d7a:	4613      	mov	r3, r2
 8000d7c:	009b      	lsls	r3, r3, #2
 8000d7e:	4413      	add	r3, r2
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	440b      	add	r3, r1
 8000d84:	3304      	adds	r3, #4
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	68ba      	ldr	r2, [r7, #8]
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	60bb      	str	r3, [r7, #8]
		i++;
 8000d8e:	7dfb      	ldrb	r3, [r7, #23]
 8000d90:	3301      	adds	r3, #1
 8000d92:	75fb      	strb	r3, [r7, #23]
	while((SCH_tasks[i].pTask) && (i < SCH_MAX_TASK) && (DELAY > SCH_tasks[i].Delay)){
 8000d94:	7dfa      	ldrb	r2, [r7, #23]
 8000d96:	4949      	ldr	r1, [pc, #292]	; (8000ebc <SCH_Add_Task+0x180>)
 8000d98:	4613      	mov	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	4413      	add	r3, r2
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	440b      	add	r3, r1
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d00e      	beq.n	8000dc6 <SCH_Add_Task+0x8a>
 8000da8:	7dfb      	ldrb	r3, [r7, #23]
 8000daa:	2b27      	cmp	r3, #39	; 0x27
 8000dac:	d80b      	bhi.n	8000dc6 <SCH_Add_Task+0x8a>
 8000dae:	7dfa      	ldrb	r2, [r7, #23]
 8000db0:	4942      	ldr	r1, [pc, #264]	; (8000ebc <SCH_Add_Task+0x180>)
 8000db2:	4613      	mov	r3, r2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	4413      	add	r3, r2
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	440b      	add	r3, r1
 8000dbc:	3304      	adds	r3, #4
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	68ba      	ldr	r2, [r7, #8]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	d8d7      	bhi.n	8000d76 <SCH_Add_Task+0x3a>
	}
	if(i == SCH_MAX_TASK){
 8000dc6:	7dfb      	ldrb	r3, [r7, #23]
 8000dc8:	2b28      	cmp	r3, #40	; 0x28
 8000dca:	d101      	bne.n	8000dd0 <SCH_Add_Task+0x94>
		return 0;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	e06e      	b.n	8000eae <SCH_Add_Task+0x172>
	}
	else{
		unsigned char j;
		for(j = SCH_MAX_TASK - 1; j > i; j--){
 8000dd0:	2327      	movs	r3, #39	; 0x27
 8000dd2:	75bb      	strb	r3, [r7, #22]
 8000dd4:	e017      	b.n	8000e06 <SCH_Add_Task+0xca>
			SCH_tasks[j] = SCH_tasks[j-1];
 8000dd6:	7dbb      	ldrb	r3, [r7, #22]
 8000dd8:	1e5a      	subs	r2, r3, #1
 8000dda:	7db9      	ldrb	r1, [r7, #22]
 8000ddc:	4837      	ldr	r0, [pc, #220]	; (8000ebc <SCH_Add_Task+0x180>)
 8000dde:	460b      	mov	r3, r1
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	440b      	add	r3, r1
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	4418      	add	r0, r3
 8000de8:	4934      	ldr	r1, [pc, #208]	; (8000ebc <SCH_Add_Task+0x180>)
 8000dea:	4613      	mov	r3, r2
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	4413      	add	r3, r2
 8000df0:	009b      	lsls	r3, r3, #2
 8000df2:	440b      	add	r3, r1
 8000df4:	4604      	mov	r4, r0
 8000df6:	461d      	mov	r5, r3
 8000df8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dfc:	682b      	ldr	r3, [r5, #0]
 8000dfe:	6023      	str	r3, [r4, #0]
		for(j = SCH_MAX_TASK - 1; j > i; j--){
 8000e00:	7dbb      	ldrb	r3, [r7, #22]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	75bb      	strb	r3, [r7, #22]
 8000e06:	7dba      	ldrb	r2, [r7, #22]
 8000e08:	7dfb      	ldrb	r3, [r7, #23]
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d8e3      	bhi.n	8000dd6 <SCH_Add_Task+0x9a>
		}
		SCH_tasks[j].pTask = pFunction;
 8000e0e:	7dba      	ldrb	r2, [r7, #22]
 8000e10:	492a      	ldr	r1, [pc, #168]	; (8000ebc <SCH_Add_Task+0x180>)
 8000e12:	4613      	mov	r3, r2
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	4413      	add	r3, r2
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	440b      	add	r3, r1
 8000e1c:	68fa      	ldr	r2, [r7, #12]
 8000e1e:	601a      	str	r2, [r3, #0]
		SCH_tasks[j].Delay = DELAY;
 8000e20:	7dba      	ldrb	r2, [r7, #22]
 8000e22:	4926      	ldr	r1, [pc, #152]	; (8000ebc <SCH_Add_Task+0x180>)
 8000e24:	4613      	mov	r3, r2
 8000e26:	009b      	lsls	r3, r3, #2
 8000e28:	4413      	add	r3, r2
 8000e2a:	009b      	lsls	r3, r3, #2
 8000e2c:	440b      	add	r3, r1
 8000e2e:	3304      	adds	r3, #4
 8000e30:	68ba      	ldr	r2, [r7, #8]
 8000e32:	601a      	str	r2, [r3, #0]
		SCH_tasks[j].RunMe = 0;
 8000e34:	7dba      	ldrb	r2, [r7, #22]
 8000e36:	4921      	ldr	r1, [pc, #132]	; (8000ebc <SCH_Add_Task+0x180>)
 8000e38:	4613      	mov	r3, r2
 8000e3a:	009b      	lsls	r3, r3, #2
 8000e3c:	4413      	add	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	440b      	add	r3, r1
 8000e42:	330c      	adds	r3, #12
 8000e44:	2200      	movs	r2, #0
 8000e46:	701a      	strb	r2, [r3, #0]
		SCH_tasks[j].Period = PERIOD;
 8000e48:	7dba      	ldrb	r2, [r7, #22]
 8000e4a:	491c      	ldr	r1, [pc, #112]	; (8000ebc <SCH_Add_Task+0x180>)
 8000e4c:	4613      	mov	r3, r2
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	4413      	add	r3, r2
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	440b      	add	r3, r1
 8000e56:	3308      	adds	r3, #8
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	601a      	str	r2, [r3, #0]
		SCH_tasks[j].TaskID = i;
 8000e5c:	7dba      	ldrb	r2, [r7, #22]
 8000e5e:	7df9      	ldrb	r1, [r7, #23]
 8000e60:	4816      	ldr	r0, [pc, #88]	; (8000ebc <SCH_Add_Task+0x180>)
 8000e62:	4613      	mov	r3, r2
 8000e64:	009b      	lsls	r3, r3, #2
 8000e66:	4413      	add	r3, r2
 8000e68:	009b      	lsls	r3, r3, #2
 8000e6a:	4403      	add	r3, r0
 8000e6c:	3310      	adds	r3, #16
 8000e6e:	6019      	str	r1, [r3, #0]
		SCH_tasks[j+1].Delay -= DELAY;
 8000e70:	7dbb      	ldrb	r3, [r7, #22]
 8000e72:	1c5a      	adds	r2, r3, #1
 8000e74:	4911      	ldr	r1, [pc, #68]	; (8000ebc <SCH_Add_Task+0x180>)
 8000e76:	4613      	mov	r3, r2
 8000e78:	009b      	lsls	r3, r3, #2
 8000e7a:	4413      	add	r3, r2
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	440b      	add	r3, r1
 8000e80:	3304      	adds	r3, #4
 8000e82:	6819      	ldr	r1, [r3, #0]
 8000e84:	7dbb      	ldrb	r3, [r7, #22]
 8000e86:	1c5a      	adds	r2, r3, #1
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	1ac9      	subs	r1, r1, r3
 8000e8c:	480b      	ldr	r0, [pc, #44]	; (8000ebc <SCH_Add_Task+0x180>)
 8000e8e:	4613      	mov	r3, r2
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	4413      	add	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4403      	add	r3, r0
 8000e98:	3304      	adds	r3, #4
 8000e9a:	6019      	str	r1, [r3, #0]
	}
	return SCH_tasks[i].TaskID;
 8000e9c:	7dfa      	ldrb	r2, [r7, #23]
 8000e9e:	4907      	ldr	r1, [pc, #28]	; (8000ebc <SCH_Add_Task+0x180>)
 8000ea0:	4613      	mov	r3, r2
 8000ea2:	009b      	lsls	r3, r3, #2
 8000ea4:	4413      	add	r3, r2
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	440b      	add	r3, r1
 8000eaa:	3310      	adds	r3, #16
 8000eac:	681b      	ldr	r3, [r3, #0]
}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	371c      	adds	r7, #28
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bcb0      	pop	{r4, r5, r7}
 8000eb6:	4770      	bx	lr
 8000eb8:	cccccccd 	.word	0xcccccccd
 8000ebc:	200000f8 	.word	0x200000f8

08000ec0 <SCH_Remove_Task>:
uint8_t SCH_Remove_Task(uint32_t TaskID){
 8000ec0:	b4b0      	push	{r4, r5, r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
	if(SCH_tasks[TaskID].pTask == 0){
 8000ec8:	4921      	ldr	r1, [pc, #132]	; (8000f50 <SCH_Remove_Task+0x90>)
 8000eca:	687a      	ldr	r2, [r7, #4]
 8000ecc:	4613      	mov	r3, r2
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	4413      	add	r3, r2
 8000ed2:	009b      	lsls	r3, r3, #2
 8000ed4:	440b      	add	r3, r1
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d101      	bne.n	8000ee0 <SCH_Remove_Task+0x20>
		return 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	e032      	b.n	8000f46 <SCH_Remove_Task+0x86>
	}
	for(unsigned char i = 0; i < SCH_MAX_TASK - 1; i++){
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	73fb      	strb	r3, [r7, #15]
 8000ee4:	e017      	b.n	8000f16 <SCH_Remove_Task+0x56>
		SCH_tasks[i] = SCH_tasks[i+1];
 8000ee6:	7bfb      	ldrb	r3, [r7, #15]
 8000ee8:	1c5a      	adds	r2, r3, #1
 8000eea:	7bf9      	ldrb	r1, [r7, #15]
 8000eec:	4818      	ldr	r0, [pc, #96]	; (8000f50 <SCH_Remove_Task+0x90>)
 8000eee:	460b      	mov	r3, r1
 8000ef0:	009b      	lsls	r3, r3, #2
 8000ef2:	440b      	add	r3, r1
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	4418      	add	r0, r3
 8000ef8:	4915      	ldr	r1, [pc, #84]	; (8000f50 <SCH_Remove_Task+0x90>)
 8000efa:	4613      	mov	r3, r2
 8000efc:	009b      	lsls	r3, r3, #2
 8000efe:	4413      	add	r3, r2
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	440b      	add	r3, r1
 8000f04:	4604      	mov	r4, r0
 8000f06:	461d      	mov	r5, r3
 8000f08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f0c:	682b      	ldr	r3, [r5, #0]
 8000f0e:	6023      	str	r3, [r4, #0]
	for(unsigned char i = 0; i < SCH_MAX_TASK - 1; i++){
 8000f10:	7bfb      	ldrb	r3, [r7, #15]
 8000f12:	3301      	adds	r3, #1
 8000f14:	73fb      	strb	r3, [r7, #15]
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	2b26      	cmp	r3, #38	; 0x26
 8000f1a:	d9e4      	bls.n	8000ee6 <SCH_Remove_Task+0x26>
	}
	SCH_tasks[SCH_MAX_TASK-1].pTask = 0x0000;
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	; (8000f50 <SCH_Remove_Task+0x90>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f8c3 230c 	str.w	r2, [r3, #780]	; 0x30c
	SCH_tasks[SCH_MAX_TASK-1].Delay = 0;
 8000f24:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <SCH_Remove_Task+0x90>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
	SCH_tasks[SCH_MAX_TASK-1].RunMe = 0;
 8000f2c:	4b08      	ldr	r3, [pc, #32]	; (8000f50 <SCH_Remove_Task+0x90>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	f883 2318 	strb.w	r2, [r3, #792]	; 0x318
	SCH_tasks[SCH_MAX_TASK-1].Period = 0;
 8000f34:	4b06      	ldr	r3, [pc, #24]	; (8000f50 <SCH_Remove_Task+0x90>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	f8c3 2314 	str.w	r2, [r3, #788]	; 0x314
	SCH_tasks[SCH_MAX_TASK-1].TaskID = 0;
 8000f3c:	4b04      	ldr	r3, [pc, #16]	; (8000f50 <SCH_Remove_Task+0x90>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	return 1;
 8000f44:	2301      	movs	r3, #1
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3714      	adds	r7, #20
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bcb0      	pop	{r4, r5, r7}
 8000f4e:	4770      	bx	lr
 8000f50:	200000f8 	.word	0x200000f8

08000f54 <setTimer1>:
int timer2_counter = 0;
int timer2_flag = 0;
int timer3_counter = 0;
int timer3_flag = 0;
int TIME_CYCLE = 10;
void setTimer1(int duration){
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	timer1_counter = duration/TIME_CYCLE;
 8000f5c:	4b07      	ldr	r3, [pc, #28]	; (8000f7c <setTimer1+0x28>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	687a      	ldr	r2, [r7, #4]
 8000f62:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f66:	4a06      	ldr	r2, [pc, #24]	; (8000f80 <setTimer1+0x2c>)
 8000f68:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8000f6a:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <setTimer1+0x30>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	20000034 	.word	0x20000034
 8000f80:	20000090 	.word	0x20000090
 8000f84:	2000008c 	.word	0x2000008c

08000f88 <setTimer2>:
void setTimer2(int duration){
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration/TIME_CYCLE;
 8000f90:	4b07      	ldr	r3, [pc, #28]	; (8000fb0 <setTimer2+0x28>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f9a:	4a06      	ldr	r2, [pc, #24]	; (8000fb4 <setTimer2+0x2c>)
 8000f9c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <setTimer2+0x30>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bc80      	pop	{r7}
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	20000034 	.word	0x20000034
 8000fb4:	20000098 	.word	0x20000098
 8000fb8:	20000094 	.word	0x20000094

08000fbc <setTimer3>:
void setTimer3(int duration){
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
	timer3_counter = duration/TIME_CYCLE;
 8000fc4:	4b07      	ldr	r3, [pc, #28]	; (8000fe4 <setTimer3+0x28>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	687a      	ldr	r2, [r7, #4]
 8000fca:	fb92 f3f3 	sdiv	r3, r2, r3
 8000fce:	4a06      	ldr	r2, [pc, #24]	; (8000fe8 <setTimer3+0x2c>)
 8000fd0:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8000fd2:	4b06      	ldr	r3, [pc, #24]	; (8000fec <setTimer3+0x30>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	20000034 	.word	0x20000034
 8000fe8:	200000a0 	.word	0x200000a0
 8000fec:	2000009c 	.word	0x2000009c

08000ff0 <timerRun>:
void timerRun(){
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
	if(timer1_counter > 0){
 8000ff4:	4b19      	ldr	r3, [pc, #100]	; (800105c <timerRun+0x6c>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	dd0b      	ble.n	8001014 <timerRun+0x24>
		timer1_counter--;
 8000ffc:	4b17      	ldr	r3, [pc, #92]	; (800105c <timerRun+0x6c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	3b01      	subs	r3, #1
 8001002:	4a16      	ldr	r2, [pc, #88]	; (800105c <timerRun+0x6c>)
 8001004:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0){
 8001006:	4b15      	ldr	r3, [pc, #84]	; (800105c <timerRun+0x6c>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2b00      	cmp	r3, #0
 800100c:	dc02      	bgt.n	8001014 <timerRun+0x24>
			timer1_flag = 1;
 800100e:	4b14      	ldr	r3, [pc, #80]	; (8001060 <timerRun+0x70>)
 8001010:	2201      	movs	r2, #1
 8001012:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer2_counter > 0){
 8001014:	4b13      	ldr	r3, [pc, #76]	; (8001064 <timerRun+0x74>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	dd0b      	ble.n	8001034 <timerRun+0x44>
		timer2_counter--;
 800101c:	4b11      	ldr	r3, [pc, #68]	; (8001064 <timerRun+0x74>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	3b01      	subs	r3, #1
 8001022:	4a10      	ldr	r2, [pc, #64]	; (8001064 <timerRun+0x74>)
 8001024:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0){
 8001026:	4b0f      	ldr	r3, [pc, #60]	; (8001064 <timerRun+0x74>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	2b00      	cmp	r3, #0
 800102c:	dc02      	bgt.n	8001034 <timerRun+0x44>
			timer2_flag = 1;
 800102e:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <timerRun+0x78>)
 8001030:	2201      	movs	r2, #1
 8001032:	601a      	str	r2, [r3, #0]
		}
	}
	if(timer3_counter > 0){
 8001034:	4b0d      	ldr	r3, [pc, #52]	; (800106c <timerRun+0x7c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	dd0b      	ble.n	8001054 <timerRun+0x64>
		timer3_counter--;
 800103c:	4b0b      	ldr	r3, [pc, #44]	; (800106c <timerRun+0x7c>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	3b01      	subs	r3, #1
 8001042:	4a0a      	ldr	r2, [pc, #40]	; (800106c <timerRun+0x7c>)
 8001044:	6013      	str	r3, [r2, #0]
		if(timer3_counter <= 0){
 8001046:	4b09      	ldr	r3, [pc, #36]	; (800106c <timerRun+0x7c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	2b00      	cmp	r3, #0
 800104c:	dc02      	bgt.n	8001054 <timerRun+0x64>
			timer3_flag = 1;
 800104e:	4b08      	ldr	r3, [pc, #32]	; (8001070 <timerRun+0x80>)
 8001050:	2201      	movs	r2, #1
 8001052:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001054:	bf00      	nop
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr
 800105c:	20000090 	.word	0x20000090
 8001060:	2000008c 	.word	0x2000008c
 8001064:	20000098 	.word	0x20000098
 8001068:	20000094 	.word	0x20000094
 800106c:	200000a0 	.word	0x200000a0
 8001070:	2000009c 	.word	0x2000009c

08001074 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001074:	b480      	push	{r7}
 8001076:	b085      	sub	sp, #20
 8001078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_MspInit+0x5c>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	4a14      	ldr	r2, [pc, #80]	; (80010d0 <HAL_MspInit+0x5c>)
 8001080:	f043 0301 	orr.w	r3, r3, #1
 8001084:	6193      	str	r3, [r2, #24]
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_MspInit+0x5c>)
 8001088:	699b      	ldr	r3, [r3, #24]
 800108a:	f003 0301 	and.w	r3, r3, #1
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <HAL_MspInit+0x5c>)
 8001094:	69db      	ldr	r3, [r3, #28]
 8001096:	4a0e      	ldr	r2, [pc, #56]	; (80010d0 <HAL_MspInit+0x5c>)
 8001098:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800109c:	61d3      	str	r3, [r2, #28]
 800109e:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <HAL_MspInit+0x5c>)
 80010a0:	69db      	ldr	r3, [r3, #28]
 80010a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80010aa:	4b0a      	ldr	r3, [pc, #40]	; (80010d4 <HAL_MspInit+0x60>)
 80010ac:	685b      	ldr	r3, [r3, #4]
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80010be:	60fb      	str	r3, [r7, #12]
 80010c0:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <HAL_MspInit+0x60>)
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr
 80010d0:	40021000 	.word	0x40021000
 80010d4:	40010000 	.word	0x40010000

080010d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010e8:	d113      	bne.n	8001112 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ea:	4b0c      	ldr	r3, [pc, #48]	; (800111c <HAL_TIM_Base_MspInit+0x44>)
 80010ec:	69db      	ldr	r3, [r3, #28]
 80010ee:	4a0b      	ldr	r2, [pc, #44]	; (800111c <HAL_TIM_Base_MspInit+0x44>)
 80010f0:	f043 0301 	orr.w	r3, r3, #1
 80010f4:	61d3      	str	r3, [r2, #28]
 80010f6:	4b09      	ldr	r3, [pc, #36]	; (800111c <HAL_TIM_Base_MspInit+0x44>)
 80010f8:	69db      	ldr	r3, [r3, #28]
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	60fb      	str	r3, [r7, #12]
 8001100:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001102:	2200      	movs	r2, #0
 8001104:	2100      	movs	r1, #0
 8001106:	201c      	movs	r0, #28
 8001108:	f000 fbef 	bl	80018ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800110c:	201c      	movs	r0, #28
 800110e:	f000 fc08 	bl	8001922 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001112:	bf00      	nop
 8001114:	3710      	adds	r7, #16
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40021000 	.word	0x40021000

08001120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001124:	e7fe      	b.n	8001124 <NMI_Handler+0x4>

08001126 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800112a:	e7fe      	b.n	800112a <HardFault_Handler+0x4>

0800112c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001130:	e7fe      	b.n	8001130 <MemManage_Handler+0x4>

08001132 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001132:	b480      	push	{r7}
 8001134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001136:	e7fe      	b.n	8001136 <BusFault_Handler+0x4>

08001138 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800113c:	e7fe      	b.n	800113c <UsageFault_Handler+0x4>

0800113e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr

0800114a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr

08001156 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001156:	b480      	push	{r7}
 8001158:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800115a:	bf00      	nop
 800115c:	46bd      	mov	sp, r7
 800115e:	bc80      	pop	{r7}
 8001160:	4770      	bx	lr

08001162 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001162:	b580      	push	{r7, lr}
 8001164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001166:	f000 facd 	bl	8001704 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001174:	4802      	ldr	r0, [pc, #8]	; (8001180 <TIM2_IRQHandler+0x10>)
 8001176:	f001 fa35 	bl	80025e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800117a:	bf00      	nop
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	20000418 	.word	0x20000418

08001184 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	bc80      	pop	{r7}
 800118e:	4770      	bx	lr

08001190 <display_7SEG>:
int green_row[2]= {0,0};
int red_column[2] = {0,0};
int yellow_column[2] = {0,0};
int green_column[2] = {0,0};

void display_7SEG(int index){
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
	switch (index) {
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <display_7SEG+0x16>
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2b01      	cmp	r3, #1
 80011a2:	d017      	beq.n	80011d4 <display_7SEG+0x44>
			HAL_GPIO_WritePin(GPIOA, e1_Pin|e3_Pin ,0);
			display7_A(led_buffer[1]);
			display7_B(led_buffer[3]);
			break;
		default:
			break;
 80011a4:	e02d      	b.n	8001202 <display_7SEG+0x72>
			HAL_GPIO_WritePin(GPIOA, e0_Pin|e2_Pin, 0);
 80011a6:	2200      	movs	r2, #0
 80011a8:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 80011ac:	4817      	ldr	r0, [pc, #92]	; (800120c <display_7SEG+0x7c>)
 80011ae:	f000 fd64 	bl	8001c7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, e1_Pin|e3_Pin ,1);
 80011b2:	2201      	movs	r2, #1
 80011b4:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 80011b8:	4814      	ldr	r0, [pc, #80]	; (800120c <display_7SEG+0x7c>)
 80011ba:	f000 fd5e 	bl	8001c7a <HAL_GPIO_WritePin>
			display7_A(led_buffer[0]);
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <display_7SEG+0x80>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4618      	mov	r0, r3
 80011c4:	f000 f994 	bl	80014f0 <display7_A>
			display7_B(led_buffer[2]);
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <display_7SEG+0x80>)
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f000 f8eb 	bl	80013a8 <display7_B>
			break;
 80011d2:	e016      	b.n	8001202 <display_7SEG+0x72>
			HAL_GPIO_WritePin(GPIOA, e0_Pin|e2_Pin ,1);
 80011d4:	2201      	movs	r2, #1
 80011d6:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 80011da:	480c      	ldr	r0, [pc, #48]	; (800120c <display_7SEG+0x7c>)
 80011dc:	f000 fd4d 	bl	8001c7a <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, e1_Pin|e3_Pin ,0);
 80011e0:	2200      	movs	r2, #0
 80011e2:	f44f 5120 	mov.w	r1, #10240	; 0x2800
 80011e6:	4809      	ldr	r0, [pc, #36]	; (800120c <display_7SEG+0x7c>)
 80011e8:	f000 fd47 	bl	8001c7a <HAL_GPIO_WritePin>
			display7_A(led_buffer[1]);
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <display_7SEG+0x80>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	4618      	mov	r0, r3
 80011f2:	f000 f97d 	bl	80014f0 <display7_A>
			display7_B(led_buffer[3]);
 80011f6:	4b06      	ldr	r3, [pc, #24]	; (8001210 <display_7SEG+0x80>)
 80011f8:	68db      	ldr	r3, [r3, #12]
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 f8d4 	bl	80013a8 <display7_B>
			break;
 8001200:	bf00      	nop
	}
}
 8001202:	bf00      	nop
 8001204:	3708      	adds	r7, #8
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40010800 	.word	0x40010800
 8001210:	200000e4 	.word	0x200000e4

08001214 <set_traffic>:

void set_traffic(){
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
	tatLED();
 8001218:	f000 f8a8 	bl	800136c <tatLED>
	status_row = RED_ROW;
 800121c:	4b1d      	ldr	r3, [pc, #116]	; (8001294 <set_traffic+0x80>)
 800121e:	220c      	movs	r2, #12
 8001220:	601a      	str	r2, [r3, #0]
	status_column = GREEN_COLUMN;
 8001222:	4b1d      	ldr	r3, [pc, #116]	; (8001298 <set_traffic+0x84>)
 8001224:	2210      	movs	r2, #16
 8001226:	601a      	str	r2, [r3, #0]
	red_row[0] = red_column[0] = redt[0];
 8001228:	4b1c      	ldr	r3, [pc, #112]	; (800129c <set_traffic+0x88>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	4a1c      	ldr	r2, [pc, #112]	; (80012a0 <set_traffic+0x8c>)
 800122e:	6013      	str	r3, [r2, #0]
 8001230:	4b1b      	ldr	r3, [pc, #108]	; (80012a0 <set_traffic+0x8c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a1b      	ldr	r2, [pc, #108]	; (80012a4 <set_traffic+0x90>)
 8001236:	6013      	str	r3, [r2, #0]
	red_row[1] = red_column[1] = redt[1];
 8001238:	4b18      	ldr	r3, [pc, #96]	; (800129c <set_traffic+0x88>)
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	4a18      	ldr	r2, [pc, #96]	; (80012a0 <set_traffic+0x8c>)
 800123e:	6053      	str	r3, [r2, #4]
 8001240:	4b17      	ldr	r3, [pc, #92]	; (80012a0 <set_traffic+0x8c>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	4a17      	ldr	r2, [pc, #92]	; (80012a4 <set_traffic+0x90>)
 8001246:	6053      	str	r3, [r2, #4]
	yellow_row[0] = yellow_column[0] = yellowt[0];
 8001248:	4b17      	ldr	r3, [pc, #92]	; (80012a8 <set_traffic+0x94>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4a17      	ldr	r2, [pc, #92]	; (80012ac <set_traffic+0x98>)
 800124e:	6013      	str	r3, [r2, #0]
 8001250:	4b16      	ldr	r3, [pc, #88]	; (80012ac <set_traffic+0x98>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a16      	ldr	r2, [pc, #88]	; (80012b0 <set_traffic+0x9c>)
 8001256:	6013      	str	r3, [r2, #0]
	yellow_row[1] = yellow_column[1] = yellowt[1];
 8001258:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <set_traffic+0x94>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	4a13      	ldr	r2, [pc, #76]	; (80012ac <set_traffic+0x98>)
 800125e:	6053      	str	r3, [r2, #4]
 8001260:	4b12      	ldr	r3, [pc, #72]	; (80012ac <set_traffic+0x98>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	4a12      	ldr	r2, [pc, #72]	; (80012b0 <set_traffic+0x9c>)
 8001266:	6053      	str	r3, [r2, #4]
	green_row[0] = green_column[0] = greent[0];
 8001268:	4b12      	ldr	r3, [pc, #72]	; (80012b4 <set_traffic+0xa0>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a12      	ldr	r2, [pc, #72]	; (80012b8 <set_traffic+0xa4>)
 800126e:	6013      	str	r3, [r2, #0]
 8001270:	4b11      	ldr	r3, [pc, #68]	; (80012b8 <set_traffic+0xa4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a11      	ldr	r2, [pc, #68]	; (80012bc <set_traffic+0xa8>)
 8001276:	6013      	str	r3, [r2, #0]
	green_row[1] = green_column[1] = greent[1];
 8001278:	4b0e      	ldr	r3, [pc, #56]	; (80012b4 <set_traffic+0xa0>)
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	4a0e      	ldr	r2, [pc, #56]	; (80012b8 <set_traffic+0xa4>)
 800127e:	6053      	str	r3, [r2, #4]
 8001280:	4b0d      	ldr	r3, [pc, #52]	; (80012b8 <set_traffic+0xa4>)
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	4a0d      	ldr	r2, [pc, #52]	; (80012bc <set_traffic+0xa8>)
 8001286:	6053      	str	r3, [r2, #4]
	counter = 0;
 8001288:	4b0d      	ldr	r3, [pc, #52]	; (80012c0 <set_traffic+0xac>)
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	200000f4 	.word	0x200000f4
 8001298:	200000e0 	.word	0x200000e0
 800129c:	2000003c 	.word	0x2000003c
 80012a0:	200000bc 	.word	0x200000bc
 80012a4:	200000a4 	.word	0x200000a4
 80012a8:	20000044 	.word	0x20000044
 80012ac:	200000c4 	.word	0x200000c4
 80012b0:	200000ac 	.word	0x200000ac
 80012b4:	2000004c 	.word	0x2000004c
 80012b8:	200000cc 	.word	0x200000cc
 80012bc:	200000b4 	.word	0x200000b4
 80012c0:	20000088 	.word	0x20000088

080012c4 <setGR>:
void setGR(){
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, ga_Pin, 0);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2120      	movs	r1, #32
 80012cc:	4804      	ldr	r0, [pc, #16]	; (80012e0 <setGR+0x1c>)
 80012ce:	f000 fcd4 	bl	8001c7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ra_Pin|ya_Pin, 1);
 80012d2:	2201      	movs	r2, #1
 80012d4:	2118      	movs	r1, #24
 80012d6:	4802      	ldr	r0, [pc, #8]	; (80012e0 <setGR+0x1c>)
 80012d8:	f000 fccf 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	40010c00 	.word	0x40010c00

080012e4 <setRC>:
void setRC(){
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, rb_Pin, 0);
 80012e8:	2200      	movs	r2, #0
 80012ea:	2140      	movs	r1, #64	; 0x40
 80012ec:	4805      	ldr	r0, [pc, #20]	; (8001304 <setRC+0x20>)
 80012ee:	f000 fcc4 	bl	8001c7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, yb_Pin|gb_Pin, 1);
 80012f2:	2201      	movs	r2, #1
 80012f4:	f44f 71c0 	mov.w	r1, #384	; 0x180
 80012f8:	4802      	ldr	r0, [pc, #8]	; (8001304 <setRC+0x20>)
 80012fa:	f000 fcbe 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40010c00 	.word	0x40010c00

08001308 <setRR>:
void setRR(){
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, ra_Pin, 0);
 800130c:	2200      	movs	r2, #0
 800130e:	2108      	movs	r1, #8
 8001310:	4804      	ldr	r0, [pc, #16]	; (8001324 <setRR+0x1c>)
 8001312:	f000 fcb2 	bl	8001c7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ya_Pin|ga_Pin, 1);
 8001316:	2201      	movs	r2, #1
 8001318:	2130      	movs	r1, #48	; 0x30
 800131a:	4802      	ldr	r0, [pc, #8]	; (8001324 <setRR+0x1c>)
 800131c:	f000 fcad 	bl	8001c7a <HAL_GPIO_WritePin>
}
 8001320:	bf00      	nop
 8001322:	bd80      	pop	{r7, pc}
 8001324:	40010c00 	.word	0x40010c00

08001328 <setYR>:
void setYR(){
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, ya_Pin, 0);
 800132c:	2200      	movs	r2, #0
 800132e:	2110      	movs	r1, #16
 8001330:	4804      	ldr	r0, [pc, #16]	; (8001344 <setYR+0x1c>)
 8001332:	f000 fca2 	bl	8001c7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, ra_Pin|ga_Pin, 1);
 8001336:	2201      	movs	r2, #1
 8001338:	2128      	movs	r1, #40	; 0x28
 800133a:	4802      	ldr	r0, [pc, #8]	; (8001344 <setYR+0x1c>)
 800133c:	f000 fc9d 	bl	8001c7a <HAL_GPIO_WritePin>
}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	40010c00 	.word	0x40010c00

08001348 <setGC>:
void setGC(){
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, gb_Pin, 0);
 800134c:	2200      	movs	r2, #0
 800134e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <setGC+0x20>)
 8001354:	f000 fc91 	bl	8001c7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, rb_Pin|yb_Pin, 1);
 8001358:	2201      	movs	r2, #1
 800135a:	21c0      	movs	r1, #192	; 0xc0
 800135c:	4802      	ldr	r0, [pc, #8]	; (8001368 <setGC+0x20>)
 800135e:	f000 fc8c 	bl	8001c7a <HAL_GPIO_WritePin>
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	40010c00 	.word	0x40010c00

0800136c <tatLED>:

void tatLED(){
 800136c:	b580      	push	{r7, lr}
 800136e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, ra_Pin|rb_Pin|ya_Pin|yb_Pin|ga_Pin|gb_Pin, 1);
 8001370:	2201      	movs	r2, #1
 8001372:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 8001376:	4802      	ldr	r0, [pc, #8]	; (8001380 <tatLED+0x14>)
 8001378:	f000 fc7f 	bl	8001c7a <HAL_GPIO_WritePin>
}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40010c00 	.word	0x40010c00

08001384 <setYC>:
void setYC(){
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, yb_Pin, 0);
 8001388:	2200      	movs	r2, #0
 800138a:	2180      	movs	r1, #128	; 0x80
 800138c:	4805      	ldr	r0, [pc, #20]	; (80013a4 <setYC+0x20>)
 800138e:	f000 fc74 	bl	8001c7a <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, rb_Pin|gb_Pin, 1);
 8001392:	2201      	movs	r2, #1
 8001394:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8001398:	4802      	ldr	r0, [pc, #8]	; (80013a4 <setYC+0x20>)
 800139a:	f000 fc6e 	bl	8001c7a <HAL_GPIO_WritePin>
}
 800139e:	bf00      	nop
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	40010c00 	.word	0x40010c00

080013a8 <display7_B>:

void display7_B(int num){
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
	if(num == 0){
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d10c      	bne.n	80013d0 <display7_B+0x28>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb2_Pin|sb3_Pin|sb4_Pin|sb5_Pin|sb6_Pin, 0);
 80013b6:	2200      	movs	r2, #0
 80013b8:	f44f 41fc 	mov.w	r1, #32256	; 0x7e00
 80013bc:	484b      	ldr	r0, [pc, #300]	; (80014ec <display7_B+0x144>)
 80013be:	f000 fc5c 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb7_Pin, 1);
 80013c2:	2201      	movs	r2, #1
 80013c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013c8:	4848      	ldr	r0, [pc, #288]	; (80014ec <display7_B+0x144>)
 80013ca:	f000 fc56 	bl	8001c7a <HAL_GPIO_WritePin>
	}
	else if(num == 9){
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb7_Pin|sb4_Pin|sb2_Pin|sb3_Pin|sb6_Pin|sb2_Pin, 0);
		HAL_GPIO_WritePin(GPIOB, sb5_Pin, 1);
	}
}
 80013ce:	e088      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 1){
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d10c      	bne.n	80013f0 <display7_B+0x48>
		HAL_GPIO_WritePin(GPIOB, sb2_Pin|sb3_Pin, 0);
 80013d6:	2200      	movs	r2, #0
 80013d8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80013dc:	4843      	ldr	r0, [pc, #268]	; (80014ec <display7_B+0x144>)
 80013de:	f000 fc4c 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb7_Pin|sb4_Pin|sb5_Pin|sb6_Pin, 1);
 80013e2:	2201      	movs	r2, #1
 80013e4:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 80013e8:	4840      	ldr	r0, [pc, #256]	; (80014ec <display7_B+0x144>)
 80013ea:	f000 fc46 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80013ee:	e078      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 2){
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	2b02      	cmp	r3, #2
 80013f4:	d10c      	bne.n	8001410 <display7_B+0x68>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb7_Pin|sb4_Pin|sb5_Pin|sb2_Pin, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	f44f 4136 	mov.w	r1, #46592	; 0xb600
 80013fc:	483b      	ldr	r0, [pc, #236]	; (80014ec <display7_B+0x144>)
 80013fe:	f000 fc3c 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb6_Pin|sb3_Pin, 1);
 8001402:	2201      	movs	r2, #1
 8001404:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8001408:	4838      	ldr	r0, [pc, #224]	; (80014ec <display7_B+0x144>)
 800140a:	f000 fc36 	bl	8001c7a <HAL_GPIO_WritePin>
}
 800140e:	e068      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 3){
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2b03      	cmp	r3, #3
 8001414:	d10c      	bne.n	8001430 <display7_B+0x88>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb7_Pin|sb4_Pin|sb2_Pin|sb3_Pin, 0);
 8001416:	2200      	movs	r2, #0
 8001418:	f44f 411e 	mov.w	r1, #40448	; 0x9e00
 800141c:	4833      	ldr	r0, [pc, #204]	; (80014ec <display7_B+0x144>)
 800141e:	f000 fc2c 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb5_Pin|sb6_Pin, 1);
 8001422:	2201      	movs	r2, #1
 8001424:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001428:	4830      	ldr	r0, [pc, #192]	; (80014ec <display7_B+0x144>)
 800142a:	f000 fc26 	bl	8001c7a <HAL_GPIO_WritePin>
}
 800142e:	e058      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 4){
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2b04      	cmp	r3, #4
 8001434:	d10c      	bne.n	8001450 <display7_B+0xa8>
		HAL_GPIO_WritePin(GPIOB, sb6_Pin|sb2_Pin|sb3_Pin|sb7_Pin, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	f44f 414c 	mov.w	r1, #52224	; 0xcc00
 800143c:	482b      	ldr	r0, [pc, #172]	; (80014ec <display7_B+0x144>)
 800143e:	f000 fc1c 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb4_Pin|sb5_Pin, 1);
 8001442:	2201      	movs	r2, #1
 8001444:	f44f 5148 	mov.w	r1, #12800	; 0x3200
 8001448:	4828      	ldr	r0, [pc, #160]	; (80014ec <display7_B+0x144>)
 800144a:	f000 fc16 	bl	8001c7a <HAL_GPIO_WritePin>
}
 800144e:	e048      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 5){
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b05      	cmp	r3, #5
 8001454:	d10c      	bne.n	8001470 <display7_B+0xc8>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb7_Pin|sb4_Pin|sb6_Pin|sb3_Pin, 0);
 8001456:	2200      	movs	r2, #0
 8001458:	f44f 415a 	mov.w	r1, #55808	; 0xda00
 800145c:	4823      	ldr	r0, [pc, #140]	; (80014ec <display7_B+0x144>)
 800145e:	f000 fc0c 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb5_Pin|sb2_Pin, 1);
 8001462:	2201      	movs	r2, #1
 8001464:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 8001468:	4820      	ldr	r0, [pc, #128]	; (80014ec <display7_B+0x144>)
 800146a:	f000 fc06 	bl	8001c7a <HAL_GPIO_WritePin>
}
 800146e:	e038      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 6){
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b06      	cmp	r3, #6
 8001474:	d10c      	bne.n	8001490 <display7_B+0xe8>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb7_Pin|sb4_Pin|sb5_Pin|sb6_Pin|sb3_Pin, 0);
 8001476:	2200      	movs	r2, #0
 8001478:	f44f 417a 	mov.w	r1, #64000	; 0xfa00
 800147c:	481b      	ldr	r0, [pc, #108]	; (80014ec <display7_B+0x144>)
 800147e:	f000 fbfc 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb2_Pin, 1);
 8001482:	2201      	movs	r2, #1
 8001484:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001488:	4818      	ldr	r0, [pc, #96]	; (80014ec <display7_B+0x144>)
 800148a:	f000 fbf6 	bl	8001c7a <HAL_GPIO_WritePin>
}
 800148e:	e028      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 7){
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b07      	cmp	r3, #7
 8001494:	d10c      	bne.n	80014b0 <display7_B+0x108>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb2_Pin|sb3_Pin, 0);
 8001496:	2200      	movs	r2, #0
 8001498:	f44f 6160 	mov.w	r1, #3584	; 0xe00
 800149c:	4813      	ldr	r0, [pc, #76]	; (80014ec <display7_B+0x144>)
 800149e:	f000 fbec 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb7_Pin|sb4_Pin|sb5_Pin|sb6_Pin, 1);
 80014a2:	2201      	movs	r2, #1
 80014a4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80014a8:	4810      	ldr	r0, [pc, #64]	; (80014ec <display7_B+0x144>)
 80014aa:	f000 fbe6 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80014ae:	e018      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 8){
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b08      	cmp	r3, #8
 80014b4:	d106      	bne.n	80014c4 <display7_B+0x11c>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb7_Pin|sb4_Pin|sb5_Pin|sb6_Pin|sb2_Pin|sb3_Pin, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	f44f 417e 	mov.w	r1, #65024	; 0xfe00
 80014bc:	480b      	ldr	r0, [pc, #44]	; (80014ec <display7_B+0x144>)
 80014be:	f000 fbdc 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80014c2:	e00e      	b.n	80014e2 <display7_B+0x13a>
	else if(num == 9){
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2b09      	cmp	r3, #9
 80014c8:	d10b      	bne.n	80014e2 <display7_B+0x13a>
		HAL_GPIO_WritePin(GPIOB, sb1_Pin|sb7_Pin|sb4_Pin|sb2_Pin|sb3_Pin|sb6_Pin|sb2_Pin, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	f44f 415e 	mov.w	r1, #56832	; 0xde00
 80014d0:	4806      	ldr	r0, [pc, #24]	; (80014ec <display7_B+0x144>)
 80014d2:	f000 fbd2 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, sb5_Pin, 1);
 80014d6:	2201      	movs	r2, #1
 80014d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014dc:	4803      	ldr	r0, [pc, #12]	; (80014ec <display7_B+0x144>)
 80014de:	f000 fbcc 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40010c00 	.word	0x40010c00

080014f0 <display7_A>:
void display7_A(int num){
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
	if(num == 0){
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d10c      	bne.n	8001518 <display7_A+0x28>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa2_Pin|sa3_Pin|sa4_Pin|sa5_Pin|sa6_Pin, 0);
 80014fe:	2200      	movs	r2, #0
 8001500:	f44f 71fc 	mov.w	r1, #504	; 0x1f8
 8001504:	4848      	ldr	r0, [pc, #288]	; (8001628 <display7_A+0x138>)
 8001506:	f000 fbb8 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa7_Pin, 1);
 800150a:	2201      	movs	r2, #1
 800150c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001510:	4845      	ldr	r0, [pc, #276]	; (8001628 <display7_A+0x138>)
 8001512:	f000 fbb2 	bl	8001c7a <HAL_GPIO_WritePin>
	}
	else if(num == 9){
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa7_Pin|sa4_Pin|sa2_Pin|sa3_Pin|sa6_Pin|sa2_Pin, 0);
		HAL_GPIO_WritePin(GPIOA, sa5_Pin, 1);
	}
}
 8001516:	e082      	b.n	800161e <display7_A+0x12e>
	else if(num == 1){
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d10b      	bne.n	8001536 <display7_A+0x46>
		HAL_GPIO_WritePin(GPIOA, sa2_Pin|sa3_Pin, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2130      	movs	r1, #48	; 0x30
 8001522:	4841      	ldr	r0, [pc, #260]	; (8001628 <display7_A+0x138>)
 8001524:	f000 fba9 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa7_Pin|sa4_Pin|sa5_Pin|sa6_Pin, 1);
 8001528:	2201      	movs	r2, #1
 800152a:	f44f 7172 	mov.w	r1, #968	; 0x3c8
 800152e:	483e      	ldr	r0, [pc, #248]	; (8001628 <display7_A+0x138>)
 8001530:	f000 fba3 	bl	8001c7a <HAL_GPIO_WritePin>
}
 8001534:	e073      	b.n	800161e <display7_A+0x12e>
	else if(num == 2){
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b02      	cmp	r3, #2
 800153a:	d10c      	bne.n	8001556 <display7_A+0x66>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa7_Pin|sa4_Pin|sa5_Pin|sa2_Pin, 0);
 800153c:	2200      	movs	r2, #0
 800153e:	f44f 7136 	mov.w	r1, #728	; 0x2d8
 8001542:	4839      	ldr	r0, [pc, #228]	; (8001628 <display7_A+0x138>)
 8001544:	f000 fb99 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa6_Pin|sa3_Pin, 1);
 8001548:	2201      	movs	r2, #1
 800154a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800154e:	4836      	ldr	r0, [pc, #216]	; (8001628 <display7_A+0x138>)
 8001550:	f000 fb93 	bl	8001c7a <HAL_GPIO_WritePin>
}
 8001554:	e063      	b.n	800161e <display7_A+0x12e>
	else if(num == 3){
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2b03      	cmp	r3, #3
 800155a:	d10c      	bne.n	8001576 <display7_A+0x86>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa7_Pin|sa4_Pin|sa2_Pin|sa3_Pin, 0);
 800155c:	2200      	movs	r2, #0
 800155e:	f44f 711e 	mov.w	r1, #632	; 0x278
 8001562:	4831      	ldr	r0, [pc, #196]	; (8001628 <display7_A+0x138>)
 8001564:	f000 fb89 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa5_Pin|sa6_Pin, 1);
 8001568:	2201      	movs	r2, #1
 800156a:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800156e:	482e      	ldr	r0, [pc, #184]	; (8001628 <display7_A+0x138>)
 8001570:	f000 fb83 	bl	8001c7a <HAL_GPIO_WritePin>
}
 8001574:	e053      	b.n	800161e <display7_A+0x12e>
	else if(num == 4){
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b04      	cmp	r3, #4
 800157a:	d10b      	bne.n	8001594 <display7_A+0xa4>
		HAL_GPIO_WritePin(GPIOA, sa6_Pin|sa2_Pin|sa3_Pin|sa7_Pin, 0);
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 714c 	mov.w	r1, #816	; 0x330
 8001582:	4829      	ldr	r0, [pc, #164]	; (8001628 <display7_A+0x138>)
 8001584:	f000 fb79 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa4_Pin|sa5_Pin, 1);
 8001588:	2201      	movs	r2, #1
 800158a:	21c8      	movs	r1, #200	; 0xc8
 800158c:	4826      	ldr	r0, [pc, #152]	; (8001628 <display7_A+0x138>)
 800158e:	f000 fb74 	bl	8001c7a <HAL_GPIO_WritePin>
}
 8001592:	e044      	b.n	800161e <display7_A+0x12e>
	else if(num == 5){
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	2b05      	cmp	r3, #5
 8001598:	d10b      	bne.n	80015b2 <display7_A+0xc2>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa7_Pin|sa4_Pin|sa6_Pin|sa3_Pin, 0);
 800159a:	2200      	movs	r2, #0
 800159c:	f44f 715a 	mov.w	r1, #872	; 0x368
 80015a0:	4821      	ldr	r0, [pc, #132]	; (8001628 <display7_A+0x138>)
 80015a2:	f000 fb6a 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa5_Pin|sa2_Pin, 1);
 80015a6:	2201      	movs	r2, #1
 80015a8:	2190      	movs	r1, #144	; 0x90
 80015aa:	481f      	ldr	r0, [pc, #124]	; (8001628 <display7_A+0x138>)
 80015ac:	f000 fb65 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80015b0:	e035      	b.n	800161e <display7_A+0x12e>
	else if(num == 6){
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b06      	cmp	r3, #6
 80015b6:	d10b      	bne.n	80015d0 <display7_A+0xe0>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa7_Pin|sa4_Pin|sa5_Pin|sa6_Pin|sa3_Pin, 0);
 80015b8:	2200      	movs	r2, #0
 80015ba:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015be:	481a      	ldr	r0, [pc, #104]	; (8001628 <display7_A+0x138>)
 80015c0:	f000 fb5b 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa2_Pin, 1);
 80015c4:	2201      	movs	r2, #1
 80015c6:	2110      	movs	r1, #16
 80015c8:	4817      	ldr	r0, [pc, #92]	; (8001628 <display7_A+0x138>)
 80015ca:	f000 fb56 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80015ce:	e026      	b.n	800161e <display7_A+0x12e>
	else if(num == 7){
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2b07      	cmp	r3, #7
 80015d4:	d10b      	bne.n	80015ee <display7_A+0xfe>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa2_Pin|sa3_Pin, 0);
 80015d6:	2200      	movs	r2, #0
 80015d8:	2138      	movs	r1, #56	; 0x38
 80015da:	4813      	ldr	r0, [pc, #76]	; (8001628 <display7_A+0x138>)
 80015dc:	f000 fb4d 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa7_Pin|sa4_Pin|sa5_Pin|sa6_Pin, 1);
 80015e0:	2201      	movs	r2, #1
 80015e2:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 80015e6:	4810      	ldr	r0, [pc, #64]	; (8001628 <display7_A+0x138>)
 80015e8:	f000 fb47 	bl	8001c7a <HAL_GPIO_WritePin>
}
 80015ec:	e017      	b.n	800161e <display7_A+0x12e>
	else if(num == 8){
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2b08      	cmp	r3, #8
 80015f2:	d106      	bne.n	8001602 <display7_A+0x112>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa7_Pin|sa4_Pin|sa5_Pin|sa6_Pin|sa2_Pin|sa3_Pin, 0);
 80015f4:	2200      	movs	r2, #0
 80015f6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 80015fa:	480b      	ldr	r0, [pc, #44]	; (8001628 <display7_A+0x138>)
 80015fc:	f000 fb3d 	bl	8001c7a <HAL_GPIO_WritePin>
}
 8001600:	e00d      	b.n	800161e <display7_A+0x12e>
	else if(num == 9){
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2b09      	cmp	r3, #9
 8001606:	d10a      	bne.n	800161e <display7_A+0x12e>
		HAL_GPIO_WritePin(GPIOA, sa1_Pin|sa7_Pin|sa4_Pin|sa2_Pin|sa3_Pin|sa6_Pin|sa2_Pin, 0);
 8001608:	2200      	movs	r2, #0
 800160a:	f44f 715e 	mov.w	r1, #888	; 0x378
 800160e:	4806      	ldr	r0, [pc, #24]	; (8001628 <display7_A+0x138>)
 8001610:	f000 fb33 	bl	8001c7a <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, sa5_Pin, 1);
 8001614:	2201      	movs	r2, #1
 8001616:	2180      	movs	r1, #128	; 0x80
 8001618:	4803      	ldr	r0, [pc, #12]	; (8001628 <display7_A+0x138>)
 800161a:	f000 fb2e 	bl	8001c7a <HAL_GPIO_WritePin>
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40010800 	.word	0x40010800

0800162c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800162c:	480c      	ldr	r0, [pc, #48]	; (8001660 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800162e:	490d      	ldr	r1, [pc, #52]	; (8001664 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001630:	4a0d      	ldr	r2, [pc, #52]	; (8001668 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001632:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001634:	e002      	b.n	800163c <LoopCopyDataInit>

08001636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800163a:	3304      	adds	r3, #4

0800163c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800163c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800163e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001640:	d3f9      	bcc.n	8001636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001642:	4a0a      	ldr	r2, [pc, #40]	; (800166c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001644:	4c0a      	ldr	r4, [pc, #40]	; (8001670 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001648:	e001      	b.n	800164e <LoopFillZerobss>

0800164a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800164a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800164c:	3204      	adds	r2, #4

0800164e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800164e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001650:	d3fb      	bcc.n	800164a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001652:	f7ff fd97 	bl	8001184 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001656:	f001 fb0d 	bl	8002c74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800165a:	f7ff f9c3 	bl	80009e4 <main>
  bx lr
 800165e:	4770      	bx	lr
  ldr r0, =_sdata
 8001660:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001664:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001668:	08002d0c 	.word	0x08002d0c
  ldr r2, =_sbss
 800166c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001670:	20000464 	.word	0x20000464

08001674 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001674:	e7fe      	b.n	8001674 <ADC1_2_IRQHandler>
	...

08001678 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800167c:	4b08      	ldr	r3, [pc, #32]	; (80016a0 <HAL_Init+0x28>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a07      	ldr	r2, [pc, #28]	; (80016a0 <HAL_Init+0x28>)
 8001682:	f043 0310 	orr.w	r3, r3, #16
 8001686:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001688:	2003      	movs	r0, #3
 800168a:	f000 f923 	bl	80018d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800168e:	200f      	movs	r0, #15
 8001690:	f000 f808 	bl	80016a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001694:	f7ff fcee 	bl	8001074 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001698:	2300      	movs	r3, #0
}
 800169a:	4618      	mov	r0, r3
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40022000 	.word	0x40022000

080016a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <HAL_InitTick+0x54>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	4b12      	ldr	r3, [pc, #72]	; (80016fc <HAL_InitTick+0x58>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	4619      	mov	r1, r3
 80016b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80016be:	fbb2 f3f3 	udiv	r3, r2, r3
 80016c2:	4618      	mov	r0, r3
 80016c4:	f000 f93b 	bl	800193e <HAL_SYSTICK_Config>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e00e      	b.n	80016f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	2b0f      	cmp	r3, #15
 80016d6:	d80a      	bhi.n	80016ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016d8:	2200      	movs	r2, #0
 80016da:	6879      	ldr	r1, [r7, #4]
 80016dc:	f04f 30ff 	mov.w	r0, #4294967295
 80016e0:	f000 f903 	bl	80018ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016e4:	4a06      	ldr	r2, [pc, #24]	; (8001700 <HAL_InitTick+0x5c>)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	e000      	b.n	80016f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ee:	2301      	movs	r3, #1
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000038 	.word	0x20000038
 80016fc:	20000058 	.word	0x20000058
 8001700:	20000054 	.word	0x20000054

08001704 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001708:	4b05      	ldr	r3, [pc, #20]	; (8001720 <HAL_IncTick+0x1c>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	461a      	mov	r2, r3
 800170e:	4b05      	ldr	r3, [pc, #20]	; (8001724 <HAL_IncTick+0x20>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4413      	add	r3, r2
 8001714:	4a03      	ldr	r2, [pc, #12]	; (8001724 <HAL_IncTick+0x20>)
 8001716:	6013      	str	r3, [r2, #0]
}
 8001718:	bf00      	nop
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr
 8001720:	20000058 	.word	0x20000058
 8001724:	20000460 	.word	0x20000460

08001728 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  return uwTick;
 800172c:	4b02      	ldr	r3, [pc, #8]	; (8001738 <HAL_GetTick+0x10>)
 800172e:	681b      	ldr	r3, [r3, #0]
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	20000460 	.word	0x20000460

0800173c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800173c:	b480      	push	{r7}
 800173e:	b085      	sub	sp, #20
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f003 0307 	and.w	r3, r3, #7
 800174a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800174c:	4b0c      	ldr	r3, [pc, #48]	; (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001752:	68ba      	ldr	r2, [r7, #8]
 8001754:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001758:	4013      	ands	r3, r2
 800175a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001764:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001768:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800176c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176e:	4a04      	ldr	r2, [pc, #16]	; (8001780 <__NVIC_SetPriorityGrouping+0x44>)
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	60d3      	str	r3, [r2, #12]
}
 8001774:	bf00      	nop
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001788:	4b04      	ldr	r3, [pc, #16]	; (800179c <__NVIC_GetPriorityGrouping+0x18>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	0a1b      	lsrs	r3, r3, #8
 800178e:	f003 0307 	and.w	r3, r3, #7
}
 8001792:	4618      	mov	r0, r3
 8001794:	46bd      	mov	sp, r7
 8001796:	bc80      	pop	{r7}
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	e000ed00 	.word	0xe000ed00

080017a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	db0b      	blt.n	80017ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017b2:	79fb      	ldrb	r3, [r7, #7]
 80017b4:	f003 021f 	and.w	r2, r3, #31
 80017b8:	4906      	ldr	r1, [pc, #24]	; (80017d4 <__NVIC_EnableIRQ+0x34>)
 80017ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017be:	095b      	lsrs	r3, r3, #5
 80017c0:	2001      	movs	r0, #1
 80017c2:	fa00 f202 	lsl.w	r2, r0, r2
 80017c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017ca:	bf00      	nop
 80017cc:	370c      	adds	r7, #12
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bc80      	pop	{r7}
 80017d2:	4770      	bx	lr
 80017d4:	e000e100 	.word	0xe000e100

080017d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	6039      	str	r1, [r7, #0]
 80017e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	db0a      	blt.n	8001802 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	b2da      	uxtb	r2, r3
 80017f0:	490c      	ldr	r1, [pc, #48]	; (8001824 <__NVIC_SetPriority+0x4c>)
 80017f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f6:	0112      	lsls	r2, r2, #4
 80017f8:	b2d2      	uxtb	r2, r2
 80017fa:	440b      	add	r3, r1
 80017fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001800:	e00a      	b.n	8001818 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	b2da      	uxtb	r2, r3
 8001806:	4908      	ldr	r1, [pc, #32]	; (8001828 <__NVIC_SetPriority+0x50>)
 8001808:	79fb      	ldrb	r3, [r7, #7]
 800180a:	f003 030f 	and.w	r3, r3, #15
 800180e:	3b04      	subs	r3, #4
 8001810:	0112      	lsls	r2, r2, #4
 8001812:	b2d2      	uxtb	r2, r2
 8001814:	440b      	add	r3, r1
 8001816:	761a      	strb	r2, [r3, #24]
}
 8001818:	bf00      	nop
 800181a:	370c      	adds	r7, #12
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000e100 	.word	0xe000e100
 8001828:	e000ed00 	.word	0xe000ed00

0800182c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800182c:	b480      	push	{r7}
 800182e:	b089      	sub	sp, #36	; 0x24
 8001830:	af00      	add	r7, sp, #0
 8001832:	60f8      	str	r0, [r7, #12]
 8001834:	60b9      	str	r1, [r7, #8]
 8001836:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	f003 0307 	and.w	r3, r3, #7
 800183e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	f1c3 0307 	rsb	r3, r3, #7
 8001846:	2b04      	cmp	r3, #4
 8001848:	bf28      	it	cs
 800184a:	2304      	movcs	r3, #4
 800184c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800184e:	69fb      	ldr	r3, [r7, #28]
 8001850:	3304      	adds	r3, #4
 8001852:	2b06      	cmp	r3, #6
 8001854:	d902      	bls.n	800185c <NVIC_EncodePriority+0x30>
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	3b03      	subs	r3, #3
 800185a:	e000      	b.n	800185e <NVIC_EncodePriority+0x32>
 800185c:	2300      	movs	r3, #0
 800185e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001860:	f04f 32ff 	mov.w	r2, #4294967295
 8001864:	69bb      	ldr	r3, [r7, #24]
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	43da      	mvns	r2, r3
 800186c:	68bb      	ldr	r3, [r7, #8]
 800186e:	401a      	ands	r2, r3
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001874:	f04f 31ff 	mov.w	r1, #4294967295
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	fa01 f303 	lsl.w	r3, r1, r3
 800187e:	43d9      	mvns	r1, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001884:	4313      	orrs	r3, r2
         );
}
 8001886:	4618      	mov	r0, r3
 8001888:	3724      	adds	r7, #36	; 0x24
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr

08001890 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b082      	sub	sp, #8
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	3b01      	subs	r3, #1
 800189c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018a0:	d301      	bcc.n	80018a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018a2:	2301      	movs	r3, #1
 80018a4:	e00f      	b.n	80018c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018a6:	4a0a      	ldr	r2, [pc, #40]	; (80018d0 <SysTick_Config+0x40>)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	3b01      	subs	r3, #1
 80018ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018ae:	210f      	movs	r1, #15
 80018b0:	f04f 30ff 	mov.w	r0, #4294967295
 80018b4:	f7ff ff90 	bl	80017d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b8:	4b05      	ldr	r3, [pc, #20]	; (80018d0 <SysTick_Config+0x40>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018be:	4b04      	ldr	r3, [pc, #16]	; (80018d0 <SysTick_Config+0x40>)
 80018c0:	2207      	movs	r2, #7
 80018c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	e000e010 	.word	0xe000e010

080018d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f7ff ff2d 	bl	800173c <__NVIC_SetPriorityGrouping>
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018ea:	b580      	push	{r7, lr}
 80018ec:	b086      	sub	sp, #24
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	4603      	mov	r3, r0
 80018f2:	60b9      	str	r1, [r7, #8]
 80018f4:	607a      	str	r2, [r7, #4]
 80018f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018f8:	2300      	movs	r3, #0
 80018fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018fc:	f7ff ff42 	bl	8001784 <__NVIC_GetPriorityGrouping>
 8001900:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	68b9      	ldr	r1, [r7, #8]
 8001906:	6978      	ldr	r0, [r7, #20]
 8001908:	f7ff ff90 	bl	800182c <NVIC_EncodePriority>
 800190c:	4602      	mov	r2, r0
 800190e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001912:	4611      	mov	r1, r2
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ff5f 	bl	80017d8 <__NVIC_SetPriority>
}
 800191a:	bf00      	nop
 800191c:	3718      	adds	r7, #24
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	b082      	sub	sp, #8
 8001926:	af00      	add	r7, sp, #0
 8001928:	4603      	mov	r3, r0
 800192a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800192c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001930:	4618      	mov	r0, r3
 8001932:	f7ff ff35 	bl	80017a0 <__NVIC_EnableIRQ>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b082      	sub	sp, #8
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001946:	6878      	ldr	r0, [r7, #4]
 8001948:	f7ff ffa2 	bl	8001890 <SysTick_Config>
 800194c:	4603      	mov	r3, r0
}
 800194e:	4618      	mov	r0, r3
 8001950:	3708      	adds	r7, #8
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
	...

08001958 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001958:	b480      	push	{r7}
 800195a:	b08b      	sub	sp, #44	; 0x2c
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001962:	2300      	movs	r3, #0
 8001964:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001966:	2300      	movs	r3, #0
 8001968:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800196a:	e148      	b.n	8001bfe <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800196c:	2201      	movs	r2, #1
 800196e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001970:	fa02 f303 	lsl.w	r3, r2, r3
 8001974:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	69fa      	ldr	r2, [r7, #28]
 800197c:	4013      	ands	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	429a      	cmp	r2, r3
 8001986:	f040 8137 	bne.w	8001bf8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	4aa3      	ldr	r2, [pc, #652]	; (8001c1c <HAL_GPIO_Init+0x2c4>)
 8001990:	4293      	cmp	r3, r2
 8001992:	d05e      	beq.n	8001a52 <HAL_GPIO_Init+0xfa>
 8001994:	4aa1      	ldr	r2, [pc, #644]	; (8001c1c <HAL_GPIO_Init+0x2c4>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d875      	bhi.n	8001a86 <HAL_GPIO_Init+0x12e>
 800199a:	4aa1      	ldr	r2, [pc, #644]	; (8001c20 <HAL_GPIO_Init+0x2c8>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d058      	beq.n	8001a52 <HAL_GPIO_Init+0xfa>
 80019a0:	4a9f      	ldr	r2, [pc, #636]	; (8001c20 <HAL_GPIO_Init+0x2c8>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d86f      	bhi.n	8001a86 <HAL_GPIO_Init+0x12e>
 80019a6:	4a9f      	ldr	r2, [pc, #636]	; (8001c24 <HAL_GPIO_Init+0x2cc>)
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d052      	beq.n	8001a52 <HAL_GPIO_Init+0xfa>
 80019ac:	4a9d      	ldr	r2, [pc, #628]	; (8001c24 <HAL_GPIO_Init+0x2cc>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d869      	bhi.n	8001a86 <HAL_GPIO_Init+0x12e>
 80019b2:	4a9d      	ldr	r2, [pc, #628]	; (8001c28 <HAL_GPIO_Init+0x2d0>)
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d04c      	beq.n	8001a52 <HAL_GPIO_Init+0xfa>
 80019b8:	4a9b      	ldr	r2, [pc, #620]	; (8001c28 <HAL_GPIO_Init+0x2d0>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d863      	bhi.n	8001a86 <HAL_GPIO_Init+0x12e>
 80019be:	4a9b      	ldr	r2, [pc, #620]	; (8001c2c <HAL_GPIO_Init+0x2d4>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d046      	beq.n	8001a52 <HAL_GPIO_Init+0xfa>
 80019c4:	4a99      	ldr	r2, [pc, #612]	; (8001c2c <HAL_GPIO_Init+0x2d4>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d85d      	bhi.n	8001a86 <HAL_GPIO_Init+0x12e>
 80019ca:	2b12      	cmp	r3, #18
 80019cc:	d82a      	bhi.n	8001a24 <HAL_GPIO_Init+0xcc>
 80019ce:	2b12      	cmp	r3, #18
 80019d0:	d859      	bhi.n	8001a86 <HAL_GPIO_Init+0x12e>
 80019d2:	a201      	add	r2, pc, #4	; (adr r2, 80019d8 <HAL_GPIO_Init+0x80>)
 80019d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d8:	08001a53 	.word	0x08001a53
 80019dc:	08001a2d 	.word	0x08001a2d
 80019e0:	08001a3f 	.word	0x08001a3f
 80019e4:	08001a81 	.word	0x08001a81
 80019e8:	08001a87 	.word	0x08001a87
 80019ec:	08001a87 	.word	0x08001a87
 80019f0:	08001a87 	.word	0x08001a87
 80019f4:	08001a87 	.word	0x08001a87
 80019f8:	08001a87 	.word	0x08001a87
 80019fc:	08001a87 	.word	0x08001a87
 8001a00:	08001a87 	.word	0x08001a87
 8001a04:	08001a87 	.word	0x08001a87
 8001a08:	08001a87 	.word	0x08001a87
 8001a0c:	08001a87 	.word	0x08001a87
 8001a10:	08001a87 	.word	0x08001a87
 8001a14:	08001a87 	.word	0x08001a87
 8001a18:	08001a87 	.word	0x08001a87
 8001a1c:	08001a35 	.word	0x08001a35
 8001a20:	08001a49 	.word	0x08001a49
 8001a24:	4a82      	ldr	r2, [pc, #520]	; (8001c30 <HAL_GPIO_Init+0x2d8>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d013      	beq.n	8001a52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a2a:	e02c      	b.n	8001a86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	623b      	str	r3, [r7, #32]
          break;
 8001a32:	e029      	b.n	8001a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	3304      	adds	r3, #4
 8001a3a:	623b      	str	r3, [r7, #32]
          break;
 8001a3c:	e024      	b.n	8001a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	3308      	adds	r3, #8
 8001a44:	623b      	str	r3, [r7, #32]
          break;
 8001a46:	e01f      	b.n	8001a88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	330c      	adds	r3, #12
 8001a4e:	623b      	str	r3, [r7, #32]
          break;
 8001a50:	e01a      	b.n	8001a88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	689b      	ldr	r3, [r3, #8]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d102      	bne.n	8001a60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	623b      	str	r3, [r7, #32]
          break;
 8001a5e:	e013      	b.n	8001a88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d105      	bne.n	8001a74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a68:	2308      	movs	r3, #8
 8001a6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	69fa      	ldr	r2, [r7, #28]
 8001a70:	611a      	str	r2, [r3, #16]
          break;
 8001a72:	e009      	b.n	8001a88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a74:	2308      	movs	r3, #8
 8001a76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	69fa      	ldr	r2, [r7, #28]
 8001a7c:	615a      	str	r2, [r3, #20]
          break;
 8001a7e:	e003      	b.n	8001a88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a80:	2300      	movs	r3, #0
 8001a82:	623b      	str	r3, [r7, #32]
          break;
 8001a84:	e000      	b.n	8001a88 <HAL_GPIO_Init+0x130>
          break;
 8001a86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	2bff      	cmp	r3, #255	; 0xff
 8001a8c:	d801      	bhi.n	8001a92 <HAL_GPIO_Init+0x13a>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	e001      	b.n	8001a96 <HAL_GPIO_Init+0x13e>
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	3304      	adds	r3, #4
 8001a96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a98:	69bb      	ldr	r3, [r7, #24]
 8001a9a:	2bff      	cmp	r3, #255	; 0xff
 8001a9c:	d802      	bhi.n	8001aa4 <HAL_GPIO_Init+0x14c>
 8001a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa0:	009b      	lsls	r3, r3, #2
 8001aa2:	e002      	b.n	8001aaa <HAL_GPIO_Init+0x152>
 8001aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa6:	3b08      	subs	r3, #8
 8001aa8:	009b      	lsls	r3, r3, #2
 8001aaa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	210f      	movs	r1, #15
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab8:	43db      	mvns	r3, r3
 8001aba:	401a      	ands	r2, r3
 8001abc:	6a39      	ldr	r1, [r7, #32]
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac4:	431a      	orrs	r2, r3
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	f000 8090 	beq.w	8001bf8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ad8:	4b56      	ldr	r3, [pc, #344]	; (8001c34 <HAL_GPIO_Init+0x2dc>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	4a55      	ldr	r2, [pc, #340]	; (8001c34 <HAL_GPIO_Init+0x2dc>)
 8001ade:	f043 0301 	orr.w	r3, r3, #1
 8001ae2:	6193      	str	r3, [r2, #24]
 8001ae4:	4b53      	ldr	r3, [pc, #332]	; (8001c34 <HAL_GPIO_Init+0x2dc>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001af0:	4a51      	ldr	r2, [pc, #324]	; (8001c38 <HAL_GPIO_Init+0x2e0>)
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	089b      	lsrs	r3, r3, #2
 8001af6:	3302      	adds	r3, #2
 8001af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001afc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b00:	f003 0303 	and.w	r3, r3, #3
 8001b04:	009b      	lsls	r3, r3, #2
 8001b06:	220f      	movs	r2, #15
 8001b08:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0c:	43db      	mvns	r3, r3
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	4013      	ands	r3, r2
 8001b12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a49      	ldr	r2, [pc, #292]	; (8001c3c <HAL_GPIO_Init+0x2e4>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d00d      	beq.n	8001b38 <HAL_GPIO_Init+0x1e0>
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	4a48      	ldr	r2, [pc, #288]	; (8001c40 <HAL_GPIO_Init+0x2e8>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d007      	beq.n	8001b34 <HAL_GPIO_Init+0x1dc>
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	4a47      	ldr	r2, [pc, #284]	; (8001c44 <HAL_GPIO_Init+0x2ec>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d101      	bne.n	8001b30 <HAL_GPIO_Init+0x1d8>
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	e004      	b.n	8001b3a <HAL_GPIO_Init+0x1e2>
 8001b30:	2303      	movs	r3, #3
 8001b32:	e002      	b.n	8001b3a <HAL_GPIO_Init+0x1e2>
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <HAL_GPIO_Init+0x1e2>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b3c:	f002 0203 	and.w	r2, r2, #3
 8001b40:	0092      	lsls	r2, r2, #2
 8001b42:	4093      	lsls	r3, r2
 8001b44:	68fa      	ldr	r2, [r7, #12]
 8001b46:	4313      	orrs	r3, r2
 8001b48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b4a:	493b      	ldr	r1, [pc, #236]	; (8001c38 <HAL_GPIO_Init+0x2e0>)
 8001b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4e:	089b      	lsrs	r3, r3, #2
 8001b50:	3302      	adds	r3, #2
 8001b52:	68fa      	ldr	r2, [r7, #12]
 8001b54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d006      	beq.n	8001b72 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b64:	4b38      	ldr	r3, [pc, #224]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	4937      	ldr	r1, [pc, #220]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001b6a:	69bb      	ldr	r3, [r7, #24]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	600b      	str	r3, [r1, #0]
 8001b70:	e006      	b.n	8001b80 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b72:	4b35      	ldr	r3, [pc, #212]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	43db      	mvns	r3, r3
 8001b7a:	4933      	ldr	r1, [pc, #204]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d006      	beq.n	8001b9a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001b8c:	4b2e      	ldr	r3, [pc, #184]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	492d      	ldr	r1, [pc, #180]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001b92:	69bb      	ldr	r3, [r7, #24]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	604b      	str	r3, [r1, #4]
 8001b98:	e006      	b.n	8001ba8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b9a:	4b2b      	ldr	r3, [pc, #172]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	4929      	ldr	r1, [pc, #164]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d006      	beq.n	8001bc2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bb4:	4b24      	ldr	r3, [pc, #144]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001bb6:	689a      	ldr	r2, [r3, #8]
 8001bb8:	4923      	ldr	r1, [pc, #140]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001bba:	69bb      	ldr	r3, [r7, #24]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	608b      	str	r3, [r1, #8]
 8001bc0:	e006      	b.n	8001bd0 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bc2:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	491f      	ldr	r1, [pc, #124]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001bcc:	4013      	ands	r3, r2
 8001bce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d006      	beq.n	8001bea <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bdc:	4b1a      	ldr	r3, [pc, #104]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001bde:	68da      	ldr	r2, [r3, #12]
 8001be0:	4919      	ldr	r1, [pc, #100]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001be2:	69bb      	ldr	r3, [r7, #24]
 8001be4:	4313      	orrs	r3, r2
 8001be6:	60cb      	str	r3, [r1, #12]
 8001be8:	e006      	b.n	8001bf8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bea:	4b17      	ldr	r3, [pc, #92]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001bec:	68da      	ldr	r2, [r3, #12]
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	43db      	mvns	r3, r3
 8001bf2:	4915      	ldr	r1, [pc, #84]	; (8001c48 <HAL_GPIO_Init+0x2f0>)
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	681a      	ldr	r2, [r3, #0]
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	fa22 f303 	lsr.w	r3, r2, r3
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f47f aeaf 	bne.w	800196c <HAL_GPIO_Init+0x14>
  }
}
 8001c0e:	bf00      	nop
 8001c10:	bf00      	nop
 8001c12:	372c      	adds	r7, #44	; 0x2c
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bc80      	pop	{r7}
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	10320000 	.word	0x10320000
 8001c20:	10310000 	.word	0x10310000
 8001c24:	10220000 	.word	0x10220000
 8001c28:	10210000 	.word	0x10210000
 8001c2c:	10120000 	.word	0x10120000
 8001c30:	10110000 	.word	0x10110000
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40010000 	.word	0x40010000
 8001c3c:	40010800 	.word	0x40010800
 8001c40:	40010c00 	.word	0x40010c00
 8001c44:	40011000 	.word	0x40011000
 8001c48:	40010400 	.word	0x40010400

08001c4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	460b      	mov	r3, r1
 8001c56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	887b      	ldrh	r3, [r7, #2]
 8001c5e:	4013      	ands	r3, r2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d002      	beq.n	8001c6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
 8001c68:	e001      	b.n	8001c6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3714      	adds	r7, #20
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bc80      	pop	{r7}
 8001c78:	4770      	bx	lr

08001c7a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b083      	sub	sp, #12
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
 8001c82:	460b      	mov	r3, r1
 8001c84:	807b      	strh	r3, [r7, #2]
 8001c86:	4613      	mov	r3, r2
 8001c88:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c8a:	787b      	ldrb	r3, [r7, #1]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d003      	beq.n	8001c98 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c90:	887a      	ldrh	r2, [r7, #2]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c96:	e003      	b.n	8001ca0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c98:	887b      	ldrh	r3, [r7, #2]
 8001c9a:	041a      	lsls	r2, r3, #16
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	611a      	str	r2, [r3, #16]
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr

08001caa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b085      	sub	sp, #20
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	68db      	ldr	r3, [r3, #12]
 8001cba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cbc:	887a      	ldrh	r2, [r7, #2]
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	041a      	lsls	r2, r3, #16
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	43d9      	mvns	r1, r3
 8001cc8:	887b      	ldrh	r3, [r7, #2]
 8001cca:	400b      	ands	r3, r1
 8001ccc:	431a      	orrs	r2, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	611a      	str	r2, [r3, #16]
}
 8001cd2:	bf00      	nop
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr

08001cdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d101      	bne.n	8001cee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e26c      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	f000 8087 	beq.w	8001e0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cfc:	4b92      	ldr	r3, [pc, #584]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001cfe:	685b      	ldr	r3, [r3, #4]
 8001d00:	f003 030c 	and.w	r3, r3, #12
 8001d04:	2b04      	cmp	r3, #4
 8001d06:	d00c      	beq.n	8001d22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d08:	4b8f      	ldr	r3, [pc, #572]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f003 030c 	and.w	r3, r3, #12
 8001d10:	2b08      	cmp	r3, #8
 8001d12:	d112      	bne.n	8001d3a <HAL_RCC_OscConfig+0x5e>
 8001d14:	4b8c      	ldr	r3, [pc, #560]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d20:	d10b      	bne.n	8001d3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d22:	4b89      	ldr	r3, [pc, #548]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d06c      	beq.n	8001e08 <HAL_RCC_OscConfig+0x12c>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d168      	bne.n	8001e08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e246      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d42:	d106      	bne.n	8001d52 <HAL_RCC_OscConfig+0x76>
 8001d44:	4b80      	ldr	r3, [pc, #512]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a7f      	ldr	r2, [pc, #508]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d4e:	6013      	str	r3, [r2, #0]
 8001d50:	e02e      	b.n	8001db0 <HAL_RCC_OscConfig+0xd4>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d10c      	bne.n	8001d74 <HAL_RCC_OscConfig+0x98>
 8001d5a:	4b7b      	ldr	r3, [pc, #492]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a7a      	ldr	r2, [pc, #488]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d64:	6013      	str	r3, [r2, #0]
 8001d66:	4b78      	ldr	r3, [pc, #480]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a77      	ldr	r2, [pc, #476]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d70:	6013      	str	r3, [r2, #0]
 8001d72:	e01d      	b.n	8001db0 <HAL_RCC_OscConfig+0xd4>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d7c:	d10c      	bne.n	8001d98 <HAL_RCC_OscConfig+0xbc>
 8001d7e:	4b72      	ldr	r3, [pc, #456]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a71      	ldr	r2, [pc, #452]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	4b6f      	ldr	r3, [pc, #444]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a6e      	ldr	r2, [pc, #440]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	e00b      	b.n	8001db0 <HAL_RCC_OscConfig+0xd4>
 8001d98:	4b6b      	ldr	r3, [pc, #428]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a6a      	ldr	r2, [pc, #424]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001d9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001da2:	6013      	str	r3, [r2, #0]
 8001da4:	4b68      	ldr	r3, [pc, #416]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a67      	ldr	r2, [pc, #412]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001daa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d013      	beq.n	8001de0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db8:	f7ff fcb6 	bl	8001728 <HAL_GetTick>
 8001dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dbe:	e008      	b.n	8001dd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dc0:	f7ff fcb2 	bl	8001728 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	693b      	ldr	r3, [r7, #16]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	2b64      	cmp	r3, #100	; 0x64
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e1fa      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd2:	4b5d      	ldr	r3, [pc, #372]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d0f0      	beq.n	8001dc0 <HAL_RCC_OscConfig+0xe4>
 8001dde:	e014      	b.n	8001e0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de0:	f7ff fca2 	bl	8001728 <HAL_GetTick>
 8001de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de6:	e008      	b.n	8001dfa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de8:	f7ff fc9e 	bl	8001728 <HAL_GetTick>
 8001dec:	4602      	mov	r2, r0
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	1ad3      	subs	r3, r2, r3
 8001df2:	2b64      	cmp	r3, #100	; 0x64
 8001df4:	d901      	bls.n	8001dfa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001df6:	2303      	movs	r3, #3
 8001df8:	e1e6      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dfa:	4b53      	ldr	r3, [pc, #332]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d1f0      	bne.n	8001de8 <HAL_RCC_OscConfig+0x10c>
 8001e06:	e000      	b.n	8001e0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f003 0302 	and.w	r3, r3, #2
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d063      	beq.n	8001ede <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e16:	4b4c      	ldr	r3, [pc, #304]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	f003 030c 	and.w	r3, r3, #12
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00b      	beq.n	8001e3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e22:	4b49      	ldr	r3, [pc, #292]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 030c 	and.w	r3, r3, #12
 8001e2a:	2b08      	cmp	r3, #8
 8001e2c:	d11c      	bne.n	8001e68 <HAL_RCC_OscConfig+0x18c>
 8001e2e:	4b46      	ldr	r3, [pc, #280]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d116      	bne.n	8001e68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e3a:	4b43      	ldr	r3, [pc, #268]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d005      	beq.n	8001e52 <HAL_RCC_OscConfig+0x176>
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	691b      	ldr	r3, [r3, #16]
 8001e4a:	2b01      	cmp	r3, #1
 8001e4c:	d001      	beq.n	8001e52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e1ba      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e52:	4b3d      	ldr	r3, [pc, #244]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	4939      	ldr	r1, [pc, #228]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	4313      	orrs	r3, r2
 8001e64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e66:	e03a      	b.n	8001ede <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	691b      	ldr	r3, [r3, #16]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d020      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e70:	4b36      	ldr	r3, [pc, #216]	; (8001f4c <HAL_RCC_OscConfig+0x270>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e76:	f7ff fc57 	bl	8001728 <HAL_GetTick>
 8001e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7e:	f7ff fc53 	bl	8001728 <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e19b      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e90:	4b2d      	ldr	r3, [pc, #180]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f003 0302 	and.w	r3, r3, #2
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	695b      	ldr	r3, [r3, #20]
 8001ea8:	00db      	lsls	r3, r3, #3
 8001eaa:	4927      	ldr	r1, [pc, #156]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]
 8001eb0:	e015      	b.n	8001ede <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eb2:	4b26      	ldr	r3, [pc, #152]	; (8001f4c <HAL_RCC_OscConfig+0x270>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb8:	f7ff fc36 	bl	8001728 <HAL_GetTick>
 8001ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ebe:	e008      	b.n	8001ed2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ec0:	f7ff fc32 	bl	8001728 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	1ad3      	subs	r3, r2, r3
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d901      	bls.n	8001ed2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ece:	2303      	movs	r3, #3
 8001ed0:	e17a      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ed2:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0302 	and.w	r3, r3, #2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d1f0      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0308 	and.w	r3, r3, #8
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d03a      	beq.n	8001f60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d019      	beq.n	8001f26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ef2:	4b17      	ldr	r3, [pc, #92]	; (8001f50 <HAL_RCC_OscConfig+0x274>)
 8001ef4:	2201      	movs	r2, #1
 8001ef6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef8:	f7ff fc16 	bl	8001728 <HAL_GetTick>
 8001efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001efe:	e008      	b.n	8001f12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f00:	f7ff fc12 	bl	8001728 <HAL_GetTick>
 8001f04:	4602      	mov	r2, r0
 8001f06:	693b      	ldr	r3, [r7, #16]
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	d901      	bls.n	8001f12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e15a      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f12:	4b0d      	ldr	r3, [pc, #52]	; (8001f48 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d0f0      	beq.n	8001f00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f1e:	2001      	movs	r0, #1
 8001f20:	f000 faa6 	bl	8002470 <RCC_Delay>
 8001f24:	e01c      	b.n	8001f60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f26:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <HAL_RCC_OscConfig+0x274>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f2c:	f7ff fbfc 	bl	8001728 <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f32:	e00f      	b.n	8001f54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f34:	f7ff fbf8 	bl	8001728 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d908      	bls.n	8001f54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e140      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	42420000 	.word	0x42420000
 8001f50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f54:	4b9e      	ldr	r3, [pc, #632]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f58:	f003 0302 	and.w	r3, r3, #2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d1e9      	bne.n	8001f34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f003 0304 	and.w	r3, r3, #4
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 80a6 	beq.w	80020ba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f72:	4b97      	ldr	r3, [pc, #604]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001f74:	69db      	ldr	r3, [r3, #28]
 8001f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10d      	bne.n	8001f9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7e:	4b94      	ldr	r3, [pc, #592]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001f80:	69db      	ldr	r3, [r3, #28]
 8001f82:	4a93      	ldr	r2, [pc, #588]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001f84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f88:	61d3      	str	r3, [r2, #28]
 8001f8a:	4b91      	ldr	r3, [pc, #580]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f92:	60bb      	str	r3, [r7, #8]
 8001f94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f96:	2301      	movs	r3, #1
 8001f98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9a:	4b8e      	ldr	r3, [pc, #568]	; (80021d4 <HAL_RCC_OscConfig+0x4f8>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d118      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fa6:	4b8b      	ldr	r3, [pc, #556]	; (80021d4 <HAL_RCC_OscConfig+0x4f8>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a8a      	ldr	r2, [pc, #552]	; (80021d4 <HAL_RCC_OscConfig+0x4f8>)
 8001fac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fb2:	f7ff fbb9 	bl	8001728 <HAL_GetTick>
 8001fb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb8:	e008      	b.n	8001fcc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fba:	f7ff fbb5 	bl	8001728 <HAL_GetTick>
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	693b      	ldr	r3, [r7, #16]
 8001fc2:	1ad3      	subs	r3, r2, r3
 8001fc4:	2b64      	cmp	r3, #100	; 0x64
 8001fc6:	d901      	bls.n	8001fcc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fc8:	2303      	movs	r3, #3
 8001fca:	e0fd      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fcc:	4b81      	ldr	r3, [pc, #516]	; (80021d4 <HAL_RCC_OscConfig+0x4f8>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d0f0      	beq.n	8001fba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	68db      	ldr	r3, [r3, #12]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d106      	bne.n	8001fee <HAL_RCC_OscConfig+0x312>
 8001fe0:	4b7b      	ldr	r3, [pc, #492]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	4a7a      	ldr	r2, [pc, #488]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001fe6:	f043 0301 	orr.w	r3, r3, #1
 8001fea:	6213      	str	r3, [r2, #32]
 8001fec:	e02d      	b.n	800204a <HAL_RCC_OscConfig+0x36e>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	68db      	ldr	r3, [r3, #12]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d10c      	bne.n	8002010 <HAL_RCC_OscConfig+0x334>
 8001ff6:	4b76      	ldr	r3, [pc, #472]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	4a75      	ldr	r2, [pc, #468]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8001ffc:	f023 0301 	bic.w	r3, r3, #1
 8002000:	6213      	str	r3, [r2, #32]
 8002002:	4b73      	ldr	r3, [pc, #460]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	4a72      	ldr	r2, [pc, #456]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002008:	f023 0304 	bic.w	r3, r3, #4
 800200c:	6213      	str	r3, [r2, #32]
 800200e:	e01c      	b.n	800204a <HAL_RCC_OscConfig+0x36e>
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	2b05      	cmp	r3, #5
 8002016:	d10c      	bne.n	8002032 <HAL_RCC_OscConfig+0x356>
 8002018:	4b6d      	ldr	r3, [pc, #436]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 800201a:	6a1b      	ldr	r3, [r3, #32]
 800201c:	4a6c      	ldr	r2, [pc, #432]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 800201e:	f043 0304 	orr.w	r3, r3, #4
 8002022:	6213      	str	r3, [r2, #32]
 8002024:	4b6a      	ldr	r3, [pc, #424]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002026:	6a1b      	ldr	r3, [r3, #32]
 8002028:	4a69      	ldr	r2, [pc, #420]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 800202a:	f043 0301 	orr.w	r3, r3, #1
 800202e:	6213      	str	r3, [r2, #32]
 8002030:	e00b      	b.n	800204a <HAL_RCC_OscConfig+0x36e>
 8002032:	4b67      	ldr	r3, [pc, #412]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002034:	6a1b      	ldr	r3, [r3, #32]
 8002036:	4a66      	ldr	r2, [pc, #408]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002038:	f023 0301 	bic.w	r3, r3, #1
 800203c:	6213      	str	r3, [r2, #32]
 800203e:	4b64      	ldr	r3, [pc, #400]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002040:	6a1b      	ldr	r3, [r3, #32]
 8002042:	4a63      	ldr	r2, [pc, #396]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002044:	f023 0304 	bic.w	r3, r3, #4
 8002048:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d015      	beq.n	800207e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002052:	f7ff fb69 	bl	8001728 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002058:	e00a      	b.n	8002070 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800205a:	f7ff fb65 	bl	8001728 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	f241 3288 	movw	r2, #5000	; 0x1388
 8002068:	4293      	cmp	r3, r2
 800206a:	d901      	bls.n	8002070 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e0ab      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002070:	4b57      	ldr	r3, [pc, #348]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	f003 0302 	and.w	r3, r3, #2
 8002078:	2b00      	cmp	r3, #0
 800207a:	d0ee      	beq.n	800205a <HAL_RCC_OscConfig+0x37e>
 800207c:	e014      	b.n	80020a8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207e:	f7ff fb53 	bl	8001728 <HAL_GetTick>
 8002082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002084:	e00a      	b.n	800209c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002086:	f7ff fb4f 	bl	8001728 <HAL_GetTick>
 800208a:	4602      	mov	r2, r0
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	1ad3      	subs	r3, r2, r3
 8002090:	f241 3288 	movw	r2, #5000	; 0x1388
 8002094:	4293      	cmp	r3, r2
 8002096:	d901      	bls.n	800209c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	e095      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800209c:	4b4c      	ldr	r3, [pc, #304]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 800209e:	6a1b      	ldr	r3, [r3, #32]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d1ee      	bne.n	8002086 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020a8:	7dfb      	ldrb	r3, [r7, #23]
 80020aa:	2b01      	cmp	r3, #1
 80020ac:	d105      	bne.n	80020ba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ae:	4b48      	ldr	r3, [pc, #288]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 80020b0:	69db      	ldr	r3, [r3, #28]
 80020b2:	4a47      	ldr	r2, [pc, #284]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 80020b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020b8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	f000 8081 	beq.w	80021c6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020c4:	4b42      	ldr	r3, [pc, #264]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f003 030c 	and.w	r3, r3, #12
 80020cc:	2b08      	cmp	r3, #8
 80020ce:	d061      	beq.n	8002194 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d146      	bne.n	8002166 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d8:	4b3f      	ldr	r3, [pc, #252]	; (80021d8 <HAL_RCC_OscConfig+0x4fc>)
 80020da:	2200      	movs	r2, #0
 80020dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020de:	f7ff fb23 	bl	8001728 <HAL_GetTick>
 80020e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e4:	e008      	b.n	80020f8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e6:	f7ff fb1f 	bl	8001728 <HAL_GetTick>
 80020ea:	4602      	mov	r2, r0
 80020ec:	693b      	ldr	r3, [r7, #16]
 80020ee:	1ad3      	subs	r3, r2, r3
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d901      	bls.n	80020f8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020f4:	2303      	movs	r3, #3
 80020f6:	e067      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f8:	4b35      	ldr	r3, [pc, #212]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1f0      	bne.n	80020e6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6a1b      	ldr	r3, [r3, #32]
 8002108:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800210c:	d108      	bne.n	8002120 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800210e:	4b30      	ldr	r3, [pc, #192]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	492d      	ldr	r1, [pc, #180]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 800211c:	4313      	orrs	r3, r2
 800211e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002120:	4b2b      	ldr	r3, [pc, #172]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a19      	ldr	r1, [r3, #32]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002130:	430b      	orrs	r3, r1
 8002132:	4927      	ldr	r1, [pc, #156]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002134:	4313      	orrs	r3, r2
 8002136:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002138:	4b27      	ldr	r3, [pc, #156]	; (80021d8 <HAL_RCC_OscConfig+0x4fc>)
 800213a:	2201      	movs	r2, #1
 800213c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213e:	f7ff faf3 	bl	8001728 <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002144:	e008      	b.n	8002158 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002146:	f7ff faef 	bl	8001728 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b02      	cmp	r3, #2
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e037      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002158:	4b1d      	ldr	r3, [pc, #116]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0f0      	beq.n	8002146 <HAL_RCC_OscConfig+0x46a>
 8002164:	e02f      	b.n	80021c6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002166:	4b1c      	ldr	r3, [pc, #112]	; (80021d8 <HAL_RCC_OscConfig+0x4fc>)
 8002168:	2200      	movs	r2, #0
 800216a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216c:	f7ff fadc 	bl	8001728 <HAL_GetTick>
 8002170:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002172:	e008      	b.n	8002186 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002174:	f7ff fad8 	bl	8001728 <HAL_GetTick>
 8002178:	4602      	mov	r2, r0
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	2b02      	cmp	r3, #2
 8002180:	d901      	bls.n	8002186 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002182:	2303      	movs	r3, #3
 8002184:	e020      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002186:	4b12      	ldr	r3, [pc, #72]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1f0      	bne.n	8002174 <HAL_RCC_OscConfig+0x498>
 8002192:	e018      	b.n	80021c6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d101      	bne.n	80021a0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e013      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021a0:	4b0b      	ldr	r3, [pc, #44]	; (80021d0 <HAL_RCC_OscConfig+0x4f4>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6a1b      	ldr	r3, [r3, #32]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d106      	bne.n	80021c2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021be:	429a      	cmp	r2, r3
 80021c0:	d001      	beq.n	80021c6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e000      	b.n	80021c8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80021c6:	2300      	movs	r3, #0
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	3718      	adds	r7, #24
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	40021000 	.word	0x40021000
 80021d4:	40007000 	.word	0x40007000
 80021d8:	42420060 	.word	0x42420060

080021dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
 80021e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d101      	bne.n	80021f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	e0d0      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021f0:	4b6a      	ldr	r3, [pc, #424]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	683a      	ldr	r2, [r7, #0]
 80021fa:	429a      	cmp	r2, r3
 80021fc:	d910      	bls.n	8002220 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fe:	4b67      	ldr	r3, [pc, #412]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f023 0207 	bic.w	r2, r3, #7
 8002206:	4965      	ldr	r1, [pc, #404]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	4313      	orrs	r3, r2
 800220c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220e:	4b63      	ldr	r3, [pc, #396]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0307 	and.w	r3, r3, #7
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	429a      	cmp	r2, r3
 800221a:	d001      	beq.n	8002220 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0b8      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0302 	and.w	r3, r3, #2
 8002228:	2b00      	cmp	r3, #0
 800222a:	d020      	beq.n	800226e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0304 	and.w	r3, r3, #4
 8002234:	2b00      	cmp	r3, #0
 8002236:	d005      	beq.n	8002244 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002238:	4b59      	ldr	r3, [pc, #356]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	685b      	ldr	r3, [r3, #4]
 800223c:	4a58      	ldr	r2, [pc, #352]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800223e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002242:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f003 0308 	and.w	r3, r3, #8
 800224c:	2b00      	cmp	r3, #0
 800224e:	d005      	beq.n	800225c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002250:	4b53      	ldr	r3, [pc, #332]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	4a52      	ldr	r2, [pc, #328]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002256:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800225a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800225c:	4b50      	ldr	r3, [pc, #320]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	494d      	ldr	r1, [pc, #308]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800226a:	4313      	orrs	r3, r2
 800226c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	d040      	beq.n	80022fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d107      	bne.n	8002292 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002282:	4b47      	ldr	r3, [pc, #284]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d115      	bne.n	80022ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e07f      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	685b      	ldr	r3, [r3, #4]
 8002296:	2b02      	cmp	r3, #2
 8002298:	d107      	bne.n	80022aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800229a:	4b41      	ldr	r3, [pc, #260]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d109      	bne.n	80022ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e073      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022aa:	4b3d      	ldr	r3, [pc, #244]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f003 0302 	and.w	r3, r3, #2
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e06b      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ba:	4b39      	ldr	r3, [pc, #228]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f023 0203 	bic.w	r2, r3, #3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	4936      	ldr	r1, [pc, #216]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022cc:	f7ff fa2c 	bl	8001728 <HAL_GetTick>
 80022d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022d2:	e00a      	b.n	80022ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d4:	f7ff fa28 	bl	8001728 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	f241 3288 	movw	r2, #5000	; 0x1388
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d901      	bls.n	80022ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e053      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ea:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f003 020c 	and.w	r2, r3, #12
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d1eb      	bne.n	80022d4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022fc:	4b27      	ldr	r3, [pc, #156]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	429a      	cmp	r2, r3
 8002308:	d210      	bcs.n	800232c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800230a:	4b24      	ldr	r3, [pc, #144]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f023 0207 	bic.w	r2, r3, #7
 8002312:	4922      	ldr	r1, [pc, #136]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	4313      	orrs	r3, r2
 8002318:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800231a:	4b20      	ldr	r3, [pc, #128]	; (800239c <HAL_RCC_ClockConfig+0x1c0>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0307 	and.w	r3, r3, #7
 8002322:	683a      	ldr	r2, [r7, #0]
 8002324:	429a      	cmp	r2, r3
 8002326:	d001      	beq.n	800232c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e032      	b.n	8002392 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b00      	cmp	r3, #0
 8002336:	d008      	beq.n	800234a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002338:	4b19      	ldr	r3, [pc, #100]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	68db      	ldr	r3, [r3, #12]
 8002344:	4916      	ldr	r1, [pc, #88]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002346:	4313      	orrs	r3, r2
 8002348:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0308 	and.w	r3, r3, #8
 8002352:	2b00      	cmp	r3, #0
 8002354:	d009      	beq.n	800236a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002356:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	691b      	ldr	r3, [r3, #16]
 8002362:	00db      	lsls	r3, r3, #3
 8002364:	490e      	ldr	r1, [pc, #56]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002366:	4313      	orrs	r3, r2
 8002368:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800236a:	f000 f821 	bl	80023b0 <HAL_RCC_GetSysClockFreq>
 800236e:	4602      	mov	r2, r0
 8002370:	4b0b      	ldr	r3, [pc, #44]	; (80023a0 <HAL_RCC_ClockConfig+0x1c4>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	091b      	lsrs	r3, r3, #4
 8002376:	f003 030f 	and.w	r3, r3, #15
 800237a:	490a      	ldr	r1, [pc, #40]	; (80023a4 <HAL_RCC_ClockConfig+0x1c8>)
 800237c:	5ccb      	ldrb	r3, [r1, r3]
 800237e:	fa22 f303 	lsr.w	r3, r2, r3
 8002382:	4a09      	ldr	r2, [pc, #36]	; (80023a8 <HAL_RCC_ClockConfig+0x1cc>)
 8002384:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002386:	4b09      	ldr	r3, [pc, #36]	; (80023ac <HAL_RCC_ClockConfig+0x1d0>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff f98a 	bl	80016a4 <HAL_InitTick>

  return HAL_OK;
 8002390:	2300      	movs	r3, #0
}
 8002392:	4618      	mov	r0, r3
 8002394:	3710      	adds	r7, #16
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40022000 	.word	0x40022000
 80023a0:	40021000 	.word	0x40021000
 80023a4:	08002cf4 	.word	0x08002cf4
 80023a8:	20000038 	.word	0x20000038
 80023ac:	20000054 	.word	0x20000054

080023b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023b0:	b490      	push	{r4, r7}
 80023b2:	b08a      	sub	sp, #40	; 0x28
 80023b4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80023b6:	4b2a      	ldr	r3, [pc, #168]	; (8002460 <HAL_RCC_GetSysClockFreq+0xb0>)
 80023b8:	1d3c      	adds	r4, r7, #4
 80023ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80023bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80023c0:	f240 2301 	movw	r3, #513	; 0x201
 80023c4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023c6:	2300      	movs	r3, #0
 80023c8:	61fb      	str	r3, [r7, #28]
 80023ca:	2300      	movs	r3, #0
 80023cc:	61bb      	str	r3, [r7, #24]
 80023ce:	2300      	movs	r3, #0
 80023d0:	627b      	str	r3, [r7, #36]	; 0x24
 80023d2:	2300      	movs	r3, #0
 80023d4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80023d6:	2300      	movs	r3, #0
 80023d8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023da:	4b22      	ldr	r3, [pc, #136]	; (8002464 <HAL_RCC_GetSysClockFreq+0xb4>)
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	f003 030c 	and.w	r3, r3, #12
 80023e6:	2b04      	cmp	r3, #4
 80023e8:	d002      	beq.n	80023f0 <HAL_RCC_GetSysClockFreq+0x40>
 80023ea:	2b08      	cmp	r3, #8
 80023ec:	d003      	beq.n	80023f6 <HAL_RCC_GetSysClockFreq+0x46>
 80023ee:	e02d      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023f0:	4b1d      	ldr	r3, [pc, #116]	; (8002468 <HAL_RCC_GetSysClockFreq+0xb8>)
 80023f2:	623b      	str	r3, [r7, #32]
      break;
 80023f4:	e02d      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	0c9b      	lsrs	r3, r3, #18
 80023fa:	f003 030f 	and.w	r3, r3, #15
 80023fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002402:	4413      	add	r3, r2
 8002404:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002408:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d013      	beq.n	800243c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002414:	4b13      	ldr	r3, [pc, #76]	; (8002464 <HAL_RCC_GetSysClockFreq+0xb4>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	0c5b      	lsrs	r3, r3, #17
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002422:	4413      	add	r3, r2
 8002424:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002428:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	4a0e      	ldr	r2, [pc, #56]	; (8002468 <HAL_RCC_GetSysClockFreq+0xb8>)
 800242e:	fb02 f203 	mul.w	r2, r2, r3
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	fbb2 f3f3 	udiv	r3, r2, r3
 8002438:	627b      	str	r3, [r7, #36]	; 0x24
 800243a:	e004      	b.n	8002446 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	4a0b      	ldr	r2, [pc, #44]	; (800246c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002440:	fb02 f303 	mul.w	r3, r2, r3
 8002444:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002448:	623b      	str	r3, [r7, #32]
      break;
 800244a:	e002      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800244c:	4b06      	ldr	r3, [pc, #24]	; (8002468 <HAL_RCC_GetSysClockFreq+0xb8>)
 800244e:	623b      	str	r3, [r7, #32]
      break;
 8002450:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002452:	6a3b      	ldr	r3, [r7, #32]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3728      	adds	r7, #40	; 0x28
 8002458:	46bd      	mov	sp, r7
 800245a:	bc90      	pop	{r4, r7}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	08002ce4 	.word	0x08002ce4
 8002464:	40021000 	.word	0x40021000
 8002468:	007a1200 	.word	0x007a1200
 800246c:	003d0900 	.word	0x003d0900

08002470 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002470:	b480      	push	{r7}
 8002472:	b085      	sub	sp, #20
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002478:	4b0a      	ldr	r3, [pc, #40]	; (80024a4 <RCC_Delay+0x34>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a0a      	ldr	r2, [pc, #40]	; (80024a8 <RCC_Delay+0x38>)
 800247e:	fba2 2303 	umull	r2, r3, r2, r3
 8002482:	0a5b      	lsrs	r3, r3, #9
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	fb02 f303 	mul.w	r3, r2, r3
 800248a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800248c:	bf00      	nop
  }
  while (Delay --);
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	1e5a      	subs	r2, r3, #1
 8002492:	60fa      	str	r2, [r7, #12]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d1f9      	bne.n	800248c <RCC_Delay+0x1c>
}
 8002498:	bf00      	nop
 800249a:	bf00      	nop
 800249c:	3714      	adds	r7, #20
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr
 80024a4:	20000038 	.word	0x20000038
 80024a8:	10624dd3 	.word	0x10624dd3

080024ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d101      	bne.n	80024be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024ba:	2301      	movs	r3, #1
 80024bc:	e041      	b.n	8002542 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d106      	bne.n	80024d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	2200      	movs	r2, #0
 80024ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7fe fe00 	bl	80010d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	2202      	movs	r2, #2
 80024dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	3304      	adds	r3, #4
 80024e8:	4619      	mov	r1, r3
 80024ea:	4610      	mov	r0, r2
 80024ec:	f000 fa6a 	bl	80029c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3708      	adds	r7, #8
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
	...

0800254c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b01      	cmp	r3, #1
 800255e:	d001      	beq.n	8002564 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002560:	2301      	movs	r3, #1
 8002562:	e035      	b.n	80025d0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2202      	movs	r2, #2
 8002568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f042 0201 	orr.w	r2, r2, #1
 800257a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a16      	ldr	r2, [pc, #88]	; (80025dc <HAL_TIM_Base_Start_IT+0x90>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d009      	beq.n	800259a <HAL_TIM_Base_Start_IT+0x4e>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800258e:	d004      	beq.n	800259a <HAL_TIM_Base_Start_IT+0x4e>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a12      	ldr	r2, [pc, #72]	; (80025e0 <HAL_TIM_Base_Start_IT+0x94>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d111      	bne.n	80025be <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f003 0307 	and.w	r3, r3, #7
 80025a4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2b06      	cmp	r3, #6
 80025aa:	d010      	beq.n	80025ce <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f042 0201 	orr.w	r2, r2, #1
 80025ba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025bc:	e007      	b.n	80025ce <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f042 0201 	orr.w	r2, r2, #1
 80025cc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3714      	adds	r7, #20
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bc80      	pop	{r7}
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	40012c00 	.word	0x40012c00
 80025e0:	40000400 	.word	0x40000400

080025e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	691b      	ldr	r3, [r3, #16]
 80025f2:	f003 0302 	and.w	r3, r3, #2
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d122      	bne.n	8002640 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b02      	cmp	r3, #2
 8002606:	d11b      	bne.n	8002640 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f06f 0202 	mvn.w	r2, #2
 8002610:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	f003 0303 	and.w	r3, r3, #3
 8002622:	2b00      	cmp	r3, #0
 8002624:	d003      	beq.n	800262e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f000 f9b1 	bl	800298e <HAL_TIM_IC_CaptureCallback>
 800262c:	e005      	b.n	800263a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800262e:	6878      	ldr	r0, [r7, #4]
 8002630:	f000 f9a4 	bl	800297c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	f000 f9b3 	bl	80029a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	f003 0304 	and.w	r3, r3, #4
 800264a:	2b04      	cmp	r3, #4
 800264c:	d122      	bne.n	8002694 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	f003 0304 	and.w	r3, r3, #4
 8002658:	2b04      	cmp	r3, #4
 800265a:	d11b      	bne.n	8002694 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f06f 0204 	mvn.w	r2, #4
 8002664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2202      	movs	r2, #2
 800266a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f987 	bl	800298e <HAL_TIM_IC_CaptureCallback>
 8002680:	e005      	b.n	800268e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	f000 f97a 	bl	800297c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	f000 f989 	bl	80029a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	691b      	ldr	r3, [r3, #16]
 800269a:	f003 0308 	and.w	r3, r3, #8
 800269e:	2b08      	cmp	r3, #8
 80026a0:	d122      	bne.n	80026e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	f003 0308 	and.w	r3, r3, #8
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	d11b      	bne.n	80026e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f06f 0208 	mvn.w	r2, #8
 80026b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2204      	movs	r2, #4
 80026be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	f003 0303 	and.w	r3, r3, #3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d003      	beq.n	80026d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026ce:	6878      	ldr	r0, [r7, #4]
 80026d0:	f000 f95d 	bl	800298e <HAL_TIM_IC_CaptureCallback>
 80026d4:	e005      	b.n	80026e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 f950 	bl	800297c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f000 f95f 	bl	80029a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	691b      	ldr	r3, [r3, #16]
 80026ee:	f003 0310 	and.w	r3, r3, #16
 80026f2:	2b10      	cmp	r3, #16
 80026f4:	d122      	bne.n	800273c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68db      	ldr	r3, [r3, #12]
 80026fc:	f003 0310 	and.w	r3, r3, #16
 8002700:	2b10      	cmp	r3, #16
 8002702:	d11b      	bne.n	800273c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f06f 0210 	mvn.w	r2, #16
 800270c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2208      	movs	r2, #8
 8002712:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	69db      	ldr	r3, [r3, #28]
 800271a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800271e:	2b00      	cmp	r3, #0
 8002720:	d003      	beq.n	800272a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f000 f933 	bl	800298e <HAL_TIM_IC_CaptureCallback>
 8002728:	e005      	b.n	8002736 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 f926 	bl	800297c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f000 f935 	bl	80029a0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2200      	movs	r2, #0
 800273a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b01      	cmp	r3, #1
 8002748:	d10e      	bne.n	8002768 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	68db      	ldr	r3, [r3, #12]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b01      	cmp	r3, #1
 8002756:	d107      	bne.n	8002768 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f06f 0201 	mvn.w	r2, #1
 8002760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7fe fa4a 	bl	8000bfc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002772:	2b80      	cmp	r3, #128	; 0x80
 8002774:	d10e      	bne.n	8002794 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	68db      	ldr	r3, [r3, #12]
 800277c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002780:	2b80      	cmp	r3, #128	; 0x80
 8002782:	d107      	bne.n	8002794 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800278c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 fa67 	bl	8002c62 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800279e:	2b40      	cmp	r3, #64	; 0x40
 80027a0:	d10e      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80027ac:	2b40      	cmp	r3, #64	; 0x40
 80027ae:	d107      	bne.n	80027c0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027ba:	6878      	ldr	r0, [r7, #4]
 80027bc:	f000 f8f9 	bl	80029b2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f003 0320 	and.w	r3, r3, #32
 80027ca:	2b20      	cmp	r3, #32
 80027cc:	d10e      	bne.n	80027ec <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0320 	and.w	r3, r3, #32
 80027d8:	2b20      	cmp	r3, #32
 80027da:	d107      	bne.n	80027ec <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0220 	mvn.w	r2, #32
 80027e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027e6:	6878      	ldr	r0, [r7, #4]
 80027e8:	f000 fa32 	bl	8002c50 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027ec:	bf00      	nop
 80027ee:	3708      	adds	r7, #8
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bd80      	pop	{r7, pc}

080027f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b084      	sub	sp, #16
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002804:	2b01      	cmp	r3, #1
 8002806:	d101      	bne.n	800280c <HAL_TIM_ConfigClockSource+0x18>
 8002808:	2302      	movs	r3, #2
 800280a:	e0b3      	b.n	8002974 <HAL_TIM_ConfigClockSource+0x180>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2202      	movs	r2, #2
 8002818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800282a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002832:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	68fa      	ldr	r2, [r7, #12]
 800283a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002844:	d03e      	beq.n	80028c4 <HAL_TIM_ConfigClockSource+0xd0>
 8002846:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800284a:	f200 8087 	bhi.w	800295c <HAL_TIM_ConfigClockSource+0x168>
 800284e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002852:	f000 8085 	beq.w	8002960 <HAL_TIM_ConfigClockSource+0x16c>
 8002856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800285a:	d87f      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 800285c:	2b70      	cmp	r3, #112	; 0x70
 800285e:	d01a      	beq.n	8002896 <HAL_TIM_ConfigClockSource+0xa2>
 8002860:	2b70      	cmp	r3, #112	; 0x70
 8002862:	d87b      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 8002864:	2b60      	cmp	r3, #96	; 0x60
 8002866:	d050      	beq.n	800290a <HAL_TIM_ConfigClockSource+0x116>
 8002868:	2b60      	cmp	r3, #96	; 0x60
 800286a:	d877      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 800286c:	2b50      	cmp	r3, #80	; 0x50
 800286e:	d03c      	beq.n	80028ea <HAL_TIM_ConfigClockSource+0xf6>
 8002870:	2b50      	cmp	r3, #80	; 0x50
 8002872:	d873      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 8002874:	2b40      	cmp	r3, #64	; 0x40
 8002876:	d058      	beq.n	800292a <HAL_TIM_ConfigClockSource+0x136>
 8002878:	2b40      	cmp	r3, #64	; 0x40
 800287a:	d86f      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 800287c:	2b30      	cmp	r3, #48	; 0x30
 800287e:	d064      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x156>
 8002880:	2b30      	cmp	r3, #48	; 0x30
 8002882:	d86b      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 8002884:	2b20      	cmp	r3, #32
 8002886:	d060      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x156>
 8002888:	2b20      	cmp	r3, #32
 800288a:	d867      	bhi.n	800295c <HAL_TIM_ConfigClockSource+0x168>
 800288c:	2b00      	cmp	r3, #0
 800288e:	d05c      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x156>
 8002890:	2b10      	cmp	r3, #16
 8002892:	d05a      	beq.n	800294a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002894:	e062      	b.n	800295c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6818      	ldr	r0, [r3, #0]
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	6899      	ldr	r1, [r3, #8]
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685a      	ldr	r2, [r3, #4]
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	f000 f95c 	bl	8002b62 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028b8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	609a      	str	r2, [r3, #8]
      break;
 80028c2:	e04e      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6818      	ldr	r0, [r3, #0]
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	6899      	ldr	r1, [r3, #8]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	f000 f945 	bl	8002b62 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028e6:	609a      	str	r2, [r3, #8]
      break;
 80028e8:	e03b      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6818      	ldr	r0, [r3, #0]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	6859      	ldr	r1, [r3, #4]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	68db      	ldr	r3, [r3, #12]
 80028f6:	461a      	mov	r2, r3
 80028f8:	f000 f8bc 	bl	8002a74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	2150      	movs	r1, #80	; 0x50
 8002902:	4618      	mov	r0, r3
 8002904:	f000 f913 	bl	8002b2e <TIM_ITRx_SetConfig>
      break;
 8002908:	e02b      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	6859      	ldr	r1, [r3, #4]
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	461a      	mov	r2, r3
 8002918:	f000 f8da 	bl	8002ad0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	2160      	movs	r1, #96	; 0x60
 8002922:	4618      	mov	r0, r3
 8002924:	f000 f903 	bl	8002b2e <TIM_ITRx_SetConfig>
      break;
 8002928:	e01b      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6818      	ldr	r0, [r3, #0]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	6859      	ldr	r1, [r3, #4]
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	68db      	ldr	r3, [r3, #12]
 8002936:	461a      	mov	r2, r3
 8002938:	f000 f89c 	bl	8002a74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	2140      	movs	r1, #64	; 0x40
 8002942:	4618      	mov	r0, r3
 8002944:	f000 f8f3 	bl	8002b2e <TIM_ITRx_SetConfig>
      break;
 8002948:	e00b      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4619      	mov	r1, r3
 8002954:	4610      	mov	r0, r2
 8002956:	f000 f8ea 	bl	8002b2e <TIM_ITRx_SetConfig>
        break;
 800295a:	e002      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800295c:	bf00      	nop
 800295e:	e000      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002960:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2201      	movs	r2, #1
 8002966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2200      	movs	r2, #0
 800296e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	3710      	adds	r7, #16
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}

0800297c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr

0800298e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr

080029b2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029b2:	b480      	push	{r7}
 80029b4:	b083      	sub	sp, #12
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029ba:	bf00      	nop
 80029bc:	370c      	adds	r7, #12
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr

080029c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b085      	sub	sp, #20
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a25      	ldr	r2, [pc, #148]	; (8002a6c <TIM_Base_SetConfig+0xa8>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d007      	beq.n	80029ec <TIM_Base_SetConfig+0x28>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029e2:	d003      	beq.n	80029ec <TIM_Base_SetConfig+0x28>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a22      	ldr	r2, [pc, #136]	; (8002a70 <TIM_Base_SetConfig+0xac>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d108      	bne.n	80029fe <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	68fa      	ldr	r2, [r7, #12]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a1a      	ldr	r2, [pc, #104]	; (8002a6c <TIM_Base_SetConfig+0xa8>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d007      	beq.n	8002a16 <TIM_Base_SetConfig+0x52>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a0c:	d003      	beq.n	8002a16 <TIM_Base_SetConfig+0x52>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a17      	ldr	r2, [pc, #92]	; (8002a70 <TIM_Base_SetConfig+0xac>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d108      	bne.n	8002a28 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	695b      	ldr	r3, [r3, #20]
 8002a32:	4313      	orrs	r3, r2
 8002a34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	689a      	ldr	r2, [r3, #8]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	4a07      	ldr	r2, [pc, #28]	; (8002a6c <TIM_Base_SetConfig+0xa8>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d103      	bne.n	8002a5c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	691a      	ldr	r2, [r3, #16]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2201      	movs	r2, #1
 8002a60:	615a      	str	r2, [r3, #20]
}
 8002a62:	bf00      	nop
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bc80      	pop	{r7}
 8002a6a:	4770      	bx	lr
 8002a6c:	40012c00 	.word	0x40012c00
 8002a70:	40000400 	.word	0x40000400

08002a74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b087      	sub	sp, #28
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6a1b      	ldr	r3, [r3, #32]
 8002a84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	f023 0201 	bic.w	r2, r3, #1
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002a98:	693b      	ldr	r3, [r7, #16]
 8002a9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	693a      	ldr	r2, [r7, #16]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f023 030a 	bic.w	r3, r3, #10
 8002ab0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	621a      	str	r2, [r3, #32]
}
 8002ac6:	bf00      	nop
 8002ac8:	371c      	adds	r7, #28
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bc80      	pop	{r7}
 8002ace:	4770      	bx	lr

08002ad0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b087      	sub	sp, #28
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6a1b      	ldr	r3, [r3, #32]
 8002ae0:	f023 0210 	bic.w	r2, r3, #16
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	699b      	ldr	r3, [r3, #24]
 8002aec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a1b      	ldr	r3, [r3, #32]
 8002af2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002afa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	031b      	lsls	r3, r3, #12
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b0c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	011b      	lsls	r3, r3, #4
 8002b12:	693a      	ldr	r2, [r7, #16]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	621a      	str	r2, [r3, #32]
}
 8002b24:	bf00      	nop
 8002b26:	371c      	adds	r7, #28
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr

08002b2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	b085      	sub	sp, #20
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
 8002b36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	f043 0307 	orr.w	r3, r3, #7
 8002b50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	609a      	str	r2, [r3, #8]
}
 8002b58:	bf00      	nop
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr

08002b62 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b087      	sub	sp, #28
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	60f8      	str	r0, [r7, #12]
 8002b6a:	60b9      	str	r1, [r7, #8]
 8002b6c:	607a      	str	r2, [r7, #4]
 8002b6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	689b      	ldr	r3, [r3, #8]
 8002b74:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b7c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	021a      	lsls	r2, r3, #8
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	431a      	orrs	r2, r3
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	697a      	ldr	r2, [r7, #20]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	609a      	str	r2, [r3, #8]
}
 8002b96:	bf00      	nop
 8002b98:	371c      	adds	r7, #28
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bc80      	pop	{r7}
 8002b9e:	4770      	bx	lr

08002ba0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b085      	sub	sp, #20
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bb0:	2b01      	cmp	r3, #1
 8002bb2:	d101      	bne.n	8002bb8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	e041      	b.n	8002c3c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2202      	movs	r2, #2
 8002bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bde:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	68fa      	ldr	r2, [r7, #12]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a14      	ldr	r2, [pc, #80]	; (8002c48 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d009      	beq.n	8002c10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c04:	d004      	beq.n	8002c10 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a10      	ldr	r2, [pc, #64]	; (8002c4c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d10c      	bne.n	8002c2a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c16:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c3a:	2300      	movs	r3, #0
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc80      	pop	{r7}
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	40012c00 	.word	0x40012c00
 8002c4c:	40000400 	.word	0x40000400

08002c50 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c58:	bf00      	nop
 8002c5a:	370c      	adds	r7, #12
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bc80      	pop	{r7}
 8002c60:	4770      	bx	lr

08002c62 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c62:	b480      	push	{r7}
 8002c64:	b083      	sub	sp, #12
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr

08002c74 <__libc_init_array>:
 8002c74:	b570      	push	{r4, r5, r6, lr}
 8002c76:	2600      	movs	r6, #0
 8002c78:	4d0c      	ldr	r5, [pc, #48]	; (8002cac <__libc_init_array+0x38>)
 8002c7a:	4c0d      	ldr	r4, [pc, #52]	; (8002cb0 <__libc_init_array+0x3c>)
 8002c7c:	1b64      	subs	r4, r4, r5
 8002c7e:	10a4      	asrs	r4, r4, #2
 8002c80:	42a6      	cmp	r6, r4
 8002c82:	d109      	bne.n	8002c98 <__libc_init_array+0x24>
 8002c84:	f000 f822 	bl	8002ccc <_init>
 8002c88:	2600      	movs	r6, #0
 8002c8a:	4d0a      	ldr	r5, [pc, #40]	; (8002cb4 <__libc_init_array+0x40>)
 8002c8c:	4c0a      	ldr	r4, [pc, #40]	; (8002cb8 <__libc_init_array+0x44>)
 8002c8e:	1b64      	subs	r4, r4, r5
 8002c90:	10a4      	asrs	r4, r4, #2
 8002c92:	42a6      	cmp	r6, r4
 8002c94:	d105      	bne.n	8002ca2 <__libc_init_array+0x2e>
 8002c96:	bd70      	pop	{r4, r5, r6, pc}
 8002c98:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c9c:	4798      	blx	r3
 8002c9e:	3601      	adds	r6, #1
 8002ca0:	e7ee      	b.n	8002c80 <__libc_init_array+0xc>
 8002ca2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ca6:	4798      	blx	r3
 8002ca8:	3601      	adds	r6, #1
 8002caa:	e7f2      	b.n	8002c92 <__libc_init_array+0x1e>
 8002cac:	08002d04 	.word	0x08002d04
 8002cb0:	08002d04 	.word	0x08002d04
 8002cb4:	08002d04 	.word	0x08002d04
 8002cb8:	08002d08 	.word	0x08002d08

08002cbc <memset>:
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	4402      	add	r2, r0
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d100      	bne.n	8002cc6 <memset+0xa>
 8002cc4:	4770      	bx	lr
 8002cc6:	f803 1b01 	strb.w	r1, [r3], #1
 8002cca:	e7f9      	b.n	8002cc0 <memset+0x4>

08002ccc <_init>:
 8002ccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cce:	bf00      	nop
 8002cd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cd2:	bc08      	pop	{r3}
 8002cd4:	469e      	mov	lr, r3
 8002cd6:	4770      	bx	lr

08002cd8 <_fini>:
 8002cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cda:	bf00      	nop
 8002cdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cde:	bc08      	pop	{r3}
 8002ce0:	469e      	mov	lr, r3
 8002ce2:	4770      	bx	lr
