INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 06:30:26 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : video_filter
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 tehb2/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb2/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.870ns (18.612%)  route 3.804ns (81.388%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 7.270 - 6.000 ) 
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1411, unset)         1.446     1.446    tehb2/clk
    SLICE_X22Y82         FDCE                                         r  tehb2/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDCE (Prop_fdce_C_Q)         0.259     1.705 r  tehb2/full_reg_reg/Q
                         net (fo=38, routed)          0.637     2.342    tehb2/full_reg
    SLICE_X25Y82         LUT6 (Prop_lut6_I3_O)        0.043     2.385 r  tehb2/data_reg[2]_i_2__1/O
                         net (fo=4, routed)           0.492     2.878    cmpi2/addi14_dataOutArray_0[0]
    SLICE_X23Y82         LUT3 (Prop_lut3_I0_O)        0.043     2.921 r  cmpi2/Memory_reg[2][0]_srl3_i_7/O
                         net (fo=1, routed)           0.000     2.921    cmpi2/Memory_reg[2][0]_srl3_i_7_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     3.188 f  cmpi2/Memory_reg[2][0]_srl3_i_1/CO[3]
                         net (fo=11, routed)          0.487     3.675    tehb2/dataOutArray[0][0]
    SLICE_X18Y86         LUT5 (Prop_lut5_I0_O)        0.043     3.718 f  tehb2/data_reg[0]_i_2__0/O
                         net (fo=5, routed)           0.257     3.975    control_merge5/fork_C1/generateBlocks[1].regblock/full_reg_reg_2
    SLICE_X19Y87         LUT5 (Prop_lut5_I3_O)        0.043     4.018 f  control_merge5/fork_C1/generateBlocks[1].regblock/full_reg_i_4__0/O
                         net (fo=5, routed)           0.459     4.477    control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_reg_2
    SLICE_X18Y85         LUT5 (Prop_lut5_I2_O)        0.043     4.520 r  control_merge5/fork_C1/generateBlocks[1].regblock/reg_value_i_3__7/O
                         net (fo=3, routed)           0.347     4.867    fork13/generateBlocks[0].regblock/reg_value_reg_5
    SLICE_X18Y84         LUT4 (Prop_lut4_I2_O)        0.043     4.910 r  fork13/generateBlocks[0].regblock/reg_value_i_2__17/O
                         net (fo=3, routed)           0.365     5.275    fork13/generateBlocks[0].regblock/reg_value_i_2__17_n_0
    SLICE_X18Y83         LUT6 (Prop_lut6_I1_O)        0.043     5.318 r  fork13/generateBlocks[0].regblock/reg_value_i_3/O
                         net (fo=9, routed)           0.395     5.713    fork3/generateBlocks[4].regblock/reg_value_reg_2
    SLICE_X23Y81         LUT6 (Prop_lut6_I3_O)        0.043     5.756 r  fork3/generateBlocks[4].regblock/data_reg[5]_i_1__10/O
                         net (fo=6, routed)           0.364     6.120    tehb2/E[0]
    SLICE_X24Y81         FDCE                                         r  tehb2/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=1411, unset)         1.270     7.270    tehb2/clk
    SLICE_X24Y81         FDCE                                         r  tehb2/data_reg_reg[1]/C
                         clock pessimism              0.087     7.357    
                         clock uncertainty           -0.035     7.322    
    SLICE_X24Y81         FDCE (Setup_fdce_C_CE)      -0.201     7.121    tehb2/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.121    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  1.000    




