#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x62b513f59e00 .scope module, "rv_mc_tb" "rv_mc_tb" 2 3;
 .timescale -9 -12;
v0x62b513f89500_0 .var "clk", 0 0;
v0x62b513f895a0_0 .var "cycle_cnt", 31 0;
v0x62b513f89680_0 .var "jal_expect", 31 0;
v0x62b513f89740_0 .var/i "jal_rd", 31 0;
v0x62b513f89820_0 .var "jal_returned", 31 0;
v0x62b513f89900 .array "prev_regs", 0 31, 31 0;
v0x62b513f899c0_0 .var/i "ri", 31 0;
v0x62b513f89aa0_0 .var "rst", 0 0;
S_0x62b513f48ce0 .scope module, "dut" "rv_mc" 2 11, 3 1 0, S_0x62b513f59e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v0x62b513f88270_0 .net "addr", 31 0, L_0x62b513f8a400;  1 drivers
v0x62b513f88350_0 .net "alu_control", 3 0, v0x62b513f43e00_0;  1 drivers
v0x62b513f88410_0 .net "clk", 0 0, v0x62b513f89500_0;  1 drivers
v0x62b513f884b0_0 .net "instr", 31 0, v0x62b513f7fc90_0;  1 drivers
v0x62b513f88550_0 .net "read_data", 31 0, L_0x62b513f56080;  1 drivers
v0x62b513f886f0_0 .net "rst", 0 0, v0x62b513f89aa0_0;  1 drivers
v0x62b513f88790_0 .net "sel_alu_src_a", 1 0, v0x62b513f7a9d0_0;  1 drivers
v0x62b513f888e0_0 .net "sel_alu_src_b", 1 0, v0x62b513f7aab0_0;  1 drivers
v0x62b513f88a30_0 .net "sel_ext", 2 0, v0x62b513f7b580_0;  1 drivers
v0x62b513f88c10_0 .net "sel_mem_addr", 0 0, v0x62b513f7ab90_0;  1 drivers
v0x62b513f88d40_0 .net "sel_result", 1 0, v0x62b513f7ac50_0;  1 drivers
v0x62b513f88e90_0 .net "we_ir", 0 0, v0x62b513f7ae10_0;  1 drivers
v0x62b513f88f30_0 .net "we_mem", 0 0, v0x62b513f7aed0_0;  1 drivers
v0x62b513f88fd0_0 .net "we_pc_to_dp", 0 0, L_0x62b513f89e80;  1 drivers
v0x62b513f89070_0 .net "we_rf", 0 0, v0x62b513f7af90_0;  1 drivers
v0x62b513f891a0_0 .net "write_data", 31 0, v0x62b513f81120_0;  1 drivers
v0x62b513f892f0_0 .net "zero", 0 0, L_0x62b513f9bfd0;  1 drivers
L_0x62b513f89fa0 .part v0x62b513f7fc90_0, 0, 7;
L_0x62b513f8a0f0 .part v0x62b513f7fc90_0, 12, 3;
L_0x62b513f8a220 .part v0x62b513f7fc90_0, 30, 1;
S_0x62b513f521c0 .scope module, "CTRL" "controller" 3 19, 4 3 0, S_0x62b513f48ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 1 "funct7b5";
    .port_info 5 /INPUT 1 "zero";
    .port_info 6 /OUTPUT 2 "sel_alu_src_a";
    .port_info 7 /OUTPUT 2 "sel_alu_src_b";
    .port_info 8 /OUTPUT 2 "sel_result";
    .port_info 9 /OUTPUT 1 "sel_mem_addr";
    .port_info 10 /OUTPUT 1 "we_mem";
    .port_info 11 /OUTPUT 1 "we_pc";
    .port_info 12 /OUTPUT 1 "we_ir";
    .port_info 13 /OUTPUT 1 "we_rf";
    .port_info 14 /OUTPUT 3 "sel_ext";
    .port_info 15 /OUTPUT 4 "alu_control";
L_0x62b513f89df0 .functor AND 1, v0x62b513f7a500_0, L_0x62b513f9bfd0, C4<1>, C4<1>;
L_0x62b513f89e80 .functor OR 1, L_0x62b513f89df0, v0x62b513f7a850_0, C4<0>, C4<0>;
v0x62b513f7b6a0_0 .net *"_ivl_2", 0 0, L_0x62b513f89df0;  1 drivers
v0x62b513f7b780_0 .net "alu_control", 3 0, v0x62b513f43e00_0;  alias, 1 drivers
v0x62b513f7b840_0 .net "alu_op", 1 0, v0x62b513f41cb0_0;  1 drivers
v0x62b513f7b930_0 .net "branch", 0 0, v0x62b513f7a500_0;  1 drivers
v0x62b513f7b9d0_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f7bac0_0 .net "funct3", 2 0, L_0x62b513f8a0f0;  1 drivers
v0x62b513f7bb60_0 .net "funct7b5", 0 0, L_0x62b513f8a220;  1 drivers
v0x62b513f7bc00_0 .net "op", 6 0, L_0x62b513f89fa0;  1 drivers
v0x62b513f7bcf0_0 .net "pc_update", 0 0, v0x62b513f7a850_0;  1 drivers
v0x62b513f7bd90_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
v0x62b513f7be60_0 .net "sel_alu_src_a", 1 0, v0x62b513f7a9d0_0;  alias, 1 drivers
v0x62b513f7bf30_0 .net "sel_alu_src_b", 1 0, v0x62b513f7aab0_0;  alias, 1 drivers
v0x62b513f7c000_0 .net "sel_ext", 2 0, v0x62b513f7b580_0;  alias, 1 drivers
v0x62b513f7c0d0_0 .net "sel_mem_addr", 0 0, v0x62b513f7ab90_0;  alias, 1 drivers
v0x62b513f7c1a0_0 .net "sel_result", 1 0, v0x62b513f7ac50_0;  alias, 1 drivers
v0x62b513f7c270_0 .net "we_ir", 0 0, v0x62b513f7ae10_0;  alias, 1 drivers
v0x62b513f7c340_0 .net "we_mem", 0 0, v0x62b513f7aed0_0;  alias, 1 drivers
v0x62b513f7c410_0 .net "we_pc", 0 0, L_0x62b513f89e80;  alias, 1 drivers
v0x62b513f7c4b0_0 .net "we_rf", 0 0, v0x62b513f7af90_0;  alias, 1 drivers
v0x62b513f7c580_0 .net "zero", 0 0, L_0x62b513f9bfd0;  alias, 1 drivers
L_0x62b513f89d50 .part L_0x62b513f89fa0, 5, 1;
S_0x62b513f47290 .scope module, "ALU_DEC" "ALU_Decoder" 4 35, 5 3 0, S_0x62b513f521c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 1 "opb5";
    .port_info 4 /OUTPUT 4 "alu_control";
L_0x62b513f41a90 .functor AND 1, L_0x62b513f8a220, L_0x62b513f89d50, C4<1>, C4<1>;
v0x62b513f42c60_0 .net "ALUOp", 1 0, v0x62b513f41cb0_0;  alias, 1 drivers
v0x62b513f43e00_0 .var "alu_control", 3 0;
v0x62b513f43f00_0 .net "funct3", 2 0, L_0x62b513f8a0f0;  alias, 1 drivers
v0x62b513f561a0_0 .net "funct7b5", 0 0, L_0x62b513f8a220;  alias, 1 drivers
v0x62b513f56240_0 .net "opb5", 0 0, L_0x62b513f89d50;  1 drivers
v0x62b513f41bb0_0 .net "r_sub", 0 0, L_0x62b513f41a90;  1 drivers
E_0x62b513f64910 .event anyedge, v0x62b513f42c60_0, v0x62b513f43f00_0, v0x62b513f41bb0_0, v0x62b513f561a0_0;
S_0x62b513f798d0 .scope module, "FSM" "main_fsm" 4 18, 6 1 0, S_0x62b513f521c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 7 "op";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /OUTPUT 2 "sel_alu_src_a";
    .port_info 5 /OUTPUT 2 "sel_alu_src_b";
    .port_info 6 /OUTPUT 2 "alu_op";
    .port_info 7 /OUTPUT 2 "sel_result";
    .port_info 8 /OUTPUT 1 "sel_mem_addr";
    .port_info 9 /OUTPUT 1 "we_mem";
    .port_info 10 /OUTPUT 1 "pc_update";
    .port_info 11 /OUTPUT 1 "we_ir";
    .port_info 12 /OUTPUT 1 "we_rf";
    .port_info 13 /OUTPUT 1 "branch";
P_0x62b513f79ad0 .param/l "S0_FETCH" 1 6 18, C4<0000>;
P_0x62b513f79b10 .param/l "S10_JAL" 1 6 28, C4<1010>;
P_0x62b513f79b50 .param/l "S11_LUI" 1 6 29, C4<1011>;
P_0x62b513f79b90 .param/l "S1_DECODE" 1 6 19, C4<0001>;
P_0x62b513f79bd0 .param/l "S2_EXE_ADDR" 1 6 20, C4<0010>;
P_0x62b513f79c10 .param/l "S3_MEM_RD" 1 6 21, C4<0011>;
P_0x62b513f79c50 .param/l "S4_WB_MEM" 1 6 22, C4<0100>;
P_0x62b513f79c90 .param/l "S5_MEM_WR" 1 6 23, C4<0101>;
P_0x62b513f79cd0 .param/l "S6_EXE_R" 1 6 24, C4<0110>;
P_0x62b513f79d10 .param/l "S7_WB_ALU" 1 6 25, C4<0111>;
P_0x62b513f79d50 .param/l "S8_BEQ" 1 6 26, C4<1000>;
P_0x62b513f79d90 .param/l "S9_EXE_I" 1 6 27, C4<1001>;
v0x62b513f41cb0_0 .var "alu_op", 1 0;
v0x62b513f7a500_0 .var "branch", 0 0;
v0x62b513f7a5a0_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f7a640_0 .var "next_state", 3 0;
v0x62b513f7a720_0 .net "op", 6 0, L_0x62b513f89fa0;  alias, 1 drivers
v0x62b513f7a850_0 .var "pc_update", 0 0;
v0x62b513f7a910_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
v0x62b513f7a9d0_0 .var "sel_alu_src_a", 1 0;
v0x62b513f7aab0_0 .var "sel_alu_src_b", 1 0;
v0x62b513f7ab90_0 .var "sel_mem_addr", 0 0;
v0x62b513f7ac50_0 .var "sel_result", 1 0;
v0x62b513f7ad30_0 .var "state", 3 0;
v0x62b513f7ae10_0 .var "we_ir", 0 0;
v0x62b513f7aed0_0 .var "we_mem", 0 0;
v0x62b513f7af90_0 .var "we_rf", 0 0;
v0x62b513f7b050_0 .net "zero", 0 0, L_0x62b513f9bfd0;  alias, 1 drivers
E_0x62b513f63f00 .event anyedge, v0x62b513f7ad30_0, v0x62b513f7a720_0;
E_0x62b513f5f710/0 .event negedge, v0x62b513f7a910_0;
E_0x62b513f5f710/1 .event posedge, v0x62b513f7a5a0_0;
E_0x62b513f5f710 .event/or E_0x62b513f5f710/0, E_0x62b513f5f710/1;
S_0x62b513f7b2d0 .scope module, "INST_DEC" "Instr_Decoder" 4 43, 7 1 0, S_0x62b513f521c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 3 "sel_ext";
v0x62b513f7b4a0_0 .net "op", 6 0, L_0x62b513f89fa0;  alias, 1 drivers
v0x62b513f7b580_0 .var "sel_ext", 2 0;
E_0x62b513f61ec0 .event anyedge, v0x62b513f7a720_0;
S_0x62b513f7c730 .scope module, "DP" "datapath" 3 38, 8 1 0, S_0x62b513f48ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "sel_result";
    .port_info 3 /INPUT 1 "we_rf";
    .port_info 4 /INPUT 3 "sel_ext";
    .port_info 5 /INPUT 4 "alu_control";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 32 "instr";
    .port_info 8 /OUTPUT 32 "addr";
    .port_info 9 /OUTPUT 32 "write_data";
    .port_info 10 /INPUT 32 "read_data";
    .port_info 11 /INPUT 1 "we_ir";
    .port_info 12 /INPUT 1 "we_pc";
    .port_info 13 /INPUT 1 "sel_mem_addr";
    .port_info 14 /INPUT 2 "sel_alu_src_a";
    .port_info 15 /INPUT 2 "sel_alu_src_b";
L_0x62b513f8a2c0 .functor BUFZ 32, L_0x62b513f9c720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b513f85bc0_0 .net "A", 31 0, v0x62b513f80a90_0;  1 drivers
v0x62b513f85cf0_0 .net "SrcA", 31 0, L_0x62b513f9b630;  1 drivers
v0x62b513f85e00_0 .net "SrcB", 31 0, L_0x62b513f9bd00;  1 drivers
v0x62b513f85ef0_0 .net "addr", 31 0, L_0x62b513f8a400;  alias, 1 drivers
v0x62b513f85fb0_0 .net "alu_control", 3 0, v0x62b513f43e00_0;  alias, 1 drivers
v0x62b513f860a0_0 .net "alu_out_reg", 31 0, v0x62b513f7e7c0_0;  1 drivers
v0x62b513f861b0_0 .net "alu_result", 31 0, L_0x62b513f9bed0;  1 drivers
v0x62b513f86270_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f86310_0 .net "data_out", 31 0, v0x62b513f7ee50_0;  1 drivers
v0x62b513f86460_0 .net "imm_ext", 31 0, v0x62b513f7f350_0;  1 drivers
v0x62b513f86570_0 .net "instr", 31 0, v0x62b513f7fc90_0;  alias, 1 drivers
v0x62b513f86630_0 .net "old_pc", 31 0, v0x62b513f803b0_0;  1 drivers
v0x62b513f86720_0 .net "pc", 31 0, v0x62b513f7d0a0_0;  1 drivers
v0x62b513f86870_0 .net "pc_next", 31 0, L_0x62b513f8a2c0;  1 drivers
v0x62b513f86930_0 .net "rd1", 31 0, L_0x62b513f9a6d0;  1 drivers
v0x62b513f869d0_0 .net "rd2", 31 0, L_0x62b513f9abc0;  1 drivers
v0x62b513f86ae0_0 .net "read_data", 31 0, L_0x62b513f56080;  alias, 1 drivers
v0x62b513f86d00_0 .net "result", 31 0, L_0x62b513f9c720;  1 drivers
v0x62b513f86dc0_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
v0x62b513f86e60_0 .net "sel_alu_src_a", 1 0, v0x62b513f7a9d0_0;  alias, 1 drivers
v0x62b513f86f20_0 .net "sel_alu_src_b", 1 0, v0x62b513f7aab0_0;  alias, 1 drivers
v0x62b513f86fe0_0 .net "sel_ext", 2 0, v0x62b513f7b580_0;  alias, 1 drivers
v0x62b513f870a0_0 .net "sel_mem_addr", 0 0, v0x62b513f7ab90_0;  alias, 1 drivers
v0x62b513f87140_0 .net "sel_result", 1 0, v0x62b513f7ac50_0;  alias, 1 drivers
v0x62b513f87200_0 .net "we_ir", 0 0, v0x62b513f7ae10_0;  alias, 1 drivers
v0x62b513f872a0_0 .net "we_pc", 0 0, L_0x62b513f89e80;  alias, 1 drivers
v0x62b513f87340_0 .net "we_rf", 0 0, v0x62b513f7af90_0;  alias, 1 drivers
v0x62b513f873e0_0 .net "write_data", 31 0, v0x62b513f81120_0;  alias, 1 drivers
v0x62b513f874f0_0 .net "zero", 0 0, L_0x62b513f9bfd0;  alias, 1 drivers
L_0x62b513f9ada0 .part v0x62b513f7fc90_0, 15, 5;
L_0x62b513f9ae40 .part v0x62b513f7fc90_0, 20, 5;
L_0x62b513f9aee0 .part v0x62b513f7fc90_0, 7, 5;
L_0x62b513f9b090 .part v0x62b513f7fc90_0, 7, 25;
S_0x62b513f7ca70 .scope module, "PC_reg" "flopenr" 8 26, 9 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x62b513f7cc50 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x62b513f7cde0_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f7cef0_0 .net "d", 31 0, L_0x62b513f8a2c0;  alias, 1 drivers
v0x62b513f7cfd0_0 .net "en", 0 0, L_0x62b513f89e80;  alias, 1 drivers
v0x62b513f7d0a0_0 .var "q", 31 0;
v0x62b513f7d140_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
S_0x62b513f7d320 .scope module, "addr_mux" "mux2" 8 36, 10 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x62b513f7d520 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
v0x62b513f7d5c0_0 .net "d0", 31 0, v0x62b513f7d0a0_0;  alias, 1 drivers
v0x62b513f7d6b0_0 .net "d1", 31 0, L_0x62b513f9c720;  alias, 1 drivers
v0x62b513f7d770_0 .net "s", 0 0, v0x62b513f7ab90_0;  alias, 1 drivers
v0x62b513f7d890_0 .net "y", 31 0, L_0x62b513f8a400;  alias, 1 drivers
L_0x62b513f8a400 .functor MUXZ 32, v0x62b513f7d0a0_0, L_0x62b513f9c720, v0x62b513f7ab90_0, C4<>;
S_0x62b513f7d9d0 .scope module, "alu_inst" "ALU" 8 118, 11 3 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
L_0x62b513f9bed0 .functor BUFZ 32, v0x62b513f7e240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b513f7dc40_0 .net/s "A", 31 0, L_0x62b513f9b630;  alias, 1 drivers
v0x62b513f7dd40_0 .net/s "B", 31 0, L_0x62b513f9bd00;  alias, 1 drivers
v0x62b513f7de20_0 .net "Result", 31 0, L_0x62b513f9bed0;  alias, 1 drivers
v0x62b513f7df10_0 .net "Zero", 0 0, L_0x62b513f9bfd0;  alias, 1 drivers
L_0x766307115450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b513f7e000_0 .net/2u *"_ivl_2", 31 0, L_0x766307115450;  1 drivers
v0x62b513f7e130_0 .net "alu_control", 3 0, v0x62b513f43e00_0;  alias, 1 drivers
v0x62b513f7e240_0 .var "res", 31 0;
E_0x62b513f7dbe0 .event anyedge, v0x62b513f43e00_0, v0x62b513f7dc40_0, v0x62b513f7dd40_0;
L_0x62b513f9bfd0 .cmp/eq 32, v0x62b513f7e240_0, L_0x766307115450;
S_0x62b513f7e3c0 .scope module, "alu_reg" "flopr" 8 127, 12 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x62b513f7e5a0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x62b513f7e640_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f7e700_0 .net "d", 31 0, L_0x62b513f9bed0;  alias, 1 drivers
v0x62b513f7e7c0_0 .var "q", 31 0;
v0x62b513f7e890_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
S_0x62b513f7e9e0 .scope module, "datSrcA" "flopr" 8 60, 12 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x62b513f7ec10 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x62b513f7ecb0_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f7ed70_0 .net "d", 31 0, L_0x62b513f56080;  alias, 1 drivers
v0x62b513f7ee50_0 .var "q", 31 0;
v0x62b513f7ef40_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
S_0x62b513f7f120 .scope module, "ext" "Sign_Extend" 8 78, 13 3 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Ins";
    .port_info 1 /INPUT 3 "sel_ext";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0x62b513f7f350_0 .var "ImmExt", 31 0;
v0x62b513f7f450_0 .net "Ins", 31 7, L_0x62b513f9b090;  1 drivers
v0x62b513f7f530_0 .net "sel_ext", 2 0, v0x62b513f7b580_0;  alias, 1 drivers
E_0x62b513f7f2d0 .event anyedge, v0x62b513f7b580_0, v0x62b513f7f450_0;
S_0x62b513f7f6a0 .scope module, "instr_reg" "flopenr" 8 44, 9 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x62b513f7f880 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x62b513f7f9e0_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f7fa80_0 .net "d", 31 0, L_0x62b513f56080;  alias, 1 drivers
v0x62b513f7fb70_0 .net "en", 0 0, v0x62b513f7ae10_0;  alias, 1 drivers
v0x62b513f7fc90_0 .var "q", 31 0;
v0x62b513f7fd30_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
S_0x62b513f7fec0 .scope module, "old_pc_reg" "flopenr" 8 52, 9 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x62b513f800a0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0x62b513f80140_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f80200_0 .net "d", 31 0, v0x62b513f7d0a0_0;  alias, 1 drivers
v0x62b513f80310_0 .net "en", 0 0, v0x62b513f7ae10_0;  alias, 1 drivers
v0x62b513f803b0_0 .var "q", 31 0;
v0x62b513f80470_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
S_0x62b513f80600 .scope module, "rd1_reg" "flopr" 8 85, 12 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x62b513f7ebc0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x62b513f808f0_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f809b0_0 .net "d", 31 0, L_0x62b513f9a6d0;  alias, 1 drivers
v0x62b513f80a90_0 .var "q", 31 0;
v0x62b513f80b80_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
S_0x62b513f80cd0 .scope module, "rd2_reg" "flopr" 8 92, 12 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x62b513f80eb0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x62b513f80f80_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f81040_0 .net "d", 31 0, L_0x62b513f9abc0;  alias, 1 drivers
v0x62b513f81120_0 .var "q", 31 0;
v0x62b513f81210_0 .net "rst", 0 0, v0x62b513f89aa0_0;  alias, 1 drivers
S_0x62b513f81470 .scope module, "res_mux" "mux3" 8 135, 14 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x62b513f81650 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x766307115498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b513f81720_0 .net/2u *"_ivl_0", 1 0, L_0x766307115498;  1 drivers
v0x62b513f81820_0 .net *"_ivl_10", 0 0, L_0x62b513f9c3b0;  1 drivers
L_0x766307115570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b513f818e0_0 .net/2u *"_ivl_12", 31 0, L_0x766307115570;  1 drivers
v0x62b513f819d0_0 .net *"_ivl_14", 31 0, L_0x62b513f9c4a0;  1 drivers
v0x62b513f81ab0_0 .net *"_ivl_16", 31 0, L_0x62b513f9c5e0;  1 drivers
v0x62b513f81be0_0 .net *"_ivl_2", 0 0, L_0x62b513f9c1d0;  1 drivers
L_0x7663071154e0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x62b513f81ca0_0 .net/2u *"_ivl_4", 1 0, L_0x7663071154e0;  1 drivers
v0x62b513f81d80_0 .net *"_ivl_6", 0 0, L_0x62b513f9c2c0;  1 drivers
L_0x766307115528 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x62b513f81e40_0 .net/2u *"_ivl_8", 1 0, L_0x766307115528;  1 drivers
v0x62b513f81f20_0 .net "d0", 31 0, v0x62b513f7e7c0_0;  alias, 1 drivers
v0x62b513f81fe0_0 .net "d1", 31 0, v0x62b513f7ee50_0;  alias, 1 drivers
v0x62b513f820b0_0 .net "d2", 31 0, L_0x62b513f9bed0;  alias, 1 drivers
v0x62b513f82150_0 .net "s", 1 0, v0x62b513f7ac50_0;  alias, 1 drivers
v0x62b513f82260_0 .net "y", 31 0, L_0x62b513f9c720;  alias, 1 drivers
L_0x62b513f9c1d0 .cmp/eq 2, v0x62b513f7ac50_0, L_0x766307115498;
L_0x62b513f9c2c0 .cmp/eq 2, v0x62b513f7ac50_0, L_0x7663071154e0;
L_0x62b513f9c3b0 .cmp/eq 2, v0x62b513f7ac50_0, L_0x766307115528;
L_0x62b513f9c4a0 .functor MUXZ 32, L_0x766307115570, L_0x62b513f9bed0, L_0x62b513f9c3b0, C4<>;
L_0x62b513f9c5e0 .functor MUXZ 32, L_0x62b513f9c4a0, v0x62b513f7ee50_0, L_0x62b513f9c2c0, C4<>;
L_0x62b513f9c720 .functor MUXZ 32, L_0x62b513f9c5e0, v0x62b513f7e7c0_0, L_0x62b513f9c1d0, C4<>;
S_0x62b513f823a0 .scope module, "rf" "Register_File" 8 67, 15 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x62b513f82730_0 .net "A1", 4 0, L_0x62b513f9ada0;  1 drivers
v0x62b513f82830_0 .net "A2", 4 0, L_0x62b513f9ae40;  1 drivers
v0x62b513f82910_0 .net "A3", 4 0, L_0x62b513f9aee0;  1 drivers
v0x62b513f829d0_0 .net "RD1", 31 0, L_0x62b513f9a6d0;  alias, 1 drivers
v0x62b513f82ac0_0 .net "RD2", 31 0, L_0x62b513f9abc0;  alias, 1 drivers
v0x62b513f82bb0 .array "Register", 0 31, 31 0;
v0x62b513f82c50_0 .net "WD", 31 0, L_0x62b513f9c720;  alias, 1 drivers
v0x62b513f82d60_0 .net "WE", 0 0, v0x62b513f7af90_0;  alias, 1 drivers
L_0x766307115018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x62b513f82e50_0 .net/2u *"_ivl_0", 4 0, L_0x766307115018;  1 drivers
L_0x7663071150a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b513f82f30_0 .net *"_ivl_11", 1 0, L_0x7663071150a8;  1 drivers
L_0x7663071150f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x62b513f83010_0 .net/2u *"_ivl_14", 4 0, L_0x7663071150f0;  1 drivers
v0x62b513f830f0_0 .net *"_ivl_16", 0 0, L_0x62b513f9a810;  1 drivers
L_0x766307115138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b513f831b0_0 .net/2u *"_ivl_18", 31 0, L_0x766307115138;  1 drivers
v0x62b513f83290_0 .net *"_ivl_2", 0 0, L_0x62b513f8a4e0;  1 drivers
v0x62b513f83350_0 .net *"_ivl_20", 31 0, L_0x62b513f9a950;  1 drivers
v0x62b513f83430_0 .net *"_ivl_22", 6 0, L_0x62b513f9aa30;  1 drivers
L_0x766307115180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b513f83510_0 .net *"_ivl_25", 1 0, L_0x766307115180;  1 drivers
L_0x766307115060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b513f83700_0 .net/2u *"_ivl_4", 31 0, L_0x766307115060;  1 drivers
v0x62b513f837e0_0 .net *"_ivl_6", 31 0, L_0x62b513f9a590;  1 drivers
v0x62b513f838c0_0 .net *"_ivl_8", 6 0, L_0x62b513f9a630;  1 drivers
v0x62b513f839a0_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
v0x62b513f83a40_0 .var/i "i", 31 0;
o0x76630715fcf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x62b513f83b20_0 .net "rst", 0 0, o0x76630715fcf8;  0 drivers
E_0x62b513f826b0/0 .event negedge, v0x62b513f83b20_0;
E_0x62b513f826b0/1 .event posedge, v0x62b513f7a5a0_0;
E_0x62b513f826b0 .event/or E_0x62b513f826b0/0, E_0x62b513f826b0/1;
L_0x62b513f8a4e0 .cmp/eq 5, L_0x62b513f9ada0, L_0x766307115018;
L_0x62b513f9a590 .array/port v0x62b513f82bb0, L_0x62b513f9a630;
L_0x62b513f9a630 .concat [ 5 2 0 0], L_0x62b513f9ada0, L_0x7663071150a8;
L_0x62b513f9a6d0 .functor MUXZ 32, L_0x62b513f9a590, L_0x766307115060, L_0x62b513f8a4e0, C4<>;
L_0x62b513f9a810 .cmp/eq 5, L_0x62b513f9ae40, L_0x7663071150f0;
L_0x62b513f9a950 .array/port v0x62b513f82bb0, L_0x62b513f9aa30;
L_0x62b513f9aa30 .concat [ 5 2 0 0], L_0x62b513f9ae40, L_0x766307115180;
L_0x62b513f9abc0 .functor MUXZ 32, L_0x62b513f9a950, L_0x766307115138, L_0x62b513f9a810, C4<>;
S_0x62b513f83d00 .scope module, "src_a_mux" "mux3" 8 100, 14 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x62b513f83e90 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x7663071151c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b513f83fb0_0 .net/2u *"_ivl_0", 1 0, L_0x7663071151c8;  1 drivers
v0x62b513f840b0_0 .net *"_ivl_10", 0 0, L_0x62b513f9b310;  1 drivers
L_0x7663071152a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b513f84170_0 .net/2u *"_ivl_12", 31 0, L_0x7663071152a0;  1 drivers
v0x62b513f84260_0 .net *"_ivl_14", 31 0, L_0x62b513f9b3b0;  1 drivers
v0x62b513f84340_0 .net *"_ivl_16", 31 0, L_0x62b513f9b4f0;  1 drivers
v0x62b513f84470_0 .net *"_ivl_2", 0 0, L_0x62b513f9b130;  1 drivers
L_0x766307115210 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x62b513f84530_0 .net/2u *"_ivl_4", 1 0, L_0x766307115210;  1 drivers
v0x62b513f84610_0 .net *"_ivl_6", 0 0, L_0x62b513f9b220;  1 drivers
L_0x766307115258 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x62b513f846d0_0 .net/2u *"_ivl_8", 1 0, L_0x766307115258;  1 drivers
v0x62b513f847b0_0 .net "d0", 31 0, v0x62b513f7d0a0_0;  alias, 1 drivers
v0x62b513f84870_0 .net "d1", 31 0, v0x62b513f803b0_0;  alias, 1 drivers
v0x62b513f84930_0 .net "d2", 31 0, v0x62b513f80a90_0;  alias, 1 drivers
v0x62b513f84a00_0 .net "s", 1 0, v0x62b513f7a9d0_0;  alias, 1 drivers
v0x62b513f84aa0_0 .net "y", 31 0, L_0x62b513f9b630;  alias, 1 drivers
L_0x62b513f9b130 .cmp/eq 2, v0x62b513f7a9d0_0, L_0x7663071151c8;
L_0x62b513f9b220 .cmp/eq 2, v0x62b513f7a9d0_0, L_0x766307115210;
L_0x62b513f9b310 .cmp/eq 2, v0x62b513f7a9d0_0, L_0x766307115258;
L_0x62b513f9b3b0 .functor MUXZ 32, L_0x7663071152a0, v0x62b513f80a90_0, L_0x62b513f9b310, C4<>;
L_0x62b513f9b4f0 .functor MUXZ 32, L_0x62b513f9b3b0, v0x62b513f803b0_0, L_0x62b513f9b220, C4<>;
L_0x62b513f9b630 .functor MUXZ 32, L_0x62b513f9b4f0, v0x62b513f7d0a0_0, L_0x62b513f9b130, C4<>;
S_0x62b513f84c10 .scope module, "src_b_mux" "mux3" 8 109, 14 1 0, S_0x62b513f7c730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x62b513f84df0 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
L_0x7663071152e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x62b513f84f40_0 .net/2u *"_ivl_0", 1 0, L_0x7663071152e8;  1 drivers
v0x62b513f85040_0 .net *"_ivl_10", 0 0, L_0x62b513f9b990;  1 drivers
L_0x7663071153c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x62b513f85100_0 .net/2u *"_ivl_12", 31 0, L_0x7663071153c0;  1 drivers
v0x62b513f851f0_0 .net *"_ivl_14", 31 0, L_0x62b513f9ba80;  1 drivers
v0x62b513f852d0_0 .net *"_ivl_16", 31 0, L_0x62b513f9bbc0;  1 drivers
v0x62b513f85400_0 .net *"_ivl_2", 0 0, L_0x62b513f9b7b0;  1 drivers
L_0x766307115330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x62b513f854c0_0 .net/2u *"_ivl_4", 1 0, L_0x766307115330;  1 drivers
v0x62b513f855a0_0 .net *"_ivl_6", 0 0, L_0x62b513f9b8a0;  1 drivers
L_0x766307115378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x62b513f85660_0 .net/2u *"_ivl_8", 1 0, L_0x766307115378;  1 drivers
v0x62b513f85740_0 .net "d0", 31 0, v0x62b513f81120_0;  alias, 1 drivers
v0x62b513f85800_0 .net "d1", 31 0, v0x62b513f7f350_0;  alias, 1 drivers
L_0x766307115408 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x62b513f858d0_0 .net "d2", 31 0, L_0x766307115408;  1 drivers
v0x62b513f85990_0 .net "s", 1 0, v0x62b513f7aab0_0;  alias, 1 drivers
v0x62b513f85a50_0 .net "y", 31 0, L_0x62b513f9bd00;  alias, 1 drivers
L_0x62b513f9b7b0 .cmp/eq 2, v0x62b513f7aab0_0, L_0x7663071152e8;
L_0x62b513f9b8a0 .cmp/eq 2, v0x62b513f7aab0_0, L_0x766307115330;
L_0x62b513f9b990 .cmp/eq 2, v0x62b513f7aab0_0, L_0x766307115378;
L_0x62b513f9ba80 .functor MUXZ 32, L_0x7663071153c0, L_0x766307115408, L_0x62b513f9b990, C4<>;
L_0x62b513f9bbc0 .functor MUXZ 32, L_0x62b513f9ba80, v0x62b513f7f350_0, L_0x62b513f9b8a0, C4<>;
L_0x62b513f9bd00 .functor MUXZ 32, L_0x62b513f9bbc0, v0x62b513f81120_0, L_0x62b513f9b7b0, C4<>;
S_0x62b513f87820 .scope module, "MEM" "mem" 3 11, 16 1 0, S_0x62b513f48ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "WE";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "WD";
    .port_info 4 /OUTPUT 32 "RD";
L_0x62b513f56080 .functor BUFZ 32, L_0x62b513f89b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x62b513f87ae0_0 .net "A", 31 0, L_0x62b513f8a400;  alias, 1 drivers
v0x62b513f87c10 .array "RAM", 1023 0, 31 0;
v0x62b513f87cd0_0 .net "RD", 31 0, L_0x62b513f56080;  alias, 1 drivers
v0x62b513f87d70_0 .net "WD", 31 0, v0x62b513f81120_0;  alias, 1 drivers
v0x62b513f87e30_0 .net "WE", 0 0, v0x62b513f7aed0_0;  alias, 1 drivers
v0x62b513f87f70_0 .net *"_ivl_0", 31 0, L_0x62b513f89b40;  1 drivers
v0x62b513f88050_0 .net *"_ivl_3", 29 0, L_0x62b513f89c00;  1 drivers
v0x62b513f88130_0 .net "clk", 0 0, v0x62b513f89500_0;  alias, 1 drivers
E_0x62b513f87a80 .event posedge, v0x62b513f7a5a0_0;
L_0x62b513f89b40 .array/port v0x62b513f87c10, L_0x62b513f89c00;
L_0x62b513f89c00 .part L_0x62b513f8a400, 2, 30;
    .scope S_0x62b513f87820;
T_0 ;
    %wait E_0x62b513f87a80;
    %load/vec4 v0x62b513f87e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x62b513f87d70_0;
    %load/vec4 v0x62b513f87ae0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b513f87c10, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x62b513f798d0;
T_1 ;
    %wait E_0x62b513f5f710;
    %load/vec4 v0x62b513f7a910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x62b513f7ad30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x62b513f7a640_0;
    %assign/vec4 v0x62b513f7ad30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x62b513f798d0;
T_2 ;
    %wait E_0x62b513f63f00;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7a850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7ae10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7af90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7a500_0, 0, 1;
    %load/vec4 v0x62b513f7ad30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7ae10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7a850_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %load/vec4 v0x62b513f7a720_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.21;
T_2.13 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.21;
T_2.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.21;
T_2.15 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.21;
T_2.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.21;
T_2.17 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.21;
T_2.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.21;
T_2.19 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.21;
T_2.21 ;
    %pop/vec4 1;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %load/vec4 v0x62b513f7a720_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_2.22, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7ab90_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7af90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7aed0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7af90_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7a500_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f7a850_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x62b513f7a9d0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x62b513f7aab0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x62b513f41cb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x62b513f7ac50_0, 0, 2;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62b513f7a640_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x62b513f47290;
T_3 ;
    %wait E_0x62b513f64910;
    %load/vec4 v0x62b513f42c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x62b513f43f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.15;
T_3.6 ;
    %load/vec4 v0x62b513f41bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
T_3.17 ;
    %jmp T_3.15;
T_3.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.15;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.15;
T_3.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.15;
T_3.10 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.15;
T_3.11 ;
    %load/vec4 v0x62b513f561a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.15;
T_3.12 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.15;
T_3.13 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.15;
T_3.15 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x62b513f43e00_0, 0, 4;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x62b513f7b2d0;
T_4 ;
    %wait E_0x62b513f61ec0;
    %load/vec4 v0x62b513f7b4a0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b513f7b580_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b513f7b580_0, 0, 3;
    %jmp T_4.7;
T_4.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x62b513f7b580_0, 0, 3;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x62b513f7b580_0, 0, 3;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x62b513f7b580_0, 0, 3;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x62b513f7b580_0, 0, 3;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x62b513f7b580_0, 0, 3;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x62b513f7ca70;
T_5 ;
    %wait E_0x62b513f5f710;
    %load/vec4 v0x62b513f7d140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b513f7d0a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x62b513f7cfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x62b513f7cef0_0;
    %assign/vec4 v0x62b513f7d0a0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x62b513f7f6a0;
T_6 ;
    %wait E_0x62b513f5f710;
    %load/vec4 v0x62b513f7fd30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b513f7fc90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x62b513f7fb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x62b513f7fa80_0;
    %assign/vec4 v0x62b513f7fc90_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x62b513f7fec0;
T_7 ;
    %wait E_0x62b513f5f710;
    %load/vec4 v0x62b513f80470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b513f803b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x62b513f80310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x62b513f80200_0;
    %assign/vec4 v0x62b513f803b0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x62b513f7e9e0;
T_8 ;
    %wait E_0x62b513f5f710;
    %load/vec4 v0x62b513f7ef40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b513f7ee50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x62b513f7ed70_0;
    %assign/vec4 v0x62b513f7ee50_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x62b513f823a0;
T_9 ;
    %wait E_0x62b513f826b0;
    %load/vec4 v0x62b513f83b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b513f83a40_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x62b513f83a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x62b513f83a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b513f82bb0, 0, 4;
    %load/vec4 v0x62b513f83a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62b513f83a40_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x62b513f82d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.6, 9;
    %load/vec4 v0x62b513f82910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x62b513f82c50_0;
    %load/vec4 v0x62b513f82910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x62b513f82bb0, 0, 4;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x62b513f7f120;
T_10 ;
    %wait E_0x62b513f7f2d0;
    %load/vec4 v0x62b513f7f530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b513f7f350_0, 0, 32;
    %jmp T_10.6;
T_10.0 ;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b513f7f350_0, 0, 32;
    %jmp T_10.6;
T_10.1 ;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x62b513f7f350_0, 0, 32;
    %jmp T_10.6;
T_10.2 ;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7f350_0, 0, 32;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x62b513f7f350_0, 0, 32;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x62b513f7f450_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x62b513f7f350_0, 0, 32;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x62b513f80600;
T_11 ;
    %wait E_0x62b513f5f710;
    %load/vec4 v0x62b513f80b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b513f80a90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x62b513f809b0_0;
    %assign/vec4 v0x62b513f80a90_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x62b513f80cd0;
T_12 ;
    %wait E_0x62b513f5f710;
    %load/vec4 v0x62b513f81210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b513f81120_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x62b513f81040_0;
    %assign/vec4 v0x62b513f81120_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x62b513f7d9d0;
T_13 ;
    %wait E_0x62b513f7dbe0;
    %load/vec4 v0x62b513f7e130_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %load/vec4 v0x62b513f7dc40_0;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.0 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %add;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.1 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %sub;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.2 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %xor;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.3 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %or;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.4 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %and;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.5 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.6 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.7 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.8 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.9 ;
    %load/vec4 v0x62b513f7dc40_0;
    %load/vec4 v0x62b513f7dd40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.10 ;
    %load/vec4 v0x62b513f7dd40_0;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.11 ;
    %load/vec4 v0x62b513f7dc40_0;
    %store/vec4 v0x62b513f7e240_0, 0, 32;
    %jmp T_13.13;
T_13.13 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x62b513f7e3c0;
T_14 ;
    %wait E_0x62b513f5f710;
    %load/vec4 v0x62b513f7e890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x62b513f7e7c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x62b513f7e700_0;
    %assign/vec4 v0x62b513f7e7c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x62b513f59e00;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f89500_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f89500_0, 0, 1;
    %delay 100000, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x62b513f59e00;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x62b513f89aa0_0, 0, 1;
    %vpi_call 2 24 "$readmemh", "./memfile.hex", v0x62b513f87c10 {0 0 0};
    %delay 15000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x62b513f89aa0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x62b513f59e00;
T_17 ;
    %wait E_0x62b513f87a80;
    %load/vec4 v0x62b513f89aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %vpi_call 2 33 "$display", "%0d\011%h\011%h\011%h", $time, v0x62b513f86720_0, v0x62b513f86570_0, v0x62b513f86d00_0 {0 0 0};
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x62b513f59e00;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b513f895a0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x62b513f59e00;
T_19 ;
    %wait E_0x62b513f87a80;
    %load/vec4 v0x62b513f89aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x62b513f895a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x62b513f895a0_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x62b513f59e00;
T_20 ;
    %wait E_0x62b513f87a80;
    %load/vec4 v0x62b513f89aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x62b513f86720_0;
    %cmpi/u 88, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_20.2, 5;
    %vpi_call 2 47 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 48 "$display", "Simulation Finished: PC reached %h after %0d cycles.", v0x62b513f86720_0, v0x62b513f895a0_0 {0 0 0};
    %vpi_call 2 49 "$display", "Final regs: x1=%h x2=%h x3=%h x4=%h x5=%h", &A<v0x62b513f82bb0, 1>, &A<v0x62b513f82bb0, 2>, &A<v0x62b513f82bb0, 3>, &A<v0x62b513f82bb0, 4>, &A<v0x62b513f82bb0, 5> {0 0 0};
    %vpi_call 2 50 "$display", "Mem[0]=%h", &A<v0x62b513f87c10, 0> {0 0 0};
    %vpi_call 2 51 "$stop" {0 0 0};
T_20.2 ;
    %load/vec4 v0x62b513f895a0_0;
    %cmpi/u 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_20.4, 5;
    %vpi_call 2 54 "$display", "Timeout after %0d cycles, PC=%h", v0x62b513f895a0_0, v0x62b513f86720_0 {0 0 0};
    %vpi_call 2 55 "$stop" {0 0 0};
T_20.4 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x62b513f59e00;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b513f899c0_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x62b513f899c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x62b513f899c0_0;
    %store/vec4a v0x62b513f89900, 4, 0;
    %load/vec4 v0x62b513f899c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62b513f899c0_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x62b513f59e00;
T_22 ;
    %wait E_0x62b513f87a80;
    %load/vec4 v0x62b513f89aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x62b513f7c4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call 2 73 "$display", "%0t PC=%h instr=%h ALUOp=%b funct3=%b f7b5=%b ALUctrl=%b", $time, v0x62b513f86720_0, v0x62b513f86570_0, v0x62b513f7b840_0, &PV<v0x62b513f86570_0, 12, 3>, &PV<v0x62b513f86570_0, 30, 1>, v0x62b513f7b780_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b513f899c0_0, 0, 32;
T_22.4 ;
    %load/vec4 v0x62b513f899c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.5, 5;
    %ix/getv/s 4, v0x62b513f899c0_0;
    %load/vec4a v0x62b513f82bb0, 4;
    %ix/getv/s 4, v0x62b513f899c0_0;
    %load/vec4a v0x62b513f89900, 4;
    %cmp/ne;
    %jmp/0xz  T_22.6, 6;
    %vpi_call 2 77 "$display", "%0t REG[%0d] changed: %h -> %h", $time, v0x62b513f899c0_0, &A<v0x62b513f89900, v0x62b513f899c0_0 >, &A<v0x62b513f82bb0, v0x62b513f899c0_0 > {0 0 0};
T_22.6 ;
    %load/vec4 v0x62b513f899c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62b513f899c0_0, 0, 32;
    %jmp T_22.4;
T_22.5 ;
    %load/vec4 v0x62b513f7c1a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.8, 4;
    %vpi_call 2 82 "$display", "%0t LOAD: rd=%0d <- MEM[%h] = %h", $time, &PV<v0x62b513f86570_0, 7, 5>, v0x62b513f85ef0_0, v0x62b513f86d00_0 {0 0 0};
T_22.8 ;
    %load/vec4 v0x62b513f86570_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_22.10, 4;
    %load/vec4 v0x62b513f86570_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0x62b513f89740_0, 0, 32;
    %load/vec4 v0x62b513f86d00_0;
    %store/vec4 v0x62b513f89820_0, 0, 32;
    %load/vec4 v0x62b513f86630_0;
    %addi 4, 0, 32;
    %store/vec4 v0x62b513f89680_0, 0, 32;
    %vpi_call 2 89 "$display", "%0t JAL: rd=x%0d returned=%h old_pc=%h expect(old_pc+4)=%h imm_ext=%h PC=%h", $time, v0x62b513f89740_0, v0x62b513f89820_0, v0x62b513f86630_0, v0x62b513f89680_0, v0x62b513f86460_0, v0x62b513f86720_0 {0 0 0};
    %load/vec4 v0x62b513f89820_0;
    %load/vec4 v0x62b513f89680_0;
    %cmp/e;
    %jmp/0xz  T_22.12, 6;
    %vpi_call 2 91 "$display", "%0t JAL status: RETURN OK", $time {0 0 0};
    %jmp T_22.13;
T_22.12 ;
    %vpi_call 2 93 "$display", "%0t JAL status: RETURN MISMATCH", $time {0 0 0};
T_22.13 ;
T_22.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x62b513f899c0_0, 0, 32;
T_22.14 ;
    %load/vec4 v0x62b513f899c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_22.15, 5;
    %ix/getv/s 4, v0x62b513f899c0_0;
    %load/vec4a v0x62b513f82bb0, 4;
    %ix/getv/s 4, v0x62b513f899c0_0;
    %store/vec4a v0x62b513f89900, 4, 0;
    %load/vec4 v0x62b513f899c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x62b513f899c0_0, 0, 32;
    %jmp T_22.14;
T_22.15 ;
T_22.2 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x62b513f59e00;
T_23 ;
    %wait E_0x62b513f87a80;
    %load/vec4 v0x62b513f89aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x62b513f7c340_0;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call 2 104 "$display", "%0t STORE: MEM[%h] <- %h (from rs2)", $time, v0x62b513f85ef0_0, v0x62b513f873e0_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "Single_Cycle_Top.v";
    "Controller.v";
    "ALU_Decoder.v";
    "main_fsm.v";
    "Instr_Decoder.v";
    "datapath.v";
    "flopenr.v";
    "mux2.v";
    "ALU.v";
    "flopr.v";
    "Sign_Extend.v";
    "mux3.v";
    "Register_File.v";
    "mem.v";
