// Seed: 1771849739
macromodule module_0 (
    output wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input uwire id_5
);
  id_7(
      1, (id_2), !1'b0 ** id_5
  );
  wire id_8;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output wor   id_2,
    output logic id_3
);
  final begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_1
  );
  assign modCall_1.type_2 = 0;
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_6 = id_6;
  wire  id_7;
  uwire id_8 = id_4;
  wire  id_9;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
  if (id_3) begin : LABEL_0
    wire id_10;
  end
  module_2 modCall_1 (
      id_2,
      id_6,
      id_5,
      id_9,
      id_5
  );
endmodule
