Loading plugins phase: Elapsed time ==> 0s.296ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -d CY8C4245AXI-483 -s C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.676ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.070ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BeoM_display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 BeoM_display.v -verilog
======================================================================

======================================================================
Compiling:  BeoM_display.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 BeoM_display.v -verilog
======================================================================

======================================================================
Compiling:  BeoM_display.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 -verilog BeoM_display.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Sep 13 19:30:20 2020


======================================================================
Compiling:  BeoM_display.v
Program  :   vpp
Options  :    -yv2 -q10 BeoM_display.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Sep 13 19:30:20 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BeoM_display.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BeoM_display.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 -verilog BeoM_display.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Sep 13 19:30:20 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\codegentemp\BeoM_display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\codegentemp\BeoM_display.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  BeoM_display.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 -verilog BeoM_display.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Sep 13 19:30:20 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\codegentemp\BeoM_display.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\codegentemp\BeoM_display.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPIS:Net_1257\
	\SPIS:uncfg_rx_irq\
	\SPIS:Net_1099\
	\SPIS:Net_1258\
	Net_1153
	Net_1695
	Net_1696
	Net_1697
	Net_1698
	Net_1166
	Net_1167
	Net_1170
	Net_1173
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_1131
	Net_1140
	Net_1141
	Net_1142
	Net_1143
	Net_1144
	Net_1145
	Net_1146
	Net_1148
	Net_1151
	\DISPLAY_Timer:TimerUDB:ctrl_ten\
	\DISPLAY_Timer:TimerUDB:ctrl_cmode_0\
	\DISPLAY_Timer:TimerUDB:ctrl_tmode_1\
	\DISPLAY_Timer:TimerUDB:ctrl_tmode_0\
	\DISPLAY_Timer:TimerUDB:ctrl_ic_1\
	\DISPLAY_Timer:TimerUDB:ctrl_ic_0\
	Net_1633
	\DISPLAY_Timer:TimerUDB:zeros_3\
	\DISPLAY_Timer:TimerUDB:zeros_2\


Deleted 36 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPIS:miso_m_wire\ to \SPIS:rx_wire\
Aliasing \SPIS:cts_wire\ to \SPIS:rx_wire\
Aliasing zero to \SPIS:rx_wire\
Aliasing one to tmpOE__MOSI_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__MOSI_net_0
Aliasing tmpOE__SS_net_0 to tmpOE__MOSI_net_0
Aliasing \UART:select_s_wire\ to \SPIS:rx_wire\
Aliasing \UART:sclk_s_wire\ to \SPIS:rx_wire\
Aliasing \UART:mosi_s_wire\ to \SPIS:rx_wire\
Aliasing \UART:miso_m_wire\ to \SPIS:rx_wire\
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__MOSI_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__MOSI_net_0
Aliasing \UART:cts_wire\ to \SPIS:rx_wire\
Aliasing \DISPLAY_Timer:TimerUDB:ctrl_cmode_1\ to \SPIS:rx_wire\
Aliasing \DISPLAY_Timer:TimerUDB:trigger_enable\ to tmpOE__MOSI_net_0
Aliasing \DISPLAY_Timer:TimerUDB:status_6\ to \SPIS:rx_wire\
Aliasing \DISPLAY_Timer:TimerUDB:status_5\ to \SPIS:rx_wire\
Aliasing \DISPLAY_Timer:TimerUDB:status_4\ to \SPIS:rx_wire\
Aliasing \DISPLAY_Timer:TimerUDB:status_0\ to \DISPLAY_Timer:TimerUDB:tc_i\
Aliasing tmpOE__MISO_net_0 to tmpOE__MOSI_net_0
Aliasing tmpOE__Push_button_net_0 to tmpOE__MOSI_net_0
Aliasing tmpOE__PSoC_LED_net_0 to tmpOE__MOSI_net_0
Aliasing \DISPLAY_Timer:TimerUDB:capture_last\\D\ to \SPIS:rx_wire\
Aliasing \DISPLAY_Timer:TimerUDB:capture_out_reg_i\\D\ to \DISPLAY_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \SPIS:select_s_wire\[2] = Net_1706[3]
Removing Lhs of wire \SPIS:Net_1170\[7] = \SPIS:Net_847\[1]
Removing Lhs of wire \SPIS:sclk_s_wire\[8] = Net_1705[9]
Removing Lhs of wire \SPIS:mosi_s_wire\[10] = Net_1704[11]
Removing Lhs of wire \SPIS:miso_m_wire\[12] = \SPIS:rx_wire\[4]
Removing Lhs of wire \SPIS:cts_wire\[17] = \SPIS:rx_wire\[4]
Removing Rhs of wire Net_1700[40] = \SPIS:miso_s_wire\[27]
Removing Rhs of wire zero[45] = \SPIS:rx_wire\[4]
Removing Lhs of wire one[48] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire tmpOE__SCLK_net_0[51] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire tmpOE__SS_net_0[58] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire \UART:select_s_wire\[64] = zero[45]
Removing Rhs of wire \UART:rx_wire\[65] = \UART:Net_1268\[66]
Removing Lhs of wire \UART:Net_1170\[69] = \UART:Net_847\[63]
Removing Lhs of wire \UART:sclk_s_wire\[70] = zero[45]
Removing Lhs of wire \UART:mosi_s_wire\[71] = zero[45]
Removing Lhs of wire \UART:miso_m_wire\[72] = zero[45]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[74] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[83] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire \UART:cts_wire\[87] = zero[45]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:ctrl_enable\[128] = \DISPLAY_Timer:TimerUDB:control_7\[120]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:ctrl_cmode_1\[130] = zero[45]
Removing Rhs of wire \DISPLAY_Timer:TimerUDB:timer_enable\[139] = \DISPLAY_Timer:TimerUDB:runmode_enable\[152]
Removing Rhs of wire \DISPLAY_Timer:TimerUDB:run_mode\[140] = \DISPLAY_Timer:TimerUDB:hwEnable_reg\[141]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:trigger_enable\[143] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:tc_i\[145] = \DISPLAY_Timer:TimerUDB:status_tc\[142]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:hwEnable\[147] = \DISPLAY_Timer:TimerUDB:control_7\[120]
Removing Rhs of wire Net_1658[148] = \DISPLAY_Timer:TimerUDB:tc_reg_i\[146]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:capt_fifo_load_int\[151] = \DISPLAY_Timer:TimerUDB:capt_fifo_load\[138]
Removing Rhs of wire Net_1638[153] = cydff_3[249]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:status_6\[156] = zero[45]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:status_5\[157] = zero[45]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:status_4\[158] = zero[45]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:status_0\[159] = \DISPLAY_Timer:TimerUDB:status_tc\[142]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:status_1\[160] = \DISPLAY_Timer:TimerUDB:capt_fifo_load\[138]
Removing Rhs of wire \DISPLAY_Timer:TimerUDB:status_2\[161] = \DISPLAY_Timer:TimerUDB:fifo_full\[162]
Removing Rhs of wire \DISPLAY_Timer:TimerUDB:status_3\[163] = \DISPLAY_Timer:TimerUDB:fifo_nempty\[164]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:cs_addr_2\[166] = Net_1638[153]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:cs_addr_1\[167] = \DISPLAY_Timer:TimerUDB:trig_reg\[155]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:cs_addr_0\[168] = \DISPLAY_Timer:TimerUDB:per_zero\[144]
Removing Lhs of wire tmpOE__MISO_net_0[251] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire tmpOE__Push_button_net_0[257] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire tmpOE__PSoC_LED_net_0[264] = tmpOE__MOSI_net_0[44]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:capture_last\\D\[270] = zero[45]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:hwEnable_reg\\D\[271] = \DISPLAY_Timer:TimerUDB:control_7\[120]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:tc_reg_i\\D\[272] = \DISPLAY_Timer:TimerUDB:status_tc\[142]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:capture_out_reg_i\\D\[273] = \DISPLAY_Timer:TimerUDB:capt_fifo_load\[138]
Removing Lhs of wire cydff_3D[276] = Net_1658[148]

------------------------------------------------------
Aliased 0 equations, 48 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__MOSI_net_0' (cost = 0):
tmpOE__MOSI_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\DISPLAY_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\DISPLAY_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\DISPLAY_Timer:TimerUDB:status_tc\' (cost = 3):
\DISPLAY_Timer:TimerUDB:status_tc\ <= ((\DISPLAY_Timer:TimerUDB:run_mode\ and \DISPLAY_Timer:TimerUDB:per_zero\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \DISPLAY_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:capt_fifo_load\[138] = zero[45]
Removing Lhs of wire \DISPLAY_Timer:TimerUDB:trig_reg\[155] = \DISPLAY_Timer:TimerUDB:timer_enable\[139]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -dcpsoc3 BeoM_display.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.059ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.3.0.1445, Family: PSoC3, Started at: Sunday, 13 September 2020 19:30:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Ala\Desktop\Cypress\BeoM_display.cydsn\BeoM_display.cyprj -d CY8C4245AXI-483 BeoM_display.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \DISPLAY_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \DISPLAY_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'SPIS_SCBCLK'. Signal=\SPIS:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff3\
    Digital Clock 0: Automatic-assigning  clock 'SwClock'. Fanout=3, Signal=Net_1656_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \DISPLAY_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            fb => Net_1704 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            fb => Net_1705 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            fb => Net_1706 ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            pin_input => Net_1700 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Push_button(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Push_button(0)__PA ,
            pad => Push_button(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PSoC_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PSoC_LED(0)__PA ,
            pad => PSoC_LED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\DISPLAY_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DISPLAY_Timer:TimerUDB:run_mode\ * 
              \DISPLAY_Timer:TimerUDB:per_zero\
        );
        Output = \DISPLAY_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\DISPLAY_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DISPLAY_Timer:TimerUDB:control_7\
        );
        Output = \DISPLAY_Timer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_1658, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DISPLAY_Timer:TimerUDB:run_mode\ * 
              \DISPLAY_Timer:TimerUDB:per_zero\
        );
        Output = Net_1658 (fanout=1)

    MacroCell: Name=\DISPLAY_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DISPLAY_Timer:TimerUDB:control_7\ * 
              !\DISPLAY_Timer:TimerUDB:timer_enable\ * !Net_1638 * 
              !\DISPLAY_Timer:TimerUDB:trig_disable\
            + \DISPLAY_Timer:TimerUDB:control_7\ * 
              !\DISPLAY_Timer:TimerUDB:run_mode\ * !Net_1638 * 
              !\DISPLAY_Timer:TimerUDB:trig_disable\
            + \DISPLAY_Timer:TimerUDB:control_7\ * 
              !\DISPLAY_Timer:TimerUDB:per_zero\ * !Net_1638 * 
              !\DISPLAY_Timer:TimerUDB:trig_disable\
        );
        Output = \DISPLAY_Timer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\DISPLAY_Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DISPLAY_Timer:TimerUDB:timer_enable\ * 
              \DISPLAY_Timer:TimerUDB:run_mode\ * 
              \DISPLAY_Timer:TimerUDB:per_zero\ * !Net_1638
            + !Net_1638 * \DISPLAY_Timer:TimerUDB:trig_disable\
        );
        Output = \DISPLAY_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=Net_1638, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1658
        );
        Output = Net_1638 (fanout=5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1656_digital ,
            cs_addr_2 => Net_1638 ,
            cs_addr_1 => \DISPLAY_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \DISPLAY_Timer:TimerUDB:per_zero\ ,
            chain_out => \DISPLAY_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1656_digital ,
            cs_addr_2 => Net_1638 ,
            cs_addr_1 => \DISPLAY_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \DISPLAY_Timer:TimerUDB:per_zero\ ,
            z0_comb => \DISPLAY_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \DISPLAY_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \DISPLAY_Timer:TimerUDB:status_2\ ,
            chain_in => \DISPLAY_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\DISPLAY_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1638 ,
            clock => Net_1656_digital ,
            status_3 => \DISPLAY_Timer:TimerUDB:status_3\ ,
            status_2 => \DISPLAY_Timer:TimerUDB:status_2\ ,
            status_0 => \DISPLAY_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1644 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1656_digital ,
            control_7 => \DISPLAY_Timer:TimerUDB:control_7\ ,
            control_6 => \DISPLAY_Timer:TimerUDB:control_6\ ,
            control_5 => \DISPLAY_Timer:TimerUDB:control_5\ ,
            control_4 => \DISPLAY_Timer:TimerUDB:control_4\ ,
            control_3 => \DISPLAY_Timer:TimerUDB:control_3\ ,
            control_2 => \DISPLAY_Timer:TimerUDB:control_2\ ,
            control_1 => \DISPLAY_Timer:TimerUDB:control_1\ ,
            control_0 => \DISPLAY_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SPIS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1154 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DISPLAY_Timer_INT
        PORT MAP (
            interrupt => Net_1644 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    8 :   28 :   36 : 22.22 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    6 :   26 :   32 : 18.75 %
  Unique P-terms              :    8 :   56 :   64 : 12.50 %
  Total P-terms               :    9 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.206ms
Tech Mapping phase: Elapsed time ==> 0s.239ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
MOSI(0)                             : [IOP=(3)][IoId=(0)]                
SCLK(0)                             : [IOP=(3)][IoId=(2)]                
SS(0)                               : [IOP=(3)][IoId=(3)]                
\UART:tx(0)\                        : [IOP=(4)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(4)][IoId=(0)]                
MISO(0)                             : [IOP=(3)][IoId=(1)]                
Push_button(0)                      : [IOP=(0)][IoId=(7)]                
PSoC_LED(0)                         : [IOP=(1)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\SPIS:SCB\                          : SCB_[FFB(SCB,1)]                   
\UART:SCB\                          : SCB_[FFB(SCB,0)]                   

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.1836151s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.398ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0012847 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.00
                   Pterms :            4.50
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       3.50 :       3.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1638, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1658
        );
        Output = Net_1638 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DISPLAY_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \DISPLAY_Timer:TimerUDB:control_7\ * 
              !\DISPLAY_Timer:TimerUDB:timer_enable\ * !Net_1638 * 
              !\DISPLAY_Timer:TimerUDB:trig_disable\
            + \DISPLAY_Timer:TimerUDB:control_7\ * 
              !\DISPLAY_Timer:TimerUDB:run_mode\ * !Net_1638 * 
              !\DISPLAY_Timer:TimerUDB:trig_disable\
            + \DISPLAY_Timer:TimerUDB:control_7\ * 
              !\DISPLAY_Timer:TimerUDB:per_zero\ * !Net_1638 * 
              !\DISPLAY_Timer:TimerUDB:trig_disable\
        );
        Output = \DISPLAY_Timer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\DISPLAY_Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \DISPLAY_Timer:TimerUDB:timer_enable\ * 
              \DISPLAY_Timer:TimerUDB:run_mode\ * 
              \DISPLAY_Timer:TimerUDB:per_zero\ * !Net_1638
            + !Net_1638 * \DISPLAY_Timer:TimerUDB:trig_disable\
        );
        Output = \DISPLAY_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1658, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DISPLAY_Timer:TimerUDB:run_mode\ * 
              \DISPLAY_Timer:TimerUDB:per_zero\
        );
        Output = Net_1658 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\DISPLAY_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1656_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DISPLAY_Timer:TimerUDB:control_7\
        );
        Output = \DISPLAY_Timer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\DISPLAY_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \DISPLAY_Timer:TimerUDB:run_mode\ * 
              \DISPLAY_Timer:TimerUDB:per_zero\
        );
        Output = \DISPLAY_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1656_digital ,
        cs_addr_2 => Net_1638 ,
        cs_addr_1 => \DISPLAY_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \DISPLAY_Timer:TimerUDB:per_zero\ ,
        z0_comb => \DISPLAY_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \DISPLAY_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \DISPLAY_Timer:TimerUDB:status_2\ ,
        chain_in => \DISPLAY_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\DISPLAY_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1638 ,
        clock => Net_1656_digital ,
        status_3 => \DISPLAY_Timer:TimerUDB:status_3\ ,
        status_2 => \DISPLAY_Timer:TimerUDB:status_2\ ,
        status_0 => \DISPLAY_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1644 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\DISPLAY_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1656_digital ,
        control_7 => \DISPLAY_Timer:TimerUDB:control_7\ ,
        control_6 => \DISPLAY_Timer:TimerUDB:control_6\ ,
        control_5 => \DISPLAY_Timer:TimerUDB:control_5\ ,
        control_4 => \DISPLAY_Timer:TimerUDB:control_4\ ,
        control_3 => \DISPLAY_Timer:TimerUDB:control_3\ ,
        control_2 => \DISPLAY_Timer:TimerUDB:control_2\ ,
        control_1 => \DISPLAY_Timer:TimerUDB:control_1\ ,
        control_0 => \DISPLAY_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
datapathcell: Name =\DISPLAY_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1656_digital ,
        cs_addr_2 => Net_1638 ,
        cs_addr_1 => \DISPLAY_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \DISPLAY_Timer:TimerUDB:per_zero\ ,
        chain_out => \DISPLAY_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \DISPLAY_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DISPLAY_Timer_INT
        PORT MAP (
            interrupt => Net_1644 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\SPIS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1154 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = Push_button(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Push_button(0)__PA ,
        pad => Push_button(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = PSoC_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PSoC_LED(0)__PA ,
        pad => PSoC_LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        fb => Net_1704 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        pin_input => Net_1700 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        fb => Net_1705 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        fb => Net_1706 ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \SPIS:Net_847_ff2\ ,
            ff_div_3 => \UART:Net_847_ff3\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff3\ ,
            interrupt => Net_1132 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_1135 ,
            tr_rx_req => Net_1134 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPIS:SCB\
        PORT MAP (
            clock => \SPIS:Net_847_ff2\ ,
            interrupt => Net_1154 ,
            uart_tx => \SPIS:tx_wire\ ,
            uart_rts => \SPIS:rts_wire\ ,
            mosi_m => \SPIS:mosi_m_wire\ ,
            select_m_3 => \SPIS:select_m_wire_3\ ,
            select_m_2 => \SPIS:select_m_wire_2\ ,
            select_m_1 => \SPIS:select_m_wire_1\ ,
            select_m_0 => \SPIS:select_m_wire_0\ ,
            sclk_m => \SPIS:sclk_m_wire\ ,
            mosi_s => Net_1704 ,
            miso_s => Net_1700 ,
            select_s => Net_1706 ,
            sclk_s => Net_1705 ,
            tr_tx_req => Net_1157 ,
            tr_rx_req => Net_1156 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: empty
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_1656_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-------------------
   0 |   7 |     * |      NONE |      RES_PULL_UP | Push_button(0) | 
-----+-----+-------+-----------+------------------+----------------+-------------------
   1 |   6 |     * |      NONE |         CMOS_OUT |    PSoC_LED(0) | 
-----+-----+-------+-----------+------------------+----------------+-------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |        MOSI(0) | FB(Net_1704)
     |   1 |     * |      NONE |         CMOS_OUT |        MISO(0) | In(Net_1700)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        SCLK(0) | FB(Net_1705)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |          SS(0) | FB(Net_1706)
-----+-----+-------+-----------+------------------+----------------+-------------------
   4 |   0 |     * |      NONE |     HI_Z_DIGITAL |   \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |   \UART:tx(0)\ | In(\UART:tx_wire\)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.069ms
Digital Placement phase: Elapsed time ==> 1s.246ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.3\PSoC Creator\dev\psoc4/psoc4a/route_arch-rrg.cydata" --vh2-path "BeoM_display_r.vh2" --pcf-path "BeoM_display.pco" --des-name "BeoM_display" --dsf-path "BeoM_display.dsf" --sdc-path "BeoM_display.sdc" --lib-path "BeoM_display_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.026ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.032ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in BeoM_display_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.442ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.000ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.000ms
API generation phase: Elapsed time ==> 2s.648ms
Dependency generation phase: Elapsed time ==> 0s.013ms
Cleanup phase: Elapsed time ==> 0s.005ms
