<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>DS on Buezwqwg</title><link>https://buezw.github.io/tags/ds/</link><description>Recent content in DS on Buezwqwg</description><generator>Hugo -- gohugo.io</generator><language>en</language><managingEditor>youremail@example.com (Buezwqwg)</managingEditor><webMaster>youremail@example.com (Buezwqwg)</webMaster><copyright>© 2025 Buezwqwg</copyright><lastBuildDate>Sun, 05 Oct 2025 00:00:00 +0000</lastBuildDate><atom:link href="https://buezw.github.io/tags/ds/index.xml" rel="self" type="application/rss+xml"/><item><title>Digital Systems</title><link>https://buezw.github.io/docs/uoft/digital-systems/</link><pubDate>Sun, 05 Oct 2025 00:00:00 +0000</pubDate><author>youremail@example.com (Buezwqwg)</author><guid>https://buezw.github.io/docs/uoft/digital-systems/</guid><description/></item><item><title>DS 2. Circuit Module &amp; Verilog</title><link>https://buezw.github.io/docs/uoft/digital-systems/ds2.circuitmoduleverilog/</link><pubDate>Sun, 05 Oct 2025 00:00:00 +0000</pubDate><author>youremail@example.com (Buezwqwg)</author><guid>https://buezw.github.io/docs/uoft/digital-systems/ds2.circuitmoduleverilog/</guid><description>&lt;h1 class="relative group">DS2.CircuitModule&amp;amp;Verilog
&lt;div id="ds2circuitmoduleverilog" class="anchor">&lt;/div>
&lt;span
class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100">
&lt;a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700"
style="text-decoration-line: none !important;" href="#ds2circuitmoduleverilog" aria-label="Anchor">#&lt;/a>
&lt;/span>
&lt;/h1>
&lt;p>| Last Edit: 10/5/25&lt;/p>
&lt;h2 class="relative group">NAND and NOR Logic Networks
&lt;div id="nand-and-nor-logic-networks" class="anchor">&lt;/div>
&lt;span
class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100">
&lt;a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700"
style="text-decoration-line: none !important;" href="#nand-and-nor-logic-networks" aria-label="Anchor">#&lt;/a>
&lt;/span>
&lt;/h2>
&lt;ul>
&lt;li>这两个都是在最后的结果上加 NOT 的 Logic Network&lt;/li>
&lt;/ul>
&lt;h3 class="relative group">NAND
&lt;div id="nand" class="anchor">&lt;/div>
&lt;span
class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100">
&lt;a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700"
style="text-decoration-line: none !important;" href="#nand" aria-label="Anchor">#&lt;/a>
&lt;/span>
&lt;/h3>
&lt;ul>
&lt;li>先 AND 再 NOT，写作 \(\overline {A\cdot B}\)&lt;/li>
&lt;/ul>
&lt;p>
&lt;figure>
&lt;img
class="my-0 rounded-md"
loading="lazy"
srcset="
/docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu4140601952310014763.png 330w,
/docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu1692580872938088718.png 660w,
/docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu7012519630649372123.png 1024w,
/docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu309876066352639045.png 2x"
src="https://buezw.github.io/docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu1692580872938088718.png"
alt="image.png"
/>
&lt;/figure>
&lt;/p></description><media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://buezw.github.io/docs/uoft/digital-systems/ds2.circuitmoduleverilog/feature.png"/></item><item><title>DS 1. Introductionto Logic Circuits</title><link>https://buezw.github.io/docs/uoft/digital-systems/ds1.introductiontologiccircuits/</link><pubDate>Thu, 02 Oct 2025 00:00:00 +0000</pubDate><author>youremail@example.com (Buezwqwg)</author><guid>https://buezw.github.io/docs/uoft/digital-systems/ds1.introductiontologiccircuits/</guid><description>&lt;h1 class="relative group">DS1.IntroductiontoLogicCircuits
&lt;div id="ds1introductiontologiccircuits" class="anchor">&lt;/div>
&lt;span
class="absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100">
&lt;a class="group-hover:text-primary-300 dark:group-hover:text-neutral-700"
style="text-decoration-line: none !important;" href="#ds1introductiontologiccircuits" aria-label="Anchor">#&lt;/a>
&lt;/span>
&lt;/h1>
&lt;blockquote>
&lt;p>Last Edit: 10/2/25&lt;/p>
&lt;/blockquote>
&lt;p>计算机中的信息由 Electronic Signals 表示 ，其存在两个 Discrete Values，它们通过 Voltage Levels 电压电平实现，但是称为 Logic Values，0 和 1&lt;/p></description><media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://buezw.github.io/docs/uoft/digital-systems/ds1.introductiontologiccircuits/feature.png"/></item></channel></rss>