<stg><name>fft_filter_wcfo_top_dummy_proc_be</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="2" to="17">
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="3">
<condition id="92">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="4">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="4" to="5">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="5" to="6">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="6" to="7">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="7" to="8">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="8" to="9">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="9" to="10">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="10" to="11">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="11" to="12">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="12" to="13">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="13" to="14">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="14" to="15">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="15" to="16">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="16" to="2">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="17" to="18">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="18" to="19">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="20">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="20" to="21">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="21" to="22">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="22" to="23">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="23" to="24">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk2, [8 x i8]* @str94, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str94, [8 x i8]* @str94, [8 x i8]* @str94)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i64* %input_xk1, [8 x i8]* @str93, i32 0, i32 0, i32 0, i32 0, [8 x i8]* @str93, [8 x i8]* @str93, [8 x i8]* @str93)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %output_xk1, [1 x i8]* @p_str1, [7 x i8]* @p_str5, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i32]* %coefs_cfo_V, [1 x i8]* @p_str1, [7 x i8]* @p_str3, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecMemCore([2048 x i64]* %coefs, [1 x i8]* @p_str1, [12 x i8]* @p_str6, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface([2048 x i64]* %output_xk1, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface([2048 x i32]* %coefs_cfo_V, [10 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %p_Val2_6 = phi i64 [ 0, %0 ], [ %summation_cfo_I_V, %3 ]

]]></node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:1  %i = phi i12 [ 0, %0 ], [ %i_1, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %exitcond = icmp eq i12 %i, -2048

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %i_1 = add i12 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %_ifconv, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge:4  %tmp_9 = zext i12 %i to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:8  %coefs_addr = getelementptr [2048 x i64]* %coefs, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="coefs_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge:9  %coefs_load = load i64* %coefs_addr, align 8

]]></node>
<StgValue><ssdm name="coefs_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="3" op_0_bw="3" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:40  %tmp_14 = call i3 @_ssdm_op_PartSelect.i3.i12.i32.i32(i12 %i, i32 9, i32 11)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:41  %icmp = icmp eq i3 %tmp_14, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:43  br i1 %icmp, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="44" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:5  %input_xk1_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk1)

]]></node>
<StgValue><ssdm name="input_xk1_read"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:6  %p_Val2_3 = trunc i64 %input_xk1_read to i32

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:7  %p_x_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %input_xk1_read, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_x_M_imag_V_read_assign"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>ROM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge:9  %coefs_load = load i64* %coefs_addr, align 8

]]></node>
<StgValue><ssdm name="coefs_load"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
._crit_edge:10  %tmp_11 = trunc i64 %coefs_load to i32

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:11  %p_y_M_imag_V_read_assign = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %coefs_load, i32 32, i32 63)

]]></node>
<StgValue><ssdm name="p_y_M_imag_V_read_assign"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="63" op_0_bw="32">
<![CDATA[
._crit_edge:12  %tmp_1 = sext i32 %tmp_11 to i63

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="63" op_0_bw="32">
<![CDATA[
._crit_edge:13  %tmp_2 = sext i32 %p_Val2_3 to i63

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="63" op_0_bw="32">
<![CDATA[
._crit_edge:14  %tmp_3 = sext i32 %p_y_M_imag_V_read_assign to i63

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="63" op_0_bw="32">
<![CDATA[
._crit_edge:15  %tmp_5 = sext i32 %p_x_M_imag_V_read_assign to i63

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

]]></node>
<StgValue><ssdm name="tmp1_i_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="7" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
._crit_edge:27  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %input_xk1_read, i32 31)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:28  %absI_V = sub i32 0, %p_Val2_3

]]></node>
<StgValue><ssdm name="absI_V"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:29  %tmp_s = select i1 %tmp_13, i32 %absI_V, i32 %p_Val2_3

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:31  %coefs_cfo_V_addr = getelementptr [2048 x i32]* %coefs_cfo_V, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="coefs_cfo_V_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>ROM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge:32  %p_Val2_4 = load i32* %coefs_cfo_V_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:42  %input_xk2_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %input_xk2)

]]></node>
<StgValue><ssdm name="input_xk2_read"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %out_r, i64 %input_xk2_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

]]></node>
<StgValue><ssdm name="tmp1_i_cast"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="6" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="53" op_0_bw="53" op_1_bw="32" op_2_bw="21">
<![CDATA[
._crit_edge:30  %tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i32.i21(i32 %tmp_s, i21 0)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="2">
<core>ROM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge:32  %p_Val2_4 = load i32* %coefs_cfo_V_addr, align 4

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="53" op_0_bw="53" op_1_bw="32" op_2_bw="21">
<![CDATA[
._crit_edge:33  %tmp_6 = call i53 @_ssdm_op_BitConcatenate.i53.i32.i21(i32 %p_Val2_4, i21 0)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="106" op_0_bw="53">
<![CDATA[
._crit_edge:34  %OP1_V_cast = sext i53 %tmp_4 to i106

]]></node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="106" op_0_bw="53">
<![CDATA[
._crit_edge:35  %OP2_V_cast = sext i53 %tmp_6 to i106

]]></node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="13" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

]]></node>
<StgValue><ssdm name="tmp1_i_cast"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="5" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="12" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="80" st_id="6" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

]]></node>
<StgValue><ssdm name="tmp1_i_cast"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="4" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="11" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="85" st_id="7" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

]]></node>
<StgValue><ssdm name="tmp1_i_cast"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="3" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="10" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

]]></node>
<StgValue><ssdm name="tmp1_i_cast"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="9" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:16  %tmp1_i_cast = mul i63 %tmp_1, %tmp_2

]]></node>
<StgValue><ssdm name="tmp1_i_cast"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:17  %tmp_2_i_cast = mul i63 %tmp_3, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_2_i_cast"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:18  %p_Val2_s = sub i63 %tmp1_i_cast, %tmp_2_i_cast

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:19  %p_r_M_real_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_s, i32 31, i32 62)

]]></node>
<StgValue><ssdm name="p_r_M_real_V"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:20  %tmp_1_i_cast = mul i63 %tmp_3, %tmp_2

]]></node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="7">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:21  %tmp_3_i_cast = mul i63 %tmp_1, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_3_i_cast"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
._crit_edge:22  %p_Val2_2 = add i63 %tmp_1_i_cast, %tmp_3_i_cast

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="32" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:23  %p_r_M_imag_V = call i32 @_ssdm_op_PartSelect.i32.i63.i32.i32(i63 %p_Val2_2, i32 31, i32 62)

]]></node>
<StgValue><ssdm name="p_r_M_imag_V"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="8" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:24  %output_xk1_addr = getelementptr [2048 x i64]* %output_xk1, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="output_xk1_addr"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:25  %output_xk1_M_imag_V_addr = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_r_M_imag_V, i32 %p_r_M_real_V)

]]></node>
<StgValue><ssdm name="output_xk1_M_imag_V_addr"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="64" op_1_bw="11">
<![CDATA[
._crit_edge:26  store i64 %output_xk1_M_imag_V_addr, i64* %output_xk1_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="10" stage="7" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="6" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="5" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="110" st_id="13" stage="4" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="111" st_id="14" stage="3" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="112" st_id="15" stage="2" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
._crit_edge:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="13">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="106" op_0_bw="106" op_1_bw="106">
<![CDATA[
._crit_edge:36  %p_Val2_5 = mul i106 %OP2_V_cast, %OP1_V_cast

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="54" op_0_bw="54" op_1_bw="106" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:37  %tmp_7 = call i54 @_ssdm_op_PartSelect.i54.i106.i32.i32(i106 %p_Val2_5, i32 52, i32 105)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="54">
<![CDATA[
._crit_edge:38  %p_Val2_7 = sext i54 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:39  %summation_cfo_I_V = add i64 %p_Val2_7, %p_Val2_6

]]></node>
<StgValue><ssdm name="summation_cfo_I_V"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str, i32 %tmp)

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:0  %tmp_8 = icmp eq i64 %p_Val2_6, 0

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="125" st_id="18" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="126" st_id="19" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="127" st_id="20" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="128" st_id="21" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="129" st_id="22" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="130" st_id="23" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:1  %dp_1 = sitofp i64 %p_Val2_6 to float

]]></node>
<StgValue><ssdm name="dp_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="131" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2  %res_V_1 = bitcast float %dp_1 to i32

]]></node>
<StgValue><ssdm name="res_V_1"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:3  %exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %res_V_1, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="exp_V"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %exp_V_2 = add i8 %exp_V, -52

]]></node>
<StgValue><ssdm name="exp_V_2"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:5  %p_Result_s = call i32 @llvm.part.set.i32.i8(i32 %res_V_1, i8 %exp_V_2, i32 23, i32 30) nounwind

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:6  %dp = bitcast i32 %p_Result_s to float

]]></node>
<StgValue><ssdm name="dp"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %p_0_i = select i1 %tmp_8, float 0.000000e+00, float %dp

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  call void @_ssdm_op_Write.ap_auto.volatile.floatP(float* %cfoIout, float %p_0_i)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0">
<![CDATA[
_ifconv:9  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
