$date
  Mon Apr 29 16:37:29 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " output_b0 $end
$var reg 1 # output_b1 $end
$scope module uut $end
$var reg 1 $ clk $end
$var reg 1 % output_b0 $end
$var reg 1 & output_b1 $end
$var reg 1 ' int_clk $end
$var reg 1 ( signal_for_and $end
$var reg 1 ) y $end
$scope module b0 $end
$var reg 1 * t $end
$var reg 1 + clk $end
$var reg 1 , reset $end
$var reg 1 - q $end
$var reg 1 . nq $end
$var reg 1 / qtemp $end
$var reg 1 0 nqtemp $end
$upscope $end
$scope module b1 $end
$var reg 1 1 t $end
$var reg 1 2 clk $end
$var reg 1 3 reset $end
$var reg 1 4 q $end
$var reg 1 5 nq $end
$var reg 1 6 qtemp $end
$var reg 1 7 nqtemp $end
$upscope $end
$scope module and_sklop $end
$var reg 1 8 a $end
$var reg 1 9 b $end
$var reg 1 : y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
1'
1(
0)
1*
0+
0,
0-
1.
0/
10
11
12
03
04
15
06
17
18
09
0:
#500000
1!
1"
1$
1%
0'
1+
1-
0.
1/
00
02
#1000000
0!
0$
0+
#1500000
1!
0"
1#
1$
0%
1&
1'
0(
1+
0-
1.
0/
10
12
14
05
16
07
08
#2000000
0!
0$
0+
#2500000
1!
1"
1$
1%
0'
1+
1-
0.
1/
00
02
#3000000
0!
0$
0+
#3500000
1!
0"
0#
1$
0%
0&
1'
1(
1+
0-
1.
0/
10
12
04
15
06
17
18
#4000000
0!
0$
0+
#4500000
1!
1"
1$
1%
0'
1+
1-
0.
1/
00
02
#5000000
0!
0$
0+
#5500000
1!
0"
1#
1$
0%
1&
1'
0(
1+
0-
1.
0/
10
12
14
05
16
07
08
#6000000
0!
0$
0+
#6500000
1!
1"
1$
1%
0'
1+
1-
0.
1/
00
02
#7000000
0!
0$
0+
#7500000
1!
0"
0#
1$
0%
0&
1'
1(
1+
0-
1.
0/
10
12
04
15
06
17
18
#8000000
0!
0$
0+
#8500000
1!
1"
1$
1%
0'
1+
1-
0.
1/
00
02
#9000000
0!
0$
0+
#9500000
1!
0"
1#
1$
0%
1&
1'
0(
1+
0-
1.
0/
10
12
14
05
16
07
08
#10000000
