// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module DataCache(	// ventus/src/L1Cache/DCache/DCache.scala:167:7
  input         clock,	// ventus/src/L1Cache/DCache/DCache.scala:167:7
                reset,	// ventus/src/L1Cache/DCache/DCache.scala:167:7
  output        io_coreReq_ready,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_valid,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [2:0]  io_coreReq_bits_instrId,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_opcode,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_param,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [16:0] io_coreReq_bits_tag,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [7:0]  io_coreReq_bits_setIdx,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_0_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_0_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_0_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_1_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_1_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_1_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_2_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_2_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_2_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_3_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_3_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_3_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_4_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_4_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_4_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_5_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_5_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_5_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_6_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_6_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_6_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_7_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_7_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_7_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_8_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_8_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_8_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_9_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_9_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_9_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_10_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_10_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_10_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_11_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_11_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_11_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_12_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_12_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_12_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_13_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_13_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_13_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_14_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_14_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_14_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_15_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_15_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_15_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_16_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_16_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_16_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_17_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_17_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_17_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_18_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_18_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_18_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_19_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_19_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_19_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_20_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_20_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_20_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_21_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_21_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_21_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_22_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_22_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_22_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_23_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_23_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_23_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_24_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_24_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_24_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_25_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_25_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_25_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_26_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_26_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_26_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_27_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_27_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_27_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_28_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_28_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_28_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_29_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_29_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_29_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_30_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_30_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_30_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreReq_bits_perLaneAddr_31_activeMask,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [4:0]  io_coreReq_bits_perLaneAddr_31_blockOffset,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [3:0]  io_coreReq_bits_perLaneAddr_31_wordOffset1H,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [31:0] io_coreReq_bits_data_0,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_1,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_2,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_3,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_4,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_5,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_6,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_7,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_8,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_9,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_10,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_11,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_12,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_13,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_14,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_15,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_16,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_17,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_18,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_19,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_20,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_21,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_22,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_23,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_24,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_25,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_26,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_27,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_28,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_29,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_30,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_data_31,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_spike_info_pc,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreReq_bits_spike_info_vaddr,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_coreRsp_ready,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output        io_coreRsp_valid,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output [2:0]  io_coreRsp_bits_instrId,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output [31:0] io_coreRsp_bits_data_0,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_1,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_2,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_3,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_4,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_5,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_6,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_7,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_8,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_9,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_10,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_11,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_12,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_13,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_14,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_15,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_16,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_17,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_18,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_19,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_20,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_21,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_22,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_23,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_24,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_25,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_26,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_27,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_28,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_29,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_30,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_data_31,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output        io_coreRsp_bits_activeMask_0,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_1,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_2,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_3,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_4,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_5,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_6,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_7,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_8,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_9,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_10,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_11,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_12,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_13,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_14,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_15,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_16,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_17,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_18,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_19,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_20,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_21,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_22,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_23,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_24,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_25,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_26,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_27,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_28,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_29,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_30,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_coreRsp_bits_activeMask_31,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_ready,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_memRsp_valid,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [2:0]  io_memRsp_bits_d_opcode,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [12:0] io_memRsp_bits_d_source,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input  [31:0] io_memRsp_bits_d_addr,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_0,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_1,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_2,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_3,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_4,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_5,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_6,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_7,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_8,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_9,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_10,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_11,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_12,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_13,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_14,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_15,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_16,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_17,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_18,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_19,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_20,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_21,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_22,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_23,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_24,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_25,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_26,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_27,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_28,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_29,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_30,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memRsp_bits_d_data_31,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  input         io_memReq_ready,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output        io_memReq_valid,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output [2:0]  io_memReq_bits_a_opcode,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_param,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output [31:0] io_memReq_bits_a_addr,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_0,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_1,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_2,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_3,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_4,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_5,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_6,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_7,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_8,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_9,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_10,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_11,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_12,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_13,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_14,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_15,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_16,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_17,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_18,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_19,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_20,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_21,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_22,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_23,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_24,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_25,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_26,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_27,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_28,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_29,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_30,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_data_31,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output [3:0]  io_memReq_bits_a_mask_0,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_1,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_2,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_3,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_4,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_5,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_6,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_7,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_8,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_9,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_10,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_11,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_12,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_13,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_14,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_15,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_16,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_17,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_18,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_19,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_20,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_21,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_22,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_23,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_24,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_25,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_26,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_27,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_28,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_29,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_30,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_a_mask_31,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output [31:0] io_memReq_bits_spike_info_pc,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
                io_memReq_bits_spike_info_vaddr,	// ventus/src/L1Cache/DCache/DCache.scala:168:14
  output [12:0] io_memReq_bits_a_source	// ventus/src/L1Cache/DCache/DCache.scala:168:14
);

  wire [2:0]        coreRspFromMemReq_instrId;	// ventus/src/L1Cache/DCache/DCache.scala:910:29
  wire              _memReq_Q_io_deq_ready_T_2;	// ventus/src/L1Cache/DCache/DCache.scala:866:64
  wire              coreRsp_st2_valid_from_memReq;	// ventus/src/L1Cache/DCache/DCache.scala:816:99
  reg               coreRsp_st2_valid_from_memRsp_r;	// ventus/src/L1Cache/DCache/DCache.scala:744:45
  wire              _readHit_st2_io_deq_ready_T_2;	// ventus/src/L1Cache/DCache/DCache.scala:737:97
  wire              _coreRsp_st2_valid_from_coreReq_Reg_io_deq_ready_T_2;	// ventus/src/L1Cache/DCache/DCache.scala:731:120
  wire              probereadAllocateWriteConflict;	// ventus/src/L1Cache/DCache/DCache.scala:622:54
  wire              tagAllocateWriteReady;	// ventus/src/L1Cache/DCache/DCache.scala:571:37, :572:27, :574:27
  wire              _memRsp_Q_io_deq_ready_T_4;	// ventus/src/L1Cache/DCache/DCache.scala:545:62
  wire              coreReq_st1_ready;	// ventus/src/L1Cache/DCache/DCache.scala:442:92, :443:32, :463:60
  wire [24:0]       readMissReq_a_addr_hi;	// ventus/src/L1Cache/DCache/DCache.scala:324:46
  wire              _MshrAccess_io_missReq_valid_T_3;	// ventus/src/L1Cache/DCache/DCache.scala:318:104
  wire              coreReq_st1_valid;	// ventus/src/L1Cache/DCache/DCache.scala:313:47
  wire              coreReqControl_st0_isInvalidate;	// ventus/src/L1Cache/DCache/DCache.scala:287:28
  wire              coreReqControl_st0_isFlush;	// ventus/src/L1Cache/DCache/DCache.scala:287:28
  wire [24:0]       _MshrAccess_io_probe_bits_blockAddr_T;	// ventus/src/L1Cache/DCache/DCache.scala:276:44
  wire              readmiss_sameadd;	// ventus/src/L1Cache/DCache/DCache.scala:258:23
  wire              _coreReqMask_Q_io_deq_bits_0;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_1;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_2;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_3;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_4;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_5;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_6;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_7;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_8;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_9;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_10;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_11;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_12;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_13;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_14;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_15;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_16;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_17;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_18;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_19;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_20;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_21;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_22;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_23;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_24;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_25;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_26;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_27;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_28;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_29;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_30;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire              _coreReqMask_Q_io_deq_bits_31;	// ventus/src/L1Cache/DCache/DCache.scala:902:29
  wire [7:0]        _DataAccessesRRsp_DataAccess_31_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_31_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_31_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_31_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_30_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_30_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_30_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_30_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_29_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_29_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_29_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_29_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_28_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_28_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_28_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_28_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_27_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_27_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_27_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_27_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_26_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_26_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_26_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_26_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_25_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_25_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_25_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_25_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_24_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_24_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_24_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_24_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_23_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_23_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_23_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_23_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_22_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_22_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_22_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_22_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_21_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_21_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_21_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_21_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_20_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_20_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_20_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_20_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_19_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_19_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_19_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_19_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_18_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_18_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_18_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_18_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_17_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_17_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_17_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_17_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_16_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_16_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_16_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_16_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_15_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_15_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_15_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_15_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_14_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_14_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_14_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_14_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_13_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_13_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_13_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_13_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_12_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_12_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_12_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_12_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_11_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_11_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_11_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_11_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_10_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_10_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_10_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_10_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_9_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_9_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_9_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_9_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_8_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_8_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_8_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_8_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_7_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_7_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_7_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_7_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_6_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_6_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_6_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_6_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_5_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_5_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_5_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_5_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_4_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_4_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_4_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_4_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_3_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_3_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_3_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_3_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_2_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_2_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_2_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_2_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_1_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_1_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_1_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_1_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_io_r_resp_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_io_r_resp_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_io_r_resp_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire [7:0]        _DataAccessesRRsp_DataAccess_io_r_resp_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:637:28
  wire              _getBankEn_io_perBankValid_0;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_1;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_2;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_3;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_4;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_5;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_6;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_7;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_8;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_9;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_10;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_11;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_12;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_13;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_14;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_15;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_16;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_17;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_18;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_19;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_20;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_21;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_22;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_23;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_24;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_25;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_26;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_27;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_28;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_29;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_30;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _getBankEn_io_perBankValid_31;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_0;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_1;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_2;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_3;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_4;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_5;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_6;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_7;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_8;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_9;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_10;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_11;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_12;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_13;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_14;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_15;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_16;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_17;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_18;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_19;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_20;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_21;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_22;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_23;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_24;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_25;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_26;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_27;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_28;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_29;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_30;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire [4:0]        _getBankEn_io_perBankBlockIdx_31;	// ventus/src/L1Cache/DCache/DCache.scala:400:25
  wire              _genCtrl_io_control_isRead;	// ventus/src/L1Cache/DCache/DCache.scala:283:23
  wire              _genCtrl_io_control_isWrite;	// ventus/src/L1Cache/DCache/DCache.scala:283:23
  wire              _genCtrl_io_control_isLR;	// ventus/src/L1Cache/DCache/DCache.scala:283:23
  wire              _genCtrl_io_control_isSC;	// ventus/src/L1Cache/DCache/DCache.scala:283:23
  wire              _genCtrl_io_control_isAMO;	// ventus/src/L1Cache/DCache/DCache.scala:283:23
  wire              _genCtrl_io_control_isFlush;	// ventus/src/L1Cache/DCache/DCache.scala:283:23
  wire              _genCtrl_io_control_isInvalidate;	// ventus/src/L1Cache/DCache/DCache.scala:283:23
  wire              _genCtrl_io_control_isWaitMSHR;	// ventus/src/L1Cache/DCache/DCache.scala:283:23
  wire              _readHit_st2_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:249:27
  wire              _readHit_st2_io_deq_bits;	// ventus/src/L1Cache/DCache/DCache.scala:249:27
  wire              _coreRsp_st2_io_enq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [2:0]        _coreRsp_st2_io_deq_bits_instrId;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_isWrite;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire [31:0]       _coreRsp_st2_io_deq_bits_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_0;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_1;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_2;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_3;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_4;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_5;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_6;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_7;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_8;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_9;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_10;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_11;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_12;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_13;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_14;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_15;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_16;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_17;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_18;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_19;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_20;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_21;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_22;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_23;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_24;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_25;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_26;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_27;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_28;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_29;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_30;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreRsp_st2_io_deq_bits_activeMask_31;	// ventus/src/L1Cache/DCache/DCache.scala:246:26
  wire              _coreReqControl_st1_Q_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:232:36
  wire              _coreReqControl_st1_Q_io_deq_bits_isRead;	// ventus/src/L1Cache/DCache/DCache.scala:232:36
  wire              _coreReqControl_st1_Q_io_deq_bits_isWrite;	// ventus/src/L1Cache/DCache/DCache.scala:232:36
  wire              _coreReqControl_st1_Q_io_deq_bits_isFlush;	// ventus/src/L1Cache/DCache/DCache.scala:232:36
  wire              _coreReqControl_st1_Q_io_deq_bits_isInvalidate;	// ventus/src/L1Cache/DCache/DCache.scala:232:36
  wire              _coreReqControl_st1_Q_io_deq_bits_isWaitMSHR;	// ventus/src/L1Cache/DCache/DCache.scala:232:36
  wire              _coreRsp_st2_coreRsp_data_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_0;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_1;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_2;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_3;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_4;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_5;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_6;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_7;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_8;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_9;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_10;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_11;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_12;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_13;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_14;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_15;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_16;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_17;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_18;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_19;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_20;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_21;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_22;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_23;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_24;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_25;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_26;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_27;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_28;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_29;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_30;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire [31:0]       _coreRsp_st2_coreRsp_data_io_deq_bits_31;	// ventus/src/L1Cache/DCache/DCache.scala:204:40
  wire              _coreRsp_st2_valid_from_coreReq_Reg_io_enq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:203:50
  wire              _coreRsp_st2_valid_from_coreReq_Reg_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:203:50
  wire              _coreRsp_st2_valid_from_coreReq_Reg_io_deq_bits;	// ventus/src/L1Cache/DCache/DCache.scala:203:50
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [3:0]        _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_0;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_1;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_2;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_3;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_4;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_5;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_6;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_7;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_8;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_9;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_10;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_11;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_12;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_13;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_14;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_15;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_16;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_17;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_18;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_19;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_20;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_21;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_22;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_23;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_24;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_25;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_26;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_27;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_28;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_29;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_30;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _remapDataPerWord_io_dataout_31;	// ventus/src/L1Cache/DCache/DCache.scala:201:32
  wire [31:0]       _genData_io_DataOut_0;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_1;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_2;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_3;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_4;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_5;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_6;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_7;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_8;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_9;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_10;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_11;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_12;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_13;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_14;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_15;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_16;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_17;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_18;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_19;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_20;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_21;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_22;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_23;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_24;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_25;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_26;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_27;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_28;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_29;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_30;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire [31:0]       _genData_io_DataOut_31;	// ventus/src/L1Cache/DCache/DCache.scala:200:23
  wire              _MemReqArb_io_in_0_ready;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire              _MemReqArb_io_in_1_ready;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire              _MemReqArb_io_in_2_ready;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire              _MemReqArb_io_out_valid;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [2:0]        _MemReqArb_io_out_bits_a_opcode;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [2:0]        _MemReqArb_io_out_bits_a_param;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_addr;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_a_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_0;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_1;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_2;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_3;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_4;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_5;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_6;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_7;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_8;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_9;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_10;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_11;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_12;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_13;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_14;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_15;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_16;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_17;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_18;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_19;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_20;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_21;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_22;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_23;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_24;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_25;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_26;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_27;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_28;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_29;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_30;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [3:0]        _MemReqArb_io_out_bits_a_mask_31;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_spike_info_pc;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_spike_info_vaddr;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [12:0]       _MemReqArb_io_out_bits_a_source;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire              _MemReqArb_io_out_bits_hasCoreRsp;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire [31:0]       _MemReqArb_io_out_bits_coreRspInstrId;	// ventus/src/L1Cache/DCache/DCache.scala:199:25
  wire              _memReq_Q_io_enq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire              _memReq_Q_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [2:0]        _memReq_Q_io_deq_bits_a_opcode;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [2:0]        _memReq_Q_io_deq_bits_a_param;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_addr;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_a_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_0;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_1;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_2;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_3;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_4;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_5;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_6;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_7;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_8;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_9;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_10;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_11;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_12;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_13;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_14;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_15;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_16;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_17;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_18;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_19;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_20;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_21;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_22;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_23;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_24;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_25;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_26;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_27;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_28;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_29;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_30;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [3:0]        _memReq_Q_io_deq_bits_a_mask_31;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_spike_info_pc;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_spike_info_vaddr;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [12:0]       _memReq_Q_io_deq_bits_a_source;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire              _memReq_Q_io_deq_bits_hasCoreRsp;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire [31:0]       _memReq_Q_io_deq_bits_coreRspInstrId;	// ventus/src/L1Cache/DCache/DCache.scala:198:24
  wire              _memRsp_Q_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [2:0]        _memRsp_Q_io_deq_bits_d_opcode;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [12:0]       _memRsp_Q_io_deq_bits_d_source;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire [31:0]       _memRsp_Q_io_deq_bits_d_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:194:24
  wire              _coreRsp_Q_io_enq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:191:25
  wire              _coreReq_Q_io_enq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [2:0]        _coreReq_Q_io_deq_bits_instrId;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [2:0]        _coreReq_Q_io_deq_bits_opcode;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_param;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [16:0]       _coreReq_Q_io_deq_bits_tag;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [7:0]        _coreReq_Q_io_deq_bits_setIdx;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_0_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_1_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_2_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_3_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_4_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_5_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_6_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_7_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_8_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_9_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_10_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_11_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_12_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_13_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_14_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_15_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_16_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_17_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_18_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_19_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_20_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_21_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_22_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_23_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_24_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_25_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_26_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_27_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_28_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_29_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_30_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [4:0]        _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [3:0]        _coreReq_Q_io_deq_bits_perLaneAddr_31_wordOffset1H;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_spike_info_pc;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire [31:0]       _coreReq_Q_io_deq_bits_spike_info_vaddr;	// ventus/src/L1Cache/DCache/DCache.scala:188:25
  wire              _WshrAccess_io_pushReq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:185:26
  wire              _WshrAccess_io_conflict;	// ventus/src/L1Cache/DCache/DCache.scala:185:26
  wire [1:0]        _WshrAccess_io_pushedIdx;	// ventus/src/L1Cache/DCache/DCache.scala:185:26
  wire              _WshrAccess_io_empty;	// ventus/src/L1Cache/DCache/DCache.scala:185:26
  wire              _TagAccess_io_probeRead_ready;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire              _TagAccess_io_hit_st1;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [1:0]        _TagAccess_io_waymaskHit_st1;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire              _TagAccess_io_needReplace;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [1:0]        _TagAccess_io_waymaskReplacement_st1;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [31:0]       _TagAccess_io_a_addrReplacement_st1;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire              _TagAccess_io_hasDirty_st0;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [7:0]        _TagAccess_io_dirtySetIdx_st0;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [1:0]        _TagAccess_io_dirtyWayMask_st0;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [16:0]       _TagAccess_io_dirtyTag_st1;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [127:0]      _TagAccess_io_dirtyMask_st1;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [127:0]      _TagAccess_io_replace_dirty_mask_st1;	// ventus/src/L1Cache/DCache/DCache.scala:184:25
  wire [2:0]        _MshrAccess_io_probeOut_st1_probeStatus;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire [1:0]        _MshrAccess_io_probeOut_st1_a_source;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire              _MshrAccess_io_missReq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire              _MshrAccess_io_missRspIn_ready;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire              _MshrAccess_io_missRspOut_valid;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire [322:0]      _MshrAccess_io_missRspOut_bits_targetInfo;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire [24:0]       _MshrAccess_io_missRspOut_bits_blockAddr;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire              _MshrAccess_io_empty;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire              _MshrAccess_io_probestatus;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire [2:0]        _MshrAccess_io_mshrStatus_st0;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  wire              _MshrAccess_io_releasing_stall;	// ventus/src/L1Cache/DCache/DCache.scala:178:26
  reg               waitforL2flush;	// ventus/src/L1Cache/DCache/DCache.scala:207:31
  reg               inflightReadWriteMiss;	// ventus/src/L1Cache/DCache/DCache.scala:209:38
  wire              inflightreadwritemiss_w =
    _genCtrl_io_control_isWrite & (|_MshrAccess_io_mshrStatus_st0)
    | inflightReadWriteMiss;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :209:38, :210:{66,98,107}, :283:23
  wire              _io_coreReq_ready_T_7 = _MshrAccess_io_mshrStatus_st0 != 3'h3;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :212:147
  wire              _io_coreReq_ready_T_9 = _MshrAccess_io_mshrStatus_st0 != 3'h1;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :212:189, :491:33
  wire              _io_coreReq_ready_T_11 = io_coreReq_bits_opcode == 3'h3;	// ventus/src/L1Cache/DCache/DCache.scala:212:147, :213:54
  wire              io_coreReq_ready_0 =
    _coreReq_Q_io_enq_ready & ~probereadAllocateWriteConflict & ~inflightreadwritemiss_w
    & ~readmiss_sameadd & _TagAccess_io_probeRead_ready & _io_coreReq_ready_T_7
    & _io_coreReq_ready_T_9 & ~(_io_coreReq_ready_T_11 & ~_MshrAccess_io_empty)
    & ~_MshrAccess_io_releasing_stall;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :184:25, :188:25, :210:107, :212:{49,147,189}, :213:{54,66,92}, :217:{89,117}, :219:{120,153,180}, :258:23, :622:54
  reg               secondaryFullReturn;	// ventus/src/L1Cache/DCache/DCache.scala:228:36
  wire              _coreReqControl_st0_T = io_coreReq_ready_0 & io_coreReq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:219:180
  wire              _writeMiss_st1_T_1 =
    coreReq_st1_ready & _coreReqControl_st1_Q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:232:36, :442:92, :443:32, :463:60
  wire              readHit_st1 =
    _TagAccess_io_hit_st1 & _coreReqControl_st1_Q_io_deq_bits_isRead & _writeMiss_st1_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:184:25, :232:36, :241:76
  wire              readMiss_st1 =
    ~_TagAccess_io_hit_st1 & _coreReqControl_st1_Q_io_deq_bits_isRead
    & _coreReqControl_st1_Q_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :232:36, :238:23, :242:78
  wire              writeHit_st1 =
    _TagAccess_io_hit_st1 & _coreReqControl_st1_Q_io_deq_bits_isWrite
    & _writeMiss_st1_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:184:25, :232:36, :243:78
  wire              writeMiss_st1 =
    ~_TagAccess_io_hit_st1 & _coreReqControl_st1_Q_io_deq_bits_isWrite
    & _writeMiss_st1_T_1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:184:25, :232:36, :238:23, :244:80
  reg  [4:0]        coreRsp_st2_perLaneAddr_0_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_1_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_2_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_3_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_4_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_5_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_6_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_7_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_8_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_9_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_10_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_11_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_12_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_13_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_14_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_15_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_16_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_17_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_18_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_19_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_20_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_21_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_22_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_23_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_24_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_25_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_26_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_27_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_28_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_29_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_30_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  reg  [4:0]        coreRsp_st2_perLaneAddr_31_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:248:36
  wire              readHit_st2_valid =
    _readHit_st2_io_deq_ready_T_2 & _readHit_st2_io_deq_valid & _readHit_st2_io_deq_bits;	// ventus/src/L1Cache/DCache/DCache.scala:249:27, :253:49, :737:97
  reg               injectTagProbe_REG;	// ventus/src/L1Cache/DCache/DCache.scala:256:55
  wire              injectTagProbe = inflightReadWriteMiss ^ injectTagProbe_REG;	// ventus/src/L1Cache/DCache/DCache.scala:209:38, :256:{46,55}
  assign readmiss_sameadd =
    _MshrAccess_io_missReq_valid_T_3
    & _MshrAccess_io_probe_bits_blockAddr_T == readMissReq_a_addr_hi & io_coreReq_valid
    & _coreReq_Q_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :257:90, :258:23, :276:44, :318:104, :324:46
  wire              _coreReqInvOrFluValid_st0_T = _coreReq_Q_io_deq_bits_opcode == 3'h3;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :212:147, :261:36
  wire              _coreReq_Q_io_deq_ready_T_4 =
    coreReq_st1_ready & ~(_coreReqInvOrFluValid_st0_T & readHit_st1 & coreReq_st1_valid);	// ventus/src/L1Cache/DCache/DCache.scala:241:76, :260:47, :261:{5,36,59}, :313:47, :442:92, :443:32, :463:60
  assign _MshrAccess_io_probe_bits_blockAddr_T =
    {io_coreReq_bits_tag, io_coreReq_bits_setIdx};	// ventus/src/L1Cache/DCache/DCache.scala:276:44
  wire              coreReqControl_st0_isWrite =
    _coreReqControl_st0_T & _genCtrl_io_control_isWrite;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:283:23, :287:28
  assign coreReqControl_st0_isFlush = _coreReqControl_st0_T & _genCtrl_io_control_isFlush;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:283:23, :287:28
  assign coreReqControl_st0_isInvalidate =
    _coreReqControl_st0_T & _genCtrl_io_control_isInvalidate;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:283:23, :287:28
  reg               coreReqTagHasDirty_st1;	// ventus/src/L1Cache/DCache/DCache.scala:291:39
  wire              _InvOrFluMemReqValid_st1_T =
    _coreReqControl_st1_Q_io_deq_bits_isInvalidate
    | _coreReqControl_st1_Q_io_deq_bits_isFlush;	// ventus/src/L1Cache/DCache/DCache.scala:232:36, :300:52
  wire              _dataAccessInvOrFluRValid_T =
    _coreReq_Q_io_deq_valid & _coreReqInvOrFluValid_st0_T
    & _coreReq_Q_io_deq_bits_param != 4'h2 | coreReq_st1_valid
    & _InvOrFluMemReqValid_st1_T;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :261:36, :298:{42,73}, :299:49, :300:52, :302:68, :313:47
  wire              dataAccessInvOrFluRValid =
    _dataAccessInvOrFluRValid_T & _TagAccess_io_hasDirty_st0;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :302:68, :307:89
  assign coreReq_st1_valid =
    _coreReq_Q_io_deq_valid & ~(_MshrAccess_io_missRspOut_valid & ~secondaryFullReturn);	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :228:36, :313:{47,50,83,86}
  assign _MshrAccess_io_missReq_valid_T_3 =
    readMiss_st1 & ~_MshrAccess_io_missRspOut_valid & coreReq_st1_valid
    & _MshrAccess_io_probestatus;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :242:78, :313:47, :318:{50,104}
  assign readMissReq_a_addr_hi =
    {_coreReq_Q_io_deq_bits_tag, _coreReq_Q_io_deq_bits_setIdx};	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :324:46
  wire              LaneBlockConv_0_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_0_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h0
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_1_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h1
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_2_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h2
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_3_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h3
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_4_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h4
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_5_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h5
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_6_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h6
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_7_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h7
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_8_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h8
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_9_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h9
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_10_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'hA
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_11_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'hB
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_12_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'hC
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_13_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'hD
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_14_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'hE
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_15_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'hF
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_16_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h10
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_17_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h11
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_18_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h12
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_19_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h13
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_20_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h14
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_21_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h15
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_22_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h16
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_23_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h17
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_24_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h18
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_25_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h19
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_26_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h1A
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_27_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h1B
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_28_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h1C
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_29_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h1D
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_0 =
    _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_1 =
    _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_2 =
    _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_3 =
    _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_4 =
    _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_5 =
    _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_6 =
    _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_7 =
    _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_8 =
    _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_9 =
    _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_10 =
    _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_11 =
    _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_12 =
    _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_13 =
    _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_14 =
    _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_15 =
    _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_16 =
    _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_17 =
    _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_18 =
    _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_19 =
    _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_20 =
    _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_21 =
    _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_22 =
    _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_23 =
    _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_24 =
    _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_25 =
    _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_26 =
    _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_27 =
    _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_28 =
    _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_29 =
    _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_30 =
    _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_30_31 =
    _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset == 5'h1E
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_0 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_1 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_2 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_3 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_4 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_5 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_6 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_7 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_8 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_9 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_10 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_11 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_12 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_13 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_14 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_15 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_16 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_17 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_18 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_19 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_20 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_21 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_22 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_23 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_24 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_25 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_26 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_27 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_28 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_29 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_30 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire              LaneBlockConv_31_31 =
    (&_coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset)
    & _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :367:{51,64}
  wire [31:0]       writeMissReq_coreRspInstrId = {29'h0, _coreReq_Q_io_deq_bits_instrId};	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :380:31
  wire [31:0][3:0]  _GEN =
    {{_remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H},
     {_remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H}};	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :409:47
  wire [31:0][31:0] _GEN_0 =
    {{_remapDataPerWord_io_dataout_31},
     {_remapDataPerWord_io_dataout_30},
     {_remapDataPerWord_io_dataout_29},
     {_remapDataPerWord_io_dataout_28},
     {_remapDataPerWord_io_dataout_27},
     {_remapDataPerWord_io_dataout_26},
     {_remapDataPerWord_io_dataout_25},
     {_remapDataPerWord_io_dataout_24},
     {_remapDataPerWord_io_dataout_23},
     {_remapDataPerWord_io_dataout_22},
     {_remapDataPerWord_io_dataout_21},
     {_remapDataPerWord_io_dataout_20},
     {_remapDataPerWord_io_dataout_19},
     {_remapDataPerWord_io_dataout_18},
     {_remapDataPerWord_io_dataout_17},
     {_remapDataPerWord_io_dataout_16},
     {_remapDataPerWord_io_dataout_15},
     {_remapDataPerWord_io_dataout_14},
     {_remapDataPerWord_io_dataout_13},
     {_remapDataPerWord_io_dataout_12},
     {_remapDataPerWord_io_dataout_11},
     {_remapDataPerWord_io_dataout_10},
     {_remapDataPerWord_io_dataout_9},
     {_remapDataPerWord_io_dataout_8},
     {_remapDataPerWord_io_dataout_7},
     {_remapDataPerWord_io_dataout_6},
     {_remapDataPerWord_io_dataout_5},
     {_remapDataPerWord_io_dataout_4},
     {_remapDataPerWord_io_dataout_3},
     {_remapDataPerWord_io_dataout_2},
     {_remapDataPerWord_io_dataout_1},
     {_remapDataPerWord_io_dataout_0}};	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :410:114
  wire [31:0]       _GEN_1 = _GEN_0[_getBankEn_io_perBankBlockIdx_0];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_2 = _GEN_0[_getBankEn_io_perBankBlockIdx_1];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_3 = _GEN_0[_getBankEn_io_perBankBlockIdx_2];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_4 = _GEN_0[_getBankEn_io_perBankBlockIdx_3];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_5 = _GEN_0[_getBankEn_io_perBankBlockIdx_4];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_6 = _GEN_0[_getBankEn_io_perBankBlockIdx_5];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_7 = _GEN_0[_getBankEn_io_perBankBlockIdx_6];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_8 = _GEN_0[_getBankEn_io_perBankBlockIdx_7];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_9 = _GEN_0[_getBankEn_io_perBankBlockIdx_8];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_10 = _GEN_0[_getBankEn_io_perBankBlockIdx_9];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_11 = _GEN_0[_getBankEn_io_perBankBlockIdx_10];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_12 = _GEN_0[_getBankEn_io_perBankBlockIdx_11];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_13 = _GEN_0[_getBankEn_io_perBankBlockIdx_12];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_14 = _GEN_0[_getBankEn_io_perBankBlockIdx_13];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_15 = _GEN_0[_getBankEn_io_perBankBlockIdx_14];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_16 = _GEN_0[_getBankEn_io_perBankBlockIdx_15];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_17 = _GEN_0[_getBankEn_io_perBankBlockIdx_16];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_18 = _GEN_0[_getBankEn_io_perBankBlockIdx_17];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_19 = _GEN_0[_getBankEn_io_perBankBlockIdx_18];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_20 = _GEN_0[_getBankEn_io_perBankBlockIdx_19];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_21 = _GEN_0[_getBankEn_io_perBankBlockIdx_20];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_22 = _GEN_0[_getBankEn_io_perBankBlockIdx_21];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_23 = _GEN_0[_getBankEn_io_perBankBlockIdx_22];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_24 = _GEN_0[_getBankEn_io_perBankBlockIdx_23];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_25 = _GEN_0[_getBankEn_io_perBankBlockIdx_24];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_26 = _GEN_0[_getBankEn_io_perBankBlockIdx_25];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_27 = _GEN_0[_getBankEn_io_perBankBlockIdx_26];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_28 = _GEN_0[_getBankEn_io_perBankBlockIdx_27];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_29 = _GEN_0[_getBankEn_io_perBankBlockIdx_28];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_30 = _GEN_0[_getBankEn_io_perBankBlockIdx_29];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_31 = _GEN_0[_getBankEn_io_perBankBlockIdx_30];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire [31:0]       _GEN_32 = _GEN_0[_getBankEn_io_perBankBlockIdx_31];	// ventus/src/L1Cache/DCache/DCache.scala:400:25, :410:114
  wire              memRspIsFluOrInv = _memRsp_Q_io_deq_bits_d_opcode == 3'h2;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :412:62
  reg               waitforL2flush_st2;	// ventus/src/L1Cache/DCache/DCache.scala:417:35
  wire              invalidatenodirty =
    coreReq_st1_valid & _InvOrFluMemReqValid_st1_T & ~coreReqTagHasDirty_st1;	// ventus/src/L1Cache/DCache/DCache.scala:291:39, :300:52, :313:47, :427:{140,143}
  reg               tagReplaceStatus;	// ventus/src/L1Cache/DCache/DCache.scala:439:33
  wire              _GEN_33 = _MshrAccess_io_missRspOut_valid & ~secondaryFullReturn;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :228:36, :313:86, :444:124
  assign coreReq_st1_ready =
    _coreReqControl_st1_Q_io_deq_bits_isRead | _coreReqControl_st1_Q_io_deq_bits_isWrite
      ? (_TagAccess_io_hit_st1
           ? _coreRsp_st2_io_enq_ready & _coreRsp_st2_valid_from_coreReq_Reg_io_enq_ready
             & ~_GEN_33
           : _coreReqControl_st1_Q_io_deq_bits_isRead
               ? _MshrAccess_io_missReq_ready & _MemReqArb_io_in_1_ready
                 & (~(|_MshrAccess_io_probeOut_st1_probeStatus)
                    | _MshrAccess_io_probeOut_st1_probeStatus == 3'h2) & ~_GEN_33
               : _coreRsp_Q_io_enq_ready & _MemReqArb_io_in_1_ready & ~_GEN_33
                 & ~inflightreadwritemiss_w)
      : _coreReqControl_st1_Q_io_deq_bits_isInvalidate
          ? ~coreReqTagHasDirty_st1 & _MshrAccess_io_empty & _WshrAccess_io_empty
            & ~waitforL2flush
          : _coreReqControl_st1_Q_io_deq_bits_isFlush
              ? ~coreReqTagHasDirty_st1 & _WshrAccess_io_empty & ~waitforL2flush
              : ~_coreReqControl_st1_Q_io_deq_bits_isWaitMSHR | _MshrAccess_io_empty;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :184:25, :185:26, :191:25, :199:25, :203:50, :207:31, :210:107, :217:89, :232:36, :246:26, :291:39, :412:62, :427:143, :442:{48,92}, :443:32, :444:{88,91,124,150}, :448:52, :449:{90,98,117}, :450:{11,73}, :455:125, :456:12, :463:60, :464:{79,82,94}, :467:55, :468:{57,72}, :471:58, :472:30, :476:23
  wire              waitMSHRCoreRsp_st1 =
    coreReq_st1_valid & _coreReqControl_st1_Q_io_deq_bits_isWaitMSHR
    & _MshrAccess_io_empty;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :232:36, :313:47, :480:94
  wire              fluCoreRsp_st1 =
    coreReq_st1_valid & _coreReqControl_st1_Q_io_deq_bits_isFlush
    & ~coreReqTagHasDirty_st1 & _WshrAccess_io_empty;	// ventus/src/L1Cache/DCache/DCache.scala:185:26, :232:36, :291:39, :313:47, :427:143, :482:29
  wire              invCOreRsp_st1 =
    coreReq_st1_valid & _coreReqControl_st1_Q_io_deq_bits_isInvalidate
    & ~coreReqTagHasDirty_st1 & _MshrAccess_io_empty & _WshrAccess_io_empty;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :185:26, :232:36, :291:39, :313:47, :427:143, :484:52
  reg  [7:0]        InvOrFluMemReq_a_addr_REG;	// ventus/src/L1Cache/DCache/DCache.scala:495:12
  reg               tagReqValidCtrl;	// ventus/src/L1Cache/DCache/DCache.scala:525:32
  reg               tagReqReadyCtrl;	// ventus/src/L1Cache/DCache/DCache.scala:526:32
  wire              tagAllocateWriteReady_mod = tagReqReadyCtrl | tagAllocateWriteReady;	// ventus/src/L1Cache/DCache/DCache.scala:526:32, :528:38, :571:37, :572:27, :574:27
  wire              _coreRsp_Q_io_enq_valid_T =
    _memRsp_Q_io_deq_ready_T_4 & _memRsp_Q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:194:24, :545:62
  wire              memRspIsWrite = _memRsp_Q_io_deq_bits_d_opcode == 3'h0;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :507:25, :541:59
  wire              memRspIsRead = _memRsp_Q_io_deq_bits_d_opcode == 3'h1;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :491:33, :542:58
  assign _memRsp_Q_io_deq_ready_T_4 =
    memRspIsWrite | memRspIsFluOrInv | memRspIsRead & tagAllocateWriteReady_mod
    & _MshrAccess_io_missRspIn_ready & _coreRsp_Q_io_enq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :191:25, :412:62, :528:38, :541:59, :542:58, :545:62, :546:81
  reg  [12:0]       memRsp_st1_d_source;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  reg  [31:0]       memRsp_st1_d_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:552:23
  assign tagAllocateWriteReady =
    tagReplaceStatus ? _MemReqArb_io_in_0_ready : ~_TagAccess_io_needReplace;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :199:25, :439:33, :571:37, :572:{27,30}, :574:27
  reg               dataReplaceReadValid_REG;	// ventus/src/L1Cache/DCache/DCache.scala:578:37
  wire              dataReplaceReadValid =
    dataReplaceReadValid_REG & ~tagReplaceStatus & _TagAccess_io_needReplace;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :439:33, :561:25, :578:37, :579:34
  reg               dataFillVaild_REG;	// ventus/src/L1Cache/DCache/DCache.scala:584:30
  wire              dataFillVaild =
    dataFillVaild_REG & ~tagReplaceStatus & ~_TagAccess_io_needReplace;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :439:33, :561:25, :584:30, :585:34, :586:5
  reg  [31:0]       dirtyReplace_st1_a_addr_REG;	// ventus/src/L1Cache/DCache/DCache.scala:599:41
  reg  [3:0]        REG_0;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_1;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_2;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_3;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_4;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_5;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_6;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_7;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_8;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_9;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_10;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_11;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_12;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_13;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_14;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_15;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_16;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_17;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_18;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_19;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_20;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_21;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_22;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_23;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_24;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_25;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_26;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_27;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_28;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_29;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_30;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  reg  [3:0]        REG_31;	// ventus/src/L1Cache/DCache/DCache.scala:604:37
  wire              _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62 =
    _memRsp_Q_io_deq_valid & memRspIsRead;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :542:58, :610:30
  wire              _GEN_34 =
    tagReqValidCtrl & _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:525:32, :610:30, :619:42
  assign probereadAllocateWriteConflict = io_coreReq_valid & _GEN_34;	// ventus/src/L1Cache/DCache/DCache.scala:619:42, :622:54
  reg               TagAccess_io_allocateWriteTagSRAMWValid_st1_REG;	// ventus/src/L1Cache/DCache/DCache.scala:632:57
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire              _DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 =
    readHit_st1 | dataReplaceReadValid;	// ventus/src/L1Cache/DCache/DCache.scala:241:76, :579:34, :649:46
  wire [31:0]       DataAccessesRRsp_0 =
    {_DataAccessesRRsp_DataAccess_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_1 =
    {_DataAccessesRRsp_DataAccess_1_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_1_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_1_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_1_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_2 =
    {_DataAccessesRRsp_DataAccess_2_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_2_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_2_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_2_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_3 =
    {_DataAccessesRRsp_DataAccess_3_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_3_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_3_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_3_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_4 =
    {_DataAccessesRRsp_DataAccess_4_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_4_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_4_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_4_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_5 =
    {_DataAccessesRRsp_DataAccess_5_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_5_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_5_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_5_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_6 =
    {_DataAccessesRRsp_DataAccess_6_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_6_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_6_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_6_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_7 =
    {_DataAccessesRRsp_DataAccess_7_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_7_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_7_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_7_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_8 =
    {_DataAccessesRRsp_DataAccess_8_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_8_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_8_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_8_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_9 =
    {_DataAccessesRRsp_DataAccess_9_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_9_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_9_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_9_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_10 =
    {_DataAccessesRRsp_DataAccess_10_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_10_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_10_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_10_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_11 =
    {_DataAccessesRRsp_DataAccess_11_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_11_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_11_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_11_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_12 =
    {_DataAccessesRRsp_DataAccess_12_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_12_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_12_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_12_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_13 =
    {_DataAccessesRRsp_DataAccess_13_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_13_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_13_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_13_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_14 =
    {_DataAccessesRRsp_DataAccess_14_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_14_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_14_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_14_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_15 =
    {_DataAccessesRRsp_DataAccess_15_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_15_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_15_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_15_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_16 =
    {_DataAccessesRRsp_DataAccess_16_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_16_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_16_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_16_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_17 =
    {_DataAccessesRRsp_DataAccess_17_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_17_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_17_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_17_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_18 =
    {_DataAccessesRRsp_DataAccess_18_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_18_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_18_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_18_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_19 =
    {_DataAccessesRRsp_DataAccess_19_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_19_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_19_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_19_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_20 =
    {_DataAccessesRRsp_DataAccess_20_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_20_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_20_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_20_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_21 =
    {_DataAccessesRRsp_DataAccess_21_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_21_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_21_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_21_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_22 =
    {_DataAccessesRRsp_DataAccess_22_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_22_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_22_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_22_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_23 =
    {_DataAccessesRRsp_DataAccess_23_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_23_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_23_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_23_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_24 =
    {_DataAccessesRRsp_DataAccess_24_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_24_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_24_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_24_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_25 =
    {_DataAccessesRRsp_DataAccess_25_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_25_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_25_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_25_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_26 =
    {_DataAccessesRRsp_DataAccess_26_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_26_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_26_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_26_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_27 =
    {_DataAccessesRRsp_DataAccess_27_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_27_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_27_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_27_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_28 =
    {_DataAccessesRRsp_DataAccess_28_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_28_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_28_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_28_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_29 =
    {_DataAccessesRRsp_DataAccess_29_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_29_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_29_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_29_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_30 =
    {_DataAccessesRRsp_DataAccess_30_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_30_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_30_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_30_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31;	// ventus/src/L1Cache/DCache/DCache.scala:648:44
  wire [31:0]       DataAccessesRRsp_31 =
    {_DataAccessesRRsp_DataAccess_31_io_r_resp_data_3,
     _DataAccessesRRsp_DataAccess_31_io_r_resp_data_2,
     _DataAccessesRRsp_DataAccess_31_io_r_resp_data_1,
     _DataAccessesRRsp_DataAccess_31_io_r_resp_data_0};	// ventus/src/L1Cache/DCache/DCache.scala:637:28, :657:8
  reg               coreRsp_st2_coreRsp_data_io_enq_valid_REG;	// ventus/src/L1Cache/DCache/DCache.scala:664:154
  wire [31:0][31:0] _GEN_35 =
    readHit_st2_valid
      ? (_coreRsp_st2_coreRsp_data_io_deq_valid
           ? {{_coreRsp_st2_coreRsp_data_io_deq_bits_31},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_30},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_29},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_28},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_27},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_26},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_25},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_24},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_23},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_22},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_21},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_20},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_19},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_18},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_17},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_16},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_15},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_14},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_13},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_12},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_11},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_10},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_9},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_8},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_7},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_6},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_5},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_4},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_3},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_2},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_1},
              {_coreRsp_st2_coreRsp_data_io_deq_bits_0}}
           : {{DataAccessesRRsp_31},
              {DataAccessesRRsp_30},
              {DataAccessesRRsp_29},
              {DataAccessesRRsp_28},
              {DataAccessesRRsp_27},
              {DataAccessesRRsp_26},
              {DataAccessesRRsp_25},
              {DataAccessesRRsp_24},
              {DataAccessesRRsp_23},
              {DataAccessesRRsp_22},
              {DataAccessesRRsp_21},
              {DataAccessesRRsp_20},
              {DataAccessesRRsp_19},
              {DataAccessesRRsp_18},
              {DataAccessesRRsp_17},
              {DataAccessesRRsp_16},
              {DataAccessesRRsp_15},
              {DataAccessesRRsp_14},
              {DataAccessesRRsp_13},
              {DataAccessesRRsp_12},
              {DataAccessesRRsp_11},
              {DataAccessesRRsp_10},
              {DataAccessesRRsp_9},
              {DataAccessesRRsp_8},
              {DataAccessesRRsp_7},
              {DataAccessesRRsp_6},
              {DataAccessesRRsp_5},
              {DataAccessesRRsp_4},
              {DataAccessesRRsp_3},
              {DataAccessesRRsp_2},
              {DataAccessesRRsp_1},
              {DataAccessesRRsp_0}})
      : {{_coreRsp_st2_io_deq_bits_data_31},
         {_coreRsp_st2_io_deq_bits_data_30},
         {_coreRsp_st2_io_deq_bits_data_29},
         {_coreRsp_st2_io_deq_bits_data_28},
         {_coreRsp_st2_io_deq_bits_data_27},
         {_coreRsp_st2_io_deq_bits_data_26},
         {_coreRsp_st2_io_deq_bits_data_25},
         {_coreRsp_st2_io_deq_bits_data_24},
         {_coreRsp_st2_io_deq_bits_data_23},
         {_coreRsp_st2_io_deq_bits_data_22},
         {_coreRsp_st2_io_deq_bits_data_21},
         {_coreRsp_st2_io_deq_bits_data_20},
         {_coreRsp_st2_io_deq_bits_data_19},
         {_coreRsp_st2_io_deq_bits_data_18},
         {_coreRsp_st2_io_deq_bits_data_17},
         {_coreRsp_st2_io_deq_bits_data_16},
         {_coreRsp_st2_io_deq_bits_data_15},
         {_coreRsp_st2_io_deq_bits_data_14},
         {_coreRsp_st2_io_deq_bits_data_13},
         {_coreRsp_st2_io_deq_bits_data_12},
         {_coreRsp_st2_io_deq_bits_data_11},
         {_coreRsp_st2_io_deq_bits_data_10},
         {_coreRsp_st2_io_deq_bits_data_9},
         {_coreRsp_st2_io_deq_bits_data_8},
         {_coreRsp_st2_io_deq_bits_data_7},
         {_coreRsp_st2_io_deq_bits_data_6},
         {_coreRsp_st2_io_deq_bits_data_5},
         {_coreRsp_st2_io_deq_bits_data_4},
         {_coreRsp_st2_io_deq_bits_data_3},
         {_coreRsp_st2_io_deq_bits_data_2},
         {_coreRsp_st2_io_deq_bits_data_1},
         {_coreRsp_st2_io_deq_bits_data_0}};	// ventus/src/L1Cache/DCache/DCache.scala:204:40, :246:26, :253:49, :657:8, :667:30, :669:34, :671:34
  wire              _MemReqArb_io_in_1_valid_T =
    _coreReq_Q_io_deq_ready_T_4 & _coreReq_Q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:188:25, :260:47
  wire              _GEN_36 =
    _TagAccess_io_hit_st1 & (_MemReqArb_io_in_1_valid_T | injectTagProbe)
    & _coreRsp_st2_valid_from_coreReq_Reg_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:184:25, :203:50, :256:46, :684:{49,68}
  wire              _GEN_37 =
    _TagAccess_io_hit_st1 & _MemReqArb_io_in_1_valid_T | waitMSHRCoreRsp_st1
    | fluCoreRsp_st1 | invCOreRsp_st1;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:184:25, :480:94, :482:29, :484:52, :707:24, :708:43
  wire              _readHit_st2_io_deq_ready_T =
    coreRsp_st2_valid_from_memReq | coreRsp_st2_valid_from_memRsp_r;	// ventus/src/L1Cache/DCache/DCache.scala:731:86, :744:45, :816:99
  assign _coreRsp_st2_valid_from_coreReq_Reg_io_deq_ready_T_2 =
    ~_readHit_st2_io_deq_ready_T & _coreRsp_Q_io_enq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:191:25, :731:{54,86,120}
  assign _readHit_st2_io_deq_ready_T_2 =
    ~_readHit_st2_io_deq_ready_T & _coreRsp_Q_io_enq_ready;	// ventus/src/L1Cache/DCache/DCache.scala:191:25, :731:86, :737:{31,97}
  wire              coreRsp_st2_valid_from_coreReq =
    _coreRsp_st2_valid_from_coreReq_Reg_io_deq_bits
    & _coreRsp_st2_valid_from_coreReq_Reg_io_deq_ready_T_2
    & _coreRsp_st2_valid_from_coreReq_Reg_io_deq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:203:50, :731:120, :742:84
  `ifndef SYNTHESIS	// ventus/src/L1Cache/DCache/DCache.scala:747:10
    always @(posedge clock) begin	// ventus/src/L1Cache/DCache/DCache.scala:747:10
      if (~reset & coreRsp_st2_valid_from_coreReq & coreRsp_st2_valid_from_memRsp_r) begin	// ventus/src/L1Cache/DCache/DCache.scala:742:84, :744:45, :747:10
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/L1Cache/DCache/DCache.scala:747:10
          $error("Assertion failed: cRsp from cReq and mRsp conflict\n    at DCache.scala:747 assert (!(coreRsp_st2_valid_from_coreReq && coreRsp_st2_valid_from_memRsp), s\"cRsp from cReq and mRsp conflict\")\n");	// ventus/src/L1Cache/DCache/DCache.scala:747:10
        if (`STOP_COND_)	// ventus/src/L1Cache/DCache/DCache.scala:747:10
          $fatal;	// ventus/src/L1Cache/DCache/DCache.scala:747:10
      end
      if (~reset & coreRsp_st2_valid_from_coreReq & coreRsp_st2_valid_from_memReq) begin	// ventus/src/L1Cache/DCache/DCache.scala:742:84, :747:10, :748:10, :816:99
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/L1Cache/DCache/DCache.scala:748:10
          $error("Assertion failed: cRsp from cReq and mReq conflict\n    at DCache.scala:748 assert (!(coreRsp_st2_valid_from_coreReq && coreRsp_st2_valid_from_memReq), \"cRsp from cReq and mReq conflict\")\n");	// ventus/src/L1Cache/DCache/DCache.scala:748:10
        if (`STOP_COND_)	// ventus/src/L1Cache/DCache/DCache.scala:748:10
          $fatal;	// ventus/src/L1Cache/DCache/DCache.scala:748:10
      end
      if (~reset & coreRsp_st2_valid_from_memReq & coreRsp_st2_valid_from_memRsp_r) begin	// ventus/src/L1Cache/DCache/DCache.scala:744:45, :747:10, :749:10, :816:99
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/L1Cache/DCache/DCache.scala:749:10
          $error("Assertion failed: cRsp from mRsp and mReq conflict\n    at DCache.scala:749 assert (!(coreRsp_st2_valid_from_memReq && coreRsp_st2_valid_from_memRsp), \"cRsp from mRsp and mReq conflict\")\n");	// ventus/src/L1Cache/DCache/DCache.scala:749:10
        if (`STOP_COND_)	// ventus/src/L1Cache/DCache/DCache.scala:749:10
          $fatal;	// ventus/src/L1Cache/DCache/DCache.scala:749:10
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg               flushL2_Reg;	// ventus/src/L1Cache/DCache/DCache.scala:767:28
  wire              flushL2 = invalidatenodirty & _MemReqArb_io_in_2_ready & ~flushL2_Reg;	// ventus/src/L1Cache/DCache/DCache.scala:199:25, :427:140, :767:28, :774:{62,65}
  reg               MemReqArb_io_in_2_valid_REG;	// ventus/src/L1Cache/DCache/DCache.scala:787:91
  wire              _MemReqArb_io_in_2_valid_T_1 =
    invalidatenodirty ? flushL2 & _WshrAccess_io_empty : MemReqArb_io_in_2_valid_REG;	// ventus/src/L1Cache/DCache/DCache.scala:185:26, :427:140, :774:62, :787:{34,61,91}
  reg  [2:0]        memReq_st3_a_opcode;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [2:0]        memReq_st3_a_param;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_a_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_0;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_1;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_2;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_3;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_4;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_5;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_6;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_7;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_8;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_9;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_10;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_11;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_12;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_13;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_14;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_15;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_16;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_17;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_18;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_19;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_20;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_21;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_22;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_23;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_24;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_25;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_26;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_27;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_28;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_29;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_30;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [3:0]        memReq_st3_a_mask_31;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_spike_info_pc;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_spike_info_vaddr;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [12:0]       memReq_st3_a_source;	// ventus/src/L1Cache/DCache/DCache.scala:793:23
  reg  [31:0]       memReq_st3_addr;	// ventus/src/L1Cache/DCache/DCache.scala:797:79
  wire              _memReqIsRead_st3_T_1 = _memReq_Q_io_deq_bits_a_param == 3'h0;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :507:25, :800:121
  wire              memReqIsWrite_st3 =
    _memReq_Q_io_deq_bits_a_opcode == 3'h0 | _memReq_Q_io_deq_bits_a_opcode == 3'h1
    & _memReqIsRead_st3_T_1;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :491:33, :507:25, :800:{37,56,70,89,121}
  wire              memReqIsRead_st3 =
    _memReq_Q_io_deq_bits_a_opcode == 3'h4 & _memReqIsRead_st3_T_1;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :228:76, :800:121, :801:{36,51}
  wire              wshrPass =
    ~(_WshrAccess_io_conflict & (memReqIsWrite_st3 | memReqIsRead_st3)
      & _memReq_Q_io_deq_valid)
    & ~((~_coreRsp_Q_io_enq_ready & _memReq_Q_io_deq_bits_hasCoreRsp
         | ~_WshrAccess_io_pushReq_ready) & memReqIsWrite_st3);	// ventus/src/L1Cache/DCache/DCache.scala:185:26, :191:25, :198:24, :800:56, :801:51, :804:{66,87}, :805:{33,57}, :806:{5,8,38}, :807:{18,31,34}
  wire              _memReq_valid_T = _memReq_Q_io_deq_ready_T_2 & _memReq_Q_io_deq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:198:24, :866:64
  wire              PushWshrValid = wshrPass & _memReq_valid_T & memReqIsWrite_st3;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:800:56, :807:31, :808:56
  assign coreRsp_st2_valid_from_memReq =
    PushWshrValid & _memReq_Q_io_deq_bits_hasCoreRsp & ~coreRsp_st2_valid_from_memRsp_r;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :744:45, :808:56, :816:{99,102}
  assign _memReq_Q_io_deq_ready_T_2 =
    wshrPass & io_memReq_ready & ~coreRsp_st2_valid_from_memRsp_r;	// ventus/src/L1Cache/DCache/DCache.scala:744:45, :807:31, :816:102, :866:64
  assign coreRspFromMemReq_instrId = _memReq_Q_io_deq_bits_coreRspInstrId[2:0];	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :910:29
  reg               memReq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:916:29
  always @(posedge clock) begin	// ventus/src/L1Cache/DCache/DCache.scala:167:7
    automatic logic _GEN_38;	// ventus/src/L1Cache/DCache/DCache.scala:867:21
    _GEN_38 = wshrPass & _memReq_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:807:31, :867:21
    if (reset) begin	// ventus/src/L1Cache/DCache/DCache.scala:167:7
      waitforL2flush <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31
      inflightReadWriteMiss <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :209:38
      coreReqTagHasDirty_st1 <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :291:39
      waitforL2flush_st2 <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :417:35
      tagReplaceStatus <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :439:33
      tagReqValidCtrl <= 1'h1;	// ventus/src/L1Cache/DCache/DCache.scala:212:189, :525:32
      tagReqReadyCtrl <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :526:32
      flushL2_Reg <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :767:28
      MemReqArb_io_in_2_valid_REG <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :787:91
      memReq_valid <= 1'h0;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :916:29
    end
    else begin	// ventus/src/L1Cache/DCache/DCache.scala:167:7
      automatic logic _GEN_39 =
        _GEN_34 & tagAllocateWriteReady_mod & ~_coreRsp_Q_io_enq_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:528:38, :530:{29,32}, :619:42
      waitforL2flush <=
        _coreReqControl_st0_T
        & (_genCtrl_io_control_isInvalidate | _genCtrl_io_control_isFlush)
        | ~memRspIsFluOrInv & waitforL2flush;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:207:31, :283:23, :412:62, :422:{24,65,101}, :423:20, :424:31, :425:20
      inflightReadWriteMiss <=
        coreReqControl_st0_isWrite & (|_MshrAccess_io_mshrStatus_st0)
        | ~(inflightReadWriteMiss & _MshrAccess_io_mshrStatus_st0 == 3'h0)
        & inflightReadWriteMiss;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :209:38, :210:98, :287:28, :434:{35,75}, :435:27, :436:{36,68,77}, :437:27, :507:25
      coreReqTagHasDirty_st1 <= _TagAccess_io_hasDirty_st0;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :291:39
      waitforL2flush_st2 <=
        invalidatenodirty & waitforL2flush | ~memRspIsFluOrInv & waitforL2flush_st2;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :412:62, :417:35, :424:31, :425:20, :427:140, :428:{26,44}, :429:24, :430:33, :431:24
      if (tagReplaceStatus)	// ventus/src/L1Cache/DCache/DCache.scala:439:33
        tagReplaceStatus <= ~_MemReqArb_io_in_0_ready & tagReplaceStatus;	// ventus/src/L1Cache/DCache/DCache.scala:199:25, :439:33, :566:36, :567:24
      else	// ventus/src/L1Cache/DCache/DCache.scala:439:33
        tagReplaceStatus <= _TagAccess_io_needReplace | tagReplaceStatus;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :439:33, :562:39, :563:24
      tagReqValidCtrl <=
        ~_GEN_39 & (~tagReqValidCtrl & _coreRsp_Q_io_enq_valid_T | tagReqValidCtrl);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:525:32, :530:{29,55}, :531:21, :532:{14,31,56}, :533:21
      tagReqReadyCtrl <=
        _GEN_39 | ~(tagReqReadyCtrl & _coreRsp_Q_io_enq_valid_T) & tagReqReadyCtrl;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:526:32, :530:29, :535:55, :536:21, :537:{30,55}, :538:21
      if (_MemReqArb_io_in_2_ready & _MemReqArb_io_in_2_valid_T_1)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:199:25, :787:34
        flushL2_Reg <= flushL2;	// ventus/src/L1Cache/DCache/DCache.scala:767:28, :774:62
      else	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        flushL2_Reg <= ~memRspIsFluOrInv & flushL2_Reg;	// ventus/src/L1Cache/DCache/DCache.scala:207:31, :412:62, :424:31, :425:20, :767:28, :770:31, :771:17
      MemReqArb_io_in_2_valid_REG <=
        coreReq_st1_valid & _InvOrFluMemReqValid_st1_T & coreReqTagHasDirty_st1;	// ventus/src/L1Cache/DCache/DCache.scala:291:39, :300:52, :313:47, :487:146, :787:91
      if (_memReq_valid_T ^ io_memReq_ready & memReq_valid)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:916:29, :917:29
        memReq_valid <= _memReq_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:916:29
    end
    secondaryFullReturn <= _MshrAccess_io_probeOut_st1_probeStatus == 3'h4;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :228:{36,76}
    if (_GEN_37) begin	// ventus/src/L1Cache/DCache/DCache.scala:708:43
      coreRsp_st2_perLaneAddr_0_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_1_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_2_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_3_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_4_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_5_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_6_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_7_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_8_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_9_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_10_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_11_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_12_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_13_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_14_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_15_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_16_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_17_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_18_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_19_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_20_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_21_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_22_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_23_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_24_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_25_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_26_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_27_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_28_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_29_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_30_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
      coreRsp_st2_perLaneAddr_31_blockOffset <=
        _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset;	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :248:36
    end
    else if (_MshrAccess_io_missRspOut_valid) begin	// ventus/src/L1Cache/DCache/DCache.scala:178:26
      coreRsp_st2_perLaneAddr_0_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[8:4];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_1_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[18:14];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_2_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[28:24];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_3_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[38:34];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_4_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[48:44];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_5_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[58:54];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_6_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[68:64];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_7_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[78:74];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_8_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[88:84];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_9_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[98:94];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_10_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[108:104];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_11_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[118:114];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_12_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[128:124];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_13_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[138:134];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_14_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[148:144];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_15_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[158:154];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_16_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[168:164];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_17_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[178:174];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_18_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[188:184];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_19_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[198:194];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_20_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[208:204];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_21_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[218:214];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_22_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[228:224];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_23_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[238:234];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_24_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[248:244];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_25_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[258:254];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_26_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[268:264];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_27_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[278:274];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_28_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[288:284];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_29_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[298:294];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_30_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[308:304];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
      coreRsp_st2_perLaneAddr_31_blockOffset <=
        _MshrAccess_io_missRspOut_bits_targetInfo[318:314];	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :248:36, :625:69
    end
    injectTagProbe_REG <= inflightReadWriteMiss;	// ventus/src/L1Cache/DCache/DCache.scala:209:38, :256:55
    InvOrFluMemReq_a_addr_REG <= _TagAccess_io_dirtySetIdx_st0;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :495:12
    if (_DataAccessesRRsp_DataAccess_io_w_req_bits_T_62) begin	// ventus/src/L1Cache/DCache/DCache.scala:610:30
      memRsp_st1_d_source <= _memRsp_Q_io_deq_bits_d_source;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_0 <= _memRsp_Q_io_deq_bits_d_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_1 <= _memRsp_Q_io_deq_bits_d_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_2 <= _memRsp_Q_io_deq_bits_d_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_3 <= _memRsp_Q_io_deq_bits_d_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_4 <= _memRsp_Q_io_deq_bits_d_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_5 <= _memRsp_Q_io_deq_bits_d_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_6 <= _memRsp_Q_io_deq_bits_d_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_7 <= _memRsp_Q_io_deq_bits_d_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_8 <= _memRsp_Q_io_deq_bits_d_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_9 <= _memRsp_Q_io_deq_bits_d_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_10 <= _memRsp_Q_io_deq_bits_d_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_11 <= _memRsp_Q_io_deq_bits_d_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_12 <= _memRsp_Q_io_deq_bits_d_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_13 <= _memRsp_Q_io_deq_bits_d_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_14 <= _memRsp_Q_io_deq_bits_d_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_15 <= _memRsp_Q_io_deq_bits_d_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_16 <= _memRsp_Q_io_deq_bits_d_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_17 <= _memRsp_Q_io_deq_bits_d_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_18 <= _memRsp_Q_io_deq_bits_d_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_19 <= _memRsp_Q_io_deq_bits_d_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_20 <= _memRsp_Q_io_deq_bits_d_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_21 <= _memRsp_Q_io_deq_bits_d_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_22 <= _memRsp_Q_io_deq_bits_d_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_23 <= _memRsp_Q_io_deq_bits_d_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_24 <= _memRsp_Q_io_deq_bits_d_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_25 <= _memRsp_Q_io_deq_bits_d_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_26 <= _memRsp_Q_io_deq_bits_d_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_27 <= _memRsp_Q_io_deq_bits_d_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_28 <= _memRsp_Q_io_deq_bits_d_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_29 <= _memRsp_Q_io_deq_bits_d_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_30 <= _memRsp_Q_io_deq_bits_d_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
      memRsp_st1_d_data_31 <= _memRsp_Q_io_deq_bits_d_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :552:23
    end
    dataReplaceReadValid_REG <= _GEN_34;	// ventus/src/L1Cache/DCache/DCache.scala:578:37, :619:42
    dataFillVaild_REG <= _GEN_34;	// ventus/src/L1Cache/DCache/DCache.scala:584:30, :619:42
    dirtyReplace_st1_a_addr_REG <= _TagAccess_io_a_addrReplacement_st1;	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :599:41
    REG_0 <= _TagAccess_io_replace_dirty_mask_st1[3:0];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_1 <= _TagAccess_io_replace_dirty_mask_st1[7:4];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_2 <= _TagAccess_io_replace_dirty_mask_st1[11:8];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_3 <= _TagAccess_io_replace_dirty_mask_st1[15:12];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_4 <= _TagAccess_io_replace_dirty_mask_st1[19:16];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_5 <= _TagAccess_io_replace_dirty_mask_st1[23:20];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_6 <= _TagAccess_io_replace_dirty_mask_st1[27:24];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_7 <= _TagAccess_io_replace_dirty_mask_st1[31:28];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_8 <= _TagAccess_io_replace_dirty_mask_st1[35:32];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_9 <= _TagAccess_io_replace_dirty_mask_st1[39:36];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_10 <= _TagAccess_io_replace_dirty_mask_st1[43:40];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_11 <= _TagAccess_io_replace_dirty_mask_st1[47:44];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_12 <= _TagAccess_io_replace_dirty_mask_st1[51:48];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_13 <= _TagAccess_io_replace_dirty_mask_st1[55:52];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_14 <= _TagAccess_io_replace_dirty_mask_st1[59:56];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_15 <= _TagAccess_io_replace_dirty_mask_st1[63:60];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_16 <= _TagAccess_io_replace_dirty_mask_st1[67:64];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_17 <= _TagAccess_io_replace_dirty_mask_st1[71:68];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_18 <= _TagAccess_io_replace_dirty_mask_st1[75:72];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_19 <= _TagAccess_io_replace_dirty_mask_st1[79:76];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_20 <= _TagAccess_io_replace_dirty_mask_st1[83:80];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_21 <= _TagAccess_io_replace_dirty_mask_st1[87:84];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_22 <= _TagAccess_io_replace_dirty_mask_st1[91:88];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_23 <= _TagAccess_io_replace_dirty_mask_st1[95:92];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_24 <= _TagAccess_io_replace_dirty_mask_st1[99:96];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_25 <= _TagAccess_io_replace_dirty_mask_st1[103:100];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_26 <= _TagAccess_io_replace_dirty_mask_st1[107:104];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_27 <= _TagAccess_io_replace_dirty_mask_st1[111:108];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_28 <= _TagAccess_io_replace_dirty_mask_st1[115:112];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_29 <= _TagAccess_io_replace_dirty_mask_st1[119:116];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_30 <= _TagAccess_io_replace_dirty_mask_st1[123:120];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    REG_31 <= _TagAccess_io_replace_dirty_mask_st1[127:124];	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :604:{37,82}
    TagAccess_io_allocateWriteTagSRAMWValid_st1_REG <= _GEN_34;	// ventus/src/L1Cache/DCache/DCache.scala:619:42, :632:57
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31 <=
      _DataAccessesRRsp_DataAccess_io_w_req_bits_T_62;	// ventus/src/L1Cache/DCache/DCache.scala:610:30, :648:44
    coreRsp_st2_coreRsp_data_io_enq_valid_REG <= readHit_st1;	// ventus/src/L1Cache/DCache/DCache.scala:241:76, :664:154
    if (_coreRsp_st2_io_enq_ready)	// ventus/src/L1Cache/DCache/DCache.scala:246:26
      coreRsp_st2_valid_from_memRsp_r <= _MshrAccess_io_missRspOut_valid;	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :744:45
    if (_GEN_38) begin	// ventus/src/L1Cache/DCache/DCache.scala:867:21
      memReq_st3_a_opcode <= _memReq_Q_io_deq_bits_a_opcode;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_param <= _memReq_Q_io_deq_bits_a_param;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_0 <= _memReq_Q_io_deq_bits_a_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_1 <= _memReq_Q_io_deq_bits_a_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_2 <= _memReq_Q_io_deq_bits_a_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_3 <= _memReq_Q_io_deq_bits_a_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_4 <= _memReq_Q_io_deq_bits_a_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_5 <= _memReq_Q_io_deq_bits_a_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_6 <= _memReq_Q_io_deq_bits_a_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_7 <= _memReq_Q_io_deq_bits_a_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_8 <= _memReq_Q_io_deq_bits_a_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_9 <= _memReq_Q_io_deq_bits_a_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_10 <= _memReq_Q_io_deq_bits_a_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_11 <= _memReq_Q_io_deq_bits_a_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_12 <= _memReq_Q_io_deq_bits_a_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_13 <= _memReq_Q_io_deq_bits_a_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_14 <= _memReq_Q_io_deq_bits_a_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_15 <= _memReq_Q_io_deq_bits_a_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_16 <= _memReq_Q_io_deq_bits_a_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_17 <= _memReq_Q_io_deq_bits_a_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_18 <= _memReq_Q_io_deq_bits_a_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_19 <= _memReq_Q_io_deq_bits_a_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_20 <= _memReq_Q_io_deq_bits_a_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_21 <= _memReq_Q_io_deq_bits_a_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_22 <= _memReq_Q_io_deq_bits_a_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_23 <= _memReq_Q_io_deq_bits_a_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_24 <= _memReq_Q_io_deq_bits_a_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_25 <= _memReq_Q_io_deq_bits_a_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_26 <= _memReq_Q_io_deq_bits_a_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_27 <= _memReq_Q_io_deq_bits_a_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_28 <= _memReq_Q_io_deq_bits_a_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_29 <= _memReq_Q_io_deq_bits_a_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_30 <= _memReq_Q_io_deq_bits_a_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_data_31 <= _memReq_Q_io_deq_bits_a_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_0 <= _memReq_Q_io_deq_bits_a_mask_0;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_1 <= _memReq_Q_io_deq_bits_a_mask_1;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_2 <= _memReq_Q_io_deq_bits_a_mask_2;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_3 <= _memReq_Q_io_deq_bits_a_mask_3;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_4 <= _memReq_Q_io_deq_bits_a_mask_4;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_5 <= _memReq_Q_io_deq_bits_a_mask_5;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_6 <= _memReq_Q_io_deq_bits_a_mask_6;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_7 <= _memReq_Q_io_deq_bits_a_mask_7;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_8 <= _memReq_Q_io_deq_bits_a_mask_8;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_9 <= _memReq_Q_io_deq_bits_a_mask_9;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_10 <= _memReq_Q_io_deq_bits_a_mask_10;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_11 <= _memReq_Q_io_deq_bits_a_mask_11;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_12 <= _memReq_Q_io_deq_bits_a_mask_12;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_13 <= _memReq_Q_io_deq_bits_a_mask_13;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_14 <= _memReq_Q_io_deq_bits_a_mask_14;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_15 <= _memReq_Q_io_deq_bits_a_mask_15;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_16 <= _memReq_Q_io_deq_bits_a_mask_16;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_17 <= _memReq_Q_io_deq_bits_a_mask_17;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_18 <= _memReq_Q_io_deq_bits_a_mask_18;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_19 <= _memReq_Q_io_deq_bits_a_mask_19;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_20 <= _memReq_Q_io_deq_bits_a_mask_20;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_21 <= _memReq_Q_io_deq_bits_a_mask_21;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_22 <= _memReq_Q_io_deq_bits_a_mask_22;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_23 <= _memReq_Q_io_deq_bits_a_mask_23;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_24 <= _memReq_Q_io_deq_bits_a_mask_24;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_25 <= _memReq_Q_io_deq_bits_a_mask_25;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_26 <= _memReq_Q_io_deq_bits_a_mask_26;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_27 <= _memReq_Q_io_deq_bits_a_mask_27;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_28 <= _memReq_Q_io_deq_bits_a_mask_28;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_29 <= _memReq_Q_io_deq_bits_a_mask_29;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_30 <= _memReq_Q_io_deq_bits_a_mask_30;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_a_mask_31 <= _memReq_Q_io_deq_bits_a_mask_31;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_spike_info_pc <= _memReq_Q_io_deq_bits_spike_info_pc;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_spike_info_vaddr <= _memReq_Q_io_deq_bits_spike_info_vaddr;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
      memReq_st3_addr <= _memReq_Q_io_deq_bits_a_addr;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :797:79
    end
    if (memReqIsWrite_st3 & _memReq_valid_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:800:56, :895:26
      memReq_st3_a_source <=
        {3'h0, _WshrAccess_io_pushedIdx, _memReq_Q_io_deq_bits_a_addr[14:7]};	// ventus/src/L1Cache/DCache/DCache.scala:185:26, :198:24, :507:25, :793:23, :894:57, :896:25
    else if (memReqIsRead_st3 & _memReq_valid_T | _GEN_38)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:793:23, :801:51, :867:21, :877:42, :878:16, :898:{31,55}, :899:25
      memReq_st3_a_source <= _memReq_Q_io_deq_bits_a_source;	// ventus/src/L1Cache/DCache/DCache.scala:198:24, :793:23
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/L1Cache/DCache/DCache.scala:167:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/L1Cache/DCache/DCache.scala:167:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/L1Cache/DCache/DCache.scala:167:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/L1Cache/DCache/DCache.scala:167:7
      automatic logic [31:0] _RANDOM[0:131];	// ventus/src/L1Cache/DCache/DCache.scala:167:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/L1Cache/DCache/DCache.scala:167:7
        `INIT_RANDOM_PROLOG_	// ventus/src/L1Cache/DCache/DCache.scala:167:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/L1Cache/DCache/DCache.scala:167:7
        for (logic [7:0] i = 8'h0; i < 8'h84; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/L1Cache/DCache/DCache.scala:167:7
        end	// ventus/src/L1Cache/DCache/DCache.scala:167:7
        waitforL2flush = _RANDOM[8'h0][0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :207:31
        inflightReadWriteMiss = _RANDOM[8'h0][1];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :207:31, :209:38
        secondaryFullReturn = _RANDOM[8'h0][2];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :207:31, :228:36
        coreRsp_st2_perLaneAddr_0_blockOffset = _RANDOM[8'h0][8:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :207:31, :248:36
        coreRsp_st2_perLaneAddr_1_blockOffset = _RANDOM[8'h0][18:14];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :207:31, :248:36
        coreRsp_st2_perLaneAddr_2_blockOffset = _RANDOM[8'h0][28:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :207:31, :248:36
        coreRsp_st2_perLaneAddr_3_blockOffset = _RANDOM[8'h1][6:2];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_4_blockOffset = _RANDOM[8'h1][16:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_5_blockOffset = _RANDOM[8'h1][26:22];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_6_blockOffset = _RANDOM[8'h2][4:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_7_blockOffset = _RANDOM[8'h2][14:10];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_8_blockOffset = _RANDOM[8'h2][24:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_9_blockOffset =
          {_RANDOM[8'h2][31:30], _RANDOM[8'h3][2:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_10_blockOffset = _RANDOM[8'h3][12:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_11_blockOffset = _RANDOM[8'h3][22:18];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_12_blockOffset = {_RANDOM[8'h3][31:28], _RANDOM[8'h4][0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_13_blockOffset = _RANDOM[8'h4][10:6];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_14_blockOffset = _RANDOM[8'h4][20:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_15_blockOffset = _RANDOM[8'h4][30:26];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_16_blockOffset = _RANDOM[8'h5][8:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_17_blockOffset = _RANDOM[8'h5][18:14];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_18_blockOffset = _RANDOM[8'h5][28:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_19_blockOffset = _RANDOM[8'h6][6:2];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_20_blockOffset = _RANDOM[8'h6][16:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_21_blockOffset = _RANDOM[8'h6][26:22];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_22_blockOffset = _RANDOM[8'h7][4:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_23_blockOffset = _RANDOM[8'h7][14:10];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_24_blockOffset = _RANDOM[8'h7][24:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_25_blockOffset =
          {_RANDOM[8'h7][31:30], _RANDOM[8'h8][2:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_26_blockOffset = _RANDOM[8'h8][12:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_27_blockOffset = _RANDOM[8'h8][22:18];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_28_blockOffset = {_RANDOM[8'h8][31:28], _RANDOM[8'h9][0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_29_blockOffset = _RANDOM[8'h9][10:6];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_30_blockOffset = _RANDOM[8'h9][20:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        coreRsp_st2_perLaneAddr_31_blockOffset = _RANDOM[8'h9][30:26];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :248:36
        injectTagProbe_REG = _RANDOM[8'hA][3];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :256:55
        coreReqTagHasDirty_st1 = _RANDOM[8'hA][5];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :256:55, :291:39
        waitforL2flush_st2 = _RANDOM[8'hA][6];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :256:55, :417:35
        tagReplaceStatus = _RANDOM[8'hA][7];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :256:55, :439:33
        InvOrFluMemReq_a_addr_REG = _RANDOM[8'hA][15:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :256:55, :495:12
        tagReqValidCtrl = _RANDOM[8'hA][24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :256:55, :525:32
        tagReqReadyCtrl = _RANDOM[8'hA][25];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :256:55, :526:32
        memRsp_st1_d_source = {_RANDOM[8'hA][31:29], _RANDOM[8'hB][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :256:55, :552:23
        memRsp_st1_d_data_0 = {_RANDOM[8'hC][31:10], _RANDOM[8'hD][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_1 = {_RANDOM[8'hD][31:10], _RANDOM[8'hE][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_2 = {_RANDOM[8'hE][31:10], _RANDOM[8'hF][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_3 = {_RANDOM[8'hF][31:10], _RANDOM[8'h10][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_4 = {_RANDOM[8'h10][31:10], _RANDOM[8'h11][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_5 = {_RANDOM[8'h11][31:10], _RANDOM[8'h12][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_6 = {_RANDOM[8'h12][31:10], _RANDOM[8'h13][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_7 = {_RANDOM[8'h13][31:10], _RANDOM[8'h14][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_8 = {_RANDOM[8'h14][31:10], _RANDOM[8'h15][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_9 = {_RANDOM[8'h15][31:10], _RANDOM[8'h16][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_10 = {_RANDOM[8'h16][31:10], _RANDOM[8'h17][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_11 = {_RANDOM[8'h17][31:10], _RANDOM[8'h18][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_12 = {_RANDOM[8'h18][31:10], _RANDOM[8'h19][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_13 = {_RANDOM[8'h19][31:10], _RANDOM[8'h1A][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_14 = {_RANDOM[8'h1A][31:10], _RANDOM[8'h1B][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_15 = {_RANDOM[8'h1B][31:10], _RANDOM[8'h1C][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_16 = {_RANDOM[8'h1C][31:10], _RANDOM[8'h1D][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_17 = {_RANDOM[8'h1D][31:10], _RANDOM[8'h1E][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_18 = {_RANDOM[8'h1E][31:10], _RANDOM[8'h1F][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_19 = {_RANDOM[8'h1F][31:10], _RANDOM[8'h20][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_20 = {_RANDOM[8'h20][31:10], _RANDOM[8'h21][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_21 = {_RANDOM[8'h21][31:10], _RANDOM[8'h22][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_22 = {_RANDOM[8'h22][31:10], _RANDOM[8'h23][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_23 = {_RANDOM[8'h23][31:10], _RANDOM[8'h24][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_24 = {_RANDOM[8'h24][31:10], _RANDOM[8'h25][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_25 = {_RANDOM[8'h25][31:10], _RANDOM[8'h26][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_26 = {_RANDOM[8'h26][31:10], _RANDOM[8'h27][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_27 = {_RANDOM[8'h27][31:10], _RANDOM[8'h28][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_28 = {_RANDOM[8'h28][31:10], _RANDOM[8'h29][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_29 = {_RANDOM[8'h29][31:10], _RANDOM[8'h2A][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_30 = {_RANDOM[8'h2A][31:10], _RANDOM[8'h2B][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        memRsp_st1_d_data_31 = {_RANDOM[8'h2B][31:10], _RANDOM[8'h2C][9:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23
        dataReplaceReadValid_REG = _RANDOM[8'h2C][10];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23, :578:37
        dataFillVaild_REG = _RANDOM[8'h2C][11];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23, :584:30
        dirtyReplace_st1_a_addr_REG = {_RANDOM[8'h2C][31:12], _RANDOM[8'h2D][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :552:23, :599:41
        REG_0 = _RANDOM[8'h2D][15:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :599:41, :604:37
        REG_1 = _RANDOM[8'h2D][19:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :599:41, :604:37
        REG_2 = _RANDOM[8'h2D][23:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :599:41, :604:37
        REG_3 = _RANDOM[8'h2D][27:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :599:41, :604:37
        REG_4 = _RANDOM[8'h2D][31:28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :599:41, :604:37
        REG_5 = _RANDOM[8'h2E][3:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_6 = _RANDOM[8'h2E][7:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_7 = _RANDOM[8'h2E][11:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_8 = _RANDOM[8'h2E][15:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_9 = _RANDOM[8'h2E][19:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_10 = _RANDOM[8'h2E][23:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_11 = _RANDOM[8'h2E][27:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_12 = _RANDOM[8'h2E][31:28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_13 = _RANDOM[8'h2F][3:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_14 = _RANDOM[8'h2F][7:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_15 = _RANDOM[8'h2F][11:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_16 = _RANDOM[8'h2F][15:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_17 = _RANDOM[8'h2F][19:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_18 = _RANDOM[8'h2F][23:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_19 = _RANDOM[8'h2F][27:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_20 = _RANDOM[8'h2F][31:28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_21 = _RANDOM[8'h30][3:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_22 = _RANDOM[8'h30][7:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_23 = _RANDOM[8'h30][11:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_24 = _RANDOM[8'h30][15:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_25 = _RANDOM[8'h30][19:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_26 = _RANDOM[8'h30][23:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_27 = _RANDOM[8'h30][27:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_28 = _RANDOM[8'h30][31:28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_29 = _RANDOM[8'h31][3:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_30 = _RANDOM[8'h31][7:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        REG_31 = _RANDOM[8'h31][11:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37
        TagAccess_io_allocateWriteTagSRAMWValid_st1_REG = _RANDOM[8'h31][12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :632:57
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG = _RANDOM[8'h31][13];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1 = _RANDOM[8'h31][14];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2 = _RANDOM[8'h31][15];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3 = _RANDOM[8'h31][16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4 = _RANDOM[8'h31][17];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5 = _RANDOM[8'h31][18];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6 = _RANDOM[8'h31][19];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7 = _RANDOM[8'h31][20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8 = _RANDOM[8'h31][21];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9 = _RANDOM[8'h31][22];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10 = _RANDOM[8'h31][23];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11 = _RANDOM[8'h31][24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12 = _RANDOM[8'h31][25];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13 = _RANDOM[8'h31][26];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14 = _RANDOM[8'h31][27];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15 = _RANDOM[8'h31][28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16 = _RANDOM[8'h31][29];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17 = _RANDOM[8'h31][30];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18 = _RANDOM[8'h31][31];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :604:37, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19 = _RANDOM[8'h32][0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20 = _RANDOM[8'h32][1];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21 = _RANDOM[8'h32][2];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22 = _RANDOM[8'h32][3];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23 = _RANDOM[8'h32][4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24 = _RANDOM[8'h32][5];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25 = _RANDOM[8'h32][6];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26 = _RANDOM[8'h32][7];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27 = _RANDOM[8'h32][8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28 = _RANDOM[8'h32][9];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29 = _RANDOM[8'h32][10];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30 = _RANDOM[8'h32][11];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31 = _RANDOM[8'h32][12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44
        coreRsp_st2_coreRsp_data_io_enq_valid_REG = _RANDOM[8'h32][13];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44, :664:154
        coreRsp_st2_valid_from_memRsp_r = _RANDOM[8'h32][15];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :648:44, :744:45
        flushL2_Reg = _RANDOM[8'h5B][4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :767:28
        MemReqArb_io_in_2_valid_REG = _RANDOM[8'h5B][5];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :767:28, :787:91
        memReq_st3_a_opcode = _RANDOM[8'h5B][8:6];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :767:28, :793:23
        memReq_st3_a_param = _RANDOM[8'h5B][11:9];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :767:28, :793:23
        memReq_st3_a_data_0 = {_RANDOM[8'h5C][31:12], _RANDOM[8'h5D][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_1 = {_RANDOM[8'h5D][31:12], _RANDOM[8'h5E][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_2 = {_RANDOM[8'h5E][31:12], _RANDOM[8'h5F][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_3 = {_RANDOM[8'h5F][31:12], _RANDOM[8'h60][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_4 = {_RANDOM[8'h60][31:12], _RANDOM[8'h61][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_5 = {_RANDOM[8'h61][31:12], _RANDOM[8'h62][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_6 = {_RANDOM[8'h62][31:12], _RANDOM[8'h63][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_7 = {_RANDOM[8'h63][31:12], _RANDOM[8'h64][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_8 = {_RANDOM[8'h64][31:12], _RANDOM[8'h65][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_9 = {_RANDOM[8'h65][31:12], _RANDOM[8'h66][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_10 = {_RANDOM[8'h66][31:12], _RANDOM[8'h67][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_11 = {_RANDOM[8'h67][31:12], _RANDOM[8'h68][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_12 = {_RANDOM[8'h68][31:12], _RANDOM[8'h69][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_13 = {_RANDOM[8'h69][31:12], _RANDOM[8'h6A][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_14 = {_RANDOM[8'h6A][31:12], _RANDOM[8'h6B][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_15 = {_RANDOM[8'h6B][31:12], _RANDOM[8'h6C][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_16 = {_RANDOM[8'h6C][31:12], _RANDOM[8'h6D][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_17 = {_RANDOM[8'h6D][31:12], _RANDOM[8'h6E][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_18 = {_RANDOM[8'h6E][31:12], _RANDOM[8'h6F][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_19 = {_RANDOM[8'h6F][31:12], _RANDOM[8'h70][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_20 = {_RANDOM[8'h70][31:12], _RANDOM[8'h71][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_21 = {_RANDOM[8'h71][31:12], _RANDOM[8'h72][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_22 = {_RANDOM[8'h72][31:12], _RANDOM[8'h73][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_23 = {_RANDOM[8'h73][31:12], _RANDOM[8'h74][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_24 = {_RANDOM[8'h74][31:12], _RANDOM[8'h75][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_25 = {_RANDOM[8'h75][31:12], _RANDOM[8'h76][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_26 = {_RANDOM[8'h76][31:12], _RANDOM[8'h77][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_27 = {_RANDOM[8'h77][31:12], _RANDOM[8'h78][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_28 = {_RANDOM[8'h78][31:12], _RANDOM[8'h79][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_29 = {_RANDOM[8'h79][31:12], _RANDOM[8'h7A][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_30 = {_RANDOM[8'h7A][31:12], _RANDOM[8'h7B][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_data_31 = {_RANDOM[8'h7B][31:12], _RANDOM[8'h7C][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_0 = _RANDOM[8'h7C][15:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_1 = _RANDOM[8'h7C][19:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_2 = _RANDOM[8'h7C][23:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_3 = _RANDOM[8'h7C][27:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_4 = _RANDOM[8'h7C][31:28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_5 = _RANDOM[8'h7D][3:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_6 = _RANDOM[8'h7D][7:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_7 = _RANDOM[8'h7D][11:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_8 = _RANDOM[8'h7D][15:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_9 = _RANDOM[8'h7D][19:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_10 = _RANDOM[8'h7D][23:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_11 = _RANDOM[8'h7D][27:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_12 = _RANDOM[8'h7D][31:28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_13 = _RANDOM[8'h7E][3:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_14 = _RANDOM[8'h7E][7:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_15 = _RANDOM[8'h7E][11:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_16 = _RANDOM[8'h7E][15:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_17 = _RANDOM[8'h7E][19:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_18 = _RANDOM[8'h7E][23:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_19 = _RANDOM[8'h7E][27:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_20 = _RANDOM[8'h7E][31:28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_21 = _RANDOM[8'h7F][3:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_22 = _RANDOM[8'h7F][7:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_23 = _RANDOM[8'h7F][11:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_24 = _RANDOM[8'h7F][15:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_25 = _RANDOM[8'h7F][19:16];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_26 = _RANDOM[8'h7F][23:20];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_27 = _RANDOM[8'h7F][27:24];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_28 = _RANDOM[8'h7F][31:28];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_29 = _RANDOM[8'h80][3:0];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_30 = _RANDOM[8'h80][7:4];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_mask_31 = _RANDOM[8'h80][11:8];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_spike_info_pc = {_RANDOM[8'h80][31:12], _RANDOM[8'h81][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_spike_info_vaddr = {_RANDOM[8'h81][31:12], _RANDOM[8'h82][11:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_a_source = _RANDOM[8'h82][24:12];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
        memReq_st3_addr = {_RANDOM[8'h82][31:25], _RANDOM[8'h83][24:0]};	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23, :797:79
        memReq_valid = _RANDOM[8'h83][25];	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :797:79, :916:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/L1Cache/DCache/DCache.scala:167:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/L1Cache/DCache/DCache.scala:167:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  MSHR_1 MshrAccess (	// ventus/src/L1Cache/DCache/DCache.scala:178:26
    .clock                         (clock),
    .reset                         (reset),
    .io_probe_valid
      (io_coreReq_valid & _coreReq_Q_io_enq_ready & ~probereadAllocateWriteConflict
       & ~inflightreadwritemiss_w & ~readmiss_sameadd & _TagAccess_io_probeRead_ready
       & _io_coreReq_ready_T_7 & _io_coreReq_ready_T_9 & ~_MshrAccess_io_releasing_stall),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :184:25, :188:25, :210:107, :212:{49,147,189}, :213:92, :217:{89,117}, :258:23, :275:49, :622:54
    .io_probe_bits_blockAddr       (_MshrAccess_io_probe_bits_blockAddr_T),	// ventus/src/L1Cache/DCache/DCache.scala:276:44
    .io_probeOut_st1_probeStatus   (_MshrAccess_io_probeOut_st1_probeStatus),
    .io_probeOut_st1_a_source      (_MshrAccess_io_probeOut_st1_a_source),
    .io_missReq_ready              (_MshrAccess_io_missReq_ready),
    .io_missReq_valid              (_MshrAccess_io_missReq_valid_T_3),	// ventus/src/L1Cache/DCache/DCache.scala:318:104
    .io_missReq_bits_blockAddr     (readMissReq_a_addr_hi),	// ventus/src/L1Cache/DCache/DCache.scala:324:46
    .io_missReq_bits_targetInfo
      ({_coreReq_Q_io_deq_bits_instrId,
        _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_31_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_30_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_29_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_28_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_27_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_26_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_25_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_24_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_23_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_22_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_21_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_20_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_19_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_18_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_17_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_16_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_15_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_14_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_13_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_12_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_11_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_10_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_9_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_8_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_7_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_6_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_5_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_4_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_3_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_2_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_1_wordOffset1H,
        _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask,
        _coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset,
        _coreReq_Q_io_deq_bits_perLaneAddr_0_wordOffset1H}),	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :325:58
    .io_missRspIn_ready            (_MshrAccess_io_missRspIn_ready),
    .io_missRspIn_valid
      (_DataAccessesRRsp_DataAccess_io_w_req_bits_T_62 & _coreRsp_Q_io_enq_ready),	// ventus/src/L1Cache/DCache/DCache.scala:191:25, :610:30, :615:74
    .io_missRspIn_bits_instrId     (_memRsp_Q_io_deq_bits_d_source[9:8]),	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :549:61
    .io_missRspOut_ready           (_coreRsp_st2_io_enq_ready),	// ventus/src/L1Cache/DCache/DCache.scala:246:26
    .io_missRspOut_valid           (_MshrAccess_io_missRspOut_valid),
    .io_missRspOut_bits_targetInfo (_MshrAccess_io_missRspOut_bits_targetInfo),
    .io_missRspOut_bits_blockAddr  (_MshrAccess_io_missRspOut_bits_blockAddr),
    .io_empty                      (_MshrAccess_io_empty),
    .io_probestatus                (_MshrAccess_io_probestatus),
    .io_mshrStatus_st0             (_MshrAccess_io_mshrStatus_st0),
    .io_stage2_ready               (_MemReqArb_io_in_1_ready),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_stage1_ready               (coreReq_st1_ready),	// ventus/src/L1Cache/DCache/DCache.scala:442:92, :443:32, :463:60
    .io_releasing_stall            (_MshrAccess_io_releasing_stall)
  );
  L1TagAccess TagAccess (	// ventus/src/L1Cache/DCache/DCache.scala:184:25
    .clock                              (clock),
    .reset                              (reset),
    .io_probeRead_ready                 (_TagAccess_io_probeRead_ready),
    .io_probeRead_valid
      ((_coreReqControl_st0_T | injectTagProbe)
       & ~(coreReqControl_st0_isFlush | coreReqControl_st0_isInvalidate)),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:256:46, :264:{52,71,74,103}, :287:28
    .io_probeRead_bits_setIdx
      (injectTagProbe ? _coreReq_Q_io_deq_bits_setIdx : io_coreReq_bits_setIdx),	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :256:46, :265:44
    .io_tagFromCore_st1                 (_coreReq_Q_io_deq_bits_tag),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_probeIsWrite_st1
      (_coreReqControl_st1_Q_io_deq_bits_isWrite & _coreReqControl_st1_Q_io_deq_valid
       & _TagAccess_io_hit_st1),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :232:36, :314:118
    .io_hit_st1                         (_TagAccess_io_hit_st1),
    .io_waymaskHit_st1                  (_TagAccess_io_waymaskHit_st1),
    .io_allocateWrite_valid             (_GEN_34),	// ventus/src/L1Cache/DCache/DCache.scala:619:42
    .io_allocateWrite_bits_setIdx       (_memRsp_Q_io_deq_bits_d_source[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :620:74
    .io_allocateWriteData_st1           (_MshrAccess_io_missRspOut_bits_blockAddr[24:8]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, ventus/src/L1Cache/L1CacheParameters.scala:54:35
    .io_allocateWriteTagSRAMWValid_st1
      (TagAccess_io_allocateWriteTagSRAMWValid_st1_REG & tagAllocateWriteReady),	// ventus/src/L1Cache/DCache/DCache.scala:571:37, :572:27, :574:27, :632:{57,92}
    .io_needReplace                     (_TagAccess_io_needReplace),
    .io_waymaskReplacement_st1          (_TagAccess_io_waymaskReplacement_st1),
    .io_a_addrReplacement_st1           (_TagAccess_io_a_addrReplacement_st1),
    .io_hasDirty_st0                    (_TagAccess_io_hasDirty_st0),
    .io_dirtySetIdx_st0                 (_TagAccess_io_dirtySetIdx_st0),
    .io_dirtyWayMask_st0                (_TagAccess_io_dirtyWayMask_st0),
    .io_dirtyTag_st1                    (_TagAccess_io_dirtyTag_st1),
    .io_flushChoosen_valid
      (_dataAccessInvOrFluRValid_T & _TagAccess_io_hasDirty_st0),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :302:{68,97}
    .io_flushChoosen_bits
      ({_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0}),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :305:8
    .io_invalidateAll
      (flushL2 & _coreReqControl_st1_Q_io_deq_bits_isInvalidate),	// ventus/src/L1Cache/DCache/DCache.scala:232:36, :774:62, :780:41
    .io_tagready_st1                    (coreReq_st1_ready),	// ventus/src/L1Cache/DCache/DCache.scala:442:92, :443:32, :463:60
    .io_perLaneAddr_st1_0_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_0_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_0_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_0_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_1_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_1_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_1_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_1_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_2_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_2_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_2_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_2_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_3_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_3_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_3_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_3_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_4_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_4_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_4_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_4_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_5_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_5_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_5_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_5_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_6_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_6_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_6_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_6_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_7_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_7_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_7_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_7_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_8_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_8_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_8_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_8_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_9_activeMask    (_coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_9_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_9_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_9_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_10_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_10_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_10_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_11_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_11_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_11_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_12_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_12_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_12_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_13_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_13_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_13_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_14_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_14_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_14_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_15_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_15_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_15_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_16_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_16_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_16_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_17_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_17_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_17_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_18_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_18_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_18_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_19_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_19_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_19_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_20_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_20_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_20_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_21_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_21_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_21_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_22_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_22_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_22_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_23_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_23_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_23_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_24_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_24_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_24_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_25_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_25_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_25_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_26_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_26_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_26_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_27_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_27_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_27_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_28_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_28_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_28_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_29_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_29_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_29_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_30_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_30_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_30_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_31_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_31_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_st1_31_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_dirtyMask_st1                   (_TagAccess_io_dirtyMask_st1),
    .io_replace_dirty_mask_st1          (_TagAccess_io_replace_dirty_mask_st1)
  );
  DCacheWSHR WshrAccess (	// ventus/src/L1Cache/DCache/DCache.scala:185:26
    .clock                     (clock),
    .reset                     (reset),
    .io_pushReq_ready          (_WshrAccess_io_pushReq_ready),
    .io_pushReq_valid          (PushWshrValid),	// ventus/src/L1Cache/DCache/DCache.scala:808:56
    .io_pushReq_bits_blockAddr ({2'h0, memReq_st3_addr[31:7]}),	// ventus/src/L1Cache/DCache/DCache.scala:212:189, :797:79, :811:39, :813:40
    .io_conflict               (_WshrAccess_io_conflict),
    .io_pushedIdx              (_WshrAccess_io_pushedIdx),
    .io_empty                  (_WshrAccess_io_empty),
    .io_popReq_valid           (_memRsp_Q_io_deq_valid & memRspIsWrite),	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :541:59, :548:55
    .io_popReq_bits            (_memRsp_Q_io_deq_bits_d_source[9:8])	// ventus/src/L1Cache/DCache/DCache.scala:194:24, :549:61
  );
  Queue1_DCacheCoreReq coreReq_Q (	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .clock                                   (clock),
    .reset                                   (reset),
    .io_enq_ready                            (_coreReq_Q_io_enq_ready),
    .io_enq_valid
      (io_coreReq_valid & ~probereadAllocateWriteConflict & _TagAccess_io_probeRead_ready
       & _io_coreReq_ready_T_7 & _io_coreReq_ready_T_9
       & ~(_io_coreReq_ready_T_11 & ~_MshrAccess_io_empty)
       & ~_MshrAccess_io_releasing_stall),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :184:25, :212:{49,147,189}, :213:{29,54,62,66,89,92}, :622:54
    .io_enq_bits_instrId                     (io_coreReq_bits_instrId),
    .io_enq_bits_opcode                      (io_coreReq_bits_opcode),
    .io_enq_bits_param                       (io_coreReq_bits_param),
    .io_enq_bits_tag                         (io_coreReq_bits_tag),
    .io_enq_bits_setIdx                      (io_coreReq_bits_setIdx),
    .io_enq_bits_perLaneAddr_0_activeMask    (io_coreReq_bits_perLaneAddr_0_activeMask),
    .io_enq_bits_perLaneAddr_0_blockOffset   (io_coreReq_bits_perLaneAddr_0_blockOffset),
    .io_enq_bits_perLaneAddr_0_wordOffset1H  (io_coreReq_bits_perLaneAddr_0_wordOffset1H),
    .io_enq_bits_perLaneAddr_1_activeMask    (io_coreReq_bits_perLaneAddr_1_activeMask),
    .io_enq_bits_perLaneAddr_1_blockOffset   (io_coreReq_bits_perLaneAddr_1_blockOffset),
    .io_enq_bits_perLaneAddr_1_wordOffset1H  (io_coreReq_bits_perLaneAddr_1_wordOffset1H),
    .io_enq_bits_perLaneAddr_2_activeMask    (io_coreReq_bits_perLaneAddr_2_activeMask),
    .io_enq_bits_perLaneAddr_2_blockOffset   (io_coreReq_bits_perLaneAddr_2_blockOffset),
    .io_enq_bits_perLaneAddr_2_wordOffset1H  (io_coreReq_bits_perLaneAddr_2_wordOffset1H),
    .io_enq_bits_perLaneAddr_3_activeMask    (io_coreReq_bits_perLaneAddr_3_activeMask),
    .io_enq_bits_perLaneAddr_3_blockOffset   (io_coreReq_bits_perLaneAddr_3_blockOffset),
    .io_enq_bits_perLaneAddr_3_wordOffset1H  (io_coreReq_bits_perLaneAddr_3_wordOffset1H),
    .io_enq_bits_perLaneAddr_4_activeMask    (io_coreReq_bits_perLaneAddr_4_activeMask),
    .io_enq_bits_perLaneAddr_4_blockOffset   (io_coreReq_bits_perLaneAddr_4_blockOffset),
    .io_enq_bits_perLaneAddr_4_wordOffset1H  (io_coreReq_bits_perLaneAddr_4_wordOffset1H),
    .io_enq_bits_perLaneAddr_5_activeMask    (io_coreReq_bits_perLaneAddr_5_activeMask),
    .io_enq_bits_perLaneAddr_5_blockOffset   (io_coreReq_bits_perLaneAddr_5_blockOffset),
    .io_enq_bits_perLaneAddr_5_wordOffset1H  (io_coreReq_bits_perLaneAddr_5_wordOffset1H),
    .io_enq_bits_perLaneAddr_6_activeMask    (io_coreReq_bits_perLaneAddr_6_activeMask),
    .io_enq_bits_perLaneAddr_6_blockOffset   (io_coreReq_bits_perLaneAddr_6_blockOffset),
    .io_enq_bits_perLaneAddr_6_wordOffset1H  (io_coreReq_bits_perLaneAddr_6_wordOffset1H),
    .io_enq_bits_perLaneAddr_7_activeMask    (io_coreReq_bits_perLaneAddr_7_activeMask),
    .io_enq_bits_perLaneAddr_7_blockOffset   (io_coreReq_bits_perLaneAddr_7_blockOffset),
    .io_enq_bits_perLaneAddr_7_wordOffset1H  (io_coreReq_bits_perLaneAddr_7_wordOffset1H),
    .io_enq_bits_perLaneAddr_8_activeMask    (io_coreReq_bits_perLaneAddr_8_activeMask),
    .io_enq_bits_perLaneAddr_8_blockOffset   (io_coreReq_bits_perLaneAddr_8_blockOffset),
    .io_enq_bits_perLaneAddr_8_wordOffset1H  (io_coreReq_bits_perLaneAddr_8_wordOffset1H),
    .io_enq_bits_perLaneAddr_9_activeMask    (io_coreReq_bits_perLaneAddr_9_activeMask),
    .io_enq_bits_perLaneAddr_9_blockOffset   (io_coreReq_bits_perLaneAddr_9_blockOffset),
    .io_enq_bits_perLaneAddr_9_wordOffset1H  (io_coreReq_bits_perLaneAddr_9_wordOffset1H),
    .io_enq_bits_perLaneAddr_10_activeMask   (io_coreReq_bits_perLaneAddr_10_activeMask),
    .io_enq_bits_perLaneAddr_10_blockOffset  (io_coreReq_bits_perLaneAddr_10_blockOffset),
    .io_enq_bits_perLaneAddr_10_wordOffset1H
      (io_coreReq_bits_perLaneAddr_10_wordOffset1H),
    .io_enq_bits_perLaneAddr_11_activeMask   (io_coreReq_bits_perLaneAddr_11_activeMask),
    .io_enq_bits_perLaneAddr_11_blockOffset  (io_coreReq_bits_perLaneAddr_11_blockOffset),
    .io_enq_bits_perLaneAddr_11_wordOffset1H
      (io_coreReq_bits_perLaneAddr_11_wordOffset1H),
    .io_enq_bits_perLaneAddr_12_activeMask   (io_coreReq_bits_perLaneAddr_12_activeMask),
    .io_enq_bits_perLaneAddr_12_blockOffset  (io_coreReq_bits_perLaneAddr_12_blockOffset),
    .io_enq_bits_perLaneAddr_12_wordOffset1H
      (io_coreReq_bits_perLaneAddr_12_wordOffset1H),
    .io_enq_bits_perLaneAddr_13_activeMask   (io_coreReq_bits_perLaneAddr_13_activeMask),
    .io_enq_bits_perLaneAddr_13_blockOffset  (io_coreReq_bits_perLaneAddr_13_blockOffset),
    .io_enq_bits_perLaneAddr_13_wordOffset1H
      (io_coreReq_bits_perLaneAddr_13_wordOffset1H),
    .io_enq_bits_perLaneAddr_14_activeMask   (io_coreReq_bits_perLaneAddr_14_activeMask),
    .io_enq_bits_perLaneAddr_14_blockOffset  (io_coreReq_bits_perLaneAddr_14_blockOffset),
    .io_enq_bits_perLaneAddr_14_wordOffset1H
      (io_coreReq_bits_perLaneAddr_14_wordOffset1H),
    .io_enq_bits_perLaneAddr_15_activeMask   (io_coreReq_bits_perLaneAddr_15_activeMask),
    .io_enq_bits_perLaneAddr_15_blockOffset  (io_coreReq_bits_perLaneAddr_15_blockOffset),
    .io_enq_bits_perLaneAddr_15_wordOffset1H
      (io_coreReq_bits_perLaneAddr_15_wordOffset1H),
    .io_enq_bits_perLaneAddr_16_activeMask   (io_coreReq_bits_perLaneAddr_16_activeMask),
    .io_enq_bits_perLaneAddr_16_blockOffset  (io_coreReq_bits_perLaneAddr_16_blockOffset),
    .io_enq_bits_perLaneAddr_16_wordOffset1H
      (io_coreReq_bits_perLaneAddr_16_wordOffset1H),
    .io_enq_bits_perLaneAddr_17_activeMask   (io_coreReq_bits_perLaneAddr_17_activeMask),
    .io_enq_bits_perLaneAddr_17_blockOffset  (io_coreReq_bits_perLaneAddr_17_blockOffset),
    .io_enq_bits_perLaneAddr_17_wordOffset1H
      (io_coreReq_bits_perLaneAddr_17_wordOffset1H),
    .io_enq_bits_perLaneAddr_18_activeMask   (io_coreReq_bits_perLaneAddr_18_activeMask),
    .io_enq_bits_perLaneAddr_18_blockOffset  (io_coreReq_bits_perLaneAddr_18_blockOffset),
    .io_enq_bits_perLaneAddr_18_wordOffset1H
      (io_coreReq_bits_perLaneAddr_18_wordOffset1H),
    .io_enq_bits_perLaneAddr_19_activeMask   (io_coreReq_bits_perLaneAddr_19_activeMask),
    .io_enq_bits_perLaneAddr_19_blockOffset  (io_coreReq_bits_perLaneAddr_19_blockOffset),
    .io_enq_bits_perLaneAddr_19_wordOffset1H
      (io_coreReq_bits_perLaneAddr_19_wordOffset1H),
    .io_enq_bits_perLaneAddr_20_activeMask   (io_coreReq_bits_perLaneAddr_20_activeMask),
    .io_enq_bits_perLaneAddr_20_blockOffset  (io_coreReq_bits_perLaneAddr_20_blockOffset),
    .io_enq_bits_perLaneAddr_20_wordOffset1H
      (io_coreReq_bits_perLaneAddr_20_wordOffset1H),
    .io_enq_bits_perLaneAddr_21_activeMask   (io_coreReq_bits_perLaneAddr_21_activeMask),
    .io_enq_bits_perLaneAddr_21_blockOffset  (io_coreReq_bits_perLaneAddr_21_blockOffset),
    .io_enq_bits_perLaneAddr_21_wordOffset1H
      (io_coreReq_bits_perLaneAddr_21_wordOffset1H),
    .io_enq_bits_perLaneAddr_22_activeMask   (io_coreReq_bits_perLaneAddr_22_activeMask),
    .io_enq_bits_perLaneAddr_22_blockOffset  (io_coreReq_bits_perLaneAddr_22_blockOffset),
    .io_enq_bits_perLaneAddr_22_wordOffset1H
      (io_coreReq_bits_perLaneAddr_22_wordOffset1H),
    .io_enq_bits_perLaneAddr_23_activeMask   (io_coreReq_bits_perLaneAddr_23_activeMask),
    .io_enq_bits_perLaneAddr_23_blockOffset  (io_coreReq_bits_perLaneAddr_23_blockOffset),
    .io_enq_bits_perLaneAddr_23_wordOffset1H
      (io_coreReq_bits_perLaneAddr_23_wordOffset1H),
    .io_enq_bits_perLaneAddr_24_activeMask   (io_coreReq_bits_perLaneAddr_24_activeMask),
    .io_enq_bits_perLaneAddr_24_blockOffset  (io_coreReq_bits_perLaneAddr_24_blockOffset),
    .io_enq_bits_perLaneAddr_24_wordOffset1H
      (io_coreReq_bits_perLaneAddr_24_wordOffset1H),
    .io_enq_bits_perLaneAddr_25_activeMask   (io_coreReq_bits_perLaneAddr_25_activeMask),
    .io_enq_bits_perLaneAddr_25_blockOffset  (io_coreReq_bits_perLaneAddr_25_blockOffset),
    .io_enq_bits_perLaneAddr_25_wordOffset1H
      (io_coreReq_bits_perLaneAddr_25_wordOffset1H),
    .io_enq_bits_perLaneAddr_26_activeMask   (io_coreReq_bits_perLaneAddr_26_activeMask),
    .io_enq_bits_perLaneAddr_26_blockOffset  (io_coreReq_bits_perLaneAddr_26_blockOffset),
    .io_enq_bits_perLaneAddr_26_wordOffset1H
      (io_coreReq_bits_perLaneAddr_26_wordOffset1H),
    .io_enq_bits_perLaneAddr_27_activeMask   (io_coreReq_bits_perLaneAddr_27_activeMask),
    .io_enq_bits_perLaneAddr_27_blockOffset  (io_coreReq_bits_perLaneAddr_27_blockOffset),
    .io_enq_bits_perLaneAddr_27_wordOffset1H
      (io_coreReq_bits_perLaneAddr_27_wordOffset1H),
    .io_enq_bits_perLaneAddr_28_activeMask   (io_coreReq_bits_perLaneAddr_28_activeMask),
    .io_enq_bits_perLaneAddr_28_blockOffset  (io_coreReq_bits_perLaneAddr_28_blockOffset),
    .io_enq_bits_perLaneAddr_28_wordOffset1H
      (io_coreReq_bits_perLaneAddr_28_wordOffset1H),
    .io_enq_bits_perLaneAddr_29_activeMask   (io_coreReq_bits_perLaneAddr_29_activeMask),
    .io_enq_bits_perLaneAddr_29_blockOffset  (io_coreReq_bits_perLaneAddr_29_blockOffset),
    .io_enq_bits_perLaneAddr_29_wordOffset1H
      (io_coreReq_bits_perLaneAddr_29_wordOffset1H),
    .io_enq_bits_perLaneAddr_30_activeMask   (io_coreReq_bits_perLaneAddr_30_activeMask),
    .io_enq_bits_perLaneAddr_30_blockOffset  (io_coreReq_bits_perLaneAddr_30_blockOffset),
    .io_enq_bits_perLaneAddr_30_wordOffset1H
      (io_coreReq_bits_perLaneAddr_30_wordOffset1H),
    .io_enq_bits_perLaneAddr_31_activeMask   (io_coreReq_bits_perLaneAddr_31_activeMask),
    .io_enq_bits_perLaneAddr_31_blockOffset  (io_coreReq_bits_perLaneAddr_31_blockOffset),
    .io_enq_bits_perLaneAddr_31_wordOffset1H
      (io_coreReq_bits_perLaneAddr_31_wordOffset1H),
    .io_enq_bits_data_0                      (io_coreReq_bits_data_0),
    .io_enq_bits_data_1                      (io_coreReq_bits_data_1),
    .io_enq_bits_data_2                      (io_coreReq_bits_data_2),
    .io_enq_bits_data_3                      (io_coreReq_bits_data_3),
    .io_enq_bits_data_4                      (io_coreReq_bits_data_4),
    .io_enq_bits_data_5                      (io_coreReq_bits_data_5),
    .io_enq_bits_data_6                      (io_coreReq_bits_data_6),
    .io_enq_bits_data_7                      (io_coreReq_bits_data_7),
    .io_enq_bits_data_8                      (io_coreReq_bits_data_8),
    .io_enq_bits_data_9                      (io_coreReq_bits_data_9),
    .io_enq_bits_data_10                     (io_coreReq_bits_data_10),
    .io_enq_bits_data_11                     (io_coreReq_bits_data_11),
    .io_enq_bits_data_12                     (io_coreReq_bits_data_12),
    .io_enq_bits_data_13                     (io_coreReq_bits_data_13),
    .io_enq_bits_data_14                     (io_coreReq_bits_data_14),
    .io_enq_bits_data_15                     (io_coreReq_bits_data_15),
    .io_enq_bits_data_16                     (io_coreReq_bits_data_16),
    .io_enq_bits_data_17                     (io_coreReq_bits_data_17),
    .io_enq_bits_data_18                     (io_coreReq_bits_data_18),
    .io_enq_bits_data_19                     (io_coreReq_bits_data_19),
    .io_enq_bits_data_20                     (io_coreReq_bits_data_20),
    .io_enq_bits_data_21                     (io_coreReq_bits_data_21),
    .io_enq_bits_data_22                     (io_coreReq_bits_data_22),
    .io_enq_bits_data_23                     (io_coreReq_bits_data_23),
    .io_enq_bits_data_24                     (io_coreReq_bits_data_24),
    .io_enq_bits_data_25                     (io_coreReq_bits_data_25),
    .io_enq_bits_data_26                     (io_coreReq_bits_data_26),
    .io_enq_bits_data_27                     (io_coreReq_bits_data_27),
    .io_enq_bits_data_28                     (io_coreReq_bits_data_28),
    .io_enq_bits_data_29                     (io_coreReq_bits_data_29),
    .io_enq_bits_data_30                     (io_coreReq_bits_data_30),
    .io_enq_bits_data_31                     (io_coreReq_bits_data_31),
    .io_enq_bits_spike_info_pc               (io_coreReq_bits_spike_info_pc),
    .io_enq_bits_spike_info_vaddr            (io_coreReq_bits_spike_info_vaddr),
    .io_deq_ready                            (_coreReq_Q_io_deq_ready_T_4),	// ventus/src/L1Cache/DCache/DCache.scala:260:47
    .io_deq_valid                            (_coreReq_Q_io_deq_valid),
    .io_deq_bits_instrId                     (_coreReq_Q_io_deq_bits_instrId),
    .io_deq_bits_opcode                      (_coreReq_Q_io_deq_bits_opcode),
    .io_deq_bits_param                       (_coreReq_Q_io_deq_bits_param),
    .io_deq_bits_tag                         (_coreReq_Q_io_deq_bits_tag),
    .io_deq_bits_setIdx                      (_coreReq_Q_io_deq_bits_setIdx),
    .io_deq_bits_perLaneAddr_0_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask),
    .io_deq_bits_perLaneAddr_0_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset),
    .io_deq_bits_perLaneAddr_0_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_0_wordOffset1H),
    .io_deq_bits_perLaneAddr_1_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask),
    .io_deq_bits_perLaneAddr_1_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset),
    .io_deq_bits_perLaneAddr_1_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_1_wordOffset1H),
    .io_deq_bits_perLaneAddr_2_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask),
    .io_deq_bits_perLaneAddr_2_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset),
    .io_deq_bits_perLaneAddr_2_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_2_wordOffset1H),
    .io_deq_bits_perLaneAddr_3_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask),
    .io_deq_bits_perLaneAddr_3_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset),
    .io_deq_bits_perLaneAddr_3_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_3_wordOffset1H),
    .io_deq_bits_perLaneAddr_4_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask),
    .io_deq_bits_perLaneAddr_4_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset),
    .io_deq_bits_perLaneAddr_4_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_4_wordOffset1H),
    .io_deq_bits_perLaneAddr_5_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask),
    .io_deq_bits_perLaneAddr_5_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset),
    .io_deq_bits_perLaneAddr_5_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_5_wordOffset1H),
    .io_deq_bits_perLaneAddr_6_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask),
    .io_deq_bits_perLaneAddr_6_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset),
    .io_deq_bits_perLaneAddr_6_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_6_wordOffset1H),
    .io_deq_bits_perLaneAddr_7_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask),
    .io_deq_bits_perLaneAddr_7_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset),
    .io_deq_bits_perLaneAddr_7_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_7_wordOffset1H),
    .io_deq_bits_perLaneAddr_8_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask),
    .io_deq_bits_perLaneAddr_8_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset),
    .io_deq_bits_perLaneAddr_8_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_8_wordOffset1H),
    .io_deq_bits_perLaneAddr_9_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask),
    .io_deq_bits_perLaneAddr_9_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset),
    .io_deq_bits_perLaneAddr_9_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_9_wordOffset1H),
    .io_deq_bits_perLaneAddr_10_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask),
    .io_deq_bits_perLaneAddr_10_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset),
    .io_deq_bits_perLaneAddr_10_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_wordOffset1H),
    .io_deq_bits_perLaneAddr_11_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask),
    .io_deq_bits_perLaneAddr_11_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset),
    .io_deq_bits_perLaneAddr_11_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_wordOffset1H),
    .io_deq_bits_perLaneAddr_12_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask),
    .io_deq_bits_perLaneAddr_12_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset),
    .io_deq_bits_perLaneAddr_12_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_wordOffset1H),
    .io_deq_bits_perLaneAddr_13_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask),
    .io_deq_bits_perLaneAddr_13_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset),
    .io_deq_bits_perLaneAddr_13_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_wordOffset1H),
    .io_deq_bits_perLaneAddr_14_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask),
    .io_deq_bits_perLaneAddr_14_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset),
    .io_deq_bits_perLaneAddr_14_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_wordOffset1H),
    .io_deq_bits_perLaneAddr_15_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask),
    .io_deq_bits_perLaneAddr_15_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset),
    .io_deq_bits_perLaneAddr_15_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_wordOffset1H),
    .io_deq_bits_perLaneAddr_16_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask),
    .io_deq_bits_perLaneAddr_16_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset),
    .io_deq_bits_perLaneAddr_16_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_wordOffset1H),
    .io_deq_bits_perLaneAddr_17_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask),
    .io_deq_bits_perLaneAddr_17_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset),
    .io_deq_bits_perLaneAddr_17_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_wordOffset1H),
    .io_deq_bits_perLaneAddr_18_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask),
    .io_deq_bits_perLaneAddr_18_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset),
    .io_deq_bits_perLaneAddr_18_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_wordOffset1H),
    .io_deq_bits_perLaneAddr_19_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask),
    .io_deq_bits_perLaneAddr_19_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset),
    .io_deq_bits_perLaneAddr_19_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_wordOffset1H),
    .io_deq_bits_perLaneAddr_20_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask),
    .io_deq_bits_perLaneAddr_20_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset),
    .io_deq_bits_perLaneAddr_20_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_wordOffset1H),
    .io_deq_bits_perLaneAddr_21_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask),
    .io_deq_bits_perLaneAddr_21_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset),
    .io_deq_bits_perLaneAddr_21_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_wordOffset1H),
    .io_deq_bits_perLaneAddr_22_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask),
    .io_deq_bits_perLaneAddr_22_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset),
    .io_deq_bits_perLaneAddr_22_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_wordOffset1H),
    .io_deq_bits_perLaneAddr_23_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask),
    .io_deq_bits_perLaneAddr_23_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset),
    .io_deq_bits_perLaneAddr_23_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_wordOffset1H),
    .io_deq_bits_perLaneAddr_24_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask),
    .io_deq_bits_perLaneAddr_24_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset),
    .io_deq_bits_perLaneAddr_24_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_wordOffset1H),
    .io_deq_bits_perLaneAddr_25_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask),
    .io_deq_bits_perLaneAddr_25_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset),
    .io_deq_bits_perLaneAddr_25_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_wordOffset1H),
    .io_deq_bits_perLaneAddr_26_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask),
    .io_deq_bits_perLaneAddr_26_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset),
    .io_deq_bits_perLaneAddr_26_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_wordOffset1H),
    .io_deq_bits_perLaneAddr_27_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask),
    .io_deq_bits_perLaneAddr_27_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset),
    .io_deq_bits_perLaneAddr_27_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_wordOffset1H),
    .io_deq_bits_perLaneAddr_28_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask),
    .io_deq_bits_perLaneAddr_28_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset),
    .io_deq_bits_perLaneAddr_28_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_wordOffset1H),
    .io_deq_bits_perLaneAddr_29_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask),
    .io_deq_bits_perLaneAddr_29_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset),
    .io_deq_bits_perLaneAddr_29_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_wordOffset1H),
    .io_deq_bits_perLaneAddr_30_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask),
    .io_deq_bits_perLaneAddr_30_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset),
    .io_deq_bits_perLaneAddr_30_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_wordOffset1H),
    .io_deq_bits_perLaneAddr_31_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask),
    .io_deq_bits_perLaneAddr_31_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset),
    .io_deq_bits_perLaneAddr_31_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_wordOffset1H),
    .io_deq_bits_data_0                      (_coreReq_Q_io_deq_bits_data_0),
    .io_deq_bits_data_1                      (_coreReq_Q_io_deq_bits_data_1),
    .io_deq_bits_data_2                      (_coreReq_Q_io_deq_bits_data_2),
    .io_deq_bits_data_3                      (_coreReq_Q_io_deq_bits_data_3),
    .io_deq_bits_data_4                      (_coreReq_Q_io_deq_bits_data_4),
    .io_deq_bits_data_5                      (_coreReq_Q_io_deq_bits_data_5),
    .io_deq_bits_data_6                      (_coreReq_Q_io_deq_bits_data_6),
    .io_deq_bits_data_7                      (_coreReq_Q_io_deq_bits_data_7),
    .io_deq_bits_data_8                      (_coreReq_Q_io_deq_bits_data_8),
    .io_deq_bits_data_9                      (_coreReq_Q_io_deq_bits_data_9),
    .io_deq_bits_data_10                     (_coreReq_Q_io_deq_bits_data_10),
    .io_deq_bits_data_11                     (_coreReq_Q_io_deq_bits_data_11),
    .io_deq_bits_data_12                     (_coreReq_Q_io_deq_bits_data_12),
    .io_deq_bits_data_13                     (_coreReq_Q_io_deq_bits_data_13),
    .io_deq_bits_data_14                     (_coreReq_Q_io_deq_bits_data_14),
    .io_deq_bits_data_15                     (_coreReq_Q_io_deq_bits_data_15),
    .io_deq_bits_data_16                     (_coreReq_Q_io_deq_bits_data_16),
    .io_deq_bits_data_17                     (_coreReq_Q_io_deq_bits_data_17),
    .io_deq_bits_data_18                     (_coreReq_Q_io_deq_bits_data_18),
    .io_deq_bits_data_19                     (_coreReq_Q_io_deq_bits_data_19),
    .io_deq_bits_data_20                     (_coreReq_Q_io_deq_bits_data_20),
    .io_deq_bits_data_21                     (_coreReq_Q_io_deq_bits_data_21),
    .io_deq_bits_data_22                     (_coreReq_Q_io_deq_bits_data_22),
    .io_deq_bits_data_23                     (_coreReq_Q_io_deq_bits_data_23),
    .io_deq_bits_data_24                     (_coreReq_Q_io_deq_bits_data_24),
    .io_deq_bits_data_25                     (_coreReq_Q_io_deq_bits_data_25),
    .io_deq_bits_data_26                     (_coreReq_Q_io_deq_bits_data_26),
    .io_deq_bits_data_27                     (_coreReq_Q_io_deq_bits_data_27),
    .io_deq_bits_data_28                     (_coreReq_Q_io_deq_bits_data_28),
    .io_deq_bits_data_29                     (_coreReq_Q_io_deq_bits_data_29),
    .io_deq_bits_data_30                     (_coreReq_Q_io_deq_bits_data_30),
    .io_deq_bits_data_31                     (_coreReq_Q_io_deq_bits_data_31),
    .io_deq_bits_spike_info_pc               (_coreReq_Q_io_deq_bits_spike_info_pc),
    .io_deq_bits_spike_info_vaddr            (_coreReq_Q_io_deq_bits_spike_info_vaddr)
  );
  Queue32_DCacheCoreRsp coreRsp_Q (	// ventus/src/L1Cache/DCache/DCache.scala:191:25
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (_coreRsp_Q_io_enq_ready),
    .io_enq_valid
      (coreRsp_st2_valid_from_coreReq | coreRsp_st2_valid_from_memRsp_r
       | coreRsp_st2_valid_from_memReq | memRspIsFluOrInv & _coreRsp_Q_io_enq_valid_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:412:62, :742:84, :744:45, :753:{47,68}, :816:99
    .io_enq_bits_instrId
      (coreRsp_st2_valid_from_memReq
         ? coreRspFromMemReq_instrId
         : _coreRsp_st2_io_deq_bits_instrId),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :756:39, :816:99, :910:29
    .io_enq_bits_isWrite
      (coreRsp_st2_valid_from_memReq | _coreRsp_st2_io_deq_bits_isWrite),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :754:39, :816:99
    .io_enq_bits_data_0        (_GEN_35[coreRsp_st2_perLaneAddr_0_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_1        (_GEN_35[coreRsp_st2_perLaneAddr_1_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_2        (_GEN_35[coreRsp_st2_perLaneAddr_2_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_3        (_GEN_35[coreRsp_st2_perLaneAddr_3_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_4        (_GEN_35[coreRsp_st2_perLaneAddr_4_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_5        (_GEN_35[coreRsp_st2_perLaneAddr_5_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_6        (_GEN_35[coreRsp_st2_perLaneAddr_6_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_7        (_GEN_35[coreRsp_st2_perLaneAddr_7_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_8        (_GEN_35[coreRsp_st2_perLaneAddr_8_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_9        (_GEN_35[coreRsp_st2_perLaneAddr_9_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_10       (_GEN_35[coreRsp_st2_perLaneAddr_10_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_11       (_GEN_35[coreRsp_st2_perLaneAddr_11_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_12       (_GEN_35[coreRsp_st2_perLaneAddr_12_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_13       (_GEN_35[coreRsp_st2_perLaneAddr_13_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_14       (_GEN_35[coreRsp_st2_perLaneAddr_14_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_15       (_GEN_35[coreRsp_st2_perLaneAddr_15_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_16       (_GEN_35[coreRsp_st2_perLaneAddr_16_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_17       (_GEN_35[coreRsp_st2_perLaneAddr_17_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_18       (_GEN_35[coreRsp_st2_perLaneAddr_18_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_19       (_GEN_35[coreRsp_st2_perLaneAddr_19_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_20       (_GEN_35[coreRsp_st2_perLaneAddr_20_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_21       (_GEN_35[coreRsp_st2_perLaneAddr_21_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_22       (_GEN_35[coreRsp_st2_perLaneAddr_22_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_23       (_GEN_35[coreRsp_st2_perLaneAddr_23_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_24       (_GEN_35[coreRsp_st2_perLaneAddr_24_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_25       (_GEN_35[coreRsp_st2_perLaneAddr_25_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_26       (_GEN_35[coreRsp_st2_perLaneAddr_26_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_27       (_GEN_35[coreRsp_st2_perLaneAddr_27_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_28       (_GEN_35[coreRsp_st2_perLaneAddr_28_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_29       (_GEN_35[coreRsp_st2_perLaneAddr_29_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_30       (_GEN_35[coreRsp_st2_perLaneAddr_30_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_data_31       (_GEN_35[coreRsp_st2_perLaneAddr_31_blockOffset]),	// ventus/src/L1Cache/DCache/DCache.scala:248:36, :671:34
    .io_enq_bits_activeMask_0
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_0
         : _coreRsp_st2_io_deq_bits_activeMask_0),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_1
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_1
         : _coreRsp_st2_io_deq_bits_activeMask_1),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_2
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_2
         : _coreRsp_st2_io_deq_bits_activeMask_2),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_3
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_3
         : _coreRsp_st2_io_deq_bits_activeMask_3),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_4
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_4
         : _coreRsp_st2_io_deq_bits_activeMask_4),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_5
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_5
         : _coreRsp_st2_io_deq_bits_activeMask_5),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_6
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_6
         : _coreRsp_st2_io_deq_bits_activeMask_6),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_7
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_7
         : _coreRsp_st2_io_deq_bits_activeMask_7),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_8
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_8
         : _coreRsp_st2_io_deq_bits_activeMask_8),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_9
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_9
         : _coreRsp_st2_io_deq_bits_activeMask_9),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_10
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_10
         : _coreRsp_st2_io_deq_bits_activeMask_10),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_11
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_11
         : _coreRsp_st2_io_deq_bits_activeMask_11),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_12
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_12
         : _coreRsp_st2_io_deq_bits_activeMask_12),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_13
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_13
         : _coreRsp_st2_io_deq_bits_activeMask_13),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_14
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_14
         : _coreRsp_st2_io_deq_bits_activeMask_14),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_15
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_15
         : _coreRsp_st2_io_deq_bits_activeMask_15),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_16
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_16
         : _coreRsp_st2_io_deq_bits_activeMask_16),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_17
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_17
         : _coreRsp_st2_io_deq_bits_activeMask_17),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_18
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_18
         : _coreRsp_st2_io_deq_bits_activeMask_18),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_19
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_19
         : _coreRsp_st2_io_deq_bits_activeMask_19),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_20
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_20
         : _coreRsp_st2_io_deq_bits_activeMask_20),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_21
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_21
         : _coreRsp_st2_io_deq_bits_activeMask_21),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_22
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_22
         : _coreRsp_st2_io_deq_bits_activeMask_22),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_23
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_23
         : _coreRsp_st2_io_deq_bits_activeMask_23),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_24
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_24
         : _coreRsp_st2_io_deq_bits_activeMask_24),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_25
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_25
         : _coreRsp_st2_io_deq_bits_activeMask_25),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_26
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_26
         : _coreRsp_st2_io_deq_bits_activeMask_26),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_27
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_27
         : _coreRsp_st2_io_deq_bits_activeMask_27),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_28
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_28
         : _coreRsp_st2_io_deq_bits_activeMask_28),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_29
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_29
         : _coreRsp_st2_io_deq_bits_activeMask_29),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_30
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_30
         : _coreRsp_st2_io_deq_bits_activeMask_30),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_enq_bits_activeMask_31
      (coreRsp_st2_valid_from_memReq
         ? _coreReqMask_Q_io_deq_bits_31
         : _coreRsp_st2_io_deq_bits_activeMask_31),	// ventus/src/L1Cache/DCache/DCache.scala:246:26, :755:42, :816:99, :902:29
    .io_deq_ready              (io_coreRsp_ready),
    .io_deq_valid              (io_coreRsp_valid),
    .io_deq_bits_instrId       (io_coreRsp_bits_instrId),
    .io_deq_bits_data_0        (io_coreRsp_bits_data_0),
    .io_deq_bits_data_1        (io_coreRsp_bits_data_1),
    .io_deq_bits_data_2        (io_coreRsp_bits_data_2),
    .io_deq_bits_data_3        (io_coreRsp_bits_data_3),
    .io_deq_bits_data_4        (io_coreRsp_bits_data_4),
    .io_deq_bits_data_5        (io_coreRsp_bits_data_5),
    .io_deq_bits_data_6        (io_coreRsp_bits_data_6),
    .io_deq_bits_data_7        (io_coreRsp_bits_data_7),
    .io_deq_bits_data_8        (io_coreRsp_bits_data_8),
    .io_deq_bits_data_9        (io_coreRsp_bits_data_9),
    .io_deq_bits_data_10       (io_coreRsp_bits_data_10),
    .io_deq_bits_data_11       (io_coreRsp_bits_data_11),
    .io_deq_bits_data_12       (io_coreRsp_bits_data_12),
    .io_deq_bits_data_13       (io_coreRsp_bits_data_13),
    .io_deq_bits_data_14       (io_coreRsp_bits_data_14),
    .io_deq_bits_data_15       (io_coreRsp_bits_data_15),
    .io_deq_bits_data_16       (io_coreRsp_bits_data_16),
    .io_deq_bits_data_17       (io_coreRsp_bits_data_17),
    .io_deq_bits_data_18       (io_coreRsp_bits_data_18),
    .io_deq_bits_data_19       (io_coreRsp_bits_data_19),
    .io_deq_bits_data_20       (io_coreRsp_bits_data_20),
    .io_deq_bits_data_21       (io_coreRsp_bits_data_21),
    .io_deq_bits_data_22       (io_coreRsp_bits_data_22),
    .io_deq_bits_data_23       (io_coreRsp_bits_data_23),
    .io_deq_bits_data_24       (io_coreRsp_bits_data_24),
    .io_deq_bits_data_25       (io_coreRsp_bits_data_25),
    .io_deq_bits_data_26       (io_coreRsp_bits_data_26),
    .io_deq_bits_data_27       (io_coreRsp_bits_data_27),
    .io_deq_bits_data_28       (io_coreRsp_bits_data_28),
    .io_deq_bits_data_29       (io_coreRsp_bits_data_29),
    .io_deq_bits_data_30       (io_coreRsp_bits_data_30),
    .io_deq_bits_data_31       (io_coreRsp_bits_data_31),
    .io_deq_bits_activeMask_0  (io_coreRsp_bits_activeMask_0),
    .io_deq_bits_activeMask_1  (io_coreRsp_bits_activeMask_1),
    .io_deq_bits_activeMask_2  (io_coreRsp_bits_activeMask_2),
    .io_deq_bits_activeMask_3  (io_coreRsp_bits_activeMask_3),
    .io_deq_bits_activeMask_4  (io_coreRsp_bits_activeMask_4),
    .io_deq_bits_activeMask_5  (io_coreRsp_bits_activeMask_5),
    .io_deq_bits_activeMask_6  (io_coreRsp_bits_activeMask_6),
    .io_deq_bits_activeMask_7  (io_coreRsp_bits_activeMask_7),
    .io_deq_bits_activeMask_8  (io_coreRsp_bits_activeMask_8),
    .io_deq_bits_activeMask_9  (io_coreRsp_bits_activeMask_9),
    .io_deq_bits_activeMask_10 (io_coreRsp_bits_activeMask_10),
    .io_deq_bits_activeMask_11 (io_coreRsp_bits_activeMask_11),
    .io_deq_bits_activeMask_12 (io_coreRsp_bits_activeMask_12),
    .io_deq_bits_activeMask_13 (io_coreRsp_bits_activeMask_13),
    .io_deq_bits_activeMask_14 (io_coreRsp_bits_activeMask_14),
    .io_deq_bits_activeMask_15 (io_coreRsp_bits_activeMask_15),
    .io_deq_bits_activeMask_16 (io_coreRsp_bits_activeMask_16),
    .io_deq_bits_activeMask_17 (io_coreRsp_bits_activeMask_17),
    .io_deq_bits_activeMask_18 (io_coreRsp_bits_activeMask_18),
    .io_deq_bits_activeMask_19 (io_coreRsp_bits_activeMask_19),
    .io_deq_bits_activeMask_20 (io_coreRsp_bits_activeMask_20),
    .io_deq_bits_activeMask_21 (io_coreRsp_bits_activeMask_21),
    .io_deq_bits_activeMask_22 (io_coreRsp_bits_activeMask_22),
    .io_deq_bits_activeMask_23 (io_coreRsp_bits_activeMask_23),
    .io_deq_bits_activeMask_24 (io_coreRsp_bits_activeMask_24),
    .io_deq_bits_activeMask_25 (io_coreRsp_bits_activeMask_25),
    .io_deq_bits_activeMask_26 (io_coreRsp_bits_activeMask_26),
    .io_deq_bits_activeMask_27 (io_coreRsp_bits_activeMask_27),
    .io_deq_bits_activeMask_28 (io_coreRsp_bits_activeMask_28),
    .io_deq_bits_activeMask_29 (io_coreRsp_bits_activeMask_29),
    .io_deq_bits_activeMask_30 (io_coreRsp_bits_activeMask_30),
    .io_deq_bits_activeMask_31 (io_coreRsp_bits_activeMask_31)
  );
  Queue2_DCacheMemRsp memRsp_Q (	// ventus/src/L1Cache/DCache/DCache.scala:194:24
    .clock                 (clock),
    .reset                 (reset),
    .io_enq_ready          (io_memRsp_ready),
    .io_enq_valid          (io_memRsp_valid),
    .io_enq_bits_d_opcode  (io_memRsp_bits_d_opcode),
    .io_enq_bits_d_source  (io_memRsp_bits_d_source),
    .io_enq_bits_d_addr    (io_memRsp_bits_d_addr),
    .io_enq_bits_d_data_0  (io_memRsp_bits_d_data_0),
    .io_enq_bits_d_data_1  (io_memRsp_bits_d_data_1),
    .io_enq_bits_d_data_2  (io_memRsp_bits_d_data_2),
    .io_enq_bits_d_data_3  (io_memRsp_bits_d_data_3),
    .io_enq_bits_d_data_4  (io_memRsp_bits_d_data_4),
    .io_enq_bits_d_data_5  (io_memRsp_bits_d_data_5),
    .io_enq_bits_d_data_6  (io_memRsp_bits_d_data_6),
    .io_enq_bits_d_data_7  (io_memRsp_bits_d_data_7),
    .io_enq_bits_d_data_8  (io_memRsp_bits_d_data_8),
    .io_enq_bits_d_data_9  (io_memRsp_bits_d_data_9),
    .io_enq_bits_d_data_10 (io_memRsp_bits_d_data_10),
    .io_enq_bits_d_data_11 (io_memRsp_bits_d_data_11),
    .io_enq_bits_d_data_12 (io_memRsp_bits_d_data_12),
    .io_enq_bits_d_data_13 (io_memRsp_bits_d_data_13),
    .io_enq_bits_d_data_14 (io_memRsp_bits_d_data_14),
    .io_enq_bits_d_data_15 (io_memRsp_bits_d_data_15),
    .io_enq_bits_d_data_16 (io_memRsp_bits_d_data_16),
    .io_enq_bits_d_data_17 (io_memRsp_bits_d_data_17),
    .io_enq_bits_d_data_18 (io_memRsp_bits_d_data_18),
    .io_enq_bits_d_data_19 (io_memRsp_bits_d_data_19),
    .io_enq_bits_d_data_20 (io_memRsp_bits_d_data_20),
    .io_enq_bits_d_data_21 (io_memRsp_bits_d_data_21),
    .io_enq_bits_d_data_22 (io_memRsp_bits_d_data_22),
    .io_enq_bits_d_data_23 (io_memRsp_bits_d_data_23),
    .io_enq_bits_d_data_24 (io_memRsp_bits_d_data_24),
    .io_enq_bits_d_data_25 (io_memRsp_bits_d_data_25),
    .io_enq_bits_d_data_26 (io_memRsp_bits_d_data_26),
    .io_enq_bits_d_data_27 (io_memRsp_bits_d_data_27),
    .io_enq_bits_d_data_28 (io_memRsp_bits_d_data_28),
    .io_enq_bits_d_data_29 (io_memRsp_bits_d_data_29),
    .io_enq_bits_d_data_30 (io_memRsp_bits_d_data_30),
    .io_enq_bits_d_data_31 (io_memRsp_bits_d_data_31),
    .io_deq_ready          (_memRsp_Q_io_deq_ready_T_4),	// ventus/src/L1Cache/DCache/DCache.scala:545:62
    .io_deq_valid          (_memRsp_Q_io_deq_valid),
    .io_deq_bits_d_opcode  (_memRsp_Q_io_deq_bits_d_opcode),
    .io_deq_bits_d_source  (_memRsp_Q_io_deq_bits_d_source),
    .io_deq_bits_d_data_0  (_memRsp_Q_io_deq_bits_d_data_0),
    .io_deq_bits_d_data_1  (_memRsp_Q_io_deq_bits_d_data_1),
    .io_deq_bits_d_data_2  (_memRsp_Q_io_deq_bits_d_data_2),
    .io_deq_bits_d_data_3  (_memRsp_Q_io_deq_bits_d_data_3),
    .io_deq_bits_d_data_4  (_memRsp_Q_io_deq_bits_d_data_4),
    .io_deq_bits_d_data_5  (_memRsp_Q_io_deq_bits_d_data_5),
    .io_deq_bits_d_data_6  (_memRsp_Q_io_deq_bits_d_data_6),
    .io_deq_bits_d_data_7  (_memRsp_Q_io_deq_bits_d_data_7),
    .io_deq_bits_d_data_8  (_memRsp_Q_io_deq_bits_d_data_8),
    .io_deq_bits_d_data_9  (_memRsp_Q_io_deq_bits_d_data_9),
    .io_deq_bits_d_data_10 (_memRsp_Q_io_deq_bits_d_data_10),
    .io_deq_bits_d_data_11 (_memRsp_Q_io_deq_bits_d_data_11),
    .io_deq_bits_d_data_12 (_memRsp_Q_io_deq_bits_d_data_12),
    .io_deq_bits_d_data_13 (_memRsp_Q_io_deq_bits_d_data_13),
    .io_deq_bits_d_data_14 (_memRsp_Q_io_deq_bits_d_data_14),
    .io_deq_bits_d_data_15 (_memRsp_Q_io_deq_bits_d_data_15),
    .io_deq_bits_d_data_16 (_memRsp_Q_io_deq_bits_d_data_16),
    .io_deq_bits_d_data_17 (_memRsp_Q_io_deq_bits_d_data_17),
    .io_deq_bits_d_data_18 (_memRsp_Q_io_deq_bits_d_data_18),
    .io_deq_bits_d_data_19 (_memRsp_Q_io_deq_bits_d_data_19),
    .io_deq_bits_d_data_20 (_memRsp_Q_io_deq_bits_d_data_20),
    .io_deq_bits_d_data_21 (_memRsp_Q_io_deq_bits_d_data_21),
    .io_deq_bits_d_data_22 (_memRsp_Q_io_deq_bits_d_data_22),
    .io_deq_bits_d_data_23 (_memRsp_Q_io_deq_bits_d_data_23),
    .io_deq_bits_d_data_24 (_memRsp_Q_io_deq_bits_d_data_24),
    .io_deq_bits_d_data_25 (_memRsp_Q_io_deq_bits_d_data_25),
    .io_deq_bits_d_data_26 (_memRsp_Q_io_deq_bits_d_data_26),
    .io_deq_bits_d_data_27 (_memRsp_Q_io_deq_bits_d_data_27),
    .io_deq_bits_d_data_28 (_memRsp_Q_io_deq_bits_d_data_28),
    .io_deq_bits_d_data_29 (_memRsp_Q_io_deq_bits_d_data_29),
    .io_deq_bits_d_data_30 (_memRsp_Q_io_deq_bits_d_data_30),
    .io_deq_bits_d_data_31 (_memRsp_Q_io_deq_bits_d_data_31)
  );
  Queue8_WshrMemReq memReq_Q (	// ventus/src/L1Cache/DCache/DCache.scala:198:24
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_memReq_Q_io_enq_ready),
    .io_enq_valid                 (_MemReqArb_io_out_valid),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_opcode         (_MemReqArb_io_out_bits_a_opcode),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_param          (_MemReqArb_io_out_bits_a_param),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_addr           (_MemReqArb_io_out_bits_a_addr),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_0         (_MemReqArb_io_out_bits_a_data_0),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_1         (_MemReqArb_io_out_bits_a_data_1),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_2         (_MemReqArb_io_out_bits_a_data_2),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_3         (_MemReqArb_io_out_bits_a_data_3),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_4         (_MemReqArb_io_out_bits_a_data_4),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_5         (_MemReqArb_io_out_bits_a_data_5),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_6         (_MemReqArb_io_out_bits_a_data_6),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_7         (_MemReqArb_io_out_bits_a_data_7),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_8         (_MemReqArb_io_out_bits_a_data_8),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_9         (_MemReqArb_io_out_bits_a_data_9),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_10        (_MemReqArb_io_out_bits_a_data_10),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_11        (_MemReqArb_io_out_bits_a_data_11),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_12        (_MemReqArb_io_out_bits_a_data_12),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_13        (_MemReqArb_io_out_bits_a_data_13),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_14        (_MemReqArb_io_out_bits_a_data_14),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_15        (_MemReqArb_io_out_bits_a_data_15),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_16        (_MemReqArb_io_out_bits_a_data_16),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_17        (_MemReqArb_io_out_bits_a_data_17),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_18        (_MemReqArb_io_out_bits_a_data_18),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_19        (_MemReqArb_io_out_bits_a_data_19),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_20        (_MemReqArb_io_out_bits_a_data_20),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_21        (_MemReqArb_io_out_bits_a_data_21),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_22        (_MemReqArb_io_out_bits_a_data_22),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_23        (_MemReqArb_io_out_bits_a_data_23),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_24        (_MemReqArb_io_out_bits_a_data_24),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_25        (_MemReqArb_io_out_bits_a_data_25),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_26        (_MemReqArb_io_out_bits_a_data_26),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_27        (_MemReqArb_io_out_bits_a_data_27),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_28        (_MemReqArb_io_out_bits_a_data_28),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_29        (_MemReqArb_io_out_bits_a_data_29),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_30        (_MemReqArb_io_out_bits_a_data_30),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_data_31        (_MemReqArb_io_out_bits_a_data_31),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_0         (_MemReqArb_io_out_bits_a_mask_0),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_1         (_MemReqArb_io_out_bits_a_mask_1),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_2         (_MemReqArb_io_out_bits_a_mask_2),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_3         (_MemReqArb_io_out_bits_a_mask_3),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_4         (_MemReqArb_io_out_bits_a_mask_4),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_5         (_MemReqArb_io_out_bits_a_mask_5),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_6         (_MemReqArb_io_out_bits_a_mask_6),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_7         (_MemReqArb_io_out_bits_a_mask_7),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_8         (_MemReqArb_io_out_bits_a_mask_8),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_9         (_MemReqArb_io_out_bits_a_mask_9),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_10        (_MemReqArb_io_out_bits_a_mask_10),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_11        (_MemReqArb_io_out_bits_a_mask_11),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_12        (_MemReqArb_io_out_bits_a_mask_12),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_13        (_MemReqArb_io_out_bits_a_mask_13),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_14        (_MemReqArb_io_out_bits_a_mask_14),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_15        (_MemReqArb_io_out_bits_a_mask_15),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_16        (_MemReqArb_io_out_bits_a_mask_16),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_17        (_MemReqArb_io_out_bits_a_mask_17),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_18        (_MemReqArb_io_out_bits_a_mask_18),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_19        (_MemReqArb_io_out_bits_a_mask_19),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_20        (_MemReqArb_io_out_bits_a_mask_20),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_21        (_MemReqArb_io_out_bits_a_mask_21),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_22        (_MemReqArb_io_out_bits_a_mask_22),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_23        (_MemReqArb_io_out_bits_a_mask_23),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_24        (_MemReqArb_io_out_bits_a_mask_24),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_25        (_MemReqArb_io_out_bits_a_mask_25),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_26        (_MemReqArb_io_out_bits_a_mask_26),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_27        (_MemReqArb_io_out_bits_a_mask_27),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_28        (_MemReqArb_io_out_bits_a_mask_28),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_29        (_MemReqArb_io_out_bits_a_mask_29),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_30        (_MemReqArb_io_out_bits_a_mask_30),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_mask_31        (_MemReqArb_io_out_bits_a_mask_31),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_spike_info_pc    (_MemReqArb_io_out_bits_spike_info_pc),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_spike_info_vaddr (_MemReqArb_io_out_bits_spike_info_vaddr),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_a_source         (_MemReqArb_io_out_bits_a_source),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_hasCoreRsp       (_MemReqArb_io_out_bits_hasCoreRsp),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_coreRspInstrId   (_MemReqArb_io_out_bits_coreRspInstrId),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_deq_ready                 (_memReq_Q_io_deq_ready_T_2),	// ventus/src/L1Cache/DCache/DCache.scala:866:64
    .io_deq_valid                 (_memReq_Q_io_deq_valid),
    .io_deq_bits_a_opcode         (_memReq_Q_io_deq_bits_a_opcode),
    .io_deq_bits_a_param          (_memReq_Q_io_deq_bits_a_param),
    .io_deq_bits_a_addr           (_memReq_Q_io_deq_bits_a_addr),
    .io_deq_bits_a_data_0         (_memReq_Q_io_deq_bits_a_data_0),
    .io_deq_bits_a_data_1         (_memReq_Q_io_deq_bits_a_data_1),
    .io_deq_bits_a_data_2         (_memReq_Q_io_deq_bits_a_data_2),
    .io_deq_bits_a_data_3         (_memReq_Q_io_deq_bits_a_data_3),
    .io_deq_bits_a_data_4         (_memReq_Q_io_deq_bits_a_data_4),
    .io_deq_bits_a_data_5         (_memReq_Q_io_deq_bits_a_data_5),
    .io_deq_bits_a_data_6         (_memReq_Q_io_deq_bits_a_data_6),
    .io_deq_bits_a_data_7         (_memReq_Q_io_deq_bits_a_data_7),
    .io_deq_bits_a_data_8         (_memReq_Q_io_deq_bits_a_data_8),
    .io_deq_bits_a_data_9         (_memReq_Q_io_deq_bits_a_data_9),
    .io_deq_bits_a_data_10        (_memReq_Q_io_deq_bits_a_data_10),
    .io_deq_bits_a_data_11        (_memReq_Q_io_deq_bits_a_data_11),
    .io_deq_bits_a_data_12        (_memReq_Q_io_deq_bits_a_data_12),
    .io_deq_bits_a_data_13        (_memReq_Q_io_deq_bits_a_data_13),
    .io_deq_bits_a_data_14        (_memReq_Q_io_deq_bits_a_data_14),
    .io_deq_bits_a_data_15        (_memReq_Q_io_deq_bits_a_data_15),
    .io_deq_bits_a_data_16        (_memReq_Q_io_deq_bits_a_data_16),
    .io_deq_bits_a_data_17        (_memReq_Q_io_deq_bits_a_data_17),
    .io_deq_bits_a_data_18        (_memReq_Q_io_deq_bits_a_data_18),
    .io_deq_bits_a_data_19        (_memReq_Q_io_deq_bits_a_data_19),
    .io_deq_bits_a_data_20        (_memReq_Q_io_deq_bits_a_data_20),
    .io_deq_bits_a_data_21        (_memReq_Q_io_deq_bits_a_data_21),
    .io_deq_bits_a_data_22        (_memReq_Q_io_deq_bits_a_data_22),
    .io_deq_bits_a_data_23        (_memReq_Q_io_deq_bits_a_data_23),
    .io_deq_bits_a_data_24        (_memReq_Q_io_deq_bits_a_data_24),
    .io_deq_bits_a_data_25        (_memReq_Q_io_deq_bits_a_data_25),
    .io_deq_bits_a_data_26        (_memReq_Q_io_deq_bits_a_data_26),
    .io_deq_bits_a_data_27        (_memReq_Q_io_deq_bits_a_data_27),
    .io_deq_bits_a_data_28        (_memReq_Q_io_deq_bits_a_data_28),
    .io_deq_bits_a_data_29        (_memReq_Q_io_deq_bits_a_data_29),
    .io_deq_bits_a_data_30        (_memReq_Q_io_deq_bits_a_data_30),
    .io_deq_bits_a_data_31        (_memReq_Q_io_deq_bits_a_data_31),
    .io_deq_bits_a_mask_0         (_memReq_Q_io_deq_bits_a_mask_0),
    .io_deq_bits_a_mask_1         (_memReq_Q_io_deq_bits_a_mask_1),
    .io_deq_bits_a_mask_2         (_memReq_Q_io_deq_bits_a_mask_2),
    .io_deq_bits_a_mask_3         (_memReq_Q_io_deq_bits_a_mask_3),
    .io_deq_bits_a_mask_4         (_memReq_Q_io_deq_bits_a_mask_4),
    .io_deq_bits_a_mask_5         (_memReq_Q_io_deq_bits_a_mask_5),
    .io_deq_bits_a_mask_6         (_memReq_Q_io_deq_bits_a_mask_6),
    .io_deq_bits_a_mask_7         (_memReq_Q_io_deq_bits_a_mask_7),
    .io_deq_bits_a_mask_8         (_memReq_Q_io_deq_bits_a_mask_8),
    .io_deq_bits_a_mask_9         (_memReq_Q_io_deq_bits_a_mask_9),
    .io_deq_bits_a_mask_10        (_memReq_Q_io_deq_bits_a_mask_10),
    .io_deq_bits_a_mask_11        (_memReq_Q_io_deq_bits_a_mask_11),
    .io_deq_bits_a_mask_12        (_memReq_Q_io_deq_bits_a_mask_12),
    .io_deq_bits_a_mask_13        (_memReq_Q_io_deq_bits_a_mask_13),
    .io_deq_bits_a_mask_14        (_memReq_Q_io_deq_bits_a_mask_14),
    .io_deq_bits_a_mask_15        (_memReq_Q_io_deq_bits_a_mask_15),
    .io_deq_bits_a_mask_16        (_memReq_Q_io_deq_bits_a_mask_16),
    .io_deq_bits_a_mask_17        (_memReq_Q_io_deq_bits_a_mask_17),
    .io_deq_bits_a_mask_18        (_memReq_Q_io_deq_bits_a_mask_18),
    .io_deq_bits_a_mask_19        (_memReq_Q_io_deq_bits_a_mask_19),
    .io_deq_bits_a_mask_20        (_memReq_Q_io_deq_bits_a_mask_20),
    .io_deq_bits_a_mask_21        (_memReq_Q_io_deq_bits_a_mask_21),
    .io_deq_bits_a_mask_22        (_memReq_Q_io_deq_bits_a_mask_22),
    .io_deq_bits_a_mask_23        (_memReq_Q_io_deq_bits_a_mask_23),
    .io_deq_bits_a_mask_24        (_memReq_Q_io_deq_bits_a_mask_24),
    .io_deq_bits_a_mask_25        (_memReq_Q_io_deq_bits_a_mask_25),
    .io_deq_bits_a_mask_26        (_memReq_Q_io_deq_bits_a_mask_26),
    .io_deq_bits_a_mask_27        (_memReq_Q_io_deq_bits_a_mask_27),
    .io_deq_bits_a_mask_28        (_memReq_Q_io_deq_bits_a_mask_28),
    .io_deq_bits_a_mask_29        (_memReq_Q_io_deq_bits_a_mask_29),
    .io_deq_bits_a_mask_30        (_memReq_Q_io_deq_bits_a_mask_30),
    .io_deq_bits_a_mask_31        (_memReq_Q_io_deq_bits_a_mask_31),
    .io_deq_bits_spike_info_pc    (_memReq_Q_io_deq_bits_spike_info_pc),
    .io_deq_bits_spike_info_vaddr (_memReq_Q_io_deq_bits_spike_info_vaddr),
    .io_deq_bits_a_source         (_memReq_Q_io_deq_bits_a_source),
    .io_deq_bits_hasCoreRsp       (_memReq_Q_io_deq_bits_hasCoreRsp),
    .io_deq_bits_coreRspInstrId   (_memReq_Q_io_deq_bits_coreRspInstrId)
  );
  Arbiter3_WshrMemReq MemReqArb (	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_in_0_ready                 (_MemReqArb_io_in_0_ready),
    .io_in_0_valid                 (tagReplaceStatus),	// ventus/src/L1Cache/DCache/DCache.scala:439:33
    .io_in_0_bits_a_addr           (dirtyReplace_st1_a_addr_REG),	// ventus/src/L1Cache/DCache/DCache.scala:599:41
    .io_in_0_bits_a_data_0         (DataAccessesRRsp_0),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_1         (DataAccessesRRsp_1),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_2         (DataAccessesRRsp_2),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_3         (DataAccessesRRsp_3),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_4         (DataAccessesRRsp_4),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_5         (DataAccessesRRsp_5),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_6         (DataAccessesRRsp_6),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_7         (DataAccessesRRsp_7),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_8         (DataAccessesRRsp_8),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_9         (DataAccessesRRsp_9),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_10        (DataAccessesRRsp_10),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_11        (DataAccessesRRsp_11),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_12        (DataAccessesRRsp_12),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_13        (DataAccessesRRsp_13),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_14        (DataAccessesRRsp_14),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_15        (DataAccessesRRsp_15),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_16        (DataAccessesRRsp_16),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_17        (DataAccessesRRsp_17),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_18        (DataAccessesRRsp_18),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_19        (DataAccessesRRsp_19),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_20        (DataAccessesRRsp_20),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_21        (DataAccessesRRsp_21),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_22        (DataAccessesRRsp_22),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_23        (DataAccessesRRsp_23),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_24        (DataAccessesRRsp_24),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_25        (DataAccessesRRsp_25),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_26        (DataAccessesRRsp_26),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_27        (DataAccessesRRsp_27),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_28        (DataAccessesRRsp_28),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_29        (DataAccessesRRsp_29),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_30        (DataAccessesRRsp_30),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_data_31        (DataAccessesRRsp_31),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_0_bits_a_mask_0         (REG_0),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_1         (REG_1),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_2         (REG_2),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_3         (REG_3),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_4         (REG_4),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_5         (REG_5),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_6         (REG_6),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_7         (REG_7),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_8         (REG_8),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_9         (REG_9),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_10        (REG_10),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_11        (REG_11),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_12        (REG_12),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_13        (REG_13),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_14        (REG_14),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_15        (REG_15),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_16        (REG_16),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_17        (REG_17),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_18        (REG_18),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_19        (REG_19),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_20        (REG_20),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_21        (REG_21),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_22        (REG_22),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_23        (REG_23),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_24        (REG_24),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_25        (REG_25),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_26        (REG_26),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_27        (REG_27),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_28        (REG_28),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_29        (REG_29),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_30        (REG_30),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_0_bits_a_mask_31        (REG_31),	// ventus/src/L1Cache/DCache/DCache.scala:604:37
    .io_in_1_ready                 (_MemReqArb_io_in_1_ready),
    .io_in_1_valid
      (coreReq_st1_valid & _MemReqArb_io_in_1_valid_T & (writeMiss_st1 | readMiss_st1)
       & ~(|_MshrAccess_io_probeOut_st1_probeStatus) & ~injectTagProbe),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:178:26, :242:78, :244:80, :256:46, :313:47, :449:90, :785:{94,130,139,142}
    .io_in_1_bits_a_opcode         (writeMiss_st1 ? 3'h1 : 3'h4),	// ventus/src/L1Cache/DCache/DCache.scala:228:76, :244:80, :398:20, :491:33
    .io_in_1_bits_a_addr
      ({_coreReq_Q_io_deq_bits_tag, _coreReq_Q_io_deq_bits_setIdx, 7'h0}),	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :363:33
    .io_in_1_bits_a_data_0
      (writeMiss_st1
         ? (LaneBlockConv_0_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_0_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_0_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_0_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_0_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_0_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_0_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_0_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_0_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_0_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_0_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_0_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_0_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_0_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_0_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_0_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_0_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_0_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_0_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_0_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_0_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_0_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_0_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_0_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_0_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_0_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_0_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_0_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_0_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_0_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_0_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_0_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_1
      (writeMiss_st1
         ? (LaneBlockConv_1_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_1_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_1_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_1_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_1_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_1_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_1_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_1_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_1_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_1_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_1_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_1_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_1_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_1_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_1_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_1_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_1_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_1_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_1_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_1_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_1_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_1_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_1_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_1_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_1_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_1_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_1_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_1_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_1_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_1_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_1_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_1_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_2
      (writeMiss_st1
         ? (LaneBlockConv_2_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_2_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_2_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_2_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_2_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_2_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_2_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_2_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_2_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_2_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_2_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_2_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_2_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_2_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_2_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_2_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_2_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_2_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_2_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_2_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_2_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_2_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_2_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_2_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_2_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_2_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_2_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_2_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_2_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_2_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_2_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_2_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_3
      (writeMiss_st1
         ? (LaneBlockConv_3_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_3_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_3_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_3_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_3_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_3_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_3_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_3_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_3_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_3_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_3_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_3_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_3_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_3_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_3_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_3_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_3_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_3_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_3_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_3_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_3_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_3_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_3_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_3_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_3_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_3_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_3_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_3_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_3_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_3_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_3_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_3_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_4
      (writeMiss_st1
         ? (LaneBlockConv_4_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_4_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_4_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_4_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_4_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_4_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_4_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_4_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_4_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_4_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_4_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_4_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_4_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_4_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_4_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_4_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_4_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_4_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_4_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_4_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_4_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_4_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_4_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_4_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_4_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_4_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_4_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_4_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_4_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_4_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_4_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_4_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_5
      (writeMiss_st1
         ? (LaneBlockConv_5_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_5_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_5_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_5_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_5_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_5_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_5_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_5_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_5_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_5_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_5_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_5_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_5_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_5_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_5_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_5_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_5_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_5_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_5_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_5_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_5_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_5_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_5_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_5_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_5_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_5_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_5_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_5_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_5_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_5_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_5_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_5_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_6
      (writeMiss_st1
         ? (LaneBlockConv_6_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_6_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_6_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_6_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_6_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_6_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_6_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_6_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_6_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_6_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_6_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_6_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_6_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_6_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_6_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_6_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_6_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_6_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_6_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_6_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_6_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_6_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_6_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_6_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_6_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_6_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_6_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_6_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_6_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_6_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_6_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_6_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_7
      (writeMiss_st1
         ? (LaneBlockConv_7_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_7_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_7_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_7_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_7_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_7_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_7_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_7_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_7_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_7_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_7_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_7_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_7_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_7_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_7_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_7_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_7_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_7_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_7_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_7_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_7_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_7_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_7_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_7_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_7_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_7_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_7_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_7_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_7_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_7_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_7_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_7_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_8
      (writeMiss_st1
         ? (LaneBlockConv_8_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_8_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_8_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_8_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_8_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_8_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_8_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_8_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_8_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_8_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_8_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_8_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_8_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_8_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_8_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_8_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_8_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_8_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_8_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_8_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_8_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_8_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_8_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_8_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_8_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_8_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_8_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_8_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_8_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_8_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_8_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_8_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_9
      (writeMiss_st1
         ? (LaneBlockConv_9_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_9_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_9_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_9_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_9_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_9_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_9_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_9_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_9_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_9_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_9_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_9_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_9_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_9_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_9_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_9_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_9_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_9_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_9_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_9_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_9_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_9_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_9_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_9_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_9_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_9_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_9_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_9_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_9_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_9_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_9_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_9_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_10
      (writeMiss_st1
         ? (LaneBlockConv_10_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_10_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_10_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_10_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_10_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_10_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_10_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_10_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_10_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_10_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_10_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_10_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_10_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_10_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_10_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_10_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_10_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_10_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_10_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_10_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_10_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_10_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_10_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_10_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_10_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_10_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_10_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_10_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_10_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_10_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_10_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_10_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_11
      (writeMiss_st1
         ? (LaneBlockConv_11_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_11_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_11_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_11_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_11_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_11_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_11_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_11_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_11_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_11_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_11_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_11_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_11_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_11_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_11_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_11_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_11_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_11_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_11_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_11_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_11_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_11_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_11_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_11_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_11_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_11_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_11_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_11_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_11_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_11_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_11_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_11_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_12
      (writeMiss_st1
         ? (LaneBlockConv_12_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_12_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_12_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_12_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_12_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_12_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_12_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_12_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_12_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_12_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_12_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_12_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_12_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_12_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_12_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_12_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_12_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_12_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_12_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_12_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_12_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_12_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_12_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_12_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_12_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_12_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_12_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_12_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_12_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_12_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_12_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_12_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_13
      (writeMiss_st1
         ? (LaneBlockConv_13_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_13_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_13_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_13_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_13_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_13_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_13_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_13_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_13_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_13_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_13_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_13_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_13_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_13_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_13_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_13_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_13_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_13_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_13_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_13_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_13_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_13_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_13_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_13_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_13_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_13_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_13_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_13_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_13_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_13_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_13_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_13_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_14
      (writeMiss_st1
         ? (LaneBlockConv_14_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_14_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_14_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_14_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_14_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_14_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_14_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_14_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_14_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_14_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_14_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_14_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_14_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_14_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_14_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_14_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_14_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_14_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_14_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_14_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_14_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_14_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_14_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_14_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_14_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_14_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_14_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_14_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_14_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_14_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_14_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_14_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_15
      (writeMiss_st1
         ? (LaneBlockConv_15_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_15_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_15_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_15_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_15_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_15_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_15_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_15_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_15_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_15_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_15_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_15_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_15_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_15_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_15_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_15_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_15_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_15_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_15_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_15_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_15_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_15_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_15_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_15_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_15_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_15_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_15_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_15_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_15_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_15_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_15_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_15_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_16
      (writeMiss_st1
         ? (LaneBlockConv_16_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_16_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_16_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_16_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_16_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_16_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_16_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_16_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_16_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_16_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_16_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_16_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_16_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_16_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_16_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_16_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_16_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_16_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_16_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_16_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_16_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_16_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_16_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_16_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_16_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_16_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_16_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_16_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_16_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_16_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_16_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_16_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_17
      (writeMiss_st1
         ? (LaneBlockConv_17_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_17_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_17_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_17_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_17_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_17_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_17_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_17_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_17_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_17_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_17_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_17_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_17_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_17_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_17_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_17_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_17_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_17_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_17_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_17_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_17_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_17_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_17_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_17_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_17_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_17_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_17_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_17_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_17_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_17_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_17_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_17_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_18
      (writeMiss_st1
         ? (LaneBlockConv_18_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_18_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_18_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_18_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_18_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_18_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_18_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_18_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_18_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_18_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_18_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_18_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_18_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_18_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_18_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_18_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_18_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_18_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_18_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_18_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_18_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_18_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_18_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_18_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_18_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_18_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_18_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_18_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_18_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_18_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_18_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_18_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_19
      (writeMiss_st1
         ? (LaneBlockConv_19_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_19_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_19_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_19_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_19_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_19_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_19_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_19_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_19_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_19_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_19_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_19_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_19_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_19_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_19_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_19_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_19_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_19_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_19_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_19_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_19_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_19_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_19_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_19_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_19_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_19_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_19_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_19_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_19_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_19_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_19_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_19_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_20
      (writeMiss_st1
         ? (LaneBlockConv_20_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_20_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_20_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_20_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_20_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_20_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_20_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_20_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_20_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_20_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_20_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_20_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_20_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_20_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_20_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_20_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_20_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_20_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_20_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_20_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_20_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_20_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_20_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_20_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_20_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_20_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_20_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_20_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_20_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_20_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_20_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_20_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_21
      (writeMiss_st1
         ? (LaneBlockConv_21_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_21_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_21_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_21_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_21_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_21_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_21_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_21_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_21_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_21_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_21_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_21_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_21_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_21_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_21_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_21_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_21_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_21_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_21_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_21_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_21_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_21_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_21_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_21_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_21_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_21_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_21_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_21_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_21_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_21_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_21_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_21_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_22
      (writeMiss_st1
         ? (LaneBlockConv_22_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_22_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_22_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_22_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_22_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_22_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_22_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_22_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_22_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_22_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_22_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_22_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_22_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_22_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_22_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_22_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_22_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_22_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_22_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_22_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_22_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_22_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_22_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_22_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_22_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_22_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_22_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_22_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_22_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_22_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_22_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_22_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_23
      (writeMiss_st1
         ? (LaneBlockConv_23_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_23_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_23_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_23_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_23_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_23_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_23_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_23_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_23_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_23_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_23_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_23_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_23_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_23_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_23_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_23_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_23_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_23_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_23_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_23_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_23_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_23_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_23_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_23_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_23_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_23_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_23_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_23_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_23_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_23_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_23_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_23_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_24
      (writeMiss_st1
         ? (LaneBlockConv_24_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_24_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_24_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_24_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_24_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_24_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_24_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_24_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_24_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_24_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_24_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_24_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_24_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_24_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_24_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_24_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_24_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_24_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_24_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_24_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_24_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_24_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_24_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_24_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_24_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_24_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_24_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_24_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_24_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_24_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_24_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_24_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_25
      (writeMiss_st1
         ? (LaneBlockConv_25_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_25_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_25_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_25_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_25_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_25_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_25_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_25_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_25_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_25_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_25_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_25_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_25_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_25_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_25_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_25_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_25_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_25_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_25_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_25_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_25_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_25_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_25_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_25_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_25_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_25_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_25_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_25_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_25_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_25_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_25_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_25_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_26
      (writeMiss_st1
         ? (LaneBlockConv_26_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_26_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_26_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_26_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_26_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_26_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_26_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_26_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_26_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_26_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_26_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_26_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_26_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_26_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_26_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_26_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_26_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_26_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_26_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_26_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_26_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_26_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_26_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_26_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_26_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_26_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_26_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_26_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_26_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_26_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_26_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_26_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_27
      (writeMiss_st1
         ? (LaneBlockConv_27_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_27_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_27_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_27_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_27_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_27_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_27_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_27_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_27_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_27_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_27_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_27_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_27_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_27_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_27_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_27_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_27_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_27_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_27_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_27_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_27_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_27_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_27_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_27_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_27_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_27_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_27_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_27_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_27_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_27_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_27_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_27_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_28
      (writeMiss_st1
         ? (LaneBlockConv_28_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_28_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_28_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_28_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_28_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_28_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_28_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_28_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_28_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_28_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_28_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_28_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_28_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_28_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_28_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_28_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_28_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_28_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_28_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_28_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_28_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_28_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_28_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_28_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_28_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_28_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_28_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_28_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_28_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_28_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_28_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_28_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_29
      (writeMiss_st1
         ? (LaneBlockConv_29_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_29_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_29_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_29_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_29_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_29_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_29_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_29_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_29_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_29_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_29_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_29_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_29_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_29_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_29_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_29_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_29_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_29_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_29_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_29_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_29_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_29_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_29_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_29_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_29_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_29_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_29_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_29_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_29_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_29_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_29_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_29_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_30
      (writeMiss_st1
         ? (LaneBlockConv_30_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_30_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_30_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_30_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_30_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_30_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_30_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_30_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_30_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_30_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_30_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_30_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_30_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_30_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_30_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_30_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_30_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_30_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_30_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_30_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_30_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_30_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_30_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_30_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_30_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_30_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_30_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_30_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_30_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_30_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_30_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_30_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_data_31
      (writeMiss_st1
         ? (LaneBlockConv_31_0 ? _remapDataPerWord_io_dataout_0 : 32'h0)
           | (LaneBlockConv_31_1 ? _remapDataPerWord_io_dataout_1 : 32'h0)
           | (LaneBlockConv_31_2 ? _remapDataPerWord_io_dataout_2 : 32'h0)
           | (LaneBlockConv_31_3 ? _remapDataPerWord_io_dataout_3 : 32'h0)
           | (LaneBlockConv_31_4 ? _remapDataPerWord_io_dataout_4 : 32'h0)
           | (LaneBlockConv_31_5 ? _remapDataPerWord_io_dataout_5 : 32'h0)
           | (LaneBlockConv_31_6 ? _remapDataPerWord_io_dataout_6 : 32'h0)
           | (LaneBlockConv_31_7 ? _remapDataPerWord_io_dataout_7 : 32'h0)
           | (LaneBlockConv_31_8 ? _remapDataPerWord_io_dataout_8 : 32'h0)
           | (LaneBlockConv_31_9 ? _remapDataPerWord_io_dataout_9 : 32'h0)
           | (LaneBlockConv_31_10 ? _remapDataPerWord_io_dataout_10 : 32'h0)
           | (LaneBlockConv_31_11 ? _remapDataPerWord_io_dataout_11 : 32'h0)
           | (LaneBlockConv_31_12 ? _remapDataPerWord_io_dataout_12 : 32'h0)
           | (LaneBlockConv_31_13 ? _remapDataPerWord_io_dataout_13 : 32'h0)
           | (LaneBlockConv_31_14 ? _remapDataPerWord_io_dataout_14 : 32'h0)
           | (LaneBlockConv_31_15 ? _remapDataPerWord_io_dataout_15 : 32'h0)
           | (LaneBlockConv_31_16 ? _remapDataPerWord_io_dataout_16 : 32'h0)
           | (LaneBlockConv_31_17 ? _remapDataPerWord_io_dataout_17 : 32'h0)
           | (LaneBlockConv_31_18 ? _remapDataPerWord_io_dataout_18 : 32'h0)
           | (LaneBlockConv_31_19 ? _remapDataPerWord_io_dataout_19 : 32'h0)
           | (LaneBlockConv_31_20 ? _remapDataPerWord_io_dataout_20 : 32'h0)
           | (LaneBlockConv_31_21 ? _remapDataPerWord_io_dataout_21 : 32'h0)
           | (LaneBlockConv_31_22 ? _remapDataPerWord_io_dataout_22 : 32'h0)
           | (LaneBlockConv_31_23 ? _remapDataPerWord_io_dataout_23 : 32'h0)
           | (LaneBlockConv_31_24 ? _remapDataPerWord_io_dataout_24 : 32'h0)
           | (LaneBlockConv_31_25 ? _remapDataPerWord_io_dataout_25 : 32'h0)
           | (LaneBlockConv_31_26 ? _remapDataPerWord_io_dataout_26 : 32'h0)
           | (LaneBlockConv_31_27 ? _remapDataPerWord_io_dataout_27 : 32'h0)
           | (LaneBlockConv_31_28 ? _remapDataPerWord_io_dataout_28 : 32'h0)
           | (LaneBlockConv_31_29 ? _remapDataPerWord_io_dataout_29 : 32'h0)
           | (LaneBlockConv_31_30 ? _remapDataPerWord_io_dataout_30 : 32'h0)
           | (LaneBlockConv_31_31 ? _remapDataPerWord_io_dataout_31 : 32'h0)
         : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:64, :375:{102,130}, :381:38, :398:20
    .io_in_1_bits_a_mask_0
      (writeMiss_st1
         ? (LaneBlockConv_0_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_0_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_0_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_1
      (writeMiss_st1
         ? (LaneBlockConv_1_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_1_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_1_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_2
      (writeMiss_st1
         ? (LaneBlockConv_2_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_2_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_2_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_3
      (writeMiss_st1
         ? (LaneBlockConv_3_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_3_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_3_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_4
      (writeMiss_st1
         ? (LaneBlockConv_4_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_4_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_4_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_5
      (writeMiss_st1
         ? (LaneBlockConv_5_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_5_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_5_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_6
      (writeMiss_st1
         ? (LaneBlockConv_6_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_6_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_6_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_7
      (writeMiss_st1
         ? (LaneBlockConv_7_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_7_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_7_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_8
      (writeMiss_st1
         ? (LaneBlockConv_8_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_8_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_8_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_9
      (writeMiss_st1
         ? (LaneBlockConv_9_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_9_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_9_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_10
      (writeMiss_st1
         ? (LaneBlockConv_10_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_10_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_10_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_11
      (writeMiss_st1
         ? (LaneBlockConv_11_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_11_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_11_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_12
      (writeMiss_st1
         ? (LaneBlockConv_12_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_12_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_12_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_13
      (writeMiss_st1
         ? (LaneBlockConv_13_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_13_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_13_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_14
      (writeMiss_st1
         ? (LaneBlockConv_14_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_14_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_14_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_15
      (writeMiss_st1
         ? (LaneBlockConv_15_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_15_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_15_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_16
      (writeMiss_st1
         ? (LaneBlockConv_16_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_16_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_16_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_17
      (writeMiss_st1
         ? (LaneBlockConv_17_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_17_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_17_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_18
      (writeMiss_st1
         ? (LaneBlockConv_18_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_18_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_18_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_19
      (writeMiss_st1
         ? (LaneBlockConv_19_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_19_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_19_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_20
      (writeMiss_st1
         ? (LaneBlockConv_20_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_20_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_20_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_21
      (writeMiss_st1
         ? (LaneBlockConv_21_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_21_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_21_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_22
      (writeMiss_st1
         ? (LaneBlockConv_22_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_22_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_22_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_23
      (writeMiss_st1
         ? (LaneBlockConv_23_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_23_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_23_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_24
      (writeMiss_st1
         ? (LaneBlockConv_24_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_24_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_24_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_25
      (writeMiss_st1
         ? (LaneBlockConv_25_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_25_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_25_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_26
      (writeMiss_st1
         ? (LaneBlockConv_26_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_26_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_26_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_27
      (writeMiss_st1
         ? (LaneBlockConv_27_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_27_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_27_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_28
      (writeMiss_st1
         ? (LaneBlockConv_28_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_28_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_28_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_29
      (writeMiss_st1
         ? (LaneBlockConv_29_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_29_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_29_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_30
      (writeMiss_st1
         ? (LaneBlockConv_30_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_30_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_30_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_a_mask_31
      (writeMiss_st1
         ? (LaneBlockConv_31_0
              ? _remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H
              : 4'h0)
           | (LaneBlockConv_31_1
                ? _remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_2
                ? _remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_3
                ? _remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_4
                ? _remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_5
                ? _remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_6
                ? _remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_7
                ? _remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_8
                ? _remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_9
                ? _remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_10
                ? _remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_11
                ? _remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_12
                ? _remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_13
                ? _remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_14
                ? _remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_15
                ? _remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_16
                ? _remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_17
                ? _remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_18
                ? _remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_19
                ? _remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_20
                ? _remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_21
                ? _remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_22
                ? _remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_23
                ? _remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_24
                ? _remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_25
                ? _remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_26
                ? _remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_27
                ? _remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_28
                ? _remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_29
                ? _remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_30
                ? _remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H
                : 4'h0)
           | (LaneBlockConv_31_31
                ? _remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H
                : 4'h0)
         : 4'hF),	// ventus/src/L1Cache/DCache/DCache.scala:201:32, :244:80, :367:{51,64}, :376:{98,138}, :390:58, :398:20
    .io_in_1_bits_spike_info_pc
      (writeMiss_st1 ? 32'h0 : _coreReq_Q_io_deq_bits_spike_info_pc),	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :244:80, :381:38, :398:20
    .io_in_1_bits_spike_info_vaddr
      (writeMiss_st1 ? 32'h0 : _coreReq_Q_io_deq_bits_spike_info_vaddr),	// ventus/src/L1Cache/DCache/DCache.scala:188:25, :244:80, :381:38, :398:20
    .io_in_1_bits_a_source
      (writeMiss_st1
         ? 13'h0
         : {3'h1, _MshrAccess_io_probeOut_st1_a_source, _coreReq_Q_io_deq_bits_setIdx}),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :244:80, :359:25, :385:24, :398:20, :491:33
    .io_in_1_bits_hasCoreRsp       (writeMiss_st1),	// ventus/src/L1Cache/DCache/DCache.scala:244:80
    .io_in_1_bits_coreRspInstrId   (writeMiss_st1 ? writeMissReq_coreRspInstrId : 32'h0),	// ventus/src/L1Cache/DCache/DCache.scala:244:80, :380:31, :381:38, :398:20
    .io_in_2_ready                 (_MemReqArb_io_in_2_ready),
    .io_in_2_valid                 (_MemReqArb_io_in_2_valid_T_1),	// ventus/src/L1Cache/DCache/DCache.scala:787:34
    .io_in_2_bits_a_opcode         ({invalidatenodirty, 2'h1}),	// ventus/src/L1Cache/DCache/DCache.scala:427:140, :491:33
    .io_in_2_bits_a_param
      ({2'h0, ~(~invalidatenodirty | ~_coreReqControl_st1_Q_io_deq_bits_isInvalidate)}),	// ventus/src/L1Cache/DCache/DCache.scala:212:189, :232:36, :427:140, :492:32
    .io_in_2_bits_a_addr
      ({_TagAccess_io_dirtyTag_st1, InvOrFluMemReq_a_addr_REG, 7'h0}),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :363:33, :494:35, :495:12
    .io_in_2_bits_a_data_0         (DataAccessesRRsp_0),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_1         (DataAccessesRRsp_1),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_2         (DataAccessesRRsp_2),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_3         (DataAccessesRRsp_3),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_4         (DataAccessesRRsp_4),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_5         (DataAccessesRRsp_5),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_6         (DataAccessesRRsp_6),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_7         (DataAccessesRRsp_7),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_8         (DataAccessesRRsp_8),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_9         (DataAccessesRRsp_9),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_10        (DataAccessesRRsp_10),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_11        (DataAccessesRRsp_11),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_12        (DataAccessesRRsp_12),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_13        (DataAccessesRRsp_13),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_14        (DataAccessesRRsp_14),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_15        (DataAccessesRRsp_15),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_16        (DataAccessesRRsp_16),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_17        (DataAccessesRRsp_17),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_18        (DataAccessesRRsp_18),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_19        (DataAccessesRRsp_19),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_20        (DataAccessesRRsp_20),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_21        (DataAccessesRRsp_21),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_22        (DataAccessesRRsp_22),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_23        (DataAccessesRRsp_23),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_24        (DataAccessesRRsp_24),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_25        (DataAccessesRRsp_25),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_26        (DataAccessesRRsp_26),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_27        (DataAccessesRRsp_27),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_28        (DataAccessesRRsp_28),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_29        (DataAccessesRRsp_29),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_30        (DataAccessesRRsp_30),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_data_31        (DataAccessesRRsp_31),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_in_2_bits_a_mask_0         (_TagAccess_io_dirtyMask_st1[3:0]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_1         (_TagAccess_io_dirtyMask_st1[7:4]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_2         (_TagAccess_io_dirtyMask_st1[11:8]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_3         (_TagAccess_io_dirtyMask_st1[15:12]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_4         (_TagAccess_io_dirtyMask_st1[19:16]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_5         (_TagAccess_io_dirtyMask_st1[23:20]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_6         (_TagAccess_io_dirtyMask_st1[27:24]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_7         (_TagAccess_io_dirtyMask_st1[31:28]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_8         (_TagAccess_io_dirtyMask_st1[35:32]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_9         (_TagAccess_io_dirtyMask_st1[39:36]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_10        (_TagAccess_io_dirtyMask_st1[43:40]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_11        (_TagAccess_io_dirtyMask_st1[47:44]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_12        (_TagAccess_io_dirtyMask_st1[51:48]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_13        (_TagAccess_io_dirtyMask_st1[55:52]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_14        (_TagAccess_io_dirtyMask_st1[59:56]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_15        (_TagAccess_io_dirtyMask_st1[63:60]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_16        (_TagAccess_io_dirtyMask_st1[67:64]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_17        (_TagAccess_io_dirtyMask_st1[71:68]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_18        (_TagAccess_io_dirtyMask_st1[75:72]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_19        (_TagAccess_io_dirtyMask_st1[79:76]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_20        (_TagAccess_io_dirtyMask_st1[83:80]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_21        (_TagAccess_io_dirtyMask_st1[87:84]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_22        (_TagAccess_io_dirtyMask_st1[91:88]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_23        (_TagAccess_io_dirtyMask_st1[95:92]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_24        (_TagAccess_io_dirtyMask_st1[99:96]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_25        (_TagAccess_io_dirtyMask_st1[103:100]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_26        (_TagAccess_io_dirtyMask_st1[107:104]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_27        (_TagAccess_io_dirtyMask_st1[111:108]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_28        (_TagAccess_io_dirtyMask_st1[115:112]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_29        (_TagAccess_io_dirtyMask_st1[119:116]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_30        (_TagAccess_io_dirtyMask_st1[123:120]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_a_mask_31        (_TagAccess_io_dirtyMask_st1[127:124]),	// ventus/src/L1Cache/DCache/DCache.scala:184:25, :500:63
    .io_in_2_bits_hasCoreRsp       (waitforL2flush_st2),	// ventus/src/L1Cache/DCache/DCache.scala:417:35
    .io_in_2_bits_coreRspInstrId   (writeMissReq_coreRspInstrId),	// ventus/src/L1Cache/DCache/DCache.scala:380:31
    .io_out_ready                  (_memReq_Q_io_enq_ready),	// ventus/src/L1Cache/DCache/DCache.scala:198:24
    .io_out_valid                  (_MemReqArb_io_out_valid),
    .io_out_bits_a_opcode          (_MemReqArb_io_out_bits_a_opcode),
    .io_out_bits_a_param           (_MemReqArb_io_out_bits_a_param),
    .io_out_bits_a_addr            (_MemReqArb_io_out_bits_a_addr),
    .io_out_bits_a_data_0          (_MemReqArb_io_out_bits_a_data_0),
    .io_out_bits_a_data_1          (_MemReqArb_io_out_bits_a_data_1),
    .io_out_bits_a_data_2          (_MemReqArb_io_out_bits_a_data_2),
    .io_out_bits_a_data_3          (_MemReqArb_io_out_bits_a_data_3),
    .io_out_bits_a_data_4          (_MemReqArb_io_out_bits_a_data_4),
    .io_out_bits_a_data_5          (_MemReqArb_io_out_bits_a_data_5),
    .io_out_bits_a_data_6          (_MemReqArb_io_out_bits_a_data_6),
    .io_out_bits_a_data_7          (_MemReqArb_io_out_bits_a_data_7),
    .io_out_bits_a_data_8          (_MemReqArb_io_out_bits_a_data_8),
    .io_out_bits_a_data_9          (_MemReqArb_io_out_bits_a_data_9),
    .io_out_bits_a_data_10         (_MemReqArb_io_out_bits_a_data_10),
    .io_out_bits_a_data_11         (_MemReqArb_io_out_bits_a_data_11),
    .io_out_bits_a_data_12         (_MemReqArb_io_out_bits_a_data_12),
    .io_out_bits_a_data_13         (_MemReqArb_io_out_bits_a_data_13),
    .io_out_bits_a_data_14         (_MemReqArb_io_out_bits_a_data_14),
    .io_out_bits_a_data_15         (_MemReqArb_io_out_bits_a_data_15),
    .io_out_bits_a_data_16         (_MemReqArb_io_out_bits_a_data_16),
    .io_out_bits_a_data_17         (_MemReqArb_io_out_bits_a_data_17),
    .io_out_bits_a_data_18         (_MemReqArb_io_out_bits_a_data_18),
    .io_out_bits_a_data_19         (_MemReqArb_io_out_bits_a_data_19),
    .io_out_bits_a_data_20         (_MemReqArb_io_out_bits_a_data_20),
    .io_out_bits_a_data_21         (_MemReqArb_io_out_bits_a_data_21),
    .io_out_bits_a_data_22         (_MemReqArb_io_out_bits_a_data_22),
    .io_out_bits_a_data_23         (_MemReqArb_io_out_bits_a_data_23),
    .io_out_bits_a_data_24         (_MemReqArb_io_out_bits_a_data_24),
    .io_out_bits_a_data_25         (_MemReqArb_io_out_bits_a_data_25),
    .io_out_bits_a_data_26         (_MemReqArb_io_out_bits_a_data_26),
    .io_out_bits_a_data_27         (_MemReqArb_io_out_bits_a_data_27),
    .io_out_bits_a_data_28         (_MemReqArb_io_out_bits_a_data_28),
    .io_out_bits_a_data_29         (_MemReqArb_io_out_bits_a_data_29),
    .io_out_bits_a_data_30         (_MemReqArb_io_out_bits_a_data_30),
    .io_out_bits_a_data_31         (_MemReqArb_io_out_bits_a_data_31),
    .io_out_bits_a_mask_0          (_MemReqArb_io_out_bits_a_mask_0),
    .io_out_bits_a_mask_1          (_MemReqArb_io_out_bits_a_mask_1),
    .io_out_bits_a_mask_2          (_MemReqArb_io_out_bits_a_mask_2),
    .io_out_bits_a_mask_3          (_MemReqArb_io_out_bits_a_mask_3),
    .io_out_bits_a_mask_4          (_MemReqArb_io_out_bits_a_mask_4),
    .io_out_bits_a_mask_5          (_MemReqArb_io_out_bits_a_mask_5),
    .io_out_bits_a_mask_6          (_MemReqArb_io_out_bits_a_mask_6),
    .io_out_bits_a_mask_7          (_MemReqArb_io_out_bits_a_mask_7),
    .io_out_bits_a_mask_8          (_MemReqArb_io_out_bits_a_mask_8),
    .io_out_bits_a_mask_9          (_MemReqArb_io_out_bits_a_mask_9),
    .io_out_bits_a_mask_10         (_MemReqArb_io_out_bits_a_mask_10),
    .io_out_bits_a_mask_11         (_MemReqArb_io_out_bits_a_mask_11),
    .io_out_bits_a_mask_12         (_MemReqArb_io_out_bits_a_mask_12),
    .io_out_bits_a_mask_13         (_MemReqArb_io_out_bits_a_mask_13),
    .io_out_bits_a_mask_14         (_MemReqArb_io_out_bits_a_mask_14),
    .io_out_bits_a_mask_15         (_MemReqArb_io_out_bits_a_mask_15),
    .io_out_bits_a_mask_16         (_MemReqArb_io_out_bits_a_mask_16),
    .io_out_bits_a_mask_17         (_MemReqArb_io_out_bits_a_mask_17),
    .io_out_bits_a_mask_18         (_MemReqArb_io_out_bits_a_mask_18),
    .io_out_bits_a_mask_19         (_MemReqArb_io_out_bits_a_mask_19),
    .io_out_bits_a_mask_20         (_MemReqArb_io_out_bits_a_mask_20),
    .io_out_bits_a_mask_21         (_MemReqArb_io_out_bits_a_mask_21),
    .io_out_bits_a_mask_22         (_MemReqArb_io_out_bits_a_mask_22),
    .io_out_bits_a_mask_23         (_MemReqArb_io_out_bits_a_mask_23),
    .io_out_bits_a_mask_24         (_MemReqArb_io_out_bits_a_mask_24),
    .io_out_bits_a_mask_25         (_MemReqArb_io_out_bits_a_mask_25),
    .io_out_bits_a_mask_26         (_MemReqArb_io_out_bits_a_mask_26),
    .io_out_bits_a_mask_27         (_MemReqArb_io_out_bits_a_mask_27),
    .io_out_bits_a_mask_28         (_MemReqArb_io_out_bits_a_mask_28),
    .io_out_bits_a_mask_29         (_MemReqArb_io_out_bits_a_mask_29),
    .io_out_bits_a_mask_30         (_MemReqArb_io_out_bits_a_mask_30),
    .io_out_bits_a_mask_31         (_MemReqArb_io_out_bits_a_mask_31),
    .io_out_bits_spike_info_pc     (_MemReqArb_io_out_bits_spike_info_pc),
    .io_out_bits_spike_info_vaddr  (_MemReqArb_io_out_bits_spike_info_vaddr),
    .io_out_bits_a_source          (_MemReqArb_io_out_bits_a_source),
    .io_out_bits_hasCoreRsp        (_MemReqArb_io_out_bits_hasCoreRsp),
    .io_out_bits_coreRspInstrId    (_MemReqArb_io_out_bits_coreRspInstrId)
  );
  genDataMapPerByte genData (	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_OriData_0     (_coreReq_Q_io_deq_bits_data_0),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_1     (_coreReq_Q_io_deq_bits_data_1),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_2     (_coreReq_Q_io_deq_bits_data_2),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_3     (_coreReq_Q_io_deq_bits_data_3),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_4     (_coreReq_Q_io_deq_bits_data_4),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_5     (_coreReq_Q_io_deq_bits_data_5),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_6     (_coreReq_Q_io_deq_bits_data_6),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_7     (_coreReq_Q_io_deq_bits_data_7),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_8     (_coreReq_Q_io_deq_bits_data_8),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_9     (_coreReq_Q_io_deq_bits_data_9),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_10    (_coreReq_Q_io_deq_bits_data_10),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_11    (_coreReq_Q_io_deq_bits_data_11),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_12    (_coreReq_Q_io_deq_bits_data_12),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_13    (_coreReq_Q_io_deq_bits_data_13),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_14    (_coreReq_Q_io_deq_bits_data_14),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_15    (_coreReq_Q_io_deq_bits_data_15),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_16    (_coreReq_Q_io_deq_bits_data_16),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_17    (_coreReq_Q_io_deq_bits_data_17),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_18    (_coreReq_Q_io_deq_bits_data_18),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_19    (_coreReq_Q_io_deq_bits_data_19),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_20    (_coreReq_Q_io_deq_bits_data_20),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_21    (_coreReq_Q_io_deq_bits_data_21),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_22    (_coreReq_Q_io_deq_bits_data_22),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_23    (_coreReq_Q_io_deq_bits_data_23),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_24    (_coreReq_Q_io_deq_bits_data_24),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_25    (_coreReq_Q_io_deq_bits_data_25),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_26    (_coreReq_Q_io_deq_bits_data_26),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_27    (_coreReq_Q_io_deq_bits_data_27),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_28    (_coreReq_Q_io_deq_bits_data_28),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_29    (_coreReq_Q_io_deq_bits_data_29),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_30    (_coreReq_Q_io_deq_bits_data_30),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_OriData_31    (_coreReq_Q_io_deq_bits_data_31),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_0  (_coreReq_Q_io_deq_bits_perLaneAddr_0_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_1  (_coreReq_Q_io_deq_bits_perLaneAddr_1_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_2  (_coreReq_Q_io_deq_bits_perLaneAddr_2_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_3  (_coreReq_Q_io_deq_bits_perLaneAddr_3_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_4  (_coreReq_Q_io_deq_bits_perLaneAddr_4_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_5  (_coreReq_Q_io_deq_bits_perLaneAddr_5_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_6  (_coreReq_Q_io_deq_bits_perLaneAddr_6_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_7  (_coreReq_Q_io_deq_bits_perLaneAddr_7_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_8  (_coreReq_Q_io_deq_bits_perLaneAddr_8_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_9  (_coreReq_Q_io_deq_bits_perLaneAddr_9_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_10 (_coreReq_Q_io_deq_bits_perLaneAddr_10_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_11 (_coreReq_Q_io_deq_bits_perLaneAddr_11_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_12 (_coreReq_Q_io_deq_bits_perLaneAddr_12_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_13 (_coreReq_Q_io_deq_bits_perLaneAddr_13_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_14 (_coreReq_Q_io_deq_bits_perLaneAddr_14_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_15 (_coreReq_Q_io_deq_bits_perLaneAddr_15_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_16 (_coreReq_Q_io_deq_bits_perLaneAddr_16_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_17 (_coreReq_Q_io_deq_bits_perLaneAddr_17_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_18 (_coreReq_Q_io_deq_bits_perLaneAddr_18_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_19 (_coreReq_Q_io_deq_bits_perLaneAddr_19_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_20 (_coreReq_Q_io_deq_bits_perLaneAddr_20_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_21 (_coreReq_Q_io_deq_bits_perLaneAddr_21_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_22 (_coreReq_Q_io_deq_bits_perLaneAddr_22_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_23 (_coreReq_Q_io_deq_bits_perLaneAddr_23_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_24 (_coreReq_Q_io_deq_bits_perLaneAddr_24_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_25 (_coreReq_Q_io_deq_bits_perLaneAddr_25_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_26 (_coreReq_Q_io_deq_bits_perLaneAddr_26_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_27 (_coreReq_Q_io_deq_bits_perLaneAddr_27_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_28 (_coreReq_Q_io_deq_bits_perLaneAddr_28_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_29 (_coreReq_Q_io_deq_bits_perLaneAddr_29_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_30 (_coreReq_Q_io_deq_bits_perLaneAddr_30_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_offsetMask_31 (_coreReq_Q_io_deq_bits_perLaneAddr_31_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_DataOut_0     (_genData_io_DataOut_0),
    .io_DataOut_1     (_genData_io_DataOut_1),
    .io_DataOut_2     (_genData_io_DataOut_2),
    .io_DataOut_3     (_genData_io_DataOut_3),
    .io_DataOut_4     (_genData_io_DataOut_4),
    .io_DataOut_5     (_genData_io_DataOut_5),
    .io_DataOut_6     (_genData_io_DataOut_6),
    .io_DataOut_7     (_genData_io_DataOut_7),
    .io_DataOut_8     (_genData_io_DataOut_8),
    .io_DataOut_9     (_genData_io_DataOut_9),
    .io_DataOut_10    (_genData_io_DataOut_10),
    .io_DataOut_11    (_genData_io_DataOut_11),
    .io_DataOut_12    (_genData_io_DataOut_12),
    .io_DataOut_13    (_genData_io_DataOut_13),
    .io_DataOut_14    (_genData_io_DataOut_14),
    .io_DataOut_15    (_genData_io_DataOut_15),
    .io_DataOut_16    (_genData_io_DataOut_16),
    .io_DataOut_17    (_genData_io_DataOut_17),
    .io_DataOut_18    (_genData_io_DataOut_18),
    .io_DataOut_19    (_genData_io_DataOut_19),
    .io_DataOut_20    (_genData_io_DataOut_20),
    .io_DataOut_21    (_genData_io_DataOut_21),
    .io_DataOut_22    (_genData_io_DataOut_22),
    .io_DataOut_23    (_genData_io_DataOut_23),
    .io_DataOut_24    (_genData_io_DataOut_24),
    .io_DataOut_25    (_genData_io_DataOut_25),
    .io_DataOut_26    (_genData_io_DataOut_26),
    .io_DataOut_27    (_genData_io_DataOut_27),
    .io_DataOut_28    (_genData_io_DataOut_28),
    .io_DataOut_29    (_genData_io_DataOut_29),
    .io_DataOut_30    (_genData_io_DataOut_30),
    .io_DataOut_31    (_genData_io_DataOut_31)
  );
  genDataMapSameWord remapDataPerWord (	// ventus/src/L1Cache/DCache/DCache.scala:201:32
    .io_perLaneAddr_0_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_0_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_0_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_0_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_1_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_1_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_1_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_1_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_2_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_2_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_2_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_2_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_3_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_3_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_3_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_3_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_4_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_4_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_4_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_4_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_5_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_5_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_5_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_5_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_6_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_6_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_6_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_6_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_7_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_7_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_7_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_7_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_8_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_8_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_8_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_8_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_9_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_9_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_9_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_9_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_10_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_10_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_10_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_10_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_11_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_11_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_11_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_11_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_12_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_12_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_12_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_12_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_13_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_13_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_13_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_13_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_14_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_14_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_14_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_14_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_15_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_15_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_15_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_15_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_16_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_16_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_16_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_16_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_17_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_17_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_17_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_17_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_18_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_18_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_18_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_18_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_19_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_19_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_19_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_19_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_20_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_20_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_20_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_20_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_21_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_21_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_21_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_21_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_22_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_22_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_22_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_22_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_23_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_23_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_23_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_23_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_24_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_24_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_24_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_24_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_25_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_25_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_25_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_25_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_26_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_26_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_26_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_26_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_27_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_27_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_27_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_27_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_28_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_28_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_28_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_28_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_29_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_29_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_29_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_29_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_30_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_30_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_30_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_30_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_31_activeMask
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_31_blockOffset
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneAddr_31_wordOffset1H
      (_coreReq_Q_io_deq_bits_perLaneAddr_31_wordOffset1H),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_datain_0                         (_genData_io_DataOut_0),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_1                         (_genData_io_DataOut_1),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_2                         (_genData_io_DataOut_2),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_3                         (_genData_io_DataOut_3),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_4                         (_genData_io_DataOut_4),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_5                         (_genData_io_DataOut_5),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_6                         (_genData_io_DataOut_6),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_7                         (_genData_io_DataOut_7),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_8                         (_genData_io_DataOut_8),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_9                         (_genData_io_DataOut_9),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_10                        (_genData_io_DataOut_10),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_11                        (_genData_io_DataOut_11),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_12                        (_genData_io_DataOut_12),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_13                        (_genData_io_DataOut_13),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_14                        (_genData_io_DataOut_14),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_15                        (_genData_io_DataOut_15),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_16                        (_genData_io_DataOut_16),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_17                        (_genData_io_DataOut_17),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_18                        (_genData_io_DataOut_18),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_19                        (_genData_io_DataOut_19),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_20                        (_genData_io_DataOut_20),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_21                        (_genData_io_DataOut_21),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_22                        (_genData_io_DataOut_22),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_23                        (_genData_io_DataOut_23),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_24                        (_genData_io_DataOut_24),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_25                        (_genData_io_DataOut_25),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_26                        (_genData_io_DataOut_26),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_27                        (_genData_io_DataOut_27),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_28                        (_genData_io_DataOut_28),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_29                        (_genData_io_DataOut_29),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_30                        (_genData_io_DataOut_30),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_datain_31                        (_genData_io_DataOut_31),	// ventus/src/L1Cache/DCache/DCache.scala:200:23
    .io_perLaneAddrRemap_0_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_0_wordOffset1H),
    .io_perLaneAddrRemap_1_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_1_wordOffset1H),
    .io_perLaneAddrRemap_2_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_2_wordOffset1H),
    .io_perLaneAddrRemap_3_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_3_wordOffset1H),
    .io_perLaneAddrRemap_4_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_4_wordOffset1H),
    .io_perLaneAddrRemap_5_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_5_wordOffset1H),
    .io_perLaneAddrRemap_6_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_6_wordOffset1H),
    .io_perLaneAddrRemap_7_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_7_wordOffset1H),
    .io_perLaneAddrRemap_8_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_8_wordOffset1H),
    .io_perLaneAddrRemap_9_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_9_wordOffset1H),
    .io_perLaneAddrRemap_10_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_10_wordOffset1H),
    .io_perLaneAddrRemap_11_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_11_wordOffset1H),
    .io_perLaneAddrRemap_12_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_12_wordOffset1H),
    .io_perLaneAddrRemap_13_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_13_wordOffset1H),
    .io_perLaneAddrRemap_14_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_14_wordOffset1H),
    .io_perLaneAddrRemap_15_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_15_wordOffset1H),
    .io_perLaneAddrRemap_16_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_16_wordOffset1H),
    .io_perLaneAddrRemap_17_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_17_wordOffset1H),
    .io_perLaneAddrRemap_18_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_18_wordOffset1H),
    .io_perLaneAddrRemap_19_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_19_wordOffset1H),
    .io_perLaneAddrRemap_20_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_20_wordOffset1H),
    .io_perLaneAddrRemap_21_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_21_wordOffset1H),
    .io_perLaneAddrRemap_22_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_22_wordOffset1H),
    .io_perLaneAddrRemap_23_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_23_wordOffset1H),
    .io_perLaneAddrRemap_24_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_24_wordOffset1H),
    .io_perLaneAddrRemap_25_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_25_wordOffset1H),
    .io_perLaneAddrRemap_26_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_26_wordOffset1H),
    .io_perLaneAddrRemap_27_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_27_wordOffset1H),
    .io_perLaneAddrRemap_28_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_28_wordOffset1H),
    .io_perLaneAddrRemap_29_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_29_wordOffset1H),
    .io_perLaneAddrRemap_30_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_30_wordOffset1H),
    .io_perLaneAddrRemap_31_wordOffset1H
      (_remapDataPerWord_io_perLaneAddrRemap_31_wordOffset1H),
    .io_dataout_0                        (_remapDataPerWord_io_dataout_0),
    .io_dataout_1                        (_remapDataPerWord_io_dataout_1),
    .io_dataout_2                        (_remapDataPerWord_io_dataout_2),
    .io_dataout_3                        (_remapDataPerWord_io_dataout_3),
    .io_dataout_4                        (_remapDataPerWord_io_dataout_4),
    .io_dataout_5                        (_remapDataPerWord_io_dataout_5),
    .io_dataout_6                        (_remapDataPerWord_io_dataout_6),
    .io_dataout_7                        (_remapDataPerWord_io_dataout_7),
    .io_dataout_8                        (_remapDataPerWord_io_dataout_8),
    .io_dataout_9                        (_remapDataPerWord_io_dataout_9),
    .io_dataout_10                       (_remapDataPerWord_io_dataout_10),
    .io_dataout_11                       (_remapDataPerWord_io_dataout_11),
    .io_dataout_12                       (_remapDataPerWord_io_dataout_12),
    .io_dataout_13                       (_remapDataPerWord_io_dataout_13),
    .io_dataout_14                       (_remapDataPerWord_io_dataout_14),
    .io_dataout_15                       (_remapDataPerWord_io_dataout_15),
    .io_dataout_16                       (_remapDataPerWord_io_dataout_16),
    .io_dataout_17                       (_remapDataPerWord_io_dataout_17),
    .io_dataout_18                       (_remapDataPerWord_io_dataout_18),
    .io_dataout_19                       (_remapDataPerWord_io_dataout_19),
    .io_dataout_20                       (_remapDataPerWord_io_dataout_20),
    .io_dataout_21                       (_remapDataPerWord_io_dataout_21),
    .io_dataout_22                       (_remapDataPerWord_io_dataout_22),
    .io_dataout_23                       (_remapDataPerWord_io_dataout_23),
    .io_dataout_24                       (_remapDataPerWord_io_dataout_24),
    .io_dataout_25                       (_remapDataPerWord_io_dataout_25),
    .io_dataout_26                       (_remapDataPerWord_io_dataout_26),
    .io_dataout_27                       (_remapDataPerWord_io_dataout_27),
    .io_dataout_28                       (_remapDataPerWord_io_dataout_28),
    .io_dataout_29                       (_remapDataPerWord_io_dataout_29),
    .io_dataout_30                       (_remapDataPerWord_io_dataout_30),
    .io_dataout_31                       (_remapDataPerWord_io_dataout_31)
  );
  Queue1_Bool coreRsp_st2_valid_from_coreReq_Reg (	// ventus/src/L1Cache/DCache/DCache.scala:203:50
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (_coreRsp_st2_valid_from_coreReq_Reg_io_enq_ready),
    .io_enq_valid (coreReq_st1_valid),	// ventus/src/L1Cache/DCache/DCache.scala:313:47
    .io_enq_bits  (readHit_st1 | writeHit_st1),	// ventus/src/L1Cache/DCache/DCache.scala:241:76, :243:78, :730:66
    .io_deq_ready (_coreRsp_st2_valid_from_coreReq_Reg_io_deq_ready_T_2),	// ventus/src/L1Cache/DCache/DCache.scala:731:120
    .io_deq_valid (_coreRsp_st2_valid_from_coreReq_Reg_io_deq_valid),
    .io_deq_bits  (_coreRsp_st2_valid_from_coreReq_Reg_io_deq_bits)
  );
  Queue1_Vec32_UInt32 coreRsp_st2_coreRsp_data (	// ventus/src/L1Cache/DCache/DCache.scala:204:40
    .clock          (clock),
    .reset          (reset),
    .io_enq_valid
      (_coreRsp_st2_valid_from_coreReq_Reg_io_deq_valid
       & ~_coreRsp_st2_valid_from_coreReq_Reg_io_deq_ready_T_2
       & coreRsp_st2_coreRsp_data_io_enq_valid_REG),	// ventus/src/L1Cache/DCache/DCache.scala:203:50, :664:{95,144,154}, :731:120
    .io_enq_bits_0  (DataAccessesRRsp_0),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_1  (DataAccessesRRsp_1),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_2  (DataAccessesRRsp_2),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_3  (DataAccessesRRsp_3),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_4  (DataAccessesRRsp_4),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_5  (DataAccessesRRsp_5),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_6  (DataAccessesRRsp_6),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_7  (DataAccessesRRsp_7),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_8  (DataAccessesRRsp_8),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_9  (DataAccessesRRsp_9),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_10 (DataAccessesRRsp_10),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_11 (DataAccessesRRsp_11),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_12 (DataAccessesRRsp_12),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_13 (DataAccessesRRsp_13),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_14 (DataAccessesRRsp_14),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_15 (DataAccessesRRsp_15),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_16 (DataAccessesRRsp_16),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_17 (DataAccessesRRsp_17),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_18 (DataAccessesRRsp_18),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_19 (DataAccessesRRsp_19),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_20 (DataAccessesRRsp_20),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_21 (DataAccessesRRsp_21),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_22 (DataAccessesRRsp_22),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_23 (DataAccessesRRsp_23),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_24 (DataAccessesRRsp_24),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_25 (DataAccessesRRsp_25),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_26 (DataAccessesRRsp_26),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_27 (DataAccessesRRsp_27),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_28 (DataAccessesRRsp_28),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_29 (DataAccessesRRsp_29),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_30 (DataAccessesRRsp_30),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_enq_bits_31 (DataAccessesRRsp_31),	// ventus/src/L1Cache/DCache/DCache.scala:657:8
    .io_deq_ready   (_coreRsp_st2_valid_from_coreReq_Reg_io_deq_ready_T_2),	// ventus/src/L1Cache/DCache/DCache.scala:731:120
    .io_deq_valid   (_coreRsp_st2_coreRsp_data_io_deq_valid),
    .io_deq_bits_0  (_coreRsp_st2_coreRsp_data_io_deq_bits_0),
    .io_deq_bits_1  (_coreRsp_st2_coreRsp_data_io_deq_bits_1),
    .io_deq_bits_2  (_coreRsp_st2_coreRsp_data_io_deq_bits_2),
    .io_deq_bits_3  (_coreRsp_st2_coreRsp_data_io_deq_bits_3),
    .io_deq_bits_4  (_coreRsp_st2_coreRsp_data_io_deq_bits_4),
    .io_deq_bits_5  (_coreRsp_st2_coreRsp_data_io_deq_bits_5),
    .io_deq_bits_6  (_coreRsp_st2_coreRsp_data_io_deq_bits_6),
    .io_deq_bits_7  (_coreRsp_st2_coreRsp_data_io_deq_bits_7),
    .io_deq_bits_8  (_coreRsp_st2_coreRsp_data_io_deq_bits_8),
    .io_deq_bits_9  (_coreRsp_st2_coreRsp_data_io_deq_bits_9),
    .io_deq_bits_10 (_coreRsp_st2_coreRsp_data_io_deq_bits_10),
    .io_deq_bits_11 (_coreRsp_st2_coreRsp_data_io_deq_bits_11),
    .io_deq_bits_12 (_coreRsp_st2_coreRsp_data_io_deq_bits_12),
    .io_deq_bits_13 (_coreRsp_st2_coreRsp_data_io_deq_bits_13),
    .io_deq_bits_14 (_coreRsp_st2_coreRsp_data_io_deq_bits_14),
    .io_deq_bits_15 (_coreRsp_st2_coreRsp_data_io_deq_bits_15),
    .io_deq_bits_16 (_coreRsp_st2_coreRsp_data_io_deq_bits_16),
    .io_deq_bits_17 (_coreRsp_st2_coreRsp_data_io_deq_bits_17),
    .io_deq_bits_18 (_coreRsp_st2_coreRsp_data_io_deq_bits_18),
    .io_deq_bits_19 (_coreRsp_st2_coreRsp_data_io_deq_bits_19),
    .io_deq_bits_20 (_coreRsp_st2_coreRsp_data_io_deq_bits_20),
    .io_deq_bits_21 (_coreRsp_st2_coreRsp_data_io_deq_bits_21),
    .io_deq_bits_22 (_coreRsp_st2_coreRsp_data_io_deq_bits_22),
    .io_deq_bits_23 (_coreRsp_st2_coreRsp_data_io_deq_bits_23),
    .io_deq_bits_24 (_coreRsp_st2_coreRsp_data_io_deq_bits_24),
    .io_deq_bits_25 (_coreRsp_st2_coreRsp_data_io_deq_bits_25),
    .io_deq_bits_26 (_coreRsp_st2_coreRsp_data_io_deq_bits_26),
    .io_deq_bits_27 (_coreRsp_st2_coreRsp_data_io_deq_bits_27),
    .io_deq_bits_28 (_coreRsp_st2_coreRsp_data_io_deq_bits_28),
    .io_deq_bits_29 (_coreRsp_st2_coreRsp_data_io_deq_bits_29),
    .io_deq_bits_30 (_coreRsp_st2_coreRsp_data_io_deq_bits_30),
    .io_deq_bits_31 (_coreRsp_st2_coreRsp_data_io_deq_bits_31)
  );
  Queue1_DCacheControl coreReqControl_st1_Q (	// ventus/src/L1Cache/DCache/DCache.scala:232:36
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_valid             (_coreReqControl_st0_T),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .io_enq_bits_isRead       (_coreReqControl_st0_T & _genCtrl_io_control_isRead),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:283:23, :287:28
    .io_enq_bits_isWrite      (coreReqControl_st0_isWrite),	// ventus/src/L1Cache/DCache/DCache.scala:287:28
    .io_enq_bits_isLR         (_coreReqControl_st0_T & _genCtrl_io_control_isLR),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:283:23, :287:28
    .io_enq_bits_isSC         (_coreReqControl_st0_T & _genCtrl_io_control_isSC),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:283:23, :287:28
    .io_enq_bits_isAMO        (_coreReqControl_st0_T & _genCtrl_io_control_isAMO),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:283:23, :287:28
    .io_enq_bits_isFlush      (coreReqControl_st0_isFlush),	// ventus/src/L1Cache/DCache/DCache.scala:287:28
    .io_enq_bits_isInvalidate (coreReqControl_st0_isInvalidate),	// ventus/src/L1Cache/DCache/DCache.scala:287:28
    .io_enq_bits_isWaitMSHR   (_coreReqControl_st0_T & _genCtrl_io_control_isWaitMSHR),	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/L1Cache/DCache/DCache.scala:283:23, :287:28
    .io_deq_ready             (coreReq_st1_ready),	// ventus/src/L1Cache/DCache/DCache.scala:442:92, :443:32, :463:60
    .io_deq_valid             (_coreReqControl_st1_Q_io_deq_valid),
    .io_deq_bits_isRead       (_coreReqControl_st1_Q_io_deq_bits_isRead),
    .io_deq_bits_isWrite      (_coreReqControl_st1_Q_io_deq_bits_isWrite),
    .io_deq_bits_isFlush      (_coreReqControl_st1_Q_io_deq_bits_isFlush),
    .io_deq_bits_isInvalidate (_coreReqControl_st1_Q_io_deq_bits_isInvalidate),
    .io_deq_bits_isWaitMSHR   (_coreReqControl_st1_Q_io_deq_bits_isWaitMSHR)
  );
  Queue1_DCacheCoreRsp_d coreRsp_st2 (	// ventus/src/L1Cache/DCache/DCache.scala:246:26
    .clock                     (clock),
    .reset                     (reset),
    .io_enq_ready              (_coreRsp_st2_io_enq_ready),
    .io_enq_valid
      (_GEN_36 | _MshrAccess_io_missRspOut_valid | waitMSHRCoreRsp_st1 | fluCoreRsp_st1
       | invCOreRsp_st1 | readHit_st2_valid & ~_coreRsp_Q_io_enq_ready),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :191:25, :253:49, :480:94, :482:29, :484:52, :684:{68,120}, :686:30, :689:45, :691:30, :694:70, :695:30, :698:{32,35,59}
    .io_enq_bits_instrId
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_instrId
         : _MshrAccess_io_missRspOut_bits_targetInfo[322:320]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :710:37, :713:45
    .io_enq_bits_isWrite       (_GEN_36 & _coreReqControl_st1_Q_io_deq_bits_isWrite),	// ventus/src/L1Cache/DCache/DCache.scala:232:36, :684:{68,120}, :688:37, :689:45
    .io_enq_bits_data_0
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_0 : DataAccessesRRsp_0),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_1
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_1 : DataAccessesRRsp_1),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_2
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_2 : DataAccessesRRsp_2),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_3
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_3 : DataAccessesRRsp_3),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_4
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_4 : DataAccessesRRsp_4),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_5
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_5 : DataAccessesRRsp_5),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_6
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_6 : DataAccessesRRsp_6),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_7
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_7 : DataAccessesRRsp_7),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_8
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_8 : DataAccessesRRsp_8),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_9
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_9 : DataAccessesRRsp_9),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_10
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_10 : DataAccessesRRsp_10),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_11
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_11 : DataAccessesRRsp_11),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_12
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_12 : DataAccessesRRsp_12),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_13
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_13 : DataAccessesRRsp_13),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_14
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_14 : DataAccessesRRsp_14),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_15
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_15 : DataAccessesRRsp_15),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_16
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_16 : DataAccessesRRsp_16),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_17
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_17 : DataAccessesRRsp_17),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_18
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_18 : DataAccessesRRsp_18),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_19
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_19 : DataAccessesRRsp_19),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_20
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_20 : DataAccessesRRsp_20),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_21
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_21 : DataAccessesRRsp_21),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_22
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_22 : DataAccessesRRsp_22),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_23
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_23 : DataAccessesRRsp_23),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_24
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_24 : DataAccessesRRsp_24),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_25
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_25 : DataAccessesRRsp_25),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_26
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_26 : DataAccessesRRsp_26),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_27
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_27 : DataAccessesRRsp_27),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_28
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_28 : DataAccessesRRsp_28),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_29
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_29 : DataAccessesRRsp_29),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_30
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_30 : DataAccessesRRsp_30),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_data_31
      (_MshrAccess_io_missRspOut_valid ? memRsp_st1_d_data_31 : DataAccessesRRsp_31),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :552:23, :657:8, :689:45, :692:34, :694:70
    .io_enq_bits_activeMask_0
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[9]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_1
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[19]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_2
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[29]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_3
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[39]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_4
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[49]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_5
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[59]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_6
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[69]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_7
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[79]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_8
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[89]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_9
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[99]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_10
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[109]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_11
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[119]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_12
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[129]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_13
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[139]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_14
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[149]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_15
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[159]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_16
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[169]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_17
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[179]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_18
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[189]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_19
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[199]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_20
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[209]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_21
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[219]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_22
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[229]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_23
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[239]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_24
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[249]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_25
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[259]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_26
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[269]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_27
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[279]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_28
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[289]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_29
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[299]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_30
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[309]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_enq_bits_activeMask_31
      (_GEN_37
         ? _coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask
         : _MshrAccess_io_missRspOut_bits_targetInfo[319]),	// ventus/src/L1Cache/DCache/DCache.scala:178:26, :188:25, :625:69, :708:{43,61}, :711:40, :713:45
    .io_deq_ready              (_coreRsp_Q_io_enq_ready & ~coreRsp_st2_valid_from_memReq),	// ventus/src/L1Cache/DCache/DCache.scala:191:25, :746:{54,57}, :816:99
    .io_deq_bits_instrId       (_coreRsp_st2_io_deq_bits_instrId),
    .io_deq_bits_isWrite       (_coreRsp_st2_io_deq_bits_isWrite),
    .io_deq_bits_data_0        (_coreRsp_st2_io_deq_bits_data_0),
    .io_deq_bits_data_1        (_coreRsp_st2_io_deq_bits_data_1),
    .io_deq_bits_data_2        (_coreRsp_st2_io_deq_bits_data_2),
    .io_deq_bits_data_3        (_coreRsp_st2_io_deq_bits_data_3),
    .io_deq_bits_data_4        (_coreRsp_st2_io_deq_bits_data_4),
    .io_deq_bits_data_5        (_coreRsp_st2_io_deq_bits_data_5),
    .io_deq_bits_data_6        (_coreRsp_st2_io_deq_bits_data_6),
    .io_deq_bits_data_7        (_coreRsp_st2_io_deq_bits_data_7),
    .io_deq_bits_data_8        (_coreRsp_st2_io_deq_bits_data_8),
    .io_deq_bits_data_9        (_coreRsp_st2_io_deq_bits_data_9),
    .io_deq_bits_data_10       (_coreRsp_st2_io_deq_bits_data_10),
    .io_deq_bits_data_11       (_coreRsp_st2_io_deq_bits_data_11),
    .io_deq_bits_data_12       (_coreRsp_st2_io_deq_bits_data_12),
    .io_deq_bits_data_13       (_coreRsp_st2_io_deq_bits_data_13),
    .io_deq_bits_data_14       (_coreRsp_st2_io_deq_bits_data_14),
    .io_deq_bits_data_15       (_coreRsp_st2_io_deq_bits_data_15),
    .io_deq_bits_data_16       (_coreRsp_st2_io_deq_bits_data_16),
    .io_deq_bits_data_17       (_coreRsp_st2_io_deq_bits_data_17),
    .io_deq_bits_data_18       (_coreRsp_st2_io_deq_bits_data_18),
    .io_deq_bits_data_19       (_coreRsp_st2_io_deq_bits_data_19),
    .io_deq_bits_data_20       (_coreRsp_st2_io_deq_bits_data_20),
    .io_deq_bits_data_21       (_coreRsp_st2_io_deq_bits_data_21),
    .io_deq_bits_data_22       (_coreRsp_st2_io_deq_bits_data_22),
    .io_deq_bits_data_23       (_coreRsp_st2_io_deq_bits_data_23),
    .io_deq_bits_data_24       (_coreRsp_st2_io_deq_bits_data_24),
    .io_deq_bits_data_25       (_coreRsp_st2_io_deq_bits_data_25),
    .io_deq_bits_data_26       (_coreRsp_st2_io_deq_bits_data_26),
    .io_deq_bits_data_27       (_coreRsp_st2_io_deq_bits_data_27),
    .io_deq_bits_data_28       (_coreRsp_st2_io_deq_bits_data_28),
    .io_deq_bits_data_29       (_coreRsp_st2_io_deq_bits_data_29),
    .io_deq_bits_data_30       (_coreRsp_st2_io_deq_bits_data_30),
    .io_deq_bits_data_31       (_coreRsp_st2_io_deq_bits_data_31),
    .io_deq_bits_activeMask_0  (_coreRsp_st2_io_deq_bits_activeMask_0),
    .io_deq_bits_activeMask_1  (_coreRsp_st2_io_deq_bits_activeMask_1),
    .io_deq_bits_activeMask_2  (_coreRsp_st2_io_deq_bits_activeMask_2),
    .io_deq_bits_activeMask_3  (_coreRsp_st2_io_deq_bits_activeMask_3),
    .io_deq_bits_activeMask_4  (_coreRsp_st2_io_deq_bits_activeMask_4),
    .io_deq_bits_activeMask_5  (_coreRsp_st2_io_deq_bits_activeMask_5),
    .io_deq_bits_activeMask_6  (_coreRsp_st2_io_deq_bits_activeMask_6),
    .io_deq_bits_activeMask_7  (_coreRsp_st2_io_deq_bits_activeMask_7),
    .io_deq_bits_activeMask_8  (_coreRsp_st2_io_deq_bits_activeMask_8),
    .io_deq_bits_activeMask_9  (_coreRsp_st2_io_deq_bits_activeMask_9),
    .io_deq_bits_activeMask_10 (_coreRsp_st2_io_deq_bits_activeMask_10),
    .io_deq_bits_activeMask_11 (_coreRsp_st2_io_deq_bits_activeMask_11),
    .io_deq_bits_activeMask_12 (_coreRsp_st2_io_deq_bits_activeMask_12),
    .io_deq_bits_activeMask_13 (_coreRsp_st2_io_deq_bits_activeMask_13),
    .io_deq_bits_activeMask_14 (_coreRsp_st2_io_deq_bits_activeMask_14),
    .io_deq_bits_activeMask_15 (_coreRsp_st2_io_deq_bits_activeMask_15),
    .io_deq_bits_activeMask_16 (_coreRsp_st2_io_deq_bits_activeMask_16),
    .io_deq_bits_activeMask_17 (_coreRsp_st2_io_deq_bits_activeMask_17),
    .io_deq_bits_activeMask_18 (_coreRsp_st2_io_deq_bits_activeMask_18),
    .io_deq_bits_activeMask_19 (_coreRsp_st2_io_deq_bits_activeMask_19),
    .io_deq_bits_activeMask_20 (_coreRsp_st2_io_deq_bits_activeMask_20),
    .io_deq_bits_activeMask_21 (_coreRsp_st2_io_deq_bits_activeMask_21),
    .io_deq_bits_activeMask_22 (_coreRsp_st2_io_deq_bits_activeMask_22),
    .io_deq_bits_activeMask_23 (_coreRsp_st2_io_deq_bits_activeMask_23),
    .io_deq_bits_activeMask_24 (_coreRsp_st2_io_deq_bits_activeMask_24),
    .io_deq_bits_activeMask_25 (_coreRsp_st2_io_deq_bits_activeMask_25),
    .io_deq_bits_activeMask_26 (_coreRsp_st2_io_deq_bits_activeMask_26),
    .io_deq_bits_activeMask_27 (_coreRsp_st2_io_deq_bits_activeMask_27),
    .io_deq_bits_activeMask_28 (_coreRsp_st2_io_deq_bits_activeMask_28),
    .io_deq_bits_activeMask_29 (_coreRsp_st2_io_deq_bits_activeMask_29),
    .io_deq_bits_activeMask_30 (_coreRsp_st2_io_deq_bits_activeMask_30),
    .io_deq_bits_activeMask_31 (_coreRsp_st2_io_deq_bits_activeMask_31)
  );
  Queue1_Bool readHit_st2 (	// ventus/src/L1Cache/DCache/DCache.scala:249:27
    .clock        (clock),
    .reset        (reset),
    .io_enq_ready (/* unused */),
    .io_enq_valid (coreReq_st1_valid),	// ventus/src/L1Cache/DCache/DCache.scala:313:47
    .io_enq_bits  (readHit_st1),	// ventus/src/L1Cache/DCache/DCache.scala:241:76
    .io_deq_ready (_readHit_st2_io_deq_ready_T_2),	// ventus/src/L1Cache/DCache/DCache.scala:737:97
    .io_deq_valid (_readHit_st2_io_deq_valid),
    .io_deq_bits  (_readHit_st2_io_deq_bits)
  );
  genControl genCtrl (	// ventus/src/L1Cache/DCache/DCache.scala:283:23
    .io_opcode               (io_coreReq_bits_opcode),
    .io_param                (io_coreReq_bits_param),
    .io_control_isRead       (_genCtrl_io_control_isRead),
    .io_control_isWrite      (_genCtrl_io_control_isWrite),
    .io_control_isLR         (_genCtrl_io_control_isLR),
    .io_control_isSC         (_genCtrl_io_control_isSC),
    .io_control_isAMO        (_genCtrl_io_control_isAMO),
    .io_control_isFlush      (_genCtrl_io_control_isFlush),
    .io_control_isInvalidate (_genCtrl_io_control_isInvalidate),
    .io_control_isWaitMSHR   (_genCtrl_io_control_isWaitMSHR)
  );
  getDataAccessBankEn getBankEn (	// ventus/src/L1Cache/DCache/DCache.scala:400:25
    .io_perLaneBlockIdx_0  (_coreReq_Q_io_deq_bits_perLaneAddr_0_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_1  (_coreReq_Q_io_deq_bits_perLaneAddr_1_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_2  (_coreReq_Q_io_deq_bits_perLaneAddr_2_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_3  (_coreReq_Q_io_deq_bits_perLaneAddr_3_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_4  (_coreReq_Q_io_deq_bits_perLaneAddr_4_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_5  (_coreReq_Q_io_deq_bits_perLaneAddr_5_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_6  (_coreReq_Q_io_deq_bits_perLaneAddr_6_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_7  (_coreReq_Q_io_deq_bits_perLaneAddr_7_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_8  (_coreReq_Q_io_deq_bits_perLaneAddr_8_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_9  (_coreReq_Q_io_deq_bits_perLaneAddr_9_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_10 (_coreReq_Q_io_deq_bits_perLaneAddr_10_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_11 (_coreReq_Q_io_deq_bits_perLaneAddr_11_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_12 (_coreReq_Q_io_deq_bits_perLaneAddr_12_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_13 (_coreReq_Q_io_deq_bits_perLaneAddr_13_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_14 (_coreReq_Q_io_deq_bits_perLaneAddr_14_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_15 (_coreReq_Q_io_deq_bits_perLaneAddr_15_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_16 (_coreReq_Q_io_deq_bits_perLaneAddr_16_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_17 (_coreReq_Q_io_deq_bits_perLaneAddr_17_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_18 (_coreReq_Q_io_deq_bits_perLaneAddr_18_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_19 (_coreReq_Q_io_deq_bits_perLaneAddr_19_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_20 (_coreReq_Q_io_deq_bits_perLaneAddr_20_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_21 (_coreReq_Q_io_deq_bits_perLaneAddr_21_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_22 (_coreReq_Q_io_deq_bits_perLaneAddr_22_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_23 (_coreReq_Q_io_deq_bits_perLaneAddr_23_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_24 (_coreReq_Q_io_deq_bits_perLaneAddr_24_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_25 (_coreReq_Q_io_deq_bits_perLaneAddr_25_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_26 (_coreReq_Q_io_deq_bits_perLaneAddr_26_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_27 (_coreReq_Q_io_deq_bits_perLaneAddr_27_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_28 (_coreReq_Q_io_deq_bits_perLaneAddr_28_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_29 (_coreReq_Q_io_deq_bits_perLaneAddr_29_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_30 (_coreReq_Q_io_deq_bits_perLaneAddr_30_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneBlockIdx_31 (_coreReq_Q_io_deq_bits_perLaneAddr_31_blockOffset),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_0     (_coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_1     (_coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_2     (_coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_3     (_coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_4     (_coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_5     (_coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_6     (_coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_7     (_coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_8     (_coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_9     (_coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_10    (_coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_11    (_coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_12    (_coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_13    (_coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_14    (_coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_15    (_coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_16    (_coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_17    (_coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_18    (_coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_19    (_coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_20    (_coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_21    (_coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_22    (_coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_23    (_coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_24    (_coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_25    (_coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_26    (_coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_27    (_coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_28    (_coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_29    (_coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_30    (_coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perLaneValid_31    (_coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_perBankValid_0     (_getBankEn_io_perBankValid_0),
    .io_perBankValid_1     (_getBankEn_io_perBankValid_1),
    .io_perBankValid_2     (_getBankEn_io_perBankValid_2),
    .io_perBankValid_3     (_getBankEn_io_perBankValid_3),
    .io_perBankValid_4     (_getBankEn_io_perBankValid_4),
    .io_perBankValid_5     (_getBankEn_io_perBankValid_5),
    .io_perBankValid_6     (_getBankEn_io_perBankValid_6),
    .io_perBankValid_7     (_getBankEn_io_perBankValid_7),
    .io_perBankValid_8     (_getBankEn_io_perBankValid_8),
    .io_perBankValid_9     (_getBankEn_io_perBankValid_9),
    .io_perBankValid_10    (_getBankEn_io_perBankValid_10),
    .io_perBankValid_11    (_getBankEn_io_perBankValid_11),
    .io_perBankValid_12    (_getBankEn_io_perBankValid_12),
    .io_perBankValid_13    (_getBankEn_io_perBankValid_13),
    .io_perBankValid_14    (_getBankEn_io_perBankValid_14),
    .io_perBankValid_15    (_getBankEn_io_perBankValid_15),
    .io_perBankValid_16    (_getBankEn_io_perBankValid_16),
    .io_perBankValid_17    (_getBankEn_io_perBankValid_17),
    .io_perBankValid_18    (_getBankEn_io_perBankValid_18),
    .io_perBankValid_19    (_getBankEn_io_perBankValid_19),
    .io_perBankValid_20    (_getBankEn_io_perBankValid_20),
    .io_perBankValid_21    (_getBankEn_io_perBankValid_21),
    .io_perBankValid_22    (_getBankEn_io_perBankValid_22),
    .io_perBankValid_23    (_getBankEn_io_perBankValid_23),
    .io_perBankValid_24    (_getBankEn_io_perBankValid_24),
    .io_perBankValid_25    (_getBankEn_io_perBankValid_25),
    .io_perBankValid_26    (_getBankEn_io_perBankValid_26),
    .io_perBankValid_27    (_getBankEn_io_perBankValid_27),
    .io_perBankValid_28    (_getBankEn_io_perBankValid_28),
    .io_perBankValid_29    (_getBankEn_io_perBankValid_29),
    .io_perBankValid_30    (_getBankEn_io_perBankValid_30),
    .io_perBankValid_31    (_getBankEn_io_perBankValid_31),
    .io_perBankBlockIdx_0  (_getBankEn_io_perBankBlockIdx_0),
    .io_perBankBlockIdx_1  (_getBankEn_io_perBankBlockIdx_1),
    .io_perBankBlockIdx_2  (_getBankEn_io_perBankBlockIdx_2),
    .io_perBankBlockIdx_3  (_getBankEn_io_perBankBlockIdx_3),
    .io_perBankBlockIdx_4  (_getBankEn_io_perBankBlockIdx_4),
    .io_perBankBlockIdx_5  (_getBankEn_io_perBankBlockIdx_5),
    .io_perBankBlockIdx_6  (_getBankEn_io_perBankBlockIdx_6),
    .io_perBankBlockIdx_7  (_getBankEn_io_perBankBlockIdx_7),
    .io_perBankBlockIdx_8  (_getBankEn_io_perBankBlockIdx_8),
    .io_perBankBlockIdx_9  (_getBankEn_io_perBankBlockIdx_9),
    .io_perBankBlockIdx_10 (_getBankEn_io_perBankBlockIdx_10),
    .io_perBankBlockIdx_11 (_getBankEn_io_perBankBlockIdx_11),
    .io_perBankBlockIdx_12 (_getBankEn_io_perBankBlockIdx_12),
    .io_perBankBlockIdx_13 (_getBankEn_io_perBankBlockIdx_13),
    .io_perBankBlockIdx_14 (_getBankEn_io_perBankBlockIdx_14),
    .io_perBankBlockIdx_15 (_getBankEn_io_perBankBlockIdx_15),
    .io_perBankBlockIdx_16 (_getBankEn_io_perBankBlockIdx_16),
    .io_perBankBlockIdx_17 (_getBankEn_io_perBankBlockIdx_17),
    .io_perBankBlockIdx_18 (_getBankEn_io_perBankBlockIdx_18),
    .io_perBankBlockIdx_19 (_getBankEn_io_perBankBlockIdx_19),
    .io_perBankBlockIdx_20 (_getBankEn_io_perBankBlockIdx_20),
    .io_perBankBlockIdx_21 (_getBankEn_io_perBankBlockIdx_21),
    .io_perBankBlockIdx_22 (_getBankEn_io_perBankBlockIdx_22),
    .io_perBankBlockIdx_23 (_getBankEn_io_perBankBlockIdx_23),
    .io_perBankBlockIdx_24 (_getBankEn_io_perBankBlockIdx_24),
    .io_perBankBlockIdx_25 (_getBankEn_io_perBankBlockIdx_25),
    .io_perBankBlockIdx_26 (_getBankEn_io_perBankBlockIdx_26),
    .io_perBankBlockIdx_27 (_getBankEn_io_perBankBlockIdx_27),
    .io_perBankBlockIdx_28 (_getBankEn_io_perBankBlockIdx_28),
    .io_perBankBlockIdx_29 (_getBankEn_io_perBankBlockIdx_29),
    .io_perBankBlockIdx_30 (_getBankEn_io_perBankBlockIdx_30),
    .io_perBankBlockIdx_31 (_getBankEn_io_perBankBlockIdx_31)
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_0),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG
         ? memRsp_st1_d_data_0[7:0]
         : _GEN_1[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG
         ? memRsp_st1_d_data_0[15:8]
         : _GEN_1[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG
         ? memRsp_st1_d_data_0[23:16]
         : _GEN_1[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG
         ? memRsp_st1_d_data_0[31:24]
         : _GEN_1[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_0])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_1 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_1_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_1),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1
         ? memRsp_st1_d_data_1[7:0]
         : _GEN_2[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1
         ? memRsp_st1_d_data_1[15:8]
         : _GEN_2[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1
         ? memRsp_st1_d_data_1[23:16]
         : _GEN_2[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1
         ? memRsp_st1_d_data_1[31:24]
         : _GEN_2[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_1
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_1])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_2 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_2_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_2),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2
         ? memRsp_st1_d_data_2[7:0]
         : _GEN_3[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2
         ? memRsp_st1_d_data_2[15:8]
         : _GEN_3[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2
         ? memRsp_st1_d_data_2[23:16]
         : _GEN_3[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2
         ? memRsp_st1_d_data_2[31:24]
         : _GEN_3[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_2
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_2])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_3 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_3_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_3),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3
         ? memRsp_st1_d_data_3[7:0]
         : _GEN_4[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3
         ? memRsp_st1_d_data_3[15:8]
         : _GEN_4[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3
         ? memRsp_st1_d_data_3[23:16]
         : _GEN_4[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3
         ? memRsp_st1_d_data_3[31:24]
         : _GEN_4[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_3
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_3])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_4 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_4_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_4),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4
         ? memRsp_st1_d_data_4[7:0]
         : _GEN_5[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4
         ? memRsp_st1_d_data_4[15:8]
         : _GEN_5[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4
         ? memRsp_st1_d_data_4[23:16]
         : _GEN_5[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4
         ? memRsp_st1_d_data_4[31:24]
         : _GEN_5[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_4
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_4])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_5 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_5_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_5),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5
         ? memRsp_st1_d_data_5[7:0]
         : _GEN_6[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5
         ? memRsp_st1_d_data_5[15:8]
         : _GEN_6[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5
         ? memRsp_st1_d_data_5[23:16]
         : _GEN_6[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5
         ? memRsp_st1_d_data_5[31:24]
         : _GEN_6[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_5
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_5])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_6 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_6_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_6),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6
         ? memRsp_st1_d_data_6[7:0]
         : _GEN_7[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6
         ? memRsp_st1_d_data_6[15:8]
         : _GEN_7[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6
         ? memRsp_st1_d_data_6[23:16]
         : _GEN_7[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6
         ? memRsp_st1_d_data_6[31:24]
         : _GEN_7[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_6
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_6])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_7 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_7_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_7),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7
         ? memRsp_st1_d_data_7[7:0]
         : _GEN_8[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7
         ? memRsp_st1_d_data_7[15:8]
         : _GEN_8[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7
         ? memRsp_st1_d_data_7[23:16]
         : _GEN_8[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7
         ? memRsp_st1_d_data_7[31:24]
         : _GEN_8[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_7
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_7])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_8 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_8_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_8_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_8_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_8_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_8),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8
         ? memRsp_st1_d_data_8[7:0]
         : _GEN_9[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8
         ? memRsp_st1_d_data_8[15:8]
         : _GEN_9[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8
         ? memRsp_st1_d_data_8[23:16]
         : _GEN_9[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8
         ? memRsp_st1_d_data_8[31:24]
         : _GEN_9[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_8
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_8])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_9 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_9_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_9_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_9_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_9_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_9),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9
         ? memRsp_st1_d_data_9[7:0]
         : _GEN_10[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9
         ? memRsp_st1_d_data_9[15:8]
         : _GEN_10[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9
         ? memRsp_st1_d_data_9[23:16]
         : _GEN_10[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9
         ? memRsp_st1_d_data_9[31:24]
         : _GEN_10[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_9
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_9])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_10 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_10_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_10_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_10_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_10_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_10),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10
         ? memRsp_st1_d_data_10[7:0]
         : _GEN_11[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10
         ? memRsp_st1_d_data_10[15:8]
         : _GEN_11[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10
         ? memRsp_st1_d_data_10[23:16]
         : _GEN_11[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10
         ? memRsp_st1_d_data_10[31:24]
         : _GEN_11[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_10
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_10])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_11 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_11_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_11_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_11_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_11_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_11),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11
         ? memRsp_st1_d_data_11[7:0]
         : _GEN_12[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11
         ? memRsp_st1_d_data_11[15:8]
         : _GEN_12[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11
         ? memRsp_st1_d_data_11[23:16]
         : _GEN_12[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11
         ? memRsp_st1_d_data_11[31:24]
         : _GEN_12[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_11
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_11])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_12 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_12_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_12_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_12_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_12_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_12),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12
         ? memRsp_st1_d_data_12[7:0]
         : _GEN_13[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12
         ? memRsp_st1_d_data_12[15:8]
         : _GEN_13[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12
         ? memRsp_st1_d_data_12[23:16]
         : _GEN_13[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12
         ? memRsp_st1_d_data_12[31:24]
         : _GEN_13[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_12
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_12])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_13 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_13_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_13_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_13_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_13_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_13),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13
         ? memRsp_st1_d_data_13[7:0]
         : _GEN_14[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13
         ? memRsp_st1_d_data_13[15:8]
         : _GEN_14[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13
         ? memRsp_st1_d_data_13[23:16]
         : _GEN_14[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13
         ? memRsp_st1_d_data_13[31:24]
         : _GEN_14[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_13
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_13])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_14 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_14_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_14_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_14_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_14_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_14),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14
         ? memRsp_st1_d_data_14[7:0]
         : _GEN_15[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14
         ? memRsp_st1_d_data_14[15:8]
         : _GEN_15[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14
         ? memRsp_st1_d_data_14[23:16]
         : _GEN_15[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14
         ? memRsp_st1_d_data_14[31:24]
         : _GEN_15[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_14
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_14])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_15 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_15_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_15_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_15_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_15_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_15),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15
         ? memRsp_st1_d_data_15[7:0]
         : _GEN_16[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15
         ? memRsp_st1_d_data_15[15:8]
         : _GEN_16[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15
         ? memRsp_st1_d_data_15[23:16]
         : _GEN_16[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15
         ? memRsp_st1_d_data_15[31:24]
         : _GEN_16[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_15
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_15])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_16 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_16_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_16_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_16_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_16_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_16),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16
         ? memRsp_st1_d_data_16[7:0]
         : _GEN_17[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16
         ? memRsp_st1_d_data_16[15:8]
         : _GEN_17[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16
         ? memRsp_st1_d_data_16[23:16]
         : _GEN_17[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16
         ? memRsp_st1_d_data_16[31:24]
         : _GEN_17[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_16
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_16])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_17 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_17_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_17_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_17_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_17_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_17),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17
         ? memRsp_st1_d_data_17[7:0]
         : _GEN_18[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17
         ? memRsp_st1_d_data_17[15:8]
         : _GEN_18[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17
         ? memRsp_st1_d_data_17[23:16]
         : _GEN_18[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17
         ? memRsp_st1_d_data_17[31:24]
         : _GEN_18[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_17
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_17])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_18 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_18_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_18_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_18_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_18_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_18),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18
         ? memRsp_st1_d_data_18[7:0]
         : _GEN_19[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18
         ? memRsp_st1_d_data_18[15:8]
         : _GEN_19[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18
         ? memRsp_st1_d_data_18[23:16]
         : _GEN_19[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18
         ? memRsp_st1_d_data_18[31:24]
         : _GEN_19[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_18
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_18])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_19 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_19_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_19_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_19_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_19_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_19),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19
         ? memRsp_st1_d_data_19[7:0]
         : _GEN_20[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19
         ? memRsp_st1_d_data_19[15:8]
         : _GEN_20[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19
         ? memRsp_st1_d_data_19[23:16]
         : _GEN_20[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19
         ? memRsp_st1_d_data_19[31:24]
         : _GEN_20[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_19
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_19])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_20 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_20_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_20_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_20_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_20_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_20),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20
         ? memRsp_st1_d_data_20[7:0]
         : _GEN_21[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20
         ? memRsp_st1_d_data_20[15:8]
         : _GEN_21[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20
         ? memRsp_st1_d_data_20[23:16]
         : _GEN_21[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20
         ? memRsp_st1_d_data_20[31:24]
         : _GEN_21[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_20
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_20])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_21 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_21_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_21_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_21_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_21_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_21),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21
         ? memRsp_st1_d_data_21[7:0]
         : _GEN_22[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21
         ? memRsp_st1_d_data_21[15:8]
         : _GEN_22[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21
         ? memRsp_st1_d_data_21[23:16]
         : _GEN_22[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21
         ? memRsp_st1_d_data_21[31:24]
         : _GEN_22[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_21
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_21])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_22 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_22_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_22_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_22_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_22_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_22),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22
         ? memRsp_st1_d_data_22[7:0]
         : _GEN_23[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22
         ? memRsp_st1_d_data_22[15:8]
         : _GEN_23[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22
         ? memRsp_st1_d_data_22[23:16]
         : _GEN_23[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22
         ? memRsp_st1_d_data_22[31:24]
         : _GEN_23[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_22
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_22])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_23 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_23_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_23_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_23_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_23_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_23),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23
         ? memRsp_st1_d_data_23[7:0]
         : _GEN_24[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23
         ? memRsp_st1_d_data_23[15:8]
         : _GEN_24[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23
         ? memRsp_st1_d_data_23[23:16]
         : _GEN_24[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23
         ? memRsp_st1_d_data_23[31:24]
         : _GEN_24[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_23
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_23])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_24 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_24_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_24_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_24_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_24_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_24),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24
         ? memRsp_st1_d_data_24[7:0]
         : _GEN_25[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24
         ? memRsp_st1_d_data_24[15:8]
         : _GEN_25[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24
         ? memRsp_st1_d_data_24[23:16]
         : _GEN_25[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24
         ? memRsp_st1_d_data_24[31:24]
         : _GEN_25[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_24
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_24])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_25 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_25_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_25_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_25_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_25_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_25),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25
         ? memRsp_st1_d_data_25[7:0]
         : _GEN_26[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25
         ? memRsp_st1_d_data_25[15:8]
         : _GEN_26[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25
         ? memRsp_st1_d_data_25[23:16]
         : _GEN_26[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25
         ? memRsp_st1_d_data_25[31:24]
         : _GEN_26[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_25
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_25])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_26 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_26_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_26_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_26_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_26_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_26),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26
         ? memRsp_st1_d_data_26[7:0]
         : _GEN_27[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26
         ? memRsp_st1_d_data_26[15:8]
         : _GEN_27[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26
         ? memRsp_st1_d_data_26[23:16]
         : _GEN_27[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26
         ? memRsp_st1_d_data_26[31:24]
         : _GEN_27[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_26
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_26])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_27 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_27_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_27_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_27_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_27_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_27),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27
         ? memRsp_st1_d_data_27[7:0]
         : _GEN_28[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27
         ? memRsp_st1_d_data_27[15:8]
         : _GEN_28[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27
         ? memRsp_st1_d_data_27[23:16]
         : _GEN_28[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27
         ? memRsp_st1_d_data_27[31:24]
         : _GEN_28[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_27
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_27])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_28 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_28_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_28_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_28_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_28_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_28),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28
         ? memRsp_st1_d_data_28[7:0]
         : _GEN_29[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28
         ? memRsp_st1_d_data_28[15:8]
         : _GEN_29[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28
         ? memRsp_st1_d_data_28[23:16]
         : _GEN_29[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28
         ? memRsp_st1_d_data_28[31:24]
         : _GEN_29[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_28
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_28])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_29 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_29_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_29_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_29_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_29_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_29),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29
         ? memRsp_st1_d_data_29[7:0]
         : _GEN_30[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29
         ? memRsp_st1_d_data_29[15:8]
         : _GEN_30[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29
         ? memRsp_st1_d_data_29[23:16]
         : _GEN_30[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29
         ? memRsp_st1_d_data_29[31:24]
         : _GEN_30[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_29
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_29])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_30 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_30_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_30_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_30_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_30_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_30),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30
         ? memRsp_st1_d_data_30[7:0]
         : _GEN_31[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30
         ? memRsp_st1_d_data_30[15:8]
         : _GEN_31[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30
         ? memRsp_st1_d_data_30[23:16]
         : _GEN_31[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30
         ? memRsp_st1_d_data_30[31:24]
         : _GEN_31[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_30
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_30])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  SRAMTemplate_5 DataAccessesRRsp_DataAccess_31 (	// ventus/src/L1Cache/DCache/DCache.scala:637:28
    .clock                 (clock),
    .reset                 (reset),
    .io_r_req_valid
      (_DataAccessesRRsp_DataAccess_io_r_req_valid_T_62 | dataAccessInvOrFluRValid),	// ventus/src/L1Cache/DCache/DCache.scala:307:89, :649:{46,70}
    .io_r_req_bits_setIdx
      (dataReplaceReadValid
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : dataAccessInvOrFluRValid
             ? {_TagAccess_io_dirtySetIdx_st0, _TagAccess_io_dirtyWayMask_st0[1]}
             : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :307:89, :309:53, :415:52, :552:23, :577:46, :579:34, :582:56, :650:31, :651:32, :652:41, :653:32, :655:32
    .io_r_resp_data_0      (_DataAccessesRRsp_DataAccess_31_io_r_resp_data_0),
    .io_r_resp_data_1      (_DataAccessesRRsp_DataAccess_31_io_r_resp_data_1),
    .io_r_resp_data_2      (_DataAccessesRRsp_DataAccess_31_io_r_resp_data_2),
    .io_r_resp_data_3      (_DataAccessesRRsp_DataAccess_31_io_r_resp_data_3),
    .io_w_req_valid        (dataFillVaild | writeHit_st1 & _getBankEn_io_perBankValid_31),	// ventus/src/L1Cache/DCache/DCache.scala:243:78, :400:25, :585:34, :645:37, :647:20
    .io_w_req_bits_setIdx
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31
         ? {memRsp_st1_d_source[7:0], _TagAccess_io_waymaskReplacement_st1[1]}
         : {_coreReq_Q_io_deq_bits_setIdx, _TagAccess_io_waymaskHit_st1[1]}),	// src/main/scala/chisel3/util/CircuitMath.scala:28:8, ventus/src/L1Cache/DCache/DCache.scala:184:25, :188:25, :407:53, :552:23, :577:46, :588:52, :648:{36,44}
    .io_w_req_bits_data_0
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31
         ? memRsp_st1_d_data_31[7:0]
         : _GEN_32[7:0]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_1
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31
         ? memRsp_st1_d_data_31[15:8]
         : _GEN_32[15:8]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_2
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31
         ? memRsp_st1_d_data_31[23:16]
         : _GEN_32[23:16]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_data_3
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31
         ? memRsp_st1_d_data_31[31:24]
         : _GEN_32[31:24]),	// ventus/src/L1Cache/DCache/DCache.scala:410:114, :552:23, :591:71, :648:{36,44}
    .io_w_req_bits_waymask
      (DataAccessesRRsp_DataAccess_io_w_req_bits_REG_31
         ? 4'hF
         : _GEN[_getBankEn_io_perBankBlockIdx_31])	// ventus/src/L1Cache/DCache/DCache.scala:367:51, :400:25, :409:47, :648:{36,44}
  );
  Queue8_Vec32_Bool coreReqMask_Q (	// ventus/src/L1Cache/DCache/DCache.scala:902:29
    .clock          (clock),
    .reset          (reset),
    .io_enq_valid   (_MemReqArb_io_out_valid),	// ventus/src/L1Cache/DCache/DCache.scala:199:25
    .io_enq_bits_0  (_coreReq_Q_io_deq_bits_perLaneAddr_0_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_1  (_coreReq_Q_io_deq_bits_perLaneAddr_1_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_2  (_coreReq_Q_io_deq_bits_perLaneAddr_2_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_3  (_coreReq_Q_io_deq_bits_perLaneAddr_3_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_4  (_coreReq_Q_io_deq_bits_perLaneAddr_4_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_5  (_coreReq_Q_io_deq_bits_perLaneAddr_5_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_6  (_coreReq_Q_io_deq_bits_perLaneAddr_6_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_7  (_coreReq_Q_io_deq_bits_perLaneAddr_7_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_8  (_coreReq_Q_io_deq_bits_perLaneAddr_8_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_9  (_coreReq_Q_io_deq_bits_perLaneAddr_9_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_10 (_coreReq_Q_io_deq_bits_perLaneAddr_10_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_11 (_coreReq_Q_io_deq_bits_perLaneAddr_11_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_12 (_coreReq_Q_io_deq_bits_perLaneAddr_12_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_13 (_coreReq_Q_io_deq_bits_perLaneAddr_13_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_14 (_coreReq_Q_io_deq_bits_perLaneAddr_14_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_15 (_coreReq_Q_io_deq_bits_perLaneAddr_15_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_16 (_coreReq_Q_io_deq_bits_perLaneAddr_16_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_17 (_coreReq_Q_io_deq_bits_perLaneAddr_17_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_18 (_coreReq_Q_io_deq_bits_perLaneAddr_18_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_19 (_coreReq_Q_io_deq_bits_perLaneAddr_19_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_20 (_coreReq_Q_io_deq_bits_perLaneAddr_20_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_21 (_coreReq_Q_io_deq_bits_perLaneAddr_21_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_22 (_coreReq_Q_io_deq_bits_perLaneAddr_22_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_23 (_coreReq_Q_io_deq_bits_perLaneAddr_23_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_24 (_coreReq_Q_io_deq_bits_perLaneAddr_24_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_25 (_coreReq_Q_io_deq_bits_perLaneAddr_25_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_26 (_coreReq_Q_io_deq_bits_perLaneAddr_26_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_27 (_coreReq_Q_io_deq_bits_perLaneAddr_27_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_28 (_coreReq_Q_io_deq_bits_perLaneAddr_28_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_29 (_coreReq_Q_io_deq_bits_perLaneAddr_29_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_30 (_coreReq_Q_io_deq_bits_perLaneAddr_30_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_enq_bits_31 (_coreReq_Q_io_deq_bits_perLaneAddr_31_activeMask),	// ventus/src/L1Cache/DCache/DCache.scala:188:25
    .io_deq_ready   (_memReq_Q_io_deq_ready_T_2 & _coreRsp_Q_io_enq_ready),	// ventus/src/L1Cache/DCache/DCache.scala:191:25, :866:64, :905:55
    .io_deq_bits_0  (_coreReqMask_Q_io_deq_bits_0),
    .io_deq_bits_1  (_coreReqMask_Q_io_deq_bits_1),
    .io_deq_bits_2  (_coreReqMask_Q_io_deq_bits_2),
    .io_deq_bits_3  (_coreReqMask_Q_io_deq_bits_3),
    .io_deq_bits_4  (_coreReqMask_Q_io_deq_bits_4),
    .io_deq_bits_5  (_coreReqMask_Q_io_deq_bits_5),
    .io_deq_bits_6  (_coreReqMask_Q_io_deq_bits_6),
    .io_deq_bits_7  (_coreReqMask_Q_io_deq_bits_7),
    .io_deq_bits_8  (_coreReqMask_Q_io_deq_bits_8),
    .io_deq_bits_9  (_coreReqMask_Q_io_deq_bits_9),
    .io_deq_bits_10 (_coreReqMask_Q_io_deq_bits_10),
    .io_deq_bits_11 (_coreReqMask_Q_io_deq_bits_11),
    .io_deq_bits_12 (_coreReqMask_Q_io_deq_bits_12),
    .io_deq_bits_13 (_coreReqMask_Q_io_deq_bits_13),
    .io_deq_bits_14 (_coreReqMask_Q_io_deq_bits_14),
    .io_deq_bits_15 (_coreReqMask_Q_io_deq_bits_15),
    .io_deq_bits_16 (_coreReqMask_Q_io_deq_bits_16),
    .io_deq_bits_17 (_coreReqMask_Q_io_deq_bits_17),
    .io_deq_bits_18 (_coreReqMask_Q_io_deq_bits_18),
    .io_deq_bits_19 (_coreReqMask_Q_io_deq_bits_19),
    .io_deq_bits_20 (_coreReqMask_Q_io_deq_bits_20),
    .io_deq_bits_21 (_coreReqMask_Q_io_deq_bits_21),
    .io_deq_bits_22 (_coreReqMask_Q_io_deq_bits_22),
    .io_deq_bits_23 (_coreReqMask_Q_io_deq_bits_23),
    .io_deq_bits_24 (_coreReqMask_Q_io_deq_bits_24),
    .io_deq_bits_25 (_coreReqMask_Q_io_deq_bits_25),
    .io_deq_bits_26 (_coreReqMask_Q_io_deq_bits_26),
    .io_deq_bits_27 (_coreReqMask_Q_io_deq_bits_27),
    .io_deq_bits_28 (_coreReqMask_Q_io_deq_bits_28),
    .io_deq_bits_29 (_coreReqMask_Q_io_deq_bits_29),
    .io_deq_bits_30 (_coreReqMask_Q_io_deq_bits_30),
    .io_deq_bits_31 (_coreReqMask_Q_io_deq_bits_31)
  );
  assign io_coreReq_ready = io_coreReq_ready_0;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :219:180
  assign io_memReq_valid = memReq_valid;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :916:29
  assign io_memReq_bits_a_opcode = memReq_st3_a_opcode;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_param = memReq_st3_a_param;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_addr = memReq_st3_addr;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :797:79
  assign io_memReq_bits_a_data_0 = memReq_st3_a_data_0;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_1 = memReq_st3_a_data_1;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_2 = memReq_st3_a_data_2;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_3 = memReq_st3_a_data_3;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_4 = memReq_st3_a_data_4;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_5 = memReq_st3_a_data_5;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_6 = memReq_st3_a_data_6;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_7 = memReq_st3_a_data_7;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_8 = memReq_st3_a_data_8;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_9 = memReq_st3_a_data_9;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_10 = memReq_st3_a_data_10;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_11 = memReq_st3_a_data_11;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_12 = memReq_st3_a_data_12;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_13 = memReq_st3_a_data_13;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_14 = memReq_st3_a_data_14;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_15 = memReq_st3_a_data_15;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_16 = memReq_st3_a_data_16;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_17 = memReq_st3_a_data_17;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_18 = memReq_st3_a_data_18;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_19 = memReq_st3_a_data_19;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_20 = memReq_st3_a_data_20;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_21 = memReq_st3_a_data_21;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_22 = memReq_st3_a_data_22;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_23 = memReq_st3_a_data_23;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_24 = memReq_st3_a_data_24;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_25 = memReq_st3_a_data_25;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_26 = memReq_st3_a_data_26;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_27 = memReq_st3_a_data_27;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_28 = memReq_st3_a_data_28;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_29 = memReq_st3_a_data_29;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_30 = memReq_st3_a_data_30;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_data_31 = memReq_st3_a_data_31;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_0 = memReq_st3_a_mask_0;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_1 = memReq_st3_a_mask_1;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_2 = memReq_st3_a_mask_2;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_3 = memReq_st3_a_mask_3;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_4 = memReq_st3_a_mask_4;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_5 = memReq_st3_a_mask_5;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_6 = memReq_st3_a_mask_6;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_7 = memReq_st3_a_mask_7;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_8 = memReq_st3_a_mask_8;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_9 = memReq_st3_a_mask_9;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_10 = memReq_st3_a_mask_10;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_11 = memReq_st3_a_mask_11;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_12 = memReq_st3_a_mask_12;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_13 = memReq_st3_a_mask_13;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_14 = memReq_st3_a_mask_14;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_15 = memReq_st3_a_mask_15;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_16 = memReq_st3_a_mask_16;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_17 = memReq_st3_a_mask_17;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_18 = memReq_st3_a_mask_18;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_19 = memReq_st3_a_mask_19;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_20 = memReq_st3_a_mask_20;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_21 = memReq_st3_a_mask_21;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_22 = memReq_st3_a_mask_22;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_23 = memReq_st3_a_mask_23;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_24 = memReq_st3_a_mask_24;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_25 = memReq_st3_a_mask_25;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_26 = memReq_st3_a_mask_26;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_27 = memReq_st3_a_mask_27;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_28 = memReq_st3_a_mask_28;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_29 = memReq_st3_a_mask_29;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_30 = memReq_st3_a_mask_30;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_mask_31 = memReq_st3_a_mask_31;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_spike_info_pc = memReq_st3_spike_info_pc;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_spike_info_vaddr = memReq_st3_spike_info_vaddr;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
  assign io_memReq_bits_a_source = memReq_st3_a_source;	// ventus/src/L1Cache/DCache/DCache.scala:167:7, :793:23
endmodule

