// Seed: 453056456
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_2();
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input wor id_2
    , id_6,
    input wand id_3,
    input supply1 id_4
);
  assign id_1 = id_0;
  assign id_1 = id_6;
  wire id_7;
  module_0(
      id_7, id_7, id_7
  );
endmodule
module module_2 ();
  always @(posedge 1) begin
    id_1 <= 1;
  end
  task id_2;
    input id_3;
    #1;
  endtask
endmodule
