

================================================================
== Vivado HLS Report for 'gmul'
================================================================
* Date:           Tue Jul 15 22:53:41 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.362 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        8|        8|         1|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      64|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      69|    -|
|Register         |        -|      -|      46|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      46|     133|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_105_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln55_fu_99_p2       |   icmp   |      0|  0|  11|           4|           5|
    |select_ln56_1_fu_129_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln56_fu_121_p3    |  select  |      0|  0|   8|           1|           8|
    |select_ln59_fu_157_p3    |  select  |      0|  0|   8|           1|           8|
    |p_V_fu_111_p2            |    xor   |      0|  0|   8|           8|           8|
    |xor_ln719_fu_151_p2      |    xor   |      0|  0|   8|           8|           5|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  64|          27|          43|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_V_buf_0_reg_55          |   9|          2|    8|         16|
    |agg_result_V_0_reg_44     |   9|          2|    8|         16|
    |agg_result_V_load_reg_73  |   9|          2|    8|         16|
    |ap_NS_fsm                 |  15|          3|    1|          3|
    |ap_return                 |   9|          2|    8|         16|
    |b_V_buf_0_reg_64          |   9|          2|    8|         16|
    |i_0_reg_84                |   9|          2|    4|          8|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  69|         15|   45|         91|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |a_V_buf_0_reg_55          |  8|   0|    8|          0|
    |agg_result_V_0_reg_44     |  8|   0|    8|          0|
    |agg_result_V_load_reg_73  |  8|   0|    8|          0|
    |ap_CS_fsm                 |  2|   0|    2|          0|
    |ap_return_preg            |  8|   0|    8|          0|
    |b_V_buf_0_reg_64          |  8|   0|    8|          0|
    |i_0_reg_84                |  4|   0|    4|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     | 46|   0|   46|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     gmul     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     gmul     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     gmul     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     gmul     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     gmul     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     gmul     | return value |
|ap_return  | out |    8| ap_ctrl_hs |     gmul     | return value |
|a_V        |  in |    3|   ap_none  |      a_V     |    scalar    |
|b_V        |  in |    8|   ap_none  |      b_V     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%b_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %b_V)"   --->   Operation 3 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %a_V)"   --->   Operation 4 'read' 'a_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_V_cast = zext i3 %a_V_read to i8"   --->   Operation 5 'zext' 'a_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.18ns)   --->   "br label %1" [AES_hls_cpp/aes_cipher.cpp:55]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 1.36>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%agg_result_V_0 = phi i8 [ 0, %0 ], [ %select_ln56, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit ]" [AES_hls_cpp/aes_cipher.cpp:56]   --->   Operation 7 'phi' 'agg_result_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%a_V_buf_0 = phi i8 [ %a_V_cast, %0 ], [ %select_ln59, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit ]" [AES_hls_cpp/aes_cipher.cpp:59]   --->   Operation 8 'phi' 'a_V_buf_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%b_V_buf_0 = phi i8 [ %b_V_read, %0 ], [ %zext_ln858, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit ]" [AES_hls_cpp/aes_cipher.cpp:60]   --->   Operation 9 'phi' 'b_V_buf_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%agg_result_V_load = phi i8 [ 0, %0 ], [ %select_ln56_1, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit ]" [AES_hls_cpp/aes_cipher.cpp:56]   --->   Operation 10 'phi' 'agg_result_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit ]"   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.12ns)   --->   "%icmp_ln55 = icmp eq i4 %i_0, -8" [AES_hls_cpp/aes_cipher.cpp:55]   --->   Operation 12 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%i = add i4 %i_0, 1" [AES_hls_cpp/aes_cipher.cpp:55]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %2, label %_ZlSILi8ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit" [AES_hls_cpp/aes_cipher.cpp:55]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.66ns)   --->   "%p_V = xor i8 %agg_result_V_load, %a_V_buf_0" [AES_hls_cpp/aes_cipher.cpp:56]   --->   Operation 16 'xor' 'p_V' <Predicate = (!icmp_ln55)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i8 %b_V_buf_0 to i1" [AES_hls_cpp/aes_cipher.cpp:55]   --->   Operation 17 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.47ns)   --->   "%select_ln56 = select i1 %trunc_ln55, i8 %p_V, i8 %agg_result_V_0" [AES_hls_cpp/aes_cipher.cpp:56]   --->   Operation 18 'select' 'select_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.47ns)   --->   "%select_ln56_1 = select i1 %trunc_ln55, i8 %p_V, i8 %agg_result_V_load" [AES_hls_cpp/aes_cipher.cpp:56]   --->   Operation 19 'select' 'select_ln56_1' <Predicate = (!icmp_ln55)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%hi_bit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %a_V_buf_0, i32 7)" [AES_hls_cpp/aes_cipher.cpp:57]   --->   Operation 20 'bitselect' 'hi_bit' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln841 = shl i8 %a_V_buf_0, 1" [AES_hls_cpp/aes_cipher.cpp:58]   --->   Operation 21 'shl' 'shl_ln841' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln59)   --->   "%xor_ln719 = xor i8 %shl_ln841, 27" [AES_hls_cpp/aes_cipher.cpp:59]   --->   Operation 22 'xor' 'xor_ln719' <Predicate = (!icmp_ln55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.66ns) (out node of the LUT)   --->   "%select_ln59 = select i1 %hi_bit, i8 %xor_ln719, i8 %shl_ln841" [AES_hls_cpp/aes_cipher.cpp:59]   --->   Operation 23 'select' 'select_ln59' <Predicate = (!icmp_ln55)> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %b_V_buf_0, i32 1, i32 7)" [AES_hls_cpp/aes_cipher.cpp:60]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln858 = zext i7 %lshr_ln to i8" [AES_hls_cpp/aes_cipher.cpp:60]   --->   Operation 25 'zext' 'zext_ln858' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [AES_hls_cpp/aes_cipher.cpp:55]   --->   Operation 26 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret i8 %agg_result_V_0" [AES_hls_cpp/aes_cipher.cpp:62]   --->   Operation 27 'ret' <Predicate = (icmp_ln55)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_V_read          (read             ) [ 011]
a_V_read          (read             ) [ 000]
a_V_cast          (zext             ) [ 011]
br_ln55           (br               ) [ 011]
agg_result_V_0    (phi              ) [ 001]
a_V_buf_0         (phi              ) [ 001]
b_V_buf_0         (phi              ) [ 001]
agg_result_V_load (phi              ) [ 001]
i_0               (phi              ) [ 001]
icmp_ln55         (icmp             ) [ 001]
empty             (speclooptripcount) [ 000]
i                 (add              ) [ 011]
br_ln55           (br               ) [ 000]
p_V               (xor              ) [ 000]
trunc_ln55        (trunc            ) [ 000]
select_ln56       (select           ) [ 011]
select_ln56_1     (select           ) [ 011]
hi_bit            (bitselect        ) [ 000]
shl_ln841         (shl              ) [ 000]
xor_ln719         (xor              ) [ 000]
select_ln59       (select           ) [ 011]
lshr_ln           (partselect       ) [ 000]
zext_ln858        (zext             ) [ 011]
br_ln55           (br               ) [ 011]
ret_ln62          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="b_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="8" slack="0"/>
<pin id="34" dir="0" index="1" bw="8" slack="0"/>
<pin id="35" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="a_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1005" name="agg_result_V_0_reg_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="1"/>
<pin id="46" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_0 (phireg) "/>
</bind>
</comp>

<comp id="48" class="1004" name="agg_result_V_0_phi_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="1"/>
<pin id="50" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="8" slack="0"/>
<pin id="52" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_0/2 "/>
</bind>
</comp>

<comp id="55" class="1005" name="a_V_buf_0_reg_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="57" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="a_V_buf_0 (phireg) "/>
</bind>
</comp>

<comp id="58" class="1004" name="a_V_buf_0_phi_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="3" slack="1"/>
<pin id="60" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_V_buf_0/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="b_V_buf_0_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="66" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="b_V_buf_0 (phireg) "/>
</bind>
</comp>

<comp id="67" class="1004" name="b_V_buf_0_phi_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="8" slack="1"/>
<pin id="69" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_V_buf_0/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="agg_result_V_load_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="1"/>
<pin id="75" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_load (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="agg_result_V_load_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="8" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_V_load/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="i_0_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="1"/>
<pin id="86" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_0_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="a_V_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="3" slack="0"/>
<pin id="97" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_V_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln55_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="4" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="4" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_V_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_V/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln55_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="select_ln56_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="8" slack="0"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="select_ln56_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="hi_bit_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="hi_bit/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="shl_ln841_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln841/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="xor_ln719_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="0"/>
<pin id="154" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln719/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln59_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln59/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="lshr_ln_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="0" index="3" bw="4" slack="0"/>
<pin id="170" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln858_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln858/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="b_V_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="1"/>
<pin id="181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_V_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="a_V_cast_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_V_cast "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="197" class="1005" name="select_ln56_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln56 "/>
</bind>
</comp>

<comp id="202" class="1005" name="select_ln56_1_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln56_1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="select_ln59_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln59 "/>
</bind>
</comp>

<comp id="212" class="1005" name="zext_ln858_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln858 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="54"><net_src comp="44" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="38" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="88" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="88" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="77" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="58" pin="4"/><net_sink comp="111" pin=1"/></net>

<net id="120"><net_src comp="67" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="111" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="48" pin="4"/><net_sink comp="121" pin=2"/></net>

<net id="134"><net_src comp="117" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="111" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="77" pin="4"/><net_sink comp="129" pin=2"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="58" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="149"><net_src comp="58" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="137" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="151" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="145" pin="2"/><net_sink comp="157" pin=2"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="67" pin="4"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="32" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="187"><net_src comp="95" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="195"><net_src comp="105" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="200"><net_src comp="121" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="205"><net_src comp="129" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="210"><net_src comp="157" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="215"><net_src comp="175" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="67" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gmul : a_V | {1 }
	Port: gmul : b_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln55 : 1
		i : 1
		br_ln55 : 2
		p_V : 1
		trunc_ln55 : 1
		select_ln56 : 1
		select_ln56_1 : 1
		hi_bit : 1
		shl_ln841 : 1
		xor_ln719 : 1
		select_ln59 : 1
		lshr_ln : 1
		zext_ln858 : 2
		ret_ln62 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |  select_ln56_fu_121  |    0    |    8    |
|  select  | select_ln56_1_fu_129 |    0    |    8    |
|          |  select_ln59_fu_157  |    0    |    8    |
|----------|----------------------|---------|---------|
|    xor   |      p_V_fu_111      |    0    |    8    |
|          |   xor_ln719_fu_151   |    0    |    8    |
|----------|----------------------|---------|---------|
|    add   |       i_fu_105       |    0    |    13   |
|----------|----------------------|---------|---------|
|   icmp   |    icmp_ln55_fu_99   |    0    |    9    |
|----------|----------------------|---------|---------|
|   read   |  b_V_read_read_fu_32 |    0    |    0    |
|          |  a_V_read_read_fu_38 |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |    a_V_cast_fu_95    |    0    |    0    |
|          |   zext_ln858_fu_175  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln55_fu_117  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     hi_bit_fu_137    |    0    |    0    |
|----------|----------------------|---------|---------|
|    shl   |   shl_ln841_fu_145   |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|    lshr_ln_fu_165    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    62   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    a_V_buf_0_reg_55    |    8   |
|    a_V_cast_reg_184    |    8   |
|  agg_result_V_0_reg_44 |    8   |
|agg_result_V_load_reg_73|    8   |
|    b_V_buf_0_reg_64    |    8   |
|    b_V_read_reg_179    |    8   |
|       i_0_reg_84       |    4   |
|        i_reg_192       |    4   |
|  select_ln56_1_reg_202 |    8   |
|   select_ln56_reg_197  |    8   |
|   select_ln59_reg_207  |    8   |
|   zext_ln858_reg_212   |    8   |
+------------------------+--------+
|          Total         |   88   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   62   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   88   |    -   |
+-----------+--------+--------+
|   Total   |   88   |   62   |
+-----------+--------+--------+
