INFO: [VRFC 10-2263] Analyzing Verilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/debug_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_port
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/eth_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/mhp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mhp
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/task_manager.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task_manager
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/uart_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/cdc_pipeline.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cdc_pipeline
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/mac_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/mac_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/mac_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/reset_release.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_release
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/uart_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/uart_rx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/uart_tx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/uart_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/src/tb/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/home/nathan/workspaces/fpgah2022/sources/fpgah2022/fpgah2022.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
