
MKS11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dac  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08006f5c  08006f5c  00007f5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080072f8  080072f8  00009220  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080072f8  080072f8  000082f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007300  08007300  00009220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007300  08007300  00008300  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007304  08007304  00008304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000220  20000000  08007308  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009220  2**0
                  CONTENTS
 10 .bss          00000278  20000220  20000220  00009220  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000498  20000498  00009220  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009220  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010756  00000000  00000000  00009250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000025ac  00000000  00000000  000199a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001050  00000000  00000000  0001bf58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000cb3  00000000  00000000  0001cfa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024ef8  00000000  00000000  0001dc5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012591  00000000  00000000  00042b53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df434  00000000  00000000  000550e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00134518  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004fc4  00000000  00000000  0013455c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000049  00000000  00000000  00139520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000220 	.word	0x20000220
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006f44 	.word	0x08006f44

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000224 	.word	0x20000224
 80001ec:	08006f44 	.word	0x08006f44

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_ldivmod>:
 80002a0:	b97b      	cbnz	r3, 80002c2 <__aeabi_ldivmod+0x22>
 80002a2:	b972      	cbnz	r2, 80002c2 <__aeabi_ldivmod+0x22>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bfbe      	ittt	lt
 80002a8:	2000      	movlt	r0, #0
 80002aa:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 80002ae:	e006      	blt.n	80002be <__aeabi_ldivmod+0x1e>
 80002b0:	bf08      	it	eq
 80002b2:	2800      	cmpeq	r0, #0
 80002b4:	bf1c      	itt	ne
 80002b6:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 80002ba:	f04f 30ff 	movne.w	r0, #4294967295
 80002be:	f000 b9d3 	b.w	8000668 <__aeabi_idiv0>
 80002c2:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c6:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002ca:	2900      	cmp	r1, #0
 80002cc:	db09      	blt.n	80002e2 <__aeabi_ldivmod+0x42>
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	db1a      	blt.n	8000308 <__aeabi_ldivmod+0x68>
 80002d2:	f000 f84d 	bl	8000370 <__udivmoddi4>
 80002d6:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002de:	b004      	add	sp, #16
 80002e0:	4770      	bx	lr
 80002e2:	4240      	negs	r0, r0
 80002e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	db1b      	blt.n	8000324 <__aeabi_ldivmod+0x84>
 80002ec:	f000 f840 	bl	8000370 <__udivmoddi4>
 80002f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002f8:	b004      	add	sp, #16
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	4252      	negs	r2, r2
 8000302:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000306:	4770      	bx	lr
 8000308:	4252      	negs	r2, r2
 800030a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800030e:	f000 f82f 	bl	8000370 <__udivmoddi4>
 8000312:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000316:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031a:	b004      	add	sp, #16
 800031c:	4240      	negs	r0, r0
 800031e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000322:	4770      	bx	lr
 8000324:	4252      	negs	r2, r2
 8000326:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800032a:	f000 f821 	bl	8000370 <__udivmoddi4>
 800032e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000336:	b004      	add	sp, #16
 8000338:	4252      	negs	r2, r2
 800033a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800033e:	4770      	bx	lr

08000340 <__aeabi_uldivmod>:
 8000340:	b953      	cbnz	r3, 8000358 <__aeabi_uldivmod+0x18>
 8000342:	b94a      	cbnz	r2, 8000358 <__aeabi_uldivmod+0x18>
 8000344:	2900      	cmp	r1, #0
 8000346:	bf08      	it	eq
 8000348:	2800      	cmpeq	r0, #0
 800034a:	bf1c      	itt	ne
 800034c:	f04f 31ff 	movne.w	r1, #4294967295
 8000350:	f04f 30ff 	movne.w	r0, #4294967295
 8000354:	f000 b988 	b.w	8000668 <__aeabi_idiv0>
 8000358:	f1ad 0c08 	sub.w	ip, sp, #8
 800035c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000360:	f000 f806 	bl	8000370 <__udivmoddi4>
 8000364:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000368:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800036c:	b004      	add	sp, #16
 800036e:	4770      	bx	lr

08000370 <__udivmoddi4>:
 8000370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000374:	9d08      	ldr	r5, [sp, #32]
 8000376:	468e      	mov	lr, r1
 8000378:	4604      	mov	r4, r0
 800037a:	4688      	mov	r8, r1
 800037c:	2b00      	cmp	r3, #0
 800037e:	d14a      	bne.n	8000416 <__udivmoddi4+0xa6>
 8000380:	428a      	cmp	r2, r1
 8000382:	4617      	mov	r7, r2
 8000384:	d962      	bls.n	800044c <__udivmoddi4+0xdc>
 8000386:	fab2 f682 	clz	r6, r2
 800038a:	b14e      	cbz	r6, 80003a0 <__udivmoddi4+0x30>
 800038c:	f1c6 0320 	rsb	r3, r6, #32
 8000390:	fa01 f806 	lsl.w	r8, r1, r6
 8000394:	fa20 f303 	lsr.w	r3, r0, r3
 8000398:	40b7      	lsls	r7, r6
 800039a:	ea43 0808 	orr.w	r8, r3, r8
 800039e:	40b4      	lsls	r4, r6
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	fa1f fc87 	uxth.w	ip, r7
 80003a8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003ac:	0c23      	lsrs	r3, r4, #16
 80003ae:	fb0e 8811 	mls	r8, lr, r1, r8
 80003b2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003b6:	fb01 f20c 	mul.w	r2, r1, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0x62>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f101 30ff 	add.w	r0, r1, #4294967295
 80003c4:	f080 80ea 	bcs.w	800059c <__udivmoddi4+0x22c>
 80003c8:	429a      	cmp	r2, r3
 80003ca:	f240 80e7 	bls.w	800059c <__udivmoddi4+0x22c>
 80003ce:	3902      	subs	r1, #2
 80003d0:	443b      	add	r3, r7
 80003d2:	1a9a      	subs	r2, r3, r2
 80003d4:	b2a3      	uxth	r3, r4
 80003d6:	fbb2 f0fe 	udiv	r0, r2, lr
 80003da:	fb0e 2210 	mls	r2, lr, r0, r2
 80003de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e2:	fb00 fc0c 	mul.w	ip, r0, ip
 80003e6:	459c      	cmp	ip, r3
 80003e8:	d909      	bls.n	80003fe <__udivmoddi4+0x8e>
 80003ea:	18fb      	adds	r3, r7, r3
 80003ec:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f0:	f080 80d6 	bcs.w	80005a0 <__udivmoddi4+0x230>
 80003f4:	459c      	cmp	ip, r3
 80003f6:	f240 80d3 	bls.w	80005a0 <__udivmoddi4+0x230>
 80003fa:	443b      	add	r3, r7
 80003fc:	3802      	subs	r0, #2
 80003fe:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000402:	eba3 030c 	sub.w	r3, r3, ip
 8000406:	2100      	movs	r1, #0
 8000408:	b11d      	cbz	r5, 8000412 <__udivmoddi4+0xa2>
 800040a:	40f3      	lsrs	r3, r6
 800040c:	2200      	movs	r2, #0
 800040e:	e9c5 3200 	strd	r3, r2, [r5]
 8000412:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000416:	428b      	cmp	r3, r1
 8000418:	d905      	bls.n	8000426 <__udivmoddi4+0xb6>
 800041a:	b10d      	cbz	r5, 8000420 <__udivmoddi4+0xb0>
 800041c:	e9c5 0100 	strd	r0, r1, [r5]
 8000420:	2100      	movs	r1, #0
 8000422:	4608      	mov	r0, r1
 8000424:	e7f5      	b.n	8000412 <__udivmoddi4+0xa2>
 8000426:	fab3 f183 	clz	r1, r3
 800042a:	2900      	cmp	r1, #0
 800042c:	d146      	bne.n	80004bc <__udivmoddi4+0x14c>
 800042e:	4573      	cmp	r3, lr
 8000430:	d302      	bcc.n	8000438 <__udivmoddi4+0xc8>
 8000432:	4282      	cmp	r2, r0
 8000434:	f200 8105 	bhi.w	8000642 <__udivmoddi4+0x2d2>
 8000438:	1a84      	subs	r4, r0, r2
 800043a:	eb6e 0203 	sbc.w	r2, lr, r3
 800043e:	2001      	movs	r0, #1
 8000440:	4690      	mov	r8, r2
 8000442:	2d00      	cmp	r5, #0
 8000444:	d0e5      	beq.n	8000412 <__udivmoddi4+0xa2>
 8000446:	e9c5 4800 	strd	r4, r8, [r5]
 800044a:	e7e2      	b.n	8000412 <__udivmoddi4+0xa2>
 800044c:	2a00      	cmp	r2, #0
 800044e:	f000 8090 	beq.w	8000572 <__udivmoddi4+0x202>
 8000452:	fab2 f682 	clz	r6, r2
 8000456:	2e00      	cmp	r6, #0
 8000458:	f040 80a4 	bne.w	80005a4 <__udivmoddi4+0x234>
 800045c:	1a8a      	subs	r2, r1, r2
 800045e:	0c03      	lsrs	r3, r0, #16
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	b280      	uxth	r0, r0
 8000466:	b2bc      	uxth	r4, r7
 8000468:	2101      	movs	r1, #1
 800046a:	fbb2 fcfe 	udiv	ip, r2, lr
 800046e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000472:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000476:	fb04 f20c 	mul.w	r2, r4, ip
 800047a:	429a      	cmp	r2, r3
 800047c:	d907      	bls.n	800048e <__udivmoddi4+0x11e>
 800047e:	18fb      	adds	r3, r7, r3
 8000480:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000484:	d202      	bcs.n	800048c <__udivmoddi4+0x11c>
 8000486:	429a      	cmp	r2, r3
 8000488:	f200 80e0 	bhi.w	800064c <__udivmoddi4+0x2dc>
 800048c:	46c4      	mov	ip, r8
 800048e:	1a9b      	subs	r3, r3, r2
 8000490:	fbb3 f2fe 	udiv	r2, r3, lr
 8000494:	fb0e 3312 	mls	r3, lr, r2, r3
 8000498:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800049c:	fb02 f404 	mul.w	r4, r2, r4
 80004a0:	429c      	cmp	r4, r3
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x144>
 80004a4:	18fb      	adds	r3, r7, r3
 80004a6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004aa:	d202      	bcs.n	80004b2 <__udivmoddi4+0x142>
 80004ac:	429c      	cmp	r4, r3
 80004ae:	f200 80ca 	bhi.w	8000646 <__udivmoddi4+0x2d6>
 80004b2:	4602      	mov	r2, r0
 80004b4:	1b1b      	subs	r3, r3, r4
 80004b6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80004ba:	e7a5      	b.n	8000408 <__udivmoddi4+0x98>
 80004bc:	f1c1 0620 	rsb	r6, r1, #32
 80004c0:	408b      	lsls	r3, r1
 80004c2:	fa22 f706 	lsr.w	r7, r2, r6
 80004c6:	431f      	orrs	r7, r3
 80004c8:	fa0e f401 	lsl.w	r4, lr, r1
 80004cc:	fa20 f306 	lsr.w	r3, r0, r6
 80004d0:	fa2e fe06 	lsr.w	lr, lr, r6
 80004d4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004d8:	4323      	orrs	r3, r4
 80004da:	fa00 f801 	lsl.w	r8, r0, r1
 80004de:	fa1f fc87 	uxth.w	ip, r7
 80004e2:	fbbe f0f9 	udiv	r0, lr, r9
 80004e6:	0c1c      	lsrs	r4, r3, #16
 80004e8:	fb09 ee10 	mls	lr, r9, r0, lr
 80004ec:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004f0:	fb00 fe0c 	mul.w	lr, r0, ip
 80004f4:	45a6      	cmp	lr, r4
 80004f6:	fa02 f201 	lsl.w	r2, r2, r1
 80004fa:	d909      	bls.n	8000510 <__udivmoddi4+0x1a0>
 80004fc:	193c      	adds	r4, r7, r4
 80004fe:	f100 3aff 	add.w	sl, r0, #4294967295
 8000502:	f080 809c 	bcs.w	800063e <__udivmoddi4+0x2ce>
 8000506:	45a6      	cmp	lr, r4
 8000508:	f240 8099 	bls.w	800063e <__udivmoddi4+0x2ce>
 800050c:	3802      	subs	r0, #2
 800050e:	443c      	add	r4, r7
 8000510:	eba4 040e 	sub.w	r4, r4, lr
 8000514:	fa1f fe83 	uxth.w	lr, r3
 8000518:	fbb4 f3f9 	udiv	r3, r4, r9
 800051c:	fb09 4413 	mls	r4, r9, r3, r4
 8000520:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000524:	fb03 fc0c 	mul.w	ip, r3, ip
 8000528:	45a4      	cmp	ip, r4
 800052a:	d908      	bls.n	800053e <__udivmoddi4+0x1ce>
 800052c:	193c      	adds	r4, r7, r4
 800052e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000532:	f080 8082 	bcs.w	800063a <__udivmoddi4+0x2ca>
 8000536:	45a4      	cmp	ip, r4
 8000538:	d97f      	bls.n	800063a <__udivmoddi4+0x2ca>
 800053a:	3b02      	subs	r3, #2
 800053c:	443c      	add	r4, r7
 800053e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000542:	eba4 040c 	sub.w	r4, r4, ip
 8000546:	fba0 ec02 	umull	lr, ip, r0, r2
 800054a:	4564      	cmp	r4, ip
 800054c:	4673      	mov	r3, lr
 800054e:	46e1      	mov	r9, ip
 8000550:	d362      	bcc.n	8000618 <__udivmoddi4+0x2a8>
 8000552:	d05f      	beq.n	8000614 <__udivmoddi4+0x2a4>
 8000554:	b15d      	cbz	r5, 800056e <__udivmoddi4+0x1fe>
 8000556:	ebb8 0203 	subs.w	r2, r8, r3
 800055a:	eb64 0409 	sbc.w	r4, r4, r9
 800055e:	fa04 f606 	lsl.w	r6, r4, r6
 8000562:	fa22 f301 	lsr.w	r3, r2, r1
 8000566:	431e      	orrs	r6, r3
 8000568:	40cc      	lsrs	r4, r1
 800056a:	e9c5 6400 	strd	r6, r4, [r5]
 800056e:	2100      	movs	r1, #0
 8000570:	e74f      	b.n	8000412 <__udivmoddi4+0xa2>
 8000572:	fbb1 fcf2 	udiv	ip, r1, r2
 8000576:	0c01      	lsrs	r1, r0, #16
 8000578:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800057c:	b280      	uxth	r0, r0
 800057e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000582:	463b      	mov	r3, r7
 8000584:	4638      	mov	r0, r7
 8000586:	463c      	mov	r4, r7
 8000588:	46b8      	mov	r8, r7
 800058a:	46be      	mov	lr, r7
 800058c:	2620      	movs	r6, #32
 800058e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000592:	eba2 0208 	sub.w	r2, r2, r8
 8000596:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800059a:	e766      	b.n	800046a <__udivmoddi4+0xfa>
 800059c:	4601      	mov	r1, r0
 800059e:	e718      	b.n	80003d2 <__udivmoddi4+0x62>
 80005a0:	4610      	mov	r0, r2
 80005a2:	e72c      	b.n	80003fe <__udivmoddi4+0x8e>
 80005a4:	f1c6 0220 	rsb	r2, r6, #32
 80005a8:	fa2e f302 	lsr.w	r3, lr, r2
 80005ac:	40b7      	lsls	r7, r6
 80005ae:	40b1      	lsls	r1, r6
 80005b0:	fa20 f202 	lsr.w	r2, r0, r2
 80005b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80005b8:	430a      	orrs	r2, r1
 80005ba:	fbb3 f8fe 	udiv	r8, r3, lr
 80005be:	b2bc      	uxth	r4, r7
 80005c0:	fb0e 3318 	mls	r3, lr, r8, r3
 80005c4:	0c11      	lsrs	r1, r2, #16
 80005c6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80005ca:	fb08 f904 	mul.w	r9, r8, r4
 80005ce:	40b0      	lsls	r0, r6
 80005d0:	4589      	cmp	r9, r1
 80005d2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005d6:	b280      	uxth	r0, r0
 80005d8:	d93e      	bls.n	8000658 <__udivmoddi4+0x2e8>
 80005da:	1879      	adds	r1, r7, r1
 80005dc:	f108 3cff 	add.w	ip, r8, #4294967295
 80005e0:	d201      	bcs.n	80005e6 <__udivmoddi4+0x276>
 80005e2:	4589      	cmp	r9, r1
 80005e4:	d81f      	bhi.n	8000626 <__udivmoddi4+0x2b6>
 80005e6:	eba1 0109 	sub.w	r1, r1, r9
 80005ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ee:	fb09 f804 	mul.w	r8, r9, r4
 80005f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80005f6:	b292      	uxth	r2, r2
 80005f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005fc:	4542      	cmp	r2, r8
 80005fe:	d229      	bcs.n	8000654 <__udivmoddi4+0x2e4>
 8000600:	18ba      	adds	r2, r7, r2
 8000602:	f109 31ff 	add.w	r1, r9, #4294967295
 8000606:	d2c4      	bcs.n	8000592 <__udivmoddi4+0x222>
 8000608:	4542      	cmp	r2, r8
 800060a:	d2c2      	bcs.n	8000592 <__udivmoddi4+0x222>
 800060c:	f1a9 0102 	sub.w	r1, r9, #2
 8000610:	443a      	add	r2, r7
 8000612:	e7be      	b.n	8000592 <__udivmoddi4+0x222>
 8000614:	45f0      	cmp	r8, lr
 8000616:	d29d      	bcs.n	8000554 <__udivmoddi4+0x1e4>
 8000618:	ebbe 0302 	subs.w	r3, lr, r2
 800061c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000620:	3801      	subs	r0, #1
 8000622:	46e1      	mov	r9, ip
 8000624:	e796      	b.n	8000554 <__udivmoddi4+0x1e4>
 8000626:	eba7 0909 	sub.w	r9, r7, r9
 800062a:	4449      	add	r1, r9
 800062c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000630:	fbb1 f9fe 	udiv	r9, r1, lr
 8000634:	fb09 f804 	mul.w	r8, r9, r4
 8000638:	e7db      	b.n	80005f2 <__udivmoddi4+0x282>
 800063a:	4673      	mov	r3, lr
 800063c:	e77f      	b.n	800053e <__udivmoddi4+0x1ce>
 800063e:	4650      	mov	r0, sl
 8000640:	e766      	b.n	8000510 <__udivmoddi4+0x1a0>
 8000642:	4608      	mov	r0, r1
 8000644:	e6fd      	b.n	8000442 <__udivmoddi4+0xd2>
 8000646:	443b      	add	r3, r7
 8000648:	3a02      	subs	r2, #2
 800064a:	e733      	b.n	80004b4 <__udivmoddi4+0x144>
 800064c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000650:	443b      	add	r3, r7
 8000652:	e71c      	b.n	800048e <__udivmoddi4+0x11e>
 8000654:	4649      	mov	r1, r9
 8000656:	e79c      	b.n	8000592 <__udivmoddi4+0x222>
 8000658:	eba1 0109 	sub.w	r1, r1, r9
 800065c:	46c4      	mov	ip, r8
 800065e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000662:	fb09 f804 	mul.w	r8, r9, r4
 8000666:	e7c4      	b.n	80005f2 <__udivmoddi4+0x282>

08000668 <__aeabi_idiv0>:
 8000668:	4770      	bx	lr
 800066a:	bf00      	nop

0800066c <get_precision_tick>:
TIM_HandleTypeDef htim2;

UART_HandleTypeDef huart3;

/* USER CODE BEGIN PV */
uint32_t get_precision_tick() {
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
	return (__HAL_TIM_GET_COUNTER(&htim2));
 8000670:	4b03      	ldr	r3, [pc, #12]	@ (8000680 <get_precision_tick+0x14>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8000676:	4618      	mov	r0, r3
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	200002a4 	.word	0x200002a4

08000684 <precision_sleep_until>:

void precision_sleep_until(uint32_t target_ticks) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	while(get_precision_tick() < target_ticks) {
 800068c:	bf00      	nop
 800068e:	f7ff ffed 	bl	800066c <get_precision_tick>
 8000692:	4602      	mov	r2, r0
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	4293      	cmp	r3, r2
 8000698:	d8f9      	bhi.n	800068e <precision_sleep_until+0xa>
		//do nothing
	}
}
 800069a:	bf00      	nop
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <random_int>:

uint8_t random_int(uint8_t max) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	71fb      	strb	r3, [r7, #7]
	uint32_t rng;
	HAL_RNG_GenerateRandomNumber(&hrng, &rng);
 80006ae:	f107 030c 	add.w	r3, r7, #12
 80006b2:	4619      	mov	r1, r3
 80006b4:	4807      	ldr	r0, [pc, #28]	@ (80006d4 <random_int+0x30>)
 80006b6:	f001 fda3 	bl	8002200 <HAL_RNG_GenerateRandomNumber>
	return (rng % (max + 1));
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	79fa      	ldrb	r2, [r7, #7]
 80006be:	3201      	adds	r2, #1
 80006c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80006c4:	fb01 f202 	mul.w	r2, r1, r2
 80006c8:	1a9b      	subs	r3, r3, r2
 80006ca:	b2db      	uxtb	r3, r3
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	2000023c 	.word	0x2000023c

080006d8 <HAL_GPIO_EXTI_Callback>:
		  .precision_sleep_until = precision_sleep_until,
		  .random_int = random_int
 };

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == RFM95_DIO0_Pin) {
 80006e2:	88fb      	ldrh	r3, [r7, #6]
 80006e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80006e8:	d104      	bne.n	80006f4 <HAL_GPIO_EXTI_Callback+0x1c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO0);
 80006ea:	2100      	movs	r1, #0
 80006ec:	480b      	ldr	r0, [pc, #44]	@ (800071c <HAL_GPIO_EXTI_Callback+0x44>)
 80006ee:	f005 fa95 	bl	8005c1c <rfm95_on_interrupt>
    } else if (GPIO_Pin == RFM95_DIO1_Pin) {
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
    } else if (GPIO_Pin == RFM95_DIO5_Pin) {
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
    }
}
 80006f2:	e00f      	b.n	8000714 <HAL_GPIO_EXTI_Callback+0x3c>
    } else if (GPIO_Pin == RFM95_DIO1_Pin) {
 80006f4:	88fb      	ldrh	r3, [r7, #6]
 80006f6:	2b08      	cmp	r3, #8
 80006f8:	d104      	bne.n	8000704 <HAL_GPIO_EXTI_Callback+0x2c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO1);
 80006fa:	2101      	movs	r1, #1
 80006fc:	4807      	ldr	r0, [pc, #28]	@ (800071c <HAL_GPIO_EXTI_Callback+0x44>)
 80006fe:	f005 fa8d 	bl	8005c1c <rfm95_on_interrupt>
}
 8000702:	e007      	b.n	8000714 <HAL_GPIO_EXTI_Callback+0x3c>
    } else if (GPIO_Pin == RFM95_DIO5_Pin) {
 8000704:	88fb      	ldrh	r3, [r7, #6]
 8000706:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800070a:	d103      	bne.n	8000714 <HAL_GPIO_EXTI_Callback+0x3c>
        rfm95_on_interrupt(&rfm95_handle, RFM95_INTERRUPT_DIO5);
 800070c:	2102      	movs	r1, #2
 800070e:	4803      	ldr	r0, [pc, #12]	@ (800071c <HAL_GPIO_EXTI_Callback+0x44>)
 8000710:	f005 fa84 	bl	8005c1c <rfm95_on_interrupt>
}
 8000714:	bf00      	nop
 8000716:	3708      	adds	r7, #8
 8000718:	46bd      	mov	sp, r7
 800071a:	bd80      	pop	{r7, pc}
 800071c:	20000000 	.word	0x20000000

08000720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000720:	b590      	push	{r4, r7, lr}
 8000722:	b08d      	sub	sp, #52	@ 0x34
 8000724:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000726:	f000 fd0b 	bl	8001140 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800072a:	f000 f895 	bl	8000858 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800072e:	f000 f9bf 	bl	8000ab0 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000732:	f000 f993 	bl	8000a5c <MX_USART3_UART_Init>
  MX_SPI3_Init();
 8000736:	f000 f90d 	bl	8000954 <MX_SPI3_Init>
  MX_TIM2_Init();
 800073a:	f000 f941 	bl	80009c0 <MX_TIM2_Init>
  MX_RNG_Init();
 800073e:	f000 f8f5 	bl	800092c <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8000742:	483f      	ldr	r0, [pc, #252]	@ (8000840 <main+0x120>)
 8000744:	f002 fbd4 	bl	8002ef0 <HAL_TIM_Base_Start>

  bool init = rfm95_init(&rfm95_handle);
 8000748:	483e      	ldr	r0, [pc, #248]	@ (8000844 <main+0x124>)
 800074a:	f004 f949 	bl	80049e0 <rfm95_init>
 800074e:	4603      	mov	r3, r0
 8000750:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (!init) {
 8000754:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000758:	f083 0301 	eor.w	r3, r3, #1
 800075c:	b2db      	uxtb	r3, r3
 800075e:	2b00      	cmp	r3, #0
 8000760:	d007      	beq.n	8000772 <main+0x52>
	  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, 1);
 8000762:	2201      	movs	r2, #1
 8000764:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000768:	4837      	ldr	r0, [pc, #220]	@ (8000848 <main+0x128>)
 800076a:	f001 f855 	bl	8001818 <HAL_GPIO_WritePin>
	  while(1) {}
 800076e:	bf00      	nop
 8000770:	e7fd      	b.n	800076e <main+0x4e>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t Old_tick = HAL_GetTick();
 8000772:	f000 fd4b 	bl	800120c <HAL_GetTick>
 8000776:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t Old_btn_tick = HAL_GetTick();
 8000778:	f000 fd48 	bl	800120c <HAL_GetTick>
 800077c:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t counter = 0;
 800077e:	2300      	movs	r3, #0
 8000780:	627b      	str	r3, [r7, #36]	@ 0x24
  char send_data[32];
  while (1)
  {

	  if((Old_tick + MSG_TIME) <= HAL_GetTick() && (Old_btn_tick + BTN_TIME) <= HAL_GetTick()){
 8000782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000784:	f503 44ea 	add.w	r4, r3, #29952	@ 0x7500
 8000788:	3430      	adds	r4, #48	@ 0x30
 800078a:	f000 fd3f 	bl	800120c <HAL_GetTick>
 800078e:	4603      	mov	r3, r0
 8000790:	429c      	cmp	r4, r3
 8000792:	d827      	bhi.n	80007e4 <main+0xc4>
 8000794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000796:	f503 549c 	add.w	r4, r3, #4992	@ 0x1380
 800079a:	3408      	adds	r4, #8
 800079c:	f000 fd36 	bl	800120c <HAL_GetTick>
 80007a0:	4603      	mov	r3, r0
 80007a2:	429c      	cmp	r4, r3
 80007a4:	d81e      	bhi.n	80007e4 <main+0xc4>
		  sprintf(send_data, "216915;%ld", counter++);
 80007a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007a8:	1c5a      	adds	r2, r3, #1
 80007aa:	627a      	str	r2, [r7, #36]	@ 0x24
 80007ac:	4638      	mov	r0, r7
 80007ae:	461a      	mov	r2, r3
 80007b0:	4926      	ldr	r1, [pc, #152]	@ (800084c <main+0x12c>)
 80007b2:	f005 fb3b 	bl	8005e2c <siprintf>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 80007b6:	2201      	movs	r2, #1
 80007b8:	2180      	movs	r1, #128	@ 0x80
 80007ba:	4823      	ldr	r0, [pc, #140]	@ (8000848 <main+0x128>)
 80007bc:	f001 f82c 	bl	8001818 <HAL_GPIO_WritePin>
		  rfm95_send_receive_cycle(&rfm95_handle, (uint8_t*)send_data, strlen(send_data));
 80007c0:	463b      	mov	r3, r7
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff fd14 	bl	80001f0 <strlen>
 80007c8:	4602      	mov	r2, r0
 80007ca:	463b      	mov	r3, r7
 80007cc:	4619      	mov	r1, r3
 80007ce:	481d      	ldr	r0, [pc, #116]	@ (8000844 <main+0x124>)
 80007d0:	f005 f93b 	bl	8005a4a <rfm95_send_receive_cycle>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2180      	movs	r1, #128	@ 0x80
 80007d8:	481b      	ldr	r0, [pc, #108]	@ (8000848 <main+0x128>)
 80007da:	f001 f81d 	bl	8001818 <HAL_GPIO_WritePin>

		  Old_tick = HAL_GetTick();
 80007de:	f000 fd15 	bl	800120c <HAL_GetTick>
 80007e2:	62f8      	str	r0, [r7, #44]	@ 0x2c
	  }

	  if((HAL_GPIO_ReadPin(USER_Btn_GPIO_Port, USER_Btn_Pin) == GPIO_PIN_SET) && (Old_btn_tick + BTN_TIME) <= HAL_GetTick()) {
 80007e4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007e8:	4819      	ldr	r0, [pc, #100]	@ (8000850 <main+0x130>)
 80007ea:	f000 fffd 	bl	80017e8 <HAL_GPIO_ReadPin>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d1c6      	bne.n	8000782 <main+0x62>
 80007f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80007f6:	f503 549c 	add.w	r4, r3, #4992	@ 0x1380
 80007fa:	3408      	adds	r4, #8
 80007fc:	f000 fd06 	bl	800120c <HAL_GetTick>
 8000800:	4603      	mov	r3, r0
 8000802:	429c      	cmp	r4, r3
 8000804:	d8bd      	bhi.n	8000782 <main+0x62>
		  sprintf(send_data, "216915;press");
 8000806:	463b      	mov	r3, r7
 8000808:	4912      	ldr	r1, [pc, #72]	@ (8000854 <main+0x134>)
 800080a:	4618      	mov	r0, r3
 800080c:	f005 fb0e 	bl	8005e2c <siprintf>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 1);
 8000810:	2201      	movs	r2, #1
 8000812:	2180      	movs	r1, #128	@ 0x80
 8000814:	480c      	ldr	r0, [pc, #48]	@ (8000848 <main+0x128>)
 8000816:	f000 ffff 	bl	8001818 <HAL_GPIO_WritePin>
		  rfm95_send_receive_cycle(&rfm95_handle, (uint8_t*)send_data, strlen(send_data));
 800081a:	463b      	mov	r3, r7
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff fce7 	bl	80001f0 <strlen>
 8000822:	4602      	mov	r2, r0
 8000824:	463b      	mov	r3, r7
 8000826:	4619      	mov	r1, r3
 8000828:	4806      	ldr	r0, [pc, #24]	@ (8000844 <main+0x124>)
 800082a:	f005 f90e 	bl	8005a4a <rfm95_send_receive_cycle>
		  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0);
 800082e:	2200      	movs	r2, #0
 8000830:	2180      	movs	r1, #128	@ 0x80
 8000832:	4805      	ldr	r0, [pc, #20]	@ (8000848 <main+0x128>)
 8000834:	f000 fff0 	bl	8001818 <HAL_GPIO_WritePin>

		  Old_btn_tick = HAL_GetTick();
 8000838:	f000 fce8 	bl	800120c <HAL_GetTick>
 800083c:	62b8      	str	r0, [r7, #40]	@ 0x28
	  if((Old_tick + MSG_TIME) <= HAL_GetTick() && (Old_btn_tick + BTN_TIME) <= HAL_GetTick()){
 800083e:	e7a0      	b.n	8000782 <main+0x62>
 8000840:	200002a4 	.word	0x200002a4
 8000844:	20000000 	.word	0x20000000
 8000848:	40020400 	.word	0x40020400
 800084c:	08006f5c 	.word	0x08006f5c
 8000850:	40020800 	.word	0x40020800
 8000854:	08006f68 	.word	0x08006f68

08000858 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b094      	sub	sp, #80	@ 0x50
 800085c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800085e:	f107 0320 	add.w	r3, r7, #32
 8000862:	2230      	movs	r2, #48	@ 0x30
 8000864:	2100      	movs	r1, #0
 8000866:	4618      	mov	r0, r3
 8000868:	f005 fb55 	bl	8005f16 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800086c:	f107 030c 	add.w	r3, r7, #12
 8000870:	2200      	movs	r2, #0
 8000872:	601a      	str	r2, [r3, #0]
 8000874:	605a      	str	r2, [r3, #4]
 8000876:	609a      	str	r2, [r3, #8]
 8000878:	60da      	str	r2, [r3, #12]
 800087a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800087c:	2300      	movs	r3, #0
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	4b28      	ldr	r3, [pc, #160]	@ (8000924 <SystemClock_Config+0xcc>)
 8000882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000884:	4a27      	ldr	r2, [pc, #156]	@ (8000924 <SystemClock_Config+0xcc>)
 8000886:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800088a:	6413      	str	r3, [r2, #64]	@ 0x40
 800088c:	4b25      	ldr	r3, [pc, #148]	@ (8000924 <SystemClock_Config+0xcc>)
 800088e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000894:	60bb      	str	r3, [r7, #8]
 8000896:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000898:	2300      	movs	r3, #0
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	4b22      	ldr	r3, [pc, #136]	@ (8000928 <SystemClock_Config+0xd0>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	4a21      	ldr	r2, [pc, #132]	@ (8000928 <SystemClock_Config+0xd0>)
 80008a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80008a6:	6013      	str	r3, [r2, #0]
 80008a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000928 <SystemClock_Config+0xd0>)
 80008aa:	681b      	ldr	r3, [r3, #0]
 80008ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008b4:	2301      	movs	r3, #1
 80008b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80008b8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80008bc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008be:	2302      	movs	r3, #2
 80008c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008c2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008c8:	2304      	movs	r3, #4
 80008ca:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80008cc:	23a8      	movs	r3, #168	@ 0xa8
 80008ce:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008d0:	2302      	movs	r3, #2
 80008d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008d4:	2307      	movs	r3, #7
 80008d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d8:	f107 0320 	add.w	r3, r7, #32
 80008dc:	4618      	mov	r0, r3
 80008de:	f000 ffcd 	bl	800187c <HAL_RCC_OscConfig>
 80008e2:	4603      	mov	r3, r0
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d001      	beq.n	80008ec <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008e8:	f000 f9e2 	bl	8000cb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ec:	230f      	movs	r3, #15
 80008ee:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008f0:	2302      	movs	r3, #2
 80008f2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008f8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000902:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000904:	f107 030c 	add.w	r3, r7, #12
 8000908:	2105      	movs	r1, #5
 800090a:	4618      	mov	r0, r3
 800090c:	f001 fa2e 	bl	8001d6c <HAL_RCC_ClockConfig>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000916:	f000 f9cb 	bl	8000cb0 <Error_Handler>
  }
}
 800091a:	bf00      	nop
 800091c:	3750      	adds	r7, #80	@ 0x50
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40023800 	.word	0x40023800
 8000928:	40007000 	.word	0x40007000

0800092c <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_RNG_Init+0x20>)
 8000932:	4a07      	ldr	r2, [pc, #28]	@ (8000950 <MX_RNG_Init+0x24>)
 8000934:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8000936:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_RNG_Init+0x20>)
 8000938:	f001 fc38 	bl	80021ac <HAL_RNG_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8000942:	f000 f9b5 	bl	8000cb0 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	2000023c 	.word	0x2000023c
 8000950:	50060800 	.word	0x50060800

08000954 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000958:	4b17      	ldr	r3, [pc, #92]	@ (80009b8 <MX_SPI3_Init+0x64>)
 800095a:	4a18      	ldr	r2, [pc, #96]	@ (80009bc <MX_SPI3_Init+0x68>)
 800095c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800095e:	4b16      	ldr	r3, [pc, #88]	@ (80009b8 <MX_SPI3_Init+0x64>)
 8000960:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000964:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000966:	4b14      	ldr	r3, [pc, #80]	@ (80009b8 <MX_SPI3_Init+0x64>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800096c:	4b12      	ldr	r3, [pc, #72]	@ (80009b8 <MX_SPI3_Init+0x64>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <MX_SPI3_Init+0x64>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000978:	4b0f      	ldr	r3, [pc, #60]	@ (80009b8 <MX_SPI3_Init+0x64>)
 800097a:	2200      	movs	r2, #0
 800097c:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800097e:	4b0e      	ldr	r3, [pc, #56]	@ (80009b8 <MX_SPI3_Init+0x64>)
 8000980:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000984:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000986:	4b0c      	ldr	r3, [pc, #48]	@ (80009b8 <MX_SPI3_Init+0x64>)
 8000988:	2200      	movs	r2, #0
 800098a:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800098c:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <MX_SPI3_Init+0x64>)
 800098e:	2200      	movs	r2, #0
 8000990:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000992:	4b09      	ldr	r3, [pc, #36]	@ (80009b8 <MX_SPI3_Init+0x64>)
 8000994:	2200      	movs	r2, #0
 8000996:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000998:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <MX_SPI3_Init+0x64>)
 800099a:	2200      	movs	r2, #0
 800099c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 800099e:	4b06      	ldr	r3, [pc, #24]	@ (80009b8 <MX_SPI3_Init+0x64>)
 80009a0:	220a      	movs	r2, #10
 80009a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009a4:	4804      	ldr	r0, [pc, #16]	@ (80009b8 <MX_SPI3_Init+0x64>)
 80009a6:	f001 fc81 	bl	80022ac <HAL_SPI_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80009b0:	f000 f97e 	bl	8000cb0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	2000024c 	.word	0x2000024c
 80009bc:	40003c00 	.word	0x40003c00

080009c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009c6:	f107 0308 	add.w	r3, r7, #8
 80009ca:	2200      	movs	r2, #0
 80009cc:	601a      	str	r2, [r3, #0]
 80009ce:	605a      	str	r2, [r3, #4]
 80009d0:	609a      	str	r2, [r3, #8]
 80009d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009d4:	463b      	mov	r3, r7
 80009d6:	2200      	movs	r2, #0
 80009d8:	601a      	str	r2, [r3, #0]
 80009da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a58 <MX_TIM2_Init+0x98>)
 80009de:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80009e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4199;
 80009e4:	4b1c      	ldr	r3, [pc, #112]	@ (8000a58 <MX_TIM2_Init+0x98>)
 80009e6:	f241 0267 	movw	r2, #4199	@ 0x1067
 80009ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ec:	4b1a      	ldr	r3, [pc, #104]	@ (8000a58 <MX_TIM2_Init+0x98>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80009f2:	4b19      	ldr	r3, [pc, #100]	@ (8000a58 <MX_TIM2_Init+0x98>)
 80009f4:	f04f 32ff 	mov.w	r2, #4294967295
 80009f8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009fa:	4b17      	ldr	r3, [pc, #92]	@ (8000a58 <MX_TIM2_Init+0x98>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a00:	4b15      	ldr	r3, [pc, #84]	@ (8000a58 <MX_TIM2_Init+0x98>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a06:	4814      	ldr	r0, [pc, #80]	@ (8000a58 <MX_TIM2_Init+0x98>)
 8000a08:	f002 fa22 	bl	8002e50 <HAL_TIM_Base_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000a12:	f000 f94d 	bl	8000cb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a1c:	f107 0308 	add.w	r3, r7, #8
 8000a20:	4619      	mov	r1, r3
 8000a22:	480d      	ldr	r0, [pc, #52]	@ (8000a58 <MX_TIM2_Init+0x98>)
 8000a24:	f002 facc 	bl	8002fc0 <HAL_TIM_ConfigClockSource>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000a2e:	f000 f93f 	bl	8000cb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a32:	2300      	movs	r3, #0
 8000a34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a36:	2300      	movs	r3, #0
 8000a38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a3a:	463b      	mov	r3, r7
 8000a3c:	4619      	mov	r1, r3
 8000a3e:	4806      	ldr	r0, [pc, #24]	@ (8000a58 <MX_TIM2_Init+0x98>)
 8000a40:	f002 fcc6 	bl	80033d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a44:	4603      	mov	r3, r0
 8000a46:	2b00      	cmp	r3, #0
 8000a48:	d001      	beq.n	8000a4e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000a4a:	f000 f931 	bl	8000cb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a4e:	bf00      	nop
 8000a50:	3718      	adds	r7, #24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	200002a4 	.word	0x200002a4

08000a5c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a60:	4b11      	ldr	r3, [pc, #68]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a62:	4a12      	ldr	r2, [pc, #72]	@ (8000aac <MX_USART3_UART_Init+0x50>)
 8000a64:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a66:	4b10      	ldr	r3, [pc, #64]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a68:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a6c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a74:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a80:	4b09      	ldr	r3, [pc, #36]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a82:	220c      	movs	r2, #12
 8000a84:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a86:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a8c:	4b06      	ldr	r3, [pc, #24]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000a92:	4805      	ldr	r0, [pc, #20]	@ (8000aa8 <MX_USART3_UART_Init+0x4c>)
 8000a94:	f002 fd18 	bl	80034c8 <HAL_UART_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000a9e:	f000 f907 	bl	8000cb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000aa2:	bf00      	nop
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	200002ec 	.word	0x200002ec
 8000aac:	40004800 	.word	0x40004800

08000ab0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08c      	sub	sp, #48	@ 0x30
 8000ab4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab6:	f107 031c 	add.w	r3, r7, #28
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
 8000ac4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	61bb      	str	r3, [r7, #24]
 8000aca:	4b74      	ldr	r3, [pc, #464]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	4a73      	ldr	r2, [pc, #460]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000ad0:	f043 0304 	orr.w	r3, r3, #4
 8000ad4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ad6:	4b71      	ldr	r3, [pc, #452]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	f003 0304 	and.w	r3, r3, #4
 8000ade:	61bb      	str	r3, [r7, #24]
 8000ae0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	617b      	str	r3, [r7, #20]
 8000ae6:	4b6d      	ldr	r3, [pc, #436]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	4a6c      	ldr	r2, [pc, #432]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000aec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000af0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000af2:	4b6a      	ldr	r3, [pc, #424]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afe:	2300      	movs	r3, #0
 8000b00:	613b      	str	r3, [r7, #16]
 8000b02:	4b66      	ldr	r3, [pc, #408]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b06:	4a65      	ldr	r2, [pc, #404]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b08:	f043 0302 	orr.w	r3, r3, #2
 8000b0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b0e:	4b63      	ldr	r3, [pc, #396]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b12:	f003 0302 	and.w	r3, r3, #2
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	4b5f      	ldr	r3, [pc, #380]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	4a5e      	ldr	r2, [pc, #376]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b24:	f043 0308 	orr.w	r3, r3, #8
 8000b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2a:	4b5c      	ldr	r3, [pc, #368]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2e:	f003 0308 	and.w	r3, r3, #8
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b36:	2300      	movs	r3, #0
 8000b38:	60bb      	str	r3, [r7, #8]
 8000b3a:	4b58      	ldr	r3, [pc, #352]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	4a57      	ldr	r2, [pc, #348]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b46:	4b55      	ldr	r3, [pc, #340]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b4e:	60bb      	str	r3, [r7, #8]
 8000b50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b52:	2300      	movs	r3, #0
 8000b54:	607b      	str	r3, [r7, #4]
 8000b56:	4b51      	ldr	r3, [pc, #324]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	4a50      	ldr	r2, [pc, #320]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b5c:	f043 0301 	orr.w	r3, r3, #1
 8000b60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b62:	4b4e      	ldr	r3, [pc, #312]	@ (8000c9c <MX_GPIO_Init+0x1ec>)
 8000b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	607b      	str	r3, [r7, #4]
 8000b6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000b74:	484a      	ldr	r0, [pc, #296]	@ (8000ca0 <MX_GPIO_Init+0x1f0>)
 8000b76:	f000 fe4f 	bl	8001818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	2140      	movs	r1, #64	@ 0x40
 8000b7e:	4849      	ldr	r0, [pc, #292]	@ (8000ca4 <MX_GPIO_Init+0x1f4>)
 8000b80:	f000 fe4a 	bl	8001818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RFM95_NSS_GPIO_Port, RFM95_NSS_Pin, GPIO_PIN_RESET);
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b8a:	4847      	ldr	r0, [pc, #284]	@ (8000ca8 <MX_GPIO_Init+0x1f8>)
 8000b8c:	f000 fe44 	bl	8001818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b90:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b96:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000b9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ba0:	f107 031c 	add.w	r3, r7, #28
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	4841      	ldr	r0, [pc, #260]	@ (8000cac <MX_GPIO_Init+0x1fc>)
 8000ba8:	f000 fc72 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000bac:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000bb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bbe:	f107 031c 	add.w	r3, r7, #28
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4836      	ldr	r0, [pc, #216]	@ (8000ca0 <MX_GPIO_Init+0x1f0>)
 8000bc6:	f000 fc63 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pins : RFM95_DIO0_Pin RFM95_DIO5_Pin */
  GPIO_InitStruct.Pin = RFM95_DIO0_Pin|RFM95_DIO5_Pin;
 8000bca:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8000bce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bd0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	4619      	mov	r1, r3
 8000be0:	482f      	ldr	r0, [pc, #188]	@ (8000ca0 <MX_GPIO_Init+0x1f0>)
 8000be2:	f000 fc55 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000be6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bec:	2302      	movs	r3, #2
 8000bee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bf8:	230b      	movs	r3, #11
 8000bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000bfc:	f107 031c 	add.w	r3, r7, #28
 8000c00:	4619      	mov	r1, r3
 8000c02:	4827      	ldr	r0, [pc, #156]	@ (8000ca0 <MX_GPIO_Init+0x1f0>)
 8000c04:	f000 fc44 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM95_DIO1_Pin */
  GPIO_InitStruct.Pin = RFM95_DIO1_Pin;
 8000c08:	2308      	movs	r3, #8
 8000c0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000c0c:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(RFM95_DIO1_GPIO_Port, &GPIO_InitStruct);
 8000c16:	f107 031c 	add.w	r3, r7, #28
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4821      	ldr	r0, [pc, #132]	@ (8000ca4 <MX_GPIO_Init+0x1f4>)
 8000c1e:	f000 fc37 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c22:	2340      	movs	r3, #64	@ 0x40
 8000c24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c26:	2301      	movs	r3, #1
 8000c28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c32:	f107 031c 	add.w	r3, r7, #28
 8000c36:	4619      	mov	r1, r3
 8000c38:	481a      	ldr	r0, [pc, #104]	@ (8000ca4 <MX_GPIO_Init+0x1f4>)
 8000c3a:	f000 fc29 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c3e:	2380      	movs	r3, #128	@ 0x80
 8000c40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c42:	2300      	movs	r3, #0
 8000c44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4814      	ldr	r0, [pc, #80]	@ (8000ca4 <MX_GPIO_Init+0x1f4>)
 8000c52:	f000 fc1d 	bl	8001490 <HAL_GPIO_Init>

  /*Configure GPIO pin : RFM95_NSS_Pin */
  GPIO_InitStruct.Pin = RFM95_NSS_Pin;
 8000c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000c5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RFM95_NSS_GPIO_Port, &GPIO_InitStruct);
 8000c68:	f107 031c 	add.w	r3, r7, #28
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	480e      	ldr	r0, [pc, #56]	@ (8000ca8 <MX_GPIO_Init+0x1f8>)
 8000c70:	f000 fc0e 	bl	8001490 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8000c74:	2200      	movs	r2, #0
 8000c76:	2100      	movs	r1, #0
 8000c78:	2009      	movs	r0, #9
 8000c7a:	f000 fbd2 	bl	8001422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000c7e:	2009      	movs	r0, #9
 8000c80:	f000 fbeb 	bl	800145a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c84:	2200      	movs	r2, #0
 8000c86:	2100      	movs	r1, #0
 8000c88:	2028      	movs	r0, #40	@ 0x28
 8000c8a:	f000 fbca 	bl	8001422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c8e:	2028      	movs	r0, #40	@ 0x28
 8000c90:	f000 fbe3 	bl	800145a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000c94:	bf00      	nop
 8000c96:	3730      	adds	r7, #48	@ 0x30
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	40023800 	.word	0x40023800
 8000ca0:	40020400 	.word	0x40020400
 8000ca4:	40021800 	.word	0x40021800
 8000ca8:	40020000 	.word	0x40020000
 8000cac:	40020800 	.word	0x40020800

08000cb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cb4:	b672      	cpsid	i
}
 8000cb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cb8:	bf00      	nop
 8000cba:	e7fd      	b.n	8000cb8 <Error_Handler+0x8>

08000cbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	4b10      	ldr	r3, [pc, #64]	@ (8000d08 <HAL_MspInit+0x4c>)
 8000cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cca:	4a0f      	ldr	r2, [pc, #60]	@ (8000d08 <HAL_MspInit+0x4c>)
 8000ccc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000d08 <HAL_MspInit+0x4c>)
 8000cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cde:	2300      	movs	r3, #0
 8000ce0:	603b      	str	r3, [r7, #0]
 8000ce2:	4b09      	ldr	r3, [pc, #36]	@ (8000d08 <HAL_MspInit+0x4c>)
 8000ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ce6:	4a08      	ldr	r2, [pc, #32]	@ (8000d08 <HAL_MspInit+0x4c>)
 8000ce8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000cec:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cee:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <HAL_MspInit+0x4c>)
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cf6:	603b      	str	r3, [r7, #0]
 8000cf8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	40023800 	.word	0x40023800

08000d0c <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a0b      	ldr	r2, [pc, #44]	@ (8000d48 <HAL_RNG_MspInit+0x3c>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d10d      	bne.n	8000d3a <HAL_RNG_MspInit+0x2e>
  {
    /* USER CODE BEGIN RNG_MspInit 0 */

    /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000d1e:	2300      	movs	r3, #0
 8000d20:	60fb      	str	r3, [r7, #12]
 8000d22:	4b0a      	ldr	r3, [pc, #40]	@ (8000d4c <HAL_RNG_MspInit+0x40>)
 8000d24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d26:	4a09      	ldr	r2, [pc, #36]	@ (8000d4c <HAL_RNG_MspInit+0x40>)
 8000d28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d2c:	6353      	str	r3, [r2, #52]	@ 0x34
 8000d2e:	4b07      	ldr	r3, [pc, #28]	@ (8000d4c <HAL_RNG_MspInit+0x40>)
 8000d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8000d3a:	bf00      	nop
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	50060800 	.word	0x50060800
 8000d4c:	40023800 	.word	0x40023800

08000d50 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08a      	sub	sp, #40	@ 0x28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a19      	ldr	r2, [pc, #100]	@ (8000dd4 <HAL_SPI_MspInit+0x84>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d12b      	bne.n	8000dca <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
 8000d76:	4b18      	ldr	r3, [pc, #96]	@ (8000dd8 <HAL_SPI_MspInit+0x88>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d7a:	4a17      	ldr	r2, [pc, #92]	@ (8000dd8 <HAL_SPI_MspInit+0x88>)
 8000d7c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_SPI_MspInit+0x88>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d86:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <HAL_SPI_MspInit+0x88>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	4a10      	ldr	r2, [pc, #64]	@ (8000dd8 <HAL_SPI_MspInit+0x88>)
 8000d98:	f043 0302 	orr.w	r3, r3, #2
 8000d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <HAL_SPI_MspInit+0x88>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	f003 0302 	and.w	r3, r3, #2
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PB3     ------> SPI3_SCK
    PB4     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000daa:	2338      	movs	r3, #56	@ 0x38
 8000dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db6:	2303      	movs	r3, #3
 8000db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dba:	2306      	movs	r3, #6
 8000dbc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4805      	ldr	r0, [pc, #20]	@ (8000ddc <HAL_SPI_MspInit+0x8c>)
 8000dc6:	f000 fb63 	bl	8001490 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000dca:	bf00      	nop
 8000dcc:	3728      	adds	r7, #40	@ 0x28
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40003c00 	.word	0x40003c00
 8000dd8:	40023800 	.word	0x40023800
 8000ddc:	40020400 	.word	0x40020400

08000de0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000df0:	d10d      	bne.n	8000e0e <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	4b09      	ldr	r3, [pc, #36]	@ (8000e1c <HAL_TIM_Base_MspInit+0x3c>)
 8000df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dfa:	4a08      	ldr	r2, [pc, #32]	@ (8000e1c <HAL_TIM_Base_MspInit+0x3c>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e02:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <HAL_TIM_Base_MspInit+0x3c>)
 8000e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	60fb      	str	r3, [r7, #12]
 8000e0c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000e0e:	bf00      	nop
 8000e10:	3714      	adds	r7, #20
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	40023800 	.word	0x40023800

08000e20 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b08a      	sub	sp, #40	@ 0x28
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e28:	f107 0314 	add.w	r3, r7, #20
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	601a      	str	r2, [r3, #0]
 8000e30:	605a      	str	r2, [r3, #4]
 8000e32:	609a      	str	r2, [r3, #8]
 8000e34:	60da      	str	r2, [r3, #12]
 8000e36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a19      	ldr	r2, [pc, #100]	@ (8000ea4 <HAL_UART_MspInit+0x84>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d12c      	bne.n	8000e9c <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	613b      	str	r3, [r7, #16]
 8000e46:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <HAL_UART_MspInit+0x88>)
 8000e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4a:	4a17      	ldr	r2, [pc, #92]	@ (8000ea8 <HAL_UART_MspInit+0x88>)
 8000e4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e50:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e52:	4b15      	ldr	r3, [pc, #84]	@ (8000ea8 <HAL_UART_MspInit+0x88>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e5a:	613b      	str	r3, [r7, #16]
 8000e5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60fb      	str	r3, [r7, #12]
 8000e62:	4b11      	ldr	r3, [pc, #68]	@ (8000ea8 <HAL_UART_MspInit+0x88>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	4a10      	ldr	r2, [pc, #64]	@ (8000ea8 <HAL_UART_MspInit+0x88>)
 8000e68:	f043 0308 	orr.w	r3, r3, #8
 8000e6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea8 <HAL_UART_MspInit+0x88>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	f003 0308 	and.w	r3, r3, #8
 8000e76:	60fb      	str	r3, [r7, #12]
 8000e78:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000e7a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e80:	2302      	movs	r3, #2
 8000e82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e88:	2303      	movs	r3, #3
 8000e8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e8c:	2307      	movs	r3, #7
 8000e8e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e90:	f107 0314 	add.w	r3, r7, #20
 8000e94:	4619      	mov	r1, r3
 8000e96:	4805      	ldr	r0, [pc, #20]	@ (8000eac <HAL_UART_MspInit+0x8c>)
 8000e98:	f000 fafa 	bl	8001490 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000e9c:	bf00      	nop
 8000e9e:	3728      	adds	r7, #40	@ 0x28
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40004800 	.word	0x40004800
 8000ea8:	40023800 	.word	0x40023800
 8000eac:	40020c00 	.word	0x40020c00

08000eb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <NMI_Handler+0x4>

08000eb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <HardFault_Handler+0x4>

08000ec0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <MemManage_Handler+0x4>

08000ec8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <BusFault_Handler+0x4>

08000ed0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <UsageFault_Handler+0x4>

08000ed8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr

08000ee6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr

08000ef4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ef8:	bf00      	nop
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f06:	f000 f96d 	bl	80011e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO1_Pin);
 8000f12:	2008      	movs	r0, #8
 8000f14:	f000 fc9a 	bl	800184c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000f18:	bf00      	nop
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO0_Pin);
 8000f20:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000f24:	f000 fc92 	bl	800184c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8000f28:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000f2c:	f000 fc8e 	bl	800184c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RFM95_DIO5_Pin);
 8000f30:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8000f34:	f000 fc8a 	bl	800184c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  return 1;
 8000f40:	2301      	movs	r3, #1
}
 8000f42:	4618      	mov	r0, r3
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <_kill>:

int _kill(int pid, int sig)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f56:	f005 f82d 	bl	8005fb4 <__errno>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2216      	movs	r2, #22
 8000f5e:	601a      	str	r2, [r3, #0]
  return -1;
 8000f60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <_exit>:

void _exit (int status)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f74:	f04f 31ff 	mov.w	r1, #4294967295
 8000f78:	6878      	ldr	r0, [r7, #4]
 8000f7a:	f7ff ffe7 	bl	8000f4c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f7e:	bf00      	nop
 8000f80:	e7fd      	b.n	8000f7e <_exit+0x12>

08000f82 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f82:	b580      	push	{r7, lr}
 8000f84:	b086      	sub	sp, #24
 8000f86:	af00      	add	r7, sp, #0
 8000f88:	60f8      	str	r0, [r7, #12]
 8000f8a:	60b9      	str	r1, [r7, #8]
 8000f8c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8e:	2300      	movs	r3, #0
 8000f90:	617b      	str	r3, [r7, #20]
 8000f92:	e00a      	b.n	8000faa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f94:	f3af 8000 	nop.w
 8000f98:	4601      	mov	r1, r0
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	1c5a      	adds	r2, r3, #1
 8000f9e:	60ba      	str	r2, [r7, #8]
 8000fa0:	b2ca      	uxtb	r2, r1
 8000fa2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	697a      	ldr	r2, [r7, #20]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	429a      	cmp	r2, r3
 8000fb0:	dbf0      	blt.n	8000f94 <_read+0x12>
  }

  return len;
 8000fb2:	687b      	ldr	r3, [r7, #4]
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3718      	adds	r7, #24
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	e009      	b.n	8000fe2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	1c5a      	adds	r2, r3, #1
 8000fd2:	60ba      	str	r2, [r7, #8]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	697a      	ldr	r2, [r7, #20]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	429a      	cmp	r2, r3
 8000fe8:	dbf1      	blt.n	8000fce <_write+0x12>
  }
  return len;
 8000fea:	687b      	ldr	r3, [r7, #4]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3718      	adds	r7, #24
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <_close>:

int _close(int file)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr

0800100c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800101c:	605a      	str	r2, [r3, #4]
  return 0;
 800101e:	2300      	movs	r3, #0
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <_isatty>:

int _isatty(int file)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001034:	2301      	movs	r3, #1
}
 8001036:	4618      	mov	r0, r3
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001042:	b480      	push	{r7}
 8001044:	b085      	sub	sp, #20
 8001046:	af00      	add	r7, sp, #0
 8001048:	60f8      	str	r0, [r7, #12]
 800104a:	60b9      	str	r1, [r7, #8]
 800104c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800104e:	2300      	movs	r3, #0
}
 8001050:	4618      	mov	r0, r3
 8001052:	3714      	adds	r7, #20
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b086      	sub	sp, #24
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001064:	4a14      	ldr	r2, [pc, #80]	@ (80010b8 <_sbrk+0x5c>)
 8001066:	4b15      	ldr	r3, [pc, #84]	@ (80010bc <_sbrk+0x60>)
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001070:	4b13      	ldr	r3, [pc, #76]	@ (80010c0 <_sbrk+0x64>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d102      	bne.n	800107e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001078:	4b11      	ldr	r3, [pc, #68]	@ (80010c0 <_sbrk+0x64>)
 800107a:	4a12      	ldr	r2, [pc, #72]	@ (80010c4 <_sbrk+0x68>)
 800107c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800107e:	4b10      	ldr	r3, [pc, #64]	@ (80010c0 <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4413      	add	r3, r2
 8001086:	693a      	ldr	r2, [r7, #16]
 8001088:	429a      	cmp	r2, r3
 800108a:	d207      	bcs.n	800109c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800108c:	f004 ff92 	bl	8005fb4 <__errno>
 8001090:	4603      	mov	r3, r0
 8001092:	220c      	movs	r2, #12
 8001094:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001096:	f04f 33ff 	mov.w	r3, #4294967295
 800109a:	e009      	b.n	80010b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800109c:	4b08      	ldr	r3, [pc, #32]	@ (80010c0 <_sbrk+0x64>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010a2:	4b07      	ldr	r3, [pc, #28]	@ (80010c0 <_sbrk+0x64>)
 80010a4:	681a      	ldr	r2, [r3, #0]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	4a05      	ldr	r2, [pc, #20]	@ (80010c0 <_sbrk+0x64>)
 80010ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010ae:	68fb      	ldr	r3, [r7, #12]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20030000 	.word	0x20030000
 80010bc:	00000400 	.word	0x00000400
 80010c0:	20000334 	.word	0x20000334
 80010c4:	20000498 	.word	0x20000498

080010c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010cc:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <SystemInit+0x20>)
 80010ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010d2:	4a05      	ldr	r2, [pc, #20]	@ (80010e8 <SystemInit+0x20>)
 80010d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80010ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001124 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010f0:	f7ff ffea 	bl	80010c8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010f4:	480c      	ldr	r0, [pc, #48]	@ (8001128 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010f6:	490d      	ldr	r1, [pc, #52]	@ (800112c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001130 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010fc:	e002      	b.n	8001104 <LoopCopyDataInit>

080010fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001100:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001102:	3304      	adds	r3, #4

08001104 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001104:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001106:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001108:	d3f9      	bcc.n	80010fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800110a:	4a0a      	ldr	r2, [pc, #40]	@ (8001134 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800110c:	4c0a      	ldr	r4, [pc, #40]	@ (8001138 <LoopFillZerobss+0x22>)
  movs r3, #0
 800110e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001110:	e001      	b.n	8001116 <LoopFillZerobss>

08001112 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001112:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001114:	3204      	adds	r2, #4

08001116 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001116:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001118:	d3fb      	bcc.n	8001112 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800111a:	f004 ff51 	bl	8005fc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800111e:	f7ff faff 	bl	8000720 <main>
  bx  lr    
 8001122:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001124:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001128:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800112c:	20000220 	.word	0x20000220
  ldr r2, =_sidata
 8001130:	08007308 	.word	0x08007308
  ldr r2, =_sbss
 8001134:	20000220 	.word	0x20000220
  ldr r4, =_ebss
 8001138:	20000498 	.word	0x20000498

0800113c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800113c:	e7fe      	b.n	800113c <ADC_IRQHandler>
	...

08001140 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001144:	4b0e      	ldr	r3, [pc, #56]	@ (8001180 <HAL_Init+0x40>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a0d      	ldr	r2, [pc, #52]	@ (8001180 <HAL_Init+0x40>)
 800114a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800114e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001150:	4b0b      	ldr	r3, [pc, #44]	@ (8001180 <HAL_Init+0x40>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a0a      	ldr	r2, [pc, #40]	@ (8001180 <HAL_Init+0x40>)
 8001156:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800115a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800115c:	4b08      	ldr	r3, [pc, #32]	@ (8001180 <HAL_Init+0x40>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a07      	ldr	r2, [pc, #28]	@ (8001180 <HAL_Init+0x40>)
 8001162:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001166:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001168:	2003      	movs	r0, #3
 800116a:	f000 f94f 	bl	800140c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800116e:	2000      	movs	r0, #0
 8001170:	f000 f808 	bl	8001184 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001174:	f7ff fda2 	bl	8000cbc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	40023c00 	.word	0x40023c00

08001184 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800118c:	4b12      	ldr	r3, [pc, #72]	@ (80011d8 <HAL_InitTick+0x54>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	4b12      	ldr	r3, [pc, #72]	@ (80011dc <HAL_InitTick+0x58>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	4619      	mov	r1, r3
 8001196:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800119a:	fbb3 f3f1 	udiv	r3, r3, r1
 800119e:	fbb2 f3f3 	udiv	r3, r2, r3
 80011a2:	4618      	mov	r0, r3
 80011a4:	f000 f967 	bl	8001476 <HAL_SYSTICK_Config>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e00e      	b.n	80011d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	2b0f      	cmp	r3, #15
 80011b6:	d80a      	bhi.n	80011ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011b8:	2200      	movs	r2, #0
 80011ba:	6879      	ldr	r1, [r7, #4]
 80011bc:	f04f 30ff 	mov.w	r0, #4294967295
 80011c0:	f000 f92f 	bl	8001422 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011c4:	4a06      	ldr	r2, [pc, #24]	@ (80011e0 <HAL_InitTick+0x5c>)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011ca:	2300      	movs	r3, #0
 80011cc:	e000      	b.n	80011d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3708      	adds	r7, #8
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200000b8 	.word	0x200000b8
 80011dc:	200000c0 	.word	0x200000c0
 80011e0:	200000bc 	.word	0x200000bc

080011e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011e8:	4b06      	ldr	r3, [pc, #24]	@ (8001204 <HAL_IncTick+0x20>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <HAL_IncTick+0x24>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4413      	add	r3, r2
 80011f4:	4a04      	ldr	r2, [pc, #16]	@ (8001208 <HAL_IncTick+0x24>)
 80011f6:	6013      	str	r3, [r2, #0]
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	200000c0 	.word	0x200000c0
 8001208:	20000338 	.word	0x20000338

0800120c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  return uwTick;
 8001210:	4b03      	ldr	r3, [pc, #12]	@ (8001220 <HAL_GetTick+0x14>)
 8001212:	681b      	ldr	r3, [r3, #0]
}
 8001214:	4618      	mov	r0, r3
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	20000338 	.word	0x20000338

08001224 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800122c:	f7ff ffee 	bl	800120c <HAL_GetTick>
 8001230:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800123c:	d005      	beq.n	800124a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800123e:	4b0a      	ldr	r3, [pc, #40]	@ (8001268 <HAL_Delay+0x44>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4413      	add	r3, r2
 8001248:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800124a:	bf00      	nop
 800124c:	f7ff ffde 	bl	800120c <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	68bb      	ldr	r3, [r7, #8]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	68fa      	ldr	r2, [r7, #12]
 8001258:	429a      	cmp	r2, r3
 800125a:	d8f7      	bhi.n	800124c <HAL_Delay+0x28>
  {
  }
}
 800125c:	bf00      	nop
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	200000c0 	.word	0x200000c0

0800126c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800126c:	b480      	push	{r7}
 800126e:	b085      	sub	sp, #20
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f003 0307 	and.w	r3, r3, #7
 800127a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800127c:	4b0c      	ldr	r3, [pc, #48]	@ (80012b0 <__NVIC_SetPriorityGrouping+0x44>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001282:	68ba      	ldr	r2, [r7, #8]
 8001284:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001288:	4013      	ands	r3, r2
 800128a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001294:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800129c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800129e:	4a04      	ldr	r2, [pc, #16]	@ (80012b0 <__NVIC_SetPriorityGrouping+0x44>)
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	60d3      	str	r3, [r2, #12]
}
 80012a4:	bf00      	nop
 80012a6:	3714      	adds	r7, #20
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	e000ed00 	.word	0xe000ed00

080012b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012b8:	4b04      	ldr	r3, [pc, #16]	@ (80012cc <__NVIC_GetPriorityGrouping+0x18>)
 80012ba:	68db      	ldr	r3, [r3, #12]
 80012bc:	0a1b      	lsrs	r3, r3, #8
 80012be:	f003 0307 	and.w	r3, r3, #7
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr
 80012cc:	e000ed00 	.word	0xe000ed00

080012d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	db0b      	blt.n	80012fa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	f003 021f 	and.w	r2, r3, #31
 80012e8:	4907      	ldr	r1, [pc, #28]	@ (8001308 <__NVIC_EnableIRQ+0x38>)
 80012ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ee:	095b      	lsrs	r3, r3, #5
 80012f0:	2001      	movs	r0, #1
 80012f2:	fa00 f202 	lsl.w	r2, r0, r2
 80012f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000e100 	.word	0xe000e100

0800130c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	6039      	str	r1, [r7, #0]
 8001316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800131c:	2b00      	cmp	r3, #0
 800131e:	db0a      	blt.n	8001336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	b2da      	uxtb	r2, r3
 8001324:	490c      	ldr	r1, [pc, #48]	@ (8001358 <__NVIC_SetPriority+0x4c>)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	0112      	lsls	r2, r2, #4
 800132c:	b2d2      	uxtb	r2, r2
 800132e:	440b      	add	r3, r1
 8001330:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001334:	e00a      	b.n	800134c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	b2da      	uxtb	r2, r3
 800133a:	4908      	ldr	r1, [pc, #32]	@ (800135c <__NVIC_SetPriority+0x50>)
 800133c:	79fb      	ldrb	r3, [r7, #7]
 800133e:	f003 030f 	and.w	r3, r3, #15
 8001342:	3b04      	subs	r3, #4
 8001344:	0112      	lsls	r2, r2, #4
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	440b      	add	r3, r1
 800134a:	761a      	strb	r2, [r3, #24]
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	e000e100 	.word	0xe000e100
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001360:	b480      	push	{r7}
 8001362:	b089      	sub	sp, #36	@ 0x24
 8001364:	af00      	add	r7, sp, #0
 8001366:	60f8      	str	r0, [r7, #12]
 8001368:	60b9      	str	r1, [r7, #8]
 800136a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	f003 0307 	and.w	r3, r3, #7
 8001372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001374:	69fb      	ldr	r3, [r7, #28]
 8001376:	f1c3 0307 	rsb	r3, r3, #7
 800137a:	2b04      	cmp	r3, #4
 800137c:	bf28      	it	cs
 800137e:	2304      	movcs	r3, #4
 8001380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	3304      	adds	r3, #4
 8001386:	2b06      	cmp	r3, #6
 8001388:	d902      	bls.n	8001390 <NVIC_EncodePriority+0x30>
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	3b03      	subs	r3, #3
 800138e:	e000      	b.n	8001392 <NVIC_EncodePriority+0x32>
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001394:	f04f 32ff 	mov.w	r2, #4294967295
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	fa02 f303 	lsl.w	r3, r2, r3
 800139e:	43da      	mvns	r2, r3
 80013a0:	68bb      	ldr	r3, [r7, #8]
 80013a2:	401a      	ands	r2, r3
 80013a4:	697b      	ldr	r3, [r7, #20]
 80013a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	fa01 f303 	lsl.w	r3, r1, r3
 80013b2:	43d9      	mvns	r1, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013b8:	4313      	orrs	r3, r2
         );
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	3724      	adds	r7, #36	@ 0x24
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
	...

080013c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	3b01      	subs	r3, #1
 80013d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80013d8:	d301      	bcc.n	80013de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80013da:	2301      	movs	r3, #1
 80013dc:	e00f      	b.n	80013fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013de:	4a0a      	ldr	r2, [pc, #40]	@ (8001408 <SysTick_Config+0x40>)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	3b01      	subs	r3, #1
 80013e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80013e6:	210f      	movs	r1, #15
 80013e8:	f04f 30ff 	mov.w	r0, #4294967295
 80013ec:	f7ff ff8e 	bl	800130c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013f0:	4b05      	ldr	r3, [pc, #20]	@ (8001408 <SysTick_Config+0x40>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013f6:	4b04      	ldr	r3, [pc, #16]	@ (8001408 <SysTick_Config+0x40>)
 80013f8:	2207      	movs	r2, #7
 80013fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013fc:	2300      	movs	r3, #0
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3708      	adds	r7, #8
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	e000e010 	.word	0xe000e010

0800140c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff29 	bl	800126c <__NVIC_SetPriorityGrouping>
}
 800141a:	bf00      	nop
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001422:	b580      	push	{r7, lr}
 8001424:	b086      	sub	sp, #24
 8001426:	af00      	add	r7, sp, #0
 8001428:	4603      	mov	r3, r0
 800142a:	60b9      	str	r1, [r7, #8]
 800142c:	607a      	str	r2, [r7, #4]
 800142e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001434:	f7ff ff3e 	bl	80012b4 <__NVIC_GetPriorityGrouping>
 8001438:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800143a:	687a      	ldr	r2, [r7, #4]
 800143c:	68b9      	ldr	r1, [r7, #8]
 800143e:	6978      	ldr	r0, [r7, #20]
 8001440:	f7ff ff8e 	bl	8001360 <NVIC_EncodePriority>
 8001444:	4602      	mov	r2, r0
 8001446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800144a:	4611      	mov	r1, r2
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff ff5d 	bl	800130c <__NVIC_SetPriority>
}
 8001452:	bf00      	nop
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	4603      	mov	r3, r0
 8001462:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ff31 	bl	80012d0 <__NVIC_EnableIRQ>
}
 800146e:	bf00      	nop
 8001470:	3708      	adds	r7, #8
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}

08001476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001476:	b580      	push	{r7, lr}
 8001478:	b082      	sub	sp, #8
 800147a:	af00      	add	r7, sp, #0
 800147c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff ffa2 	bl	80013c8 <SysTick_Config>
 8001484:	4603      	mov	r3, r0
}
 8001486:	4618      	mov	r0, r3
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	@ 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
 80014aa:	e177      	b.n	800179c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014ac:	2201      	movs	r2, #1
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	f040 8166 	bne.w	8001796 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f003 0303 	and.w	r3, r3, #3
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d005      	beq.n	80014e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d130      	bne.n	8001544 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	2203      	movs	r2, #3
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	68da      	ldr	r2, [r3, #12]
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001518:	2201      	movs	r2, #1
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	43db      	mvns	r3, r3
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	091b      	lsrs	r3, r3, #4
 800152e:	f003 0201 	and.w	r2, r3, #1
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	69ba      	ldr	r2, [r7, #24]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f003 0303 	and.w	r3, r3, #3
 800154c:	2b03      	cmp	r3, #3
 800154e:	d017      	beq.n	8001580 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	2203      	movs	r2, #3
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43db      	mvns	r3, r3
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4013      	ands	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d123      	bne.n	80015d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	08da      	lsrs	r2, r3, #3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3208      	adds	r2, #8
 8001594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001598:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	f003 0307 	and.w	r3, r3, #7
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	220f      	movs	r2, #15
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4013      	ands	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	691a      	ldr	r2, [r3, #16]
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	08da      	lsrs	r2, r3, #3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3208      	adds	r2, #8
 80015ce:	69b9      	ldr	r1, [r7, #24]
 80015d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0203 	and.w	r2, r3, #3
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4313      	orrs	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80c0 	beq.w	8001796 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b66      	ldr	r3, [pc, #408]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800161e:	4a65      	ldr	r2, [pc, #404]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 8001620:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001624:	6453      	str	r3, [r2, #68]	@ 0x44
 8001626:	4b63      	ldr	r3, [pc, #396]	@ (80017b4 <HAL_GPIO_Init+0x324>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800162a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001632:	4a61      	ldr	r2, [pc, #388]	@ (80017b8 <HAL_GPIO_Init+0x328>)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f003 0303 	and.w	r3, r3, #3
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	220f      	movs	r2, #15
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4013      	ands	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a58      	ldr	r2, [pc, #352]	@ (80017bc <HAL_GPIO_Init+0x32c>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d037      	beq.n	80016ce <HAL_GPIO_Init+0x23e>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a57      	ldr	r2, [pc, #348]	@ (80017c0 <HAL_GPIO_Init+0x330>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d031      	beq.n	80016ca <HAL_GPIO_Init+0x23a>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a56      	ldr	r2, [pc, #344]	@ (80017c4 <HAL_GPIO_Init+0x334>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d02b      	beq.n	80016c6 <HAL_GPIO_Init+0x236>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a55      	ldr	r2, [pc, #340]	@ (80017c8 <HAL_GPIO_Init+0x338>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d025      	beq.n	80016c2 <HAL_GPIO_Init+0x232>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a54      	ldr	r2, [pc, #336]	@ (80017cc <HAL_GPIO_Init+0x33c>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d01f      	beq.n	80016be <HAL_GPIO_Init+0x22e>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a53      	ldr	r2, [pc, #332]	@ (80017d0 <HAL_GPIO_Init+0x340>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d019      	beq.n	80016ba <HAL_GPIO_Init+0x22a>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a52      	ldr	r2, [pc, #328]	@ (80017d4 <HAL_GPIO_Init+0x344>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d013      	beq.n	80016b6 <HAL_GPIO_Init+0x226>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a51      	ldr	r2, [pc, #324]	@ (80017d8 <HAL_GPIO_Init+0x348>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d00d      	beq.n	80016b2 <HAL_GPIO_Init+0x222>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a50      	ldr	r2, [pc, #320]	@ (80017dc <HAL_GPIO_Init+0x34c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d007      	beq.n	80016ae <HAL_GPIO_Init+0x21e>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a4f      	ldr	r2, [pc, #316]	@ (80017e0 <HAL_GPIO_Init+0x350>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d101      	bne.n	80016aa <HAL_GPIO_Init+0x21a>
 80016a6:	2309      	movs	r3, #9
 80016a8:	e012      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016aa:	230a      	movs	r3, #10
 80016ac:	e010      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016ae:	2308      	movs	r3, #8
 80016b0:	e00e      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016b2:	2307      	movs	r3, #7
 80016b4:	e00c      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016b6:	2306      	movs	r3, #6
 80016b8:	e00a      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016ba:	2305      	movs	r3, #5
 80016bc:	e008      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016be:	2304      	movs	r3, #4
 80016c0:	e006      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016c2:	2303      	movs	r3, #3
 80016c4:	e004      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016c6:	2302      	movs	r3, #2
 80016c8:	e002      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016ca:	2301      	movs	r3, #1
 80016cc:	e000      	b.n	80016d0 <HAL_GPIO_Init+0x240>
 80016ce:	2300      	movs	r3, #0
 80016d0:	69fa      	ldr	r2, [r7, #28]
 80016d2:	f002 0203 	and.w	r2, r2, #3
 80016d6:	0092      	lsls	r2, r2, #2
 80016d8:	4093      	lsls	r3, r2
 80016da:	69ba      	ldr	r2, [r7, #24]
 80016dc:	4313      	orrs	r3, r2
 80016de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016e0:	4935      	ldr	r1, [pc, #212]	@ (80017b8 <HAL_GPIO_Init+0x328>)
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	089b      	lsrs	r3, r3, #2
 80016e6:	3302      	adds	r3, #2
 80016e8:	69ba      	ldr	r2, [r7, #24]
 80016ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016ee:	4b3d      	ldr	r3, [pc, #244]	@ (80017e4 <HAL_GPIO_Init+0x354>)
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	43db      	mvns	r3, r3
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4013      	ands	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d003      	beq.n	8001712 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	693b      	ldr	r3, [r7, #16]
 800170e:	4313      	orrs	r3, r2
 8001710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001712:	4a34      	ldr	r2, [pc, #208]	@ (80017e4 <HAL_GPIO_Init+0x354>)
 8001714:	69bb      	ldr	r3, [r7, #24]
 8001716:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001718:	4b32      	ldr	r3, [pc, #200]	@ (80017e4 <HAL_GPIO_Init+0x354>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	43db      	mvns	r3, r3
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001730:	2b00      	cmp	r3, #0
 8001732:	d003      	beq.n	800173c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	4313      	orrs	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800173c:	4a29      	ldr	r2, [pc, #164]	@ (80017e4 <HAL_GPIO_Init+0x354>)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001742:	4b28      	ldr	r3, [pc, #160]	@ (80017e4 <HAL_GPIO_Init+0x354>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	43db      	mvns	r3, r3
 800174c:	69ba      	ldr	r2, [r7, #24]
 800174e:	4013      	ands	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175a:	2b00      	cmp	r3, #0
 800175c:	d003      	beq.n	8001766 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	693b      	ldr	r3, [r7, #16]
 8001762:	4313      	orrs	r3, r2
 8001764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001766:	4a1f      	ldr	r2, [pc, #124]	@ (80017e4 <HAL_GPIO_Init+0x354>)
 8001768:	69bb      	ldr	r3, [r7, #24]
 800176a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800176c:	4b1d      	ldr	r3, [pc, #116]	@ (80017e4 <HAL_GPIO_Init+0x354>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	43db      	mvns	r3, r3
 8001776:	69ba      	ldr	r2, [r7, #24]
 8001778:	4013      	ands	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	693b      	ldr	r3, [r7, #16]
 800178c:	4313      	orrs	r3, r2
 800178e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001790:	4a14      	ldr	r2, [pc, #80]	@ (80017e4 <HAL_GPIO_Init+0x354>)
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3301      	adds	r3, #1
 800179a:	61fb      	str	r3, [r7, #28]
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	2b0f      	cmp	r3, #15
 80017a0:	f67f ae84 	bls.w	80014ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017a4:	bf00      	nop
 80017a6:	bf00      	nop
 80017a8:	3724      	adds	r7, #36	@ 0x24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40013800 	.word	0x40013800
 80017bc:	40020000 	.word	0x40020000
 80017c0:	40020400 	.word	0x40020400
 80017c4:	40020800 	.word	0x40020800
 80017c8:	40020c00 	.word	0x40020c00
 80017cc:	40021000 	.word	0x40021000
 80017d0:	40021400 	.word	0x40021400
 80017d4:	40021800 	.word	0x40021800
 80017d8:	40021c00 	.word	0x40021c00
 80017dc:	40022000 	.word	0x40022000
 80017e0:	40022400 	.word	0x40022400
 80017e4:	40013c00 	.word	0x40013c00

080017e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b085      	sub	sp, #20
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	691a      	ldr	r2, [r3, #16]
 80017f8:	887b      	ldrh	r3, [r7, #2]
 80017fa:	4013      	ands	r3, r2
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d002      	beq.n	8001806 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001800:	2301      	movs	r3, #1
 8001802:	73fb      	strb	r3, [r7, #15]
 8001804:	e001      	b.n	800180a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001806:	2300      	movs	r3, #0
 8001808:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800180a:	7bfb      	ldrb	r3, [r7, #15]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	807b      	strh	r3, [r7, #2]
 8001824:	4613      	mov	r3, r2
 8001826:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001828:	787b      	ldrb	r3, [r7, #1]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d003      	beq.n	8001836 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800182e:	887a      	ldrh	r2, [r7, #2]
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001834:	e003      	b.n	800183e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001836:	887b      	ldrh	r3, [r7, #2]
 8001838:	041a      	lsls	r2, r3, #16
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	619a      	str	r2, [r3, #24]
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
	...

0800184c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	4603      	mov	r3, r0
 8001854:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001856:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001858:	695a      	ldr	r2, [r3, #20]
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	4013      	ands	r3, r2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d006      	beq.n	8001870 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001862:	4a05      	ldr	r2, [pc, #20]	@ (8001878 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001868:	88fb      	ldrh	r3, [r7, #6]
 800186a:	4618      	mov	r0, r3
 800186c:	f7fe ff34 	bl	80006d8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001870:	bf00      	nop
 8001872:	3708      	adds	r7, #8
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40013c00 	.word	0x40013c00

0800187c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d101      	bne.n	800188e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e267      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	2b00      	cmp	r3, #0
 8001898:	d075      	beq.n	8001986 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800189a:	4b88      	ldr	r3, [pc, #544]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	f003 030c 	and.w	r3, r3, #12
 80018a2:	2b04      	cmp	r3, #4
 80018a4:	d00c      	beq.n	80018c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018a6:	4b85      	ldr	r3, [pc, #532]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d112      	bne.n	80018d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018b2:	4b82      	ldr	r3, [pc, #520]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018be:	d10b      	bne.n	80018d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c0:	4b7e      	ldr	r3, [pc, #504]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d05b      	beq.n	8001984 <HAL_RCC_OscConfig+0x108>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d157      	bne.n	8001984 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e242      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80018e0:	d106      	bne.n	80018f0 <HAL_RCC_OscConfig+0x74>
 80018e2:	4b76      	ldr	r3, [pc, #472]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a75      	ldr	r2, [pc, #468]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80018e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	e01d      	b.n	800192c <HAL_RCC_OscConfig+0xb0>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80018f8:	d10c      	bne.n	8001914 <HAL_RCC_OscConfig+0x98>
 80018fa:	4b70      	ldr	r3, [pc, #448]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4a6f      	ldr	r2, [pc, #444]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001904:	6013      	str	r3, [r2, #0]
 8001906:	4b6d      	ldr	r3, [pc, #436]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a6c      	ldr	r2, [pc, #432]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 800190c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001910:	6013      	str	r3, [r2, #0]
 8001912:	e00b      	b.n	800192c <HAL_RCC_OscConfig+0xb0>
 8001914:	4b69      	ldr	r3, [pc, #420]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a68      	ldr	r2, [pc, #416]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 800191a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800191e:	6013      	str	r3, [r2, #0]
 8001920:	4b66      	ldr	r3, [pc, #408]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4a65      	ldr	r2, [pc, #404]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001926:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800192a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d013      	beq.n	800195c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001934:	f7ff fc6a 	bl	800120c <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800193c:	f7ff fc66 	bl	800120c <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b64      	cmp	r3, #100	@ 0x64
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e207      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800194e:	4b5b      	ldr	r3, [pc, #364]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d0f0      	beq.n	800193c <HAL_RCC_OscConfig+0xc0>
 800195a:	e014      	b.n	8001986 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800195c:	f7ff fc56 	bl	800120c <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001964:	f7ff fc52 	bl	800120c <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b64      	cmp	r3, #100	@ 0x64
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e1f3      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001976:	4b51      	ldr	r3, [pc, #324]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d1f0      	bne.n	8001964 <HAL_RCC_OscConfig+0xe8>
 8001982:	e000      	b.n	8001986 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001984:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f003 0302 	and.w	r3, r3, #2
 800198e:	2b00      	cmp	r3, #0
 8001990:	d063      	beq.n	8001a5a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001992:	4b4a      	ldr	r3, [pc, #296]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 030c 	and.w	r3, r3, #12
 800199a:	2b00      	cmp	r3, #0
 800199c:	d00b      	beq.n	80019b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800199e:	4b47      	ldr	r3, [pc, #284]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80019a6:	2b08      	cmp	r3, #8
 80019a8:	d11c      	bne.n	80019e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019aa:	4b44      	ldr	r3, [pc, #272]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d116      	bne.n	80019e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019b6:	4b41      	ldr	r3, [pc, #260]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 0302 	and.w	r3, r3, #2
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d005      	beq.n	80019ce <HAL_RCC_OscConfig+0x152>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	2b01      	cmp	r3, #1
 80019c8:	d001      	beq.n	80019ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e1c7      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019ce:	4b3b      	ldr	r3, [pc, #236]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	691b      	ldr	r3, [r3, #16]
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	4937      	ldr	r1, [pc, #220]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 80019de:	4313      	orrs	r3, r2
 80019e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e2:	e03a      	b.n	8001a5a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d020      	beq.n	8001a2e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019ec:	4b34      	ldr	r3, [pc, #208]	@ (8001ac0 <HAL_RCC_OscConfig+0x244>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f2:	f7ff fc0b 	bl	800120c <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f8:	e008      	b.n	8001a0c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019fa:	f7ff fc07 	bl	800120c <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	2b02      	cmp	r3, #2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e1a8      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a0c:	4b2b      	ldr	r3, [pc, #172]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d0f0      	beq.n	80019fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a18:	4b28      	ldr	r3, [pc, #160]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	691b      	ldr	r3, [r3, #16]
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	4925      	ldr	r1, [pc, #148]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001a28:	4313      	orrs	r3, r2
 8001a2a:	600b      	str	r3, [r1, #0]
 8001a2c:	e015      	b.n	8001a5a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a2e:	4b24      	ldr	r3, [pc, #144]	@ (8001ac0 <HAL_RCC_OscConfig+0x244>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a34:	f7ff fbea 	bl	800120c <HAL_GetTick>
 8001a38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a3a:	e008      	b.n	8001a4e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a3c:	f7ff fbe6 	bl	800120c <HAL_GetTick>
 8001a40:	4602      	mov	r2, r0
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	2b02      	cmp	r3, #2
 8001a48:	d901      	bls.n	8001a4e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	e187      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a4e:	4b1b      	ldr	r3, [pc, #108]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d1f0      	bne.n	8001a3c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0308 	and.w	r3, r3, #8
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d036      	beq.n	8001ad4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	695b      	ldr	r3, [r3, #20]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d016      	beq.n	8001a9c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a6e:	4b15      	ldr	r3, [pc, #84]	@ (8001ac4 <HAL_RCC_OscConfig+0x248>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a74:	f7ff fbca 	bl	800120c <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a7c:	f7ff fbc6 	bl	800120c <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e167      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001abc <HAL_RCC_OscConfig+0x240>)
 8001a90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f0      	beq.n	8001a7c <HAL_RCC_OscConfig+0x200>
 8001a9a:	e01b      	b.n	8001ad4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a9c:	4b09      	ldr	r3, [pc, #36]	@ (8001ac4 <HAL_RCC_OscConfig+0x248>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa2:	f7ff fbb3 	bl	800120c <HAL_GetTick>
 8001aa6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001aa8:	e00e      	b.n	8001ac8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aaa:	f7ff fbaf 	bl	800120c <HAL_GetTick>
 8001aae:	4602      	mov	r2, r0
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b02      	cmp	r3, #2
 8001ab6:	d907      	bls.n	8001ac8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e150      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
 8001abc:	40023800 	.word	0x40023800
 8001ac0:	42470000 	.word	0x42470000
 8001ac4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ac8:	4b88      	ldr	r3, [pc, #544]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001aca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001acc:	f003 0302 	and.w	r3, r3, #2
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1ea      	bne.n	8001aaa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f003 0304 	and.w	r3, r3, #4
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	f000 8097 	beq.w	8001c10 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ae6:	4b81      	ldr	r3, [pc, #516]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d10f      	bne.n	8001b12 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001af2:	2300      	movs	r3, #0
 8001af4:	60bb      	str	r3, [r7, #8]
 8001af6:	4b7d      	ldr	r3, [pc, #500]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afa:	4a7c      	ldr	r2, [pc, #496]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001afc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b02:	4b7a      	ldr	r3, [pc, #488]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b0a:	60bb      	str	r3, [r7, #8]
 8001b0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b12:	4b77      	ldr	r3, [pc, #476]	@ (8001cf0 <HAL_RCC_OscConfig+0x474>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d118      	bne.n	8001b50 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b1e:	4b74      	ldr	r3, [pc, #464]	@ (8001cf0 <HAL_RCC_OscConfig+0x474>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a73      	ldr	r2, [pc, #460]	@ (8001cf0 <HAL_RCC_OscConfig+0x474>)
 8001b24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b2a:	f7ff fb6f 	bl	800120c <HAL_GetTick>
 8001b2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b30:	e008      	b.n	8001b44 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b32:	f7ff fb6b 	bl	800120c <HAL_GetTick>
 8001b36:	4602      	mov	r2, r0
 8001b38:	693b      	ldr	r3, [r7, #16]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	2b02      	cmp	r3, #2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e10c      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b44:	4b6a      	ldr	r3, [pc, #424]	@ (8001cf0 <HAL_RCC_OscConfig+0x474>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0f0      	beq.n	8001b32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	d106      	bne.n	8001b66 <HAL_RCC_OscConfig+0x2ea>
 8001b58:	4b64      	ldr	r3, [pc, #400]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b5c:	4a63      	ldr	r2, [pc, #396]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b5e:	f043 0301 	orr.w	r3, r3, #1
 8001b62:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b64:	e01c      	b.n	8001ba0 <HAL_RCC_OscConfig+0x324>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	2b05      	cmp	r3, #5
 8001b6c:	d10c      	bne.n	8001b88 <HAL_RCC_OscConfig+0x30c>
 8001b6e:	4b5f      	ldr	r3, [pc, #380]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b72:	4a5e      	ldr	r2, [pc, #376]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b74:	f043 0304 	orr.w	r3, r3, #4
 8001b78:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b7a:	4b5c      	ldr	r3, [pc, #368]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b7e:	4a5b      	ldr	r2, [pc, #364]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b86:	e00b      	b.n	8001ba0 <HAL_RCC_OscConfig+0x324>
 8001b88:	4b58      	ldr	r3, [pc, #352]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b8c:	4a57      	ldr	r2, [pc, #348]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b8e:	f023 0301 	bic.w	r3, r3, #1
 8001b92:	6713      	str	r3, [r2, #112]	@ 0x70
 8001b94:	4b55      	ldr	r3, [pc, #340]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b98:	4a54      	ldr	r2, [pc, #336]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001b9a:	f023 0304 	bic.w	r3, r3, #4
 8001b9e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d015      	beq.n	8001bd4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba8:	f7ff fb30 	bl	800120c <HAL_GetTick>
 8001bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bae:	e00a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bb0:	f7ff fb2c 	bl	800120c <HAL_GetTick>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	1ad3      	subs	r3, r2, r3
 8001bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e0cb      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bc6:	4b49      	ldr	r3, [pc, #292]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001bc8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d0ee      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x334>
 8001bd2:	e014      	b.n	8001bfe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bd4:	f7ff fb1a 	bl	800120c <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bda:	e00a      	b.n	8001bf2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bdc:	f7ff fb16 	bl	800120c <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d901      	bls.n	8001bf2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e0b5      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001bf2:	4b3e      	ldr	r3, [pc, #248]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bf6:	f003 0302 	and.w	r3, r3, #2
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d1ee      	bne.n	8001bdc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bfe:	7dfb      	ldrb	r3, [r7, #23]
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d105      	bne.n	8001c10 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c04:	4b39      	ldr	r3, [pc, #228]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c08:	4a38      	ldr	r2, [pc, #224]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001c0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c0e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	f000 80a1 	beq.w	8001d5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c1a:	4b34      	ldr	r3, [pc, #208]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f003 030c 	and.w	r3, r3, #12
 8001c22:	2b08      	cmp	r3, #8
 8001c24:	d05c      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d141      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c2e:	4b31      	ldr	r3, [pc, #196]	@ (8001cf4 <HAL_RCC_OscConfig+0x478>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c34:	f7ff faea 	bl	800120c <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c3a:	e008      	b.n	8001c4e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c3c:	f7ff fae6 	bl	800120c <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d901      	bls.n	8001c4e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e087      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c4e:	4b27      	ldr	r3, [pc, #156]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d1f0      	bne.n	8001c3c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	69da      	ldr	r2, [r3, #28]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a1b      	ldr	r3, [r3, #32]
 8001c62:	431a      	orrs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c68:	019b      	lsls	r3, r3, #6
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c70:	085b      	lsrs	r3, r3, #1
 8001c72:	3b01      	subs	r3, #1
 8001c74:	041b      	lsls	r3, r3, #16
 8001c76:	431a      	orrs	r2, r3
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c7c:	061b      	lsls	r3, r3, #24
 8001c7e:	491b      	ldr	r1, [pc, #108]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001c80:	4313      	orrs	r3, r2
 8001c82:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c84:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf4 <HAL_RCC_OscConfig+0x478>)
 8001c86:	2201      	movs	r2, #1
 8001c88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c8a:	f7ff fabf 	bl	800120c <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c92:	f7ff fabb 	bl	800120c <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e05c      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ca4:	4b11      	ldr	r3, [pc, #68]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x416>
 8001cb0:	e054      	b.n	8001d5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb2:	4b10      	ldr	r3, [pc, #64]	@ (8001cf4 <HAL_RCC_OscConfig+0x478>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cb8:	f7ff faa8 	bl	800120c <HAL_GetTick>
 8001cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cc0:	f7ff faa4 	bl	800120c <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e045      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cd2:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <HAL_RCC_OscConfig+0x470>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1f0      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x444>
 8001cde:	e03d      	b.n	8001d5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d107      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e038      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
 8001cec:	40023800 	.word	0x40023800
 8001cf0:	40007000 	.word	0x40007000
 8001cf4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d68 <HAL_RCC_OscConfig+0x4ec>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	699b      	ldr	r3, [r3, #24]
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d028      	beq.n	8001d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d10:	429a      	cmp	r2, r3
 8001d12:	d121      	bne.n	8001d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d11a      	bne.n	8001d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001d28:	4013      	ands	r3, r2
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d111      	bne.n	8001d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d3e:	085b      	lsrs	r3, r3, #1
 8001d40:	3b01      	subs	r3, #1
 8001d42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d107      	bne.n	8001d58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d001      	beq.n	8001d5c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e000      	b.n	8001d5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001d5c:	2300      	movs	r3, #0
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023800 	.word	0x40023800

08001d6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
 8001d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d101      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	e0cc      	b.n	8001f1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d80:	4b68      	ldr	r3, [pc, #416]	@ (8001f24 <HAL_RCC_ClockConfig+0x1b8>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 030f 	and.w	r3, r3, #15
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	d90c      	bls.n	8001da8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8e:	4b65      	ldr	r3, [pc, #404]	@ (8001f24 <HAL_RCC_ClockConfig+0x1b8>)
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	b2d2      	uxtb	r2, r2
 8001d94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d96:	4b63      	ldr	r3, [pc, #396]	@ (8001f24 <HAL_RCC_ClockConfig+0x1b8>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 030f 	and.w	r3, r3, #15
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d001      	beq.n	8001da8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e0b8      	b.n	8001f1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f003 0302 	and.w	r3, r3, #2
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d020      	beq.n	8001df6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f003 0304 	and.w	r3, r3, #4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d005      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dc0:	4b59      	ldr	r3, [pc, #356]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	4a58      	ldr	r2, [pc, #352]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001dca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0308 	and.w	r3, r3, #8
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d005      	beq.n	8001de4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dd8:	4b53      	ldr	r3, [pc, #332]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	4a52      	ldr	r2, [pc, #328]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001dde:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001de2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001de4:	4b50      	ldr	r3, [pc, #320]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	494d      	ldr	r1, [pc, #308]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001df2:	4313      	orrs	r3, r2
 8001df4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d044      	beq.n	8001e8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d107      	bne.n	8001e1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0a:	4b47      	ldr	r3, [pc, #284]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d119      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e07f      	b.n	8001f1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	2b02      	cmp	r3, #2
 8001e20:	d003      	beq.n	8001e2a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e26:	2b03      	cmp	r3, #3
 8001e28:	d107      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e2a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d109      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e06f      	b.n	8001f1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e3a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d101      	bne.n	8001e4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e067      	b.n	8001f1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e4a:	4b37      	ldr	r3, [pc, #220]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f023 0203 	bic.w	r2, r3, #3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	4934      	ldr	r1, [pc, #208]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e5c:	f7ff f9d6 	bl	800120c <HAL_GetTick>
 8001e60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e62:	e00a      	b.n	8001e7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e64:	f7ff f9d2 	bl	800120c <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e04f      	b.n	8001f1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7a:	4b2b      	ldr	r3, [pc, #172]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 020c 	and.w	r2, r3, #12
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	d1eb      	bne.n	8001e64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e8c:	4b25      	ldr	r3, [pc, #148]	@ (8001f24 <HAL_RCC_ClockConfig+0x1b8>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 030f 	and.w	r3, r3, #15
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	429a      	cmp	r2, r3
 8001e98:	d20c      	bcs.n	8001eb4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e9a:	4b22      	ldr	r3, [pc, #136]	@ (8001f24 <HAL_RCC_ClockConfig+0x1b8>)
 8001e9c:	683a      	ldr	r2, [r7, #0]
 8001e9e:	b2d2      	uxtb	r2, r2
 8001ea0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ea2:	4b20      	ldr	r3, [pc, #128]	@ (8001f24 <HAL_RCC_ClockConfig+0x1b8>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 030f 	and.w	r3, r3, #15
 8001eaa:	683a      	ldr	r2, [r7, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d001      	beq.n	8001eb4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e032      	b.n	8001f1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f003 0304 	and.w	r3, r3, #4
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d008      	beq.n	8001ed2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ec0:	4b19      	ldr	r3, [pc, #100]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec2:	689b      	ldr	r3, [r3, #8]
 8001ec4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	4916      	ldr	r1, [pc, #88]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0308 	and.w	r3, r3, #8
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d009      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ede:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	691b      	ldr	r3, [r3, #16]
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	490e      	ldr	r1, [pc, #56]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ef2:	f000 f821 	bl	8001f38 <HAL_RCC_GetSysClockFreq>
 8001ef6:	4602      	mov	r2, r0
 8001ef8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f28 <HAL_RCC_ClockConfig+0x1bc>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	091b      	lsrs	r3, r3, #4
 8001efe:	f003 030f 	and.w	r3, r3, #15
 8001f02:	490a      	ldr	r1, [pc, #40]	@ (8001f2c <HAL_RCC_ClockConfig+0x1c0>)
 8001f04:	5ccb      	ldrb	r3, [r1, r3]
 8001f06:	fa22 f303 	lsr.w	r3, r2, r3
 8001f0a:	4a09      	ldr	r2, [pc, #36]	@ (8001f30 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001f0e:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <HAL_RCC_ClockConfig+0x1c8>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff f936 	bl	8001184 <HAL_InitTick>

  return HAL_OK;
 8001f18:	2300      	movs	r3, #0
}
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3710      	adds	r7, #16
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40023c00 	.word	0x40023c00
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	08007208 	.word	0x08007208
 8001f30:	200000b8 	.word	0x200000b8
 8001f34:	200000bc 	.word	0x200000bc

08001f38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f3c:	b094      	sub	sp, #80	@ 0x50
 8001f3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001f40:	2300      	movs	r3, #0
 8001f42:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001f44:	2300      	movs	r3, #0
 8001f46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f50:	4b79      	ldr	r3, [pc, #484]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	f003 030c 	and.w	r3, r3, #12
 8001f58:	2b08      	cmp	r3, #8
 8001f5a:	d00d      	beq.n	8001f78 <HAL_RCC_GetSysClockFreq+0x40>
 8001f5c:	2b08      	cmp	r3, #8
 8001f5e:	f200 80e1 	bhi.w	8002124 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d002      	beq.n	8001f6c <HAL_RCC_GetSysClockFreq+0x34>
 8001f66:	2b04      	cmp	r3, #4
 8001f68:	d003      	beq.n	8001f72 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f6a:	e0db      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f6c:	4b73      	ldr	r3, [pc, #460]	@ (800213c <HAL_RCC_GetSysClockFreq+0x204>)
 8001f6e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f70:	e0db      	b.n	800212a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f72:	4b73      	ldr	r3, [pc, #460]	@ (8002140 <HAL_RCC_GetSysClockFreq+0x208>)
 8001f74:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001f76:	e0d8      	b.n	800212a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f78:	4b6f      	ldr	r3, [pc, #444]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f80:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f82:	4b6d      	ldr	r3, [pc, #436]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d063      	beq.n	8002056 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f8e:	4b6a      	ldr	r3, [pc, #424]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	099b      	lsrs	r3, r3, #6
 8001f94:	2200      	movs	r2, #0
 8001f96:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001f98:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001f9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001fa0:	633b      	str	r3, [r7, #48]	@ 0x30
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	637b      	str	r3, [r7, #52]	@ 0x34
 8001fa6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001faa:	4622      	mov	r2, r4
 8001fac:	462b      	mov	r3, r5
 8001fae:	f04f 0000 	mov.w	r0, #0
 8001fb2:	f04f 0100 	mov.w	r1, #0
 8001fb6:	0159      	lsls	r1, r3, #5
 8001fb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fbc:	0150      	lsls	r0, r2, #5
 8001fbe:	4602      	mov	r2, r0
 8001fc0:	460b      	mov	r3, r1
 8001fc2:	4621      	mov	r1, r4
 8001fc4:	1a51      	subs	r1, r2, r1
 8001fc6:	6139      	str	r1, [r7, #16]
 8001fc8:	4629      	mov	r1, r5
 8001fca:	eb63 0301 	sbc.w	r3, r3, r1
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	f04f 0200 	mov.w	r2, #0
 8001fd4:	f04f 0300 	mov.w	r3, #0
 8001fd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001fdc:	4659      	mov	r1, fp
 8001fde:	018b      	lsls	r3, r1, #6
 8001fe0:	4651      	mov	r1, sl
 8001fe2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fe6:	4651      	mov	r1, sl
 8001fe8:	018a      	lsls	r2, r1, #6
 8001fea:	4651      	mov	r1, sl
 8001fec:	ebb2 0801 	subs.w	r8, r2, r1
 8001ff0:	4659      	mov	r1, fp
 8001ff2:	eb63 0901 	sbc.w	r9, r3, r1
 8001ff6:	f04f 0200 	mov.w	r2, #0
 8001ffa:	f04f 0300 	mov.w	r3, #0
 8001ffe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002002:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002006:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800200a:	4690      	mov	r8, r2
 800200c:	4699      	mov	r9, r3
 800200e:	4623      	mov	r3, r4
 8002010:	eb18 0303 	adds.w	r3, r8, r3
 8002014:	60bb      	str	r3, [r7, #8]
 8002016:	462b      	mov	r3, r5
 8002018:	eb49 0303 	adc.w	r3, r9, r3
 800201c:	60fb      	str	r3, [r7, #12]
 800201e:	f04f 0200 	mov.w	r2, #0
 8002022:	f04f 0300 	mov.w	r3, #0
 8002026:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800202a:	4629      	mov	r1, r5
 800202c:	024b      	lsls	r3, r1, #9
 800202e:	4621      	mov	r1, r4
 8002030:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002034:	4621      	mov	r1, r4
 8002036:	024a      	lsls	r2, r1, #9
 8002038:	4610      	mov	r0, r2
 800203a:	4619      	mov	r1, r3
 800203c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800203e:	2200      	movs	r2, #0
 8002040:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002042:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002044:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002048:	f7fe f97a 	bl	8000340 <__aeabi_uldivmod>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4613      	mov	r3, r2
 8002052:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002054:	e058      	b.n	8002108 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002056:	4b38      	ldr	r3, [pc, #224]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x200>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	099b      	lsrs	r3, r3, #6
 800205c:	2200      	movs	r2, #0
 800205e:	4618      	mov	r0, r3
 8002060:	4611      	mov	r1, r2
 8002062:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002066:	623b      	str	r3, [r7, #32]
 8002068:	2300      	movs	r3, #0
 800206a:	627b      	str	r3, [r7, #36]	@ 0x24
 800206c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002070:	4642      	mov	r2, r8
 8002072:	464b      	mov	r3, r9
 8002074:	f04f 0000 	mov.w	r0, #0
 8002078:	f04f 0100 	mov.w	r1, #0
 800207c:	0159      	lsls	r1, r3, #5
 800207e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002082:	0150      	lsls	r0, r2, #5
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4641      	mov	r1, r8
 800208a:	ebb2 0a01 	subs.w	sl, r2, r1
 800208e:	4649      	mov	r1, r9
 8002090:	eb63 0b01 	sbc.w	fp, r3, r1
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	f04f 0300 	mov.w	r3, #0
 800209c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80020a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80020a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80020a8:	ebb2 040a 	subs.w	r4, r2, sl
 80020ac:	eb63 050b 	sbc.w	r5, r3, fp
 80020b0:	f04f 0200 	mov.w	r2, #0
 80020b4:	f04f 0300 	mov.w	r3, #0
 80020b8:	00eb      	lsls	r3, r5, #3
 80020ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020be:	00e2      	lsls	r2, r4, #3
 80020c0:	4614      	mov	r4, r2
 80020c2:	461d      	mov	r5, r3
 80020c4:	4643      	mov	r3, r8
 80020c6:	18e3      	adds	r3, r4, r3
 80020c8:	603b      	str	r3, [r7, #0]
 80020ca:	464b      	mov	r3, r9
 80020cc:	eb45 0303 	adc.w	r3, r5, r3
 80020d0:	607b      	str	r3, [r7, #4]
 80020d2:	f04f 0200 	mov.w	r2, #0
 80020d6:	f04f 0300 	mov.w	r3, #0
 80020da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020de:	4629      	mov	r1, r5
 80020e0:	028b      	lsls	r3, r1, #10
 80020e2:	4621      	mov	r1, r4
 80020e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80020e8:	4621      	mov	r1, r4
 80020ea:	028a      	lsls	r2, r1, #10
 80020ec:	4610      	mov	r0, r2
 80020ee:	4619      	mov	r1, r3
 80020f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80020f2:	2200      	movs	r2, #0
 80020f4:	61bb      	str	r3, [r7, #24]
 80020f6:	61fa      	str	r2, [r7, #28]
 80020f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020fc:	f7fe f920 	bl	8000340 <__aeabi_uldivmod>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4613      	mov	r3, r2
 8002106:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002108:	4b0b      	ldr	r3, [pc, #44]	@ (8002138 <HAL_RCC_GetSysClockFreq+0x200>)
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	0c1b      	lsrs	r3, r3, #16
 800210e:	f003 0303 	and.w	r3, r3, #3
 8002112:	3301      	adds	r3, #1
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002118:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800211a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800211c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002120:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002122:	e002      	b.n	800212a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002124:	4b05      	ldr	r3, [pc, #20]	@ (800213c <HAL_RCC_GetSysClockFreq+0x204>)
 8002126:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002128:	bf00      	nop
    }
  }
  return sysclockfreq;
 800212a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800212c:	4618      	mov	r0, r3
 800212e:	3750      	adds	r7, #80	@ 0x50
 8002130:	46bd      	mov	sp, r7
 8002132:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002136:	bf00      	nop
 8002138:	40023800 	.word	0x40023800
 800213c:	00f42400 	.word	0x00f42400
 8002140:	007a1200 	.word	0x007a1200

08002144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002148:	4b03      	ldr	r3, [pc, #12]	@ (8002158 <HAL_RCC_GetHCLKFreq+0x14>)
 800214a:	681b      	ldr	r3, [r3, #0]
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	200000b8 	.word	0x200000b8

0800215c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002160:	f7ff fff0 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 8002164:	4602      	mov	r2, r0
 8002166:	4b05      	ldr	r3, [pc, #20]	@ (800217c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	0a9b      	lsrs	r3, r3, #10
 800216c:	f003 0307 	and.w	r3, r3, #7
 8002170:	4903      	ldr	r1, [pc, #12]	@ (8002180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002172:	5ccb      	ldrb	r3, [r1, r3]
 8002174:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002178:	4618      	mov	r0, r3
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40023800 	.word	0x40023800
 8002180:	08007218 	.word	0x08007218

08002184 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002188:	f7ff ffdc 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 800218c:	4602      	mov	r2, r0
 800218e:	4b05      	ldr	r3, [pc, #20]	@ (80021a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	0b5b      	lsrs	r3, r3, #13
 8002194:	f003 0307 	and.w	r3, r3, #7
 8002198:	4903      	ldr	r1, [pc, #12]	@ (80021a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800219a:	5ccb      	ldrb	r3, [r1, r3]
 800219c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	bd80      	pop	{r7, pc}
 80021a4:	40023800 	.word	0x40023800
 80021a8:	08007218 	.word	0x08007218

080021ac <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d101      	bne.n	80021be <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80021ba:	2301      	movs	r3, #1
 80021bc:	e01c      	b.n	80021f8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	795b      	ldrb	r3, [r3, #5]
 80021c2:	b2db      	uxtb	r3, r3
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d105      	bne.n	80021d4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7fe fd9c 	bl	8000d0c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2202      	movs	r2, #2
 80021d8:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f042 0204 	orr.w	r2, r2, #4
 80021e8:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2201      	movs	r2, #1
 80021ee:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}

08002200 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b084      	sub	sp, #16
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800220a:	2300      	movs	r3, #0
 800220c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	791b      	ldrb	r3, [r3, #4]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d101      	bne.n	800221a <HAL_RNG_GenerateRandomNumber+0x1a>
 8002216:	2302      	movs	r3, #2
 8002218:	e044      	b.n	80022a4 <HAL_RNG_GenerateRandomNumber+0xa4>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	795b      	ldrb	r3, [r3, #5]
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b01      	cmp	r3, #1
 8002228:	d133      	bne.n	8002292 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2202      	movs	r2, #2
 800222e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002230:	f7fe ffec 	bl	800120c <HAL_GetTick>
 8002234:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002236:	e018      	b.n	800226a <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8002238:	f7fe ffe8 	bl	800120c <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d911      	bls.n	800226a <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b01      	cmp	r3, #1
 8002252:	d00a      	beq.n	800226a <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2201      	movs	r2, #1
 8002258:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2202      	movs	r2, #2
 800225e:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8002266:	2301      	movs	r3, #1
 8002268:	e01c      	b.n	80022a4 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b01      	cmp	r3, #1
 8002276:	d1df      	bne.n	8002238 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	689a      	ldr	r2, [r3, #8]
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68da      	ldr	r2, [r3, #12]
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2201      	movs	r2, #1
 800228e:	715a      	strb	r2, [r3, #5]
 8002290:	e004      	b.n	800229c <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2204      	movs	r2, #4
 8002296:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	2200      	movs	r2, #0
 80022a0:	711a      	strb	r2, [r3, #4]

  return status;
 80022a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e07b      	b.n	80023b6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d108      	bne.n	80022d8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80022ce:	d009      	beq.n	80022e4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2200      	movs	r2, #0
 80022d4:	61da      	str	r2, [r3, #28]
 80022d6:	e005      	b.n	80022e4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d106      	bne.n	8002304 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f7fe fd26 	bl	8000d50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2202      	movs	r2, #2
 8002308:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800231a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800232c:	431a      	orrs	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002336:	431a      	orrs	r2, r3
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691b      	ldr	r3, [r3, #16]
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	431a      	orrs	r2, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	695b      	ldr	r3, [r3, #20]
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	431a      	orrs	r2, r3
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002354:	431a      	orrs	r2, r3
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69db      	ldr	r3, [r3, #28]
 800235a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800235e:	431a      	orrs	r2, r3
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002368:	ea42 0103 	orr.w	r1, r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002370:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	430a      	orrs	r2, r1
 800237a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	0c1b      	lsrs	r3, r3, #16
 8002382:	f003 0104 	and.w	r1, r3, #4
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800238a:	f003 0210 	and.w	r2, r3, #16
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	69da      	ldr	r2, [r3, #28]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80023a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2201      	movs	r2, #1
 80023b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	b088      	sub	sp, #32
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	60f8      	str	r0, [r7, #12]
 80023c6:	60b9      	str	r1, [r7, #8]
 80023c8:	603b      	str	r3, [r7, #0]
 80023ca:	4613      	mov	r3, r2
 80023cc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80023ce:	f7fe ff1d 	bl	800120c <HAL_GetTick>
 80023d2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80023d4:	88fb      	ldrh	r3, [r7, #6]
 80023d6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b01      	cmp	r3, #1
 80023e2:	d001      	beq.n	80023e8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80023e4:	2302      	movs	r3, #2
 80023e6:	e12a      	b.n	800263e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d002      	beq.n	80023f4 <HAL_SPI_Transmit+0x36>
 80023ee:	88fb      	ldrh	r3, [r7, #6]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d101      	bne.n	80023f8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e122      	b.n	800263e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d101      	bne.n	8002406 <HAL_SPI_Transmit+0x48>
 8002402:	2302      	movs	r3, #2
 8002404:	e11b      	b.n	800263e <HAL_SPI_Transmit+0x280>
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	2201      	movs	r2, #1
 800240a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2203      	movs	r2, #3
 8002412:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2200      	movs	r2, #0
 800241a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	68ba      	ldr	r2, [r7, #8]
 8002420:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	88fa      	ldrh	r2, [r7, #6]
 8002426:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	88fa      	ldrh	r2, [r7, #6]
 800242c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	2200      	movs	r2, #0
 8002432:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	2200      	movs	r2, #0
 8002438:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2200      	movs	r2, #0
 800243e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2200      	movs	r2, #0
 8002444:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002454:	d10f      	bne.n	8002476 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002464:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002474:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002480:	2b40      	cmp	r3, #64	@ 0x40
 8002482:	d007      	beq.n	8002494 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	681a      	ldr	r2, [r3, #0]
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002492:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800249c:	d152      	bne.n	8002544 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d002      	beq.n	80024ac <HAL_SPI_Transmit+0xee>
 80024a6:	8b7b      	ldrh	r3, [r7, #26]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d145      	bne.n	8002538 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024b0:	881a      	ldrh	r2, [r3, #0]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024bc:	1c9a      	adds	r2, r3, #2
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	3b01      	subs	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80024d0:	e032      	b.n	8002538 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f003 0302 	and.w	r3, r3, #2
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d112      	bne.n	8002506 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e4:	881a      	ldrh	r2, [r3, #0]
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f0:	1c9a      	adds	r2, r3, #2
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	3b01      	subs	r3, #1
 80024fe:	b29a      	uxth	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002504:	e018      	b.n	8002538 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002506:	f7fe fe81 	bl	800120c <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	1ad3      	subs	r3, r2, r3
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	429a      	cmp	r2, r3
 8002514:	d803      	bhi.n	800251e <HAL_SPI_Transmit+0x160>
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800251c:	d102      	bne.n	8002524 <HAL_SPI_Transmit+0x166>
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d109      	bne.n	8002538 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e082      	b.n	800263e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800253c:	b29b      	uxth	r3, r3
 800253e:	2b00      	cmp	r3, #0
 8002540:	d1c7      	bne.n	80024d2 <HAL_SPI_Transmit+0x114>
 8002542:	e053      	b.n	80025ec <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <HAL_SPI_Transmit+0x194>
 800254c:	8b7b      	ldrh	r3, [r7, #26]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d147      	bne.n	80025e2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	330c      	adds	r3, #12
 800255c:	7812      	ldrb	r2, [r2, #0]
 800255e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800256e:	b29b      	uxth	r3, r3
 8002570:	3b01      	subs	r3, #1
 8002572:	b29a      	uxth	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002578:	e033      	b.n	80025e2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	689b      	ldr	r3, [r3, #8]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b02      	cmp	r3, #2
 8002586:	d113      	bne.n	80025b0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	330c      	adds	r3, #12
 8002592:	7812      	ldrb	r2, [r2, #0]
 8002594:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259a:	1c5a      	adds	r2, r3, #1
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	3b01      	subs	r3, #1
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	86da      	strh	r2, [r3, #54]	@ 0x36
 80025ae:	e018      	b.n	80025e2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025b0:	f7fe fe2c 	bl	800120c <HAL_GetTick>
 80025b4:	4602      	mov	r2, r0
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	683a      	ldr	r2, [r7, #0]
 80025bc:	429a      	cmp	r2, r3
 80025be:	d803      	bhi.n	80025c8 <HAL_SPI_Transmit+0x20a>
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c6:	d102      	bne.n	80025ce <HAL_SPI_Transmit+0x210>
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d109      	bne.n	80025e2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e02d      	b.n	800263e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1c6      	bne.n	800257a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80025ec:	69fa      	ldr	r2, [r7, #28]
 80025ee:	6839      	ldr	r1, [r7, #0]
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 fbd9 	bl	8002da8 <SPI_EndRxTxTransaction>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d002      	beq.n	8002602 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2220      	movs	r2, #32
 8002600:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	689b      	ldr	r3, [r3, #8]
 8002606:	2b00      	cmp	r3, #0
 8002608:	d10a      	bne.n	8002620 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800260a:	2300      	movs	r3, #0
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	617b      	str	r3, [r7, #20]
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	617b      	str	r3, [r7, #20]
 800261e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2201      	movs	r2, #1
 8002624:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800263c:	2300      	movs	r3, #0
  }
}
 800263e:	4618      	mov	r0, r3
 8002640:	3720      	adds	r7, #32
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b088      	sub	sp, #32
 800264a:	af02      	add	r7, sp, #8
 800264c:	60f8      	str	r0, [r7, #12]
 800264e:	60b9      	str	r1, [r7, #8]
 8002650:	603b      	str	r3, [r7, #0]
 8002652:	4613      	mov	r3, r2
 8002654:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b01      	cmp	r3, #1
 8002660:	d001      	beq.n	8002666 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002662:	2302      	movs	r3, #2
 8002664:	e104      	b.n	8002870 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d002      	beq.n	8002672 <HAL_SPI_Receive+0x2c>
 800266c:	88fb      	ldrh	r3, [r7, #6]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d101      	bne.n	8002676 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e0fc      	b.n	8002870 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800267e:	d112      	bne.n	80026a6 <HAL_SPI_Receive+0x60>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d10e      	bne.n	80026a6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	2204      	movs	r2, #4
 800268c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002690:	88fa      	ldrh	r2, [r7, #6]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	9300      	str	r3, [sp, #0]
 8002696:	4613      	mov	r3, r2
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	68b9      	ldr	r1, [r7, #8]
 800269c:	68f8      	ldr	r0, [r7, #12]
 800269e:	f000 f8eb 	bl	8002878 <HAL_SPI_TransmitReceive>
 80026a2:	4603      	mov	r3, r0
 80026a4:	e0e4      	b.n	8002870 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026a6:	f7fe fdb1 	bl	800120c <HAL_GetTick>
 80026aa:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026b2:	2b01      	cmp	r3, #1
 80026b4:	d101      	bne.n	80026ba <HAL_SPI_Receive+0x74>
 80026b6:	2302      	movs	r3, #2
 80026b8:	e0da      	b.n	8002870 <HAL_SPI_Receive+0x22a>
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2201      	movs	r2, #1
 80026be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2204      	movs	r2, #4
 80026c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	68ba      	ldr	r2, [r7, #8]
 80026d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	88fa      	ldrh	r2, [r7, #6]
 80026da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	88fa      	ldrh	r2, [r7, #6]
 80026e0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2200      	movs	r2, #0
 80026e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2200      	movs	r2, #0
 80026ec:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	2200      	movs	r2, #0
 80026f2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2200      	movs	r2, #0
 80026fe:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002708:	d10f      	bne.n	800272a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002718:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002728:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002734:	2b40      	cmp	r3, #64	@ 0x40
 8002736:	d007      	beq.n	8002748 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002746:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	68db      	ldr	r3, [r3, #12]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d170      	bne.n	8002832 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002750:	e035      	b.n	80027be <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b01      	cmp	r3, #1
 800275e:	d115      	bne.n	800278c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f103 020c 	add.w	r2, r3, #12
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800276c:	7812      	ldrb	r2, [r2, #0]
 800276e:	b2d2      	uxtb	r2, r2
 8002770:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002776:	1c5a      	adds	r2, r3, #1
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002780:	b29b      	uxth	r3, r3
 8002782:	3b01      	subs	r3, #1
 8002784:	b29a      	uxth	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800278a:	e018      	b.n	80027be <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800278c:	f7fe fd3e 	bl	800120c <HAL_GetTick>
 8002790:	4602      	mov	r2, r0
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	1ad3      	subs	r3, r2, r3
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	429a      	cmp	r2, r3
 800279a:	d803      	bhi.n	80027a4 <HAL_SPI_Receive+0x15e>
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a2:	d102      	bne.n	80027aa <HAL_SPI_Receive+0x164>
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d109      	bne.n	80027be <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80027ba:	2303      	movs	r3, #3
 80027bc:	e058      	b.n	8002870 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1c4      	bne.n	8002752 <HAL_SPI_Receive+0x10c>
 80027c8:	e038      	b.n	800283c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	f003 0301 	and.w	r3, r3, #1
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d113      	bne.n	8002800 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027e2:	b292      	uxth	r2, r2
 80027e4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ea:	1c9a      	adds	r2, r3, #2
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	3b01      	subs	r3, #1
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80027fe:	e018      	b.n	8002832 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002800:	f7fe fd04 	bl	800120c <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	429a      	cmp	r2, r3
 800280e:	d803      	bhi.n	8002818 <HAL_SPI_Receive+0x1d2>
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002816:	d102      	bne.n	800281e <HAL_SPI_Receive+0x1d8>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d109      	bne.n	8002832 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	2201      	movs	r2, #1
 8002822:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e01e      	b.n	8002870 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002836:	b29b      	uxth	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1c6      	bne.n	80027ca <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800283c:	697a      	ldr	r2, [r7, #20]
 800283e:	6839      	ldr	r1, [r7, #0]
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f000 fa4b 	bl	8002cdc <SPI_EndRxTransaction>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d002      	beq.n	8002852 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2220      	movs	r2, #32
 8002850:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	2201      	movs	r2, #1
 8002856:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2200      	movs	r2, #0
 800285e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800286e:	2300      	movs	r3, #0
  }
}
 8002870:	4618      	mov	r0, r3
 8002872:	3718      	adds	r7, #24
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08a      	sub	sp, #40	@ 0x28
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002886:	2301      	movs	r3, #1
 8002888:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800288a:	f7fe fcbf 	bl	800120c <HAL_GetTick>
 800288e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002896:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800289e:	887b      	ldrh	r3, [r7, #2]
 80028a0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80028a2:	7ffb      	ldrb	r3, [r7, #31]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d00c      	beq.n	80028c2 <HAL_SPI_TransmitReceive+0x4a>
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80028ae:	d106      	bne.n	80028be <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d102      	bne.n	80028be <HAL_SPI_TransmitReceive+0x46>
 80028b8:	7ffb      	ldrb	r3, [r7, #31]
 80028ba:	2b04      	cmp	r3, #4
 80028bc:	d001      	beq.n	80028c2 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80028be:	2302      	movs	r3, #2
 80028c0:	e17f      	b.n	8002bc2 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d005      	beq.n	80028d4 <HAL_SPI_TransmitReceive+0x5c>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d002      	beq.n	80028d4 <HAL_SPI_TransmitReceive+0x5c>
 80028ce:	887b      	ldrh	r3, [r7, #2]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e174      	b.n	8002bc2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d101      	bne.n	80028e6 <HAL_SPI_TransmitReceive+0x6e>
 80028e2:	2302      	movs	r3, #2
 80028e4:	e16d      	b.n	8002bc2 <HAL_SPI_TransmitReceive+0x34a>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2201      	movs	r2, #1
 80028ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b04      	cmp	r3, #4
 80028f8:	d003      	beq.n	8002902 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2205      	movs	r2, #5
 80028fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	887a      	ldrh	r2, [r7, #2]
 8002912:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	887a      	ldrh	r2, [r7, #2]
 8002918:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	68ba      	ldr	r2, [r7, #8]
 800291e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	887a      	ldrh	r2, [r7, #2]
 8002924:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	887a      	ldrh	r2, [r7, #2]
 800292a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2200      	movs	r2, #0
 8002930:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2200      	movs	r2, #0
 8002936:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002942:	2b40      	cmp	r3, #64	@ 0x40
 8002944:	d007      	beq.n	8002956 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002954:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800295e:	d17e      	bne.n	8002a5e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d002      	beq.n	800296e <HAL_SPI_TransmitReceive+0xf6>
 8002968:	8afb      	ldrh	r3, [r7, #22]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d16c      	bne.n	8002a48 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	881a      	ldrh	r2, [r3, #0]
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	1c9a      	adds	r2, r3, #2
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002988:	b29b      	uxth	r3, r3
 800298a:	3b01      	subs	r3, #1
 800298c:	b29a      	uxth	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002992:	e059      	b.n	8002a48 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d11b      	bne.n	80029da <HAL_SPI_TransmitReceive+0x162>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029a6:	b29b      	uxth	r3, r3
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d016      	beq.n	80029da <HAL_SPI_TransmitReceive+0x162>
 80029ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d113      	bne.n	80029da <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	881a      	ldrh	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	1c9a      	adds	r2, r3, #2
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	3b01      	subs	r3, #1
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	689b      	ldr	r3, [r3, #8]
 80029e0:	f003 0301 	and.w	r3, r3, #1
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d119      	bne.n	8002a1c <HAL_SPI_TransmitReceive+0x1a4>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d014      	beq.n	8002a1c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	68da      	ldr	r2, [r3, #12]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029fc:	b292      	uxth	r2, r2
 80029fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a04:	1c9a      	adds	r2, r3, #2
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a0e:	b29b      	uxth	r3, r3
 8002a10:	3b01      	subs	r3, #1
 8002a12:	b29a      	uxth	r2, r3
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002a1c:	f7fe fbf6 	bl	800120c <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	6a3b      	ldr	r3, [r7, #32]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d80d      	bhi.n	8002a48 <HAL_SPI_TransmitReceive+0x1d0>
 8002a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a32:	d009      	beq.n	8002a48 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2201      	movs	r2, #1
 8002a38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002a44:	2303      	movs	r3, #3
 8002a46:	e0bc      	b.n	8002bc2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1a0      	bne.n	8002994 <HAL_SPI_TransmitReceive+0x11c>
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a56:	b29b      	uxth	r3, r3
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d19b      	bne.n	8002994 <HAL_SPI_TransmitReceive+0x11c>
 8002a5c:	e082      	b.n	8002b64 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d002      	beq.n	8002a6c <HAL_SPI_TransmitReceive+0x1f4>
 8002a66:	8afb      	ldrh	r3, [r7, #22]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d171      	bne.n	8002b50 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	330c      	adds	r3, #12
 8002a76:	7812      	ldrb	r2, [r2, #0]
 8002a78:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a7e:	1c5a      	adds	r2, r3, #1
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a92:	e05d      	b.n	8002b50 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	f003 0302 	and.w	r3, r3, #2
 8002a9e:	2b02      	cmp	r3, #2
 8002aa0:	d11c      	bne.n	8002adc <HAL_SPI_TransmitReceive+0x264>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002aa6:	b29b      	uxth	r3, r3
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d017      	beq.n	8002adc <HAL_SPI_TransmitReceive+0x264>
 8002aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d114      	bne.n	8002adc <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	330c      	adds	r3, #12
 8002abc:	7812      	ldrb	r2, [r2, #0]
 8002abe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac4:	1c5a      	adds	r2, r3, #1
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ace:	b29b      	uxth	r3, r3
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d119      	bne.n	8002b1e <HAL_SPI_TransmitReceive+0x2a6>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d014      	beq.n	8002b1e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	68da      	ldr	r2, [r3, #12]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002afe:	b2d2      	uxtb	r2, r2
 8002b00:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b06:	1c5a      	adds	r2, r3, #1
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	3b01      	subs	r3, #1
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002b1e:	f7fe fb75 	bl	800120c <HAL_GetTick>
 8002b22:	4602      	mov	r2, r0
 8002b24:	6a3b      	ldr	r3, [r7, #32]
 8002b26:	1ad3      	subs	r3, r2, r3
 8002b28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d803      	bhi.n	8002b36 <HAL_SPI_TransmitReceive+0x2be>
 8002b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b34:	d102      	bne.n	8002b3c <HAL_SPI_TransmitReceive+0x2c4>
 8002b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d109      	bne.n	8002b50 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e038      	b.n	8002bc2 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d19c      	bne.n	8002a94 <HAL_SPI_TransmitReceive+0x21c>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d197      	bne.n	8002a94 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b64:	6a3a      	ldr	r2, [r7, #32]
 8002b66:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b68:	68f8      	ldr	r0, [r7, #12]
 8002b6a:	f000 f91d 	bl	8002da8 <SPI_EndRxTxTransaction>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d008      	beq.n	8002b86 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2220      	movs	r2, #32
 8002b78:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e01d      	b.n	8002bc2 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d10a      	bne.n	8002ba4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002b8e:	2300      	movs	r3, #0
 8002b90:	613b      	str	r3, [r7, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	613b      	str	r3, [r7, #16]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	613b      	str	r3, [r7, #16]
 8002ba2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e000      	b.n	8002bc2 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002bc0:	2300      	movs	r3, #0
  }
}
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	3728      	adds	r7, #40	@ 0x28
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
	...

08002bcc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b088      	sub	sp, #32
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	603b      	str	r3, [r7, #0]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002bdc:	f7fe fb16 	bl	800120c <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002be4:	1a9b      	subs	r3, r3, r2
 8002be6:	683a      	ldr	r2, [r7, #0]
 8002be8:	4413      	add	r3, r2
 8002bea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002bec:	f7fe fb0e 	bl	800120c <HAL_GetTick>
 8002bf0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002bf2:	4b39      	ldr	r3, [pc, #228]	@ (8002cd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	015b      	lsls	r3, r3, #5
 8002bf8:	0d1b      	lsrs	r3, r3, #20
 8002bfa:	69fa      	ldr	r2, [r7, #28]
 8002bfc:	fb02 f303 	mul.w	r3, r2, r3
 8002c00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002c02:	e055      	b.n	8002cb0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c0a:	d051      	beq.n	8002cb0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002c0c:	f7fe fafe 	bl	800120c <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	69bb      	ldr	r3, [r7, #24]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	69fa      	ldr	r2, [r7, #28]
 8002c18:	429a      	cmp	r2, r3
 8002c1a:	d902      	bls.n	8002c22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d13d      	bne.n	8002c9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002c30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002c3a:	d111      	bne.n	8002c60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c44:	d004      	beq.n	8002c50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	689b      	ldr	r3, [r3, #8]
 8002c4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c4e:	d107      	bne.n	8002c60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c64:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c68:	d10f      	bne.n	8002c8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002c9a:	2303      	movs	r3, #3
 8002c9c:	e018      	b.n	8002cd0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d102      	bne.n	8002caa <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	61fb      	str	r3, [r7, #28]
 8002ca8:	e002      	b.n	8002cb0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002caa:	697b      	ldr	r3, [r7, #20]
 8002cac:	3b01      	subs	r3, #1
 8002cae:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	4013      	ands	r3, r2
 8002cba:	68ba      	ldr	r2, [r7, #8]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	bf0c      	ite	eq
 8002cc0:	2301      	moveq	r3, #1
 8002cc2:	2300      	movne	r3, #0
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	79fb      	ldrb	r3, [r7, #7]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d19a      	bne.n	8002c04 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002cce:	2300      	movs	r3, #0
}
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	3720      	adds	r7, #32
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd80      	pop	{r7, pc}
 8002cd8:	200000b8 	.word	0x200000b8

08002cdc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b086      	sub	sp, #24
 8002ce0:	af02      	add	r7, sp, #8
 8002ce2:	60f8      	str	r0, [r7, #12]
 8002ce4:	60b9      	str	r1, [r7, #8]
 8002ce6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002cf0:	d111      	bne.n	8002d16 <SPI_EndRxTransaction+0x3a>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cfa:	d004      	beq.n	8002d06 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d04:	d107      	bne.n	8002d16 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002d14:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002d1e:	d12a      	bne.n	8002d76 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002d28:	d012      	beq.n	8002d50 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	2200      	movs	r2, #0
 8002d32:	2180      	movs	r1, #128	@ 0x80
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f7ff ff49 	bl	8002bcc <SPI_WaitFlagStateUntilTimeout>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d02d      	beq.n	8002d9c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d44:	f043 0220 	orr.w	r2, r3, #32
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002d4c:	2303      	movs	r3, #3
 8002d4e:	e026      	b.n	8002d9e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	9300      	str	r3, [sp, #0]
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	2200      	movs	r2, #0
 8002d58:	2101      	movs	r1, #1
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f7ff ff36 	bl	8002bcc <SPI_WaitFlagStateUntilTimeout>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d01a      	beq.n	8002d9c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6a:	f043 0220 	orr.w	r2, r3, #32
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002d72:	2303      	movs	r3, #3
 8002d74:	e013      	b.n	8002d9e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	9300      	str	r3, [sp, #0]
 8002d7a:	68bb      	ldr	r3, [r7, #8]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	2101      	movs	r1, #1
 8002d80:	68f8      	ldr	r0, [r7, #12]
 8002d82:	f7ff ff23 	bl	8002bcc <SPI_WaitFlagStateUntilTimeout>
 8002d86:	4603      	mov	r3, r0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d007      	beq.n	8002d9c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d90:	f043 0220 	orr.w	r2, r3, #32
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e000      	b.n	8002d9e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3710      	adds	r7, #16
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b088      	sub	sp, #32
 8002dac:	af02      	add	r7, sp, #8
 8002dae:	60f8      	str	r0, [r7, #12]
 8002db0:	60b9      	str	r1, [r7, #8]
 8002db2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	9300      	str	r3, [sp, #0]
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	2201      	movs	r2, #1
 8002dbc:	2102      	movs	r1, #2
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f7ff ff04 	bl	8002bcc <SPI_WaitFlagStateUntilTimeout>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dce:	f043 0220 	orr.w	r2, r3, #32
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002dd6:	2303      	movs	r3, #3
 8002dd8:	e032      	b.n	8002e40 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002dda:	4b1b      	ldr	r3, [pc, #108]	@ (8002e48 <SPI_EndRxTxTransaction+0xa0>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a1b      	ldr	r2, [pc, #108]	@ (8002e4c <SPI_EndRxTxTransaction+0xa4>)
 8002de0:	fba2 2303 	umull	r2, r3, r2, r3
 8002de4:	0d5b      	lsrs	r3, r3, #21
 8002de6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002dea:	fb02 f303 	mul.w	r3, r2, r3
 8002dee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	685b      	ldr	r3, [r3, #4]
 8002df4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002df8:	d112      	bne.n	8002e20 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	2200      	movs	r2, #0
 8002e02:	2180      	movs	r1, #128	@ 0x80
 8002e04:	68f8      	ldr	r0, [r7, #12]
 8002e06:	f7ff fee1 	bl	8002bcc <SPI_WaitFlagStateUntilTimeout>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d016      	beq.n	8002e3e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e14:	f043 0220 	orr.w	r2, r3, #32
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e00f      	b.n	8002e40 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00a      	beq.n	8002e3c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e36:	2b80      	cmp	r3, #128	@ 0x80
 8002e38:	d0f2      	beq.n	8002e20 <SPI_EndRxTxTransaction+0x78>
 8002e3a:	e000      	b.n	8002e3e <SPI_EndRxTxTransaction+0x96>
        break;
 8002e3c:	bf00      	nop
  }

  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	200000b8 	.word	0x200000b8
 8002e4c:	165e9f81 	.word	0x165e9f81

08002e50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d101      	bne.n	8002e62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e041      	b.n	8002ee6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d106      	bne.n	8002e7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f7fd ffb2 	bl	8000de0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	3304      	adds	r3, #4
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	4610      	mov	r0, r2
 8002e90:	f000 f95e 	bl	8003150 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2201      	movs	r2, #1
 8002eb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d001      	beq.n	8002f08 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e046      	b.n	8002f96 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2202      	movs	r2, #2
 8002f0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	4a23      	ldr	r2, [pc, #140]	@ (8002fa4 <HAL_TIM_Base_Start+0xb4>)
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d022      	beq.n	8002f60 <HAL_TIM_Base_Start+0x70>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f22:	d01d      	beq.n	8002f60 <HAL_TIM_Base_Start+0x70>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4a1f      	ldr	r2, [pc, #124]	@ (8002fa8 <HAL_TIM_Base_Start+0xb8>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d018      	beq.n	8002f60 <HAL_TIM_Base_Start+0x70>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a1e      	ldr	r2, [pc, #120]	@ (8002fac <HAL_TIM_Base_Start+0xbc>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d013      	beq.n	8002f60 <HAL_TIM_Base_Start+0x70>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a1c      	ldr	r2, [pc, #112]	@ (8002fb0 <HAL_TIM_Base_Start+0xc0>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d00e      	beq.n	8002f60 <HAL_TIM_Base_Start+0x70>
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb4 <HAL_TIM_Base_Start+0xc4>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d009      	beq.n	8002f60 <HAL_TIM_Base_Start+0x70>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a19      	ldr	r2, [pc, #100]	@ (8002fb8 <HAL_TIM_Base_Start+0xc8>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d004      	beq.n	8002f60 <HAL_TIM_Base_Start+0x70>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a18      	ldr	r2, [pc, #96]	@ (8002fbc <HAL_TIM_Base_Start+0xcc>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d111      	bne.n	8002f84 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2b06      	cmp	r3, #6
 8002f70:	d010      	beq.n	8002f94 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	681a      	ldr	r2, [r3, #0]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f042 0201 	orr.w	r2, r2, #1
 8002f80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f82:	e007      	b.n	8002f94 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f042 0201 	orr.w	r2, r2, #1
 8002f92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002f94:	2300      	movs	r3, #0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3714      	adds	r7, #20
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	40010000 	.word	0x40010000
 8002fa8:	40000400 	.word	0x40000400
 8002fac:	40000800 	.word	0x40000800
 8002fb0:	40000c00 	.word	0x40000c00
 8002fb4:	40010400 	.word	0x40010400
 8002fb8:	40014000 	.word	0x40014000
 8002fbc:	40001800 	.word	0x40001800

08002fc0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b084      	sub	sp, #16
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	d101      	bne.n	8002fdc <HAL_TIM_ConfigClockSource+0x1c>
 8002fd8:	2302      	movs	r3, #2
 8002fda:	e0b4      	b.n	8003146 <HAL_TIM_ConfigClockSource+0x186>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2202      	movs	r2, #2
 8002fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002ffa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003002:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68ba      	ldr	r2, [r7, #8]
 800300a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003014:	d03e      	beq.n	8003094 <HAL_TIM_ConfigClockSource+0xd4>
 8003016:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800301a:	f200 8087 	bhi.w	800312c <HAL_TIM_ConfigClockSource+0x16c>
 800301e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003022:	f000 8086 	beq.w	8003132 <HAL_TIM_ConfigClockSource+0x172>
 8003026:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800302a:	d87f      	bhi.n	800312c <HAL_TIM_ConfigClockSource+0x16c>
 800302c:	2b70      	cmp	r3, #112	@ 0x70
 800302e:	d01a      	beq.n	8003066 <HAL_TIM_ConfigClockSource+0xa6>
 8003030:	2b70      	cmp	r3, #112	@ 0x70
 8003032:	d87b      	bhi.n	800312c <HAL_TIM_ConfigClockSource+0x16c>
 8003034:	2b60      	cmp	r3, #96	@ 0x60
 8003036:	d050      	beq.n	80030da <HAL_TIM_ConfigClockSource+0x11a>
 8003038:	2b60      	cmp	r3, #96	@ 0x60
 800303a:	d877      	bhi.n	800312c <HAL_TIM_ConfigClockSource+0x16c>
 800303c:	2b50      	cmp	r3, #80	@ 0x50
 800303e:	d03c      	beq.n	80030ba <HAL_TIM_ConfigClockSource+0xfa>
 8003040:	2b50      	cmp	r3, #80	@ 0x50
 8003042:	d873      	bhi.n	800312c <HAL_TIM_ConfigClockSource+0x16c>
 8003044:	2b40      	cmp	r3, #64	@ 0x40
 8003046:	d058      	beq.n	80030fa <HAL_TIM_ConfigClockSource+0x13a>
 8003048:	2b40      	cmp	r3, #64	@ 0x40
 800304a:	d86f      	bhi.n	800312c <HAL_TIM_ConfigClockSource+0x16c>
 800304c:	2b30      	cmp	r3, #48	@ 0x30
 800304e:	d064      	beq.n	800311a <HAL_TIM_ConfigClockSource+0x15a>
 8003050:	2b30      	cmp	r3, #48	@ 0x30
 8003052:	d86b      	bhi.n	800312c <HAL_TIM_ConfigClockSource+0x16c>
 8003054:	2b20      	cmp	r3, #32
 8003056:	d060      	beq.n	800311a <HAL_TIM_ConfigClockSource+0x15a>
 8003058:	2b20      	cmp	r3, #32
 800305a:	d867      	bhi.n	800312c <HAL_TIM_ConfigClockSource+0x16c>
 800305c:	2b00      	cmp	r3, #0
 800305e:	d05c      	beq.n	800311a <HAL_TIM_ConfigClockSource+0x15a>
 8003060:	2b10      	cmp	r3, #16
 8003062:	d05a      	beq.n	800311a <HAL_TIM_ConfigClockSource+0x15a>
 8003064:	e062      	b.n	800312c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003076:	f000 f98b 	bl	8003390 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003088:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68ba      	ldr	r2, [r7, #8]
 8003090:	609a      	str	r2, [r3, #8]
      break;
 8003092:	e04f      	b.n	8003134 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030a4:	f000 f974 	bl	8003390 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	689a      	ldr	r2, [r3, #8]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030b6:	609a      	str	r2, [r3, #8]
      break;
 80030b8:	e03c      	b.n	8003134 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030c6:	461a      	mov	r2, r3
 80030c8:	f000 f8e8 	bl	800329c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2150      	movs	r1, #80	@ 0x50
 80030d2:	4618      	mov	r0, r3
 80030d4:	f000 f941 	bl	800335a <TIM_ITRx_SetConfig>
      break;
 80030d8:	e02c      	b.n	8003134 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030e6:	461a      	mov	r2, r3
 80030e8:	f000 f907 	bl	80032fa <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2160      	movs	r1, #96	@ 0x60
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 f931 	bl	800335a <TIM_ITRx_SetConfig>
      break;
 80030f8:	e01c      	b.n	8003134 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003106:	461a      	mov	r2, r3
 8003108:	f000 f8c8 	bl	800329c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2140      	movs	r1, #64	@ 0x40
 8003112:	4618      	mov	r0, r3
 8003114:	f000 f921 	bl	800335a <TIM_ITRx_SetConfig>
      break;
 8003118:	e00c      	b.n	8003134 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4619      	mov	r1, r3
 8003124:	4610      	mov	r0, r2
 8003126:	f000 f918 	bl	800335a <TIM_ITRx_SetConfig>
      break;
 800312a:	e003      	b.n	8003134 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	73fb      	strb	r3, [r7, #15]
      break;
 8003130:	e000      	b.n	8003134 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003132:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2201      	movs	r2, #1
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003144:	7bfb      	ldrb	r3, [r7, #15]
}
 8003146:	4618      	mov	r0, r3
 8003148:	3710      	adds	r7, #16
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
	...

08003150 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003150:	b480      	push	{r7}
 8003152:	b085      	sub	sp, #20
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	4a43      	ldr	r2, [pc, #268]	@ (8003270 <TIM_Base_SetConfig+0x120>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d013      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800316e:	d00f      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	4a40      	ldr	r2, [pc, #256]	@ (8003274 <TIM_Base_SetConfig+0x124>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d00b      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	4a3f      	ldr	r2, [pc, #252]	@ (8003278 <TIM_Base_SetConfig+0x128>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d007      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4a3e      	ldr	r2, [pc, #248]	@ (800327c <TIM_Base_SetConfig+0x12c>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d003      	beq.n	8003190 <TIM_Base_SetConfig+0x40>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a3d      	ldr	r2, [pc, #244]	@ (8003280 <TIM_Base_SetConfig+0x130>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d108      	bne.n	80031a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003196:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	4313      	orrs	r3, r2
 80031a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	4a32      	ldr	r2, [pc, #200]	@ (8003270 <TIM_Base_SetConfig+0x120>)
 80031a6:	4293      	cmp	r3, r2
 80031a8:	d02b      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031b0:	d027      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a2f      	ldr	r2, [pc, #188]	@ (8003274 <TIM_Base_SetConfig+0x124>)
 80031b6:	4293      	cmp	r3, r2
 80031b8:	d023      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a2e      	ldr	r2, [pc, #184]	@ (8003278 <TIM_Base_SetConfig+0x128>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d01f      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	4a2d      	ldr	r2, [pc, #180]	@ (800327c <TIM_Base_SetConfig+0x12c>)
 80031c6:	4293      	cmp	r3, r2
 80031c8:	d01b      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	4a2c      	ldr	r2, [pc, #176]	@ (8003280 <TIM_Base_SetConfig+0x130>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d017      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4a2b      	ldr	r2, [pc, #172]	@ (8003284 <TIM_Base_SetConfig+0x134>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d013      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003288 <TIM_Base_SetConfig+0x138>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d00f      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	4a29      	ldr	r2, [pc, #164]	@ (800328c <TIM_Base_SetConfig+0x13c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d00b      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	4a28      	ldr	r2, [pc, #160]	@ (8003290 <TIM_Base_SetConfig+0x140>)
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d007      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a27      	ldr	r2, [pc, #156]	@ (8003294 <TIM_Base_SetConfig+0x144>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d003      	beq.n	8003202 <TIM_Base_SetConfig+0xb2>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a26      	ldr	r2, [pc, #152]	@ (8003298 <TIM_Base_SetConfig+0x148>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d108      	bne.n	8003214 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003208:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	68fa      	ldr	r2, [r7, #12]
 8003210:	4313      	orrs	r3, r2
 8003212:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	4313      	orrs	r3, r2
 8003220:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	689a      	ldr	r2, [r3, #8]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681a      	ldr	r2, [r3, #0]
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a0e      	ldr	r2, [pc, #56]	@ (8003270 <TIM_Base_SetConfig+0x120>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d003      	beq.n	8003242 <TIM_Base_SetConfig+0xf2>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a10      	ldr	r2, [pc, #64]	@ (8003280 <TIM_Base_SetConfig+0x130>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d103      	bne.n	800324a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	691a      	ldr	r2, [r3, #16]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f043 0204 	orr.w	r2, r3, #4
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	68fa      	ldr	r2, [r7, #12]
 8003260:	601a      	str	r2, [r3, #0]
}
 8003262:	bf00      	nop
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	40010000 	.word	0x40010000
 8003274:	40000400 	.word	0x40000400
 8003278:	40000800 	.word	0x40000800
 800327c:	40000c00 	.word	0x40000c00
 8003280:	40010400 	.word	0x40010400
 8003284:	40014000 	.word	0x40014000
 8003288:	40014400 	.word	0x40014400
 800328c:	40014800 	.word	0x40014800
 8003290:	40001800 	.word	0x40001800
 8003294:	40001c00 	.word	0x40001c00
 8003298:	40002000 	.word	0x40002000

0800329c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800329c:	b480      	push	{r7}
 800329e:	b087      	sub	sp, #28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	f023 0201 	bic.w	r2, r3, #1
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	699b      	ldr	r3, [r3, #24]
 80032be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	011b      	lsls	r3, r3, #4
 80032cc:	693a      	ldr	r2, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	f023 030a 	bic.w	r3, r3, #10
 80032d8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80032da:	697a      	ldr	r2, [r7, #20]
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	4313      	orrs	r3, r2
 80032e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	693a      	ldr	r2, [r7, #16]
 80032e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	621a      	str	r2, [r3, #32]
}
 80032ee:	bf00      	nop
 80032f0:	371c      	adds	r7, #28
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr

080032fa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032fa:	b480      	push	{r7}
 80032fc:	b087      	sub	sp, #28
 80032fe:	af00      	add	r7, sp, #0
 8003300:	60f8      	str	r0, [r7, #12]
 8003302:	60b9      	str	r1, [r7, #8]
 8003304:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	f023 0210 	bic.w	r2, r3, #16
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003324:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	031b      	lsls	r3, r3, #12
 800332a:	693a      	ldr	r2, [r7, #16]
 800332c:	4313      	orrs	r3, r2
 800332e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003336:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	011b      	lsls	r3, r3, #4
 800333c:	697a      	ldr	r2, [r7, #20]
 800333e:	4313      	orrs	r3, r2
 8003340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	621a      	str	r2, [r3, #32]
}
 800334e:	bf00      	nop
 8003350:	371c      	adds	r7, #28
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800335a:	b480      	push	{r7}
 800335c:	b085      	sub	sp, #20
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
 8003362:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003370:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4313      	orrs	r3, r2
 8003378:	f043 0307 	orr.w	r3, r3, #7
 800337c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68fa      	ldr	r2, [r7, #12]
 8003382:	609a      	str	r2, [r3, #8]
}
 8003384:	bf00      	nop
 8003386:	3714      	adds	r7, #20
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003390:	b480      	push	{r7}
 8003392:	b087      	sub	sp, #28
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
 800339c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033a4:	697b      	ldr	r3, [r7, #20]
 80033a6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033aa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	021a      	lsls	r2, r3, #8
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	431a      	orrs	r2, r3
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	697a      	ldr	r2, [r7, #20]
 80033c2:	609a      	str	r2, [r3, #8]
}
 80033c4:	bf00      	nop
 80033c6:	371c      	adds	r7, #28
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d101      	bne.n	80033e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033e4:	2302      	movs	r3, #2
 80033e6:	e05a      	b.n	800349e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2201      	movs	r2, #1
 80033ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2202      	movs	r2, #2
 80033f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800340e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	68fa      	ldr	r2, [r7, #12]
 8003416:	4313      	orrs	r3, r2
 8003418:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	68fa      	ldr	r2, [r7, #12]
 8003420:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a21      	ldr	r2, [pc, #132]	@ (80034ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d022      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003434:	d01d      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a1d      	ldr	r2, [pc, #116]	@ (80034b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d018      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	4a1b      	ldr	r2, [pc, #108]	@ (80034b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d013      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4a1a      	ldr	r2, [pc, #104]	@ (80034b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003450:	4293      	cmp	r3, r2
 8003452:	d00e      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a18      	ldr	r2, [pc, #96]	@ (80034bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d009      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a17      	ldr	r2, [pc, #92]	@ (80034c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d004      	beq.n	8003472 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a15      	ldr	r2, [pc, #84]	@ (80034c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d10c      	bne.n	800348c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003478:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	68ba      	ldr	r2, [r7, #8]
 8003480:	4313      	orrs	r3, r2
 8003482:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	68ba      	ldr	r2, [r7, #8]
 800348a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2200      	movs	r2, #0
 8003498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800349c:	2300      	movs	r3, #0
}
 800349e:	4618      	mov	r0, r3
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	40010000 	.word	0x40010000
 80034b0:	40000400 	.word	0x40000400
 80034b4:	40000800 	.word	0x40000800
 80034b8:	40000c00 	.word	0x40000c00
 80034bc:	40010400 	.word	0x40010400
 80034c0:	40014000 	.word	0x40014000
 80034c4:	40001800 	.word	0x40001800

080034c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b082      	sub	sp, #8
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e042      	b.n	8003560 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d106      	bne.n	80034f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f7fd fc96 	bl	8000e20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2224      	movs	r2, #36	@ 0x24
 80034f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68da      	ldr	r2, [r3, #12]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800350a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f000 f82b 	bl	8003568 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	691a      	ldr	r2, [r3, #16]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003520:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	695a      	ldr	r2, [r3, #20]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003530:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	68da      	ldr	r2, [r3, #12]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003540:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2200      	movs	r2, #0
 8003546:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2220      	movs	r2, #32
 800354c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2220      	movs	r2, #32
 8003554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2200      	movs	r2, #0
 800355c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800355e:	2300      	movs	r3, #0
}
 8003560:	4618      	mov	r0, r3
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003568:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800356c:	b0c0      	sub	sp, #256	@ 0x100
 800356e:	af00      	add	r7, sp, #0
 8003570:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003574:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	691b      	ldr	r3, [r3, #16]
 800357c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003584:	68d9      	ldr	r1, [r3, #12]
 8003586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	ea40 0301 	orr.w	r3, r0, r1
 8003590:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003592:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003596:	689a      	ldr	r2, [r3, #8]
 8003598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	431a      	orrs	r2, r3
 80035a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	431a      	orrs	r2, r3
 80035a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ac:	69db      	ldr	r3, [r3, #28]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80035b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80035c0:	f021 010c 	bic.w	r1, r1, #12
 80035c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80035ce:	430b      	orrs	r3, r1
 80035d0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80035d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80035de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e2:	6999      	ldr	r1, [r3, #24]
 80035e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	ea40 0301 	orr.w	r3, r0, r1
 80035ee:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80035f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	4b8f      	ldr	r3, [pc, #572]	@ (8003834 <UART_SetConfig+0x2cc>)
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d005      	beq.n	8003608 <UART_SetConfig+0xa0>
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	4b8d      	ldr	r3, [pc, #564]	@ (8003838 <UART_SetConfig+0x2d0>)
 8003604:	429a      	cmp	r2, r3
 8003606:	d104      	bne.n	8003612 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003608:	f7fe fdbc 	bl	8002184 <HAL_RCC_GetPCLK2Freq>
 800360c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003610:	e003      	b.n	800361a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003612:	f7fe fda3 	bl	800215c <HAL_RCC_GetPCLK1Freq>
 8003616:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800361a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800361e:	69db      	ldr	r3, [r3, #28]
 8003620:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003624:	f040 810c 	bne.w	8003840 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003628:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800362c:	2200      	movs	r2, #0
 800362e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003632:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003636:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800363a:	4622      	mov	r2, r4
 800363c:	462b      	mov	r3, r5
 800363e:	1891      	adds	r1, r2, r2
 8003640:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003642:	415b      	adcs	r3, r3
 8003644:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003646:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800364a:	4621      	mov	r1, r4
 800364c:	eb12 0801 	adds.w	r8, r2, r1
 8003650:	4629      	mov	r1, r5
 8003652:	eb43 0901 	adc.w	r9, r3, r1
 8003656:	f04f 0200 	mov.w	r2, #0
 800365a:	f04f 0300 	mov.w	r3, #0
 800365e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003662:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003666:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800366a:	4690      	mov	r8, r2
 800366c:	4699      	mov	r9, r3
 800366e:	4623      	mov	r3, r4
 8003670:	eb18 0303 	adds.w	r3, r8, r3
 8003674:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003678:	462b      	mov	r3, r5
 800367a:	eb49 0303 	adc.w	r3, r9, r3
 800367e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003682:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800368e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003692:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003696:	460b      	mov	r3, r1
 8003698:	18db      	adds	r3, r3, r3
 800369a:	653b      	str	r3, [r7, #80]	@ 0x50
 800369c:	4613      	mov	r3, r2
 800369e:	eb42 0303 	adc.w	r3, r2, r3
 80036a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80036a4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80036a8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80036ac:	f7fc fe48 	bl	8000340 <__aeabi_uldivmod>
 80036b0:	4602      	mov	r2, r0
 80036b2:	460b      	mov	r3, r1
 80036b4:	4b61      	ldr	r3, [pc, #388]	@ (800383c <UART_SetConfig+0x2d4>)
 80036b6:	fba3 2302 	umull	r2, r3, r3, r2
 80036ba:	095b      	lsrs	r3, r3, #5
 80036bc:	011c      	lsls	r4, r3, #4
 80036be:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036c2:	2200      	movs	r2, #0
 80036c4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80036c8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80036cc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80036d0:	4642      	mov	r2, r8
 80036d2:	464b      	mov	r3, r9
 80036d4:	1891      	adds	r1, r2, r2
 80036d6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80036d8:	415b      	adcs	r3, r3
 80036da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80036dc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80036e0:	4641      	mov	r1, r8
 80036e2:	eb12 0a01 	adds.w	sl, r2, r1
 80036e6:	4649      	mov	r1, r9
 80036e8:	eb43 0b01 	adc.w	fp, r3, r1
 80036ec:	f04f 0200 	mov.w	r2, #0
 80036f0:	f04f 0300 	mov.w	r3, #0
 80036f4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80036f8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80036fc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003700:	4692      	mov	sl, r2
 8003702:	469b      	mov	fp, r3
 8003704:	4643      	mov	r3, r8
 8003706:	eb1a 0303 	adds.w	r3, sl, r3
 800370a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800370e:	464b      	mov	r3, r9
 8003710:	eb4b 0303 	adc.w	r3, fp, r3
 8003714:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2200      	movs	r2, #0
 8003720:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003724:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003728:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800372c:	460b      	mov	r3, r1
 800372e:	18db      	adds	r3, r3, r3
 8003730:	643b      	str	r3, [r7, #64]	@ 0x40
 8003732:	4613      	mov	r3, r2
 8003734:	eb42 0303 	adc.w	r3, r2, r3
 8003738:	647b      	str	r3, [r7, #68]	@ 0x44
 800373a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800373e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003742:	f7fc fdfd 	bl	8000340 <__aeabi_uldivmod>
 8003746:	4602      	mov	r2, r0
 8003748:	460b      	mov	r3, r1
 800374a:	4611      	mov	r1, r2
 800374c:	4b3b      	ldr	r3, [pc, #236]	@ (800383c <UART_SetConfig+0x2d4>)
 800374e:	fba3 2301 	umull	r2, r3, r3, r1
 8003752:	095b      	lsrs	r3, r3, #5
 8003754:	2264      	movs	r2, #100	@ 0x64
 8003756:	fb02 f303 	mul.w	r3, r2, r3
 800375a:	1acb      	subs	r3, r1, r3
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003762:	4b36      	ldr	r3, [pc, #216]	@ (800383c <UART_SetConfig+0x2d4>)
 8003764:	fba3 2302 	umull	r2, r3, r3, r2
 8003768:	095b      	lsrs	r3, r3, #5
 800376a:	005b      	lsls	r3, r3, #1
 800376c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003770:	441c      	add	r4, r3
 8003772:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003776:	2200      	movs	r2, #0
 8003778:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800377c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003780:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003784:	4642      	mov	r2, r8
 8003786:	464b      	mov	r3, r9
 8003788:	1891      	adds	r1, r2, r2
 800378a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800378c:	415b      	adcs	r3, r3
 800378e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003790:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003794:	4641      	mov	r1, r8
 8003796:	1851      	adds	r1, r2, r1
 8003798:	6339      	str	r1, [r7, #48]	@ 0x30
 800379a:	4649      	mov	r1, r9
 800379c:	414b      	adcs	r3, r1
 800379e:	637b      	str	r3, [r7, #52]	@ 0x34
 80037a0:	f04f 0200 	mov.w	r2, #0
 80037a4:	f04f 0300 	mov.w	r3, #0
 80037a8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80037ac:	4659      	mov	r1, fp
 80037ae:	00cb      	lsls	r3, r1, #3
 80037b0:	4651      	mov	r1, sl
 80037b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037b6:	4651      	mov	r1, sl
 80037b8:	00ca      	lsls	r2, r1, #3
 80037ba:	4610      	mov	r0, r2
 80037bc:	4619      	mov	r1, r3
 80037be:	4603      	mov	r3, r0
 80037c0:	4642      	mov	r2, r8
 80037c2:	189b      	adds	r3, r3, r2
 80037c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037c8:	464b      	mov	r3, r9
 80037ca:	460a      	mov	r2, r1
 80037cc:	eb42 0303 	adc.w	r3, r2, r3
 80037d0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80037e0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80037e4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80037e8:	460b      	mov	r3, r1
 80037ea:	18db      	adds	r3, r3, r3
 80037ec:	62bb      	str	r3, [r7, #40]	@ 0x28
 80037ee:	4613      	mov	r3, r2
 80037f0:	eb42 0303 	adc.w	r3, r2, r3
 80037f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037f6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80037fa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80037fe:	f7fc fd9f 	bl	8000340 <__aeabi_uldivmod>
 8003802:	4602      	mov	r2, r0
 8003804:	460b      	mov	r3, r1
 8003806:	4b0d      	ldr	r3, [pc, #52]	@ (800383c <UART_SetConfig+0x2d4>)
 8003808:	fba3 1302 	umull	r1, r3, r3, r2
 800380c:	095b      	lsrs	r3, r3, #5
 800380e:	2164      	movs	r1, #100	@ 0x64
 8003810:	fb01 f303 	mul.w	r3, r1, r3
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	00db      	lsls	r3, r3, #3
 8003818:	3332      	adds	r3, #50	@ 0x32
 800381a:	4a08      	ldr	r2, [pc, #32]	@ (800383c <UART_SetConfig+0x2d4>)
 800381c:	fba2 2303 	umull	r2, r3, r2, r3
 8003820:	095b      	lsrs	r3, r3, #5
 8003822:	f003 0207 	and.w	r2, r3, #7
 8003826:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4422      	add	r2, r4
 800382e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003830:	e106      	b.n	8003a40 <UART_SetConfig+0x4d8>
 8003832:	bf00      	nop
 8003834:	40011000 	.word	0x40011000
 8003838:	40011400 	.word	0x40011400
 800383c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003840:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003844:	2200      	movs	r2, #0
 8003846:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800384a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800384e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003852:	4642      	mov	r2, r8
 8003854:	464b      	mov	r3, r9
 8003856:	1891      	adds	r1, r2, r2
 8003858:	6239      	str	r1, [r7, #32]
 800385a:	415b      	adcs	r3, r3
 800385c:	627b      	str	r3, [r7, #36]	@ 0x24
 800385e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003862:	4641      	mov	r1, r8
 8003864:	1854      	adds	r4, r2, r1
 8003866:	4649      	mov	r1, r9
 8003868:	eb43 0501 	adc.w	r5, r3, r1
 800386c:	f04f 0200 	mov.w	r2, #0
 8003870:	f04f 0300 	mov.w	r3, #0
 8003874:	00eb      	lsls	r3, r5, #3
 8003876:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800387a:	00e2      	lsls	r2, r4, #3
 800387c:	4614      	mov	r4, r2
 800387e:	461d      	mov	r5, r3
 8003880:	4643      	mov	r3, r8
 8003882:	18e3      	adds	r3, r4, r3
 8003884:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003888:	464b      	mov	r3, r9
 800388a:	eb45 0303 	adc.w	r3, r5, r3
 800388e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	2200      	movs	r2, #0
 800389a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800389e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80038a2:	f04f 0200 	mov.w	r2, #0
 80038a6:	f04f 0300 	mov.w	r3, #0
 80038aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80038ae:	4629      	mov	r1, r5
 80038b0:	008b      	lsls	r3, r1, #2
 80038b2:	4621      	mov	r1, r4
 80038b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80038b8:	4621      	mov	r1, r4
 80038ba:	008a      	lsls	r2, r1, #2
 80038bc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80038c0:	f7fc fd3e 	bl	8000340 <__aeabi_uldivmod>
 80038c4:	4602      	mov	r2, r0
 80038c6:	460b      	mov	r3, r1
 80038c8:	4b60      	ldr	r3, [pc, #384]	@ (8003a4c <UART_SetConfig+0x4e4>)
 80038ca:	fba3 2302 	umull	r2, r3, r3, r2
 80038ce:	095b      	lsrs	r3, r3, #5
 80038d0:	011c      	lsls	r4, r3, #4
 80038d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80038d6:	2200      	movs	r2, #0
 80038d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038dc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80038e0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80038e4:	4642      	mov	r2, r8
 80038e6:	464b      	mov	r3, r9
 80038e8:	1891      	adds	r1, r2, r2
 80038ea:	61b9      	str	r1, [r7, #24]
 80038ec:	415b      	adcs	r3, r3
 80038ee:	61fb      	str	r3, [r7, #28]
 80038f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80038f4:	4641      	mov	r1, r8
 80038f6:	1851      	adds	r1, r2, r1
 80038f8:	6139      	str	r1, [r7, #16]
 80038fa:	4649      	mov	r1, r9
 80038fc:	414b      	adcs	r3, r1
 80038fe:	617b      	str	r3, [r7, #20]
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800390c:	4659      	mov	r1, fp
 800390e:	00cb      	lsls	r3, r1, #3
 8003910:	4651      	mov	r1, sl
 8003912:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003916:	4651      	mov	r1, sl
 8003918:	00ca      	lsls	r2, r1, #3
 800391a:	4610      	mov	r0, r2
 800391c:	4619      	mov	r1, r3
 800391e:	4603      	mov	r3, r0
 8003920:	4642      	mov	r2, r8
 8003922:	189b      	adds	r3, r3, r2
 8003924:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003928:	464b      	mov	r3, r9
 800392a:	460a      	mov	r2, r1
 800392c:	eb42 0303 	adc.w	r3, r2, r3
 8003930:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003938:	685b      	ldr	r3, [r3, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800393e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003940:	f04f 0200 	mov.w	r2, #0
 8003944:	f04f 0300 	mov.w	r3, #0
 8003948:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800394c:	4649      	mov	r1, r9
 800394e:	008b      	lsls	r3, r1, #2
 8003950:	4641      	mov	r1, r8
 8003952:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003956:	4641      	mov	r1, r8
 8003958:	008a      	lsls	r2, r1, #2
 800395a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800395e:	f7fc fcef 	bl	8000340 <__aeabi_uldivmod>
 8003962:	4602      	mov	r2, r0
 8003964:	460b      	mov	r3, r1
 8003966:	4611      	mov	r1, r2
 8003968:	4b38      	ldr	r3, [pc, #224]	@ (8003a4c <UART_SetConfig+0x4e4>)
 800396a:	fba3 2301 	umull	r2, r3, r3, r1
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	2264      	movs	r2, #100	@ 0x64
 8003972:	fb02 f303 	mul.w	r3, r2, r3
 8003976:	1acb      	subs	r3, r1, r3
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	3332      	adds	r3, #50	@ 0x32
 800397c:	4a33      	ldr	r2, [pc, #204]	@ (8003a4c <UART_SetConfig+0x4e4>)
 800397e:	fba2 2303 	umull	r2, r3, r2, r3
 8003982:	095b      	lsrs	r3, r3, #5
 8003984:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003988:	441c      	add	r4, r3
 800398a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800398e:	2200      	movs	r2, #0
 8003990:	673b      	str	r3, [r7, #112]	@ 0x70
 8003992:	677a      	str	r2, [r7, #116]	@ 0x74
 8003994:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003998:	4642      	mov	r2, r8
 800399a:	464b      	mov	r3, r9
 800399c:	1891      	adds	r1, r2, r2
 800399e:	60b9      	str	r1, [r7, #8]
 80039a0:	415b      	adcs	r3, r3
 80039a2:	60fb      	str	r3, [r7, #12]
 80039a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039a8:	4641      	mov	r1, r8
 80039aa:	1851      	adds	r1, r2, r1
 80039ac:	6039      	str	r1, [r7, #0]
 80039ae:	4649      	mov	r1, r9
 80039b0:	414b      	adcs	r3, r1
 80039b2:	607b      	str	r3, [r7, #4]
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80039c0:	4659      	mov	r1, fp
 80039c2:	00cb      	lsls	r3, r1, #3
 80039c4:	4651      	mov	r1, sl
 80039c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80039ca:	4651      	mov	r1, sl
 80039cc:	00ca      	lsls	r2, r1, #3
 80039ce:	4610      	mov	r0, r2
 80039d0:	4619      	mov	r1, r3
 80039d2:	4603      	mov	r3, r0
 80039d4:	4642      	mov	r2, r8
 80039d6:	189b      	adds	r3, r3, r2
 80039d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039da:	464b      	mov	r3, r9
 80039dc:	460a      	mov	r2, r1
 80039de:	eb42 0303 	adc.w	r3, r2, r3
 80039e2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80039e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80039ee:	667a      	str	r2, [r7, #100]	@ 0x64
 80039f0:	f04f 0200 	mov.w	r2, #0
 80039f4:	f04f 0300 	mov.w	r3, #0
 80039f8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80039fc:	4649      	mov	r1, r9
 80039fe:	008b      	lsls	r3, r1, #2
 8003a00:	4641      	mov	r1, r8
 8003a02:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a06:	4641      	mov	r1, r8
 8003a08:	008a      	lsls	r2, r1, #2
 8003a0a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003a0e:	f7fc fc97 	bl	8000340 <__aeabi_uldivmod>
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	4b0d      	ldr	r3, [pc, #52]	@ (8003a4c <UART_SetConfig+0x4e4>)
 8003a18:	fba3 1302 	umull	r1, r3, r3, r2
 8003a1c:	095b      	lsrs	r3, r3, #5
 8003a1e:	2164      	movs	r1, #100	@ 0x64
 8003a20:	fb01 f303 	mul.w	r3, r1, r3
 8003a24:	1ad3      	subs	r3, r2, r3
 8003a26:	011b      	lsls	r3, r3, #4
 8003a28:	3332      	adds	r3, #50	@ 0x32
 8003a2a:	4a08      	ldr	r2, [pc, #32]	@ (8003a4c <UART_SetConfig+0x4e4>)
 8003a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a30:	095b      	lsrs	r3, r3, #5
 8003a32:	f003 020f 	and.w	r2, r3, #15
 8003a36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4422      	add	r2, r4
 8003a3e:	609a      	str	r2, [r3, #8]
}
 8003a40:	bf00      	nop
 8003a42:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003a46:	46bd      	mov	sp, r7
 8003a48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a4c:	51eb851f 	.word	0x51eb851f

08003a50 <AES_Encrypt>:
* Arguments   : *Data   Data to encrypt is a 16 byte long arry
*               *Key    Key to encrypt data with is a 16 byte long arry
*****************************************************************************************
*/
void AES_Encrypt(unsigned char *Data, unsigned char *Key)
{
 8003a50:	b5b0      	push	{r4, r5, r7, lr}
 8003a52:	b088      	sub	sp, #32
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
	unsigned char i;
	unsigned char Row,Collum;
	unsigned char Round = 0x00;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	773b      	strb	r3, [r7, #28]
	unsigned char Round_Key[16];

	//Copy input to State arry
	for(Collum = 0; Collum < 4; Collum++)
 8003a5e:	2300      	movs	r3, #0
 8003a60:	777b      	strb	r3, [r7, #29]
 8003a62:	e01b      	b.n	8003a9c <AES_Encrypt+0x4c>
	{
		for(Row = 0; Row < 4; Row++)
 8003a64:	2300      	movs	r3, #0
 8003a66:	77bb      	strb	r3, [r7, #30]
 8003a68:	e012      	b.n	8003a90 <AES_Encrypt+0x40>
		{
			State[Row][Collum] = Data[Row + (4*Collum)];
 8003a6a:	7fba      	ldrb	r2, [r7, #30]
 8003a6c:	7f7b      	ldrb	r3, [r7, #29]
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	4413      	add	r3, r2
 8003a72:	461a      	mov	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	1899      	adds	r1, r3, r2
 8003a78:	7fba      	ldrb	r2, [r7, #30]
 8003a7a:	7f7b      	ldrb	r3, [r7, #29]
 8003a7c:	7808      	ldrb	r0, [r1, #0]
 8003a7e:	4961      	ldr	r1, [pc, #388]	@ (8003c04 <AES_Encrypt+0x1b4>)
 8003a80:	0092      	lsls	r2, r2, #2
 8003a82:	440a      	add	r2, r1
 8003a84:	4413      	add	r3, r2
 8003a86:	4602      	mov	r2, r0
 8003a88:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003a8a:	7fbb      	ldrb	r3, [r7, #30]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	77bb      	strb	r3, [r7, #30]
 8003a90:	7fbb      	ldrb	r3, [r7, #30]
 8003a92:	2b03      	cmp	r3, #3
 8003a94:	d9e9      	bls.n	8003a6a <AES_Encrypt+0x1a>
	for(Collum = 0; Collum < 4; Collum++)
 8003a96:	7f7b      	ldrb	r3, [r7, #29]
 8003a98:	3301      	adds	r3, #1
 8003a9a:	777b      	strb	r3, [r7, #29]
 8003a9c:	7f7b      	ldrb	r3, [r7, #29]
 8003a9e:	2b03      	cmp	r3, #3
 8003aa0:	d9e0      	bls.n	8003a64 <AES_Encrypt+0x14>
		}
	}

	//Copy key to round key
	for(i = 0; i < 16; i++)
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	77fb      	strb	r3, [r7, #31]
 8003aa6:	e00b      	b.n	8003ac0 <AES_Encrypt+0x70>
	{
		Round_Key[i] = Key[i];
 8003aa8:	7ffb      	ldrb	r3, [r7, #31]
 8003aaa:	683a      	ldr	r2, [r7, #0]
 8003aac:	441a      	add	r2, r3
 8003aae:	7ffb      	ldrb	r3, [r7, #31]
 8003ab0:	7812      	ldrb	r2, [r2, #0]
 8003ab2:	3320      	adds	r3, #32
 8003ab4:	443b      	add	r3, r7
 8003ab6:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < 16; i++)
 8003aba:	7ffb      	ldrb	r3, [r7, #31]
 8003abc:	3301      	adds	r3, #1
 8003abe:	77fb      	strb	r3, [r7, #31]
 8003ac0:	7ffb      	ldrb	r3, [r7, #31]
 8003ac2:	2b0f      	cmp	r3, #15
 8003ac4:	d9f0      	bls.n	8003aa8 <AES_Encrypt+0x58>
	}

	//Add round key
	AES_Add_Round_Key(Round_Key);
 8003ac6:	f107 030c 	add.w	r3, r7, #12
 8003aca:	4618      	mov	r0, r3
 8003acc:	f000 f89c 	bl	8003c08 <AES_Add_Round_Key>

	//Preform 9 full rounds
	for(Round = 1; Round < 10; Round++)
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	773b      	strb	r3, [r7, #28]
 8003ad4:	e038      	b.n	8003b48 <AES_Encrypt+0xf8>
	{
		//Preform Byte substitution with S table
		for(Collum = 0; Collum < 4; Collum++)
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	777b      	strb	r3, [r7, #29]
 8003ada:	e01f      	b.n	8003b1c <AES_Encrypt+0xcc>
		{
			for(Row = 0; Row < 4; Row++)
 8003adc:	2300      	movs	r3, #0
 8003ade:	77bb      	strb	r3, [r7, #30]
 8003ae0:	e016      	b.n	8003b10 <AES_Encrypt+0xc0>
			{
				State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 8003ae2:	7fba      	ldrb	r2, [r7, #30]
 8003ae4:	7f7b      	ldrb	r3, [r7, #29]
 8003ae6:	4947      	ldr	r1, [pc, #284]	@ (8003c04 <AES_Encrypt+0x1b4>)
 8003ae8:	0092      	lsls	r2, r2, #2
 8003aea:	440a      	add	r2, r1
 8003aec:	4413      	add	r3, r2
 8003aee:	781b      	ldrb	r3, [r3, #0]
 8003af0:	7fbd      	ldrb	r5, [r7, #30]
 8003af2:	7f7c      	ldrb	r4, [r7, #29]
 8003af4:	4618      	mov	r0, r3
 8003af6:	f000 f8bf 	bl	8003c78 <AES_Sub_Byte>
 8003afa:	4603      	mov	r3, r0
 8003afc:	4619      	mov	r1, r3
 8003afe:	4a41      	ldr	r2, [pc, #260]	@ (8003c04 <AES_Encrypt+0x1b4>)
 8003b00:	00ab      	lsls	r3, r5, #2
 8003b02:	4413      	add	r3, r2
 8003b04:	4423      	add	r3, r4
 8003b06:	460a      	mov	r2, r1
 8003b08:	701a      	strb	r2, [r3, #0]
			for(Row = 0; Row < 4; Row++)
 8003b0a:	7fbb      	ldrb	r3, [r7, #30]
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	77bb      	strb	r3, [r7, #30]
 8003b10:	7fbb      	ldrb	r3, [r7, #30]
 8003b12:	2b03      	cmp	r3, #3
 8003b14:	d9e5      	bls.n	8003ae2 <AES_Encrypt+0x92>
		for(Collum = 0; Collum < 4; Collum++)
 8003b16:	7f7b      	ldrb	r3, [r7, #29]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	777b      	strb	r3, [r7, #29]
 8003b1c:	7f7b      	ldrb	r3, [r7, #29]
 8003b1e:	2b03      	cmp	r3, #3
 8003b20:	d9dc      	bls.n	8003adc <AES_Encrypt+0x8c>
			}
		}

		//Preform Row Shift
		AES_Shift_Rows();
 8003b22:	f000 f8c7 	bl	8003cb4 <AES_Shift_Rows>

		//Mix Collums
		AES_Mix_Collums();
 8003b26:	f000 f909 	bl	8003d3c <AES_Mix_Collums>

		//Calculate new round key
		AES_Calculate_Round_Key(Round,Round_Key);
 8003b2a:	f107 020c 	add.w	r2, r7, #12
 8003b2e:	7f3b      	ldrb	r3, [r7, #28]
 8003b30:	4611      	mov	r1, r2
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 f998 	bl	8003e68 <AES_Calculate_Round_Key>

		//Add round key
		AES_Add_Round_Key(Round_Key);
 8003b38:	f107 030c 	add.w	r3, r7, #12
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f000 f863 	bl	8003c08 <AES_Add_Round_Key>
	for(Round = 1; Round < 10; Round++)
 8003b42:	7f3b      	ldrb	r3, [r7, #28]
 8003b44:	3301      	adds	r3, #1
 8003b46:	773b      	strb	r3, [r7, #28]
 8003b48:	7f3b      	ldrb	r3, [r7, #28]
 8003b4a:	2b09      	cmp	r3, #9
 8003b4c:	d9c3      	bls.n	8003ad6 <AES_Encrypt+0x86>
	}

	//Last round whitout mix collums
	//Preform Byte substitution with S table
	for(Collum = 0; Collum < 4; Collum++)
 8003b4e:	2300      	movs	r3, #0
 8003b50:	777b      	strb	r3, [r7, #29]
 8003b52:	e01f      	b.n	8003b94 <AES_Encrypt+0x144>
	{
		for(Row = 0; Row < 4; Row++)
 8003b54:	2300      	movs	r3, #0
 8003b56:	77bb      	strb	r3, [r7, #30]
 8003b58:	e016      	b.n	8003b88 <AES_Encrypt+0x138>
		{
			State[Row][Collum] = AES_Sub_Byte(State[Row][Collum]);
 8003b5a:	7fba      	ldrb	r2, [r7, #30]
 8003b5c:	7f7b      	ldrb	r3, [r7, #29]
 8003b5e:	4929      	ldr	r1, [pc, #164]	@ (8003c04 <AES_Encrypt+0x1b4>)
 8003b60:	0092      	lsls	r2, r2, #2
 8003b62:	440a      	add	r2, r1
 8003b64:	4413      	add	r3, r2
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	7fbd      	ldrb	r5, [r7, #30]
 8003b6a:	7f7c      	ldrb	r4, [r7, #29]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f000 f883 	bl	8003c78 <AES_Sub_Byte>
 8003b72:	4603      	mov	r3, r0
 8003b74:	4619      	mov	r1, r3
 8003b76:	4a23      	ldr	r2, [pc, #140]	@ (8003c04 <AES_Encrypt+0x1b4>)
 8003b78:	00ab      	lsls	r3, r5, #2
 8003b7a:	4413      	add	r3, r2
 8003b7c:	4423      	add	r3, r4
 8003b7e:	460a      	mov	r2, r1
 8003b80:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003b82:	7fbb      	ldrb	r3, [r7, #30]
 8003b84:	3301      	adds	r3, #1
 8003b86:	77bb      	strb	r3, [r7, #30]
 8003b88:	7fbb      	ldrb	r3, [r7, #30]
 8003b8a:	2b03      	cmp	r3, #3
 8003b8c:	d9e5      	bls.n	8003b5a <AES_Encrypt+0x10a>
	for(Collum = 0; Collum < 4; Collum++)
 8003b8e:	7f7b      	ldrb	r3, [r7, #29]
 8003b90:	3301      	adds	r3, #1
 8003b92:	777b      	strb	r3, [r7, #29]
 8003b94:	7f7b      	ldrb	r3, [r7, #29]
 8003b96:	2b03      	cmp	r3, #3
 8003b98:	d9dc      	bls.n	8003b54 <AES_Encrypt+0x104>
		}
	}

	//Shift rows
	AES_Shift_Rows();
 8003b9a:	f000 f88b 	bl	8003cb4 <AES_Shift_Rows>

	//Calculate new round key
	AES_Calculate_Round_Key(Round,Round_Key);
 8003b9e:	f107 020c 	add.w	r2, r7, #12
 8003ba2:	7f3b      	ldrb	r3, [r7, #28]
 8003ba4:	4611      	mov	r1, r2
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 f95e 	bl	8003e68 <AES_Calculate_Round_Key>

	//Add round Key
	AES_Add_Round_Key(Round_Key);
 8003bac:	f107 030c 	add.w	r3, r7, #12
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f000 f829 	bl	8003c08 <AES_Add_Round_Key>

	//Copy the State into the data array
	for(Collum = 0; Collum < 4; Collum++)
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	777b      	strb	r3, [r7, #29]
 8003bba:	e01a      	b.n	8003bf2 <AES_Encrypt+0x1a2>
	{
		for(Row = 0; Row < 4; Row++)
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	77bb      	strb	r3, [r7, #30]
 8003bc0:	e011      	b.n	8003be6 <AES_Encrypt+0x196>
		{
			Data[Row + (4*Collum)] = State[Row][Collum];
 8003bc2:	7fb9      	ldrb	r1, [r7, #30]
 8003bc4:	7f7a      	ldrb	r2, [r7, #29]
 8003bc6:	7fb8      	ldrb	r0, [r7, #30]
 8003bc8:	7f7b      	ldrb	r3, [r7, #29]
 8003bca:	009b      	lsls	r3, r3, #2
 8003bcc:	4403      	add	r3, r0
 8003bce:	4618      	mov	r0, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4403      	add	r3, r0
 8003bd4:	480b      	ldr	r0, [pc, #44]	@ (8003c04 <AES_Encrypt+0x1b4>)
 8003bd6:	0089      	lsls	r1, r1, #2
 8003bd8:	4401      	add	r1, r0
 8003bda:	440a      	add	r2, r1
 8003bdc:	7812      	ldrb	r2, [r2, #0]
 8003bde:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003be0:	7fbb      	ldrb	r3, [r7, #30]
 8003be2:	3301      	adds	r3, #1
 8003be4:	77bb      	strb	r3, [r7, #30]
 8003be6:	7fbb      	ldrb	r3, [r7, #30]
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	d9ea      	bls.n	8003bc2 <AES_Encrypt+0x172>
	for(Collum = 0; Collum < 4; Collum++)
 8003bec:	7f7b      	ldrb	r3, [r7, #29]
 8003bee:	3301      	adds	r3, #1
 8003bf0:	777b      	strb	r3, [r7, #29]
 8003bf2:	7f7b      	ldrb	r3, [r7, #29]
 8003bf4:	2b03      	cmp	r3, #3
 8003bf6:	d9e1      	bls.n	8003bbc <AES_Encrypt+0x16c>
		}
	}

}
 8003bf8:	bf00      	nop
 8003bfa:	bf00      	nop
 8003bfc:	3720      	adds	r7, #32
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bdb0      	pop	{r4, r5, r7, pc}
 8003c02:	bf00      	nop
 8003c04:	2000033c 	.word	0x2000033c

08003c08 <AES_Add_Round_Key>:
*
* Arguments   : *Round_Key    16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Add_Round_Key(unsigned char *Round_Key)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
	unsigned char Row,Collum;

	for(Collum = 0; Collum < 4; Collum++)
 8003c10:	2300      	movs	r3, #0
 8003c12:	73bb      	strb	r3, [r7, #14]
 8003c14:	e024      	b.n	8003c60 <AES_Add_Round_Key+0x58>
	{
		for(Row = 0; Row < 4; Row++)
 8003c16:	2300      	movs	r3, #0
 8003c18:	73fb      	strb	r3, [r7, #15]
 8003c1a:	e01b      	b.n	8003c54 <AES_Add_Round_Key+0x4c>
		{
			State[Row][Collum] = State[Row][Collum] ^ Round_Key[Row + (4*Collum)];
 8003c1c:	7bfa      	ldrb	r2, [r7, #15]
 8003c1e:	7bbb      	ldrb	r3, [r7, #14]
 8003c20:	4914      	ldr	r1, [pc, #80]	@ (8003c74 <AES_Add_Round_Key+0x6c>)
 8003c22:	0092      	lsls	r2, r2, #2
 8003c24:	440a      	add	r2, r1
 8003c26:	4413      	add	r3, r2
 8003c28:	7818      	ldrb	r0, [r3, #0]
 8003c2a:	7bfa      	ldrb	r2, [r7, #15]
 8003c2c:	7bbb      	ldrb	r3, [r7, #14]
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	4413      	add	r3, r2
 8003c32:	461a      	mov	r2, r3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	4413      	add	r3, r2
 8003c38:	7819      	ldrb	r1, [r3, #0]
 8003c3a:	7bfa      	ldrb	r2, [r7, #15]
 8003c3c:	7bbb      	ldrb	r3, [r7, #14]
 8003c3e:	4041      	eors	r1, r0
 8003c40:	b2c8      	uxtb	r0, r1
 8003c42:	490c      	ldr	r1, [pc, #48]	@ (8003c74 <AES_Add_Round_Key+0x6c>)
 8003c44:	0092      	lsls	r2, r2, #2
 8003c46:	440a      	add	r2, r1
 8003c48:	4413      	add	r3, r2
 8003c4a:	4602      	mov	r2, r0
 8003c4c:	701a      	strb	r2, [r3, #0]
		for(Row = 0; Row < 4; Row++)
 8003c4e:	7bfb      	ldrb	r3, [r7, #15]
 8003c50:	3301      	adds	r3, #1
 8003c52:	73fb      	strb	r3, [r7, #15]
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
 8003c56:	2b03      	cmp	r3, #3
 8003c58:	d9e0      	bls.n	8003c1c <AES_Add_Round_Key+0x14>
	for(Collum = 0; Collum < 4; Collum++)
 8003c5a:	7bbb      	ldrb	r3, [r7, #14]
 8003c5c:	3301      	adds	r3, #1
 8003c5e:	73bb      	strb	r3, [r7, #14]
 8003c60:	7bbb      	ldrb	r3, [r7, #14]
 8003c62:	2b03      	cmp	r3, #3
 8003c64:	d9d7      	bls.n	8003c16 <AES_Add_Round_Key+0xe>
		}
	}
}
 8003c66:	bf00      	nop
 8003c68:	bf00      	nop
 8003c6a:	3714      	adds	r7, #20
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	2000033c 	.word	0x2000033c

08003c78 <AES_Sub_Byte>:
*
* Return      : The return is the found byte in the S_Table
*****************************************************************************************
*/
unsigned char AES_Sub_Byte(unsigned char Byte)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	71fb      	strb	r3, [r7, #7]
	unsigned char S_Row,S_Collum;
	unsigned char S_Byte;

	//Split byte up in Row and Collum
	S_Row = ((Byte >> 4) & 0x0F);
 8003c82:	79fb      	ldrb	r3, [r7, #7]
 8003c84:	091b      	lsrs	r3, r3, #4
 8003c86:	73fb      	strb	r3, [r7, #15]
	S_Collum = (Byte & 0x0F);
 8003c88:	79fb      	ldrb	r3, [r7, #7]
 8003c8a:	f003 030f 	and.w	r3, r3, #15
 8003c8e:	73bb      	strb	r3, [r7, #14]

	//Find the correct byte in the S_Table
	S_Byte = S_Table[S_Row][S_Collum];
 8003c90:	7bfa      	ldrb	r2, [r7, #15]
 8003c92:	7bbb      	ldrb	r3, [r7, #14]
 8003c94:	4906      	ldr	r1, [pc, #24]	@ (8003cb0 <AES_Sub_Byte+0x38>)
 8003c96:	0112      	lsls	r2, r2, #4
 8003c98:	440a      	add	r2, r1
 8003c9a:	4413      	add	r3, r2
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	737b      	strb	r3, [r7, #13]

	return S_Byte;
 8003ca0:	7b7b      	ldrb	r3, [r7, #13]
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3714      	adds	r7, #20
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	200000c4 	.word	0x200000c4

08003cb4 <AES_Shift_Rows>:
*****************************************************************************************
* Description : Function that preforms the shift row operation described in the AES standard
*****************************************************************************************
*/
void AES_Shift_Rows()
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0

	//Row 0 doesn't change

	//Shift Row 1 one left
	//Store firt byte in buffer
	Buffer = State[1][0];
 8003cba:	4b1f      	ldr	r3, [pc, #124]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cbc:	791b      	ldrb	r3, [r3, #4]
 8003cbe:	71fb      	strb	r3, [r7, #7]
	//Shift all bytes
	State[1][0] = State[1][1];
 8003cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cc2:	795a      	ldrb	r2, [r3, #5]
 8003cc4:	4b1c      	ldr	r3, [pc, #112]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cc6:	711a      	strb	r2, [r3, #4]
	State[1][1] = State[1][2];
 8003cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cca:	799a      	ldrb	r2, [r3, #6]
 8003ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cce:	715a      	strb	r2, [r3, #5]
	State[1][2] = State[1][3];
 8003cd0:	4b19      	ldr	r3, [pc, #100]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cd2:	79da      	ldrb	r2, [r3, #7]
 8003cd4:	4b18      	ldr	r3, [pc, #96]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cd6:	719a      	strb	r2, [r3, #6]
	State[1][3] = Buffer;
 8003cd8:	4a17      	ldr	r2, [pc, #92]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cda:	79fb      	ldrb	r3, [r7, #7]
 8003cdc:	71d3      	strb	r3, [r2, #7]

	//Shift row 2 two left
	Buffer = State[2][0];
 8003cde:	4b16      	ldr	r3, [pc, #88]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003ce0:	7a1b      	ldrb	r3, [r3, #8]
 8003ce2:	71fb      	strb	r3, [r7, #7]
	State[2][0] = State[2][2];
 8003ce4:	4b14      	ldr	r3, [pc, #80]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003ce6:	7a9a      	ldrb	r2, [r3, #10]
 8003ce8:	4b13      	ldr	r3, [pc, #76]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cea:	721a      	strb	r2, [r3, #8]
	State[2][2] = Buffer;
 8003cec:	4a12      	ldr	r2, [pc, #72]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cee:	79fb      	ldrb	r3, [r7, #7]
 8003cf0:	7293      	strb	r3, [r2, #10]
	Buffer = State[2][1];
 8003cf2:	4b11      	ldr	r3, [pc, #68]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cf4:	7a5b      	ldrb	r3, [r3, #9]
 8003cf6:	71fb      	strb	r3, [r7, #7]
	State[2][1] = State[2][3];
 8003cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cfa:	7ada      	ldrb	r2, [r3, #11]
 8003cfc:	4b0e      	ldr	r3, [pc, #56]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003cfe:	725a      	strb	r2, [r3, #9]
	State[2][3] = Buffer;
 8003d00:	4a0d      	ldr	r2, [pc, #52]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d02:	79fb      	ldrb	r3, [r7, #7]
 8003d04:	72d3      	strb	r3, [r2, #11]

	//Shift row 3 three left
	Buffer = State[3][3];
 8003d06:	4b0c      	ldr	r3, [pc, #48]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d08:	7bdb      	ldrb	r3, [r3, #15]
 8003d0a:	71fb      	strb	r3, [r7, #7]
	State[3][3] = State[3][2];
 8003d0c:	4b0a      	ldr	r3, [pc, #40]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d0e:	7b9a      	ldrb	r2, [r3, #14]
 8003d10:	4b09      	ldr	r3, [pc, #36]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d12:	73da      	strb	r2, [r3, #15]
	State[3][2] = State[3][1];
 8003d14:	4b08      	ldr	r3, [pc, #32]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d16:	7b5a      	ldrb	r2, [r3, #13]
 8003d18:	4b07      	ldr	r3, [pc, #28]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d1a:	739a      	strb	r2, [r3, #14]
	State[3][1] = State[3][0];
 8003d1c:	4b06      	ldr	r3, [pc, #24]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d1e:	7b1a      	ldrb	r2, [r3, #12]
 8003d20:	4b05      	ldr	r3, [pc, #20]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d22:	735a      	strb	r2, [r3, #13]
	State[3][0] = Buffer;
 8003d24:	4a04      	ldr	r2, [pc, #16]	@ (8003d38 <AES_Shift_Rows+0x84>)
 8003d26:	79fb      	ldrb	r3, [r7, #7]
 8003d28:	7313      	strb	r3, [r2, #12]
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	2000033c 	.word	0x2000033c

08003d3c <AES_Mix_Collums>:
*****************************************************************************************
* Description : Function that preforms the Mix Collums operation described in the AES standard
*****************************************************************************************
*/
void AES_Mix_Collums()
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b085      	sub	sp, #20
 8003d40:	af00      	add	r7, sp, #0
	unsigned char Row,Collum;
	unsigned char a[4], b[4];
	for(Collum = 0; Collum < 4; Collum++)
 8003d42:	2300      	movs	r3, #0
 8003d44:	73bb      	strb	r3, [r7, #14]
 8003d46:	e082      	b.n	8003e4e <AES_Mix_Collums+0x112>
	{
		for(Row = 0; Row < 4; Row++)
 8003d48:	2300      	movs	r3, #0
 8003d4a:	73fb      	strb	r3, [r7, #15]
 8003d4c:	e033      	b.n	8003db6 <AES_Mix_Collums+0x7a>
		{
			a[Row] = State[Row][Collum];
 8003d4e:	7bf9      	ldrb	r1, [r7, #15]
 8003d50:	7bba      	ldrb	r2, [r7, #14]
 8003d52:	7bfb      	ldrb	r3, [r7, #15]
 8003d54:	4843      	ldr	r0, [pc, #268]	@ (8003e64 <AES_Mix_Collums+0x128>)
 8003d56:	0089      	lsls	r1, r1, #2
 8003d58:	4401      	add	r1, r0
 8003d5a:	440a      	add	r2, r1
 8003d5c:	7812      	ldrb	r2, [r2, #0]
 8003d5e:	3310      	adds	r3, #16
 8003d60:	443b      	add	r3, r7
 8003d62:	f803 2c08 	strb.w	r2, [r3, #-8]
			b[Row] = (State[Row][Collum] << 1);
 8003d66:	7bfa      	ldrb	r2, [r7, #15]
 8003d68:	7bbb      	ldrb	r3, [r7, #14]
 8003d6a:	493e      	ldr	r1, [pc, #248]	@ (8003e64 <AES_Mix_Collums+0x128>)
 8003d6c:	0092      	lsls	r2, r2, #2
 8003d6e:	440a      	add	r2, r1
 8003d70:	4413      	add	r3, r2
 8003d72:	781a      	ldrb	r2, [r3, #0]
 8003d74:	7bfb      	ldrb	r3, [r7, #15]
 8003d76:	0052      	lsls	r2, r2, #1
 8003d78:	b2d2      	uxtb	r2, r2
 8003d7a:	3310      	adds	r3, #16
 8003d7c:	443b      	add	r3, r7
 8003d7e:	f803 2c0c 	strb.w	r2, [r3, #-12]

			if((State[Row][Collum] & 0x80) == 0x80)
 8003d82:	7bfa      	ldrb	r2, [r7, #15]
 8003d84:	7bbb      	ldrb	r3, [r7, #14]
 8003d86:	4937      	ldr	r1, [pc, #220]	@ (8003e64 <AES_Mix_Collums+0x128>)
 8003d88:	0092      	lsls	r2, r2, #2
 8003d8a:	440a      	add	r2, r1
 8003d8c:	4413      	add	r3, r2
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	b25b      	sxtb	r3, r3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	da0c      	bge.n	8003db0 <AES_Mix_Collums+0x74>
			{
				b[Row] = b[Row] ^ 0x1B;
 8003d96:	7bfb      	ldrb	r3, [r7, #15]
 8003d98:	3310      	adds	r3, #16
 8003d9a:	443b      	add	r3, r7
 8003d9c:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8003da0:	7bfb      	ldrb	r3, [r7, #15]
 8003da2:	f082 021b 	eor.w	r2, r2, #27
 8003da6:	b2d2      	uxtb	r2, r2
 8003da8:	3310      	adds	r3, #16
 8003daa:	443b      	add	r3, r7
 8003dac:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(Row = 0; Row < 4; Row++)
 8003db0:	7bfb      	ldrb	r3, [r7, #15]
 8003db2:	3301      	adds	r3, #1
 8003db4:	73fb      	strb	r3, [r7, #15]
 8003db6:	7bfb      	ldrb	r3, [r7, #15]
 8003db8:	2b03      	cmp	r3, #3
 8003dba:	d9c8      	bls.n	8003d4e <AES_Mix_Collums+0x12>
			}
		}
		State[0][Collum] = b[0] ^ a[1] ^ b[1] ^ a[2] ^ a[3];
 8003dbc:	793a      	ldrb	r2, [r7, #4]
 8003dbe:	7a7b      	ldrb	r3, [r7, #9]
 8003dc0:	4053      	eors	r3, r2
 8003dc2:	b2da      	uxtb	r2, r3
 8003dc4:	797b      	ldrb	r3, [r7, #5]
 8003dc6:	4053      	eors	r3, r2
 8003dc8:	b2da      	uxtb	r2, r3
 8003dca:	7abb      	ldrb	r3, [r7, #10]
 8003dcc:	4053      	eors	r3, r2
 8003dce:	b2d9      	uxtb	r1, r3
 8003dd0:	7afa      	ldrb	r2, [r7, #11]
 8003dd2:	7bbb      	ldrb	r3, [r7, #14]
 8003dd4:	404a      	eors	r2, r1
 8003dd6:	b2d1      	uxtb	r1, r2
 8003dd8:	4a22      	ldr	r2, [pc, #136]	@ (8003e64 <AES_Mix_Collums+0x128>)
 8003dda:	54d1      	strb	r1, [r2, r3]
		State[1][Collum] = a[0] ^ b[1] ^ a[2] ^ b[2] ^ a[3];
 8003ddc:	7a3a      	ldrb	r2, [r7, #8]
 8003dde:	797b      	ldrb	r3, [r7, #5]
 8003de0:	4053      	eors	r3, r2
 8003de2:	b2da      	uxtb	r2, r3
 8003de4:	7abb      	ldrb	r3, [r7, #10]
 8003de6:	4053      	eors	r3, r2
 8003de8:	b2da      	uxtb	r2, r3
 8003dea:	79bb      	ldrb	r3, [r7, #6]
 8003dec:	4053      	eors	r3, r2
 8003dee:	b2d9      	uxtb	r1, r3
 8003df0:	7afa      	ldrb	r2, [r7, #11]
 8003df2:	7bbb      	ldrb	r3, [r7, #14]
 8003df4:	404a      	eors	r2, r1
 8003df6:	b2d1      	uxtb	r1, r2
 8003df8:	4a1a      	ldr	r2, [pc, #104]	@ (8003e64 <AES_Mix_Collums+0x128>)
 8003dfa:	4413      	add	r3, r2
 8003dfc:	460a      	mov	r2, r1
 8003dfe:	711a      	strb	r2, [r3, #4]
		State[2][Collum] = a[0] ^ a[1] ^ b[2] ^ a[3] ^ b[3];
 8003e00:	7a3a      	ldrb	r2, [r7, #8]
 8003e02:	7a7b      	ldrb	r3, [r7, #9]
 8003e04:	4053      	eors	r3, r2
 8003e06:	b2da      	uxtb	r2, r3
 8003e08:	79bb      	ldrb	r3, [r7, #6]
 8003e0a:	4053      	eors	r3, r2
 8003e0c:	b2da      	uxtb	r2, r3
 8003e0e:	7afb      	ldrb	r3, [r7, #11]
 8003e10:	4053      	eors	r3, r2
 8003e12:	b2d9      	uxtb	r1, r3
 8003e14:	79fa      	ldrb	r2, [r7, #7]
 8003e16:	7bbb      	ldrb	r3, [r7, #14]
 8003e18:	404a      	eors	r2, r1
 8003e1a:	b2d1      	uxtb	r1, r2
 8003e1c:	4a11      	ldr	r2, [pc, #68]	@ (8003e64 <AES_Mix_Collums+0x128>)
 8003e1e:	4413      	add	r3, r2
 8003e20:	460a      	mov	r2, r1
 8003e22:	721a      	strb	r2, [r3, #8]
		State[3][Collum] = a[0] ^ b[0] ^ a[1] ^ a[2] ^ b[3];
 8003e24:	7a3a      	ldrb	r2, [r7, #8]
 8003e26:	793b      	ldrb	r3, [r7, #4]
 8003e28:	4053      	eors	r3, r2
 8003e2a:	b2da      	uxtb	r2, r3
 8003e2c:	7a7b      	ldrb	r3, [r7, #9]
 8003e2e:	4053      	eors	r3, r2
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	7abb      	ldrb	r3, [r7, #10]
 8003e34:	4053      	eors	r3, r2
 8003e36:	b2d9      	uxtb	r1, r3
 8003e38:	79fa      	ldrb	r2, [r7, #7]
 8003e3a:	7bbb      	ldrb	r3, [r7, #14]
 8003e3c:	404a      	eors	r2, r1
 8003e3e:	b2d1      	uxtb	r1, r2
 8003e40:	4a08      	ldr	r2, [pc, #32]	@ (8003e64 <AES_Mix_Collums+0x128>)
 8003e42:	4413      	add	r3, r2
 8003e44:	460a      	mov	r2, r1
 8003e46:	731a      	strb	r2, [r3, #12]
	for(Collum = 0; Collum < 4; Collum++)
 8003e48:	7bbb      	ldrb	r3, [r7, #14]
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	73bb      	strb	r3, [r7, #14]
 8003e4e:	7bbb      	ldrb	r3, [r7, #14]
 8003e50:	2b03      	cmp	r3, #3
 8003e52:	f67f af79 	bls.w	8003d48 <AES_Mix_Collums+0xc>
	}
}
 8003e56:	bf00      	nop
 8003e58:	bf00      	nop
 8003e5a:	3714      	adds	r7, #20
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e62:	4770      	bx	lr
 8003e64:	2000033c 	.word	0x2000033c

08003e68 <AES_Calculate_Round_Key>:
* Arguments   :   Round         Number of current Round
*                *Round_Key     16 byte long array holding the Round Key
*****************************************************************************************
*/
void AES_Calculate_Round_Key(unsigned char Round, unsigned char *Round_Key)
{
 8003e68:	b590      	push	{r4, r7, lr}
 8003e6a:	b087      	sub	sp, #28
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	4603      	mov	r3, r0
 8003e70:	6039      	str	r1, [r7, #0]
 8003e72:	71fb      	strb	r3, [r7, #7]
	unsigned char Buffer;
	unsigned char Rcon;

	//Calculate first Temp
	//Copy laste byte from previous key
	for(i = 0; i < 4; i++)
 8003e74:	2300      	movs	r3, #0
 8003e76:	75fb      	strb	r3, [r7, #23]
 8003e78:	e00c      	b.n	8003e94 <AES_Calculate_Round_Key+0x2c>
	{
		Temp[i] = Round_Key[i+12];
 8003e7a:	7dfb      	ldrb	r3, [r7, #23]
 8003e7c:	330c      	adds	r3, #12
 8003e7e:	683a      	ldr	r2, [r7, #0]
 8003e80:	441a      	add	r2, r3
 8003e82:	7dfb      	ldrb	r3, [r7, #23]
 8003e84:	7812      	ldrb	r2, [r2, #0]
 8003e86:	3318      	adds	r3, #24
 8003e88:	443b      	add	r3, r7
 8003e8a:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 8003e8e:	7dfb      	ldrb	r3, [r7, #23]
 8003e90:	3301      	adds	r3, #1
 8003e92:	75fb      	strb	r3, [r7, #23]
 8003e94:	7dfb      	ldrb	r3, [r7, #23]
 8003e96:	2b03      	cmp	r3, #3
 8003e98:	d9ef      	bls.n	8003e7a <AES_Calculate_Round_Key+0x12>
	}

	//Rotate Temp
	Buffer = Temp[0];
 8003e9a:	7b3b      	ldrb	r3, [r7, #12]
 8003e9c:	753b      	strb	r3, [r7, #20]
	Temp[0] = Temp[1];
 8003e9e:	7b7b      	ldrb	r3, [r7, #13]
 8003ea0:	733b      	strb	r3, [r7, #12]
	Temp[1] = Temp[2];
 8003ea2:	7bbb      	ldrb	r3, [r7, #14]
 8003ea4:	737b      	strb	r3, [r7, #13]
	Temp[2] = Temp[3];
 8003ea6:	7bfb      	ldrb	r3, [r7, #15]
 8003ea8:	73bb      	strb	r3, [r7, #14]
	Temp[3] = Buffer;
 8003eaa:	7d3b      	ldrb	r3, [r7, #20]
 8003eac:	73fb      	strb	r3, [r7, #15]

	//Substitute Temp
	for(i = 0; i < 4; i++)
 8003eae:	2300      	movs	r3, #0
 8003eb0:	75fb      	strb	r3, [r7, #23]
 8003eb2:	e012      	b.n	8003eda <AES_Calculate_Round_Key+0x72>
	{
		Temp[i] = AES_Sub_Byte(Temp[i]);
 8003eb4:	7dfb      	ldrb	r3, [r7, #23]
 8003eb6:	3318      	adds	r3, #24
 8003eb8:	443b      	add	r3, r7
 8003eba:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003ebe:	7dfc      	ldrb	r4, [r7, #23]
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f7ff fed9 	bl	8003c78 <AES_Sub_Byte>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	461a      	mov	r2, r3
 8003eca:	f104 0318 	add.w	r3, r4, #24
 8003ece:	443b      	add	r3, r7
 8003ed0:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i = 0; i < 4; i++)
 8003ed4:	7dfb      	ldrb	r3, [r7, #23]
 8003ed6:	3301      	adds	r3, #1
 8003ed8:	75fb      	strb	r3, [r7, #23]
 8003eda:	7dfb      	ldrb	r3, [r7, #23]
 8003edc:	2b03      	cmp	r3, #3
 8003ede:	d9e9      	bls.n	8003eb4 <AES_Calculate_Round_Key+0x4c>
	}

	//Calculate Rcon
	Rcon = 0x01;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	757b      	strb	r3, [r7, #21]
	while(Round != 1)
 8003ee4:	e010      	b.n	8003f08 <AES_Calculate_Round_Key+0xa0>
	{
		b = Rcon & 0x80;
 8003ee6:	7d7b      	ldrb	r3, [r7, #21]
 8003ee8:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003eec:	74fb      	strb	r3, [r7, #19]
		Rcon = Rcon << 1;
 8003eee:	7d7b      	ldrb	r3, [r7, #21]
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	757b      	strb	r3, [r7, #21]
		if(b == 0x80)
 8003ef4:	7cfb      	ldrb	r3, [r7, #19]
 8003ef6:	2b80      	cmp	r3, #128	@ 0x80
 8003ef8:	d103      	bne.n	8003f02 <AES_Calculate_Round_Key+0x9a>
		{
			Rcon = Rcon ^ 0x1b;
 8003efa:	7d7b      	ldrb	r3, [r7, #21]
 8003efc:	f083 031b 	eor.w	r3, r3, #27
 8003f00:	757b      	strb	r3, [r7, #21]
		}
		Round--;
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	3b01      	subs	r3, #1
 8003f06:	71fb      	strb	r3, [r7, #7]
	while(Round != 1)
 8003f08:	79fb      	ldrb	r3, [r7, #7]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d1eb      	bne.n	8003ee6 <AES_Calculate_Round_Key+0x7e>
	}

	//XOR Rcon
	Temp[0] = Temp[0] ^ Rcon;
 8003f0e:	7b3a      	ldrb	r2, [r7, #12]
 8003f10:	7d7b      	ldrb	r3, [r7, #21]
 8003f12:	4053      	eors	r3, r2
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	733b      	strb	r3, [r7, #12]

	//Calculate new key
	for(i = 0; i < 4; i++)
 8003f18:	2300      	movs	r3, #0
 8003f1a:	75fb      	strb	r3, [r7, #23]
 8003f1c:	e02f      	b.n	8003f7e <AES_Calculate_Round_Key+0x116>
	{
		for(j = 0; j < 4; j++)
 8003f1e:	2300      	movs	r3, #0
 8003f20:	75bb      	strb	r3, [r7, #22]
 8003f22:	e026      	b.n	8003f72 <AES_Calculate_Round_Key+0x10a>
		{
			Round_Key[j + (4*i)] = Round_Key[j + (4*i)] ^ Temp[j];
 8003f24:	7dba      	ldrb	r2, [r7, #22]
 8003f26:	7dfb      	ldrb	r3, [r7, #23]
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	4413      	add	r3, r2
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	4413      	add	r3, r2
 8003f32:	7819      	ldrb	r1, [r3, #0]
 8003f34:	7dbb      	ldrb	r3, [r7, #22]
 8003f36:	3318      	adds	r3, #24
 8003f38:	443b      	add	r3, r7
 8003f3a:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8003f3e:	7db8      	ldrb	r0, [r7, #22]
 8003f40:	7dfb      	ldrb	r3, [r7, #23]
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	4403      	add	r3, r0
 8003f46:	4618      	mov	r0, r3
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	4403      	add	r3, r0
 8003f4c:	404a      	eors	r2, r1
 8003f4e:	b2d2      	uxtb	r2, r2
 8003f50:	701a      	strb	r2, [r3, #0]
			Temp[j] = Round_Key[j + (4*i)];
 8003f52:	7dba      	ldrb	r2, [r7, #22]
 8003f54:	7dfb      	ldrb	r3, [r7, #23]
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	4413      	add	r3, r2
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	441a      	add	r2, r3
 8003f60:	7dbb      	ldrb	r3, [r7, #22]
 8003f62:	7812      	ldrb	r2, [r2, #0]
 8003f64:	3318      	adds	r3, #24
 8003f66:	443b      	add	r3, r7
 8003f68:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(j = 0; j < 4; j++)
 8003f6c:	7dbb      	ldrb	r3, [r7, #22]
 8003f6e:	3301      	adds	r3, #1
 8003f70:	75bb      	strb	r3, [r7, #22]
 8003f72:	7dbb      	ldrb	r3, [r7, #22]
 8003f74:	2b03      	cmp	r3, #3
 8003f76:	d9d5      	bls.n	8003f24 <AES_Calculate_Round_Key+0xbc>
	for(i = 0; i < 4; i++)
 8003f78:	7dfb      	ldrb	r3, [r7, #23]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	75fb      	strb	r3, [r7, #23]
 8003f7e:	7dfb      	ldrb	r3, [r7, #23]
 8003f80:	2b03      	cmp	r3, #3
 8003f82:	d9cc      	bls.n	8003f1e <AES_Calculate_Round_Key+0xb6>
		}
	}
}
 8003f84:	bf00      	nop
 8003f86:	bf00      	nop
 8003f88:	371c      	adds	r7, #28
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd90      	pop	{r4, r7, pc}

08003f8e <Encrypt_Payload>:
#include "Encrypt_V31.h"
#include "AES-128_V10.h"

void Encrypt_Payload(unsigned char *Data, unsigned char Data_Length, unsigned int Frame_Counter,
                     unsigned char Direction, unsigned char Key[16], unsigned char DevAddr[4])
{
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b08a      	sub	sp, #40	@ 0x28
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	60f8      	str	r0, [r7, #12]
 8003f96:	607a      	str	r2, [r7, #4]
 8003f98:	461a      	mov	r2, r3
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	72fb      	strb	r3, [r7, #11]
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	72bb      	strb	r3, [r7, #10]
	unsigned char i = 0x00;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	unsigned char j;
	unsigned char Number_of_Blocks = 0x00;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	unsigned char Incomplete_Block_Size = 0x00;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

	unsigned char Block_A[16];

	//Calculate number of blocks
	Number_of_Blocks = Data_Length / 16;
 8003fb4:	7afb      	ldrb	r3, [r7, #11]
 8003fb6:	091b      	lsrs	r3, r3, #4
 8003fb8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	Incomplete_Block_Size = Data_Length % 16;
 8003fbc:	7afb      	ldrb	r3, [r7, #11]
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	if(Incomplete_Block_Size != 0)
 8003fc6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d004      	beq.n	8003fd8 <Encrypt_Payload+0x4a>
	{
		Number_of_Blocks++;
 8003fce:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	}

	for(i = 1; i <= Number_of_Blocks; i++)
 8003fd8:	2301      	movs	r3, #1
 8003fda:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8003fde:	e07e      	b.n	80040de <Encrypt_Payload+0x150>
	{
		Block_A[0] = 0x01;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	753b      	strb	r3, [r7, #20]
		Block_A[1] = 0x00;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	757b      	strb	r3, [r7, #21]
		Block_A[2] = 0x00;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	75bb      	strb	r3, [r7, #22]
		Block_A[3] = 0x00;
 8003fec:	2300      	movs	r3, #0
 8003fee:	75fb      	strb	r3, [r7, #23]
		Block_A[4] = 0x00;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	763b      	strb	r3, [r7, #24]

		Block_A[5] = Direction;
 8003ff4:	7abb      	ldrb	r3, [r7, #10]
 8003ff6:	767b      	strb	r3, [r7, #25]

		Block_A[6] = DevAddr[3];
 8003ff8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ffa:	78db      	ldrb	r3, [r3, #3]
 8003ffc:	76bb      	strb	r3, [r7, #26]
		Block_A[7] = DevAddr[2];
 8003ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004000:	789b      	ldrb	r3, [r3, #2]
 8004002:	76fb      	strb	r3, [r7, #27]
		Block_A[8] = DevAddr[1];
 8004004:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004006:	785b      	ldrb	r3, [r3, #1]
 8004008:	773b      	strb	r3, [r7, #28]
		Block_A[9] = DevAddr[0];
 800400a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	777b      	strb	r3, [r7, #29]

		Block_A[10] = (Frame_Counter & 0x00FF);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	b2db      	uxtb	r3, r3
 8004014:	77bb      	strb	r3, [r7, #30]
		Block_A[11] = ((Frame_Counter >> 8) & 0x00FF);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	0a1b      	lsrs	r3, r3, #8
 800401a:	b2db      	uxtb	r3, r3
 800401c:	77fb      	strb	r3, [r7, #31]

		Block_A[12] = 0x00; //Frame counter upper Bytes
 800401e:	2300      	movs	r3, #0
 8004020:	f887 3020 	strb.w	r3, [r7, #32]
		Block_A[13] = 0x00;
 8004024:	2300      	movs	r3, #0
 8004026:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

		Block_A[14] = 0x00;
 800402a:	2300      	movs	r3, #0
 800402c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

		Block_A[15] = i;
 8004030:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004034:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

		//Calculate S
		AES_Encrypt(Block_A, Key);
 8004038:	f107 0314 	add.w	r3, r7, #20
 800403c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800403e:	4618      	mov	r0, r3
 8004040:	f7ff fd06 	bl	8003a50 <AES_Encrypt>

		//Check for last block
		if(i != Number_of_Blocks)
 8004044:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8004048:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800404c:	429a      	cmp	r2, r3
 800404e:	d01c      	beq.n	800408a <Encrypt_Payload+0xfc>
		{
			for(j = 0; j < 16; j++)
 8004050:	2300      	movs	r3, #0
 8004052:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004056:	e013      	b.n	8004080 <Encrypt_Payload+0xf2>
			{
				*Data = *Data ^ Block_A[j];
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	781a      	ldrb	r2, [r3, #0]
 800405c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004060:	3328      	adds	r3, #40	@ 0x28
 8004062:	443b      	add	r3, r7
 8004064:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8004068:	4053      	eors	r3, r2
 800406a:	b2da      	uxtb	r2, r3
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	701a      	strb	r2, [r3, #0]
				Data++;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	3301      	adds	r3, #1
 8004074:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < 16; j++)
 8004076:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800407a:	3301      	adds	r3, #1
 800407c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8004080:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004084:	2b0f      	cmp	r3, #15
 8004086:	d9e7      	bls.n	8004058 <Encrypt_Payload+0xca>
 8004088:	e024      	b.n	80040d4 <Encrypt_Payload+0x146>
			}
		}
		else
		{
			if(Incomplete_Block_Size == 0)
 800408a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800408e:	2b00      	cmp	r3, #0
 8004090:	d102      	bne.n	8004098 <Encrypt_Payload+0x10a>
			{
				Incomplete_Block_Size = 16;
 8004092:	2310      	movs	r3, #16
 8004094:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
			}
			for(j = 0; j < Incomplete_Block_Size; j++)
 8004098:	2300      	movs	r3, #0
 800409a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800409e:	e013      	b.n	80040c8 <Encrypt_Payload+0x13a>
			{
				*Data = *Data ^ Block_A[j];
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	781a      	ldrb	r2, [r3, #0]
 80040a4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80040a8:	3328      	adds	r3, #40	@ 0x28
 80040aa:	443b      	add	r3, r7
 80040ac:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80040b0:	4053      	eors	r3, r2
 80040b2:	b2da      	uxtb	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	701a      	strb	r2, [r3, #0]
				Data++;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	3301      	adds	r3, #1
 80040bc:	60fb      	str	r3, [r7, #12]
			for(j = 0; j < Incomplete_Block_Size; j++)
 80040be:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80040c2:	3301      	adds	r3, #1
 80040c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80040c8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80040cc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d3e5      	bcc.n	80040a0 <Encrypt_Payload+0x112>
	for(i = 1; i <= Number_of_Blocks; i++)
 80040d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80040d8:	3301      	adds	r3, #1
 80040da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80040de:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80040e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80040e6:	429a      	cmp	r2, r3
 80040e8:	f67f af7a 	bls.w	8003fe0 <Encrypt_Payload+0x52>
			}
		}
	}
}
 80040ec:	bf00      	nop
 80040ee:	bf00      	nop
 80040f0:	3728      	adds	r7, #40	@ 0x28
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}

080040f6 <Calculate_MIC>:

void Calculate_MIC(unsigned char *Data, unsigned char *Final_MIC, unsigned char Data_Length, unsigned int Frame_Counter,
                   unsigned char Direction, unsigned char NwkSkey[16], unsigned char DevAddr[4])
{
 80040f6:	b580      	push	{r7, lr}
 80040f8:	b09a      	sub	sp, #104	@ 0x68
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	60f8      	str	r0, [r7, #12]
 80040fe:	60b9      	str	r1, [r7, #8]
 8004100:	603b      	str	r3, [r7, #0]
 8004102:	4613      	mov	r3, r2
 8004104:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char Block_B[16];
	unsigned char Key_K1[16] = {
 8004106:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800410a:	2200      	movs	r2, #0
 800410c:	601a      	str	r2, [r3, #0]
 800410e:	605a      	str	r2, [r3, #4]
 8004110:	609a      	str	r2, [r3, #8]
 8004112:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char Key_K2[16] = {
 8004114:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004118:	2200      	movs	r2, #0
 800411a:	601a      	str	r2, [r3, #0]
 800411c:	605a      	str	r2, [r3, #4]
 800411e:	609a      	str	r2, [r3, #8]
 8004120:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	//unsigned char Data_Copy[16];

	unsigned char Old_Data[16] = {
 8004122:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004126:	2200      	movs	r2, #0
 8004128:	601a      	str	r2, [r3, #0]
 800412a:	605a      	str	r2, [r3, #4]
 800412c:	609a      	str	r2, [r3, #8]
 800412e:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};
	unsigned char New_Data[16] = {
 8004130:	f107 0314 	add.w	r3, r7, #20
 8004134:	2200      	movs	r2, #0
 8004136:	601a      	str	r2, [r3, #0]
 8004138:	605a      	str	r2, [r3, #4]
 800413a:	609a      	str	r2, [r3, #8]
 800413c:	60da      	str	r2, [r3, #12]
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00
	};

	unsigned char Number_of_Blocks = 0x00;
 800413e:	2300      	movs	r3, #0
 8004140:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	unsigned char Incomplete_Block_Size = 0x00;
 8004144:	2300      	movs	r3, #0
 8004146:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	unsigned char Block_Counter = 0x01;
 800414a:	2301      	movs	r3, #1
 800414c:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

	//Create Block_B
	Block_B[0] = 0x49;
 8004150:	2349      	movs	r3, #73	@ 0x49
 8004152:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
	Block_B[1] = 0x00;
 8004156:	2300      	movs	r3, #0
 8004158:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
	Block_B[2] = 0x00;
 800415c:	2300      	movs	r3, #0
 800415e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
	Block_B[3] = 0x00;
 8004162:	2300      	movs	r3, #0
 8004164:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	Block_B[4] = 0x00;
 8004168:	2300      	movs	r3, #0
 800416a:	f887 3058 	strb.w	r3, [r7, #88]	@ 0x58

	Block_B[5] = Direction;
 800416e:	f897 3070 	ldrb.w	r3, [r7, #112]	@ 0x70
 8004172:	f887 3059 	strb.w	r3, [r7, #89]	@ 0x59

	Block_B[6] = DevAddr[3];
 8004176:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004178:	78db      	ldrb	r3, [r3, #3]
 800417a:	f887 305a 	strb.w	r3, [r7, #90]	@ 0x5a
	Block_B[7] = DevAddr[2];
 800417e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004180:	789b      	ldrb	r3, [r3, #2]
 8004182:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
	Block_B[8] = DevAddr[1];
 8004186:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004188:	785b      	ldrb	r3, [r3, #1]
 800418a:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
	Block_B[9] = DevAddr[0];
 800418e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

	Block_B[10] = (Frame_Counter & 0x00FF);
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
	Block_B[11] = ((Frame_Counter >> 8) & 0x00FF);
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	0a1b      	lsrs	r3, r3, #8
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

	Block_B[12] = 0x00; //Frame counter upper bytes
 80041a8:	2300      	movs	r3, #0
 80041aa:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
	Block_B[13] = 0x00;
 80041ae:	2300      	movs	r3, #0
 80041b0:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61

	Block_B[14] = 0x00;
 80041b4:	2300      	movs	r3, #0
 80041b6:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
	Block_B[15] = Data_Length;
 80041ba:	79fb      	ldrb	r3, [r7, #7]
 80041bc:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63

	//Calculate number of Blocks and blocksize of last block
	Number_of_Blocks = Data_Length / 16;
 80041c0:	79fb      	ldrb	r3, [r7, #7]
 80041c2:	091b      	lsrs	r3, r3, #4
 80041c4:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	Incomplete_Block_Size = Data_Length % 16;
 80041c8:	79fb      	ldrb	r3, [r7, #7]
 80041ca:	f003 030f 	and.w	r3, r3, #15
 80041ce:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

	if(Incomplete_Block_Size != 0)
 80041d2:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d004      	beq.n	80041e4 <Calculate_MIC+0xee>
	{
		Number_of_Blocks++;
 80041da:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80041de:	3301      	adds	r3, #1
 80041e0:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	}

	Generate_Keys(Key_K1, Key_K2, NwkSkey);
 80041e4:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80041e8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80041ec:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80041ee:	4618      	mov	r0, r3
 80041f0:	f000 f8fe 	bl	80043f0 <Generate_Keys>

	//Preform Calculation on Block B0

	//Preform AES encryption
	AES_Encrypt(Block_B, NwkSkey);
 80041f4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80041f8:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7ff fc28 	bl	8003a50 <AES_Encrypt>

	//Copy Block_B to Old_Data
	for(i = 0; i < 16; i++)
 8004200:	2300      	movs	r3, #0
 8004202:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004206:	e010      	b.n	800422a <Calculate_MIC+0x134>
	{
		Old_Data[i] = Block_B[i];
 8004208:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800420c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004210:	3268      	adds	r2, #104	@ 0x68
 8004212:	443a      	add	r2, r7
 8004214:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8004218:	3368      	adds	r3, #104	@ 0x68
 800421a:	443b      	add	r3, r7
 800421c:	f803 2c44 	strb.w	r2, [r3, #-68]
	for(i = 0; i < 16; i++)
 8004220:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004224:	3301      	adds	r3, #1
 8004226:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800422a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800422e:	2b0f      	cmp	r3, #15
 8004230:	d9ea      	bls.n	8004208 <Calculate_MIC+0x112>
	}

	//Preform full calculating until n-1 messsage blocks
	while(Block_Counter < Number_of_Blocks)
 8004232:	e043      	b.n	80042bc <Calculate_MIC+0x1c6>
	{
		//Copy data into array
		for(i = 0; i < 16; i++)
 8004234:	2300      	movs	r3, #0
 8004236:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800423a:	e00f      	b.n	800425c <Calculate_MIC+0x166>
		{
			New_Data[i] = *Data;
 800423c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004240:	68fa      	ldr	r2, [r7, #12]
 8004242:	7812      	ldrb	r2, [r2, #0]
 8004244:	3368      	adds	r3, #104	@ 0x68
 8004246:	443b      	add	r3, r7
 8004248:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	3301      	adds	r3, #1
 8004250:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 8004252:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004256:	3301      	adds	r3, #1
 8004258:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800425c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004260:	2b0f      	cmp	r3, #15
 8004262:	d9eb      	bls.n	800423c <Calculate_MIC+0x146>
		}

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 8004264:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8004268:	f107 0314 	add.w	r3, r7, #20
 800426c:	4611      	mov	r1, r2
 800426e:	4618      	mov	r0, r3
 8004270:	f000 f947 	bl	8004502 <XOR>

		//Preform AES encryption
		AES_Encrypt(New_Data, NwkSkey);
 8004274:	f107 0314 	add.w	r3, r7, #20
 8004278:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800427a:	4618      	mov	r0, r3
 800427c:	f7ff fbe8 	bl	8003a50 <AES_Encrypt>

		//Copy New_Data to Old_Data
		for(i = 0; i < 16; i++)
 8004280:	2300      	movs	r3, #0
 8004282:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004286:	e010      	b.n	80042aa <Calculate_MIC+0x1b4>
		{
			Old_Data[i] = New_Data[i];
 8004288:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800428c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004290:	3268      	adds	r2, #104	@ 0x68
 8004292:	443a      	add	r2, r7
 8004294:	f812 2c54 	ldrb.w	r2, [r2, #-84]
 8004298:	3368      	adds	r3, #104	@ 0x68
 800429a:	443b      	add	r3, r7
 800429c:	f803 2c44 	strb.w	r2, [r3, #-68]
		for(i = 0; i < 16; i++)
 80042a0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80042a4:	3301      	adds	r3, #1
 80042a6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80042aa:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80042ae:	2b0f      	cmp	r3, #15
 80042b0:	d9ea      	bls.n	8004288 <Calculate_MIC+0x192>
		}

		//Raise Block counter
		Block_Counter++;
 80042b2:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 80042b6:	3301      	adds	r3, #1
 80042b8:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	while(Block_Counter < Number_of_Blocks)
 80042bc:	f897 2065 	ldrb.w	r2, [r7, #101]	@ 0x65
 80042c0:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d3b5      	bcc.n	8004234 <Calculate_MIC+0x13e>
	}

	//Perform calculation on last block
	//Check if Datalength is a multiple of 16
	if(Incomplete_Block_Size == 0)
 80042c8:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d12e      	bne.n	800432e <Calculate_MIC+0x238>
	{
		//Copy last data into array
		for(i = 0; i < 16; i++)
 80042d0:	2300      	movs	r3, #0
 80042d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80042d6:	e00f      	b.n	80042f8 <Calculate_MIC+0x202>
		{
			New_Data[i] = *Data;
 80042d8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	7812      	ldrb	r2, [r2, #0]
 80042e0:	3368      	adds	r3, #104	@ 0x68
 80042e2:	443b      	add	r3, r7
 80042e4:	f803 2c54 	strb.w	r2, [r3, #-84]
			Data++;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	3301      	adds	r3, #1
 80042ec:	60fb      	str	r3, [r7, #12]
		for(i = 0; i < 16; i++)
 80042ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80042f2:	3301      	adds	r3, #1
 80042f4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80042f8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80042fc:	2b0f      	cmp	r3, #15
 80042fe:	d9eb      	bls.n	80042d8 <Calculate_MIC+0x1e2>
		}

		//Preform XOR with Key 1
		XOR(New_Data,Key_K1);
 8004300:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8004304:	f107 0314 	add.w	r3, r7, #20
 8004308:	4611      	mov	r1, r2
 800430a:	4618      	mov	r0, r3
 800430c:	f000 f8f9 	bl	8004502 <XOR>

		//Preform XOR with old data
		XOR(New_Data,Old_Data);
 8004310:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8004314:	f107 0314 	add.w	r3, r7, #20
 8004318:	4611      	mov	r1, r2
 800431a:	4618      	mov	r0, r3
 800431c:	f000 f8f1 	bl	8004502 <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 8004320:	f107 0314 	add.w	r3, r7, #20
 8004324:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8004326:	4618      	mov	r0, r3
 8004328:	f7ff fb92 	bl	8003a50 <AES_Encrypt>
 800432c:	e04d      	b.n	80043ca <Calculate_MIC+0x2d4>
	}
	else
	{
		//Copy the remaining data and fill the rest
		for(i =  0; i < 16; i++)
 800432e:	2300      	movs	r3, #0
 8004330:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004334:	e02f      	b.n	8004396 <Calculate_MIC+0x2a0>
		{
			if(i < Incomplete_Block_Size)
 8004336:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800433a:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800433e:	429a      	cmp	r2, r3
 8004340:	d20a      	bcs.n	8004358 <Calculate_MIC+0x262>
			{
				New_Data[i] = *Data;
 8004342:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	7812      	ldrb	r2, [r2, #0]
 800434a:	3368      	adds	r3, #104	@ 0x68
 800434c:	443b      	add	r3, r7
 800434e:	f803 2c54 	strb.w	r2, [r3, #-84]
				Data++;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	3301      	adds	r3, #1
 8004356:	60fb      	str	r3, [r7, #12]
			}
			if(i == Incomplete_Block_Size)
 8004358:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800435c:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8004360:	429a      	cmp	r2, r3
 8004362:	d106      	bne.n	8004372 <Calculate_MIC+0x27c>
			{
				New_Data[i] = 0x80;
 8004364:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004368:	3368      	adds	r3, #104	@ 0x68
 800436a:	443b      	add	r3, r7
 800436c:	2280      	movs	r2, #128	@ 0x80
 800436e:	f803 2c54 	strb.w	r2, [r3, #-84]
			}
			if(i > Incomplete_Block_Size)
 8004372:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8004376:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 800437a:	429a      	cmp	r2, r3
 800437c:	d906      	bls.n	800438c <Calculate_MIC+0x296>
			{
				New_Data[i] = 0x00;
 800437e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004382:	3368      	adds	r3, #104	@ 0x68
 8004384:	443b      	add	r3, r7
 8004386:	2200      	movs	r2, #0
 8004388:	f803 2c54 	strb.w	r2, [r3, #-84]
		for(i =  0; i < 16; i++)
 800438c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8004390:	3301      	adds	r3, #1
 8004392:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8004396:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800439a:	2b0f      	cmp	r3, #15
 800439c:	d9cb      	bls.n	8004336 <Calculate_MIC+0x240>
			}
		}

		//Preform XOR with Key 2
		XOR(New_Data,Key_K2);
 800439e:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 80043a2:	f107 0314 	add.w	r3, r7, #20
 80043a6:	4611      	mov	r1, r2
 80043a8:	4618      	mov	r0, r3
 80043aa:	f000 f8aa 	bl	8004502 <XOR>

		//Preform XOR with Old data
		XOR(New_Data,Old_Data);
 80043ae:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80043b2:	f107 0314 	add.w	r3, r7, #20
 80043b6:	4611      	mov	r1, r2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 f8a2 	bl	8004502 <XOR>

		//Preform last AES routine
		AES_Encrypt(New_Data, NwkSkey);
 80043be:	f107 0314 	add.w	r3, r7, #20
 80043c2:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7ff fb43 	bl	8003a50 <AES_Encrypt>
	}

	Final_MIC[0] = New_Data[0];
 80043ca:	7d3a      	ldrb	r2, [r7, #20]
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	701a      	strb	r2, [r3, #0]
	Final_MIC[1] = New_Data[1];
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	3301      	adds	r3, #1
 80043d4:	7d7a      	ldrb	r2, [r7, #21]
 80043d6:	701a      	strb	r2, [r3, #0]
	Final_MIC[2] = New_Data[2];
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	3302      	adds	r3, #2
 80043dc:	7dba      	ldrb	r2, [r7, #22]
 80043de:	701a      	strb	r2, [r3, #0]
	Final_MIC[3] = New_Data[3];
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	3303      	adds	r3, #3
 80043e4:	7dfa      	ldrb	r2, [r7, #23]
 80043e6:	701a      	strb	r2, [r3, #0]
}
 80043e8:	bf00      	nop
 80043ea:	3768      	adds	r7, #104	@ 0x68
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <Generate_Keys>:

void Generate_Keys(unsigned char *K1, unsigned char *K2, unsigned char NwkSkey[16])
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b086      	sub	sp, #24
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
	unsigned char i;
	unsigned char MSB_Key;

	//Encrypt the zeros in K1 with the NwkSkey
	AES_Encrypt(K1, NwkSkey);
 80043fc:	6879      	ldr	r1, [r7, #4]
 80043fe:	68f8      	ldr	r0, [r7, #12]
 8004400:	f7ff fb26 	bl	8003a50 <AES_Encrypt>

	//Create K1
	//Check if MSB is 1
	if((K1[0] & 0x80) == 0x80)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	781b      	ldrb	r3, [r3, #0]
 8004408:	b25b      	sxtb	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	da02      	bge.n	8004414 <Generate_Keys+0x24>
	{
		MSB_Key = 1;
 800440e:	2301      	movs	r3, #1
 8004410:	75bb      	strb	r3, [r7, #22]
 8004412:	e001      	b.n	8004418 <Generate_Keys+0x28>
	}
	else
	{
		MSB_Key = 0;
 8004414:	2300      	movs	r3, #0
 8004416:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K1 one bit left
	Shift_Left(K1);
 8004418:	68f8      	ldr	r0, [r7, #12]
 800441a:	f000 f83c 	bl	8004496 <Shift_Left>

	//if MSB was 1
	if(MSB_Key == 1)
 800441e:	7dbb      	ldrb	r3, [r7, #22]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d109      	bne.n	8004438 <Generate_Keys+0x48>
	{
		K1[15] = K1[15] ^ 0x87;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	330f      	adds	r3, #15
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	320f      	adds	r2, #15
 800442e:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 8004432:	43db      	mvns	r3, r3
 8004434:	b2db      	uxtb	r3, r3
 8004436:	7013      	strb	r3, [r2, #0]
	}

	//Copy K1 to K2
	for( i = 0; i < 16; i++)
 8004438:	2300      	movs	r3, #0
 800443a:	75fb      	strb	r3, [r7, #23]
 800443c:	e00a      	b.n	8004454 <Generate_Keys+0x64>
	{
		K2[i] = K1[i];
 800443e:	7dfb      	ldrb	r3, [r7, #23]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	441a      	add	r2, r3
 8004444:	7dfb      	ldrb	r3, [r7, #23]
 8004446:	68b9      	ldr	r1, [r7, #8]
 8004448:	440b      	add	r3, r1
 800444a:	7812      	ldrb	r2, [r2, #0]
 800444c:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < 16; i++)
 800444e:	7dfb      	ldrb	r3, [r7, #23]
 8004450:	3301      	adds	r3, #1
 8004452:	75fb      	strb	r3, [r7, #23]
 8004454:	7dfb      	ldrb	r3, [r7, #23]
 8004456:	2b0f      	cmp	r3, #15
 8004458:	d9f1      	bls.n	800443e <Generate_Keys+0x4e>
	}

	//Check if MSB is 1
	if((K2[0] & 0x80) == 0x80)
 800445a:	68bb      	ldr	r3, [r7, #8]
 800445c:	781b      	ldrb	r3, [r3, #0]
 800445e:	b25b      	sxtb	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	da02      	bge.n	800446a <Generate_Keys+0x7a>
	{
		MSB_Key = 1;
 8004464:	2301      	movs	r3, #1
 8004466:	75bb      	strb	r3, [r7, #22]
 8004468:	e001      	b.n	800446e <Generate_Keys+0x7e>
	}
	else
	{
		MSB_Key = 0;
 800446a:	2300      	movs	r3, #0
 800446c:	75bb      	strb	r3, [r7, #22]
	}

	//Shift K2 one bit left
	Shift_Left(K2);
 800446e:	68b8      	ldr	r0, [r7, #8]
 8004470:	f000 f811 	bl	8004496 <Shift_Left>

	//Check if MSB was 1
	if(MSB_Key == 1)
 8004474:	7dbb      	ldrb	r3, [r7, #22]
 8004476:	2b01      	cmp	r3, #1
 8004478:	d109      	bne.n	800448e <Generate_Keys+0x9e>
	{
		K2[15] = K2[15] ^ 0x87;
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	330f      	adds	r3, #15
 800447e:	781b      	ldrb	r3, [r3, #0]
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	320f      	adds	r2, #15
 8004484:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 8004488:	43db      	mvns	r3, r3
 800448a:	b2db      	uxtb	r3, r3
 800448c:	7013      	strb	r3, [r2, #0]
	}
}
 800448e:	bf00      	nop
 8004490:	3718      	adds	r7, #24
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}

08004496 <Shift_Left>:

void Shift_Left(unsigned char *Data)
{
 8004496:	b480      	push	{r7}
 8004498:	b085      	sub	sp, #20
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
	unsigned char i;
	unsigned char Overflow = 0;
 800449e:	2300      	movs	r3, #0
 80044a0:	73bb      	strb	r3, [r7, #14]
	//unsigned char High_Byte, Low_Byte;

	for(i = 0; i < 16; i++)
 80044a2:	2300      	movs	r3, #0
 80044a4:	73fb      	strb	r3, [r7, #15]
 80044a6:	e022      	b.n	80044ee <Shift_Left+0x58>
	{
		//Check for overflow on next byte except for the last byte
		if(i < 15)
 80044a8:	7bfb      	ldrb	r3, [r7, #15]
 80044aa:	2b0e      	cmp	r3, #14
 80044ac:	d80d      	bhi.n	80044ca <Shift_Left+0x34>
		{
			//Check if upper bit is one
			if((Data[i+1] & 0x80) == 0x80)
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
 80044b0:	3301      	adds	r3, #1
 80044b2:	687a      	ldr	r2, [r7, #4]
 80044b4:	4413      	add	r3, r2
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	b25b      	sxtb	r3, r3
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	da02      	bge.n	80044c4 <Shift_Left+0x2e>
			{
				Overflow = 1;
 80044be:	2301      	movs	r3, #1
 80044c0:	73bb      	strb	r3, [r7, #14]
 80044c2:	e004      	b.n	80044ce <Shift_Left+0x38>
			}
			else
			{
				Overflow = 0;
 80044c4:	2300      	movs	r3, #0
 80044c6:	73bb      	strb	r3, [r7, #14]
 80044c8:	e001      	b.n	80044ce <Shift_Left+0x38>
			}
		}
		else
		{
			Overflow = 0;
 80044ca:	2300      	movs	r3, #0
 80044cc:	73bb      	strb	r3, [r7, #14]
		}

		//Shift one left
		Data[i] = (Data[i] << 1) + Overflow;
 80044ce:	7bfb      	ldrb	r3, [r7, #15]
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	4413      	add	r3, r2
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	005b      	lsls	r3, r3, #1
 80044d8:	b2d9      	uxtb	r1, r3
 80044da:	7bfb      	ldrb	r3, [r7, #15]
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	4413      	add	r3, r2
 80044e0:	7bba      	ldrb	r2, [r7, #14]
 80044e2:	440a      	add	r2, r1
 80044e4:	b2d2      	uxtb	r2, r2
 80044e6:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 80044e8:	7bfb      	ldrb	r3, [r7, #15]
 80044ea:	3301      	adds	r3, #1
 80044ec:	73fb      	strb	r3, [r7, #15]
 80044ee:	7bfb      	ldrb	r3, [r7, #15]
 80044f0:	2b0f      	cmp	r3, #15
 80044f2:	d9d9      	bls.n	80044a8 <Shift_Left+0x12>
	}
}
 80044f4:	bf00      	nop
 80044f6:	bf00      	nop
 80044f8:	3714      	adds	r7, #20
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr

08004502 <XOR>:

void XOR(unsigned char *New_Data,unsigned char *Old_Data)
{
 8004502:	b480      	push	{r7}
 8004504:	b085      	sub	sp, #20
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
 800450a:	6039      	str	r1, [r7, #0]
	unsigned char i;

	for(i = 0; i < 16; i++)
 800450c:	2300      	movs	r3, #0
 800450e:	73fb      	strb	r3, [r7, #15]
 8004510:	e010      	b.n	8004534 <XOR+0x32>
	{
		New_Data[i] = New_Data[i] ^ Old_Data[i];
 8004512:	7bfb      	ldrb	r3, [r7, #15]
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	4413      	add	r3, r2
 8004518:	7819      	ldrb	r1, [r3, #0]
 800451a:	7bfb      	ldrb	r3, [r7, #15]
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	4413      	add	r3, r2
 8004520:	781a      	ldrb	r2, [r3, #0]
 8004522:	7bfb      	ldrb	r3, [r7, #15]
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	4403      	add	r3, r0
 8004528:	404a      	eors	r2, r1
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 16; i++)
 800452e:	7bfb      	ldrb	r3, [r7, #15]
 8004530:	3301      	adds	r3, #1
 8004532:	73fb      	strb	r3, [r7, #15]
 8004534:	7bfb      	ldrb	r3, [r7, #15]
 8004536:	2b0f      	cmp	r3, #15
 8004538:	d9eb      	bls.n	8004512 <XOR+0x10>
	}
}
 800453a:	bf00      	nop
 800453c:	bf00      	nop
 800453e:	3714      	adds	r7, #20
 8004540:	46bd      	mov	sp, r7
 8004542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004546:	4770      	bx	lr

08004548 <read_register>:

#define RFM95_REGISTER_INVERT_IQ_1_RX                    		0x67
#define RFM95_REGISTER_INVERT_IQ_2_RX							0x19

static bool read_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t *buffer, size_t length)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	60f8      	str	r0, [r7, #12]
 8004550:	607a      	str	r2, [r7, #4]
 8004552:	603b      	str	r3, [r7, #0]
 8004554:	460b      	mov	r3, r1
 8004556:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6858      	ldr	r0, [r3, #4]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	891b      	ldrh	r3, [r3, #8]
 8004560:	2200      	movs	r2, #0
 8004562:	4619      	mov	r1, r3
 8004564:	f7fd f958 	bl	8001818 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer = (uint8_t)reg & 0x7fu;
 8004568:	7afb      	ldrb	r3, [r7, #11]
 800456a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800456e:	b2db      	uxtb	r3, r3
 8004570:	75fb      	strb	r3, [r7, #23]

	if (HAL_SPI_Transmit(handle->spi_handle, &transmit_buffer, 1, RFM95_SPI_TIMEOUT) != HAL_OK) {
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6818      	ldr	r0, [r3, #0]
 8004576:	f107 0117 	add.w	r1, r7, #23
 800457a:	2364      	movs	r3, #100	@ 0x64
 800457c:	2201      	movs	r2, #1
 800457e:	f7fd ff1e 	bl	80023be <HAL_SPI_Transmit>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d001      	beq.n	800458c <read_register+0x44>
		return false;
 8004588:	2300      	movs	r3, #0
 800458a:	e015      	b.n	80045b8 <read_register+0x70>
	}

	if (HAL_SPI_Receive(handle->spi_handle, buffer, length, RFM95_SPI_TIMEOUT) != HAL_OK) {
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	6818      	ldr	r0, [r3, #0]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	b29a      	uxth	r2, r3
 8004594:	2364      	movs	r3, #100	@ 0x64
 8004596:	6879      	ldr	r1, [r7, #4]
 8004598:	f7fe f855 	bl	8002646 <HAL_SPI_Receive>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <read_register+0x5e>
		return false;
 80045a2:	2300      	movs	r3, #0
 80045a4:	e008      	b.n	80045b8 <read_register+0x70>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	6858      	ldr	r0, [r3, #4]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	891b      	ldrh	r3, [r3, #8]
 80045ae:	2201      	movs	r2, #1
 80045b0:	4619      	mov	r1, r3
 80045b2:	f7fd f931 	bl	8001818 <HAL_GPIO_WritePin>

	return true;
 80045b6:	2301      	movs	r3, #1
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3718      	adds	r7, #24
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <write_register>:

static bool write_register(rfm95_handle_t *handle, rfm95_register_t reg, uint8_t value)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b084      	sub	sp, #16
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	460b      	mov	r3, r1
 80045ca:	70fb      	strb	r3, [r7, #3]
 80045cc:	4613      	mov	r3, r2
 80045ce:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_RESET);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6858      	ldr	r0, [r3, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	891b      	ldrh	r3, [r3, #8]
 80045d8:	2200      	movs	r2, #0
 80045da:	4619      	mov	r1, r3
 80045dc:	f7fd f91c 	bl	8001818 <HAL_GPIO_WritePin>

	uint8_t transmit_buffer[2] = {((uint8_t)reg | 0x80u), value};
 80045e0:	78fb      	ldrb	r3, [r7, #3]
 80045e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	733b      	strb	r3, [r7, #12]
 80045ea:	78bb      	ldrb	r3, [r7, #2]
 80045ec:	737b      	strb	r3, [r7, #13]

	if (HAL_SPI_Transmit(handle->spi_handle, transmit_buffer, 2, RFM95_SPI_TIMEOUT) != HAL_OK) {
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6818      	ldr	r0, [r3, #0]
 80045f2:	f107 010c 	add.w	r1, r7, #12
 80045f6:	2364      	movs	r3, #100	@ 0x64
 80045f8:	2202      	movs	r2, #2
 80045fa:	f7fd fee0 	bl	80023be <HAL_SPI_Transmit>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <write_register+0x48>
		return false;
 8004604:	2300      	movs	r3, #0
 8004606:	e008      	b.n	800461a <write_register+0x5a>
	}

	HAL_GPIO_WritePin(handle->nss_port, handle->nss_pin, GPIO_PIN_SET);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6858      	ldr	r0, [r3, #4]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	891b      	ldrh	r3, [r3, #8]
 8004610:	2201      	movs	r2, #1
 8004612:	4619      	mov	r1, r3
 8004614:	f7fd f900 	bl	8001818 <HAL_GPIO_WritePin>

	return true;
 8004618:	2301      	movs	r3, #1
}
 800461a:	4618      	mov	r0, r3
 800461c:	3710      	adds	r7, #16
 800461e:	46bd      	mov	sp, r7
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <config_set_channel>:

static void config_set_channel(rfm95_handle_t *handle, uint8_t channel_index, uint32_t frequency)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	460b      	mov	r3, r1
 800462e:	607a      	str	r2, [r7, #4]
 8004630:	72fb      	strb	r3, [r7, #11]
	assert(channel_index < 16);
 8004632:	7afb      	ldrb	r3, [r7, #11]
 8004634:	2b0f      	cmp	r3, #15
 8004636:	d905      	bls.n	8004644 <config_set_channel+0x20>
 8004638:	4b0f      	ldr	r3, [pc, #60]	@ (8004678 <config_set_channel+0x54>)
 800463a:	4a10      	ldr	r2, [pc, #64]	@ (800467c <config_set_channel+0x58>)
 800463c:	216d      	movs	r1, #109	@ 0x6d
 800463e:	4810      	ldr	r0, [pc, #64]	@ (8004680 <config_set_channel+0x5c>)
 8004640:	f001 fb02 	bl	8005c48 <__assert_func>
	handle->config.channels[channel_index].frequency = frequency;
 8004644:	7afa      	ldrb	r2, [r7, #11]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	321a      	adds	r2, #26
 800464a:	6879      	ldr	r1, [r7, #4]
 800464c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	handle->config.channel_mask |= (1 << channel_index);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8004656:	b21a      	sxth	r2, r3
 8004658:	7afb      	ldrb	r3, [r7, #11]
 800465a:	2101      	movs	r1, #1
 800465c:	fa01 f303 	lsl.w	r3, r1, r3
 8004660:	b21b      	sxth	r3, r3
 8004662:	4313      	orrs	r3, r2
 8004664:	b21b      	sxth	r3, r3
 8004666:	b29a      	uxth	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
}
 800466e:	bf00      	nop
 8004670:	3710      	adds	r7, #16
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	08006f78 	.word	0x08006f78
 800467c:	08007220 	.word	0x08007220
 8004680:	08006f8c 	.word	0x08006f8c

08004684 <config_load_default>:

static void config_load_default(rfm95_handle_t *handle)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b082      	sub	sp, #8
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
	handle->config.magic = RFM95_EEPROM_CONFIG_MAGIC;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f64a 3267 	movw	r2, #43879	@ 0xab67
 8004692:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
	handle->config.tx_frame_count = 0;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	handle->config.rx_frame_count = 0;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
	handle->config.rx1_delay = 1;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2201      	movs	r2, #1
 80046aa:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
	handle->config.channel_mask = 0;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2200      	movs	r2, #0
 80046b2:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
	config_set_channel(handle, 0, 868100000);
 80046b6:	4a09      	ldr	r2, [pc, #36]	@ (80046dc <config_load_default+0x58>)
 80046b8:	2100      	movs	r1, #0
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f7ff ffb2 	bl	8004624 <config_set_channel>
	config_set_channel(handle, 1, 868300000);
 80046c0:	4a07      	ldr	r2, [pc, #28]	@ (80046e0 <config_load_default+0x5c>)
 80046c2:	2101      	movs	r1, #1
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f7ff ffad 	bl	8004624 <config_set_channel>
	config_set_channel(handle, 2, 868500000);
 80046ca:	4a06      	ldr	r2, [pc, #24]	@ (80046e4 <config_load_default+0x60>)
 80046cc:	2102      	movs	r1, #2
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f7ff ffa8 	bl	8004624 <config_set_channel>
}
 80046d4:	bf00      	nop
 80046d6:	3708      	adds	r7, #8
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	33be27a0 	.word	0x33be27a0
 80046e0:	33c134e0 	.word	0x33c134e0
 80046e4:	33c44220 	.word	0x33c44220

080046e8 <reset>:

static void reset(rfm95_handle_t *handle)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b082      	sub	sp, #8
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_RESET);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	68d8      	ldr	r0, [r3, #12]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	8a1b      	ldrh	r3, [r3, #16]
 80046f8:	2200      	movs	r2, #0
 80046fa:	4619      	mov	r1, r3
 80046fc:	f7fd f88c 	bl	8001818 <HAL_GPIO_WritePin>
	HAL_Delay(1); // 0.1ms would theoretically be enough
 8004700:	2001      	movs	r0, #1
 8004702:	f7fc fd8f 	bl	8001224 <HAL_Delay>
	HAL_GPIO_WritePin(handle->nrst_port, handle->nrst_pin, GPIO_PIN_SET);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	68d8      	ldr	r0, [r3, #12]
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	8a1b      	ldrh	r3, [r3, #16]
 800470e:	2201      	movs	r2, #1
 8004710:	4619      	mov	r1, r3
 8004712:	f7fd f881 	bl	8001818 <HAL_GPIO_WritePin>
	HAL_Delay(5);
 8004716:	2005      	movs	r0, #5
 8004718:	f7fc fd84 	bl	8001224 <HAL_Delay>
}
 800471c:	bf00      	nop
 800471e:	3708      	adds	r7, #8
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <configure_frequency>:

static bool configure_frequency(rfm95_handle_t *handle, uint32_t frequency)
{
 8004724:	b5b0      	push	{r4, r5, r7, lr}
 8004726:	b084      	sub	sp, #16
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
 800472c:	6039      	str	r1, [r7, #0]
	// FQ = (FRF * 32 Mhz) / (2 ^ 19)
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 800472e:	6839      	ldr	r1, [r7, #0]
 8004730:	2000      	movs	r0, #0
 8004732:	460a      	mov	r2, r1
 8004734:	4603      	mov	r3, r0
 8004736:	0b55      	lsrs	r5, r2, #13
 8004738:	04d4      	lsls	r4, r2, #19
 800473a:	4a27      	ldr	r2, [pc, #156]	@ (80047d8 <configure_frequency+0xb4>)
 800473c:	f04f 0300 	mov.w	r3, #0
 8004740:	4620      	mov	r0, r4
 8004742:	4629      	mov	r1, r5
 8004744:	f7fb fdfc 	bl	8000340 <__aeabi_uldivmod>
 8004748:	4602      	mov	r2, r0
 800474a:	460b      	mov	r3, r1
 800474c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	if (!write_register(handle, RFM95_REGISTER_FR_MSB, (uint8_t)(frf >> 16))) return false;
 8004750:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004754:	f04f 0200 	mov.w	r2, #0
 8004758:	f04f 0300 	mov.w	r3, #0
 800475c:	0c02      	lsrs	r2, r0, #16
 800475e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8004762:	0c0b      	lsrs	r3, r1, #16
 8004764:	b2d3      	uxtb	r3, r2
 8004766:	461a      	mov	r2, r3
 8004768:	2106      	movs	r1, #6
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f7ff ff28 	bl	80045c0 <write_register>
 8004770:	4603      	mov	r3, r0
 8004772:	f083 0301 	eor.w	r3, r3, #1
 8004776:	b2db      	uxtb	r3, r3
 8004778:	2b00      	cmp	r3, #0
 800477a:	d001      	beq.n	8004780 <configure_frequency+0x5c>
 800477c:	2300      	movs	r3, #0
 800477e:	e026      	b.n	80047ce <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_MID, (uint8_t)(frf >> 8))) return false;
 8004780:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	0a02      	lsrs	r2, r0, #8
 800478e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8004792:	0a0b      	lsrs	r3, r1, #8
 8004794:	b2d3      	uxtb	r3, r2
 8004796:	461a      	mov	r2, r3
 8004798:	2107      	movs	r1, #7
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f7ff ff10 	bl	80045c0 <write_register>
 80047a0:	4603      	mov	r3, r0
 80047a2:	f083 0301 	eor.w	r3, r3, #1
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d001      	beq.n	80047b0 <configure_frequency+0x8c>
 80047ac:	2300      	movs	r3, #0
 80047ae:	e00e      	b.n	80047ce <configure_frequency+0xaa>
	if (!write_register(handle, RFM95_REGISTER_FR_LSB, (uint8_t)(frf >> 0))) return false;
 80047b0:	7a3b      	ldrb	r3, [r7, #8]
 80047b2:	461a      	mov	r2, r3
 80047b4:	2108      	movs	r1, #8
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	f7ff ff02 	bl	80045c0 <write_register>
 80047bc:	4603      	mov	r3, r0
 80047be:	f083 0301 	eor.w	r3, r3, #1
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d001      	beq.n	80047cc <configure_frequency+0xa8>
 80047c8:	2300      	movs	r3, #0
 80047ca:	e000      	b.n	80047ce <configure_frequency+0xaa>

	return true;
 80047cc:	2301      	movs	r3, #1
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bdb0      	pop	{r4, r5, r7, pc}
 80047d6:	bf00      	nop
 80047d8:	01e84800 	.word	0x01e84800

080047dc <configure_channel>:

static bool configure_channel(rfm95_handle_t *handle, size_t channel_index)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
	assert(handle->config.channel_mask & (1 << channel_index));
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 80047ec:	461a      	mov	r2, r3
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	fa42 f303 	asr.w	r3, r2, r3
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d105      	bne.n	8004808 <configure_channel+0x2c>
 80047fc:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <configure_channel+0x48>)
 80047fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004828 <configure_channel+0x4c>)
 8004800:	2194      	movs	r1, #148	@ 0x94
 8004802:	480a      	ldr	r0, [pc, #40]	@ (800482c <configure_channel+0x50>)
 8004804:	f001 fa20 	bl	8005c48 <__assert_func>
	return configure_frequency(handle, handle->config.channels[channel_index].frequency);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	321a      	adds	r2, #26
 800480e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004812:	4619      	mov	r1, r3
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7ff ff85 	bl	8004724 <configure_frequency>
 800481a:	4603      	mov	r3, r0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3708      	adds	r7, #8
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	08006fb8 	.word	0x08006fb8
 8004828:	08007234 	.word	0x08007234
 800482c:	08006f8c 	.word	0x08006f8c

08004830 <wait_for_irq>:

static bool wait_for_irq(rfm95_handle_t *handle, rfm95_interrupt_t interrupt, uint32_t timeout_ms)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b086      	sub	sp, #24
 8004834:	af00      	add	r7, sp, #0
 8004836:	60f8      	str	r0, [r7, #12]
 8004838:	460b      	mov	r3, r1
 800483a:	607a      	str	r2, [r7, #4]
 800483c:	72fb      	strb	r3, [r7, #11]
	uint32_t timeout_tick = handle->get_precision_tick() + timeout_ms * handle->precision_tick_frequency / 1000;
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004842:	4798      	blx	r3
 8004844:	4601      	mov	r1, r0
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	fb02 f303 	mul.w	r3, r2, r3
 8004850:	4a0e      	ldr	r2, [pc, #56]	@ (800488c <wait_for_irq+0x5c>)
 8004852:	fba2 2303 	umull	r2, r3, r2, r3
 8004856:	099b      	lsrs	r3, r3, #6
 8004858:	440b      	add	r3, r1
 800485a:	617b      	str	r3, [r7, #20]

	while (handle->interrupt_times[interrupt] == 0) {
 800485c:	e008      	b.n	8004870 <wait_for_irq+0x40>
		if (handle->get_precision_tick() >= timeout_tick) {
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004862:	4798      	blx	r3
 8004864:	4602      	mov	r2, r0
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	4293      	cmp	r3, r2
 800486a:	d801      	bhi.n	8004870 <wait_for_irq+0x40>
			return false;
 800486c:	2300      	movs	r3, #0
 800486e:	e008      	b.n	8004882 <wait_for_irq+0x52>
	while (handle->interrupt_times[interrupt] == 0) {
 8004870:	7afb      	ldrb	r3, [r7, #11]
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	332a      	adds	r3, #42	@ 0x2a
 8004876:	009b      	lsls	r3, r3, #2
 8004878:	4413      	add	r3, r2
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d0ee      	beq.n	800485e <wait_for_irq+0x2e>
		}
	}

	return true;
 8004880:	2301      	movs	r3, #1
}
 8004882:	4618      	mov	r0, r3
 8004884:	3718      	adds	r7, #24
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	10624dd3 	.word	0x10624dd3

08004890 <wait_for_rx_irqs>:

static bool wait_for_rx_irqs(rfm95_handle_t *handle)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
	uint32_t timeout_tick = handle->get_precision_tick() +
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489c:	4798      	blx	r3
 800489e:	4602      	mov	r2, r0
	                        RFM95_RECEIVE_TIMEOUT * handle->precision_tick_frequency / 1000;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048a4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80048a8:	fb01 f303 	mul.w	r3, r1, r3
 80048ac:	4912      	ldr	r1, [pc, #72]	@ (80048f8 <wait_for_rx_irqs+0x68>)
 80048ae:	fba1 1303 	umull	r1, r3, r1, r3
 80048b2:	099b      	lsrs	r3, r3, #6
	uint32_t timeout_tick = handle->get_precision_tick() +
 80048b4:	4413      	add	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]

	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 80048b8:	e008      	b.n	80048cc <wait_for_rx_irqs+0x3c>
		if (handle->get_precision_tick() >= timeout_tick) {
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048be:	4798      	blx	r3
 80048c0:	4602      	mov	r2, r0
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d801      	bhi.n	80048cc <wait_for_rx_irqs+0x3c>
			return false;
 80048c8:	2300      	movs	r3, #0
 80048ca:	e011      	b.n	80048f0 <wait_for_rx_irqs+0x60>
	while (handle->interrupt_times[RFM95_INTERRUPT_DIO0] == 0 && handle->interrupt_times[RFM95_INTERRUPT_DIO1] == 0) {
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d104      	bne.n	80048e0 <wait_for_rx_irqs+0x50>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d0ec      	beq.n	80048ba <wait_for_rx_irqs+0x2a>
		}
	}

	return handle->interrupt_times[RFM95_INTERRUPT_DIO0] != 0;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	bf14      	ite	ne
 80048ea:	2301      	movne	r3, #1
 80048ec:	2300      	moveq	r3, #0
 80048ee:	b2db      	uxtb	r3, r3
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	10624dd3 	.word	0x10624dd3

080048fc <rfm95_set_power>:

bool rfm95_set_power(rfm95_handle_t *handle, int8_t power)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	460b      	mov	r3, r1
 8004906:	70fb      	strb	r3, [r7, #3]
	assert((power >= 2 && power <= 17) || power == 20);
 8004908:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800490c:	2b01      	cmp	r3, #1
 800490e:	dd03      	ble.n	8004918 <rfm95_set_power+0x1c>
 8004910:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004914:	2b11      	cmp	r3, #17
 8004916:	dd09      	ble.n	800492c <rfm95_set_power+0x30>
 8004918:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800491c:	2b14      	cmp	r3, #20
 800491e:	d005      	beq.n	800492c <rfm95_set_power+0x30>
 8004920:	4b2c      	ldr	r3, [pc, #176]	@ (80049d4 <rfm95_set_power+0xd8>)
 8004922:	4a2d      	ldr	r2, [pc, #180]	@ (80049d8 <rfm95_set_power+0xdc>)
 8004924:	21b5      	movs	r1, #181	@ 0xb5
 8004926:	482d      	ldr	r0, [pc, #180]	@ (80049dc <rfm95_set_power+0xe0>)
 8004928:	f001 f98e 	bl	8005c48 <__assert_func>

	rfm95_register_pa_config_t pa_config = {0};
 800492c:	2300      	movs	r3, #0
 800492e:	733b      	strb	r3, [r7, #12]
	uint8_t pa_dac_config = 0;
 8004930:	2300      	movs	r3, #0
 8004932:	73fb      	strb	r3, [r7, #15]

	if (power >= 2 && power <= 17) {
 8004934:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004938:	2b01      	cmp	r3, #1
 800493a:	dd18      	ble.n	800496e <rfm95_set_power+0x72>
 800493c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004940:	2b11      	cmp	r3, #17
 8004942:	dc14      	bgt.n	800496e <rfm95_set_power+0x72>
		pa_config.max_power = 7;
 8004944:	7b3b      	ldrb	r3, [r7, #12]
 8004946:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800494a:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 800494c:	7b3b      	ldrb	r3, [r7, #12]
 800494e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004952:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = (power - 2);
 8004954:	78fb      	ldrb	r3, [r7, #3]
 8004956:	3b02      	subs	r3, #2
 8004958:	b2db      	uxtb	r3, r3
 800495a:	f003 030f 	and.w	r3, r3, #15
 800495e:	b2da      	uxtb	r2, r3
 8004960:	7b3b      	ldrb	r3, [r7, #12]
 8004962:	f362 0303 	bfi	r3, r2, #0, #4
 8004966:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_LOW_POWER;
 8004968:	2384      	movs	r3, #132	@ 0x84
 800496a:	73fb      	strb	r3, [r7, #15]
 800496c:	e011      	b.n	8004992 <rfm95_set_power+0x96>

	} else if (power == 20) {
 800496e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004972:	2b14      	cmp	r3, #20
 8004974:	d10d      	bne.n	8004992 <rfm95_set_power+0x96>
		pa_config.max_power = 7;
 8004976:	7b3b      	ldrb	r3, [r7, #12]
 8004978:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800497c:	733b      	strb	r3, [r7, #12]
		pa_config.pa_select = 1;
 800497e:	7b3b      	ldrb	r3, [r7, #12]
 8004980:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004984:	733b      	strb	r3, [r7, #12]
		pa_config.output_power = 15;
 8004986:	7b3b      	ldrb	r3, [r7, #12]
 8004988:	f043 030f 	orr.w	r3, r3, #15
 800498c:	733b      	strb	r3, [r7, #12]
		pa_dac_config = RFM95_REGISTER_PA_DAC_HIGH_POWER;
 800498e:	2387      	movs	r3, #135	@ 0x87
 8004990:	73fb      	strb	r3, [r7, #15]
	}

	if (!write_register(handle, RFM95_REGISTER_PA_CONFIG, pa_config.buffer)) return false;
 8004992:	7b3b      	ldrb	r3, [r7, #12]
 8004994:	461a      	mov	r2, r3
 8004996:	2109      	movs	r1, #9
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f7ff fe11 	bl	80045c0 <write_register>
 800499e:	4603      	mov	r3, r0
 80049a0:	f083 0301 	eor.w	r3, r3, #1
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <rfm95_set_power+0xb2>
 80049aa:	2300      	movs	r3, #0
 80049ac:	e00e      	b.n	80049cc <rfm95_set_power+0xd0>
	if (!write_register(handle, RFM95_REGISTER_PA_DAC, pa_dac_config)) return false;
 80049ae:	7bfb      	ldrb	r3, [r7, #15]
 80049b0:	461a      	mov	r2, r3
 80049b2:	214d      	movs	r1, #77	@ 0x4d
 80049b4:	6878      	ldr	r0, [r7, #4]
 80049b6:	f7ff fe03 	bl	80045c0 <write_register>
 80049ba:	4603      	mov	r3, r0
 80049bc:	f083 0301 	eor.w	r3, r3, #1
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <rfm95_set_power+0xce>
 80049c6:	2300      	movs	r3, #0
 80049c8:	e000      	b.n	80049cc <rfm95_set_power+0xd0>

	return true;
 80049ca:	2301      	movs	r3, #1
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	08006fec 	.word	0x08006fec
 80049d8:	08007248 	.word	0x08007248
 80049dc:	08006f8c 	.word	0x08006f8c

080049e0 <rfm95_init>:

bool rfm95_init(rfm95_handle_t *handle)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b084      	sub	sp, #16
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
	assert(handle->spi_handle->Init.Mode == SPI_MODE_MASTER);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049f2:	d005      	beq.n	8004a00 <rfm95_init+0x20>
 80049f4:	4b99      	ldr	r3, [pc, #612]	@ (8004c5c <rfm95_init+0x27c>)
 80049f6:	4a9a      	ldr	r2, [pc, #616]	@ (8004c60 <rfm95_init+0x280>)
 80049f8:	21cf      	movs	r1, #207	@ 0xcf
 80049fa:	489a      	ldr	r0, [pc, #616]	@ (8004c64 <rfm95_init+0x284>)
 80049fc:	f001 f924 	bl	8005c48 <__assert_func>
	assert(handle->spi_handle->Init.Direction == SPI_DIRECTION_2LINES);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d005      	beq.n	8004a16 <rfm95_init+0x36>
 8004a0a:	4b97      	ldr	r3, [pc, #604]	@ (8004c68 <rfm95_init+0x288>)
 8004a0c:	4a94      	ldr	r2, [pc, #592]	@ (8004c60 <rfm95_init+0x280>)
 8004a0e:	21d0      	movs	r1, #208	@ 0xd0
 8004a10:	4894      	ldr	r0, [pc, #592]	@ (8004c64 <rfm95_init+0x284>)
 8004a12:	f001 f919 	bl	8005c48 <__assert_func>
	assert(handle->spi_handle->Init.DataSize == SPI_DATASIZE_8BIT);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d005      	beq.n	8004a2c <rfm95_init+0x4c>
 8004a20:	4b92      	ldr	r3, [pc, #584]	@ (8004c6c <rfm95_init+0x28c>)
 8004a22:	4a8f      	ldr	r2, [pc, #572]	@ (8004c60 <rfm95_init+0x280>)
 8004a24:	21d1      	movs	r1, #209	@ 0xd1
 8004a26:	488f      	ldr	r0, [pc, #572]	@ (8004c64 <rfm95_init+0x284>)
 8004a28:	f001 f90e 	bl	8005c48 <__assert_func>
	assert(handle->spi_handle->Init.CLKPolarity == SPI_POLARITY_LOW);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d005      	beq.n	8004a42 <rfm95_init+0x62>
 8004a36:	4b8e      	ldr	r3, [pc, #568]	@ (8004c70 <rfm95_init+0x290>)
 8004a38:	4a89      	ldr	r2, [pc, #548]	@ (8004c60 <rfm95_init+0x280>)
 8004a3a:	21d2      	movs	r1, #210	@ 0xd2
 8004a3c:	4889      	ldr	r0, [pc, #548]	@ (8004c64 <rfm95_init+0x284>)
 8004a3e:	f001 f903 	bl	8005c48 <__assert_func>
	assert(handle->spi_handle->Init.CLKPhase == SPI_PHASE_1EDGE);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	695b      	ldr	r3, [r3, #20]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d005      	beq.n	8004a58 <rfm95_init+0x78>
 8004a4c:	4b89      	ldr	r3, [pc, #548]	@ (8004c74 <rfm95_init+0x294>)
 8004a4e:	4a84      	ldr	r2, [pc, #528]	@ (8004c60 <rfm95_init+0x280>)
 8004a50:	21d3      	movs	r1, #211	@ 0xd3
 8004a52:	4884      	ldr	r0, [pc, #528]	@ (8004c64 <rfm95_init+0x284>)
 8004a54:	f001 f8f8 	bl	8005c48 <__assert_func>
	assert(handle->get_precision_tick != NULL);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d105      	bne.n	8004a6c <rfm95_init+0x8c>
 8004a60:	4b85      	ldr	r3, [pc, #532]	@ (8004c78 <rfm95_init+0x298>)
 8004a62:	4a7f      	ldr	r2, [pc, #508]	@ (8004c60 <rfm95_init+0x280>)
 8004a64:	21d4      	movs	r1, #212	@ 0xd4
 8004a66:	487f      	ldr	r0, [pc, #508]	@ (8004c64 <rfm95_init+0x284>)
 8004a68:	f001 f8ee 	bl	8005c48 <__assert_func>
	assert(handle->random_int != NULL);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d105      	bne.n	8004a80 <rfm95_init+0xa0>
 8004a74:	4b81      	ldr	r3, [pc, #516]	@ (8004c7c <rfm95_init+0x29c>)
 8004a76:	4a7a      	ldr	r2, [pc, #488]	@ (8004c60 <rfm95_init+0x280>)
 8004a78:	21d5      	movs	r1, #213	@ 0xd5
 8004a7a:	487a      	ldr	r0, [pc, #488]	@ (8004c64 <rfm95_init+0x284>)
 8004a7c:	f001 f8e4 	bl	8005c48 <__assert_func>
	assert(handle->precision_sleep_until != NULL);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d105      	bne.n	8004a94 <rfm95_init+0xb4>
 8004a88:	4b7d      	ldr	r3, [pc, #500]	@ (8004c80 <rfm95_init+0x2a0>)
 8004a8a:	4a75      	ldr	r2, [pc, #468]	@ (8004c60 <rfm95_init+0x280>)
 8004a8c:	21d6      	movs	r1, #214	@ 0xd6
 8004a8e:	4875      	ldr	r0, [pc, #468]	@ (8004c64 <rfm95_init+0x284>)
 8004a90:	f001 f8da 	bl	8005c48 <__assert_func>
	assert(handle->precision_tick_frequency > 10000);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a98:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d805      	bhi.n	8004aac <rfm95_init+0xcc>
 8004aa0:	4b78      	ldr	r3, [pc, #480]	@ (8004c84 <rfm95_init+0x2a4>)
 8004aa2:	4a6f      	ldr	r2, [pc, #444]	@ (8004c60 <rfm95_init+0x280>)
 8004aa4:	21d7      	movs	r1, #215	@ 0xd7
 8004aa6:	486f      	ldr	r0, [pc, #444]	@ (8004c64 <rfm95_init+0x284>)
 8004aa8:	f001 f8ce 	bl	8005c48 <__assert_func>

	reset(handle);
 8004aac:	6878      	ldr	r0, [r7, #4]
 8004aae:	f7ff fe1b 	bl	80046e8 <reset>

	// If there is reload function or the reload was unsuccessful or the magic does not match restore default.
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d012      	beq.n	8004ae0 <rfm95_init+0x100>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004abe:	687a      	ldr	r2, [r7, #4]
 8004ac0:	3260      	adds	r2, #96	@ 0x60
 8004ac2:	4610      	mov	r0, r2
 8004ac4:	4798      	blx	r3
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	f083 0301 	eor.w	r3, r3, #1
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d106      	bne.n	8004ae0 <rfm95_init+0x100>
	    handle->config.magic != RFM95_EEPROM_CONFIG_MAGIC) {
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
	if (handle->reload_config == NULL || !handle->reload_config(&handle->config) ||
 8004ad8:	f64a 3267 	movw	r2, #43879	@ 0xab67
 8004adc:	4293      	cmp	r3, r2
 8004ade:	d002      	beq.n	8004ae6 <rfm95_init+0x106>
		config_load_default(handle);
 8004ae0:	6878      	ldr	r0, [r7, #4]
 8004ae2:	f7ff fdcf 	bl	8004684 <config_load_default>
	}

	// Check for correct version.
	uint8_t version;
	if (!read_register(handle, RFM95_REGISTER_VERSION, &version, 1)) return false;
 8004ae6:	f107 020f 	add.w	r2, r7, #15
 8004aea:	2301      	movs	r3, #1
 8004aec:	2142      	movs	r1, #66	@ 0x42
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f7ff fd2a 	bl	8004548 <read_register>
 8004af4:	4603      	mov	r3, r0
 8004af6:	f083 0301 	eor.w	r3, r3, #1
 8004afa:	b2db      	uxtb	r3, r3
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <rfm95_init+0x124>
 8004b00:	2300      	movs	r3, #0
 8004b02:	e0a7      	b.n	8004c54 <rfm95_init+0x274>
	if (version != RFM9x_VER) return false;
 8004b04:	7bfb      	ldrb	r3, [r7, #15]
 8004b06:	2b12      	cmp	r3, #18
 8004b08:	d001      	beq.n	8004b0e <rfm95_init+0x12e>
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	e0a2      	b.n	8004c54 <rfm95_init+0x274>

	// Module must be placed in sleep mode before switching to lora.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_SLEEP)) return false;
 8004b0e:	2200      	movs	r2, #0
 8004b10:	2101      	movs	r1, #1
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f7ff fd54 	bl	80045c0 <write_register>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	f083 0301 	eor.w	r3, r3, #1
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d001      	beq.n	8004b28 <rfm95_init+0x148>
 8004b24:	2300      	movs	r3, #0
 8004b26:	e095      	b.n	8004c54 <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8004b28:	2280      	movs	r2, #128	@ 0x80
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f7ff fd47 	bl	80045c0 <write_register>
 8004b32:	4603      	mov	r3, r0
 8004b34:	f083 0301 	eor.w	r3, r3, #1
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <rfm95_init+0x162>
 8004b3e:	2300      	movs	r3, #0
 8004b40:	e088      	b.n	8004c54 <rfm95_init+0x274>

	// Default interrupt configuration, must be done to prevent DIO5 clock interrupts at 1Mhz
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 8004b42:	2200      	movs	r2, #0
 8004b44:	2140      	movs	r1, #64	@ 0x40
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7ff fd3a 	bl	80045c0 <write_register>
 8004b4c:	4603      	mov	r3, r0
 8004b4e:	f083 0301 	eor.w	r3, r3, #1
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d001      	beq.n	8004b5c <rfm95_init+0x17c>
 8004b58:	2300      	movs	r3, #0
 8004b5a:	e07b      	b.n	8004c54 <rfm95_init+0x274>

	if (handle->on_after_interrupts_configured != NULL) {
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d002      	beq.n	8004b6a <rfm95_init+0x18a>
		handle->on_after_interrupts_configured();
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b68:	4798      	blx	r3
	}

	// Set module power to 17dbm.
	if (!rfm95_set_power(handle, 17)) return false;
 8004b6a:	2111      	movs	r1, #17
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f7ff fec5 	bl	80048fc <rfm95_set_power>
 8004b72:	4603      	mov	r3, r0
 8004b74:	f083 0301 	eor.w	r3, r3, #1
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d001      	beq.n	8004b82 <rfm95_init+0x1a2>
 8004b7e:	2300      	movs	r3, #0
 8004b80:	e068      	b.n	8004c54 <rfm95_init+0x274>

	// Set LNA to the highest gain with 150% boost.
	if (!write_register(handle, RFM95_REGISTER_LNA, 0x23)) return false;
 8004b82:	2223      	movs	r2, #35	@ 0x23
 8004b84:	210c      	movs	r1, #12
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f7ff fd1a 	bl	80045c0 <write_register>
 8004b8c:	4603      	mov	r3, r0
 8004b8e:	f083 0301 	eor.w	r3, r3, #1
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d001      	beq.n	8004b9c <rfm95_init+0x1bc>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	e05b      	b.n	8004c54 <rfm95_init+0x274>

	// Preamble set to 8 + 4.25 = 12.25 symbols.
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_MSB, 0x00)) return false;
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	2120      	movs	r1, #32
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	f7ff fd0d 	bl	80045c0 <write_register>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	f083 0301 	eor.w	r3, r3, #1
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d001      	beq.n	8004bb6 <rfm95_init+0x1d6>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	e04e      	b.n	8004c54 <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_PREAMBLE_LSB, 0x08)) return false;
 8004bb6:	2208      	movs	r2, #8
 8004bb8:	2121      	movs	r1, #33	@ 0x21
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f7ff fd00 	bl	80045c0 <write_register>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	f083 0301 	eor.w	r3, r3, #1
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d001      	beq.n	8004bd0 <rfm95_init+0x1f0>
 8004bcc:	2300      	movs	r3, #0
 8004bce:	e041      	b.n	8004c54 <rfm95_init+0x274>

	// Set TTN sync word 0x34.
	if (!write_register(handle, RFM95_REGISTER_SYNC_WORD, 0x34)) return false;
 8004bd0:	2234      	movs	r2, #52	@ 0x34
 8004bd2:	2139      	movs	r1, #57	@ 0x39
 8004bd4:	6878      	ldr	r0, [r7, #4]
 8004bd6:	f7ff fcf3 	bl	80045c0 <write_register>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	f083 0301 	eor.w	r3, r3, #1
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d001      	beq.n	8004bea <rfm95_init+0x20a>
 8004be6:	2300      	movs	r3, #0
 8004be8:	e034      	b.n	8004c54 <rfm95_init+0x274>

	// Set up TX and RX FIFO base addresses.
	if (!write_register(handle, RFM95_REGISTER_FIFO_TX_BASE_ADDR, 0x80)) return false;
 8004bea:	2280      	movs	r2, #128	@ 0x80
 8004bec:	210e      	movs	r1, #14
 8004bee:	6878      	ldr	r0, [r7, #4]
 8004bf0:	f7ff fce6 	bl	80045c0 <write_register>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	f083 0301 	eor.w	r3, r3, #1
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d001      	beq.n	8004c04 <rfm95_init+0x224>
 8004c00:	2300      	movs	r3, #0
 8004c02:	e027      	b.n	8004c54 <rfm95_init+0x274>
	if (!write_register(handle, RFM95_REGISTER_FIFO_RX_BASE_ADDR, 0x00)) return false;
 8004c04:	2200      	movs	r2, #0
 8004c06:	210f      	movs	r1, #15
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f7ff fcd9 	bl	80045c0 <write_register>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	f083 0301 	eor.w	r3, r3, #1
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d001      	beq.n	8004c1e <rfm95_init+0x23e>
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	e01a      	b.n	8004c54 <rfm95_init+0x274>

	// Maximum payload length of the RFM95 is 64.
	if (!write_register(handle, RFM95_REGISTER_MAX_PAYLOAD_LENGTH, 64)) return false;
 8004c1e:	2240      	movs	r2, #64	@ 0x40
 8004c20:	2123      	movs	r1, #35	@ 0x23
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7ff fccc 	bl	80045c0 <write_register>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	f083 0301 	eor.w	r3, r3, #1
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d001      	beq.n	8004c38 <rfm95_init+0x258>
 8004c34:	2300      	movs	r3, #0
 8004c36:	e00d      	b.n	8004c54 <rfm95_init+0x274>

	// Let module sleep after initialisation.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 8004c38:	2280      	movs	r2, #128	@ 0x80
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f7ff fcbf 	bl	80045c0 <write_register>
 8004c42:	4603      	mov	r3, r0
 8004c44:	f083 0301 	eor.w	r3, r3, #1
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <rfm95_init+0x272>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	e000      	b.n	8004c54 <rfm95_init+0x274>

	return true;
 8004c52:	2301      	movs	r3, #1
}
 8004c54:	4618      	mov	r0, r3
 8004c56:	3710      	adds	r7, #16
 8004c58:	46bd      	mov	sp, r7
 8004c5a:	bd80      	pop	{r7, pc}
 8004c5c:	08007018 	.word	0x08007018
 8004c60:	08007258 	.word	0x08007258
 8004c64:	08006f8c 	.word	0x08006f8c
 8004c68:	0800704c 	.word	0x0800704c
 8004c6c:	08007088 	.word	0x08007088
 8004c70:	080070c0 	.word	0x080070c0
 8004c74:	080070fc 	.word	0x080070fc
 8004c78:	08007134 	.word	0x08007134
 8004c7c:	08007158 	.word	0x08007158
 8004c80:	08007174 	.word	0x08007174
 8004c84:	0800719c 	.word	0x0800719c

08004c88 <process_mac_commands>:

static bool process_mac_commands(rfm95_handle_t *handle, const uint8_t *frame_payload,
                                 size_t frame_payload_length, uint8_t answer_buffer[51], uint8_t *answer_buffer_length,
                                 int8_t snr)
{
 8004c88:	b580      	push	{r7, lr}
 8004c8a:	b08c      	sub	sp, #48	@ 0x30
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	60b9      	str	r1, [r7, #8]
 8004c92:	607a      	str	r2, [r7, #4]
 8004c94:	603b      	str	r3, [r7, #0]
	uint8_t index = 0;
 8004c96:	2300      	movs	r3, #0
 8004c98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint8_t answer_index = 0;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

	while (index < frame_payload_length) {
 8004ca2:	e1dd      	b.n	8005060 <process_mac_commands+0x3d8>
		switch (frame_payload[index++])
 8004ca4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004cae:	461a      	mov	r2, r3
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	4413      	add	r3, r2
 8004cb4:	781b      	ldrb	r3, [r3, #0]
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	2b0c      	cmp	r3, #12
 8004cba:	f200 81d1 	bhi.w	8005060 <process_mac_commands+0x3d8>
 8004cbe:	a201      	add	r2, pc, #4	@ (adr r2, 8004cc4 <process_mac_commands+0x3c>)
 8004cc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cc4:	08004cf9 	.word	0x08004cf9
 8004cc8:	08004d13 	.word	0x08004d13
 8004ccc:	08004d31 	.word	0x08004d31
 8004cd0:	08004d4f 	.word	0x08004d4f
 8004cd4:	08004d69 	.word	0x08004d69
 8004cd8:	08004e17 	.word	0x08004e17
 8004cdc:	08004e85 	.word	0x08004e85
 8004ce0:	08004fb7 	.word	0x08004fb7
 8004ce4:	08005017 	.word	0x08005017
 8004ce8:	08005025 	.word	0x08005025
 8004cec:	08005037 	.word	0x08005037
 8004cf0:	08005045 	.word	0x08005045
 8004cf4:	08005061 	.word	0x08005061
		{
			case 0x01: // ResetConf
			{
				if (index >= frame_payload_length) return false;
 8004cf8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	429a      	cmp	r2, r3
 8004d00:	d801      	bhi.n	8004d06 <process_mac_commands+0x7e>
 8004d02:	2300      	movs	r3, #0
 8004d04:	e1b7      	b.n	8005076 <process_mac_commands+0x3ee>

				index += 1;
 8004d06:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8004d10:	e1a6      	b.n	8005060 <process_mac_commands+0x3d8>
			}
			case 0x02: // LinkCheckReq
			{
				if ((index + 1) >= frame_payload_length) return false;
 8004d12:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d16:	3301      	adds	r3, #1
 8004d18:	461a      	mov	r2, r3
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d801      	bhi.n	8004d24 <process_mac_commands+0x9c>
 8004d20:	2300      	movs	r3, #0
 8004d22:	e1a8      	b.n	8005076 <process_mac_commands+0x3ee>

				index += 2;
 8004d24:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d28:	3302      	adds	r3, #2
 8004d2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8004d2e:	e197      	b.n	8005060 <process_mac_commands+0x3d8>
			}
			case 0x03: // LinkADRReq
			{
				if ((index + 3) >= frame_payload_length) return false;
 8004d30:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d34:	3303      	adds	r3, #3
 8004d36:	461a      	mov	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	4293      	cmp	r3, r2
 8004d3c:	d801      	bhi.n	8004d42 <process_mac_commands+0xba>
 8004d3e:	2300      	movs	r3, #0
 8004d40:	e199      	b.n	8005076 <process_mac_commands+0x3ee>

				index += 4;
 8004d42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d46:	3304      	adds	r3, #4
 8004d48:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8004d4c:	e188      	b.n	8005060 <process_mac_commands+0x3d8>
			}
			case 0x04: // DutyCycleReq
			{
				if (index >= frame_payload_length) return false;
 8004d4e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d52:	687a      	ldr	r2, [r7, #4]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d801      	bhi.n	8004d5c <process_mac_commands+0xd4>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	e18c      	b.n	8005076 <process_mac_commands+0x3ee>

				index += 1;
 8004d5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d60:	3301      	adds	r3, #1
 8004d62:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				break;
 8004d66:	e17b      	b.n	8005060 <process_mac_commands+0x3d8>
			}
			case 0x05: // RXParamSetupReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8004d68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d6c:	3304      	adds	r3, #4
 8004d6e:	461a      	mov	r2, r3
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d801      	bhi.n	8004d7a <process_mac_commands+0xf2>
 8004d76:	2300      	movs	r3, #0
 8004d78:	e17d      	b.n	8005076 <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 8004d7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004d7e:	2b30      	cmp	r3, #48	@ 0x30
 8004d80:	d901      	bls.n	8004d86 <process_mac_commands+0xfe>
 8004d82:	2300      	movs	r3, #0
 8004d84:	e177      	b.n	8005076 <process_mac_commands+0x3ee>

				uint8_t dl_settings = frame_payload[index++];
 8004d86:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d8a:	1c5a      	adds	r2, r3, #1
 8004d8c:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004d90:	461a      	mov	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	4413      	add	r3, r2
 8004d96:	781b      	ldrb	r3, [r3, #0]
 8004d98:	77bb      	strb	r3, [r7, #30]
				uint8_t frequency_lsb = frame_payload[index++];
 8004d9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004d9e:	1c5a      	adds	r2, r3, #1
 8004da0:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004da4:	461a      	mov	r2, r3
 8004da6:	68bb      	ldr	r3, [r7, #8]
 8004da8:	4413      	add	r3, r2
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	777b      	strb	r3, [r7, #29]
				uint8_t frequency_msb = frame_payload[index++];
 8004dae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004db2:	1c5a      	adds	r2, r3, #1
 8004db4:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004db8:	461a      	mov	r2, r3
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	4413      	add	r3, r2
 8004dbe:	781b      	ldrb	r3, [r3, #0]
 8004dc0:	773b      	strb	r3, [r7, #28]
				uint8_t frequency_hsb = frame_payload[index++];
 8004dc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004dc6:	1c5a      	adds	r2, r3, #1
 8004dc8:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004dcc:	461a      	mov	r2, r3
 8004dce:	68bb      	ldr	r3, [r7, #8]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	76fb      	strb	r3, [r7, #27]
				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 8004dd6:	7f7a      	ldrb	r2, [r7, #29]
 8004dd8:	7f3b      	ldrb	r3, [r7, #28]
 8004dda:	021b      	lsls	r3, r3, #8
 8004ddc:	431a      	orrs	r2, r3
 8004dde:	7efb      	ldrb	r3, [r7, #27]
 8004de0:	041b      	lsls	r3, r3, #16
 8004de2:	4313      	orrs	r3, r2
 8004de4:	2264      	movs	r2, #100	@ 0x64
 8004de6:	fb02 f303 	mul.w	r3, r2, r3
 8004dea:	617b      	str	r3, [r7, #20]

				answer_buffer[answer_index++] = 0x05;
 8004dec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004df0:	1c5a      	adds	r2, r3, #1
 8004df2:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8004df6:	461a      	mov	r2, r3
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	2205      	movs	r2, #5
 8004dfe:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0b0000111;
 8004e00:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8004e0a:	461a      	mov	r2, r3
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	4413      	add	r3, r2
 8004e10:	2207      	movs	r2, #7
 8004e12:	701a      	strb	r2, [r3, #0]
				break;
 8004e14:	e124      	b.n	8005060 <process_mac_commands+0x3d8>
			}
			case 0x06: // DevStatusReq
			{
				if ((answer_index + 3) >= 51) return false;
 8004e16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e1a:	2b2f      	cmp	r3, #47	@ 0x2f
 8004e1c:	d901      	bls.n	8004e22 <process_mac_commands+0x19a>
 8004e1e:	2300      	movs	r3, #0
 8004e20:	e129      	b.n	8005076 <process_mac_commands+0x3ee>

				uint8_t margin = (uint8_t)(snr & 0x1f);
 8004e22:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8004e26:	f003 031f 	and.w	r3, r3, #31
 8004e2a:	f887 3020 	strb.w	r3, [r7, #32]
				uint8_t battery_level = handle->get_battery_level == NULL ? 0xff : handle->get_battery_level();
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d004      	beq.n	8004e40 <process_mac_commands+0x1b8>
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e3a:	4798      	blx	r3
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	e000      	b.n	8004e42 <process_mac_commands+0x1ba>
 8004e40:	23ff      	movs	r3, #255	@ 0xff
 8004e42:	77fb      	strb	r3, [r7, #31]

				answer_buffer[answer_index++] = 0x06;
 8004e44:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e48:	1c5a      	adds	r2, r3, #1
 8004e4a:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8004e4e:	461a      	mov	r2, r3
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	4413      	add	r3, r2
 8004e54:	2206      	movs	r2, #6
 8004e56:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = battery_level;
 8004e58:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8004e62:	461a      	mov	r2, r3
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	4413      	add	r3, r2
 8004e68:	7ffa      	ldrb	r2, [r7, #31]
 8004e6a:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = margin;
 8004e6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8004e76:	461a      	mov	r2, r3
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004e80:	701a      	strb	r2, [r3, #0]
				break;
 8004e82:	e0ed      	b.n	8005060 <process_mac_commands+0x3d8>
			}
			case 0x07: // NewChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8004e84:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004e88:	3304      	adds	r3, #4
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d801      	bhi.n	8004e96 <process_mac_commands+0x20e>
 8004e92:	2300      	movs	r3, #0
 8004e94:	e0ef      	b.n	8005076 <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 8004e96:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004e9a:	2b30      	cmp	r3, #48	@ 0x30
 8004e9c:	d901      	bls.n	8004ea2 <process_mac_commands+0x21a>
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	e0e9      	b.n	8005076 <process_mac_commands+0x3ee>

				uint8_t channel_index = frame_payload[index++];
 8004ea2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004ea6:	1c5a      	adds	r2, r3, #1
 8004ea8:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004eac:	461a      	mov	r2, r3
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
				uint8_t frequency_lsb = frame_payload[index++];
 8004eb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004ec2:	461a      	mov	r2, r3
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	4413      	add	r3, r2
 8004ec8:	781b      	ldrb	r3, [r3, #0]
 8004eca:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
				uint8_t frequency_msb = frame_payload[index++];
 8004ece:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004ed2:	1c5a      	adds	r2, r3, #1
 8004ed4:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004ed8:	461a      	mov	r2, r3
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	4413      	add	r3, r2
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
				uint8_t frequency_hsb = frame_payload[index++];
 8004ee4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004ee8:	1c5a      	adds	r2, r3, #1
 8004eea:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004eee:	461a      	mov	r2, r3
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
				uint8_t min_max_dr = frame_payload[index++];
 8004efa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004f04:	461a      	mov	r2, r3
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	4413      	add	r3, r2
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29

				uint32_t frequency = (frequency_lsb | (frequency_msb << 8) | (frequency_hsb << 16)) * 100;
 8004f10:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8004f14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004f18:	021b      	lsls	r3, r3, #8
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004f20:	041b      	lsls	r3, r3, #16
 8004f22:	4313      	orrs	r3, r2
 8004f24:	2264      	movs	r2, #100	@ 0x64
 8004f26:	fb02 f303 	mul.w	r3, r2, r3
 8004f2a:	627b      	str	r3, [r7, #36]	@ 0x24
				uint8_t min_dr = min_max_dr & 0x0f;
 8004f2c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004f30:	f003 030f 	and.w	r3, r3, #15
 8004f34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				uint8_t max_dr = (min_max_dr >> 4) & 0x0f;
 8004f38:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004f3c:	091b      	lsrs	r3, r3, #4
 8004f3e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

				if (channel_index >= 3) {
 8004f42:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d906      	bls.n	8004f58 <process_mac_commands+0x2d0>
					config_set_channel(handle, channel_index, frequency);
 8004f4a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8004f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f50:	4619      	mov	r1, r3
 8004f52:	68f8      	ldr	r0, [r7, #12]
 8004f54:	f7ff fb66 	bl	8004624 <config_set_channel>
				}

				bool dr_supports_125kHz_SF7 = min_dr <= 5 || max_dr >= 5;
 8004f58:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f5c:	2b05      	cmp	r3, #5
 8004f5e:	d903      	bls.n	8004f68 <process_mac_commands+0x2e0>
 8004f60:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8004f64:	2b04      	cmp	r3, #4
 8004f66:	d901      	bls.n	8004f6c <process_mac_commands+0x2e4>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e000      	b.n	8004f6e <process_mac_commands+0x2e6>
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8004f72:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004f76:	f003 0301 	and.w	r3, r3, #1
 8004f7a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

				answer_buffer[answer_index++] = 0x07;
 8004f7e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004f82:	1c5a      	adds	r2, r3, #1
 8004f84:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 8004f88:	461a      	mov	r2, r3
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	4413      	add	r3, r2
 8004f8e:	2207      	movs	r2, #7
 8004f90:	701a      	strb	r2, [r3, #0]
				answer_buffer[answer_index++] = 0x01 | (dr_supports_125kHz_SF7 << 1);
 8004f92:	f997 3021 	ldrsb.w	r3, [r7, #33]	@ 0x21
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	b25b      	sxtb	r3, r3
 8004f9a:	f043 0301 	orr.w	r3, r3, #1
 8004f9e:	b25a      	sxtb	r2, r3
 8004fa0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004fa4:	1c59      	adds	r1, r3, #1
 8004fa6:	f887 102e 	strb.w	r1, [r7, #46]	@ 0x2e
 8004faa:	4619      	mov	r1, r3
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	440b      	add	r3, r1
 8004fb0:	b2d2      	uxtb	r2, r2
 8004fb2:	701a      	strb	r2, [r3, #0]
				break;
 8004fb4:	e054      	b.n	8005060 <process_mac_commands+0x3d8>
			}
			case 0x08: // RXTimingSetupReq
			{
				if (index >= frame_payload_length) return false;
 8004fb6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d801      	bhi.n	8004fc4 <process_mac_commands+0x33c>
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	e058      	b.n	8005076 <process_mac_commands+0x3ee>
				if ((answer_index + 2) >= 51) return false;
 8004fc4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004fc8:	2b30      	cmp	r3, #48	@ 0x30
 8004fca:	d901      	bls.n	8004fd0 <process_mac_commands+0x348>
 8004fcc:	2300      	movs	r3, #0
 8004fce:	e052      	b.n	8005076 <process_mac_commands+0x3ee>

				handle->config.rx1_delay = frame_payload[index++] & 0xf;
 8004fd0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8004fd4:	1c5a      	adds	r2, r3, #1
 8004fd6:	f887 202f 	strb.w	r2, [r7, #47]	@ 0x2f
 8004fda:	461a      	mov	r2, r3
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	4413      	add	r3, r2
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	f003 030f 	and.w	r3, r3, #15
 8004fe6:	b2da      	uxtb	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				if (handle->config.rx1_delay == 0) {
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d103      	bne.n	8005000 <process_mac_commands+0x378>
					handle->config.rx1_delay = 1;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
				}

				answer_buffer[answer_index++] = 0x08;
 8005000:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005004:	1c5a      	adds	r2, r3, #1
 8005006:	f887 202e 	strb.w	r2, [r7, #46]	@ 0x2e
 800500a:	461a      	mov	r2, r3
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	4413      	add	r3, r2
 8005010:	2208      	movs	r2, #8
 8005012:	701a      	strb	r2, [r3, #0]
				break;
 8005014:	e024      	b.n	8005060 <process_mac_commands+0x3d8>
			}
			case 0x09: // TxParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 8005016:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	429a      	cmp	r2, r3
 800501e:	d818      	bhi.n	8005052 <process_mac_commands+0x3ca>
 8005020:	2300      	movs	r3, #0
 8005022:	e028      	b.n	8005076 <process_mac_commands+0x3ee>

				break;
			}
			case 0x0a: // DlChannelReq
			{
				if ((index + 4) >= frame_payload_length) return false;
 8005024:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005028:	3304      	adds	r3, #4
 800502a:	461a      	mov	r2, r3
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	4293      	cmp	r3, r2
 8005030:	d811      	bhi.n	8005056 <process_mac_commands+0x3ce>
 8005032:	2300      	movs	r3, #0
 8005034:	e01f      	b.n	8005076 <process_mac_commands+0x3ee>

				break;
			}
			case 0x0b: // RekeyConf
			{
				if (index >= frame_payload_length) return false;
 8005036:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	429a      	cmp	r2, r3
 800503e:	d80c      	bhi.n	800505a <process_mac_commands+0x3d2>
 8005040:	2300      	movs	r3, #0
 8005042:	e018      	b.n	8005076 <process_mac_commands+0x3ee>

				break;
			}
			case 0x0c: // ADRParamSetupReq
			{
				if (index >= frame_payload_length) return false;
 8005044:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005048:	687a      	ldr	r2, [r7, #4]
 800504a:	429a      	cmp	r2, r3
 800504c:	d807      	bhi.n	800505e <process_mac_commands+0x3d6>
 800504e:	2300      	movs	r3, #0
 8005050:	e011      	b.n	8005076 <process_mac_commands+0x3ee>
				break;
 8005052:	bf00      	nop
 8005054:	e004      	b.n	8005060 <process_mac_commands+0x3d8>
				break;
 8005056:	bf00      	nop
 8005058:	e002      	b.n	8005060 <process_mac_commands+0x3d8>
				break;
 800505a:	bf00      	nop
 800505c:	e000      	b.n	8005060 <process_mac_commands+0x3d8>

				break;
 800505e:	bf00      	nop
	while (index < frame_payload_length) {
 8005060:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	429a      	cmp	r2, r3
 8005068:	f63f ae1c 	bhi.w	8004ca4 <process_mac_commands+0x1c>
				break;
			}
		}
	}

	*answer_buffer_length = answer_index;
 800506c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800506e:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005072:	701a      	strb	r2, [r3, #0]
	return true;
 8005074:	2301      	movs	r3, #1
}
 8005076:	4618      	mov	r0, r3
 8005078:	3730      	adds	r7, #48	@ 0x30
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop

08005080 <receive_at_scheduled_time>:

static bool receive_at_scheduled_time(rfm95_handle_t *handle, uint32_t scheduled_time)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
	// Sleep until 1ms before the scheduled time.
	handle->precision_sleep_until(scheduled_time - handle->precision_tick_frequency / 1000);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005092:	492b      	ldr	r1, [pc, #172]	@ (8005140 <receive_at_scheduled_time+0xc0>)
 8005094:	fba1 1202 	umull	r1, r2, r1, r2
 8005098:	0992      	lsrs	r2, r2, #6
 800509a:	6839      	ldr	r1, [r7, #0]
 800509c:	1a8a      	subs	r2, r1, r2
 800509e:	4610      	mov	r0, r2
 80050a0:	4798      	blx	r3

	// Clear flags and previous interrupt time, configure mapping for RX done.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_RXDONE)) return false;
 80050a2:	2200      	movs	r2, #0
 80050a4:	2140      	movs	r1, #64	@ 0x40
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7ff fa8a 	bl	80045c0 <write_register>
 80050ac:	4603      	mov	r3, r0
 80050ae:	f083 0301 	eor.w	r3, r3, #1
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d001      	beq.n	80050bc <receive_at_scheduled_time+0x3c>
 80050b8:	2300      	movs	r3, #0
 80050ba:	e03c      	b.n	8005136 <receive_at_scheduled_time+0xb6>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80050bc:	22ff      	movs	r2, #255	@ 0xff
 80050be:	2112      	movs	r1, #18
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f7ff fa7d 	bl	80045c0 <write_register>
 80050c6:	4603      	mov	r3, r0
 80050c8:	f083 0301 	eor.w	r3, r3, #1
 80050cc:	b2db      	uxtb	r3, r3
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d001      	beq.n	80050d6 <receive_at_scheduled_time+0x56>
 80050d2:	2300      	movs	r3, #0
 80050d4:	e02f      	b.n	8005136 <receive_at_scheduled_time+0xb6>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2200      	movs	r2, #0
 80050da:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO1] = 0;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 80050ee:	2281      	movs	r2, #129	@ 0x81
 80050f0:	2101      	movs	r1, #1
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f7ff fa64 	bl	80045c0 <write_register>
 80050f8:	4603      	mov	r3, r0
 80050fa:	f083 0301 	eor.w	r3, r3, #1
 80050fe:	b2db      	uxtb	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	d001      	beq.n	8005108 <receive_at_scheduled_time+0x88>
 8005104:	2300      	movs	r3, #0
 8005106:	e016      	b.n	8005136 <receive_at_scheduled_time+0xb6>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 8005108:	220a      	movs	r2, #10
 800510a:	2102      	movs	r1, #2
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	f7ff fb8f 	bl	8004830 <wait_for_irq>

	// Now sleep until the real scheduled time.
	handle->precision_sleep_until(scheduled_time);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005116:	6838      	ldr	r0, [r7, #0]
 8005118:	4798      	blx	r3

	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_RX_SINGLE)) return false;
 800511a:	2286      	movs	r2, #134	@ 0x86
 800511c:	2101      	movs	r1, #1
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7ff fa4e 	bl	80045c0 <write_register>
 8005124:	4603      	mov	r3, r0
 8005126:	f083 0301 	eor.w	r3, r3, #1
 800512a:	b2db      	uxtb	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d001      	beq.n	8005134 <receive_at_scheduled_time+0xb4>
 8005130:	2300      	movs	r3, #0
 8005132:	e000      	b.n	8005136 <receive_at_scheduled_time+0xb6>

	return true;
 8005134:	2301      	movs	r3, #1
}
 8005136:	4618      	mov	r0, r3
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop
 8005140:	10624dd3 	.word	0x10624dd3

08005144 <calculate_rx_timings>:

static void calculate_rx_timings(rfm95_handle_t *handle, uint32_t bw, uint8_t sf, uint32_t tx_ticks,
                                 uint32_t *rx_target, uint32_t *rx_window_symbols)
{
 8005144:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005148:	b08a      	sub	sp, #40	@ 0x28
 800514a:	af00      	add	r7, sp, #0
 800514c:	60f8      	str	r0, [r7, #12]
 800514e:	60b9      	str	r1, [r7, #8]
 8005150:	603b      	str	r3, [r7, #0]
 8005152:	4613      	mov	r3, r2
 8005154:	71fb      	strb	r3, [r7, #7]
	volatile int32_t symbol_rate_ns = (int32_t)(((2 << (sf - 1)) * 1000000) / bw);
 8005156:	79fb      	ldrb	r3, [r7, #7]
 8005158:	3b01      	subs	r3, #1
 800515a:	2202      	movs	r2, #2
 800515c:	fa02 f303 	lsl.w	r3, r2, r3
 8005160:	4a29      	ldr	r2, [pc, #164]	@ (8005208 <calculate_rx_timings+0xc4>)
 8005162:	fb02 f303 	mul.w	r3, r2, r3
 8005166:	461a      	mov	r2, r3
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	fbb2 f3f3 	udiv	r3, r2, r3
 800516e:	627b      	str	r3, [r7, #36]	@ 0x24

	volatile int32_t rx_timing_error_ns = (int32_t)(handle->precision_tick_drift_ns_per_s * handle->config.rx1_delay);
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 800517a:	fb02 f303 	mul.w	r3, r2, r3
 800517e:	623b      	str	r3, [r7, #32]
	volatile int32_t rx_window_ns = 2 * symbol_rate_ns + 2 * rx_timing_error_ns;
 8005180:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005182:	6a3b      	ldr	r3, [r7, #32]
 8005184:	4413      	add	r3, r2
 8005186:	005b      	lsls	r3, r3, #1
 8005188:	61fb      	str	r3, [r7, #28]
	volatile int32_t rx_offset_ns = 4 * symbol_rate_ns - (rx_timing_error_ns / 2);
 800518a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800518c:	009a      	lsls	r2, r3, #2
 800518e:	6a3b      	ldr	r3, [r7, #32]
 8005190:	0fd9      	lsrs	r1, r3, #31
 8005192:	440b      	add	r3, r1
 8005194:	105b      	asrs	r3, r3, #1
 8005196:	425b      	negs	r3, r3
 8005198:	4413      	add	r3, r2
 800519a:	61bb      	str	r3, [r7, #24]
	volatile int32_t rx_offset_ticks = (int32_t)(((int64_t)rx_offset_ns * (int64_t)handle->precision_tick_frequency) / 1000000);
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	17da      	asrs	r2, r3, #31
 80051a0:	469a      	mov	sl, r3
 80051a2:	4693      	mov	fp, r2
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051a8:	2200      	movs	r2, #0
 80051aa:	4698      	mov	r8, r3
 80051ac:	4691      	mov	r9, r2
 80051ae:	fb08 f20b 	mul.w	r2, r8, fp
 80051b2:	fb0a f309 	mul.w	r3, sl, r9
 80051b6:	4413      	add	r3, r2
 80051b8:	fbaa 4508 	umull	r4, r5, sl, r8
 80051bc:	442b      	add	r3, r5
 80051be:	461d      	mov	r5, r3
 80051c0:	4a11      	ldr	r2, [pc, #68]	@ (8005208 <calculate_rx_timings+0xc4>)
 80051c2:	f04f 0300 	mov.w	r3, #0
 80051c6:	4620      	mov	r0, r4
 80051c8:	4629      	mov	r1, r5
 80051ca:	f7fb f869 	bl	80002a0 <__aeabi_ldivmod>
 80051ce:	4602      	mov	r2, r0
 80051d0:	460b      	mov	r3, r1
 80051d2:	4613      	mov	r3, r2
 80051d4:	617b      	str	r3, [r7, #20]
	*rx_target = tx_ticks + handle->precision_tick_frequency * handle->config.rx1_delay + rx_offset_ticks;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	f892 2066 	ldrb.w	r2, [r2, #102]	@ 0x66
 80051e0:	fb03 f202 	mul.w	r2, r3, r2
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	4413      	add	r3, r2
 80051e8:	697a      	ldr	r2, [r7, #20]
 80051ea:	441a      	add	r2, r3
 80051ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051ee:	601a      	str	r2, [r3, #0]
	*rx_window_symbols = rx_window_ns / symbol_rate_ns;
 80051f0:	69fa      	ldr	r2, [r7, #28]
 80051f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f4:	fb92 f3f3 	sdiv	r3, r2, r3
 80051f8:	461a      	mov	r2, r3
 80051fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051fc:	601a      	str	r2, [r3, #0]
}
 80051fe:	bf00      	nop
 8005200:	3728      	adds	r7, #40	@ 0x28
 8005202:	46bd      	mov	sp, r7
 8005204:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005208:	000f4240 	.word	0x000f4240

0800520c <receive_package>:

static bool receive_package(rfm95_handle_t *handle, uint32_t tx_ticks, uint8_t *payload_buf, size_t *payload_len,
                            int8_t *snr)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08c      	sub	sp, #48	@ 0x30
 8005210:	af02      	add	r7, sp, #8
 8005212:	60f8      	str	r0, [r7, #12]
 8005214:	60b9      	str	r1, [r7, #8]
 8005216:	607a      	str	r2, [r7, #4]
 8005218:	603b      	str	r3, [r7, #0]
	*payload_len = 0;
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	2200      	movs	r2, #0
 800521e:	601a      	str	r2, [r3, #0]

	uint32_t rx1_target, rx1_window_symbols;
	calculate_rx_timings(handle, 125000, 7, tx_ticks, &rx1_target, &rx1_window_symbols);
 8005220:	f107 0320 	add.w	r3, r7, #32
 8005224:	9301      	str	r3, [sp, #4]
 8005226:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800522a:	9300      	str	r3, [sp, #0]
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	2207      	movs	r2, #7
 8005230:	49ab      	ldr	r1, [pc, #684]	@ (80054e0 <receive_package+0x2d4>)
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f7ff ff86 	bl	8005144 <calculate_rx_timings>

	assert(rx1_window_symbols <= 0x3ff);
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800523e:	d306      	bcc.n	800524e <receive_package+0x42>
 8005240:	4ba8      	ldr	r3, [pc, #672]	@ (80054e4 <receive_package+0x2d8>)
 8005242:	4aa9      	ldr	r2, [pc, #676]	@ (80054e8 <receive_package+0x2dc>)
 8005244:	f44f 71e2 	mov.w	r1, #452	@ 0x1c4
 8005248:	48a8      	ldr	r0, [pc, #672]	@ (80054ec <receive_package+0x2e0>)
 800524a:	f000 fcfd 	bl	8005c48 <__assert_func>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 800524e:	2272      	movs	r2, #114	@ 0x72
 8005250:	211d      	movs	r1, #29
 8005252:	68f8      	ldr	r0, [r7, #12]
 8005254:	f7ff f9b4 	bl	80045c0 <write_register>
 8005258:	4603      	mov	r3, r0
 800525a:	f083 0301 	eor.w	r3, r3, #1
 800525e:	b2db      	uxtb	r3, r3
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <receive_package+0x5c>
 8005264:	2300      	movs	r3, #0
 8005266:	e136      	b.n	80054d6 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx1_window_symbols >> 8) & 0x3))) return false;
 8005268:	6a3b      	ldr	r3, [r7, #32]
 800526a:	0a1b      	lsrs	r3, r3, #8
 800526c:	b2db      	uxtb	r3, r3
 800526e:	f003 0303 	and.w	r3, r3, #3
 8005272:	b2db      	uxtb	r3, r3
 8005274:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 8005278:	b2db      	uxtb	r3, r3
 800527a:	461a      	mov	r2, r3
 800527c:	211e      	movs	r1, #30
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f7ff f99e 	bl	80045c0 <write_register>
 8005284:	4603      	mov	r3, r0
 8005286:	f083 0301 	eor.w	r3, r3, #1
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d001      	beq.n	8005294 <receive_package+0x88>
 8005290:	2300      	movs	r3, #0
 8005292:	e120      	b.n	80054d6 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8005294:	2204      	movs	r2, #4
 8005296:	2126      	movs	r1, #38	@ 0x26
 8005298:	68f8      	ldr	r0, [r7, #12]
 800529a:	f7ff f991 	bl	80045c0 <write_register>
 800529e:	4603      	mov	r3, r0
 80052a0:	f083 0301 	eor.w	r3, r3, #1
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d001      	beq.n	80052ae <receive_package+0xa2>
 80052aa:	2300      	movs	r3, #0
 80052ac:	e113      	b.n	80054d6 <receive_package+0x2ca>

	// Set maximum symbol timeout.
	if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx1_window_symbols)) return false;
 80052ae:	6a3b      	ldr	r3, [r7, #32]
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	461a      	mov	r2, r3
 80052b4:	211f      	movs	r1, #31
 80052b6:	68f8      	ldr	r0, [r7, #12]
 80052b8:	f7ff f982 	bl	80045c0 <write_register>
 80052bc:	4603      	mov	r3, r0
 80052be:	f083 0301 	eor.w	r3, r3, #1
 80052c2:	b2db      	uxtb	r3, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d001      	beq.n	80052cc <receive_package+0xc0>
 80052c8:	2300      	movs	r3, #0
 80052ca:	e104      	b.n	80054d6 <receive_package+0x2ca>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_RX)) return false;
 80052cc:	2267      	movs	r2, #103	@ 0x67
 80052ce:	2133      	movs	r1, #51	@ 0x33
 80052d0:	68f8      	ldr	r0, [r7, #12]
 80052d2:	f7ff f975 	bl	80045c0 <write_register>
 80052d6:	4603      	mov	r3, r0
 80052d8:	f083 0301 	eor.w	r3, r3, #1
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d001      	beq.n	80052e6 <receive_package+0xda>
 80052e2:	2300      	movs	r3, #0
 80052e4:	e0f7      	b.n	80054d6 <receive_package+0x2ca>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_RX)) return false;
 80052e6:	2219      	movs	r2, #25
 80052e8:	213b      	movs	r1, #59	@ 0x3b
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f7ff f968 	bl	80045c0 <write_register>
 80052f0:	4603      	mov	r3, r0
 80052f2:	f083 0301 	eor.w	r3, r3, #1
 80052f6:	b2db      	uxtb	r3, r3
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d001      	beq.n	8005300 <receive_package+0xf4>
 80052fc:	2300      	movs	r3, #0
 80052fe:	e0ea      	b.n	80054d6 <receive_package+0x2ca>

	receive_at_scheduled_time(handle, rx1_target);
 8005300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005302:	4619      	mov	r1, r3
 8005304:	68f8      	ldr	r0, [r7, #12]
 8005306:	f7ff febb 	bl	8005080 <receive_at_scheduled_time>

	// If there was nothing received during RX1, try RX2.
	if (!wait_for_rx_irqs(handle)) {
 800530a:	68f8      	ldr	r0, [r7, #12]
 800530c:	f7ff fac0 	bl	8004890 <wait_for_rx_irqs>
 8005310:	4603      	mov	r3, r0
 8005312:	f083 0301 	eor.w	r3, r3, #1
 8005316:	b2db      	uxtb	r3, r3
 8005318:	2b00      	cmp	r3, #0
 800531a:	d07a      	beq.n	8005412 <receive_package+0x206>

		// Return modem to sleep.
		if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 800531c:	2280      	movs	r2, #128	@ 0x80
 800531e:	2101      	movs	r1, #1
 8005320:	68f8      	ldr	r0, [r7, #12]
 8005322:	f7ff f94d 	bl	80045c0 <write_register>
 8005326:	4603      	mov	r3, r0
 8005328:	f083 0301 	eor.w	r3, r3, #1
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d001      	beq.n	8005336 <receive_package+0x12a>
 8005332:	2300      	movs	r3, #0
 8005334:	e0cf      	b.n	80054d6 <receive_package+0x2ca>

		if (handle->receive_mode == RFM95_RECEIVE_MODE_RX12) {
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800533c:	2b02      	cmp	r3, #2
 800533e:	d166      	bne.n	800540e <receive_package+0x202>

			uint32_t rx2_target, rx2_window_symbols;
			calculate_rx_timings(handle, 125000, 12, tx_ticks, &rx2_target, &rx2_window_symbols);
 8005340:	f107 0314 	add.w	r3, r7, #20
 8005344:	9301      	str	r3, [sp, #4]
 8005346:	f107 0318 	add.w	r3, r7, #24
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	220c      	movs	r2, #12
 8005350:	4963      	ldr	r1, [pc, #396]	@ (80054e0 <receive_package+0x2d4>)
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f7ff fef6 	bl	8005144 <calculate_rx_timings>

			// Configure 869.525 MHz
			if (!configure_frequency(handle, 869525000)) return false;
 8005358:	4965      	ldr	r1, [pc, #404]	@ (80054f0 <receive_package+0x2e4>)
 800535a:	68f8      	ldr	r0, [r7, #12]
 800535c:	f7ff f9e2 	bl	8004724 <configure_frequency>
 8005360:	4603      	mov	r3, r0
 8005362:	f083 0301 	eor.w	r3, r3, #1
 8005366:	b2db      	uxtb	r3, r3
 8005368:	2b00      	cmp	r3, #0
 800536a:	d001      	beq.n	8005370 <receive_package+0x164>
 800536c:	2300      	movs	r3, #0
 800536e:	e0b2      	b.n	80054d6 <receive_package+0x2ca>

			// Configure modem SF12
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0xc2)) return false;
 8005370:	22c2      	movs	r2, #194	@ 0xc2
 8005372:	211d      	movs	r1, #29
 8005374:	68f8      	ldr	r0, [r7, #12]
 8005376:	f7ff f923 	bl	80045c0 <write_register>
 800537a:	4603      	mov	r3, r0
 800537c:	f083 0301 	eor.w	r3, r3, #1
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d001      	beq.n	800538a <receive_package+0x17e>
 8005386:	2300      	movs	r3, #0
 8005388:	e0a5      	b.n	80054d6 <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74 | ((rx2_window_symbols >> 8) & 0x3))) return false;
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	0a1b      	lsrs	r3, r3, #8
 800538e:	b2db      	uxtb	r3, r3
 8005390:	f003 0303 	and.w	r3, r3, #3
 8005394:	b2db      	uxtb	r3, r3
 8005396:	f043 0374 	orr.w	r3, r3, #116	@ 0x74
 800539a:	b2db      	uxtb	r3, r3
 800539c:	461a      	mov	r2, r3
 800539e:	211e      	movs	r1, #30
 80053a0:	68f8      	ldr	r0, [r7, #12]
 80053a2:	f7ff f90d 	bl	80045c0 <write_register>
 80053a6:	4603      	mov	r3, r0
 80053a8:	f083 0301 	eor.w	r3, r3, #1
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d001      	beq.n	80053b6 <receive_package+0x1aa>
 80053b2:	2300      	movs	r3, #0
 80053b4:	e08f      	b.n	80054d6 <receive_package+0x2ca>
			if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 80053b6:	2204      	movs	r2, #4
 80053b8:	2126      	movs	r1, #38	@ 0x26
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f7ff f900 	bl	80045c0 <write_register>
 80053c0:	4603      	mov	r3, r0
 80053c2:	f083 0301 	eor.w	r3, r3, #1
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <receive_package+0x1c4>
 80053cc:	2300      	movs	r3, #0
 80053ce:	e082      	b.n	80054d6 <receive_package+0x2ca>

			// Set maximum symbol timeout.
			if (!write_register(handle, RFM95_REGISTER_SYMB_TIMEOUT_LSB, rx2_window_symbols)) return false;
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	461a      	mov	r2, r3
 80053d6:	211f      	movs	r1, #31
 80053d8:	68f8      	ldr	r0, [r7, #12]
 80053da:	f7ff f8f1 	bl	80045c0 <write_register>
 80053de:	4603      	mov	r3, r0
 80053e0:	f083 0301 	eor.w	r3, r3, #1
 80053e4:	b2db      	uxtb	r3, r3
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d001      	beq.n	80053ee <receive_package+0x1e2>
 80053ea:	2300      	movs	r3, #0
 80053ec:	e073      	b.n	80054d6 <receive_package+0x2ca>

			receive_at_scheduled_time(handle, rx2_target);
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	4619      	mov	r1, r3
 80053f2:	68f8      	ldr	r0, [r7, #12]
 80053f4:	f7ff fe44 	bl	8005080 <receive_at_scheduled_time>

			if (!wait_for_rx_irqs(handle)) {
 80053f8:	68f8      	ldr	r0, [r7, #12]
 80053fa:	f7ff fa49 	bl	8004890 <wait_for_rx_irqs>
 80053fe:	4603      	mov	r3, r0
 8005400:	f083 0301 	eor.w	r3, r3, #1
 8005404:	b2db      	uxtb	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d001      	beq.n	800540e <receive_package+0x202>
				// No payload during in RX1 and RX2
				return true;
 800540a:	2301      	movs	r3, #1
 800540c:	e063      	b.n	80054d6 <receive_package+0x2ca>
			}
		}

		return true;
 800540e:	2301      	movs	r3, #1
 8005410:	e061      	b.n	80054d6 <receive_package+0x2ca>
	}

	uint8_t irq_flags;
	read_register(handle, RFM95_REGISTER_IRQ_FLAGS, &irq_flags, 1);
 8005412:	f107 021f 	add.w	r2, r7, #31
 8005416:	2301      	movs	r3, #1
 8005418:	2112      	movs	r1, #18
 800541a:	68f8      	ldr	r0, [r7, #12]
 800541c:	f7ff f894 	bl	8004548 <read_register>

	// Check if there was a CRC error.
	if (irq_flags & 0x20) {
 8005420:	7ffb      	ldrb	r3, [r7, #31]
 8005422:	f003 0320 	and.w	r3, r3, #32
 8005426:	2b00      	cmp	r3, #0
 8005428:	d001      	beq.n	800542e <receive_package+0x222>
		return true;
 800542a:	2301      	movs	r3, #1
 800542c:	e053      	b.n	80054d6 <receive_package+0x2ca>
	}

	int8_t packet_snr;
	if (!read_register(handle, RFM95_REGISTER_PACKET_SNR, (uint8_t *)&packet_snr, 1)) return false;
 800542e:	f107 021e 	add.w	r2, r7, #30
 8005432:	2301      	movs	r3, #1
 8005434:	2119      	movs	r1, #25
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f7ff f886 	bl	8004548 <read_register>
 800543c:	4603      	mov	r3, r0
 800543e:	f083 0301 	eor.w	r3, r3, #1
 8005442:	b2db      	uxtb	r3, r3
 8005444:	2b00      	cmp	r3, #0
 8005446:	d001      	beq.n	800544c <receive_package+0x240>
 8005448:	2300      	movs	r3, #0
 800544a:	e044      	b.n	80054d6 <receive_package+0x2ca>
	*snr = (int8_t)(packet_snr / 4);
 800544c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8005450:	2b00      	cmp	r3, #0
 8005452:	da00      	bge.n	8005456 <receive_package+0x24a>
 8005454:	3303      	adds	r3, #3
 8005456:	109b      	asrs	r3, r3, #2
 8005458:	b25a      	sxtb	r2, r3
 800545a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800545c:	701a      	strb	r2, [r3, #0]

	// Read received payload length.
	uint8_t payload_len_internal;
	if (!read_register(handle, RFM95_REGISTER_FIFO_RX_BYTES_NB, &payload_len_internal, 1)) return false;
 800545e:	f107 021d 	add.w	r2, r7, #29
 8005462:	2301      	movs	r3, #1
 8005464:	2113      	movs	r1, #19
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f7ff f86e 	bl	8004548 <read_register>
 800546c:	4603      	mov	r3, r0
 800546e:	f083 0301 	eor.w	r3, r3, #1
 8005472:	b2db      	uxtb	r3, r3
 8005474:	2b00      	cmp	r3, #0
 8005476:	d001      	beq.n	800547c <receive_package+0x270>
 8005478:	2300      	movs	r3, #0
 800547a:	e02c      	b.n	80054d6 <receive_package+0x2ca>

	// Read received payload itself.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0)) return false;
 800547c:	2200      	movs	r2, #0
 800547e:	210d      	movs	r1, #13
 8005480:	68f8      	ldr	r0, [r7, #12]
 8005482:	f7ff f89d 	bl	80045c0 <write_register>
 8005486:	4603      	mov	r3, r0
 8005488:	f083 0301 	eor.w	r3, r3, #1
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d001      	beq.n	8005496 <receive_package+0x28a>
 8005492:	2300      	movs	r3, #0
 8005494:	e01f      	b.n	80054d6 <receive_package+0x2ca>
	if (!read_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf, payload_len_internal)) return false;
 8005496:	7f7b      	ldrb	r3, [r7, #29]
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	2100      	movs	r1, #0
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f7ff f853 	bl	8004548 <read_register>
 80054a2:	4603      	mov	r3, r0
 80054a4:	f083 0301 	eor.w	r3, r3, #1
 80054a8:	b2db      	uxtb	r3, r3
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d001      	beq.n	80054b2 <receive_package+0x2a6>
 80054ae:	2300      	movs	r3, #0
 80054b0:	e011      	b.n	80054d6 <receive_package+0x2ca>

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80054b2:	2280      	movs	r2, #128	@ 0x80
 80054b4:	2101      	movs	r1, #1
 80054b6:	68f8      	ldr	r0, [r7, #12]
 80054b8:	f7ff f882 	bl	80045c0 <write_register>
 80054bc:	4603      	mov	r3, r0
 80054be:	f083 0301 	eor.w	r3, r3, #1
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d001      	beq.n	80054cc <receive_package+0x2c0>
 80054c8:	2300      	movs	r3, #0
 80054ca:	e004      	b.n	80054d6 <receive_package+0x2ca>

	// Successful payload receive, set payload length to tell caller.
	*payload_len = payload_len_internal;
 80054cc:	7f7b      	ldrb	r3, [r7, #29]
 80054ce:	461a      	mov	r2, r3
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	601a      	str	r2, [r3, #0]
	return true;
 80054d4:	2301      	movs	r3, #1
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3728      	adds	r7, #40	@ 0x28
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	0001e848 	.word	0x0001e848
 80054e4:	080071c8 	.word	0x080071c8
 80054e8:	08007264 	.word	0x08007264
 80054ec:	08006f8c 	.word	0x08006f8c
 80054f0:	33d3e608 	.word	0x33d3e608

080054f4 <send_package>:

static bool send_package(rfm95_handle_t *handle, uint8_t *payload_buf, size_t payload_len, uint8_t channel,
                         uint32_t *tx_ticks)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
 8005500:	70fb      	strb	r3, [r7, #3]
	// Configure channel for transmission.
	if (!configure_channel(handle, channel)) return false;
 8005502:	78fb      	ldrb	r3, [r7, #3]
 8005504:	4619      	mov	r1, r3
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f7ff f968 	bl	80047dc <configure_channel>
 800550c:	4603      	mov	r3, r0
 800550e:	f083 0301 	eor.w	r3, r3, #1
 8005512:	b2db      	uxtb	r3, r3
 8005514:	2b00      	cmp	r3, #0
 8005516:	d001      	beq.n	800551c <send_package+0x28>
 8005518:	2300      	movs	r3, #0
 800551a:	e0d8      	b.n	80056ce <send_package+0x1da>

	// Configure modem (125kHz, 4/6 error coding rate, SF7, single packet, CRC enable, AGC auto on)
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_1, 0x72)) return false;
 800551c:	2272      	movs	r2, #114	@ 0x72
 800551e:	211d      	movs	r1, #29
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f7ff f84d 	bl	80045c0 <write_register>
 8005526:	4603      	mov	r3, r0
 8005528:	f083 0301 	eor.w	r3, r3, #1
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d001      	beq.n	8005536 <send_package+0x42>
 8005532:	2300      	movs	r3, #0
 8005534:	e0cb      	b.n	80056ce <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_2, 0x74)) return false;
 8005536:	2274      	movs	r2, #116	@ 0x74
 8005538:	211e      	movs	r1, #30
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f7ff f840 	bl	80045c0 <write_register>
 8005540:	4603      	mov	r3, r0
 8005542:	f083 0301 	eor.w	r3, r3, #1
 8005546:	b2db      	uxtb	r3, r3
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <send_package+0x5c>
 800554c:	2300      	movs	r3, #0
 800554e:	e0be      	b.n	80056ce <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_MODEM_CONFIG_3, 0x04)) return false;
 8005550:	2204      	movs	r2, #4
 8005552:	2126      	movs	r1, #38	@ 0x26
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f7ff f833 	bl	80045c0 <write_register>
 800555a:	4603      	mov	r3, r0
 800555c:	f083 0301 	eor.w	r3, r3, #1
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d001      	beq.n	800556a <send_package+0x76>
 8005566:	2300      	movs	r3, #0
 8005568:	e0b1      	b.n	80056ce <send_package+0x1da>

	// Set IQ registers according to AN1200.24.
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_1, RFM95_REGISTER_INVERT_IQ_1_TX)) return false;
 800556a:	2227      	movs	r2, #39	@ 0x27
 800556c:	2133      	movs	r1, #51	@ 0x33
 800556e:	68f8      	ldr	r0, [r7, #12]
 8005570:	f7ff f826 	bl	80045c0 <write_register>
 8005574:	4603      	mov	r3, r0
 8005576:	f083 0301 	eor.w	r3, r3, #1
 800557a:	b2db      	uxtb	r3, r3
 800557c:	2b00      	cmp	r3, #0
 800557e:	d001      	beq.n	8005584 <send_package+0x90>
 8005580:	2300      	movs	r3, #0
 8005582:	e0a4      	b.n	80056ce <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_INVERT_IQ_2, RFM95_REGISTER_INVERT_IQ_2_TX)) return false;
 8005584:	221d      	movs	r2, #29
 8005586:	213b      	movs	r1, #59	@ 0x3b
 8005588:	68f8      	ldr	r0, [r7, #12]
 800558a:	f7ff f819 	bl	80045c0 <write_register>
 800558e:	4603      	mov	r3, r0
 8005590:	f083 0301 	eor.w	r3, r3, #1
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b00      	cmp	r3, #0
 8005598:	d001      	beq.n	800559e <send_package+0xaa>
 800559a:	2300      	movs	r3, #0
 800559c:	e097      	b.n	80056ce <send_package+0x1da>

	// Set the payload length.
	if (!write_register(handle, RFM95_REGISTER_PAYLOAD_LENGTH, payload_len)) return false;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	461a      	mov	r2, r3
 80055a4:	2122      	movs	r1, #34	@ 0x22
 80055a6:	68f8      	ldr	r0, [r7, #12]
 80055a8:	f7ff f80a 	bl	80045c0 <write_register>
 80055ac:	4603      	mov	r3, r0
 80055ae:	f083 0301 	eor.w	r3, r3, #1
 80055b2:	b2db      	uxtb	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d001      	beq.n	80055bc <send_package+0xc8>
 80055b8:	2300      	movs	r3, #0
 80055ba:	e088      	b.n	80056ce <send_package+0x1da>

	// Enable tx-done interrupt, clear flags and previous interrupt time.
	if (!write_register(handle, RFM95_REGISTER_DIO_MAPPING_1, RFM95_REGISTER_DIO_MAPPING_1_IRQ_FOR_TXDONE)) return false;
 80055bc:	2240      	movs	r2, #64	@ 0x40
 80055be:	2140      	movs	r1, #64	@ 0x40
 80055c0:	68f8      	ldr	r0, [r7, #12]
 80055c2:	f7fe fffd 	bl	80045c0 <write_register>
 80055c6:	4603      	mov	r3, r0
 80055c8:	f083 0301 	eor.w	r3, r3, #1
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d001      	beq.n	80055d6 <send_package+0xe2>
 80055d2:	2300      	movs	r3, #0
 80055d4:	e07b      	b.n	80056ce <send_package+0x1da>
	if (!write_register(handle, RFM95_REGISTER_IRQ_FLAGS, 0xff)) return false;
 80055d6:	22ff      	movs	r2, #255	@ 0xff
 80055d8:	2112      	movs	r1, #18
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f7fe fff0 	bl	80045c0 <write_register>
 80055e0:	4603      	mov	r3, r0
 80055e2:	f083 0301 	eor.w	r3, r3, #1
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d001      	beq.n	80055f0 <send_package+0xfc>
 80055ec:	2300      	movs	r3, #0
 80055ee:	e06e      	b.n	80056ce <send_package+0x1da>
	handle->interrupt_times[RFM95_INTERRUPT_DIO0] = 0;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2200      	movs	r2, #0
 80055f4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
	handle->interrupt_times[RFM95_INTERRUPT_DIO5] = 0;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

	// Move modem to lora standby.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_STANDBY)) return false;
 8005600:	2281      	movs	r2, #129	@ 0x81
 8005602:	2101      	movs	r1, #1
 8005604:	68f8      	ldr	r0, [r7, #12]
 8005606:	f7fe ffdb 	bl	80045c0 <write_register>
 800560a:	4603      	mov	r3, r0
 800560c:	f083 0301 	eor.w	r3, r3, #1
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d001      	beq.n	800561a <send_package+0x126>
 8005616:	2300      	movs	r3, #0
 8005618:	e059      	b.n	80056ce <send_package+0x1da>

	// Wait for the modem to be ready.
	wait_for_irq(handle, RFM95_INTERRUPT_DIO5, RFM95_WAKEUP_TIMEOUT);
 800561a:	220a      	movs	r2, #10
 800561c:	2102      	movs	r1, #2
 800561e:	68f8      	ldr	r0, [r7, #12]
 8005620:	f7ff f906 	bl	8004830 <wait_for_irq>

	// Set pointer to start of TX section in FIFO.
	if (!write_register(handle, RFM95_REGISTER_FIFO_ADDR_PTR, 0x80)) return false;
 8005624:	2280      	movs	r2, #128	@ 0x80
 8005626:	210d      	movs	r1, #13
 8005628:	68f8      	ldr	r0, [r7, #12]
 800562a:	f7fe ffc9 	bl	80045c0 <write_register>
 800562e:	4603      	mov	r3, r0
 8005630:	f083 0301 	eor.w	r3, r3, #1
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d001      	beq.n	800563e <send_package+0x14a>
 800563a:	2300      	movs	r3, #0
 800563c:	e047      	b.n	80056ce <send_package+0x1da>

	// Write payload to FIFO.
	for (size_t i = 0; i < payload_len; i++) {
 800563e:	2300      	movs	r3, #0
 8005640:	617b      	str	r3, [r7, #20]
 8005642:	e00b      	b.n	800565c <send_package+0x168>
		write_register(handle, RFM95_REGISTER_FIFO_ACCESS, payload_buf[i]);
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	4413      	add	r3, r2
 800564a:	781b      	ldrb	r3, [r3, #0]
 800564c:	461a      	mov	r2, r3
 800564e:	2100      	movs	r1, #0
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f7fe ffb5 	bl	80045c0 <write_register>
	for (size_t i = 0; i < payload_len; i++) {
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	3301      	adds	r3, #1
 800565a:	617b      	str	r3, [r7, #20]
 800565c:	697a      	ldr	r2, [r7, #20]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	429a      	cmp	r2, r3
 8005662:	d3ef      	bcc.n	8005644 <send_package+0x150>
	}

	// Set modem to tx mode.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_TX)) return false;
 8005664:	2283      	movs	r2, #131	@ 0x83
 8005666:	2101      	movs	r1, #1
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f7fe ffa9 	bl	80045c0 <write_register>
 800566e:	4603      	mov	r3, r0
 8005670:	f083 0301 	eor.w	r3, r3, #1
 8005674:	b2db      	uxtb	r3, r3
 8005676:	2b00      	cmp	r3, #0
 8005678:	d001      	beq.n	800567e <send_package+0x18a>
 800567a:	2300      	movs	r3, #0
 800567c:	e027      	b.n	80056ce <send_package+0x1da>

	// Wait for the transfer complete interrupt.
	if (!wait_for_irq(handle, RFM95_INTERRUPT_DIO0, RFM95_SEND_TIMEOUT)) return false;
 800567e:	2264      	movs	r2, #100	@ 0x64
 8005680:	2100      	movs	r1, #0
 8005682:	68f8      	ldr	r0, [r7, #12]
 8005684:	f7ff f8d4 	bl	8004830 <wait_for_irq>
 8005688:	4603      	mov	r3, r0
 800568a:	f083 0301 	eor.w	r3, r3, #1
 800568e:	b2db      	uxtb	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	d001      	beq.n	8005698 <send_package+0x1a4>
 8005694:	2300      	movs	r3, #0
 8005696:	e01a      	b.n	80056ce <send_package+0x1da>

	// Set real tx time in ticks.
	*tx_ticks = handle->interrupt_times[RFM95_INTERRUPT_DIO0];
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800569e:	6a3b      	ldr	r3, [r7, #32]
 80056a0:	601a      	str	r2, [r3, #0]

	// Return modem to sleep.
	if (!write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP)) return false;
 80056a2:	2280      	movs	r2, #128	@ 0x80
 80056a4:	2101      	movs	r1, #1
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f7fe ff8a 	bl	80045c0 <write_register>
 80056ac:	4603      	mov	r3, r0
 80056ae:	f083 0301 	eor.w	r3, r3, #1
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d001      	beq.n	80056bc <send_package+0x1c8>
 80056b8:	2300      	movs	r3, #0
 80056ba:	e008      	b.n	80056ce <send_package+0x1da>

	// Increment tx frame counter.
	handle->config.tx_frame_count++;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80056c2:	3301      	adds	r3, #1
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64

	return true;
 80056cc:	2301      	movs	r3, #1
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3718      	adds	r7, #24
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
	...

080056d8 <encode_phy_payload>:

static size_t encode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], const uint8_t *frame_payload,
                                 size_t frame_payload_length, uint8_t port)
{
 80056d8:	b590      	push	{r4, r7, lr}
 80056da:	b08d      	sub	sp, #52	@ 0x34
 80056dc:	af04      	add	r7, sp, #16
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
 80056e4:	603b      	str	r3, [r7, #0]
	size_t payload_len = 0;
 80056e6:	2300      	movs	r3, #0
 80056e8:	61bb      	str	r3, [r7, #24]

	// 64 bytes is maximum size of FIFO
	assert(frame_payload_length + 4 + 9 <= 64);
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	330d      	adds	r3, #13
 80056ee:	2b40      	cmp	r3, #64	@ 0x40
 80056f0:	d906      	bls.n	8005700 <encode_phy_payload+0x28>
 80056f2:	4b51      	ldr	r3, [pc, #324]	@ (8005838 <encode_phy_payload+0x160>)
 80056f4:	4a51      	ldr	r2, [pc, #324]	@ (800583c <encode_phy_payload+0x164>)
 80056f6:	f240 214f 	movw	r1, #591	@ 0x24f
 80056fa:	4851      	ldr	r0, [pc, #324]	@ (8005840 <encode_phy_payload+0x168>)
 80056fc:	f000 faa4 	bl	8005c48 <__assert_func>

	payload_buf[0] = 0x40; // MAC Header
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2240      	movs	r2, #64	@ 0x40
 8005704:	701a      	strb	r2, [r3, #0]
	payload_buf[1] = handle->device_address[3];
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	3301      	adds	r3, #1
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	7d52      	ldrb	r2, [r2, #21]
 800570e:	701a      	strb	r2, [r3, #0]
	payload_buf[2] = handle->device_address[2];
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	3302      	adds	r3, #2
 8005714:	68fa      	ldr	r2, [r7, #12]
 8005716:	7d12      	ldrb	r2, [r2, #20]
 8005718:	701a      	strb	r2, [r3, #0]
	payload_buf[3] = handle->device_address[1];
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	3303      	adds	r3, #3
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	7cd2      	ldrb	r2, [r2, #19]
 8005722:	701a      	strb	r2, [r3, #0]
	payload_buf[4] = handle->device_address[0];
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	3304      	adds	r3, #4
 8005728:	68fa      	ldr	r2, [r7, #12]
 800572a:	7c92      	ldrb	r2, [r2, #18]
 800572c:	701a      	strb	r2, [r3, #0]
	payload_buf[5] = 0x00; // Frame Control
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	3305      	adds	r3, #5
 8005732:	2200      	movs	r2, #0
 8005734:	701a      	strb	r2, [r3, #0]
	payload_buf[6] = (handle->config.tx_frame_count & 0x00ffu);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	3306      	adds	r3, #6
 8005740:	b2d2      	uxtb	r2, r2
 8005742:	701a      	strb	r2, [r3, #0]
	payload_buf[7] = ((uint16_t)(handle->config.tx_frame_count >> 8u) & 0x00ffu);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800574a:	0a1b      	lsrs	r3, r3, #8
 800574c:	b29a      	uxth	r2, r3
 800574e:	68bb      	ldr	r3, [r7, #8]
 8005750:	3307      	adds	r3, #7
 8005752:	b2d2      	uxtb	r2, r2
 8005754:	701a      	strb	r2, [r3, #0]
	payload_buf[8] = port; // Frame Port
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	3308      	adds	r3, #8
 800575a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800575e:	701a      	strb	r2, [r3, #0]
	payload_len += 9;
 8005760:	69bb      	ldr	r3, [r7, #24]
 8005762:	3309      	adds	r3, #9
 8005764:	61bb      	str	r3, [r7, #24]

	// Encrypt payload in place in payload_buf.
	memcpy(payload_buf + payload_len, frame_payload, frame_payload_length);
 8005766:	68ba      	ldr	r2, [r7, #8]
 8005768:	69bb      	ldr	r3, [r7, #24]
 800576a:	4413      	add	r3, r2
 800576c:	683a      	ldr	r2, [r7, #0]
 800576e:	6879      	ldr	r1, [r7, #4]
 8005770:	4618      	mov	r0, r3
 8005772:	f000 fc4c 	bl	800600e <memcpy>
	if (port == 0) {
 8005776:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800577a:	2b00      	cmp	r3, #0
 800577c:	d113      	bne.n	80057a6 <encode_phy_payload+0xce>
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	69bb      	ldr	r3, [r7, #24]
 8005782:	18d0      	adds	r0, r2, r3
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	b2d9      	uxtb	r1, r3
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800578e:	461c      	mov	r4, r3
		                0, handle->network_session_key, handle->device_address);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	3316      	adds	r3, #22
 8005794:	68fa      	ldr	r2, [r7, #12]
 8005796:	3212      	adds	r2, #18
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 8005798:	9201      	str	r2, [sp, #4]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	2300      	movs	r3, #0
 800579e:	4622      	mov	r2, r4
 80057a0:	f7fe fbf5 	bl	8003f8e <Encrypt_Payload>
 80057a4:	e012      	b.n	80057cc <encode_phy_payload+0xf4>
	} else {
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 80057a6:	68ba      	ldr	r2, [r7, #8]
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	18d0      	adds	r0, r2, r3
 80057ac:	683b      	ldr	r3, [r7, #0]
 80057ae:	b2d9      	uxtb	r1, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80057b6:	461c      	mov	r4, r3
		                0, handle->application_session_key, handle->device_address);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	3326      	adds	r3, #38	@ 0x26
 80057bc:	68fa      	ldr	r2, [r7, #12]
 80057be:	3212      	adds	r2, #18
		Encrypt_Payload(payload_buf + payload_len, frame_payload_length, handle->config.tx_frame_count,
 80057c0:	9201      	str	r2, [sp, #4]
 80057c2:	9300      	str	r3, [sp, #0]
 80057c4:	2300      	movs	r3, #0
 80057c6:	4622      	mov	r2, r4
 80057c8:	f7fe fbe1 	bl	8003f8e <Encrypt_Payload>
	}
	payload_len += frame_payload_length;
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	4413      	add	r3, r2
 80057d2:	61bb      	str	r3, [r7, #24]

	// Calculate MIC and copy to last 4 bytes of the payload_buf.
	uint8_t mic[4];
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0,
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	b2d8      	uxtb	r0, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 80057de:	461c      	mov	r4, r3
	              handle->network_session_key, handle->device_address);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	3316      	adds	r3, #22
 80057e4:	68fa      	ldr	r2, [r7, #12]
 80057e6:	3212      	adds	r2, #18
	Calculate_MIC(payload_buf, mic, payload_len, handle->config.tx_frame_count, 0,
 80057e8:	f107 0114 	add.w	r1, r7, #20
 80057ec:	9202      	str	r2, [sp, #8]
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	2300      	movs	r3, #0
 80057f2:	9300      	str	r3, [sp, #0]
 80057f4:	4623      	mov	r3, r4
 80057f6:	4602      	mov	r2, r0
 80057f8:	68b8      	ldr	r0, [r7, #8]
 80057fa:	f7fe fc7c 	bl	80040f6 <Calculate_MIC>
	for (uint8_t i = 0; i < 4; i++) {
 80057fe:	2300      	movs	r3, #0
 8005800:	77fb      	strb	r3, [r7, #31]
 8005802:	e00d      	b.n	8005820 <encode_phy_payload+0x148>
		payload_buf[payload_len + i] = mic[i];
 8005804:	7ffa      	ldrb	r2, [r7, #31]
 8005806:	7ff9      	ldrb	r1, [r7, #31]
 8005808:	69bb      	ldr	r3, [r7, #24]
 800580a:	440b      	add	r3, r1
 800580c:	68b9      	ldr	r1, [r7, #8]
 800580e:	440b      	add	r3, r1
 8005810:	3220      	adds	r2, #32
 8005812:	443a      	add	r2, r7
 8005814:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8005818:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++) {
 800581a:	7ffb      	ldrb	r3, [r7, #31]
 800581c:	3301      	adds	r3, #1
 800581e:	77fb      	strb	r3, [r7, #31]
 8005820:	7ffb      	ldrb	r3, [r7, #31]
 8005822:	2b03      	cmp	r3, #3
 8005824:	d9ee      	bls.n	8005804 <encode_phy_payload+0x12c>
	}
	payload_len += 4;
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	3304      	adds	r3, #4
 800582a:	61bb      	str	r3, [r7, #24]

	return payload_len;
 800582c:	69bb      	ldr	r3, [r7, #24]
}
 800582e:	4618      	mov	r0, r3
 8005830:	3724      	adds	r7, #36	@ 0x24
 8005832:	46bd      	mov	sp, r7
 8005834:	bd90      	pop	{r4, r7, pc}
 8005836:	bf00      	nop
 8005838:	080071e4 	.word	0x080071e4
 800583c:	08007274 	.word	0x08007274
 8005840:	08006f8c 	.word	0x08006f8c

08005844 <decode_phy_payload>:

static bool decode_phy_payload(rfm95_handle_t *handle, uint8_t payload_buf[64], uint8_t payload_length,
                               uint8_t **decoded_frame_payload_ptr, uint8_t *decoded_frame_payload_length, uint8_t *frame_port)
{
 8005844:	b590      	push	{r4, r7, lr}
 8005846:	b08d      	sub	sp, #52	@ 0x34
 8005848:	af04      	add	r7, sp, #16
 800584a:	60f8      	str	r0, [r7, #12]
 800584c:	60b9      	str	r1, [r7, #8]
 800584e:	603b      	str	r3, [r7, #0]
 8005850:	4613      	mov	r3, r2
 8005852:	71fb      	strb	r3, [r7, #7]
	// Only unconfirmed down-links are supported for now.
	if (payload_buf[0] != 0x60) {
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	781b      	ldrb	r3, [r3, #0]
 8005858:	2b60      	cmp	r3, #96	@ 0x60
 800585a:	d001      	beq.n	8005860 <decode_phy_payload+0x1c>
		return false;
 800585c:	2300      	movs	r3, #0
 800585e:	e0ab      	b.n	80059b8 <decode_phy_payload+0x174>
	}

	// Does the device address match?
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8005860:	68bb      	ldr	r3, [r7, #8]
 8005862:	3301      	adds	r3, #1
 8005864:	781a      	ldrb	r2, [r3, #0]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	7d5b      	ldrb	r3, [r3, #21]
 800586a:	429a      	cmp	r2, r3
 800586c:	d114      	bne.n	8005898 <decode_phy_payload+0x54>
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	3302      	adds	r3, #2
 8005872:	781a      	ldrb	r2, [r3, #0]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	7d1b      	ldrb	r3, [r3, #20]
 8005878:	429a      	cmp	r2, r3
 800587a:	d10d      	bne.n	8005898 <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	3303      	adds	r3, #3
 8005880:	781a      	ldrb	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	7cdb      	ldrb	r3, [r3, #19]
	if (payload_buf[1] != handle->device_address[3] || payload_buf[2] != handle->device_address[2] ||
 8005886:	429a      	cmp	r2, r3
 8005888:	d106      	bne.n	8005898 <decode_phy_payload+0x54>
	    payload_buf[3] != handle->device_address[1] || payload_buf[4] != handle->device_address[0]) {
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	3304      	adds	r3, #4
 800588e:	781a      	ldrb	r2, [r3, #0]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	7c9b      	ldrb	r3, [r3, #18]
 8005894:	429a      	cmp	r2, r3
 8005896:	d001      	beq.n	800589c <decode_phy_payload+0x58>
		return false;
 8005898:	2300      	movs	r3, #0
 800589a:	e08d      	b.n	80059b8 <decode_phy_payload+0x174>
	}

	uint8_t frame_control = payload_buf[5];
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	795b      	ldrb	r3, [r3, #5]
 80058a0:	77fb      	strb	r3, [r7, #31]
	uint8_t frame_opts_length = frame_control & 0x0f;
 80058a2:	7ffb      	ldrb	r3, [r7, #31]
 80058a4:	f003 030f 	and.w	r3, r3, #15
 80058a8:	77bb      	strb	r3, [r7, #30]
	uint16_t rx_frame_count = (payload_buf[7] << 8) | payload_buf[6];
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	3307      	adds	r3, #7
 80058ae:	781b      	ldrb	r3, [r3, #0]
 80058b0:	b21b      	sxth	r3, r3
 80058b2:	021b      	lsls	r3, r3, #8
 80058b4:	b21a      	sxth	r2, r3
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	3306      	adds	r3, #6
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	b21b      	sxth	r3, r3
 80058be:	4313      	orrs	r3, r2
 80058c0:	b21b      	sxth	r3, r3
 80058c2:	83bb      	strh	r3, [r7, #28]

	// Check if rx frame count is valid and if so, update accordingly.
	if (rx_frame_count < handle->config.rx_frame_count) {
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80058ca:	8bba      	ldrh	r2, [r7, #28]
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d201      	bcs.n	80058d4 <decode_phy_payload+0x90>
		return false;
 80058d0:	2300      	movs	r3, #0
 80058d2:	e071      	b.n	80059b8 <decode_phy_payload+0x174>
	}
	handle->config.rx_frame_count = rx_frame_count;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8bba      	ldrh	r2, [r7, #28]
 80058d8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

	uint8_t check_mic[4];
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1,
 80058dc:	79fb      	ldrb	r3, [r7, #7]
 80058de:	3b04      	subs	r3, #4
 80058e0:	b2d8      	uxtb	r0, r3
 80058e2:	8bbc      	ldrh	r4, [r7, #28]
	              handle->network_session_key, handle->device_address);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	3316      	adds	r3, #22
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	3212      	adds	r2, #18
	Calculate_MIC(payload_buf, check_mic, payload_length - 4, rx_frame_count, 1,
 80058ec:	f107 0114 	add.w	r1, r7, #20
 80058f0:	9202      	str	r2, [sp, #8]
 80058f2:	9301      	str	r3, [sp, #4]
 80058f4:	2301      	movs	r3, #1
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	4623      	mov	r3, r4
 80058fa:	4602      	mov	r2, r0
 80058fc:	68b8      	ldr	r0, [r7, #8]
 80058fe:	f7fe fbfa 	bl	80040f6 <Calculate_MIC>
	if (memcmp(check_mic, &payload_buf[payload_length - 4], 4) != 0) {
 8005902:	79fb      	ldrb	r3, [r7, #7]
 8005904:	3b04      	subs	r3, #4
 8005906:	68ba      	ldr	r2, [r7, #8]
 8005908:	18d1      	adds	r1, r2, r3
 800590a:	f107 0314 	add.w	r3, r7, #20
 800590e:	2204      	movs	r2, #4
 8005910:	4618      	mov	r0, r3
 8005912:	f000 faf0 	bl	8005ef6 <memcmp>
 8005916:	4603      	mov	r3, r0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d001      	beq.n	8005920 <decode_phy_payload+0xdc>
		return false;
 800591c:	2300      	movs	r3, #0
 800591e:	e04b      	b.n	80059b8 <decode_phy_payload+0x174>
	}

	if (payload_length - 12 - frame_opts_length == 0) {
 8005920:	79fb      	ldrb	r3, [r7, #7]
 8005922:	f1a3 020c 	sub.w	r2, r3, #12
 8005926:	7fbb      	ldrb	r3, [r7, #30]
 8005928:	429a      	cmp	r2, r3
 800592a:	d10b      	bne.n	8005944 <decode_phy_payload+0x100>
		*frame_port = 0;
 800592c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800592e:	2200      	movs	r2, #0
 8005930:	701a      	strb	r2, [r3, #0]
		*decoded_frame_payload_ptr = &payload_buf[8];
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	f103 0208 	add.w	r2, r3, #8
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_opts_length;
 800593c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593e:	7fba      	ldrb	r2, [r7, #30]
 8005940:	701a      	strb	r2, [r3, #0]
 8005942:	e038      	b.n	80059b6 <decode_phy_payload+0x172>

	} else {
		*frame_port = payload_buf[8];
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	7a1a      	ldrb	r2, [r3, #8]
 8005948:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800594a:	701a      	strb	r2, [r3, #0]

		uint8_t frame_payload_start = 9 + frame_opts_length;
 800594c:	7fbb      	ldrb	r3, [r7, #30]
 800594e:	3309      	adds	r3, #9
 8005950:	76fb      	strb	r3, [r7, #27]
		uint8_t frame_payload_end = payload_length - 4;
 8005952:	79fb      	ldrb	r3, [r7, #7]
 8005954:	3b04      	subs	r3, #4
 8005956:	76bb      	strb	r3, [r7, #26]
		uint8_t frame_payload_length = frame_payload_end - frame_payload_start;
 8005958:	7eba      	ldrb	r2, [r7, #26]
 800595a:	7efb      	ldrb	r3, [r7, #27]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	767b      	strb	r3, [r7, #25]

		if (*frame_port == 0) {
 8005960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d10f      	bne.n	8005988 <decode_phy_payload+0x144>
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005968:	7efb      	ldrb	r3, [r7, #27]
 800596a:	68ba      	ldr	r2, [r7, #8]
 800596c:	18d0      	adds	r0, r2, r3
 800596e:	8bbc      	ldrh	r4, [r7, #28]
			                1, handle->network_session_key, handle->device_address);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	3316      	adds	r3, #22
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	3212      	adds	r2, #18
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005978:	7e79      	ldrb	r1, [r7, #25]
 800597a:	9201      	str	r2, [sp, #4]
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	2301      	movs	r3, #1
 8005980:	4622      	mov	r2, r4
 8005982:	f7fe fb04 	bl	8003f8e <Encrypt_Payload>
 8005986:	e00e      	b.n	80059a6 <decode_phy_payload+0x162>
		} else {
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005988:	7efb      	ldrb	r3, [r7, #27]
 800598a:	68ba      	ldr	r2, [r7, #8]
 800598c:	18d0      	adds	r0, r2, r3
 800598e:	8bbc      	ldrh	r4, [r7, #28]
			                1, handle->application_session_key, handle->device_address);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	3326      	adds	r3, #38	@ 0x26
 8005994:	68fa      	ldr	r2, [r7, #12]
 8005996:	3212      	adds	r2, #18
			Encrypt_Payload(&payload_buf[frame_payload_start], frame_payload_length, rx_frame_count,
 8005998:	7e79      	ldrb	r1, [r7, #25]
 800599a:	9201      	str	r2, [sp, #4]
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	2301      	movs	r3, #1
 80059a0:	4622      	mov	r2, r4
 80059a2:	f7fe faf4 	bl	8003f8e <Encrypt_Payload>
		}

		*decoded_frame_payload_ptr = &payload_buf[frame_payload_start];
 80059a6:	7efb      	ldrb	r3, [r7, #27]
 80059a8:	68ba      	ldr	r2, [r7, #8]
 80059aa:	441a      	add	r2, r3
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	601a      	str	r2, [r3, #0]
		*decoded_frame_payload_length = frame_payload_length;
 80059b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059b2:	7e7a      	ldrb	r2, [r7, #25]
 80059b4:	701a      	strb	r2, [r3, #0]
	}

	return true;
 80059b6:	2301      	movs	r3, #1
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3724      	adds	r7, #36	@ 0x24
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd90      	pop	{r4, r7, pc}

080059c0 <select_random_channel>:

static uint8_t select_random_channel(rfm95_handle_t *handle)
{
 80059c0:	b580      	push	{r7, lr}
 80059c2:	b084      	sub	sp, #16
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
	uint8_t channel_count = 0;
 80059c8:	2300      	movs	r3, #0
 80059ca:	73fb      	strb	r3, [r7, #15]

	for (uint8_t i = 0; i < 16; i++) {
 80059cc:	2300      	movs	r3, #0
 80059ce:	73bb      	strb	r3, [r7, #14]
 80059d0:	e010      	b.n	80059f4 <select_random_channel+0x34>
		if (handle->config.channel_mask & (1 << i)) {
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 80059d8:	461a      	mov	r2, r3
 80059da:	7bbb      	ldrb	r3, [r7, #14]
 80059dc:	fa42 f303 	asr.w	r3, r2, r3
 80059e0:	f003 0301 	and.w	r3, r3, #1
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d002      	beq.n	80059ee <select_random_channel+0x2e>
			channel_count++;
 80059e8:	7bfb      	ldrb	r3, [r7, #15]
 80059ea:	3301      	adds	r3, #1
 80059ec:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < 16; i++) {
 80059ee:	7bbb      	ldrb	r3, [r7, #14]
 80059f0:	3301      	adds	r3, #1
 80059f2:	73bb      	strb	r3, [r7, #14]
 80059f4:	7bbb      	ldrb	r3, [r7, #14]
 80059f6:	2b0f      	cmp	r3, #15
 80059f8:	d9eb      	bls.n	80059d2 <select_random_channel+0x12>
		}
	}

	uint8_t random_channel = handle->random_int(channel_count);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059fe:	7bfa      	ldrb	r2, [r7, #15]
 8005a00:	4610      	mov	r0, r2
 8005a02:	4798      	blx	r3
 8005a04:	4603      	mov	r3, r0
 8005a06:	737b      	strb	r3, [r7, #13]

	for (uint8_t i = 0; i < 16; i++) {
 8005a08:	2300      	movs	r3, #0
 8005a0a:	733b      	strb	r3, [r7, #12]
 8005a0c:	e015      	b.n	8005a3a <select_random_channel+0x7a>
		if (handle->config.channel_mask & (1 << i)) {
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	@ 0xa8
 8005a14:	461a      	mov	r2, r3
 8005a16:	7b3b      	ldrb	r3, [r7, #12]
 8005a18:	fa42 f303 	asr.w	r3, r2, r3
 8005a1c:	f003 0301 	and.w	r3, r3, #1
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d007      	beq.n	8005a34 <select_random_channel+0x74>
			if (random_channel == 0) {
 8005a24:	7b7b      	ldrb	r3, [r7, #13]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d101      	bne.n	8005a2e <select_random_channel+0x6e>
				return i;
 8005a2a:	7b3b      	ldrb	r3, [r7, #12]
 8005a2c:	e009      	b.n	8005a42 <select_random_channel+0x82>
			} else {
				random_channel--;
 8005a2e:	7b7b      	ldrb	r3, [r7, #13]
 8005a30:	3b01      	subs	r3, #1
 8005a32:	737b      	strb	r3, [r7, #13]
	for (uint8_t i = 0; i < 16; i++) {
 8005a34:	7b3b      	ldrb	r3, [r7, #12]
 8005a36:	3301      	adds	r3, #1
 8005a38:	733b      	strb	r3, [r7, #12]
 8005a3a:	7b3b      	ldrb	r3, [r7, #12]
 8005a3c:	2b0f      	cmp	r3, #15
 8005a3e:	d9e6      	bls.n	8005a0e <select_random_channel+0x4e>
			}
		}
	}

	return 0;
 8005a40:	2300      	movs	r3, #0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3710      	adds	r7, #16
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <rfm95_send_receive_cycle>:

bool rfm95_send_receive_cycle(rfm95_handle_t *handle, const uint8_t *send_data, size_t send_data_length)
{
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b0aa      	sub	sp, #168	@ 0xa8
 8005a4e:	af02      	add	r7, sp, #8
 8005a50:	60f8      	str	r0, [r7, #12]
 8005a52:	60b9      	str	r1, [r7, #8]
 8005a54:	607a      	str	r2, [r7, #4]
	uint8_t phy_payload_buf[64] = { 0 };
 8005a56:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005a5a:	2240      	movs	r2, #64	@ 0x40
 8005a5c:	2100      	movs	r1, #0
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f000 fa59 	bl	8005f16 <memset>

	// Build the up-link phy payload.
	size_t phy_payload_len = encode_phy_payload(handle, phy_payload_buf, send_data, send_data_length, 1);
 8005a64:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005a68:	2301      	movs	r3, #1
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	68ba      	ldr	r2, [r7, #8]
 8005a70:	68f8      	ldr	r0, [r7, #12]
 8005a72:	f7ff fe31 	bl	80056d8 <encode_phy_payload>
 8005a76:	4603      	mov	r3, r0
 8005a78:	65bb      	str	r3, [r7, #88]	@ 0x58

	uint8_t random_channel = select_random_channel(handle);
 8005a7a:	68f8      	ldr	r0, [r7, #12]
 8005a7c:	f7ff ffa0 	bl	80059c0 <select_random_channel>
 8005a80:	4603      	mov	r3, r0
 8005a82:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

	uint32_t tx_ticks;

	// Send the requested up-link.
	if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel, &tx_ticks)) {
 8005a86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005a88:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8005a8c:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005a90:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005a94:	9300      	str	r3, [sp, #0]
 8005a96:	4603      	mov	r3, r0
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f7ff fd2b 	bl	80054f4 <send_package>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	f083 0301 	eor.w	r3, r3, #1
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d006      	beq.n	8005ab8 <rfm95_send_receive_cycle+0x6e>
		write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005aaa:	2280      	movs	r2, #128	@ 0x80
 8005aac:	2101      	movs	r1, #1
 8005aae:	68f8      	ldr	r0, [r7, #12]
 8005ab0:	f7fe fd86 	bl	80045c0 <write_register>
		return false;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	e0ad      	b.n	8005c14 <rfm95_send_receive_cycle+0x1ca>
	}

	// Clear phy payload buffer to reuse for the down-link message.
	memset(phy_payload_buf, 0x00, sizeof(phy_payload_buf));
 8005ab8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005abc:	2240      	movs	r2, #64	@ 0x40
 8005abe:	2100      	movs	r1, #0
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f000 fa28 	bl	8005f16 <memset>
	phy_payload_len = 0;
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	65bb      	str	r3, [r7, #88]	@ 0x58

	// Only receive if configured to do so.
	if (handle->receive_mode != RFM95_RECEIVE_MODE_NONE) {
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	f000 8094 	beq.w	8005bfe <rfm95_send_receive_cycle+0x1b4>

		int8_t snr;

		// Try receiving a down-link.
		if (!receive_package(handle, tx_ticks, phy_payload_buf, &phy_payload_len, &snr)) {
 8005ad6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005ad8:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8005adc:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8005ae0:	f107 0353 	add.w	r3, r7, #83	@ 0x53
 8005ae4:	9300      	str	r3, [sp, #0]
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	68f8      	ldr	r0, [r7, #12]
 8005aea:	f7ff fb8f 	bl	800520c <receive_package>
 8005aee:	4603      	mov	r3, r0
 8005af0:	f083 0301 	eor.w	r3, r3, #1
 8005af4:	b2db      	uxtb	r3, r3
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d010      	beq.n	8005b1c <rfm95_send_receive_cycle+0xd2>
			write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005afa:	2280      	movs	r2, #128	@ 0x80
 8005afc:	2101      	movs	r1, #1
 8005afe:	68f8      	ldr	r0, [r7, #12]
 8005b00:	f7fe fd5e 	bl	80045c0 <write_register>
			if (handle->save_config) {
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d005      	beq.n	8005b18 <rfm95_send_receive_cycle+0xce>
				handle->save_config(&(handle->config));
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b10:	68fa      	ldr	r2, [r7, #12]
 8005b12:	3260      	adds	r2, #96	@ 0x60
 8005b14:	4610      	mov	r0, r2
 8005b16:	4798      	blx	r3
			}
			return false;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	e07b      	b.n	8005c14 <rfm95_send_receive_cycle+0x1ca>
		}

		// Any RX payload was received.
		if (phy_payload_len != 0) {
 8005b1c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d06d      	beq.n	8005bfe <rfm95_send_receive_cycle+0x1b4>

			uint8_t *frame_payload;
			uint8_t frame_payload_len = 0;
 8005b22:	2300      	movs	r3, #0
 8005b24:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
			uint8_t frame_port;

			// Try decoding the frame payload.
			if (decode_phy_payload(handle, phy_payload_buf, phy_payload_len, &frame_payload, &frame_payload_len,
 8005b28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005b2a:	b2da      	uxtb	r2, r3
 8005b2c:	f107 004c 	add.w	r0, r7, #76	@ 0x4c
 8005b30:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005b34:	f107 034a 	add.w	r3, r7, #74	@ 0x4a
 8005b38:	9301      	str	r3, [sp, #4]
 8005b3a:	f107 034b 	add.w	r3, r7, #75	@ 0x4b
 8005b3e:	9300      	str	r3, [sp, #0]
 8005b40:	4603      	mov	r3, r0
 8005b42:	68f8      	ldr	r0, [r7, #12]
 8005b44:	f7ff fe7e 	bl	8005844 <decode_phy_payload>
 8005b48:	4603      	mov	r3, r0
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d057      	beq.n	8005bfe <rfm95_send_receive_cycle+0x1b4>
			                       &frame_port)) {

				// Process Mac Commands
				if (frame_port == 0) {
 8005b4e:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d153      	bne.n	8005bfe <rfm95_send_receive_cycle+0x1b4>

					uint8_t mac_response_data[51] = {0};
 8005b56:	f107 0314 	add.w	r3, r7, #20
 8005b5a:	2233      	movs	r2, #51	@ 0x33
 8005b5c:	2100      	movs	r1, #0
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f000 f9d9 	bl	8005f16 <memset>
					uint8_t mac_response_len = 0;
 8005b64:	2300      	movs	r3, #0
 8005b66:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49

					if (process_mac_commands(handle, frame_payload, frame_payload_len, mac_response_data,
 8005b6a:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8005b6c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8005b70:	4618      	mov	r0, r3
 8005b72:	f997 3053 	ldrsb.w	r3, [r7, #83]	@ 0x53
 8005b76:	f107 0214 	add.w	r2, r7, #20
 8005b7a:	9301      	str	r3, [sp, #4]
 8005b7c:	f107 0349 	add.w	r3, r7, #73	@ 0x49
 8005b80:	9300      	str	r3, [sp, #0]
 8005b82:	4613      	mov	r3, r2
 8005b84:	4602      	mov	r2, r0
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	f7ff f87e 	bl	8004c88 <process_mac_commands>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d035      	beq.n	8005bfe <rfm95_send_receive_cycle+0x1b4>
					                         &mac_response_len, snr) && mac_response_len != 0) {
 8005b92:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d031      	beq.n	8005bfe <rfm95_send_receive_cycle+0x1b4>

						// Build the up-link phy payload.
						phy_payload_len = encode_phy_payload(handle, phy_payload_buf, mac_response_data,
 8005b9a:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f107 0214 	add.w	r2, r7, #20
 8005ba4:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005ba8:	2300      	movs	r3, #0
 8005baa:	9300      	str	r3, [sp, #0]
 8005bac:	4603      	mov	r3, r0
 8005bae:	68f8      	ldr	r0, [r7, #12]
 8005bb0:	f7ff fd92 	bl	80056d8 <encode_phy_payload>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	65bb      	str	r3, [r7, #88]	@ 0x58
						                                     mac_response_len, 0);

						if (!send_package(handle, phy_payload_buf, phy_payload_len, random_channel,
 8005bb8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005bba:	f897 009f 	ldrb.w	r0, [r7, #159]	@ 0x9f
 8005bbe:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 8005bc2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8005bc6:	9300      	str	r3, [sp, #0]
 8005bc8:	4603      	mov	r3, r0
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f7ff fc92 	bl	80054f4 <send_package>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	f083 0301 	eor.w	r3, r3, #1
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d010      	beq.n	8005bfe <rfm95_send_receive_cycle+0x1b4>
						                  &tx_ticks)) {
							write_register(handle, RFM95_REGISTER_OP_MODE, RFM95_REGISTER_OP_MODE_LORA_SLEEP);
 8005bdc:	2280      	movs	r2, #128	@ 0x80
 8005bde:	2101      	movs	r1, #1
 8005be0:	68f8      	ldr	r0, [r7, #12]
 8005be2:	f7fe fced 	bl	80045c0 <write_register>
							if (handle->save_config) {
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d005      	beq.n	8005bfa <rfm95_send_receive_cycle+0x1b0>
								handle->save_config(&(handle->config));
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	3260      	adds	r2, #96	@ 0x60
 8005bf6:	4610      	mov	r0, r2
 8005bf8:	4798      	blx	r3
							}
							return false;
 8005bfa:	2300      	movs	r3, #0
			return false;
 8005bfc:	e00a      	b.n	8005c14 <rfm95_send_receive_cycle+0x1ca>
				}
			}
		}
	}

	if (handle->save_config) {
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d005      	beq.n	8005c12 <rfm95_send_receive_cycle+0x1c8>
		handle->save_config(&(handle->config));
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	3260      	adds	r2, #96	@ 0x60
 8005c0e:	4610      	mov	r0, r2
 8005c10:	4798      	blx	r3
	}

	return true;
 8005c12:	2301      	movs	r3, #1
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	37a0      	adds	r7, #160	@ 0xa0
 8005c18:	46bd      	mov	sp, r7
 8005c1a:	bd80      	pop	{r7, pc}

08005c1c <rfm95_on_interrupt>:

void rfm95_on_interrupt(rfm95_handle_t *handle, rfm95_interrupt_t interrupt)
{
 8005c1c:	b590      	push	{r4, r7, lr}
 8005c1e:	b083      	sub	sp, #12
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
 8005c24:	460b      	mov	r3, r1
 8005c26:	70fb      	strb	r3, [r7, #3]
	handle->interrupt_times[interrupt] = handle->get_precision_tick();
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2c:	78fc      	ldrb	r4, [r7, #3]
 8005c2e:	4798      	blx	r3
 8005c30:	4601      	mov	r1, r0
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	f104 032a 	add.w	r3, r4, #42	@ 0x2a
 8005c38:	009b      	lsls	r3, r3, #2
 8005c3a:	4413      	add	r3, r2
 8005c3c:	6059      	str	r1, [r3, #4]
}
 8005c3e:	bf00      	nop
 8005c40:	370c      	adds	r7, #12
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd90      	pop	{r4, r7, pc}
	...

08005c48 <__assert_func>:
 8005c48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c4a:	4614      	mov	r4, r2
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	4b09      	ldr	r3, [pc, #36]	@ (8005c74 <__assert_func+0x2c>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4605      	mov	r5, r0
 8005c54:	68d8      	ldr	r0, [r3, #12]
 8005c56:	b14c      	cbz	r4, 8005c6c <__assert_func+0x24>
 8005c58:	4b07      	ldr	r3, [pc, #28]	@ (8005c78 <__assert_func+0x30>)
 8005c5a:	9100      	str	r1, [sp, #0]
 8005c5c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005c60:	4906      	ldr	r1, [pc, #24]	@ (8005c7c <__assert_func+0x34>)
 8005c62:	462b      	mov	r3, r5
 8005c64:	f000 f8b2 	bl	8005dcc <fiprintf>
 8005c68:	f000 f9df 	bl	800602a <abort>
 8005c6c:	4b04      	ldr	r3, [pc, #16]	@ (8005c80 <__assert_func+0x38>)
 8005c6e:	461c      	mov	r4, r3
 8005c70:	e7f3      	b.n	8005c5a <__assert_func+0x12>
 8005c72:	bf00      	nop
 8005c74:	200001d0 	.word	0x200001d0
 8005c78:	08007287 	.word	0x08007287
 8005c7c:	08007294 	.word	0x08007294
 8005c80:	080072c2 	.word	0x080072c2

08005c84 <std>:
 8005c84:	2300      	movs	r3, #0
 8005c86:	b510      	push	{r4, lr}
 8005c88:	4604      	mov	r4, r0
 8005c8a:	e9c0 3300 	strd	r3, r3, [r0]
 8005c8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005c92:	6083      	str	r3, [r0, #8]
 8005c94:	8181      	strh	r1, [r0, #12]
 8005c96:	6643      	str	r3, [r0, #100]	@ 0x64
 8005c98:	81c2      	strh	r2, [r0, #14]
 8005c9a:	6183      	str	r3, [r0, #24]
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	2208      	movs	r2, #8
 8005ca0:	305c      	adds	r0, #92	@ 0x5c
 8005ca2:	f000 f938 	bl	8005f16 <memset>
 8005ca6:	4b0d      	ldr	r3, [pc, #52]	@ (8005cdc <std+0x58>)
 8005ca8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005caa:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce0 <std+0x5c>)
 8005cac:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005cae:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce4 <std+0x60>)
 8005cb0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005cb2:	4b0d      	ldr	r3, [pc, #52]	@ (8005ce8 <std+0x64>)
 8005cb4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005cec <std+0x68>)
 8005cb8:	6224      	str	r4, [r4, #32]
 8005cba:	429c      	cmp	r4, r3
 8005cbc:	d006      	beq.n	8005ccc <std+0x48>
 8005cbe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005cc2:	4294      	cmp	r4, r2
 8005cc4:	d002      	beq.n	8005ccc <std+0x48>
 8005cc6:	33d0      	adds	r3, #208	@ 0xd0
 8005cc8:	429c      	cmp	r4, r3
 8005cca:	d105      	bne.n	8005cd8 <std+0x54>
 8005ccc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005cd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cd4:	f000 b998 	b.w	8006008 <__retarget_lock_init_recursive>
 8005cd8:	bd10      	pop	{r4, pc}
 8005cda:	bf00      	nop
 8005cdc:	08005e71 	.word	0x08005e71
 8005ce0:	08005e93 	.word	0x08005e93
 8005ce4:	08005ecb 	.word	0x08005ecb
 8005ce8:	08005eef 	.word	0x08005eef
 8005cec:	2000034c 	.word	0x2000034c

08005cf0 <stdio_exit_handler>:
 8005cf0:	4a02      	ldr	r2, [pc, #8]	@ (8005cfc <stdio_exit_handler+0xc>)
 8005cf2:	4903      	ldr	r1, [pc, #12]	@ (8005d00 <stdio_exit_handler+0x10>)
 8005cf4:	4803      	ldr	r0, [pc, #12]	@ (8005d04 <stdio_exit_handler+0x14>)
 8005cf6:	f000 b87b 	b.w	8005df0 <_fwalk_sglue>
 8005cfa:	bf00      	nop
 8005cfc:	200001c4 	.word	0x200001c4
 8005d00:	08006b7d 	.word	0x08006b7d
 8005d04:	200001d4 	.word	0x200001d4

08005d08 <cleanup_stdio>:
 8005d08:	6841      	ldr	r1, [r0, #4]
 8005d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8005d3c <cleanup_stdio+0x34>)
 8005d0c:	4299      	cmp	r1, r3
 8005d0e:	b510      	push	{r4, lr}
 8005d10:	4604      	mov	r4, r0
 8005d12:	d001      	beq.n	8005d18 <cleanup_stdio+0x10>
 8005d14:	f000 ff32 	bl	8006b7c <_fflush_r>
 8005d18:	68a1      	ldr	r1, [r4, #8]
 8005d1a:	4b09      	ldr	r3, [pc, #36]	@ (8005d40 <cleanup_stdio+0x38>)
 8005d1c:	4299      	cmp	r1, r3
 8005d1e:	d002      	beq.n	8005d26 <cleanup_stdio+0x1e>
 8005d20:	4620      	mov	r0, r4
 8005d22:	f000 ff2b 	bl	8006b7c <_fflush_r>
 8005d26:	68e1      	ldr	r1, [r4, #12]
 8005d28:	4b06      	ldr	r3, [pc, #24]	@ (8005d44 <cleanup_stdio+0x3c>)
 8005d2a:	4299      	cmp	r1, r3
 8005d2c:	d004      	beq.n	8005d38 <cleanup_stdio+0x30>
 8005d2e:	4620      	mov	r0, r4
 8005d30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d34:	f000 bf22 	b.w	8006b7c <_fflush_r>
 8005d38:	bd10      	pop	{r4, pc}
 8005d3a:	bf00      	nop
 8005d3c:	2000034c 	.word	0x2000034c
 8005d40:	200003b4 	.word	0x200003b4
 8005d44:	2000041c 	.word	0x2000041c

08005d48 <global_stdio_init.part.0>:
 8005d48:	b510      	push	{r4, lr}
 8005d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d78 <global_stdio_init.part.0+0x30>)
 8005d4c:	4c0b      	ldr	r4, [pc, #44]	@ (8005d7c <global_stdio_init.part.0+0x34>)
 8005d4e:	4a0c      	ldr	r2, [pc, #48]	@ (8005d80 <global_stdio_init.part.0+0x38>)
 8005d50:	601a      	str	r2, [r3, #0]
 8005d52:	4620      	mov	r0, r4
 8005d54:	2200      	movs	r2, #0
 8005d56:	2104      	movs	r1, #4
 8005d58:	f7ff ff94 	bl	8005c84 <std>
 8005d5c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005d60:	2201      	movs	r2, #1
 8005d62:	2109      	movs	r1, #9
 8005d64:	f7ff ff8e 	bl	8005c84 <std>
 8005d68:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d72:	2112      	movs	r1, #18
 8005d74:	f7ff bf86 	b.w	8005c84 <std>
 8005d78:	20000484 	.word	0x20000484
 8005d7c:	2000034c 	.word	0x2000034c
 8005d80:	08005cf1 	.word	0x08005cf1

08005d84 <__sfp_lock_acquire>:
 8005d84:	4801      	ldr	r0, [pc, #4]	@ (8005d8c <__sfp_lock_acquire+0x8>)
 8005d86:	f000 b940 	b.w	800600a <__retarget_lock_acquire_recursive>
 8005d8a:	bf00      	nop
 8005d8c:	2000048d 	.word	0x2000048d

08005d90 <__sfp_lock_release>:
 8005d90:	4801      	ldr	r0, [pc, #4]	@ (8005d98 <__sfp_lock_release+0x8>)
 8005d92:	f000 b93b 	b.w	800600c <__retarget_lock_release_recursive>
 8005d96:	bf00      	nop
 8005d98:	2000048d 	.word	0x2000048d

08005d9c <__sinit>:
 8005d9c:	b510      	push	{r4, lr}
 8005d9e:	4604      	mov	r4, r0
 8005da0:	f7ff fff0 	bl	8005d84 <__sfp_lock_acquire>
 8005da4:	6a23      	ldr	r3, [r4, #32]
 8005da6:	b11b      	cbz	r3, 8005db0 <__sinit+0x14>
 8005da8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dac:	f7ff bff0 	b.w	8005d90 <__sfp_lock_release>
 8005db0:	4b04      	ldr	r3, [pc, #16]	@ (8005dc4 <__sinit+0x28>)
 8005db2:	6223      	str	r3, [r4, #32]
 8005db4:	4b04      	ldr	r3, [pc, #16]	@ (8005dc8 <__sinit+0x2c>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1f5      	bne.n	8005da8 <__sinit+0xc>
 8005dbc:	f7ff ffc4 	bl	8005d48 <global_stdio_init.part.0>
 8005dc0:	e7f2      	b.n	8005da8 <__sinit+0xc>
 8005dc2:	bf00      	nop
 8005dc4:	08005d09 	.word	0x08005d09
 8005dc8:	20000484 	.word	0x20000484

08005dcc <fiprintf>:
 8005dcc:	b40e      	push	{r1, r2, r3}
 8005dce:	b503      	push	{r0, r1, lr}
 8005dd0:	4601      	mov	r1, r0
 8005dd2:	ab03      	add	r3, sp, #12
 8005dd4:	4805      	ldr	r0, [pc, #20]	@ (8005dec <fiprintf+0x20>)
 8005dd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dda:	6800      	ldr	r0, [r0, #0]
 8005ddc:	9301      	str	r3, [sp, #4]
 8005dde:	f000 fba5 	bl	800652c <_vfiprintf_r>
 8005de2:	b002      	add	sp, #8
 8005de4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005de8:	b003      	add	sp, #12
 8005dea:	4770      	bx	lr
 8005dec:	200001d0 	.word	0x200001d0

08005df0 <_fwalk_sglue>:
 8005df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005df4:	4607      	mov	r7, r0
 8005df6:	4688      	mov	r8, r1
 8005df8:	4614      	mov	r4, r2
 8005dfa:	2600      	movs	r6, #0
 8005dfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005e00:	f1b9 0901 	subs.w	r9, r9, #1
 8005e04:	d505      	bpl.n	8005e12 <_fwalk_sglue+0x22>
 8005e06:	6824      	ldr	r4, [r4, #0]
 8005e08:	2c00      	cmp	r4, #0
 8005e0a:	d1f7      	bne.n	8005dfc <_fwalk_sglue+0xc>
 8005e0c:	4630      	mov	r0, r6
 8005e0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e12:	89ab      	ldrh	r3, [r5, #12]
 8005e14:	2b01      	cmp	r3, #1
 8005e16:	d907      	bls.n	8005e28 <_fwalk_sglue+0x38>
 8005e18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	d003      	beq.n	8005e28 <_fwalk_sglue+0x38>
 8005e20:	4629      	mov	r1, r5
 8005e22:	4638      	mov	r0, r7
 8005e24:	47c0      	blx	r8
 8005e26:	4306      	orrs	r6, r0
 8005e28:	3568      	adds	r5, #104	@ 0x68
 8005e2a:	e7e9      	b.n	8005e00 <_fwalk_sglue+0x10>

08005e2c <siprintf>:
 8005e2c:	b40e      	push	{r1, r2, r3}
 8005e2e:	b510      	push	{r4, lr}
 8005e30:	b09d      	sub	sp, #116	@ 0x74
 8005e32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005e34:	9002      	str	r0, [sp, #8]
 8005e36:	9006      	str	r0, [sp, #24]
 8005e38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005e3c:	480a      	ldr	r0, [pc, #40]	@ (8005e68 <siprintf+0x3c>)
 8005e3e:	9107      	str	r1, [sp, #28]
 8005e40:	9104      	str	r1, [sp, #16]
 8005e42:	490a      	ldr	r1, [pc, #40]	@ (8005e6c <siprintf+0x40>)
 8005e44:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e48:	9105      	str	r1, [sp, #20]
 8005e4a:	2400      	movs	r4, #0
 8005e4c:	a902      	add	r1, sp, #8
 8005e4e:	6800      	ldr	r0, [r0, #0]
 8005e50:	9301      	str	r3, [sp, #4]
 8005e52:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005e54:	f000 fa44 	bl	80062e0 <_svfiprintf_r>
 8005e58:	9b02      	ldr	r3, [sp, #8]
 8005e5a:	701c      	strb	r4, [r3, #0]
 8005e5c:	b01d      	add	sp, #116	@ 0x74
 8005e5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e62:	b003      	add	sp, #12
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	200001d0 	.word	0x200001d0
 8005e6c:	ffff0208 	.word	0xffff0208

08005e70 <__sread>:
 8005e70:	b510      	push	{r4, lr}
 8005e72:	460c      	mov	r4, r1
 8005e74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e78:	f000 f878 	bl	8005f6c <_read_r>
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	bfab      	itete	ge
 8005e80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005e82:	89a3      	ldrhlt	r3, [r4, #12]
 8005e84:	181b      	addge	r3, r3, r0
 8005e86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005e8a:	bfac      	ite	ge
 8005e8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005e8e:	81a3      	strhlt	r3, [r4, #12]
 8005e90:	bd10      	pop	{r4, pc}

08005e92 <__swrite>:
 8005e92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e96:	461f      	mov	r7, r3
 8005e98:	898b      	ldrh	r3, [r1, #12]
 8005e9a:	05db      	lsls	r3, r3, #23
 8005e9c:	4605      	mov	r5, r0
 8005e9e:	460c      	mov	r4, r1
 8005ea0:	4616      	mov	r6, r2
 8005ea2:	d505      	bpl.n	8005eb0 <__swrite+0x1e>
 8005ea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	2200      	movs	r2, #0
 8005eac:	f000 f84c 	bl	8005f48 <_lseek_r>
 8005eb0:	89a3      	ldrh	r3, [r4, #12]
 8005eb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005eb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005eba:	81a3      	strh	r3, [r4, #12]
 8005ebc:	4632      	mov	r2, r6
 8005ebe:	463b      	mov	r3, r7
 8005ec0:	4628      	mov	r0, r5
 8005ec2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ec6:	f000 b863 	b.w	8005f90 <_write_r>

08005eca <__sseek>:
 8005eca:	b510      	push	{r4, lr}
 8005ecc:	460c      	mov	r4, r1
 8005ece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ed2:	f000 f839 	bl	8005f48 <_lseek_r>
 8005ed6:	1c43      	adds	r3, r0, #1
 8005ed8:	89a3      	ldrh	r3, [r4, #12]
 8005eda:	bf15      	itete	ne
 8005edc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005ede:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005ee2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005ee6:	81a3      	strheq	r3, [r4, #12]
 8005ee8:	bf18      	it	ne
 8005eea:	81a3      	strhne	r3, [r4, #12]
 8005eec:	bd10      	pop	{r4, pc}

08005eee <__sclose>:
 8005eee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ef2:	f000 b819 	b.w	8005f28 <_close_r>

08005ef6 <memcmp>:
 8005ef6:	b510      	push	{r4, lr}
 8005ef8:	3901      	subs	r1, #1
 8005efa:	4402      	add	r2, r0
 8005efc:	4290      	cmp	r0, r2
 8005efe:	d101      	bne.n	8005f04 <memcmp+0xe>
 8005f00:	2000      	movs	r0, #0
 8005f02:	e005      	b.n	8005f10 <memcmp+0x1a>
 8005f04:	7803      	ldrb	r3, [r0, #0]
 8005f06:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005f0a:	42a3      	cmp	r3, r4
 8005f0c:	d001      	beq.n	8005f12 <memcmp+0x1c>
 8005f0e:	1b18      	subs	r0, r3, r4
 8005f10:	bd10      	pop	{r4, pc}
 8005f12:	3001      	adds	r0, #1
 8005f14:	e7f2      	b.n	8005efc <memcmp+0x6>

08005f16 <memset>:
 8005f16:	4402      	add	r2, r0
 8005f18:	4603      	mov	r3, r0
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d100      	bne.n	8005f20 <memset+0xa>
 8005f1e:	4770      	bx	lr
 8005f20:	f803 1b01 	strb.w	r1, [r3], #1
 8005f24:	e7f9      	b.n	8005f1a <memset+0x4>
	...

08005f28 <_close_r>:
 8005f28:	b538      	push	{r3, r4, r5, lr}
 8005f2a:	4d06      	ldr	r5, [pc, #24]	@ (8005f44 <_close_r+0x1c>)
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	4604      	mov	r4, r0
 8005f30:	4608      	mov	r0, r1
 8005f32:	602b      	str	r3, [r5, #0]
 8005f34:	f7fb f85e 	bl	8000ff4 <_close>
 8005f38:	1c43      	adds	r3, r0, #1
 8005f3a:	d102      	bne.n	8005f42 <_close_r+0x1a>
 8005f3c:	682b      	ldr	r3, [r5, #0]
 8005f3e:	b103      	cbz	r3, 8005f42 <_close_r+0x1a>
 8005f40:	6023      	str	r3, [r4, #0]
 8005f42:	bd38      	pop	{r3, r4, r5, pc}
 8005f44:	20000488 	.word	0x20000488

08005f48 <_lseek_r>:
 8005f48:	b538      	push	{r3, r4, r5, lr}
 8005f4a:	4d07      	ldr	r5, [pc, #28]	@ (8005f68 <_lseek_r+0x20>)
 8005f4c:	4604      	mov	r4, r0
 8005f4e:	4608      	mov	r0, r1
 8005f50:	4611      	mov	r1, r2
 8005f52:	2200      	movs	r2, #0
 8005f54:	602a      	str	r2, [r5, #0]
 8005f56:	461a      	mov	r2, r3
 8005f58:	f7fb f873 	bl	8001042 <_lseek>
 8005f5c:	1c43      	adds	r3, r0, #1
 8005f5e:	d102      	bne.n	8005f66 <_lseek_r+0x1e>
 8005f60:	682b      	ldr	r3, [r5, #0]
 8005f62:	b103      	cbz	r3, 8005f66 <_lseek_r+0x1e>
 8005f64:	6023      	str	r3, [r4, #0]
 8005f66:	bd38      	pop	{r3, r4, r5, pc}
 8005f68:	20000488 	.word	0x20000488

08005f6c <_read_r>:
 8005f6c:	b538      	push	{r3, r4, r5, lr}
 8005f6e:	4d07      	ldr	r5, [pc, #28]	@ (8005f8c <_read_r+0x20>)
 8005f70:	4604      	mov	r4, r0
 8005f72:	4608      	mov	r0, r1
 8005f74:	4611      	mov	r1, r2
 8005f76:	2200      	movs	r2, #0
 8005f78:	602a      	str	r2, [r5, #0]
 8005f7a:	461a      	mov	r2, r3
 8005f7c:	f7fb f801 	bl	8000f82 <_read>
 8005f80:	1c43      	adds	r3, r0, #1
 8005f82:	d102      	bne.n	8005f8a <_read_r+0x1e>
 8005f84:	682b      	ldr	r3, [r5, #0]
 8005f86:	b103      	cbz	r3, 8005f8a <_read_r+0x1e>
 8005f88:	6023      	str	r3, [r4, #0]
 8005f8a:	bd38      	pop	{r3, r4, r5, pc}
 8005f8c:	20000488 	.word	0x20000488

08005f90 <_write_r>:
 8005f90:	b538      	push	{r3, r4, r5, lr}
 8005f92:	4d07      	ldr	r5, [pc, #28]	@ (8005fb0 <_write_r+0x20>)
 8005f94:	4604      	mov	r4, r0
 8005f96:	4608      	mov	r0, r1
 8005f98:	4611      	mov	r1, r2
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	602a      	str	r2, [r5, #0]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	f7fb f80c 	bl	8000fbc <_write>
 8005fa4:	1c43      	adds	r3, r0, #1
 8005fa6:	d102      	bne.n	8005fae <_write_r+0x1e>
 8005fa8:	682b      	ldr	r3, [r5, #0]
 8005faa:	b103      	cbz	r3, 8005fae <_write_r+0x1e>
 8005fac:	6023      	str	r3, [r4, #0]
 8005fae:	bd38      	pop	{r3, r4, r5, pc}
 8005fb0:	20000488 	.word	0x20000488

08005fb4 <__errno>:
 8005fb4:	4b01      	ldr	r3, [pc, #4]	@ (8005fbc <__errno+0x8>)
 8005fb6:	6818      	ldr	r0, [r3, #0]
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	200001d0 	.word	0x200001d0

08005fc0 <__libc_init_array>:
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	4d0d      	ldr	r5, [pc, #52]	@ (8005ff8 <__libc_init_array+0x38>)
 8005fc4:	4c0d      	ldr	r4, [pc, #52]	@ (8005ffc <__libc_init_array+0x3c>)
 8005fc6:	1b64      	subs	r4, r4, r5
 8005fc8:	10a4      	asrs	r4, r4, #2
 8005fca:	2600      	movs	r6, #0
 8005fcc:	42a6      	cmp	r6, r4
 8005fce:	d109      	bne.n	8005fe4 <__libc_init_array+0x24>
 8005fd0:	4d0b      	ldr	r5, [pc, #44]	@ (8006000 <__libc_init_array+0x40>)
 8005fd2:	4c0c      	ldr	r4, [pc, #48]	@ (8006004 <__libc_init_array+0x44>)
 8005fd4:	f000 ffb6 	bl	8006f44 <_init>
 8005fd8:	1b64      	subs	r4, r4, r5
 8005fda:	10a4      	asrs	r4, r4, #2
 8005fdc:	2600      	movs	r6, #0
 8005fde:	42a6      	cmp	r6, r4
 8005fe0:	d105      	bne.n	8005fee <__libc_init_array+0x2e>
 8005fe2:	bd70      	pop	{r4, r5, r6, pc}
 8005fe4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fe8:	4798      	blx	r3
 8005fea:	3601      	adds	r6, #1
 8005fec:	e7ee      	b.n	8005fcc <__libc_init_array+0xc>
 8005fee:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ff2:	4798      	blx	r3
 8005ff4:	3601      	adds	r6, #1
 8005ff6:	e7f2      	b.n	8005fde <__libc_init_array+0x1e>
 8005ff8:	08007300 	.word	0x08007300
 8005ffc:	08007300 	.word	0x08007300
 8006000:	08007300 	.word	0x08007300
 8006004:	08007304 	.word	0x08007304

08006008 <__retarget_lock_init_recursive>:
 8006008:	4770      	bx	lr

0800600a <__retarget_lock_acquire_recursive>:
 800600a:	4770      	bx	lr

0800600c <__retarget_lock_release_recursive>:
 800600c:	4770      	bx	lr

0800600e <memcpy>:
 800600e:	440a      	add	r2, r1
 8006010:	4291      	cmp	r1, r2
 8006012:	f100 33ff 	add.w	r3, r0, #4294967295
 8006016:	d100      	bne.n	800601a <memcpy+0xc>
 8006018:	4770      	bx	lr
 800601a:	b510      	push	{r4, lr}
 800601c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006020:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006024:	4291      	cmp	r1, r2
 8006026:	d1f9      	bne.n	800601c <memcpy+0xe>
 8006028:	bd10      	pop	{r4, pc}

0800602a <abort>:
 800602a:	b508      	push	{r3, lr}
 800602c:	2006      	movs	r0, #6
 800602e:	f000 fea3 	bl	8006d78 <raise>
 8006032:	2001      	movs	r0, #1
 8006034:	f7fa ff9a 	bl	8000f6c <_exit>

08006038 <_free_r>:
 8006038:	b538      	push	{r3, r4, r5, lr}
 800603a:	4605      	mov	r5, r0
 800603c:	2900      	cmp	r1, #0
 800603e:	d041      	beq.n	80060c4 <_free_r+0x8c>
 8006040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006044:	1f0c      	subs	r4, r1, #4
 8006046:	2b00      	cmp	r3, #0
 8006048:	bfb8      	it	lt
 800604a:	18e4      	addlt	r4, r4, r3
 800604c:	f000 f8e0 	bl	8006210 <__malloc_lock>
 8006050:	4a1d      	ldr	r2, [pc, #116]	@ (80060c8 <_free_r+0x90>)
 8006052:	6813      	ldr	r3, [r2, #0]
 8006054:	b933      	cbnz	r3, 8006064 <_free_r+0x2c>
 8006056:	6063      	str	r3, [r4, #4]
 8006058:	6014      	str	r4, [r2, #0]
 800605a:	4628      	mov	r0, r5
 800605c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006060:	f000 b8dc 	b.w	800621c <__malloc_unlock>
 8006064:	42a3      	cmp	r3, r4
 8006066:	d908      	bls.n	800607a <_free_r+0x42>
 8006068:	6820      	ldr	r0, [r4, #0]
 800606a:	1821      	adds	r1, r4, r0
 800606c:	428b      	cmp	r3, r1
 800606e:	bf01      	itttt	eq
 8006070:	6819      	ldreq	r1, [r3, #0]
 8006072:	685b      	ldreq	r3, [r3, #4]
 8006074:	1809      	addeq	r1, r1, r0
 8006076:	6021      	streq	r1, [r4, #0]
 8006078:	e7ed      	b.n	8006056 <_free_r+0x1e>
 800607a:	461a      	mov	r2, r3
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	b10b      	cbz	r3, 8006084 <_free_r+0x4c>
 8006080:	42a3      	cmp	r3, r4
 8006082:	d9fa      	bls.n	800607a <_free_r+0x42>
 8006084:	6811      	ldr	r1, [r2, #0]
 8006086:	1850      	adds	r0, r2, r1
 8006088:	42a0      	cmp	r0, r4
 800608a:	d10b      	bne.n	80060a4 <_free_r+0x6c>
 800608c:	6820      	ldr	r0, [r4, #0]
 800608e:	4401      	add	r1, r0
 8006090:	1850      	adds	r0, r2, r1
 8006092:	4283      	cmp	r3, r0
 8006094:	6011      	str	r1, [r2, #0]
 8006096:	d1e0      	bne.n	800605a <_free_r+0x22>
 8006098:	6818      	ldr	r0, [r3, #0]
 800609a:	685b      	ldr	r3, [r3, #4]
 800609c:	6053      	str	r3, [r2, #4]
 800609e:	4408      	add	r0, r1
 80060a0:	6010      	str	r0, [r2, #0]
 80060a2:	e7da      	b.n	800605a <_free_r+0x22>
 80060a4:	d902      	bls.n	80060ac <_free_r+0x74>
 80060a6:	230c      	movs	r3, #12
 80060a8:	602b      	str	r3, [r5, #0]
 80060aa:	e7d6      	b.n	800605a <_free_r+0x22>
 80060ac:	6820      	ldr	r0, [r4, #0]
 80060ae:	1821      	adds	r1, r4, r0
 80060b0:	428b      	cmp	r3, r1
 80060b2:	bf04      	itt	eq
 80060b4:	6819      	ldreq	r1, [r3, #0]
 80060b6:	685b      	ldreq	r3, [r3, #4]
 80060b8:	6063      	str	r3, [r4, #4]
 80060ba:	bf04      	itt	eq
 80060bc:	1809      	addeq	r1, r1, r0
 80060be:	6021      	streq	r1, [r4, #0]
 80060c0:	6054      	str	r4, [r2, #4]
 80060c2:	e7ca      	b.n	800605a <_free_r+0x22>
 80060c4:	bd38      	pop	{r3, r4, r5, pc}
 80060c6:	bf00      	nop
 80060c8:	20000494 	.word	0x20000494

080060cc <sbrk_aligned>:
 80060cc:	b570      	push	{r4, r5, r6, lr}
 80060ce:	4e0f      	ldr	r6, [pc, #60]	@ (800610c <sbrk_aligned+0x40>)
 80060d0:	460c      	mov	r4, r1
 80060d2:	6831      	ldr	r1, [r6, #0]
 80060d4:	4605      	mov	r5, r0
 80060d6:	b911      	cbnz	r1, 80060de <sbrk_aligned+0x12>
 80060d8:	f000 fe6a 	bl	8006db0 <_sbrk_r>
 80060dc:	6030      	str	r0, [r6, #0]
 80060de:	4621      	mov	r1, r4
 80060e0:	4628      	mov	r0, r5
 80060e2:	f000 fe65 	bl	8006db0 <_sbrk_r>
 80060e6:	1c43      	adds	r3, r0, #1
 80060e8:	d103      	bne.n	80060f2 <sbrk_aligned+0x26>
 80060ea:	f04f 34ff 	mov.w	r4, #4294967295
 80060ee:	4620      	mov	r0, r4
 80060f0:	bd70      	pop	{r4, r5, r6, pc}
 80060f2:	1cc4      	adds	r4, r0, #3
 80060f4:	f024 0403 	bic.w	r4, r4, #3
 80060f8:	42a0      	cmp	r0, r4
 80060fa:	d0f8      	beq.n	80060ee <sbrk_aligned+0x22>
 80060fc:	1a21      	subs	r1, r4, r0
 80060fe:	4628      	mov	r0, r5
 8006100:	f000 fe56 	bl	8006db0 <_sbrk_r>
 8006104:	3001      	adds	r0, #1
 8006106:	d1f2      	bne.n	80060ee <sbrk_aligned+0x22>
 8006108:	e7ef      	b.n	80060ea <sbrk_aligned+0x1e>
 800610a:	bf00      	nop
 800610c:	20000490 	.word	0x20000490

08006110 <_malloc_r>:
 8006110:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006114:	1ccd      	adds	r5, r1, #3
 8006116:	f025 0503 	bic.w	r5, r5, #3
 800611a:	3508      	adds	r5, #8
 800611c:	2d0c      	cmp	r5, #12
 800611e:	bf38      	it	cc
 8006120:	250c      	movcc	r5, #12
 8006122:	2d00      	cmp	r5, #0
 8006124:	4606      	mov	r6, r0
 8006126:	db01      	blt.n	800612c <_malloc_r+0x1c>
 8006128:	42a9      	cmp	r1, r5
 800612a:	d904      	bls.n	8006136 <_malloc_r+0x26>
 800612c:	230c      	movs	r3, #12
 800612e:	6033      	str	r3, [r6, #0]
 8006130:	2000      	movs	r0, #0
 8006132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006136:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800620c <_malloc_r+0xfc>
 800613a:	f000 f869 	bl	8006210 <__malloc_lock>
 800613e:	f8d8 3000 	ldr.w	r3, [r8]
 8006142:	461c      	mov	r4, r3
 8006144:	bb44      	cbnz	r4, 8006198 <_malloc_r+0x88>
 8006146:	4629      	mov	r1, r5
 8006148:	4630      	mov	r0, r6
 800614a:	f7ff ffbf 	bl	80060cc <sbrk_aligned>
 800614e:	1c43      	adds	r3, r0, #1
 8006150:	4604      	mov	r4, r0
 8006152:	d158      	bne.n	8006206 <_malloc_r+0xf6>
 8006154:	f8d8 4000 	ldr.w	r4, [r8]
 8006158:	4627      	mov	r7, r4
 800615a:	2f00      	cmp	r7, #0
 800615c:	d143      	bne.n	80061e6 <_malloc_r+0xd6>
 800615e:	2c00      	cmp	r4, #0
 8006160:	d04b      	beq.n	80061fa <_malloc_r+0xea>
 8006162:	6823      	ldr	r3, [r4, #0]
 8006164:	4639      	mov	r1, r7
 8006166:	4630      	mov	r0, r6
 8006168:	eb04 0903 	add.w	r9, r4, r3
 800616c:	f000 fe20 	bl	8006db0 <_sbrk_r>
 8006170:	4581      	cmp	r9, r0
 8006172:	d142      	bne.n	80061fa <_malloc_r+0xea>
 8006174:	6821      	ldr	r1, [r4, #0]
 8006176:	1a6d      	subs	r5, r5, r1
 8006178:	4629      	mov	r1, r5
 800617a:	4630      	mov	r0, r6
 800617c:	f7ff ffa6 	bl	80060cc <sbrk_aligned>
 8006180:	3001      	adds	r0, #1
 8006182:	d03a      	beq.n	80061fa <_malloc_r+0xea>
 8006184:	6823      	ldr	r3, [r4, #0]
 8006186:	442b      	add	r3, r5
 8006188:	6023      	str	r3, [r4, #0]
 800618a:	f8d8 3000 	ldr.w	r3, [r8]
 800618e:	685a      	ldr	r2, [r3, #4]
 8006190:	bb62      	cbnz	r2, 80061ec <_malloc_r+0xdc>
 8006192:	f8c8 7000 	str.w	r7, [r8]
 8006196:	e00f      	b.n	80061b8 <_malloc_r+0xa8>
 8006198:	6822      	ldr	r2, [r4, #0]
 800619a:	1b52      	subs	r2, r2, r5
 800619c:	d420      	bmi.n	80061e0 <_malloc_r+0xd0>
 800619e:	2a0b      	cmp	r2, #11
 80061a0:	d917      	bls.n	80061d2 <_malloc_r+0xc2>
 80061a2:	1961      	adds	r1, r4, r5
 80061a4:	42a3      	cmp	r3, r4
 80061a6:	6025      	str	r5, [r4, #0]
 80061a8:	bf18      	it	ne
 80061aa:	6059      	strne	r1, [r3, #4]
 80061ac:	6863      	ldr	r3, [r4, #4]
 80061ae:	bf08      	it	eq
 80061b0:	f8c8 1000 	streq.w	r1, [r8]
 80061b4:	5162      	str	r2, [r4, r5]
 80061b6:	604b      	str	r3, [r1, #4]
 80061b8:	4630      	mov	r0, r6
 80061ba:	f000 f82f 	bl	800621c <__malloc_unlock>
 80061be:	f104 000b 	add.w	r0, r4, #11
 80061c2:	1d23      	adds	r3, r4, #4
 80061c4:	f020 0007 	bic.w	r0, r0, #7
 80061c8:	1ac2      	subs	r2, r0, r3
 80061ca:	bf1c      	itt	ne
 80061cc:	1a1b      	subne	r3, r3, r0
 80061ce:	50a3      	strne	r3, [r4, r2]
 80061d0:	e7af      	b.n	8006132 <_malloc_r+0x22>
 80061d2:	6862      	ldr	r2, [r4, #4]
 80061d4:	42a3      	cmp	r3, r4
 80061d6:	bf0c      	ite	eq
 80061d8:	f8c8 2000 	streq.w	r2, [r8]
 80061dc:	605a      	strne	r2, [r3, #4]
 80061de:	e7eb      	b.n	80061b8 <_malloc_r+0xa8>
 80061e0:	4623      	mov	r3, r4
 80061e2:	6864      	ldr	r4, [r4, #4]
 80061e4:	e7ae      	b.n	8006144 <_malloc_r+0x34>
 80061e6:	463c      	mov	r4, r7
 80061e8:	687f      	ldr	r7, [r7, #4]
 80061ea:	e7b6      	b.n	800615a <_malloc_r+0x4a>
 80061ec:	461a      	mov	r2, r3
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	42a3      	cmp	r3, r4
 80061f2:	d1fb      	bne.n	80061ec <_malloc_r+0xdc>
 80061f4:	2300      	movs	r3, #0
 80061f6:	6053      	str	r3, [r2, #4]
 80061f8:	e7de      	b.n	80061b8 <_malloc_r+0xa8>
 80061fa:	230c      	movs	r3, #12
 80061fc:	6033      	str	r3, [r6, #0]
 80061fe:	4630      	mov	r0, r6
 8006200:	f000 f80c 	bl	800621c <__malloc_unlock>
 8006204:	e794      	b.n	8006130 <_malloc_r+0x20>
 8006206:	6005      	str	r5, [r0, #0]
 8006208:	e7d6      	b.n	80061b8 <_malloc_r+0xa8>
 800620a:	bf00      	nop
 800620c:	20000494 	.word	0x20000494

08006210 <__malloc_lock>:
 8006210:	4801      	ldr	r0, [pc, #4]	@ (8006218 <__malloc_lock+0x8>)
 8006212:	f7ff befa 	b.w	800600a <__retarget_lock_acquire_recursive>
 8006216:	bf00      	nop
 8006218:	2000048c 	.word	0x2000048c

0800621c <__malloc_unlock>:
 800621c:	4801      	ldr	r0, [pc, #4]	@ (8006224 <__malloc_unlock+0x8>)
 800621e:	f7ff bef5 	b.w	800600c <__retarget_lock_release_recursive>
 8006222:	bf00      	nop
 8006224:	2000048c 	.word	0x2000048c

08006228 <__ssputs_r>:
 8006228:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800622c:	688e      	ldr	r6, [r1, #8]
 800622e:	461f      	mov	r7, r3
 8006230:	42be      	cmp	r6, r7
 8006232:	680b      	ldr	r3, [r1, #0]
 8006234:	4682      	mov	sl, r0
 8006236:	460c      	mov	r4, r1
 8006238:	4690      	mov	r8, r2
 800623a:	d82d      	bhi.n	8006298 <__ssputs_r+0x70>
 800623c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006240:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006244:	d026      	beq.n	8006294 <__ssputs_r+0x6c>
 8006246:	6965      	ldr	r5, [r4, #20]
 8006248:	6909      	ldr	r1, [r1, #16]
 800624a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800624e:	eba3 0901 	sub.w	r9, r3, r1
 8006252:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006256:	1c7b      	adds	r3, r7, #1
 8006258:	444b      	add	r3, r9
 800625a:	106d      	asrs	r5, r5, #1
 800625c:	429d      	cmp	r5, r3
 800625e:	bf38      	it	cc
 8006260:	461d      	movcc	r5, r3
 8006262:	0553      	lsls	r3, r2, #21
 8006264:	d527      	bpl.n	80062b6 <__ssputs_r+0x8e>
 8006266:	4629      	mov	r1, r5
 8006268:	f7ff ff52 	bl	8006110 <_malloc_r>
 800626c:	4606      	mov	r6, r0
 800626e:	b360      	cbz	r0, 80062ca <__ssputs_r+0xa2>
 8006270:	6921      	ldr	r1, [r4, #16]
 8006272:	464a      	mov	r2, r9
 8006274:	f7ff fecb 	bl	800600e <memcpy>
 8006278:	89a3      	ldrh	r3, [r4, #12]
 800627a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800627e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006282:	81a3      	strh	r3, [r4, #12]
 8006284:	6126      	str	r6, [r4, #16]
 8006286:	6165      	str	r5, [r4, #20]
 8006288:	444e      	add	r6, r9
 800628a:	eba5 0509 	sub.w	r5, r5, r9
 800628e:	6026      	str	r6, [r4, #0]
 8006290:	60a5      	str	r5, [r4, #8]
 8006292:	463e      	mov	r6, r7
 8006294:	42be      	cmp	r6, r7
 8006296:	d900      	bls.n	800629a <__ssputs_r+0x72>
 8006298:	463e      	mov	r6, r7
 800629a:	6820      	ldr	r0, [r4, #0]
 800629c:	4632      	mov	r2, r6
 800629e:	4641      	mov	r1, r8
 80062a0:	f000 fd28 	bl	8006cf4 <memmove>
 80062a4:	68a3      	ldr	r3, [r4, #8]
 80062a6:	1b9b      	subs	r3, r3, r6
 80062a8:	60a3      	str	r3, [r4, #8]
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	4433      	add	r3, r6
 80062ae:	6023      	str	r3, [r4, #0]
 80062b0:	2000      	movs	r0, #0
 80062b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062b6:	462a      	mov	r2, r5
 80062b8:	f000 fd8a 	bl	8006dd0 <_realloc_r>
 80062bc:	4606      	mov	r6, r0
 80062be:	2800      	cmp	r0, #0
 80062c0:	d1e0      	bne.n	8006284 <__ssputs_r+0x5c>
 80062c2:	6921      	ldr	r1, [r4, #16]
 80062c4:	4650      	mov	r0, sl
 80062c6:	f7ff feb7 	bl	8006038 <_free_r>
 80062ca:	230c      	movs	r3, #12
 80062cc:	f8ca 3000 	str.w	r3, [sl]
 80062d0:	89a3      	ldrh	r3, [r4, #12]
 80062d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062d6:	81a3      	strh	r3, [r4, #12]
 80062d8:	f04f 30ff 	mov.w	r0, #4294967295
 80062dc:	e7e9      	b.n	80062b2 <__ssputs_r+0x8a>
	...

080062e0 <_svfiprintf_r>:
 80062e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062e4:	4698      	mov	r8, r3
 80062e6:	898b      	ldrh	r3, [r1, #12]
 80062e8:	061b      	lsls	r3, r3, #24
 80062ea:	b09d      	sub	sp, #116	@ 0x74
 80062ec:	4607      	mov	r7, r0
 80062ee:	460d      	mov	r5, r1
 80062f0:	4614      	mov	r4, r2
 80062f2:	d510      	bpl.n	8006316 <_svfiprintf_r+0x36>
 80062f4:	690b      	ldr	r3, [r1, #16]
 80062f6:	b973      	cbnz	r3, 8006316 <_svfiprintf_r+0x36>
 80062f8:	2140      	movs	r1, #64	@ 0x40
 80062fa:	f7ff ff09 	bl	8006110 <_malloc_r>
 80062fe:	6028      	str	r0, [r5, #0]
 8006300:	6128      	str	r0, [r5, #16]
 8006302:	b930      	cbnz	r0, 8006312 <_svfiprintf_r+0x32>
 8006304:	230c      	movs	r3, #12
 8006306:	603b      	str	r3, [r7, #0]
 8006308:	f04f 30ff 	mov.w	r0, #4294967295
 800630c:	b01d      	add	sp, #116	@ 0x74
 800630e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006312:	2340      	movs	r3, #64	@ 0x40
 8006314:	616b      	str	r3, [r5, #20]
 8006316:	2300      	movs	r3, #0
 8006318:	9309      	str	r3, [sp, #36]	@ 0x24
 800631a:	2320      	movs	r3, #32
 800631c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006320:	f8cd 800c 	str.w	r8, [sp, #12]
 8006324:	2330      	movs	r3, #48	@ 0x30
 8006326:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80064c4 <_svfiprintf_r+0x1e4>
 800632a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800632e:	f04f 0901 	mov.w	r9, #1
 8006332:	4623      	mov	r3, r4
 8006334:	469a      	mov	sl, r3
 8006336:	f813 2b01 	ldrb.w	r2, [r3], #1
 800633a:	b10a      	cbz	r2, 8006340 <_svfiprintf_r+0x60>
 800633c:	2a25      	cmp	r2, #37	@ 0x25
 800633e:	d1f9      	bne.n	8006334 <_svfiprintf_r+0x54>
 8006340:	ebba 0b04 	subs.w	fp, sl, r4
 8006344:	d00b      	beq.n	800635e <_svfiprintf_r+0x7e>
 8006346:	465b      	mov	r3, fp
 8006348:	4622      	mov	r2, r4
 800634a:	4629      	mov	r1, r5
 800634c:	4638      	mov	r0, r7
 800634e:	f7ff ff6b 	bl	8006228 <__ssputs_r>
 8006352:	3001      	adds	r0, #1
 8006354:	f000 80a7 	beq.w	80064a6 <_svfiprintf_r+0x1c6>
 8006358:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800635a:	445a      	add	r2, fp
 800635c:	9209      	str	r2, [sp, #36]	@ 0x24
 800635e:	f89a 3000 	ldrb.w	r3, [sl]
 8006362:	2b00      	cmp	r3, #0
 8006364:	f000 809f 	beq.w	80064a6 <_svfiprintf_r+0x1c6>
 8006368:	2300      	movs	r3, #0
 800636a:	f04f 32ff 	mov.w	r2, #4294967295
 800636e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006372:	f10a 0a01 	add.w	sl, sl, #1
 8006376:	9304      	str	r3, [sp, #16]
 8006378:	9307      	str	r3, [sp, #28]
 800637a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800637e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006380:	4654      	mov	r4, sl
 8006382:	2205      	movs	r2, #5
 8006384:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006388:	484e      	ldr	r0, [pc, #312]	@ (80064c4 <_svfiprintf_r+0x1e4>)
 800638a:	f7f9 ff39 	bl	8000200 <memchr>
 800638e:	9a04      	ldr	r2, [sp, #16]
 8006390:	b9d8      	cbnz	r0, 80063ca <_svfiprintf_r+0xea>
 8006392:	06d0      	lsls	r0, r2, #27
 8006394:	bf44      	itt	mi
 8006396:	2320      	movmi	r3, #32
 8006398:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800639c:	0711      	lsls	r1, r2, #28
 800639e:	bf44      	itt	mi
 80063a0:	232b      	movmi	r3, #43	@ 0x2b
 80063a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063a6:	f89a 3000 	ldrb.w	r3, [sl]
 80063aa:	2b2a      	cmp	r3, #42	@ 0x2a
 80063ac:	d015      	beq.n	80063da <_svfiprintf_r+0xfa>
 80063ae:	9a07      	ldr	r2, [sp, #28]
 80063b0:	4654      	mov	r4, sl
 80063b2:	2000      	movs	r0, #0
 80063b4:	f04f 0c0a 	mov.w	ip, #10
 80063b8:	4621      	mov	r1, r4
 80063ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063be:	3b30      	subs	r3, #48	@ 0x30
 80063c0:	2b09      	cmp	r3, #9
 80063c2:	d94b      	bls.n	800645c <_svfiprintf_r+0x17c>
 80063c4:	b1b0      	cbz	r0, 80063f4 <_svfiprintf_r+0x114>
 80063c6:	9207      	str	r2, [sp, #28]
 80063c8:	e014      	b.n	80063f4 <_svfiprintf_r+0x114>
 80063ca:	eba0 0308 	sub.w	r3, r0, r8
 80063ce:	fa09 f303 	lsl.w	r3, r9, r3
 80063d2:	4313      	orrs	r3, r2
 80063d4:	9304      	str	r3, [sp, #16]
 80063d6:	46a2      	mov	sl, r4
 80063d8:	e7d2      	b.n	8006380 <_svfiprintf_r+0xa0>
 80063da:	9b03      	ldr	r3, [sp, #12]
 80063dc:	1d19      	adds	r1, r3, #4
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	9103      	str	r1, [sp, #12]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	bfbb      	ittet	lt
 80063e6:	425b      	neglt	r3, r3
 80063e8:	f042 0202 	orrlt.w	r2, r2, #2
 80063ec:	9307      	strge	r3, [sp, #28]
 80063ee:	9307      	strlt	r3, [sp, #28]
 80063f0:	bfb8      	it	lt
 80063f2:	9204      	strlt	r2, [sp, #16]
 80063f4:	7823      	ldrb	r3, [r4, #0]
 80063f6:	2b2e      	cmp	r3, #46	@ 0x2e
 80063f8:	d10a      	bne.n	8006410 <_svfiprintf_r+0x130>
 80063fa:	7863      	ldrb	r3, [r4, #1]
 80063fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80063fe:	d132      	bne.n	8006466 <_svfiprintf_r+0x186>
 8006400:	9b03      	ldr	r3, [sp, #12]
 8006402:	1d1a      	adds	r2, r3, #4
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	9203      	str	r2, [sp, #12]
 8006408:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800640c:	3402      	adds	r4, #2
 800640e:	9305      	str	r3, [sp, #20]
 8006410:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80064d4 <_svfiprintf_r+0x1f4>
 8006414:	7821      	ldrb	r1, [r4, #0]
 8006416:	2203      	movs	r2, #3
 8006418:	4650      	mov	r0, sl
 800641a:	f7f9 fef1 	bl	8000200 <memchr>
 800641e:	b138      	cbz	r0, 8006430 <_svfiprintf_r+0x150>
 8006420:	9b04      	ldr	r3, [sp, #16]
 8006422:	eba0 000a 	sub.w	r0, r0, sl
 8006426:	2240      	movs	r2, #64	@ 0x40
 8006428:	4082      	lsls	r2, r0
 800642a:	4313      	orrs	r3, r2
 800642c:	3401      	adds	r4, #1
 800642e:	9304      	str	r3, [sp, #16]
 8006430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006434:	4824      	ldr	r0, [pc, #144]	@ (80064c8 <_svfiprintf_r+0x1e8>)
 8006436:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800643a:	2206      	movs	r2, #6
 800643c:	f7f9 fee0 	bl	8000200 <memchr>
 8006440:	2800      	cmp	r0, #0
 8006442:	d036      	beq.n	80064b2 <_svfiprintf_r+0x1d2>
 8006444:	4b21      	ldr	r3, [pc, #132]	@ (80064cc <_svfiprintf_r+0x1ec>)
 8006446:	bb1b      	cbnz	r3, 8006490 <_svfiprintf_r+0x1b0>
 8006448:	9b03      	ldr	r3, [sp, #12]
 800644a:	3307      	adds	r3, #7
 800644c:	f023 0307 	bic.w	r3, r3, #7
 8006450:	3308      	adds	r3, #8
 8006452:	9303      	str	r3, [sp, #12]
 8006454:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006456:	4433      	add	r3, r6
 8006458:	9309      	str	r3, [sp, #36]	@ 0x24
 800645a:	e76a      	b.n	8006332 <_svfiprintf_r+0x52>
 800645c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006460:	460c      	mov	r4, r1
 8006462:	2001      	movs	r0, #1
 8006464:	e7a8      	b.n	80063b8 <_svfiprintf_r+0xd8>
 8006466:	2300      	movs	r3, #0
 8006468:	3401      	adds	r4, #1
 800646a:	9305      	str	r3, [sp, #20]
 800646c:	4619      	mov	r1, r3
 800646e:	f04f 0c0a 	mov.w	ip, #10
 8006472:	4620      	mov	r0, r4
 8006474:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006478:	3a30      	subs	r2, #48	@ 0x30
 800647a:	2a09      	cmp	r2, #9
 800647c:	d903      	bls.n	8006486 <_svfiprintf_r+0x1a6>
 800647e:	2b00      	cmp	r3, #0
 8006480:	d0c6      	beq.n	8006410 <_svfiprintf_r+0x130>
 8006482:	9105      	str	r1, [sp, #20]
 8006484:	e7c4      	b.n	8006410 <_svfiprintf_r+0x130>
 8006486:	fb0c 2101 	mla	r1, ip, r1, r2
 800648a:	4604      	mov	r4, r0
 800648c:	2301      	movs	r3, #1
 800648e:	e7f0      	b.n	8006472 <_svfiprintf_r+0x192>
 8006490:	ab03      	add	r3, sp, #12
 8006492:	9300      	str	r3, [sp, #0]
 8006494:	462a      	mov	r2, r5
 8006496:	4b0e      	ldr	r3, [pc, #56]	@ (80064d0 <_svfiprintf_r+0x1f0>)
 8006498:	a904      	add	r1, sp, #16
 800649a:	4638      	mov	r0, r7
 800649c:	f3af 8000 	nop.w
 80064a0:	1c42      	adds	r2, r0, #1
 80064a2:	4606      	mov	r6, r0
 80064a4:	d1d6      	bne.n	8006454 <_svfiprintf_r+0x174>
 80064a6:	89ab      	ldrh	r3, [r5, #12]
 80064a8:	065b      	lsls	r3, r3, #25
 80064aa:	f53f af2d 	bmi.w	8006308 <_svfiprintf_r+0x28>
 80064ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064b0:	e72c      	b.n	800630c <_svfiprintf_r+0x2c>
 80064b2:	ab03      	add	r3, sp, #12
 80064b4:	9300      	str	r3, [sp, #0]
 80064b6:	462a      	mov	r2, r5
 80064b8:	4b05      	ldr	r3, [pc, #20]	@ (80064d0 <_svfiprintf_r+0x1f0>)
 80064ba:	a904      	add	r1, sp, #16
 80064bc:	4638      	mov	r0, r7
 80064be:	f000 f9bb 	bl	8006838 <_printf_i>
 80064c2:	e7ed      	b.n	80064a0 <_svfiprintf_r+0x1c0>
 80064c4:	080072c3 	.word	0x080072c3
 80064c8:	080072cd 	.word	0x080072cd
 80064cc:	00000000 	.word	0x00000000
 80064d0:	08006229 	.word	0x08006229
 80064d4:	080072c9 	.word	0x080072c9

080064d8 <__sfputc_r>:
 80064d8:	6893      	ldr	r3, [r2, #8]
 80064da:	3b01      	subs	r3, #1
 80064dc:	2b00      	cmp	r3, #0
 80064de:	b410      	push	{r4}
 80064e0:	6093      	str	r3, [r2, #8]
 80064e2:	da08      	bge.n	80064f6 <__sfputc_r+0x1e>
 80064e4:	6994      	ldr	r4, [r2, #24]
 80064e6:	42a3      	cmp	r3, r4
 80064e8:	db01      	blt.n	80064ee <__sfputc_r+0x16>
 80064ea:	290a      	cmp	r1, #10
 80064ec:	d103      	bne.n	80064f6 <__sfputc_r+0x1e>
 80064ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80064f2:	f000 bb6b 	b.w	8006bcc <__swbuf_r>
 80064f6:	6813      	ldr	r3, [r2, #0]
 80064f8:	1c58      	adds	r0, r3, #1
 80064fa:	6010      	str	r0, [r2, #0]
 80064fc:	7019      	strb	r1, [r3, #0]
 80064fe:	4608      	mov	r0, r1
 8006500:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006504:	4770      	bx	lr

08006506 <__sfputs_r>:
 8006506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006508:	4606      	mov	r6, r0
 800650a:	460f      	mov	r7, r1
 800650c:	4614      	mov	r4, r2
 800650e:	18d5      	adds	r5, r2, r3
 8006510:	42ac      	cmp	r4, r5
 8006512:	d101      	bne.n	8006518 <__sfputs_r+0x12>
 8006514:	2000      	movs	r0, #0
 8006516:	e007      	b.n	8006528 <__sfputs_r+0x22>
 8006518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800651c:	463a      	mov	r2, r7
 800651e:	4630      	mov	r0, r6
 8006520:	f7ff ffda 	bl	80064d8 <__sfputc_r>
 8006524:	1c43      	adds	r3, r0, #1
 8006526:	d1f3      	bne.n	8006510 <__sfputs_r+0xa>
 8006528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800652c <_vfiprintf_r>:
 800652c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006530:	460d      	mov	r5, r1
 8006532:	b09d      	sub	sp, #116	@ 0x74
 8006534:	4614      	mov	r4, r2
 8006536:	4698      	mov	r8, r3
 8006538:	4606      	mov	r6, r0
 800653a:	b118      	cbz	r0, 8006544 <_vfiprintf_r+0x18>
 800653c:	6a03      	ldr	r3, [r0, #32]
 800653e:	b90b      	cbnz	r3, 8006544 <_vfiprintf_r+0x18>
 8006540:	f7ff fc2c 	bl	8005d9c <__sinit>
 8006544:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006546:	07d9      	lsls	r1, r3, #31
 8006548:	d405      	bmi.n	8006556 <_vfiprintf_r+0x2a>
 800654a:	89ab      	ldrh	r3, [r5, #12]
 800654c:	059a      	lsls	r2, r3, #22
 800654e:	d402      	bmi.n	8006556 <_vfiprintf_r+0x2a>
 8006550:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006552:	f7ff fd5a 	bl	800600a <__retarget_lock_acquire_recursive>
 8006556:	89ab      	ldrh	r3, [r5, #12]
 8006558:	071b      	lsls	r3, r3, #28
 800655a:	d501      	bpl.n	8006560 <_vfiprintf_r+0x34>
 800655c:	692b      	ldr	r3, [r5, #16]
 800655e:	b99b      	cbnz	r3, 8006588 <_vfiprintf_r+0x5c>
 8006560:	4629      	mov	r1, r5
 8006562:	4630      	mov	r0, r6
 8006564:	f000 fb70 	bl	8006c48 <__swsetup_r>
 8006568:	b170      	cbz	r0, 8006588 <_vfiprintf_r+0x5c>
 800656a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800656c:	07dc      	lsls	r4, r3, #31
 800656e:	d504      	bpl.n	800657a <_vfiprintf_r+0x4e>
 8006570:	f04f 30ff 	mov.w	r0, #4294967295
 8006574:	b01d      	add	sp, #116	@ 0x74
 8006576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800657a:	89ab      	ldrh	r3, [r5, #12]
 800657c:	0598      	lsls	r0, r3, #22
 800657e:	d4f7      	bmi.n	8006570 <_vfiprintf_r+0x44>
 8006580:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006582:	f7ff fd43 	bl	800600c <__retarget_lock_release_recursive>
 8006586:	e7f3      	b.n	8006570 <_vfiprintf_r+0x44>
 8006588:	2300      	movs	r3, #0
 800658a:	9309      	str	r3, [sp, #36]	@ 0x24
 800658c:	2320      	movs	r3, #32
 800658e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006592:	f8cd 800c 	str.w	r8, [sp, #12]
 8006596:	2330      	movs	r3, #48	@ 0x30
 8006598:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006748 <_vfiprintf_r+0x21c>
 800659c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80065a0:	f04f 0901 	mov.w	r9, #1
 80065a4:	4623      	mov	r3, r4
 80065a6:	469a      	mov	sl, r3
 80065a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065ac:	b10a      	cbz	r2, 80065b2 <_vfiprintf_r+0x86>
 80065ae:	2a25      	cmp	r2, #37	@ 0x25
 80065b0:	d1f9      	bne.n	80065a6 <_vfiprintf_r+0x7a>
 80065b2:	ebba 0b04 	subs.w	fp, sl, r4
 80065b6:	d00b      	beq.n	80065d0 <_vfiprintf_r+0xa4>
 80065b8:	465b      	mov	r3, fp
 80065ba:	4622      	mov	r2, r4
 80065bc:	4629      	mov	r1, r5
 80065be:	4630      	mov	r0, r6
 80065c0:	f7ff ffa1 	bl	8006506 <__sfputs_r>
 80065c4:	3001      	adds	r0, #1
 80065c6:	f000 80a7 	beq.w	8006718 <_vfiprintf_r+0x1ec>
 80065ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065cc:	445a      	add	r2, fp
 80065ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80065d0:	f89a 3000 	ldrb.w	r3, [sl]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 809f 	beq.w	8006718 <_vfiprintf_r+0x1ec>
 80065da:	2300      	movs	r3, #0
 80065dc:	f04f 32ff 	mov.w	r2, #4294967295
 80065e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065e4:	f10a 0a01 	add.w	sl, sl, #1
 80065e8:	9304      	str	r3, [sp, #16]
 80065ea:	9307      	str	r3, [sp, #28]
 80065ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80065f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80065f2:	4654      	mov	r4, sl
 80065f4:	2205      	movs	r2, #5
 80065f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065fa:	4853      	ldr	r0, [pc, #332]	@ (8006748 <_vfiprintf_r+0x21c>)
 80065fc:	f7f9 fe00 	bl	8000200 <memchr>
 8006600:	9a04      	ldr	r2, [sp, #16]
 8006602:	b9d8      	cbnz	r0, 800663c <_vfiprintf_r+0x110>
 8006604:	06d1      	lsls	r1, r2, #27
 8006606:	bf44      	itt	mi
 8006608:	2320      	movmi	r3, #32
 800660a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800660e:	0713      	lsls	r3, r2, #28
 8006610:	bf44      	itt	mi
 8006612:	232b      	movmi	r3, #43	@ 0x2b
 8006614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006618:	f89a 3000 	ldrb.w	r3, [sl]
 800661c:	2b2a      	cmp	r3, #42	@ 0x2a
 800661e:	d015      	beq.n	800664c <_vfiprintf_r+0x120>
 8006620:	9a07      	ldr	r2, [sp, #28]
 8006622:	4654      	mov	r4, sl
 8006624:	2000      	movs	r0, #0
 8006626:	f04f 0c0a 	mov.w	ip, #10
 800662a:	4621      	mov	r1, r4
 800662c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006630:	3b30      	subs	r3, #48	@ 0x30
 8006632:	2b09      	cmp	r3, #9
 8006634:	d94b      	bls.n	80066ce <_vfiprintf_r+0x1a2>
 8006636:	b1b0      	cbz	r0, 8006666 <_vfiprintf_r+0x13a>
 8006638:	9207      	str	r2, [sp, #28]
 800663a:	e014      	b.n	8006666 <_vfiprintf_r+0x13a>
 800663c:	eba0 0308 	sub.w	r3, r0, r8
 8006640:	fa09 f303 	lsl.w	r3, r9, r3
 8006644:	4313      	orrs	r3, r2
 8006646:	9304      	str	r3, [sp, #16]
 8006648:	46a2      	mov	sl, r4
 800664a:	e7d2      	b.n	80065f2 <_vfiprintf_r+0xc6>
 800664c:	9b03      	ldr	r3, [sp, #12]
 800664e:	1d19      	adds	r1, r3, #4
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	9103      	str	r1, [sp, #12]
 8006654:	2b00      	cmp	r3, #0
 8006656:	bfbb      	ittet	lt
 8006658:	425b      	neglt	r3, r3
 800665a:	f042 0202 	orrlt.w	r2, r2, #2
 800665e:	9307      	strge	r3, [sp, #28]
 8006660:	9307      	strlt	r3, [sp, #28]
 8006662:	bfb8      	it	lt
 8006664:	9204      	strlt	r2, [sp, #16]
 8006666:	7823      	ldrb	r3, [r4, #0]
 8006668:	2b2e      	cmp	r3, #46	@ 0x2e
 800666a:	d10a      	bne.n	8006682 <_vfiprintf_r+0x156>
 800666c:	7863      	ldrb	r3, [r4, #1]
 800666e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006670:	d132      	bne.n	80066d8 <_vfiprintf_r+0x1ac>
 8006672:	9b03      	ldr	r3, [sp, #12]
 8006674:	1d1a      	adds	r2, r3, #4
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	9203      	str	r2, [sp, #12]
 800667a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800667e:	3402      	adds	r4, #2
 8006680:	9305      	str	r3, [sp, #20]
 8006682:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006758 <_vfiprintf_r+0x22c>
 8006686:	7821      	ldrb	r1, [r4, #0]
 8006688:	2203      	movs	r2, #3
 800668a:	4650      	mov	r0, sl
 800668c:	f7f9 fdb8 	bl	8000200 <memchr>
 8006690:	b138      	cbz	r0, 80066a2 <_vfiprintf_r+0x176>
 8006692:	9b04      	ldr	r3, [sp, #16]
 8006694:	eba0 000a 	sub.w	r0, r0, sl
 8006698:	2240      	movs	r2, #64	@ 0x40
 800669a:	4082      	lsls	r2, r0
 800669c:	4313      	orrs	r3, r2
 800669e:	3401      	adds	r4, #1
 80066a0:	9304      	str	r3, [sp, #16]
 80066a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066a6:	4829      	ldr	r0, [pc, #164]	@ (800674c <_vfiprintf_r+0x220>)
 80066a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80066ac:	2206      	movs	r2, #6
 80066ae:	f7f9 fda7 	bl	8000200 <memchr>
 80066b2:	2800      	cmp	r0, #0
 80066b4:	d03f      	beq.n	8006736 <_vfiprintf_r+0x20a>
 80066b6:	4b26      	ldr	r3, [pc, #152]	@ (8006750 <_vfiprintf_r+0x224>)
 80066b8:	bb1b      	cbnz	r3, 8006702 <_vfiprintf_r+0x1d6>
 80066ba:	9b03      	ldr	r3, [sp, #12]
 80066bc:	3307      	adds	r3, #7
 80066be:	f023 0307 	bic.w	r3, r3, #7
 80066c2:	3308      	adds	r3, #8
 80066c4:	9303      	str	r3, [sp, #12]
 80066c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066c8:	443b      	add	r3, r7
 80066ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80066cc:	e76a      	b.n	80065a4 <_vfiprintf_r+0x78>
 80066ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80066d2:	460c      	mov	r4, r1
 80066d4:	2001      	movs	r0, #1
 80066d6:	e7a8      	b.n	800662a <_vfiprintf_r+0xfe>
 80066d8:	2300      	movs	r3, #0
 80066da:	3401      	adds	r4, #1
 80066dc:	9305      	str	r3, [sp, #20]
 80066de:	4619      	mov	r1, r3
 80066e0:	f04f 0c0a 	mov.w	ip, #10
 80066e4:	4620      	mov	r0, r4
 80066e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066ea:	3a30      	subs	r2, #48	@ 0x30
 80066ec:	2a09      	cmp	r2, #9
 80066ee:	d903      	bls.n	80066f8 <_vfiprintf_r+0x1cc>
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d0c6      	beq.n	8006682 <_vfiprintf_r+0x156>
 80066f4:	9105      	str	r1, [sp, #20]
 80066f6:	e7c4      	b.n	8006682 <_vfiprintf_r+0x156>
 80066f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80066fc:	4604      	mov	r4, r0
 80066fe:	2301      	movs	r3, #1
 8006700:	e7f0      	b.n	80066e4 <_vfiprintf_r+0x1b8>
 8006702:	ab03      	add	r3, sp, #12
 8006704:	9300      	str	r3, [sp, #0]
 8006706:	462a      	mov	r2, r5
 8006708:	4b12      	ldr	r3, [pc, #72]	@ (8006754 <_vfiprintf_r+0x228>)
 800670a:	a904      	add	r1, sp, #16
 800670c:	4630      	mov	r0, r6
 800670e:	f3af 8000 	nop.w
 8006712:	4607      	mov	r7, r0
 8006714:	1c78      	adds	r0, r7, #1
 8006716:	d1d6      	bne.n	80066c6 <_vfiprintf_r+0x19a>
 8006718:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800671a:	07d9      	lsls	r1, r3, #31
 800671c:	d405      	bmi.n	800672a <_vfiprintf_r+0x1fe>
 800671e:	89ab      	ldrh	r3, [r5, #12]
 8006720:	059a      	lsls	r2, r3, #22
 8006722:	d402      	bmi.n	800672a <_vfiprintf_r+0x1fe>
 8006724:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006726:	f7ff fc71 	bl	800600c <__retarget_lock_release_recursive>
 800672a:	89ab      	ldrh	r3, [r5, #12]
 800672c:	065b      	lsls	r3, r3, #25
 800672e:	f53f af1f 	bmi.w	8006570 <_vfiprintf_r+0x44>
 8006732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006734:	e71e      	b.n	8006574 <_vfiprintf_r+0x48>
 8006736:	ab03      	add	r3, sp, #12
 8006738:	9300      	str	r3, [sp, #0]
 800673a:	462a      	mov	r2, r5
 800673c:	4b05      	ldr	r3, [pc, #20]	@ (8006754 <_vfiprintf_r+0x228>)
 800673e:	a904      	add	r1, sp, #16
 8006740:	4630      	mov	r0, r6
 8006742:	f000 f879 	bl	8006838 <_printf_i>
 8006746:	e7e4      	b.n	8006712 <_vfiprintf_r+0x1e6>
 8006748:	080072c3 	.word	0x080072c3
 800674c:	080072cd 	.word	0x080072cd
 8006750:	00000000 	.word	0x00000000
 8006754:	08006507 	.word	0x08006507
 8006758:	080072c9 	.word	0x080072c9

0800675c <_printf_common>:
 800675c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006760:	4616      	mov	r6, r2
 8006762:	4698      	mov	r8, r3
 8006764:	688a      	ldr	r2, [r1, #8]
 8006766:	690b      	ldr	r3, [r1, #16]
 8006768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800676c:	4293      	cmp	r3, r2
 800676e:	bfb8      	it	lt
 8006770:	4613      	movlt	r3, r2
 8006772:	6033      	str	r3, [r6, #0]
 8006774:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006778:	4607      	mov	r7, r0
 800677a:	460c      	mov	r4, r1
 800677c:	b10a      	cbz	r2, 8006782 <_printf_common+0x26>
 800677e:	3301      	adds	r3, #1
 8006780:	6033      	str	r3, [r6, #0]
 8006782:	6823      	ldr	r3, [r4, #0]
 8006784:	0699      	lsls	r1, r3, #26
 8006786:	bf42      	ittt	mi
 8006788:	6833      	ldrmi	r3, [r6, #0]
 800678a:	3302      	addmi	r3, #2
 800678c:	6033      	strmi	r3, [r6, #0]
 800678e:	6825      	ldr	r5, [r4, #0]
 8006790:	f015 0506 	ands.w	r5, r5, #6
 8006794:	d106      	bne.n	80067a4 <_printf_common+0x48>
 8006796:	f104 0a19 	add.w	sl, r4, #25
 800679a:	68e3      	ldr	r3, [r4, #12]
 800679c:	6832      	ldr	r2, [r6, #0]
 800679e:	1a9b      	subs	r3, r3, r2
 80067a0:	42ab      	cmp	r3, r5
 80067a2:	dc26      	bgt.n	80067f2 <_printf_common+0x96>
 80067a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067a8:	6822      	ldr	r2, [r4, #0]
 80067aa:	3b00      	subs	r3, #0
 80067ac:	bf18      	it	ne
 80067ae:	2301      	movne	r3, #1
 80067b0:	0692      	lsls	r2, r2, #26
 80067b2:	d42b      	bmi.n	800680c <_printf_common+0xb0>
 80067b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80067b8:	4641      	mov	r1, r8
 80067ba:	4638      	mov	r0, r7
 80067bc:	47c8      	blx	r9
 80067be:	3001      	adds	r0, #1
 80067c0:	d01e      	beq.n	8006800 <_printf_common+0xa4>
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	6922      	ldr	r2, [r4, #16]
 80067c6:	f003 0306 	and.w	r3, r3, #6
 80067ca:	2b04      	cmp	r3, #4
 80067cc:	bf02      	ittt	eq
 80067ce:	68e5      	ldreq	r5, [r4, #12]
 80067d0:	6833      	ldreq	r3, [r6, #0]
 80067d2:	1aed      	subeq	r5, r5, r3
 80067d4:	68a3      	ldr	r3, [r4, #8]
 80067d6:	bf0c      	ite	eq
 80067d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80067dc:	2500      	movne	r5, #0
 80067de:	4293      	cmp	r3, r2
 80067e0:	bfc4      	itt	gt
 80067e2:	1a9b      	subgt	r3, r3, r2
 80067e4:	18ed      	addgt	r5, r5, r3
 80067e6:	2600      	movs	r6, #0
 80067e8:	341a      	adds	r4, #26
 80067ea:	42b5      	cmp	r5, r6
 80067ec:	d11a      	bne.n	8006824 <_printf_common+0xc8>
 80067ee:	2000      	movs	r0, #0
 80067f0:	e008      	b.n	8006804 <_printf_common+0xa8>
 80067f2:	2301      	movs	r3, #1
 80067f4:	4652      	mov	r2, sl
 80067f6:	4641      	mov	r1, r8
 80067f8:	4638      	mov	r0, r7
 80067fa:	47c8      	blx	r9
 80067fc:	3001      	adds	r0, #1
 80067fe:	d103      	bne.n	8006808 <_printf_common+0xac>
 8006800:	f04f 30ff 	mov.w	r0, #4294967295
 8006804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006808:	3501      	adds	r5, #1
 800680a:	e7c6      	b.n	800679a <_printf_common+0x3e>
 800680c:	18e1      	adds	r1, r4, r3
 800680e:	1c5a      	adds	r2, r3, #1
 8006810:	2030      	movs	r0, #48	@ 0x30
 8006812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006816:	4422      	add	r2, r4
 8006818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800681c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006820:	3302      	adds	r3, #2
 8006822:	e7c7      	b.n	80067b4 <_printf_common+0x58>
 8006824:	2301      	movs	r3, #1
 8006826:	4622      	mov	r2, r4
 8006828:	4641      	mov	r1, r8
 800682a:	4638      	mov	r0, r7
 800682c:	47c8      	blx	r9
 800682e:	3001      	adds	r0, #1
 8006830:	d0e6      	beq.n	8006800 <_printf_common+0xa4>
 8006832:	3601      	adds	r6, #1
 8006834:	e7d9      	b.n	80067ea <_printf_common+0x8e>
	...

08006838 <_printf_i>:
 8006838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800683c:	7e0f      	ldrb	r7, [r1, #24]
 800683e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006840:	2f78      	cmp	r7, #120	@ 0x78
 8006842:	4691      	mov	r9, r2
 8006844:	4680      	mov	r8, r0
 8006846:	460c      	mov	r4, r1
 8006848:	469a      	mov	sl, r3
 800684a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800684e:	d807      	bhi.n	8006860 <_printf_i+0x28>
 8006850:	2f62      	cmp	r7, #98	@ 0x62
 8006852:	d80a      	bhi.n	800686a <_printf_i+0x32>
 8006854:	2f00      	cmp	r7, #0
 8006856:	f000 80d1 	beq.w	80069fc <_printf_i+0x1c4>
 800685a:	2f58      	cmp	r7, #88	@ 0x58
 800685c:	f000 80b8 	beq.w	80069d0 <_printf_i+0x198>
 8006860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006868:	e03a      	b.n	80068e0 <_printf_i+0xa8>
 800686a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800686e:	2b15      	cmp	r3, #21
 8006870:	d8f6      	bhi.n	8006860 <_printf_i+0x28>
 8006872:	a101      	add	r1, pc, #4	@ (adr r1, 8006878 <_printf_i+0x40>)
 8006874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006878:	080068d1 	.word	0x080068d1
 800687c:	080068e5 	.word	0x080068e5
 8006880:	08006861 	.word	0x08006861
 8006884:	08006861 	.word	0x08006861
 8006888:	08006861 	.word	0x08006861
 800688c:	08006861 	.word	0x08006861
 8006890:	080068e5 	.word	0x080068e5
 8006894:	08006861 	.word	0x08006861
 8006898:	08006861 	.word	0x08006861
 800689c:	08006861 	.word	0x08006861
 80068a0:	08006861 	.word	0x08006861
 80068a4:	080069e3 	.word	0x080069e3
 80068a8:	0800690f 	.word	0x0800690f
 80068ac:	0800699d 	.word	0x0800699d
 80068b0:	08006861 	.word	0x08006861
 80068b4:	08006861 	.word	0x08006861
 80068b8:	08006a05 	.word	0x08006a05
 80068bc:	08006861 	.word	0x08006861
 80068c0:	0800690f 	.word	0x0800690f
 80068c4:	08006861 	.word	0x08006861
 80068c8:	08006861 	.word	0x08006861
 80068cc:	080069a5 	.word	0x080069a5
 80068d0:	6833      	ldr	r3, [r6, #0]
 80068d2:	1d1a      	adds	r2, r3, #4
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	6032      	str	r2, [r6, #0]
 80068d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80068e0:	2301      	movs	r3, #1
 80068e2:	e09c      	b.n	8006a1e <_printf_i+0x1e6>
 80068e4:	6833      	ldr	r3, [r6, #0]
 80068e6:	6820      	ldr	r0, [r4, #0]
 80068e8:	1d19      	adds	r1, r3, #4
 80068ea:	6031      	str	r1, [r6, #0]
 80068ec:	0606      	lsls	r6, r0, #24
 80068ee:	d501      	bpl.n	80068f4 <_printf_i+0xbc>
 80068f0:	681d      	ldr	r5, [r3, #0]
 80068f2:	e003      	b.n	80068fc <_printf_i+0xc4>
 80068f4:	0645      	lsls	r5, r0, #25
 80068f6:	d5fb      	bpl.n	80068f0 <_printf_i+0xb8>
 80068f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80068fc:	2d00      	cmp	r5, #0
 80068fe:	da03      	bge.n	8006908 <_printf_i+0xd0>
 8006900:	232d      	movs	r3, #45	@ 0x2d
 8006902:	426d      	negs	r5, r5
 8006904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006908:	4858      	ldr	r0, [pc, #352]	@ (8006a6c <_printf_i+0x234>)
 800690a:	230a      	movs	r3, #10
 800690c:	e011      	b.n	8006932 <_printf_i+0xfa>
 800690e:	6821      	ldr	r1, [r4, #0]
 8006910:	6833      	ldr	r3, [r6, #0]
 8006912:	0608      	lsls	r0, r1, #24
 8006914:	f853 5b04 	ldr.w	r5, [r3], #4
 8006918:	d402      	bmi.n	8006920 <_printf_i+0xe8>
 800691a:	0649      	lsls	r1, r1, #25
 800691c:	bf48      	it	mi
 800691e:	b2ad      	uxthmi	r5, r5
 8006920:	2f6f      	cmp	r7, #111	@ 0x6f
 8006922:	4852      	ldr	r0, [pc, #328]	@ (8006a6c <_printf_i+0x234>)
 8006924:	6033      	str	r3, [r6, #0]
 8006926:	bf14      	ite	ne
 8006928:	230a      	movne	r3, #10
 800692a:	2308      	moveq	r3, #8
 800692c:	2100      	movs	r1, #0
 800692e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006932:	6866      	ldr	r6, [r4, #4]
 8006934:	60a6      	str	r6, [r4, #8]
 8006936:	2e00      	cmp	r6, #0
 8006938:	db05      	blt.n	8006946 <_printf_i+0x10e>
 800693a:	6821      	ldr	r1, [r4, #0]
 800693c:	432e      	orrs	r6, r5
 800693e:	f021 0104 	bic.w	r1, r1, #4
 8006942:	6021      	str	r1, [r4, #0]
 8006944:	d04b      	beq.n	80069de <_printf_i+0x1a6>
 8006946:	4616      	mov	r6, r2
 8006948:	fbb5 f1f3 	udiv	r1, r5, r3
 800694c:	fb03 5711 	mls	r7, r3, r1, r5
 8006950:	5dc7      	ldrb	r7, [r0, r7]
 8006952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006956:	462f      	mov	r7, r5
 8006958:	42bb      	cmp	r3, r7
 800695a:	460d      	mov	r5, r1
 800695c:	d9f4      	bls.n	8006948 <_printf_i+0x110>
 800695e:	2b08      	cmp	r3, #8
 8006960:	d10b      	bne.n	800697a <_printf_i+0x142>
 8006962:	6823      	ldr	r3, [r4, #0]
 8006964:	07df      	lsls	r7, r3, #31
 8006966:	d508      	bpl.n	800697a <_printf_i+0x142>
 8006968:	6923      	ldr	r3, [r4, #16]
 800696a:	6861      	ldr	r1, [r4, #4]
 800696c:	4299      	cmp	r1, r3
 800696e:	bfde      	ittt	le
 8006970:	2330      	movle	r3, #48	@ 0x30
 8006972:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006976:	f106 36ff 	addle.w	r6, r6, #4294967295
 800697a:	1b92      	subs	r2, r2, r6
 800697c:	6122      	str	r2, [r4, #16]
 800697e:	f8cd a000 	str.w	sl, [sp]
 8006982:	464b      	mov	r3, r9
 8006984:	aa03      	add	r2, sp, #12
 8006986:	4621      	mov	r1, r4
 8006988:	4640      	mov	r0, r8
 800698a:	f7ff fee7 	bl	800675c <_printf_common>
 800698e:	3001      	adds	r0, #1
 8006990:	d14a      	bne.n	8006a28 <_printf_i+0x1f0>
 8006992:	f04f 30ff 	mov.w	r0, #4294967295
 8006996:	b004      	add	sp, #16
 8006998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800699c:	6823      	ldr	r3, [r4, #0]
 800699e:	f043 0320 	orr.w	r3, r3, #32
 80069a2:	6023      	str	r3, [r4, #0]
 80069a4:	4832      	ldr	r0, [pc, #200]	@ (8006a70 <_printf_i+0x238>)
 80069a6:	2778      	movs	r7, #120	@ 0x78
 80069a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069ac:	6823      	ldr	r3, [r4, #0]
 80069ae:	6831      	ldr	r1, [r6, #0]
 80069b0:	061f      	lsls	r7, r3, #24
 80069b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80069b6:	d402      	bmi.n	80069be <_printf_i+0x186>
 80069b8:	065f      	lsls	r7, r3, #25
 80069ba:	bf48      	it	mi
 80069bc:	b2ad      	uxthmi	r5, r5
 80069be:	6031      	str	r1, [r6, #0]
 80069c0:	07d9      	lsls	r1, r3, #31
 80069c2:	bf44      	itt	mi
 80069c4:	f043 0320 	orrmi.w	r3, r3, #32
 80069c8:	6023      	strmi	r3, [r4, #0]
 80069ca:	b11d      	cbz	r5, 80069d4 <_printf_i+0x19c>
 80069cc:	2310      	movs	r3, #16
 80069ce:	e7ad      	b.n	800692c <_printf_i+0xf4>
 80069d0:	4826      	ldr	r0, [pc, #152]	@ (8006a6c <_printf_i+0x234>)
 80069d2:	e7e9      	b.n	80069a8 <_printf_i+0x170>
 80069d4:	6823      	ldr	r3, [r4, #0]
 80069d6:	f023 0320 	bic.w	r3, r3, #32
 80069da:	6023      	str	r3, [r4, #0]
 80069dc:	e7f6      	b.n	80069cc <_printf_i+0x194>
 80069de:	4616      	mov	r6, r2
 80069e0:	e7bd      	b.n	800695e <_printf_i+0x126>
 80069e2:	6833      	ldr	r3, [r6, #0]
 80069e4:	6825      	ldr	r5, [r4, #0]
 80069e6:	6961      	ldr	r1, [r4, #20]
 80069e8:	1d18      	adds	r0, r3, #4
 80069ea:	6030      	str	r0, [r6, #0]
 80069ec:	062e      	lsls	r6, r5, #24
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	d501      	bpl.n	80069f6 <_printf_i+0x1be>
 80069f2:	6019      	str	r1, [r3, #0]
 80069f4:	e002      	b.n	80069fc <_printf_i+0x1c4>
 80069f6:	0668      	lsls	r0, r5, #25
 80069f8:	d5fb      	bpl.n	80069f2 <_printf_i+0x1ba>
 80069fa:	8019      	strh	r1, [r3, #0]
 80069fc:	2300      	movs	r3, #0
 80069fe:	6123      	str	r3, [r4, #16]
 8006a00:	4616      	mov	r6, r2
 8006a02:	e7bc      	b.n	800697e <_printf_i+0x146>
 8006a04:	6833      	ldr	r3, [r6, #0]
 8006a06:	1d1a      	adds	r2, r3, #4
 8006a08:	6032      	str	r2, [r6, #0]
 8006a0a:	681e      	ldr	r6, [r3, #0]
 8006a0c:	6862      	ldr	r2, [r4, #4]
 8006a0e:	2100      	movs	r1, #0
 8006a10:	4630      	mov	r0, r6
 8006a12:	f7f9 fbf5 	bl	8000200 <memchr>
 8006a16:	b108      	cbz	r0, 8006a1c <_printf_i+0x1e4>
 8006a18:	1b80      	subs	r0, r0, r6
 8006a1a:	6060      	str	r0, [r4, #4]
 8006a1c:	6863      	ldr	r3, [r4, #4]
 8006a1e:	6123      	str	r3, [r4, #16]
 8006a20:	2300      	movs	r3, #0
 8006a22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a26:	e7aa      	b.n	800697e <_printf_i+0x146>
 8006a28:	6923      	ldr	r3, [r4, #16]
 8006a2a:	4632      	mov	r2, r6
 8006a2c:	4649      	mov	r1, r9
 8006a2e:	4640      	mov	r0, r8
 8006a30:	47d0      	blx	sl
 8006a32:	3001      	adds	r0, #1
 8006a34:	d0ad      	beq.n	8006992 <_printf_i+0x15a>
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	079b      	lsls	r3, r3, #30
 8006a3a:	d413      	bmi.n	8006a64 <_printf_i+0x22c>
 8006a3c:	68e0      	ldr	r0, [r4, #12]
 8006a3e:	9b03      	ldr	r3, [sp, #12]
 8006a40:	4298      	cmp	r0, r3
 8006a42:	bfb8      	it	lt
 8006a44:	4618      	movlt	r0, r3
 8006a46:	e7a6      	b.n	8006996 <_printf_i+0x15e>
 8006a48:	2301      	movs	r3, #1
 8006a4a:	4632      	mov	r2, r6
 8006a4c:	4649      	mov	r1, r9
 8006a4e:	4640      	mov	r0, r8
 8006a50:	47d0      	blx	sl
 8006a52:	3001      	adds	r0, #1
 8006a54:	d09d      	beq.n	8006992 <_printf_i+0x15a>
 8006a56:	3501      	adds	r5, #1
 8006a58:	68e3      	ldr	r3, [r4, #12]
 8006a5a:	9903      	ldr	r1, [sp, #12]
 8006a5c:	1a5b      	subs	r3, r3, r1
 8006a5e:	42ab      	cmp	r3, r5
 8006a60:	dcf2      	bgt.n	8006a48 <_printf_i+0x210>
 8006a62:	e7eb      	b.n	8006a3c <_printf_i+0x204>
 8006a64:	2500      	movs	r5, #0
 8006a66:	f104 0619 	add.w	r6, r4, #25
 8006a6a:	e7f5      	b.n	8006a58 <_printf_i+0x220>
 8006a6c:	080072d4 	.word	0x080072d4
 8006a70:	080072e5 	.word	0x080072e5

08006a74 <__sflush_r>:
 8006a74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a7c:	0716      	lsls	r6, r2, #28
 8006a7e:	4605      	mov	r5, r0
 8006a80:	460c      	mov	r4, r1
 8006a82:	d454      	bmi.n	8006b2e <__sflush_r+0xba>
 8006a84:	684b      	ldr	r3, [r1, #4]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	dc02      	bgt.n	8006a90 <__sflush_r+0x1c>
 8006a8a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	dd48      	ble.n	8006b22 <__sflush_r+0xae>
 8006a90:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a92:	2e00      	cmp	r6, #0
 8006a94:	d045      	beq.n	8006b22 <__sflush_r+0xae>
 8006a96:	2300      	movs	r3, #0
 8006a98:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a9c:	682f      	ldr	r7, [r5, #0]
 8006a9e:	6a21      	ldr	r1, [r4, #32]
 8006aa0:	602b      	str	r3, [r5, #0]
 8006aa2:	d030      	beq.n	8006b06 <__sflush_r+0x92>
 8006aa4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006aa6:	89a3      	ldrh	r3, [r4, #12]
 8006aa8:	0759      	lsls	r1, r3, #29
 8006aaa:	d505      	bpl.n	8006ab8 <__sflush_r+0x44>
 8006aac:	6863      	ldr	r3, [r4, #4]
 8006aae:	1ad2      	subs	r2, r2, r3
 8006ab0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006ab2:	b10b      	cbz	r3, 8006ab8 <__sflush_r+0x44>
 8006ab4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006ab6:	1ad2      	subs	r2, r2, r3
 8006ab8:	2300      	movs	r3, #0
 8006aba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006abc:	6a21      	ldr	r1, [r4, #32]
 8006abe:	4628      	mov	r0, r5
 8006ac0:	47b0      	blx	r6
 8006ac2:	1c43      	adds	r3, r0, #1
 8006ac4:	89a3      	ldrh	r3, [r4, #12]
 8006ac6:	d106      	bne.n	8006ad6 <__sflush_r+0x62>
 8006ac8:	6829      	ldr	r1, [r5, #0]
 8006aca:	291d      	cmp	r1, #29
 8006acc:	d82b      	bhi.n	8006b26 <__sflush_r+0xb2>
 8006ace:	4a2a      	ldr	r2, [pc, #168]	@ (8006b78 <__sflush_r+0x104>)
 8006ad0:	40ca      	lsrs	r2, r1
 8006ad2:	07d6      	lsls	r6, r2, #31
 8006ad4:	d527      	bpl.n	8006b26 <__sflush_r+0xb2>
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	6062      	str	r2, [r4, #4]
 8006ada:	04d9      	lsls	r1, r3, #19
 8006adc:	6922      	ldr	r2, [r4, #16]
 8006ade:	6022      	str	r2, [r4, #0]
 8006ae0:	d504      	bpl.n	8006aec <__sflush_r+0x78>
 8006ae2:	1c42      	adds	r2, r0, #1
 8006ae4:	d101      	bne.n	8006aea <__sflush_r+0x76>
 8006ae6:	682b      	ldr	r3, [r5, #0]
 8006ae8:	b903      	cbnz	r3, 8006aec <__sflush_r+0x78>
 8006aea:	6560      	str	r0, [r4, #84]	@ 0x54
 8006aec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006aee:	602f      	str	r7, [r5, #0]
 8006af0:	b1b9      	cbz	r1, 8006b22 <__sflush_r+0xae>
 8006af2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006af6:	4299      	cmp	r1, r3
 8006af8:	d002      	beq.n	8006b00 <__sflush_r+0x8c>
 8006afa:	4628      	mov	r0, r5
 8006afc:	f7ff fa9c 	bl	8006038 <_free_r>
 8006b00:	2300      	movs	r3, #0
 8006b02:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b04:	e00d      	b.n	8006b22 <__sflush_r+0xae>
 8006b06:	2301      	movs	r3, #1
 8006b08:	4628      	mov	r0, r5
 8006b0a:	47b0      	blx	r6
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	1c50      	adds	r0, r2, #1
 8006b10:	d1c9      	bne.n	8006aa6 <__sflush_r+0x32>
 8006b12:	682b      	ldr	r3, [r5, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d0c6      	beq.n	8006aa6 <__sflush_r+0x32>
 8006b18:	2b1d      	cmp	r3, #29
 8006b1a:	d001      	beq.n	8006b20 <__sflush_r+0xac>
 8006b1c:	2b16      	cmp	r3, #22
 8006b1e:	d11e      	bne.n	8006b5e <__sflush_r+0xea>
 8006b20:	602f      	str	r7, [r5, #0]
 8006b22:	2000      	movs	r0, #0
 8006b24:	e022      	b.n	8006b6c <__sflush_r+0xf8>
 8006b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b2a:	b21b      	sxth	r3, r3
 8006b2c:	e01b      	b.n	8006b66 <__sflush_r+0xf2>
 8006b2e:	690f      	ldr	r7, [r1, #16]
 8006b30:	2f00      	cmp	r7, #0
 8006b32:	d0f6      	beq.n	8006b22 <__sflush_r+0xae>
 8006b34:	0793      	lsls	r3, r2, #30
 8006b36:	680e      	ldr	r6, [r1, #0]
 8006b38:	bf08      	it	eq
 8006b3a:	694b      	ldreq	r3, [r1, #20]
 8006b3c:	600f      	str	r7, [r1, #0]
 8006b3e:	bf18      	it	ne
 8006b40:	2300      	movne	r3, #0
 8006b42:	eba6 0807 	sub.w	r8, r6, r7
 8006b46:	608b      	str	r3, [r1, #8]
 8006b48:	f1b8 0f00 	cmp.w	r8, #0
 8006b4c:	dde9      	ble.n	8006b22 <__sflush_r+0xae>
 8006b4e:	6a21      	ldr	r1, [r4, #32]
 8006b50:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b52:	4643      	mov	r3, r8
 8006b54:	463a      	mov	r2, r7
 8006b56:	4628      	mov	r0, r5
 8006b58:	47b0      	blx	r6
 8006b5a:	2800      	cmp	r0, #0
 8006b5c:	dc08      	bgt.n	8006b70 <__sflush_r+0xfc>
 8006b5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b62:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b66:	81a3      	strh	r3, [r4, #12]
 8006b68:	f04f 30ff 	mov.w	r0, #4294967295
 8006b6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b70:	4407      	add	r7, r0
 8006b72:	eba8 0800 	sub.w	r8, r8, r0
 8006b76:	e7e7      	b.n	8006b48 <__sflush_r+0xd4>
 8006b78:	20400001 	.word	0x20400001

08006b7c <_fflush_r>:
 8006b7c:	b538      	push	{r3, r4, r5, lr}
 8006b7e:	690b      	ldr	r3, [r1, #16]
 8006b80:	4605      	mov	r5, r0
 8006b82:	460c      	mov	r4, r1
 8006b84:	b913      	cbnz	r3, 8006b8c <_fflush_r+0x10>
 8006b86:	2500      	movs	r5, #0
 8006b88:	4628      	mov	r0, r5
 8006b8a:	bd38      	pop	{r3, r4, r5, pc}
 8006b8c:	b118      	cbz	r0, 8006b96 <_fflush_r+0x1a>
 8006b8e:	6a03      	ldr	r3, [r0, #32]
 8006b90:	b90b      	cbnz	r3, 8006b96 <_fflush_r+0x1a>
 8006b92:	f7ff f903 	bl	8005d9c <__sinit>
 8006b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d0f3      	beq.n	8006b86 <_fflush_r+0xa>
 8006b9e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ba0:	07d0      	lsls	r0, r2, #31
 8006ba2:	d404      	bmi.n	8006bae <_fflush_r+0x32>
 8006ba4:	0599      	lsls	r1, r3, #22
 8006ba6:	d402      	bmi.n	8006bae <_fflush_r+0x32>
 8006ba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006baa:	f7ff fa2e 	bl	800600a <__retarget_lock_acquire_recursive>
 8006bae:	4628      	mov	r0, r5
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	f7ff ff5f 	bl	8006a74 <__sflush_r>
 8006bb6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bb8:	07da      	lsls	r2, r3, #31
 8006bba:	4605      	mov	r5, r0
 8006bbc:	d4e4      	bmi.n	8006b88 <_fflush_r+0xc>
 8006bbe:	89a3      	ldrh	r3, [r4, #12]
 8006bc0:	059b      	lsls	r3, r3, #22
 8006bc2:	d4e1      	bmi.n	8006b88 <_fflush_r+0xc>
 8006bc4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bc6:	f7ff fa21 	bl	800600c <__retarget_lock_release_recursive>
 8006bca:	e7dd      	b.n	8006b88 <_fflush_r+0xc>

08006bcc <__swbuf_r>:
 8006bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bce:	460e      	mov	r6, r1
 8006bd0:	4614      	mov	r4, r2
 8006bd2:	4605      	mov	r5, r0
 8006bd4:	b118      	cbz	r0, 8006bde <__swbuf_r+0x12>
 8006bd6:	6a03      	ldr	r3, [r0, #32]
 8006bd8:	b90b      	cbnz	r3, 8006bde <__swbuf_r+0x12>
 8006bda:	f7ff f8df 	bl	8005d9c <__sinit>
 8006bde:	69a3      	ldr	r3, [r4, #24]
 8006be0:	60a3      	str	r3, [r4, #8]
 8006be2:	89a3      	ldrh	r3, [r4, #12]
 8006be4:	071a      	lsls	r2, r3, #28
 8006be6:	d501      	bpl.n	8006bec <__swbuf_r+0x20>
 8006be8:	6923      	ldr	r3, [r4, #16]
 8006bea:	b943      	cbnz	r3, 8006bfe <__swbuf_r+0x32>
 8006bec:	4621      	mov	r1, r4
 8006bee:	4628      	mov	r0, r5
 8006bf0:	f000 f82a 	bl	8006c48 <__swsetup_r>
 8006bf4:	b118      	cbz	r0, 8006bfe <__swbuf_r+0x32>
 8006bf6:	f04f 37ff 	mov.w	r7, #4294967295
 8006bfa:	4638      	mov	r0, r7
 8006bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bfe:	6823      	ldr	r3, [r4, #0]
 8006c00:	6922      	ldr	r2, [r4, #16]
 8006c02:	1a98      	subs	r0, r3, r2
 8006c04:	6963      	ldr	r3, [r4, #20]
 8006c06:	b2f6      	uxtb	r6, r6
 8006c08:	4283      	cmp	r3, r0
 8006c0a:	4637      	mov	r7, r6
 8006c0c:	dc05      	bgt.n	8006c1a <__swbuf_r+0x4e>
 8006c0e:	4621      	mov	r1, r4
 8006c10:	4628      	mov	r0, r5
 8006c12:	f7ff ffb3 	bl	8006b7c <_fflush_r>
 8006c16:	2800      	cmp	r0, #0
 8006c18:	d1ed      	bne.n	8006bf6 <__swbuf_r+0x2a>
 8006c1a:	68a3      	ldr	r3, [r4, #8]
 8006c1c:	3b01      	subs	r3, #1
 8006c1e:	60a3      	str	r3, [r4, #8]
 8006c20:	6823      	ldr	r3, [r4, #0]
 8006c22:	1c5a      	adds	r2, r3, #1
 8006c24:	6022      	str	r2, [r4, #0]
 8006c26:	701e      	strb	r6, [r3, #0]
 8006c28:	6962      	ldr	r2, [r4, #20]
 8006c2a:	1c43      	adds	r3, r0, #1
 8006c2c:	429a      	cmp	r2, r3
 8006c2e:	d004      	beq.n	8006c3a <__swbuf_r+0x6e>
 8006c30:	89a3      	ldrh	r3, [r4, #12]
 8006c32:	07db      	lsls	r3, r3, #31
 8006c34:	d5e1      	bpl.n	8006bfa <__swbuf_r+0x2e>
 8006c36:	2e0a      	cmp	r6, #10
 8006c38:	d1df      	bne.n	8006bfa <__swbuf_r+0x2e>
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	4628      	mov	r0, r5
 8006c3e:	f7ff ff9d 	bl	8006b7c <_fflush_r>
 8006c42:	2800      	cmp	r0, #0
 8006c44:	d0d9      	beq.n	8006bfa <__swbuf_r+0x2e>
 8006c46:	e7d6      	b.n	8006bf6 <__swbuf_r+0x2a>

08006c48 <__swsetup_r>:
 8006c48:	b538      	push	{r3, r4, r5, lr}
 8006c4a:	4b29      	ldr	r3, [pc, #164]	@ (8006cf0 <__swsetup_r+0xa8>)
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	6818      	ldr	r0, [r3, #0]
 8006c50:	460c      	mov	r4, r1
 8006c52:	b118      	cbz	r0, 8006c5c <__swsetup_r+0x14>
 8006c54:	6a03      	ldr	r3, [r0, #32]
 8006c56:	b90b      	cbnz	r3, 8006c5c <__swsetup_r+0x14>
 8006c58:	f7ff f8a0 	bl	8005d9c <__sinit>
 8006c5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c60:	0719      	lsls	r1, r3, #28
 8006c62:	d422      	bmi.n	8006caa <__swsetup_r+0x62>
 8006c64:	06da      	lsls	r2, r3, #27
 8006c66:	d407      	bmi.n	8006c78 <__swsetup_r+0x30>
 8006c68:	2209      	movs	r2, #9
 8006c6a:	602a      	str	r2, [r5, #0]
 8006c6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c70:	81a3      	strh	r3, [r4, #12]
 8006c72:	f04f 30ff 	mov.w	r0, #4294967295
 8006c76:	e033      	b.n	8006ce0 <__swsetup_r+0x98>
 8006c78:	0758      	lsls	r0, r3, #29
 8006c7a:	d512      	bpl.n	8006ca2 <__swsetup_r+0x5a>
 8006c7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c7e:	b141      	cbz	r1, 8006c92 <__swsetup_r+0x4a>
 8006c80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006c84:	4299      	cmp	r1, r3
 8006c86:	d002      	beq.n	8006c8e <__swsetup_r+0x46>
 8006c88:	4628      	mov	r0, r5
 8006c8a:	f7ff f9d5 	bl	8006038 <_free_r>
 8006c8e:	2300      	movs	r3, #0
 8006c90:	6363      	str	r3, [r4, #52]	@ 0x34
 8006c92:	89a3      	ldrh	r3, [r4, #12]
 8006c94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006c98:	81a3      	strh	r3, [r4, #12]
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	6063      	str	r3, [r4, #4]
 8006c9e:	6923      	ldr	r3, [r4, #16]
 8006ca0:	6023      	str	r3, [r4, #0]
 8006ca2:	89a3      	ldrh	r3, [r4, #12]
 8006ca4:	f043 0308 	orr.w	r3, r3, #8
 8006ca8:	81a3      	strh	r3, [r4, #12]
 8006caa:	6923      	ldr	r3, [r4, #16]
 8006cac:	b94b      	cbnz	r3, 8006cc2 <__swsetup_r+0x7a>
 8006cae:	89a3      	ldrh	r3, [r4, #12]
 8006cb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006cb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006cb8:	d003      	beq.n	8006cc2 <__swsetup_r+0x7a>
 8006cba:	4621      	mov	r1, r4
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f000 f8db 	bl	8006e78 <__smakebuf_r>
 8006cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cc6:	f013 0201 	ands.w	r2, r3, #1
 8006cca:	d00a      	beq.n	8006ce2 <__swsetup_r+0x9a>
 8006ccc:	2200      	movs	r2, #0
 8006cce:	60a2      	str	r2, [r4, #8]
 8006cd0:	6962      	ldr	r2, [r4, #20]
 8006cd2:	4252      	negs	r2, r2
 8006cd4:	61a2      	str	r2, [r4, #24]
 8006cd6:	6922      	ldr	r2, [r4, #16]
 8006cd8:	b942      	cbnz	r2, 8006cec <__swsetup_r+0xa4>
 8006cda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006cde:	d1c5      	bne.n	8006c6c <__swsetup_r+0x24>
 8006ce0:	bd38      	pop	{r3, r4, r5, pc}
 8006ce2:	0799      	lsls	r1, r3, #30
 8006ce4:	bf58      	it	pl
 8006ce6:	6962      	ldrpl	r2, [r4, #20]
 8006ce8:	60a2      	str	r2, [r4, #8]
 8006cea:	e7f4      	b.n	8006cd6 <__swsetup_r+0x8e>
 8006cec:	2000      	movs	r0, #0
 8006cee:	e7f7      	b.n	8006ce0 <__swsetup_r+0x98>
 8006cf0:	200001d0 	.word	0x200001d0

08006cf4 <memmove>:
 8006cf4:	4288      	cmp	r0, r1
 8006cf6:	b510      	push	{r4, lr}
 8006cf8:	eb01 0402 	add.w	r4, r1, r2
 8006cfc:	d902      	bls.n	8006d04 <memmove+0x10>
 8006cfe:	4284      	cmp	r4, r0
 8006d00:	4623      	mov	r3, r4
 8006d02:	d807      	bhi.n	8006d14 <memmove+0x20>
 8006d04:	1e43      	subs	r3, r0, #1
 8006d06:	42a1      	cmp	r1, r4
 8006d08:	d008      	beq.n	8006d1c <memmove+0x28>
 8006d0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d12:	e7f8      	b.n	8006d06 <memmove+0x12>
 8006d14:	4402      	add	r2, r0
 8006d16:	4601      	mov	r1, r0
 8006d18:	428a      	cmp	r2, r1
 8006d1a:	d100      	bne.n	8006d1e <memmove+0x2a>
 8006d1c:	bd10      	pop	{r4, pc}
 8006d1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d26:	e7f7      	b.n	8006d18 <memmove+0x24>

08006d28 <_raise_r>:
 8006d28:	291f      	cmp	r1, #31
 8006d2a:	b538      	push	{r3, r4, r5, lr}
 8006d2c:	4605      	mov	r5, r0
 8006d2e:	460c      	mov	r4, r1
 8006d30:	d904      	bls.n	8006d3c <_raise_r+0x14>
 8006d32:	2316      	movs	r3, #22
 8006d34:	6003      	str	r3, [r0, #0]
 8006d36:	f04f 30ff 	mov.w	r0, #4294967295
 8006d3a:	bd38      	pop	{r3, r4, r5, pc}
 8006d3c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006d3e:	b112      	cbz	r2, 8006d46 <_raise_r+0x1e>
 8006d40:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006d44:	b94b      	cbnz	r3, 8006d5a <_raise_r+0x32>
 8006d46:	4628      	mov	r0, r5
 8006d48:	f000 f830 	bl	8006dac <_getpid_r>
 8006d4c:	4622      	mov	r2, r4
 8006d4e:	4601      	mov	r1, r0
 8006d50:	4628      	mov	r0, r5
 8006d52:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d56:	f000 b817 	b.w	8006d88 <_kill_r>
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d00a      	beq.n	8006d74 <_raise_r+0x4c>
 8006d5e:	1c59      	adds	r1, r3, #1
 8006d60:	d103      	bne.n	8006d6a <_raise_r+0x42>
 8006d62:	2316      	movs	r3, #22
 8006d64:	6003      	str	r3, [r0, #0]
 8006d66:	2001      	movs	r0, #1
 8006d68:	e7e7      	b.n	8006d3a <_raise_r+0x12>
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006d70:	4620      	mov	r0, r4
 8006d72:	4798      	blx	r3
 8006d74:	2000      	movs	r0, #0
 8006d76:	e7e0      	b.n	8006d3a <_raise_r+0x12>

08006d78 <raise>:
 8006d78:	4b02      	ldr	r3, [pc, #8]	@ (8006d84 <raise+0xc>)
 8006d7a:	4601      	mov	r1, r0
 8006d7c:	6818      	ldr	r0, [r3, #0]
 8006d7e:	f7ff bfd3 	b.w	8006d28 <_raise_r>
 8006d82:	bf00      	nop
 8006d84:	200001d0 	.word	0x200001d0

08006d88 <_kill_r>:
 8006d88:	b538      	push	{r3, r4, r5, lr}
 8006d8a:	4d07      	ldr	r5, [pc, #28]	@ (8006da8 <_kill_r+0x20>)
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	4604      	mov	r4, r0
 8006d90:	4608      	mov	r0, r1
 8006d92:	4611      	mov	r1, r2
 8006d94:	602b      	str	r3, [r5, #0]
 8006d96:	f7fa f8d9 	bl	8000f4c <_kill>
 8006d9a:	1c43      	adds	r3, r0, #1
 8006d9c:	d102      	bne.n	8006da4 <_kill_r+0x1c>
 8006d9e:	682b      	ldr	r3, [r5, #0]
 8006da0:	b103      	cbz	r3, 8006da4 <_kill_r+0x1c>
 8006da2:	6023      	str	r3, [r4, #0]
 8006da4:	bd38      	pop	{r3, r4, r5, pc}
 8006da6:	bf00      	nop
 8006da8:	20000488 	.word	0x20000488

08006dac <_getpid_r>:
 8006dac:	f7fa b8c6 	b.w	8000f3c <_getpid>

08006db0 <_sbrk_r>:
 8006db0:	b538      	push	{r3, r4, r5, lr}
 8006db2:	4d06      	ldr	r5, [pc, #24]	@ (8006dcc <_sbrk_r+0x1c>)
 8006db4:	2300      	movs	r3, #0
 8006db6:	4604      	mov	r4, r0
 8006db8:	4608      	mov	r0, r1
 8006dba:	602b      	str	r3, [r5, #0]
 8006dbc:	f7fa f94e 	bl	800105c <_sbrk>
 8006dc0:	1c43      	adds	r3, r0, #1
 8006dc2:	d102      	bne.n	8006dca <_sbrk_r+0x1a>
 8006dc4:	682b      	ldr	r3, [r5, #0]
 8006dc6:	b103      	cbz	r3, 8006dca <_sbrk_r+0x1a>
 8006dc8:	6023      	str	r3, [r4, #0]
 8006dca:	bd38      	pop	{r3, r4, r5, pc}
 8006dcc:	20000488 	.word	0x20000488

08006dd0 <_realloc_r>:
 8006dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006dd4:	4607      	mov	r7, r0
 8006dd6:	4614      	mov	r4, r2
 8006dd8:	460d      	mov	r5, r1
 8006dda:	b921      	cbnz	r1, 8006de6 <_realloc_r+0x16>
 8006ddc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006de0:	4611      	mov	r1, r2
 8006de2:	f7ff b995 	b.w	8006110 <_malloc_r>
 8006de6:	b92a      	cbnz	r2, 8006df4 <_realloc_r+0x24>
 8006de8:	f7ff f926 	bl	8006038 <_free_r>
 8006dec:	4625      	mov	r5, r4
 8006dee:	4628      	mov	r0, r5
 8006df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006df4:	f000 f89e 	bl	8006f34 <_malloc_usable_size_r>
 8006df8:	4284      	cmp	r4, r0
 8006dfa:	4606      	mov	r6, r0
 8006dfc:	d802      	bhi.n	8006e04 <_realloc_r+0x34>
 8006dfe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006e02:	d8f4      	bhi.n	8006dee <_realloc_r+0x1e>
 8006e04:	4621      	mov	r1, r4
 8006e06:	4638      	mov	r0, r7
 8006e08:	f7ff f982 	bl	8006110 <_malloc_r>
 8006e0c:	4680      	mov	r8, r0
 8006e0e:	b908      	cbnz	r0, 8006e14 <_realloc_r+0x44>
 8006e10:	4645      	mov	r5, r8
 8006e12:	e7ec      	b.n	8006dee <_realloc_r+0x1e>
 8006e14:	42b4      	cmp	r4, r6
 8006e16:	4622      	mov	r2, r4
 8006e18:	4629      	mov	r1, r5
 8006e1a:	bf28      	it	cs
 8006e1c:	4632      	movcs	r2, r6
 8006e1e:	f7ff f8f6 	bl	800600e <memcpy>
 8006e22:	4629      	mov	r1, r5
 8006e24:	4638      	mov	r0, r7
 8006e26:	f7ff f907 	bl	8006038 <_free_r>
 8006e2a:	e7f1      	b.n	8006e10 <_realloc_r+0x40>

08006e2c <__swhatbuf_r>:
 8006e2c:	b570      	push	{r4, r5, r6, lr}
 8006e2e:	460c      	mov	r4, r1
 8006e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e34:	2900      	cmp	r1, #0
 8006e36:	b096      	sub	sp, #88	@ 0x58
 8006e38:	4615      	mov	r5, r2
 8006e3a:	461e      	mov	r6, r3
 8006e3c:	da0d      	bge.n	8006e5a <__swhatbuf_r+0x2e>
 8006e3e:	89a3      	ldrh	r3, [r4, #12]
 8006e40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006e44:	f04f 0100 	mov.w	r1, #0
 8006e48:	bf14      	ite	ne
 8006e4a:	2340      	movne	r3, #64	@ 0x40
 8006e4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006e50:	2000      	movs	r0, #0
 8006e52:	6031      	str	r1, [r6, #0]
 8006e54:	602b      	str	r3, [r5, #0]
 8006e56:	b016      	add	sp, #88	@ 0x58
 8006e58:	bd70      	pop	{r4, r5, r6, pc}
 8006e5a:	466a      	mov	r2, sp
 8006e5c:	f000 f848 	bl	8006ef0 <_fstat_r>
 8006e60:	2800      	cmp	r0, #0
 8006e62:	dbec      	blt.n	8006e3e <__swhatbuf_r+0x12>
 8006e64:	9901      	ldr	r1, [sp, #4]
 8006e66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006e6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006e6e:	4259      	negs	r1, r3
 8006e70:	4159      	adcs	r1, r3
 8006e72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006e76:	e7eb      	b.n	8006e50 <__swhatbuf_r+0x24>

08006e78 <__smakebuf_r>:
 8006e78:	898b      	ldrh	r3, [r1, #12]
 8006e7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e7c:	079d      	lsls	r5, r3, #30
 8006e7e:	4606      	mov	r6, r0
 8006e80:	460c      	mov	r4, r1
 8006e82:	d507      	bpl.n	8006e94 <__smakebuf_r+0x1c>
 8006e84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006e88:	6023      	str	r3, [r4, #0]
 8006e8a:	6123      	str	r3, [r4, #16]
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	6163      	str	r3, [r4, #20]
 8006e90:	b003      	add	sp, #12
 8006e92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e94:	ab01      	add	r3, sp, #4
 8006e96:	466a      	mov	r2, sp
 8006e98:	f7ff ffc8 	bl	8006e2c <__swhatbuf_r>
 8006e9c:	9f00      	ldr	r7, [sp, #0]
 8006e9e:	4605      	mov	r5, r0
 8006ea0:	4639      	mov	r1, r7
 8006ea2:	4630      	mov	r0, r6
 8006ea4:	f7ff f934 	bl	8006110 <_malloc_r>
 8006ea8:	b948      	cbnz	r0, 8006ebe <__smakebuf_r+0x46>
 8006eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eae:	059a      	lsls	r2, r3, #22
 8006eb0:	d4ee      	bmi.n	8006e90 <__smakebuf_r+0x18>
 8006eb2:	f023 0303 	bic.w	r3, r3, #3
 8006eb6:	f043 0302 	orr.w	r3, r3, #2
 8006eba:	81a3      	strh	r3, [r4, #12]
 8006ebc:	e7e2      	b.n	8006e84 <__smakebuf_r+0xc>
 8006ebe:	89a3      	ldrh	r3, [r4, #12]
 8006ec0:	6020      	str	r0, [r4, #0]
 8006ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ec6:	81a3      	strh	r3, [r4, #12]
 8006ec8:	9b01      	ldr	r3, [sp, #4]
 8006eca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006ece:	b15b      	cbz	r3, 8006ee8 <__smakebuf_r+0x70>
 8006ed0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ed4:	4630      	mov	r0, r6
 8006ed6:	f000 f81d 	bl	8006f14 <_isatty_r>
 8006eda:	b128      	cbz	r0, 8006ee8 <__smakebuf_r+0x70>
 8006edc:	89a3      	ldrh	r3, [r4, #12]
 8006ede:	f023 0303 	bic.w	r3, r3, #3
 8006ee2:	f043 0301 	orr.w	r3, r3, #1
 8006ee6:	81a3      	strh	r3, [r4, #12]
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	431d      	orrs	r5, r3
 8006eec:	81a5      	strh	r5, [r4, #12]
 8006eee:	e7cf      	b.n	8006e90 <__smakebuf_r+0x18>

08006ef0 <_fstat_r>:
 8006ef0:	b538      	push	{r3, r4, r5, lr}
 8006ef2:	4d07      	ldr	r5, [pc, #28]	@ (8006f10 <_fstat_r+0x20>)
 8006ef4:	2300      	movs	r3, #0
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	4608      	mov	r0, r1
 8006efa:	4611      	mov	r1, r2
 8006efc:	602b      	str	r3, [r5, #0]
 8006efe:	f7fa f885 	bl	800100c <_fstat>
 8006f02:	1c43      	adds	r3, r0, #1
 8006f04:	d102      	bne.n	8006f0c <_fstat_r+0x1c>
 8006f06:	682b      	ldr	r3, [r5, #0]
 8006f08:	b103      	cbz	r3, 8006f0c <_fstat_r+0x1c>
 8006f0a:	6023      	str	r3, [r4, #0]
 8006f0c:	bd38      	pop	{r3, r4, r5, pc}
 8006f0e:	bf00      	nop
 8006f10:	20000488 	.word	0x20000488

08006f14 <_isatty_r>:
 8006f14:	b538      	push	{r3, r4, r5, lr}
 8006f16:	4d06      	ldr	r5, [pc, #24]	@ (8006f30 <_isatty_r+0x1c>)
 8006f18:	2300      	movs	r3, #0
 8006f1a:	4604      	mov	r4, r0
 8006f1c:	4608      	mov	r0, r1
 8006f1e:	602b      	str	r3, [r5, #0]
 8006f20:	f7fa f884 	bl	800102c <_isatty>
 8006f24:	1c43      	adds	r3, r0, #1
 8006f26:	d102      	bne.n	8006f2e <_isatty_r+0x1a>
 8006f28:	682b      	ldr	r3, [r5, #0]
 8006f2a:	b103      	cbz	r3, 8006f2e <_isatty_r+0x1a>
 8006f2c:	6023      	str	r3, [r4, #0]
 8006f2e:	bd38      	pop	{r3, r4, r5, pc}
 8006f30:	20000488 	.word	0x20000488

08006f34 <_malloc_usable_size_r>:
 8006f34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f38:	1f18      	subs	r0, r3, #4
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	bfbc      	itt	lt
 8006f3e:	580b      	ldrlt	r3, [r1, r0]
 8006f40:	18c0      	addlt	r0, r0, r3
 8006f42:	4770      	bx	lr

08006f44 <_init>:
 8006f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f46:	bf00      	nop
 8006f48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f4a:	bc08      	pop	{r3}
 8006f4c:	469e      	mov	lr, r3
 8006f4e:	4770      	bx	lr

08006f50 <_fini>:
 8006f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f52:	bf00      	nop
 8006f54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f56:	bc08      	pop	{r3}
 8006f58:	469e      	mov	lr, r3
 8006f5a:	4770      	bx	lr
