
testeFreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af28  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a8  0800b108  0800b108  0000c108  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5b0  0800b5b0  0000d1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5b0  0800b5b0  0000c5b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5b8  0800b5b8  0000d1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5b8  0800b5b8  0000c5b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5bc  0800b5bc  0000c5bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800b5c0  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cb4  200001d8  0800b798  0000d1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e8c  0800b798  0000de8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d754  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ccd  00000000  00000000  0002a95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019e8  00000000  00000000  0002e630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000141b  00000000  00000000  00030018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004fd2  00000000  00000000  00031433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001be11  00000000  00000000  00036405  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d30f6  00000000  00000000  00052216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012530c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007d9c  00000000  00000000  00125350  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  0012d0ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b0f0 	.word	0x0800b0f0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001dc 	.word	0x200001dc
 800021c:	0800b0f0 	.word	0x0800b0f0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b96a 	b.w	8000ee4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	460c      	mov	r4, r1
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d14e      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c34:	4694      	mov	ip, r2
 8000c36:	458c      	cmp	ip, r1
 8000c38:	4686      	mov	lr, r0
 8000c3a:	fab2 f282 	clz	r2, r2
 8000c3e:	d962      	bls.n	8000d06 <__udivmoddi4+0xde>
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0320 	rsb	r3, r2, #32
 8000c46:	4091      	lsls	r1, r2
 8000c48:	fa20 f303 	lsr.w	r3, r0, r3
 8000c4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c50:	4319      	orrs	r1, r3
 8000c52:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c5a:	fa1f f68c 	uxth.w	r6, ip
 8000c5e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c62:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c66:	fb07 1114 	mls	r1, r7, r4, r1
 8000c6a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6e:	fb04 f106 	mul.w	r1, r4, r6
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7e:	f080 8112 	bcs.w	8000ea6 <__udivmoddi4+0x27e>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 810f 	bls.w	8000ea6 <__udivmoddi4+0x27e>
 8000c88:	3c02      	subs	r4, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a59      	subs	r1, r3, r1
 8000c8e:	fa1f f38e 	uxth.w	r3, lr
 8000c92:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c96:	fb07 1110 	mls	r1, r7, r0, r1
 8000c9a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9e:	fb00 f606 	mul.w	r6, r0, r6
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	d90a      	bls.n	8000cbc <__udivmoddi4+0x94>
 8000ca6:	eb1c 0303 	adds.w	r3, ip, r3
 8000caa:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cae:	f080 80fc 	bcs.w	8000eaa <__udivmoddi4+0x282>
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	f240 80f9 	bls.w	8000eaa <__udivmoddi4+0x282>
 8000cb8:	4463      	add	r3, ip
 8000cba:	3802      	subs	r0, #2
 8000cbc:	1b9b      	subs	r3, r3, r6
 8000cbe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	b11d      	cbz	r5, 8000cce <__udivmoddi4+0xa6>
 8000cc6:	40d3      	lsrs	r3, r2
 8000cc8:	2200      	movs	r2, #0
 8000cca:	e9c5 3200 	strd	r3, r2, [r5]
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d905      	bls.n	8000ce2 <__udivmoddi4+0xba>
 8000cd6:	b10d      	cbz	r5, 8000cdc <__udivmoddi4+0xb4>
 8000cd8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cdc:	2100      	movs	r1, #0
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e7f5      	b.n	8000cce <__udivmoddi4+0xa6>
 8000ce2:	fab3 f183 	clz	r1, r3
 8000ce6:	2900      	cmp	r1, #0
 8000ce8:	d146      	bne.n	8000d78 <__udivmoddi4+0x150>
 8000cea:	42a3      	cmp	r3, r4
 8000cec:	d302      	bcc.n	8000cf4 <__udivmoddi4+0xcc>
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	f0c0 80f0 	bcc.w	8000ed4 <__udivmoddi4+0x2ac>
 8000cf4:	1a86      	subs	r6, r0, r2
 8000cf6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cfa:	2001      	movs	r0, #1
 8000cfc:	2d00      	cmp	r5, #0
 8000cfe:	d0e6      	beq.n	8000cce <__udivmoddi4+0xa6>
 8000d00:	e9c5 6300 	strd	r6, r3, [r5]
 8000d04:	e7e3      	b.n	8000cce <__udivmoddi4+0xa6>
 8000d06:	2a00      	cmp	r2, #0
 8000d08:	f040 8090 	bne.w	8000e2c <__udivmoddi4+0x204>
 8000d0c:	eba1 040c 	sub.w	r4, r1, ip
 8000d10:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d14:	fa1f f78c 	uxth.w	r7, ip
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d22:	fb08 4416 	mls	r4, r8, r6, r4
 8000d26:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2a:	fb07 f006 	mul.w	r0, r7, r6
 8000d2e:	4298      	cmp	r0, r3
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x11c>
 8000d32:	eb1c 0303 	adds.w	r3, ip, r3
 8000d36:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x11a>
 8000d3c:	4298      	cmp	r0, r3
 8000d3e:	f200 80cd 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d42:	4626      	mov	r6, r4
 8000d44:	1a1c      	subs	r4, r3, r0
 8000d46:	fa1f f38e 	uxth.w	r3, lr
 8000d4a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d56:	fb00 f707 	mul.w	r7, r0, r7
 8000d5a:	429f      	cmp	r7, r3
 8000d5c:	d908      	bls.n	8000d70 <__udivmoddi4+0x148>
 8000d5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d62:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d66:	d202      	bcs.n	8000d6e <__udivmoddi4+0x146>
 8000d68:	429f      	cmp	r7, r3
 8000d6a:	f200 80b0 	bhi.w	8000ece <__udivmoddi4+0x2a6>
 8000d6e:	4620      	mov	r0, r4
 8000d70:	1bdb      	subs	r3, r3, r7
 8000d72:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d76:	e7a5      	b.n	8000cc4 <__udivmoddi4+0x9c>
 8000d78:	f1c1 0620 	rsb	r6, r1, #32
 8000d7c:	408b      	lsls	r3, r1
 8000d7e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d82:	431f      	orrs	r7, r3
 8000d84:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d88:	fa04 f301 	lsl.w	r3, r4, r1
 8000d8c:	ea43 030c 	orr.w	r3, r3, ip
 8000d90:	40f4      	lsrs	r4, r6
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	0c38      	lsrs	r0, r7, #16
 8000d98:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d9c:	fbb4 fef0 	udiv	lr, r4, r0
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	fb00 441e 	mls	r4, r0, lr, r4
 8000da8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dac:	fb0e f90c 	mul.w	r9, lr, ip
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	fa02 f201 	lsl.w	r2, r2, r1
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1a6>
 8000db8:	193c      	adds	r4, r7, r4
 8000dba:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dbe:	f080 8084 	bcs.w	8000eca <__udivmoddi4+0x2a2>
 8000dc2:	45a1      	cmp	r9, r4
 8000dc4:	f240 8081 	bls.w	8000eca <__udivmoddi4+0x2a2>
 8000dc8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dcc:	443c      	add	r4, r7
 8000dce:	eba4 0409 	sub.w	r4, r4, r9
 8000dd2:	fa1f f983 	uxth.w	r9, r3
 8000dd6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dda:	fb00 4413 	mls	r4, r0, r3, r4
 8000dde:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000de2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de6:	45a4      	cmp	ip, r4
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x1d2>
 8000dea:	193c      	adds	r4, r7, r4
 8000dec:	f103 30ff 	add.w	r0, r3, #4294967295
 8000df0:	d267      	bcs.n	8000ec2 <__udivmoddi4+0x29a>
 8000df2:	45a4      	cmp	ip, r4
 8000df4:	d965      	bls.n	8000ec2 <__udivmoddi4+0x29a>
 8000df6:	3b02      	subs	r3, #2
 8000df8:	443c      	add	r4, r7
 8000dfa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfe:	fba0 9302 	umull	r9, r3, r0, r2
 8000e02:	eba4 040c 	sub.w	r4, r4, ip
 8000e06:	429c      	cmp	r4, r3
 8000e08:	46ce      	mov	lr, r9
 8000e0a:	469c      	mov	ip, r3
 8000e0c:	d351      	bcc.n	8000eb2 <__udivmoddi4+0x28a>
 8000e0e:	d04e      	beq.n	8000eae <__udivmoddi4+0x286>
 8000e10:	b155      	cbz	r5, 8000e28 <__udivmoddi4+0x200>
 8000e12:	ebb8 030e 	subs.w	r3, r8, lr
 8000e16:	eb64 040c 	sbc.w	r4, r4, ip
 8000e1a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1e:	40cb      	lsrs	r3, r1
 8000e20:	431e      	orrs	r6, r3
 8000e22:	40cc      	lsrs	r4, r1
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e750      	b.n	8000cce <__udivmoddi4+0xa6>
 8000e2c:	f1c2 0320 	rsb	r3, r2, #32
 8000e30:	fa20 f103 	lsr.w	r1, r0, r3
 8000e34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e38:	fa24 f303 	lsr.w	r3, r4, r3
 8000e3c:	4094      	lsls	r4, r2
 8000e3e:	430c      	orrs	r4, r1
 8000e40:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e44:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e48:	fa1f f78c 	uxth.w	r7, ip
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3110 	mls	r1, r8, r0, r3
 8000e54:	0c23      	lsrs	r3, r4, #16
 8000e56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e5a:	fb00 f107 	mul.w	r1, r0, r7
 8000e5e:	4299      	cmp	r1, r3
 8000e60:	d908      	bls.n	8000e74 <__udivmoddi4+0x24c>
 8000e62:	eb1c 0303 	adds.w	r3, ip, r3
 8000e66:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e6a:	d22c      	bcs.n	8000ec6 <__udivmoddi4+0x29e>
 8000e6c:	4299      	cmp	r1, r3
 8000e6e:	d92a      	bls.n	8000ec6 <__udivmoddi4+0x29e>
 8000e70:	3802      	subs	r0, #2
 8000e72:	4463      	add	r3, ip
 8000e74:	1a5b      	subs	r3, r3, r1
 8000e76:	b2a4      	uxth	r4, r4
 8000e78:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e7c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e80:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e84:	fb01 f307 	mul.w	r3, r1, r7
 8000e88:	42a3      	cmp	r3, r4
 8000e8a:	d908      	bls.n	8000e9e <__udivmoddi4+0x276>
 8000e8c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e90:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e94:	d213      	bcs.n	8000ebe <__udivmoddi4+0x296>
 8000e96:	42a3      	cmp	r3, r4
 8000e98:	d911      	bls.n	8000ebe <__udivmoddi4+0x296>
 8000e9a:	3902      	subs	r1, #2
 8000e9c:	4464      	add	r4, ip
 8000e9e:	1ae4      	subs	r4, r4, r3
 8000ea0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea4:	e739      	b.n	8000d1a <__udivmoddi4+0xf2>
 8000ea6:	4604      	mov	r4, r0
 8000ea8:	e6f0      	b.n	8000c8c <__udivmoddi4+0x64>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e706      	b.n	8000cbc <__udivmoddi4+0x94>
 8000eae:	45c8      	cmp	r8, r9
 8000eb0:	d2ae      	bcs.n	8000e10 <__udivmoddi4+0x1e8>
 8000eb2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7a8      	b.n	8000e10 <__udivmoddi4+0x1e8>
 8000ebe:	4631      	mov	r1, r6
 8000ec0:	e7ed      	b.n	8000e9e <__udivmoddi4+0x276>
 8000ec2:	4603      	mov	r3, r0
 8000ec4:	e799      	b.n	8000dfa <__udivmoddi4+0x1d2>
 8000ec6:	4630      	mov	r0, r6
 8000ec8:	e7d4      	b.n	8000e74 <__udivmoddi4+0x24c>
 8000eca:	46d6      	mov	lr, sl
 8000ecc:	e77f      	b.n	8000dce <__udivmoddi4+0x1a6>
 8000ece:	4463      	add	r3, ip
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	e74d      	b.n	8000d70 <__udivmoddi4+0x148>
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	4623      	mov	r3, r4
 8000ed8:	4608      	mov	r0, r1
 8000eda:	e70f      	b.n	8000cfc <__udivmoddi4+0xd4>
 8000edc:	3e02      	subs	r6, #2
 8000ede:	4463      	add	r3, ip
 8000ee0:	e730      	b.n	8000d44 <__udivmoddi4+0x11c>
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_idiv0>:
 8000ee4:	4770      	bx	lr
 8000ee6:	bf00      	nop

08000ee8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

PUTCHAR_PROTOTYPE
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8000ef0:	1d39      	adds	r1, r7, #4
 8000ef2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	4803      	ldr	r0, [pc, #12]	@ (8000f08 <__io_putchar+0x20>)
 8000efa:	f004 f823 	bl	8004f44 <HAL_UART_Transmit>

  return ch;
 8000efe:	687b      	ldr	r3, [r7, #4]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	200001f4 	.word	0x200001f4

08000f0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f10:	f001 f947 	bl	80021a2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f14:	f000 f880 	bl	8001018 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f18:	f000 fa94 	bl	8001444 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000f1c:	f000 f8c8 	bl	80010b0 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 8000f20:	f000 f910 	bl	8001144 <MX_TIM1_Init>
  MX_TIM16_Init();
 8000f24:	f000 fa0a 	bl	800133c <MX_TIM16_Init>
  MX_TIM2_Init();
 8000f28:	f000 f9ba 	bl	80012a0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f2c:	4828      	ldr	r0, [pc, #160]	@ (8000fd0 <main+0xc4>)
 8000f2e:	f002 fcc9 	bl	80038c4 <HAL_TIM_Base_Start_IT>
  printf("** Teste inicial 3 %d** \n\r",count );
 8000f32:	4b28      	ldr	r3, [pc, #160]	@ (8000fd4 <main+0xc8>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4619      	mov	r1, r3
 8000f38:	4827      	ldr	r0, [pc, #156]	@ (8000fd8 <main+0xcc>)
 8000f3a:	f008 f95f 	bl	80091fc <iprintf>

  /*## Start PWM signals generation #######################################*/
    /* Start channel 1 */
    if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 8000f3e:	2100      	movs	r1, #0
 8000f40:	4826      	ldr	r0, [pc, #152]	@ (8000fdc <main+0xd0>)
 8000f42:	f002 fd81 	bl	8003a48 <HAL_TIM_PWM_Start>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <main+0x44>
    {
      /* PWM Generation Error */
      Error_Handler();
 8000f4c:	f000 fe26 	bl	8001b9c <Error_Handler>
    }
    if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK)
 8000f50:	2108      	movs	r1, #8
 8000f52:	4822      	ldr	r0, [pc, #136]	@ (8000fdc <main+0xd0>)
 8000f54:	f002 fd78 	bl	8003a48 <HAL_TIM_PWM_Start>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <main+0x56>
        {
          /* PWM Generation Error */
          Error_Handler();
 8000f5e:	f000 fe1d 	bl	8001b9c <Error_Handler>
        }
    if (HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1) != HAL_OK)
 8000f62:	2100      	movs	r1, #0
 8000f64:	481e      	ldr	r0, [pc, #120]	@ (8000fe0 <main+0xd4>)
 8000f66:	f002 fd6f 	bl	8003a48 <HAL_TIM_PWM_Start>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d001      	beq.n	8000f74 <main+0x68>
            {
              /* PWM Generation Error */
              Error_Handler();
 8000f70:	f000 fe14 	bl	8001b9c <Error_Handler>
            }
    TIM1-> CCR1 = 3500;   //DIREITO // 4000
 8000f74:	4b1b      	ldr	r3, [pc, #108]	@ (8000fe4 <main+0xd8>)
 8000f76:	f640 52ac 	movw	r2, #3500	@ 0xdac
 8000f7a:	635a      	str	r2, [r3, #52]	@ 0x34
    TIM1-> CCR3 = 3900;				// 4795
 8000f7c:	4b19      	ldr	r3, [pc, #100]	@ (8000fe4 <main+0xd8>)
 8000f7e:	f640 723c 	movw	r2, #3900	@ 0xf3c
 8000f82:	63da      	str	r2, [r3, #60]	@ 0x3c


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000f84:	f004 fe9e 	bl	8005cc4 <osKernelInitialize>
  /* creation of defaultTask */




  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000f88:	4a17      	ldr	r2, [pc, #92]	@ (8000fe8 <main+0xdc>)
 8000f8a:	2100      	movs	r1, #0
 8000f8c:	4817      	ldr	r0, [pc, #92]	@ (8000fec <main+0xe0>)
 8000f8e:	f004 fee3 	bl	8005d58 <osThreadNew>
 8000f92:	4603      	mov	r3, r0
 8000f94:	4a16      	ldr	r2, [pc, #88]	@ (8000ff0 <main+0xe4>)
 8000f96:	6013      	str	r3, [r2, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 8000f98:	4a16      	ldr	r2, [pc, #88]	@ (8000ff4 <main+0xe8>)
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4816      	ldr	r0, [pc, #88]	@ (8000ff8 <main+0xec>)
 8000f9e:	f004 fedb 	bl	8005d58 <osThreadNew>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	4a15      	ldr	r2, [pc, #84]	@ (8000ffc <main+0xf0>)
 8000fa6:	6013      	str	r3, [r2, #0]

  /* creation of myTask03 */
  myTask03Handle = osThreadNew(StartTask03, NULL, &myTask03_attributes);
 8000fa8:	4a15      	ldr	r2, [pc, #84]	@ (8001000 <main+0xf4>)
 8000faa:	2100      	movs	r1, #0
 8000fac:	4815      	ldr	r0, [pc, #84]	@ (8001004 <main+0xf8>)
 8000fae:	f004 fed3 	bl	8005d58 <osThreadNew>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	4a14      	ldr	r2, [pc, #80]	@ (8001008 <main+0xfc>)
 8000fb6:	6013      	str	r3, [r2, #0]

  /* creation of myTask04 */
  myTask04Handle = osThreadNew(StartTask04, NULL, &myTask04_attributes);
 8000fb8:	4a14      	ldr	r2, [pc, #80]	@ (800100c <main+0x100>)
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4814      	ldr	r0, [pc, #80]	@ (8001010 <main+0x104>)
 8000fbe:	f004 fecb 	bl	8005d58 <osThreadNew>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	4a13      	ldr	r2, [pc, #76]	@ (8001014 <main+0x108>)
 8000fc6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000fc8:	f004 fea0 	bl	8005d0c <osKernelStart>
  /* USER CODE BEGIN WHILE */




  while (1)
 8000fcc:	bf00      	nop
 8000fce:	e7fd      	b.n	8000fcc <main+0xc0>
 8000fd0:	200002d4 	.word	0x200002d4
 8000fd4:	20000384 	.word	0x20000384
 8000fd8:	0800b138 	.word	0x0800b138
 8000fdc:	20000288 	.word	0x20000288
 8000fe0:	20000320 	.word	0x20000320
 8000fe4:	40012c00 	.word	0x40012c00
 8000fe8:	0800b16c 	.word	0x0800b16c
 8000fec:	08001a39 	.word	0x08001a39
 8000ff0:	2000036c 	.word	0x2000036c
 8000ff4:	0800b190 	.word	0x0800b190
 8000ff8:	08001ac9 	.word	0x08001ac9
 8000ffc:	20000370 	.word	0x20000370
 8001000:	0800b1b4 	.word	0x0800b1b4
 8001004:	08001af7 	.word	0x08001af7
 8001008:	20000374 	.word	0x20000374
 800100c:	0800b1d8 	.word	0x0800b1d8
 8001010:	08001b03 	.word	0x08001b03
 8001014:	20000378 	.word	0x20000378

08001018 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b094      	sub	sp, #80	@ 0x50
 800101c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101e:	f107 0318 	add.w	r3, r7, #24
 8001022:	2238      	movs	r2, #56	@ 0x38
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f008 f93d 	bl	80092a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800102c:	1d3b      	adds	r3, r7, #4
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	605a      	str	r2, [r3, #4]
 8001034:	609a      	str	r2, [r3, #8]
 8001036:	60da      	str	r2, [r3, #12]
 8001038:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800103a:	2000      	movs	r0, #0
 800103c:	f001 fbe6 	bl	800280c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001040:	2302      	movs	r3, #2
 8001042:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001044:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800104a:	2340      	movs	r3, #64	@ 0x40
 800104c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800104e:	2302      	movs	r3, #2
 8001050:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001052:	2302      	movs	r3, #2
 8001054:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001056:	2304      	movs	r3, #4
 8001058:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800105a:	2355      	movs	r3, #85	@ 0x55
 800105c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800105e:	2302      	movs	r3, #2
 8001060:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001062:	2302      	movs	r3, #2
 8001064:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001066:	2302      	movs	r3, #2
 8001068:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800106a:	f107 0318 	add.w	r3, r7, #24
 800106e:	4618      	mov	r0, r3
 8001070:	f001 fc80 	bl	8002974 <HAL_RCC_OscConfig>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800107a:	f000 fd8f 	bl	8001b9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800107e:	230f      	movs	r3, #15
 8001080:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001082:	2303      	movs	r3, #3
 8001084:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001086:	2300      	movs	r3, #0
 8001088:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800108a:	2300      	movs	r3, #0
 800108c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800108e:	2300      	movs	r3, #0
 8001090:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001092:	1d3b      	adds	r3, r7, #4
 8001094:	2104      	movs	r1, #4
 8001096:	4618      	mov	r0, r3
 8001098:	f001 ff7e 	bl	8002f98 <HAL_RCC_ClockConfig>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80010a2:	f000 fd7b 	bl	8001b9c <Error_Handler>
  }
}
 80010a6:	bf00      	nop
 80010a8:	3750      	adds	r7, #80	@ 0x50
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
	...

080010b0 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80010b4:	4b21      	ldr	r3, [pc, #132]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010b6:	4a22      	ldr	r2, [pc, #136]	@ (8001140 <MX_LPUART1_UART_Init+0x90>)
 80010b8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80010ba:	4b20      	ldr	r3, [pc, #128]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010c0:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010c2:	4b1e      	ldr	r3, [pc, #120]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80010c8:	4b1c      	ldr	r3, [pc, #112]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80010ce:	4b1b      	ldr	r3, [pc, #108]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80010d4:	4b19      	ldr	r3, [pc, #100]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010d6:	220c      	movs	r2, #12
 80010d8:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010da:	4b18      	ldr	r3, [pc, #96]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e0:	4b16      	ldr	r3, [pc, #88]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010e6:	4b15      	ldr	r3, [pc, #84]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010ec:	4b13      	ldr	r3, [pc, #76]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80010f2:	4812      	ldr	r0, [pc, #72]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 80010f4:	f003 fed6 	bl	8004ea4 <HAL_UART_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 80010fe:	f000 fd4d 	bl	8001b9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001102:	2100      	movs	r1, #0
 8001104:	480d      	ldr	r0, [pc, #52]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 8001106:	f004 fccf 	bl	8005aa8 <HAL_UARTEx_SetTxFifoThreshold>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001110:	f000 fd44 	bl	8001b9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001114:	2100      	movs	r1, #0
 8001116:	4809      	ldr	r0, [pc, #36]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 8001118:	f004 fd04 	bl	8005b24 <HAL_UARTEx_SetRxFifoThreshold>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001122:	f000 fd3b 	bl	8001b9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001126:	4805      	ldr	r0, [pc, #20]	@ (800113c <MX_LPUART1_UART_Init+0x8c>)
 8001128:	f004 fc85 	bl	8005a36 <HAL_UARTEx_DisableFifoMode>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001132:	f000 fd33 	bl	8001b9c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	200001f4 	.word	0x200001f4
 8001140:	40008000 	.word	0x40008000

08001144 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b098      	sub	sp, #96	@ 0x60
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800114a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800114e:	2200      	movs	r2, #0
 8001150:	601a      	str	r2, [r3, #0]
 8001152:	605a      	str	r2, [r3, #4]
 8001154:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001156:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
 8001164:	611a      	str	r2, [r3, #16]
 8001166:	615a      	str	r2, [r3, #20]
 8001168:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	2234      	movs	r2, #52	@ 0x34
 800116e:	2100      	movs	r1, #0
 8001170:	4618      	mov	r0, r3
 8001172:	f008 f898 	bl	80092a6 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001176:	4b46      	ldr	r3, [pc, #280]	@ (8001290 <MX_TIM1_Init+0x14c>)
 8001178:	4a46      	ldr	r2, [pc, #280]	@ (8001294 <MX_TIM1_Init+0x150>)
 800117a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = PRESCALER_VALUE;
 800117c:	4b46      	ldr	r3, [pc, #280]	@ (8001298 <MX_TIM1_Init+0x154>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a46      	ldr	r2, [pc, #280]	@ (800129c <MX_TIM1_Init+0x158>)
 8001182:	fba2 2303 	umull	r2, r3, r2, r3
 8001186:	0ddb      	lsrs	r3, r3, #23
 8001188:	3b01      	subs	r3, #1
 800118a:	4a41      	ldr	r2, [pc, #260]	@ (8001290 <MX_TIM1_Init+0x14c>)
 800118c:	6053      	str	r3, [r2, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118e:	4b40      	ldr	r3, [pc, #256]	@ (8001290 <MX_TIM1_Init+0x14c>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = PERIOD_VALUE;
 8001194:	4b3e      	ldr	r3, [pc, #248]	@ (8001290 <MX_TIM1_Init+0x14c>)
 8001196:	f241 3287 	movw	r2, #4999	@ 0x1387
 800119a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800119c:	4b3c      	ldr	r3, [pc, #240]	@ (8001290 <MX_TIM1_Init+0x14c>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80011a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001290 <MX_TIM1_Init+0x14c>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a8:	4b39      	ldr	r3, [pc, #228]	@ (8001290 <MX_TIM1_Init+0x14c>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80011ae:	4838      	ldr	r0, [pc, #224]	@ (8001290 <MX_TIM1_Init+0x14c>)
 80011b0:	f002 fbf2 	bl	8003998 <HAL_TIM_PWM_Init>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80011ba:	f000 fcef 	bl	8001b9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011be:	2300      	movs	r3, #0
 80011c0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80011c2:	2300      	movs	r3, #0
 80011c4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c6:	2300      	movs	r3, #0
 80011c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011ca:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80011ce:	4619      	mov	r1, r3
 80011d0:	482f      	ldr	r0, [pc, #188]	@ (8001290 <MX_TIM1_Init+0x14c>)
 80011d2:	f003 fd13 	bl	8004bfc <HAL_TIMEx_MasterConfigSynchronization>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80011dc:	f000 fcde 	bl	8001b9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80011e0:	2360      	movs	r3, #96	@ 0x60
 80011e2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = PULSE1_VALUE;
 80011e4:	f640 13c3 	movw	r3, #2499	@ 0x9c3
 80011e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80011ea:	2300      	movs	r3, #0
 80011ec:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80011ee:	2300      	movs	r3, #0
 80011f0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80011f6:	2300      	movs	r3, #0
 80011f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80011fa:	2300      	movs	r3, #0
 80011fc:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80011fe:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001202:	2200      	movs	r2, #0
 8001204:	4619      	mov	r1, r3
 8001206:	4822      	ldr	r0, [pc, #136]	@ (8001290 <MX_TIM1_Init+0x14c>)
 8001208:	f002 fe6e 	bl	8003ee8 <HAL_TIM_PWM_ConfigChannel>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_TIM1_Init+0xd2>
  {
    Error_Handler();
 8001212:	f000 fcc3 	bl	8001b9c <Error_Handler>
  }
  sConfigOC.Pulse = PULSE2_VALUE;
 8001216:	f640 13c3 	movw	r3, #2499	@ 0x9c3
 800121a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800121c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001220:	2208      	movs	r2, #8
 8001222:	4619      	mov	r1, r3
 8001224:	481a      	ldr	r0, [pc, #104]	@ (8001290 <MX_TIM1_Init+0x14c>)
 8001226:	f002 fe5f 	bl	8003ee8 <HAL_TIM_PWM_ConfigChannel>
 800122a:	4603      	mov	r3, r0
 800122c:	2b00      	cmp	r3, #0
 800122e:	d001      	beq.n	8001234 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001230:	f000 fcb4 	bl	8001b9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001234:	2300      	movs	r3, #0
 8001236:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001238:	2300      	movs	r3, #0
 800123a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001240:	2300      	movs	r3, #0
 8001242:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001248:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800124c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001252:	2300      	movs	r3, #0
 8001254:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001256:	2300      	movs	r3, #0
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800125a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800125e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001264:	2300      	movs	r3, #0
 8001266:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800126c:	1d3b      	adds	r3, r7, #4
 800126e:	4619      	mov	r1, r3
 8001270:	4807      	ldr	r0, [pc, #28]	@ (8001290 <MX_TIM1_Init+0x14c>)
 8001272:	f003 fd45 	bl	8004d00 <HAL_TIMEx_ConfigBreakDeadTime>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM1_Init+0x13c>
  {
    Error_Handler();
 800127c:	f000 fc8e 	bl	8001b9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001280:	4803      	ldr	r0, [pc, #12]	@ (8001290 <MX_TIM1_Init+0x14c>)
 8001282:	f000 fd6b 	bl	8001d5c <HAL_TIM_MspPostInit>

}
 8001286:	bf00      	nop
 8001288:	3760      	adds	r7, #96	@ 0x60
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000288 	.word	0x20000288
 8001294:	40012c00 	.word	0x40012c00
 8001298:	20000000 	.word	0x20000000
 800129c:	6b5fca6b 	.word	0x6b5fca6b

080012a0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b088      	sub	sp, #32
 80012a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012a6:	f107 0310 	add.w	r3, r7, #16
 80012aa:	2200      	movs	r2, #0
 80012ac:	601a      	str	r2, [r3, #0]
 80012ae:	605a      	str	r2, [r3, #4]
 80012b0:	609a      	str	r2, [r3, #8]
 80012b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	605a      	str	r2, [r3, #4]
 80012bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012be:	4b1e      	ldr	r3, [pc, #120]	@ (8001338 <MX_TIM2_Init+0x98>)
 80012c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 56000;
 80012c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001338 <MX_TIM2_Init+0x98>)
 80012c8:	f64d 22c0 	movw	r2, #56000	@ 0xdac0
 80012cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <MX_TIM2_Init+0x98>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 30;
 80012d4:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <MX_TIM2_Init+0x98>)
 80012d6:	221e      	movs	r2, #30
 80012d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <MX_TIM2_Init+0x98>)
 80012dc:	2200      	movs	r2, #0
 80012de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e0:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <MX_TIM2_Init+0x98>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012e6:	4814      	ldr	r0, [pc, #80]	@ (8001338 <MX_TIM2_Init+0x98>)
 80012e8:	f002 fa94 	bl	8003814 <HAL_TIM_Base_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012f2:	f000 fc53 	bl	8001b9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012fc:	f107 0310 	add.w	r3, r7, #16
 8001300:	4619      	mov	r1, r3
 8001302:	480d      	ldr	r0, [pc, #52]	@ (8001338 <MX_TIM2_Init+0x98>)
 8001304:	f002 ff04 	bl	8004110 <HAL_TIM_ConfigClockSource>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800130e:	f000 fc45 	bl	8001b9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001312:	2300      	movs	r3, #0
 8001314:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001316:	2300      	movs	r3, #0
 8001318:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	4619      	mov	r1, r3
 800131e:	4806      	ldr	r0, [pc, #24]	@ (8001338 <MX_TIM2_Init+0x98>)
 8001320:	f003 fc6c 	bl	8004bfc <HAL_TIMEx_MasterConfigSynchronization>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800132a:	f000 fc37 	bl	8001b9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	3720      	adds	r7, #32
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200002d4 	.word	0x200002d4

0800133c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b094      	sub	sp, #80	@ 0x50
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001342:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
 8001352:	615a      	str	r2, [r3, #20]
 8001354:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001356:	463b      	mov	r3, r7
 8001358:	2234      	movs	r2, #52	@ 0x34
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f007 ffa2 	bl	80092a6 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001362:	4b34      	ldr	r3, [pc, #208]	@ (8001434 <MX_TIM16_Init+0xf8>)
 8001364:	4a34      	ldr	r2, [pc, #208]	@ (8001438 <MX_TIM16_Init+0xfc>)
 8001366:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = PRESCALER_VALUE2;
 8001368:	4b34      	ldr	r3, [pc, #208]	@ (800143c <MX_TIM16_Init+0x100>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a34      	ldr	r2, [pc, #208]	@ (8001440 <MX_TIM16_Init+0x104>)
 800136e:	fba2 2303 	umull	r2, r3, r2, r3
 8001372:	0d5b      	lsrs	r3, r3, #21
 8001374:	3b01      	subs	r3, #1
 8001376:	4a2f      	ldr	r2, [pc, #188]	@ (8001434 <MX_TIM16_Init+0xf8>)
 8001378:	6053      	str	r3, [r2, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137a:	4b2e      	ldr	r3, [pc, #184]	@ (8001434 <MX_TIM16_Init+0xf8>)
 800137c:	2200      	movs	r2, #0
 800137e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = PERIOD_VALUE2;
 8001380:	4b2c      	ldr	r3, [pc, #176]	@ (8001434 <MX_TIM16_Init+0xf8>)
 8001382:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001386:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001388:	4b2a      	ldr	r3, [pc, #168]	@ (8001434 <MX_TIM16_Init+0xf8>)
 800138a:	2200      	movs	r2, #0
 800138c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800138e:	4b29      	ldr	r3, [pc, #164]	@ (8001434 <MX_TIM16_Init+0xf8>)
 8001390:	2200      	movs	r2, #0
 8001392:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001394:	4b27      	ldr	r3, [pc, #156]	@ (8001434 <MX_TIM16_Init+0xf8>)
 8001396:	2280      	movs	r2, #128	@ 0x80
 8001398:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800139a:	4826      	ldr	r0, [pc, #152]	@ (8001434 <MX_TIM16_Init+0xf8>)
 800139c:	f002 fa3a 	bl	8003814 <HAL_TIM_Base_Init>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <MX_TIM16_Init+0x6e>
  {
    Error_Handler();
 80013a6:	f000 fbf9 	bl	8001b9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80013aa:	4822      	ldr	r0, [pc, #136]	@ (8001434 <MX_TIM16_Init+0xf8>)
 80013ac:	f002 faf4 	bl	8003998 <HAL_TIM_PWM_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <MX_TIM16_Init+0x7e>
  {
    Error_Handler();
 80013b6:	f000 fbf1 	bl	8001b9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ba:	2360      	movs	r3, #96	@ 0x60
 80013bc:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = PULSE1_VALUE2;
 80013be:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80013c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013c4:	2300      	movs	r3, #0
 80013c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013c8:	2300      	movs	r3, #0
 80013ca:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013cc:	2300      	movs	r3, #0
 80013ce:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013d0:	2300      	movs	r3, #0
 80013d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013d4:	2300      	movs	r3, #0
 80013d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013d8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80013dc:	2200      	movs	r2, #0
 80013de:	4619      	mov	r1, r3
 80013e0:	4814      	ldr	r0, [pc, #80]	@ (8001434 <MX_TIM16_Init+0xf8>)
 80013e2:	f002 fd81 	bl	8003ee8 <HAL_TIM_PWM_ConfigChannel>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_TIM16_Init+0xb4>
  {
    Error_Handler();
 80013ec:	f000 fbd6 	bl	8001b9c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013f0:	2300      	movs	r3, #0
 80013f2:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013f4:	2300      	movs	r3, #0
 80013f6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013f8:	2300      	movs	r3, #0
 80013fa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001404:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001408:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800140e:	2300      	movs	r3, #0
 8001410:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001412:	463b      	mov	r3, r7
 8001414:	4619      	mov	r1, r3
 8001416:	4807      	ldr	r0, [pc, #28]	@ (8001434 <MX_TIM16_Init+0xf8>)
 8001418:	f003 fc72 	bl	8004d00 <HAL_TIMEx_ConfigBreakDeadTime>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d001      	beq.n	8001426 <MX_TIM16_Init+0xea>
  {
    Error_Handler();
 8001422:	f000 fbbb 	bl	8001b9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001426:	4803      	ldr	r0, [pc, #12]	@ (8001434 <MX_TIM16_Init+0xf8>)
 8001428:	f000 fc98 	bl	8001d5c <HAL_TIM_MspPostInit>

}
 800142c:	bf00      	nop
 800142e:	3750      	adds	r7, #80	@ 0x50
 8001430:	46bd      	mov	sp, r7
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20000320 	.word	0x20000320
 8001438:	40014400 	.word	0x40014400
 800143c:	20000000 	.word	0x20000000
 8001440:	6b5fca6b 	.word	0x6b5fca6b

08001444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08a      	sub	sp, #40	@ 0x28
 8001448:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800145a:	4b72      	ldr	r3, [pc, #456]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800145e:	4a71      	ldr	r2, [pc, #452]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 8001460:	f043 0304 	orr.w	r3, r3, #4
 8001464:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001466:	4b6f      	ldr	r3, [pc, #444]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146a:	f003 0304 	and.w	r3, r3, #4
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001472:	4b6c      	ldr	r3, [pc, #432]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001476:	4a6b      	ldr	r2, [pc, #428]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 8001478:	f043 0320 	orr.w	r3, r3, #32
 800147c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800147e:	4b69      	ldr	r3, [pc, #420]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001482:	f003 0320 	and.w	r3, r3, #32
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800148a:	4b66      	ldr	r3, [pc, #408]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148e:	4a65      	ldr	r2, [pc, #404]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001496:	4b63      	ldr	r3, [pc, #396]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a2:	4b60      	ldr	r3, [pc, #384]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ae:	4b5d      	ldr	r3, [pc, #372]	@ (8001624 <MX_GPIO_Init+0x1e0>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|LD2_Pin|LED_PA9_Pin, GPIO_PIN_RESET);
 80014ba:	2200      	movs	r2, #0
 80014bc:	f240 2132 	movw	r1, #562	@ 0x232
 80014c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014c4:	f001 f972 	bl	80027ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LEBPC7_GPIO_Port, LEBPC7_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	2180      	movs	r1, #128	@ 0x80
 80014cc:	4856      	ldr	r0, [pc, #344]	@ (8001628 <MX_GPIO_Init+0x1e4>)
 80014ce:	f001 f96d 	bl	80027ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80014d2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014d8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014e2:	f107 0314 	add.w	r3, r7, #20
 80014e6:	4619      	mov	r1, r3
 80014e8:	484f      	ldr	r0, [pc, #316]	@ (8001628 <MX_GPIO_Init+0x1e4>)
 80014ea:	f000 ffc5 	bl	8002478 <HAL_GPIO_Init>

  /*Configure GPIO pins : Frente_Direito_IR_Pin Frente_Esquerda_IR_Pin Direito_IR_Pin */
  GPIO_InitStruct.Pin = Frente_Direito_IR_Pin|Frente_Esquerda_IR_Pin|Direito_IR_Pin;
 80014ee:	f241 030c 	movw	r3, #4108	@ 0x100c
 80014f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80014f4:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80014f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fa:	2300      	movs	r3, #0
 80014fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	4619      	mov	r1, r3
 8001504:	4848      	ldr	r0, [pc, #288]	@ (8001628 <MX_GPIO_Init+0x1e4>)
 8001506:	f000 ffb7 	bl	8002478 <HAL_GPIO_Init>

  /*Configure GPIO pin : Esquerdo_IR_Pin */
  GPIO_InitStruct.Pin = Esquerdo_IR_Pin;
 800150a:	2301      	movs	r3, #1
 800150c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800150e:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001512:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001514:	2300      	movs	r3, #0
 8001516:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Esquerdo_IR_GPIO_Port, &GPIO_InitStruct);
 8001518:	f107 0314 	add.w	r3, r7, #20
 800151c:	4619      	mov	r1, r3
 800151e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001522:	f000 ffa9 	bl	8002478 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 LD2_Pin LED_PA9_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|LD2_Pin|LED_PA9_Pin;
 8001526:	f240 2332 	movw	r3, #562	@ 0x232
 800152a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800152c:	2301      	movs	r3, #1
 800152e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001534:	2300      	movs	r3, #0
 8001536:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001538:	f107 0314 	add.w	r3, r7, #20
 800153c:	4619      	mov	r1, r3
 800153e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001542:	f000 ff99 	bl	8002478 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001546:	2340      	movs	r3, #64	@ 0x40
 8001548:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800154a:	2300      	movs	r3, #0
 800154c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	4619      	mov	r1, r3
 8001558:	4833      	ldr	r0, [pc, #204]	@ (8001628 <MX_GPIO_Init+0x1e4>)
 800155a:	f000 ff8d 	bl	8002478 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEBPC7_Pin */
  GPIO_InitStruct.Pin = LEBPC7_Pin;
 800155e:	2380      	movs	r3, #128	@ 0x80
 8001560:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001562:	2301      	movs	r3, #1
 8001564:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156a:	2300      	movs	r3, #0
 800156c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LEBPC7_GPIO_Port, &GPIO_InitStruct);
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	4619      	mov	r1, r3
 8001574:	482c      	ldr	r0, [pc, #176]	@ (8001628 <MX_GPIO_Init+0x1e4>)
 8001576:	f000 ff7f 	bl	8002478 <HAL_GPIO_Init>

  /*Configure GPIO pins : CallBack_PC10_Pin CallBack_PB7_Pin */
  GPIO_InitStruct.Pin = CallBack_PC10_Pin|CallBack_PB7_Pin;
 800157a:	23c0      	movs	r3, #192	@ 0xc0
 800157c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800157e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001582:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	4619      	mov	r1, r3
 800158e:	4827      	ldr	r0, [pc, #156]	@ (800162c <MX_GPIO_Init+0x1e8>)
 8001590:	f000 ff72 	bl	8002478 <HAL_GPIO_Init>


  /////////////////////////////////////////
  /*Configure GPIO pins : BUZZER_PIN */
  GPIO_InitStruct.Pin = BUZZER_PIN;
 8001594:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800159a:	2301      	movs	r3, #1
 800159c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800159e:	2300      	movs	r3, #0
 80015a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a2:	2300      	movs	r3, #0
 80015a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_PORT, &GPIO_InitStruct);
 80015a6:	f107 0314 	add.w	r3, r7, #20
 80015aa:	4619      	mov	r1, r3
 80015ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015b0:	f000 ff62 	bl	8002478 <HAL_GPIO_Init>

  // Configurao do pino meta como entrada
  GPIO_InitStruct.Pin = Meta_Pin;
 80015b4:	2302      	movs	r3, #2
 80015b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Meta_GPIO_Port, &GPIO_InitStruct);
 80015c0:	f107 0314 	add.w	r3, r7, #20
 80015c4:	4619      	mov	r1, r3
 80015c6:	4818      	ldr	r0, [pc, #96]	@ (8001628 <MX_GPIO_Init+0x1e4>)
 80015c8:	f000 ff56 	bl	8002478 <HAL_GPIO_Init>
/////////////////////////////////////////////


  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2105      	movs	r1, #5
 80015d0:	2006      	movs	r0, #6
 80015d2:	f000 ff1b 	bl	800240c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80015d6:	2006      	movs	r0, #6
 80015d8:	f000 ff32 	bl	8002440 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80015dc:	2200      	movs	r2, #0
 80015de:	2105      	movs	r1, #5
 80015e0:	2008      	movs	r0, #8
 80015e2:	f000 ff13 	bl	800240c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80015e6:	2008      	movs	r0, #8
 80015e8:	f000 ff2a 	bl	8002440 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80015ec:	2200      	movs	r2, #0
 80015ee:	2105      	movs	r1, #5
 80015f0:	2009      	movs	r0, #9
 80015f2:	f000 ff0b 	bl	800240c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80015f6:	2009      	movs	r0, #9
 80015f8:	f000 ff22 	bl	8002440 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80015fc:	2200      	movs	r2, #0
 80015fe:	2105      	movs	r1, #5
 8001600:	2017      	movs	r0, #23
 8001602:	f000 ff03 	bl	800240c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001606:	2017      	movs	r0, #23
 8001608:	f000 ff1a 	bl	8002440 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800160c:	2200      	movs	r2, #0
 800160e:	2105      	movs	r1, #5
 8001610:	2028      	movs	r0, #40	@ 0x28
 8001612:	f000 fefb 	bl	800240c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001616:	2028      	movs	r0, #40	@ 0x28
 8001618:	f000 ff12 	bl	8002440 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800161c:	bf00      	nop
 800161e:	3728      	adds	r7, #40	@ 0x28
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	40021000 	.word	0x40021000
 8001628:	48000800 	.word	0x48000800
 800162c:	48000400 	.word	0x48000400

08001630 <ajustePWM>:

/* USER CODE BEGIN 4 */
void ajustePWM (void){
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0


}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
	...

08001640 <play_tone>:


void play_tone(uint16_t frequency, uint32_t duration) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b086      	sub	sp, #24
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	6039      	str	r1, [r7, #0]
 800164a:	80fb      	strh	r3, [r7, #6]
    if (frequency == 0) {
 800164c:	88fb      	ldrh	r3, [r7, #6]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d103      	bne.n	800165a <play_tone+0x1a>
        HAL_Delay(duration);
 8001652:	6838      	ldr	r0, [r7, #0]
 8001654:	f000 fddc 	bl	8002210 <HAL_Delay>
        return;
 8001658:	e02c      	b.n	80016b4 <play_tone+0x74>
    }

    uint32_t period = 1000000 / frequency;
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	4a17      	ldr	r2, [pc, #92]	@ (80016bc <play_tone+0x7c>)
 800165e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001662:	613b      	str	r3, [r7, #16]
    uint32_t half_period = period / 2;
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	085b      	lsrs	r3, r3, #1
 8001668:	60fb      	str	r3, [r7, #12]

    for (uint32_t i = 0; i < (duration * 1000) / period; i++) {
 800166a:	2300      	movs	r3, #0
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	e016      	b.n	800169e <play_tone+0x5e>
        HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_SET);
 8001670:	2201      	movs	r2, #1
 8001672:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001676:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800167a:	f001 f897 	bl	80027ac <HAL_GPIO_WritePin>
        HAL_Delay(half_period);
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	f000 fdc6 	bl	8002210 <HAL_Delay>
        HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, GPIO_PIN_RESET);
 8001684:	2200      	movs	r2, #0
 8001686:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800168a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800168e:	f001 f88d 	bl	80027ac <HAL_GPIO_WritePin>
        HAL_Delay(half_period);
 8001692:	68f8      	ldr	r0, [r7, #12]
 8001694:	f000 fdbc 	bl	8002210 <HAL_Delay>
    for (uint32_t i = 0; i < (duration * 1000) / period; i++) {
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	3301      	adds	r3, #1
 800169c:	617b      	str	r3, [r7, #20]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80016a4:	fb03 f202 	mul.w	r2, r3, r2
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ae:	697a      	ldr	r2, [r7, #20]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d3dd      	bcc.n	8001670 <play_tone+0x30>
    }
}
 80016b4:	3718      	adds	r7, #24
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	000f4240 	.word	0x000f4240

080016c0 <IR_esquerdo_func>:


void IR_esquerdo_func(void){
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
	 if((GPIOA -> IDR & GPIO_PIN_0)){ //IF STATUS PIN is HIGH
 80016c4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80016c8:	691b      	ldr	r3, [r3, #16]
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d002      	beq.n	80016d8 <IR_esquerdo_func+0x18>
		// printf("\rSensor esquerdo: Livre! \r\n");
		 flagE =0;
 80016d2:	4b09      	ldr	r3, [pc, #36]	@ (80016f8 <IR_esquerdo_func+0x38>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]
	    }
	    if(!(GPIOA -> IDR & GPIO_PIN_0)){ //IF STATUS PIN is LOW
 80016d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80016dc:	691b      	ldr	r3, [r3, #16]
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d102      	bne.n	80016ec <IR_esquerdo_func+0x2c>
	    //	printf("\rSensor esquerdo: Parede!\r\n");
	    	flagE=1;
 80016e6:	4b04      	ldr	r3, [pc, #16]	@ (80016f8 <IR_esquerdo_func+0x38>)
 80016e8:	2201      	movs	r2, #1
 80016ea:	601a      	str	r2, [r3, #0]

	    }
}
 80016ec:	bf00      	nop
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	2000038c 	.word	0x2000038c

080016fc <IR_direito_func>:
void  IR_direito_func(void){
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
	 if((GPIOC -> IDR & GPIO_PIN_12)){ //IF STATUS PIN is HIGH
 8001700:	4b0b      	ldr	r3, [pc, #44]	@ (8001730 <IR_direito_func+0x34>)
 8001702:	691b      	ldr	r3, [r3, #16]
 8001704:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001708:	2b00      	cmp	r3, #0
 800170a:	d002      	beq.n	8001712 <IR_direito_func+0x16>
		// printf("\rSensor Direito: Livre! \r\n");
		 flagD=0;
 800170c:	4b09      	ldr	r3, [pc, #36]	@ (8001734 <IR_direito_func+0x38>)
 800170e:	2200      	movs	r2, #0
 8001710:	601a      	str	r2, [r3, #0]
	    }
	    if(!(GPIOC -> IDR & GPIO_PIN_12)){ //IF STATUS PIN is LOW
 8001712:	4b07      	ldr	r3, [pc, #28]	@ (8001730 <IR_direito_func+0x34>)
 8001714:	691b      	ldr	r3, [r3, #16]
 8001716:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800171a:	2b00      	cmp	r3, #0
 800171c:	d102      	bne.n	8001724 <IR_direito_func+0x28>
	    //	printf("\rSensor Direito: Parede!\r\n");
	    	flagD=1;
 800171e:	4b05      	ldr	r3, [pc, #20]	@ (8001734 <IR_direito_func+0x38>)
 8001720:	2201      	movs	r2, #1
 8001722:	601a      	str	r2, [r3, #0]
	    }
}
 8001724:	bf00      	nop
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	48000800 	.word	0x48000800
 8001734:	20000390 	.word	0x20000390

08001738 <IR_frente_esquerda_func>:
void IR_frente_esquerda_func(void){
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
	 if((GPIOC -> IDR & GPIO_PIN_3)){ //IF STATUS PIN is HIGH
 800173c:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <IR_frente_esquerda_func+0x34>)
 800173e:	691b      	ldr	r3, [r3, #16]
 8001740:	f003 0308 	and.w	r3, r3, #8
 8001744:	2b00      	cmp	r3, #0
 8001746:	d002      	beq.n	800174e <IR_frente_esquerda_func+0x16>
		 //printf("\rSensor Frente  esquerdo: Livre! \r\n");
		 flagFE = 0;
 8001748:	4b09      	ldr	r3, [pc, #36]	@ (8001770 <IR_frente_esquerda_func+0x38>)
 800174a:	2200      	movs	r2, #0
 800174c:	601a      	str	r2, [r3, #0]
	    }
	    if(!(GPIOC -> IDR & GPIO_PIN_3)){ //IF STATUS PIN is LOW
 800174e:	4b07      	ldr	r3, [pc, #28]	@ (800176c <IR_frente_esquerda_func+0x34>)
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	f003 0308 	and.w	r3, r3, #8
 8001756:	2b00      	cmp	r3, #0
 8001758:	d102      	bne.n	8001760 <IR_frente_esquerda_func+0x28>
	    	//printf("\rSensor frente esquerdo: Parede!\r\n");
	    	flagFE = 1;
 800175a:	4b05      	ldr	r3, [pc, #20]	@ (8001770 <IR_frente_esquerda_func+0x38>)
 800175c:	2201      	movs	r2, #1
 800175e:	601a      	str	r2, [r3, #0]
	    }
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	48000800 	.word	0x48000800
 8001770:	20000398 	.word	0x20000398

08001774 <IR_frente_direita_func>:
void IR_frente_direita_func(void){
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
	 if((GPIOC -> IDR & GPIO_PIN_2)){ //IF STATUS PIN is HIGH
 8001778:	4b0b      	ldr	r3, [pc, #44]	@ (80017a8 <IR_frente_direita_func+0x34>)
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	f003 0304 	and.w	r3, r3, #4
 8001780:	2b00      	cmp	r3, #0
 8001782:	d002      	beq.n	800178a <IR_frente_direita_func+0x16>
		 //printf("\rSensor frente direito: Livre! \r\n");
		 flagFD = 0;
 8001784:	4b09      	ldr	r3, [pc, #36]	@ (80017ac <IR_frente_direita_func+0x38>)
 8001786:	2200      	movs	r2, #0
 8001788:	601a      	str	r2, [r3, #0]
	    }
	    if(!(GPIOC -> IDR & GPIO_PIN_2)){ //IF STATUS PIN is LOW
 800178a:	4b07      	ldr	r3, [pc, #28]	@ (80017a8 <IR_frente_direita_func+0x34>)
 800178c:	691b      	ldr	r3, [r3, #16]
 800178e:	f003 0304 	and.w	r3, r3, #4
 8001792:	2b00      	cmp	r3, #0
 8001794:	d102      	bne.n	800179c <IR_frente_direita_func+0x28>
	    	//printf("\rSensor frente direito: Parede!\r\n");
	    	flagFD = 1;
 8001796:	4b05      	ldr	r3, [pc, #20]	@ (80017ac <IR_frente_direita_func+0x38>)
 8001798:	2201      	movs	r2, #1
 800179a:	601a      	str	r2, [r3, #0]
	    }
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	48000800 	.word	0x48000800
 80017ac:	20000394 	.word	0x20000394

080017b0 <CallBack_PC10>:

void CallBack_PC10(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
	count_esq = count_esq + 1;
 80017b4:	4b04      	ldr	r3, [pc, #16]	@ (80017c8 <CallBack_PC10+0x18>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	3301      	adds	r3, #1
 80017ba:	4a03      	ldr	r2, [pc, #12]	@ (80017c8 <CallBack_PC10+0x18>)
 80017bc:	6013      	str	r3, [r2, #0]
}
 80017be:	bf00      	nop
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	20000380 	.word	0x20000380

080017cc <CallBack_PB7>:
void CallBack_PB7(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	count_dir = count_dir + 1;
 80017d0:	4b04      	ldr	r3, [pc, #16]	@ (80017e4 <CallBack_PB7+0x18>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	3301      	adds	r3, #1
 80017d6:	4a03      	ldr	r2, [pc, #12]	@ (80017e4 <CallBack_PB7+0x18>)
 80017d8:	6013      	str	r3, [r2, #0]

}
 80017da:	bf00      	nop
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	2000037c 	.word	0x2000037c

080017e8 <CallBack_ExtePC13>:
void CallBack_ExtePC13(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0

	fowardRobot();
 80017ec:	f000 f844 	bl	8001878 <fowardRobot>
	pedestrian = 1;
 80017f0:	4b02      	ldr	r3, [pc, #8]	@ (80017fc <CallBack_ExtePC13+0x14>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	601a      	str	r2, [r3, #0]

}
 80017f6:	bf00      	nop
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	20000388 	.word	0x20000388

08001800 <stopRobot>:
	else return aux;
}


//para o carrinho
void stopRobot(void){
 8001800:	b580      	push	{r7, lr}
 8001802:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);    //AMARELO CARRO
 8001804:	2201      	movs	r2, #1
 8001806:	2180      	movs	r1, #128	@ 0x80
 8001808:	480b      	ldr	r0, [pc, #44]	@ (8001838 <stopRobot+0x38>)
 800180a:	f000 ffcf 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);    //GREEN DO CARRO
 800180e:	2201      	movs	r2, #1
 8001810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001814:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001818:	f000 ffc8 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800181c:	2201      	movs	r2, #1
 800181e:	2102      	movs	r1, #2
 8001820:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001824:	f000 ffc2 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001828:	2201      	movs	r2, #1
 800182a:	2110      	movs	r1, #16
 800182c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001830:	f000 ffbc 	bl	80027ac <HAL_GPIO_WritePin>
}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	48000800 	.word	0x48000800

0800183c <backwardsRobot>:

//move pra trs - r
void backwardsRobot(void){
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);    //AMARELO CARRO
 8001840:	2201      	movs	r2, #1
 8001842:	2180      	movs	r1, #128	@ 0x80
 8001844:	480b      	ldr	r0, [pc, #44]	@ (8001874 <backwardsRobot+0x38>)
 8001846:	f000 ffb1 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);  // GREEN DO CARRO
 800184a:	2200      	movs	r2, #0
 800184c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001850:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001854:	f000 ffaa 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001858:	2201      	movs	r2, #1
 800185a:	2102      	movs	r1, #2
 800185c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001860:	f000 ffa4 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8001864:	2200      	movs	r2, #0
 8001866:	2110      	movs	r1, #16
 8001868:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800186c:	f000 ff9e 	bl	80027ac <HAL_GPIO_WritePin>

}
 8001870:	bf00      	nop
 8001872:	bd80      	pop	{r7, pc}
 8001874:	48000800 	.word	0x48000800

08001878 <fowardRobot>:

void fowardRobot(void){
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);    //AMARELO CARRO //roda direita
 800187c:	2200      	movs	r2, #0
 800187e:	2180      	movs	r1, #128	@ 0x80
 8001880:	480b      	ldr	r0, [pc, #44]	@ (80018b0 <fowardRobot+0x38>)
 8001882:	f000 ff93 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);  // GREEN DO CARRO
 8001886:	2201      	movs	r2, #1
 8001888:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800188c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001890:	f000 ff8c 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); //esquerda
 8001894:	2200      	movs	r2, #0
 8001896:	2102      	movs	r1, #2
 8001898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800189c:	f000 ff86 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80018a0:	2201      	movs	r2, #1
 80018a2:	2110      	movs	r1, #16
 80018a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018a8:	f000 ff80 	bl	80027ac <HAL_GPIO_WritePin>

}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	48000800 	.word	0x48000800

080018b4 <disableIRs>:
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);

}

void disableIRs(void) {
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 80018b8:	2028      	movs	r0, #40	@ 0x28
 80018ba:	f000 fdcf 	bl	800245c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80018be:	2008      	movs	r0, #8
 80018c0:	f000 fdcc 	bl	800245c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 80018c4:	2009      	movs	r0, #9
 80018c6:	f000 fdc9 	bl	800245c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80018ca:	2006      	movs	r0, #6
 80018cc:	f000 fdc6 	bl	800245c <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80018d0:	2007      	movs	r0, #7
 80018d2:	f000 fdc3 	bl	800245c <HAL_NVIC_DisableIRQ>

}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}

080018da <enableIRs>:

void enableIRs(void) {
 80018da:	b580      	push	{r7, lr}
 80018dc:	af00      	add	r7, sp, #0
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80018de:	2028      	movs	r0, #40	@ 0x28
 80018e0:	f000 fdae 	bl	8002440 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80018e4:	2008      	movs	r0, #8
 80018e6:	f000 fdab 	bl	8002440 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80018ea:	2009      	movs	r0, #9
 80018ec:	f000 fda8 	bl	8002440 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80018f0:	2006      	movs	r0, #6
 80018f2:	f000 fda5 	bl	8002440 <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80018f6:	2007      	movs	r0, #7
 80018f8:	f000 fda2 	bl	8002440 <HAL_NVIC_EnableIRQ>
}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}

08001900 <vira_direita>:

void vira_direita(float segundos) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	ed87 0a01 	vstr	s0, [r7, #4]
	disableIRs();
 800190a:	f7ff ffd3 	bl	80018b4 <disableIRs>


	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);    //AMARELO CARRO
 800190e:	2201      	movs	r2, #1
 8001910:	2180      	movs	r1, #128	@ 0x80
 8001912:	4816      	ldr	r0, [pc, #88]	@ (800196c <vira_direita+0x6c>)
 8001914:	f000 ff4a 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);  // GREEN DO CARRO
 8001918:	2200      	movs	r2, #0
 800191a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800191e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001922:	f000 ff43 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8001926:	2200      	movs	r2, #0
 8001928:	2102      	movs	r1, #2
 800192a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800192e:	f000 ff3d 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8001932:	2201      	movs	r2, #1
 8001934:	2110      	movs	r1, #16
 8001936:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800193a:	f000 ff37 	bl	80027ac <HAL_GPIO_WritePin>

	float tempoTotal = 1000 * segundos;
 800193e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001942:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001970 <vira_direita+0x70>
 8001946:	ee67 7a87 	vmul.f32	s15, s15, s14
 800194a:	edc7 7a03 	vstr	s15, [r7, #12]

	osDelay(tempoTotal);
 800194e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001952:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001956:	ee17 0a90 	vmov	r0, s15
 800195a:	f004 fa8f 	bl	8005e7c <osDelay>

	enableIRs();
 800195e:	f7ff ffbc 	bl	80018da <enableIRs>
}
 8001962:	bf00      	nop
 8001964:	3710      	adds	r7, #16
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	48000800 	.word	0x48000800
 8001970:	447a0000 	.word	0x447a0000

08001974 <vira_esquerda>:

void vira_esquerda(float segundos) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	ed87 0a01 	vstr	s0, [r7, #4]
	disableIRs();
 800197e:	f7ff ff99 	bl	80018b4 <disableIRs>

	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);    //AMARELO CARRO
 8001982:	2200      	movs	r2, #0
 8001984:	2180      	movs	r1, #128	@ 0x80
 8001986:	4816      	ldr	r0, [pc, #88]	@ (80019e0 <vira_esquerda+0x6c>)
 8001988:	f000 ff10 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);  // GREEN DO CARRO
 800198c:	2201      	movs	r2, #1
 800198e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001992:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001996:	f000 ff09 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800199a:	2201      	movs	r2, #1
 800199c:	2102      	movs	r1, #2
 800199e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019a2:	f000 ff03 	bl	80027ac <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80019a6:	2200      	movs	r2, #0
 80019a8:	2110      	movs	r1, #16
 80019aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019ae:	f000 fefd 	bl	80027ac <HAL_GPIO_WritePin>

	float tempoTotal = 1000 * segundos;
 80019b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80019b6:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80019e4 <vira_esquerda+0x70>
 80019ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019be:	edc7 7a03 	vstr	s15, [r7, #12]

	osDelay(tempoTotal);
 80019c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80019c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80019ca:	ee17 0a90 	vmov	r0, s15
 80019ce:	f004 fa55 	bl	8005e7c <osDelay>

	enableIRs();
 80019d2:	f7ff ff82 	bl	80018da <enableIRs>
}
 80019d6:	bf00      	nop
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	48000800 	.word	0x48000800
 80019e4:	447a0000 	.word	0x447a0000

080019e8 <verifica_vira_esquerda>:

void verifica_vira_esquerda(float segundos) {
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	ed87 0a01 	vstr	s0, [r7, #4]
	if (flagE == 1) {
 80019f2:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <verifica_vira_esquerda+0x24>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d103      	bne.n	8001a02 <verifica_vira_esquerda+0x1a>
		vira_direita(segundos);
 80019fa:	ed97 0a01 	vldr	s0, [r7, #4]
 80019fe:	f7ff ff7f 	bl	8001900 <vira_direita>
	}
}
 8001a02:	bf00      	nop
 8001a04:	3708      	adds	r7, #8
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	2000038c 	.word	0x2000038c

08001a10 <verifica_vira_direita>:

void verifica_vira_direita(float segundos) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	ed87 0a01 	vstr	s0, [r7, #4]
	if (flagD == 1) {
 8001a1a:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <verifica_vira_direita+0x24>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d103      	bne.n	8001a2a <verifica_vira_direita+0x1a>
		vira_esquerda(segundos);
 8001a22:	ed97 0a01 	vldr	s0, [r7, #4]
 8001a26:	f7ff ffa5 	bl	8001974 <vira_esquerda>
	}
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000390 	.word	0x20000390

08001a38 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */

	// Espera os 5 segundos
	osDelay(500);
 8001a40:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001a44:	f004 fa1a 	bl	8005e7c <osDelay>

	for(;;)
  {
		// Para o rob e espera 3 segundos
		stopRobot();
 8001a48:	f7ff feda 	bl	8001800 <stopRobot>
		osDelay(300);
 8001a4c:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001a50:	f004 fa14 	bl	8005e7c <osDelay>


		if (flagFE) {
 8001a54:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac0 <StartDefaultTask+0x88>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d020      	beq.n	8001a9e <StartDefaultTask+0x66>
//			vira_direita(0.05);
			verifica_vira_direita(0.05);
 8001a5c:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8001ac4 <StartDefaultTask+0x8c>
 8001a60:	f7ff ffd6 	bl	8001a10 <verifica_vira_direita>
			verifica_vira_esquerda(0.05);
 8001a64:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 8001ac4 <StartDefaultTask+0x8c>
 8001a68:	f7ff ffbe 	bl	80019e8 <verifica_vira_esquerda>
			osDelay(100);
 8001a6c:	2064      	movs	r0, #100	@ 0x64
 8001a6e:	f004 fa05 	bl	8005e7c <osDelay>

			if (flagFE) {
 8001a72:	4b13      	ldr	r3, [pc, #76]	@ (8001ac0 <StartDefaultTask+0x88>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d00b      	beq.n	8001a92 <StartDefaultTask+0x5a>
				backwardsRobot();
 8001a7a:	f7ff fedf 	bl	800183c <backwardsRobot>
				osDelay(100);
 8001a7e:	2064      	movs	r0, #100	@ 0x64
 8001a80:	f004 f9fc 	bl	8005e7c <osDelay>

				verifica_vira_direita(0.05);
 8001a84:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8001ac4 <StartDefaultTask+0x8c>
 8001a88:	f7ff ffc2 	bl	8001a10 <verifica_vira_direita>
				osDelay(100);
 8001a8c:	2064      	movs	r0, #100	@ 0x64
 8001a8e:	f004 f9f5 	bl	8005e7c <osDelay>
			}

			fowardRobot();
 8001a92:	f7ff fef1 	bl	8001878 <fowardRobot>
			osDelay(100);
 8001a96:	2064      	movs	r0, #100	@ 0x64
 8001a98:	f004 f9f0 	bl	8005e7c <osDelay>
 8001a9c:	e7d4      	b.n	8001a48 <StartDefaultTask+0x10>
		} else {
			verifica_vira_direita(0.05);
 8001a9e:	ed9f 0a09 	vldr	s0, [pc, #36]	@ 8001ac4 <StartDefaultTask+0x8c>
 8001aa2:	f7ff ffb5 	bl	8001a10 <verifica_vira_direita>
			verifica_vira_esquerda(0.05);
 8001aa6:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001ac4 <StartDefaultTask+0x8c>
 8001aaa:	f7ff ff9d 	bl	80019e8 <verifica_vira_esquerda>
			osDelay(100);
 8001aae:	2064      	movs	r0, #100	@ 0x64
 8001ab0:	f004 f9e4 	bl	8005e7c <osDelay>

			fowardRobot();
 8001ab4:	f7ff fee0 	bl	8001878 <fowardRobot>
			osDelay(100);
 8001ab8:	2064      	movs	r0, #100	@ 0x64
 8001aba:	f004 f9df 	bl	8005e7c <osDelay>
		stopRobot();
 8001abe:	e7c3      	b.n	8001a48 <StartDefaultTask+0x10>
 8001ac0:	20000398 	.word	0x20000398
 8001ac4:	3d4ccccd 	.word	0x3d4ccccd

08001ac8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */


	 if (HAL_GPIO_ReadPin(Meta_Pin, Meta_Pin) == GPIO_PIN_RESET) {
 8001ad0:	2102      	movs	r1, #2
 8001ad2:	2002      	movs	r0, #2
 8001ad4:	f000 fe52 	bl	800277c <HAL_GPIO_ReadPin>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d104      	bne.n	8001ae8 <StartTask02+0x20>
	            // Move o carrinho por 0.5 segundos
		 	 play_tone(NOTE_A4, 5);
 8001ade:	2105      	movs	r1, #5
 8001ae0:	f44f 70dc 	mov.w	r0, #440	@ 0x1b8
 8001ae4:	f7ff fdac 	bl	8001640 <play_tone>
	        }
	        HAL_Delay(100);  // Pequeno atraso para evitar leituras contnuas
 8001ae8:	2064      	movs	r0, #100	@ 0x64
 8001aea:	f000 fb91 	bl	8002210 <HAL_Delay>


  for(;;)
  {

	  osDelay(5);
 8001aee:	2005      	movs	r0, #5
 8001af0:	f004 f9c4 	bl	8005e7c <osDelay>
 8001af4:	e7fb      	b.n	8001aee <StartTask02+0x26>

08001af6 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8001af6:	b480      	push	{r7}
 8001af8:	b083      	sub	sp, #12
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;){
 8001afe:	bf00      	nop
 8001b00:	e7fd      	b.n	8001afe <StartTask03+0x8>

08001b02 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8001b02:	b480      	push	{r7}
 8001b04:	b083      	sub	sp, #12
 8001b06:	af00      	add	r7, sp, #0
 8001b08:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */

  /* Infinite loop */
  for(;;){
 8001b0a:	bf00      	nop
 8001b0c:	e7fd      	b.n	8001b0a <StartTask04+0x8>
	...

08001b10 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM2) {
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b20:	d101      	bne.n	8001b26 <HAL_TIM_PeriodElapsedCallback+0x16>
		ajustePWM();
 8001b22:	f7ff fd85 	bl	8001630 <ajustePWM>
	  }

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM3) {
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4a04      	ldr	r2, [pc, #16]	@ (8001b3c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d101      	bne.n	8001b34 <HAL_TIM_PeriodElapsedCallback+0x24>
    HAL_IncTick();
 8001b30:	f000 fb50 	bl	80021d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b34:	bf00      	nop
 8001b36:	3708      	adds	r7, #8
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	bd80      	pop	{r7, pc}
 8001b3c:	40000400 	.word	0x40000400

08001b40 <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  if ( GPIO_Pin == CallBack_PC10_Pin){
 8001b4a:	88fb      	ldrh	r3, [r7, #6]
 8001b4c:	2b40      	cmp	r3, #64	@ 0x40
 8001b4e:	d101      	bne.n	8001b54 <HAL_GPIO_EXTI_Callback+0x14>
	  CallBack_PC10();
 8001b50:	f7ff fe2e 	bl	80017b0 <CallBack_PC10>
  }
  if ( GPIO_Pin == CallBack_PB7_Pin ){
 8001b54:	88fb      	ldrh	r3, [r7, #6]
 8001b56:	2b80      	cmp	r3, #128	@ 0x80
 8001b58:	d101      	bne.n	8001b5e <HAL_GPIO_EXTI_Callback+0x1e>
  	  CallBack_PB7();
 8001b5a:	f7ff fe37 	bl	80017cc <CallBack_PB7>
    }
  if ( GPIO_Pin == B1_Pin){
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001b64:	d101      	bne.n	8001b6a <HAL_GPIO_EXTI_Callback+0x2a>
  	  CallBack_ExtePC13();
 8001b66:	f7ff fe3f 	bl	80017e8 <CallBack_ExtePC13>
    }
  if (GPIO_Pin== Esquerdo_IR_Pin){
 8001b6a:	88fb      	ldrh	r3, [r7, #6]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d101      	bne.n	8001b74 <HAL_GPIO_EXTI_Callback+0x34>
	  IR_esquerdo_func();
 8001b70:	f7ff fda6 	bl	80016c0 <IR_esquerdo_func>
  }
  if (GPIO_Pin== Direito_IR_Pin){
 8001b74:	88fb      	ldrh	r3, [r7, #6]
 8001b76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b7a:	d101      	bne.n	8001b80 <HAL_GPIO_EXTI_Callback+0x40>
  	  IR_direito_func();
 8001b7c:	f7ff fdbe 	bl	80016fc <IR_direito_func>
    }
  if (GPIO_Pin== Frente_Esquerda_IR_Pin){
 8001b80:	88fb      	ldrh	r3, [r7, #6]
 8001b82:	2b08      	cmp	r3, #8
 8001b84:	d101      	bne.n	8001b8a <HAL_GPIO_EXTI_Callback+0x4a>
  	  IR_frente_esquerda_func();
 8001b86:	f7ff fdd7 	bl	8001738 <IR_frente_esquerda_func>
    }
  if (GPIO_Pin== Frente_Direito_IR_Pin){
 8001b8a:	88fb      	ldrh	r3, [r7, #6]
 8001b8c:	2b04      	cmp	r3, #4
 8001b8e:	d101      	bne.n	8001b94 <HAL_GPIO_EXTI_Callback+0x54>
	  IR_frente_direita_func();
 8001b90:	f7ff fdf0 	bl	8001774 <IR_frente_direita_func>
    }

}
 8001b94:	bf00      	nop
 8001b96:	3708      	adds	r7, #8
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ba0:	b672      	cpsid	i
}
 8001ba2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <Error_Handler+0x8>

08001ba8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bae:	4b12      	ldr	r3, [pc, #72]	@ (8001bf8 <HAL_MspInit+0x50>)
 8001bb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bb2:	4a11      	ldr	r2, [pc, #68]	@ (8001bf8 <HAL_MspInit+0x50>)
 8001bb4:	f043 0301 	orr.w	r3, r3, #1
 8001bb8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bba:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf8 <HAL_MspInit+0x50>)
 8001bbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	607b      	str	r3, [r7, #4]
 8001bc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bc6:	4b0c      	ldr	r3, [pc, #48]	@ (8001bf8 <HAL_MspInit+0x50>)
 8001bc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bca:	4a0b      	ldr	r2, [pc, #44]	@ (8001bf8 <HAL_MspInit+0x50>)
 8001bcc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001bd0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bd2:	4b09      	ldr	r3, [pc, #36]	@ (8001bf8 <HAL_MspInit+0x50>)
 8001bd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bda:	603b      	str	r3, [r7, #0]
 8001bdc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bde:	2200      	movs	r2, #0
 8001be0:	210f      	movs	r1, #15
 8001be2:	f06f 0001 	mvn.w	r0, #1
 8001be6:	f000 fc11 	bl	800240c <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001bea:	f000 feb3 	bl	8002954 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	40021000 	.word	0x40021000

08001bfc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b09a      	sub	sp, #104	@ 0x68
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c14:	f107 0310 	add.w	r3, r7, #16
 8001c18:	2244      	movs	r2, #68	@ 0x44
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f007 fb42 	bl	80092a6 <memset>
  if(huart->Instance==LPUART1)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4a1f      	ldr	r2, [pc, #124]	@ (8001ca4 <HAL_UART_MspInit+0xa8>)
 8001c28:	4293      	cmp	r3, r2
 8001c2a:	d136      	bne.n	8001c9a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001c2c:	2320      	movs	r3, #32
 8001c2e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c34:	f107 0310 	add.w	r3, r7, #16
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f001 fbfb 	bl	8003434 <HAL_RCCEx_PeriphCLKConfig>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001c44:	f7ff ffaa 	bl	8001b9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001c48:	4b17      	ldr	r3, [pc, #92]	@ (8001ca8 <HAL_UART_MspInit+0xac>)
 8001c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c4c:	4a16      	ldr	r2, [pc, #88]	@ (8001ca8 <HAL_UART_MspInit+0xac>)
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001c54:	4b14      	ldr	r3, [pc, #80]	@ (8001ca8 <HAL_UART_MspInit+0xac>)
 8001c56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c60:	4b11      	ldr	r3, [pc, #68]	@ (8001ca8 <HAL_UART_MspInit+0xac>)
 8001c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c64:	4a10      	ldr	r2, [pc, #64]	@ (8001ca8 <HAL_UART_MspInit+0xac>)
 8001c66:	f043 0301 	orr.w	r3, r3, #1
 8001c6a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca8 <HAL_UART_MspInit+0xac>)
 8001c6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c70:	f003 0301 	and.w	r3, r3, #1
 8001c74:	60bb      	str	r3, [r7, #8]
 8001c76:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001c78:	230c      	movs	r3, #12
 8001c7a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c84:	2300      	movs	r3, #0
 8001c86:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001c88:	230c      	movs	r3, #12
 8001c8a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c90:	4619      	mov	r1, r3
 8001c92:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c96:	f000 fbef 	bl	8002478 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001c9a:	bf00      	nop
 8001c9c:	3768      	adds	r7, #104	@ 0x68
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40008000 	.word	0x40008000
 8001ca8:	40021000 	.word	0x40021000

08001cac <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ce4 <HAL_TIM_PWM_MspInit+0x38>)
 8001cba:	4293      	cmp	r3, r2
 8001cbc:	d10b      	bne.n	8001cd6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cc0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cc2:	4a09      	ldr	r2, [pc, #36]	@ (8001ce8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cc4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cc8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001cca:	4b07      	ldr	r3, [pc, #28]	@ (8001ce8 <HAL_TIM_PWM_MspInit+0x3c>)
 8001ccc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001cd2:	60fb      	str	r3, [r7, #12]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001cd6:	bf00      	nop
 8001cd8:	3714      	adds	r7, #20
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	40012c00 	.word	0x40012c00
 8001ce8:	40021000 	.word	0x40021000

08001cec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cfc:	d114      	bne.n	8001d28 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cfe:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <HAL_TIM_Base_MspInit+0x68>)
 8001d00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d02:	4a14      	ldr	r2, [pc, #80]	@ (8001d54 <HAL_TIM_Base_MspInit+0x68>)
 8001d04:	f043 0301 	orr.w	r3, r3, #1
 8001d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d0a:	4b12      	ldr	r3, [pc, #72]	@ (8001d54 <HAL_TIM_Base_MspInit+0x68>)
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	60fb      	str	r3, [r7, #12]
 8001d14:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2105      	movs	r1, #5
 8001d1a:	201c      	movs	r0, #28
 8001d1c:	f000 fb76 	bl	800240c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d20:	201c      	movs	r0, #28
 8001d22:	f000 fb8d 	bl	8002440 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001d26:	e010      	b.n	8001d4a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM16)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a0a      	ldr	r2, [pc, #40]	@ (8001d58 <HAL_TIM_Base_MspInit+0x6c>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d10b      	bne.n	8001d4a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001d32:	4b08      	ldr	r3, [pc, #32]	@ (8001d54 <HAL_TIM_Base_MspInit+0x68>)
 8001d34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d36:	4a07      	ldr	r2, [pc, #28]	@ (8001d54 <HAL_TIM_Base_MspInit+0x68>)
 8001d38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d3e:	4b05      	ldr	r3, [pc, #20]	@ (8001d54 <HAL_TIM_Base_MspInit+0x68>)
 8001d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d46:	60bb      	str	r3, [r7, #8]
 8001d48:	68bb      	ldr	r3, [r7, #8]
}
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40014400 	.word	0x40014400

08001d5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b08a      	sub	sp, #40	@ 0x28
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	2200      	movs	r2, #0
 8001d6a:	601a      	str	r2, [r3, #0]
 8001d6c:	605a      	str	r2, [r3, #4]
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	60da      	str	r2, [r3, #12]
 8001d72:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a23      	ldr	r2, [pc, #140]	@ (8001e08 <HAL_TIM_MspPostInit+0xac>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d11e      	bne.n	8001dbc <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	4b23      	ldr	r3, [pc, #140]	@ (8001e0c <HAL_TIM_MspPostInit+0xb0>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d82:	4a22      	ldr	r2, [pc, #136]	@ (8001e0c <HAL_TIM_MspPostInit+0xb0>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d8a:	4b20      	ldr	r3, [pc, #128]	@ (8001e0c <HAL_TIM_MspPostInit+0xb0>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8001d96:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8001d9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001da0:	2301      	movs	r3, #1
 8001da2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da4:	2303      	movs	r3, #3
 8001da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001da8:	2306      	movs	r3, #6
 8001daa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dac:	f107 0314 	add.w	r3, r7, #20
 8001db0:	4619      	mov	r1, r3
 8001db2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001db6:	f000 fb5f 	bl	8002478 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8001dba:	e021      	b.n	8001e00 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM16)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a13      	ldr	r2, [pc, #76]	@ (8001e10 <HAL_TIM_MspPostInit+0xb4>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d11c      	bne.n	8001e00 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc6:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <HAL_TIM_MspPostInit+0xb0>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dca:	4a10      	ldr	r2, [pc, #64]	@ (8001e0c <HAL_TIM_MspPostInit+0xb0>)
 8001dcc:	f043 0301 	orr.w	r3, r3, #1
 8001dd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e0c <HAL_TIM_MspPostInit+0xb0>)
 8001dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001dde:	2340      	movs	r3, #64	@ 0x40
 8001de0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de2:	2302      	movs	r3, #2
 8001de4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001de6:	2301      	movs	r3, #1
 8001de8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dea:	2303      	movs	r3, #3
 8001dec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8001dee:	2301      	movs	r3, #1
 8001df0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df2:	f107 0314 	add.w	r3, r7, #20
 8001df6:	4619      	mov	r1, r3
 8001df8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dfc:	f000 fb3c 	bl	8002478 <HAL_GPIO_Init>
}
 8001e00:	bf00      	nop
 8001e02:	3728      	adds	r7, #40	@ 0x28
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40012c00 	.word	0x40012c00
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40014400 	.word	0x40014400

08001e14 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b08c      	sub	sp, #48	@ 0x30
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 8001e20:	2300      	movs	r3, #0
 8001e22:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM3 clock */
  __HAL_RCC_TIM3_CLK_ENABLE();
 8001e24:	4b2c      	ldr	r3, [pc, #176]	@ (8001ed8 <HAL_InitTick+0xc4>)
 8001e26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e28:	4a2b      	ldr	r2, [pc, #172]	@ (8001ed8 <HAL_InitTick+0xc4>)
 8001e2a:	f043 0302 	orr.w	r3, r3, #2
 8001e2e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e30:	4b29      	ldr	r3, [pc, #164]	@ (8001ed8 <HAL_InitTick+0xc4>)
 8001e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	60bb      	str	r3, [r7, #8]
 8001e3a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e3c:	f107 020c 	add.w	r2, r7, #12
 8001e40:	f107 0310 	add.w	r3, r7, #16
 8001e44:	4611      	mov	r1, r2
 8001e46:	4618      	mov	r0, r3
 8001e48:	f001 fa7c 	bl	8003344 <HAL_RCC_GetClockConfig>

  /* Compute TIM3 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e4c:	f001 fa4e 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 8001e50:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM3 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e54:	4a21      	ldr	r2, [pc, #132]	@ (8001edc <HAL_InitTick+0xc8>)
 8001e56:	fba2 2303 	umull	r2, r3, r2, r3
 8001e5a:	0c9b      	lsrs	r3, r3, #18
 8001e5c:	3b01      	subs	r3, #1
 8001e5e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM3 */
  htim3.Instance = TIM3;
 8001e60:	4b1f      	ldr	r3, [pc, #124]	@ (8001ee0 <HAL_InitTick+0xcc>)
 8001e62:	4a20      	ldr	r2, [pc, #128]	@ (8001ee4 <HAL_InitTick+0xd0>)
 8001e64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM3CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim3.Init.Period = (1000000U / 1000U) - 1U;
 8001e66:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee0 <HAL_InitTick+0xcc>)
 8001e68:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e6c:	60da      	str	r2, [r3, #12]
  htim3.Init.Prescaler = uwPrescalerValue;
 8001e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8001ee0 <HAL_InitTick+0xcc>)
 8001e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e72:	6053      	str	r3, [r2, #4]
  htim3.Init.ClockDivision = 0;
 8001e74:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee0 <HAL_InitTick+0xcc>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	611a      	str	r2, [r3, #16]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e7a:	4b19      	ldr	r3, [pc, #100]	@ (8001ee0 <HAL_InitTick+0xcc>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim3);
 8001e80:	4817      	ldr	r0, [pc, #92]	@ (8001ee0 <HAL_InitTick+0xcc>)
 8001e82:	f001 fcc7 	bl	8003814 <HAL_TIM_Base_Init>
 8001e86:	4603      	mov	r3, r0
 8001e88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001e8c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d11b      	bne.n	8001ecc <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim3);
 8001e94:	4812      	ldr	r0, [pc, #72]	@ (8001ee0 <HAL_InitTick+0xcc>)
 8001e96:	f001 fd15 	bl	80038c4 <HAL_TIM_Base_Start_IT>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001ea0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d111      	bne.n	8001ecc <HAL_InitTick+0xb8>
    {
    /* Enable the TIM3 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ea8:	201d      	movs	r0, #29
 8001eaa:	f000 fac9 	bl	8002440 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	2b0f      	cmp	r3, #15
 8001eb2:	d808      	bhi.n	8001ec6 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM3_IRQn, TickPriority, 0U);
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	6879      	ldr	r1, [r7, #4]
 8001eb8:	201d      	movs	r0, #29
 8001eba:	f000 faa7 	bl	800240c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ebe:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee8 <HAL_InitTick+0xd4>)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	6013      	str	r3, [r2, #0]
 8001ec4:	e002      	b.n	8001ecc <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001ecc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3730      	adds	r7, #48	@ 0x30
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	431bde83 	.word	0x431bde83
 8001ee0:	2000039c 	.word	0x2000039c
 8001ee4:	40000400 	.word	0x40000400
 8001ee8:	20000004 	.word	0x20000004

08001eec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <NMI_Handler+0x4>

08001ef4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <HardFault_Handler+0x4>

08001efc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <MemManage_Handler+0x4>

08001f04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <BusFault_Handler+0x4>

08001f0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <UsageFault_Handler+0x4>

08001f14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001f22:	b580      	push	{r7, lr}
 8001f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Esquerdo_IR_Pin);
 8001f26:	2001      	movs	r0, #1
 8001f28:	f000 fc58 	bl	80027dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Frente_Direito_IR_Pin);
 8001f34:	2004      	movs	r0, #4
 8001f36:	f000 fc51 	bl	80027dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Frente_Esquerda_IR_Pin);
 8001f42:	2008      	movs	r0, #8
 8001f44:	f000 fc4a 	bl	80027dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8001f48:	bf00      	nop
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CallBack_PC10_Pin);
 8001f50:	2040      	movs	r0, #64	@ 0x40
 8001f52:	f000 fc43 	bl	80027dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(CallBack_PB7_Pin);
 8001f56:	2080      	movs	r0, #128	@ 0x80
 8001f58:	f000 fc40 	bl	80027dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001f5c:	bf00      	nop
 8001f5e:	bd80      	pop	{r7, pc}

08001f60 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f64:	4802      	ldr	r0, [pc, #8]	@ (8001f70 <TIM2_IRQHandler+0x10>)
 8001f66:	f001 fe6f 	bl	8003c48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	200002d4 	.word	0x200002d4

08001f74 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001f78:	4802      	ldr	r0, [pc, #8]	@ (8001f84 <TIM3_IRQHandler+0x10>)
 8001f7a:	f001 fe65 	bl	8003c48 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001f7e:	bf00      	nop
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	2000039c 	.word	0x2000039c

08001f88 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Direito_IR_Pin);
 8001f8c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8001f90:	f000 fc24 	bl	80027dc <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001f94:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001f98:	f000 fc20 	bl	80027dc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001f9c:	bf00      	nop
 8001f9e:	bd80      	pop	{r7, pc}

08001fa0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  return 1;
 8001fa4:	2301      	movs	r3, #1
}
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fae:	4770      	bx	lr

08001fb0 <_kill>:

int _kill(int pid, int sig)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fba:	f007 f9c7 	bl	800934c <__errno>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2216      	movs	r2, #22
 8001fc2:	601a      	str	r2, [r3, #0]
  return -1;
 8001fc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <_exit>:

void _exit (int status)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fd8:	f04f 31ff 	mov.w	r1, #4294967295
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7ff ffe7 	bl	8001fb0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fe2:	bf00      	nop
 8001fe4:	e7fd      	b.n	8001fe2 <_exit+0x12>

08001fe6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b086      	sub	sp, #24
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	60f8      	str	r0, [r7, #12]
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	e00a      	b.n	800200e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ff8:	f3af 8000 	nop.w
 8001ffc:	4601      	mov	r1, r0
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	1c5a      	adds	r2, r3, #1
 8002002:	60ba      	str	r2, [r7, #8]
 8002004:	b2ca      	uxtb	r2, r1
 8002006:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	3301      	adds	r3, #1
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	697a      	ldr	r2, [r7, #20]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	429a      	cmp	r2, r3
 8002014:	dbf0      	blt.n	8001ff8 <_read+0x12>
  }

  return len;
 8002016:	687b      	ldr	r3, [r7, #4]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3718      	adds	r7, #24
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b086      	sub	sp, #24
 8002024:	af00      	add	r7, sp, #0
 8002026:	60f8      	str	r0, [r7, #12]
 8002028:	60b9      	str	r1, [r7, #8]
 800202a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800202c:	2300      	movs	r3, #0
 800202e:	617b      	str	r3, [r7, #20]
 8002030:	e009      	b.n	8002046 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	1c5a      	adds	r2, r3, #1
 8002036:	60ba      	str	r2, [r7, #8]
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f7fe ff54 	bl	8000ee8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	3301      	adds	r3, #1
 8002044:	617b      	str	r3, [r7, #20]
 8002046:	697a      	ldr	r2, [r7, #20]
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	429a      	cmp	r2, r3
 800204c:	dbf1      	blt.n	8002032 <_write+0x12>
  }
  return len;
 800204e:	687b      	ldr	r3, [r7, #4]
}
 8002050:	4618      	mov	r0, r3
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <_close>:

int _close(int file)
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002060:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002064:	4618      	mov	r0, r3
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002070:	b480      	push	{r7}
 8002072:	b083      	sub	sp, #12
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002080:	605a      	str	r2, [r3, #4]
  return 0;
 8002082:	2300      	movs	r3, #0
}
 8002084:	4618      	mov	r0, r3
 8002086:	370c      	adds	r7, #12
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr

08002090 <_isatty>:

int _isatty(int file)
{
 8002090:	b480      	push	{r7}
 8002092:	b083      	sub	sp, #12
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002098:	2301      	movs	r3, #1
}
 800209a:	4618      	mov	r0, r3
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr

080020a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b085      	sub	sp, #20
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	60f8      	str	r0, [r7, #12]
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020b2:	2300      	movs	r3, #0
}
 80020b4:	4618      	mov	r0, r3
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr

080020c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b086      	sub	sp, #24
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020c8:	4a14      	ldr	r2, [pc, #80]	@ (800211c <_sbrk+0x5c>)
 80020ca:	4b15      	ldr	r3, [pc, #84]	@ (8002120 <_sbrk+0x60>)
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d4:	4b13      	ldr	r3, [pc, #76]	@ (8002124 <_sbrk+0x64>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d102      	bne.n	80020e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020dc:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <_sbrk+0x64>)
 80020de:	4a12      	ldr	r2, [pc, #72]	@ (8002128 <_sbrk+0x68>)
 80020e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e2:	4b10      	ldr	r3, [pc, #64]	@ (8002124 <_sbrk+0x64>)
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	4413      	add	r3, r2
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d207      	bcs.n	8002100 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f0:	f007 f92c 	bl	800934c <__errno>
 80020f4:	4603      	mov	r3, r0
 80020f6:	220c      	movs	r2, #12
 80020f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295
 80020fe:	e009      	b.n	8002114 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002100:	4b08      	ldr	r3, [pc, #32]	@ (8002124 <_sbrk+0x64>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002106:	4b07      	ldr	r3, [pc, #28]	@ (8002124 <_sbrk+0x64>)
 8002108:	681a      	ldr	r2, [r3, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4413      	add	r3, r2
 800210e:	4a05      	ldr	r2, [pc, #20]	@ (8002124 <_sbrk+0x64>)
 8002110:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002112:	68fb      	ldr	r3, [r7, #12]
}
 8002114:	4618      	mov	r0, r3
 8002116:	3718      	adds	r7, #24
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20008000 	.word	0x20008000
 8002120:	00000400 	.word	0x00000400
 8002124:	200003e8 	.word	0x200003e8
 8002128:	20001e90 	.word	0x20001e90

0800212c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002130:	4b06      	ldr	r3, [pc, #24]	@ (800214c <SystemInit+0x20>)
 8002132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002136:	4a05      	ldr	r2, [pc, #20]	@ (800214c <SystemInit+0x20>)
 8002138:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800213c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	e000ed00 	.word	0xe000ed00

08002150 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002150:	480d      	ldr	r0, [pc, #52]	@ (8002188 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002152:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002154:	f7ff ffea 	bl	800212c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002158:	480c      	ldr	r0, [pc, #48]	@ (800218c <LoopForever+0x6>)
  ldr r1, =_edata
 800215a:	490d      	ldr	r1, [pc, #52]	@ (8002190 <LoopForever+0xa>)
  ldr r2, =_sidata
 800215c:	4a0d      	ldr	r2, [pc, #52]	@ (8002194 <LoopForever+0xe>)
  movs r3, #0
 800215e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002160:	e002      	b.n	8002168 <LoopCopyDataInit>

08002162 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002162:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002164:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002166:	3304      	adds	r3, #4

08002168 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002168:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800216c:	d3f9      	bcc.n	8002162 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800216e:	4a0a      	ldr	r2, [pc, #40]	@ (8002198 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002170:	4c0a      	ldr	r4, [pc, #40]	@ (800219c <LoopForever+0x16>)
  movs r3, #0
 8002172:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002174:	e001      	b.n	800217a <LoopFillZerobss>

08002176 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002176:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002178:	3204      	adds	r2, #4

0800217a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800217c:	d3fb      	bcc.n	8002176 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800217e:	f007 f8eb 	bl	8009358 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002182:	f7fe fec3 	bl	8000f0c <main>

08002186 <LoopForever>:

LoopForever:
    b LoopForever
 8002186:	e7fe      	b.n	8002186 <LoopForever>
  ldr   r0, =_estack
 8002188:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800218c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002190:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002194:	0800b5c0 	.word	0x0800b5c0
  ldr r2, =_sbss
 8002198:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800219c:	20001e8c 	.word	0x20001e8c

080021a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021a0:	e7fe      	b.n	80021a0 <ADC1_2_IRQHandler>

080021a2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a2:	b580      	push	{r7, lr}
 80021a4:	b082      	sub	sp, #8
 80021a6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80021a8:	2300      	movs	r3, #0
 80021aa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021ac:	2003      	movs	r0, #3
 80021ae:	f000 f922 	bl	80023f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021b2:	200f      	movs	r0, #15
 80021b4:	f7ff fe2e 	bl	8001e14 <HAL_InitTick>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	71fb      	strb	r3, [r7, #7]
 80021c2:	e001      	b.n	80021c8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021c4:	f7ff fcf0 	bl	8001ba8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021c8:	79fb      	ldrb	r3, [r7, #7]

}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021d8:	4b05      	ldr	r3, [pc, #20]	@ (80021f0 <HAL_IncTick+0x1c>)
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	4b05      	ldr	r3, [pc, #20]	@ (80021f4 <HAL_IncTick+0x20>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4413      	add	r3, r2
 80021e2:	4a03      	ldr	r2, [pc, #12]	@ (80021f0 <HAL_IncTick+0x1c>)
 80021e4:	6013      	str	r3, [r2, #0]
}
 80021e6:	bf00      	nop
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr
 80021f0:	200003ec 	.word	0x200003ec
 80021f4:	20000008 	.word	0x20000008

080021f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  return uwTick;
 80021fc:	4b03      	ldr	r3, [pc, #12]	@ (800220c <HAL_GetTick+0x14>)
 80021fe:	681b      	ldr	r3, [r3, #0]
}
 8002200:	4618      	mov	r0, r3
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	200003ec 	.word	0x200003ec

08002210 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002218:	f7ff ffee 	bl	80021f8 <HAL_GetTick>
 800221c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002228:	d004      	beq.n	8002234 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800222a:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <HAL_Delay+0x40>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	4413      	add	r3, r2
 8002232:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002234:	bf00      	nop
 8002236:	f7ff ffdf 	bl	80021f8 <HAL_GetTick>
 800223a:	4602      	mov	r2, r0
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	68fa      	ldr	r2, [r7, #12]
 8002242:	429a      	cmp	r2, r3
 8002244:	d8f7      	bhi.n	8002236 <HAL_Delay+0x26>
  {
  }
}
 8002246:	bf00      	nop
 8002248:	bf00      	nop
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000008 	.word	0x20000008

08002254 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002254:	b480      	push	{r7}
 8002256:	b085      	sub	sp, #20
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	f003 0307 	and.w	r3, r3, #7
 8002262:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002264:	4b0c      	ldr	r3, [pc, #48]	@ (8002298 <__NVIC_SetPriorityGrouping+0x44>)
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002270:	4013      	ands	r3, r2
 8002272:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800227c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002280:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002284:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002286:	4a04      	ldr	r2, [pc, #16]	@ (8002298 <__NVIC_SetPriorityGrouping+0x44>)
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	60d3      	str	r3, [r2, #12]
}
 800228c:	bf00      	nop
 800228e:	3714      	adds	r7, #20
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	e000ed00 	.word	0xe000ed00

0800229c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800229c:	b480      	push	{r7}
 800229e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022a0:	4b04      	ldr	r3, [pc, #16]	@ (80022b4 <__NVIC_GetPriorityGrouping+0x18>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	0a1b      	lsrs	r3, r3, #8
 80022a6:	f003 0307 	and.w	r3, r3, #7
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	db0b      	blt.n	80022e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	f003 021f 	and.w	r2, r3, #31
 80022d0:	4907      	ldr	r1, [pc, #28]	@ (80022f0 <__NVIC_EnableIRQ+0x38>)
 80022d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022d6:	095b      	lsrs	r3, r3, #5
 80022d8:	2001      	movs	r0, #1
 80022da:	fa00 f202 	lsl.w	r2, r0, r2
 80022de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	e000e100 	.word	0xe000e100

080022f4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002302:	2b00      	cmp	r3, #0
 8002304:	db12      	blt.n	800232c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	f003 021f 	and.w	r2, r3, #31
 800230c:	490a      	ldr	r1, [pc, #40]	@ (8002338 <__NVIC_DisableIRQ+0x44>)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	095b      	lsrs	r3, r3, #5
 8002314:	2001      	movs	r0, #1
 8002316:	fa00 f202 	lsl.w	r2, r0, r2
 800231a:	3320      	adds	r3, #32
 800231c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002320:	f3bf 8f4f 	dsb	sy
}
 8002324:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002326:	f3bf 8f6f 	isb	sy
}
 800232a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr
 8002338:	e000e100 	.word	0xe000e100

0800233c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800233c:	b480      	push	{r7}
 800233e:	b083      	sub	sp, #12
 8002340:	af00      	add	r7, sp, #0
 8002342:	4603      	mov	r3, r0
 8002344:	6039      	str	r1, [r7, #0]
 8002346:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800234c:	2b00      	cmp	r3, #0
 800234e:	db0a      	blt.n	8002366 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	b2da      	uxtb	r2, r3
 8002354:	490c      	ldr	r1, [pc, #48]	@ (8002388 <__NVIC_SetPriority+0x4c>)
 8002356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800235a:	0112      	lsls	r2, r2, #4
 800235c:	b2d2      	uxtb	r2, r2
 800235e:	440b      	add	r3, r1
 8002360:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002364:	e00a      	b.n	800237c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4908      	ldr	r1, [pc, #32]	@ (800238c <__NVIC_SetPriority+0x50>)
 800236c:	79fb      	ldrb	r3, [r7, #7]
 800236e:	f003 030f 	and.w	r3, r3, #15
 8002372:	3b04      	subs	r3, #4
 8002374:	0112      	lsls	r2, r2, #4
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	440b      	add	r3, r1
 800237a:	761a      	strb	r2, [r3, #24]
}
 800237c:	bf00      	nop
 800237e:	370c      	adds	r7, #12
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr
 8002388:	e000e100 	.word	0xe000e100
 800238c:	e000ed00 	.word	0xe000ed00

08002390 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002390:	b480      	push	{r7}
 8002392:	b089      	sub	sp, #36	@ 0x24
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f1c3 0307 	rsb	r3, r3, #7
 80023aa:	2b04      	cmp	r3, #4
 80023ac:	bf28      	it	cs
 80023ae:	2304      	movcs	r3, #4
 80023b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80023b2:	69fb      	ldr	r3, [r7, #28]
 80023b4:	3304      	adds	r3, #4
 80023b6:	2b06      	cmp	r3, #6
 80023b8:	d902      	bls.n	80023c0 <NVIC_EncodePriority+0x30>
 80023ba:	69fb      	ldr	r3, [r7, #28]
 80023bc:	3b03      	subs	r3, #3
 80023be:	e000      	b.n	80023c2 <NVIC_EncodePriority+0x32>
 80023c0:	2300      	movs	r3, #0
 80023c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023c4:	f04f 32ff 	mov.w	r2, #4294967295
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	fa02 f303 	lsl.w	r3, r2, r3
 80023ce:	43da      	mvns	r2, r3
 80023d0:	68bb      	ldr	r3, [r7, #8]
 80023d2:	401a      	ands	r2, r3
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023d8:	f04f 31ff 	mov.w	r1, #4294967295
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	fa01 f303 	lsl.w	r3, r1, r3
 80023e2:	43d9      	mvns	r1, r3
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023e8:	4313      	orrs	r3, r2
         );
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3724      	adds	r7, #36	@ 0x24
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f6:	b580      	push	{r7, lr}
 80023f8:	b082      	sub	sp, #8
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff ff28 	bl	8002254 <__NVIC_SetPriorityGrouping>
}
 8002404:	bf00      	nop
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}

0800240c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b086      	sub	sp, #24
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	60b9      	str	r1, [r7, #8]
 8002416:	607a      	str	r2, [r7, #4]
 8002418:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800241a:	f7ff ff3f 	bl	800229c <__NVIC_GetPriorityGrouping>
 800241e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	68b9      	ldr	r1, [r7, #8]
 8002424:	6978      	ldr	r0, [r7, #20]
 8002426:	f7ff ffb3 	bl	8002390 <NVIC_EncodePriority>
 800242a:	4602      	mov	r2, r0
 800242c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002430:	4611      	mov	r1, r2
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff ff82 	bl	800233c <__NVIC_SetPriority>
}
 8002438:	bf00      	nop
 800243a:	3718      	adds	r7, #24
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	4618      	mov	r0, r3
 8002450:	f7ff ff32 	bl	80022b8 <__NVIC_EnableIRQ>
}
 8002454:	bf00      	nop
 8002456:	3708      	adds	r7, #8
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	4603      	mov	r3, r0
 8002464:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff ff42 	bl	80022f4 <__NVIC_DisableIRQ>
}
 8002470:	bf00      	nop
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002478:	b480      	push	{r7}
 800247a:	b087      	sub	sp, #28
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]
 8002480:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002486:	e15a      	b.n	800273e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	2101      	movs	r1, #1
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	fa01 f303 	lsl.w	r3, r1, r3
 8002494:	4013      	ands	r3, r2
 8002496:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2b00      	cmp	r3, #0
 800249c:	f000 814c 	beq.w	8002738 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f003 0303 	and.w	r3, r3, #3
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d005      	beq.n	80024b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d130      	bne.n	800251a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	005b      	lsls	r3, r3, #1
 80024c2:	2203      	movs	r2, #3
 80024c4:	fa02 f303 	lsl.w	r3, r2, r3
 80024c8:	43db      	mvns	r3, r3
 80024ca:	693a      	ldr	r2, [r7, #16]
 80024cc:	4013      	ands	r3, r2
 80024ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	68da      	ldr	r2, [r3, #12]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	4313      	orrs	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	693a      	ldr	r2, [r7, #16]
 80024e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024ee:	2201      	movs	r2, #1
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	fa02 f303 	lsl.w	r3, r2, r3
 80024f6:	43db      	mvns	r3, r3
 80024f8:	693a      	ldr	r2, [r7, #16]
 80024fa:	4013      	ands	r3, r2
 80024fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	091b      	lsrs	r3, r3, #4
 8002504:	f003 0201 	and.w	r2, r3, #1
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4313      	orrs	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	693a      	ldr	r2, [r7, #16]
 8002518:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	2b03      	cmp	r3, #3
 8002524:	d017      	beq.n	8002556 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68db      	ldr	r3, [r3, #12]
 800252a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	2203      	movs	r2, #3
 8002532:	fa02 f303 	lsl.w	r3, r2, r3
 8002536:	43db      	mvns	r3, r3
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	4013      	ands	r3, r2
 800253c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	689a      	ldr	r2, [r3, #8]
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	005b      	lsls	r3, r3, #1
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	693a      	ldr	r2, [r7, #16]
 800254c:	4313      	orrs	r3, r2
 800254e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	693a      	ldr	r2, [r7, #16]
 8002554:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f003 0303 	and.w	r3, r3, #3
 800255e:	2b02      	cmp	r3, #2
 8002560:	d123      	bne.n	80025aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	08da      	lsrs	r2, r3, #3
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	3208      	adds	r2, #8
 800256a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800256e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	220f      	movs	r2, #15
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	691a      	ldr	r2, [r3, #16]
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	f003 0307 	and.w	r3, r3, #7
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	fa02 f303 	lsl.w	r3, r2, r3
 8002596:	693a      	ldr	r2, [r7, #16]
 8002598:	4313      	orrs	r3, r2
 800259a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	08da      	lsrs	r2, r3, #3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	3208      	adds	r2, #8
 80025a4:	6939      	ldr	r1, [r7, #16]
 80025a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	005b      	lsls	r3, r3, #1
 80025b4:	2203      	movs	r2, #3
 80025b6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ba:	43db      	mvns	r3, r3
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	4013      	ands	r3, r2
 80025c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	f003 0203 	and.w	r2, r3, #3
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	693a      	ldr	r2, [r7, #16]
 80025d4:	4313      	orrs	r3, r2
 80025d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	f000 80a6 	beq.w	8002738 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025ec:	4b5b      	ldr	r3, [pc, #364]	@ (800275c <HAL_GPIO_Init+0x2e4>)
 80025ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025f0:	4a5a      	ldr	r2, [pc, #360]	@ (800275c <HAL_GPIO_Init+0x2e4>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	6613      	str	r3, [r2, #96]	@ 0x60
 80025f8:	4b58      	ldr	r3, [pc, #352]	@ (800275c <HAL_GPIO_Init+0x2e4>)
 80025fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80025fc:	f003 0301 	and.w	r3, r3, #1
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002604:	4a56      	ldr	r2, [pc, #344]	@ (8002760 <HAL_GPIO_Init+0x2e8>)
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	089b      	lsrs	r3, r3, #2
 800260a:	3302      	adds	r3, #2
 800260c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002610:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	f003 0303 	and.w	r3, r3, #3
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	220f      	movs	r2, #15
 800261c:	fa02 f303 	lsl.w	r3, r2, r3
 8002620:	43db      	mvns	r3, r3
 8002622:	693a      	ldr	r2, [r7, #16]
 8002624:	4013      	ands	r3, r2
 8002626:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800262e:	d01f      	beq.n	8002670 <HAL_GPIO_Init+0x1f8>
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	4a4c      	ldr	r2, [pc, #304]	@ (8002764 <HAL_GPIO_Init+0x2ec>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d019      	beq.n	800266c <HAL_GPIO_Init+0x1f4>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4a4b      	ldr	r2, [pc, #300]	@ (8002768 <HAL_GPIO_Init+0x2f0>)
 800263c:	4293      	cmp	r3, r2
 800263e:	d013      	beq.n	8002668 <HAL_GPIO_Init+0x1f0>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	4a4a      	ldr	r2, [pc, #296]	@ (800276c <HAL_GPIO_Init+0x2f4>)
 8002644:	4293      	cmp	r3, r2
 8002646:	d00d      	beq.n	8002664 <HAL_GPIO_Init+0x1ec>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	4a49      	ldr	r2, [pc, #292]	@ (8002770 <HAL_GPIO_Init+0x2f8>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d007      	beq.n	8002660 <HAL_GPIO_Init+0x1e8>
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4a48      	ldr	r2, [pc, #288]	@ (8002774 <HAL_GPIO_Init+0x2fc>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d101      	bne.n	800265c <HAL_GPIO_Init+0x1e4>
 8002658:	2305      	movs	r3, #5
 800265a:	e00a      	b.n	8002672 <HAL_GPIO_Init+0x1fa>
 800265c:	2306      	movs	r3, #6
 800265e:	e008      	b.n	8002672 <HAL_GPIO_Init+0x1fa>
 8002660:	2304      	movs	r3, #4
 8002662:	e006      	b.n	8002672 <HAL_GPIO_Init+0x1fa>
 8002664:	2303      	movs	r3, #3
 8002666:	e004      	b.n	8002672 <HAL_GPIO_Init+0x1fa>
 8002668:	2302      	movs	r3, #2
 800266a:	e002      	b.n	8002672 <HAL_GPIO_Init+0x1fa>
 800266c:	2301      	movs	r3, #1
 800266e:	e000      	b.n	8002672 <HAL_GPIO_Init+0x1fa>
 8002670:	2300      	movs	r3, #0
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	f002 0203 	and.w	r2, r2, #3
 8002678:	0092      	lsls	r2, r2, #2
 800267a:	4093      	lsls	r3, r2
 800267c:	693a      	ldr	r2, [r7, #16]
 800267e:	4313      	orrs	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002682:	4937      	ldr	r1, [pc, #220]	@ (8002760 <HAL_GPIO_Init+0x2e8>)
 8002684:	697b      	ldr	r3, [r7, #20]
 8002686:	089b      	lsrs	r3, r3, #2
 8002688:	3302      	adds	r3, #2
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002690:	4b39      	ldr	r3, [pc, #228]	@ (8002778 <HAL_GPIO_Init+0x300>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	43db      	mvns	r3, r3
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	4013      	ands	r3, r2
 800269e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	685b      	ldr	r3, [r3, #4]
 80026a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d003      	beq.n	80026b4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80026ac:	693a      	ldr	r2, [r7, #16]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026b4:	4a30      	ldr	r2, [pc, #192]	@ (8002778 <HAL_GPIO_Init+0x300>)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002778 <HAL_GPIO_Init+0x300>)
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	43db      	mvns	r3, r3
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	4013      	ands	r3, r2
 80026c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d003      	beq.n	80026de <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80026d6:	693a      	ldr	r2, [r7, #16]
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	4313      	orrs	r3, r2
 80026dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80026de:	4a26      	ldr	r2, [pc, #152]	@ (8002778 <HAL_GPIO_Init+0x300>)
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80026e4:	4b24      	ldr	r3, [pc, #144]	@ (8002778 <HAL_GPIO_Init+0x300>)
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	43db      	mvns	r3, r3
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	4313      	orrs	r3, r2
 8002706:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002708:	4a1b      	ldr	r2, [pc, #108]	@ (8002778 <HAL_GPIO_Init+0x300>)
 800270a:	693b      	ldr	r3, [r7, #16]
 800270c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800270e:	4b1a      	ldr	r3, [pc, #104]	@ (8002778 <HAL_GPIO_Init+0x300>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	43db      	mvns	r3, r3
 8002718:	693a      	ldr	r2, [r7, #16]
 800271a:	4013      	ands	r3, r2
 800271c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800272a:	693a      	ldr	r2, [r7, #16]
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4313      	orrs	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002732:	4a11      	ldr	r2, [pc, #68]	@ (8002778 <HAL_GPIO_Init+0x300>)
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	3301      	adds	r3, #1
 800273c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	697b      	ldr	r3, [r7, #20]
 8002744:	fa22 f303 	lsr.w	r3, r2, r3
 8002748:	2b00      	cmp	r3, #0
 800274a:	f47f ae9d 	bne.w	8002488 <HAL_GPIO_Init+0x10>
  }
}
 800274e:	bf00      	nop
 8002750:	bf00      	nop
 8002752:	371c      	adds	r7, #28
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr
 800275c:	40021000 	.word	0x40021000
 8002760:	40010000 	.word	0x40010000
 8002764:	48000400 	.word	0x48000400
 8002768:	48000800 	.word	0x48000800
 800276c:	48000c00 	.word	0x48000c00
 8002770:	48001000 	.word	0x48001000
 8002774:	48001400 	.word	0x48001400
 8002778:	40010400 	.word	0x40010400

0800277c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800277c:	b480      	push	{r7}
 800277e:	b085      	sub	sp, #20
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
 8002784:	460b      	mov	r3, r1
 8002786:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	691a      	ldr	r2, [r3, #16]
 800278c:	887b      	ldrh	r3, [r7, #2]
 800278e:	4013      	ands	r3, r2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d002      	beq.n	800279a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002794:	2301      	movs	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
 8002798:	e001      	b.n	800279e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800279a:	2300      	movs	r3, #0
 800279c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800279e:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b083      	sub	sp, #12
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
 80027b4:	460b      	mov	r3, r1
 80027b6:	807b      	strh	r3, [r7, #2]
 80027b8:	4613      	mov	r3, r2
 80027ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80027bc:	787b      	ldrb	r3, [r7, #1]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d003      	beq.n	80027ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80027c2:	887a      	ldrh	r2, [r7, #2]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80027c8:	e002      	b.n	80027d0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80027ca:	887a      	ldrh	r2, [r7, #2]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	4603      	mov	r3, r0
 80027e4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80027e6:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027e8:	695a      	ldr	r2, [r3, #20]
 80027ea:	88fb      	ldrh	r3, [r7, #6]
 80027ec:	4013      	ands	r3, r2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d006      	beq.n	8002800 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80027f2:	4a05      	ldr	r2, [pc, #20]	@ (8002808 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80027f4:	88fb      	ldrh	r3, [r7, #6]
 80027f6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80027f8:	88fb      	ldrh	r3, [r7, #6]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff f9a0 	bl	8001b40 <HAL_GPIO_EXTI_Callback>
  }
}
 8002800:	bf00      	nop
 8002802:	3708      	adds	r7, #8
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	40010400 	.word	0x40010400

0800280c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d141      	bne.n	800289e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800281a:	4b4b      	ldr	r3, [pc, #300]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002826:	d131      	bne.n	800288c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002828:	4b47      	ldr	r3, [pc, #284]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800282a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800282e:	4a46      	ldr	r2, [pc, #280]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002830:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002834:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002838:	4b43      	ldr	r3, [pc, #268]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002840:	4a41      	ldr	r2, [pc, #260]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002842:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002846:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002848:	4b40      	ldr	r3, [pc, #256]	@ (800294c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2232      	movs	r2, #50	@ 0x32
 800284e:	fb02 f303 	mul.w	r3, r2, r3
 8002852:	4a3f      	ldr	r2, [pc, #252]	@ (8002950 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002854:	fba2 2303 	umull	r2, r3, r2, r3
 8002858:	0c9b      	lsrs	r3, r3, #18
 800285a:	3301      	adds	r3, #1
 800285c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800285e:	e002      	b.n	8002866 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	3b01      	subs	r3, #1
 8002864:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002866:	4b38      	ldr	r3, [pc, #224]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002868:	695b      	ldr	r3, [r3, #20]
 800286a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800286e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002872:	d102      	bne.n	800287a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f2      	bne.n	8002860 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800287a:	4b33      	ldr	r3, [pc, #204]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800287c:	695b      	ldr	r3, [r3, #20]
 800287e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002882:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002886:	d158      	bne.n	800293a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002888:	2303      	movs	r3, #3
 800288a:	e057      	b.n	800293c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800288c:	4b2e      	ldr	r3, [pc, #184]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800288e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002892:	4a2d      	ldr	r2, [pc, #180]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002894:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002898:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800289c:	e04d      	b.n	800293a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80028a4:	d141      	bne.n	800292a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80028a6:	4b28      	ldr	r3, [pc, #160]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80028ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028b2:	d131      	bne.n	8002918 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028b4:	4b24      	ldr	r3, [pc, #144]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028ba:	4a23      	ldr	r2, [pc, #140]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028c0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80028c4:	4b20      	ldr	r3, [pc, #128]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028cc:	4a1e      	ldr	r2, [pc, #120]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028d2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80028d4:	4b1d      	ldr	r3, [pc, #116]	@ (800294c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2232      	movs	r2, #50	@ 0x32
 80028da:	fb02 f303 	mul.w	r3, r2, r3
 80028de:	4a1c      	ldr	r2, [pc, #112]	@ (8002950 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80028e0:	fba2 2303 	umull	r2, r3, r2, r3
 80028e4:	0c9b      	lsrs	r3, r3, #18
 80028e6:	3301      	adds	r3, #1
 80028e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028ea:	e002      	b.n	80028f2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	3b01      	subs	r3, #1
 80028f0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028f2:	4b15      	ldr	r3, [pc, #84]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028f4:	695b      	ldr	r3, [r3, #20]
 80028f6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028fe:	d102      	bne.n	8002906 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f2      	bne.n	80028ec <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002906:	4b10      	ldr	r3, [pc, #64]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002908:	695b      	ldr	r3, [r3, #20]
 800290a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800290e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002912:	d112      	bne.n	800293a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e011      	b.n	800293c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002918:	4b0b      	ldr	r3, [pc, #44]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800291a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800291e:	4a0a      	ldr	r2, [pc, #40]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002924:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002928:	e007      	b.n	800293a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800292a:	4b07      	ldr	r3, [pc, #28]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002932:	4a05      	ldr	r2, [pc, #20]	@ (8002948 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002934:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002938:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800293a:	2300      	movs	r3, #0
}
 800293c:	4618      	mov	r0, r3
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr
 8002948:	40007000 	.word	0x40007000
 800294c:	20000000 	.word	0x20000000
 8002950:	431bde83 	.word	0x431bde83

08002954 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002958:	4b05      	ldr	r3, [pc, #20]	@ (8002970 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	4a04      	ldr	r2, [pc, #16]	@ (8002970 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800295e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002962:	6093      	str	r3, [r2, #8]
}
 8002964:	bf00      	nop
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr
 800296e:	bf00      	nop
 8002970:	40007000 	.word	0x40007000

08002974 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b088      	sub	sp, #32
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d101      	bne.n	8002986 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002982:	2301      	movs	r3, #1
 8002984:	e2fe      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d075      	beq.n	8002a7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002992:	4b97      	ldr	r3, [pc, #604]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	f003 030c 	and.w	r3, r3, #12
 800299a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800299c:	4b94      	ldr	r3, [pc, #592]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	2b0c      	cmp	r3, #12
 80029aa:	d102      	bne.n	80029b2 <HAL_RCC_OscConfig+0x3e>
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2b03      	cmp	r3, #3
 80029b0:	d002      	beq.n	80029b8 <HAL_RCC_OscConfig+0x44>
 80029b2:	69bb      	ldr	r3, [r7, #24]
 80029b4:	2b08      	cmp	r3, #8
 80029b6:	d10b      	bne.n	80029d0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b8:	4b8d      	ldr	r3, [pc, #564]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d05b      	beq.n	8002a7c <HAL_RCC_OscConfig+0x108>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d157      	bne.n	8002a7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029cc:	2301      	movs	r3, #1
 80029ce:	e2d9      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029d8:	d106      	bne.n	80029e8 <HAL_RCC_OscConfig+0x74>
 80029da:	4b85      	ldr	r3, [pc, #532]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a84      	ldr	r2, [pc, #528]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e01d      	b.n	8002a24 <HAL_RCC_OscConfig+0xb0>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029f0:	d10c      	bne.n	8002a0c <HAL_RCC_OscConfig+0x98>
 80029f2:	4b7f      	ldr	r3, [pc, #508]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	4a7e      	ldr	r2, [pc, #504]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 80029f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029fc:	6013      	str	r3, [r2, #0]
 80029fe:	4b7c      	ldr	r3, [pc, #496]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a7b      	ldr	r2, [pc, #492]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a08:	6013      	str	r3, [r2, #0]
 8002a0a:	e00b      	b.n	8002a24 <HAL_RCC_OscConfig+0xb0>
 8002a0c:	4b78      	ldr	r3, [pc, #480]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4a77      	ldr	r2, [pc, #476]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a16:	6013      	str	r3, [r2, #0]
 8002a18:	4b75      	ldr	r3, [pc, #468]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a74      	ldr	r2, [pc, #464]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d013      	beq.n	8002a54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2c:	f7ff fbe4 	bl	80021f8 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a34:	f7ff fbe0 	bl	80021f8 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b64      	cmp	r3, #100	@ 0x64
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e29e      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a46:	4b6a      	ldr	r3, [pc, #424]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0f0      	beq.n	8002a34 <HAL_RCC_OscConfig+0xc0>
 8002a52:	e014      	b.n	8002a7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a54:	f7ff fbd0 	bl	80021f8 <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a5c:	f7ff fbcc 	bl	80021f8 <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b64      	cmp	r3, #100	@ 0x64
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e28a      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a6e:	4b60      	ldr	r3, [pc, #384]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f0      	bne.n	8002a5c <HAL_RCC_OscConfig+0xe8>
 8002a7a:	e000      	b.n	8002a7e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 0302 	and.w	r3, r3, #2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d075      	beq.n	8002b76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a8a:	4b59      	ldr	r3, [pc, #356]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	f003 030c 	and.w	r3, r3, #12
 8002a92:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a94:	4b56      	ldr	r3, [pc, #344]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002a96:	68db      	ldr	r3, [r3, #12]
 8002a98:	f003 0303 	and.w	r3, r3, #3
 8002a9c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002a9e:	69bb      	ldr	r3, [r7, #24]
 8002aa0:	2b0c      	cmp	r3, #12
 8002aa2:	d102      	bne.n	8002aaa <HAL_RCC_OscConfig+0x136>
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	2b02      	cmp	r3, #2
 8002aa8:	d002      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x13c>
 8002aaa:	69bb      	ldr	r3, [r7, #24]
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d11f      	bne.n	8002af0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ab0:	4b4f      	ldr	r3, [pc, #316]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d005      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x154>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d101      	bne.n	8002ac8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	e25d      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ac8:	4b49      	ldr	r3, [pc, #292]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	691b      	ldr	r3, [r3, #16]
 8002ad4:	061b      	lsls	r3, r3, #24
 8002ad6:	4946      	ldr	r1, [pc, #280]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002adc:	4b45      	ldr	r3, [pc, #276]	@ (8002bf4 <HAL_RCC_OscConfig+0x280>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff f997 	bl	8001e14 <HAL_InitTick>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d043      	beq.n	8002b74 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e249      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d023      	beq.n	8002b40 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002af8:	4b3d      	ldr	r3, [pc, #244]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4a3c      	ldr	r2, [pc, #240]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b02:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b04:	f7ff fb78 	bl	80021f8 <HAL_GetTick>
 8002b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b0c:	f7ff fb74 	bl	80021f8 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b02      	cmp	r3, #2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e232      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002b1e:	4b34      	ldr	r3, [pc, #208]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0f0      	beq.n	8002b0c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b2a:	4b31      	ldr	r3, [pc, #196]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	061b      	lsls	r3, r3, #24
 8002b38:	492d      	ldr	r1, [pc, #180]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	604b      	str	r3, [r1, #4]
 8002b3e:	e01a      	b.n	8002b76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b40:	4b2b      	ldr	r3, [pc, #172]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4a2a      	ldr	r2, [pc, #168]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002b46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b4a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4c:	f7ff fb54 	bl	80021f8 <HAL_GetTick>
 8002b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b54:	f7ff fb50 	bl	80021f8 <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e20e      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b66:	4b22      	ldr	r3, [pc, #136]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1f0      	bne.n	8002b54 <HAL_RCC_OscConfig+0x1e0>
 8002b72:	e000      	b.n	8002b76 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b74:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d041      	beq.n	8002c06 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d01c      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b8a:	4b19      	ldr	r3, [pc, #100]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002b8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b90:	4a17      	ldr	r2, [pc, #92]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002b92:	f043 0301 	orr.w	r3, r3, #1
 8002b96:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b9a:	f7ff fb2d 	bl	80021f8 <HAL_GetTick>
 8002b9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ba0:	e008      	b.n	8002bb4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba2:	f7ff fb29 	bl	80021f8 <HAL_GetTick>
 8002ba6:	4602      	mov	r2, r0
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	1ad3      	subs	r3, r2, r3
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d901      	bls.n	8002bb4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002bb0:	2303      	movs	r3, #3
 8002bb2:	e1e7      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002bb4:	4b0e      	ldr	r3, [pc, #56]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002bb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d0ef      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x22e>
 8002bc2:	e020      	b.n	8002c06 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002bc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bca:	4a09      	ldr	r2, [pc, #36]	@ (8002bf0 <HAL_RCC_OscConfig+0x27c>)
 8002bcc:	f023 0301 	bic.w	r3, r3, #1
 8002bd0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bd4:	f7ff fb10 	bl	80021f8 <HAL_GetTick>
 8002bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bda:	e00d      	b.n	8002bf8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bdc:	f7ff fb0c 	bl	80021f8 <HAL_GetTick>
 8002be0:	4602      	mov	r2, r0
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	2b02      	cmp	r3, #2
 8002be8:	d906      	bls.n	8002bf8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002bea:	2303      	movs	r3, #3
 8002bec:	e1ca      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
 8002bee:	bf00      	nop
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bf8:	4b8c      	ldr	r3, [pc, #560]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002bfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bfe:	f003 0302 	and.w	r3, r3, #2
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1ea      	bne.n	8002bdc <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0304 	and.w	r3, r3, #4
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	f000 80a6 	beq.w	8002d60 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c14:	2300      	movs	r3, #0
 8002c16:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002c18:	4b84      	ldr	r3, [pc, #528]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002c1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_RCC_OscConfig+0x2b4>
 8002c24:	2301      	movs	r3, #1
 8002c26:	e000      	b.n	8002c2a <HAL_RCC_OscConfig+0x2b6>
 8002c28:	2300      	movs	r3, #0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00d      	beq.n	8002c4a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c2e:	4b7f      	ldr	r3, [pc, #508]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002c30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c32:	4a7e      	ldr	r2, [pc, #504]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002c34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c38:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c3a:	4b7c      	ldr	r3, [pc, #496]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c46:	2301      	movs	r3, #1
 8002c48:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c4a:	4b79      	ldr	r3, [pc, #484]	@ (8002e30 <HAL_RCC_OscConfig+0x4bc>)
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d118      	bne.n	8002c88 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c56:	4b76      	ldr	r3, [pc, #472]	@ (8002e30 <HAL_RCC_OscConfig+0x4bc>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a75      	ldr	r2, [pc, #468]	@ (8002e30 <HAL_RCC_OscConfig+0x4bc>)
 8002c5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c62:	f7ff fac9 	bl	80021f8 <HAL_GetTick>
 8002c66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c68:	e008      	b.n	8002c7c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c6a:	f7ff fac5 	bl	80021f8 <HAL_GetTick>
 8002c6e:	4602      	mov	r2, r0
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e183      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c7c:	4b6c      	ldr	r3, [pc, #432]	@ (8002e30 <HAL_RCC_OscConfig+0x4bc>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d0f0      	beq.n	8002c6a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d108      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x32e>
 8002c90:	4b66      	ldr	r3, [pc, #408]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c96:	4a65      	ldr	r2, [pc, #404]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002c98:	f043 0301 	orr.w	r3, r3, #1
 8002c9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ca0:	e024      	b.n	8002cec <HAL_RCC_OscConfig+0x378>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2b05      	cmp	r3, #5
 8002ca8:	d110      	bne.n	8002ccc <HAL_RCC_OscConfig+0x358>
 8002caa:	4b60      	ldr	r3, [pc, #384]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb0:	4a5e      	ldr	r2, [pc, #376]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002cb2:	f043 0304 	orr.w	r3, r3, #4
 8002cb6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cba:	4b5c      	ldr	r3, [pc, #368]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cc0:	4a5a      	ldr	r2, [pc, #360]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002cc2:	f043 0301 	orr.w	r3, r3, #1
 8002cc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cca:	e00f      	b.n	8002cec <HAL_RCC_OscConfig+0x378>
 8002ccc:	4b57      	ldr	r3, [pc, #348]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002cce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd2:	4a56      	ldr	r2, [pc, #344]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002cd4:	f023 0301 	bic.w	r3, r3, #1
 8002cd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002cdc:	4b53      	ldr	r3, [pc, #332]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce2:	4a52      	ldr	r2, [pc, #328]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002ce4:	f023 0304 	bic.w	r3, r3, #4
 8002ce8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d016      	beq.n	8002d22 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf4:	f7ff fa80 	bl	80021f8 <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cfa:	e00a      	b.n	8002d12 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cfc:	f7ff fa7c 	bl	80021f8 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e138      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d12:	4b46      	ldr	r3, [pc, #280]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d18:	f003 0302 	and.w	r3, r3, #2
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d0ed      	beq.n	8002cfc <HAL_RCC_OscConfig+0x388>
 8002d20:	e015      	b.n	8002d4e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d22:	f7ff fa69 	bl	80021f8 <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d28:	e00a      	b.n	8002d40 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d2a:	f7ff fa65 	bl	80021f8 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d901      	bls.n	8002d40 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002d3c:	2303      	movs	r3, #3
 8002d3e:	e121      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d40:	4b3a      	ldr	r3, [pc, #232]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d1ed      	bne.n	8002d2a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d4e:	7ffb      	ldrb	r3, [r7, #31]
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d105      	bne.n	8002d60 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d54:	4b35      	ldr	r3, [pc, #212]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d58:	4a34      	ldr	r2, [pc, #208]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002d5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d5e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0320 	and.w	r3, r3, #32
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d03c      	beq.n	8002de6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d01c      	beq.n	8002dae <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d74:	4b2d      	ldr	r3, [pc, #180]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002d76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d7a:	4a2c      	ldr	r2, [pc, #176]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002d7c:	f043 0301 	orr.w	r3, r3, #1
 8002d80:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d84:	f7ff fa38 	bl	80021f8 <HAL_GetTick>
 8002d88:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d8a:	e008      	b.n	8002d9e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d8c:	f7ff fa34 	bl	80021f8 <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	693b      	ldr	r3, [r7, #16]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	2b02      	cmp	r3, #2
 8002d98:	d901      	bls.n	8002d9e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002d9a:	2303      	movs	r3, #3
 8002d9c:	e0f2      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d9e:	4b23      	ldr	r3, [pc, #140]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002da0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002da4:	f003 0302 	and.w	r3, r3, #2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d0ef      	beq.n	8002d8c <HAL_RCC_OscConfig+0x418>
 8002dac:	e01b      	b.n	8002de6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002dae:	4b1f      	ldr	r3, [pc, #124]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002db0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002db4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002db6:	f023 0301 	bic.w	r3, r3, #1
 8002dba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dbe:	f7ff fa1b 	bl	80021f8 <HAL_GetTick>
 8002dc2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002dc6:	f7ff fa17 	bl	80021f8 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b02      	cmp	r3, #2
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e0d5      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002dd8:	4b14      	ldr	r3, [pc, #80]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002dda:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002dde:	f003 0302 	and.w	r3, r3, #2
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d1ef      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	69db      	ldr	r3, [r3, #28]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80c9 	beq.w	8002f82 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002df0:	4b0e      	ldr	r3, [pc, #56]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	f003 030c 	and.w	r3, r3, #12
 8002df8:	2b0c      	cmp	r3, #12
 8002dfa:	f000 8083 	beq.w	8002f04 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d15e      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e06:	4b09      	ldr	r3, [pc, #36]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a08      	ldr	r2, [pc, #32]	@ (8002e2c <HAL_RCC_OscConfig+0x4b8>)
 8002e0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e12:	f7ff f9f1 	bl	80021f8 <HAL_GetTick>
 8002e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e18:	e00c      	b.n	8002e34 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e1a:	f7ff f9ed 	bl	80021f8 <HAL_GetTick>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	2b02      	cmp	r3, #2
 8002e26:	d905      	bls.n	8002e34 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e0ab      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
 8002e2c:	40021000 	.word	0x40021000
 8002e30:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e34:	4b55      	ldr	r3, [pc, #340]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d1ec      	bne.n	8002e1a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e40:	4b52      	ldr	r3, [pc, #328]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002e42:	68da      	ldr	r2, [r3, #12]
 8002e44:	4b52      	ldr	r3, [pc, #328]	@ (8002f90 <HAL_RCC_OscConfig+0x61c>)
 8002e46:	4013      	ands	r3, r2
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6a11      	ldr	r1, [r2, #32]
 8002e4c:	687a      	ldr	r2, [r7, #4]
 8002e4e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e50:	3a01      	subs	r2, #1
 8002e52:	0112      	lsls	r2, r2, #4
 8002e54:	4311      	orrs	r1, r2
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002e5a:	0212      	lsls	r2, r2, #8
 8002e5c:	4311      	orrs	r1, r2
 8002e5e:	687a      	ldr	r2, [r7, #4]
 8002e60:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e62:	0852      	lsrs	r2, r2, #1
 8002e64:	3a01      	subs	r2, #1
 8002e66:	0552      	lsls	r2, r2, #21
 8002e68:	4311      	orrs	r1, r2
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e6e:	0852      	lsrs	r2, r2, #1
 8002e70:	3a01      	subs	r2, #1
 8002e72:	0652      	lsls	r2, r2, #25
 8002e74:	4311      	orrs	r1, r2
 8002e76:	687a      	ldr	r2, [r7, #4]
 8002e78:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e7a:	06d2      	lsls	r2, r2, #27
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	4943      	ldr	r1, [pc, #268]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002e80:	4313      	orrs	r3, r2
 8002e82:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e84:	4b41      	ldr	r3, [pc, #260]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a40      	ldr	r2, [pc, #256]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002e8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e8e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e90:	4b3e      	ldr	r3, [pc, #248]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	4a3d      	ldr	r2, [pc, #244]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002e96:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e9a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e9c:	f7ff f9ac 	bl	80021f8 <HAL_GetTick>
 8002ea0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ea2:	e008      	b.n	8002eb6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea4:	f7ff f9a8 	bl	80021f8 <HAL_GetTick>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	1ad3      	subs	r3, r2, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d901      	bls.n	8002eb6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002eb2:	2303      	movs	r3, #3
 8002eb4:	e066      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002eb6:	4b35      	ldr	r3, [pc, #212]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d0f0      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x530>
 8002ec2:	e05e      	b.n	8002f82 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ec4:	4b31      	ldr	r3, [pc, #196]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a30      	ldr	r2, [pc, #192]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002eca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002ece:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed0:	f7ff f992 	bl	80021f8 <HAL_GetTick>
 8002ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ed6:	e008      	b.n	8002eea <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ed8:	f7ff f98e 	bl	80021f8 <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d901      	bls.n	8002eea <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e04c      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eea:	4b28      	ldr	r3, [pc, #160]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1f0      	bne.n	8002ed8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002ef6:	4b25      	ldr	r3, [pc, #148]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002ef8:	68da      	ldr	r2, [r3, #12]
 8002efa:	4924      	ldr	r1, [pc, #144]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002efc:	4b25      	ldr	r3, [pc, #148]	@ (8002f94 <HAL_RCC_OscConfig+0x620>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	60cb      	str	r3, [r1, #12]
 8002f02:	e03e      	b.n	8002f82 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69db      	ldr	r3, [r3, #28]
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e039      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002f10:	4b1e      	ldr	r3, [pc, #120]	@ (8002f8c <HAL_RCC_OscConfig+0x618>)
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	f003 0203 	and.w	r2, r3, #3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a1b      	ldr	r3, [r3, #32]
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d12c      	bne.n	8002f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d123      	bne.n	8002f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f40:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d11b      	bne.n	8002f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f50:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d113      	bne.n	8002f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f60:	085b      	lsrs	r3, r3, #1
 8002f62:	3b01      	subs	r3, #1
 8002f64:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d109      	bne.n	8002f7e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f74:	085b      	lsrs	r3, r3, #1
 8002f76:	3b01      	subs	r3, #1
 8002f78:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d001      	beq.n	8002f82 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e000      	b.n	8002f84 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3720      	adds	r7, #32
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	40021000 	.word	0x40021000
 8002f90:	019f800c 	.word	0x019f800c
 8002f94:	feeefffc 	.word	0xfeeefffc

08002f98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
 8002fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e11e      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fb0:	4b91      	ldr	r3, [pc, #580]	@ (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 030f 	and.w	r3, r3, #15
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d910      	bls.n	8002fe0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fbe:	4b8e      	ldr	r3, [pc, #568]	@ (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f023 020f 	bic.w	r2, r3, #15
 8002fc6:	498c      	ldr	r1, [pc, #560]	@ (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fce:	4b8a      	ldr	r3, [pc, #552]	@ (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f003 030f 	and.w	r3, r3, #15
 8002fd6:	683a      	ldr	r2, [r7, #0]
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d001      	beq.n	8002fe0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e106      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d073      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b03      	cmp	r3, #3
 8002ff2:	d129      	bne.n	8003048 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ff4:	4b81      	ldr	r3, [pc, #516]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d101      	bne.n	8003004 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003000:	2301      	movs	r3, #1
 8003002:	e0f4      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003004:	f000 f9d0 	bl	80033a8 <RCC_GetSysClockFreqFromPLLSource>
 8003008:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800300a:	693b      	ldr	r3, [r7, #16]
 800300c:	4a7c      	ldr	r2, [pc, #496]	@ (8003200 <HAL_RCC_ClockConfig+0x268>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d93f      	bls.n	8003092 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003012:	4b7a      	ldr	r3, [pc, #488]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d009      	beq.n	8003032 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003026:	2b00      	cmp	r3, #0
 8003028:	d033      	beq.n	8003092 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800302e:	2b00      	cmp	r3, #0
 8003030:	d12f      	bne.n	8003092 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003032:	4b72      	ldr	r3, [pc, #456]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800303a:	4a70      	ldr	r2, [pc, #448]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 800303c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003040:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003042:	2380      	movs	r3, #128	@ 0x80
 8003044:	617b      	str	r3, [r7, #20]
 8003046:	e024      	b.n	8003092 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2b02      	cmp	r3, #2
 800304e:	d107      	bne.n	8003060 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003050:	4b6a      	ldr	r3, [pc, #424]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003058:	2b00      	cmp	r3, #0
 800305a:	d109      	bne.n	8003070 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e0c6      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003060:	4b66      	ldr	r3, [pc, #408]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e0be      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003070:	f000 f8ce 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 8003074:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	4a61      	ldr	r2, [pc, #388]	@ (8003200 <HAL_RCC_ClockConfig+0x268>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d909      	bls.n	8003092 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800307e:	4b5f      	ldr	r3, [pc, #380]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003080:	689b      	ldr	r3, [r3, #8]
 8003082:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003086:	4a5d      	ldr	r2, [pc, #372]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003088:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800308c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800308e:	2380      	movs	r3, #128	@ 0x80
 8003090:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003092:	4b5a      	ldr	r3, [pc, #360]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f023 0203 	bic.w	r2, r3, #3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	4957      	ldr	r1, [pc, #348]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 80030a0:	4313      	orrs	r3, r2
 80030a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80030a4:	f7ff f8a8 	bl	80021f8 <HAL_GetTick>
 80030a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030aa:	e00a      	b.n	80030c2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030ac:	f7ff f8a4 	bl	80021f8 <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e095      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c2:	4b4e      	ldr	r3, [pc, #312]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f003 020c 	and.w	r2, r3, #12
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	429a      	cmp	r2, r3
 80030d2:	d1eb      	bne.n	80030ac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d023      	beq.n	8003128 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f003 0304 	and.w	r3, r3, #4
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d005      	beq.n	80030f8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030ec:	4b43      	ldr	r3, [pc, #268]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	4a42      	ldr	r2, [pc, #264]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 80030f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80030f6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f003 0308 	and.w	r3, r3, #8
 8003100:	2b00      	cmp	r3, #0
 8003102:	d007      	beq.n	8003114 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003104:	4b3d      	ldr	r3, [pc, #244]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800310c:	4a3b      	ldr	r2, [pc, #236]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 800310e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003112:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003114:	4b39      	ldr	r3, [pc, #228]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	4936      	ldr	r1, [pc, #216]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003122:	4313      	orrs	r3, r2
 8003124:	608b      	str	r3, [r1, #8]
 8003126:	e008      	b.n	800313a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	2b80      	cmp	r3, #128	@ 0x80
 800312c:	d105      	bne.n	800313a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800312e:	4b33      	ldr	r3, [pc, #204]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	4a32      	ldr	r2, [pc, #200]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003134:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003138:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800313a:	4b2f      	ldr	r3, [pc, #188]	@ (80031f8 <HAL_RCC_ClockConfig+0x260>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 030f 	and.w	r3, r3, #15
 8003142:	683a      	ldr	r2, [r7, #0]
 8003144:	429a      	cmp	r2, r3
 8003146:	d21d      	bcs.n	8003184 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003148:	4b2b      	ldr	r3, [pc, #172]	@ (80031f8 <HAL_RCC_ClockConfig+0x260>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f023 020f 	bic.w	r2, r3, #15
 8003150:	4929      	ldr	r1, [pc, #164]	@ (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	4313      	orrs	r3, r2
 8003156:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003158:	f7ff f84e 	bl	80021f8 <HAL_GetTick>
 800315c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800315e:	e00a      	b.n	8003176 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003160:	f7ff f84a 	bl	80021f8 <HAL_GetTick>
 8003164:	4602      	mov	r2, r0
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800316e:	4293      	cmp	r3, r2
 8003170:	d901      	bls.n	8003176 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003172:	2303      	movs	r3, #3
 8003174:	e03b      	b.n	80031ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003176:	4b20      	ldr	r3, [pc, #128]	@ (80031f8 <HAL_RCC_ClockConfig+0x260>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 030f 	and.w	r3, r3, #15
 800317e:	683a      	ldr	r2, [r7, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d1ed      	bne.n	8003160 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0304 	and.w	r3, r3, #4
 800318c:	2b00      	cmp	r3, #0
 800318e:	d008      	beq.n	80031a2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003190:	4b1a      	ldr	r3, [pc, #104]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 8003192:	689b      	ldr	r3, [r3, #8]
 8003194:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	68db      	ldr	r3, [r3, #12]
 800319c:	4917      	ldr	r1, [pc, #92]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 800319e:	4313      	orrs	r3, r2
 80031a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d009      	beq.n	80031c2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031ae:	4b13      	ldr	r3, [pc, #76]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	691b      	ldr	r3, [r3, #16]
 80031ba:	00db      	lsls	r3, r3, #3
 80031bc:	490f      	ldr	r1, [pc, #60]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 80031be:	4313      	orrs	r3, r2
 80031c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80031c2:	f000 f825 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 80031c6:	4602      	mov	r2, r0
 80031c8:	4b0c      	ldr	r3, [pc, #48]	@ (80031fc <HAL_RCC_ClockConfig+0x264>)
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	091b      	lsrs	r3, r3, #4
 80031ce:	f003 030f 	and.w	r3, r3, #15
 80031d2:	490c      	ldr	r1, [pc, #48]	@ (8003204 <HAL_RCC_ClockConfig+0x26c>)
 80031d4:	5ccb      	ldrb	r3, [r1, r3]
 80031d6:	f003 031f 	and.w	r3, r3, #31
 80031da:	fa22 f303 	lsr.w	r3, r2, r3
 80031de:	4a0a      	ldr	r2, [pc, #40]	@ (8003208 <HAL_RCC_ClockConfig+0x270>)
 80031e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80031e2:	4b0a      	ldr	r3, [pc, #40]	@ (800320c <HAL_RCC_ClockConfig+0x274>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4618      	mov	r0, r3
 80031e8:	f7fe fe14 	bl	8001e14 <HAL_InitTick>
 80031ec:	4603      	mov	r3, r0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40022000 	.word	0x40022000
 80031fc:	40021000 	.word	0x40021000
 8003200:	04c4b400 	.word	0x04c4b400
 8003204:	0800b1fc 	.word	0x0800b1fc
 8003208:	20000000 	.word	0x20000000
 800320c:	20000004 	.word	0x20000004

08003210 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003210:	b480      	push	{r7}
 8003212:	b087      	sub	sp, #28
 8003214:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003216:	4b2c      	ldr	r3, [pc, #176]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 030c 	and.w	r3, r3, #12
 800321e:	2b04      	cmp	r3, #4
 8003220:	d102      	bne.n	8003228 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003222:	4b2a      	ldr	r3, [pc, #168]	@ (80032cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003224:	613b      	str	r3, [r7, #16]
 8003226:	e047      	b.n	80032b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003228:	4b27      	ldr	r3, [pc, #156]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 030c 	and.w	r3, r3, #12
 8003230:	2b08      	cmp	r3, #8
 8003232:	d102      	bne.n	800323a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003234:	4b26      	ldr	r3, [pc, #152]	@ (80032d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003236:	613b      	str	r3, [r7, #16]
 8003238:	e03e      	b.n	80032b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800323a:	4b23      	ldr	r3, [pc, #140]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f003 030c 	and.w	r3, r3, #12
 8003242:	2b0c      	cmp	r3, #12
 8003244:	d136      	bne.n	80032b4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003246:	4b20      	ldr	r3, [pc, #128]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003248:	68db      	ldr	r3, [r3, #12]
 800324a:	f003 0303 	and.w	r3, r3, #3
 800324e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003250:	4b1d      	ldr	r3, [pc, #116]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	091b      	lsrs	r3, r3, #4
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	3301      	adds	r3, #1
 800325c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2b03      	cmp	r3, #3
 8003262:	d10c      	bne.n	800327e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003264:	4a1a      	ldr	r2, [pc, #104]	@ (80032d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	fbb2 f3f3 	udiv	r3, r2, r3
 800326c:	4a16      	ldr	r2, [pc, #88]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800326e:	68d2      	ldr	r2, [r2, #12]
 8003270:	0a12      	lsrs	r2, r2, #8
 8003272:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003276:	fb02 f303 	mul.w	r3, r2, r3
 800327a:	617b      	str	r3, [r7, #20]
      break;
 800327c:	e00c      	b.n	8003298 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800327e:	4a13      	ldr	r2, [pc, #76]	@ (80032cc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	fbb2 f3f3 	udiv	r3, r2, r3
 8003286:	4a10      	ldr	r2, [pc, #64]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003288:	68d2      	ldr	r2, [r2, #12]
 800328a:	0a12      	lsrs	r2, r2, #8
 800328c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003290:	fb02 f303 	mul.w	r3, r2, r3
 8003294:	617b      	str	r3, [r7, #20]
      break;
 8003296:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003298:	4b0b      	ldr	r3, [pc, #44]	@ (80032c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800329a:	68db      	ldr	r3, [r3, #12]
 800329c:	0e5b      	lsrs	r3, r3, #25
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	3301      	adds	r3, #1
 80032a4:	005b      	lsls	r3, r3, #1
 80032a6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	e001      	b.n	80032b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80032b4:	2300      	movs	r3, #0
 80032b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80032b8:	693b      	ldr	r3, [r7, #16]
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	371c      	adds	r7, #28
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40021000 	.word	0x40021000
 80032cc:	00f42400 	.word	0x00f42400
 80032d0:	016e3600 	.word	0x016e3600

080032d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032d4:	b480      	push	{r7}
 80032d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032d8:	4b03      	ldr	r3, [pc, #12]	@ (80032e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80032da:	681b      	ldr	r3, [r3, #0]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	20000000 	.word	0x20000000

080032ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80032f0:	f7ff fff0 	bl	80032d4 <HAL_RCC_GetHCLKFreq>
 80032f4:	4602      	mov	r2, r0
 80032f6:	4b06      	ldr	r3, [pc, #24]	@ (8003310 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	0a1b      	lsrs	r3, r3, #8
 80032fc:	f003 0307 	and.w	r3, r3, #7
 8003300:	4904      	ldr	r1, [pc, #16]	@ (8003314 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003302:	5ccb      	ldrb	r3, [r1, r3]
 8003304:	f003 031f 	and.w	r3, r3, #31
 8003308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800330c:	4618      	mov	r0, r3
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40021000 	.word	0x40021000
 8003314:	0800b20c 	.word	0x0800b20c

08003318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800331c:	f7ff ffda 	bl	80032d4 <HAL_RCC_GetHCLKFreq>
 8003320:	4602      	mov	r2, r0
 8003322:	4b06      	ldr	r3, [pc, #24]	@ (800333c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	0adb      	lsrs	r3, r3, #11
 8003328:	f003 0307 	and.w	r3, r3, #7
 800332c:	4904      	ldr	r1, [pc, #16]	@ (8003340 <HAL_RCC_GetPCLK2Freq+0x28>)
 800332e:	5ccb      	ldrb	r3, [r1, r3]
 8003330:	f003 031f 	and.w	r3, r3, #31
 8003334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003338:	4618      	mov	r0, r3
 800333a:	bd80      	pop	{r7, pc}
 800333c:	40021000 	.word	0x40021000
 8003340:	0800b20c 	.word	0x0800b20c

08003344 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	220f      	movs	r2, #15
 8003352:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003354:	4b12      	ldr	r3, [pc, #72]	@ (80033a0 <HAL_RCC_GetClockConfig+0x5c>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f003 0203 	and.w	r2, r3, #3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8003360:	4b0f      	ldr	r3, [pc, #60]	@ (80033a0 <HAL_RCC_GetClockConfig+0x5c>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800336c:	4b0c      	ldr	r3, [pc, #48]	@ (80033a0 <HAL_RCC_GetClockConfig+0x5c>)
 800336e:	689b      	ldr	r3, [r3, #8]
 8003370:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003378:	4b09      	ldr	r3, [pc, #36]	@ (80033a0 <HAL_RCC_GetClockConfig+0x5c>)
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	08db      	lsrs	r3, r3, #3
 800337e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003386:	4b07      	ldr	r3, [pc, #28]	@ (80033a4 <HAL_RCC_GetClockConfig+0x60>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 020f 	and.w	r2, r3, #15
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	601a      	str	r2, [r3, #0]
}
 8003392:	bf00      	nop
 8003394:	370c      	adds	r7, #12
 8003396:	46bd      	mov	sp, r7
 8003398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	40021000 	.word	0x40021000
 80033a4:	40022000 	.word	0x40022000

080033a8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b087      	sub	sp, #28
 80033ac:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80033ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033b0:	68db      	ldr	r3, [r3, #12]
 80033b2:	f003 0303 	and.w	r3, r3, #3
 80033b6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	091b      	lsrs	r3, r3, #4
 80033be:	f003 030f 	and.w	r3, r3, #15
 80033c2:	3301      	adds	r3, #1
 80033c4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	2b03      	cmp	r3, #3
 80033ca:	d10c      	bne.n	80033e6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033cc:	4a17      	ldr	r2, [pc, #92]	@ (800342c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d4:	4a14      	ldr	r2, [pc, #80]	@ (8003428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033d6:	68d2      	ldr	r2, [r2, #12]
 80033d8:	0a12      	lsrs	r2, r2, #8
 80033da:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033de:	fb02 f303 	mul.w	r3, r2, r3
 80033e2:	617b      	str	r3, [r7, #20]
    break;
 80033e4:	e00c      	b.n	8003400 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033e6:	4a12      	ldr	r2, [pc, #72]	@ (8003430 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ee:	4a0e      	ldr	r2, [pc, #56]	@ (8003428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80033f0:	68d2      	ldr	r2, [r2, #12]
 80033f2:	0a12      	lsrs	r2, r2, #8
 80033f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033f8:	fb02 f303 	mul.w	r3, r2, r3
 80033fc:	617b      	str	r3, [r7, #20]
    break;
 80033fe:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003400:	4b09      	ldr	r3, [pc, #36]	@ (8003428 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	0e5b      	lsrs	r3, r3, #25
 8003406:	f003 0303 	and.w	r3, r3, #3
 800340a:	3301      	adds	r3, #1
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	fbb2 f3f3 	udiv	r3, r2, r3
 8003418:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800341a:	687b      	ldr	r3, [r7, #4]
}
 800341c:	4618      	mov	r0, r3
 800341e:	371c      	adds	r7, #28
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr
 8003428:	40021000 	.word	0x40021000
 800342c:	016e3600 	.word	0x016e3600
 8003430:	00f42400 	.word	0x00f42400

08003434 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800343c:	2300      	movs	r3, #0
 800343e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003440:	2300      	movs	r3, #0
 8003442:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800344c:	2b00      	cmp	r3, #0
 800344e:	f000 8098 	beq.w	8003582 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003452:	2300      	movs	r3, #0
 8003454:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003456:	4b43      	ldr	r3, [pc, #268]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800345a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10d      	bne.n	800347e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003462:	4b40      	ldr	r3, [pc, #256]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003464:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003466:	4a3f      	ldr	r2, [pc, #252]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003468:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800346c:	6593      	str	r3, [r2, #88]	@ 0x58
 800346e:	4b3d      	ldr	r3, [pc, #244]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003472:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003476:	60bb      	str	r3, [r7, #8]
 8003478:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800347a:	2301      	movs	r3, #1
 800347c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800347e:	4b3a      	ldr	r3, [pc, #232]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a39      	ldr	r2, [pc, #228]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003484:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003488:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800348a:	f7fe feb5 	bl	80021f8 <HAL_GetTick>
 800348e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003490:	e009      	b.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003492:	f7fe feb1 	bl	80021f8 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	2b02      	cmp	r3, #2
 800349e:	d902      	bls.n	80034a6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	74fb      	strb	r3, [r7, #19]
        break;
 80034a4:	e005      	b.n	80034b2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034a6:	4b30      	ldr	r3, [pc, #192]	@ (8003568 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d0ef      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80034b2:	7cfb      	ldrb	r3, [r7, #19]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d159      	bne.n	800356c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80034b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034c2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d01e      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ce:	697a      	ldr	r2, [r7, #20]
 80034d0:	429a      	cmp	r2, r3
 80034d2:	d019      	beq.n	8003508 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80034d4:	4b23      	ldr	r3, [pc, #140]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80034de:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80034e0:	4b20      	ldr	r3, [pc, #128]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034e6:	4a1f      	ldr	r2, [pc, #124]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80034f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034f6:	4a1b      	ldr	r2, [pc, #108]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003500:	4a18      	ldr	r2, [pc, #96]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	f003 0301 	and.w	r3, r3, #1
 800350e:	2b00      	cmp	r3, #0
 8003510:	d016      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003512:	f7fe fe71 	bl	80021f8 <HAL_GetTick>
 8003516:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003518:	e00b      	b.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800351a:	f7fe fe6d 	bl	80021f8 <HAL_GetTick>
 800351e:	4602      	mov	r2, r0
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003528:	4293      	cmp	r3, r2
 800352a:	d902      	bls.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800352c:	2303      	movs	r3, #3
 800352e:	74fb      	strb	r3, [r7, #19]
            break;
 8003530:	e006      	b.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003532:	4b0c      	ldr	r3, [pc, #48]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003534:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0ec      	beq.n	800351a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003540:	7cfb      	ldrb	r3, [r7, #19]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10b      	bne.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003546:	4b07      	ldr	r3, [pc, #28]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003548:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800354c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003554:	4903      	ldr	r1, [pc, #12]	@ (8003564 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003556:	4313      	orrs	r3, r2
 8003558:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800355c:	e008      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800355e:	7cfb      	ldrb	r3, [r7, #19]
 8003560:	74bb      	strb	r3, [r7, #18]
 8003562:	e005      	b.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003564:	40021000 	.word	0x40021000
 8003568:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800356c:	7cfb      	ldrb	r3, [r7, #19]
 800356e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003570:	7c7b      	ldrb	r3, [r7, #17]
 8003572:	2b01      	cmp	r3, #1
 8003574:	d105      	bne.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003576:	4ba6      	ldr	r3, [pc, #664]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800357a:	4aa5      	ldr	r2, [pc, #660]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800357c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003580:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00a      	beq.n	80035a4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800358e:	4ba0      	ldr	r3, [pc, #640]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003590:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003594:	f023 0203 	bic.w	r2, r3, #3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	499c      	ldr	r1, [pc, #624]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800359e:	4313      	orrs	r3, r2
 80035a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f003 0302 	and.w	r3, r3, #2
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d00a      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80035b0:	4b97      	ldr	r3, [pc, #604]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b6:	f023 020c 	bic.w	r2, r3, #12
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	4994      	ldr	r1, [pc, #592]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035c0:	4313      	orrs	r3, r2
 80035c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0304 	and.w	r3, r3, #4
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00a      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80035d2:	4b8f      	ldr	r3, [pc, #572]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	498b      	ldr	r1, [pc, #556]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0308 	and.w	r3, r3, #8
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d00a      	beq.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80035f4:	4b86      	ldr	r3, [pc, #536]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	4983      	ldr	r1, [pc, #524]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003604:	4313      	orrs	r3, r2
 8003606:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0320 	and.w	r3, r3, #32
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00a      	beq.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003616:	4b7e      	ldr	r3, [pc, #504]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003618:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800361c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	695b      	ldr	r3, [r3, #20]
 8003624:	497a      	ldr	r1, [pc, #488]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003626:	4313      	orrs	r3, r2
 8003628:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00a      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003638:	4b75      	ldr	r3, [pc, #468]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800363a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800363e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	4972      	ldr	r1, [pc, #456]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003648:	4313      	orrs	r3, r2
 800364a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00a      	beq.n	8003670 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800365a:	4b6d      	ldr	r3, [pc, #436]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800365c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003660:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	4969      	ldr	r1, [pc, #420]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800366a:	4313      	orrs	r3, r2
 800366c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00a      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800367c:	4b64      	ldr	r3, [pc, #400]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800367e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003682:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6a1b      	ldr	r3, [r3, #32]
 800368a:	4961      	ldr	r1, [pc, #388]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800368c:	4313      	orrs	r3, r2
 800368e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00a      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800369e:	4b5c      	ldr	r3, [pc, #368]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036ac:	4958      	ldr	r1, [pc, #352]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ae:	4313      	orrs	r3, r2
 80036b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d015      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036c0:	4b53      	ldr	r3, [pc, #332]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ce:	4950      	ldr	r1, [pc, #320]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036d0:	4313      	orrs	r3, r2
 80036d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036da:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036de:	d105      	bne.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036e0:	4b4b      	ldr	r3, [pc, #300]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	4a4a      	ldr	r2, [pc, #296]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ea:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d015      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80036f8:	4b45      	ldr	r3, [pc, #276]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036fe:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003706:	4942      	ldr	r1, [pc, #264]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003708:	4313      	orrs	r3, r2
 800370a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003712:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003716:	d105      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003718:	4b3d      	ldr	r3, [pc, #244]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	4a3c      	ldr	r2, [pc, #240]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800371e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003722:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800372c:	2b00      	cmp	r3, #0
 800372e:	d015      	beq.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003730:	4b37      	ldr	r3, [pc, #220]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003736:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373e:	4934      	ldr	r1, [pc, #208]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003740:	4313      	orrs	r3, r2
 8003742:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800374a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800374e:	d105      	bne.n	800375c <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003750:	4b2f      	ldr	r3, [pc, #188]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	4a2e      	ldr	r2, [pc, #184]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003756:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800375a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d015      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003768:	4b29      	ldr	r3, [pc, #164]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800376a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800376e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003776:	4926      	ldr	r1, [pc, #152]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003778:	4313      	orrs	r3, r2
 800377a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003782:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003786:	d105      	bne.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003788:	4b21      	ldr	r3, [pc, #132]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	4a20      	ldr	r2, [pc, #128]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800378e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003792:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d015      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80037a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037a6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ae:	4918      	ldr	r1, [pc, #96]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037b0:	4313      	orrs	r3, r2
 80037b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80037be:	d105      	bne.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037c0:	4b13      	ldr	r3, [pc, #76]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	4a12      	ldr	r2, [pc, #72]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037c6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037ca:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d015      	beq.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80037d8:	4b0d      	ldr	r3, [pc, #52]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037de:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037e6:	490a      	ldr	r1, [pc, #40]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037f6:	d105      	bne.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80037f8:	4b05      	ldr	r3, [pc, #20]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037fa:	68db      	ldr	r3, [r3, #12]
 80037fc:	4a04      	ldr	r2, [pc, #16]	@ (8003810 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003802:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003804:	7cbb      	ldrb	r3, [r7, #18]
}
 8003806:	4618      	mov	r0, r3
 8003808:	3718      	adds	r7, #24
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40021000 	.word	0x40021000

08003814 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d101      	bne.n	8003826 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e049      	b.n	80038ba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d106      	bne.n	8003840 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800383a:	6878      	ldr	r0, [r7, #4]
 800383c:	f7fe fa56 	bl	8001cec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2202      	movs	r2, #2
 8003844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681a      	ldr	r2, [r3, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	3304      	adds	r3, #4
 8003850:	4619      	mov	r1, r3
 8003852:	4610      	mov	r0, r2
 8003854:	f000 fd7e 	bl	8004354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2201      	movs	r2, #1
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3708      	adds	r7, #8
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
	...

080038c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038d2:	b2db      	uxtb	r3, r3
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d001      	beq.n	80038dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e04a      	b.n	8003972 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2202      	movs	r2, #2
 80038e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	68da      	ldr	r2, [r3, #12]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f042 0201 	orr.w	r2, r2, #1
 80038f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a21      	ldr	r2, [pc, #132]	@ (8003980 <HAL_TIM_Base_Start_IT+0xbc>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d018      	beq.n	8003930 <HAL_TIM_Base_Start_IT+0x6c>
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003906:	d013      	beq.n	8003930 <HAL_TIM_Base_Start_IT+0x6c>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a1d      	ldr	r2, [pc, #116]	@ (8003984 <HAL_TIM_Base_Start_IT+0xc0>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d00e      	beq.n	8003930 <HAL_TIM_Base_Start_IT+0x6c>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4a1c      	ldr	r2, [pc, #112]	@ (8003988 <HAL_TIM_Base_Start_IT+0xc4>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d009      	beq.n	8003930 <HAL_TIM_Base_Start_IT+0x6c>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a1a      	ldr	r2, [pc, #104]	@ (800398c <HAL_TIM_Base_Start_IT+0xc8>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d004      	beq.n	8003930 <HAL_TIM_Base_Start_IT+0x6c>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a19      	ldr	r2, [pc, #100]	@ (8003990 <HAL_TIM_Base_Start_IT+0xcc>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d115      	bne.n	800395c <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	4b17      	ldr	r3, [pc, #92]	@ (8003994 <HAL_TIM_Base_Start_IT+0xd0>)
 8003938:	4013      	ands	r3, r2
 800393a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b06      	cmp	r3, #6
 8003940:	d015      	beq.n	800396e <HAL_TIM_Base_Start_IT+0xaa>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003948:	d011      	beq.n	800396e <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f042 0201 	orr.w	r2, r2, #1
 8003958:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800395a:	e008      	b.n	800396e <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f042 0201 	orr.w	r2, r2, #1
 800396a:	601a      	str	r2, [r3, #0]
 800396c:	e000      	b.n	8003970 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800396e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003970:	2300      	movs	r3, #0
}
 8003972:	4618      	mov	r0, r3
 8003974:	3714      	adds	r7, #20
 8003976:	46bd      	mov	sp, r7
 8003978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397c:	4770      	bx	lr
 800397e:	bf00      	nop
 8003980:	40012c00 	.word	0x40012c00
 8003984:	40000400 	.word	0x40000400
 8003988:	40000800 	.word	0x40000800
 800398c:	40013400 	.word	0x40013400
 8003990:	40014000 	.word	0x40014000
 8003994:	00010007 	.word	0x00010007

08003998 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b082      	sub	sp, #8
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e049      	b.n	8003a3e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d106      	bne.n	80039c4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f7fe f974 	bl	8001cac <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2202      	movs	r2, #2
 80039c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3304      	adds	r3, #4
 80039d4:	4619      	mov	r1, r3
 80039d6:	4610      	mov	r0, r2
 80039d8:	f000 fcbc 	bl	8004354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2201      	movs	r2, #1
 80039e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2201      	movs	r2, #1
 80039f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2201      	movs	r2, #1
 8003a00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2201      	movs	r2, #1
 8003a08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3708      	adds	r7, #8
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}
	...

08003a48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b084      	sub	sp, #16
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d109      	bne.n	8003a6c <HAL_TIM_PWM_Start+0x24>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	bf14      	ite	ne
 8003a64:	2301      	movne	r3, #1
 8003a66:	2300      	moveq	r3, #0
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	e03c      	b.n	8003ae6 <HAL_TIM_PWM_Start+0x9e>
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	2b04      	cmp	r3, #4
 8003a70:	d109      	bne.n	8003a86 <HAL_TIM_PWM_Start+0x3e>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	bf14      	ite	ne
 8003a7e:	2301      	movne	r3, #1
 8003a80:	2300      	moveq	r3, #0
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	e02f      	b.n	8003ae6 <HAL_TIM_PWM_Start+0x9e>
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	2b08      	cmp	r3, #8
 8003a8a:	d109      	bne.n	8003aa0 <HAL_TIM_PWM_Start+0x58>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	bf14      	ite	ne
 8003a98:	2301      	movne	r3, #1
 8003a9a:	2300      	moveq	r3, #0
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	e022      	b.n	8003ae6 <HAL_TIM_PWM_Start+0x9e>
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	2b0c      	cmp	r3, #12
 8003aa4:	d109      	bne.n	8003aba <HAL_TIM_PWM_Start+0x72>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	bf14      	ite	ne
 8003ab2:	2301      	movne	r3, #1
 8003ab4:	2300      	moveq	r3, #0
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	e015      	b.n	8003ae6 <HAL_TIM_PWM_Start+0x9e>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	2b10      	cmp	r3, #16
 8003abe:	d109      	bne.n	8003ad4 <HAL_TIM_PWM_Start+0x8c>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	bf14      	ite	ne
 8003acc:	2301      	movne	r3, #1
 8003ace:	2300      	moveq	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	e008      	b.n	8003ae6 <HAL_TIM_PWM_Start+0x9e>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	bf14      	ite	ne
 8003ae0:	2301      	movne	r3, #1
 8003ae2:	2300      	moveq	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e097      	b.n	8003c1e <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d104      	bne.n	8003afe <HAL_TIM_PWM_Start+0xb6>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2202      	movs	r2, #2
 8003af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003afc:	e023      	b.n	8003b46 <HAL_TIM_PWM_Start+0xfe>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	2b04      	cmp	r3, #4
 8003b02:	d104      	bne.n	8003b0e <HAL_TIM_PWM_Start+0xc6>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2202      	movs	r2, #2
 8003b08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b0c:	e01b      	b.n	8003b46 <HAL_TIM_PWM_Start+0xfe>
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d104      	bne.n	8003b1e <HAL_TIM_PWM_Start+0xd6>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2202      	movs	r2, #2
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b1c:	e013      	b.n	8003b46 <HAL_TIM_PWM_Start+0xfe>
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b0c      	cmp	r3, #12
 8003b22:	d104      	bne.n	8003b2e <HAL_TIM_PWM_Start+0xe6>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2202      	movs	r2, #2
 8003b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b2c:	e00b      	b.n	8003b46 <HAL_TIM_PWM_Start+0xfe>
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2b10      	cmp	r3, #16
 8003b32:	d104      	bne.n	8003b3e <HAL_TIM_PWM_Start+0xf6>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2202      	movs	r2, #2
 8003b38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b3c:	e003      	b.n	8003b46 <HAL_TIM_PWM_Start+0xfe>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2202      	movs	r2, #2
 8003b42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	6839      	ldr	r1, [r7, #0]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f001 f82e 	bl	8004bb0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4a33      	ldr	r2, [pc, #204]	@ (8003c28 <HAL_TIM_PWM_Start+0x1e0>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d013      	beq.n	8003b86 <HAL_TIM_PWM_Start+0x13e>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4a32      	ldr	r2, [pc, #200]	@ (8003c2c <HAL_TIM_PWM_Start+0x1e4>)
 8003b64:	4293      	cmp	r3, r2
 8003b66:	d00e      	beq.n	8003b86 <HAL_TIM_PWM_Start+0x13e>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a30      	ldr	r2, [pc, #192]	@ (8003c30 <HAL_TIM_PWM_Start+0x1e8>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d009      	beq.n	8003b86 <HAL_TIM_PWM_Start+0x13e>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	4a2f      	ldr	r2, [pc, #188]	@ (8003c34 <HAL_TIM_PWM_Start+0x1ec>)
 8003b78:	4293      	cmp	r3, r2
 8003b7a:	d004      	beq.n	8003b86 <HAL_TIM_PWM_Start+0x13e>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	4a2d      	ldr	r2, [pc, #180]	@ (8003c38 <HAL_TIM_PWM_Start+0x1f0>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d101      	bne.n	8003b8a <HAL_TIM_PWM_Start+0x142>
 8003b86:	2301      	movs	r3, #1
 8003b88:	e000      	b.n	8003b8c <HAL_TIM_PWM_Start+0x144>
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d007      	beq.n	8003ba0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b9e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a20      	ldr	r2, [pc, #128]	@ (8003c28 <HAL_TIM_PWM_Start+0x1e0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d018      	beq.n	8003bdc <HAL_TIM_PWM_Start+0x194>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003bb2:	d013      	beq.n	8003bdc <HAL_TIM_PWM_Start+0x194>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a20      	ldr	r2, [pc, #128]	@ (8003c3c <HAL_TIM_PWM_Start+0x1f4>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d00e      	beq.n	8003bdc <HAL_TIM_PWM_Start+0x194>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a1f      	ldr	r2, [pc, #124]	@ (8003c40 <HAL_TIM_PWM_Start+0x1f8>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d009      	beq.n	8003bdc <HAL_TIM_PWM_Start+0x194>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a17      	ldr	r2, [pc, #92]	@ (8003c2c <HAL_TIM_PWM_Start+0x1e4>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d004      	beq.n	8003bdc <HAL_TIM_PWM_Start+0x194>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a16      	ldr	r2, [pc, #88]	@ (8003c30 <HAL_TIM_PWM_Start+0x1e8>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d115      	bne.n	8003c08 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689a      	ldr	r2, [r3, #8]
 8003be2:	4b18      	ldr	r3, [pc, #96]	@ (8003c44 <HAL_TIM_PWM_Start+0x1fc>)
 8003be4:	4013      	ands	r3, r2
 8003be6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	2b06      	cmp	r3, #6
 8003bec:	d015      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1d2>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bf4:	d011      	beq.n	8003c1a <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f042 0201 	orr.w	r2, r2, #1
 8003c04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c06:	e008      	b.n	8003c1a <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f042 0201 	orr.w	r2, r2, #1
 8003c16:	601a      	str	r2, [r3, #0]
 8003c18:	e000      	b.n	8003c1c <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c1c:	2300      	movs	r3, #0
}
 8003c1e:	4618      	mov	r0, r3
 8003c20:	3710      	adds	r7, #16
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40012c00 	.word	0x40012c00
 8003c2c:	40013400 	.word	0x40013400
 8003c30:	40014000 	.word	0x40014000
 8003c34:	40014400 	.word	0x40014400
 8003c38:	40014800 	.word	0x40014800
 8003c3c:	40000400 	.word	0x40000400
 8003c40:	40000800 	.word	0x40000800
 8003c44:	00010007 	.word	0x00010007

08003c48 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	68db      	ldr	r3, [r3, #12]
 8003c56:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	f003 0302 	and.w	r3, r3, #2
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d020      	beq.n	8003cac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	f003 0302 	and.w	r3, r3, #2
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d01b      	beq.n	8003cac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f06f 0202 	mvn.w	r2, #2
 8003c7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d003      	beq.n	8003c9a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 fb40 	bl	8004318 <HAL_TIM_IC_CaptureCallback>
 8003c98:	e005      	b.n	8003ca6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 fb32 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca0:	6878      	ldr	r0, [r7, #4]
 8003ca2:	f000 fb43 	bl	800432c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	f003 0304 	and.w	r3, r3, #4
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d020      	beq.n	8003cf8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d01b      	beq.n	8003cf8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f06f 0204 	mvn.w	r2, #4
 8003cc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2202      	movs	r2, #2
 8003cce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cde:	6878      	ldr	r0, [r7, #4]
 8003ce0:	f000 fb1a 	bl	8004318 <HAL_TIM_IC_CaptureCallback>
 8003ce4:	e005      	b.n	8003cf2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f000 fb0c 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 fb1d 	bl	800432c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	f003 0308 	and.w	r3, r3, #8
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d020      	beq.n	8003d44 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	f003 0308 	and.w	r3, r3, #8
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d01b      	beq.n	8003d44 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f06f 0208 	mvn.w	r2, #8
 8003d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2204      	movs	r2, #4
 8003d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f003 0303 	and.w	r3, r3, #3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 faf4 	bl	8004318 <HAL_TIM_IC_CaptureCallback>
 8003d30:	e005      	b.n	8003d3e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f000 fae6 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 faf7 	bl	800432c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f003 0310 	and.w	r3, r3, #16
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d020      	beq.n	8003d90 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	f003 0310 	and.w	r3, r3, #16
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d01b      	beq.n	8003d90 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f06f 0210 	mvn.w	r2, #16
 8003d60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2208      	movs	r2, #8
 8003d66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d003      	beq.n	8003d7e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d76:	6878      	ldr	r0, [r7, #4]
 8003d78:	f000 face 	bl	8004318 <HAL_TIM_IC_CaptureCallback>
 8003d7c:	e005      	b.n	8003d8a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f000 fac0 	bl	8004304 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d84:	6878      	ldr	r0, [r7, #4]
 8003d86:	f000 fad1 	bl	800432c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	f003 0301 	and.w	r3, r3, #1
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d00c      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d007      	beq.n	8003db4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f06f 0201 	mvn.w	r2, #1
 8003dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fd feae 	bl	8001b10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003db4:	68bb      	ldr	r3, [r7, #8]
 8003db6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d104      	bne.n	8003dc8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d00c      	beq.n	8003de2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d007      	beq.n	8003de2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003dda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f001 f825 	bl	8004e2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00c      	beq.n	8003e06 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d007      	beq.n	8003e06 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003dfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f001 f81d 	bl	8004e40 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00c      	beq.n	8003e2a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d007      	beq.n	8003e2a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e24:	6878      	ldr	r0, [r7, #4]
 8003e26:	f000 fa8b 	bl	8004340 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f003 0320 	and.w	r3, r3, #32
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00c      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f003 0320 	and.w	r3, r3, #32
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d007      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f06f 0220 	mvn.w	r2, #32
 8003e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 ffe5 	bl	8004e18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00c      	beq.n	8003e72 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d007      	beq.n	8003e72 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003e6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 fff1 	bl	8004e54 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00c      	beq.n	8003e96 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d007      	beq.n	8003e96 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 ffe9 	bl	8004e68 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00c      	beq.n	8003eba <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d007      	beq.n	8003eba <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003eb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 ffe1 	bl	8004e7c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00c      	beq.n	8003ede <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d007      	beq.n	8003ede <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003ed6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 ffd9 	bl	8004e90 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003ede:	bf00      	nop
 8003ee0:	3710      	adds	r7, #16
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
	...

08003ee8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b086      	sub	sp, #24
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	60f8      	str	r0, [r7, #12]
 8003ef0:	60b9      	str	r1, [r7, #8]
 8003ef2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d101      	bne.n	8003f06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f02:	2302      	movs	r3, #2
 8003f04:	e0ff      	b.n	8004106 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2201      	movs	r2, #1
 8003f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b14      	cmp	r3, #20
 8003f12:	f200 80f0 	bhi.w	80040f6 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003f16:	a201      	add	r2, pc, #4	@ (adr r2, 8003f1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f1c:	08003f71 	.word	0x08003f71
 8003f20:	080040f7 	.word	0x080040f7
 8003f24:	080040f7 	.word	0x080040f7
 8003f28:	080040f7 	.word	0x080040f7
 8003f2c:	08003fb1 	.word	0x08003fb1
 8003f30:	080040f7 	.word	0x080040f7
 8003f34:	080040f7 	.word	0x080040f7
 8003f38:	080040f7 	.word	0x080040f7
 8003f3c:	08003ff3 	.word	0x08003ff3
 8003f40:	080040f7 	.word	0x080040f7
 8003f44:	080040f7 	.word	0x080040f7
 8003f48:	080040f7 	.word	0x080040f7
 8003f4c:	08004033 	.word	0x08004033
 8003f50:	080040f7 	.word	0x080040f7
 8003f54:	080040f7 	.word	0x080040f7
 8003f58:	080040f7 	.word	0x080040f7
 8003f5c:	08004075 	.word	0x08004075
 8003f60:	080040f7 	.word	0x080040f7
 8003f64:	080040f7 	.word	0x080040f7
 8003f68:	080040f7 	.word	0x080040f7
 8003f6c:	080040b5 	.word	0x080040b5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68b9      	ldr	r1, [r7, #8]
 8003f76:	4618      	mov	r0, r3
 8003f78:	f000 fa88 	bl	800448c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	699a      	ldr	r2, [r3, #24]
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f042 0208 	orr.w	r2, r2, #8
 8003f8a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	699a      	ldr	r2, [r3, #24]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0204 	bic.w	r2, r2, #4
 8003f9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6999      	ldr	r1, [r3, #24]
 8003fa2:	68bb      	ldr	r3, [r7, #8]
 8003fa4:	691a      	ldr	r2, [r3, #16]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	619a      	str	r2, [r3, #24]
      break;
 8003fae:	e0a5      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	68b9      	ldr	r1, [r7, #8]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f000 faf8 	bl	80045ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	699a      	ldr	r2, [r3, #24]
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	699a      	ldr	r2, [r3, #24]
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6999      	ldr	r1, [r3, #24]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	021a      	lsls	r2, r3, #8
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	430a      	orrs	r2, r1
 8003fee:	619a      	str	r2, [r3, #24]
      break;
 8003ff0:	e084      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68b9      	ldr	r1, [r7, #8]
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f000 fb61 	bl	80046c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69da      	ldr	r2, [r3, #28]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0208 	orr.w	r2, r2, #8
 800400c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	69da      	ldr	r2, [r3, #28]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 0204 	bic.w	r2, r2, #4
 800401c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	69d9      	ldr	r1, [r3, #28]
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	691a      	ldr	r2, [r3, #16]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	61da      	str	r2, [r3, #28]
      break;
 8004030:	e064      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68b9      	ldr	r1, [r7, #8]
 8004038:	4618      	mov	r0, r3
 800403a:	f000 fbc9 	bl	80047d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	69da      	ldr	r2, [r3, #28]
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800404c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	69da      	ldr	r2, [r3, #28]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800405c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	69d9      	ldr	r1, [r3, #28]
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	021a      	lsls	r2, r3, #8
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	430a      	orrs	r2, r1
 8004070:	61da      	str	r2, [r3, #28]
      break;
 8004072:	e043      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	68b9      	ldr	r1, [r7, #8]
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fc32 	bl	80048e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f042 0208 	orr.w	r2, r2, #8
 800408e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f022 0204 	bic.w	r2, r2, #4
 800409e:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	691a      	ldr	r2, [r3, #16]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	430a      	orrs	r2, r1
 80040b0:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80040b2:	e023      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	68b9      	ldr	r1, [r7, #8]
 80040ba:	4618      	mov	r0, r3
 80040bc:	f000 fc76 	bl	80049ac <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80040ce:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040de:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	021a      	lsls	r2, r3, #8
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80040f4:	e002      	b.n	80040fc <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80040f6:	2301      	movs	r3, #1
 80040f8:	75fb      	strb	r3, [r7, #23]
      break;
 80040fa:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004104:	7dfb      	ldrb	r3, [r7, #23]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3718      	adds	r7, #24
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop

08004110 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800411a:	2300      	movs	r3, #0
 800411c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004124:	2b01      	cmp	r3, #1
 8004126:	d101      	bne.n	800412c <HAL_TIM_ConfigClockSource+0x1c>
 8004128:	2302      	movs	r3, #2
 800412a:	e0de      	b.n	80042ea <HAL_TIM_ConfigClockSource+0x1da>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2202      	movs	r2, #2
 8004138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689b      	ldr	r3, [r3, #8]
 8004142:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800414a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800414e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004156:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68ba      	ldr	r2, [r7, #8]
 800415e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a63      	ldr	r2, [pc, #396]	@ (80042f4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004166:	4293      	cmp	r3, r2
 8004168:	f000 80a9 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 800416c:	4a61      	ldr	r2, [pc, #388]	@ (80042f4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800416e:	4293      	cmp	r3, r2
 8004170:	f200 80ae 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004174:	4a60      	ldr	r2, [pc, #384]	@ (80042f8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8004176:	4293      	cmp	r3, r2
 8004178:	f000 80a1 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 800417c:	4a5e      	ldr	r2, [pc, #376]	@ (80042f8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800417e:	4293      	cmp	r3, r2
 8004180:	f200 80a6 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004184:	4a5d      	ldr	r2, [pc, #372]	@ (80042fc <HAL_TIM_ConfigClockSource+0x1ec>)
 8004186:	4293      	cmp	r3, r2
 8004188:	f000 8099 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 800418c:	4a5b      	ldr	r2, [pc, #364]	@ (80042fc <HAL_TIM_ConfigClockSource+0x1ec>)
 800418e:	4293      	cmp	r3, r2
 8004190:	f200 809e 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004194:	4a5a      	ldr	r2, [pc, #360]	@ (8004300 <HAL_TIM_ConfigClockSource+0x1f0>)
 8004196:	4293      	cmp	r3, r2
 8004198:	f000 8091 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 800419c:	4a58      	ldr	r2, [pc, #352]	@ (8004300 <HAL_TIM_ConfigClockSource+0x1f0>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	f200 8096 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041a4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80041a8:	f000 8089 	beq.w	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 80041ac:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80041b0:	f200 808e 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041b8:	d03e      	beq.n	8004238 <HAL_TIM_ConfigClockSource+0x128>
 80041ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041be:	f200 8087 	bhi.w	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041c6:	f000 8086 	beq.w	80042d6 <HAL_TIM_ConfigClockSource+0x1c6>
 80041ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041ce:	d87f      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041d0:	2b70      	cmp	r3, #112	@ 0x70
 80041d2:	d01a      	beq.n	800420a <HAL_TIM_ConfigClockSource+0xfa>
 80041d4:	2b70      	cmp	r3, #112	@ 0x70
 80041d6:	d87b      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041d8:	2b60      	cmp	r3, #96	@ 0x60
 80041da:	d050      	beq.n	800427e <HAL_TIM_ConfigClockSource+0x16e>
 80041dc:	2b60      	cmp	r3, #96	@ 0x60
 80041de:	d877      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041e0:	2b50      	cmp	r3, #80	@ 0x50
 80041e2:	d03c      	beq.n	800425e <HAL_TIM_ConfigClockSource+0x14e>
 80041e4:	2b50      	cmp	r3, #80	@ 0x50
 80041e6:	d873      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041e8:	2b40      	cmp	r3, #64	@ 0x40
 80041ea:	d058      	beq.n	800429e <HAL_TIM_ConfigClockSource+0x18e>
 80041ec:	2b40      	cmp	r3, #64	@ 0x40
 80041ee:	d86f      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041f0:	2b30      	cmp	r3, #48	@ 0x30
 80041f2:	d064      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 80041f4:	2b30      	cmp	r3, #48	@ 0x30
 80041f6:	d86b      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d060      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 80041fc:	2b20      	cmp	r3, #32
 80041fe:	d867      	bhi.n	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
 8004200:	2b00      	cmp	r3, #0
 8004202:	d05c      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 8004204:	2b10      	cmp	r3, #16
 8004206:	d05a      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x1ae>
 8004208:	e062      	b.n	80042d0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800421a:	f000 fca9 	bl	8004b70 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800422c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	609a      	str	r2, [r3, #8]
      break;
 8004236:	e04f      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004248:	f000 fc92 	bl	8004b70 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	689a      	ldr	r2, [r3, #8]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800425a:	609a      	str	r2, [r3, #8]
      break;
 800425c:	e03c      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800426a:	461a      	mov	r2, r3
 800426c:	f000 fc04 	bl	8004a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2150      	movs	r1, #80	@ 0x50
 8004276:	4618      	mov	r0, r3
 8004278:	f000 fc5d 	bl	8004b36 <TIM_ITRx_SetConfig>
      break;
 800427c:	e02c      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800428a:	461a      	mov	r2, r3
 800428c:	f000 fc23 	bl	8004ad6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	2160      	movs	r1, #96	@ 0x60
 8004296:	4618      	mov	r0, r3
 8004298:	f000 fc4d 	bl	8004b36 <TIM_ITRx_SetConfig>
      break;
 800429c:	e01c      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042aa:	461a      	mov	r2, r3
 80042ac:	f000 fbe4 	bl	8004a78 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2140      	movs	r1, #64	@ 0x40
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 fc3d 	bl	8004b36 <TIM_ITRx_SetConfig>
      break;
 80042bc:	e00c      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4619      	mov	r1, r3
 80042c8:	4610      	mov	r0, r2
 80042ca:	f000 fc34 	bl	8004b36 <TIM_ITRx_SetConfig>
      break;
 80042ce:	e003      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	73fb      	strb	r3, [r7, #15]
      break;
 80042d4:	e000      	b.n	80042d8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 80042d6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2200      	movs	r2, #0
 80042e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	00100070 	.word	0x00100070
 80042f8:	00100040 	.word	0x00100040
 80042fc:	00100030 	.word	0x00100030
 8004300:	00100020 	.word	0x00100020

08004304 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004304:	b480      	push	{r7}
 8004306:	b083      	sub	sp, #12
 8004308:	af00      	add	r7, sp, #0
 800430a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004320:	bf00      	nop
 8004322:	370c      	adds	r7, #12
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004334:	bf00      	nop
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004348:	bf00      	nop
 800434a:	370c      	adds	r7, #12
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr

08004354 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004354:	b480      	push	{r7}
 8004356:	b085      	sub	sp, #20
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a42      	ldr	r2, [pc, #264]	@ (8004470 <TIM_Base_SetConfig+0x11c>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d00f      	beq.n	800438c <TIM_Base_SetConfig+0x38>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004372:	d00b      	beq.n	800438c <TIM_Base_SetConfig+0x38>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a3f      	ldr	r2, [pc, #252]	@ (8004474 <TIM_Base_SetConfig+0x120>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d007      	beq.n	800438c <TIM_Base_SetConfig+0x38>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a3e      	ldr	r2, [pc, #248]	@ (8004478 <TIM_Base_SetConfig+0x124>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d003      	beq.n	800438c <TIM_Base_SetConfig+0x38>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a3d      	ldr	r2, [pc, #244]	@ (800447c <TIM_Base_SetConfig+0x128>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d108      	bne.n	800439e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004392:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	4313      	orrs	r3, r2
 800439c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a33      	ldr	r2, [pc, #204]	@ (8004470 <TIM_Base_SetConfig+0x11c>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d01b      	beq.n	80043de <TIM_Base_SetConfig+0x8a>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043ac:	d017      	beq.n	80043de <TIM_Base_SetConfig+0x8a>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a30      	ldr	r2, [pc, #192]	@ (8004474 <TIM_Base_SetConfig+0x120>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d013      	beq.n	80043de <TIM_Base_SetConfig+0x8a>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a2f      	ldr	r2, [pc, #188]	@ (8004478 <TIM_Base_SetConfig+0x124>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00f      	beq.n	80043de <TIM_Base_SetConfig+0x8a>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a2e      	ldr	r2, [pc, #184]	@ (800447c <TIM_Base_SetConfig+0x128>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d00b      	beq.n	80043de <TIM_Base_SetConfig+0x8a>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a2d      	ldr	r2, [pc, #180]	@ (8004480 <TIM_Base_SetConfig+0x12c>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d007      	beq.n	80043de <TIM_Base_SetConfig+0x8a>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a2c      	ldr	r2, [pc, #176]	@ (8004484 <TIM_Base_SetConfig+0x130>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d003      	beq.n	80043de <TIM_Base_SetConfig+0x8a>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a2b      	ldr	r2, [pc, #172]	@ (8004488 <TIM_Base_SetConfig+0x134>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d108      	bne.n	80043f0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	68db      	ldr	r3, [r3, #12]
 80043ea:	68fa      	ldr	r2, [r7, #12]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	695b      	ldr	r3, [r3, #20]
 80043fa:	4313      	orrs	r3, r2
 80043fc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68fa      	ldr	r2, [r7, #12]
 8004402:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004404:	683b      	ldr	r3, [r7, #0]
 8004406:	689a      	ldr	r2, [r3, #8]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a16      	ldr	r2, [pc, #88]	@ (8004470 <TIM_Base_SetConfig+0x11c>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d00f      	beq.n	800443c <TIM_Base_SetConfig+0xe8>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a17      	ldr	r2, [pc, #92]	@ (800447c <TIM_Base_SetConfig+0x128>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d00b      	beq.n	800443c <TIM_Base_SetConfig+0xe8>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a16      	ldr	r2, [pc, #88]	@ (8004480 <TIM_Base_SetConfig+0x12c>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d007      	beq.n	800443c <TIM_Base_SetConfig+0xe8>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a15      	ldr	r2, [pc, #84]	@ (8004484 <TIM_Base_SetConfig+0x130>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d003      	beq.n	800443c <TIM_Base_SetConfig+0xe8>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a14      	ldr	r2, [pc, #80]	@ (8004488 <TIM_Base_SetConfig+0x134>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d103      	bne.n	8004444 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	691b      	ldr	r3, [r3, #16]
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b01      	cmp	r3, #1
 8004454:	d105      	bne.n	8004462 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	f023 0201 	bic.w	r2, r3, #1
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	611a      	str	r2, [r3, #16]
  }
}
 8004462:	bf00      	nop
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	40012c00 	.word	0x40012c00
 8004474:	40000400 	.word	0x40000400
 8004478:	40000800 	.word	0x40000800
 800447c:	40013400 	.word	0x40013400
 8004480:	40014000 	.word	0x40014000
 8004484:	40014400 	.word	0x40014400
 8004488:	40014800 	.word	0x40014800

0800448c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	f023 0201 	bic.w	r2, r3, #1
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f023 0303 	bic.w	r3, r3, #3
 80044c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68fa      	ldr	r2, [r7, #12]
 80044ce:	4313      	orrs	r3, r2
 80044d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f023 0302 	bic.w	r3, r3, #2
 80044d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	697a      	ldr	r2, [r7, #20]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a2c      	ldr	r2, [pc, #176]	@ (8004598 <TIM_OC1_SetConfig+0x10c>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d00f      	beq.n	800450c <TIM_OC1_SetConfig+0x80>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	4a2b      	ldr	r2, [pc, #172]	@ (800459c <TIM_OC1_SetConfig+0x110>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d00b      	beq.n	800450c <TIM_OC1_SetConfig+0x80>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a2a      	ldr	r2, [pc, #168]	@ (80045a0 <TIM_OC1_SetConfig+0x114>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d007      	beq.n	800450c <TIM_OC1_SetConfig+0x80>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	4a29      	ldr	r2, [pc, #164]	@ (80045a4 <TIM_OC1_SetConfig+0x118>)
 8004500:	4293      	cmp	r3, r2
 8004502:	d003      	beq.n	800450c <TIM_OC1_SetConfig+0x80>
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a28      	ldr	r2, [pc, #160]	@ (80045a8 <TIM_OC1_SetConfig+0x11c>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d10c      	bne.n	8004526 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	f023 0308 	bic.w	r3, r3, #8
 8004512:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	697a      	ldr	r2, [r7, #20]
 800451a:	4313      	orrs	r3, r2
 800451c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	f023 0304 	bic.w	r3, r3, #4
 8004524:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	4a1b      	ldr	r2, [pc, #108]	@ (8004598 <TIM_OC1_SetConfig+0x10c>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d00f      	beq.n	800454e <TIM_OC1_SetConfig+0xc2>
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4a1a      	ldr	r2, [pc, #104]	@ (800459c <TIM_OC1_SetConfig+0x110>)
 8004532:	4293      	cmp	r3, r2
 8004534:	d00b      	beq.n	800454e <TIM_OC1_SetConfig+0xc2>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4a19      	ldr	r2, [pc, #100]	@ (80045a0 <TIM_OC1_SetConfig+0x114>)
 800453a:	4293      	cmp	r3, r2
 800453c:	d007      	beq.n	800454e <TIM_OC1_SetConfig+0xc2>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a18      	ldr	r2, [pc, #96]	@ (80045a4 <TIM_OC1_SetConfig+0x118>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d003      	beq.n	800454e <TIM_OC1_SetConfig+0xc2>
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a17      	ldr	r2, [pc, #92]	@ (80045a8 <TIM_OC1_SetConfig+0x11c>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d111      	bne.n	8004572 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800455c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	693a      	ldr	r2, [r7, #16]
 8004564:	4313      	orrs	r3, r2
 8004566:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	693a      	ldr	r2, [r7, #16]
 800456e:	4313      	orrs	r3, r2
 8004570:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68fa      	ldr	r2, [r7, #12]
 800457c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685a      	ldr	r2, [r3, #4]
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	697a      	ldr	r2, [r7, #20]
 800458a:	621a      	str	r2, [r3, #32]
}
 800458c:	bf00      	nop
 800458e:	371c      	adds	r7, #28
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr
 8004598:	40012c00 	.word	0x40012c00
 800459c:	40013400 	.word	0x40013400
 80045a0:	40014000 	.word	0x40014000
 80045a4:	40014400 	.word	0x40014400
 80045a8:	40014800 	.word	0x40014800

080045ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b087      	sub	sp, #28
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	f023 0210 	bic.w	r2, r3, #16
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	699b      	ldr	r3, [r3, #24]
 80045d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80045da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	021b      	lsls	r3, r3, #8
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80045f4:	697b      	ldr	r3, [r7, #20]
 80045f6:	f023 0320 	bic.w	r3, r3, #32
 80045fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	011b      	lsls	r3, r3, #4
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	4313      	orrs	r3, r2
 8004606:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	4a28      	ldr	r2, [pc, #160]	@ (80046ac <TIM_OC2_SetConfig+0x100>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d003      	beq.n	8004618 <TIM_OC2_SetConfig+0x6c>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	4a27      	ldr	r2, [pc, #156]	@ (80046b0 <TIM_OC2_SetConfig+0x104>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d10d      	bne.n	8004634 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800461e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4313      	orrs	r3, r2
 800462a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004632:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a1d      	ldr	r2, [pc, #116]	@ (80046ac <TIM_OC2_SetConfig+0x100>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d00f      	beq.n	800465c <TIM_OC2_SetConfig+0xb0>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	4a1c      	ldr	r2, [pc, #112]	@ (80046b0 <TIM_OC2_SetConfig+0x104>)
 8004640:	4293      	cmp	r3, r2
 8004642:	d00b      	beq.n	800465c <TIM_OC2_SetConfig+0xb0>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a1b      	ldr	r2, [pc, #108]	@ (80046b4 <TIM_OC2_SetConfig+0x108>)
 8004648:	4293      	cmp	r3, r2
 800464a:	d007      	beq.n	800465c <TIM_OC2_SetConfig+0xb0>
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	4a1a      	ldr	r2, [pc, #104]	@ (80046b8 <TIM_OC2_SetConfig+0x10c>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d003      	beq.n	800465c <TIM_OC2_SetConfig+0xb0>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a19      	ldr	r2, [pc, #100]	@ (80046bc <TIM_OC2_SetConfig+0x110>)
 8004658:	4293      	cmp	r3, r2
 800465a:	d113      	bne.n	8004684 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004662:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800466a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	009b      	lsls	r3, r3, #2
 800467e:	693a      	ldr	r2, [r7, #16]
 8004680:	4313      	orrs	r3, r2
 8004682:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	693a      	ldr	r2, [r7, #16]
 8004688:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68fa      	ldr	r2, [r7, #12]
 800468e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	697a      	ldr	r2, [r7, #20]
 800469c:	621a      	str	r2, [r3, #32]
}
 800469e:	bf00      	nop
 80046a0:	371c      	adds	r7, #28
 80046a2:	46bd      	mov	sp, r7
 80046a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a8:	4770      	bx	lr
 80046aa:	bf00      	nop
 80046ac:	40012c00 	.word	0x40012c00
 80046b0:	40013400 	.word	0x40013400
 80046b4:	40014000 	.word	0x40014000
 80046b8:	40014400 	.word	0x40014400
 80046bc:	40014800 	.word	0x40014800

080046c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b087      	sub	sp, #28
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6a1b      	ldr	r3, [r3, #32]
 80046ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a1b      	ldr	r3, [r3, #32]
 80046d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f023 0303 	bic.w	r3, r3, #3
 80046fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046fc:	683b      	ldr	r3, [r7, #0]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68fa      	ldr	r2, [r7, #12]
 8004702:	4313      	orrs	r3, r2
 8004704:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800470c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	021b      	lsls	r3, r3, #8
 8004714:	697a      	ldr	r2, [r7, #20]
 8004716:	4313      	orrs	r3, r2
 8004718:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a27      	ldr	r2, [pc, #156]	@ (80047bc <TIM_OC3_SetConfig+0xfc>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d003      	beq.n	800472a <TIM_OC3_SetConfig+0x6a>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a26      	ldr	r2, [pc, #152]	@ (80047c0 <TIM_OC3_SetConfig+0x100>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d10d      	bne.n	8004746 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800472a:	697b      	ldr	r3, [r7, #20]
 800472c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004730:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004732:	683b      	ldr	r3, [r7, #0]
 8004734:	68db      	ldr	r3, [r3, #12]
 8004736:	021b      	lsls	r3, r3, #8
 8004738:	697a      	ldr	r2, [r7, #20]
 800473a:	4313      	orrs	r3, r2
 800473c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004744:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a1c      	ldr	r2, [pc, #112]	@ (80047bc <TIM_OC3_SetConfig+0xfc>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00f      	beq.n	800476e <TIM_OC3_SetConfig+0xae>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a1b      	ldr	r2, [pc, #108]	@ (80047c0 <TIM_OC3_SetConfig+0x100>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00b      	beq.n	800476e <TIM_OC3_SetConfig+0xae>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a1a      	ldr	r2, [pc, #104]	@ (80047c4 <TIM_OC3_SetConfig+0x104>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d007      	beq.n	800476e <TIM_OC3_SetConfig+0xae>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a19      	ldr	r2, [pc, #100]	@ (80047c8 <TIM_OC3_SetConfig+0x108>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d003      	beq.n	800476e <TIM_OC3_SetConfig+0xae>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a18      	ldr	r2, [pc, #96]	@ (80047cc <TIM_OC3_SetConfig+0x10c>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d113      	bne.n	8004796 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004774:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800477c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	011b      	lsls	r3, r3, #4
 8004784:	693a      	ldr	r2, [r7, #16]
 8004786:	4313      	orrs	r3, r2
 8004788:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	011b      	lsls	r3, r3, #4
 8004790:	693a      	ldr	r2, [r7, #16]
 8004792:	4313      	orrs	r3, r2
 8004794:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	693a      	ldr	r2, [r7, #16]
 800479a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80047a2:	683b      	ldr	r3, [r7, #0]
 80047a4:	685a      	ldr	r2, [r3, #4]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	621a      	str	r2, [r3, #32]
}
 80047b0:	bf00      	nop
 80047b2:	371c      	adds	r7, #28
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr
 80047bc:	40012c00 	.word	0x40012c00
 80047c0:	40013400 	.word	0x40013400
 80047c4:	40014000 	.word	0x40014000
 80047c8:	40014400 	.word	0x40014400
 80047cc:	40014800 	.word	0x40014800

080047d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b087      	sub	sp, #28
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
 80047d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a1b      	ldr	r3, [r3, #32]
 80047e4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	69db      	ldr	r3, [r3, #28]
 80047f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80047fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004802:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800480a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	021b      	lsls	r3, r3, #8
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	4313      	orrs	r3, r2
 8004816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800481e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	689b      	ldr	r3, [r3, #8]
 8004824:	031b      	lsls	r3, r3, #12
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	4313      	orrs	r3, r2
 800482a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	4a28      	ldr	r2, [pc, #160]	@ (80048d0 <TIM_OC4_SetConfig+0x100>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d003      	beq.n	800483c <TIM_OC4_SetConfig+0x6c>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	4a27      	ldr	r2, [pc, #156]	@ (80048d4 <TIM_OC4_SetConfig+0x104>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d10d      	bne.n	8004858 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004844:	683b      	ldr	r3, [r7, #0]
 8004846:	68db      	ldr	r3, [r3, #12]
 8004848:	031b      	lsls	r3, r3, #12
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	4313      	orrs	r3, r2
 800484e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004856:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	4a1d      	ldr	r2, [pc, #116]	@ (80048d0 <TIM_OC4_SetConfig+0x100>)
 800485c:	4293      	cmp	r3, r2
 800485e:	d00f      	beq.n	8004880 <TIM_OC4_SetConfig+0xb0>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a1c      	ldr	r2, [pc, #112]	@ (80048d4 <TIM_OC4_SetConfig+0x104>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d00b      	beq.n	8004880 <TIM_OC4_SetConfig+0xb0>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	4a1b      	ldr	r2, [pc, #108]	@ (80048d8 <TIM_OC4_SetConfig+0x108>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d007      	beq.n	8004880 <TIM_OC4_SetConfig+0xb0>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a1a      	ldr	r2, [pc, #104]	@ (80048dc <TIM_OC4_SetConfig+0x10c>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d003      	beq.n	8004880 <TIM_OC4_SetConfig+0xb0>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	4a19      	ldr	r2, [pc, #100]	@ (80048e0 <TIM_OC4_SetConfig+0x110>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d113      	bne.n	80048a8 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004880:	693b      	ldr	r3, [r7, #16]
 8004882:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004886:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800488e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	019b      	lsls	r3, r3, #6
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	4313      	orrs	r3, r2
 800489a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	019b      	lsls	r3, r3, #6
 80048a2:	693a      	ldr	r2, [r7, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	68fa      	ldr	r2, [r7, #12]
 80048b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	697a      	ldr	r2, [r7, #20]
 80048c0:	621a      	str	r2, [r3, #32]
}
 80048c2:	bf00      	nop
 80048c4:	371c      	adds	r7, #28
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr
 80048ce:	bf00      	nop
 80048d0:	40012c00 	.word	0x40012c00
 80048d4:	40013400 	.word	0x40013400
 80048d8:	40014000 	.word	0x40014000
 80048dc:	40014400 	.word	0x40014400
 80048e0:	40014800 	.word	0x40014800

080048e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b087      	sub	sp, #28
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800490a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004912:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68fa      	ldr	r2, [r7, #12]
 800491e:	4313      	orrs	r3, r2
 8004920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004922:	693b      	ldr	r3, [r7, #16]
 8004924:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004928:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	041b      	lsls	r3, r3, #16
 8004930:	693a      	ldr	r2, [r7, #16]
 8004932:	4313      	orrs	r3, r2
 8004934:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a17      	ldr	r2, [pc, #92]	@ (8004998 <TIM_OC5_SetConfig+0xb4>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d00f      	beq.n	800495e <TIM_OC5_SetConfig+0x7a>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	4a16      	ldr	r2, [pc, #88]	@ (800499c <TIM_OC5_SetConfig+0xb8>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d00b      	beq.n	800495e <TIM_OC5_SetConfig+0x7a>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a15      	ldr	r2, [pc, #84]	@ (80049a0 <TIM_OC5_SetConfig+0xbc>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d007      	beq.n	800495e <TIM_OC5_SetConfig+0x7a>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a14      	ldr	r2, [pc, #80]	@ (80049a4 <TIM_OC5_SetConfig+0xc0>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d003      	beq.n	800495e <TIM_OC5_SetConfig+0x7a>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a13      	ldr	r2, [pc, #76]	@ (80049a8 <TIM_OC5_SetConfig+0xc4>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d109      	bne.n	8004972 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004964:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	021b      	lsls	r3, r3, #8
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	4313      	orrs	r3, r2
 8004970:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	697a      	ldr	r2, [r7, #20]
 8004976:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68fa      	ldr	r2, [r7, #12]
 800497c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	621a      	str	r2, [r3, #32]
}
 800498c:	bf00      	nop
 800498e:	371c      	adds	r7, #28
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr
 8004998:	40012c00 	.word	0x40012c00
 800499c:	40013400 	.word	0x40013400
 80049a0:	40014000 	.word	0x40014000
 80049a4:	40014400 	.word	0x40014400
 80049a8:	40014800 	.word	0x40014800

080049ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b087      	sub	sp, #28
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6a1b      	ldr	r3, [r3, #32]
 80049ba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	021b      	lsls	r3, r3, #8
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	051b      	lsls	r3, r3, #20
 80049fa:	693a      	ldr	r2, [r7, #16]
 80049fc:	4313      	orrs	r3, r2
 80049fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	4a18      	ldr	r2, [pc, #96]	@ (8004a64 <TIM_OC6_SetConfig+0xb8>)
 8004a04:	4293      	cmp	r3, r2
 8004a06:	d00f      	beq.n	8004a28 <TIM_OC6_SetConfig+0x7c>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a17      	ldr	r2, [pc, #92]	@ (8004a68 <TIM_OC6_SetConfig+0xbc>)
 8004a0c:	4293      	cmp	r3, r2
 8004a0e:	d00b      	beq.n	8004a28 <TIM_OC6_SetConfig+0x7c>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	4a16      	ldr	r2, [pc, #88]	@ (8004a6c <TIM_OC6_SetConfig+0xc0>)
 8004a14:	4293      	cmp	r3, r2
 8004a16:	d007      	beq.n	8004a28 <TIM_OC6_SetConfig+0x7c>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a15      	ldr	r2, [pc, #84]	@ (8004a70 <TIM_OC6_SetConfig+0xc4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d003      	beq.n	8004a28 <TIM_OC6_SetConfig+0x7c>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a14      	ldr	r2, [pc, #80]	@ (8004a74 <TIM_OC6_SetConfig+0xc8>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d109      	bne.n	8004a3c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a2e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	695b      	ldr	r3, [r3, #20]
 8004a34:	029b      	lsls	r3, r3, #10
 8004a36:	697a      	ldr	r2, [r7, #20]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	685a      	ldr	r2, [r3, #4]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	621a      	str	r2, [r3, #32]
}
 8004a56:	bf00      	nop
 8004a58:	371c      	adds	r7, #28
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40012c00 	.word	0x40012c00
 8004a68:	40013400 	.word	0x40013400
 8004a6c:	40014000 	.word	0x40014000
 8004a70:	40014400 	.word	0x40014400
 8004a74:	40014800 	.word	0x40014800

08004a78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
 8004a88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	f023 0201 	bic.w	r2, r3, #1
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a9c:	693b      	ldr	r3, [r7, #16]
 8004a9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004aa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	011b      	lsls	r3, r3, #4
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	f023 030a 	bic.w	r3, r3, #10
 8004ab4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ab6:	697a      	ldr	r2, [r7, #20]
 8004ab8:	68bb      	ldr	r3, [r7, #8]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	693a      	ldr	r2, [r7, #16]
 8004ac2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	697a      	ldr	r2, [r7, #20]
 8004ac8:	621a      	str	r2, [r3, #32]
}
 8004aca:	bf00      	nop
 8004acc:	371c      	adds	r7, #28
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr

08004ad6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	b087      	sub	sp, #28
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	60f8      	str	r0, [r7, #12]
 8004ade:	60b9      	str	r1, [r7, #8]
 8004ae0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6a1b      	ldr	r3, [r3, #32]
 8004ae6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6a1b      	ldr	r3, [r3, #32]
 8004aec:	f023 0210 	bic.w	r2, r3, #16
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b00:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	031b      	lsls	r3, r3, #12
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b12:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	011b      	lsls	r3, r3, #4
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	697a      	ldr	r2, [r7, #20]
 8004b28:	621a      	str	r2, [r3, #32]
}
 8004b2a:	bf00      	nop
 8004b2c:	371c      	adds	r7, #28
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr

08004b36 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b36:	b480      	push	{r7}
 8004b38:	b085      	sub	sp, #20
 8004b3a:	af00      	add	r7, sp, #0
 8004b3c:	6078      	str	r0, [r7, #4]
 8004b3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004b4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b50:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b52:	683a      	ldr	r2, [r7, #0]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4313      	orrs	r3, r2
 8004b58:	f043 0307 	orr.w	r3, r3, #7
 8004b5c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	609a      	str	r2, [r3, #8]
}
 8004b64:	bf00      	nop
 8004b66:	3714      	adds	r7, #20
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6e:	4770      	bx	lr

08004b70 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b087      	sub	sp, #28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	60f8      	str	r0, [r7, #12]
 8004b78:	60b9      	str	r1, [r7, #8]
 8004b7a:	607a      	str	r2, [r7, #4]
 8004b7c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b8a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	021a      	lsls	r2, r3, #8
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	431a      	orrs	r2, r3
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	609a      	str	r2, [r3, #8]
}
 8004ba4:	bf00      	nop
 8004ba6:	371c      	adds	r7, #28
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	f003 031f 	and.w	r3, r3, #31
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	6a1a      	ldr	r2, [r3, #32]
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	43db      	mvns	r3, r3
 8004bd2:	401a      	ands	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6a1a      	ldr	r2, [r3, #32]
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	f003 031f 	and.w	r3, r3, #31
 8004be2:	6879      	ldr	r1, [r7, #4]
 8004be4:	fa01 f303 	lsl.w	r3, r1, r3
 8004be8:	431a      	orrs	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	621a      	str	r2, [r3, #32]
}
 8004bee:	bf00      	nop
 8004bf0:	371c      	adds	r7, #28
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr
	...

08004bfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d101      	bne.n	8004c14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c10:	2302      	movs	r3, #2
 8004c12:	e065      	b.n	8004ce0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2202      	movs	r2, #2
 8004c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	4a2c      	ldr	r2, [pc, #176]	@ (8004cec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d004      	beq.n	8004c48 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	4a2b      	ldr	r2, [pc, #172]	@ (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d108      	bne.n	8004c5a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004c4e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	68fa      	ldr	r2, [r7, #12]
 8004c56:	4313      	orrs	r3, r2
 8004c58:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004c60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c64:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a1b      	ldr	r2, [pc, #108]	@ (8004cec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d018      	beq.n	8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c8a:	d013      	beq.n	8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a18      	ldr	r2, [pc, #96]	@ (8004cf4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d00e      	beq.n	8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a17      	ldr	r2, [pc, #92]	@ (8004cf8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d009      	beq.n	8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4a12      	ldr	r2, [pc, #72]	@ (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d004      	beq.n	8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4a13      	ldr	r2, [pc, #76]	@ (8004cfc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d10c      	bne.n	8004cce <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004cba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	68ba      	ldr	r2, [r7, #8]
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2201      	movs	r2, #1
 8004cd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr
 8004cec:	40012c00 	.word	0x40012c00
 8004cf0:	40013400 	.word	0x40013400
 8004cf4:	40000400 	.word	0x40000400
 8004cf8:	40000800 	.word	0x40000800
 8004cfc:	40014000 	.word	0x40014000

08004d00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b085      	sub	sp, #20
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
 8004d08:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d101      	bne.n	8004d1c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e073      	b.n	8004e04 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2201      	movs	r2, #1
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	689b      	ldr	r3, [r3, #8]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	4313      	orrs	r3, r2
 8004d68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d82:	4313      	orrs	r3, r2
 8004d84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	041b      	lsls	r3, r3, #16
 8004d92:	4313      	orrs	r3, r2
 8004d94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	69db      	ldr	r3, [r3, #28]
 8004da0:	4313      	orrs	r3, r2
 8004da2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	4a19      	ldr	r2, [pc, #100]	@ (8004e10 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d004      	beq.n	8004db8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4a18      	ldr	r2, [pc, #96]	@ (8004e14 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8004db4:	4293      	cmp	r3, r2
 8004db6:	d11c      	bne.n	8004df2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dc2:	051b      	lsls	r3, r3, #20
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dee:	4313      	orrs	r3, r2
 8004df0:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	68fa      	ldr	r2, [r7, #12]
 8004df8:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004e02:	2300      	movs	r3, #0
}
 8004e04:	4618      	mov	r0, r3
 8004e06:	3714      	adds	r7, #20
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0e:	4770      	bx	lr
 8004e10:	40012c00 	.word	0x40012c00
 8004e14:	40013400 	.word	0x40013400

08004e18 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b083      	sub	sp, #12
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e20:	bf00      	nop
 8004e22:	370c      	adds	r7, #12
 8004e24:	46bd      	mov	sp, r7
 8004e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2a:	4770      	bx	lr

08004e2c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e34:	bf00      	nop
 8004e36:	370c      	adds	r7, #12
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3e:	4770      	bx	lr

08004e40 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004e48:	bf00      	nop
 8004e4a:	370c      	adds	r7, #12
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e52:	4770      	bx	lr

08004e54 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004e54:	b480      	push	{r7}
 8004e56:	b083      	sub	sp, #12
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004e5c:	bf00      	nop
 8004e5e:	370c      	adds	r7, #12
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b083      	sub	sp, #12
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004e70:	bf00      	nop
 8004e72:	370c      	adds	r7, #12
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	b083      	sub	sp, #12
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004e84:	bf00      	nop
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004e98:	bf00      	nop
 8004e9a:	370c      	adds	r7, #12
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea2:	4770      	bx	lr

08004ea4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d101      	bne.n	8004eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e042      	b.n	8004f3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d106      	bne.n	8004ece <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f7fc fe97 	bl	8001bfc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2224      	movs	r2, #36	@ 0x24
 8004ed2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0201 	bic.w	r2, r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d002      	beq.n	8004ef4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 fb82 	bl	80055f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f000 f8b3 	bl	8005060 <UART_SetConfig>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d101      	bne.n	8004f04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e01b      	b.n	8004f3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685a      	ldr	r2, [r3, #4]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004f12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	689a      	ldr	r2, [r3, #8]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004f22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f042 0201 	orr.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	f000 fc01 	bl	800573c <UART_CheckIdleState>
 8004f3a:	4603      	mov	r3, r0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3708      	adds	r7, #8
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b08a      	sub	sp, #40	@ 0x28
 8004f48:	af02      	add	r7, sp, #8
 8004f4a:	60f8      	str	r0, [r7, #12]
 8004f4c:	60b9      	str	r1, [r7, #8]
 8004f4e:	603b      	str	r3, [r7, #0]
 8004f50:	4613      	mov	r3, r2
 8004f52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f5a:	2b20      	cmp	r3, #32
 8004f5c:	d17b      	bne.n	8005056 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d002      	beq.n	8004f6a <HAL_UART_Transmit+0x26>
 8004f64:	88fb      	ldrh	r3, [r7, #6]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d101      	bne.n	8004f6e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	e074      	b.n	8005058 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2221      	movs	r2, #33	@ 0x21
 8004f7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004f7e:	f7fd f93b 	bl	80021f8 <HAL_GetTick>
 8004f82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	88fa      	ldrh	r2, [r7, #6]
 8004f88:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	88fa      	ldrh	r2, [r7, #6]
 8004f90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f9c:	d108      	bne.n	8004fb0 <HAL_UART_Transmit+0x6c>
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d104      	bne.n	8004fb0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	61bb      	str	r3, [r7, #24]
 8004fae:	e003      	b.n	8004fb8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004fb8:	e030      	b.n	800501c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	9300      	str	r3, [sp, #0]
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	2180      	movs	r1, #128	@ 0x80
 8004fc4:	68f8      	ldr	r0, [r7, #12]
 8004fc6:	f000 fc63 	bl	8005890 <UART_WaitOnFlagUntilTimeout>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d005      	beq.n	8004fdc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2220      	movs	r2, #32
 8004fd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004fd8:	2303      	movs	r3, #3
 8004fda:	e03d      	b.n	8005058 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d10b      	bne.n	8004ffa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	881b      	ldrh	r3, [r3, #0]
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ff0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ff2:	69bb      	ldr	r3, [r7, #24]
 8004ff4:	3302      	adds	r3, #2
 8004ff6:	61bb      	str	r3, [r7, #24]
 8004ff8:	e007      	b.n	800500a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	781a      	ldrb	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	3301      	adds	r3, #1
 8005008:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005010:	b29b      	uxth	r3, r3
 8005012:	3b01      	subs	r3, #1
 8005014:	b29a      	uxth	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005022:	b29b      	uxth	r3, r3
 8005024:	2b00      	cmp	r3, #0
 8005026:	d1c8      	bne.n	8004fba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	2200      	movs	r2, #0
 8005030:	2140      	movs	r1, #64	@ 0x40
 8005032:	68f8      	ldr	r0, [r7, #12]
 8005034:	f000 fc2c 	bl	8005890 <UART_WaitOnFlagUntilTimeout>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d005      	beq.n	800504a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	2220      	movs	r2, #32
 8005042:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005046:	2303      	movs	r3, #3
 8005048:	e006      	b.n	8005058 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2220      	movs	r2, #32
 800504e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005052:	2300      	movs	r3, #0
 8005054:	e000      	b.n	8005058 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005056:	2302      	movs	r3, #2
  }
}
 8005058:	4618      	mov	r0, r3
 800505a:	3720      	adds	r7, #32
 800505c:	46bd      	mov	sp, r7
 800505e:	bd80      	pop	{r7, pc}

08005060 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005064:	b08c      	sub	sp, #48	@ 0x30
 8005066:	af00      	add	r7, sp, #0
 8005068:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	689a      	ldr	r2, [r3, #8]
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	431a      	orrs	r2, r3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	431a      	orrs	r2, r3
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	69db      	ldr	r3, [r3, #28]
 8005084:	4313      	orrs	r3, r2
 8005086:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005088:	697b      	ldr	r3, [r7, #20]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	4bab      	ldr	r3, [pc, #684]	@ (800533c <UART_SetConfig+0x2dc>)
 8005090:	4013      	ands	r3, r2
 8005092:	697a      	ldr	r2, [r7, #20]
 8005094:	6812      	ldr	r2, [r2, #0]
 8005096:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005098:	430b      	orrs	r3, r1
 800509a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80050a6:	697b      	ldr	r3, [r7, #20]
 80050a8:	68da      	ldr	r2, [r3, #12]
 80050aa:	697b      	ldr	r3, [r7, #20]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80050b8:	697b      	ldr	r3, [r7, #20]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4aa0      	ldr	r2, [pc, #640]	@ (8005340 <UART_SetConfig+0x2e0>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d004      	beq.n	80050cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	6a1b      	ldr	r3, [r3, #32]
 80050c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80050c8:	4313      	orrs	r3, r2
 80050ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80050d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	6812      	ldr	r2, [r2, #0]
 80050de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80050e0:	430b      	orrs	r3, r1
 80050e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ea:	f023 010f 	bic.w	r1, r3, #15
 80050ee:	697b      	ldr	r3, [r7, #20]
 80050f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a91      	ldr	r2, [pc, #580]	@ (8005344 <UART_SetConfig+0x2e4>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d125      	bne.n	8005150 <UART_SetConfig+0xf0>
 8005104:	4b90      	ldr	r3, [pc, #576]	@ (8005348 <UART_SetConfig+0x2e8>)
 8005106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800510a:	f003 0303 	and.w	r3, r3, #3
 800510e:	2b03      	cmp	r3, #3
 8005110:	d81a      	bhi.n	8005148 <UART_SetConfig+0xe8>
 8005112:	a201      	add	r2, pc, #4	@ (adr r2, 8005118 <UART_SetConfig+0xb8>)
 8005114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005118:	08005129 	.word	0x08005129
 800511c:	08005139 	.word	0x08005139
 8005120:	08005131 	.word	0x08005131
 8005124:	08005141 	.word	0x08005141
 8005128:	2301      	movs	r3, #1
 800512a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800512e:	e0d6      	b.n	80052de <UART_SetConfig+0x27e>
 8005130:	2302      	movs	r3, #2
 8005132:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005136:	e0d2      	b.n	80052de <UART_SetConfig+0x27e>
 8005138:	2304      	movs	r3, #4
 800513a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800513e:	e0ce      	b.n	80052de <UART_SetConfig+0x27e>
 8005140:	2308      	movs	r3, #8
 8005142:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005146:	e0ca      	b.n	80052de <UART_SetConfig+0x27e>
 8005148:	2310      	movs	r3, #16
 800514a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800514e:	e0c6      	b.n	80052de <UART_SetConfig+0x27e>
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a7d      	ldr	r2, [pc, #500]	@ (800534c <UART_SetConfig+0x2ec>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d138      	bne.n	80051cc <UART_SetConfig+0x16c>
 800515a:	4b7b      	ldr	r3, [pc, #492]	@ (8005348 <UART_SetConfig+0x2e8>)
 800515c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005160:	f003 030c 	and.w	r3, r3, #12
 8005164:	2b0c      	cmp	r3, #12
 8005166:	d82d      	bhi.n	80051c4 <UART_SetConfig+0x164>
 8005168:	a201      	add	r2, pc, #4	@ (adr r2, 8005170 <UART_SetConfig+0x110>)
 800516a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800516e:	bf00      	nop
 8005170:	080051a5 	.word	0x080051a5
 8005174:	080051c5 	.word	0x080051c5
 8005178:	080051c5 	.word	0x080051c5
 800517c:	080051c5 	.word	0x080051c5
 8005180:	080051b5 	.word	0x080051b5
 8005184:	080051c5 	.word	0x080051c5
 8005188:	080051c5 	.word	0x080051c5
 800518c:	080051c5 	.word	0x080051c5
 8005190:	080051ad 	.word	0x080051ad
 8005194:	080051c5 	.word	0x080051c5
 8005198:	080051c5 	.word	0x080051c5
 800519c:	080051c5 	.word	0x080051c5
 80051a0:	080051bd 	.word	0x080051bd
 80051a4:	2300      	movs	r3, #0
 80051a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051aa:	e098      	b.n	80052de <UART_SetConfig+0x27e>
 80051ac:	2302      	movs	r3, #2
 80051ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051b2:	e094      	b.n	80052de <UART_SetConfig+0x27e>
 80051b4:	2304      	movs	r3, #4
 80051b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051ba:	e090      	b.n	80052de <UART_SetConfig+0x27e>
 80051bc:	2308      	movs	r3, #8
 80051be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051c2:	e08c      	b.n	80052de <UART_SetConfig+0x27e>
 80051c4:	2310      	movs	r3, #16
 80051c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80051ca:	e088      	b.n	80052de <UART_SetConfig+0x27e>
 80051cc:	697b      	ldr	r3, [r7, #20]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	4a5f      	ldr	r2, [pc, #380]	@ (8005350 <UART_SetConfig+0x2f0>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d125      	bne.n	8005222 <UART_SetConfig+0x1c2>
 80051d6:	4b5c      	ldr	r3, [pc, #368]	@ (8005348 <UART_SetConfig+0x2e8>)
 80051d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051dc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80051e0:	2b30      	cmp	r3, #48	@ 0x30
 80051e2:	d016      	beq.n	8005212 <UART_SetConfig+0x1b2>
 80051e4:	2b30      	cmp	r3, #48	@ 0x30
 80051e6:	d818      	bhi.n	800521a <UART_SetConfig+0x1ba>
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	d00a      	beq.n	8005202 <UART_SetConfig+0x1a2>
 80051ec:	2b20      	cmp	r3, #32
 80051ee:	d814      	bhi.n	800521a <UART_SetConfig+0x1ba>
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d002      	beq.n	80051fa <UART_SetConfig+0x19a>
 80051f4:	2b10      	cmp	r3, #16
 80051f6:	d008      	beq.n	800520a <UART_SetConfig+0x1aa>
 80051f8:	e00f      	b.n	800521a <UART_SetConfig+0x1ba>
 80051fa:	2300      	movs	r3, #0
 80051fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005200:	e06d      	b.n	80052de <UART_SetConfig+0x27e>
 8005202:	2302      	movs	r3, #2
 8005204:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005208:	e069      	b.n	80052de <UART_SetConfig+0x27e>
 800520a:	2304      	movs	r3, #4
 800520c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005210:	e065      	b.n	80052de <UART_SetConfig+0x27e>
 8005212:	2308      	movs	r3, #8
 8005214:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005218:	e061      	b.n	80052de <UART_SetConfig+0x27e>
 800521a:	2310      	movs	r3, #16
 800521c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005220:	e05d      	b.n	80052de <UART_SetConfig+0x27e>
 8005222:	697b      	ldr	r3, [r7, #20]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a4b      	ldr	r2, [pc, #300]	@ (8005354 <UART_SetConfig+0x2f4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d125      	bne.n	8005278 <UART_SetConfig+0x218>
 800522c:	4b46      	ldr	r3, [pc, #280]	@ (8005348 <UART_SetConfig+0x2e8>)
 800522e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005232:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005236:	2bc0      	cmp	r3, #192	@ 0xc0
 8005238:	d016      	beq.n	8005268 <UART_SetConfig+0x208>
 800523a:	2bc0      	cmp	r3, #192	@ 0xc0
 800523c:	d818      	bhi.n	8005270 <UART_SetConfig+0x210>
 800523e:	2b80      	cmp	r3, #128	@ 0x80
 8005240:	d00a      	beq.n	8005258 <UART_SetConfig+0x1f8>
 8005242:	2b80      	cmp	r3, #128	@ 0x80
 8005244:	d814      	bhi.n	8005270 <UART_SetConfig+0x210>
 8005246:	2b00      	cmp	r3, #0
 8005248:	d002      	beq.n	8005250 <UART_SetConfig+0x1f0>
 800524a:	2b40      	cmp	r3, #64	@ 0x40
 800524c:	d008      	beq.n	8005260 <UART_SetConfig+0x200>
 800524e:	e00f      	b.n	8005270 <UART_SetConfig+0x210>
 8005250:	2300      	movs	r3, #0
 8005252:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005256:	e042      	b.n	80052de <UART_SetConfig+0x27e>
 8005258:	2302      	movs	r3, #2
 800525a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800525e:	e03e      	b.n	80052de <UART_SetConfig+0x27e>
 8005260:	2304      	movs	r3, #4
 8005262:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005266:	e03a      	b.n	80052de <UART_SetConfig+0x27e>
 8005268:	2308      	movs	r3, #8
 800526a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800526e:	e036      	b.n	80052de <UART_SetConfig+0x27e>
 8005270:	2310      	movs	r3, #16
 8005272:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005276:	e032      	b.n	80052de <UART_SetConfig+0x27e>
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a30      	ldr	r2, [pc, #192]	@ (8005340 <UART_SetConfig+0x2e0>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d12a      	bne.n	80052d8 <UART_SetConfig+0x278>
 8005282:	4b31      	ldr	r3, [pc, #196]	@ (8005348 <UART_SetConfig+0x2e8>)
 8005284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005288:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800528c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005290:	d01a      	beq.n	80052c8 <UART_SetConfig+0x268>
 8005292:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005296:	d81b      	bhi.n	80052d0 <UART_SetConfig+0x270>
 8005298:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800529c:	d00c      	beq.n	80052b8 <UART_SetConfig+0x258>
 800529e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052a2:	d815      	bhi.n	80052d0 <UART_SetConfig+0x270>
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d003      	beq.n	80052b0 <UART_SetConfig+0x250>
 80052a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ac:	d008      	beq.n	80052c0 <UART_SetConfig+0x260>
 80052ae:	e00f      	b.n	80052d0 <UART_SetConfig+0x270>
 80052b0:	2300      	movs	r3, #0
 80052b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052b6:	e012      	b.n	80052de <UART_SetConfig+0x27e>
 80052b8:	2302      	movs	r3, #2
 80052ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052be:	e00e      	b.n	80052de <UART_SetConfig+0x27e>
 80052c0:	2304      	movs	r3, #4
 80052c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052c6:	e00a      	b.n	80052de <UART_SetConfig+0x27e>
 80052c8:	2308      	movs	r3, #8
 80052ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ce:	e006      	b.n	80052de <UART_SetConfig+0x27e>
 80052d0:	2310      	movs	r3, #16
 80052d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052d6:	e002      	b.n	80052de <UART_SetConfig+0x27e>
 80052d8:	2310      	movs	r3, #16
 80052da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a17      	ldr	r2, [pc, #92]	@ (8005340 <UART_SetConfig+0x2e0>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	f040 80a8 	bne.w	800543a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80052ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80052ee:	2b08      	cmp	r3, #8
 80052f0:	d834      	bhi.n	800535c <UART_SetConfig+0x2fc>
 80052f2:	a201      	add	r2, pc, #4	@ (adr r2, 80052f8 <UART_SetConfig+0x298>)
 80052f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f8:	0800531d 	.word	0x0800531d
 80052fc:	0800535d 	.word	0x0800535d
 8005300:	08005325 	.word	0x08005325
 8005304:	0800535d 	.word	0x0800535d
 8005308:	0800532b 	.word	0x0800532b
 800530c:	0800535d 	.word	0x0800535d
 8005310:	0800535d 	.word	0x0800535d
 8005314:	0800535d 	.word	0x0800535d
 8005318:	08005333 	.word	0x08005333
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800531c:	f7fd ffe6 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 8005320:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005322:	e021      	b.n	8005368 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005324:	4b0c      	ldr	r3, [pc, #48]	@ (8005358 <UART_SetConfig+0x2f8>)
 8005326:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005328:	e01e      	b.n	8005368 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800532a:	f7fd ff71 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 800532e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005330:	e01a      	b.n	8005368 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005332:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005336:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005338:	e016      	b.n	8005368 <UART_SetConfig+0x308>
 800533a:	bf00      	nop
 800533c:	cfff69f3 	.word	0xcfff69f3
 8005340:	40008000 	.word	0x40008000
 8005344:	40013800 	.word	0x40013800
 8005348:	40021000 	.word	0x40021000
 800534c:	40004400 	.word	0x40004400
 8005350:	40004800 	.word	0x40004800
 8005354:	40004c00 	.word	0x40004c00
 8005358:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800535c:	2300      	movs	r3, #0
 800535e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005366:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005368:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800536a:	2b00      	cmp	r3, #0
 800536c:	f000 812a 	beq.w	80055c4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005374:	4a9e      	ldr	r2, [pc, #632]	@ (80055f0 <UART_SetConfig+0x590>)
 8005376:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800537a:	461a      	mov	r2, r3
 800537c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005382:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005384:	697b      	ldr	r3, [r7, #20]
 8005386:	685a      	ldr	r2, [r3, #4]
 8005388:	4613      	mov	r3, r2
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	4413      	add	r3, r2
 800538e:	69ba      	ldr	r2, [r7, #24]
 8005390:	429a      	cmp	r2, r3
 8005392:	d305      	bcc.n	80053a0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005394:	697b      	ldr	r3, [r7, #20]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800539a:	69ba      	ldr	r2, [r7, #24]
 800539c:	429a      	cmp	r2, r3
 800539e:	d903      	bls.n	80053a8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80053a6:	e10d      	b.n	80055c4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053aa:	2200      	movs	r2, #0
 80053ac:	60bb      	str	r3, [r7, #8]
 80053ae:	60fa      	str	r2, [r7, #12]
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053b4:	4a8e      	ldr	r2, [pc, #568]	@ (80055f0 <UART_SetConfig+0x590>)
 80053b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053ba:	b29b      	uxth	r3, r3
 80053bc:	2200      	movs	r2, #0
 80053be:	603b      	str	r3, [r7, #0]
 80053c0:	607a      	str	r2, [r7, #4]
 80053c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80053ca:	f7fb fc15 	bl	8000bf8 <__aeabi_uldivmod>
 80053ce:	4602      	mov	r2, r0
 80053d0:	460b      	mov	r3, r1
 80053d2:	4610      	mov	r0, r2
 80053d4:	4619      	mov	r1, r3
 80053d6:	f04f 0200 	mov.w	r2, #0
 80053da:	f04f 0300 	mov.w	r3, #0
 80053de:	020b      	lsls	r3, r1, #8
 80053e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80053e4:	0202      	lsls	r2, r0, #8
 80053e6:	6979      	ldr	r1, [r7, #20]
 80053e8:	6849      	ldr	r1, [r1, #4]
 80053ea:	0849      	lsrs	r1, r1, #1
 80053ec:	2000      	movs	r0, #0
 80053ee:	460c      	mov	r4, r1
 80053f0:	4605      	mov	r5, r0
 80053f2:	eb12 0804 	adds.w	r8, r2, r4
 80053f6:	eb43 0905 	adc.w	r9, r3, r5
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	469a      	mov	sl, r3
 8005402:	4693      	mov	fp, r2
 8005404:	4652      	mov	r2, sl
 8005406:	465b      	mov	r3, fp
 8005408:	4640      	mov	r0, r8
 800540a:	4649      	mov	r1, r9
 800540c:	f7fb fbf4 	bl	8000bf8 <__aeabi_uldivmod>
 8005410:	4602      	mov	r2, r0
 8005412:	460b      	mov	r3, r1
 8005414:	4613      	mov	r3, r2
 8005416:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005418:	6a3b      	ldr	r3, [r7, #32]
 800541a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800541e:	d308      	bcc.n	8005432 <UART_SetConfig+0x3d2>
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005426:	d204      	bcs.n	8005432 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	6a3a      	ldr	r2, [r7, #32]
 800542e:	60da      	str	r2, [r3, #12]
 8005430:	e0c8      	b.n	80055c4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8005432:	2301      	movs	r3, #1
 8005434:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005438:	e0c4      	b.n	80055c4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005442:	d167      	bne.n	8005514 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8005444:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005448:	2b08      	cmp	r3, #8
 800544a:	d828      	bhi.n	800549e <UART_SetConfig+0x43e>
 800544c:	a201      	add	r2, pc, #4	@ (adr r2, 8005454 <UART_SetConfig+0x3f4>)
 800544e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005452:	bf00      	nop
 8005454:	08005479 	.word	0x08005479
 8005458:	08005481 	.word	0x08005481
 800545c:	08005489 	.word	0x08005489
 8005460:	0800549f 	.word	0x0800549f
 8005464:	0800548f 	.word	0x0800548f
 8005468:	0800549f 	.word	0x0800549f
 800546c:	0800549f 	.word	0x0800549f
 8005470:	0800549f 	.word	0x0800549f
 8005474:	08005497 	.word	0x08005497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005478:	f7fd ff38 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 800547c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800547e:	e014      	b.n	80054aa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005480:	f7fd ff4a 	bl	8003318 <HAL_RCC_GetPCLK2Freq>
 8005484:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005486:	e010      	b.n	80054aa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005488:	4b5a      	ldr	r3, [pc, #360]	@ (80055f4 <UART_SetConfig+0x594>)
 800548a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800548c:	e00d      	b.n	80054aa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800548e:	f7fd febf 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 8005492:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005494:	e009      	b.n	80054aa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800549a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800549c:	e005      	b.n	80054aa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800549e:	2300      	movs	r3, #0
 80054a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80054a8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80054aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	f000 8089 	beq.w	80055c4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054b6:	4a4e      	ldr	r2, [pc, #312]	@ (80055f0 <UART_SetConfig+0x590>)
 80054b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80054bc:	461a      	mov	r2, r3
 80054be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80054c4:	005a      	lsls	r2, r3, #1
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	085b      	lsrs	r3, r3, #1
 80054cc:	441a      	add	r2, r3
 80054ce:	697b      	ldr	r3, [r7, #20]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80054d6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80054d8:	6a3b      	ldr	r3, [r7, #32]
 80054da:	2b0f      	cmp	r3, #15
 80054dc:	d916      	bls.n	800550c <UART_SetConfig+0x4ac>
 80054de:	6a3b      	ldr	r3, [r7, #32]
 80054e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80054e4:	d212      	bcs.n	800550c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80054e6:	6a3b      	ldr	r3, [r7, #32]
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	f023 030f 	bic.w	r3, r3, #15
 80054ee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80054f0:	6a3b      	ldr	r3, [r7, #32]
 80054f2:	085b      	lsrs	r3, r3, #1
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	f003 0307 	and.w	r3, r3, #7
 80054fa:	b29a      	uxth	r2, r3
 80054fc:	8bfb      	ldrh	r3, [r7, #30]
 80054fe:	4313      	orrs	r3, r2
 8005500:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	8bfa      	ldrh	r2, [r7, #30]
 8005508:	60da      	str	r2, [r3, #12]
 800550a:	e05b      	b.n	80055c4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005512:	e057      	b.n	80055c4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005514:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005518:	2b08      	cmp	r3, #8
 800551a:	d828      	bhi.n	800556e <UART_SetConfig+0x50e>
 800551c:	a201      	add	r2, pc, #4	@ (adr r2, 8005524 <UART_SetConfig+0x4c4>)
 800551e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005522:	bf00      	nop
 8005524:	08005549 	.word	0x08005549
 8005528:	08005551 	.word	0x08005551
 800552c:	08005559 	.word	0x08005559
 8005530:	0800556f 	.word	0x0800556f
 8005534:	0800555f 	.word	0x0800555f
 8005538:	0800556f 	.word	0x0800556f
 800553c:	0800556f 	.word	0x0800556f
 8005540:	0800556f 	.word	0x0800556f
 8005544:	08005567 	.word	0x08005567
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005548:	f7fd fed0 	bl	80032ec <HAL_RCC_GetPCLK1Freq>
 800554c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800554e:	e014      	b.n	800557a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005550:	f7fd fee2 	bl	8003318 <HAL_RCC_GetPCLK2Freq>
 8005554:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005556:	e010      	b.n	800557a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005558:	4b26      	ldr	r3, [pc, #152]	@ (80055f4 <UART_SetConfig+0x594>)
 800555a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800555c:	e00d      	b.n	800557a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800555e:	f7fd fe57 	bl	8003210 <HAL_RCC_GetSysClockFreq>
 8005562:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005564:	e009      	b.n	800557a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005566:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800556a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800556c:	e005      	b.n	800557a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 800556e:	2300      	movs	r3, #0
 8005570:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005578:	bf00      	nop
    }

    if (pclk != 0U)
 800557a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800557c:	2b00      	cmp	r3, #0
 800557e:	d021      	beq.n	80055c4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005580:	697b      	ldr	r3, [r7, #20]
 8005582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005584:	4a1a      	ldr	r2, [pc, #104]	@ (80055f0 <UART_SetConfig+0x590>)
 8005586:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800558a:	461a      	mov	r2, r3
 800558c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005592:	697b      	ldr	r3, [r7, #20]
 8005594:	685b      	ldr	r3, [r3, #4]
 8005596:	085b      	lsrs	r3, r3, #1
 8005598:	441a      	add	r2, r3
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	fbb2 f3f3 	udiv	r3, r2, r3
 80055a2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055a4:	6a3b      	ldr	r3, [r7, #32]
 80055a6:	2b0f      	cmp	r3, #15
 80055a8:	d909      	bls.n	80055be <UART_SetConfig+0x55e>
 80055aa:	6a3b      	ldr	r3, [r7, #32]
 80055ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055b0:	d205      	bcs.n	80055be <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80055b2:	6a3b      	ldr	r3, [r7, #32]
 80055b4:	b29a      	uxth	r2, r3
 80055b6:	697b      	ldr	r3, [r7, #20]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	60da      	str	r2, [r3, #12]
 80055bc:	e002      	b.n	80055c4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80055c4:	697b      	ldr	r3, [r7, #20]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	2200      	movs	r2, #0
 80055d8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	2200      	movs	r2, #0
 80055de:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80055e0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3730      	adds	r7, #48	@ 0x30
 80055e8:	46bd      	mov	sp, r7
 80055ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80055ee:	bf00      	nop
 80055f0:	0800b214 	.word	0x0800b214
 80055f4:	00f42400 	.word	0x00f42400

080055f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b083      	sub	sp, #12
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005604:	f003 0308 	and.w	r3, r3, #8
 8005608:	2b00      	cmp	r3, #0
 800560a:	d00a      	beq.n	8005622 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	430a      	orrs	r2, r1
 8005620:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	2b00      	cmp	r3, #0
 800562c:	d00a      	beq.n	8005644 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	430a      	orrs	r2, r1
 8005642:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005648:	f003 0302 	and.w	r3, r3, #2
 800564c:	2b00      	cmp	r3, #0
 800564e:	d00a      	beq.n	8005666 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	685b      	ldr	r3, [r3, #4]
 8005656:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	430a      	orrs	r2, r1
 8005664:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800566a:	f003 0304 	and.w	r3, r3, #4
 800566e:	2b00      	cmp	r3, #0
 8005670:	d00a      	beq.n	8005688 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	685b      	ldr	r3, [r3, #4]
 8005678:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	430a      	orrs	r2, r1
 8005686:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800568c:	f003 0310 	and.w	r3, r3, #16
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00a      	beq.n	80056aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	430a      	orrs	r2, r1
 80056a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056ae:	f003 0320 	and.w	r3, r3, #32
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00a      	beq.n	80056cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	689b      	ldr	r3, [r3, #8]
 80056bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	430a      	orrs	r2, r1
 80056ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d01a      	beq.n	800570e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	430a      	orrs	r2, r1
 80056ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80056f6:	d10a      	bne.n	800570e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	685b      	ldr	r3, [r3, #4]
 80056fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	430a      	orrs	r2, r1
 800570c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00a      	beq.n	8005730 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	685b      	ldr	r3, [r3, #4]
 8005720:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	430a      	orrs	r2, r1
 800572e:	605a      	str	r2, [r3, #4]
  }
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800573c:	b580      	push	{r7, lr}
 800573e:	b098      	sub	sp, #96	@ 0x60
 8005740:	af02      	add	r7, sp, #8
 8005742:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800574c:	f7fc fd54 	bl	80021f8 <HAL_GetTick>
 8005750:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 0308 	and.w	r3, r3, #8
 800575c:	2b08      	cmp	r3, #8
 800575e:	d12f      	bne.n	80057c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005760:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005764:	9300      	str	r3, [sp, #0]
 8005766:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005768:	2200      	movs	r2, #0
 800576a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 f88e 	bl	8005890 <UART_WaitOnFlagUntilTimeout>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d022      	beq.n	80057c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005782:	e853 3f00 	ldrex	r3, [r3]
 8005786:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800578a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800578e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	461a      	mov	r2, r3
 8005796:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005798:	647b      	str	r3, [r7, #68]	@ 0x44
 800579a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800579c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800579e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057a0:	e841 2300 	strex	r3, r2, [r1]
 80057a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1e6      	bne.n	800577a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2220      	movs	r2, #32
 80057b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057bc:	2303      	movs	r3, #3
 80057be:	e063      	b.n	8005888 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f003 0304 	and.w	r3, r3, #4
 80057ca:	2b04      	cmp	r3, #4
 80057cc:	d149      	bne.n	8005862 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057d6:	2200      	movs	r2, #0
 80057d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 f857 	bl	8005890 <UART_WaitOnFlagUntilTimeout>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d03c      	beq.n	8005862 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f0:	e853 3f00 	ldrex	r3, [r3]
 80057f4:	623b      	str	r3, [r7, #32]
   return(result);
 80057f6:	6a3b      	ldr	r3, [r7, #32]
 80057f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	461a      	mov	r2, r3
 8005804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005806:	633b      	str	r3, [r7, #48]	@ 0x30
 8005808:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800580c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1e6      	bne.n	80057e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	3308      	adds	r3, #8
 8005820:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	e853 3f00 	ldrex	r3, [r3]
 8005828:	60fb      	str	r3, [r7, #12]
   return(result);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f023 0301 	bic.w	r3, r3, #1
 8005830:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	3308      	adds	r3, #8
 8005838:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800583a:	61fa      	str	r2, [r7, #28]
 800583c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800583e:	69b9      	ldr	r1, [r7, #24]
 8005840:	69fa      	ldr	r2, [r7, #28]
 8005842:	e841 2300 	strex	r3, r2, [r1]
 8005846:	617b      	str	r3, [r7, #20]
   return(result);
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d1e5      	bne.n	800581a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2220      	movs	r2, #32
 8005852:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2200      	movs	r2, #0
 800585a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800585e:	2303      	movs	r3, #3
 8005860:	e012      	b.n	8005888 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2220      	movs	r2, #32
 8005866:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2220      	movs	r2, #32
 800586e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2200      	movs	r2, #0
 800587c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005886:	2300      	movs	r3, #0
}
 8005888:	4618      	mov	r0, r3
 800588a:	3758      	adds	r7, #88	@ 0x58
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b084      	sub	sp, #16
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	603b      	str	r3, [r7, #0]
 800589c:	4613      	mov	r3, r2
 800589e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058a0:	e04f      	b.n	8005942 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058a2:	69bb      	ldr	r3, [r7, #24]
 80058a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a8:	d04b      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058aa:	f7fc fca5 	bl	80021f8 <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	69ba      	ldr	r2, [r7, #24]
 80058b6:	429a      	cmp	r2, r3
 80058b8:	d302      	bcc.n	80058c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d101      	bne.n	80058c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e04e      	b.n	8005962 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0304 	and.w	r3, r3, #4
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d037      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0xb2>
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	2b80      	cmp	r3, #128	@ 0x80
 80058d6:	d034      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0xb2>
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	2b40      	cmp	r3, #64	@ 0x40
 80058dc:	d031      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	69db      	ldr	r3, [r3, #28]
 80058e4:	f003 0308 	and.w	r3, r3, #8
 80058e8:	2b08      	cmp	r3, #8
 80058ea:	d110      	bne.n	800590e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	2208      	movs	r2, #8
 80058f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80058f4:	68f8      	ldr	r0, [r7, #12]
 80058f6:	f000 f838 	bl	800596a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2208      	movs	r2, #8
 80058fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e029      	b.n	8005962 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	69db      	ldr	r3, [r3, #28]
 8005914:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005918:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800591c:	d111      	bne.n	8005942 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005926:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f000 f81e 	bl	800596a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2220      	movs	r2, #32
 8005932:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e00f      	b.n	8005962 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	69da      	ldr	r2, [r3, #28]
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	4013      	ands	r3, r2
 800594c:	68ba      	ldr	r2, [r7, #8]
 800594e:	429a      	cmp	r2, r3
 8005950:	bf0c      	ite	eq
 8005952:	2301      	moveq	r3, #1
 8005954:	2300      	movne	r3, #0
 8005956:	b2db      	uxtb	r3, r3
 8005958:	461a      	mov	r2, r3
 800595a:	79fb      	ldrb	r3, [r7, #7]
 800595c:	429a      	cmp	r2, r3
 800595e:	d0a0      	beq.n	80058a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005960:	2300      	movs	r3, #0
}
 8005962:	4618      	mov	r0, r3
 8005964:	3710      	adds	r7, #16
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800596a:	b480      	push	{r7}
 800596c:	b095      	sub	sp, #84	@ 0x54
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800597a:	e853 3f00 	ldrex	r3, [r3]
 800597e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005982:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005986:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	461a      	mov	r2, r3
 800598e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005990:	643b      	str	r3, [r7, #64]	@ 0x40
 8005992:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005994:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005996:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005998:	e841 2300 	strex	r3, r2, [r1]
 800599c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800599e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1e6      	bne.n	8005972 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	3308      	adds	r3, #8
 80059aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ac:	6a3b      	ldr	r3, [r7, #32]
 80059ae:	e853 3f00 	ldrex	r3, [r3]
 80059b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059ba:	f023 0301 	bic.w	r3, r3, #1
 80059be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3308      	adds	r3, #8
 80059c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80059c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80059ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80059d0:	e841 2300 	strex	r3, r2, [r1]
 80059d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80059d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1e3      	bne.n	80059a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d118      	bne.n	8005a16 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	e853 3f00 	ldrex	r3, [r3]
 80059f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	f023 0310 	bic.w	r3, r3, #16
 80059f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	461a      	mov	r2, r3
 8005a00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a02:	61bb      	str	r3, [r7, #24]
 8005a04:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a06:	6979      	ldr	r1, [r7, #20]
 8005a08:	69ba      	ldr	r2, [r7, #24]
 8005a0a:	e841 2300 	strex	r3, r2, [r1]
 8005a0e:	613b      	str	r3, [r7, #16]
   return(result);
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1e6      	bne.n	80059e4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2220      	movs	r2, #32
 8005a1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2200      	movs	r2, #0
 8005a22:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005a2a:	bf00      	nop
 8005a2c:	3754      	adds	r7, #84	@ 0x54
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr

08005a36 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005a36:	b480      	push	{r7}
 8005a38:	b085      	sub	sp, #20
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005a44:	2b01      	cmp	r3, #1
 8005a46:	d101      	bne.n	8005a4c <HAL_UARTEx_DisableFifoMode+0x16>
 8005a48:	2302      	movs	r3, #2
 8005a4a:	e027      	b.n	8005a9c <HAL_UARTEx_DisableFifoMode+0x66>
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2224      	movs	r2, #36	@ 0x24
 8005a58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f022 0201 	bic.w	r2, r2, #1
 8005a72:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005a7a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68fa      	ldr	r2, [r7, #12]
 8005a88:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a9a:	2300      	movs	r3, #0
}
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	3714      	adds	r7, #20
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b084      	sub	sp, #16
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d101      	bne.n	8005ac0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005abc:	2302      	movs	r3, #2
 8005abe:	e02d      	b.n	8005b1c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	2224      	movs	r2, #36	@ 0x24
 8005acc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f022 0201 	bic.w	r2, r2, #1
 8005ae6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	683a      	ldr	r2, [r7, #0]
 8005af8:	430a      	orrs	r2, r1
 8005afa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005afc:	6878      	ldr	r0, [r7, #4]
 8005afe:	f000 f84f 	bl	8005ba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2220      	movs	r2, #32
 8005b0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3710      	adds	r7, #16
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}

08005b24 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b084      	sub	sp, #16
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d101      	bne.n	8005b3c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	e02d      	b.n	8005b98 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2224      	movs	r2, #36	@ 0x24
 8005b48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f022 0201 	bic.w	r2, r2, #1
 8005b62:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	689b      	ldr	r3, [r3, #8]
 8005b6a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	430a      	orrs	r2, r1
 8005b76:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 f811 	bl	8005ba0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	68fa      	ldr	r2, [r7, #12]
 8005b84:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2220      	movs	r2, #32
 8005b8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005b96:	2300      	movs	r3, #0
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d108      	bne.n	8005bc2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2201      	movs	r2, #1
 8005bbc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005bc0:	e031      	b.n	8005c26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005bc2:	2308      	movs	r3, #8
 8005bc4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005bc6:	2308      	movs	r3, #8
 8005bc8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	0e5b      	lsrs	r3, r3, #25
 8005bd2:	b2db      	uxtb	r3, r3
 8005bd4:	f003 0307 	and.w	r3, r3, #7
 8005bd8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	0f5b      	lsrs	r3, r3, #29
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	f003 0307 	and.w	r3, r3, #7
 8005be8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005bea:	7bbb      	ldrb	r3, [r7, #14]
 8005bec:	7b3a      	ldrb	r2, [r7, #12]
 8005bee:	4911      	ldr	r1, [pc, #68]	@ (8005c34 <UARTEx_SetNbDataToProcess+0x94>)
 8005bf0:	5c8a      	ldrb	r2, [r1, r2]
 8005bf2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005bf6:	7b3a      	ldrb	r2, [r7, #12]
 8005bf8:	490f      	ldr	r1, [pc, #60]	@ (8005c38 <UARTEx_SetNbDataToProcess+0x98>)
 8005bfa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005bfc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c08:	7bfb      	ldrb	r3, [r7, #15]
 8005c0a:	7b7a      	ldrb	r2, [r7, #13]
 8005c0c:	4909      	ldr	r1, [pc, #36]	@ (8005c34 <UARTEx_SetNbDataToProcess+0x94>)
 8005c0e:	5c8a      	ldrb	r2, [r1, r2]
 8005c10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005c14:	7b7a      	ldrb	r2, [r7, #13]
 8005c16:	4908      	ldr	r1, [pc, #32]	@ (8005c38 <UARTEx_SetNbDataToProcess+0x98>)
 8005c18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005c1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8005c1e:	b29a      	uxth	r2, r3
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005c26:	bf00      	nop
 8005c28:	3714      	adds	r7, #20
 8005c2a:	46bd      	mov	sp, r7
 8005c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c30:	4770      	bx	lr
 8005c32:	bf00      	nop
 8005c34:	0800b22c 	.word	0x0800b22c
 8005c38:	0800b234 	.word	0x0800b234

08005c3c <__NVIC_SetPriority>:
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b083      	sub	sp, #12
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	4603      	mov	r3, r0
 8005c44:	6039      	str	r1, [r7, #0]
 8005c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	db0a      	blt.n	8005c66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c50:	683b      	ldr	r3, [r7, #0]
 8005c52:	b2da      	uxtb	r2, r3
 8005c54:	490c      	ldr	r1, [pc, #48]	@ (8005c88 <__NVIC_SetPriority+0x4c>)
 8005c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c5a:	0112      	lsls	r2, r2, #4
 8005c5c:	b2d2      	uxtb	r2, r2
 8005c5e:	440b      	add	r3, r1
 8005c60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005c64:	e00a      	b.n	8005c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	b2da      	uxtb	r2, r3
 8005c6a:	4908      	ldr	r1, [pc, #32]	@ (8005c8c <__NVIC_SetPriority+0x50>)
 8005c6c:	79fb      	ldrb	r3, [r7, #7]
 8005c6e:	f003 030f 	and.w	r3, r3, #15
 8005c72:	3b04      	subs	r3, #4
 8005c74:	0112      	lsls	r2, r2, #4
 8005c76:	b2d2      	uxtb	r2, r2
 8005c78:	440b      	add	r3, r1
 8005c7a:	761a      	strb	r2, [r3, #24]
}
 8005c7c:	bf00      	nop
 8005c7e:	370c      	adds	r7, #12
 8005c80:	46bd      	mov	sp, r7
 8005c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c86:	4770      	bx	lr
 8005c88:	e000e100 	.word	0xe000e100
 8005c8c:	e000ed00 	.word	0xe000ed00

08005c90 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005c90:	b580      	push	{r7, lr}
 8005c92:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005c94:	4b05      	ldr	r3, [pc, #20]	@ (8005cac <SysTick_Handler+0x1c>)
 8005c96:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005c98:	f001 fd18 	bl	80076cc <xTaskGetSchedulerState>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b01      	cmp	r3, #1
 8005ca0:	d001      	beq.n	8005ca6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005ca2:	f002 fb11 	bl	80082c8 <xPortSysTickHandler>
  }
}
 8005ca6:	bf00      	nop
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	e000e010 	.word	0xe000e010

08005cb0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	f06f 0004 	mvn.w	r0, #4
 8005cba:	f7ff ffbf 	bl	8005c3c <__NVIC_SetPriority>
#endif
}
 8005cbe:	bf00      	nop
 8005cc0:	bd80      	pop	{r7, pc}
	...

08005cc4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005cc4:	b480      	push	{r7}
 8005cc6:	b083      	sub	sp, #12
 8005cc8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005cca:	f3ef 8305 	mrs	r3, IPSR
 8005cce:	603b      	str	r3, [r7, #0]
  return(result);
 8005cd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d003      	beq.n	8005cde <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005cd6:	f06f 0305 	mvn.w	r3, #5
 8005cda:	607b      	str	r3, [r7, #4]
 8005cdc:	e00c      	b.n	8005cf8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005cde:	4b0a      	ldr	r3, [pc, #40]	@ (8005d08 <osKernelInitialize+0x44>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d105      	bne.n	8005cf2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005ce6:	4b08      	ldr	r3, [pc, #32]	@ (8005d08 <osKernelInitialize+0x44>)
 8005ce8:	2201      	movs	r2, #1
 8005cea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005cec:	2300      	movs	r3, #0
 8005cee:	607b      	str	r3, [r7, #4]
 8005cf0:	e002      	b.n	8005cf8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8005cf6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005cf8:	687b      	ldr	r3, [r7, #4]
}
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	370c      	adds	r7, #12
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
 8005d06:	bf00      	nop
 8005d08:	200003f0 	.word	0x200003f0

08005d0c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b082      	sub	sp, #8
 8005d10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d12:	f3ef 8305 	mrs	r3, IPSR
 8005d16:	603b      	str	r3, [r7, #0]
  return(result);
 8005d18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d003      	beq.n	8005d26 <osKernelStart+0x1a>
    stat = osErrorISR;
 8005d1e:	f06f 0305 	mvn.w	r3, #5
 8005d22:	607b      	str	r3, [r7, #4]
 8005d24:	e010      	b.n	8005d48 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005d26:	4b0b      	ldr	r3, [pc, #44]	@ (8005d54 <osKernelStart+0x48>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d109      	bne.n	8005d42 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005d2e:	f7ff ffbf 	bl	8005cb0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005d32:	4b08      	ldr	r3, [pc, #32]	@ (8005d54 <osKernelStart+0x48>)
 8005d34:	2202      	movs	r2, #2
 8005d36:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005d38:	f001 f87a 	bl	8006e30 <vTaskStartScheduler>
      stat = osOK;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	607b      	str	r3, [r7, #4]
 8005d40:	e002      	b.n	8005d48 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005d42:	f04f 33ff 	mov.w	r3, #4294967295
 8005d46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005d48:	687b      	ldr	r3, [r7, #4]
}
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	3708      	adds	r7, #8
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bd80      	pop	{r7, pc}
 8005d52:	bf00      	nop
 8005d54:	200003f0 	.word	0x200003f0

08005d58 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b08e      	sub	sp, #56	@ 0x38
 8005d5c:	af04      	add	r7, sp, #16
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	60b9      	str	r1, [r7, #8]
 8005d62:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005d64:	2300      	movs	r3, #0
 8005d66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d68:	f3ef 8305 	mrs	r3, IPSR
 8005d6c:	617b      	str	r3, [r7, #20]
  return(result);
 8005d6e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d17e      	bne.n	8005e72 <osThreadNew+0x11a>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d07b      	beq.n	8005e72 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005d7a:	2380      	movs	r3, #128	@ 0x80
 8005d7c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005d7e:	2318      	movs	r3, #24
 8005d80:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005d82:	2300      	movs	r3, #0
 8005d84:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005d86:	f04f 33ff 	mov.w	r3, #4294967295
 8005d8a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d045      	beq.n	8005e1e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d002      	beq.n	8005da0 <osThreadNew+0x48>
        name = attr->name;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	699b      	ldr	r3, [r3, #24]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d002      	beq.n	8005dae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	699b      	ldr	r3, [r3, #24]
 8005dac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d008      	beq.n	8005dc6 <osThreadNew+0x6e>
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	2b38      	cmp	r3, #56	@ 0x38
 8005db8:	d805      	bhi.n	8005dc6 <osThreadNew+0x6e>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f003 0301 	and.w	r3, r3, #1
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d001      	beq.n	8005dca <osThreadNew+0x72>
        return (NULL);
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	e054      	b.n	8005e74 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	089b      	lsrs	r3, r3, #2
 8005dd8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d00e      	beq.n	8005e00 <osThreadNew+0xa8>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	2b5b      	cmp	r3, #91	@ 0x5b
 8005de8:	d90a      	bls.n	8005e00 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d006      	beq.n	8005e00 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	695b      	ldr	r3, [r3, #20]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d002      	beq.n	8005e00 <osThreadNew+0xa8>
        mem = 1;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	61bb      	str	r3, [r7, #24]
 8005dfe:	e010      	b.n	8005e22 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	689b      	ldr	r3, [r3, #8]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10c      	bne.n	8005e22 <osThreadNew+0xca>
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d108      	bne.n	8005e22 <osThreadNew+0xca>
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d104      	bne.n	8005e22 <osThreadNew+0xca>
          mem = 0;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	61bb      	str	r3, [r7, #24]
 8005e1c:	e001      	b.n	8005e22 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005e22:	69bb      	ldr	r3, [r7, #24]
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d110      	bne.n	8005e4a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005e30:	9202      	str	r2, [sp, #8]
 8005e32:	9301      	str	r3, [sp, #4]
 8005e34:	69fb      	ldr	r3, [r7, #28]
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	6a3a      	ldr	r2, [r7, #32]
 8005e3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e3e:	68f8      	ldr	r0, [r7, #12]
 8005e40:	f000 fe1a 	bl	8006a78 <xTaskCreateStatic>
 8005e44:	4603      	mov	r3, r0
 8005e46:	613b      	str	r3, [r7, #16]
 8005e48:	e013      	b.n	8005e72 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d110      	bne.n	8005e72 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005e50:	6a3b      	ldr	r3, [r7, #32]
 8005e52:	b29a      	uxth	r2, r3
 8005e54:	f107 0310 	add.w	r3, r7, #16
 8005e58:	9301      	str	r3, [sp, #4]
 8005e5a:	69fb      	ldr	r3, [r7, #28]
 8005e5c:	9300      	str	r3, [sp, #0]
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e62:	68f8      	ldr	r0, [r7, #12]
 8005e64:	f000 fe68 	bl	8006b38 <xTaskCreate>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d001      	beq.n	8005e72 <osThreadNew+0x11a>
            hTask = NULL;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005e72:	693b      	ldr	r3, [r7, #16]
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3728      	adds	r7, #40	@ 0x28
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}

08005e7c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005e84:	f3ef 8305 	mrs	r3, IPSR
 8005e88:	60bb      	str	r3, [r7, #8]
  return(result);
 8005e8a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d003      	beq.n	8005e98 <osDelay+0x1c>
    stat = osErrorISR;
 8005e90:	f06f 0305 	mvn.w	r3, #5
 8005e94:	60fb      	str	r3, [r7, #12]
 8005e96:	e007      	b.n	8005ea8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005e98:	2300      	movs	r3, #0
 8005e9a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d002      	beq.n	8005ea8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 ff8e 	bl	8006dc4 <vTaskDelay>
    }
  }

  return (stat);
 8005ea8:	68fb      	ldr	r3, [r7, #12]
}
 8005eaa:	4618      	mov	r0, r3
 8005eac:	3710      	adds	r7, #16
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	bd80      	pop	{r7, pc}
	...

08005eb4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	4a07      	ldr	r2, [pc, #28]	@ (8005ee0 <vApplicationGetIdleTaskMemory+0x2c>)
 8005ec4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	4a06      	ldr	r2, [pc, #24]	@ (8005ee4 <vApplicationGetIdleTaskMemory+0x30>)
 8005eca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2280      	movs	r2, #128	@ 0x80
 8005ed0:	601a      	str	r2, [r3, #0]
}
 8005ed2:	bf00      	nop
 8005ed4:	3714      	adds	r7, #20
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	200003f4 	.word	0x200003f4
 8005ee4:	20000450 	.word	0x20000450

08005ee8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	60f8      	str	r0, [r7, #12]
 8005ef0:	60b9      	str	r1, [r7, #8]
 8005ef2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4a07      	ldr	r2, [pc, #28]	@ (8005f14 <vApplicationGetTimerTaskMemory+0x2c>)
 8005ef8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	4a06      	ldr	r2, [pc, #24]	@ (8005f18 <vApplicationGetTimerTaskMemory+0x30>)
 8005efe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005f06:	601a      	str	r2, [r3, #0]
}
 8005f08:	bf00      	nop
 8005f0a:	3714      	adds	r7, #20
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr
 8005f14:	20000650 	.word	0x20000650
 8005f18:	200006ac 	.word	0x200006ac

08005f1c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f103 0208 	add.w	r2, r3, #8
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f04f 32ff 	mov.w	r2, #4294967295
 8005f34:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f103 0208 	add.w	r2, r3, #8
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	f103 0208 	add.w	r2, r3, #8
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005f50:	bf00      	nop
 8005f52:	370c      	adds	r7, #12
 8005f54:	46bd      	mov	sp, r7
 8005f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5a:	4770      	bx	lr

08005f5c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005f6a:	bf00      	nop
 8005f6c:	370c      	adds	r7, #12
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f74:	4770      	bx	lr

08005f76 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005f76:	b480      	push	{r7}
 8005f78:	b085      	sub	sp, #20
 8005f7a:	af00      	add	r7, sp, #0
 8005f7c:	6078      	str	r0, [r7, #4]
 8005f7e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	689a      	ldr	r2, [r3, #8]
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	689b      	ldr	r3, [r3, #8]
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	687a      	ldr	r2, [r7, #4]
 8005fa6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	1c5a      	adds	r2, r3, #1
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	601a      	str	r2, [r3, #0]
}
 8005fb2:	bf00      	nop
 8005fb4:	3714      	adds	r7, #20
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbc:	4770      	bx	lr

08005fbe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005fbe:	b480      	push	{r7}
 8005fc0:	b085      	sub	sp, #20
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
 8005fc6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005fc8:	683b      	ldr	r3, [r7, #0]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fd4:	d103      	bne.n	8005fde <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	691b      	ldr	r3, [r3, #16]
 8005fda:	60fb      	str	r3, [r7, #12]
 8005fdc:	e00c      	b.n	8005ff8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	3308      	adds	r3, #8
 8005fe2:	60fb      	str	r3, [r7, #12]
 8005fe4:	e002      	b.n	8005fec <vListInsert+0x2e>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	60fb      	str	r3, [r7, #12]
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d2f6      	bcs.n	8005fe6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	683a      	ldr	r2, [r7, #0]
 8006012:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	687a      	ldr	r2, [r7, #4]
 8006018:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	1c5a      	adds	r2, r3, #1
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	601a      	str	r2, [r3, #0]
}
 8006024:	bf00      	nop
 8006026:	3714      	adds	r7, #20
 8006028:	46bd      	mov	sp, r7
 800602a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602e:	4770      	bx	lr

08006030 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006030:	b480      	push	{r7}
 8006032:	b085      	sub	sp, #20
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	6892      	ldr	r2, [r2, #8]
 8006046:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	6852      	ldr	r2, [r2, #4]
 8006050:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	429a      	cmp	r2, r3
 800605a:	d103      	bne.n	8006064 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689a      	ldr	r2, [r3, #8]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	1e5a      	subs	r2, r3, #1
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3714      	adds	r7, #20
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr

08006084 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006084:	b580      	push	{r7, lr}
 8006086:	b084      	sub	sp, #16
 8006088:	af00      	add	r7, sp, #0
 800608a:	6078      	str	r0, [r7, #4]
 800608c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2b00      	cmp	r3, #0
 8006096:	d10b      	bne.n	80060b0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006098:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609c:	f383 8811 	msr	BASEPRI, r3
 80060a0:	f3bf 8f6f 	isb	sy
 80060a4:	f3bf 8f4f 	dsb	sy
 80060a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80060aa:	bf00      	nop
 80060ac:	bf00      	nop
 80060ae:	e7fd      	b.n	80060ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80060b0:	f002 f87a 	bl	80081a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060bc:	68f9      	ldr	r1, [r7, #12]
 80060be:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80060c0:	fb01 f303 	mul.w	r3, r1, r3
 80060c4:	441a      	add	r2, r3
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681a      	ldr	r2, [r3, #0]
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060e0:	3b01      	subs	r3, #1
 80060e2:	68f9      	ldr	r1, [r7, #12]
 80060e4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80060e6:	fb01 f303 	mul.w	r3, r1, r3
 80060ea:	441a      	add	r2, r3
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	22ff      	movs	r2, #255	@ 0xff
 80060f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	22ff      	movs	r2, #255	@ 0xff
 80060fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006100:	683b      	ldr	r3, [r7, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d114      	bne.n	8006130 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	691b      	ldr	r3, [r3, #16]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d01a      	beq.n	8006144 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	3310      	adds	r3, #16
 8006112:	4618      	mov	r0, r3
 8006114:	f001 f91a 	bl	800734c <xTaskRemoveFromEventList>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d012      	beq.n	8006144 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800611e:	4b0d      	ldr	r3, [pc, #52]	@ (8006154 <xQueueGenericReset+0xd0>)
 8006120:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006124:	601a      	str	r2, [r3, #0]
 8006126:	f3bf 8f4f 	dsb	sy
 800612a:	f3bf 8f6f 	isb	sy
 800612e:	e009      	b.n	8006144 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	3310      	adds	r3, #16
 8006134:	4618      	mov	r0, r3
 8006136:	f7ff fef1 	bl	8005f1c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	3324      	adds	r3, #36	@ 0x24
 800613e:	4618      	mov	r0, r3
 8006140:	f7ff feec 	bl	8005f1c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006144:	f002 f862 	bl	800820c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006148:	2301      	movs	r3, #1
}
 800614a:	4618      	mov	r0, r3
 800614c:	3710      	adds	r7, #16
 800614e:	46bd      	mov	sp, r7
 8006150:	bd80      	pop	{r7, pc}
 8006152:	bf00      	nop
 8006154:	e000ed04 	.word	0xe000ed04

08006158 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006158:	b580      	push	{r7, lr}
 800615a:	b08e      	sub	sp, #56	@ 0x38
 800615c:	af02      	add	r7, sp, #8
 800615e:	60f8      	str	r0, [r7, #12]
 8006160:	60b9      	str	r1, [r7, #8]
 8006162:	607a      	str	r2, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2b00      	cmp	r3, #0
 800616a:	d10b      	bne.n	8006184 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800616c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006170:	f383 8811 	msr	BASEPRI, r3
 8006174:	f3bf 8f6f 	isb	sy
 8006178:	f3bf 8f4f 	dsb	sy
 800617c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800617e:	bf00      	nop
 8006180:	bf00      	nop
 8006182:	e7fd      	b.n	8006180 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10b      	bne.n	80061a2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800618a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618e:	f383 8811 	msr	BASEPRI, r3
 8006192:	f3bf 8f6f 	isb	sy
 8006196:	f3bf 8f4f 	dsb	sy
 800619a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800619c:	bf00      	nop
 800619e:	bf00      	nop
 80061a0:	e7fd      	b.n	800619e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d002      	beq.n	80061ae <xQueueGenericCreateStatic+0x56>
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d001      	beq.n	80061b2 <xQueueGenericCreateStatic+0x5a>
 80061ae:	2301      	movs	r3, #1
 80061b0:	e000      	b.n	80061b4 <xQueueGenericCreateStatic+0x5c>
 80061b2:	2300      	movs	r3, #0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d10b      	bne.n	80061d0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	623b      	str	r3, [r7, #32]
}
 80061ca:	bf00      	nop
 80061cc:	bf00      	nop
 80061ce:	e7fd      	b.n	80061cc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d102      	bne.n	80061dc <xQueueGenericCreateStatic+0x84>
 80061d6:	68bb      	ldr	r3, [r7, #8]
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d101      	bne.n	80061e0 <xQueueGenericCreateStatic+0x88>
 80061dc:	2301      	movs	r3, #1
 80061de:	e000      	b.n	80061e2 <xQueueGenericCreateStatic+0x8a>
 80061e0:	2300      	movs	r3, #0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10b      	bne.n	80061fe <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80061e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061ea:	f383 8811 	msr	BASEPRI, r3
 80061ee:	f3bf 8f6f 	isb	sy
 80061f2:	f3bf 8f4f 	dsb	sy
 80061f6:	61fb      	str	r3, [r7, #28]
}
 80061f8:	bf00      	nop
 80061fa:	bf00      	nop
 80061fc:	e7fd      	b.n	80061fa <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80061fe:	2350      	movs	r3, #80	@ 0x50
 8006200:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	2b50      	cmp	r3, #80	@ 0x50
 8006206:	d00b      	beq.n	8006220 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800620c:	f383 8811 	msr	BASEPRI, r3
 8006210:	f3bf 8f6f 	isb	sy
 8006214:	f3bf 8f4f 	dsb	sy
 8006218:	61bb      	str	r3, [r7, #24]
}
 800621a:	bf00      	nop
 800621c:	bf00      	nop
 800621e:	e7fd      	b.n	800621c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006220:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8006226:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006228:	2b00      	cmp	r3, #0
 800622a:	d00d      	beq.n	8006248 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800622c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006234:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800623a:	9300      	str	r3, [sp, #0]
 800623c:	4613      	mov	r3, r2
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	68b9      	ldr	r1, [r7, #8]
 8006242:	68f8      	ldr	r0, [r7, #12]
 8006244:	f000 f805 	bl	8006252 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800624a:	4618      	mov	r0, r3
 800624c:	3730      	adds	r7, #48	@ 0x30
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}

08006252 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006252:	b580      	push	{r7, lr}
 8006254:	b084      	sub	sp, #16
 8006256:	af00      	add	r7, sp, #0
 8006258:	60f8      	str	r0, [r7, #12]
 800625a:	60b9      	str	r1, [r7, #8]
 800625c:	607a      	str	r2, [r7, #4]
 800625e:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006260:	68bb      	ldr	r3, [r7, #8]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d103      	bne.n	800626e <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006266:	69bb      	ldr	r3, [r7, #24]
 8006268:	69ba      	ldr	r2, [r7, #24]
 800626a:	601a      	str	r2, [r3, #0]
 800626c:	e002      	b.n	8006274 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800626e:	69bb      	ldr	r3, [r7, #24]
 8006270:	687a      	ldr	r2, [r7, #4]
 8006272:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	68fa      	ldr	r2, [r7, #12]
 8006278:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800627a:	69bb      	ldr	r3, [r7, #24]
 800627c:	68ba      	ldr	r2, [r7, #8]
 800627e:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8006280:	2101      	movs	r1, #1
 8006282:	69b8      	ldr	r0, [r7, #24]
 8006284:	f7ff fefe 	bl	8006084 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006288:	69bb      	ldr	r3, [r7, #24]
 800628a:	78fa      	ldrb	r2, [r7, #3]
 800628c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8006290:	bf00      	nop
 8006292:	3710      	adds	r7, #16
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b08e      	sub	sp, #56	@ 0x38
 800629c:	af00      	add	r7, sp, #0
 800629e:	60f8      	str	r0, [r7, #12]
 80062a0:	60b9      	str	r1, [r7, #8]
 80062a2:	607a      	str	r2, [r7, #4]
 80062a4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80062a6:	2300      	movs	r3, #0
 80062a8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80062ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d10b      	bne.n	80062cc <xQueueGenericSend+0x34>
	__asm volatile
 80062b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
 80062c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80062c6:	bf00      	nop
 80062c8:	bf00      	nop
 80062ca:	e7fd      	b.n	80062c8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d103      	bne.n	80062da <xQueueGenericSend+0x42>
 80062d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d101      	bne.n	80062de <xQueueGenericSend+0x46>
 80062da:	2301      	movs	r3, #1
 80062dc:	e000      	b.n	80062e0 <xQueueGenericSend+0x48>
 80062de:	2300      	movs	r3, #0
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d10b      	bne.n	80062fc <xQueueGenericSend+0x64>
	__asm volatile
 80062e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062e8:	f383 8811 	msr	BASEPRI, r3
 80062ec:	f3bf 8f6f 	isb	sy
 80062f0:	f3bf 8f4f 	dsb	sy
 80062f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80062f6:	bf00      	nop
 80062f8:	bf00      	nop
 80062fa:	e7fd      	b.n	80062f8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	2b02      	cmp	r3, #2
 8006300:	d103      	bne.n	800630a <xQueueGenericSend+0x72>
 8006302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006306:	2b01      	cmp	r3, #1
 8006308:	d101      	bne.n	800630e <xQueueGenericSend+0x76>
 800630a:	2301      	movs	r3, #1
 800630c:	e000      	b.n	8006310 <xQueueGenericSend+0x78>
 800630e:	2300      	movs	r3, #0
 8006310:	2b00      	cmp	r3, #0
 8006312:	d10b      	bne.n	800632c <xQueueGenericSend+0x94>
	__asm volatile
 8006314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006318:	f383 8811 	msr	BASEPRI, r3
 800631c:	f3bf 8f6f 	isb	sy
 8006320:	f3bf 8f4f 	dsb	sy
 8006324:	623b      	str	r3, [r7, #32]
}
 8006326:	bf00      	nop
 8006328:	bf00      	nop
 800632a:	e7fd      	b.n	8006328 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800632c:	f001 f9ce 	bl	80076cc <xTaskGetSchedulerState>
 8006330:	4603      	mov	r3, r0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d102      	bne.n	800633c <xQueueGenericSend+0xa4>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d101      	bne.n	8006340 <xQueueGenericSend+0xa8>
 800633c:	2301      	movs	r3, #1
 800633e:	e000      	b.n	8006342 <xQueueGenericSend+0xaa>
 8006340:	2300      	movs	r3, #0
 8006342:	2b00      	cmp	r3, #0
 8006344:	d10b      	bne.n	800635e <xQueueGenericSend+0xc6>
	__asm volatile
 8006346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800634a:	f383 8811 	msr	BASEPRI, r3
 800634e:	f3bf 8f6f 	isb	sy
 8006352:	f3bf 8f4f 	dsb	sy
 8006356:	61fb      	str	r3, [r7, #28]
}
 8006358:	bf00      	nop
 800635a:	bf00      	nop
 800635c:	e7fd      	b.n	800635a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800635e:	f001 ff23 	bl	80081a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006364:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006368:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800636a:	429a      	cmp	r2, r3
 800636c:	d302      	bcc.n	8006374 <xQueueGenericSend+0xdc>
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b02      	cmp	r3, #2
 8006372:	d129      	bne.n	80063c8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006374:	683a      	ldr	r2, [r7, #0]
 8006376:	68b9      	ldr	r1, [r7, #8]
 8006378:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800637a:	f000 fa0f 	bl	800679c <prvCopyDataToQueue>
 800637e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006384:	2b00      	cmp	r3, #0
 8006386:	d010      	beq.n	80063aa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638a:	3324      	adds	r3, #36	@ 0x24
 800638c:	4618      	mov	r0, r3
 800638e:	f000 ffdd 	bl	800734c <xTaskRemoveFromEventList>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d013      	beq.n	80063c0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006398:	4b3f      	ldr	r3, [pc, #252]	@ (8006498 <xQueueGenericSend+0x200>)
 800639a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800639e:	601a      	str	r2, [r3, #0]
 80063a0:	f3bf 8f4f 	dsb	sy
 80063a4:	f3bf 8f6f 	isb	sy
 80063a8:	e00a      	b.n	80063c0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80063aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d007      	beq.n	80063c0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80063b0:	4b39      	ldr	r3, [pc, #228]	@ (8006498 <xQueueGenericSend+0x200>)
 80063b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063b6:	601a      	str	r2, [r3, #0]
 80063b8:	f3bf 8f4f 	dsb	sy
 80063bc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80063c0:	f001 ff24 	bl	800820c <vPortExitCritical>
				return pdPASS;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e063      	b.n	8006490 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d103      	bne.n	80063d6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80063ce:	f001 ff1d 	bl	800820c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80063d2:	2300      	movs	r3, #0
 80063d4:	e05c      	b.n	8006490 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d106      	bne.n	80063ea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063dc:	f107 0314 	add.w	r3, r7, #20
 80063e0:	4618      	mov	r0, r3
 80063e2:	f001 f817 	bl	8007414 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063e6:	2301      	movs	r3, #1
 80063e8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063ea:	f001 ff0f 	bl	800820c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063ee:	f000 fd87 	bl	8006f00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063f2:	f001 fed9 	bl	80081a8 <vPortEnterCritical>
 80063f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063f8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80063fc:	b25b      	sxtb	r3, r3
 80063fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006402:	d103      	bne.n	800640c <xQueueGenericSend+0x174>
 8006404:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006406:	2200      	movs	r2, #0
 8006408:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800640c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800640e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006412:	b25b      	sxtb	r3, r3
 8006414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006418:	d103      	bne.n	8006422 <xQueueGenericSend+0x18a>
 800641a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006422:	f001 fef3 	bl	800820c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006426:	1d3a      	adds	r2, r7, #4
 8006428:	f107 0314 	add.w	r3, r7, #20
 800642c:	4611      	mov	r1, r2
 800642e:	4618      	mov	r0, r3
 8006430:	f001 f806 	bl	8007440 <xTaskCheckForTimeOut>
 8006434:	4603      	mov	r3, r0
 8006436:	2b00      	cmp	r3, #0
 8006438:	d124      	bne.n	8006484 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800643a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800643c:	f000 faa6 	bl	800698c <prvIsQueueFull>
 8006440:	4603      	mov	r3, r0
 8006442:	2b00      	cmp	r3, #0
 8006444:	d018      	beq.n	8006478 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006448:	3310      	adds	r3, #16
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	4611      	mov	r1, r2
 800644e:	4618      	mov	r0, r3
 8006450:	f000 ff2a 	bl	80072a8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006454:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006456:	f000 fa31 	bl	80068bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800645a:	f000 fd5f 	bl	8006f1c <xTaskResumeAll>
 800645e:	4603      	mov	r3, r0
 8006460:	2b00      	cmp	r3, #0
 8006462:	f47f af7c 	bne.w	800635e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006466:	4b0c      	ldr	r3, [pc, #48]	@ (8006498 <xQueueGenericSend+0x200>)
 8006468:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800646c:	601a      	str	r2, [r3, #0]
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	f3bf 8f6f 	isb	sy
 8006476:	e772      	b.n	800635e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006478:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800647a:	f000 fa1f 	bl	80068bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800647e:	f000 fd4d 	bl	8006f1c <xTaskResumeAll>
 8006482:	e76c      	b.n	800635e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006484:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006486:	f000 fa19 	bl	80068bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800648a:	f000 fd47 	bl	8006f1c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800648e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006490:	4618      	mov	r0, r3
 8006492:	3738      	adds	r7, #56	@ 0x38
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	e000ed04 	.word	0xe000ed04

0800649c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b090      	sub	sp, #64	@ 0x40
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
 80064a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80064ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d10b      	bne.n	80064cc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80064b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064b8:	f383 8811 	msr	BASEPRI, r3
 80064bc:	f3bf 8f6f 	isb	sy
 80064c0:	f3bf 8f4f 	dsb	sy
 80064c4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80064c6:	bf00      	nop
 80064c8:	bf00      	nop
 80064ca:	e7fd      	b.n	80064c8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80064cc:	68bb      	ldr	r3, [r7, #8]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d103      	bne.n	80064da <xQueueGenericSendFromISR+0x3e>
 80064d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d101      	bne.n	80064de <xQueueGenericSendFromISR+0x42>
 80064da:	2301      	movs	r3, #1
 80064dc:	e000      	b.n	80064e0 <xQueueGenericSendFromISR+0x44>
 80064de:	2300      	movs	r3, #0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d10b      	bne.n	80064fc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80064e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064e8:	f383 8811 	msr	BASEPRI, r3
 80064ec:	f3bf 8f6f 	isb	sy
 80064f0:	f3bf 8f4f 	dsb	sy
 80064f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80064f6:	bf00      	nop
 80064f8:	bf00      	nop
 80064fa:	e7fd      	b.n	80064f8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d103      	bne.n	800650a <xQueueGenericSendFromISR+0x6e>
 8006502:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006504:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006506:	2b01      	cmp	r3, #1
 8006508:	d101      	bne.n	800650e <xQueueGenericSendFromISR+0x72>
 800650a:	2301      	movs	r3, #1
 800650c:	e000      	b.n	8006510 <xQueueGenericSendFromISR+0x74>
 800650e:	2300      	movs	r3, #0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d10b      	bne.n	800652c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	623b      	str	r3, [r7, #32]
}
 8006526:	bf00      	nop
 8006528:	bf00      	nop
 800652a:	e7fd      	b.n	8006528 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800652c:	f001 ff1c 	bl	8008368 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006530:	f3ef 8211 	mrs	r2, BASEPRI
 8006534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006538:	f383 8811 	msr	BASEPRI, r3
 800653c:	f3bf 8f6f 	isb	sy
 8006540:	f3bf 8f4f 	dsb	sy
 8006544:	61fa      	str	r2, [r7, #28]
 8006546:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006548:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800654a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800654c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800654e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006550:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006552:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006554:	429a      	cmp	r2, r3
 8006556:	d302      	bcc.n	800655e <xQueueGenericSendFromISR+0xc2>
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	2b02      	cmp	r3, #2
 800655c:	d12f      	bne.n	80065be <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800655e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006560:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006564:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006568:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800656a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800656c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800656e:	683a      	ldr	r2, [r7, #0]
 8006570:	68b9      	ldr	r1, [r7, #8]
 8006572:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006574:	f000 f912 	bl	800679c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006578:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800657c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006580:	d112      	bne.n	80065a8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006582:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006584:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006586:	2b00      	cmp	r3, #0
 8006588:	d016      	beq.n	80065b8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800658a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800658c:	3324      	adds	r3, #36	@ 0x24
 800658e:	4618      	mov	r0, r3
 8006590:	f000 fedc 	bl	800734c <xTaskRemoveFromEventList>
 8006594:	4603      	mov	r3, r0
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00e      	beq.n	80065b8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d00b      	beq.n	80065b8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	601a      	str	r2, [r3, #0]
 80065a6:	e007      	b.n	80065b8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80065a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80065ac:	3301      	adds	r3, #1
 80065ae:	b2db      	uxtb	r3, r3
 80065b0:	b25a      	sxtb	r2, r3
 80065b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80065b8:	2301      	movs	r3, #1
 80065ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80065bc:	e001      	b.n	80065c2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065c4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80065cc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80065ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3740      	adds	r7, #64	@ 0x40
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b08c      	sub	sp, #48	@ 0x30
 80065dc:	af00      	add	r7, sp, #0
 80065de:	60f8      	str	r0, [r7, #12]
 80065e0:	60b9      	str	r1, [r7, #8]
 80065e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80065e4:	2300      	movs	r3, #0
 80065e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80065ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d10b      	bne.n	800660a <xQueueReceive+0x32>
	__asm volatile
 80065f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f6:	f383 8811 	msr	BASEPRI, r3
 80065fa:	f3bf 8f6f 	isb	sy
 80065fe:	f3bf 8f4f 	dsb	sy
 8006602:	623b      	str	r3, [r7, #32]
}
 8006604:	bf00      	nop
 8006606:	bf00      	nop
 8006608:	e7fd      	b.n	8006606 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800660a:	68bb      	ldr	r3, [r7, #8]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d103      	bne.n	8006618 <xQueueReceive+0x40>
 8006610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006614:	2b00      	cmp	r3, #0
 8006616:	d101      	bne.n	800661c <xQueueReceive+0x44>
 8006618:	2301      	movs	r3, #1
 800661a:	e000      	b.n	800661e <xQueueReceive+0x46>
 800661c:	2300      	movs	r3, #0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10b      	bne.n	800663a <xQueueReceive+0x62>
	__asm volatile
 8006622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006626:	f383 8811 	msr	BASEPRI, r3
 800662a:	f3bf 8f6f 	isb	sy
 800662e:	f3bf 8f4f 	dsb	sy
 8006632:	61fb      	str	r3, [r7, #28]
}
 8006634:	bf00      	nop
 8006636:	bf00      	nop
 8006638:	e7fd      	b.n	8006636 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800663a:	f001 f847 	bl	80076cc <xTaskGetSchedulerState>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d102      	bne.n	800664a <xQueueReceive+0x72>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d101      	bne.n	800664e <xQueueReceive+0x76>
 800664a:	2301      	movs	r3, #1
 800664c:	e000      	b.n	8006650 <xQueueReceive+0x78>
 800664e:	2300      	movs	r3, #0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d10b      	bne.n	800666c <xQueueReceive+0x94>
	__asm volatile
 8006654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006658:	f383 8811 	msr	BASEPRI, r3
 800665c:	f3bf 8f6f 	isb	sy
 8006660:	f3bf 8f4f 	dsb	sy
 8006664:	61bb      	str	r3, [r7, #24]
}
 8006666:	bf00      	nop
 8006668:	bf00      	nop
 800666a:	e7fd      	b.n	8006668 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800666c:	f001 fd9c 	bl	80081a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006674:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006678:	2b00      	cmp	r3, #0
 800667a:	d01f      	beq.n	80066bc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800667c:	68b9      	ldr	r1, [r7, #8]
 800667e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006680:	f000 f8f6 	bl	8006870 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006686:	1e5a      	subs	r2, r3, #1
 8006688:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800668c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668e:	691b      	ldr	r3, [r3, #16]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d00f      	beq.n	80066b4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006696:	3310      	adds	r3, #16
 8006698:	4618      	mov	r0, r3
 800669a:	f000 fe57 	bl	800734c <xTaskRemoveFromEventList>
 800669e:	4603      	mov	r3, r0
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d007      	beq.n	80066b4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80066a4:	4b3c      	ldr	r3, [pc, #240]	@ (8006798 <xQueueReceive+0x1c0>)
 80066a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066aa:	601a      	str	r2, [r3, #0]
 80066ac:	f3bf 8f4f 	dsb	sy
 80066b0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80066b4:	f001 fdaa 	bl	800820c <vPortExitCritical>
				return pdPASS;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e069      	b.n	8006790 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d103      	bne.n	80066ca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80066c2:	f001 fda3 	bl	800820c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80066c6:	2300      	movs	r3, #0
 80066c8:	e062      	b.n	8006790 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80066ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d106      	bne.n	80066de <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80066d0:	f107 0310 	add.w	r3, r7, #16
 80066d4:	4618      	mov	r0, r3
 80066d6:	f000 fe9d 	bl	8007414 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80066da:	2301      	movs	r3, #1
 80066dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80066de:	f001 fd95 	bl	800820c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80066e2:	f000 fc0d 	bl	8006f00 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80066e6:	f001 fd5f 	bl	80081a8 <vPortEnterCritical>
 80066ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80066f0:	b25b      	sxtb	r3, r3
 80066f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066f6:	d103      	bne.n	8006700 <xQueueReceive+0x128>
 80066f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fa:	2200      	movs	r2, #0
 80066fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006702:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006706:	b25b      	sxtb	r3, r3
 8006708:	f1b3 3fff 	cmp.w	r3, #4294967295
 800670c:	d103      	bne.n	8006716 <xQueueReceive+0x13e>
 800670e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006716:	f001 fd79 	bl	800820c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800671a:	1d3a      	adds	r2, r7, #4
 800671c:	f107 0310 	add.w	r3, r7, #16
 8006720:	4611      	mov	r1, r2
 8006722:	4618      	mov	r0, r3
 8006724:	f000 fe8c 	bl	8007440 <xTaskCheckForTimeOut>
 8006728:	4603      	mov	r3, r0
 800672a:	2b00      	cmp	r3, #0
 800672c:	d123      	bne.n	8006776 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800672e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006730:	f000 f916 	bl	8006960 <prvIsQueueEmpty>
 8006734:	4603      	mov	r3, r0
 8006736:	2b00      	cmp	r3, #0
 8006738:	d017      	beq.n	800676a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800673a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800673c:	3324      	adds	r3, #36	@ 0x24
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	4611      	mov	r1, r2
 8006742:	4618      	mov	r0, r3
 8006744:	f000 fdb0 	bl	80072a8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006748:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800674a:	f000 f8b7 	bl	80068bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800674e:	f000 fbe5 	bl	8006f1c <xTaskResumeAll>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d189      	bne.n	800666c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006758:	4b0f      	ldr	r3, [pc, #60]	@ (8006798 <xQueueReceive+0x1c0>)
 800675a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800675e:	601a      	str	r2, [r3, #0]
 8006760:	f3bf 8f4f 	dsb	sy
 8006764:	f3bf 8f6f 	isb	sy
 8006768:	e780      	b.n	800666c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800676a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800676c:	f000 f8a6 	bl	80068bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006770:	f000 fbd4 	bl	8006f1c <xTaskResumeAll>
 8006774:	e77a      	b.n	800666c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006776:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006778:	f000 f8a0 	bl	80068bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800677c:	f000 fbce 	bl	8006f1c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006780:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006782:	f000 f8ed 	bl	8006960 <prvIsQueueEmpty>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	f43f af6f 	beq.w	800666c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800678e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006790:	4618      	mov	r0, r3
 8006792:	3730      	adds	r7, #48	@ 0x30
 8006794:	46bd      	mov	sp, r7
 8006796:	bd80      	pop	{r7, pc}
 8006798:	e000ed04 	.word	0xe000ed04

0800679c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b086      	sub	sp, #24
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	60f8      	str	r0, [r7, #12]
 80067a4:	60b9      	str	r1, [r7, #8]
 80067a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80067a8:	2300      	movs	r3, #0
 80067aa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d10d      	bne.n	80067d6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d14d      	bne.n	800685e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	4618      	mov	r0, r3
 80067c8:	f000 ff9e 	bl	8007708 <xTaskPriorityDisinherit>
 80067cc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2200      	movs	r2, #0
 80067d2:	609a      	str	r2, [r3, #8]
 80067d4:	e043      	b.n	800685e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d119      	bne.n	8006810 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	6858      	ldr	r0, [r3, #4]
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067e4:	461a      	mov	r2, r3
 80067e6:	68b9      	ldr	r1, [r7, #8]
 80067e8:	f002 fddd 	bl	80093a6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	685a      	ldr	r2, [r3, #4]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067f4:	441a      	add	r2, r3
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	685a      	ldr	r2, [r3, #4]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	689b      	ldr	r3, [r3, #8]
 8006802:	429a      	cmp	r2, r3
 8006804:	d32b      	bcc.n	800685e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681a      	ldr	r2, [r3, #0]
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	605a      	str	r2, [r3, #4]
 800680e:	e026      	b.n	800685e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	68d8      	ldr	r0, [r3, #12]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006818:	461a      	mov	r2, r3
 800681a:	68b9      	ldr	r1, [r7, #8]
 800681c:	f002 fdc3 	bl	80093a6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	68da      	ldr	r2, [r3, #12]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006828:	425b      	negs	r3, r3
 800682a:	441a      	add	r2, r3
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	68da      	ldr	r2, [r3, #12]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	429a      	cmp	r2, r3
 800683a:	d207      	bcs.n	800684c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	689a      	ldr	r2, [r3, #8]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006844:	425b      	negs	r3, r3
 8006846:	441a      	add	r2, r3
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2b02      	cmp	r3, #2
 8006850:	d105      	bne.n	800685e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006852:	693b      	ldr	r3, [r7, #16]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	3b01      	subs	r3, #1
 800685c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	1c5a      	adds	r2, r3, #1
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006866:	697b      	ldr	r3, [r7, #20]
}
 8006868:	4618      	mov	r0, r3
 800686a:	3718      	adds	r7, #24
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687e:	2b00      	cmp	r3, #0
 8006880:	d018      	beq.n	80068b4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	68da      	ldr	r2, [r3, #12]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800688a:	441a      	add	r2, r3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	68da      	ldr	r2, [r3, #12]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	429a      	cmp	r2, r3
 800689a:	d303      	bcc.n	80068a4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	68d9      	ldr	r1, [r3, #12]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068ac:	461a      	mov	r2, r3
 80068ae:	6838      	ldr	r0, [r7, #0]
 80068b0:	f002 fd79 	bl	80093a6 <memcpy>
	}
}
 80068b4:	bf00      	nop
 80068b6:	3708      	adds	r7, #8
 80068b8:	46bd      	mov	sp, r7
 80068ba:	bd80      	pop	{r7, pc}

080068bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b084      	sub	sp, #16
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80068c4:	f001 fc70 	bl	80081a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068ce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068d0:	e011      	b.n	80068f6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d012      	beq.n	8006900 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	3324      	adds	r3, #36	@ 0x24
 80068de:	4618      	mov	r0, r3
 80068e0:	f000 fd34 	bl	800734c <xTaskRemoveFromEventList>
 80068e4:	4603      	mov	r3, r0
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d001      	beq.n	80068ee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80068ea:	f000 fe0d 	bl	8007508 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80068ee:	7bfb      	ldrb	r3, [r7, #15]
 80068f0:	3b01      	subs	r3, #1
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80068f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	dce9      	bgt.n	80068d2 <prvUnlockQueue+0x16>
 80068fe:	e000      	b.n	8006902 <prvUnlockQueue+0x46>
					break;
 8006900:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	22ff      	movs	r2, #255	@ 0xff
 8006906:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800690a:	f001 fc7f 	bl	800820c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800690e:	f001 fc4b 	bl	80081a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006918:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800691a:	e011      	b.n	8006940 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	691b      	ldr	r3, [r3, #16]
 8006920:	2b00      	cmp	r3, #0
 8006922:	d012      	beq.n	800694a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	3310      	adds	r3, #16
 8006928:	4618      	mov	r0, r3
 800692a:	f000 fd0f 	bl	800734c <xTaskRemoveFromEventList>
 800692e:	4603      	mov	r3, r0
 8006930:	2b00      	cmp	r3, #0
 8006932:	d001      	beq.n	8006938 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006934:	f000 fde8 	bl	8007508 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006938:	7bbb      	ldrb	r3, [r7, #14]
 800693a:	3b01      	subs	r3, #1
 800693c:	b2db      	uxtb	r3, r3
 800693e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006940:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006944:	2b00      	cmp	r3, #0
 8006946:	dce9      	bgt.n	800691c <prvUnlockQueue+0x60>
 8006948:	e000      	b.n	800694c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800694a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	22ff      	movs	r2, #255	@ 0xff
 8006950:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006954:	f001 fc5a 	bl	800820c <vPortExitCritical>
}
 8006958:	bf00      	nop
 800695a:	3710      	adds	r7, #16
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b084      	sub	sp, #16
 8006964:	af00      	add	r7, sp, #0
 8006966:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006968:	f001 fc1e 	bl	80081a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006970:	2b00      	cmp	r3, #0
 8006972:	d102      	bne.n	800697a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006974:	2301      	movs	r3, #1
 8006976:	60fb      	str	r3, [r7, #12]
 8006978:	e001      	b.n	800697e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800697a:	2300      	movs	r3, #0
 800697c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800697e:	f001 fc45 	bl	800820c <vPortExitCritical>

	return xReturn;
 8006982:	68fb      	ldr	r3, [r7, #12]
}
 8006984:	4618      	mov	r0, r3
 8006986:	3710      	adds	r7, #16
 8006988:	46bd      	mov	sp, r7
 800698a:	bd80      	pop	{r7, pc}

0800698c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800698c:	b580      	push	{r7, lr}
 800698e:	b084      	sub	sp, #16
 8006990:	af00      	add	r7, sp, #0
 8006992:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006994:	f001 fc08 	bl	80081a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069a0:	429a      	cmp	r2, r3
 80069a2:	d102      	bne.n	80069aa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80069a4:	2301      	movs	r3, #1
 80069a6:	60fb      	str	r3, [r7, #12]
 80069a8:	e001      	b.n	80069ae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80069aa:	2300      	movs	r3, #0
 80069ac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80069ae:	f001 fc2d 	bl	800820c <vPortExitCritical>

	return xReturn;
 80069b2:	68fb      	ldr	r3, [r7, #12]
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	3710      	adds	r7, #16
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80069bc:	b480      	push	{r7}
 80069be:	b085      	sub	sp, #20
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80069c6:	2300      	movs	r3, #0
 80069c8:	60fb      	str	r3, [r7, #12]
 80069ca:	e014      	b.n	80069f6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80069cc:	4a0f      	ldr	r2, [pc, #60]	@ (8006a0c <vQueueAddToRegistry+0x50>)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d10b      	bne.n	80069f0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80069d8:	490c      	ldr	r1, [pc, #48]	@ (8006a0c <vQueueAddToRegistry+0x50>)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	683a      	ldr	r2, [r7, #0]
 80069de:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80069e2:	4a0a      	ldr	r2, [pc, #40]	@ (8006a0c <vQueueAddToRegistry+0x50>)
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	00db      	lsls	r3, r3, #3
 80069e8:	4413      	add	r3, r2
 80069ea:	687a      	ldr	r2, [r7, #4]
 80069ec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80069ee:	e006      	b.n	80069fe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	3301      	adds	r3, #1
 80069f4:	60fb      	str	r3, [r7, #12]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2b07      	cmp	r3, #7
 80069fa:	d9e7      	bls.n	80069cc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80069fc:	bf00      	nop
 80069fe:	bf00      	nop
 8006a00:	3714      	adds	r7, #20
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr
 8006a0a:	bf00      	nop
 8006a0c:	20000aac 	.word	0x20000aac

08006a10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b086      	sub	sp, #24
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	60f8      	str	r0, [r7, #12]
 8006a18:	60b9      	str	r1, [r7, #8]
 8006a1a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006a20:	f001 fbc2 	bl	80081a8 <vPortEnterCritical>
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a2a:	b25b      	sxtb	r3, r3
 8006a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a30:	d103      	bne.n	8006a3a <vQueueWaitForMessageRestricted+0x2a>
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	2200      	movs	r2, #0
 8006a36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a3a:	697b      	ldr	r3, [r7, #20]
 8006a3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a40:	b25b      	sxtb	r3, r3
 8006a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a46:	d103      	bne.n	8006a50 <vQueueWaitForMessageRestricted+0x40>
 8006a48:	697b      	ldr	r3, [r7, #20]
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a50:	f001 fbdc 	bl	800820c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d106      	bne.n	8006a6a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	3324      	adds	r3, #36	@ 0x24
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	68b9      	ldr	r1, [r7, #8]
 8006a64:	4618      	mov	r0, r3
 8006a66:	f000 fc45 	bl	80072f4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006a6a:	6978      	ldr	r0, [r7, #20]
 8006a6c:	f7ff ff26 	bl	80068bc <prvUnlockQueue>
	}
 8006a70:	bf00      	nop
 8006a72:	3718      	adds	r7, #24
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b08e      	sub	sp, #56	@ 0x38
 8006a7c:	af04      	add	r7, sp, #16
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
 8006a84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006a86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d10b      	bne.n	8006aa4 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a90:	f383 8811 	msr	BASEPRI, r3
 8006a94:	f3bf 8f6f 	isb	sy
 8006a98:	f3bf 8f4f 	dsb	sy
 8006a9c:	623b      	str	r3, [r7, #32]
}
 8006a9e:	bf00      	nop
 8006aa0:	bf00      	nop
 8006aa2:	e7fd      	b.n	8006aa0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006aa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10b      	bne.n	8006ac2 <xTaskCreateStatic+0x4a>
	__asm volatile
 8006aaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aae:	f383 8811 	msr	BASEPRI, r3
 8006ab2:	f3bf 8f6f 	isb	sy
 8006ab6:	f3bf 8f4f 	dsb	sy
 8006aba:	61fb      	str	r3, [r7, #28]
}
 8006abc:	bf00      	nop
 8006abe:	bf00      	nop
 8006ac0:	e7fd      	b.n	8006abe <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006ac2:	235c      	movs	r3, #92	@ 0x5c
 8006ac4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006ac6:	693b      	ldr	r3, [r7, #16]
 8006ac8:	2b5c      	cmp	r3, #92	@ 0x5c
 8006aca:	d00b      	beq.n	8006ae4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad0:	f383 8811 	msr	BASEPRI, r3
 8006ad4:	f3bf 8f6f 	isb	sy
 8006ad8:	f3bf 8f4f 	dsb	sy
 8006adc:	61bb      	str	r3, [r7, #24]
}
 8006ade:	bf00      	nop
 8006ae0:	bf00      	nop
 8006ae2:	e7fd      	b.n	8006ae0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006ae4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d01e      	beq.n	8006b2a <xTaskCreateStatic+0xb2>
 8006aec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d01b      	beq.n	8006b2a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006afa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afe:	2202      	movs	r2, #2
 8006b00:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006b04:	2300      	movs	r3, #0
 8006b06:	9303      	str	r3, [sp, #12]
 8006b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b0a:	9302      	str	r3, [sp, #8]
 8006b0c:	f107 0314 	add.w	r3, r7, #20
 8006b10:	9301      	str	r3, [sp, #4]
 8006b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b14:	9300      	str	r3, [sp, #0]
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	68b9      	ldr	r1, [r7, #8]
 8006b1c:	68f8      	ldr	r0, [r7, #12]
 8006b1e:	f000 f850 	bl	8006bc2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006b22:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006b24:	f000 f8de 	bl	8006ce4 <prvAddNewTaskToReadyList>
 8006b28:	e001      	b.n	8006b2e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006b2e:	697b      	ldr	r3, [r7, #20]
	}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3728      	adds	r7, #40	@ 0x28
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b08c      	sub	sp, #48	@ 0x30
 8006b3c:	af04      	add	r7, sp, #16
 8006b3e:	60f8      	str	r0, [r7, #12]
 8006b40:	60b9      	str	r1, [r7, #8]
 8006b42:	603b      	str	r3, [r7, #0]
 8006b44:	4613      	mov	r3, r2
 8006b46:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006b48:	88fb      	ldrh	r3, [r7, #6]
 8006b4a:	009b      	lsls	r3, r3, #2
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f001 fc4d 	bl	80083ec <pvPortMalloc>
 8006b52:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d00e      	beq.n	8006b78 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006b5a:	205c      	movs	r0, #92	@ 0x5c
 8006b5c:	f001 fc46 	bl	80083ec <pvPortMalloc>
 8006b60:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006b62:	69fb      	ldr	r3, [r7, #28]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d003      	beq.n	8006b70 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006b68:	69fb      	ldr	r3, [r7, #28]
 8006b6a:	697a      	ldr	r2, [r7, #20]
 8006b6c:	631a      	str	r2, [r3, #48]	@ 0x30
 8006b6e:	e005      	b.n	8006b7c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006b70:	6978      	ldr	r0, [r7, #20]
 8006b72:	f001 fd09 	bl	8008588 <vPortFree>
 8006b76:	e001      	b.n	8006b7c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d017      	beq.n	8006bb2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	2200      	movs	r2, #0
 8006b86:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006b8a:	88fa      	ldrh	r2, [r7, #6]
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	9303      	str	r3, [sp, #12]
 8006b90:	69fb      	ldr	r3, [r7, #28]
 8006b92:	9302      	str	r3, [sp, #8]
 8006b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b96:	9301      	str	r3, [sp, #4]
 8006b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	68b9      	ldr	r1, [r7, #8]
 8006ba0:	68f8      	ldr	r0, [r7, #12]
 8006ba2:	f000 f80e 	bl	8006bc2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006ba6:	69f8      	ldr	r0, [r7, #28]
 8006ba8:	f000 f89c 	bl	8006ce4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006bac:	2301      	movs	r3, #1
 8006bae:	61bb      	str	r3, [r7, #24]
 8006bb0:	e002      	b.n	8006bb8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8006bb6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006bb8:	69bb      	ldr	r3, [r7, #24]
	}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3720      	adds	r7, #32
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}

08006bc2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006bc2:	b580      	push	{r7, lr}
 8006bc4:	b088      	sub	sp, #32
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	60f8      	str	r0, [r7, #12]
 8006bca:	60b9      	str	r1, [r7, #8]
 8006bcc:	607a      	str	r2, [r7, #4]
 8006bce:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bd2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	461a      	mov	r2, r3
 8006bda:	21a5      	movs	r1, #165	@ 0xa5
 8006bdc:	f002 fb63 	bl	80092a6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006bea:	3b01      	subs	r3, #1
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	4413      	add	r3, r2
 8006bf0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006bf2:	69bb      	ldr	r3, [r7, #24]
 8006bf4:	f023 0307 	bic.w	r3, r3, #7
 8006bf8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	f003 0307 	and.w	r3, r3, #7
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d00b      	beq.n	8006c1c <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006c04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c08:	f383 8811 	msr	BASEPRI, r3
 8006c0c:	f3bf 8f6f 	isb	sy
 8006c10:	f3bf 8f4f 	dsb	sy
 8006c14:	617b      	str	r3, [r7, #20]
}
 8006c16:	bf00      	nop
 8006c18:	bf00      	nop
 8006c1a:	e7fd      	b.n	8006c18 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d01f      	beq.n	8006c62 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c22:	2300      	movs	r3, #0
 8006c24:	61fb      	str	r3, [r7, #28]
 8006c26:	e012      	b.n	8006c4e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006c28:	68ba      	ldr	r2, [r7, #8]
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	7819      	ldrb	r1, [r3, #0]
 8006c30:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	4413      	add	r3, r2
 8006c36:	3334      	adds	r3, #52	@ 0x34
 8006c38:	460a      	mov	r2, r1
 8006c3a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006c3c:	68ba      	ldr	r2, [r7, #8]
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	4413      	add	r3, r2
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d006      	beq.n	8006c56 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	61fb      	str	r3, [r7, #28]
 8006c4e:	69fb      	ldr	r3, [r7, #28]
 8006c50:	2b0f      	cmp	r3, #15
 8006c52:	d9e9      	bls.n	8006c28 <prvInitialiseNewTask+0x66>
 8006c54:	e000      	b.n	8006c58 <prvInitialiseNewTask+0x96>
			{
				break;
 8006c56:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006c60:	e003      	b.n	8006c6a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c64:	2200      	movs	r2, #0
 8006c66:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c6c:	2b37      	cmp	r3, #55	@ 0x37
 8006c6e:	d901      	bls.n	8006c74 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006c70:	2337      	movs	r3, #55	@ 0x37
 8006c72:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006c74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c78:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c7e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c82:	2200      	movs	r2, #0
 8006c84:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c88:	3304      	adds	r3, #4
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff f966 	bl	8005f5c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c92:	3318      	adds	r3, #24
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7ff f961 	bl	8005f5c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c9e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ca8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cae:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb8:	2200      	movs	r2, #0
 8006cba:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006cbe:	683a      	ldr	r2, [r7, #0]
 8006cc0:	68f9      	ldr	r1, [r7, #12]
 8006cc2:	69b8      	ldr	r0, [r7, #24]
 8006cc4:	f001 f93e 	bl	8007f44 <pxPortInitialiseStack>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ccc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d002      	beq.n	8006cda <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006cd8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006cda:	bf00      	nop
 8006cdc:	3720      	adds	r7, #32
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	bd80      	pop	{r7, pc}
	...

08006ce4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006cec:	f001 fa5c 	bl	80081a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8006da8 <prvAddNewTaskToReadyList+0xc4>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	3301      	adds	r3, #1
 8006cf6:	4a2c      	ldr	r2, [pc, #176]	@ (8006da8 <prvAddNewTaskToReadyList+0xc4>)
 8006cf8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006cfa:	4b2c      	ldr	r3, [pc, #176]	@ (8006dac <prvAddNewTaskToReadyList+0xc8>)
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d109      	bne.n	8006d16 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006d02:	4a2a      	ldr	r2, [pc, #168]	@ (8006dac <prvAddNewTaskToReadyList+0xc8>)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006d08:	4b27      	ldr	r3, [pc, #156]	@ (8006da8 <prvAddNewTaskToReadyList+0xc4>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d110      	bne.n	8006d32 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006d10:	f000 fc1e 	bl	8007550 <prvInitialiseTaskLists>
 8006d14:	e00d      	b.n	8006d32 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006d16:	4b26      	ldr	r3, [pc, #152]	@ (8006db0 <prvAddNewTaskToReadyList+0xcc>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d109      	bne.n	8006d32 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006d1e:	4b23      	ldr	r3, [pc, #140]	@ (8006dac <prvAddNewTaskToReadyList+0xc8>)
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d28:	429a      	cmp	r2, r3
 8006d2a:	d802      	bhi.n	8006d32 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006d2c:	4a1f      	ldr	r2, [pc, #124]	@ (8006dac <prvAddNewTaskToReadyList+0xc8>)
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006d32:	4b20      	ldr	r3, [pc, #128]	@ (8006db4 <prvAddNewTaskToReadyList+0xd0>)
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	3301      	adds	r3, #1
 8006d38:	4a1e      	ldr	r2, [pc, #120]	@ (8006db4 <prvAddNewTaskToReadyList+0xd0>)
 8006d3a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8006db4 <prvAddNewTaskToReadyList+0xd0>)
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d48:	4b1b      	ldr	r3, [pc, #108]	@ (8006db8 <prvAddNewTaskToReadyList+0xd4>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d903      	bls.n	8006d58 <prvAddNewTaskToReadyList+0x74>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d54:	4a18      	ldr	r2, [pc, #96]	@ (8006db8 <prvAddNewTaskToReadyList+0xd4>)
 8006d56:	6013      	str	r3, [r2, #0]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	009b      	lsls	r3, r3, #2
 8006d64:	4a15      	ldr	r2, [pc, #84]	@ (8006dbc <prvAddNewTaskToReadyList+0xd8>)
 8006d66:	441a      	add	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	3304      	adds	r3, #4
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	4610      	mov	r0, r2
 8006d70:	f7ff f901 	bl	8005f76 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006d74:	f001 fa4a 	bl	800820c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006d78:	4b0d      	ldr	r3, [pc, #52]	@ (8006db0 <prvAddNewTaskToReadyList+0xcc>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d00e      	beq.n	8006d9e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006d80:	4b0a      	ldr	r3, [pc, #40]	@ (8006dac <prvAddNewTaskToReadyList+0xc8>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d207      	bcs.n	8006d9e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc0 <prvAddNewTaskToReadyList+0xdc>)
 8006d90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d94:	601a      	str	r2, [r3, #0]
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d9e:	bf00      	nop
 8006da0:	3708      	adds	r7, #8
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop
 8006da8:	20000fc0 	.word	0x20000fc0
 8006dac:	20000aec 	.word	0x20000aec
 8006db0:	20000fcc 	.word	0x20000fcc
 8006db4:	20000fdc 	.word	0x20000fdc
 8006db8:	20000fc8 	.word	0x20000fc8
 8006dbc:	20000af0 	.word	0x20000af0
 8006dc0:	e000ed04 	.word	0xe000ed04

08006dc4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006dcc:	2300      	movs	r3, #0
 8006dce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d018      	beq.n	8006e08 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006dd6:	4b14      	ldr	r3, [pc, #80]	@ (8006e28 <vTaskDelay+0x64>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d00b      	beq.n	8006df6 <vTaskDelay+0x32>
	__asm volatile
 8006dde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006de2:	f383 8811 	msr	BASEPRI, r3
 8006de6:	f3bf 8f6f 	isb	sy
 8006dea:	f3bf 8f4f 	dsb	sy
 8006dee:	60bb      	str	r3, [r7, #8]
}
 8006df0:	bf00      	nop
 8006df2:	bf00      	nop
 8006df4:	e7fd      	b.n	8006df2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006df6:	f000 f883 	bl	8006f00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006dfa:	2100      	movs	r1, #0
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 fcf3 	bl	80077e8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006e02:	f000 f88b 	bl	8006f1c <xTaskResumeAll>
 8006e06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d107      	bne.n	8006e1e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006e0e:	4b07      	ldr	r3, [pc, #28]	@ (8006e2c <vTaskDelay+0x68>)
 8006e10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	f3bf 8f4f 	dsb	sy
 8006e1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006e1e:	bf00      	nop
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	20000fe8 	.word	0x20000fe8
 8006e2c:	e000ed04 	.word	0xe000ed04

08006e30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b08a      	sub	sp, #40	@ 0x28
 8006e34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006e36:	2300      	movs	r3, #0
 8006e38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006e3e:	463a      	mov	r2, r7
 8006e40:	1d39      	adds	r1, r7, #4
 8006e42:	f107 0308 	add.w	r3, r7, #8
 8006e46:	4618      	mov	r0, r3
 8006e48:	f7ff f834 	bl	8005eb4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006e4c:	6839      	ldr	r1, [r7, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	68ba      	ldr	r2, [r7, #8]
 8006e52:	9202      	str	r2, [sp, #8]
 8006e54:	9301      	str	r3, [sp, #4]
 8006e56:	2300      	movs	r3, #0
 8006e58:	9300      	str	r3, [sp, #0]
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	460a      	mov	r2, r1
 8006e5e:	4922      	ldr	r1, [pc, #136]	@ (8006ee8 <vTaskStartScheduler+0xb8>)
 8006e60:	4822      	ldr	r0, [pc, #136]	@ (8006eec <vTaskStartScheduler+0xbc>)
 8006e62:	f7ff fe09 	bl	8006a78 <xTaskCreateStatic>
 8006e66:	4603      	mov	r3, r0
 8006e68:	4a21      	ldr	r2, [pc, #132]	@ (8006ef0 <vTaskStartScheduler+0xc0>)
 8006e6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006e6c:	4b20      	ldr	r3, [pc, #128]	@ (8006ef0 <vTaskStartScheduler+0xc0>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d002      	beq.n	8006e7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006e74:	2301      	movs	r3, #1
 8006e76:	617b      	str	r3, [r7, #20]
 8006e78:	e001      	b.n	8006e7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	2b01      	cmp	r3, #1
 8006e82:	d102      	bne.n	8006e8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006e84:	f000 fd04 	bl	8007890 <xTimerCreateTimerTask>
 8006e88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006e8a:	697b      	ldr	r3, [r7, #20]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d116      	bne.n	8006ebe <vTaskStartScheduler+0x8e>
	__asm volatile
 8006e90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e94:	f383 8811 	msr	BASEPRI, r3
 8006e98:	f3bf 8f6f 	isb	sy
 8006e9c:	f3bf 8f4f 	dsb	sy
 8006ea0:	613b      	str	r3, [r7, #16]
}
 8006ea2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ea4:	4b13      	ldr	r3, [pc, #76]	@ (8006ef4 <vTaskStartScheduler+0xc4>)
 8006ea6:	f04f 32ff 	mov.w	r2, #4294967295
 8006eaa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006eac:	4b12      	ldr	r3, [pc, #72]	@ (8006ef8 <vTaskStartScheduler+0xc8>)
 8006eae:	2201      	movs	r2, #1
 8006eb0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006eb2:	4b12      	ldr	r3, [pc, #72]	@ (8006efc <vTaskStartScheduler+0xcc>)
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006eb8:	f001 f8d2 	bl	8008060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006ebc:	e00f      	b.n	8006ede <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006ebe:	697b      	ldr	r3, [r7, #20]
 8006ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ec4:	d10b      	bne.n	8006ede <vTaskStartScheduler+0xae>
	__asm volatile
 8006ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eca:	f383 8811 	msr	BASEPRI, r3
 8006ece:	f3bf 8f6f 	isb	sy
 8006ed2:	f3bf 8f4f 	dsb	sy
 8006ed6:	60fb      	str	r3, [r7, #12]
}
 8006ed8:	bf00      	nop
 8006eda:	bf00      	nop
 8006edc:	e7fd      	b.n	8006eda <vTaskStartScheduler+0xaa>
}
 8006ede:	bf00      	nop
 8006ee0:	3718      	adds	r7, #24
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	0800b154 	.word	0x0800b154
 8006eec:	08007521 	.word	0x08007521
 8006ef0:	20000fe4 	.word	0x20000fe4
 8006ef4:	20000fe0 	.word	0x20000fe0
 8006ef8:	20000fcc 	.word	0x20000fcc
 8006efc:	20000fc4 	.word	0x20000fc4

08006f00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006f00:	b480      	push	{r7}
 8006f02:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006f04:	4b04      	ldr	r3, [pc, #16]	@ (8006f18 <vTaskSuspendAll+0x18>)
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	3301      	adds	r3, #1
 8006f0a:	4a03      	ldr	r2, [pc, #12]	@ (8006f18 <vTaskSuspendAll+0x18>)
 8006f0c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006f0e:	bf00      	nop
 8006f10:	46bd      	mov	sp, r7
 8006f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f16:	4770      	bx	lr
 8006f18:	20000fe8 	.word	0x20000fe8

08006f1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b084      	sub	sp, #16
 8006f20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006f22:	2300      	movs	r3, #0
 8006f24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006f26:	2300      	movs	r3, #0
 8006f28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006f2a:	4b42      	ldr	r3, [pc, #264]	@ (8007034 <xTaskResumeAll+0x118>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10b      	bne.n	8006f4a <xTaskResumeAll+0x2e>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	603b      	str	r3, [r7, #0]
}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop
 8006f48:	e7fd      	b.n	8006f46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006f4a:	f001 f92d 	bl	80081a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006f4e:	4b39      	ldr	r3, [pc, #228]	@ (8007034 <xTaskResumeAll+0x118>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	3b01      	subs	r3, #1
 8006f54:	4a37      	ldr	r2, [pc, #220]	@ (8007034 <xTaskResumeAll+0x118>)
 8006f56:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f58:	4b36      	ldr	r3, [pc, #216]	@ (8007034 <xTaskResumeAll+0x118>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d162      	bne.n	8007026 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006f60:	4b35      	ldr	r3, [pc, #212]	@ (8007038 <xTaskResumeAll+0x11c>)
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d05e      	beq.n	8007026 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f68:	e02f      	b.n	8006fca <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f6a:	4b34      	ldr	r3, [pc, #208]	@ (800703c <xTaskResumeAll+0x120>)
 8006f6c:	68db      	ldr	r3, [r3, #12]
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	3318      	adds	r3, #24
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7ff f85a 	bl	8006030 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	3304      	adds	r3, #4
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7ff f855 	bl	8006030 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f8a:	4b2d      	ldr	r3, [pc, #180]	@ (8007040 <xTaskResumeAll+0x124>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	d903      	bls.n	8006f9a <xTaskResumeAll+0x7e>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f96:	4a2a      	ldr	r2, [pc, #168]	@ (8007040 <xTaskResumeAll+0x124>)
 8006f98:	6013      	str	r3, [r2, #0]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f9e:	4613      	mov	r3, r2
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4413      	add	r3, r2
 8006fa4:	009b      	lsls	r3, r3, #2
 8006fa6:	4a27      	ldr	r2, [pc, #156]	@ (8007044 <xTaskResumeAll+0x128>)
 8006fa8:	441a      	add	r2, r3
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	3304      	adds	r3, #4
 8006fae:	4619      	mov	r1, r3
 8006fb0:	4610      	mov	r0, r2
 8006fb2:	f7fe ffe0 	bl	8005f76 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fba:	4b23      	ldr	r3, [pc, #140]	@ (8007048 <xTaskResumeAll+0x12c>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d302      	bcc.n	8006fca <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006fc4:	4b21      	ldr	r3, [pc, #132]	@ (800704c <xTaskResumeAll+0x130>)
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006fca:	4b1c      	ldr	r3, [pc, #112]	@ (800703c <xTaskResumeAll+0x120>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d1cb      	bne.n	8006f6a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d001      	beq.n	8006fdc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006fd8:	f000 fb58 	bl	800768c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8007050 <xTaskResumeAll+0x134>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d010      	beq.n	800700a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006fe8:	f000 f846 	bl	8007078 <xTaskIncrementTick>
 8006fec:	4603      	mov	r3, r0
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d002      	beq.n	8006ff8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006ff2:	4b16      	ldr	r3, [pc, #88]	@ (800704c <xTaskResumeAll+0x130>)
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d1f1      	bne.n	8006fe8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007004:	4b12      	ldr	r3, [pc, #72]	@ (8007050 <xTaskResumeAll+0x134>)
 8007006:	2200      	movs	r2, #0
 8007008:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800700a:	4b10      	ldr	r3, [pc, #64]	@ (800704c <xTaskResumeAll+0x130>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d009      	beq.n	8007026 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007012:	2301      	movs	r3, #1
 8007014:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007016:	4b0f      	ldr	r3, [pc, #60]	@ (8007054 <xTaskResumeAll+0x138>)
 8007018:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800701c:	601a      	str	r2, [r3, #0]
 800701e:	f3bf 8f4f 	dsb	sy
 8007022:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007026:	f001 f8f1 	bl	800820c <vPortExitCritical>

	return xAlreadyYielded;
 800702a:	68bb      	ldr	r3, [r7, #8]
}
 800702c:	4618      	mov	r0, r3
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}
 8007034:	20000fe8 	.word	0x20000fe8
 8007038:	20000fc0 	.word	0x20000fc0
 800703c:	20000f80 	.word	0x20000f80
 8007040:	20000fc8 	.word	0x20000fc8
 8007044:	20000af0 	.word	0x20000af0
 8007048:	20000aec 	.word	0x20000aec
 800704c:	20000fd4 	.word	0x20000fd4
 8007050:	20000fd0 	.word	0x20000fd0
 8007054:	e000ed04 	.word	0xe000ed04

08007058 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800705e:	4b05      	ldr	r3, [pc, #20]	@ (8007074 <xTaskGetTickCount+0x1c>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007064:	687b      	ldr	r3, [r7, #4]
}
 8007066:	4618      	mov	r0, r3
 8007068:	370c      	adds	r7, #12
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr
 8007072:	bf00      	nop
 8007074:	20000fc4 	.word	0x20000fc4

08007078 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b086      	sub	sp, #24
 800707c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800707e:	2300      	movs	r3, #0
 8007080:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007082:	4b4f      	ldr	r3, [pc, #316]	@ (80071c0 <xTaskIncrementTick+0x148>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	f040 8090 	bne.w	80071ac <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800708c:	4b4d      	ldr	r3, [pc, #308]	@ (80071c4 <xTaskIncrementTick+0x14c>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	3301      	adds	r3, #1
 8007092:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007094:	4a4b      	ldr	r2, [pc, #300]	@ (80071c4 <xTaskIncrementTick+0x14c>)
 8007096:	693b      	ldr	r3, [r7, #16]
 8007098:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d121      	bne.n	80070e4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80070a0:	4b49      	ldr	r3, [pc, #292]	@ (80071c8 <xTaskIncrementTick+0x150>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d00b      	beq.n	80070c2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80070aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070ae:	f383 8811 	msr	BASEPRI, r3
 80070b2:	f3bf 8f6f 	isb	sy
 80070b6:	f3bf 8f4f 	dsb	sy
 80070ba:	603b      	str	r3, [r7, #0]
}
 80070bc:	bf00      	nop
 80070be:	bf00      	nop
 80070c0:	e7fd      	b.n	80070be <xTaskIncrementTick+0x46>
 80070c2:	4b41      	ldr	r3, [pc, #260]	@ (80071c8 <xTaskIncrementTick+0x150>)
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	60fb      	str	r3, [r7, #12]
 80070c8:	4b40      	ldr	r3, [pc, #256]	@ (80071cc <xTaskIncrementTick+0x154>)
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a3e      	ldr	r2, [pc, #248]	@ (80071c8 <xTaskIncrementTick+0x150>)
 80070ce:	6013      	str	r3, [r2, #0]
 80070d0:	4a3e      	ldr	r2, [pc, #248]	@ (80071cc <xTaskIncrementTick+0x154>)
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	6013      	str	r3, [r2, #0]
 80070d6:	4b3e      	ldr	r3, [pc, #248]	@ (80071d0 <xTaskIncrementTick+0x158>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	3301      	adds	r3, #1
 80070dc:	4a3c      	ldr	r2, [pc, #240]	@ (80071d0 <xTaskIncrementTick+0x158>)
 80070de:	6013      	str	r3, [r2, #0]
 80070e0:	f000 fad4 	bl	800768c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80070e4:	4b3b      	ldr	r3, [pc, #236]	@ (80071d4 <xTaskIncrementTick+0x15c>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	693a      	ldr	r2, [r7, #16]
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d349      	bcc.n	8007182 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80070ee:	4b36      	ldr	r3, [pc, #216]	@ (80071c8 <xTaskIncrementTick+0x150>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d104      	bne.n	8007102 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070f8:	4b36      	ldr	r3, [pc, #216]	@ (80071d4 <xTaskIncrementTick+0x15c>)
 80070fa:	f04f 32ff 	mov.w	r2, #4294967295
 80070fe:	601a      	str	r2, [r3, #0]
					break;
 8007100:	e03f      	b.n	8007182 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007102:	4b31      	ldr	r3, [pc, #196]	@ (80071c8 <xTaskIncrementTick+0x150>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	68db      	ldr	r3, [r3, #12]
 8007108:	68db      	ldr	r3, [r3, #12]
 800710a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007112:	693a      	ldr	r2, [r7, #16]
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	429a      	cmp	r2, r3
 8007118:	d203      	bcs.n	8007122 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800711a:	4a2e      	ldr	r2, [pc, #184]	@ (80071d4 <xTaskIncrementTick+0x15c>)
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007120:	e02f      	b.n	8007182 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007122:	68bb      	ldr	r3, [r7, #8]
 8007124:	3304      	adds	r3, #4
 8007126:	4618      	mov	r0, r3
 8007128:	f7fe ff82 	bl	8006030 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007130:	2b00      	cmp	r3, #0
 8007132:	d004      	beq.n	800713e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	3318      	adds	r3, #24
 8007138:	4618      	mov	r0, r3
 800713a:	f7fe ff79 	bl	8006030 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007142:	4b25      	ldr	r3, [pc, #148]	@ (80071d8 <xTaskIncrementTick+0x160>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	429a      	cmp	r2, r3
 8007148:	d903      	bls.n	8007152 <xTaskIncrementTick+0xda>
 800714a:	68bb      	ldr	r3, [r7, #8]
 800714c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800714e:	4a22      	ldr	r2, [pc, #136]	@ (80071d8 <xTaskIncrementTick+0x160>)
 8007150:	6013      	str	r3, [r2, #0]
 8007152:	68bb      	ldr	r3, [r7, #8]
 8007154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007156:	4613      	mov	r3, r2
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	4413      	add	r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	4a1f      	ldr	r2, [pc, #124]	@ (80071dc <xTaskIncrementTick+0x164>)
 8007160:	441a      	add	r2, r3
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	3304      	adds	r3, #4
 8007166:	4619      	mov	r1, r3
 8007168:	4610      	mov	r0, r2
 800716a:	f7fe ff04 	bl	8005f76 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007172:	4b1b      	ldr	r3, [pc, #108]	@ (80071e0 <xTaskIncrementTick+0x168>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007178:	429a      	cmp	r2, r3
 800717a:	d3b8      	bcc.n	80070ee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800717c:	2301      	movs	r3, #1
 800717e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007180:	e7b5      	b.n	80070ee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007182:	4b17      	ldr	r3, [pc, #92]	@ (80071e0 <xTaskIncrementTick+0x168>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007188:	4914      	ldr	r1, [pc, #80]	@ (80071dc <xTaskIncrementTick+0x164>)
 800718a:	4613      	mov	r3, r2
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	4413      	add	r3, r2
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	440b      	add	r3, r1
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	2b01      	cmp	r3, #1
 8007198:	d901      	bls.n	800719e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800719a:	2301      	movs	r3, #1
 800719c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800719e:	4b11      	ldr	r3, [pc, #68]	@ (80071e4 <xTaskIncrementTick+0x16c>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d007      	beq.n	80071b6 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80071a6:	2301      	movs	r3, #1
 80071a8:	617b      	str	r3, [r7, #20]
 80071aa:	e004      	b.n	80071b6 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80071ac:	4b0e      	ldr	r3, [pc, #56]	@ (80071e8 <xTaskIncrementTick+0x170>)
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	3301      	adds	r3, #1
 80071b2:	4a0d      	ldr	r2, [pc, #52]	@ (80071e8 <xTaskIncrementTick+0x170>)
 80071b4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80071b6:	697b      	ldr	r3, [r7, #20]
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3718      	adds	r7, #24
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}
 80071c0:	20000fe8 	.word	0x20000fe8
 80071c4:	20000fc4 	.word	0x20000fc4
 80071c8:	20000f78 	.word	0x20000f78
 80071cc:	20000f7c 	.word	0x20000f7c
 80071d0:	20000fd8 	.word	0x20000fd8
 80071d4:	20000fe0 	.word	0x20000fe0
 80071d8:	20000fc8 	.word	0x20000fc8
 80071dc:	20000af0 	.word	0x20000af0
 80071e0:	20000aec 	.word	0x20000aec
 80071e4:	20000fd4 	.word	0x20000fd4
 80071e8:	20000fd0 	.word	0x20000fd0

080071ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80071ec:	b480      	push	{r7}
 80071ee:	b085      	sub	sp, #20
 80071f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80071f2:	4b28      	ldr	r3, [pc, #160]	@ (8007294 <vTaskSwitchContext+0xa8>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d003      	beq.n	8007202 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80071fa:	4b27      	ldr	r3, [pc, #156]	@ (8007298 <vTaskSwitchContext+0xac>)
 80071fc:	2201      	movs	r2, #1
 80071fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007200:	e042      	b.n	8007288 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8007202:	4b25      	ldr	r3, [pc, #148]	@ (8007298 <vTaskSwitchContext+0xac>)
 8007204:	2200      	movs	r2, #0
 8007206:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007208:	4b24      	ldr	r3, [pc, #144]	@ (800729c <vTaskSwitchContext+0xb0>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	60fb      	str	r3, [r7, #12]
 800720e:	e011      	b.n	8007234 <vTaskSwitchContext+0x48>
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d10b      	bne.n	800722e <vTaskSwitchContext+0x42>
	__asm volatile
 8007216:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800721a:	f383 8811 	msr	BASEPRI, r3
 800721e:	f3bf 8f6f 	isb	sy
 8007222:	f3bf 8f4f 	dsb	sy
 8007226:	607b      	str	r3, [r7, #4]
}
 8007228:	bf00      	nop
 800722a:	bf00      	nop
 800722c:	e7fd      	b.n	800722a <vTaskSwitchContext+0x3e>
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	3b01      	subs	r3, #1
 8007232:	60fb      	str	r3, [r7, #12]
 8007234:	491a      	ldr	r1, [pc, #104]	@ (80072a0 <vTaskSwitchContext+0xb4>)
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	4613      	mov	r3, r2
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	4413      	add	r3, r2
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	440b      	add	r3, r1
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2b00      	cmp	r3, #0
 8007246:	d0e3      	beq.n	8007210 <vTaskSwitchContext+0x24>
 8007248:	68fa      	ldr	r2, [r7, #12]
 800724a:	4613      	mov	r3, r2
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	4413      	add	r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	4a13      	ldr	r2, [pc, #76]	@ (80072a0 <vTaskSwitchContext+0xb4>)
 8007254:	4413      	add	r3, r2
 8007256:	60bb      	str	r3, [r7, #8]
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	685a      	ldr	r2, [r3, #4]
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	605a      	str	r2, [r3, #4]
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	685a      	ldr	r2, [r3, #4]
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	3308      	adds	r3, #8
 800726a:	429a      	cmp	r2, r3
 800726c:	d104      	bne.n	8007278 <vTaskSwitchContext+0x8c>
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	685a      	ldr	r2, [r3, #4]
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	605a      	str	r2, [r3, #4]
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	4a09      	ldr	r2, [pc, #36]	@ (80072a4 <vTaskSwitchContext+0xb8>)
 8007280:	6013      	str	r3, [r2, #0]
 8007282:	4a06      	ldr	r2, [pc, #24]	@ (800729c <vTaskSwitchContext+0xb0>)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	6013      	str	r3, [r2, #0]
}
 8007288:	bf00      	nop
 800728a:	3714      	adds	r7, #20
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr
 8007294:	20000fe8 	.word	0x20000fe8
 8007298:	20000fd4 	.word	0x20000fd4
 800729c:	20000fc8 	.word	0x20000fc8
 80072a0:	20000af0 	.word	0x20000af0
 80072a4:	20000aec 	.word	0x20000aec

080072a8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10b      	bne.n	80072d0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80072b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072bc:	f383 8811 	msr	BASEPRI, r3
 80072c0:	f3bf 8f6f 	isb	sy
 80072c4:	f3bf 8f4f 	dsb	sy
 80072c8:	60fb      	str	r3, [r7, #12]
}
 80072ca:	bf00      	nop
 80072cc:	bf00      	nop
 80072ce:	e7fd      	b.n	80072cc <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80072d0:	4b07      	ldr	r3, [pc, #28]	@ (80072f0 <vTaskPlaceOnEventList+0x48>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3318      	adds	r3, #24
 80072d6:	4619      	mov	r1, r3
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f7fe fe70 	bl	8005fbe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80072de:	2101      	movs	r1, #1
 80072e0:	6838      	ldr	r0, [r7, #0]
 80072e2:	f000 fa81 	bl	80077e8 <prvAddCurrentTaskToDelayedList>
}
 80072e6:	bf00      	nop
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	20000aec 	.word	0x20000aec

080072f4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80072f4:	b580      	push	{r7, lr}
 80072f6:	b086      	sub	sp, #24
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	60f8      	str	r0, [r7, #12]
 80072fc:	60b9      	str	r1, [r7, #8]
 80072fe:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d10b      	bne.n	800731e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007306:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800730a:	f383 8811 	msr	BASEPRI, r3
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f3bf 8f4f 	dsb	sy
 8007316:	617b      	str	r3, [r7, #20]
}
 8007318:	bf00      	nop
 800731a:	bf00      	nop
 800731c:	e7fd      	b.n	800731a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800731e:	4b0a      	ldr	r3, [pc, #40]	@ (8007348 <vTaskPlaceOnEventListRestricted+0x54>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	3318      	adds	r3, #24
 8007324:	4619      	mov	r1, r3
 8007326:	68f8      	ldr	r0, [r7, #12]
 8007328:	f7fe fe25 	bl	8005f76 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d002      	beq.n	8007338 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007332:	f04f 33ff 	mov.w	r3, #4294967295
 8007336:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007338:	6879      	ldr	r1, [r7, #4]
 800733a:	68b8      	ldr	r0, [r7, #8]
 800733c:	f000 fa54 	bl	80077e8 <prvAddCurrentTaskToDelayedList>
	}
 8007340:	bf00      	nop
 8007342:	3718      	adds	r7, #24
 8007344:	46bd      	mov	sp, r7
 8007346:	bd80      	pop	{r7, pc}
 8007348:	20000aec 	.word	0x20000aec

0800734c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b086      	sub	sp, #24
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	68db      	ldr	r3, [r3, #12]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d10b      	bne.n	800737a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007362:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007366:	f383 8811 	msr	BASEPRI, r3
 800736a:	f3bf 8f6f 	isb	sy
 800736e:	f3bf 8f4f 	dsb	sy
 8007372:	60fb      	str	r3, [r7, #12]
}
 8007374:	bf00      	nop
 8007376:	bf00      	nop
 8007378:	e7fd      	b.n	8007376 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	3318      	adds	r3, #24
 800737e:	4618      	mov	r0, r3
 8007380:	f7fe fe56 	bl	8006030 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007384:	4b1d      	ldr	r3, [pc, #116]	@ (80073fc <xTaskRemoveFromEventList+0xb0>)
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d11d      	bne.n	80073c8 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	3304      	adds	r3, #4
 8007390:	4618      	mov	r0, r3
 8007392:	f7fe fe4d 	bl	8006030 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800739a:	4b19      	ldr	r3, [pc, #100]	@ (8007400 <xTaskRemoveFromEventList+0xb4>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d903      	bls.n	80073aa <xTaskRemoveFromEventList+0x5e>
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073a6:	4a16      	ldr	r2, [pc, #88]	@ (8007400 <xTaskRemoveFromEventList+0xb4>)
 80073a8:	6013      	str	r3, [r2, #0]
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ae:	4613      	mov	r3, r2
 80073b0:	009b      	lsls	r3, r3, #2
 80073b2:	4413      	add	r3, r2
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	4a13      	ldr	r2, [pc, #76]	@ (8007404 <xTaskRemoveFromEventList+0xb8>)
 80073b8:	441a      	add	r2, r3
 80073ba:	693b      	ldr	r3, [r7, #16]
 80073bc:	3304      	adds	r3, #4
 80073be:	4619      	mov	r1, r3
 80073c0:	4610      	mov	r0, r2
 80073c2:	f7fe fdd8 	bl	8005f76 <vListInsertEnd>
 80073c6:	e005      	b.n	80073d4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	3318      	adds	r3, #24
 80073cc:	4619      	mov	r1, r3
 80073ce:	480e      	ldr	r0, [pc, #56]	@ (8007408 <xTaskRemoveFromEventList+0xbc>)
 80073d0:	f7fe fdd1 	bl	8005f76 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073d8:	4b0c      	ldr	r3, [pc, #48]	@ (800740c <xTaskRemoveFromEventList+0xc0>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073de:	429a      	cmp	r2, r3
 80073e0:	d905      	bls.n	80073ee <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80073e2:	2301      	movs	r3, #1
 80073e4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80073e6:	4b0a      	ldr	r3, [pc, #40]	@ (8007410 <xTaskRemoveFromEventList+0xc4>)
 80073e8:	2201      	movs	r2, #1
 80073ea:	601a      	str	r2, [r3, #0]
 80073ec:	e001      	b.n	80073f2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80073ee:	2300      	movs	r3, #0
 80073f0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80073f2:	697b      	ldr	r3, [r7, #20]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3718      	adds	r7, #24
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	20000fe8 	.word	0x20000fe8
 8007400:	20000fc8 	.word	0x20000fc8
 8007404:	20000af0 	.word	0x20000af0
 8007408:	20000f80 	.word	0x20000f80
 800740c:	20000aec 	.word	0x20000aec
 8007410:	20000fd4 	.word	0x20000fd4

08007414 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007414:	b480      	push	{r7}
 8007416:	b083      	sub	sp, #12
 8007418:	af00      	add	r7, sp, #0
 800741a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800741c:	4b06      	ldr	r3, [pc, #24]	@ (8007438 <vTaskInternalSetTimeOutState+0x24>)
 800741e:	681a      	ldr	r2, [r3, #0]
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007424:	4b05      	ldr	r3, [pc, #20]	@ (800743c <vTaskInternalSetTimeOutState+0x28>)
 8007426:	681a      	ldr	r2, [r3, #0]
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	605a      	str	r2, [r3, #4]
}
 800742c:	bf00      	nop
 800742e:	370c      	adds	r7, #12
 8007430:	46bd      	mov	sp, r7
 8007432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007436:	4770      	bx	lr
 8007438:	20000fd8 	.word	0x20000fd8
 800743c:	20000fc4 	.word	0x20000fc4

08007440 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007440:	b580      	push	{r7, lr}
 8007442:	b088      	sub	sp, #32
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
 8007448:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d10b      	bne.n	8007468 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007454:	f383 8811 	msr	BASEPRI, r3
 8007458:	f3bf 8f6f 	isb	sy
 800745c:	f3bf 8f4f 	dsb	sy
 8007460:	613b      	str	r3, [r7, #16]
}
 8007462:	bf00      	nop
 8007464:	bf00      	nop
 8007466:	e7fd      	b.n	8007464 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10b      	bne.n	8007486 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800746e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007472:	f383 8811 	msr	BASEPRI, r3
 8007476:	f3bf 8f6f 	isb	sy
 800747a:	f3bf 8f4f 	dsb	sy
 800747e:	60fb      	str	r3, [r7, #12]
}
 8007480:	bf00      	nop
 8007482:	bf00      	nop
 8007484:	e7fd      	b.n	8007482 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007486:	f000 fe8f 	bl	80081a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800748a:	4b1d      	ldr	r3, [pc, #116]	@ (8007500 <xTaskCheckForTimeOut+0xc0>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	69ba      	ldr	r2, [r7, #24]
 8007496:	1ad3      	subs	r3, r2, r3
 8007498:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a2:	d102      	bne.n	80074aa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80074a4:	2300      	movs	r3, #0
 80074a6:	61fb      	str	r3, [r7, #28]
 80074a8:	e023      	b.n	80074f2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681a      	ldr	r2, [r3, #0]
 80074ae:	4b15      	ldr	r3, [pc, #84]	@ (8007504 <xTaskCheckForTimeOut+0xc4>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d007      	beq.n	80074c6 <xTaskCheckForTimeOut+0x86>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	69ba      	ldr	r2, [r7, #24]
 80074bc:	429a      	cmp	r2, r3
 80074be:	d302      	bcc.n	80074c6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80074c0:	2301      	movs	r3, #1
 80074c2:	61fb      	str	r3, [r7, #28]
 80074c4:	e015      	b.n	80074f2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	697a      	ldr	r2, [r7, #20]
 80074cc:	429a      	cmp	r2, r3
 80074ce:	d20b      	bcs.n	80074e8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	697b      	ldr	r3, [r7, #20]
 80074d6:	1ad2      	subs	r2, r2, r3
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80074dc:	6878      	ldr	r0, [r7, #4]
 80074de:	f7ff ff99 	bl	8007414 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80074e2:	2300      	movs	r3, #0
 80074e4:	61fb      	str	r3, [r7, #28]
 80074e6:	e004      	b.n	80074f2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80074e8:	683b      	ldr	r3, [r7, #0]
 80074ea:	2200      	movs	r2, #0
 80074ec:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80074ee:	2301      	movs	r3, #1
 80074f0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80074f2:	f000 fe8b 	bl	800820c <vPortExitCritical>

	return xReturn;
 80074f6:	69fb      	ldr	r3, [r7, #28]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3720      	adds	r7, #32
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}
 8007500:	20000fc4 	.word	0x20000fc4
 8007504:	20000fd8 	.word	0x20000fd8

08007508 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007508:	b480      	push	{r7}
 800750a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800750c:	4b03      	ldr	r3, [pc, #12]	@ (800751c <vTaskMissedYield+0x14>)
 800750e:	2201      	movs	r2, #1
 8007510:	601a      	str	r2, [r3, #0]
}
 8007512:	bf00      	nop
 8007514:	46bd      	mov	sp, r7
 8007516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751a:	4770      	bx	lr
 800751c:	20000fd4 	.word	0x20000fd4

08007520 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007528:	f000 f852 	bl	80075d0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800752c:	4b06      	ldr	r3, [pc, #24]	@ (8007548 <prvIdleTask+0x28>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2b01      	cmp	r3, #1
 8007532:	d9f9      	bls.n	8007528 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007534:	4b05      	ldr	r3, [pc, #20]	@ (800754c <prvIdleTask+0x2c>)
 8007536:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800753a:	601a      	str	r2, [r3, #0]
 800753c:	f3bf 8f4f 	dsb	sy
 8007540:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007544:	e7f0      	b.n	8007528 <prvIdleTask+0x8>
 8007546:	bf00      	nop
 8007548:	20000af0 	.word	0x20000af0
 800754c:	e000ed04 	.word	0xe000ed04

08007550 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b082      	sub	sp, #8
 8007554:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007556:	2300      	movs	r3, #0
 8007558:	607b      	str	r3, [r7, #4]
 800755a:	e00c      	b.n	8007576 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800755c:	687a      	ldr	r2, [r7, #4]
 800755e:	4613      	mov	r3, r2
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	4413      	add	r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	4a12      	ldr	r2, [pc, #72]	@ (80075b0 <prvInitialiseTaskLists+0x60>)
 8007568:	4413      	add	r3, r2
 800756a:	4618      	mov	r0, r3
 800756c:	f7fe fcd6 	bl	8005f1c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	3301      	adds	r3, #1
 8007574:	607b      	str	r3, [r7, #4]
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2b37      	cmp	r3, #55	@ 0x37
 800757a:	d9ef      	bls.n	800755c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800757c:	480d      	ldr	r0, [pc, #52]	@ (80075b4 <prvInitialiseTaskLists+0x64>)
 800757e:	f7fe fccd 	bl	8005f1c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007582:	480d      	ldr	r0, [pc, #52]	@ (80075b8 <prvInitialiseTaskLists+0x68>)
 8007584:	f7fe fcca 	bl	8005f1c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007588:	480c      	ldr	r0, [pc, #48]	@ (80075bc <prvInitialiseTaskLists+0x6c>)
 800758a:	f7fe fcc7 	bl	8005f1c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800758e:	480c      	ldr	r0, [pc, #48]	@ (80075c0 <prvInitialiseTaskLists+0x70>)
 8007590:	f7fe fcc4 	bl	8005f1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007594:	480b      	ldr	r0, [pc, #44]	@ (80075c4 <prvInitialiseTaskLists+0x74>)
 8007596:	f7fe fcc1 	bl	8005f1c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800759a:	4b0b      	ldr	r3, [pc, #44]	@ (80075c8 <prvInitialiseTaskLists+0x78>)
 800759c:	4a05      	ldr	r2, [pc, #20]	@ (80075b4 <prvInitialiseTaskLists+0x64>)
 800759e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80075a0:	4b0a      	ldr	r3, [pc, #40]	@ (80075cc <prvInitialiseTaskLists+0x7c>)
 80075a2:	4a05      	ldr	r2, [pc, #20]	@ (80075b8 <prvInitialiseTaskLists+0x68>)
 80075a4:	601a      	str	r2, [r3, #0]
}
 80075a6:	bf00      	nop
 80075a8:	3708      	adds	r7, #8
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop
 80075b0:	20000af0 	.word	0x20000af0
 80075b4:	20000f50 	.word	0x20000f50
 80075b8:	20000f64 	.word	0x20000f64
 80075bc:	20000f80 	.word	0x20000f80
 80075c0:	20000f94 	.word	0x20000f94
 80075c4:	20000fac 	.word	0x20000fac
 80075c8:	20000f78 	.word	0x20000f78
 80075cc:	20000f7c 	.word	0x20000f7c

080075d0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b082      	sub	sp, #8
 80075d4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80075d6:	e019      	b.n	800760c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80075d8:	f000 fde6 	bl	80081a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80075dc:	4b10      	ldr	r3, [pc, #64]	@ (8007620 <prvCheckTasksWaitingTermination+0x50>)
 80075de:	68db      	ldr	r3, [r3, #12]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	3304      	adds	r3, #4
 80075e8:	4618      	mov	r0, r3
 80075ea:	f7fe fd21 	bl	8006030 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80075ee:	4b0d      	ldr	r3, [pc, #52]	@ (8007624 <prvCheckTasksWaitingTermination+0x54>)
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	3b01      	subs	r3, #1
 80075f4:	4a0b      	ldr	r2, [pc, #44]	@ (8007624 <prvCheckTasksWaitingTermination+0x54>)
 80075f6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80075f8:	4b0b      	ldr	r3, [pc, #44]	@ (8007628 <prvCheckTasksWaitingTermination+0x58>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	3b01      	subs	r3, #1
 80075fe:	4a0a      	ldr	r2, [pc, #40]	@ (8007628 <prvCheckTasksWaitingTermination+0x58>)
 8007600:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007602:	f000 fe03 	bl	800820c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f000 f810 	bl	800762c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800760c:	4b06      	ldr	r3, [pc, #24]	@ (8007628 <prvCheckTasksWaitingTermination+0x58>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d1e1      	bne.n	80075d8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007614:	bf00      	nop
 8007616:	bf00      	nop
 8007618:	3708      	adds	r7, #8
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	20000f94 	.word	0x20000f94
 8007624:	20000fc0 	.word	0x20000fc0
 8007628:	20000fa8 	.word	0x20000fa8

0800762c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800763a:	2b00      	cmp	r3, #0
 800763c:	d108      	bne.n	8007650 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007642:	4618      	mov	r0, r3
 8007644:	f000 ffa0 	bl	8008588 <vPortFree>
				vPortFree( pxTCB );
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 ff9d 	bl	8008588 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800764e:	e019      	b.n	8007684 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007656:	2b01      	cmp	r3, #1
 8007658:	d103      	bne.n	8007662 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 ff94 	bl	8008588 <vPortFree>
	}
 8007660:	e010      	b.n	8007684 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8007668:	2b02      	cmp	r3, #2
 800766a:	d00b      	beq.n	8007684 <prvDeleteTCB+0x58>
	__asm volatile
 800766c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007670:	f383 8811 	msr	BASEPRI, r3
 8007674:	f3bf 8f6f 	isb	sy
 8007678:	f3bf 8f4f 	dsb	sy
 800767c:	60fb      	str	r3, [r7, #12]
}
 800767e:	bf00      	nop
 8007680:	bf00      	nop
 8007682:	e7fd      	b.n	8007680 <prvDeleteTCB+0x54>
	}
 8007684:	bf00      	nop
 8007686:	3710      	adds	r7, #16
 8007688:	46bd      	mov	sp, r7
 800768a:	bd80      	pop	{r7, pc}

0800768c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800768c:	b480      	push	{r7}
 800768e:	b083      	sub	sp, #12
 8007690:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007692:	4b0c      	ldr	r3, [pc, #48]	@ (80076c4 <prvResetNextTaskUnblockTime+0x38>)
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d104      	bne.n	80076a6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800769c:	4b0a      	ldr	r3, [pc, #40]	@ (80076c8 <prvResetNextTaskUnblockTime+0x3c>)
 800769e:	f04f 32ff 	mov.w	r2, #4294967295
 80076a2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80076a4:	e008      	b.n	80076b8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076a6:	4b07      	ldr	r3, [pc, #28]	@ (80076c4 <prvResetNextTaskUnblockTime+0x38>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	4a04      	ldr	r2, [pc, #16]	@ (80076c8 <prvResetNextTaskUnblockTime+0x3c>)
 80076b6:	6013      	str	r3, [r2, #0]
}
 80076b8:	bf00      	nop
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr
 80076c4:	20000f78 	.word	0x20000f78
 80076c8:	20000fe0 	.word	0x20000fe0

080076cc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80076d2:	4b0b      	ldr	r3, [pc, #44]	@ (8007700 <xTaskGetSchedulerState+0x34>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d102      	bne.n	80076e0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80076da:	2301      	movs	r3, #1
 80076dc:	607b      	str	r3, [r7, #4]
 80076de:	e008      	b.n	80076f2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076e0:	4b08      	ldr	r3, [pc, #32]	@ (8007704 <xTaskGetSchedulerState+0x38>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d102      	bne.n	80076ee <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80076e8:	2302      	movs	r3, #2
 80076ea:	607b      	str	r3, [r7, #4]
 80076ec:	e001      	b.n	80076f2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80076ee:	2300      	movs	r3, #0
 80076f0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80076f2:	687b      	ldr	r3, [r7, #4]
	}
 80076f4:	4618      	mov	r0, r3
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr
 8007700:	20000fcc 	.word	0x20000fcc
 8007704:	20000fe8 	.word	0x20000fe8

08007708 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007708:	b580      	push	{r7, lr}
 800770a:	b086      	sub	sp, #24
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007714:	2300      	movs	r3, #0
 8007716:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d058      	beq.n	80077d0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800771e:	4b2f      	ldr	r3, [pc, #188]	@ (80077dc <xTaskPriorityDisinherit+0xd4>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	693a      	ldr	r2, [r7, #16]
 8007724:	429a      	cmp	r2, r3
 8007726:	d00b      	beq.n	8007740 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800772c:	f383 8811 	msr	BASEPRI, r3
 8007730:	f3bf 8f6f 	isb	sy
 8007734:	f3bf 8f4f 	dsb	sy
 8007738:	60fb      	str	r3, [r7, #12]
}
 800773a:	bf00      	nop
 800773c:	bf00      	nop
 800773e:	e7fd      	b.n	800773c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007740:	693b      	ldr	r3, [r7, #16]
 8007742:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007744:	2b00      	cmp	r3, #0
 8007746:	d10b      	bne.n	8007760 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800774c:	f383 8811 	msr	BASEPRI, r3
 8007750:	f3bf 8f6f 	isb	sy
 8007754:	f3bf 8f4f 	dsb	sy
 8007758:	60bb      	str	r3, [r7, #8]
}
 800775a:	bf00      	nop
 800775c:	bf00      	nop
 800775e:	e7fd      	b.n	800775c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007764:	1e5a      	subs	r2, r3, #1
 8007766:	693b      	ldr	r3, [r7, #16]
 8007768:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800776e:	693b      	ldr	r3, [r7, #16]
 8007770:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007772:	429a      	cmp	r2, r3
 8007774:	d02c      	beq.n	80077d0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800777a:	2b00      	cmp	r3, #0
 800777c:	d128      	bne.n	80077d0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	3304      	adds	r3, #4
 8007782:	4618      	mov	r0, r3
 8007784:	f7fe fc54 	bl	8006030 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007794:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007798:	693b      	ldr	r3, [r7, #16]
 800779a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800779c:	693b      	ldr	r3, [r7, #16]
 800779e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077a0:	4b0f      	ldr	r3, [pc, #60]	@ (80077e0 <xTaskPriorityDisinherit+0xd8>)
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d903      	bls.n	80077b0 <xTaskPriorityDisinherit+0xa8>
 80077a8:	693b      	ldr	r3, [r7, #16]
 80077aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ac:	4a0c      	ldr	r2, [pc, #48]	@ (80077e0 <xTaskPriorityDisinherit+0xd8>)
 80077ae:	6013      	str	r3, [r2, #0]
 80077b0:	693b      	ldr	r3, [r7, #16]
 80077b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077b4:	4613      	mov	r3, r2
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	4413      	add	r3, r2
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	4a09      	ldr	r2, [pc, #36]	@ (80077e4 <xTaskPriorityDisinherit+0xdc>)
 80077be:	441a      	add	r2, r3
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	3304      	adds	r3, #4
 80077c4:	4619      	mov	r1, r3
 80077c6:	4610      	mov	r0, r2
 80077c8:	f7fe fbd5 	bl	8005f76 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80077cc:	2301      	movs	r3, #1
 80077ce:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80077d0:	697b      	ldr	r3, [r7, #20]
	}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3718      	adds	r7, #24
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	20000aec 	.word	0x20000aec
 80077e0:	20000fc8 	.word	0x20000fc8
 80077e4:	20000af0 	.word	0x20000af0

080077e8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b084      	sub	sp, #16
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80077f2:	4b21      	ldr	r3, [pc, #132]	@ (8007878 <prvAddCurrentTaskToDelayedList+0x90>)
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80077f8:	4b20      	ldr	r3, [pc, #128]	@ (800787c <prvAddCurrentTaskToDelayedList+0x94>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	3304      	adds	r3, #4
 80077fe:	4618      	mov	r0, r3
 8007800:	f7fe fc16 	bl	8006030 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800780a:	d10a      	bne.n	8007822 <prvAddCurrentTaskToDelayedList+0x3a>
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d007      	beq.n	8007822 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007812:	4b1a      	ldr	r3, [pc, #104]	@ (800787c <prvAddCurrentTaskToDelayedList+0x94>)
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	3304      	adds	r3, #4
 8007818:	4619      	mov	r1, r3
 800781a:	4819      	ldr	r0, [pc, #100]	@ (8007880 <prvAddCurrentTaskToDelayedList+0x98>)
 800781c:	f7fe fbab 	bl	8005f76 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007820:	e026      	b.n	8007870 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4413      	add	r3, r2
 8007828:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800782a:	4b14      	ldr	r3, [pc, #80]	@ (800787c <prvAddCurrentTaskToDelayedList+0x94>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	68ba      	ldr	r2, [r7, #8]
 8007830:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	429a      	cmp	r2, r3
 8007838:	d209      	bcs.n	800784e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800783a:	4b12      	ldr	r3, [pc, #72]	@ (8007884 <prvAddCurrentTaskToDelayedList+0x9c>)
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	4b0f      	ldr	r3, [pc, #60]	@ (800787c <prvAddCurrentTaskToDelayedList+0x94>)
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	3304      	adds	r3, #4
 8007844:	4619      	mov	r1, r3
 8007846:	4610      	mov	r0, r2
 8007848:	f7fe fbb9 	bl	8005fbe <vListInsert>
}
 800784c:	e010      	b.n	8007870 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800784e:	4b0e      	ldr	r3, [pc, #56]	@ (8007888 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	4b0a      	ldr	r3, [pc, #40]	@ (800787c <prvAddCurrentTaskToDelayedList+0x94>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	3304      	adds	r3, #4
 8007858:	4619      	mov	r1, r3
 800785a:	4610      	mov	r0, r2
 800785c:	f7fe fbaf 	bl	8005fbe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007860:	4b0a      	ldr	r3, [pc, #40]	@ (800788c <prvAddCurrentTaskToDelayedList+0xa4>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	429a      	cmp	r2, r3
 8007868:	d202      	bcs.n	8007870 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800786a:	4a08      	ldr	r2, [pc, #32]	@ (800788c <prvAddCurrentTaskToDelayedList+0xa4>)
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	6013      	str	r3, [r2, #0]
}
 8007870:	bf00      	nop
 8007872:	3710      	adds	r7, #16
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}
 8007878:	20000fc4 	.word	0x20000fc4
 800787c:	20000aec 	.word	0x20000aec
 8007880:	20000fac 	.word	0x20000fac
 8007884:	20000f7c 	.word	0x20000f7c
 8007888:	20000f78 	.word	0x20000f78
 800788c:	20000fe0 	.word	0x20000fe0

08007890 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b08a      	sub	sp, #40	@ 0x28
 8007894:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007896:	2300      	movs	r3, #0
 8007898:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800789a:	f000 fb13 	bl	8007ec4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800789e:	4b1d      	ldr	r3, [pc, #116]	@ (8007914 <xTimerCreateTimerTask+0x84>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d021      	beq.n	80078ea <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80078a6:	2300      	movs	r3, #0
 80078a8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80078aa:	2300      	movs	r3, #0
 80078ac:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80078ae:	1d3a      	adds	r2, r7, #4
 80078b0:	f107 0108 	add.w	r1, r7, #8
 80078b4:	f107 030c 	add.w	r3, r7, #12
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7fe fb15 	bl	8005ee8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80078be:	6879      	ldr	r1, [r7, #4]
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	68fa      	ldr	r2, [r7, #12]
 80078c4:	9202      	str	r2, [sp, #8]
 80078c6:	9301      	str	r3, [sp, #4]
 80078c8:	2302      	movs	r3, #2
 80078ca:	9300      	str	r3, [sp, #0]
 80078cc:	2300      	movs	r3, #0
 80078ce:	460a      	mov	r2, r1
 80078d0:	4911      	ldr	r1, [pc, #68]	@ (8007918 <xTimerCreateTimerTask+0x88>)
 80078d2:	4812      	ldr	r0, [pc, #72]	@ (800791c <xTimerCreateTimerTask+0x8c>)
 80078d4:	f7ff f8d0 	bl	8006a78 <xTaskCreateStatic>
 80078d8:	4603      	mov	r3, r0
 80078da:	4a11      	ldr	r2, [pc, #68]	@ (8007920 <xTimerCreateTimerTask+0x90>)
 80078dc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80078de:	4b10      	ldr	r3, [pc, #64]	@ (8007920 <xTimerCreateTimerTask+0x90>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d001      	beq.n	80078ea <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80078e6:	2301      	movs	r3, #1
 80078e8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10b      	bne.n	8007908 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80078f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	613b      	str	r3, [r7, #16]
}
 8007902:	bf00      	nop
 8007904:	bf00      	nop
 8007906:	e7fd      	b.n	8007904 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007908:	697b      	ldr	r3, [r7, #20]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3718      	adds	r7, #24
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
 8007912:	bf00      	nop
 8007914:	2000101c 	.word	0x2000101c
 8007918:	0800b15c 	.word	0x0800b15c
 800791c:	08007a5d 	.word	0x08007a5d
 8007920:	20001020 	.word	0x20001020

08007924 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b08a      	sub	sp, #40	@ 0x28
 8007928:	af00      	add	r7, sp, #0
 800792a:	60f8      	str	r0, [r7, #12]
 800792c:	60b9      	str	r1, [r7, #8]
 800792e:	607a      	str	r2, [r7, #4]
 8007930:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007932:	2300      	movs	r3, #0
 8007934:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d10b      	bne.n	8007954 <xTimerGenericCommand+0x30>
	__asm volatile
 800793c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007940:	f383 8811 	msr	BASEPRI, r3
 8007944:	f3bf 8f6f 	isb	sy
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	623b      	str	r3, [r7, #32]
}
 800794e:	bf00      	nop
 8007950:	bf00      	nop
 8007952:	e7fd      	b.n	8007950 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007954:	4b19      	ldr	r3, [pc, #100]	@ (80079bc <xTimerGenericCommand+0x98>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d02a      	beq.n	80079b2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2b05      	cmp	r3, #5
 800796c:	dc18      	bgt.n	80079a0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800796e:	f7ff fead 	bl	80076cc <xTaskGetSchedulerState>
 8007972:	4603      	mov	r3, r0
 8007974:	2b02      	cmp	r3, #2
 8007976:	d109      	bne.n	800798c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007978:	4b10      	ldr	r3, [pc, #64]	@ (80079bc <xTimerGenericCommand+0x98>)
 800797a:	6818      	ldr	r0, [r3, #0]
 800797c:	f107 0110 	add.w	r1, r7, #16
 8007980:	2300      	movs	r3, #0
 8007982:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007984:	f7fe fc88 	bl	8006298 <xQueueGenericSend>
 8007988:	6278      	str	r0, [r7, #36]	@ 0x24
 800798a:	e012      	b.n	80079b2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800798c:	4b0b      	ldr	r3, [pc, #44]	@ (80079bc <xTimerGenericCommand+0x98>)
 800798e:	6818      	ldr	r0, [r3, #0]
 8007990:	f107 0110 	add.w	r1, r7, #16
 8007994:	2300      	movs	r3, #0
 8007996:	2200      	movs	r2, #0
 8007998:	f7fe fc7e 	bl	8006298 <xQueueGenericSend>
 800799c:	6278      	str	r0, [r7, #36]	@ 0x24
 800799e:	e008      	b.n	80079b2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80079a0:	4b06      	ldr	r3, [pc, #24]	@ (80079bc <xTimerGenericCommand+0x98>)
 80079a2:	6818      	ldr	r0, [r3, #0]
 80079a4:	f107 0110 	add.w	r1, r7, #16
 80079a8:	2300      	movs	r3, #0
 80079aa:	683a      	ldr	r2, [r7, #0]
 80079ac:	f7fe fd76 	bl	800649c <xQueueGenericSendFromISR>
 80079b0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80079b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3728      	adds	r7, #40	@ 0x28
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}
 80079bc:	2000101c 	.word	0x2000101c

080079c0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b088      	sub	sp, #32
 80079c4:	af02      	add	r7, sp, #8
 80079c6:	6078      	str	r0, [r7, #4]
 80079c8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079ca:	4b23      	ldr	r3, [pc, #140]	@ (8007a58 <prvProcessExpiredTimer+0x98>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	68db      	ldr	r3, [r3, #12]
 80079d2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	3304      	adds	r3, #4
 80079d8:	4618      	mov	r0, r3
 80079da:	f7fe fb29 	bl	8006030 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80079de:	697b      	ldr	r3, [r7, #20]
 80079e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80079e4:	f003 0304 	and.w	r3, r3, #4
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d023      	beq.n	8007a34 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	699a      	ldr	r2, [r3, #24]
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	18d1      	adds	r1, r2, r3
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	683a      	ldr	r2, [r7, #0]
 80079f8:	6978      	ldr	r0, [r7, #20]
 80079fa:	f000 f8d5 	bl	8007ba8 <prvInsertTimerInActiveList>
 80079fe:	4603      	mov	r3, r0
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d020      	beq.n	8007a46 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007a04:	2300      	movs	r3, #0
 8007a06:	9300      	str	r3, [sp, #0]
 8007a08:	2300      	movs	r3, #0
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	2100      	movs	r1, #0
 8007a0e:	6978      	ldr	r0, [r7, #20]
 8007a10:	f7ff ff88 	bl	8007924 <xTimerGenericCommand>
 8007a14:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007a16:	693b      	ldr	r3, [r7, #16]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d114      	bne.n	8007a46 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a20:	f383 8811 	msr	BASEPRI, r3
 8007a24:	f3bf 8f6f 	isb	sy
 8007a28:	f3bf 8f4f 	dsb	sy
 8007a2c:	60fb      	str	r3, [r7, #12]
}
 8007a2e:	bf00      	nop
 8007a30:	bf00      	nop
 8007a32:	e7fd      	b.n	8007a30 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007a3a:	f023 0301 	bic.w	r3, r3, #1
 8007a3e:	b2da      	uxtb	r2, r3
 8007a40:	697b      	ldr	r3, [r7, #20]
 8007a42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007a46:	697b      	ldr	r3, [r7, #20]
 8007a48:	6a1b      	ldr	r3, [r3, #32]
 8007a4a:	6978      	ldr	r0, [r7, #20]
 8007a4c:	4798      	blx	r3
}
 8007a4e:	bf00      	nop
 8007a50:	3718      	adds	r7, #24
 8007a52:	46bd      	mov	sp, r7
 8007a54:	bd80      	pop	{r7, pc}
 8007a56:	bf00      	nop
 8007a58:	20001014 	.word	0x20001014

08007a5c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007a64:	f107 0308 	add.w	r3, r7, #8
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f000 f859 	bl	8007b20 <prvGetNextExpireTime>
 8007a6e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	4619      	mov	r1, r3
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f000 f805 	bl	8007a84 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007a7a:	f000 f8d7 	bl	8007c2c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007a7e:	bf00      	nop
 8007a80:	e7f0      	b.n	8007a64 <prvTimerTask+0x8>
	...

08007a84 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007a8e:	f7ff fa37 	bl	8006f00 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a92:	f107 0308 	add.w	r3, r7, #8
 8007a96:	4618      	mov	r0, r3
 8007a98:	f000 f866 	bl	8007b68 <prvSampleTimeNow>
 8007a9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d130      	bne.n	8007b06 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10a      	bne.n	8007ac0 <prvProcessTimerOrBlockTask+0x3c>
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d806      	bhi.n	8007ac0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007ab2:	f7ff fa33 	bl	8006f1c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007ab6:	68f9      	ldr	r1, [r7, #12]
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f7ff ff81 	bl	80079c0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007abe:	e024      	b.n	8007b0a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d008      	beq.n	8007ad8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007ac6:	4b13      	ldr	r3, [pc, #76]	@ (8007b14 <prvProcessTimerOrBlockTask+0x90>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d101      	bne.n	8007ad4 <prvProcessTimerOrBlockTask+0x50>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	e000      	b.n	8007ad6 <prvProcessTimerOrBlockTask+0x52>
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8007b18 <prvProcessTimerOrBlockTask+0x94>)
 8007ada:	6818      	ldr	r0, [r3, #0]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	1ad3      	subs	r3, r2, r3
 8007ae2:	683a      	ldr	r2, [r7, #0]
 8007ae4:	4619      	mov	r1, r3
 8007ae6:	f7fe ff93 	bl	8006a10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007aea:	f7ff fa17 	bl	8006f1c <xTaskResumeAll>
 8007aee:	4603      	mov	r3, r0
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d10a      	bne.n	8007b0a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007af4:	4b09      	ldr	r3, [pc, #36]	@ (8007b1c <prvProcessTimerOrBlockTask+0x98>)
 8007af6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007afa:	601a      	str	r2, [r3, #0]
 8007afc:	f3bf 8f4f 	dsb	sy
 8007b00:	f3bf 8f6f 	isb	sy
}
 8007b04:	e001      	b.n	8007b0a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007b06:	f7ff fa09 	bl	8006f1c <xTaskResumeAll>
}
 8007b0a:	bf00      	nop
 8007b0c:	3710      	adds	r7, #16
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bd80      	pop	{r7, pc}
 8007b12:	bf00      	nop
 8007b14:	20001018 	.word	0x20001018
 8007b18:	2000101c 	.word	0x2000101c
 8007b1c:	e000ed04 	.word	0xe000ed04

08007b20 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007b28:	4b0e      	ldr	r3, [pc, #56]	@ (8007b64 <prvGetNextExpireTime+0x44>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d101      	bne.n	8007b36 <prvGetNextExpireTime+0x16>
 8007b32:	2201      	movs	r2, #1
 8007b34:	e000      	b.n	8007b38 <prvGetNextExpireTime+0x18>
 8007b36:	2200      	movs	r2, #0
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d105      	bne.n	8007b50 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007b44:	4b07      	ldr	r3, [pc, #28]	@ (8007b64 <prvGetNextExpireTime+0x44>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	60fb      	str	r3, [r7, #12]
 8007b4e:	e001      	b.n	8007b54 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007b50:	2300      	movs	r3, #0
 8007b52:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007b54:	68fb      	ldr	r3, [r7, #12]
}
 8007b56:	4618      	mov	r0, r3
 8007b58:	3714      	adds	r7, #20
 8007b5a:	46bd      	mov	sp, r7
 8007b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b60:	4770      	bx	lr
 8007b62:	bf00      	nop
 8007b64:	20001014 	.word	0x20001014

08007b68 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007b70:	f7ff fa72 	bl	8007058 <xTaskGetTickCount>
 8007b74:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007b76:	4b0b      	ldr	r3, [pc, #44]	@ (8007ba4 <prvSampleTimeNow+0x3c>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	68fa      	ldr	r2, [r7, #12]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d205      	bcs.n	8007b8c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007b80:	f000 f93a 	bl	8007df8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	601a      	str	r2, [r3, #0]
 8007b8a:	e002      	b.n	8007b92 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	2200      	movs	r2, #0
 8007b90:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007b92:	4a04      	ldr	r2, [pc, #16]	@ (8007ba4 <prvSampleTimeNow+0x3c>)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007b98:	68fb      	ldr	r3, [r7, #12]
}
 8007b9a:	4618      	mov	r0, r3
 8007b9c:	3710      	adds	r7, #16
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	20001024 	.word	0x20001024

08007ba8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007ba8:	b580      	push	{r7, lr}
 8007baa:	b086      	sub	sp, #24
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	60f8      	str	r0, [r7, #12]
 8007bb0:	60b9      	str	r1, [r7, #8]
 8007bb2:	607a      	str	r2, [r7, #4]
 8007bb4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	68ba      	ldr	r2, [r7, #8]
 8007bbe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007bc6:	68ba      	ldr	r2, [r7, #8]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d812      	bhi.n	8007bf4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	1ad2      	subs	r2, r2, r3
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	429a      	cmp	r2, r3
 8007bda:	d302      	bcc.n	8007be2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007bdc:	2301      	movs	r3, #1
 8007bde:	617b      	str	r3, [r7, #20]
 8007be0:	e01b      	b.n	8007c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007be2:	4b10      	ldr	r3, [pc, #64]	@ (8007c24 <prvInsertTimerInActiveList+0x7c>)
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	3304      	adds	r3, #4
 8007bea:	4619      	mov	r1, r3
 8007bec:	4610      	mov	r0, r2
 8007bee:	f7fe f9e6 	bl	8005fbe <vListInsert>
 8007bf2:	e012      	b.n	8007c1a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	429a      	cmp	r2, r3
 8007bfa:	d206      	bcs.n	8007c0a <prvInsertTimerInActiveList+0x62>
 8007bfc:	68ba      	ldr	r2, [r7, #8]
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	429a      	cmp	r2, r3
 8007c02:	d302      	bcc.n	8007c0a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007c04:	2301      	movs	r3, #1
 8007c06:	617b      	str	r3, [r7, #20]
 8007c08:	e007      	b.n	8007c1a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c0a:	4b07      	ldr	r3, [pc, #28]	@ (8007c28 <prvInsertTimerInActiveList+0x80>)
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	3304      	adds	r3, #4
 8007c12:	4619      	mov	r1, r3
 8007c14:	4610      	mov	r0, r2
 8007c16:	f7fe f9d2 	bl	8005fbe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007c1a:	697b      	ldr	r3, [r7, #20]
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3718      	adds	r7, #24
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	20001018 	.word	0x20001018
 8007c28:	20001014 	.word	0x20001014

08007c2c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b08e      	sub	sp, #56	@ 0x38
 8007c30:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007c32:	e0ce      	b.n	8007dd2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	da19      	bge.n	8007c6e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007c3a:	1d3b      	adds	r3, r7, #4
 8007c3c:	3304      	adds	r3, #4
 8007c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d10b      	bne.n	8007c5e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c4a:	f383 8811 	msr	BASEPRI, r3
 8007c4e:	f3bf 8f6f 	isb	sy
 8007c52:	f3bf 8f4f 	dsb	sy
 8007c56:	61fb      	str	r3, [r7, #28]
}
 8007c58:	bf00      	nop
 8007c5a:	bf00      	nop
 8007c5c:	e7fd      	b.n	8007c5a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c64:	6850      	ldr	r0, [r2, #4]
 8007c66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c68:	6892      	ldr	r2, [r2, #8]
 8007c6a:	4611      	mov	r1, r2
 8007c6c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f2c0 80ae 	blt.w	8007dd2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c7c:	695b      	ldr	r3, [r3, #20]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d004      	beq.n	8007c8c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c84:	3304      	adds	r3, #4
 8007c86:	4618      	mov	r0, r3
 8007c88:	f7fe f9d2 	bl	8006030 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007c8c:	463b      	mov	r3, r7
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f7ff ff6a 	bl	8007b68 <prvSampleTimeNow>
 8007c94:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	2b09      	cmp	r3, #9
 8007c9a:	f200 8097 	bhi.w	8007dcc <prvProcessReceivedCommands+0x1a0>
 8007c9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007ca4 <prvProcessReceivedCommands+0x78>)
 8007ca0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca4:	08007ccd 	.word	0x08007ccd
 8007ca8:	08007ccd 	.word	0x08007ccd
 8007cac:	08007ccd 	.word	0x08007ccd
 8007cb0:	08007d43 	.word	0x08007d43
 8007cb4:	08007d57 	.word	0x08007d57
 8007cb8:	08007da3 	.word	0x08007da3
 8007cbc:	08007ccd 	.word	0x08007ccd
 8007cc0:	08007ccd 	.word	0x08007ccd
 8007cc4:	08007d43 	.word	0x08007d43
 8007cc8:	08007d57 	.word	0x08007d57
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007cd2:	f043 0301 	orr.w	r3, r3, #1
 8007cd6:	b2da      	uxtb	r2, r3
 8007cd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007cde:	68ba      	ldr	r2, [r7, #8]
 8007ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ce2:	699b      	ldr	r3, [r3, #24]
 8007ce4:	18d1      	adds	r1, r2, r3
 8007ce6:	68bb      	ldr	r3, [r7, #8]
 8007ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007cea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cec:	f7ff ff5c 	bl	8007ba8 <prvInsertTimerInActiveList>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d06c      	beq.n	8007dd0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007cfc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d04:	f003 0304 	and.w	r3, r3, #4
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d061      	beq.n	8007dd0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007d0c:	68ba      	ldr	r2, [r7, #8]
 8007d0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d10:	699b      	ldr	r3, [r3, #24]
 8007d12:	441a      	add	r2, r3
 8007d14:	2300      	movs	r3, #0
 8007d16:	9300      	str	r3, [sp, #0]
 8007d18:	2300      	movs	r3, #0
 8007d1a:	2100      	movs	r1, #0
 8007d1c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d1e:	f7ff fe01 	bl	8007924 <xTimerGenericCommand>
 8007d22:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007d24:	6a3b      	ldr	r3, [r7, #32]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d152      	bne.n	8007dd0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007d2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d2e:	f383 8811 	msr	BASEPRI, r3
 8007d32:	f3bf 8f6f 	isb	sy
 8007d36:	f3bf 8f4f 	dsb	sy
 8007d3a:	61bb      	str	r3, [r7, #24]
}
 8007d3c:	bf00      	nop
 8007d3e:	bf00      	nop
 8007d40:	e7fd      	b.n	8007d3e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d48:	f023 0301 	bic.w	r3, r3, #1
 8007d4c:	b2da      	uxtb	r2, r3
 8007d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d50:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007d54:	e03d      	b.n	8007dd2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d5c:	f043 0301 	orr.w	r3, r3, #1
 8007d60:	b2da      	uxtb	r2, r3
 8007d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d6c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d70:	699b      	ldr	r3, [r3, #24]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d10b      	bne.n	8007d8e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d7a:	f383 8811 	msr	BASEPRI, r3
 8007d7e:	f3bf 8f6f 	isb	sy
 8007d82:	f3bf 8f4f 	dsb	sy
 8007d86:	617b      	str	r3, [r7, #20]
}
 8007d88:	bf00      	nop
 8007d8a:	bf00      	nop
 8007d8c:	e7fd      	b.n	8007d8a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d90:	699a      	ldr	r2, [r3, #24]
 8007d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d94:	18d1      	adds	r1, r2, r3
 8007d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d9a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007d9c:	f7ff ff04 	bl	8007ba8 <prvInsertTimerInActiveList>
					break;
 8007da0:	e017      	b.n	8007dd2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007da8:	f003 0302 	and.w	r3, r3, #2
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d103      	bne.n	8007db8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007db0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007db2:	f000 fbe9 	bl	8008588 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007db6:	e00c      	b.n	8007dd2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007db8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007dbe:	f023 0301 	bic.w	r3, r3, #1
 8007dc2:	b2da      	uxtb	r2, r3
 8007dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007dca:	e002      	b.n	8007dd2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007dcc:	bf00      	nop
 8007dce:	e000      	b.n	8007dd2 <prvProcessReceivedCommands+0x1a6>
					break;
 8007dd0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007dd2:	4b08      	ldr	r3, [pc, #32]	@ (8007df4 <prvProcessReceivedCommands+0x1c8>)
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	1d39      	adds	r1, r7, #4
 8007dd8:	2200      	movs	r2, #0
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7fe fbfc 	bl	80065d8 <xQueueReceive>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	f47f af26 	bne.w	8007c34 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007de8:	bf00      	nop
 8007dea:	bf00      	nop
 8007dec:	3730      	adds	r7, #48	@ 0x30
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop
 8007df4:	2000101c 	.word	0x2000101c

08007df8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b088      	sub	sp, #32
 8007dfc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007dfe:	e049      	b.n	8007e94 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007e00:	4b2e      	ldr	r3, [pc, #184]	@ (8007ebc <prvSwitchTimerLists+0xc4>)
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e0a:	4b2c      	ldr	r3, [pc, #176]	@ (8007ebc <prvSwitchTimerLists+0xc4>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68db      	ldr	r3, [r3, #12]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	3304      	adds	r3, #4
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f7fe f909 	bl	8006030 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e2c:	f003 0304 	and.w	r3, r3, #4
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d02f      	beq.n	8007e94 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	693a      	ldr	r2, [r7, #16]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007e3e:	68ba      	ldr	r2, [r7, #8]
 8007e40:	693b      	ldr	r3, [r7, #16]
 8007e42:	429a      	cmp	r2, r3
 8007e44:	d90e      	bls.n	8007e64 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	68ba      	ldr	r2, [r7, #8]
 8007e4a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	68fa      	ldr	r2, [r7, #12]
 8007e50:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007e52:	4b1a      	ldr	r3, [pc, #104]	@ (8007ebc <prvSwitchTimerLists+0xc4>)
 8007e54:	681a      	ldr	r2, [r3, #0]
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	3304      	adds	r3, #4
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4610      	mov	r0, r2
 8007e5e:	f7fe f8ae 	bl	8005fbe <vListInsert>
 8007e62:	e017      	b.n	8007e94 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007e64:	2300      	movs	r3, #0
 8007e66:	9300      	str	r3, [sp, #0]
 8007e68:	2300      	movs	r3, #0
 8007e6a:	693a      	ldr	r2, [r7, #16]
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	68f8      	ldr	r0, [r7, #12]
 8007e70:	f7ff fd58 	bl	8007924 <xTimerGenericCommand>
 8007e74:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d10b      	bne.n	8007e94 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007e7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e80:	f383 8811 	msr	BASEPRI, r3
 8007e84:	f3bf 8f6f 	isb	sy
 8007e88:	f3bf 8f4f 	dsb	sy
 8007e8c:	603b      	str	r3, [r7, #0]
}
 8007e8e:	bf00      	nop
 8007e90:	bf00      	nop
 8007e92:	e7fd      	b.n	8007e90 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007e94:	4b09      	ldr	r3, [pc, #36]	@ (8007ebc <prvSwitchTimerLists+0xc4>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d1b0      	bne.n	8007e00 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007e9e:	4b07      	ldr	r3, [pc, #28]	@ (8007ebc <prvSwitchTimerLists+0xc4>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007ea4:	4b06      	ldr	r3, [pc, #24]	@ (8007ec0 <prvSwitchTimerLists+0xc8>)
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a04      	ldr	r2, [pc, #16]	@ (8007ebc <prvSwitchTimerLists+0xc4>)
 8007eaa:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007eac:	4a04      	ldr	r2, [pc, #16]	@ (8007ec0 <prvSwitchTimerLists+0xc8>)
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	6013      	str	r3, [r2, #0]
}
 8007eb2:	bf00      	nop
 8007eb4:	3718      	adds	r7, #24
 8007eb6:	46bd      	mov	sp, r7
 8007eb8:	bd80      	pop	{r7, pc}
 8007eba:	bf00      	nop
 8007ebc:	20001014 	.word	0x20001014
 8007ec0:	20001018 	.word	0x20001018

08007ec4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007eca:	f000 f96d 	bl	80081a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007ece:	4b15      	ldr	r3, [pc, #84]	@ (8007f24 <prvCheckForValidListAndQueue+0x60>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d120      	bne.n	8007f18 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007ed6:	4814      	ldr	r0, [pc, #80]	@ (8007f28 <prvCheckForValidListAndQueue+0x64>)
 8007ed8:	f7fe f820 	bl	8005f1c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007edc:	4813      	ldr	r0, [pc, #76]	@ (8007f2c <prvCheckForValidListAndQueue+0x68>)
 8007ede:	f7fe f81d 	bl	8005f1c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007ee2:	4b13      	ldr	r3, [pc, #76]	@ (8007f30 <prvCheckForValidListAndQueue+0x6c>)
 8007ee4:	4a10      	ldr	r2, [pc, #64]	@ (8007f28 <prvCheckForValidListAndQueue+0x64>)
 8007ee6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007ee8:	4b12      	ldr	r3, [pc, #72]	@ (8007f34 <prvCheckForValidListAndQueue+0x70>)
 8007eea:	4a10      	ldr	r2, [pc, #64]	@ (8007f2c <prvCheckForValidListAndQueue+0x68>)
 8007eec:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007eee:	2300      	movs	r3, #0
 8007ef0:	9300      	str	r3, [sp, #0]
 8007ef2:	4b11      	ldr	r3, [pc, #68]	@ (8007f38 <prvCheckForValidListAndQueue+0x74>)
 8007ef4:	4a11      	ldr	r2, [pc, #68]	@ (8007f3c <prvCheckForValidListAndQueue+0x78>)
 8007ef6:	2110      	movs	r1, #16
 8007ef8:	200a      	movs	r0, #10
 8007efa:	f7fe f92d 	bl	8006158 <xQueueGenericCreateStatic>
 8007efe:	4603      	mov	r3, r0
 8007f00:	4a08      	ldr	r2, [pc, #32]	@ (8007f24 <prvCheckForValidListAndQueue+0x60>)
 8007f02:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007f04:	4b07      	ldr	r3, [pc, #28]	@ (8007f24 <prvCheckForValidListAndQueue+0x60>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d005      	beq.n	8007f18 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007f0c:	4b05      	ldr	r3, [pc, #20]	@ (8007f24 <prvCheckForValidListAndQueue+0x60>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	490b      	ldr	r1, [pc, #44]	@ (8007f40 <prvCheckForValidListAndQueue+0x7c>)
 8007f12:	4618      	mov	r0, r3
 8007f14:	f7fe fd52 	bl	80069bc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007f18:	f000 f978 	bl	800820c <vPortExitCritical>
}
 8007f1c:	bf00      	nop
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop
 8007f24:	2000101c 	.word	0x2000101c
 8007f28:	20000fec 	.word	0x20000fec
 8007f2c:	20001000 	.word	0x20001000
 8007f30:	20001014 	.word	0x20001014
 8007f34:	20001018 	.word	0x20001018
 8007f38:	200010c8 	.word	0x200010c8
 8007f3c:	20001028 	.word	0x20001028
 8007f40:	0800b164 	.word	0x0800b164

08007f44 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007f44:	b480      	push	{r7}
 8007f46:	b085      	sub	sp, #20
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	3b04      	subs	r3, #4
 8007f54:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007f5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	3b04      	subs	r3, #4
 8007f62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007f64:	68bb      	ldr	r3, [r7, #8]
 8007f66:	f023 0201 	bic.w	r2, r3, #1
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	3b04      	subs	r3, #4
 8007f72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007f74:	4a0c      	ldr	r2, [pc, #48]	@ (8007fa8 <pxPortInitialiseStack+0x64>)
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	3b14      	subs	r3, #20
 8007f7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	3b04      	subs	r3, #4
 8007f8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f06f 0202 	mvn.w	r2, #2
 8007f92:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	3b20      	subs	r3, #32
 8007f98:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007f9a:	68fb      	ldr	r3, [r7, #12]
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3714      	adds	r7, #20
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa6:	4770      	bx	lr
 8007fa8:	08007fad 	.word	0x08007fad

08007fac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007fac:	b480      	push	{r7}
 8007fae:	b085      	sub	sp, #20
 8007fb0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007fb6:	4b13      	ldr	r3, [pc, #76]	@ (8008004 <prvTaskExitError+0x58>)
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fbe:	d00b      	beq.n	8007fd8 <prvTaskExitError+0x2c>
	__asm volatile
 8007fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc4:	f383 8811 	msr	BASEPRI, r3
 8007fc8:	f3bf 8f6f 	isb	sy
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	60fb      	str	r3, [r7, #12]
}
 8007fd2:	bf00      	nop
 8007fd4:	bf00      	nop
 8007fd6:	e7fd      	b.n	8007fd4 <prvTaskExitError+0x28>
	__asm volatile
 8007fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fdc:	f383 8811 	msr	BASEPRI, r3
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	f3bf 8f4f 	dsb	sy
 8007fe8:	60bb      	str	r3, [r7, #8]
}
 8007fea:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007fec:	bf00      	nop
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d0fc      	beq.n	8007fee <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop
 8007ff8:	3714      	adds	r7, #20
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr
 8008002:	bf00      	nop
 8008004:	2000000c 	.word	0x2000000c
	...

08008010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008010:	4b07      	ldr	r3, [pc, #28]	@ (8008030 <pxCurrentTCBConst2>)
 8008012:	6819      	ldr	r1, [r3, #0]
 8008014:	6808      	ldr	r0, [r1, #0]
 8008016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800801a:	f380 8809 	msr	PSP, r0
 800801e:	f3bf 8f6f 	isb	sy
 8008022:	f04f 0000 	mov.w	r0, #0
 8008026:	f380 8811 	msr	BASEPRI, r0
 800802a:	4770      	bx	lr
 800802c:	f3af 8000 	nop.w

08008030 <pxCurrentTCBConst2>:
 8008030:	20000aec 	.word	0x20000aec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008034:	bf00      	nop
 8008036:	bf00      	nop

08008038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008038:	4808      	ldr	r0, [pc, #32]	@ (800805c <prvPortStartFirstTask+0x24>)
 800803a:	6800      	ldr	r0, [r0, #0]
 800803c:	6800      	ldr	r0, [r0, #0]
 800803e:	f380 8808 	msr	MSP, r0
 8008042:	f04f 0000 	mov.w	r0, #0
 8008046:	f380 8814 	msr	CONTROL, r0
 800804a:	b662      	cpsie	i
 800804c:	b661      	cpsie	f
 800804e:	f3bf 8f4f 	dsb	sy
 8008052:	f3bf 8f6f 	isb	sy
 8008056:	df00      	svc	0
 8008058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800805a:	bf00      	nop
 800805c:	e000ed08 	.word	0xe000ed08

08008060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b086      	sub	sp, #24
 8008064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008066:	4b47      	ldr	r3, [pc, #284]	@ (8008184 <xPortStartScheduler+0x124>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a47      	ldr	r2, [pc, #284]	@ (8008188 <xPortStartScheduler+0x128>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d10b      	bne.n	8008088 <xPortStartScheduler+0x28>
	__asm volatile
 8008070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	613b      	str	r3, [r7, #16]
}
 8008082:	bf00      	nop
 8008084:	bf00      	nop
 8008086:	e7fd      	b.n	8008084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008088:	4b3e      	ldr	r3, [pc, #248]	@ (8008184 <xPortStartScheduler+0x124>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a3f      	ldr	r2, [pc, #252]	@ (800818c <xPortStartScheduler+0x12c>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d10b      	bne.n	80080aa <xPortStartScheduler+0x4a>
	__asm volatile
 8008092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008096:	f383 8811 	msr	BASEPRI, r3
 800809a:	f3bf 8f6f 	isb	sy
 800809e:	f3bf 8f4f 	dsb	sy
 80080a2:	60fb      	str	r3, [r7, #12]
}
 80080a4:	bf00      	nop
 80080a6:	bf00      	nop
 80080a8:	e7fd      	b.n	80080a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80080aa:	4b39      	ldr	r3, [pc, #228]	@ (8008190 <xPortStartScheduler+0x130>)
 80080ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	22ff      	movs	r2, #255	@ 0xff
 80080ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80080c4:	78fb      	ldrb	r3, [r7, #3]
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80080cc:	b2da      	uxtb	r2, r3
 80080ce:	4b31      	ldr	r3, [pc, #196]	@ (8008194 <xPortStartScheduler+0x134>)
 80080d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80080d2:	4b31      	ldr	r3, [pc, #196]	@ (8008198 <xPortStartScheduler+0x138>)
 80080d4:	2207      	movs	r2, #7
 80080d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80080d8:	e009      	b.n	80080ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80080da:	4b2f      	ldr	r3, [pc, #188]	@ (8008198 <xPortStartScheduler+0x138>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3b01      	subs	r3, #1
 80080e0:	4a2d      	ldr	r2, [pc, #180]	@ (8008198 <xPortStartScheduler+0x138>)
 80080e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80080e4:	78fb      	ldrb	r3, [r7, #3]
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	005b      	lsls	r3, r3, #1
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80080ee:	78fb      	ldrb	r3, [r7, #3]
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080f6:	2b80      	cmp	r3, #128	@ 0x80
 80080f8:	d0ef      	beq.n	80080da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80080fa:	4b27      	ldr	r3, [pc, #156]	@ (8008198 <xPortStartScheduler+0x138>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f1c3 0307 	rsb	r3, r3, #7
 8008102:	2b04      	cmp	r3, #4
 8008104:	d00b      	beq.n	800811e <xPortStartScheduler+0xbe>
	__asm volatile
 8008106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810a:	f383 8811 	msr	BASEPRI, r3
 800810e:	f3bf 8f6f 	isb	sy
 8008112:	f3bf 8f4f 	dsb	sy
 8008116:	60bb      	str	r3, [r7, #8]
}
 8008118:	bf00      	nop
 800811a:	bf00      	nop
 800811c:	e7fd      	b.n	800811a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800811e:	4b1e      	ldr	r3, [pc, #120]	@ (8008198 <xPortStartScheduler+0x138>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	021b      	lsls	r3, r3, #8
 8008124:	4a1c      	ldr	r2, [pc, #112]	@ (8008198 <xPortStartScheduler+0x138>)
 8008126:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008128:	4b1b      	ldr	r3, [pc, #108]	@ (8008198 <xPortStartScheduler+0x138>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008130:	4a19      	ldr	r2, [pc, #100]	@ (8008198 <xPortStartScheduler+0x138>)
 8008132:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	b2da      	uxtb	r2, r3
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800813c:	4b17      	ldr	r3, [pc, #92]	@ (800819c <xPortStartScheduler+0x13c>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a16      	ldr	r2, [pc, #88]	@ (800819c <xPortStartScheduler+0x13c>)
 8008142:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008146:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008148:	4b14      	ldr	r3, [pc, #80]	@ (800819c <xPortStartScheduler+0x13c>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a13      	ldr	r2, [pc, #76]	@ (800819c <xPortStartScheduler+0x13c>)
 800814e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008152:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008154:	f000 f8da 	bl	800830c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008158:	4b11      	ldr	r3, [pc, #68]	@ (80081a0 <xPortStartScheduler+0x140>)
 800815a:	2200      	movs	r2, #0
 800815c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800815e:	f000 f8f9 	bl	8008354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008162:	4b10      	ldr	r3, [pc, #64]	@ (80081a4 <xPortStartScheduler+0x144>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a0f      	ldr	r2, [pc, #60]	@ (80081a4 <xPortStartScheduler+0x144>)
 8008168:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800816c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800816e:	f7ff ff63 	bl	8008038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008172:	f7ff f83b 	bl	80071ec <vTaskSwitchContext>
	prvTaskExitError();
 8008176:	f7ff ff19 	bl	8007fac <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800817a:	2300      	movs	r3, #0
}
 800817c:	4618      	mov	r0, r3
 800817e:	3718      	adds	r7, #24
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}
 8008184:	e000ed00 	.word	0xe000ed00
 8008188:	410fc271 	.word	0x410fc271
 800818c:	410fc270 	.word	0x410fc270
 8008190:	e000e400 	.word	0xe000e400
 8008194:	20001118 	.word	0x20001118
 8008198:	2000111c 	.word	0x2000111c
 800819c:	e000ed20 	.word	0xe000ed20
 80081a0:	2000000c 	.word	0x2000000c
 80081a4:	e000ef34 	.word	0xe000ef34

080081a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80081a8:	b480      	push	{r7}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
	__asm volatile
 80081ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b2:	f383 8811 	msr	BASEPRI, r3
 80081b6:	f3bf 8f6f 	isb	sy
 80081ba:	f3bf 8f4f 	dsb	sy
 80081be:	607b      	str	r3, [r7, #4]
}
 80081c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80081c2:	4b10      	ldr	r3, [pc, #64]	@ (8008204 <vPortEnterCritical+0x5c>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	3301      	adds	r3, #1
 80081c8:	4a0e      	ldr	r2, [pc, #56]	@ (8008204 <vPortEnterCritical+0x5c>)
 80081ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80081cc:	4b0d      	ldr	r3, [pc, #52]	@ (8008204 <vPortEnterCritical+0x5c>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d110      	bne.n	80081f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80081d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008208 <vPortEnterCritical+0x60>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00b      	beq.n	80081f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80081de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e2:	f383 8811 	msr	BASEPRI, r3
 80081e6:	f3bf 8f6f 	isb	sy
 80081ea:	f3bf 8f4f 	dsb	sy
 80081ee:	603b      	str	r3, [r7, #0]
}
 80081f0:	bf00      	nop
 80081f2:	bf00      	nop
 80081f4:	e7fd      	b.n	80081f2 <vPortEnterCritical+0x4a>
	}
}
 80081f6:	bf00      	nop
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	2000000c 	.word	0x2000000c
 8008208:	e000ed04 	.word	0xe000ed04

0800820c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008212:	4b12      	ldr	r3, [pc, #72]	@ (800825c <vPortExitCritical+0x50>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10b      	bne.n	8008232 <vPortExitCritical+0x26>
	__asm volatile
 800821a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821e:	f383 8811 	msr	BASEPRI, r3
 8008222:	f3bf 8f6f 	isb	sy
 8008226:	f3bf 8f4f 	dsb	sy
 800822a:	607b      	str	r3, [r7, #4]
}
 800822c:	bf00      	nop
 800822e:	bf00      	nop
 8008230:	e7fd      	b.n	800822e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008232:	4b0a      	ldr	r3, [pc, #40]	@ (800825c <vPortExitCritical+0x50>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3b01      	subs	r3, #1
 8008238:	4a08      	ldr	r2, [pc, #32]	@ (800825c <vPortExitCritical+0x50>)
 800823a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800823c:	4b07      	ldr	r3, [pc, #28]	@ (800825c <vPortExitCritical+0x50>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d105      	bne.n	8008250 <vPortExitCritical+0x44>
 8008244:	2300      	movs	r3, #0
 8008246:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	f383 8811 	msr	BASEPRI, r3
}
 800824e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008250:	bf00      	nop
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr
 800825c:	2000000c 	.word	0x2000000c

08008260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008260:	f3ef 8009 	mrs	r0, PSP
 8008264:	f3bf 8f6f 	isb	sy
 8008268:	4b15      	ldr	r3, [pc, #84]	@ (80082c0 <pxCurrentTCBConst>)
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	f01e 0f10 	tst.w	lr, #16
 8008270:	bf08      	it	eq
 8008272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800827a:	6010      	str	r0, [r2, #0]
 800827c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008280:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008284:	f380 8811 	msr	BASEPRI, r0
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	f3bf 8f6f 	isb	sy
 8008290:	f7fe ffac 	bl	80071ec <vTaskSwitchContext>
 8008294:	f04f 0000 	mov.w	r0, #0
 8008298:	f380 8811 	msr	BASEPRI, r0
 800829c:	bc09      	pop	{r0, r3}
 800829e:	6819      	ldr	r1, [r3, #0]
 80082a0:	6808      	ldr	r0, [r1, #0]
 80082a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a6:	f01e 0f10 	tst.w	lr, #16
 80082aa:	bf08      	it	eq
 80082ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80082b0:	f380 8809 	msr	PSP, r0
 80082b4:	f3bf 8f6f 	isb	sy
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	f3af 8000 	nop.w

080082c0 <pxCurrentTCBConst>:
 80082c0:	20000aec 	.word	0x20000aec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80082c4:	bf00      	nop
 80082c6:	bf00      	nop

080082c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
	__asm volatile
 80082ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	607b      	str	r3, [r7, #4]
}
 80082e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80082e2:	f7fe fec9 	bl	8007078 <xTaskIncrementTick>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d003      	beq.n	80082f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80082ec:	4b06      	ldr	r3, [pc, #24]	@ (8008308 <xPortSysTickHandler+0x40>)
 80082ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	2300      	movs	r3, #0
 80082f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	f383 8811 	msr	BASEPRI, r3
}
 80082fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008300:	bf00      	nop
 8008302:	3708      	adds	r7, #8
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	e000ed04 	.word	0xe000ed04

0800830c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800830c:	b480      	push	{r7}
 800830e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008310:	4b0b      	ldr	r3, [pc, #44]	@ (8008340 <vPortSetupTimerInterrupt+0x34>)
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008316:	4b0b      	ldr	r3, [pc, #44]	@ (8008344 <vPortSetupTimerInterrupt+0x38>)
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800831c:	4b0a      	ldr	r3, [pc, #40]	@ (8008348 <vPortSetupTimerInterrupt+0x3c>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a0a      	ldr	r2, [pc, #40]	@ (800834c <vPortSetupTimerInterrupt+0x40>)
 8008322:	fba2 2303 	umull	r2, r3, r2, r3
 8008326:	095b      	lsrs	r3, r3, #5
 8008328:	4a09      	ldr	r2, [pc, #36]	@ (8008350 <vPortSetupTimerInterrupt+0x44>)
 800832a:	3b01      	subs	r3, #1
 800832c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800832e:	4b04      	ldr	r3, [pc, #16]	@ (8008340 <vPortSetupTimerInterrupt+0x34>)
 8008330:	2207      	movs	r2, #7
 8008332:	601a      	str	r2, [r3, #0]
}
 8008334:	bf00      	nop
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	e000e010 	.word	0xe000e010
 8008344:	e000e018 	.word	0xe000e018
 8008348:	20000000 	.word	0x20000000
 800834c:	51eb851f 	.word	0x51eb851f
 8008350:	e000e014 	.word	0xe000e014

08008354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008354:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008364 <vPortEnableVFP+0x10>
 8008358:	6801      	ldr	r1, [r0, #0]
 800835a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800835e:	6001      	str	r1, [r0, #0]
 8008360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008362:	bf00      	nop
 8008364:	e000ed88 	.word	0xe000ed88

08008368 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800836e:	f3ef 8305 	mrs	r3, IPSR
 8008372:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2b0f      	cmp	r3, #15
 8008378:	d915      	bls.n	80083a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800837a:	4a18      	ldr	r2, [pc, #96]	@ (80083dc <vPortValidateInterruptPriority+0x74>)
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4413      	add	r3, r2
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008384:	4b16      	ldr	r3, [pc, #88]	@ (80083e0 <vPortValidateInterruptPriority+0x78>)
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	7afa      	ldrb	r2, [r7, #11]
 800838a:	429a      	cmp	r2, r3
 800838c:	d20b      	bcs.n	80083a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800838e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008392:	f383 8811 	msr	BASEPRI, r3
 8008396:	f3bf 8f6f 	isb	sy
 800839a:	f3bf 8f4f 	dsb	sy
 800839e:	607b      	str	r3, [r7, #4]
}
 80083a0:	bf00      	nop
 80083a2:	bf00      	nop
 80083a4:	e7fd      	b.n	80083a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80083a6:	4b0f      	ldr	r3, [pc, #60]	@ (80083e4 <vPortValidateInterruptPriority+0x7c>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80083ae:	4b0e      	ldr	r3, [pc, #56]	@ (80083e8 <vPortValidateInterruptPriority+0x80>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d90b      	bls.n	80083ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80083b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ba:	f383 8811 	msr	BASEPRI, r3
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	603b      	str	r3, [r7, #0]
}
 80083c8:	bf00      	nop
 80083ca:	bf00      	nop
 80083cc:	e7fd      	b.n	80083ca <vPortValidateInterruptPriority+0x62>
	}
 80083ce:	bf00      	nop
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	e000e3f0 	.word	0xe000e3f0
 80083e0:	20001118 	.word	0x20001118
 80083e4:	e000ed0c 	.word	0xe000ed0c
 80083e8:	2000111c 	.word	0x2000111c

080083ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b08a      	sub	sp, #40	@ 0x28
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80083f4:	2300      	movs	r3, #0
 80083f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80083f8:	f7fe fd82 	bl	8006f00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80083fc:	4b5c      	ldr	r3, [pc, #368]	@ (8008570 <pvPortMalloc+0x184>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d101      	bne.n	8008408 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008404:	f000 f924 	bl	8008650 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008408:	4b5a      	ldr	r3, [pc, #360]	@ (8008574 <pvPortMalloc+0x188>)
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4013      	ands	r3, r2
 8008410:	2b00      	cmp	r3, #0
 8008412:	f040 8095 	bne.w	8008540 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d01e      	beq.n	800845a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800841c:	2208      	movs	r2, #8
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4413      	add	r3, r2
 8008422:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f003 0307 	and.w	r3, r3, #7
 800842a:	2b00      	cmp	r3, #0
 800842c:	d015      	beq.n	800845a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f023 0307 	bic.w	r3, r3, #7
 8008434:	3308      	adds	r3, #8
 8008436:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f003 0307 	and.w	r3, r3, #7
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00b      	beq.n	800845a <pvPortMalloc+0x6e>
	__asm volatile
 8008442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008446:	f383 8811 	msr	BASEPRI, r3
 800844a:	f3bf 8f6f 	isb	sy
 800844e:	f3bf 8f4f 	dsb	sy
 8008452:	617b      	str	r3, [r7, #20]
}
 8008454:	bf00      	nop
 8008456:	bf00      	nop
 8008458:	e7fd      	b.n	8008456 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d06f      	beq.n	8008540 <pvPortMalloc+0x154>
 8008460:	4b45      	ldr	r3, [pc, #276]	@ (8008578 <pvPortMalloc+0x18c>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	429a      	cmp	r2, r3
 8008468:	d86a      	bhi.n	8008540 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800846a:	4b44      	ldr	r3, [pc, #272]	@ (800857c <pvPortMalloc+0x190>)
 800846c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800846e:	4b43      	ldr	r3, [pc, #268]	@ (800857c <pvPortMalloc+0x190>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008474:	e004      	b.n	8008480 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008478:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800847a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	429a      	cmp	r2, r3
 8008488:	d903      	bls.n	8008492 <pvPortMalloc+0xa6>
 800848a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1f1      	bne.n	8008476 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008492:	4b37      	ldr	r3, [pc, #220]	@ (8008570 <pvPortMalloc+0x184>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008498:	429a      	cmp	r2, r3
 800849a:	d051      	beq.n	8008540 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800849c:	6a3b      	ldr	r3, [r7, #32]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2208      	movs	r2, #8
 80084a2:	4413      	add	r3, r2
 80084a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80084a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	6a3b      	ldr	r3, [r7, #32]
 80084ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80084ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b0:	685a      	ldr	r2, [r3, #4]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	1ad2      	subs	r2, r2, r3
 80084b6:	2308      	movs	r3, #8
 80084b8:	005b      	lsls	r3, r3, #1
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d920      	bls.n	8008500 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80084be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	4413      	add	r3, r2
 80084c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	f003 0307 	and.w	r3, r3, #7
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00b      	beq.n	80084e8 <pvPortMalloc+0xfc>
	__asm volatile
 80084d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d4:	f383 8811 	msr	BASEPRI, r3
 80084d8:	f3bf 8f6f 	isb	sy
 80084dc:	f3bf 8f4f 	dsb	sy
 80084e0:	613b      	str	r3, [r7, #16]
}
 80084e2:	bf00      	nop
 80084e4:	bf00      	nop
 80084e6:	e7fd      	b.n	80084e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80084e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ea:	685a      	ldr	r2, [r3, #4]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	1ad2      	subs	r2, r2, r3
 80084f0:	69bb      	ldr	r3, [r7, #24]
 80084f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80084f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80084fa:	69b8      	ldr	r0, [r7, #24]
 80084fc:	f000 f90a 	bl	8008714 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008500:	4b1d      	ldr	r3, [pc, #116]	@ (8008578 <pvPortMalloc+0x18c>)
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	1ad3      	subs	r3, r2, r3
 800850a:	4a1b      	ldr	r2, [pc, #108]	@ (8008578 <pvPortMalloc+0x18c>)
 800850c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800850e:	4b1a      	ldr	r3, [pc, #104]	@ (8008578 <pvPortMalloc+0x18c>)
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	4b1b      	ldr	r3, [pc, #108]	@ (8008580 <pvPortMalloc+0x194>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	429a      	cmp	r2, r3
 8008518:	d203      	bcs.n	8008522 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800851a:	4b17      	ldr	r3, [pc, #92]	@ (8008578 <pvPortMalloc+0x18c>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a18      	ldr	r2, [pc, #96]	@ (8008580 <pvPortMalloc+0x194>)
 8008520:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008524:	685a      	ldr	r2, [r3, #4]
 8008526:	4b13      	ldr	r3, [pc, #76]	@ (8008574 <pvPortMalloc+0x188>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	431a      	orrs	r2, r3
 800852c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008532:	2200      	movs	r2, #0
 8008534:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008536:	4b13      	ldr	r3, [pc, #76]	@ (8008584 <pvPortMalloc+0x198>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	3301      	adds	r3, #1
 800853c:	4a11      	ldr	r2, [pc, #68]	@ (8008584 <pvPortMalloc+0x198>)
 800853e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008540:	f7fe fcec 	bl	8006f1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008544:	69fb      	ldr	r3, [r7, #28]
 8008546:	f003 0307 	and.w	r3, r3, #7
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00b      	beq.n	8008566 <pvPortMalloc+0x17a>
	__asm volatile
 800854e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	60fb      	str	r3, [r7, #12]
}
 8008560:	bf00      	nop
 8008562:	bf00      	nop
 8008564:	e7fd      	b.n	8008562 <pvPortMalloc+0x176>
	return pvReturn;
 8008566:	69fb      	ldr	r3, [r7, #28]
}
 8008568:	4618      	mov	r0, r3
 800856a:	3728      	adds	r7, #40	@ 0x28
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	20001d28 	.word	0x20001d28
 8008574:	20001d3c 	.word	0x20001d3c
 8008578:	20001d2c 	.word	0x20001d2c
 800857c:	20001d20 	.word	0x20001d20
 8008580:	20001d30 	.word	0x20001d30
 8008584:	20001d34 	.word	0x20001d34

08008588 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b086      	sub	sp, #24
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d04f      	beq.n	800863a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800859a:	2308      	movs	r3, #8
 800859c:	425b      	negs	r3, r3
 800859e:	697a      	ldr	r2, [r7, #20]
 80085a0:	4413      	add	r3, r2
 80085a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	4b25      	ldr	r3, [pc, #148]	@ (8008644 <vPortFree+0xbc>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4013      	ands	r3, r2
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d10b      	bne.n	80085ce <vPortFree+0x46>
	__asm volatile
 80085b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ba:	f383 8811 	msr	BASEPRI, r3
 80085be:	f3bf 8f6f 	isb	sy
 80085c2:	f3bf 8f4f 	dsb	sy
 80085c6:	60fb      	str	r3, [r7, #12]
}
 80085c8:	bf00      	nop
 80085ca:	bf00      	nop
 80085cc:	e7fd      	b.n	80085ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00b      	beq.n	80085ee <vPortFree+0x66>
	__asm volatile
 80085d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085da:	f383 8811 	msr	BASEPRI, r3
 80085de:	f3bf 8f6f 	isb	sy
 80085e2:	f3bf 8f4f 	dsb	sy
 80085e6:	60bb      	str	r3, [r7, #8]
}
 80085e8:	bf00      	nop
 80085ea:	bf00      	nop
 80085ec:	e7fd      	b.n	80085ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	685a      	ldr	r2, [r3, #4]
 80085f2:	4b14      	ldr	r3, [pc, #80]	@ (8008644 <vPortFree+0xbc>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4013      	ands	r3, r2
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d01e      	beq.n	800863a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d11a      	bne.n	800863a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	685a      	ldr	r2, [r3, #4]
 8008608:	4b0e      	ldr	r3, [pc, #56]	@ (8008644 <vPortFree+0xbc>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	43db      	mvns	r3, r3
 800860e:	401a      	ands	r2, r3
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008614:	f7fe fc74 	bl	8006f00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	685a      	ldr	r2, [r3, #4]
 800861c:	4b0a      	ldr	r3, [pc, #40]	@ (8008648 <vPortFree+0xc0>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4413      	add	r3, r2
 8008622:	4a09      	ldr	r2, [pc, #36]	@ (8008648 <vPortFree+0xc0>)
 8008624:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008626:	6938      	ldr	r0, [r7, #16]
 8008628:	f000 f874 	bl	8008714 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800862c:	4b07      	ldr	r3, [pc, #28]	@ (800864c <vPortFree+0xc4>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	3301      	adds	r3, #1
 8008632:	4a06      	ldr	r2, [pc, #24]	@ (800864c <vPortFree+0xc4>)
 8008634:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008636:	f7fe fc71 	bl	8006f1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800863a:	bf00      	nop
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	20001d3c 	.word	0x20001d3c
 8008648:	20001d2c 	.word	0x20001d2c
 800864c:	20001d38 	.word	0x20001d38

08008650 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008656:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800865a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800865c:	4b27      	ldr	r3, [pc, #156]	@ (80086fc <prvHeapInit+0xac>)
 800865e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f003 0307 	and.w	r3, r3, #7
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00c      	beq.n	8008684 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3307      	adds	r3, #7
 800866e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f023 0307 	bic.w	r3, r3, #7
 8008676:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	4a1f      	ldr	r2, [pc, #124]	@ (80086fc <prvHeapInit+0xac>)
 8008680:	4413      	add	r3, r2
 8008682:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008688:	4a1d      	ldr	r2, [pc, #116]	@ (8008700 <prvHeapInit+0xb0>)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800868e:	4b1c      	ldr	r3, [pc, #112]	@ (8008700 <prvHeapInit+0xb0>)
 8008690:	2200      	movs	r2, #0
 8008692:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	4413      	add	r3, r2
 800869a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800869c:	2208      	movs	r2, #8
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	1a9b      	subs	r3, r3, r2
 80086a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f023 0307 	bic.w	r3, r3, #7
 80086aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4a15      	ldr	r2, [pc, #84]	@ (8008704 <prvHeapInit+0xb4>)
 80086b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80086b2:	4b14      	ldr	r3, [pc, #80]	@ (8008704 <prvHeapInit+0xb4>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2200      	movs	r2, #0
 80086b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80086ba:	4b12      	ldr	r3, [pc, #72]	@ (8008704 <prvHeapInit+0xb4>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2200      	movs	r2, #0
 80086c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	1ad2      	subs	r2, r2, r3
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80086d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008704 <prvHeapInit+0xb4>)
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	4a0a      	ldr	r2, [pc, #40]	@ (8008708 <prvHeapInit+0xb8>)
 80086de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	4a09      	ldr	r2, [pc, #36]	@ (800870c <prvHeapInit+0xbc>)
 80086e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80086e8:	4b09      	ldr	r3, [pc, #36]	@ (8008710 <prvHeapInit+0xc0>)
 80086ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80086ee:	601a      	str	r2, [r3, #0]
}
 80086f0:	bf00      	nop
 80086f2:	3714      	adds	r7, #20
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr
 80086fc:	20001120 	.word	0x20001120
 8008700:	20001d20 	.word	0x20001d20
 8008704:	20001d28 	.word	0x20001d28
 8008708:	20001d30 	.word	0x20001d30
 800870c:	20001d2c 	.word	0x20001d2c
 8008710:	20001d3c 	.word	0x20001d3c

08008714 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800871c:	4b28      	ldr	r3, [pc, #160]	@ (80087c0 <prvInsertBlockIntoFreeList+0xac>)
 800871e:	60fb      	str	r3, [r7, #12]
 8008720:	e002      	b.n	8008728 <prvInsertBlockIntoFreeList+0x14>
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	60fb      	str	r3, [r7, #12]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	429a      	cmp	r2, r3
 8008730:	d8f7      	bhi.n	8008722 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	4413      	add	r3, r2
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	429a      	cmp	r2, r3
 8008742:	d108      	bne.n	8008756 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	685a      	ldr	r2, [r3, #4]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	441a      	add	r2, r3
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	441a      	add	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	429a      	cmp	r2, r3
 8008768:	d118      	bne.n	800879c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	4b15      	ldr	r3, [pc, #84]	@ (80087c4 <prvInsertBlockIntoFreeList+0xb0>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	429a      	cmp	r2, r3
 8008774:	d00d      	beq.n	8008792 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	685a      	ldr	r2, [r3, #4]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	441a      	add	r2, r3
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	e008      	b.n	80087a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008792:	4b0c      	ldr	r3, [pc, #48]	@ (80087c4 <prvInsertBlockIntoFreeList+0xb0>)
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	601a      	str	r2, [r3, #0]
 800879a:	e003      	b.n	80087a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d002      	beq.n	80087b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087b2:	bf00      	nop
 80087b4:	3714      	adds	r7, #20
 80087b6:	46bd      	mov	sp, r7
 80087b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop
 80087c0:	20001d20 	.word	0x20001d20
 80087c4:	20001d28 	.word	0x20001d28

080087c8 <__cvt>:
 80087c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087cc:	ec57 6b10 	vmov	r6, r7, d0
 80087d0:	2f00      	cmp	r7, #0
 80087d2:	460c      	mov	r4, r1
 80087d4:	4619      	mov	r1, r3
 80087d6:	463b      	mov	r3, r7
 80087d8:	bfbb      	ittet	lt
 80087da:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80087de:	461f      	movlt	r7, r3
 80087e0:	2300      	movge	r3, #0
 80087e2:	232d      	movlt	r3, #45	@ 0x2d
 80087e4:	700b      	strb	r3, [r1, #0]
 80087e6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087e8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80087ec:	4691      	mov	r9, r2
 80087ee:	f023 0820 	bic.w	r8, r3, #32
 80087f2:	bfbc      	itt	lt
 80087f4:	4632      	movlt	r2, r6
 80087f6:	4616      	movlt	r6, r2
 80087f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80087fc:	d005      	beq.n	800880a <__cvt+0x42>
 80087fe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008802:	d100      	bne.n	8008806 <__cvt+0x3e>
 8008804:	3401      	adds	r4, #1
 8008806:	2102      	movs	r1, #2
 8008808:	e000      	b.n	800880c <__cvt+0x44>
 800880a:	2103      	movs	r1, #3
 800880c:	ab03      	add	r3, sp, #12
 800880e:	9301      	str	r3, [sp, #4]
 8008810:	ab02      	add	r3, sp, #8
 8008812:	9300      	str	r3, [sp, #0]
 8008814:	ec47 6b10 	vmov	d0, r6, r7
 8008818:	4653      	mov	r3, sl
 800881a:	4622      	mov	r2, r4
 800881c:	f000 fe5c 	bl	80094d8 <_dtoa_r>
 8008820:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008824:	4605      	mov	r5, r0
 8008826:	d119      	bne.n	800885c <__cvt+0x94>
 8008828:	f019 0f01 	tst.w	r9, #1
 800882c:	d00e      	beq.n	800884c <__cvt+0x84>
 800882e:	eb00 0904 	add.w	r9, r0, r4
 8008832:	2200      	movs	r2, #0
 8008834:	2300      	movs	r3, #0
 8008836:	4630      	mov	r0, r6
 8008838:	4639      	mov	r1, r7
 800883a:	f7f8 f96d 	bl	8000b18 <__aeabi_dcmpeq>
 800883e:	b108      	cbz	r0, 8008844 <__cvt+0x7c>
 8008840:	f8cd 900c 	str.w	r9, [sp, #12]
 8008844:	2230      	movs	r2, #48	@ 0x30
 8008846:	9b03      	ldr	r3, [sp, #12]
 8008848:	454b      	cmp	r3, r9
 800884a:	d31e      	bcc.n	800888a <__cvt+0xc2>
 800884c:	9b03      	ldr	r3, [sp, #12]
 800884e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008850:	1b5b      	subs	r3, r3, r5
 8008852:	4628      	mov	r0, r5
 8008854:	6013      	str	r3, [r2, #0]
 8008856:	b004      	add	sp, #16
 8008858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800885c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008860:	eb00 0904 	add.w	r9, r0, r4
 8008864:	d1e5      	bne.n	8008832 <__cvt+0x6a>
 8008866:	7803      	ldrb	r3, [r0, #0]
 8008868:	2b30      	cmp	r3, #48	@ 0x30
 800886a:	d10a      	bne.n	8008882 <__cvt+0xba>
 800886c:	2200      	movs	r2, #0
 800886e:	2300      	movs	r3, #0
 8008870:	4630      	mov	r0, r6
 8008872:	4639      	mov	r1, r7
 8008874:	f7f8 f950 	bl	8000b18 <__aeabi_dcmpeq>
 8008878:	b918      	cbnz	r0, 8008882 <__cvt+0xba>
 800887a:	f1c4 0401 	rsb	r4, r4, #1
 800887e:	f8ca 4000 	str.w	r4, [sl]
 8008882:	f8da 3000 	ldr.w	r3, [sl]
 8008886:	4499      	add	r9, r3
 8008888:	e7d3      	b.n	8008832 <__cvt+0x6a>
 800888a:	1c59      	adds	r1, r3, #1
 800888c:	9103      	str	r1, [sp, #12]
 800888e:	701a      	strb	r2, [r3, #0]
 8008890:	e7d9      	b.n	8008846 <__cvt+0x7e>

08008892 <__exponent>:
 8008892:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008894:	2900      	cmp	r1, #0
 8008896:	bfba      	itte	lt
 8008898:	4249      	neglt	r1, r1
 800889a:	232d      	movlt	r3, #45	@ 0x2d
 800889c:	232b      	movge	r3, #43	@ 0x2b
 800889e:	2909      	cmp	r1, #9
 80088a0:	7002      	strb	r2, [r0, #0]
 80088a2:	7043      	strb	r3, [r0, #1]
 80088a4:	dd29      	ble.n	80088fa <__exponent+0x68>
 80088a6:	f10d 0307 	add.w	r3, sp, #7
 80088aa:	461d      	mov	r5, r3
 80088ac:	270a      	movs	r7, #10
 80088ae:	461a      	mov	r2, r3
 80088b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80088b4:	fb07 1416 	mls	r4, r7, r6, r1
 80088b8:	3430      	adds	r4, #48	@ 0x30
 80088ba:	f802 4c01 	strb.w	r4, [r2, #-1]
 80088be:	460c      	mov	r4, r1
 80088c0:	2c63      	cmp	r4, #99	@ 0x63
 80088c2:	f103 33ff 	add.w	r3, r3, #4294967295
 80088c6:	4631      	mov	r1, r6
 80088c8:	dcf1      	bgt.n	80088ae <__exponent+0x1c>
 80088ca:	3130      	adds	r1, #48	@ 0x30
 80088cc:	1e94      	subs	r4, r2, #2
 80088ce:	f803 1c01 	strb.w	r1, [r3, #-1]
 80088d2:	1c41      	adds	r1, r0, #1
 80088d4:	4623      	mov	r3, r4
 80088d6:	42ab      	cmp	r3, r5
 80088d8:	d30a      	bcc.n	80088f0 <__exponent+0x5e>
 80088da:	f10d 0309 	add.w	r3, sp, #9
 80088de:	1a9b      	subs	r3, r3, r2
 80088e0:	42ac      	cmp	r4, r5
 80088e2:	bf88      	it	hi
 80088e4:	2300      	movhi	r3, #0
 80088e6:	3302      	adds	r3, #2
 80088e8:	4403      	add	r3, r0
 80088ea:	1a18      	subs	r0, r3, r0
 80088ec:	b003      	add	sp, #12
 80088ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088f0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80088f4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80088f8:	e7ed      	b.n	80088d6 <__exponent+0x44>
 80088fa:	2330      	movs	r3, #48	@ 0x30
 80088fc:	3130      	adds	r1, #48	@ 0x30
 80088fe:	7083      	strb	r3, [r0, #2]
 8008900:	70c1      	strb	r1, [r0, #3]
 8008902:	1d03      	adds	r3, r0, #4
 8008904:	e7f1      	b.n	80088ea <__exponent+0x58>
	...

08008908 <_printf_float>:
 8008908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800890c:	b08d      	sub	sp, #52	@ 0x34
 800890e:	460c      	mov	r4, r1
 8008910:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008914:	4616      	mov	r6, r2
 8008916:	461f      	mov	r7, r3
 8008918:	4605      	mov	r5, r0
 800891a:	f000 fccd 	bl	80092b8 <_localeconv_r>
 800891e:	6803      	ldr	r3, [r0, #0]
 8008920:	9304      	str	r3, [sp, #16]
 8008922:	4618      	mov	r0, r3
 8008924:	f7f7 fccc 	bl	80002c0 <strlen>
 8008928:	2300      	movs	r3, #0
 800892a:	930a      	str	r3, [sp, #40]	@ 0x28
 800892c:	f8d8 3000 	ldr.w	r3, [r8]
 8008930:	9005      	str	r0, [sp, #20]
 8008932:	3307      	adds	r3, #7
 8008934:	f023 0307 	bic.w	r3, r3, #7
 8008938:	f103 0208 	add.w	r2, r3, #8
 800893c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008940:	f8d4 b000 	ldr.w	fp, [r4]
 8008944:	f8c8 2000 	str.w	r2, [r8]
 8008948:	e9d3 8900 	ldrd	r8, r9, [r3]
 800894c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008950:	9307      	str	r3, [sp, #28]
 8008952:	f8cd 8018 	str.w	r8, [sp, #24]
 8008956:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800895a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800895e:	4b9c      	ldr	r3, [pc, #624]	@ (8008bd0 <_printf_float+0x2c8>)
 8008960:	f04f 32ff 	mov.w	r2, #4294967295
 8008964:	f7f8 f90a 	bl	8000b7c <__aeabi_dcmpun>
 8008968:	bb70      	cbnz	r0, 80089c8 <_printf_float+0xc0>
 800896a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800896e:	4b98      	ldr	r3, [pc, #608]	@ (8008bd0 <_printf_float+0x2c8>)
 8008970:	f04f 32ff 	mov.w	r2, #4294967295
 8008974:	f7f8 f8e4 	bl	8000b40 <__aeabi_dcmple>
 8008978:	bb30      	cbnz	r0, 80089c8 <_printf_float+0xc0>
 800897a:	2200      	movs	r2, #0
 800897c:	2300      	movs	r3, #0
 800897e:	4640      	mov	r0, r8
 8008980:	4649      	mov	r1, r9
 8008982:	f7f8 f8d3 	bl	8000b2c <__aeabi_dcmplt>
 8008986:	b110      	cbz	r0, 800898e <_printf_float+0x86>
 8008988:	232d      	movs	r3, #45	@ 0x2d
 800898a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800898e:	4a91      	ldr	r2, [pc, #580]	@ (8008bd4 <_printf_float+0x2cc>)
 8008990:	4b91      	ldr	r3, [pc, #580]	@ (8008bd8 <_printf_float+0x2d0>)
 8008992:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8008996:	bf94      	ite	ls
 8008998:	4690      	movls	r8, r2
 800899a:	4698      	movhi	r8, r3
 800899c:	2303      	movs	r3, #3
 800899e:	6123      	str	r3, [r4, #16]
 80089a0:	f02b 0304 	bic.w	r3, fp, #4
 80089a4:	6023      	str	r3, [r4, #0]
 80089a6:	f04f 0900 	mov.w	r9, #0
 80089aa:	9700      	str	r7, [sp, #0]
 80089ac:	4633      	mov	r3, r6
 80089ae:	aa0b      	add	r2, sp, #44	@ 0x2c
 80089b0:	4621      	mov	r1, r4
 80089b2:	4628      	mov	r0, r5
 80089b4:	f000 f9d2 	bl	8008d5c <_printf_common>
 80089b8:	3001      	adds	r0, #1
 80089ba:	f040 808d 	bne.w	8008ad8 <_printf_float+0x1d0>
 80089be:	f04f 30ff 	mov.w	r0, #4294967295
 80089c2:	b00d      	add	sp, #52	@ 0x34
 80089c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c8:	4642      	mov	r2, r8
 80089ca:	464b      	mov	r3, r9
 80089cc:	4640      	mov	r0, r8
 80089ce:	4649      	mov	r1, r9
 80089d0:	f7f8 f8d4 	bl	8000b7c <__aeabi_dcmpun>
 80089d4:	b140      	cbz	r0, 80089e8 <_printf_float+0xe0>
 80089d6:	464b      	mov	r3, r9
 80089d8:	2b00      	cmp	r3, #0
 80089da:	bfbc      	itt	lt
 80089dc:	232d      	movlt	r3, #45	@ 0x2d
 80089de:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80089e2:	4a7e      	ldr	r2, [pc, #504]	@ (8008bdc <_printf_float+0x2d4>)
 80089e4:	4b7e      	ldr	r3, [pc, #504]	@ (8008be0 <_printf_float+0x2d8>)
 80089e6:	e7d4      	b.n	8008992 <_printf_float+0x8a>
 80089e8:	6863      	ldr	r3, [r4, #4]
 80089ea:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80089ee:	9206      	str	r2, [sp, #24]
 80089f0:	1c5a      	adds	r2, r3, #1
 80089f2:	d13b      	bne.n	8008a6c <_printf_float+0x164>
 80089f4:	2306      	movs	r3, #6
 80089f6:	6063      	str	r3, [r4, #4]
 80089f8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80089fc:	2300      	movs	r3, #0
 80089fe:	6022      	str	r2, [r4, #0]
 8008a00:	9303      	str	r3, [sp, #12]
 8008a02:	ab0a      	add	r3, sp, #40	@ 0x28
 8008a04:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008a08:	ab09      	add	r3, sp, #36	@ 0x24
 8008a0a:	9300      	str	r3, [sp, #0]
 8008a0c:	6861      	ldr	r1, [r4, #4]
 8008a0e:	ec49 8b10 	vmov	d0, r8, r9
 8008a12:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8008a16:	4628      	mov	r0, r5
 8008a18:	f7ff fed6 	bl	80087c8 <__cvt>
 8008a1c:	9b06      	ldr	r3, [sp, #24]
 8008a1e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a20:	2b47      	cmp	r3, #71	@ 0x47
 8008a22:	4680      	mov	r8, r0
 8008a24:	d129      	bne.n	8008a7a <_printf_float+0x172>
 8008a26:	1cc8      	adds	r0, r1, #3
 8008a28:	db02      	blt.n	8008a30 <_printf_float+0x128>
 8008a2a:	6863      	ldr	r3, [r4, #4]
 8008a2c:	4299      	cmp	r1, r3
 8008a2e:	dd41      	ble.n	8008ab4 <_printf_float+0x1ac>
 8008a30:	f1aa 0a02 	sub.w	sl, sl, #2
 8008a34:	fa5f fa8a 	uxtb.w	sl, sl
 8008a38:	3901      	subs	r1, #1
 8008a3a:	4652      	mov	r2, sl
 8008a3c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008a40:	9109      	str	r1, [sp, #36]	@ 0x24
 8008a42:	f7ff ff26 	bl	8008892 <__exponent>
 8008a46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a48:	1813      	adds	r3, r2, r0
 8008a4a:	2a01      	cmp	r2, #1
 8008a4c:	4681      	mov	r9, r0
 8008a4e:	6123      	str	r3, [r4, #16]
 8008a50:	dc02      	bgt.n	8008a58 <_printf_float+0x150>
 8008a52:	6822      	ldr	r2, [r4, #0]
 8008a54:	07d2      	lsls	r2, r2, #31
 8008a56:	d501      	bpl.n	8008a5c <_printf_float+0x154>
 8008a58:	3301      	adds	r3, #1
 8008a5a:	6123      	str	r3, [r4, #16]
 8008a5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d0a2      	beq.n	80089aa <_printf_float+0xa2>
 8008a64:	232d      	movs	r3, #45	@ 0x2d
 8008a66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a6a:	e79e      	b.n	80089aa <_printf_float+0xa2>
 8008a6c:	9a06      	ldr	r2, [sp, #24]
 8008a6e:	2a47      	cmp	r2, #71	@ 0x47
 8008a70:	d1c2      	bne.n	80089f8 <_printf_float+0xf0>
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d1c0      	bne.n	80089f8 <_printf_float+0xf0>
 8008a76:	2301      	movs	r3, #1
 8008a78:	e7bd      	b.n	80089f6 <_printf_float+0xee>
 8008a7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a7e:	d9db      	bls.n	8008a38 <_printf_float+0x130>
 8008a80:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008a84:	d118      	bne.n	8008ab8 <_printf_float+0x1b0>
 8008a86:	2900      	cmp	r1, #0
 8008a88:	6863      	ldr	r3, [r4, #4]
 8008a8a:	dd0b      	ble.n	8008aa4 <_printf_float+0x19c>
 8008a8c:	6121      	str	r1, [r4, #16]
 8008a8e:	b913      	cbnz	r3, 8008a96 <_printf_float+0x18e>
 8008a90:	6822      	ldr	r2, [r4, #0]
 8008a92:	07d0      	lsls	r0, r2, #31
 8008a94:	d502      	bpl.n	8008a9c <_printf_float+0x194>
 8008a96:	3301      	adds	r3, #1
 8008a98:	440b      	add	r3, r1
 8008a9a:	6123      	str	r3, [r4, #16]
 8008a9c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008a9e:	f04f 0900 	mov.w	r9, #0
 8008aa2:	e7db      	b.n	8008a5c <_printf_float+0x154>
 8008aa4:	b913      	cbnz	r3, 8008aac <_printf_float+0x1a4>
 8008aa6:	6822      	ldr	r2, [r4, #0]
 8008aa8:	07d2      	lsls	r2, r2, #31
 8008aaa:	d501      	bpl.n	8008ab0 <_printf_float+0x1a8>
 8008aac:	3302      	adds	r3, #2
 8008aae:	e7f4      	b.n	8008a9a <_printf_float+0x192>
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	e7f2      	b.n	8008a9a <_printf_float+0x192>
 8008ab4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008ab8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aba:	4299      	cmp	r1, r3
 8008abc:	db05      	blt.n	8008aca <_printf_float+0x1c2>
 8008abe:	6823      	ldr	r3, [r4, #0]
 8008ac0:	6121      	str	r1, [r4, #16]
 8008ac2:	07d8      	lsls	r0, r3, #31
 8008ac4:	d5ea      	bpl.n	8008a9c <_printf_float+0x194>
 8008ac6:	1c4b      	adds	r3, r1, #1
 8008ac8:	e7e7      	b.n	8008a9a <_printf_float+0x192>
 8008aca:	2900      	cmp	r1, #0
 8008acc:	bfd4      	ite	le
 8008ace:	f1c1 0202 	rsble	r2, r1, #2
 8008ad2:	2201      	movgt	r2, #1
 8008ad4:	4413      	add	r3, r2
 8008ad6:	e7e0      	b.n	8008a9a <_printf_float+0x192>
 8008ad8:	6823      	ldr	r3, [r4, #0]
 8008ada:	055a      	lsls	r2, r3, #21
 8008adc:	d407      	bmi.n	8008aee <_printf_float+0x1e6>
 8008ade:	6923      	ldr	r3, [r4, #16]
 8008ae0:	4642      	mov	r2, r8
 8008ae2:	4631      	mov	r1, r6
 8008ae4:	4628      	mov	r0, r5
 8008ae6:	47b8      	blx	r7
 8008ae8:	3001      	adds	r0, #1
 8008aea:	d12b      	bne.n	8008b44 <_printf_float+0x23c>
 8008aec:	e767      	b.n	80089be <_printf_float+0xb6>
 8008aee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008af2:	f240 80dd 	bls.w	8008cb0 <_printf_float+0x3a8>
 8008af6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008afa:	2200      	movs	r2, #0
 8008afc:	2300      	movs	r3, #0
 8008afe:	f7f8 f80b 	bl	8000b18 <__aeabi_dcmpeq>
 8008b02:	2800      	cmp	r0, #0
 8008b04:	d033      	beq.n	8008b6e <_printf_float+0x266>
 8008b06:	4a37      	ldr	r2, [pc, #220]	@ (8008be4 <_printf_float+0x2dc>)
 8008b08:	2301      	movs	r3, #1
 8008b0a:	4631      	mov	r1, r6
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	47b8      	blx	r7
 8008b10:	3001      	adds	r0, #1
 8008b12:	f43f af54 	beq.w	80089be <_printf_float+0xb6>
 8008b16:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008b1a:	4543      	cmp	r3, r8
 8008b1c:	db02      	blt.n	8008b24 <_printf_float+0x21c>
 8008b1e:	6823      	ldr	r3, [r4, #0]
 8008b20:	07d8      	lsls	r0, r3, #31
 8008b22:	d50f      	bpl.n	8008b44 <_printf_float+0x23c>
 8008b24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b28:	4631      	mov	r1, r6
 8008b2a:	4628      	mov	r0, r5
 8008b2c:	47b8      	blx	r7
 8008b2e:	3001      	adds	r0, #1
 8008b30:	f43f af45 	beq.w	80089be <_printf_float+0xb6>
 8008b34:	f04f 0900 	mov.w	r9, #0
 8008b38:	f108 38ff 	add.w	r8, r8, #4294967295
 8008b3c:	f104 0a1a 	add.w	sl, r4, #26
 8008b40:	45c8      	cmp	r8, r9
 8008b42:	dc09      	bgt.n	8008b58 <_printf_float+0x250>
 8008b44:	6823      	ldr	r3, [r4, #0]
 8008b46:	079b      	lsls	r3, r3, #30
 8008b48:	f100 8103 	bmi.w	8008d52 <_printf_float+0x44a>
 8008b4c:	68e0      	ldr	r0, [r4, #12]
 8008b4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b50:	4298      	cmp	r0, r3
 8008b52:	bfb8      	it	lt
 8008b54:	4618      	movlt	r0, r3
 8008b56:	e734      	b.n	80089c2 <_printf_float+0xba>
 8008b58:	2301      	movs	r3, #1
 8008b5a:	4652      	mov	r2, sl
 8008b5c:	4631      	mov	r1, r6
 8008b5e:	4628      	mov	r0, r5
 8008b60:	47b8      	blx	r7
 8008b62:	3001      	adds	r0, #1
 8008b64:	f43f af2b 	beq.w	80089be <_printf_float+0xb6>
 8008b68:	f109 0901 	add.w	r9, r9, #1
 8008b6c:	e7e8      	b.n	8008b40 <_printf_float+0x238>
 8008b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	dc39      	bgt.n	8008be8 <_printf_float+0x2e0>
 8008b74:	4a1b      	ldr	r2, [pc, #108]	@ (8008be4 <_printf_float+0x2dc>)
 8008b76:	2301      	movs	r3, #1
 8008b78:	4631      	mov	r1, r6
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	47b8      	blx	r7
 8008b7e:	3001      	adds	r0, #1
 8008b80:	f43f af1d 	beq.w	80089be <_printf_float+0xb6>
 8008b84:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008b88:	ea59 0303 	orrs.w	r3, r9, r3
 8008b8c:	d102      	bne.n	8008b94 <_printf_float+0x28c>
 8008b8e:	6823      	ldr	r3, [r4, #0]
 8008b90:	07d9      	lsls	r1, r3, #31
 8008b92:	d5d7      	bpl.n	8008b44 <_printf_float+0x23c>
 8008b94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b98:	4631      	mov	r1, r6
 8008b9a:	4628      	mov	r0, r5
 8008b9c:	47b8      	blx	r7
 8008b9e:	3001      	adds	r0, #1
 8008ba0:	f43f af0d 	beq.w	80089be <_printf_float+0xb6>
 8008ba4:	f04f 0a00 	mov.w	sl, #0
 8008ba8:	f104 0b1a 	add.w	fp, r4, #26
 8008bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bae:	425b      	negs	r3, r3
 8008bb0:	4553      	cmp	r3, sl
 8008bb2:	dc01      	bgt.n	8008bb8 <_printf_float+0x2b0>
 8008bb4:	464b      	mov	r3, r9
 8008bb6:	e793      	b.n	8008ae0 <_printf_float+0x1d8>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	465a      	mov	r2, fp
 8008bbc:	4631      	mov	r1, r6
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	47b8      	blx	r7
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	f43f aefb 	beq.w	80089be <_printf_float+0xb6>
 8008bc8:	f10a 0a01 	add.w	sl, sl, #1
 8008bcc:	e7ee      	b.n	8008bac <_printf_float+0x2a4>
 8008bce:	bf00      	nop
 8008bd0:	7fefffff 	.word	0x7fefffff
 8008bd4:	0800b23c 	.word	0x0800b23c
 8008bd8:	0800b240 	.word	0x0800b240
 8008bdc:	0800b244 	.word	0x0800b244
 8008be0:	0800b248 	.word	0x0800b248
 8008be4:	0800b24c 	.word	0x0800b24c
 8008be8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008bea:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008bee:	4553      	cmp	r3, sl
 8008bf0:	bfa8      	it	ge
 8008bf2:	4653      	movge	r3, sl
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	4699      	mov	r9, r3
 8008bf8:	dc36      	bgt.n	8008c68 <_printf_float+0x360>
 8008bfa:	f04f 0b00 	mov.w	fp, #0
 8008bfe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c02:	f104 021a 	add.w	r2, r4, #26
 8008c06:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008c08:	9306      	str	r3, [sp, #24]
 8008c0a:	eba3 0309 	sub.w	r3, r3, r9
 8008c0e:	455b      	cmp	r3, fp
 8008c10:	dc31      	bgt.n	8008c76 <_printf_float+0x36e>
 8008c12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c14:	459a      	cmp	sl, r3
 8008c16:	dc3a      	bgt.n	8008c8e <_printf_float+0x386>
 8008c18:	6823      	ldr	r3, [r4, #0]
 8008c1a:	07da      	lsls	r2, r3, #31
 8008c1c:	d437      	bmi.n	8008c8e <_printf_float+0x386>
 8008c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c20:	ebaa 0903 	sub.w	r9, sl, r3
 8008c24:	9b06      	ldr	r3, [sp, #24]
 8008c26:	ebaa 0303 	sub.w	r3, sl, r3
 8008c2a:	4599      	cmp	r9, r3
 8008c2c:	bfa8      	it	ge
 8008c2e:	4699      	movge	r9, r3
 8008c30:	f1b9 0f00 	cmp.w	r9, #0
 8008c34:	dc33      	bgt.n	8008c9e <_printf_float+0x396>
 8008c36:	f04f 0800 	mov.w	r8, #0
 8008c3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c3e:	f104 0b1a 	add.w	fp, r4, #26
 8008c42:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c44:	ebaa 0303 	sub.w	r3, sl, r3
 8008c48:	eba3 0309 	sub.w	r3, r3, r9
 8008c4c:	4543      	cmp	r3, r8
 8008c4e:	f77f af79 	ble.w	8008b44 <_printf_float+0x23c>
 8008c52:	2301      	movs	r3, #1
 8008c54:	465a      	mov	r2, fp
 8008c56:	4631      	mov	r1, r6
 8008c58:	4628      	mov	r0, r5
 8008c5a:	47b8      	blx	r7
 8008c5c:	3001      	adds	r0, #1
 8008c5e:	f43f aeae 	beq.w	80089be <_printf_float+0xb6>
 8008c62:	f108 0801 	add.w	r8, r8, #1
 8008c66:	e7ec      	b.n	8008c42 <_printf_float+0x33a>
 8008c68:	4642      	mov	r2, r8
 8008c6a:	4631      	mov	r1, r6
 8008c6c:	4628      	mov	r0, r5
 8008c6e:	47b8      	blx	r7
 8008c70:	3001      	adds	r0, #1
 8008c72:	d1c2      	bne.n	8008bfa <_printf_float+0x2f2>
 8008c74:	e6a3      	b.n	80089be <_printf_float+0xb6>
 8008c76:	2301      	movs	r3, #1
 8008c78:	4631      	mov	r1, r6
 8008c7a:	4628      	mov	r0, r5
 8008c7c:	9206      	str	r2, [sp, #24]
 8008c7e:	47b8      	blx	r7
 8008c80:	3001      	adds	r0, #1
 8008c82:	f43f ae9c 	beq.w	80089be <_printf_float+0xb6>
 8008c86:	9a06      	ldr	r2, [sp, #24]
 8008c88:	f10b 0b01 	add.w	fp, fp, #1
 8008c8c:	e7bb      	b.n	8008c06 <_printf_float+0x2fe>
 8008c8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c92:	4631      	mov	r1, r6
 8008c94:	4628      	mov	r0, r5
 8008c96:	47b8      	blx	r7
 8008c98:	3001      	adds	r0, #1
 8008c9a:	d1c0      	bne.n	8008c1e <_printf_float+0x316>
 8008c9c:	e68f      	b.n	80089be <_printf_float+0xb6>
 8008c9e:	9a06      	ldr	r2, [sp, #24]
 8008ca0:	464b      	mov	r3, r9
 8008ca2:	4442      	add	r2, r8
 8008ca4:	4631      	mov	r1, r6
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	47b8      	blx	r7
 8008caa:	3001      	adds	r0, #1
 8008cac:	d1c3      	bne.n	8008c36 <_printf_float+0x32e>
 8008cae:	e686      	b.n	80089be <_printf_float+0xb6>
 8008cb0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008cb4:	f1ba 0f01 	cmp.w	sl, #1
 8008cb8:	dc01      	bgt.n	8008cbe <_printf_float+0x3b6>
 8008cba:	07db      	lsls	r3, r3, #31
 8008cbc:	d536      	bpl.n	8008d2c <_printf_float+0x424>
 8008cbe:	2301      	movs	r3, #1
 8008cc0:	4642      	mov	r2, r8
 8008cc2:	4631      	mov	r1, r6
 8008cc4:	4628      	mov	r0, r5
 8008cc6:	47b8      	blx	r7
 8008cc8:	3001      	adds	r0, #1
 8008cca:	f43f ae78 	beq.w	80089be <_printf_float+0xb6>
 8008cce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cd2:	4631      	mov	r1, r6
 8008cd4:	4628      	mov	r0, r5
 8008cd6:	47b8      	blx	r7
 8008cd8:	3001      	adds	r0, #1
 8008cda:	f43f ae70 	beq.w	80089be <_printf_float+0xb6>
 8008cde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008cea:	f7f7 ff15 	bl	8000b18 <__aeabi_dcmpeq>
 8008cee:	b9c0      	cbnz	r0, 8008d22 <_printf_float+0x41a>
 8008cf0:	4653      	mov	r3, sl
 8008cf2:	f108 0201 	add.w	r2, r8, #1
 8008cf6:	4631      	mov	r1, r6
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	47b8      	blx	r7
 8008cfc:	3001      	adds	r0, #1
 8008cfe:	d10c      	bne.n	8008d1a <_printf_float+0x412>
 8008d00:	e65d      	b.n	80089be <_printf_float+0xb6>
 8008d02:	2301      	movs	r3, #1
 8008d04:	465a      	mov	r2, fp
 8008d06:	4631      	mov	r1, r6
 8008d08:	4628      	mov	r0, r5
 8008d0a:	47b8      	blx	r7
 8008d0c:	3001      	adds	r0, #1
 8008d0e:	f43f ae56 	beq.w	80089be <_printf_float+0xb6>
 8008d12:	f108 0801 	add.w	r8, r8, #1
 8008d16:	45d0      	cmp	r8, sl
 8008d18:	dbf3      	blt.n	8008d02 <_printf_float+0x3fa>
 8008d1a:	464b      	mov	r3, r9
 8008d1c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008d20:	e6df      	b.n	8008ae2 <_printf_float+0x1da>
 8008d22:	f04f 0800 	mov.w	r8, #0
 8008d26:	f104 0b1a 	add.w	fp, r4, #26
 8008d2a:	e7f4      	b.n	8008d16 <_printf_float+0x40e>
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	4642      	mov	r2, r8
 8008d30:	e7e1      	b.n	8008cf6 <_printf_float+0x3ee>
 8008d32:	2301      	movs	r3, #1
 8008d34:	464a      	mov	r2, r9
 8008d36:	4631      	mov	r1, r6
 8008d38:	4628      	mov	r0, r5
 8008d3a:	47b8      	blx	r7
 8008d3c:	3001      	adds	r0, #1
 8008d3e:	f43f ae3e 	beq.w	80089be <_printf_float+0xb6>
 8008d42:	f108 0801 	add.w	r8, r8, #1
 8008d46:	68e3      	ldr	r3, [r4, #12]
 8008d48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d4a:	1a5b      	subs	r3, r3, r1
 8008d4c:	4543      	cmp	r3, r8
 8008d4e:	dcf0      	bgt.n	8008d32 <_printf_float+0x42a>
 8008d50:	e6fc      	b.n	8008b4c <_printf_float+0x244>
 8008d52:	f04f 0800 	mov.w	r8, #0
 8008d56:	f104 0919 	add.w	r9, r4, #25
 8008d5a:	e7f4      	b.n	8008d46 <_printf_float+0x43e>

08008d5c <_printf_common>:
 8008d5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d60:	4616      	mov	r6, r2
 8008d62:	4698      	mov	r8, r3
 8008d64:	688a      	ldr	r2, [r1, #8]
 8008d66:	690b      	ldr	r3, [r1, #16]
 8008d68:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	bfb8      	it	lt
 8008d70:	4613      	movlt	r3, r2
 8008d72:	6033      	str	r3, [r6, #0]
 8008d74:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d78:	4607      	mov	r7, r0
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	b10a      	cbz	r2, 8008d82 <_printf_common+0x26>
 8008d7e:	3301      	adds	r3, #1
 8008d80:	6033      	str	r3, [r6, #0]
 8008d82:	6823      	ldr	r3, [r4, #0]
 8008d84:	0699      	lsls	r1, r3, #26
 8008d86:	bf42      	ittt	mi
 8008d88:	6833      	ldrmi	r3, [r6, #0]
 8008d8a:	3302      	addmi	r3, #2
 8008d8c:	6033      	strmi	r3, [r6, #0]
 8008d8e:	6825      	ldr	r5, [r4, #0]
 8008d90:	f015 0506 	ands.w	r5, r5, #6
 8008d94:	d106      	bne.n	8008da4 <_printf_common+0x48>
 8008d96:	f104 0a19 	add.w	sl, r4, #25
 8008d9a:	68e3      	ldr	r3, [r4, #12]
 8008d9c:	6832      	ldr	r2, [r6, #0]
 8008d9e:	1a9b      	subs	r3, r3, r2
 8008da0:	42ab      	cmp	r3, r5
 8008da2:	dc26      	bgt.n	8008df2 <_printf_common+0x96>
 8008da4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008da8:	6822      	ldr	r2, [r4, #0]
 8008daa:	3b00      	subs	r3, #0
 8008dac:	bf18      	it	ne
 8008dae:	2301      	movne	r3, #1
 8008db0:	0692      	lsls	r2, r2, #26
 8008db2:	d42b      	bmi.n	8008e0c <_printf_common+0xb0>
 8008db4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008db8:	4641      	mov	r1, r8
 8008dba:	4638      	mov	r0, r7
 8008dbc:	47c8      	blx	r9
 8008dbe:	3001      	adds	r0, #1
 8008dc0:	d01e      	beq.n	8008e00 <_printf_common+0xa4>
 8008dc2:	6823      	ldr	r3, [r4, #0]
 8008dc4:	6922      	ldr	r2, [r4, #16]
 8008dc6:	f003 0306 	and.w	r3, r3, #6
 8008dca:	2b04      	cmp	r3, #4
 8008dcc:	bf02      	ittt	eq
 8008dce:	68e5      	ldreq	r5, [r4, #12]
 8008dd0:	6833      	ldreq	r3, [r6, #0]
 8008dd2:	1aed      	subeq	r5, r5, r3
 8008dd4:	68a3      	ldr	r3, [r4, #8]
 8008dd6:	bf0c      	ite	eq
 8008dd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ddc:	2500      	movne	r5, #0
 8008dde:	4293      	cmp	r3, r2
 8008de0:	bfc4      	itt	gt
 8008de2:	1a9b      	subgt	r3, r3, r2
 8008de4:	18ed      	addgt	r5, r5, r3
 8008de6:	2600      	movs	r6, #0
 8008de8:	341a      	adds	r4, #26
 8008dea:	42b5      	cmp	r5, r6
 8008dec:	d11a      	bne.n	8008e24 <_printf_common+0xc8>
 8008dee:	2000      	movs	r0, #0
 8008df0:	e008      	b.n	8008e04 <_printf_common+0xa8>
 8008df2:	2301      	movs	r3, #1
 8008df4:	4652      	mov	r2, sl
 8008df6:	4641      	mov	r1, r8
 8008df8:	4638      	mov	r0, r7
 8008dfa:	47c8      	blx	r9
 8008dfc:	3001      	adds	r0, #1
 8008dfe:	d103      	bne.n	8008e08 <_printf_common+0xac>
 8008e00:	f04f 30ff 	mov.w	r0, #4294967295
 8008e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e08:	3501      	adds	r5, #1
 8008e0a:	e7c6      	b.n	8008d9a <_printf_common+0x3e>
 8008e0c:	18e1      	adds	r1, r4, r3
 8008e0e:	1c5a      	adds	r2, r3, #1
 8008e10:	2030      	movs	r0, #48	@ 0x30
 8008e12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008e16:	4422      	add	r2, r4
 8008e18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e1c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008e20:	3302      	adds	r3, #2
 8008e22:	e7c7      	b.n	8008db4 <_printf_common+0x58>
 8008e24:	2301      	movs	r3, #1
 8008e26:	4622      	mov	r2, r4
 8008e28:	4641      	mov	r1, r8
 8008e2a:	4638      	mov	r0, r7
 8008e2c:	47c8      	blx	r9
 8008e2e:	3001      	adds	r0, #1
 8008e30:	d0e6      	beq.n	8008e00 <_printf_common+0xa4>
 8008e32:	3601      	adds	r6, #1
 8008e34:	e7d9      	b.n	8008dea <_printf_common+0x8e>
	...

08008e38 <_printf_i>:
 8008e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e3c:	7e0f      	ldrb	r7, [r1, #24]
 8008e3e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008e40:	2f78      	cmp	r7, #120	@ 0x78
 8008e42:	4691      	mov	r9, r2
 8008e44:	4680      	mov	r8, r0
 8008e46:	460c      	mov	r4, r1
 8008e48:	469a      	mov	sl, r3
 8008e4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008e4e:	d807      	bhi.n	8008e60 <_printf_i+0x28>
 8008e50:	2f62      	cmp	r7, #98	@ 0x62
 8008e52:	d80a      	bhi.n	8008e6a <_printf_i+0x32>
 8008e54:	2f00      	cmp	r7, #0
 8008e56:	f000 80d2 	beq.w	8008ffe <_printf_i+0x1c6>
 8008e5a:	2f58      	cmp	r7, #88	@ 0x58
 8008e5c:	f000 80b9 	beq.w	8008fd2 <_printf_i+0x19a>
 8008e60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e68:	e03a      	b.n	8008ee0 <_printf_i+0xa8>
 8008e6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e6e:	2b15      	cmp	r3, #21
 8008e70:	d8f6      	bhi.n	8008e60 <_printf_i+0x28>
 8008e72:	a101      	add	r1, pc, #4	@ (adr r1, 8008e78 <_printf_i+0x40>)
 8008e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e78:	08008ed1 	.word	0x08008ed1
 8008e7c:	08008ee5 	.word	0x08008ee5
 8008e80:	08008e61 	.word	0x08008e61
 8008e84:	08008e61 	.word	0x08008e61
 8008e88:	08008e61 	.word	0x08008e61
 8008e8c:	08008e61 	.word	0x08008e61
 8008e90:	08008ee5 	.word	0x08008ee5
 8008e94:	08008e61 	.word	0x08008e61
 8008e98:	08008e61 	.word	0x08008e61
 8008e9c:	08008e61 	.word	0x08008e61
 8008ea0:	08008e61 	.word	0x08008e61
 8008ea4:	08008fe5 	.word	0x08008fe5
 8008ea8:	08008f0f 	.word	0x08008f0f
 8008eac:	08008f9f 	.word	0x08008f9f
 8008eb0:	08008e61 	.word	0x08008e61
 8008eb4:	08008e61 	.word	0x08008e61
 8008eb8:	08009007 	.word	0x08009007
 8008ebc:	08008e61 	.word	0x08008e61
 8008ec0:	08008f0f 	.word	0x08008f0f
 8008ec4:	08008e61 	.word	0x08008e61
 8008ec8:	08008e61 	.word	0x08008e61
 8008ecc:	08008fa7 	.word	0x08008fa7
 8008ed0:	6833      	ldr	r3, [r6, #0]
 8008ed2:	1d1a      	adds	r2, r3, #4
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	6032      	str	r2, [r6, #0]
 8008ed8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008edc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ee0:	2301      	movs	r3, #1
 8008ee2:	e09d      	b.n	8009020 <_printf_i+0x1e8>
 8008ee4:	6833      	ldr	r3, [r6, #0]
 8008ee6:	6820      	ldr	r0, [r4, #0]
 8008ee8:	1d19      	adds	r1, r3, #4
 8008eea:	6031      	str	r1, [r6, #0]
 8008eec:	0606      	lsls	r6, r0, #24
 8008eee:	d501      	bpl.n	8008ef4 <_printf_i+0xbc>
 8008ef0:	681d      	ldr	r5, [r3, #0]
 8008ef2:	e003      	b.n	8008efc <_printf_i+0xc4>
 8008ef4:	0645      	lsls	r5, r0, #25
 8008ef6:	d5fb      	bpl.n	8008ef0 <_printf_i+0xb8>
 8008ef8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008efc:	2d00      	cmp	r5, #0
 8008efe:	da03      	bge.n	8008f08 <_printf_i+0xd0>
 8008f00:	232d      	movs	r3, #45	@ 0x2d
 8008f02:	426d      	negs	r5, r5
 8008f04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008f08:	4859      	ldr	r0, [pc, #356]	@ (8009070 <_printf_i+0x238>)
 8008f0a:	230a      	movs	r3, #10
 8008f0c:	e011      	b.n	8008f32 <_printf_i+0xfa>
 8008f0e:	6821      	ldr	r1, [r4, #0]
 8008f10:	6833      	ldr	r3, [r6, #0]
 8008f12:	0608      	lsls	r0, r1, #24
 8008f14:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f18:	d402      	bmi.n	8008f20 <_printf_i+0xe8>
 8008f1a:	0649      	lsls	r1, r1, #25
 8008f1c:	bf48      	it	mi
 8008f1e:	b2ad      	uxthmi	r5, r5
 8008f20:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f22:	4853      	ldr	r0, [pc, #332]	@ (8009070 <_printf_i+0x238>)
 8008f24:	6033      	str	r3, [r6, #0]
 8008f26:	bf14      	ite	ne
 8008f28:	230a      	movne	r3, #10
 8008f2a:	2308      	moveq	r3, #8
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008f32:	6866      	ldr	r6, [r4, #4]
 8008f34:	60a6      	str	r6, [r4, #8]
 8008f36:	2e00      	cmp	r6, #0
 8008f38:	bfa2      	ittt	ge
 8008f3a:	6821      	ldrge	r1, [r4, #0]
 8008f3c:	f021 0104 	bicge.w	r1, r1, #4
 8008f40:	6021      	strge	r1, [r4, #0]
 8008f42:	b90d      	cbnz	r5, 8008f48 <_printf_i+0x110>
 8008f44:	2e00      	cmp	r6, #0
 8008f46:	d04b      	beq.n	8008fe0 <_printf_i+0x1a8>
 8008f48:	4616      	mov	r6, r2
 8008f4a:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f4e:	fb03 5711 	mls	r7, r3, r1, r5
 8008f52:	5dc7      	ldrb	r7, [r0, r7]
 8008f54:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f58:	462f      	mov	r7, r5
 8008f5a:	42bb      	cmp	r3, r7
 8008f5c:	460d      	mov	r5, r1
 8008f5e:	d9f4      	bls.n	8008f4a <_printf_i+0x112>
 8008f60:	2b08      	cmp	r3, #8
 8008f62:	d10b      	bne.n	8008f7c <_printf_i+0x144>
 8008f64:	6823      	ldr	r3, [r4, #0]
 8008f66:	07df      	lsls	r7, r3, #31
 8008f68:	d508      	bpl.n	8008f7c <_printf_i+0x144>
 8008f6a:	6923      	ldr	r3, [r4, #16]
 8008f6c:	6861      	ldr	r1, [r4, #4]
 8008f6e:	4299      	cmp	r1, r3
 8008f70:	bfde      	ittt	le
 8008f72:	2330      	movle	r3, #48	@ 0x30
 8008f74:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f78:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f7c:	1b92      	subs	r2, r2, r6
 8008f7e:	6122      	str	r2, [r4, #16]
 8008f80:	f8cd a000 	str.w	sl, [sp]
 8008f84:	464b      	mov	r3, r9
 8008f86:	aa03      	add	r2, sp, #12
 8008f88:	4621      	mov	r1, r4
 8008f8a:	4640      	mov	r0, r8
 8008f8c:	f7ff fee6 	bl	8008d5c <_printf_common>
 8008f90:	3001      	adds	r0, #1
 8008f92:	d14a      	bne.n	800902a <_printf_i+0x1f2>
 8008f94:	f04f 30ff 	mov.w	r0, #4294967295
 8008f98:	b004      	add	sp, #16
 8008f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f9e:	6823      	ldr	r3, [r4, #0]
 8008fa0:	f043 0320 	orr.w	r3, r3, #32
 8008fa4:	6023      	str	r3, [r4, #0]
 8008fa6:	4833      	ldr	r0, [pc, #204]	@ (8009074 <_printf_i+0x23c>)
 8008fa8:	2778      	movs	r7, #120	@ 0x78
 8008faa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008fae:	6823      	ldr	r3, [r4, #0]
 8008fb0:	6831      	ldr	r1, [r6, #0]
 8008fb2:	061f      	lsls	r7, r3, #24
 8008fb4:	f851 5b04 	ldr.w	r5, [r1], #4
 8008fb8:	d402      	bmi.n	8008fc0 <_printf_i+0x188>
 8008fba:	065f      	lsls	r7, r3, #25
 8008fbc:	bf48      	it	mi
 8008fbe:	b2ad      	uxthmi	r5, r5
 8008fc0:	6031      	str	r1, [r6, #0]
 8008fc2:	07d9      	lsls	r1, r3, #31
 8008fc4:	bf44      	itt	mi
 8008fc6:	f043 0320 	orrmi.w	r3, r3, #32
 8008fca:	6023      	strmi	r3, [r4, #0]
 8008fcc:	b11d      	cbz	r5, 8008fd6 <_printf_i+0x19e>
 8008fce:	2310      	movs	r3, #16
 8008fd0:	e7ac      	b.n	8008f2c <_printf_i+0xf4>
 8008fd2:	4827      	ldr	r0, [pc, #156]	@ (8009070 <_printf_i+0x238>)
 8008fd4:	e7e9      	b.n	8008faa <_printf_i+0x172>
 8008fd6:	6823      	ldr	r3, [r4, #0]
 8008fd8:	f023 0320 	bic.w	r3, r3, #32
 8008fdc:	6023      	str	r3, [r4, #0]
 8008fde:	e7f6      	b.n	8008fce <_printf_i+0x196>
 8008fe0:	4616      	mov	r6, r2
 8008fe2:	e7bd      	b.n	8008f60 <_printf_i+0x128>
 8008fe4:	6833      	ldr	r3, [r6, #0]
 8008fe6:	6825      	ldr	r5, [r4, #0]
 8008fe8:	6961      	ldr	r1, [r4, #20]
 8008fea:	1d18      	adds	r0, r3, #4
 8008fec:	6030      	str	r0, [r6, #0]
 8008fee:	062e      	lsls	r6, r5, #24
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	d501      	bpl.n	8008ff8 <_printf_i+0x1c0>
 8008ff4:	6019      	str	r1, [r3, #0]
 8008ff6:	e002      	b.n	8008ffe <_printf_i+0x1c6>
 8008ff8:	0668      	lsls	r0, r5, #25
 8008ffa:	d5fb      	bpl.n	8008ff4 <_printf_i+0x1bc>
 8008ffc:	8019      	strh	r1, [r3, #0]
 8008ffe:	2300      	movs	r3, #0
 8009000:	6123      	str	r3, [r4, #16]
 8009002:	4616      	mov	r6, r2
 8009004:	e7bc      	b.n	8008f80 <_printf_i+0x148>
 8009006:	6833      	ldr	r3, [r6, #0]
 8009008:	1d1a      	adds	r2, r3, #4
 800900a:	6032      	str	r2, [r6, #0]
 800900c:	681e      	ldr	r6, [r3, #0]
 800900e:	6862      	ldr	r2, [r4, #4]
 8009010:	2100      	movs	r1, #0
 8009012:	4630      	mov	r0, r6
 8009014:	f7f7 f904 	bl	8000220 <memchr>
 8009018:	b108      	cbz	r0, 800901e <_printf_i+0x1e6>
 800901a:	1b80      	subs	r0, r0, r6
 800901c:	6060      	str	r0, [r4, #4]
 800901e:	6863      	ldr	r3, [r4, #4]
 8009020:	6123      	str	r3, [r4, #16]
 8009022:	2300      	movs	r3, #0
 8009024:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009028:	e7aa      	b.n	8008f80 <_printf_i+0x148>
 800902a:	6923      	ldr	r3, [r4, #16]
 800902c:	4632      	mov	r2, r6
 800902e:	4649      	mov	r1, r9
 8009030:	4640      	mov	r0, r8
 8009032:	47d0      	blx	sl
 8009034:	3001      	adds	r0, #1
 8009036:	d0ad      	beq.n	8008f94 <_printf_i+0x15c>
 8009038:	6823      	ldr	r3, [r4, #0]
 800903a:	079b      	lsls	r3, r3, #30
 800903c:	d413      	bmi.n	8009066 <_printf_i+0x22e>
 800903e:	68e0      	ldr	r0, [r4, #12]
 8009040:	9b03      	ldr	r3, [sp, #12]
 8009042:	4298      	cmp	r0, r3
 8009044:	bfb8      	it	lt
 8009046:	4618      	movlt	r0, r3
 8009048:	e7a6      	b.n	8008f98 <_printf_i+0x160>
 800904a:	2301      	movs	r3, #1
 800904c:	4632      	mov	r2, r6
 800904e:	4649      	mov	r1, r9
 8009050:	4640      	mov	r0, r8
 8009052:	47d0      	blx	sl
 8009054:	3001      	adds	r0, #1
 8009056:	d09d      	beq.n	8008f94 <_printf_i+0x15c>
 8009058:	3501      	adds	r5, #1
 800905a:	68e3      	ldr	r3, [r4, #12]
 800905c:	9903      	ldr	r1, [sp, #12]
 800905e:	1a5b      	subs	r3, r3, r1
 8009060:	42ab      	cmp	r3, r5
 8009062:	dcf2      	bgt.n	800904a <_printf_i+0x212>
 8009064:	e7eb      	b.n	800903e <_printf_i+0x206>
 8009066:	2500      	movs	r5, #0
 8009068:	f104 0619 	add.w	r6, r4, #25
 800906c:	e7f5      	b.n	800905a <_printf_i+0x222>
 800906e:	bf00      	nop
 8009070:	0800b24e 	.word	0x0800b24e
 8009074:	0800b25f 	.word	0x0800b25f

08009078 <std>:
 8009078:	2300      	movs	r3, #0
 800907a:	b510      	push	{r4, lr}
 800907c:	4604      	mov	r4, r0
 800907e:	e9c0 3300 	strd	r3, r3, [r0]
 8009082:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009086:	6083      	str	r3, [r0, #8]
 8009088:	8181      	strh	r1, [r0, #12]
 800908a:	6643      	str	r3, [r0, #100]	@ 0x64
 800908c:	81c2      	strh	r2, [r0, #14]
 800908e:	6183      	str	r3, [r0, #24]
 8009090:	4619      	mov	r1, r3
 8009092:	2208      	movs	r2, #8
 8009094:	305c      	adds	r0, #92	@ 0x5c
 8009096:	f000 f906 	bl	80092a6 <memset>
 800909a:	4b0d      	ldr	r3, [pc, #52]	@ (80090d0 <std+0x58>)
 800909c:	6263      	str	r3, [r4, #36]	@ 0x24
 800909e:	4b0d      	ldr	r3, [pc, #52]	@ (80090d4 <std+0x5c>)
 80090a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80090a2:	4b0d      	ldr	r3, [pc, #52]	@ (80090d8 <std+0x60>)
 80090a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80090a6:	4b0d      	ldr	r3, [pc, #52]	@ (80090dc <std+0x64>)
 80090a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80090aa:	4b0d      	ldr	r3, [pc, #52]	@ (80090e0 <std+0x68>)
 80090ac:	6224      	str	r4, [r4, #32]
 80090ae:	429c      	cmp	r4, r3
 80090b0:	d006      	beq.n	80090c0 <std+0x48>
 80090b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80090b6:	4294      	cmp	r4, r2
 80090b8:	d002      	beq.n	80090c0 <std+0x48>
 80090ba:	33d0      	adds	r3, #208	@ 0xd0
 80090bc:	429c      	cmp	r4, r3
 80090be:	d105      	bne.n	80090cc <std+0x54>
 80090c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80090c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090c8:	f000 b96a 	b.w	80093a0 <__retarget_lock_init_recursive>
 80090cc:	bd10      	pop	{r4, pc}
 80090ce:	bf00      	nop
 80090d0:	08009221 	.word	0x08009221
 80090d4:	08009243 	.word	0x08009243
 80090d8:	0800927b 	.word	0x0800927b
 80090dc:	0800929f 	.word	0x0800929f
 80090e0:	20001d40 	.word	0x20001d40

080090e4 <stdio_exit_handler>:
 80090e4:	4a02      	ldr	r2, [pc, #8]	@ (80090f0 <stdio_exit_handler+0xc>)
 80090e6:	4903      	ldr	r1, [pc, #12]	@ (80090f4 <stdio_exit_handler+0x10>)
 80090e8:	4803      	ldr	r0, [pc, #12]	@ (80090f8 <stdio_exit_handler+0x14>)
 80090ea:	f000 b869 	b.w	80091c0 <_fwalk_sglue>
 80090ee:	bf00      	nop
 80090f0:	20000010 	.word	0x20000010
 80090f4:	0800acf1 	.word	0x0800acf1
 80090f8:	20000020 	.word	0x20000020

080090fc <cleanup_stdio>:
 80090fc:	6841      	ldr	r1, [r0, #4]
 80090fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009130 <cleanup_stdio+0x34>)
 8009100:	4299      	cmp	r1, r3
 8009102:	b510      	push	{r4, lr}
 8009104:	4604      	mov	r4, r0
 8009106:	d001      	beq.n	800910c <cleanup_stdio+0x10>
 8009108:	f001 fdf2 	bl	800acf0 <_fflush_r>
 800910c:	68a1      	ldr	r1, [r4, #8]
 800910e:	4b09      	ldr	r3, [pc, #36]	@ (8009134 <cleanup_stdio+0x38>)
 8009110:	4299      	cmp	r1, r3
 8009112:	d002      	beq.n	800911a <cleanup_stdio+0x1e>
 8009114:	4620      	mov	r0, r4
 8009116:	f001 fdeb 	bl	800acf0 <_fflush_r>
 800911a:	68e1      	ldr	r1, [r4, #12]
 800911c:	4b06      	ldr	r3, [pc, #24]	@ (8009138 <cleanup_stdio+0x3c>)
 800911e:	4299      	cmp	r1, r3
 8009120:	d004      	beq.n	800912c <cleanup_stdio+0x30>
 8009122:	4620      	mov	r0, r4
 8009124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009128:	f001 bde2 	b.w	800acf0 <_fflush_r>
 800912c:	bd10      	pop	{r4, pc}
 800912e:	bf00      	nop
 8009130:	20001d40 	.word	0x20001d40
 8009134:	20001da8 	.word	0x20001da8
 8009138:	20001e10 	.word	0x20001e10

0800913c <global_stdio_init.part.0>:
 800913c:	b510      	push	{r4, lr}
 800913e:	4b0b      	ldr	r3, [pc, #44]	@ (800916c <global_stdio_init.part.0+0x30>)
 8009140:	4c0b      	ldr	r4, [pc, #44]	@ (8009170 <global_stdio_init.part.0+0x34>)
 8009142:	4a0c      	ldr	r2, [pc, #48]	@ (8009174 <global_stdio_init.part.0+0x38>)
 8009144:	601a      	str	r2, [r3, #0]
 8009146:	4620      	mov	r0, r4
 8009148:	2200      	movs	r2, #0
 800914a:	2104      	movs	r1, #4
 800914c:	f7ff ff94 	bl	8009078 <std>
 8009150:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009154:	2201      	movs	r2, #1
 8009156:	2109      	movs	r1, #9
 8009158:	f7ff ff8e 	bl	8009078 <std>
 800915c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009160:	2202      	movs	r2, #2
 8009162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009166:	2112      	movs	r1, #18
 8009168:	f7ff bf86 	b.w	8009078 <std>
 800916c:	20001e78 	.word	0x20001e78
 8009170:	20001d40 	.word	0x20001d40
 8009174:	080090e5 	.word	0x080090e5

08009178 <__sfp_lock_acquire>:
 8009178:	4801      	ldr	r0, [pc, #4]	@ (8009180 <__sfp_lock_acquire+0x8>)
 800917a:	f000 b912 	b.w	80093a2 <__retarget_lock_acquire_recursive>
 800917e:	bf00      	nop
 8009180:	20001e81 	.word	0x20001e81

08009184 <__sfp_lock_release>:
 8009184:	4801      	ldr	r0, [pc, #4]	@ (800918c <__sfp_lock_release+0x8>)
 8009186:	f000 b90d 	b.w	80093a4 <__retarget_lock_release_recursive>
 800918a:	bf00      	nop
 800918c:	20001e81 	.word	0x20001e81

08009190 <__sinit>:
 8009190:	b510      	push	{r4, lr}
 8009192:	4604      	mov	r4, r0
 8009194:	f7ff fff0 	bl	8009178 <__sfp_lock_acquire>
 8009198:	6a23      	ldr	r3, [r4, #32]
 800919a:	b11b      	cbz	r3, 80091a4 <__sinit+0x14>
 800919c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091a0:	f7ff bff0 	b.w	8009184 <__sfp_lock_release>
 80091a4:	4b04      	ldr	r3, [pc, #16]	@ (80091b8 <__sinit+0x28>)
 80091a6:	6223      	str	r3, [r4, #32]
 80091a8:	4b04      	ldr	r3, [pc, #16]	@ (80091bc <__sinit+0x2c>)
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d1f5      	bne.n	800919c <__sinit+0xc>
 80091b0:	f7ff ffc4 	bl	800913c <global_stdio_init.part.0>
 80091b4:	e7f2      	b.n	800919c <__sinit+0xc>
 80091b6:	bf00      	nop
 80091b8:	080090fd 	.word	0x080090fd
 80091bc:	20001e78 	.word	0x20001e78

080091c0 <_fwalk_sglue>:
 80091c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091c4:	4607      	mov	r7, r0
 80091c6:	4688      	mov	r8, r1
 80091c8:	4614      	mov	r4, r2
 80091ca:	2600      	movs	r6, #0
 80091cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80091d0:	f1b9 0901 	subs.w	r9, r9, #1
 80091d4:	d505      	bpl.n	80091e2 <_fwalk_sglue+0x22>
 80091d6:	6824      	ldr	r4, [r4, #0]
 80091d8:	2c00      	cmp	r4, #0
 80091da:	d1f7      	bne.n	80091cc <_fwalk_sglue+0xc>
 80091dc:	4630      	mov	r0, r6
 80091de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091e2:	89ab      	ldrh	r3, [r5, #12]
 80091e4:	2b01      	cmp	r3, #1
 80091e6:	d907      	bls.n	80091f8 <_fwalk_sglue+0x38>
 80091e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091ec:	3301      	adds	r3, #1
 80091ee:	d003      	beq.n	80091f8 <_fwalk_sglue+0x38>
 80091f0:	4629      	mov	r1, r5
 80091f2:	4638      	mov	r0, r7
 80091f4:	47c0      	blx	r8
 80091f6:	4306      	orrs	r6, r0
 80091f8:	3568      	adds	r5, #104	@ 0x68
 80091fa:	e7e9      	b.n	80091d0 <_fwalk_sglue+0x10>

080091fc <iprintf>:
 80091fc:	b40f      	push	{r0, r1, r2, r3}
 80091fe:	b507      	push	{r0, r1, r2, lr}
 8009200:	4906      	ldr	r1, [pc, #24]	@ (800921c <iprintf+0x20>)
 8009202:	ab04      	add	r3, sp, #16
 8009204:	6808      	ldr	r0, [r1, #0]
 8009206:	f853 2b04 	ldr.w	r2, [r3], #4
 800920a:	6881      	ldr	r1, [r0, #8]
 800920c:	9301      	str	r3, [sp, #4]
 800920e:	f001 fbd3 	bl	800a9b8 <_vfiprintf_r>
 8009212:	b003      	add	sp, #12
 8009214:	f85d eb04 	ldr.w	lr, [sp], #4
 8009218:	b004      	add	sp, #16
 800921a:	4770      	bx	lr
 800921c:	2000001c 	.word	0x2000001c

08009220 <__sread>:
 8009220:	b510      	push	{r4, lr}
 8009222:	460c      	mov	r4, r1
 8009224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009228:	f000 f86c 	bl	8009304 <_read_r>
 800922c:	2800      	cmp	r0, #0
 800922e:	bfab      	itete	ge
 8009230:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009232:	89a3      	ldrhlt	r3, [r4, #12]
 8009234:	181b      	addge	r3, r3, r0
 8009236:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800923a:	bfac      	ite	ge
 800923c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800923e:	81a3      	strhlt	r3, [r4, #12]
 8009240:	bd10      	pop	{r4, pc}

08009242 <__swrite>:
 8009242:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009246:	461f      	mov	r7, r3
 8009248:	898b      	ldrh	r3, [r1, #12]
 800924a:	05db      	lsls	r3, r3, #23
 800924c:	4605      	mov	r5, r0
 800924e:	460c      	mov	r4, r1
 8009250:	4616      	mov	r6, r2
 8009252:	d505      	bpl.n	8009260 <__swrite+0x1e>
 8009254:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009258:	2302      	movs	r3, #2
 800925a:	2200      	movs	r2, #0
 800925c:	f000 f840 	bl	80092e0 <_lseek_r>
 8009260:	89a3      	ldrh	r3, [r4, #12]
 8009262:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009266:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800926a:	81a3      	strh	r3, [r4, #12]
 800926c:	4632      	mov	r2, r6
 800926e:	463b      	mov	r3, r7
 8009270:	4628      	mov	r0, r5
 8009272:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009276:	f000 b857 	b.w	8009328 <_write_r>

0800927a <__sseek>:
 800927a:	b510      	push	{r4, lr}
 800927c:	460c      	mov	r4, r1
 800927e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009282:	f000 f82d 	bl	80092e0 <_lseek_r>
 8009286:	1c43      	adds	r3, r0, #1
 8009288:	89a3      	ldrh	r3, [r4, #12]
 800928a:	bf15      	itete	ne
 800928c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800928e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8009292:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009296:	81a3      	strheq	r3, [r4, #12]
 8009298:	bf18      	it	ne
 800929a:	81a3      	strhne	r3, [r4, #12]
 800929c:	bd10      	pop	{r4, pc}

0800929e <__sclose>:
 800929e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092a2:	f000 b80d 	b.w	80092c0 <_close_r>

080092a6 <memset>:
 80092a6:	4402      	add	r2, r0
 80092a8:	4603      	mov	r3, r0
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d100      	bne.n	80092b0 <memset+0xa>
 80092ae:	4770      	bx	lr
 80092b0:	f803 1b01 	strb.w	r1, [r3], #1
 80092b4:	e7f9      	b.n	80092aa <memset+0x4>
	...

080092b8 <_localeconv_r>:
 80092b8:	4800      	ldr	r0, [pc, #0]	@ (80092bc <_localeconv_r+0x4>)
 80092ba:	4770      	bx	lr
 80092bc:	2000015c 	.word	0x2000015c

080092c0 <_close_r>:
 80092c0:	b538      	push	{r3, r4, r5, lr}
 80092c2:	4d06      	ldr	r5, [pc, #24]	@ (80092dc <_close_r+0x1c>)
 80092c4:	2300      	movs	r3, #0
 80092c6:	4604      	mov	r4, r0
 80092c8:	4608      	mov	r0, r1
 80092ca:	602b      	str	r3, [r5, #0]
 80092cc:	f7f8 fec4 	bl	8002058 <_close>
 80092d0:	1c43      	adds	r3, r0, #1
 80092d2:	d102      	bne.n	80092da <_close_r+0x1a>
 80092d4:	682b      	ldr	r3, [r5, #0]
 80092d6:	b103      	cbz	r3, 80092da <_close_r+0x1a>
 80092d8:	6023      	str	r3, [r4, #0]
 80092da:	bd38      	pop	{r3, r4, r5, pc}
 80092dc:	20001e7c 	.word	0x20001e7c

080092e0 <_lseek_r>:
 80092e0:	b538      	push	{r3, r4, r5, lr}
 80092e2:	4d07      	ldr	r5, [pc, #28]	@ (8009300 <_lseek_r+0x20>)
 80092e4:	4604      	mov	r4, r0
 80092e6:	4608      	mov	r0, r1
 80092e8:	4611      	mov	r1, r2
 80092ea:	2200      	movs	r2, #0
 80092ec:	602a      	str	r2, [r5, #0]
 80092ee:	461a      	mov	r2, r3
 80092f0:	f7f8 fed9 	bl	80020a6 <_lseek>
 80092f4:	1c43      	adds	r3, r0, #1
 80092f6:	d102      	bne.n	80092fe <_lseek_r+0x1e>
 80092f8:	682b      	ldr	r3, [r5, #0]
 80092fa:	b103      	cbz	r3, 80092fe <_lseek_r+0x1e>
 80092fc:	6023      	str	r3, [r4, #0]
 80092fe:	bd38      	pop	{r3, r4, r5, pc}
 8009300:	20001e7c 	.word	0x20001e7c

08009304 <_read_r>:
 8009304:	b538      	push	{r3, r4, r5, lr}
 8009306:	4d07      	ldr	r5, [pc, #28]	@ (8009324 <_read_r+0x20>)
 8009308:	4604      	mov	r4, r0
 800930a:	4608      	mov	r0, r1
 800930c:	4611      	mov	r1, r2
 800930e:	2200      	movs	r2, #0
 8009310:	602a      	str	r2, [r5, #0]
 8009312:	461a      	mov	r2, r3
 8009314:	f7f8 fe67 	bl	8001fe6 <_read>
 8009318:	1c43      	adds	r3, r0, #1
 800931a:	d102      	bne.n	8009322 <_read_r+0x1e>
 800931c:	682b      	ldr	r3, [r5, #0]
 800931e:	b103      	cbz	r3, 8009322 <_read_r+0x1e>
 8009320:	6023      	str	r3, [r4, #0]
 8009322:	bd38      	pop	{r3, r4, r5, pc}
 8009324:	20001e7c 	.word	0x20001e7c

08009328 <_write_r>:
 8009328:	b538      	push	{r3, r4, r5, lr}
 800932a:	4d07      	ldr	r5, [pc, #28]	@ (8009348 <_write_r+0x20>)
 800932c:	4604      	mov	r4, r0
 800932e:	4608      	mov	r0, r1
 8009330:	4611      	mov	r1, r2
 8009332:	2200      	movs	r2, #0
 8009334:	602a      	str	r2, [r5, #0]
 8009336:	461a      	mov	r2, r3
 8009338:	f7f8 fe72 	bl	8002020 <_write>
 800933c:	1c43      	adds	r3, r0, #1
 800933e:	d102      	bne.n	8009346 <_write_r+0x1e>
 8009340:	682b      	ldr	r3, [r5, #0]
 8009342:	b103      	cbz	r3, 8009346 <_write_r+0x1e>
 8009344:	6023      	str	r3, [r4, #0]
 8009346:	bd38      	pop	{r3, r4, r5, pc}
 8009348:	20001e7c 	.word	0x20001e7c

0800934c <__errno>:
 800934c:	4b01      	ldr	r3, [pc, #4]	@ (8009354 <__errno+0x8>)
 800934e:	6818      	ldr	r0, [r3, #0]
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop
 8009354:	2000001c 	.word	0x2000001c

08009358 <__libc_init_array>:
 8009358:	b570      	push	{r4, r5, r6, lr}
 800935a:	4d0d      	ldr	r5, [pc, #52]	@ (8009390 <__libc_init_array+0x38>)
 800935c:	4c0d      	ldr	r4, [pc, #52]	@ (8009394 <__libc_init_array+0x3c>)
 800935e:	1b64      	subs	r4, r4, r5
 8009360:	10a4      	asrs	r4, r4, #2
 8009362:	2600      	movs	r6, #0
 8009364:	42a6      	cmp	r6, r4
 8009366:	d109      	bne.n	800937c <__libc_init_array+0x24>
 8009368:	4d0b      	ldr	r5, [pc, #44]	@ (8009398 <__libc_init_array+0x40>)
 800936a:	4c0c      	ldr	r4, [pc, #48]	@ (800939c <__libc_init_array+0x44>)
 800936c:	f001 fec0 	bl	800b0f0 <_init>
 8009370:	1b64      	subs	r4, r4, r5
 8009372:	10a4      	asrs	r4, r4, #2
 8009374:	2600      	movs	r6, #0
 8009376:	42a6      	cmp	r6, r4
 8009378:	d105      	bne.n	8009386 <__libc_init_array+0x2e>
 800937a:	bd70      	pop	{r4, r5, r6, pc}
 800937c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009380:	4798      	blx	r3
 8009382:	3601      	adds	r6, #1
 8009384:	e7ee      	b.n	8009364 <__libc_init_array+0xc>
 8009386:	f855 3b04 	ldr.w	r3, [r5], #4
 800938a:	4798      	blx	r3
 800938c:	3601      	adds	r6, #1
 800938e:	e7f2      	b.n	8009376 <__libc_init_array+0x1e>
 8009390:	0800b5b8 	.word	0x0800b5b8
 8009394:	0800b5b8 	.word	0x0800b5b8
 8009398:	0800b5b8 	.word	0x0800b5b8
 800939c:	0800b5bc 	.word	0x0800b5bc

080093a0 <__retarget_lock_init_recursive>:
 80093a0:	4770      	bx	lr

080093a2 <__retarget_lock_acquire_recursive>:
 80093a2:	4770      	bx	lr

080093a4 <__retarget_lock_release_recursive>:
 80093a4:	4770      	bx	lr

080093a6 <memcpy>:
 80093a6:	440a      	add	r2, r1
 80093a8:	4291      	cmp	r1, r2
 80093aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80093ae:	d100      	bne.n	80093b2 <memcpy+0xc>
 80093b0:	4770      	bx	lr
 80093b2:	b510      	push	{r4, lr}
 80093b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093bc:	4291      	cmp	r1, r2
 80093be:	d1f9      	bne.n	80093b4 <memcpy+0xe>
 80093c0:	bd10      	pop	{r4, pc}

080093c2 <quorem>:
 80093c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093c6:	6903      	ldr	r3, [r0, #16]
 80093c8:	690c      	ldr	r4, [r1, #16]
 80093ca:	42a3      	cmp	r3, r4
 80093cc:	4607      	mov	r7, r0
 80093ce:	db7e      	blt.n	80094ce <quorem+0x10c>
 80093d0:	3c01      	subs	r4, #1
 80093d2:	f101 0814 	add.w	r8, r1, #20
 80093d6:	00a3      	lsls	r3, r4, #2
 80093d8:	f100 0514 	add.w	r5, r0, #20
 80093dc:	9300      	str	r3, [sp, #0]
 80093de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80093e2:	9301      	str	r3, [sp, #4]
 80093e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80093e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80093ec:	3301      	adds	r3, #1
 80093ee:	429a      	cmp	r2, r3
 80093f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80093f4:	fbb2 f6f3 	udiv	r6, r2, r3
 80093f8:	d32e      	bcc.n	8009458 <quorem+0x96>
 80093fa:	f04f 0a00 	mov.w	sl, #0
 80093fe:	46c4      	mov	ip, r8
 8009400:	46ae      	mov	lr, r5
 8009402:	46d3      	mov	fp, sl
 8009404:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009408:	b298      	uxth	r0, r3
 800940a:	fb06 a000 	mla	r0, r6, r0, sl
 800940e:	0c02      	lsrs	r2, r0, #16
 8009410:	0c1b      	lsrs	r3, r3, #16
 8009412:	fb06 2303 	mla	r3, r6, r3, r2
 8009416:	f8de 2000 	ldr.w	r2, [lr]
 800941a:	b280      	uxth	r0, r0
 800941c:	b292      	uxth	r2, r2
 800941e:	1a12      	subs	r2, r2, r0
 8009420:	445a      	add	r2, fp
 8009422:	f8de 0000 	ldr.w	r0, [lr]
 8009426:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800942a:	b29b      	uxth	r3, r3
 800942c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009430:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009434:	b292      	uxth	r2, r2
 8009436:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800943a:	45e1      	cmp	r9, ip
 800943c:	f84e 2b04 	str.w	r2, [lr], #4
 8009440:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009444:	d2de      	bcs.n	8009404 <quorem+0x42>
 8009446:	9b00      	ldr	r3, [sp, #0]
 8009448:	58eb      	ldr	r3, [r5, r3]
 800944a:	b92b      	cbnz	r3, 8009458 <quorem+0x96>
 800944c:	9b01      	ldr	r3, [sp, #4]
 800944e:	3b04      	subs	r3, #4
 8009450:	429d      	cmp	r5, r3
 8009452:	461a      	mov	r2, r3
 8009454:	d32f      	bcc.n	80094b6 <quorem+0xf4>
 8009456:	613c      	str	r4, [r7, #16]
 8009458:	4638      	mov	r0, r7
 800945a:	f001 f97b 	bl	800a754 <__mcmp>
 800945e:	2800      	cmp	r0, #0
 8009460:	db25      	blt.n	80094ae <quorem+0xec>
 8009462:	4629      	mov	r1, r5
 8009464:	2000      	movs	r0, #0
 8009466:	f858 2b04 	ldr.w	r2, [r8], #4
 800946a:	f8d1 c000 	ldr.w	ip, [r1]
 800946e:	fa1f fe82 	uxth.w	lr, r2
 8009472:	fa1f f38c 	uxth.w	r3, ip
 8009476:	eba3 030e 	sub.w	r3, r3, lr
 800947a:	4403      	add	r3, r0
 800947c:	0c12      	lsrs	r2, r2, #16
 800947e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009482:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009486:	b29b      	uxth	r3, r3
 8009488:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800948c:	45c1      	cmp	r9, r8
 800948e:	f841 3b04 	str.w	r3, [r1], #4
 8009492:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009496:	d2e6      	bcs.n	8009466 <quorem+0xa4>
 8009498:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800949c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80094a0:	b922      	cbnz	r2, 80094ac <quorem+0xea>
 80094a2:	3b04      	subs	r3, #4
 80094a4:	429d      	cmp	r5, r3
 80094a6:	461a      	mov	r2, r3
 80094a8:	d30b      	bcc.n	80094c2 <quorem+0x100>
 80094aa:	613c      	str	r4, [r7, #16]
 80094ac:	3601      	adds	r6, #1
 80094ae:	4630      	mov	r0, r6
 80094b0:	b003      	add	sp, #12
 80094b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094b6:	6812      	ldr	r2, [r2, #0]
 80094b8:	3b04      	subs	r3, #4
 80094ba:	2a00      	cmp	r2, #0
 80094bc:	d1cb      	bne.n	8009456 <quorem+0x94>
 80094be:	3c01      	subs	r4, #1
 80094c0:	e7c6      	b.n	8009450 <quorem+0x8e>
 80094c2:	6812      	ldr	r2, [r2, #0]
 80094c4:	3b04      	subs	r3, #4
 80094c6:	2a00      	cmp	r2, #0
 80094c8:	d1ef      	bne.n	80094aa <quorem+0xe8>
 80094ca:	3c01      	subs	r4, #1
 80094cc:	e7ea      	b.n	80094a4 <quorem+0xe2>
 80094ce:	2000      	movs	r0, #0
 80094d0:	e7ee      	b.n	80094b0 <quorem+0xee>
 80094d2:	0000      	movs	r0, r0
 80094d4:	0000      	movs	r0, r0
	...

080094d8 <_dtoa_r>:
 80094d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094dc:	69c7      	ldr	r7, [r0, #28]
 80094de:	b099      	sub	sp, #100	@ 0x64
 80094e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80094e4:	ec55 4b10 	vmov	r4, r5, d0
 80094e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80094ea:	9109      	str	r1, [sp, #36]	@ 0x24
 80094ec:	4683      	mov	fp, r0
 80094ee:	920e      	str	r2, [sp, #56]	@ 0x38
 80094f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80094f2:	b97f      	cbnz	r7, 8009514 <_dtoa_r+0x3c>
 80094f4:	2010      	movs	r0, #16
 80094f6:	f000 fdfd 	bl	800a0f4 <malloc>
 80094fa:	4602      	mov	r2, r0
 80094fc:	f8cb 001c 	str.w	r0, [fp, #28]
 8009500:	b920      	cbnz	r0, 800950c <_dtoa_r+0x34>
 8009502:	4ba7      	ldr	r3, [pc, #668]	@ (80097a0 <_dtoa_r+0x2c8>)
 8009504:	21ef      	movs	r1, #239	@ 0xef
 8009506:	48a7      	ldr	r0, [pc, #668]	@ (80097a4 <_dtoa_r+0x2cc>)
 8009508:	f001 fcbe 	bl	800ae88 <__assert_func>
 800950c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009510:	6007      	str	r7, [r0, #0]
 8009512:	60c7      	str	r7, [r0, #12]
 8009514:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009518:	6819      	ldr	r1, [r3, #0]
 800951a:	b159      	cbz	r1, 8009534 <_dtoa_r+0x5c>
 800951c:	685a      	ldr	r2, [r3, #4]
 800951e:	604a      	str	r2, [r1, #4]
 8009520:	2301      	movs	r3, #1
 8009522:	4093      	lsls	r3, r2
 8009524:	608b      	str	r3, [r1, #8]
 8009526:	4658      	mov	r0, fp
 8009528:	f000 feda 	bl	800a2e0 <_Bfree>
 800952c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009530:	2200      	movs	r2, #0
 8009532:	601a      	str	r2, [r3, #0]
 8009534:	1e2b      	subs	r3, r5, #0
 8009536:	bfb9      	ittee	lt
 8009538:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800953c:	9303      	strlt	r3, [sp, #12]
 800953e:	2300      	movge	r3, #0
 8009540:	6033      	strge	r3, [r6, #0]
 8009542:	9f03      	ldr	r7, [sp, #12]
 8009544:	4b98      	ldr	r3, [pc, #608]	@ (80097a8 <_dtoa_r+0x2d0>)
 8009546:	bfbc      	itt	lt
 8009548:	2201      	movlt	r2, #1
 800954a:	6032      	strlt	r2, [r6, #0]
 800954c:	43bb      	bics	r3, r7
 800954e:	d112      	bne.n	8009576 <_dtoa_r+0x9e>
 8009550:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009552:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009556:	6013      	str	r3, [r2, #0]
 8009558:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800955c:	4323      	orrs	r3, r4
 800955e:	f000 854d 	beq.w	8009ffc <_dtoa_r+0xb24>
 8009562:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009564:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80097bc <_dtoa_r+0x2e4>
 8009568:	2b00      	cmp	r3, #0
 800956a:	f000 854f 	beq.w	800a00c <_dtoa_r+0xb34>
 800956e:	f10a 0303 	add.w	r3, sl, #3
 8009572:	f000 bd49 	b.w	800a008 <_dtoa_r+0xb30>
 8009576:	ed9d 7b02 	vldr	d7, [sp, #8]
 800957a:	2200      	movs	r2, #0
 800957c:	ec51 0b17 	vmov	r0, r1, d7
 8009580:	2300      	movs	r3, #0
 8009582:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8009586:	f7f7 fac7 	bl	8000b18 <__aeabi_dcmpeq>
 800958a:	4680      	mov	r8, r0
 800958c:	b158      	cbz	r0, 80095a6 <_dtoa_r+0xce>
 800958e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009590:	2301      	movs	r3, #1
 8009592:	6013      	str	r3, [r2, #0]
 8009594:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009596:	b113      	cbz	r3, 800959e <_dtoa_r+0xc6>
 8009598:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800959a:	4b84      	ldr	r3, [pc, #528]	@ (80097ac <_dtoa_r+0x2d4>)
 800959c:	6013      	str	r3, [r2, #0]
 800959e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80097c0 <_dtoa_r+0x2e8>
 80095a2:	f000 bd33 	b.w	800a00c <_dtoa_r+0xb34>
 80095a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80095aa:	aa16      	add	r2, sp, #88	@ 0x58
 80095ac:	a917      	add	r1, sp, #92	@ 0x5c
 80095ae:	4658      	mov	r0, fp
 80095b0:	f001 f980 	bl	800a8b4 <__d2b>
 80095b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80095b8:	4681      	mov	r9, r0
 80095ba:	2e00      	cmp	r6, #0
 80095bc:	d077      	beq.n	80096ae <_dtoa_r+0x1d6>
 80095be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80095c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80095c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80095cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80095d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80095d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80095d8:	4619      	mov	r1, r3
 80095da:	2200      	movs	r2, #0
 80095dc:	4b74      	ldr	r3, [pc, #464]	@ (80097b0 <_dtoa_r+0x2d8>)
 80095de:	f7f6 fe7b 	bl	80002d8 <__aeabi_dsub>
 80095e2:	a369      	add	r3, pc, #420	@ (adr r3, 8009788 <_dtoa_r+0x2b0>)
 80095e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095e8:	f7f7 f82e 	bl	8000648 <__aeabi_dmul>
 80095ec:	a368      	add	r3, pc, #416	@ (adr r3, 8009790 <_dtoa_r+0x2b8>)
 80095ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095f2:	f7f6 fe73 	bl	80002dc <__adddf3>
 80095f6:	4604      	mov	r4, r0
 80095f8:	4630      	mov	r0, r6
 80095fa:	460d      	mov	r5, r1
 80095fc:	f7f6 ffba 	bl	8000574 <__aeabi_i2d>
 8009600:	a365      	add	r3, pc, #404	@ (adr r3, 8009798 <_dtoa_r+0x2c0>)
 8009602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009606:	f7f7 f81f 	bl	8000648 <__aeabi_dmul>
 800960a:	4602      	mov	r2, r0
 800960c:	460b      	mov	r3, r1
 800960e:	4620      	mov	r0, r4
 8009610:	4629      	mov	r1, r5
 8009612:	f7f6 fe63 	bl	80002dc <__adddf3>
 8009616:	4604      	mov	r4, r0
 8009618:	460d      	mov	r5, r1
 800961a:	f7f7 fac5 	bl	8000ba8 <__aeabi_d2iz>
 800961e:	2200      	movs	r2, #0
 8009620:	4607      	mov	r7, r0
 8009622:	2300      	movs	r3, #0
 8009624:	4620      	mov	r0, r4
 8009626:	4629      	mov	r1, r5
 8009628:	f7f7 fa80 	bl	8000b2c <__aeabi_dcmplt>
 800962c:	b140      	cbz	r0, 8009640 <_dtoa_r+0x168>
 800962e:	4638      	mov	r0, r7
 8009630:	f7f6 ffa0 	bl	8000574 <__aeabi_i2d>
 8009634:	4622      	mov	r2, r4
 8009636:	462b      	mov	r3, r5
 8009638:	f7f7 fa6e 	bl	8000b18 <__aeabi_dcmpeq>
 800963c:	b900      	cbnz	r0, 8009640 <_dtoa_r+0x168>
 800963e:	3f01      	subs	r7, #1
 8009640:	2f16      	cmp	r7, #22
 8009642:	d851      	bhi.n	80096e8 <_dtoa_r+0x210>
 8009644:	4b5b      	ldr	r3, [pc, #364]	@ (80097b4 <_dtoa_r+0x2dc>)
 8009646:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800964a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800964e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009652:	f7f7 fa6b 	bl	8000b2c <__aeabi_dcmplt>
 8009656:	2800      	cmp	r0, #0
 8009658:	d048      	beq.n	80096ec <_dtoa_r+0x214>
 800965a:	3f01      	subs	r7, #1
 800965c:	2300      	movs	r3, #0
 800965e:	9312      	str	r3, [sp, #72]	@ 0x48
 8009660:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009662:	1b9b      	subs	r3, r3, r6
 8009664:	1e5a      	subs	r2, r3, #1
 8009666:	bf44      	itt	mi
 8009668:	f1c3 0801 	rsbmi	r8, r3, #1
 800966c:	2300      	movmi	r3, #0
 800966e:	9208      	str	r2, [sp, #32]
 8009670:	bf54      	ite	pl
 8009672:	f04f 0800 	movpl.w	r8, #0
 8009676:	9308      	strmi	r3, [sp, #32]
 8009678:	2f00      	cmp	r7, #0
 800967a:	db39      	blt.n	80096f0 <_dtoa_r+0x218>
 800967c:	9b08      	ldr	r3, [sp, #32]
 800967e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009680:	443b      	add	r3, r7
 8009682:	9308      	str	r3, [sp, #32]
 8009684:	2300      	movs	r3, #0
 8009686:	930a      	str	r3, [sp, #40]	@ 0x28
 8009688:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800968a:	2b09      	cmp	r3, #9
 800968c:	d864      	bhi.n	8009758 <_dtoa_r+0x280>
 800968e:	2b05      	cmp	r3, #5
 8009690:	bfc4      	itt	gt
 8009692:	3b04      	subgt	r3, #4
 8009694:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8009696:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009698:	f1a3 0302 	sub.w	r3, r3, #2
 800969c:	bfcc      	ite	gt
 800969e:	2400      	movgt	r4, #0
 80096a0:	2401      	movle	r4, #1
 80096a2:	2b03      	cmp	r3, #3
 80096a4:	d863      	bhi.n	800976e <_dtoa_r+0x296>
 80096a6:	e8df f003 	tbb	[pc, r3]
 80096aa:	372a      	.short	0x372a
 80096ac:	5535      	.short	0x5535
 80096ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80096b2:	441e      	add	r6, r3
 80096b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80096b8:	2b20      	cmp	r3, #32
 80096ba:	bfc1      	itttt	gt
 80096bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80096c0:	409f      	lslgt	r7, r3
 80096c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80096c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80096ca:	bfd6      	itet	le
 80096cc:	f1c3 0320 	rsble	r3, r3, #32
 80096d0:	ea47 0003 	orrgt.w	r0, r7, r3
 80096d4:	fa04 f003 	lslle.w	r0, r4, r3
 80096d8:	f7f6 ff3c 	bl	8000554 <__aeabi_ui2d>
 80096dc:	2201      	movs	r2, #1
 80096de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80096e2:	3e01      	subs	r6, #1
 80096e4:	9214      	str	r2, [sp, #80]	@ 0x50
 80096e6:	e777      	b.n	80095d8 <_dtoa_r+0x100>
 80096e8:	2301      	movs	r3, #1
 80096ea:	e7b8      	b.n	800965e <_dtoa_r+0x186>
 80096ec:	9012      	str	r0, [sp, #72]	@ 0x48
 80096ee:	e7b7      	b.n	8009660 <_dtoa_r+0x188>
 80096f0:	427b      	negs	r3, r7
 80096f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80096f4:	2300      	movs	r3, #0
 80096f6:	eba8 0807 	sub.w	r8, r8, r7
 80096fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80096fc:	e7c4      	b.n	8009688 <_dtoa_r+0x1b0>
 80096fe:	2300      	movs	r3, #0
 8009700:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009702:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009704:	2b00      	cmp	r3, #0
 8009706:	dc35      	bgt.n	8009774 <_dtoa_r+0x29c>
 8009708:	2301      	movs	r3, #1
 800970a:	9300      	str	r3, [sp, #0]
 800970c:	9307      	str	r3, [sp, #28]
 800970e:	461a      	mov	r2, r3
 8009710:	920e      	str	r2, [sp, #56]	@ 0x38
 8009712:	e00b      	b.n	800972c <_dtoa_r+0x254>
 8009714:	2301      	movs	r3, #1
 8009716:	e7f3      	b.n	8009700 <_dtoa_r+0x228>
 8009718:	2300      	movs	r3, #0
 800971a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800971c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800971e:	18fb      	adds	r3, r7, r3
 8009720:	9300      	str	r3, [sp, #0]
 8009722:	3301      	adds	r3, #1
 8009724:	2b01      	cmp	r3, #1
 8009726:	9307      	str	r3, [sp, #28]
 8009728:	bfb8      	it	lt
 800972a:	2301      	movlt	r3, #1
 800972c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009730:	2100      	movs	r1, #0
 8009732:	2204      	movs	r2, #4
 8009734:	f102 0514 	add.w	r5, r2, #20
 8009738:	429d      	cmp	r5, r3
 800973a:	d91f      	bls.n	800977c <_dtoa_r+0x2a4>
 800973c:	6041      	str	r1, [r0, #4]
 800973e:	4658      	mov	r0, fp
 8009740:	f000 fd8e 	bl	800a260 <_Balloc>
 8009744:	4682      	mov	sl, r0
 8009746:	2800      	cmp	r0, #0
 8009748:	d13c      	bne.n	80097c4 <_dtoa_r+0x2ec>
 800974a:	4b1b      	ldr	r3, [pc, #108]	@ (80097b8 <_dtoa_r+0x2e0>)
 800974c:	4602      	mov	r2, r0
 800974e:	f240 11af 	movw	r1, #431	@ 0x1af
 8009752:	e6d8      	b.n	8009506 <_dtoa_r+0x2e>
 8009754:	2301      	movs	r3, #1
 8009756:	e7e0      	b.n	800971a <_dtoa_r+0x242>
 8009758:	2401      	movs	r4, #1
 800975a:	2300      	movs	r3, #0
 800975c:	9309      	str	r3, [sp, #36]	@ 0x24
 800975e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009760:	f04f 33ff 	mov.w	r3, #4294967295
 8009764:	9300      	str	r3, [sp, #0]
 8009766:	9307      	str	r3, [sp, #28]
 8009768:	2200      	movs	r2, #0
 800976a:	2312      	movs	r3, #18
 800976c:	e7d0      	b.n	8009710 <_dtoa_r+0x238>
 800976e:	2301      	movs	r3, #1
 8009770:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009772:	e7f5      	b.n	8009760 <_dtoa_r+0x288>
 8009774:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009776:	9300      	str	r3, [sp, #0]
 8009778:	9307      	str	r3, [sp, #28]
 800977a:	e7d7      	b.n	800972c <_dtoa_r+0x254>
 800977c:	3101      	adds	r1, #1
 800977e:	0052      	lsls	r2, r2, #1
 8009780:	e7d8      	b.n	8009734 <_dtoa_r+0x25c>
 8009782:	bf00      	nop
 8009784:	f3af 8000 	nop.w
 8009788:	636f4361 	.word	0x636f4361
 800978c:	3fd287a7 	.word	0x3fd287a7
 8009790:	8b60c8b3 	.word	0x8b60c8b3
 8009794:	3fc68a28 	.word	0x3fc68a28
 8009798:	509f79fb 	.word	0x509f79fb
 800979c:	3fd34413 	.word	0x3fd34413
 80097a0:	0800b27d 	.word	0x0800b27d
 80097a4:	0800b294 	.word	0x0800b294
 80097a8:	7ff00000 	.word	0x7ff00000
 80097ac:	0800b24d 	.word	0x0800b24d
 80097b0:	3ff80000 	.word	0x3ff80000
 80097b4:	0800b390 	.word	0x0800b390
 80097b8:	0800b2ec 	.word	0x0800b2ec
 80097bc:	0800b279 	.word	0x0800b279
 80097c0:	0800b24c 	.word	0x0800b24c
 80097c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80097c8:	6018      	str	r0, [r3, #0]
 80097ca:	9b07      	ldr	r3, [sp, #28]
 80097cc:	2b0e      	cmp	r3, #14
 80097ce:	f200 80a4 	bhi.w	800991a <_dtoa_r+0x442>
 80097d2:	2c00      	cmp	r4, #0
 80097d4:	f000 80a1 	beq.w	800991a <_dtoa_r+0x442>
 80097d8:	2f00      	cmp	r7, #0
 80097da:	dd33      	ble.n	8009844 <_dtoa_r+0x36c>
 80097dc:	4bad      	ldr	r3, [pc, #692]	@ (8009a94 <_dtoa_r+0x5bc>)
 80097de:	f007 020f 	and.w	r2, r7, #15
 80097e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097e6:	ed93 7b00 	vldr	d7, [r3]
 80097ea:	05f8      	lsls	r0, r7, #23
 80097ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80097f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80097f4:	d516      	bpl.n	8009824 <_dtoa_r+0x34c>
 80097f6:	4ba8      	ldr	r3, [pc, #672]	@ (8009a98 <_dtoa_r+0x5c0>)
 80097f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80097fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009800:	f7f7 f84c 	bl	800089c <__aeabi_ddiv>
 8009804:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009808:	f004 040f 	and.w	r4, r4, #15
 800980c:	2603      	movs	r6, #3
 800980e:	4da2      	ldr	r5, [pc, #648]	@ (8009a98 <_dtoa_r+0x5c0>)
 8009810:	b954      	cbnz	r4, 8009828 <_dtoa_r+0x350>
 8009812:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009816:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800981a:	f7f7 f83f 	bl	800089c <__aeabi_ddiv>
 800981e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009822:	e028      	b.n	8009876 <_dtoa_r+0x39e>
 8009824:	2602      	movs	r6, #2
 8009826:	e7f2      	b.n	800980e <_dtoa_r+0x336>
 8009828:	07e1      	lsls	r1, r4, #31
 800982a:	d508      	bpl.n	800983e <_dtoa_r+0x366>
 800982c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009830:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009834:	f7f6 ff08 	bl	8000648 <__aeabi_dmul>
 8009838:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800983c:	3601      	adds	r6, #1
 800983e:	1064      	asrs	r4, r4, #1
 8009840:	3508      	adds	r5, #8
 8009842:	e7e5      	b.n	8009810 <_dtoa_r+0x338>
 8009844:	f000 80d2 	beq.w	80099ec <_dtoa_r+0x514>
 8009848:	427c      	negs	r4, r7
 800984a:	4b92      	ldr	r3, [pc, #584]	@ (8009a94 <_dtoa_r+0x5bc>)
 800984c:	4d92      	ldr	r5, [pc, #584]	@ (8009a98 <_dtoa_r+0x5c0>)
 800984e:	f004 020f 	and.w	r2, r4, #15
 8009852:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800985e:	f7f6 fef3 	bl	8000648 <__aeabi_dmul>
 8009862:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009866:	1124      	asrs	r4, r4, #4
 8009868:	2300      	movs	r3, #0
 800986a:	2602      	movs	r6, #2
 800986c:	2c00      	cmp	r4, #0
 800986e:	f040 80b2 	bne.w	80099d6 <_dtoa_r+0x4fe>
 8009872:	2b00      	cmp	r3, #0
 8009874:	d1d3      	bne.n	800981e <_dtoa_r+0x346>
 8009876:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009878:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800987c:	2b00      	cmp	r3, #0
 800987e:	f000 80b7 	beq.w	80099f0 <_dtoa_r+0x518>
 8009882:	4b86      	ldr	r3, [pc, #536]	@ (8009a9c <_dtoa_r+0x5c4>)
 8009884:	2200      	movs	r2, #0
 8009886:	4620      	mov	r0, r4
 8009888:	4629      	mov	r1, r5
 800988a:	f7f7 f94f 	bl	8000b2c <__aeabi_dcmplt>
 800988e:	2800      	cmp	r0, #0
 8009890:	f000 80ae 	beq.w	80099f0 <_dtoa_r+0x518>
 8009894:	9b07      	ldr	r3, [sp, #28]
 8009896:	2b00      	cmp	r3, #0
 8009898:	f000 80aa 	beq.w	80099f0 <_dtoa_r+0x518>
 800989c:	9b00      	ldr	r3, [sp, #0]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	dd37      	ble.n	8009912 <_dtoa_r+0x43a>
 80098a2:	1e7b      	subs	r3, r7, #1
 80098a4:	9304      	str	r3, [sp, #16]
 80098a6:	4620      	mov	r0, r4
 80098a8:	4b7d      	ldr	r3, [pc, #500]	@ (8009aa0 <_dtoa_r+0x5c8>)
 80098aa:	2200      	movs	r2, #0
 80098ac:	4629      	mov	r1, r5
 80098ae:	f7f6 fecb 	bl	8000648 <__aeabi_dmul>
 80098b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80098b6:	9c00      	ldr	r4, [sp, #0]
 80098b8:	3601      	adds	r6, #1
 80098ba:	4630      	mov	r0, r6
 80098bc:	f7f6 fe5a 	bl	8000574 <__aeabi_i2d>
 80098c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80098c4:	f7f6 fec0 	bl	8000648 <__aeabi_dmul>
 80098c8:	4b76      	ldr	r3, [pc, #472]	@ (8009aa4 <_dtoa_r+0x5cc>)
 80098ca:	2200      	movs	r2, #0
 80098cc:	f7f6 fd06 	bl	80002dc <__adddf3>
 80098d0:	4605      	mov	r5, r0
 80098d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80098d6:	2c00      	cmp	r4, #0
 80098d8:	f040 808d 	bne.w	80099f6 <_dtoa_r+0x51e>
 80098dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80098e0:	4b71      	ldr	r3, [pc, #452]	@ (8009aa8 <_dtoa_r+0x5d0>)
 80098e2:	2200      	movs	r2, #0
 80098e4:	f7f6 fcf8 	bl	80002d8 <__aeabi_dsub>
 80098e8:	4602      	mov	r2, r0
 80098ea:	460b      	mov	r3, r1
 80098ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80098f0:	462a      	mov	r2, r5
 80098f2:	4633      	mov	r3, r6
 80098f4:	f7f7 f938 	bl	8000b68 <__aeabi_dcmpgt>
 80098f8:	2800      	cmp	r0, #0
 80098fa:	f040 828b 	bne.w	8009e14 <_dtoa_r+0x93c>
 80098fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009902:	462a      	mov	r2, r5
 8009904:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009908:	f7f7 f910 	bl	8000b2c <__aeabi_dcmplt>
 800990c:	2800      	cmp	r0, #0
 800990e:	f040 8128 	bne.w	8009b62 <_dtoa_r+0x68a>
 8009912:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009916:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800991a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800991c:	2b00      	cmp	r3, #0
 800991e:	f2c0 815a 	blt.w	8009bd6 <_dtoa_r+0x6fe>
 8009922:	2f0e      	cmp	r7, #14
 8009924:	f300 8157 	bgt.w	8009bd6 <_dtoa_r+0x6fe>
 8009928:	4b5a      	ldr	r3, [pc, #360]	@ (8009a94 <_dtoa_r+0x5bc>)
 800992a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800992e:	ed93 7b00 	vldr	d7, [r3]
 8009932:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009934:	2b00      	cmp	r3, #0
 8009936:	ed8d 7b00 	vstr	d7, [sp]
 800993a:	da03      	bge.n	8009944 <_dtoa_r+0x46c>
 800993c:	9b07      	ldr	r3, [sp, #28]
 800993e:	2b00      	cmp	r3, #0
 8009940:	f340 8101 	ble.w	8009b46 <_dtoa_r+0x66e>
 8009944:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009948:	4656      	mov	r6, sl
 800994a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800994e:	4620      	mov	r0, r4
 8009950:	4629      	mov	r1, r5
 8009952:	f7f6 ffa3 	bl	800089c <__aeabi_ddiv>
 8009956:	f7f7 f927 	bl	8000ba8 <__aeabi_d2iz>
 800995a:	4680      	mov	r8, r0
 800995c:	f7f6 fe0a 	bl	8000574 <__aeabi_i2d>
 8009960:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009964:	f7f6 fe70 	bl	8000648 <__aeabi_dmul>
 8009968:	4602      	mov	r2, r0
 800996a:	460b      	mov	r3, r1
 800996c:	4620      	mov	r0, r4
 800996e:	4629      	mov	r1, r5
 8009970:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009974:	f7f6 fcb0 	bl	80002d8 <__aeabi_dsub>
 8009978:	f806 4b01 	strb.w	r4, [r6], #1
 800997c:	9d07      	ldr	r5, [sp, #28]
 800997e:	eba6 040a 	sub.w	r4, r6, sl
 8009982:	42a5      	cmp	r5, r4
 8009984:	4602      	mov	r2, r0
 8009986:	460b      	mov	r3, r1
 8009988:	f040 8117 	bne.w	8009bba <_dtoa_r+0x6e2>
 800998c:	f7f6 fca6 	bl	80002dc <__adddf3>
 8009990:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009994:	4604      	mov	r4, r0
 8009996:	460d      	mov	r5, r1
 8009998:	f7f7 f8e6 	bl	8000b68 <__aeabi_dcmpgt>
 800999c:	2800      	cmp	r0, #0
 800999e:	f040 80f9 	bne.w	8009b94 <_dtoa_r+0x6bc>
 80099a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099a6:	4620      	mov	r0, r4
 80099a8:	4629      	mov	r1, r5
 80099aa:	f7f7 f8b5 	bl	8000b18 <__aeabi_dcmpeq>
 80099ae:	b118      	cbz	r0, 80099b8 <_dtoa_r+0x4e0>
 80099b0:	f018 0f01 	tst.w	r8, #1
 80099b4:	f040 80ee 	bne.w	8009b94 <_dtoa_r+0x6bc>
 80099b8:	4649      	mov	r1, r9
 80099ba:	4658      	mov	r0, fp
 80099bc:	f000 fc90 	bl	800a2e0 <_Bfree>
 80099c0:	2300      	movs	r3, #0
 80099c2:	7033      	strb	r3, [r6, #0]
 80099c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80099c6:	3701      	adds	r7, #1
 80099c8:	601f      	str	r7, [r3, #0]
 80099ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 831d 	beq.w	800a00c <_dtoa_r+0xb34>
 80099d2:	601e      	str	r6, [r3, #0]
 80099d4:	e31a      	b.n	800a00c <_dtoa_r+0xb34>
 80099d6:	07e2      	lsls	r2, r4, #31
 80099d8:	d505      	bpl.n	80099e6 <_dtoa_r+0x50e>
 80099da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80099de:	f7f6 fe33 	bl	8000648 <__aeabi_dmul>
 80099e2:	3601      	adds	r6, #1
 80099e4:	2301      	movs	r3, #1
 80099e6:	1064      	asrs	r4, r4, #1
 80099e8:	3508      	adds	r5, #8
 80099ea:	e73f      	b.n	800986c <_dtoa_r+0x394>
 80099ec:	2602      	movs	r6, #2
 80099ee:	e742      	b.n	8009876 <_dtoa_r+0x39e>
 80099f0:	9c07      	ldr	r4, [sp, #28]
 80099f2:	9704      	str	r7, [sp, #16]
 80099f4:	e761      	b.n	80098ba <_dtoa_r+0x3e2>
 80099f6:	4b27      	ldr	r3, [pc, #156]	@ (8009a94 <_dtoa_r+0x5bc>)
 80099f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80099fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80099fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009a02:	4454      	add	r4, sl
 8009a04:	2900      	cmp	r1, #0
 8009a06:	d053      	beq.n	8009ab0 <_dtoa_r+0x5d8>
 8009a08:	4928      	ldr	r1, [pc, #160]	@ (8009aac <_dtoa_r+0x5d4>)
 8009a0a:	2000      	movs	r0, #0
 8009a0c:	f7f6 ff46 	bl	800089c <__aeabi_ddiv>
 8009a10:	4633      	mov	r3, r6
 8009a12:	462a      	mov	r2, r5
 8009a14:	f7f6 fc60 	bl	80002d8 <__aeabi_dsub>
 8009a18:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009a1c:	4656      	mov	r6, sl
 8009a1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a22:	f7f7 f8c1 	bl	8000ba8 <__aeabi_d2iz>
 8009a26:	4605      	mov	r5, r0
 8009a28:	f7f6 fda4 	bl	8000574 <__aeabi_i2d>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	460b      	mov	r3, r1
 8009a30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a34:	f7f6 fc50 	bl	80002d8 <__aeabi_dsub>
 8009a38:	3530      	adds	r5, #48	@ 0x30
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	460b      	mov	r3, r1
 8009a3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009a42:	f806 5b01 	strb.w	r5, [r6], #1
 8009a46:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009a4a:	f7f7 f86f 	bl	8000b2c <__aeabi_dcmplt>
 8009a4e:	2800      	cmp	r0, #0
 8009a50:	d171      	bne.n	8009b36 <_dtoa_r+0x65e>
 8009a52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a56:	4911      	ldr	r1, [pc, #68]	@ (8009a9c <_dtoa_r+0x5c4>)
 8009a58:	2000      	movs	r0, #0
 8009a5a:	f7f6 fc3d 	bl	80002d8 <__aeabi_dsub>
 8009a5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009a62:	f7f7 f863 	bl	8000b2c <__aeabi_dcmplt>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	f040 8095 	bne.w	8009b96 <_dtoa_r+0x6be>
 8009a6c:	42a6      	cmp	r6, r4
 8009a6e:	f43f af50 	beq.w	8009912 <_dtoa_r+0x43a>
 8009a72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009a76:	4b0a      	ldr	r3, [pc, #40]	@ (8009aa0 <_dtoa_r+0x5c8>)
 8009a78:	2200      	movs	r2, #0
 8009a7a:	f7f6 fde5 	bl	8000648 <__aeabi_dmul>
 8009a7e:	4b08      	ldr	r3, [pc, #32]	@ (8009aa0 <_dtoa_r+0x5c8>)
 8009a80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009a84:	2200      	movs	r2, #0
 8009a86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a8a:	f7f6 fddd 	bl	8000648 <__aeabi_dmul>
 8009a8e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a92:	e7c4      	b.n	8009a1e <_dtoa_r+0x546>
 8009a94:	0800b390 	.word	0x0800b390
 8009a98:	0800b368 	.word	0x0800b368
 8009a9c:	3ff00000 	.word	0x3ff00000
 8009aa0:	40240000 	.word	0x40240000
 8009aa4:	401c0000 	.word	0x401c0000
 8009aa8:	40140000 	.word	0x40140000
 8009aac:	3fe00000 	.word	0x3fe00000
 8009ab0:	4631      	mov	r1, r6
 8009ab2:	4628      	mov	r0, r5
 8009ab4:	f7f6 fdc8 	bl	8000648 <__aeabi_dmul>
 8009ab8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009abc:	9415      	str	r4, [sp, #84]	@ 0x54
 8009abe:	4656      	mov	r6, sl
 8009ac0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ac4:	f7f7 f870 	bl	8000ba8 <__aeabi_d2iz>
 8009ac8:	4605      	mov	r5, r0
 8009aca:	f7f6 fd53 	bl	8000574 <__aeabi_i2d>
 8009ace:	4602      	mov	r2, r0
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ad6:	f7f6 fbff 	bl	80002d8 <__aeabi_dsub>
 8009ada:	3530      	adds	r5, #48	@ 0x30
 8009adc:	f806 5b01 	strb.w	r5, [r6], #1
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	460b      	mov	r3, r1
 8009ae4:	42a6      	cmp	r6, r4
 8009ae6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009aea:	f04f 0200 	mov.w	r2, #0
 8009aee:	d124      	bne.n	8009b3a <_dtoa_r+0x662>
 8009af0:	4bac      	ldr	r3, [pc, #688]	@ (8009da4 <_dtoa_r+0x8cc>)
 8009af2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009af6:	f7f6 fbf1 	bl	80002dc <__adddf3>
 8009afa:	4602      	mov	r2, r0
 8009afc:	460b      	mov	r3, r1
 8009afe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b02:	f7f7 f831 	bl	8000b68 <__aeabi_dcmpgt>
 8009b06:	2800      	cmp	r0, #0
 8009b08:	d145      	bne.n	8009b96 <_dtoa_r+0x6be>
 8009b0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009b0e:	49a5      	ldr	r1, [pc, #660]	@ (8009da4 <_dtoa_r+0x8cc>)
 8009b10:	2000      	movs	r0, #0
 8009b12:	f7f6 fbe1 	bl	80002d8 <__aeabi_dsub>
 8009b16:	4602      	mov	r2, r0
 8009b18:	460b      	mov	r3, r1
 8009b1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b1e:	f7f7 f805 	bl	8000b2c <__aeabi_dcmplt>
 8009b22:	2800      	cmp	r0, #0
 8009b24:	f43f aef5 	beq.w	8009912 <_dtoa_r+0x43a>
 8009b28:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009b2a:	1e73      	subs	r3, r6, #1
 8009b2c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009b2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009b32:	2b30      	cmp	r3, #48	@ 0x30
 8009b34:	d0f8      	beq.n	8009b28 <_dtoa_r+0x650>
 8009b36:	9f04      	ldr	r7, [sp, #16]
 8009b38:	e73e      	b.n	80099b8 <_dtoa_r+0x4e0>
 8009b3a:	4b9b      	ldr	r3, [pc, #620]	@ (8009da8 <_dtoa_r+0x8d0>)
 8009b3c:	f7f6 fd84 	bl	8000648 <__aeabi_dmul>
 8009b40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b44:	e7bc      	b.n	8009ac0 <_dtoa_r+0x5e8>
 8009b46:	d10c      	bne.n	8009b62 <_dtoa_r+0x68a>
 8009b48:	4b98      	ldr	r3, [pc, #608]	@ (8009dac <_dtoa_r+0x8d4>)
 8009b4a:	2200      	movs	r2, #0
 8009b4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b50:	f7f6 fd7a 	bl	8000648 <__aeabi_dmul>
 8009b54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b58:	f7f6 fffc 	bl	8000b54 <__aeabi_dcmpge>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	f000 8157 	beq.w	8009e10 <_dtoa_r+0x938>
 8009b62:	2400      	movs	r4, #0
 8009b64:	4625      	mov	r5, r4
 8009b66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b68:	43db      	mvns	r3, r3
 8009b6a:	9304      	str	r3, [sp, #16]
 8009b6c:	4656      	mov	r6, sl
 8009b6e:	2700      	movs	r7, #0
 8009b70:	4621      	mov	r1, r4
 8009b72:	4658      	mov	r0, fp
 8009b74:	f000 fbb4 	bl	800a2e0 <_Bfree>
 8009b78:	2d00      	cmp	r5, #0
 8009b7a:	d0dc      	beq.n	8009b36 <_dtoa_r+0x65e>
 8009b7c:	b12f      	cbz	r7, 8009b8a <_dtoa_r+0x6b2>
 8009b7e:	42af      	cmp	r7, r5
 8009b80:	d003      	beq.n	8009b8a <_dtoa_r+0x6b2>
 8009b82:	4639      	mov	r1, r7
 8009b84:	4658      	mov	r0, fp
 8009b86:	f000 fbab 	bl	800a2e0 <_Bfree>
 8009b8a:	4629      	mov	r1, r5
 8009b8c:	4658      	mov	r0, fp
 8009b8e:	f000 fba7 	bl	800a2e0 <_Bfree>
 8009b92:	e7d0      	b.n	8009b36 <_dtoa_r+0x65e>
 8009b94:	9704      	str	r7, [sp, #16]
 8009b96:	4633      	mov	r3, r6
 8009b98:	461e      	mov	r6, r3
 8009b9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b9e:	2a39      	cmp	r2, #57	@ 0x39
 8009ba0:	d107      	bne.n	8009bb2 <_dtoa_r+0x6da>
 8009ba2:	459a      	cmp	sl, r3
 8009ba4:	d1f8      	bne.n	8009b98 <_dtoa_r+0x6c0>
 8009ba6:	9a04      	ldr	r2, [sp, #16]
 8009ba8:	3201      	adds	r2, #1
 8009baa:	9204      	str	r2, [sp, #16]
 8009bac:	2230      	movs	r2, #48	@ 0x30
 8009bae:	f88a 2000 	strb.w	r2, [sl]
 8009bb2:	781a      	ldrb	r2, [r3, #0]
 8009bb4:	3201      	adds	r2, #1
 8009bb6:	701a      	strb	r2, [r3, #0]
 8009bb8:	e7bd      	b.n	8009b36 <_dtoa_r+0x65e>
 8009bba:	4b7b      	ldr	r3, [pc, #492]	@ (8009da8 <_dtoa_r+0x8d0>)
 8009bbc:	2200      	movs	r2, #0
 8009bbe:	f7f6 fd43 	bl	8000648 <__aeabi_dmul>
 8009bc2:	2200      	movs	r2, #0
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	460d      	mov	r5, r1
 8009bca:	f7f6 ffa5 	bl	8000b18 <__aeabi_dcmpeq>
 8009bce:	2800      	cmp	r0, #0
 8009bd0:	f43f aebb 	beq.w	800994a <_dtoa_r+0x472>
 8009bd4:	e6f0      	b.n	80099b8 <_dtoa_r+0x4e0>
 8009bd6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009bd8:	2a00      	cmp	r2, #0
 8009bda:	f000 80db 	beq.w	8009d94 <_dtoa_r+0x8bc>
 8009bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009be0:	2a01      	cmp	r2, #1
 8009be2:	f300 80bf 	bgt.w	8009d64 <_dtoa_r+0x88c>
 8009be6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009be8:	2a00      	cmp	r2, #0
 8009bea:	f000 80b7 	beq.w	8009d5c <_dtoa_r+0x884>
 8009bee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009bf2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009bf4:	4646      	mov	r6, r8
 8009bf6:	9a08      	ldr	r2, [sp, #32]
 8009bf8:	2101      	movs	r1, #1
 8009bfa:	441a      	add	r2, r3
 8009bfc:	4658      	mov	r0, fp
 8009bfe:	4498      	add	r8, r3
 8009c00:	9208      	str	r2, [sp, #32]
 8009c02:	f000 fc21 	bl	800a448 <__i2b>
 8009c06:	4605      	mov	r5, r0
 8009c08:	b15e      	cbz	r6, 8009c22 <_dtoa_r+0x74a>
 8009c0a:	9b08      	ldr	r3, [sp, #32]
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	dd08      	ble.n	8009c22 <_dtoa_r+0x74a>
 8009c10:	42b3      	cmp	r3, r6
 8009c12:	9a08      	ldr	r2, [sp, #32]
 8009c14:	bfa8      	it	ge
 8009c16:	4633      	movge	r3, r6
 8009c18:	eba8 0803 	sub.w	r8, r8, r3
 8009c1c:	1af6      	subs	r6, r6, r3
 8009c1e:	1ad3      	subs	r3, r2, r3
 8009c20:	9308      	str	r3, [sp, #32]
 8009c22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c24:	b1f3      	cbz	r3, 8009c64 <_dtoa_r+0x78c>
 8009c26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	f000 80b7 	beq.w	8009d9c <_dtoa_r+0x8c4>
 8009c2e:	b18c      	cbz	r4, 8009c54 <_dtoa_r+0x77c>
 8009c30:	4629      	mov	r1, r5
 8009c32:	4622      	mov	r2, r4
 8009c34:	4658      	mov	r0, fp
 8009c36:	f000 fcc7 	bl	800a5c8 <__pow5mult>
 8009c3a:	464a      	mov	r2, r9
 8009c3c:	4601      	mov	r1, r0
 8009c3e:	4605      	mov	r5, r0
 8009c40:	4658      	mov	r0, fp
 8009c42:	f000 fc17 	bl	800a474 <__multiply>
 8009c46:	4649      	mov	r1, r9
 8009c48:	9004      	str	r0, [sp, #16]
 8009c4a:	4658      	mov	r0, fp
 8009c4c:	f000 fb48 	bl	800a2e0 <_Bfree>
 8009c50:	9b04      	ldr	r3, [sp, #16]
 8009c52:	4699      	mov	r9, r3
 8009c54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c56:	1b1a      	subs	r2, r3, r4
 8009c58:	d004      	beq.n	8009c64 <_dtoa_r+0x78c>
 8009c5a:	4649      	mov	r1, r9
 8009c5c:	4658      	mov	r0, fp
 8009c5e:	f000 fcb3 	bl	800a5c8 <__pow5mult>
 8009c62:	4681      	mov	r9, r0
 8009c64:	2101      	movs	r1, #1
 8009c66:	4658      	mov	r0, fp
 8009c68:	f000 fbee 	bl	800a448 <__i2b>
 8009c6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c6e:	4604      	mov	r4, r0
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	f000 81cf 	beq.w	800a014 <_dtoa_r+0xb3c>
 8009c76:	461a      	mov	r2, r3
 8009c78:	4601      	mov	r1, r0
 8009c7a:	4658      	mov	r0, fp
 8009c7c:	f000 fca4 	bl	800a5c8 <__pow5mult>
 8009c80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	4604      	mov	r4, r0
 8009c86:	f300 8095 	bgt.w	8009db4 <_dtoa_r+0x8dc>
 8009c8a:	9b02      	ldr	r3, [sp, #8]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	f040 8087 	bne.w	8009da0 <_dtoa_r+0x8c8>
 8009c92:	9b03      	ldr	r3, [sp, #12]
 8009c94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	f040 8089 	bne.w	8009db0 <_dtoa_r+0x8d8>
 8009c9e:	9b03      	ldr	r3, [sp, #12]
 8009ca0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ca4:	0d1b      	lsrs	r3, r3, #20
 8009ca6:	051b      	lsls	r3, r3, #20
 8009ca8:	b12b      	cbz	r3, 8009cb6 <_dtoa_r+0x7de>
 8009caa:	9b08      	ldr	r3, [sp, #32]
 8009cac:	3301      	adds	r3, #1
 8009cae:	9308      	str	r3, [sp, #32]
 8009cb0:	f108 0801 	add.w	r8, r8, #1
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009cb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	f000 81b0 	beq.w	800a020 <_dtoa_r+0xb48>
 8009cc0:	6923      	ldr	r3, [r4, #16]
 8009cc2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009cc6:	6918      	ldr	r0, [r3, #16]
 8009cc8:	f000 fb72 	bl	800a3b0 <__hi0bits>
 8009ccc:	f1c0 0020 	rsb	r0, r0, #32
 8009cd0:	9b08      	ldr	r3, [sp, #32]
 8009cd2:	4418      	add	r0, r3
 8009cd4:	f010 001f 	ands.w	r0, r0, #31
 8009cd8:	d077      	beq.n	8009dca <_dtoa_r+0x8f2>
 8009cda:	f1c0 0320 	rsb	r3, r0, #32
 8009cde:	2b04      	cmp	r3, #4
 8009ce0:	dd6b      	ble.n	8009dba <_dtoa_r+0x8e2>
 8009ce2:	9b08      	ldr	r3, [sp, #32]
 8009ce4:	f1c0 001c 	rsb	r0, r0, #28
 8009ce8:	4403      	add	r3, r0
 8009cea:	4480      	add	r8, r0
 8009cec:	4406      	add	r6, r0
 8009cee:	9308      	str	r3, [sp, #32]
 8009cf0:	f1b8 0f00 	cmp.w	r8, #0
 8009cf4:	dd05      	ble.n	8009d02 <_dtoa_r+0x82a>
 8009cf6:	4649      	mov	r1, r9
 8009cf8:	4642      	mov	r2, r8
 8009cfa:	4658      	mov	r0, fp
 8009cfc:	f000 fcbe 	bl	800a67c <__lshift>
 8009d00:	4681      	mov	r9, r0
 8009d02:	9b08      	ldr	r3, [sp, #32]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	dd05      	ble.n	8009d14 <_dtoa_r+0x83c>
 8009d08:	4621      	mov	r1, r4
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	4658      	mov	r0, fp
 8009d0e:	f000 fcb5 	bl	800a67c <__lshift>
 8009d12:	4604      	mov	r4, r0
 8009d14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d059      	beq.n	8009dce <_dtoa_r+0x8f6>
 8009d1a:	4621      	mov	r1, r4
 8009d1c:	4648      	mov	r0, r9
 8009d1e:	f000 fd19 	bl	800a754 <__mcmp>
 8009d22:	2800      	cmp	r0, #0
 8009d24:	da53      	bge.n	8009dce <_dtoa_r+0x8f6>
 8009d26:	1e7b      	subs	r3, r7, #1
 8009d28:	9304      	str	r3, [sp, #16]
 8009d2a:	4649      	mov	r1, r9
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	220a      	movs	r2, #10
 8009d30:	4658      	mov	r0, fp
 8009d32:	f000 faf7 	bl	800a324 <__multadd>
 8009d36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009d38:	4681      	mov	r9, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	f000 8172 	beq.w	800a024 <_dtoa_r+0xb4c>
 8009d40:	2300      	movs	r3, #0
 8009d42:	4629      	mov	r1, r5
 8009d44:	220a      	movs	r2, #10
 8009d46:	4658      	mov	r0, fp
 8009d48:	f000 faec 	bl	800a324 <__multadd>
 8009d4c:	9b00      	ldr	r3, [sp, #0]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	4605      	mov	r5, r0
 8009d52:	dc67      	bgt.n	8009e24 <_dtoa_r+0x94c>
 8009d54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d56:	2b02      	cmp	r3, #2
 8009d58:	dc41      	bgt.n	8009dde <_dtoa_r+0x906>
 8009d5a:	e063      	b.n	8009e24 <_dtoa_r+0x94c>
 8009d5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009d5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009d62:	e746      	b.n	8009bf2 <_dtoa_r+0x71a>
 8009d64:	9b07      	ldr	r3, [sp, #28]
 8009d66:	1e5c      	subs	r4, r3, #1
 8009d68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d6a:	42a3      	cmp	r3, r4
 8009d6c:	bfbf      	itttt	lt
 8009d6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009d70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009d72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009d74:	1ae3      	sublt	r3, r4, r3
 8009d76:	bfb4      	ite	lt
 8009d78:	18d2      	addlt	r2, r2, r3
 8009d7a:	1b1c      	subge	r4, r3, r4
 8009d7c:	9b07      	ldr	r3, [sp, #28]
 8009d7e:	bfbc      	itt	lt
 8009d80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009d82:	2400      	movlt	r4, #0
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	bfb5      	itete	lt
 8009d88:	eba8 0603 	sublt.w	r6, r8, r3
 8009d8c:	9b07      	ldrge	r3, [sp, #28]
 8009d8e:	2300      	movlt	r3, #0
 8009d90:	4646      	movge	r6, r8
 8009d92:	e730      	b.n	8009bf6 <_dtoa_r+0x71e>
 8009d94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009d96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009d98:	4646      	mov	r6, r8
 8009d9a:	e735      	b.n	8009c08 <_dtoa_r+0x730>
 8009d9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009d9e:	e75c      	b.n	8009c5a <_dtoa_r+0x782>
 8009da0:	2300      	movs	r3, #0
 8009da2:	e788      	b.n	8009cb6 <_dtoa_r+0x7de>
 8009da4:	3fe00000 	.word	0x3fe00000
 8009da8:	40240000 	.word	0x40240000
 8009dac:	40140000 	.word	0x40140000
 8009db0:	9b02      	ldr	r3, [sp, #8]
 8009db2:	e780      	b.n	8009cb6 <_dtoa_r+0x7de>
 8009db4:	2300      	movs	r3, #0
 8009db6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009db8:	e782      	b.n	8009cc0 <_dtoa_r+0x7e8>
 8009dba:	d099      	beq.n	8009cf0 <_dtoa_r+0x818>
 8009dbc:	9a08      	ldr	r2, [sp, #32]
 8009dbe:	331c      	adds	r3, #28
 8009dc0:	441a      	add	r2, r3
 8009dc2:	4498      	add	r8, r3
 8009dc4:	441e      	add	r6, r3
 8009dc6:	9208      	str	r2, [sp, #32]
 8009dc8:	e792      	b.n	8009cf0 <_dtoa_r+0x818>
 8009dca:	4603      	mov	r3, r0
 8009dcc:	e7f6      	b.n	8009dbc <_dtoa_r+0x8e4>
 8009dce:	9b07      	ldr	r3, [sp, #28]
 8009dd0:	9704      	str	r7, [sp, #16]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	dc20      	bgt.n	8009e18 <_dtoa_r+0x940>
 8009dd6:	9300      	str	r3, [sp, #0]
 8009dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dda:	2b02      	cmp	r3, #2
 8009ddc:	dd1e      	ble.n	8009e1c <_dtoa_r+0x944>
 8009dde:	9b00      	ldr	r3, [sp, #0]
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	f47f aec0 	bne.w	8009b66 <_dtoa_r+0x68e>
 8009de6:	4621      	mov	r1, r4
 8009de8:	2205      	movs	r2, #5
 8009dea:	4658      	mov	r0, fp
 8009dec:	f000 fa9a 	bl	800a324 <__multadd>
 8009df0:	4601      	mov	r1, r0
 8009df2:	4604      	mov	r4, r0
 8009df4:	4648      	mov	r0, r9
 8009df6:	f000 fcad 	bl	800a754 <__mcmp>
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	f77f aeb3 	ble.w	8009b66 <_dtoa_r+0x68e>
 8009e00:	4656      	mov	r6, sl
 8009e02:	2331      	movs	r3, #49	@ 0x31
 8009e04:	f806 3b01 	strb.w	r3, [r6], #1
 8009e08:	9b04      	ldr	r3, [sp, #16]
 8009e0a:	3301      	adds	r3, #1
 8009e0c:	9304      	str	r3, [sp, #16]
 8009e0e:	e6ae      	b.n	8009b6e <_dtoa_r+0x696>
 8009e10:	9c07      	ldr	r4, [sp, #28]
 8009e12:	9704      	str	r7, [sp, #16]
 8009e14:	4625      	mov	r5, r4
 8009e16:	e7f3      	b.n	8009e00 <_dtoa_r+0x928>
 8009e18:	9b07      	ldr	r3, [sp, #28]
 8009e1a:	9300      	str	r3, [sp, #0]
 8009e1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	f000 8104 	beq.w	800a02c <_dtoa_r+0xb54>
 8009e24:	2e00      	cmp	r6, #0
 8009e26:	dd05      	ble.n	8009e34 <_dtoa_r+0x95c>
 8009e28:	4629      	mov	r1, r5
 8009e2a:	4632      	mov	r2, r6
 8009e2c:	4658      	mov	r0, fp
 8009e2e:	f000 fc25 	bl	800a67c <__lshift>
 8009e32:	4605      	mov	r5, r0
 8009e34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d05a      	beq.n	8009ef0 <_dtoa_r+0xa18>
 8009e3a:	6869      	ldr	r1, [r5, #4]
 8009e3c:	4658      	mov	r0, fp
 8009e3e:	f000 fa0f 	bl	800a260 <_Balloc>
 8009e42:	4606      	mov	r6, r0
 8009e44:	b928      	cbnz	r0, 8009e52 <_dtoa_r+0x97a>
 8009e46:	4b84      	ldr	r3, [pc, #528]	@ (800a058 <_dtoa_r+0xb80>)
 8009e48:	4602      	mov	r2, r0
 8009e4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009e4e:	f7ff bb5a 	b.w	8009506 <_dtoa_r+0x2e>
 8009e52:	692a      	ldr	r2, [r5, #16]
 8009e54:	3202      	adds	r2, #2
 8009e56:	0092      	lsls	r2, r2, #2
 8009e58:	f105 010c 	add.w	r1, r5, #12
 8009e5c:	300c      	adds	r0, #12
 8009e5e:	f7ff faa2 	bl	80093a6 <memcpy>
 8009e62:	2201      	movs	r2, #1
 8009e64:	4631      	mov	r1, r6
 8009e66:	4658      	mov	r0, fp
 8009e68:	f000 fc08 	bl	800a67c <__lshift>
 8009e6c:	f10a 0301 	add.w	r3, sl, #1
 8009e70:	9307      	str	r3, [sp, #28]
 8009e72:	9b00      	ldr	r3, [sp, #0]
 8009e74:	4453      	add	r3, sl
 8009e76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009e78:	9b02      	ldr	r3, [sp, #8]
 8009e7a:	f003 0301 	and.w	r3, r3, #1
 8009e7e:	462f      	mov	r7, r5
 8009e80:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e82:	4605      	mov	r5, r0
 8009e84:	9b07      	ldr	r3, [sp, #28]
 8009e86:	4621      	mov	r1, r4
 8009e88:	3b01      	subs	r3, #1
 8009e8a:	4648      	mov	r0, r9
 8009e8c:	9300      	str	r3, [sp, #0]
 8009e8e:	f7ff fa98 	bl	80093c2 <quorem>
 8009e92:	4639      	mov	r1, r7
 8009e94:	9002      	str	r0, [sp, #8]
 8009e96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009e9a:	4648      	mov	r0, r9
 8009e9c:	f000 fc5a 	bl	800a754 <__mcmp>
 8009ea0:	462a      	mov	r2, r5
 8009ea2:	9008      	str	r0, [sp, #32]
 8009ea4:	4621      	mov	r1, r4
 8009ea6:	4658      	mov	r0, fp
 8009ea8:	f000 fc70 	bl	800a78c <__mdiff>
 8009eac:	68c2      	ldr	r2, [r0, #12]
 8009eae:	4606      	mov	r6, r0
 8009eb0:	bb02      	cbnz	r2, 8009ef4 <_dtoa_r+0xa1c>
 8009eb2:	4601      	mov	r1, r0
 8009eb4:	4648      	mov	r0, r9
 8009eb6:	f000 fc4d 	bl	800a754 <__mcmp>
 8009eba:	4602      	mov	r2, r0
 8009ebc:	4631      	mov	r1, r6
 8009ebe:	4658      	mov	r0, fp
 8009ec0:	920e      	str	r2, [sp, #56]	@ 0x38
 8009ec2:	f000 fa0d 	bl	800a2e0 <_Bfree>
 8009ec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ec8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009eca:	9e07      	ldr	r6, [sp, #28]
 8009ecc:	ea43 0102 	orr.w	r1, r3, r2
 8009ed0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ed2:	4319      	orrs	r1, r3
 8009ed4:	d110      	bne.n	8009ef8 <_dtoa_r+0xa20>
 8009ed6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009eda:	d029      	beq.n	8009f30 <_dtoa_r+0xa58>
 8009edc:	9b08      	ldr	r3, [sp, #32]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	dd02      	ble.n	8009ee8 <_dtoa_r+0xa10>
 8009ee2:	9b02      	ldr	r3, [sp, #8]
 8009ee4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009ee8:	9b00      	ldr	r3, [sp, #0]
 8009eea:	f883 8000 	strb.w	r8, [r3]
 8009eee:	e63f      	b.n	8009b70 <_dtoa_r+0x698>
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	e7bb      	b.n	8009e6c <_dtoa_r+0x994>
 8009ef4:	2201      	movs	r2, #1
 8009ef6:	e7e1      	b.n	8009ebc <_dtoa_r+0x9e4>
 8009ef8:	9b08      	ldr	r3, [sp, #32]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	db04      	blt.n	8009f08 <_dtoa_r+0xa30>
 8009efe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f00:	430b      	orrs	r3, r1
 8009f02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009f04:	430b      	orrs	r3, r1
 8009f06:	d120      	bne.n	8009f4a <_dtoa_r+0xa72>
 8009f08:	2a00      	cmp	r2, #0
 8009f0a:	dded      	ble.n	8009ee8 <_dtoa_r+0xa10>
 8009f0c:	4649      	mov	r1, r9
 8009f0e:	2201      	movs	r2, #1
 8009f10:	4658      	mov	r0, fp
 8009f12:	f000 fbb3 	bl	800a67c <__lshift>
 8009f16:	4621      	mov	r1, r4
 8009f18:	4681      	mov	r9, r0
 8009f1a:	f000 fc1b 	bl	800a754 <__mcmp>
 8009f1e:	2800      	cmp	r0, #0
 8009f20:	dc03      	bgt.n	8009f2a <_dtoa_r+0xa52>
 8009f22:	d1e1      	bne.n	8009ee8 <_dtoa_r+0xa10>
 8009f24:	f018 0f01 	tst.w	r8, #1
 8009f28:	d0de      	beq.n	8009ee8 <_dtoa_r+0xa10>
 8009f2a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009f2e:	d1d8      	bne.n	8009ee2 <_dtoa_r+0xa0a>
 8009f30:	9a00      	ldr	r2, [sp, #0]
 8009f32:	2339      	movs	r3, #57	@ 0x39
 8009f34:	7013      	strb	r3, [r2, #0]
 8009f36:	4633      	mov	r3, r6
 8009f38:	461e      	mov	r6, r3
 8009f3a:	3b01      	subs	r3, #1
 8009f3c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009f40:	2a39      	cmp	r2, #57	@ 0x39
 8009f42:	d052      	beq.n	8009fea <_dtoa_r+0xb12>
 8009f44:	3201      	adds	r2, #1
 8009f46:	701a      	strb	r2, [r3, #0]
 8009f48:	e612      	b.n	8009b70 <_dtoa_r+0x698>
 8009f4a:	2a00      	cmp	r2, #0
 8009f4c:	dd07      	ble.n	8009f5e <_dtoa_r+0xa86>
 8009f4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009f52:	d0ed      	beq.n	8009f30 <_dtoa_r+0xa58>
 8009f54:	9a00      	ldr	r2, [sp, #0]
 8009f56:	f108 0301 	add.w	r3, r8, #1
 8009f5a:	7013      	strb	r3, [r2, #0]
 8009f5c:	e608      	b.n	8009b70 <_dtoa_r+0x698>
 8009f5e:	9b07      	ldr	r3, [sp, #28]
 8009f60:	9a07      	ldr	r2, [sp, #28]
 8009f62:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009f66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d028      	beq.n	8009fbe <_dtoa_r+0xae6>
 8009f6c:	4649      	mov	r1, r9
 8009f6e:	2300      	movs	r3, #0
 8009f70:	220a      	movs	r2, #10
 8009f72:	4658      	mov	r0, fp
 8009f74:	f000 f9d6 	bl	800a324 <__multadd>
 8009f78:	42af      	cmp	r7, r5
 8009f7a:	4681      	mov	r9, r0
 8009f7c:	f04f 0300 	mov.w	r3, #0
 8009f80:	f04f 020a 	mov.w	r2, #10
 8009f84:	4639      	mov	r1, r7
 8009f86:	4658      	mov	r0, fp
 8009f88:	d107      	bne.n	8009f9a <_dtoa_r+0xac2>
 8009f8a:	f000 f9cb 	bl	800a324 <__multadd>
 8009f8e:	4607      	mov	r7, r0
 8009f90:	4605      	mov	r5, r0
 8009f92:	9b07      	ldr	r3, [sp, #28]
 8009f94:	3301      	adds	r3, #1
 8009f96:	9307      	str	r3, [sp, #28]
 8009f98:	e774      	b.n	8009e84 <_dtoa_r+0x9ac>
 8009f9a:	f000 f9c3 	bl	800a324 <__multadd>
 8009f9e:	4629      	mov	r1, r5
 8009fa0:	4607      	mov	r7, r0
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	220a      	movs	r2, #10
 8009fa6:	4658      	mov	r0, fp
 8009fa8:	f000 f9bc 	bl	800a324 <__multadd>
 8009fac:	4605      	mov	r5, r0
 8009fae:	e7f0      	b.n	8009f92 <_dtoa_r+0xaba>
 8009fb0:	9b00      	ldr	r3, [sp, #0]
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	bfcc      	ite	gt
 8009fb6:	461e      	movgt	r6, r3
 8009fb8:	2601      	movle	r6, #1
 8009fba:	4456      	add	r6, sl
 8009fbc:	2700      	movs	r7, #0
 8009fbe:	4649      	mov	r1, r9
 8009fc0:	2201      	movs	r2, #1
 8009fc2:	4658      	mov	r0, fp
 8009fc4:	f000 fb5a 	bl	800a67c <__lshift>
 8009fc8:	4621      	mov	r1, r4
 8009fca:	4681      	mov	r9, r0
 8009fcc:	f000 fbc2 	bl	800a754 <__mcmp>
 8009fd0:	2800      	cmp	r0, #0
 8009fd2:	dcb0      	bgt.n	8009f36 <_dtoa_r+0xa5e>
 8009fd4:	d102      	bne.n	8009fdc <_dtoa_r+0xb04>
 8009fd6:	f018 0f01 	tst.w	r8, #1
 8009fda:	d1ac      	bne.n	8009f36 <_dtoa_r+0xa5e>
 8009fdc:	4633      	mov	r3, r6
 8009fde:	461e      	mov	r6, r3
 8009fe0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009fe4:	2a30      	cmp	r2, #48	@ 0x30
 8009fe6:	d0fa      	beq.n	8009fde <_dtoa_r+0xb06>
 8009fe8:	e5c2      	b.n	8009b70 <_dtoa_r+0x698>
 8009fea:	459a      	cmp	sl, r3
 8009fec:	d1a4      	bne.n	8009f38 <_dtoa_r+0xa60>
 8009fee:	9b04      	ldr	r3, [sp, #16]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	9304      	str	r3, [sp, #16]
 8009ff4:	2331      	movs	r3, #49	@ 0x31
 8009ff6:	f88a 3000 	strb.w	r3, [sl]
 8009ffa:	e5b9      	b.n	8009b70 <_dtoa_r+0x698>
 8009ffc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ffe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a05c <_dtoa_r+0xb84>
 800a002:	b11b      	cbz	r3, 800a00c <_dtoa_r+0xb34>
 800a004:	f10a 0308 	add.w	r3, sl, #8
 800a008:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a00a:	6013      	str	r3, [r2, #0]
 800a00c:	4650      	mov	r0, sl
 800a00e:	b019      	add	sp, #100	@ 0x64
 800a010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a016:	2b01      	cmp	r3, #1
 800a018:	f77f ae37 	ble.w	8009c8a <_dtoa_r+0x7b2>
 800a01c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a01e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a020:	2001      	movs	r0, #1
 800a022:	e655      	b.n	8009cd0 <_dtoa_r+0x7f8>
 800a024:	9b00      	ldr	r3, [sp, #0]
 800a026:	2b00      	cmp	r3, #0
 800a028:	f77f aed6 	ble.w	8009dd8 <_dtoa_r+0x900>
 800a02c:	4656      	mov	r6, sl
 800a02e:	4621      	mov	r1, r4
 800a030:	4648      	mov	r0, r9
 800a032:	f7ff f9c6 	bl	80093c2 <quorem>
 800a036:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a03a:	f806 8b01 	strb.w	r8, [r6], #1
 800a03e:	9b00      	ldr	r3, [sp, #0]
 800a040:	eba6 020a 	sub.w	r2, r6, sl
 800a044:	4293      	cmp	r3, r2
 800a046:	ddb3      	ble.n	8009fb0 <_dtoa_r+0xad8>
 800a048:	4649      	mov	r1, r9
 800a04a:	2300      	movs	r3, #0
 800a04c:	220a      	movs	r2, #10
 800a04e:	4658      	mov	r0, fp
 800a050:	f000 f968 	bl	800a324 <__multadd>
 800a054:	4681      	mov	r9, r0
 800a056:	e7ea      	b.n	800a02e <_dtoa_r+0xb56>
 800a058:	0800b2ec 	.word	0x0800b2ec
 800a05c:	0800b270 	.word	0x0800b270

0800a060 <_free_r>:
 800a060:	b538      	push	{r3, r4, r5, lr}
 800a062:	4605      	mov	r5, r0
 800a064:	2900      	cmp	r1, #0
 800a066:	d041      	beq.n	800a0ec <_free_r+0x8c>
 800a068:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a06c:	1f0c      	subs	r4, r1, #4
 800a06e:	2b00      	cmp	r3, #0
 800a070:	bfb8      	it	lt
 800a072:	18e4      	addlt	r4, r4, r3
 800a074:	f000 f8e8 	bl	800a248 <__malloc_lock>
 800a078:	4a1d      	ldr	r2, [pc, #116]	@ (800a0f0 <_free_r+0x90>)
 800a07a:	6813      	ldr	r3, [r2, #0]
 800a07c:	b933      	cbnz	r3, 800a08c <_free_r+0x2c>
 800a07e:	6063      	str	r3, [r4, #4]
 800a080:	6014      	str	r4, [r2, #0]
 800a082:	4628      	mov	r0, r5
 800a084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a088:	f000 b8e4 	b.w	800a254 <__malloc_unlock>
 800a08c:	42a3      	cmp	r3, r4
 800a08e:	d908      	bls.n	800a0a2 <_free_r+0x42>
 800a090:	6820      	ldr	r0, [r4, #0]
 800a092:	1821      	adds	r1, r4, r0
 800a094:	428b      	cmp	r3, r1
 800a096:	bf01      	itttt	eq
 800a098:	6819      	ldreq	r1, [r3, #0]
 800a09a:	685b      	ldreq	r3, [r3, #4]
 800a09c:	1809      	addeq	r1, r1, r0
 800a09e:	6021      	streq	r1, [r4, #0]
 800a0a0:	e7ed      	b.n	800a07e <_free_r+0x1e>
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	b10b      	cbz	r3, 800a0ac <_free_r+0x4c>
 800a0a8:	42a3      	cmp	r3, r4
 800a0aa:	d9fa      	bls.n	800a0a2 <_free_r+0x42>
 800a0ac:	6811      	ldr	r1, [r2, #0]
 800a0ae:	1850      	adds	r0, r2, r1
 800a0b0:	42a0      	cmp	r0, r4
 800a0b2:	d10b      	bne.n	800a0cc <_free_r+0x6c>
 800a0b4:	6820      	ldr	r0, [r4, #0]
 800a0b6:	4401      	add	r1, r0
 800a0b8:	1850      	adds	r0, r2, r1
 800a0ba:	4283      	cmp	r3, r0
 800a0bc:	6011      	str	r1, [r2, #0]
 800a0be:	d1e0      	bne.n	800a082 <_free_r+0x22>
 800a0c0:	6818      	ldr	r0, [r3, #0]
 800a0c2:	685b      	ldr	r3, [r3, #4]
 800a0c4:	6053      	str	r3, [r2, #4]
 800a0c6:	4408      	add	r0, r1
 800a0c8:	6010      	str	r0, [r2, #0]
 800a0ca:	e7da      	b.n	800a082 <_free_r+0x22>
 800a0cc:	d902      	bls.n	800a0d4 <_free_r+0x74>
 800a0ce:	230c      	movs	r3, #12
 800a0d0:	602b      	str	r3, [r5, #0]
 800a0d2:	e7d6      	b.n	800a082 <_free_r+0x22>
 800a0d4:	6820      	ldr	r0, [r4, #0]
 800a0d6:	1821      	adds	r1, r4, r0
 800a0d8:	428b      	cmp	r3, r1
 800a0da:	bf04      	itt	eq
 800a0dc:	6819      	ldreq	r1, [r3, #0]
 800a0de:	685b      	ldreq	r3, [r3, #4]
 800a0e0:	6063      	str	r3, [r4, #4]
 800a0e2:	bf04      	itt	eq
 800a0e4:	1809      	addeq	r1, r1, r0
 800a0e6:	6021      	streq	r1, [r4, #0]
 800a0e8:	6054      	str	r4, [r2, #4]
 800a0ea:	e7ca      	b.n	800a082 <_free_r+0x22>
 800a0ec:	bd38      	pop	{r3, r4, r5, pc}
 800a0ee:	bf00      	nop
 800a0f0:	20001e88 	.word	0x20001e88

0800a0f4 <malloc>:
 800a0f4:	4b02      	ldr	r3, [pc, #8]	@ (800a100 <malloc+0xc>)
 800a0f6:	4601      	mov	r1, r0
 800a0f8:	6818      	ldr	r0, [r3, #0]
 800a0fa:	f000 b825 	b.w	800a148 <_malloc_r>
 800a0fe:	bf00      	nop
 800a100:	2000001c 	.word	0x2000001c

0800a104 <sbrk_aligned>:
 800a104:	b570      	push	{r4, r5, r6, lr}
 800a106:	4e0f      	ldr	r6, [pc, #60]	@ (800a144 <sbrk_aligned+0x40>)
 800a108:	460c      	mov	r4, r1
 800a10a:	6831      	ldr	r1, [r6, #0]
 800a10c:	4605      	mov	r5, r0
 800a10e:	b911      	cbnz	r1, 800a116 <sbrk_aligned+0x12>
 800a110:	f000 feaa 	bl	800ae68 <_sbrk_r>
 800a114:	6030      	str	r0, [r6, #0]
 800a116:	4621      	mov	r1, r4
 800a118:	4628      	mov	r0, r5
 800a11a:	f000 fea5 	bl	800ae68 <_sbrk_r>
 800a11e:	1c43      	adds	r3, r0, #1
 800a120:	d103      	bne.n	800a12a <sbrk_aligned+0x26>
 800a122:	f04f 34ff 	mov.w	r4, #4294967295
 800a126:	4620      	mov	r0, r4
 800a128:	bd70      	pop	{r4, r5, r6, pc}
 800a12a:	1cc4      	adds	r4, r0, #3
 800a12c:	f024 0403 	bic.w	r4, r4, #3
 800a130:	42a0      	cmp	r0, r4
 800a132:	d0f8      	beq.n	800a126 <sbrk_aligned+0x22>
 800a134:	1a21      	subs	r1, r4, r0
 800a136:	4628      	mov	r0, r5
 800a138:	f000 fe96 	bl	800ae68 <_sbrk_r>
 800a13c:	3001      	adds	r0, #1
 800a13e:	d1f2      	bne.n	800a126 <sbrk_aligned+0x22>
 800a140:	e7ef      	b.n	800a122 <sbrk_aligned+0x1e>
 800a142:	bf00      	nop
 800a144:	20001e84 	.word	0x20001e84

0800a148 <_malloc_r>:
 800a148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a14c:	1ccd      	adds	r5, r1, #3
 800a14e:	f025 0503 	bic.w	r5, r5, #3
 800a152:	3508      	adds	r5, #8
 800a154:	2d0c      	cmp	r5, #12
 800a156:	bf38      	it	cc
 800a158:	250c      	movcc	r5, #12
 800a15a:	2d00      	cmp	r5, #0
 800a15c:	4606      	mov	r6, r0
 800a15e:	db01      	blt.n	800a164 <_malloc_r+0x1c>
 800a160:	42a9      	cmp	r1, r5
 800a162:	d904      	bls.n	800a16e <_malloc_r+0x26>
 800a164:	230c      	movs	r3, #12
 800a166:	6033      	str	r3, [r6, #0]
 800a168:	2000      	movs	r0, #0
 800a16a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a16e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a244 <_malloc_r+0xfc>
 800a172:	f000 f869 	bl	800a248 <__malloc_lock>
 800a176:	f8d8 3000 	ldr.w	r3, [r8]
 800a17a:	461c      	mov	r4, r3
 800a17c:	bb44      	cbnz	r4, 800a1d0 <_malloc_r+0x88>
 800a17e:	4629      	mov	r1, r5
 800a180:	4630      	mov	r0, r6
 800a182:	f7ff ffbf 	bl	800a104 <sbrk_aligned>
 800a186:	1c43      	adds	r3, r0, #1
 800a188:	4604      	mov	r4, r0
 800a18a:	d158      	bne.n	800a23e <_malloc_r+0xf6>
 800a18c:	f8d8 4000 	ldr.w	r4, [r8]
 800a190:	4627      	mov	r7, r4
 800a192:	2f00      	cmp	r7, #0
 800a194:	d143      	bne.n	800a21e <_malloc_r+0xd6>
 800a196:	2c00      	cmp	r4, #0
 800a198:	d04b      	beq.n	800a232 <_malloc_r+0xea>
 800a19a:	6823      	ldr	r3, [r4, #0]
 800a19c:	4639      	mov	r1, r7
 800a19e:	4630      	mov	r0, r6
 800a1a0:	eb04 0903 	add.w	r9, r4, r3
 800a1a4:	f000 fe60 	bl	800ae68 <_sbrk_r>
 800a1a8:	4581      	cmp	r9, r0
 800a1aa:	d142      	bne.n	800a232 <_malloc_r+0xea>
 800a1ac:	6821      	ldr	r1, [r4, #0]
 800a1ae:	1a6d      	subs	r5, r5, r1
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	f7ff ffa6 	bl	800a104 <sbrk_aligned>
 800a1b8:	3001      	adds	r0, #1
 800a1ba:	d03a      	beq.n	800a232 <_malloc_r+0xea>
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	442b      	add	r3, r5
 800a1c0:	6023      	str	r3, [r4, #0]
 800a1c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a1c6:	685a      	ldr	r2, [r3, #4]
 800a1c8:	bb62      	cbnz	r2, 800a224 <_malloc_r+0xdc>
 800a1ca:	f8c8 7000 	str.w	r7, [r8]
 800a1ce:	e00f      	b.n	800a1f0 <_malloc_r+0xa8>
 800a1d0:	6822      	ldr	r2, [r4, #0]
 800a1d2:	1b52      	subs	r2, r2, r5
 800a1d4:	d420      	bmi.n	800a218 <_malloc_r+0xd0>
 800a1d6:	2a0b      	cmp	r2, #11
 800a1d8:	d917      	bls.n	800a20a <_malloc_r+0xc2>
 800a1da:	1961      	adds	r1, r4, r5
 800a1dc:	42a3      	cmp	r3, r4
 800a1de:	6025      	str	r5, [r4, #0]
 800a1e0:	bf18      	it	ne
 800a1e2:	6059      	strne	r1, [r3, #4]
 800a1e4:	6863      	ldr	r3, [r4, #4]
 800a1e6:	bf08      	it	eq
 800a1e8:	f8c8 1000 	streq.w	r1, [r8]
 800a1ec:	5162      	str	r2, [r4, r5]
 800a1ee:	604b      	str	r3, [r1, #4]
 800a1f0:	4630      	mov	r0, r6
 800a1f2:	f000 f82f 	bl	800a254 <__malloc_unlock>
 800a1f6:	f104 000b 	add.w	r0, r4, #11
 800a1fa:	1d23      	adds	r3, r4, #4
 800a1fc:	f020 0007 	bic.w	r0, r0, #7
 800a200:	1ac2      	subs	r2, r0, r3
 800a202:	bf1c      	itt	ne
 800a204:	1a1b      	subne	r3, r3, r0
 800a206:	50a3      	strne	r3, [r4, r2]
 800a208:	e7af      	b.n	800a16a <_malloc_r+0x22>
 800a20a:	6862      	ldr	r2, [r4, #4]
 800a20c:	42a3      	cmp	r3, r4
 800a20e:	bf0c      	ite	eq
 800a210:	f8c8 2000 	streq.w	r2, [r8]
 800a214:	605a      	strne	r2, [r3, #4]
 800a216:	e7eb      	b.n	800a1f0 <_malloc_r+0xa8>
 800a218:	4623      	mov	r3, r4
 800a21a:	6864      	ldr	r4, [r4, #4]
 800a21c:	e7ae      	b.n	800a17c <_malloc_r+0x34>
 800a21e:	463c      	mov	r4, r7
 800a220:	687f      	ldr	r7, [r7, #4]
 800a222:	e7b6      	b.n	800a192 <_malloc_r+0x4a>
 800a224:	461a      	mov	r2, r3
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	42a3      	cmp	r3, r4
 800a22a:	d1fb      	bne.n	800a224 <_malloc_r+0xdc>
 800a22c:	2300      	movs	r3, #0
 800a22e:	6053      	str	r3, [r2, #4]
 800a230:	e7de      	b.n	800a1f0 <_malloc_r+0xa8>
 800a232:	230c      	movs	r3, #12
 800a234:	6033      	str	r3, [r6, #0]
 800a236:	4630      	mov	r0, r6
 800a238:	f000 f80c 	bl	800a254 <__malloc_unlock>
 800a23c:	e794      	b.n	800a168 <_malloc_r+0x20>
 800a23e:	6005      	str	r5, [r0, #0]
 800a240:	e7d6      	b.n	800a1f0 <_malloc_r+0xa8>
 800a242:	bf00      	nop
 800a244:	20001e88 	.word	0x20001e88

0800a248 <__malloc_lock>:
 800a248:	4801      	ldr	r0, [pc, #4]	@ (800a250 <__malloc_lock+0x8>)
 800a24a:	f7ff b8aa 	b.w	80093a2 <__retarget_lock_acquire_recursive>
 800a24e:	bf00      	nop
 800a250:	20001e80 	.word	0x20001e80

0800a254 <__malloc_unlock>:
 800a254:	4801      	ldr	r0, [pc, #4]	@ (800a25c <__malloc_unlock+0x8>)
 800a256:	f7ff b8a5 	b.w	80093a4 <__retarget_lock_release_recursive>
 800a25a:	bf00      	nop
 800a25c:	20001e80 	.word	0x20001e80

0800a260 <_Balloc>:
 800a260:	b570      	push	{r4, r5, r6, lr}
 800a262:	69c6      	ldr	r6, [r0, #28]
 800a264:	4604      	mov	r4, r0
 800a266:	460d      	mov	r5, r1
 800a268:	b976      	cbnz	r6, 800a288 <_Balloc+0x28>
 800a26a:	2010      	movs	r0, #16
 800a26c:	f7ff ff42 	bl	800a0f4 <malloc>
 800a270:	4602      	mov	r2, r0
 800a272:	61e0      	str	r0, [r4, #28]
 800a274:	b920      	cbnz	r0, 800a280 <_Balloc+0x20>
 800a276:	4b18      	ldr	r3, [pc, #96]	@ (800a2d8 <_Balloc+0x78>)
 800a278:	4818      	ldr	r0, [pc, #96]	@ (800a2dc <_Balloc+0x7c>)
 800a27a:	216b      	movs	r1, #107	@ 0x6b
 800a27c:	f000 fe04 	bl	800ae88 <__assert_func>
 800a280:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a284:	6006      	str	r6, [r0, #0]
 800a286:	60c6      	str	r6, [r0, #12]
 800a288:	69e6      	ldr	r6, [r4, #28]
 800a28a:	68f3      	ldr	r3, [r6, #12]
 800a28c:	b183      	cbz	r3, 800a2b0 <_Balloc+0x50>
 800a28e:	69e3      	ldr	r3, [r4, #28]
 800a290:	68db      	ldr	r3, [r3, #12]
 800a292:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a296:	b9b8      	cbnz	r0, 800a2c8 <_Balloc+0x68>
 800a298:	2101      	movs	r1, #1
 800a29a:	fa01 f605 	lsl.w	r6, r1, r5
 800a29e:	1d72      	adds	r2, r6, #5
 800a2a0:	0092      	lsls	r2, r2, #2
 800a2a2:	4620      	mov	r0, r4
 800a2a4:	f000 fe0e 	bl	800aec4 <_calloc_r>
 800a2a8:	b160      	cbz	r0, 800a2c4 <_Balloc+0x64>
 800a2aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2ae:	e00e      	b.n	800a2ce <_Balloc+0x6e>
 800a2b0:	2221      	movs	r2, #33	@ 0x21
 800a2b2:	2104      	movs	r1, #4
 800a2b4:	4620      	mov	r0, r4
 800a2b6:	f000 fe05 	bl	800aec4 <_calloc_r>
 800a2ba:	69e3      	ldr	r3, [r4, #28]
 800a2bc:	60f0      	str	r0, [r6, #12]
 800a2be:	68db      	ldr	r3, [r3, #12]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1e4      	bne.n	800a28e <_Balloc+0x2e>
 800a2c4:	2000      	movs	r0, #0
 800a2c6:	bd70      	pop	{r4, r5, r6, pc}
 800a2c8:	6802      	ldr	r2, [r0, #0]
 800a2ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a2d4:	e7f7      	b.n	800a2c6 <_Balloc+0x66>
 800a2d6:	bf00      	nop
 800a2d8:	0800b27d 	.word	0x0800b27d
 800a2dc:	0800b2fd 	.word	0x0800b2fd

0800a2e0 <_Bfree>:
 800a2e0:	b570      	push	{r4, r5, r6, lr}
 800a2e2:	69c6      	ldr	r6, [r0, #28]
 800a2e4:	4605      	mov	r5, r0
 800a2e6:	460c      	mov	r4, r1
 800a2e8:	b976      	cbnz	r6, 800a308 <_Bfree+0x28>
 800a2ea:	2010      	movs	r0, #16
 800a2ec:	f7ff ff02 	bl	800a0f4 <malloc>
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	61e8      	str	r0, [r5, #28]
 800a2f4:	b920      	cbnz	r0, 800a300 <_Bfree+0x20>
 800a2f6:	4b09      	ldr	r3, [pc, #36]	@ (800a31c <_Bfree+0x3c>)
 800a2f8:	4809      	ldr	r0, [pc, #36]	@ (800a320 <_Bfree+0x40>)
 800a2fa:	218f      	movs	r1, #143	@ 0x8f
 800a2fc:	f000 fdc4 	bl	800ae88 <__assert_func>
 800a300:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a304:	6006      	str	r6, [r0, #0]
 800a306:	60c6      	str	r6, [r0, #12]
 800a308:	b13c      	cbz	r4, 800a31a <_Bfree+0x3a>
 800a30a:	69eb      	ldr	r3, [r5, #28]
 800a30c:	6862      	ldr	r2, [r4, #4]
 800a30e:	68db      	ldr	r3, [r3, #12]
 800a310:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a314:	6021      	str	r1, [r4, #0]
 800a316:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a31a:	bd70      	pop	{r4, r5, r6, pc}
 800a31c:	0800b27d 	.word	0x0800b27d
 800a320:	0800b2fd 	.word	0x0800b2fd

0800a324 <__multadd>:
 800a324:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a328:	690d      	ldr	r5, [r1, #16]
 800a32a:	4607      	mov	r7, r0
 800a32c:	460c      	mov	r4, r1
 800a32e:	461e      	mov	r6, r3
 800a330:	f101 0c14 	add.w	ip, r1, #20
 800a334:	2000      	movs	r0, #0
 800a336:	f8dc 3000 	ldr.w	r3, [ip]
 800a33a:	b299      	uxth	r1, r3
 800a33c:	fb02 6101 	mla	r1, r2, r1, r6
 800a340:	0c1e      	lsrs	r6, r3, #16
 800a342:	0c0b      	lsrs	r3, r1, #16
 800a344:	fb02 3306 	mla	r3, r2, r6, r3
 800a348:	b289      	uxth	r1, r1
 800a34a:	3001      	adds	r0, #1
 800a34c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a350:	4285      	cmp	r5, r0
 800a352:	f84c 1b04 	str.w	r1, [ip], #4
 800a356:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a35a:	dcec      	bgt.n	800a336 <__multadd+0x12>
 800a35c:	b30e      	cbz	r6, 800a3a2 <__multadd+0x7e>
 800a35e:	68a3      	ldr	r3, [r4, #8]
 800a360:	42ab      	cmp	r3, r5
 800a362:	dc19      	bgt.n	800a398 <__multadd+0x74>
 800a364:	6861      	ldr	r1, [r4, #4]
 800a366:	4638      	mov	r0, r7
 800a368:	3101      	adds	r1, #1
 800a36a:	f7ff ff79 	bl	800a260 <_Balloc>
 800a36e:	4680      	mov	r8, r0
 800a370:	b928      	cbnz	r0, 800a37e <__multadd+0x5a>
 800a372:	4602      	mov	r2, r0
 800a374:	4b0c      	ldr	r3, [pc, #48]	@ (800a3a8 <__multadd+0x84>)
 800a376:	480d      	ldr	r0, [pc, #52]	@ (800a3ac <__multadd+0x88>)
 800a378:	21ba      	movs	r1, #186	@ 0xba
 800a37a:	f000 fd85 	bl	800ae88 <__assert_func>
 800a37e:	6922      	ldr	r2, [r4, #16]
 800a380:	3202      	adds	r2, #2
 800a382:	f104 010c 	add.w	r1, r4, #12
 800a386:	0092      	lsls	r2, r2, #2
 800a388:	300c      	adds	r0, #12
 800a38a:	f7ff f80c 	bl	80093a6 <memcpy>
 800a38e:	4621      	mov	r1, r4
 800a390:	4638      	mov	r0, r7
 800a392:	f7ff ffa5 	bl	800a2e0 <_Bfree>
 800a396:	4644      	mov	r4, r8
 800a398:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a39c:	3501      	adds	r5, #1
 800a39e:	615e      	str	r6, [r3, #20]
 800a3a0:	6125      	str	r5, [r4, #16]
 800a3a2:	4620      	mov	r0, r4
 800a3a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3a8:	0800b2ec 	.word	0x0800b2ec
 800a3ac:	0800b2fd 	.word	0x0800b2fd

0800a3b0 <__hi0bits>:
 800a3b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	bf36      	itet	cc
 800a3b8:	0403      	lslcc	r3, r0, #16
 800a3ba:	2000      	movcs	r0, #0
 800a3bc:	2010      	movcc	r0, #16
 800a3be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a3c2:	bf3c      	itt	cc
 800a3c4:	021b      	lslcc	r3, r3, #8
 800a3c6:	3008      	addcc	r0, #8
 800a3c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a3cc:	bf3c      	itt	cc
 800a3ce:	011b      	lslcc	r3, r3, #4
 800a3d0:	3004      	addcc	r0, #4
 800a3d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3d6:	bf3c      	itt	cc
 800a3d8:	009b      	lslcc	r3, r3, #2
 800a3da:	3002      	addcc	r0, #2
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	db05      	blt.n	800a3ec <__hi0bits+0x3c>
 800a3e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a3e4:	f100 0001 	add.w	r0, r0, #1
 800a3e8:	bf08      	it	eq
 800a3ea:	2020      	moveq	r0, #32
 800a3ec:	4770      	bx	lr

0800a3ee <__lo0bits>:
 800a3ee:	6803      	ldr	r3, [r0, #0]
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	f013 0007 	ands.w	r0, r3, #7
 800a3f6:	d00b      	beq.n	800a410 <__lo0bits+0x22>
 800a3f8:	07d9      	lsls	r1, r3, #31
 800a3fa:	d421      	bmi.n	800a440 <__lo0bits+0x52>
 800a3fc:	0798      	lsls	r0, r3, #30
 800a3fe:	bf49      	itett	mi
 800a400:	085b      	lsrmi	r3, r3, #1
 800a402:	089b      	lsrpl	r3, r3, #2
 800a404:	2001      	movmi	r0, #1
 800a406:	6013      	strmi	r3, [r2, #0]
 800a408:	bf5c      	itt	pl
 800a40a:	6013      	strpl	r3, [r2, #0]
 800a40c:	2002      	movpl	r0, #2
 800a40e:	4770      	bx	lr
 800a410:	b299      	uxth	r1, r3
 800a412:	b909      	cbnz	r1, 800a418 <__lo0bits+0x2a>
 800a414:	0c1b      	lsrs	r3, r3, #16
 800a416:	2010      	movs	r0, #16
 800a418:	b2d9      	uxtb	r1, r3
 800a41a:	b909      	cbnz	r1, 800a420 <__lo0bits+0x32>
 800a41c:	3008      	adds	r0, #8
 800a41e:	0a1b      	lsrs	r3, r3, #8
 800a420:	0719      	lsls	r1, r3, #28
 800a422:	bf04      	itt	eq
 800a424:	091b      	lsreq	r3, r3, #4
 800a426:	3004      	addeq	r0, #4
 800a428:	0799      	lsls	r1, r3, #30
 800a42a:	bf04      	itt	eq
 800a42c:	089b      	lsreq	r3, r3, #2
 800a42e:	3002      	addeq	r0, #2
 800a430:	07d9      	lsls	r1, r3, #31
 800a432:	d403      	bmi.n	800a43c <__lo0bits+0x4e>
 800a434:	085b      	lsrs	r3, r3, #1
 800a436:	f100 0001 	add.w	r0, r0, #1
 800a43a:	d003      	beq.n	800a444 <__lo0bits+0x56>
 800a43c:	6013      	str	r3, [r2, #0]
 800a43e:	4770      	bx	lr
 800a440:	2000      	movs	r0, #0
 800a442:	4770      	bx	lr
 800a444:	2020      	movs	r0, #32
 800a446:	4770      	bx	lr

0800a448 <__i2b>:
 800a448:	b510      	push	{r4, lr}
 800a44a:	460c      	mov	r4, r1
 800a44c:	2101      	movs	r1, #1
 800a44e:	f7ff ff07 	bl	800a260 <_Balloc>
 800a452:	4602      	mov	r2, r0
 800a454:	b928      	cbnz	r0, 800a462 <__i2b+0x1a>
 800a456:	4b05      	ldr	r3, [pc, #20]	@ (800a46c <__i2b+0x24>)
 800a458:	4805      	ldr	r0, [pc, #20]	@ (800a470 <__i2b+0x28>)
 800a45a:	f240 1145 	movw	r1, #325	@ 0x145
 800a45e:	f000 fd13 	bl	800ae88 <__assert_func>
 800a462:	2301      	movs	r3, #1
 800a464:	6144      	str	r4, [r0, #20]
 800a466:	6103      	str	r3, [r0, #16]
 800a468:	bd10      	pop	{r4, pc}
 800a46a:	bf00      	nop
 800a46c:	0800b2ec 	.word	0x0800b2ec
 800a470:	0800b2fd 	.word	0x0800b2fd

0800a474 <__multiply>:
 800a474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a478:	4614      	mov	r4, r2
 800a47a:	690a      	ldr	r2, [r1, #16]
 800a47c:	6923      	ldr	r3, [r4, #16]
 800a47e:	429a      	cmp	r2, r3
 800a480:	bfa8      	it	ge
 800a482:	4623      	movge	r3, r4
 800a484:	460f      	mov	r7, r1
 800a486:	bfa4      	itt	ge
 800a488:	460c      	movge	r4, r1
 800a48a:	461f      	movge	r7, r3
 800a48c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a490:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a494:	68a3      	ldr	r3, [r4, #8]
 800a496:	6861      	ldr	r1, [r4, #4]
 800a498:	eb0a 0609 	add.w	r6, sl, r9
 800a49c:	42b3      	cmp	r3, r6
 800a49e:	b085      	sub	sp, #20
 800a4a0:	bfb8      	it	lt
 800a4a2:	3101      	addlt	r1, #1
 800a4a4:	f7ff fedc 	bl	800a260 <_Balloc>
 800a4a8:	b930      	cbnz	r0, 800a4b8 <__multiply+0x44>
 800a4aa:	4602      	mov	r2, r0
 800a4ac:	4b44      	ldr	r3, [pc, #272]	@ (800a5c0 <__multiply+0x14c>)
 800a4ae:	4845      	ldr	r0, [pc, #276]	@ (800a5c4 <__multiply+0x150>)
 800a4b0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a4b4:	f000 fce8 	bl	800ae88 <__assert_func>
 800a4b8:	f100 0514 	add.w	r5, r0, #20
 800a4bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a4c0:	462b      	mov	r3, r5
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	4543      	cmp	r3, r8
 800a4c6:	d321      	bcc.n	800a50c <__multiply+0x98>
 800a4c8:	f107 0114 	add.w	r1, r7, #20
 800a4cc:	f104 0214 	add.w	r2, r4, #20
 800a4d0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a4d4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a4d8:	9302      	str	r3, [sp, #8]
 800a4da:	1b13      	subs	r3, r2, r4
 800a4dc:	3b15      	subs	r3, #21
 800a4de:	f023 0303 	bic.w	r3, r3, #3
 800a4e2:	3304      	adds	r3, #4
 800a4e4:	f104 0715 	add.w	r7, r4, #21
 800a4e8:	42ba      	cmp	r2, r7
 800a4ea:	bf38      	it	cc
 800a4ec:	2304      	movcc	r3, #4
 800a4ee:	9301      	str	r3, [sp, #4]
 800a4f0:	9b02      	ldr	r3, [sp, #8]
 800a4f2:	9103      	str	r1, [sp, #12]
 800a4f4:	428b      	cmp	r3, r1
 800a4f6:	d80c      	bhi.n	800a512 <__multiply+0x9e>
 800a4f8:	2e00      	cmp	r6, #0
 800a4fa:	dd03      	ble.n	800a504 <__multiply+0x90>
 800a4fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a500:	2b00      	cmp	r3, #0
 800a502:	d05b      	beq.n	800a5bc <__multiply+0x148>
 800a504:	6106      	str	r6, [r0, #16]
 800a506:	b005      	add	sp, #20
 800a508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a50c:	f843 2b04 	str.w	r2, [r3], #4
 800a510:	e7d8      	b.n	800a4c4 <__multiply+0x50>
 800a512:	f8b1 a000 	ldrh.w	sl, [r1]
 800a516:	f1ba 0f00 	cmp.w	sl, #0
 800a51a:	d024      	beq.n	800a566 <__multiply+0xf2>
 800a51c:	f104 0e14 	add.w	lr, r4, #20
 800a520:	46a9      	mov	r9, r5
 800a522:	f04f 0c00 	mov.w	ip, #0
 800a526:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a52a:	f8d9 3000 	ldr.w	r3, [r9]
 800a52e:	fa1f fb87 	uxth.w	fp, r7
 800a532:	b29b      	uxth	r3, r3
 800a534:	fb0a 330b 	mla	r3, sl, fp, r3
 800a538:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a53c:	f8d9 7000 	ldr.w	r7, [r9]
 800a540:	4463      	add	r3, ip
 800a542:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a546:	fb0a c70b 	mla	r7, sl, fp, ip
 800a54a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a54e:	b29b      	uxth	r3, r3
 800a550:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a554:	4572      	cmp	r2, lr
 800a556:	f849 3b04 	str.w	r3, [r9], #4
 800a55a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a55e:	d8e2      	bhi.n	800a526 <__multiply+0xb2>
 800a560:	9b01      	ldr	r3, [sp, #4]
 800a562:	f845 c003 	str.w	ip, [r5, r3]
 800a566:	9b03      	ldr	r3, [sp, #12]
 800a568:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a56c:	3104      	adds	r1, #4
 800a56e:	f1b9 0f00 	cmp.w	r9, #0
 800a572:	d021      	beq.n	800a5b8 <__multiply+0x144>
 800a574:	682b      	ldr	r3, [r5, #0]
 800a576:	f104 0c14 	add.w	ip, r4, #20
 800a57a:	46ae      	mov	lr, r5
 800a57c:	f04f 0a00 	mov.w	sl, #0
 800a580:	f8bc b000 	ldrh.w	fp, [ip]
 800a584:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a588:	fb09 770b 	mla	r7, r9, fp, r7
 800a58c:	4457      	add	r7, sl
 800a58e:	b29b      	uxth	r3, r3
 800a590:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a594:	f84e 3b04 	str.w	r3, [lr], #4
 800a598:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a59c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5a0:	f8be 3000 	ldrh.w	r3, [lr]
 800a5a4:	fb09 330a 	mla	r3, r9, sl, r3
 800a5a8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a5ac:	4562      	cmp	r2, ip
 800a5ae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5b2:	d8e5      	bhi.n	800a580 <__multiply+0x10c>
 800a5b4:	9f01      	ldr	r7, [sp, #4]
 800a5b6:	51eb      	str	r3, [r5, r7]
 800a5b8:	3504      	adds	r5, #4
 800a5ba:	e799      	b.n	800a4f0 <__multiply+0x7c>
 800a5bc:	3e01      	subs	r6, #1
 800a5be:	e79b      	b.n	800a4f8 <__multiply+0x84>
 800a5c0:	0800b2ec 	.word	0x0800b2ec
 800a5c4:	0800b2fd 	.word	0x0800b2fd

0800a5c8 <__pow5mult>:
 800a5c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5cc:	4615      	mov	r5, r2
 800a5ce:	f012 0203 	ands.w	r2, r2, #3
 800a5d2:	4607      	mov	r7, r0
 800a5d4:	460e      	mov	r6, r1
 800a5d6:	d007      	beq.n	800a5e8 <__pow5mult+0x20>
 800a5d8:	4c25      	ldr	r4, [pc, #148]	@ (800a670 <__pow5mult+0xa8>)
 800a5da:	3a01      	subs	r2, #1
 800a5dc:	2300      	movs	r3, #0
 800a5de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a5e2:	f7ff fe9f 	bl	800a324 <__multadd>
 800a5e6:	4606      	mov	r6, r0
 800a5e8:	10ad      	asrs	r5, r5, #2
 800a5ea:	d03d      	beq.n	800a668 <__pow5mult+0xa0>
 800a5ec:	69fc      	ldr	r4, [r7, #28]
 800a5ee:	b97c      	cbnz	r4, 800a610 <__pow5mult+0x48>
 800a5f0:	2010      	movs	r0, #16
 800a5f2:	f7ff fd7f 	bl	800a0f4 <malloc>
 800a5f6:	4602      	mov	r2, r0
 800a5f8:	61f8      	str	r0, [r7, #28]
 800a5fa:	b928      	cbnz	r0, 800a608 <__pow5mult+0x40>
 800a5fc:	4b1d      	ldr	r3, [pc, #116]	@ (800a674 <__pow5mult+0xac>)
 800a5fe:	481e      	ldr	r0, [pc, #120]	@ (800a678 <__pow5mult+0xb0>)
 800a600:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a604:	f000 fc40 	bl	800ae88 <__assert_func>
 800a608:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a60c:	6004      	str	r4, [r0, #0]
 800a60e:	60c4      	str	r4, [r0, #12]
 800a610:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a614:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a618:	b94c      	cbnz	r4, 800a62e <__pow5mult+0x66>
 800a61a:	f240 2171 	movw	r1, #625	@ 0x271
 800a61e:	4638      	mov	r0, r7
 800a620:	f7ff ff12 	bl	800a448 <__i2b>
 800a624:	2300      	movs	r3, #0
 800a626:	f8c8 0008 	str.w	r0, [r8, #8]
 800a62a:	4604      	mov	r4, r0
 800a62c:	6003      	str	r3, [r0, #0]
 800a62e:	f04f 0900 	mov.w	r9, #0
 800a632:	07eb      	lsls	r3, r5, #31
 800a634:	d50a      	bpl.n	800a64c <__pow5mult+0x84>
 800a636:	4631      	mov	r1, r6
 800a638:	4622      	mov	r2, r4
 800a63a:	4638      	mov	r0, r7
 800a63c:	f7ff ff1a 	bl	800a474 <__multiply>
 800a640:	4631      	mov	r1, r6
 800a642:	4680      	mov	r8, r0
 800a644:	4638      	mov	r0, r7
 800a646:	f7ff fe4b 	bl	800a2e0 <_Bfree>
 800a64a:	4646      	mov	r6, r8
 800a64c:	106d      	asrs	r5, r5, #1
 800a64e:	d00b      	beq.n	800a668 <__pow5mult+0xa0>
 800a650:	6820      	ldr	r0, [r4, #0]
 800a652:	b938      	cbnz	r0, 800a664 <__pow5mult+0x9c>
 800a654:	4622      	mov	r2, r4
 800a656:	4621      	mov	r1, r4
 800a658:	4638      	mov	r0, r7
 800a65a:	f7ff ff0b 	bl	800a474 <__multiply>
 800a65e:	6020      	str	r0, [r4, #0]
 800a660:	f8c0 9000 	str.w	r9, [r0]
 800a664:	4604      	mov	r4, r0
 800a666:	e7e4      	b.n	800a632 <__pow5mult+0x6a>
 800a668:	4630      	mov	r0, r6
 800a66a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a66e:	bf00      	nop
 800a670:	0800b358 	.word	0x0800b358
 800a674:	0800b27d 	.word	0x0800b27d
 800a678:	0800b2fd 	.word	0x0800b2fd

0800a67c <__lshift>:
 800a67c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a680:	460c      	mov	r4, r1
 800a682:	6849      	ldr	r1, [r1, #4]
 800a684:	6923      	ldr	r3, [r4, #16]
 800a686:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a68a:	68a3      	ldr	r3, [r4, #8]
 800a68c:	4607      	mov	r7, r0
 800a68e:	4691      	mov	r9, r2
 800a690:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a694:	f108 0601 	add.w	r6, r8, #1
 800a698:	42b3      	cmp	r3, r6
 800a69a:	db0b      	blt.n	800a6b4 <__lshift+0x38>
 800a69c:	4638      	mov	r0, r7
 800a69e:	f7ff fddf 	bl	800a260 <_Balloc>
 800a6a2:	4605      	mov	r5, r0
 800a6a4:	b948      	cbnz	r0, 800a6ba <__lshift+0x3e>
 800a6a6:	4602      	mov	r2, r0
 800a6a8:	4b28      	ldr	r3, [pc, #160]	@ (800a74c <__lshift+0xd0>)
 800a6aa:	4829      	ldr	r0, [pc, #164]	@ (800a750 <__lshift+0xd4>)
 800a6ac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a6b0:	f000 fbea 	bl	800ae88 <__assert_func>
 800a6b4:	3101      	adds	r1, #1
 800a6b6:	005b      	lsls	r3, r3, #1
 800a6b8:	e7ee      	b.n	800a698 <__lshift+0x1c>
 800a6ba:	2300      	movs	r3, #0
 800a6bc:	f100 0114 	add.w	r1, r0, #20
 800a6c0:	f100 0210 	add.w	r2, r0, #16
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	4553      	cmp	r3, sl
 800a6c8:	db33      	blt.n	800a732 <__lshift+0xb6>
 800a6ca:	6920      	ldr	r0, [r4, #16]
 800a6cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a6d0:	f104 0314 	add.w	r3, r4, #20
 800a6d4:	f019 091f 	ands.w	r9, r9, #31
 800a6d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a6dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a6e0:	d02b      	beq.n	800a73a <__lshift+0xbe>
 800a6e2:	f1c9 0e20 	rsb	lr, r9, #32
 800a6e6:	468a      	mov	sl, r1
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	6818      	ldr	r0, [r3, #0]
 800a6ec:	fa00 f009 	lsl.w	r0, r0, r9
 800a6f0:	4310      	orrs	r0, r2
 800a6f2:	f84a 0b04 	str.w	r0, [sl], #4
 800a6f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6fa:	459c      	cmp	ip, r3
 800a6fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800a700:	d8f3      	bhi.n	800a6ea <__lshift+0x6e>
 800a702:	ebac 0304 	sub.w	r3, ip, r4
 800a706:	3b15      	subs	r3, #21
 800a708:	f023 0303 	bic.w	r3, r3, #3
 800a70c:	3304      	adds	r3, #4
 800a70e:	f104 0015 	add.w	r0, r4, #21
 800a712:	4584      	cmp	ip, r0
 800a714:	bf38      	it	cc
 800a716:	2304      	movcc	r3, #4
 800a718:	50ca      	str	r2, [r1, r3]
 800a71a:	b10a      	cbz	r2, 800a720 <__lshift+0xa4>
 800a71c:	f108 0602 	add.w	r6, r8, #2
 800a720:	3e01      	subs	r6, #1
 800a722:	4638      	mov	r0, r7
 800a724:	612e      	str	r6, [r5, #16]
 800a726:	4621      	mov	r1, r4
 800a728:	f7ff fdda 	bl	800a2e0 <_Bfree>
 800a72c:	4628      	mov	r0, r5
 800a72e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a732:	f842 0f04 	str.w	r0, [r2, #4]!
 800a736:	3301      	adds	r3, #1
 800a738:	e7c5      	b.n	800a6c6 <__lshift+0x4a>
 800a73a:	3904      	subs	r1, #4
 800a73c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a740:	f841 2f04 	str.w	r2, [r1, #4]!
 800a744:	459c      	cmp	ip, r3
 800a746:	d8f9      	bhi.n	800a73c <__lshift+0xc0>
 800a748:	e7ea      	b.n	800a720 <__lshift+0xa4>
 800a74a:	bf00      	nop
 800a74c:	0800b2ec 	.word	0x0800b2ec
 800a750:	0800b2fd 	.word	0x0800b2fd

0800a754 <__mcmp>:
 800a754:	690a      	ldr	r2, [r1, #16]
 800a756:	4603      	mov	r3, r0
 800a758:	6900      	ldr	r0, [r0, #16]
 800a75a:	1a80      	subs	r0, r0, r2
 800a75c:	b530      	push	{r4, r5, lr}
 800a75e:	d10e      	bne.n	800a77e <__mcmp+0x2a>
 800a760:	3314      	adds	r3, #20
 800a762:	3114      	adds	r1, #20
 800a764:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a768:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a76c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a770:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a774:	4295      	cmp	r5, r2
 800a776:	d003      	beq.n	800a780 <__mcmp+0x2c>
 800a778:	d205      	bcs.n	800a786 <__mcmp+0x32>
 800a77a:	f04f 30ff 	mov.w	r0, #4294967295
 800a77e:	bd30      	pop	{r4, r5, pc}
 800a780:	42a3      	cmp	r3, r4
 800a782:	d3f3      	bcc.n	800a76c <__mcmp+0x18>
 800a784:	e7fb      	b.n	800a77e <__mcmp+0x2a>
 800a786:	2001      	movs	r0, #1
 800a788:	e7f9      	b.n	800a77e <__mcmp+0x2a>
	...

0800a78c <__mdiff>:
 800a78c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a790:	4689      	mov	r9, r1
 800a792:	4606      	mov	r6, r0
 800a794:	4611      	mov	r1, r2
 800a796:	4648      	mov	r0, r9
 800a798:	4614      	mov	r4, r2
 800a79a:	f7ff ffdb 	bl	800a754 <__mcmp>
 800a79e:	1e05      	subs	r5, r0, #0
 800a7a0:	d112      	bne.n	800a7c8 <__mdiff+0x3c>
 800a7a2:	4629      	mov	r1, r5
 800a7a4:	4630      	mov	r0, r6
 800a7a6:	f7ff fd5b 	bl	800a260 <_Balloc>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	b928      	cbnz	r0, 800a7ba <__mdiff+0x2e>
 800a7ae:	4b3f      	ldr	r3, [pc, #252]	@ (800a8ac <__mdiff+0x120>)
 800a7b0:	f240 2137 	movw	r1, #567	@ 0x237
 800a7b4:	483e      	ldr	r0, [pc, #248]	@ (800a8b0 <__mdiff+0x124>)
 800a7b6:	f000 fb67 	bl	800ae88 <__assert_func>
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a7c0:	4610      	mov	r0, r2
 800a7c2:	b003      	add	sp, #12
 800a7c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7c8:	bfbc      	itt	lt
 800a7ca:	464b      	movlt	r3, r9
 800a7cc:	46a1      	movlt	r9, r4
 800a7ce:	4630      	mov	r0, r6
 800a7d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a7d4:	bfba      	itte	lt
 800a7d6:	461c      	movlt	r4, r3
 800a7d8:	2501      	movlt	r5, #1
 800a7da:	2500      	movge	r5, #0
 800a7dc:	f7ff fd40 	bl	800a260 <_Balloc>
 800a7e0:	4602      	mov	r2, r0
 800a7e2:	b918      	cbnz	r0, 800a7ec <__mdiff+0x60>
 800a7e4:	4b31      	ldr	r3, [pc, #196]	@ (800a8ac <__mdiff+0x120>)
 800a7e6:	f240 2145 	movw	r1, #581	@ 0x245
 800a7ea:	e7e3      	b.n	800a7b4 <__mdiff+0x28>
 800a7ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a7f0:	6926      	ldr	r6, [r4, #16]
 800a7f2:	60c5      	str	r5, [r0, #12]
 800a7f4:	f109 0310 	add.w	r3, r9, #16
 800a7f8:	f109 0514 	add.w	r5, r9, #20
 800a7fc:	f104 0e14 	add.w	lr, r4, #20
 800a800:	f100 0b14 	add.w	fp, r0, #20
 800a804:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a808:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a80c:	9301      	str	r3, [sp, #4]
 800a80e:	46d9      	mov	r9, fp
 800a810:	f04f 0c00 	mov.w	ip, #0
 800a814:	9b01      	ldr	r3, [sp, #4]
 800a816:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a81a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a81e:	9301      	str	r3, [sp, #4]
 800a820:	fa1f f38a 	uxth.w	r3, sl
 800a824:	4619      	mov	r1, r3
 800a826:	b283      	uxth	r3, r0
 800a828:	1acb      	subs	r3, r1, r3
 800a82a:	0c00      	lsrs	r0, r0, #16
 800a82c:	4463      	add	r3, ip
 800a82e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a832:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a836:	b29b      	uxth	r3, r3
 800a838:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a83c:	4576      	cmp	r6, lr
 800a83e:	f849 3b04 	str.w	r3, [r9], #4
 800a842:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a846:	d8e5      	bhi.n	800a814 <__mdiff+0x88>
 800a848:	1b33      	subs	r3, r6, r4
 800a84a:	3b15      	subs	r3, #21
 800a84c:	f023 0303 	bic.w	r3, r3, #3
 800a850:	3415      	adds	r4, #21
 800a852:	3304      	adds	r3, #4
 800a854:	42a6      	cmp	r6, r4
 800a856:	bf38      	it	cc
 800a858:	2304      	movcc	r3, #4
 800a85a:	441d      	add	r5, r3
 800a85c:	445b      	add	r3, fp
 800a85e:	461e      	mov	r6, r3
 800a860:	462c      	mov	r4, r5
 800a862:	4544      	cmp	r4, r8
 800a864:	d30e      	bcc.n	800a884 <__mdiff+0xf8>
 800a866:	f108 0103 	add.w	r1, r8, #3
 800a86a:	1b49      	subs	r1, r1, r5
 800a86c:	f021 0103 	bic.w	r1, r1, #3
 800a870:	3d03      	subs	r5, #3
 800a872:	45a8      	cmp	r8, r5
 800a874:	bf38      	it	cc
 800a876:	2100      	movcc	r1, #0
 800a878:	440b      	add	r3, r1
 800a87a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a87e:	b191      	cbz	r1, 800a8a6 <__mdiff+0x11a>
 800a880:	6117      	str	r7, [r2, #16]
 800a882:	e79d      	b.n	800a7c0 <__mdiff+0x34>
 800a884:	f854 1b04 	ldr.w	r1, [r4], #4
 800a888:	46e6      	mov	lr, ip
 800a88a:	0c08      	lsrs	r0, r1, #16
 800a88c:	fa1c fc81 	uxtah	ip, ip, r1
 800a890:	4471      	add	r1, lr
 800a892:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a896:	b289      	uxth	r1, r1
 800a898:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a89c:	f846 1b04 	str.w	r1, [r6], #4
 800a8a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a8a4:	e7dd      	b.n	800a862 <__mdiff+0xd6>
 800a8a6:	3f01      	subs	r7, #1
 800a8a8:	e7e7      	b.n	800a87a <__mdiff+0xee>
 800a8aa:	bf00      	nop
 800a8ac:	0800b2ec 	.word	0x0800b2ec
 800a8b0:	0800b2fd 	.word	0x0800b2fd

0800a8b4 <__d2b>:
 800a8b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a8b8:	460f      	mov	r7, r1
 800a8ba:	2101      	movs	r1, #1
 800a8bc:	ec59 8b10 	vmov	r8, r9, d0
 800a8c0:	4616      	mov	r6, r2
 800a8c2:	f7ff fccd 	bl	800a260 <_Balloc>
 800a8c6:	4604      	mov	r4, r0
 800a8c8:	b930      	cbnz	r0, 800a8d8 <__d2b+0x24>
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	4b23      	ldr	r3, [pc, #140]	@ (800a95c <__d2b+0xa8>)
 800a8ce:	4824      	ldr	r0, [pc, #144]	@ (800a960 <__d2b+0xac>)
 800a8d0:	f240 310f 	movw	r1, #783	@ 0x30f
 800a8d4:	f000 fad8 	bl	800ae88 <__assert_func>
 800a8d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a8dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a8e0:	b10d      	cbz	r5, 800a8e6 <__d2b+0x32>
 800a8e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a8e6:	9301      	str	r3, [sp, #4]
 800a8e8:	f1b8 0300 	subs.w	r3, r8, #0
 800a8ec:	d023      	beq.n	800a936 <__d2b+0x82>
 800a8ee:	4668      	mov	r0, sp
 800a8f0:	9300      	str	r3, [sp, #0]
 800a8f2:	f7ff fd7c 	bl	800a3ee <__lo0bits>
 800a8f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a8fa:	b1d0      	cbz	r0, 800a932 <__d2b+0x7e>
 800a8fc:	f1c0 0320 	rsb	r3, r0, #32
 800a900:	fa02 f303 	lsl.w	r3, r2, r3
 800a904:	430b      	orrs	r3, r1
 800a906:	40c2      	lsrs	r2, r0
 800a908:	6163      	str	r3, [r4, #20]
 800a90a:	9201      	str	r2, [sp, #4]
 800a90c:	9b01      	ldr	r3, [sp, #4]
 800a90e:	61a3      	str	r3, [r4, #24]
 800a910:	2b00      	cmp	r3, #0
 800a912:	bf0c      	ite	eq
 800a914:	2201      	moveq	r2, #1
 800a916:	2202      	movne	r2, #2
 800a918:	6122      	str	r2, [r4, #16]
 800a91a:	b1a5      	cbz	r5, 800a946 <__d2b+0x92>
 800a91c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a920:	4405      	add	r5, r0
 800a922:	603d      	str	r5, [r7, #0]
 800a924:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a928:	6030      	str	r0, [r6, #0]
 800a92a:	4620      	mov	r0, r4
 800a92c:	b003      	add	sp, #12
 800a92e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a932:	6161      	str	r1, [r4, #20]
 800a934:	e7ea      	b.n	800a90c <__d2b+0x58>
 800a936:	a801      	add	r0, sp, #4
 800a938:	f7ff fd59 	bl	800a3ee <__lo0bits>
 800a93c:	9b01      	ldr	r3, [sp, #4]
 800a93e:	6163      	str	r3, [r4, #20]
 800a940:	3020      	adds	r0, #32
 800a942:	2201      	movs	r2, #1
 800a944:	e7e8      	b.n	800a918 <__d2b+0x64>
 800a946:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a94a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a94e:	6038      	str	r0, [r7, #0]
 800a950:	6918      	ldr	r0, [r3, #16]
 800a952:	f7ff fd2d 	bl	800a3b0 <__hi0bits>
 800a956:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a95a:	e7e5      	b.n	800a928 <__d2b+0x74>
 800a95c:	0800b2ec 	.word	0x0800b2ec
 800a960:	0800b2fd 	.word	0x0800b2fd

0800a964 <__sfputc_r>:
 800a964:	6893      	ldr	r3, [r2, #8]
 800a966:	3b01      	subs	r3, #1
 800a968:	2b00      	cmp	r3, #0
 800a96a:	b410      	push	{r4}
 800a96c:	6093      	str	r3, [r2, #8]
 800a96e:	da08      	bge.n	800a982 <__sfputc_r+0x1e>
 800a970:	6994      	ldr	r4, [r2, #24]
 800a972:	42a3      	cmp	r3, r4
 800a974:	db01      	blt.n	800a97a <__sfputc_r+0x16>
 800a976:	290a      	cmp	r1, #10
 800a978:	d103      	bne.n	800a982 <__sfputc_r+0x1e>
 800a97a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a97e:	f000 b9df 	b.w	800ad40 <__swbuf_r>
 800a982:	6813      	ldr	r3, [r2, #0]
 800a984:	1c58      	adds	r0, r3, #1
 800a986:	6010      	str	r0, [r2, #0]
 800a988:	7019      	strb	r1, [r3, #0]
 800a98a:	4608      	mov	r0, r1
 800a98c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a990:	4770      	bx	lr

0800a992 <__sfputs_r>:
 800a992:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a994:	4606      	mov	r6, r0
 800a996:	460f      	mov	r7, r1
 800a998:	4614      	mov	r4, r2
 800a99a:	18d5      	adds	r5, r2, r3
 800a99c:	42ac      	cmp	r4, r5
 800a99e:	d101      	bne.n	800a9a4 <__sfputs_r+0x12>
 800a9a0:	2000      	movs	r0, #0
 800a9a2:	e007      	b.n	800a9b4 <__sfputs_r+0x22>
 800a9a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9a8:	463a      	mov	r2, r7
 800a9aa:	4630      	mov	r0, r6
 800a9ac:	f7ff ffda 	bl	800a964 <__sfputc_r>
 800a9b0:	1c43      	adds	r3, r0, #1
 800a9b2:	d1f3      	bne.n	800a99c <__sfputs_r+0xa>
 800a9b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a9b8 <_vfiprintf_r>:
 800a9b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9bc:	460d      	mov	r5, r1
 800a9be:	b09d      	sub	sp, #116	@ 0x74
 800a9c0:	4614      	mov	r4, r2
 800a9c2:	4698      	mov	r8, r3
 800a9c4:	4606      	mov	r6, r0
 800a9c6:	b118      	cbz	r0, 800a9d0 <_vfiprintf_r+0x18>
 800a9c8:	6a03      	ldr	r3, [r0, #32]
 800a9ca:	b90b      	cbnz	r3, 800a9d0 <_vfiprintf_r+0x18>
 800a9cc:	f7fe fbe0 	bl	8009190 <__sinit>
 800a9d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9d2:	07d9      	lsls	r1, r3, #31
 800a9d4:	d405      	bmi.n	800a9e2 <_vfiprintf_r+0x2a>
 800a9d6:	89ab      	ldrh	r3, [r5, #12]
 800a9d8:	059a      	lsls	r2, r3, #22
 800a9da:	d402      	bmi.n	800a9e2 <_vfiprintf_r+0x2a>
 800a9dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9de:	f7fe fce0 	bl	80093a2 <__retarget_lock_acquire_recursive>
 800a9e2:	89ab      	ldrh	r3, [r5, #12]
 800a9e4:	071b      	lsls	r3, r3, #28
 800a9e6:	d501      	bpl.n	800a9ec <_vfiprintf_r+0x34>
 800a9e8:	692b      	ldr	r3, [r5, #16]
 800a9ea:	b99b      	cbnz	r3, 800aa14 <_vfiprintf_r+0x5c>
 800a9ec:	4629      	mov	r1, r5
 800a9ee:	4630      	mov	r0, r6
 800a9f0:	f000 f9e4 	bl	800adbc <__swsetup_r>
 800a9f4:	b170      	cbz	r0, 800aa14 <_vfiprintf_r+0x5c>
 800a9f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9f8:	07dc      	lsls	r4, r3, #31
 800a9fa:	d504      	bpl.n	800aa06 <_vfiprintf_r+0x4e>
 800a9fc:	f04f 30ff 	mov.w	r0, #4294967295
 800aa00:	b01d      	add	sp, #116	@ 0x74
 800aa02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa06:	89ab      	ldrh	r3, [r5, #12]
 800aa08:	0598      	lsls	r0, r3, #22
 800aa0a:	d4f7      	bmi.n	800a9fc <_vfiprintf_r+0x44>
 800aa0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa0e:	f7fe fcc9 	bl	80093a4 <__retarget_lock_release_recursive>
 800aa12:	e7f3      	b.n	800a9fc <_vfiprintf_r+0x44>
 800aa14:	2300      	movs	r3, #0
 800aa16:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa18:	2320      	movs	r3, #32
 800aa1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aa1e:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa22:	2330      	movs	r3, #48	@ 0x30
 800aa24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800abd4 <_vfiprintf_r+0x21c>
 800aa28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aa2c:	f04f 0901 	mov.w	r9, #1
 800aa30:	4623      	mov	r3, r4
 800aa32:	469a      	mov	sl, r3
 800aa34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa38:	b10a      	cbz	r2, 800aa3e <_vfiprintf_r+0x86>
 800aa3a:	2a25      	cmp	r2, #37	@ 0x25
 800aa3c:	d1f9      	bne.n	800aa32 <_vfiprintf_r+0x7a>
 800aa3e:	ebba 0b04 	subs.w	fp, sl, r4
 800aa42:	d00b      	beq.n	800aa5c <_vfiprintf_r+0xa4>
 800aa44:	465b      	mov	r3, fp
 800aa46:	4622      	mov	r2, r4
 800aa48:	4629      	mov	r1, r5
 800aa4a:	4630      	mov	r0, r6
 800aa4c:	f7ff ffa1 	bl	800a992 <__sfputs_r>
 800aa50:	3001      	adds	r0, #1
 800aa52:	f000 80a7 	beq.w	800aba4 <_vfiprintf_r+0x1ec>
 800aa56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa58:	445a      	add	r2, fp
 800aa5a:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa5c:	f89a 3000 	ldrb.w	r3, [sl]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	f000 809f 	beq.w	800aba4 <_vfiprintf_r+0x1ec>
 800aa66:	2300      	movs	r3, #0
 800aa68:	f04f 32ff 	mov.w	r2, #4294967295
 800aa6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa70:	f10a 0a01 	add.w	sl, sl, #1
 800aa74:	9304      	str	r3, [sp, #16]
 800aa76:	9307      	str	r3, [sp, #28]
 800aa78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa7c:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa7e:	4654      	mov	r4, sl
 800aa80:	2205      	movs	r2, #5
 800aa82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa86:	4853      	ldr	r0, [pc, #332]	@ (800abd4 <_vfiprintf_r+0x21c>)
 800aa88:	f7f5 fbca 	bl	8000220 <memchr>
 800aa8c:	9a04      	ldr	r2, [sp, #16]
 800aa8e:	b9d8      	cbnz	r0, 800aac8 <_vfiprintf_r+0x110>
 800aa90:	06d1      	lsls	r1, r2, #27
 800aa92:	bf44      	itt	mi
 800aa94:	2320      	movmi	r3, #32
 800aa96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa9a:	0713      	lsls	r3, r2, #28
 800aa9c:	bf44      	itt	mi
 800aa9e:	232b      	movmi	r3, #43	@ 0x2b
 800aaa0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aaa4:	f89a 3000 	ldrb.w	r3, [sl]
 800aaa8:	2b2a      	cmp	r3, #42	@ 0x2a
 800aaaa:	d015      	beq.n	800aad8 <_vfiprintf_r+0x120>
 800aaac:	9a07      	ldr	r2, [sp, #28]
 800aaae:	4654      	mov	r4, sl
 800aab0:	2000      	movs	r0, #0
 800aab2:	f04f 0c0a 	mov.w	ip, #10
 800aab6:	4621      	mov	r1, r4
 800aab8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aabc:	3b30      	subs	r3, #48	@ 0x30
 800aabe:	2b09      	cmp	r3, #9
 800aac0:	d94b      	bls.n	800ab5a <_vfiprintf_r+0x1a2>
 800aac2:	b1b0      	cbz	r0, 800aaf2 <_vfiprintf_r+0x13a>
 800aac4:	9207      	str	r2, [sp, #28]
 800aac6:	e014      	b.n	800aaf2 <_vfiprintf_r+0x13a>
 800aac8:	eba0 0308 	sub.w	r3, r0, r8
 800aacc:	fa09 f303 	lsl.w	r3, r9, r3
 800aad0:	4313      	orrs	r3, r2
 800aad2:	9304      	str	r3, [sp, #16]
 800aad4:	46a2      	mov	sl, r4
 800aad6:	e7d2      	b.n	800aa7e <_vfiprintf_r+0xc6>
 800aad8:	9b03      	ldr	r3, [sp, #12]
 800aada:	1d19      	adds	r1, r3, #4
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	9103      	str	r1, [sp, #12]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	bfbb      	ittet	lt
 800aae4:	425b      	neglt	r3, r3
 800aae6:	f042 0202 	orrlt.w	r2, r2, #2
 800aaea:	9307      	strge	r3, [sp, #28]
 800aaec:	9307      	strlt	r3, [sp, #28]
 800aaee:	bfb8      	it	lt
 800aaf0:	9204      	strlt	r2, [sp, #16]
 800aaf2:	7823      	ldrb	r3, [r4, #0]
 800aaf4:	2b2e      	cmp	r3, #46	@ 0x2e
 800aaf6:	d10a      	bne.n	800ab0e <_vfiprintf_r+0x156>
 800aaf8:	7863      	ldrb	r3, [r4, #1]
 800aafa:	2b2a      	cmp	r3, #42	@ 0x2a
 800aafc:	d132      	bne.n	800ab64 <_vfiprintf_r+0x1ac>
 800aafe:	9b03      	ldr	r3, [sp, #12]
 800ab00:	1d1a      	adds	r2, r3, #4
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	9203      	str	r2, [sp, #12]
 800ab06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ab0a:	3402      	adds	r4, #2
 800ab0c:	9305      	str	r3, [sp, #20]
 800ab0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800abe4 <_vfiprintf_r+0x22c>
 800ab12:	7821      	ldrb	r1, [r4, #0]
 800ab14:	2203      	movs	r2, #3
 800ab16:	4650      	mov	r0, sl
 800ab18:	f7f5 fb82 	bl	8000220 <memchr>
 800ab1c:	b138      	cbz	r0, 800ab2e <_vfiprintf_r+0x176>
 800ab1e:	9b04      	ldr	r3, [sp, #16]
 800ab20:	eba0 000a 	sub.w	r0, r0, sl
 800ab24:	2240      	movs	r2, #64	@ 0x40
 800ab26:	4082      	lsls	r2, r0
 800ab28:	4313      	orrs	r3, r2
 800ab2a:	3401      	adds	r4, #1
 800ab2c:	9304      	str	r3, [sp, #16]
 800ab2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab32:	4829      	ldr	r0, [pc, #164]	@ (800abd8 <_vfiprintf_r+0x220>)
 800ab34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ab38:	2206      	movs	r2, #6
 800ab3a:	f7f5 fb71 	bl	8000220 <memchr>
 800ab3e:	2800      	cmp	r0, #0
 800ab40:	d03f      	beq.n	800abc2 <_vfiprintf_r+0x20a>
 800ab42:	4b26      	ldr	r3, [pc, #152]	@ (800abdc <_vfiprintf_r+0x224>)
 800ab44:	bb1b      	cbnz	r3, 800ab8e <_vfiprintf_r+0x1d6>
 800ab46:	9b03      	ldr	r3, [sp, #12]
 800ab48:	3307      	adds	r3, #7
 800ab4a:	f023 0307 	bic.w	r3, r3, #7
 800ab4e:	3308      	adds	r3, #8
 800ab50:	9303      	str	r3, [sp, #12]
 800ab52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab54:	443b      	add	r3, r7
 800ab56:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab58:	e76a      	b.n	800aa30 <_vfiprintf_r+0x78>
 800ab5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab5e:	460c      	mov	r4, r1
 800ab60:	2001      	movs	r0, #1
 800ab62:	e7a8      	b.n	800aab6 <_vfiprintf_r+0xfe>
 800ab64:	2300      	movs	r3, #0
 800ab66:	3401      	adds	r4, #1
 800ab68:	9305      	str	r3, [sp, #20]
 800ab6a:	4619      	mov	r1, r3
 800ab6c:	f04f 0c0a 	mov.w	ip, #10
 800ab70:	4620      	mov	r0, r4
 800ab72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab76:	3a30      	subs	r2, #48	@ 0x30
 800ab78:	2a09      	cmp	r2, #9
 800ab7a:	d903      	bls.n	800ab84 <_vfiprintf_r+0x1cc>
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d0c6      	beq.n	800ab0e <_vfiprintf_r+0x156>
 800ab80:	9105      	str	r1, [sp, #20]
 800ab82:	e7c4      	b.n	800ab0e <_vfiprintf_r+0x156>
 800ab84:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab88:	4604      	mov	r4, r0
 800ab8a:	2301      	movs	r3, #1
 800ab8c:	e7f0      	b.n	800ab70 <_vfiprintf_r+0x1b8>
 800ab8e:	ab03      	add	r3, sp, #12
 800ab90:	9300      	str	r3, [sp, #0]
 800ab92:	462a      	mov	r2, r5
 800ab94:	4b12      	ldr	r3, [pc, #72]	@ (800abe0 <_vfiprintf_r+0x228>)
 800ab96:	a904      	add	r1, sp, #16
 800ab98:	4630      	mov	r0, r6
 800ab9a:	f7fd feb5 	bl	8008908 <_printf_float>
 800ab9e:	4607      	mov	r7, r0
 800aba0:	1c78      	adds	r0, r7, #1
 800aba2:	d1d6      	bne.n	800ab52 <_vfiprintf_r+0x19a>
 800aba4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aba6:	07d9      	lsls	r1, r3, #31
 800aba8:	d405      	bmi.n	800abb6 <_vfiprintf_r+0x1fe>
 800abaa:	89ab      	ldrh	r3, [r5, #12]
 800abac:	059a      	lsls	r2, r3, #22
 800abae:	d402      	bmi.n	800abb6 <_vfiprintf_r+0x1fe>
 800abb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800abb2:	f7fe fbf7 	bl	80093a4 <__retarget_lock_release_recursive>
 800abb6:	89ab      	ldrh	r3, [r5, #12]
 800abb8:	065b      	lsls	r3, r3, #25
 800abba:	f53f af1f 	bmi.w	800a9fc <_vfiprintf_r+0x44>
 800abbe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800abc0:	e71e      	b.n	800aa00 <_vfiprintf_r+0x48>
 800abc2:	ab03      	add	r3, sp, #12
 800abc4:	9300      	str	r3, [sp, #0]
 800abc6:	462a      	mov	r2, r5
 800abc8:	4b05      	ldr	r3, [pc, #20]	@ (800abe0 <_vfiprintf_r+0x228>)
 800abca:	a904      	add	r1, sp, #16
 800abcc:	4630      	mov	r0, r6
 800abce:	f7fe f933 	bl	8008e38 <_printf_i>
 800abd2:	e7e4      	b.n	800ab9e <_vfiprintf_r+0x1e6>
 800abd4:	0800b458 	.word	0x0800b458
 800abd8:	0800b462 	.word	0x0800b462
 800abdc:	08008909 	.word	0x08008909
 800abe0:	0800a993 	.word	0x0800a993
 800abe4:	0800b45e 	.word	0x0800b45e

0800abe8 <__sflush_r>:
 800abe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800abec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abf0:	0716      	lsls	r6, r2, #28
 800abf2:	4605      	mov	r5, r0
 800abf4:	460c      	mov	r4, r1
 800abf6:	d454      	bmi.n	800aca2 <__sflush_r+0xba>
 800abf8:	684b      	ldr	r3, [r1, #4]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	dc02      	bgt.n	800ac04 <__sflush_r+0x1c>
 800abfe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	dd48      	ble.n	800ac96 <__sflush_r+0xae>
 800ac04:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ac06:	2e00      	cmp	r6, #0
 800ac08:	d045      	beq.n	800ac96 <__sflush_r+0xae>
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ac10:	682f      	ldr	r7, [r5, #0]
 800ac12:	6a21      	ldr	r1, [r4, #32]
 800ac14:	602b      	str	r3, [r5, #0]
 800ac16:	d030      	beq.n	800ac7a <__sflush_r+0x92>
 800ac18:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ac1a:	89a3      	ldrh	r3, [r4, #12]
 800ac1c:	0759      	lsls	r1, r3, #29
 800ac1e:	d505      	bpl.n	800ac2c <__sflush_r+0x44>
 800ac20:	6863      	ldr	r3, [r4, #4]
 800ac22:	1ad2      	subs	r2, r2, r3
 800ac24:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ac26:	b10b      	cbz	r3, 800ac2c <__sflush_r+0x44>
 800ac28:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ac2a:	1ad2      	subs	r2, r2, r3
 800ac2c:	2300      	movs	r3, #0
 800ac2e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ac30:	6a21      	ldr	r1, [r4, #32]
 800ac32:	4628      	mov	r0, r5
 800ac34:	47b0      	blx	r6
 800ac36:	1c43      	adds	r3, r0, #1
 800ac38:	89a3      	ldrh	r3, [r4, #12]
 800ac3a:	d106      	bne.n	800ac4a <__sflush_r+0x62>
 800ac3c:	6829      	ldr	r1, [r5, #0]
 800ac3e:	291d      	cmp	r1, #29
 800ac40:	d82b      	bhi.n	800ac9a <__sflush_r+0xb2>
 800ac42:	4a2a      	ldr	r2, [pc, #168]	@ (800acec <__sflush_r+0x104>)
 800ac44:	410a      	asrs	r2, r1
 800ac46:	07d6      	lsls	r6, r2, #31
 800ac48:	d427      	bmi.n	800ac9a <__sflush_r+0xb2>
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	6062      	str	r2, [r4, #4]
 800ac4e:	04d9      	lsls	r1, r3, #19
 800ac50:	6922      	ldr	r2, [r4, #16]
 800ac52:	6022      	str	r2, [r4, #0]
 800ac54:	d504      	bpl.n	800ac60 <__sflush_r+0x78>
 800ac56:	1c42      	adds	r2, r0, #1
 800ac58:	d101      	bne.n	800ac5e <__sflush_r+0x76>
 800ac5a:	682b      	ldr	r3, [r5, #0]
 800ac5c:	b903      	cbnz	r3, 800ac60 <__sflush_r+0x78>
 800ac5e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ac60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac62:	602f      	str	r7, [r5, #0]
 800ac64:	b1b9      	cbz	r1, 800ac96 <__sflush_r+0xae>
 800ac66:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac6a:	4299      	cmp	r1, r3
 800ac6c:	d002      	beq.n	800ac74 <__sflush_r+0x8c>
 800ac6e:	4628      	mov	r0, r5
 800ac70:	f7ff f9f6 	bl	800a060 <_free_r>
 800ac74:	2300      	movs	r3, #0
 800ac76:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac78:	e00d      	b.n	800ac96 <__sflush_r+0xae>
 800ac7a:	2301      	movs	r3, #1
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	47b0      	blx	r6
 800ac80:	4602      	mov	r2, r0
 800ac82:	1c50      	adds	r0, r2, #1
 800ac84:	d1c9      	bne.n	800ac1a <__sflush_r+0x32>
 800ac86:	682b      	ldr	r3, [r5, #0]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d0c6      	beq.n	800ac1a <__sflush_r+0x32>
 800ac8c:	2b1d      	cmp	r3, #29
 800ac8e:	d001      	beq.n	800ac94 <__sflush_r+0xac>
 800ac90:	2b16      	cmp	r3, #22
 800ac92:	d11e      	bne.n	800acd2 <__sflush_r+0xea>
 800ac94:	602f      	str	r7, [r5, #0]
 800ac96:	2000      	movs	r0, #0
 800ac98:	e022      	b.n	800ace0 <__sflush_r+0xf8>
 800ac9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac9e:	b21b      	sxth	r3, r3
 800aca0:	e01b      	b.n	800acda <__sflush_r+0xf2>
 800aca2:	690f      	ldr	r7, [r1, #16]
 800aca4:	2f00      	cmp	r7, #0
 800aca6:	d0f6      	beq.n	800ac96 <__sflush_r+0xae>
 800aca8:	0793      	lsls	r3, r2, #30
 800acaa:	680e      	ldr	r6, [r1, #0]
 800acac:	bf08      	it	eq
 800acae:	694b      	ldreq	r3, [r1, #20]
 800acb0:	600f      	str	r7, [r1, #0]
 800acb2:	bf18      	it	ne
 800acb4:	2300      	movne	r3, #0
 800acb6:	eba6 0807 	sub.w	r8, r6, r7
 800acba:	608b      	str	r3, [r1, #8]
 800acbc:	f1b8 0f00 	cmp.w	r8, #0
 800acc0:	dde9      	ble.n	800ac96 <__sflush_r+0xae>
 800acc2:	6a21      	ldr	r1, [r4, #32]
 800acc4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800acc6:	4643      	mov	r3, r8
 800acc8:	463a      	mov	r2, r7
 800acca:	4628      	mov	r0, r5
 800accc:	47b0      	blx	r6
 800acce:	2800      	cmp	r0, #0
 800acd0:	dc08      	bgt.n	800ace4 <__sflush_r+0xfc>
 800acd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800acda:	81a3      	strh	r3, [r4, #12]
 800acdc:	f04f 30ff 	mov.w	r0, #4294967295
 800ace0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ace4:	4407      	add	r7, r0
 800ace6:	eba8 0800 	sub.w	r8, r8, r0
 800acea:	e7e7      	b.n	800acbc <__sflush_r+0xd4>
 800acec:	dfbffffe 	.word	0xdfbffffe

0800acf0 <_fflush_r>:
 800acf0:	b538      	push	{r3, r4, r5, lr}
 800acf2:	690b      	ldr	r3, [r1, #16]
 800acf4:	4605      	mov	r5, r0
 800acf6:	460c      	mov	r4, r1
 800acf8:	b913      	cbnz	r3, 800ad00 <_fflush_r+0x10>
 800acfa:	2500      	movs	r5, #0
 800acfc:	4628      	mov	r0, r5
 800acfe:	bd38      	pop	{r3, r4, r5, pc}
 800ad00:	b118      	cbz	r0, 800ad0a <_fflush_r+0x1a>
 800ad02:	6a03      	ldr	r3, [r0, #32]
 800ad04:	b90b      	cbnz	r3, 800ad0a <_fflush_r+0x1a>
 800ad06:	f7fe fa43 	bl	8009190 <__sinit>
 800ad0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d0f3      	beq.n	800acfa <_fflush_r+0xa>
 800ad12:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ad14:	07d0      	lsls	r0, r2, #31
 800ad16:	d404      	bmi.n	800ad22 <_fflush_r+0x32>
 800ad18:	0599      	lsls	r1, r3, #22
 800ad1a:	d402      	bmi.n	800ad22 <_fflush_r+0x32>
 800ad1c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad1e:	f7fe fb40 	bl	80093a2 <__retarget_lock_acquire_recursive>
 800ad22:	4628      	mov	r0, r5
 800ad24:	4621      	mov	r1, r4
 800ad26:	f7ff ff5f 	bl	800abe8 <__sflush_r>
 800ad2a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ad2c:	07da      	lsls	r2, r3, #31
 800ad2e:	4605      	mov	r5, r0
 800ad30:	d4e4      	bmi.n	800acfc <_fflush_r+0xc>
 800ad32:	89a3      	ldrh	r3, [r4, #12]
 800ad34:	059b      	lsls	r3, r3, #22
 800ad36:	d4e1      	bmi.n	800acfc <_fflush_r+0xc>
 800ad38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ad3a:	f7fe fb33 	bl	80093a4 <__retarget_lock_release_recursive>
 800ad3e:	e7dd      	b.n	800acfc <_fflush_r+0xc>

0800ad40 <__swbuf_r>:
 800ad40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad42:	460e      	mov	r6, r1
 800ad44:	4614      	mov	r4, r2
 800ad46:	4605      	mov	r5, r0
 800ad48:	b118      	cbz	r0, 800ad52 <__swbuf_r+0x12>
 800ad4a:	6a03      	ldr	r3, [r0, #32]
 800ad4c:	b90b      	cbnz	r3, 800ad52 <__swbuf_r+0x12>
 800ad4e:	f7fe fa1f 	bl	8009190 <__sinit>
 800ad52:	69a3      	ldr	r3, [r4, #24]
 800ad54:	60a3      	str	r3, [r4, #8]
 800ad56:	89a3      	ldrh	r3, [r4, #12]
 800ad58:	071a      	lsls	r2, r3, #28
 800ad5a:	d501      	bpl.n	800ad60 <__swbuf_r+0x20>
 800ad5c:	6923      	ldr	r3, [r4, #16]
 800ad5e:	b943      	cbnz	r3, 800ad72 <__swbuf_r+0x32>
 800ad60:	4621      	mov	r1, r4
 800ad62:	4628      	mov	r0, r5
 800ad64:	f000 f82a 	bl	800adbc <__swsetup_r>
 800ad68:	b118      	cbz	r0, 800ad72 <__swbuf_r+0x32>
 800ad6a:	f04f 37ff 	mov.w	r7, #4294967295
 800ad6e:	4638      	mov	r0, r7
 800ad70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad72:	6823      	ldr	r3, [r4, #0]
 800ad74:	6922      	ldr	r2, [r4, #16]
 800ad76:	1a98      	subs	r0, r3, r2
 800ad78:	6963      	ldr	r3, [r4, #20]
 800ad7a:	b2f6      	uxtb	r6, r6
 800ad7c:	4283      	cmp	r3, r0
 800ad7e:	4637      	mov	r7, r6
 800ad80:	dc05      	bgt.n	800ad8e <__swbuf_r+0x4e>
 800ad82:	4621      	mov	r1, r4
 800ad84:	4628      	mov	r0, r5
 800ad86:	f7ff ffb3 	bl	800acf0 <_fflush_r>
 800ad8a:	2800      	cmp	r0, #0
 800ad8c:	d1ed      	bne.n	800ad6a <__swbuf_r+0x2a>
 800ad8e:	68a3      	ldr	r3, [r4, #8]
 800ad90:	3b01      	subs	r3, #1
 800ad92:	60a3      	str	r3, [r4, #8]
 800ad94:	6823      	ldr	r3, [r4, #0]
 800ad96:	1c5a      	adds	r2, r3, #1
 800ad98:	6022      	str	r2, [r4, #0]
 800ad9a:	701e      	strb	r6, [r3, #0]
 800ad9c:	6962      	ldr	r2, [r4, #20]
 800ad9e:	1c43      	adds	r3, r0, #1
 800ada0:	429a      	cmp	r2, r3
 800ada2:	d004      	beq.n	800adae <__swbuf_r+0x6e>
 800ada4:	89a3      	ldrh	r3, [r4, #12]
 800ada6:	07db      	lsls	r3, r3, #31
 800ada8:	d5e1      	bpl.n	800ad6e <__swbuf_r+0x2e>
 800adaa:	2e0a      	cmp	r6, #10
 800adac:	d1df      	bne.n	800ad6e <__swbuf_r+0x2e>
 800adae:	4621      	mov	r1, r4
 800adb0:	4628      	mov	r0, r5
 800adb2:	f7ff ff9d 	bl	800acf0 <_fflush_r>
 800adb6:	2800      	cmp	r0, #0
 800adb8:	d0d9      	beq.n	800ad6e <__swbuf_r+0x2e>
 800adba:	e7d6      	b.n	800ad6a <__swbuf_r+0x2a>

0800adbc <__swsetup_r>:
 800adbc:	b538      	push	{r3, r4, r5, lr}
 800adbe:	4b29      	ldr	r3, [pc, #164]	@ (800ae64 <__swsetup_r+0xa8>)
 800adc0:	4605      	mov	r5, r0
 800adc2:	6818      	ldr	r0, [r3, #0]
 800adc4:	460c      	mov	r4, r1
 800adc6:	b118      	cbz	r0, 800add0 <__swsetup_r+0x14>
 800adc8:	6a03      	ldr	r3, [r0, #32]
 800adca:	b90b      	cbnz	r3, 800add0 <__swsetup_r+0x14>
 800adcc:	f7fe f9e0 	bl	8009190 <__sinit>
 800add0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800add4:	0719      	lsls	r1, r3, #28
 800add6:	d422      	bmi.n	800ae1e <__swsetup_r+0x62>
 800add8:	06da      	lsls	r2, r3, #27
 800adda:	d407      	bmi.n	800adec <__swsetup_r+0x30>
 800addc:	2209      	movs	r2, #9
 800adde:	602a      	str	r2, [r5, #0]
 800ade0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ade4:	81a3      	strh	r3, [r4, #12]
 800ade6:	f04f 30ff 	mov.w	r0, #4294967295
 800adea:	e033      	b.n	800ae54 <__swsetup_r+0x98>
 800adec:	0758      	lsls	r0, r3, #29
 800adee:	d512      	bpl.n	800ae16 <__swsetup_r+0x5a>
 800adf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800adf2:	b141      	cbz	r1, 800ae06 <__swsetup_r+0x4a>
 800adf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800adf8:	4299      	cmp	r1, r3
 800adfa:	d002      	beq.n	800ae02 <__swsetup_r+0x46>
 800adfc:	4628      	mov	r0, r5
 800adfe:	f7ff f92f 	bl	800a060 <_free_r>
 800ae02:	2300      	movs	r3, #0
 800ae04:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae06:	89a3      	ldrh	r3, [r4, #12]
 800ae08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ae0c:	81a3      	strh	r3, [r4, #12]
 800ae0e:	2300      	movs	r3, #0
 800ae10:	6063      	str	r3, [r4, #4]
 800ae12:	6923      	ldr	r3, [r4, #16]
 800ae14:	6023      	str	r3, [r4, #0]
 800ae16:	89a3      	ldrh	r3, [r4, #12]
 800ae18:	f043 0308 	orr.w	r3, r3, #8
 800ae1c:	81a3      	strh	r3, [r4, #12]
 800ae1e:	6923      	ldr	r3, [r4, #16]
 800ae20:	b94b      	cbnz	r3, 800ae36 <__swsetup_r+0x7a>
 800ae22:	89a3      	ldrh	r3, [r4, #12]
 800ae24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ae28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae2c:	d003      	beq.n	800ae36 <__swsetup_r+0x7a>
 800ae2e:	4621      	mov	r1, r4
 800ae30:	4628      	mov	r0, r5
 800ae32:	f000 f8b3 	bl	800af9c <__smakebuf_r>
 800ae36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ae3a:	f013 0201 	ands.w	r2, r3, #1
 800ae3e:	d00a      	beq.n	800ae56 <__swsetup_r+0x9a>
 800ae40:	2200      	movs	r2, #0
 800ae42:	60a2      	str	r2, [r4, #8]
 800ae44:	6962      	ldr	r2, [r4, #20]
 800ae46:	4252      	negs	r2, r2
 800ae48:	61a2      	str	r2, [r4, #24]
 800ae4a:	6922      	ldr	r2, [r4, #16]
 800ae4c:	b942      	cbnz	r2, 800ae60 <__swsetup_r+0xa4>
 800ae4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ae52:	d1c5      	bne.n	800ade0 <__swsetup_r+0x24>
 800ae54:	bd38      	pop	{r3, r4, r5, pc}
 800ae56:	0799      	lsls	r1, r3, #30
 800ae58:	bf58      	it	pl
 800ae5a:	6962      	ldrpl	r2, [r4, #20]
 800ae5c:	60a2      	str	r2, [r4, #8]
 800ae5e:	e7f4      	b.n	800ae4a <__swsetup_r+0x8e>
 800ae60:	2000      	movs	r0, #0
 800ae62:	e7f7      	b.n	800ae54 <__swsetup_r+0x98>
 800ae64:	2000001c 	.word	0x2000001c

0800ae68 <_sbrk_r>:
 800ae68:	b538      	push	{r3, r4, r5, lr}
 800ae6a:	4d06      	ldr	r5, [pc, #24]	@ (800ae84 <_sbrk_r+0x1c>)
 800ae6c:	2300      	movs	r3, #0
 800ae6e:	4604      	mov	r4, r0
 800ae70:	4608      	mov	r0, r1
 800ae72:	602b      	str	r3, [r5, #0]
 800ae74:	f7f7 f924 	bl	80020c0 <_sbrk>
 800ae78:	1c43      	adds	r3, r0, #1
 800ae7a:	d102      	bne.n	800ae82 <_sbrk_r+0x1a>
 800ae7c:	682b      	ldr	r3, [r5, #0]
 800ae7e:	b103      	cbz	r3, 800ae82 <_sbrk_r+0x1a>
 800ae80:	6023      	str	r3, [r4, #0]
 800ae82:	bd38      	pop	{r3, r4, r5, pc}
 800ae84:	20001e7c 	.word	0x20001e7c

0800ae88 <__assert_func>:
 800ae88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ae8a:	4614      	mov	r4, r2
 800ae8c:	461a      	mov	r2, r3
 800ae8e:	4b09      	ldr	r3, [pc, #36]	@ (800aeb4 <__assert_func+0x2c>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4605      	mov	r5, r0
 800ae94:	68d8      	ldr	r0, [r3, #12]
 800ae96:	b954      	cbnz	r4, 800aeae <__assert_func+0x26>
 800ae98:	4b07      	ldr	r3, [pc, #28]	@ (800aeb8 <__assert_func+0x30>)
 800ae9a:	461c      	mov	r4, r3
 800ae9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aea0:	9100      	str	r1, [sp, #0]
 800aea2:	462b      	mov	r3, r5
 800aea4:	4905      	ldr	r1, [pc, #20]	@ (800aebc <__assert_func+0x34>)
 800aea6:	f000 f841 	bl	800af2c <fiprintf>
 800aeaa:	f000 f8d5 	bl	800b058 <abort>
 800aeae:	4b04      	ldr	r3, [pc, #16]	@ (800aec0 <__assert_func+0x38>)
 800aeb0:	e7f4      	b.n	800ae9c <__assert_func+0x14>
 800aeb2:	bf00      	nop
 800aeb4:	2000001c 	.word	0x2000001c
 800aeb8:	0800b4ae 	.word	0x0800b4ae
 800aebc:	0800b480 	.word	0x0800b480
 800aec0:	0800b473 	.word	0x0800b473

0800aec4 <_calloc_r>:
 800aec4:	b570      	push	{r4, r5, r6, lr}
 800aec6:	fba1 5402 	umull	r5, r4, r1, r2
 800aeca:	b93c      	cbnz	r4, 800aedc <_calloc_r+0x18>
 800aecc:	4629      	mov	r1, r5
 800aece:	f7ff f93b 	bl	800a148 <_malloc_r>
 800aed2:	4606      	mov	r6, r0
 800aed4:	b928      	cbnz	r0, 800aee2 <_calloc_r+0x1e>
 800aed6:	2600      	movs	r6, #0
 800aed8:	4630      	mov	r0, r6
 800aeda:	bd70      	pop	{r4, r5, r6, pc}
 800aedc:	220c      	movs	r2, #12
 800aede:	6002      	str	r2, [r0, #0]
 800aee0:	e7f9      	b.n	800aed6 <_calloc_r+0x12>
 800aee2:	462a      	mov	r2, r5
 800aee4:	4621      	mov	r1, r4
 800aee6:	f7fe f9de 	bl	80092a6 <memset>
 800aeea:	e7f5      	b.n	800aed8 <_calloc_r+0x14>

0800aeec <__ascii_mbtowc>:
 800aeec:	b082      	sub	sp, #8
 800aeee:	b901      	cbnz	r1, 800aef2 <__ascii_mbtowc+0x6>
 800aef0:	a901      	add	r1, sp, #4
 800aef2:	b142      	cbz	r2, 800af06 <__ascii_mbtowc+0x1a>
 800aef4:	b14b      	cbz	r3, 800af0a <__ascii_mbtowc+0x1e>
 800aef6:	7813      	ldrb	r3, [r2, #0]
 800aef8:	600b      	str	r3, [r1, #0]
 800aefa:	7812      	ldrb	r2, [r2, #0]
 800aefc:	1e10      	subs	r0, r2, #0
 800aefe:	bf18      	it	ne
 800af00:	2001      	movne	r0, #1
 800af02:	b002      	add	sp, #8
 800af04:	4770      	bx	lr
 800af06:	4610      	mov	r0, r2
 800af08:	e7fb      	b.n	800af02 <__ascii_mbtowc+0x16>
 800af0a:	f06f 0001 	mvn.w	r0, #1
 800af0e:	e7f8      	b.n	800af02 <__ascii_mbtowc+0x16>

0800af10 <__ascii_wctomb>:
 800af10:	4603      	mov	r3, r0
 800af12:	4608      	mov	r0, r1
 800af14:	b141      	cbz	r1, 800af28 <__ascii_wctomb+0x18>
 800af16:	2aff      	cmp	r2, #255	@ 0xff
 800af18:	d904      	bls.n	800af24 <__ascii_wctomb+0x14>
 800af1a:	228a      	movs	r2, #138	@ 0x8a
 800af1c:	601a      	str	r2, [r3, #0]
 800af1e:	f04f 30ff 	mov.w	r0, #4294967295
 800af22:	4770      	bx	lr
 800af24:	700a      	strb	r2, [r1, #0]
 800af26:	2001      	movs	r0, #1
 800af28:	4770      	bx	lr
	...

0800af2c <fiprintf>:
 800af2c:	b40e      	push	{r1, r2, r3}
 800af2e:	b503      	push	{r0, r1, lr}
 800af30:	4601      	mov	r1, r0
 800af32:	ab03      	add	r3, sp, #12
 800af34:	4805      	ldr	r0, [pc, #20]	@ (800af4c <fiprintf+0x20>)
 800af36:	f853 2b04 	ldr.w	r2, [r3], #4
 800af3a:	6800      	ldr	r0, [r0, #0]
 800af3c:	9301      	str	r3, [sp, #4]
 800af3e:	f7ff fd3b 	bl	800a9b8 <_vfiprintf_r>
 800af42:	b002      	add	sp, #8
 800af44:	f85d eb04 	ldr.w	lr, [sp], #4
 800af48:	b003      	add	sp, #12
 800af4a:	4770      	bx	lr
 800af4c:	2000001c 	.word	0x2000001c

0800af50 <__swhatbuf_r>:
 800af50:	b570      	push	{r4, r5, r6, lr}
 800af52:	460c      	mov	r4, r1
 800af54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af58:	2900      	cmp	r1, #0
 800af5a:	b096      	sub	sp, #88	@ 0x58
 800af5c:	4615      	mov	r5, r2
 800af5e:	461e      	mov	r6, r3
 800af60:	da0d      	bge.n	800af7e <__swhatbuf_r+0x2e>
 800af62:	89a3      	ldrh	r3, [r4, #12]
 800af64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800af68:	f04f 0100 	mov.w	r1, #0
 800af6c:	bf14      	ite	ne
 800af6e:	2340      	movne	r3, #64	@ 0x40
 800af70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800af74:	2000      	movs	r0, #0
 800af76:	6031      	str	r1, [r6, #0]
 800af78:	602b      	str	r3, [r5, #0]
 800af7a:	b016      	add	sp, #88	@ 0x58
 800af7c:	bd70      	pop	{r4, r5, r6, pc}
 800af7e:	466a      	mov	r2, sp
 800af80:	f000 f848 	bl	800b014 <_fstat_r>
 800af84:	2800      	cmp	r0, #0
 800af86:	dbec      	blt.n	800af62 <__swhatbuf_r+0x12>
 800af88:	9901      	ldr	r1, [sp, #4]
 800af8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800af8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800af92:	4259      	negs	r1, r3
 800af94:	4159      	adcs	r1, r3
 800af96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800af9a:	e7eb      	b.n	800af74 <__swhatbuf_r+0x24>

0800af9c <__smakebuf_r>:
 800af9c:	898b      	ldrh	r3, [r1, #12]
 800af9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afa0:	079d      	lsls	r5, r3, #30
 800afa2:	4606      	mov	r6, r0
 800afa4:	460c      	mov	r4, r1
 800afa6:	d507      	bpl.n	800afb8 <__smakebuf_r+0x1c>
 800afa8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800afac:	6023      	str	r3, [r4, #0]
 800afae:	6123      	str	r3, [r4, #16]
 800afb0:	2301      	movs	r3, #1
 800afb2:	6163      	str	r3, [r4, #20]
 800afb4:	b003      	add	sp, #12
 800afb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afb8:	ab01      	add	r3, sp, #4
 800afba:	466a      	mov	r2, sp
 800afbc:	f7ff ffc8 	bl	800af50 <__swhatbuf_r>
 800afc0:	9f00      	ldr	r7, [sp, #0]
 800afc2:	4605      	mov	r5, r0
 800afc4:	4639      	mov	r1, r7
 800afc6:	4630      	mov	r0, r6
 800afc8:	f7ff f8be 	bl	800a148 <_malloc_r>
 800afcc:	b948      	cbnz	r0, 800afe2 <__smakebuf_r+0x46>
 800afce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afd2:	059a      	lsls	r2, r3, #22
 800afd4:	d4ee      	bmi.n	800afb4 <__smakebuf_r+0x18>
 800afd6:	f023 0303 	bic.w	r3, r3, #3
 800afda:	f043 0302 	orr.w	r3, r3, #2
 800afde:	81a3      	strh	r3, [r4, #12]
 800afe0:	e7e2      	b.n	800afa8 <__smakebuf_r+0xc>
 800afe2:	89a3      	ldrh	r3, [r4, #12]
 800afe4:	6020      	str	r0, [r4, #0]
 800afe6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800afea:	81a3      	strh	r3, [r4, #12]
 800afec:	9b01      	ldr	r3, [sp, #4]
 800afee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800aff2:	b15b      	cbz	r3, 800b00c <__smakebuf_r+0x70>
 800aff4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800aff8:	4630      	mov	r0, r6
 800affa:	f000 f81d 	bl	800b038 <_isatty_r>
 800affe:	b128      	cbz	r0, 800b00c <__smakebuf_r+0x70>
 800b000:	89a3      	ldrh	r3, [r4, #12]
 800b002:	f023 0303 	bic.w	r3, r3, #3
 800b006:	f043 0301 	orr.w	r3, r3, #1
 800b00a:	81a3      	strh	r3, [r4, #12]
 800b00c:	89a3      	ldrh	r3, [r4, #12]
 800b00e:	431d      	orrs	r5, r3
 800b010:	81a5      	strh	r5, [r4, #12]
 800b012:	e7cf      	b.n	800afb4 <__smakebuf_r+0x18>

0800b014 <_fstat_r>:
 800b014:	b538      	push	{r3, r4, r5, lr}
 800b016:	4d07      	ldr	r5, [pc, #28]	@ (800b034 <_fstat_r+0x20>)
 800b018:	2300      	movs	r3, #0
 800b01a:	4604      	mov	r4, r0
 800b01c:	4608      	mov	r0, r1
 800b01e:	4611      	mov	r1, r2
 800b020:	602b      	str	r3, [r5, #0]
 800b022:	f7f7 f825 	bl	8002070 <_fstat>
 800b026:	1c43      	adds	r3, r0, #1
 800b028:	d102      	bne.n	800b030 <_fstat_r+0x1c>
 800b02a:	682b      	ldr	r3, [r5, #0]
 800b02c:	b103      	cbz	r3, 800b030 <_fstat_r+0x1c>
 800b02e:	6023      	str	r3, [r4, #0]
 800b030:	bd38      	pop	{r3, r4, r5, pc}
 800b032:	bf00      	nop
 800b034:	20001e7c 	.word	0x20001e7c

0800b038 <_isatty_r>:
 800b038:	b538      	push	{r3, r4, r5, lr}
 800b03a:	4d06      	ldr	r5, [pc, #24]	@ (800b054 <_isatty_r+0x1c>)
 800b03c:	2300      	movs	r3, #0
 800b03e:	4604      	mov	r4, r0
 800b040:	4608      	mov	r0, r1
 800b042:	602b      	str	r3, [r5, #0]
 800b044:	f7f7 f824 	bl	8002090 <_isatty>
 800b048:	1c43      	adds	r3, r0, #1
 800b04a:	d102      	bne.n	800b052 <_isatty_r+0x1a>
 800b04c:	682b      	ldr	r3, [r5, #0]
 800b04e:	b103      	cbz	r3, 800b052 <_isatty_r+0x1a>
 800b050:	6023      	str	r3, [r4, #0]
 800b052:	bd38      	pop	{r3, r4, r5, pc}
 800b054:	20001e7c 	.word	0x20001e7c

0800b058 <abort>:
 800b058:	b508      	push	{r3, lr}
 800b05a:	2006      	movs	r0, #6
 800b05c:	f000 f82c 	bl	800b0b8 <raise>
 800b060:	2001      	movs	r0, #1
 800b062:	f7f6 ffb5 	bl	8001fd0 <_exit>

0800b066 <_raise_r>:
 800b066:	291f      	cmp	r1, #31
 800b068:	b538      	push	{r3, r4, r5, lr}
 800b06a:	4605      	mov	r5, r0
 800b06c:	460c      	mov	r4, r1
 800b06e:	d904      	bls.n	800b07a <_raise_r+0x14>
 800b070:	2316      	movs	r3, #22
 800b072:	6003      	str	r3, [r0, #0]
 800b074:	f04f 30ff 	mov.w	r0, #4294967295
 800b078:	bd38      	pop	{r3, r4, r5, pc}
 800b07a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b07c:	b112      	cbz	r2, 800b084 <_raise_r+0x1e>
 800b07e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b082:	b94b      	cbnz	r3, 800b098 <_raise_r+0x32>
 800b084:	4628      	mov	r0, r5
 800b086:	f000 f831 	bl	800b0ec <_getpid_r>
 800b08a:	4622      	mov	r2, r4
 800b08c:	4601      	mov	r1, r0
 800b08e:	4628      	mov	r0, r5
 800b090:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b094:	f000 b818 	b.w	800b0c8 <_kill_r>
 800b098:	2b01      	cmp	r3, #1
 800b09a:	d00a      	beq.n	800b0b2 <_raise_r+0x4c>
 800b09c:	1c59      	adds	r1, r3, #1
 800b09e:	d103      	bne.n	800b0a8 <_raise_r+0x42>
 800b0a0:	2316      	movs	r3, #22
 800b0a2:	6003      	str	r3, [r0, #0]
 800b0a4:	2001      	movs	r0, #1
 800b0a6:	e7e7      	b.n	800b078 <_raise_r+0x12>
 800b0a8:	2100      	movs	r1, #0
 800b0aa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	4798      	blx	r3
 800b0b2:	2000      	movs	r0, #0
 800b0b4:	e7e0      	b.n	800b078 <_raise_r+0x12>
	...

0800b0b8 <raise>:
 800b0b8:	4b02      	ldr	r3, [pc, #8]	@ (800b0c4 <raise+0xc>)
 800b0ba:	4601      	mov	r1, r0
 800b0bc:	6818      	ldr	r0, [r3, #0]
 800b0be:	f7ff bfd2 	b.w	800b066 <_raise_r>
 800b0c2:	bf00      	nop
 800b0c4:	2000001c 	.word	0x2000001c

0800b0c8 <_kill_r>:
 800b0c8:	b538      	push	{r3, r4, r5, lr}
 800b0ca:	4d07      	ldr	r5, [pc, #28]	@ (800b0e8 <_kill_r+0x20>)
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	4604      	mov	r4, r0
 800b0d0:	4608      	mov	r0, r1
 800b0d2:	4611      	mov	r1, r2
 800b0d4:	602b      	str	r3, [r5, #0]
 800b0d6:	f7f6 ff6b 	bl	8001fb0 <_kill>
 800b0da:	1c43      	adds	r3, r0, #1
 800b0dc:	d102      	bne.n	800b0e4 <_kill_r+0x1c>
 800b0de:	682b      	ldr	r3, [r5, #0]
 800b0e0:	b103      	cbz	r3, 800b0e4 <_kill_r+0x1c>
 800b0e2:	6023      	str	r3, [r4, #0]
 800b0e4:	bd38      	pop	{r3, r4, r5, pc}
 800b0e6:	bf00      	nop
 800b0e8:	20001e7c 	.word	0x20001e7c

0800b0ec <_getpid_r>:
 800b0ec:	f7f6 bf58 	b.w	8001fa0 <_getpid>

0800b0f0 <_init>:
 800b0f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0f2:	bf00      	nop
 800b0f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0f6:	bc08      	pop	{r3}
 800b0f8:	469e      	mov	lr, r3
 800b0fa:	4770      	bx	lr

0800b0fc <_fini>:
 800b0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0fe:	bf00      	nop
 800b100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b102:	bc08      	pop	{r3}
 800b104:	469e      	mov	lr, r3
 800b106:	4770      	bx	lr
