Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Jun 13 01:00:52 2023
| Host         : davide-N552VW running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.081        0.000                      0                60231        0.024        0.000                      0                60231       23.750        0.000                       0                 22161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.081        0.000                      0                59783        0.024        0.000                      0                59783       23.750        0.000                       0                 22161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              45.098        0.000                      0                  448        0.509        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.081ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[201]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.180ns  (logic 16.139ns (43.408%)  route 21.041ns (56.592%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 52.781 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         5.309    35.506    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.150    35.656 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15/O
                         net (fo=2, routed)           0.490    36.146    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15_n_928
    SLICE_X94Y62         LUT4 (Prop_lut4_I3_O)        0.328    36.474 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19/O
                         net (fo=1, routed)           0.000    36.474    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19_n_928
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.007 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.007    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4_n_928
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.124 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.124    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4_n_928
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.447 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_5/O[1]
                         net (fo=4, routed)           0.655    38.102    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[198]
    SLICE_X98Y64         LUT2 (Prop_lut2_I0_O)        0.306    38.408 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[200]_i_8/O
                         net (fo=1, routed)           0.000    38.408    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[200]_i_8_n_928
    SLICE_X98Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.941 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.941    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_2_n_928
    SLICE_X98Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.160 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[201]_i_3/O[0]
                         net (fo=1, routed)           0.816    39.976    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[201]_i_3_n_935
    SLICE_X100Y65        LUT3 (Prop_lut3_I0_O)        0.321    40.297 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[201]_i_2/O
                         net (fo=1, routed)           0.000    40.297    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[201]
    SLICE_X100Y65        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.602    52.781    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y65        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[201]/C
                         clock pessimism              0.229    53.010    
                         clock uncertainty           -0.751    52.259    
    SLICE_X100Y65        FDRE (Setup_fdre_C_D)        0.118    52.377    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[201]
  -------------------------------------------------------------------
                         required time                         52.377    
                         arrival time                         -40.297    
  -------------------------------------------------------------------
                         slack                                 12.081    

Slack (MET) :             12.105ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.119ns  (logic 15.945ns (42.956%)  route 21.174ns (57.044%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 52.781 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         5.309    35.506    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.150    35.656 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15/O
                         net (fo=2, routed)           0.490    36.146    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15_n_928
    SLICE_X94Y62         LUT4 (Prop_lut4_I3_O)        0.328    36.474 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19/O
                         net (fo=1, routed)           0.000    36.474    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19_n_928
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.007 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.007    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4_n_928
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.124 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.124    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4_n_928
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.447 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_5/O[1]
                         net (fo=4, routed)           0.655    38.102    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[198]
    SLICE_X98Y64         LUT2 (Prop_lut2_I0_O)        0.306    38.408 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[200]_i_8/O
                         net (fo=1, routed)           0.000    38.408    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[200]_i_8_n_928
    SLICE_X98Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    38.986 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_2/O[2]
                         net (fo=1, routed)           0.949    39.935    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_2_n_933
    SLICE_X100Y65        LUT3 (Prop_lut3_I0_O)        0.301    40.236 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[199]_i_1/O
                         net (fo=1, routed)           0.000    40.236    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[199]
    SLICE_X100Y65        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.602    52.781    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y65        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[199]/C
                         clock pessimism              0.229    53.010    
                         clock uncertainty           -0.751    52.259    
    SLICE_X100Y65        FDRE (Setup_fdre_C_D)        0.081    52.340    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[199]
  -------------------------------------------------------------------
                         required time                         52.340    
                         arrival time                         -40.236    
  -------------------------------------------------------------------
                         slack                                 12.105    

Slack (MET) :             12.195ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.066ns  (logic 16.042ns (43.279%)  route 21.024ns (56.721%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 52.781 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         5.309    35.506    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.150    35.656 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15/O
                         net (fo=2, routed)           0.490    36.146    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15_n_928
    SLICE_X94Y62         LUT4 (Prop_lut4_I3_O)        0.328    36.474 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19/O
                         net (fo=1, routed)           0.000    36.474    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19_n_928
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.007 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.007    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4_n_928
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.124 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.124    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4_n_928
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.447 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_5/O[1]
                         net (fo=4, routed)           0.655    38.102    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[198]
    SLICE_X98Y64         LUT2 (Prop_lut2_I0_O)        0.306    38.408 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[200]_i_8/O
                         net (fo=1, routed)           0.000    38.408    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[200]_i_8_n_928
    SLICE_X98Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    39.051 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_2/O[3]
                         net (fo=1, routed)           0.799    39.850    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_2_n_932
    SLICE_X100Y65        LUT3 (Prop_lut3_I0_O)        0.333    40.183 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[200]_i_1/O
                         net (fo=1, routed)           0.000    40.183    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[200]
    SLICE_X100Y65        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.602    52.781    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y65        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]/C
                         clock pessimism              0.229    53.010    
                         clock uncertainty           -0.751    52.259    
    SLICE_X100Y65        FDRE (Setup_fdre_C_D)        0.118    52.377    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]
  -------------------------------------------------------------------
                         required time                         52.377    
                         arrival time                         -40.183    
  -------------------------------------------------------------------
                         slack                                 12.195    

Slack (MET) :             12.201ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[197]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        37.061ns  (logic 16.048ns (43.302%)  route 21.013ns (56.698%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 52.782 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         5.309    35.506    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.150    35.656 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15/O
                         net (fo=2, routed)           0.490    36.146    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15_n_928
    SLICE_X94Y62         LUT4 (Prop_lut4_I3_O)        0.328    36.474 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19/O
                         net (fo=1, routed)           0.000    36.474    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19_n_928
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.007 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.007    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4_n_928
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.330 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4/O[1]
                         net (fo=4, routed)           0.511    37.841    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[194]
    SLICE_X99Y63         LUT2 (Prop_lut2_I0_O)        0.306    38.147 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_11/O
                         net (fo=1, routed)           0.000    38.147    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_11_n_928
    SLICE_X99Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.697 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.697    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_3_n_928
    SLICE_X99Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.919 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_3/O[0]
                         net (fo=1, routed)           0.932    39.850    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_3_n_935
    SLICE_X100Y63        LUT3 (Prop_lut3_I2_O)        0.327    40.177 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[197]_i_1/O
                         net (fo=1, routed)           0.000    40.177    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[197]
    SLICE_X100Y63        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[197]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.603    52.782    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y63        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[197]/C
                         clock pessimism              0.229    53.011    
                         clock uncertainty           -0.751    52.260    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.118    52.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[197]
  -------------------------------------------------------------------
                         required time                         52.378    
                         arrival time                         -40.177    
  -------------------------------------------------------------------
                         slack                                 12.201    

Slack (MET) :             12.287ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.933ns  (logic 16.111ns (43.622%)  route 20.822ns (56.378%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 52.781 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         5.309    35.506    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.150    35.656 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15/O
                         net (fo=2, routed)           0.490    36.146    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15_n_928
    SLICE_X94Y62         LUT4 (Prop_lut4_I3_O)        0.328    36.474 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19/O
                         net (fo=1, routed)           0.000    36.474    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19_n_928
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.007 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.007    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4_n_928
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.330 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4/O[1]
                         net (fo=4, routed)           0.457    37.787    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[194]
    SLICE_X98Y63         LUT2 (Prop_lut2_I0_O)        0.306    38.093 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_7/O
                         net (fo=1, routed)           0.000    38.093    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_7_n_928
    SLICE_X98Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.626 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.626    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_2_n_928
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    38.949 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_2/O[1]
                         net (fo=1, routed)           0.795    39.744    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[200]_i_2_n_934
    SLICE_X100Y65        LUT3 (Prop_lut3_I0_O)        0.306    40.050 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[198]_i_1/O
                         net (fo=1, routed)           0.000    40.050    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[198]
    SLICE_X100Y65        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.602    52.781    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y65        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[198]/C
                         clock pessimism              0.229    53.010    
                         clock uncertainty           -0.751    52.259    
    SLICE_X100Y65        FDRE (Setup_fdre_C_D)        0.077    52.336    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[198]
  -------------------------------------------------------------------
                         required time                         52.336    
                         arrival time                         -40.050    
  -------------------------------------------------------------------
                         slack                                 12.287    

Slack (MET) :             12.429ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[192]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.834ns  (logic 16.130ns (43.791%)  route 20.704ns (56.209%))
  Logic Levels:           24  (CARRY4=14 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 52.783 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         4.981    35.177    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y60         LUT3 (Prop_lut3_I2_O)        0.150    35.327 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[184]_i_15/O
                         net (fo=2, routed)           0.490    35.817    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[184]_i_15_n_928
    SLICE_X94Y60         LUT4 (Prop_lut4_I3_O)        0.328    36.145 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[184]_i_19/O
                         net (fo=1, routed)           0.000    36.145    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[184]_i_19_n_928
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.678 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[184]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.678    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[184]_i_4_n_928
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.001 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[188]_i_4/O[1]
                         net (fo=4, routed)           0.457    37.458    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[186]
    SLICE_X98Y61         LUT2 (Prop_lut2_I0_O)        0.306    37.764 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[188]_i_7/O
                         net (fo=1, routed)           0.000    37.764    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[188]_i_7_n_928
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.297 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[188]_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.297    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[188]_i_2_n_928
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    38.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[192]_i_2/O[3]
                         net (fo=1, routed)           1.005    39.617    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[192]_i_2_n_932
    SLICE_X100Y62        LUT3 (Prop_lut3_I0_O)        0.333    39.950 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[192]_i_1/O
                         net (fo=1, routed)           0.000    39.950    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[192]
    SLICE_X100Y62        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.604    52.783    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y62        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[192]/C
                         clock pessimism              0.229    53.012    
                         clock uncertainty           -0.751    52.261    
    SLICE_X100Y62        FDRE (Setup_fdre_C_D)        0.118    52.379    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[192]
  -------------------------------------------------------------------
                         required time                         52.379    
                         arrival time                         -39.950    
  -------------------------------------------------------------------
                         slack                                 12.429    

Slack (MET) :             12.444ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/i_2_fu_44_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.747ns  (logic 15.933ns (43.359%)  route 20.814ns (56.641%))
  Logic Levels:           40  (CARRY4=29 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 52.751 - 50.000 ) 
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.720     3.014    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/ap_clk
    SLICE_X65Y30         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/i_2_fu_44_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.456     3.470 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/i_2_fu_44_reg[1]_rep/Q
                         net (fo=112, routed)         3.922     7.392    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112/dout__30
    SLICE_X92Y65         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_VITIS_LOOP_70_1_fu_112/mux_32_100_1_1_U24/dout_i_22/O
                         net (fo=45, routed)          5.562    13.078    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/din0[80]
    DSP48_X2Y47          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    16.929 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/dout__11/PCOUT[47]
                         net (fo=1, routed)           0.002    16.931    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/dout__11_n_1034
    DSP48_X2Y48          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    18.644 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/dout__12/PCOUT[47]
                         net (fo=1, routed)           0.002    18.646    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/dout__12_n_1034
    DSP48_X2Y49          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.359 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/dout__13/PCOUT[47]
                         net (fo=1, routed)           0.056    20.415    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/dout__13_n_1034
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    21.933 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/dout__14/P[2]
                         net (fo=2, routed)           4.737    26.670    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/dout__14_n_1031
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.153    26.823 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40[95]_i_25/O
                         net (fo=2, routed)           0.422    27.246    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40[95]_i_25_n_928
    SLICE_X35Y45         LUT4 (Prop_lut4_I3_O)        0.327    27.573 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40[95]_i_28/O
                         net (fo=1, routed)           0.000    27.573    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40[95]_i_28_n_928
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.974 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[95]_i_16/CO[3]
                         net (fo=1, routed)           0.000    27.974    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[95]_i_16_n_928
    SLICE_X35Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.088 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[99]_i_29/CO[3]
                         net (fo=1, routed)           0.000    28.088    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[99]_i_29_n_928
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.202 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[99]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.202    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[99]_i_27_n_928
    SLICE_X35Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.316 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[99]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.316    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[99]_i_25_n_928
    SLICE_X35Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.430 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[111]_i_21/CO[3]
                         net (fo=1, routed)           0.001    28.430    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[111]_i_21_n_928
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.544 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[115]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.544    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[115]_i_21_n_928
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.658 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[119]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.658    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[119]_i_21_n_928
    SLICE_X35Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.772 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[123]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.772    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[123]_i_21_n_928
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.886 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[127]_i_22/CO[3]
                         net (fo=1, routed)           0.000    28.886    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[127]_i_22_n_928
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.000 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[131]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.000    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[131]_i_22_n_928
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.114 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[135]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.114    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[135]_i_22_n_928
    SLICE_X35Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.228 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[139]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.228    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[139]_i_22_n_928
    SLICE_X35Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.342 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[143]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.342    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[143]_i_22_n_928
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.456 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[147]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.456    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[147]_i_22_n_928
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.570 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[151]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.570    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[151]_i_22_n_928
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.684 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[155]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.684    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[155]_i_22_n_928
    SLICE_X35Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.841 f  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[199]_i_29/CO[1]
                         net (fo=98, routed)          3.073    32.915    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[199]_i_29_n_930
    SLICE_X27Y41         LUT3 (Prop_lut3_I0_O)        0.355    33.270 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40[159]_i_16/O
                         net (fo=2, routed)           0.645    33.915    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40[159]_i_16_n_928
    SLICE_X27Y42         LUT4 (Prop_lut4_I3_O)        0.332    34.247 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40[159]_i_20/O
                         net (fo=1, routed)           0.000    34.247    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40[159]_i_20_n_928
    SLICE_X27Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.779 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[159]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.779    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[159]_i_4_n_928
    SLICE_X27Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.893 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[163]_i_4/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[163]_i_4_n_928
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.007 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[167]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.007    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[167]_i_4_n_928
    SLICE_X27Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.121 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[171]_i_4/CO[3]
                         net (fo=1, routed)           0.000    35.121    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[171]_i_4_n_928
    SLICE_X27Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    35.455 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/mul_100s_100s_200_1_1_U25/p_Result_s_fu_40_reg[175]_i_4/O[1]
                         net (fo=4, routed)           1.290    36.745    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/dout__35[170]
    SLICE_X25Y41         LUT2 (Prop_lut2_I0_O)        0.303    37.048 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40[171]_i_10/O
                         net (fo=1, routed)           0.000    37.048    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40[171]_i_10_n_928
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.446 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[171]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.446    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[171]_i_3_n_928
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.560 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[175]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.560    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[175]_i_3_n_928
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.674 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[179]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.674    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[179]_i_3_n_928
    SLICE_X25Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.788 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[183]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.788    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[183]_i_3_n_928
    SLICE_X25Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.902 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[187]_i_3/CO[3]
                         net (fo=1, routed)           0.000    37.902    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[187]_i_3_n_928
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.016 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[191]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.016    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[191]_i_3_n_928
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.329 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[195]_i_3/O[3]
                         net (fo=1, routed)           1.101    39.430    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[195]_i_3_n_932
    SLICE_X28Y48         LUT3 (Prop_lut3_I2_O)        0.331    39.761 r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40[195]_i_1/O
                         net (fo=1, routed)           0.000    39.761    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Val2_s_fu_124_p2[195]
    SLICE_X28Y48         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.572    52.751    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/ap_clk
    SLICE_X28Y48         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[195]/C
                         clock pessimism              0.129    52.880    
                         clock uncertainty           -0.751    52.130    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)        0.075    52.205    design_1_i/runge_kutta_45_0/inst/grp_ode_fpga_fu_941/grp_vel_der_fu_208/grp_vel_der_Pipeline_sq_sum_loop_fu_131/p_Result_s_fu_40_reg[195]
  -------------------------------------------------------------------
                         required time                         52.205    
                         arrival time                         -39.761    
  -------------------------------------------------------------------
                         slack                                 12.444    

Slack (MET) :             12.499ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.763ns  (logic 15.928ns (43.326%)  route 20.835ns (56.674%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 52.782 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         5.309    35.506    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.150    35.656 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15/O
                         net (fo=2, routed)           0.490    36.146    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15_n_928
    SLICE_X94Y62         LUT4 (Prop_lut4_I3_O)        0.328    36.474 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19/O
                         net (fo=1, routed)           0.000    36.474    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19_n_928
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.007 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.007    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4_n_928
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.330 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4/O[1]
                         net (fo=4, routed)           0.457    37.787    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[194]
    SLICE_X98Y63         LUT2 (Prop_lut2_I0_O)        0.306    38.093 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_7/O
                         net (fo=1, routed)           0.000    38.093    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_7_n_928
    SLICE_X98Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    38.736 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_2/O[3]
                         net (fo=1, routed)           0.808    39.544    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_2_n_932
    SLICE_X100Y63        LUT3 (Prop_lut3_I0_O)        0.336    39.880 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_1/O
                         net (fo=1, routed)           0.000    39.880    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[196]
    SLICE_X100Y63        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.603    52.782    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y63        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]/C
                         clock pessimism              0.229    53.011    
                         clock uncertainty           -0.751    52.260    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.118    52.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]
  -------------------------------------------------------------------
                         required time                         52.378    
                         arrival time                         -39.880    
  -------------------------------------------------------------------
                         slack                                 12.499    

Slack (MET) :             12.531ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[193]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.731ns  (logic 16.163ns (44.004%)  route 20.568ns (55.996%))
  Logic Levels:           25  (CARRY4=15 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 52.782 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         4.981    35.177    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y60         LUT3 (Prop_lut3_I2_O)        0.150    35.327 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[184]_i_15/O
                         net (fo=2, routed)           0.490    35.817    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[184]_i_15_n_928
    SLICE_X94Y60         LUT4 (Prop_lut4_I3_O)        0.328    36.145 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[184]_i_19/O
                         net (fo=1, routed)           0.000    36.145    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[184]_i_19_n_928
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.678 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[184]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.678    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[184]_i_4_n_928
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.795 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[188]_i_4/CO[3]
                         net (fo=1, routed)           0.000    36.795    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[188]_i_4_n_928
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.118 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4/O[1]
                         net (fo=4, routed)           0.511    37.629    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[190]
    SLICE_X99Y62         LUT2 (Prop_lut2_I0_O)        0.306    37.935 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[192]_i_11/O
                         net (fo=1, routed)           0.000    37.935    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[192]_i_11_n_928
    SLICE_X99Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.485 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[192]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.485    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[192]_i_3_n_928
    SLICE_X99Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    38.707 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_3/O[0]
                         net (fo=1, routed)           0.816    39.523    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_3_n_935
    SLICE_X100Y63        LUT3 (Prop_lut3_I2_O)        0.325    39.848 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[193]_i_1/O
                         net (fo=1, routed)           0.000    39.848    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[193]
    SLICE_X100Y63        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.603    52.782    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y63        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[193]/C
                         clock pessimism              0.229    53.011    
                         clock uncertainty           -0.751    52.260    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.118    52.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[193]
  -------------------------------------------------------------------
                         required time                         52.378    
                         arrival time                         -39.848    
  -------------------------------------------------------------------
                         slack                                 12.531    

Slack (MET) :             12.573ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        36.650ns  (logic 15.828ns (43.187%)  route 20.822ns (56.813%))
  Logic Levels:           23  (CARRY4=13 DSP48E1=4 LUT2=1 LUT3=3 LUT4=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 52.782 - 50.000 ) 
    Source Clock Delay      (SCD):    3.116ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.822     3.116    design_1_i/runge_kutta_45_0/inst/e_V_U/ap_clk
    RAMB36_X4Y18         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     5.570 r  design_1_i/runge_kutta_45_0/inst/e_V_U/ram_reg_0/DOBDO[21]
                         net (fo=12, routed)          9.072    14.643    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/q0[21]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[4]_PCOUT[47])
                                                      3.851    18.494 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.496    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__19_n_1034
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.209 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.211    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__20_n_1034
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.924 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    21.926    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__21_n_1034
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[9])
                                                      1.518    23.444 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22/P[9]
                         net (fo=2, routed)           4.203    27.647    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/dout__22_n_1024
    SLICE_X86Y15         LUT3 (Prop_lut3_I0_O)        0.146    27.793 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18/O
                         net (fo=2, routed)           0.490    28.283    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_18_n_928
    SLICE_X86Y15         LUT4 (Prop_lut4_I3_O)        0.328    28.611 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22/O
                         net (fo=1, routed)           0.000    28.611    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[87]_i_22_n_928
    SLICE_X86Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.144 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.144    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[87]_i_15_n_928
    SLICE_X86Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.261 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.261    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[91]_i_15_n_928
    SLICE_X86Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.378 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.378    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[95]_i_15_n_928
    SLICE_X86Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.495 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.495    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[99]_i_15_n_928
    SLICE_X86Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.612 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14/CO[3]
                         net (fo=1, routed)           0.000    29.612    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_14_n_928
    SLICE_X86Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.729 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.729    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[100]_i_12_n_928
    SLICE_X86Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.846 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.846    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[108]_i_22_n_928
    SLICE_X86Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.963 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.963    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[112]_i_22_n_928
    SLICE_X86Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.080 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.080    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[116]_i_22_n_928
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.197 f  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22/CO[3]
                         net (fo=166, routed)         5.309    35.506    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[200]_i_22_n_928
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.150    35.656 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15/O
                         net (fo=2, routed)           0.490    36.146    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_15_n_928
    SLICE_X94Y62         LUT4 (Prop_lut4_I3_O)        0.328    36.474 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19/O
                         net (fo=1, routed)           0.000    36.474    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34[192]_i_19_n_928
    SLICE_X94Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    37.007 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4/CO[3]
                         net (fo=1, routed)           0.000    37.007    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[192]_i_4_n_928
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.330 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/mul_100s_100s_200_1_1_U76/p_Result_s_fu_34_reg[196]_i_4/O[1]
                         net (fo=4, routed)           0.457    37.787    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/dout__35[194]
    SLICE_X98Y63         LUT2 (Prop_lut2_I0_O)        0.306    38.093 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_7/O
                         net (fo=1, routed)           0.000    38.093    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[196]_i_7_n_928
    SLICE_X98Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    38.671 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_2/O[2]
                         net (fo=1, routed)           0.794    39.465    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[196]_i_2_n_933
    SLICE_X100Y63        LUT3 (Prop_lut3_I0_O)        0.301    39.766 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34[195]_i_1/O
                         net (fo=1, routed)           0.000    39.766    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Val2_s_fu_114_p2[195]
    SLICE_X100Y63        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.603    52.782    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/ap_clk
    SLICE_X100Y63        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[195]/C
                         clock pessimism              0.229    53.011    
                         clock uncertainty           -0.751    52.260    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.079    52.339    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_1103/p_Result_s_fu_34_reg[195]
  -------------------------------------------------------------------
                         required time                         52.339    
                         arrival time                         -39.766    
  -------------------------------------------------------------------
                         slack                                 12.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/tmp_addr_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.627%)  route 0.213ns (53.373%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.546     0.882    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/ap_clk
    SLICE_X47Y72         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/tmp_addr_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/tmp_addr_reg[37]/Q
                         net (fo=2, routed)           0.213     1.236    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[95]_0[31]
    SLICE_X50Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.281 r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/data_p1[37]_i_1__1/O
                         net (fo=1, routed)           0.000     1.281    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/data_p1[37]_i_1__1_n_928
    SLICE_X50Y73         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.805     1.171    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X50Y73         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[37]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y73         FDRE (Hold_fdre_C_D)         0.121     1.257    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.206     1.241    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X38Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.217    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.558     0.894    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X39Y34         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y34         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/Q
                         net (fo=5, routed)           0.206     1.241    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A0
    SLICE_X38Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X38Y34         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y34         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.217    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/tmp_addr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.807%)  route 0.179ns (52.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.551     0.887    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_clk
    SLICE_X42Y66         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[8]/Q
                         net (fo=1, routed)           0.179     1.230    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/fifo_rreq_n_983
    SLICE_X50Y65         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/tmp_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.814     1.180    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/ap_clk
    SLICE_X50Y65         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/tmp_addr_reg[14]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.059     1.204    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/tmp_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.562     0.897    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y10         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[11]/Q
                         net (fo=1, routed)           0.106     1.145    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[11]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.872     1.238    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.280     0.958    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155     1.113    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.599     0.935    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X91Y68         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y68         FDRE (Prop_fdre_C_Q)         0.141     1.076 r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[7]/Q
                         net (fo=1, routed)           0.107     1.182    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[7]
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.911     1.277    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X4Y13         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.284     0.993    
    RAMB36_X4Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.155     1.148    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIBDI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.583     0.919    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X55Y1          FDRE                                         r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[128]/Q
                         net (fo=1, routed)           0.107     1.166    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[128]
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIBDI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X3Y0          RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.282     0.977    
    RAMB36_X3Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[24])
                                                      0.155     1.132    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.132    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/trunc_ln_reg_772_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.466%)  route 0.298ns (61.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.559     0.895    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/ap_clk
    SLICE_X52Y48         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/trunc_ln_reg_772_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_last_copy_y_fu_1133/trunc_ln_reg_772_reg[23]/Q
                         net (fo=1, routed)           0.182     1.218    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[57]_5[23]
    SLICE_X46Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.263 r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4_i_1__0/O
                         net (fo=1, routed)           0.115     1.378    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/X_BUS_AWADDR[23]
    SLICE_X46Y46         SRL16E                                       r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.829     1.195    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X46Y46         SRL16E                                       r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y46         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.343    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[3][23]_srl4
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.558     0.894    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/out
    SLICE_X33Y55         FDRE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y55         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_mask_q_reg[4]/Q
                         net (fo=1, routed)           0.056     1.090    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/DIA0
    SLICE_X32Y55         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.825     1.191    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/WCLK
    SLICE_X32Y55         RAMD32                                       r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y55         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.054    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.335%)  route 0.178ns (54.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.556     0.891    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X50Y39         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/dout_reg[15]/Q
                         net (fo=1, routed)           0.178     1.218    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/fifo_wreq_n_1004
    SLICE_X47Y39         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.827     1.193    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/ap_clk
    SLICE_X47Y39         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_addr_reg[21]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X47Y39         FDRE (Hold_fdre_C_D)         0.023     1.181    design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/store_unit/tmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y13  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y13  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X4Y30  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X4Y30  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y25  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y25  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y24  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X2Y24  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y25  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X3Y25  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_2/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         25.000      23.750     SLICE_X42Y29  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       45.098ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.509ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.098ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.580ns (15.191%)  route 3.238ns (84.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 52.752 - 50.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.662     2.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     3.412 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.977     4.389    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.513 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.261     6.774    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y34         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.573    52.752    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.230    52.982    
                         clock uncertainty           -0.751    52.231    
    SLICE_X21Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    51.872    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         51.872    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 45.098    

Slack (MET) :             45.098ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.818ns  (logic 0.580ns (15.191%)  route 3.238ns (84.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 52.752 - 50.000 ) 
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.662     2.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.456     3.412 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.977     4.389    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I1_O)        0.124     4.513 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.261     6.774    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y34         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.573    52.752    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X21Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230    52.982    
                         clock uncertainty           -0.751    52.231    
    SLICE_X21Y34         FDPE (Recov_fdpe_C_PRE)     -0.359    51.872    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         51.872    
                         arrival time                          -6.774    
  -------------------------------------------------------------------
                         slack                                 45.098    

Slack (MET) :             45.277ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.773ns (21.524%)  route 2.818ns (78.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 52.746 - 50.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.658     2.952    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDPE (Prop_fdpe_C_Q)         0.478     3.430 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.052     4.482    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.295     4.777 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.767     6.543    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X21Y28         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.567    52.746    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y28         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    52.976    
                         clock uncertainty           -0.751    52.225    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.405    51.820    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         51.820    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 45.277    

Slack (MET) :             45.277ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.773ns (21.524%)  route 2.818ns (78.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 52.746 - 50.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.658     2.952    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDPE (Prop_fdpe_C_Q)         0.478     3.430 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.052     4.482    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.295     4.777 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.767     6.543    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X21Y28         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.567    52.746    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y28         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    52.976    
                         clock uncertainty           -0.751    52.225    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.405    51.820    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         51.820    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 45.277    

Slack (MET) :             45.277ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.773ns (21.524%)  route 2.818ns (78.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 52.746 - 50.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.658     2.952    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDPE (Prop_fdpe_C_Q)         0.478     3.430 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.052     4.482    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.295     4.777 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.767     6.543    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X21Y28         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.567    52.746    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y28         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    52.976    
                         clock uncertainty           -0.751    52.225    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.405    51.820    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         51.820    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 45.277    

Slack (MET) :             45.277ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.773ns (21.524%)  route 2.818ns (78.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 52.746 - 50.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.658     2.952    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDPE (Prop_fdpe_C_Q)         0.478     3.430 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.052     4.482    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.295     4.777 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.767     6.543    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X21Y28         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.567    52.746    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y28         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    52.976    
                         clock uncertainty           -0.751    52.225    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.405    51.820    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         51.820    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 45.277    

Slack (MET) :             45.323ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.773ns (21.524%)  route 2.818ns (78.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 52.746 - 50.000 ) 
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.658     2.952    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDPE (Prop_fdpe_C_Q)         0.478     3.430 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.052     4.482    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X28Y31         LUT3 (Prop_lut3_I2_O)        0.295     4.777 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.767     6.543    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X21Y28         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.567    52.746    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X21Y28         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    52.976    
                         clock uncertainty           -0.751    52.225    
    SLICE_X21Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    51.866    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         51.866    
                         arrival time                          -6.543    
  -------------------------------------------------------------------
                         slack                                 45.323    

Slack (MET) :             45.326ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.773ns (22.399%)  route 2.678ns (77.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 52.745 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.180     4.700    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.295     4.995 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.498     6.493    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y35         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.566    52.745    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y35         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.230    52.975    
                         clock uncertainty           -0.751    52.224    
    SLICE_X28Y35         FDCE (Recov_fdce_C_CLR)     -0.405    51.819    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         51.819    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                 45.326    

Slack (MET) :             45.326ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.773ns (22.399%)  route 2.678ns (77.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 52.745 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.180     4.700    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.295     4.995 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.498     6.493    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X28Y35         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.566    52.745    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X28Y35         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230    52.975    
                         clock uncertainty           -0.751    52.224    
    SLICE_X28Y35         FDCE (Recov_fdce_C_CLR)     -0.405    51.819    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         51.819    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                 45.326    

Slack (MET) :             45.326ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_fpga_0 rise@50.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.773ns (22.399%)  route 2.678ns (77.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns = ( 52.745 - 50.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.748     3.042    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X20Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y34         FDPE (Prop_fdpe_C_Q)         0.478     3.520 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.180     4.700    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X28Y35         LUT3 (Prop_lut3_I2_O)        0.295     4.995 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.498     6.493    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X28Y35         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     50.000    50.000 r  
    PS7_X0Y0             PS7                          0.000    50.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    51.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    51.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.566    52.745    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X28Y35         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230    52.975    
                         clock uncertainty           -0.751    52.224    
    SLICE_X28Y35         FDCE (Recov_fdce_C_CLR)     -0.405    51.819    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         51.819    
                         arrival time                          -6.493    
  -------------------------------------------------------------------
                         slack                                 45.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.498%)  route 0.251ns (52.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.624     0.960    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.219    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.318 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.437    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y41          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y41          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.498%)  route 0.251ns (52.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.624     0.960    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.219    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.318 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.437    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y41          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y41          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.498%)  route 0.251ns (52.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.624     0.960    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.219    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.318 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.437    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y41          FDCE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y41          FDCE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.067     0.929    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.498%)  route 0.251ns (52.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.624     0.960    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.219    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.318 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.437    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y41          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDPE (Remov_fdpe_C_PRE)     -0.071     0.925    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.498%)  route 0.251ns (52.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.624     0.960    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.219    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.318 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.437    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y41          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDPE (Remov_fdpe_C_PRE)     -0.071     0.925    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.498%)  route 0.251ns (52.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.624     0.960    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.219    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.318 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.437    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y41          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDPE (Remov_fdpe_C_PRE)     -0.071     0.925    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.498%)  route 0.251ns (52.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.624     0.960    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.219    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.318 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.437    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y41          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDPE (Remov_fdpe_C_PRE)     -0.071     0.925    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.498%)  route 0.251ns (52.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.624     0.960    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.132     1.219    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X5Y41          LUT3 (Prop_lut3_I2_O)        0.099     1.318 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.119     1.437    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y41          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.893     1.259    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.263     0.996    
    SLICE_X4Y41          FDPE (Remov_fdpe_C_PRE)     -0.071     0.925    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.437    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.485%)  route 0.310ns (62.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.582     0.918    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.126     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.230 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.184     1.414    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y31         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.849     1.215    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.282     0.933    
    SLICE_X28Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     0.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.485%)  route 0.310ns (62.515%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.582     0.918    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y30         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.126     1.185    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X28Y31         LUT3 (Prop_lut3_I0_O)        0.045     1.230 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.184     1.414    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X28Y31         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.849     1.215    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X28Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.282     0.933    
    SLICE_X28Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     0.838    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.838    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.576    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 0.124ns (2.715%)  route 4.443ns (97.285%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           4.443     4.443    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X105Y43        LUT1 (Prop_lut1_I0_O)        0.124     4.567 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.567    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X105Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.626     2.805    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X105Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.962ns  (logic 0.045ns (2.294%)  route 1.917ns (97.706%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.750ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.917     1.917    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X105Y43        LUT1 (Prop_lut1_I0_O)        0.045     1.962 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.962    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X105Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.884     1.250    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X105Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.910ns  (logic 0.671ns (5.197%)  route 12.239ns (94.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         7.932    11.625    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.153    11.778 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         4.307    16.085    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y37          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.654     2.833    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y37          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.910ns  (logic 0.671ns (5.197%)  route 12.239ns (94.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         7.932    11.625    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.153    11.778 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         4.307    16.085    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X6Y37          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.654     2.833    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y37          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.902ns  (logic 0.671ns (5.201%)  route 12.231ns (94.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         7.932    11.625    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.153    11.778 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         4.299    16.077    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.658     2.837    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.902ns  (logic 0.671ns (5.201%)  route 12.231ns (94.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.837ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         7.932    11.625    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.153    11.778 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         4.299    16.077    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y41          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.658     2.837    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y41          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.556ns  (logic 0.671ns (5.806%)  route 10.885ns (94.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         7.932    11.625    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.153    11.778 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         2.953    14.731    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y46         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.580     2.759    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y46         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.556ns  (logic 0.671ns (5.806%)  route 10.885ns (94.194%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         7.932    11.625    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.153    11.778 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         2.953    14.731    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X12Y46         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.580     2.759    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X12Y46         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.047ns  (logic 0.668ns (6.047%)  route 10.379ns (93.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         9.491    13.184    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.150    13.334 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.887    14.222    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y38         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.577     2.756    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y38         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.047ns  (logic 0.668ns (6.047%)  route 10.379ns (93.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         9.491    13.184    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.150    13.334 f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.887    14.222    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X18Y38         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.577     2.756    design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X18Y38         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.853ns  (logic 0.635ns (5.851%)  route 10.218ns (94.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         8.871    12.564    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.117    12.681 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          1.347    14.028    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y43          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.659     2.839    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y43          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.853ns  (logic 0.635ns (5.851%)  route 10.218ns (94.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.881     3.175    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.518     3.693 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         8.871    12.564    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X18Y46         LUT1 (Prop_lut1_I0_O)        0.117    12.681 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          1.347    14.028    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X0Y43          FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       1.659     2.839    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X0Y43          FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.373ns  (logic 0.209ns (6.197%)  route 3.164ns (93.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.933     4.074    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     4.119 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.230     4.349    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y32         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.821     1.187    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y32         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.373ns  (logic 0.209ns (6.197%)  route 3.164ns (93.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.933     4.074    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     4.119 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.230     4.349    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X43Y32         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.821     1.187    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y32         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.485ns  (logic 0.209ns (5.997%)  route 3.276ns (94.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.933     4.074    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     4.119 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.343     4.462    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X45Y34         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.485ns  (logic 0.209ns (5.997%)  route 3.276ns (94.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.933     4.074    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     4.119 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.343     4.462    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X45Y34         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.485ns  (logic 0.209ns (5.997%)  route 3.276ns (94.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.933     4.074    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     4.119 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.343     4.462    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X45Y34         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.485ns  (logic 0.209ns (5.997%)  route 3.276ns (94.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.933     4.074    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     4.119 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.343     4.462    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X45Y34         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.823     1.189    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X45Y34         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.554ns  (logic 0.209ns (5.881%)  route 3.345ns (94.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.933     4.074    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     4.119 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.411     4.530    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y31         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.821     1.187    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.554ns  (logic 0.209ns (5.881%)  route 3.345ns (94.119%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         2.933     4.074    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X39Y33         LUT1 (Prop_lut1_I0_O)        0.045     4.119 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.411     4.530    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X34Y31         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.821     1.187    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X34Y31         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.927ns  (logic 0.207ns (5.271%)  route 3.720ns (94.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         3.499     4.640    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.043     4.683 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.221     4.904    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y53         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.844     1.210    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y53         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.927ns  (logic 0.207ns (5.271%)  route 3.720ns (94.729%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.751ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.500ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.641     0.977    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X108Y43        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y43        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=134, routed)         3.499     4.640    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/arststages_ff_reg[1]
    SLICE_X26Y54         LUT1 (Prop_lut1_I0_O)        0.043     4.683 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=266, routed)         0.221     4.904    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X29Y53         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22207, routed)       0.844     1.210    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X29Y53         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





