
*** Running vivado
    with args -log game.vds -m64 -mode batch -messageDb vivado.pb -notrace -source game.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source game.tcl -notrace
Command: synth_design -top game -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-86] Your Synthesis license expires in 25 day(s)
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 286.824 ; gain = 115.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'game' [D:/2048game/2048game.srcs/sources_1/new/top_game.v:19]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [D:/2048game/2048game.srcs/sources_1/new/clkdiv.v:2]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [D:/2048game/2048game.srcs/sources_1/new/clkdiv.v:2]
INFO: [Synth 8-638] synthesizing module 'shake' [D:/2048game/2048game.srcs/sources_1/new/shave.v:2]
WARNING: [Synth 8-567] referenced signal 'dout' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/shave.v:12]
INFO: [Synth 8-256] done synthesizing module 'shake' (2#1) [D:/2048game/2048game.srcs/sources_1/new/shave.v:2]
INFO: [Synth 8-638] synthesizing module 'move' [D:/2048game/2048game.srcs/sources_1/new/move.v:1]
INFO: [Synth 8-226] default block is never used [D:/2048game/2048game.srcs/sources_1/new/move.v:12]
INFO: [Synth 8-256] done synthesizing module 'move' (3#1) [D:/2048game/2048game.srcs/sources_1/new/move.v:1]
INFO: [Synth 8-638] synthesizing module 'gen' [D:/2048game/2048game.srcs/sources_1/new/gen.v:1]
INFO: [Synth 8-638] synthesizing module 'random' [D:/2048game/2048game.srcs/sources_1/new/random.v:1]
INFO: [Synth 8-256] done synthesizing module 'random' (4#1) [D:/2048game/2048game.srcs/sources_1/new/random.v:1]
INFO: [Synth 8-226] default block is never used [D:/2048game/2048game.srcs/sources_1/new/gen.v:19]
WARNING: [Synth 8-567] referenced signal 'ran4' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/gen.v:18]
WARNING: [Synth 8-567] referenced signal 'ran3' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/gen.v:18]
WARNING: [Synth 8-567] referenced signal 'ran2' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/gen.v:18]
INFO: [Synth 8-256] done synthesizing module 'gen' (5#1) [D:/2048game/2048game.srcs/sources_1/new/gen.v:1]
INFO: [Synth 8-226] default block is never used [D:/2048game/2048game.srcs/sources_1/new/top_game.v:70]
INFO: [Synth 8-638] synthesizing module 'seg' [D:/2048game/2048game.srcs/sources_1/new/seg.v:1]
INFO: [Synth 8-256] done synthesizing module 'seg' (6#1) [D:/2048game/2048game.srcs/sources_1/new/seg.v:1]
INFO: [Synth 8-638] synthesizing module 'vga' [D:/2048game/2048game.srcs/sources_1/new/vga.v:1]
INFO: [Synth 8-256] done synthesizing module 'vga' (7#1) [D:/2048game/2048game.srcs/sources_1/new/vga.v:1]
WARNING: [Synth 8-567] referenced signal 'calcy' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e15' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's15' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e14' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's14' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e13' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's13' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e12' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's12' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e11' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's11' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e10' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's10' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e9' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's9' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e8' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's8' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e7' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's7' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e6' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's6' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e5' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's5' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e4' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's4' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e3' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's3' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e2' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's2' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e1' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's1' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'e0' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 's0' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'status' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'faceu' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
WARNING: [Synth 8-567] referenced signal 'faced' should be on the sensitivity list [D:/2048game/2048game.srcs/sources_1/new/top_game.v:155]
INFO: [Synth 8-256] done synthesizing module 'game' (8#1) [D:/2048game/2048game.srcs/sources_1/new/top_game.v:19]
WARNING: [Synth 8-3917] design game has port vgaRed[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 325.828 ; gain = 154.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 325.828 ; gain = 154.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/2048game/2048game.srcs/constrs_1/new/2048_root.xdc]
Finished Parsing XDC File [D:/2048game/2048game.srcs/constrs_1/new/2048_root.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2048game/2048game.srcs/constrs_1/new/2048_root.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/game_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/game_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 617.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 617.203 ; gain = 445.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 617.203 ; gain = 445.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 617.203 ; gain = 445.820
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg' [D:/2048game/2048game.srcs/sources_1/new/shave.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 617.203 ; gain = 445.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 48    
+---XORs : 
	   2 Input      3 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 32    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  15 Input    288 Bit        Muxes := 16    
	   4 Input    102 Bit        Muxes := 1     
	   4 Input     77 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 832   
	   6 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 55    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   6 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module game 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 5     
	   3 Input      9 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      3 Bit         XORs := 32    
+---Registers : 
	                4 Bit    Registers := 32    
	                2 Bit    Registers := 2     
+---Muxes : 
	   4 Input    102 Bit        Muxes := 1     
	   4 Input     77 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 16    
	   4 Input      4 Bit        Muxes := 12    
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 55    
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 11    
	   5 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 34    
Module shake 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 52    
Module random 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module seg 
Detailed RTL Component Info : 
+---Muxes : 
	  15 Input    288 Bit        Muxes := 1     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 617.203 ; gain = 445.820
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design game has port vgaRed[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaRed[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaGreen[0] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[2] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[1] driven by constant 0
WARNING: [Synth 8-3917] design game has port vgaBlue[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 617.203 ; gain = 445.820
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 617.203 ; gain = 445.820

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[16] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[17] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[18] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[19] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[20] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[21] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[22] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[23] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[24] ) is unused and will be removed from module game.
WARNING: [Synth 8-3332] Sequential element (\clkdiv1/counter_reg[25] ) is unused and will be removed from module game.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 617.203 ; gain = 445.820
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 617.203 ; gain = 445.820

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 625.953 ; gain = 454.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 629.953 ; gain = 458.570
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 629.953 ; gain = 458.570

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:01 ; elapsed = 00:01:04 . Memory (MB): peak = 629.953 ; gain = 458.570
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 754.266 ; gain = 582.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 754.266 ; gain = 582.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 754.266 ; gain = 582.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 754.266 ; gain = 582.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 754.266 ; gain = 582.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 754.266 ; gain = 582.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 754.266 ; gain = 582.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     4|
|2     |CARRY4 |    22|
|3     |LUT1   |    20|
|4     |LUT2   |   117|
|5     |LUT3   |   145|
|6     |LUT4   |   418|
|7     |LUT5   |   761|
|8     |LUT6   |  1809|
|9     |MUXF7  |   202|
|10    |MUXF8  |     6|
|11    |FDCE   |   404|
|12    |FDPE   |    16|
|13    |FDRE   |    55|
|14    |FDSE   |     1|
|15    |LDC    |     4|
|16    |IBUF   |     6|
|17    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+----------+----------+------+
|      |Instance  |Module    |Cells |
+------+----------+----------+------+
|1     |top       |          |  4004|
|2     |  clkdiv1 |clkdiv    |    36|
|3     |  gd      |gen       |    69|
|4     |    ran   |random_23 |    69|
|5     |  gl      |gen_0     |    69|
|6     |    ran   |random_22 |    69|
|7     |  gr      |gen_1     |    74|
|8     |    ran   |random_21 |    74|
|9     |  gu      |gen_2     |    68|
|10    |    ran   |random    |    68|
|11    |  seg0    |seg       |     7|
|12    |  seg1    |seg_3     |     8|
|13    |  seg10   |seg_4     |     5|
|14    |  seg11   |seg_5     |     5|
|15    |  seg12   |seg_6     |     5|
|16    |  seg13   |seg_7     |     3|
|17    |  seg14   |seg_8     |     5|
|18    |  seg15   |seg_9     |     6|
|19    |  seg2    |seg_10    |     6|
|20    |  seg3    |seg_11    |     5|
|21    |  seg4    |seg_12    |     7|
|22    |  seg5    |seg_13    |     5|
|23    |  seg6    |seg_14    |     4|
|24    |  seg7    |seg_15    |     5|
|25    |  seg8    |seg_16    |     8|
|26    |  seg9    |seg_17    |     6|
|27    |  shake_0 |shake     |    80|
|28    |  shake_1 |shake_18  |   102|
|29    |  shake_2 |shake_19  |   114|
|30    |  shake_3 |shake_20  |    88|
|31    |  vga_0   |vga       |  1402|
+------+----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 754.266 ; gain = 582.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:59 . Memory (MB): peak = 754.266 ; gain = 247.328
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:07 . Memory (MB): peak = 754.266 ; gain = 582.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 754.266 ; gain = 549.746
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 754.266 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jun 17 21:26:57 2017...
