<stg><name>delete_patch</name>


<trans_list>

<trans id="227" from="1" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="3" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="7" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="9" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="14" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="15" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="17" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="19" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="21" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %index_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %index

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %n_patches_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
:2 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %index_read, i32 8

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln443 = br i1 %tmp_28, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln443 = zext i8 %n_patches_read_4

]]></Node>
<StgValue><ssdm name="zext_ln443"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln443 = icmp_sgt  i9 %zext_ln443, i9 %index_read

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln443 = br i1 %icmp_ln443, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="9">
<![CDATA[
.lr.ph:0 %i = trunc i9 %index_read

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:1 %sub = add i8 %n_patches_read_4, i8 255

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:2 %br_ln452 = br void

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %i_10 = phi i8 %i, void %.lr.ph, i8 %i_11, void

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln452 = icmp_ult  i8 %i_10, i8 %sub

]]></Node>
<StgValue><ssdm name="icmp_ln452"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln452 = br i1 %icmp_ln452, void %._crit_edge.loopexit, void %.split22

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="8">
<![CDATA[
.split22:0 %trunc_ln452 = trunc i8 %i_10

]]></Node>
<StgValue><ssdm name="trunc_ln452"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:1 %specloopname_ln452 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln452"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split22:2 %add = add i5 %trunc_ln452, i5 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="5">
<![CDATA[
.split22:3 %zext_ln469 = zext i5 %add

]]></Node>
<StgValue><ssdm name="zext_ln469"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.split22:4 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="7">
<![CDATA[
.split22:5 %zext_ln469_1 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln469_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split22:6 %add_ln469 = add i8 %zext_ln469_1, i8 %zext_ln469

]]></Node>
<StgValue><ssdm name="add_ln469"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="8">
<![CDATA[
.split22:7 %zext_ln469_2 = zext i8 %i_10

]]></Node>
<StgValue><ssdm name="zext_ln469_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.split22:8 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_10, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="10">
<![CDATA[
.split22:9 %zext_ln469_3 = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln469_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split22:10 %add_ln469_1 = add i11 %zext_ln469_3, i11 %zext_ln469_2

]]></Node>
<StgValue><ssdm name="add_ln469_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split22:11 %br_ln458 = br void

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:0 %zext_ln514 = zext i8 %sub

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
._crit_edge.loopexit:1 %tmp_27 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %sub, i2 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:2 %zext_ln514_1 = zext i10 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln514_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit:3 %add_ln514 = add i11 %zext_ln514_1, i11 %zext_ln514

]]></Node>
<StgValue><ssdm name="add_ln514"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln452" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:4 %br_ln503 = br void

]]></Node>
<StgValue><ssdm name="br_ln503"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i7 0, void %.split22, i7 %add_ln458_1, void %.split14

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a = phi i3 0, void %.split22, i3 %select_ln458_1, void %.split14

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %b = phi i5 0, void %.split22, i5 %add_ln464, void %.split14

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln458_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln458_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %icmp_ln458 = icmp_eq  i7 %indvar_flatten, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln458"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln458 = br i1 %icmp_ln458, void %.split14, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln458"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split14:0 %add_ln458 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln458"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split14:3 %icmp_ln464 = icmp_eq  i5 %b, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln464"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split14:4 %select_ln458 = select i1 %icmp_ln464, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln458"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split14:5 %select_ln458_1 = select i1 %icmp_ln464, i3 %add_ln458, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln458_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split14:24 %add_ln464 = add i5 %select_ln458, i5 1

]]></Node>
<StgValue><ssdm name="add_ln464"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="3">
<![CDATA[
.split14:6 %zext_ln469_4 = zext i3 %select_ln458_1

]]></Node>
<StgValue><ssdm name="zext_ln469_4"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split14:7 %add_ln469_2 = add i8 %add_ln469, i8 %zext_ln469_4

]]></Node>
<StgValue><ssdm name="add_ln469_2"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.split14:8 %tmp_62_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln469_2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="11">
<![CDATA[
.split14:9 %trunc_ln469 = trunc i11 %add_ln469_1

]]></Node>
<StgValue><ssdm name="trunc_ln469"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="3">
<![CDATA[
.split14:10 %zext_ln469_5 = zext i3 %select_ln458_1

]]></Node>
<StgValue><ssdm name="zext_ln469_5"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split14:11 %add_ln469_3 = add i8 %trunc_ln469, i8 %zext_ln469_5

]]></Node>
<StgValue><ssdm name="add_ln469_3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.split14:12 %tmp_64_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln469_3, i4 0

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="5">
<![CDATA[
.split14:14 %zext_ln469_6 = zext i5 %select_ln458

]]></Node>
<StgValue><ssdm name="zext_ln469_6"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14:15 %add_ln469_4 = add i12 %tmp_62_cast, i12 %zext_ln469_6

]]></Node>
<StgValue><ssdm name="add_ln469_4"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split14:18 %add_ln469_5 = add i12 %tmp_64_cast, i12 %zext_ln469_6

]]></Node>
<StgValue><ssdm name="add_ln469_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="12">
<![CDATA[
.split14:16 %zext_ln469_7 = zext i12 %add_ln469_4

]]></Node>
<StgValue><ssdm name="zext_ln469_7"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:17 %patches_superpoints_addr = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln469_7

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
.split14:22 %patches_superpoints_load = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="12">
<![CDATA[
.split14:22 %patches_superpoints_load = load i12 %patches_superpoints_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perSuperpointSP_delete_patch_perPointSP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split14:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split14:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="12">
<![CDATA[
.split14:19 %zext_ln469_8 = zext i12 %add_ln469_5

]]></Node>
<StgValue><ssdm name="zext_ln469_8"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split14:20 %patches_superpoints_addr_2 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln469_8

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split14:21 %specloopname_ln464 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln464"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
.split14:23 %store_ln469 = store i64 %patches_superpoints_load, i12 %patches_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln458" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.split14:25 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.preheader:0 %br_ln474 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2.preheader:0 %indvar_flatten21 = phi i7 %add_ln474_1, void %.preheader2, i7 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.preheader:1 %a_3 = phi i3 %select_ln474_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader2.preheader:2 %indvar_flatten7 = phi i6 %select_ln480_2, void %.preheader2, i6 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.preheader:3 %b_5 = phi i3 %select_ln480_1, void %.preheader2, i3 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_5"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2.preheader:4 %c = phi i3 %add_ln486, void %.preheader2, i3 0, void %.preheader2.preheader.preheader

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:5 %add_ln474_1 = add i7 %indvar_flatten21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln474_1"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2.preheader:7 %icmp_ln474 = icmp_eq  i7 %indvar_flatten21, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln474"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.preheader:8 %br_ln474 = br i1 %icmp_ln474, void %.preheader2, void

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:0 %add_ln474 = add i3 %a_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln474"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:3 %icmp_ln480 = icmp_eq  i6 %indvar_flatten7, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:4 %select_ln474 = select i1 %icmp_ln480, i3 0, i3 %b_5

]]></Node>
<StgValue><ssdm name="select_ln474"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:5 %select_ln474_1 = select i1 %icmp_ln480, i3 %add_ln474, i3 %a_3

]]></Node>
<StgValue><ssdm name="select_ln474_1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="3">
<![CDATA[
.preheader2:6 %zext_ln491 = zext i3 %select_ln474_1

]]></Node>
<StgValue><ssdm name="zext_ln491"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2:11 %add_ln491_1 = add i11 %add_ln469_1, i11 %zext_ln491

]]></Node>
<StgValue><ssdm name="add_ln491_1"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:15 %xor_ln474 = xor i1 %icmp_ln480, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln474"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:16 %icmp_ln486 = icmp_eq  i3 %c, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln486"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:17 %and_ln474 = and i1 %icmp_ln486, i1 %xor_ln474

]]></Node>
<StgValue><ssdm name="and_ln474"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:18 %add_ln480 = add i3 %select_ln474, i3 1

]]></Node>
<StgValue><ssdm name="add_ln480"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2:20 %or_ln480 = or i1 %and_ln474, i1 %icmp_ln480

]]></Node>
<StgValue><ssdm name="or_ln480"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:21 %select_ln480 = select i1 %or_ln480, i3 0, i3 %c

]]></Node>
<StgValue><ssdm name="select_ln480"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2:22 %select_ln480_1 = select i1 %and_ln474, i3 %add_ln480, i3 %select_ln474

]]></Node>
<StgValue><ssdm name="select_ln480_1"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2:47 %add_ln486 = add i3 %select_ln480, i3 1

]]></Node>
<StgValue><ssdm name="add_ln486"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader2:48 %add_ln480_1 = add i6 %indvar_flatten7, i6 1

]]></Node>
<StgValue><ssdm name="add_ln480_1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader2:49 %select_ln480_2 = select i1 %icmp_ln480, i6 1, i6 %add_ln480_1

]]></Node>
<StgValue><ssdm name="select_ln480_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="3">
<![CDATA[
.preheader2:7 %zext_ln491_1 = zext i3 %select_ln474_1

]]></Node>
<StgValue><ssdm name="zext_ln491_1"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader2:8 %add_ln491 = add i8 %add_ln469, i8 %zext_ln491_1

]]></Node>
<StgValue><ssdm name="add_ln491"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
.preheader2:9 %tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln491, i2 0

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="63" op_0_bw="10">
<![CDATA[
.preheader2:10 %zext_ln491_2 = zext i10 %tmp_29

]]></Node>
<StgValue><ssdm name="zext_ln491_2"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader2:12 %tmp_30 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln491_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="63" op_0_bw="13">
<![CDATA[
.preheader2:13 %zext_ln480 = zext i13 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="3">
<![CDATA[
.preheader2:23 %zext_ln491_3 = zext i3 %select_ln480_1

]]></Node>
<StgValue><ssdm name="zext_ln491_3"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader2:24 %add_ln491_2 = add i63 %zext_ln491_2, i63 %zext_ln491_3

]]></Node>
<StgValue><ssdm name="add_ln491_2"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="63">
<![CDATA[
.preheader2:25 %trunc_ln491 = trunc i63 %add_ln491_2

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader2:26 %p_shl4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln491, i3 0

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="63">
<![CDATA[
.preheader2:27 %trunc_ln491_1 = trunc i63 %add_ln491_2

]]></Node>
<StgValue><ssdm name="trunc_ln491_1"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader2:28 %p_shl5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln491_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2:29 %sub_ln491 = sub i12 %p_shl4_cast, i12 %p_shl5_cast

]]></Node>
<StgValue><ssdm name="sub_ln491"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader2:30 %add_ln491_3 = add i63 %zext_ln480, i63 %zext_ln491_3

]]></Node>
<StgValue><ssdm name="add_ln491_3"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="63">
<![CDATA[
.preheader2:31 %trunc_ln491_2 = trunc i63 %add_ln491_3

]]></Node>
<StgValue><ssdm name="trunc_ln491_2"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader2:32 %p_shl2_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln491_2, i3 0

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="63">
<![CDATA[
.preheader2:33 %trunc_ln491_3 = trunc i63 %add_ln491_3

]]></Node>
<StgValue><ssdm name="trunc_ln491_3"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader2:34 %p_shl3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln491_3, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2:35 %sub_ln491_1 = sub i12 %p_shl2_cast, i12 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="sub_ln491_1"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="3">
<![CDATA[
.preheader2:37 %zext_ln491_4 = zext i3 %select_ln480

]]></Node>
<StgValue><ssdm name="zext_ln491_4"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2:38 %add_ln491_4 = add i12 %sub_ln491, i12 %zext_ln491_4

]]></Node>
<StgValue><ssdm name="add_ln491_4"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2:41 %add_ln491_5 = add i12 %sub_ln491_1, i12 %zext_ln491_4

]]></Node>
<StgValue><ssdm name="add_ln491_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
.preheader2:39 %zext_ln491_5 = zext i12 %add_ln491_4

]]></Node>
<StgValue><ssdm name="zext_ln491_5"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:40 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln491_5

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="12">
<![CDATA[
.preheader2:45 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="138" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="12">
<![CDATA[
.preheader2:45 %patches_parameters_load = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePP_delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2 %empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPP_delete_patch_perPropertyLengthPP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:36 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
.preheader2:42 %zext_ln491_6 = zext i12 %add_ln491_5

]]></Node>
<StgValue><ssdm name="zext_ln491_6"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2:43 %patches_parameters_addr_23 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln491_6

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_23"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:44 %specloopname_ln486 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln486"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
.preheader2:46 %store_ln491 = store i32 %patches_parameters_load, i12 %patches_parameters_addr_23

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.preheader2:50 %br_ln0 = br void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="149" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %i_11 = add i8 %i_10, i8 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="151" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten29 = phi i7 0, void %._crit_edge.loopexit, i7 %add_ln503_1, void %.split10

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a_2 = phi i3 0, void %._crit_edge.loopexit, i3 %select_ln503_1, void %.split10

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="153" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %b_4 = phi i5 0, void %._crit_edge.loopexit, i5 %add_ln509, void %.split10

]]></Node>
<StgValue><ssdm name="b_4"/></StgValue>
</operation>

<operation id="154" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln503_1 = add i7 %indvar_flatten29, i7 1

]]></Node>
<StgValue><ssdm name="add_ln503_1"/></StgValue>
</operation>

<operation id="155" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="156" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5 %icmp_ln503 = icmp_eq  i7 %indvar_flatten29, i7 80

]]></Node>
<StgValue><ssdm name="icmp_ln503"/></StgValue>
</operation>

<operation id="157" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln503 = br i1 %icmp_ln503, void %.split10, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln503"/></StgValue>
</operation>

<operation id="158" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split10:0 %add_ln503 = add i3 %a_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln503"/></StgValue>
</operation>

<operation id="159" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:3 %icmp_ln509 = icmp_eq  i5 %b_4, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln509"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split10:4 %select_ln503 = select i1 %icmp_ln509, i5 0, i5 %b_4

]]></Node>
<StgValue><ssdm name="select_ln503"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split10:5 %select_ln503_1 = select i1 %icmp_ln509, i3 %add_ln503, i3 %a_2

]]></Node>
<StgValue><ssdm name="select_ln503_1"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split10:17 %add_ln509 = add i5 %select_ln503, i5 1

]]></Node>
<StgValue><ssdm name="add_ln509"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="11">
<![CDATA[
.split10:6 %trunc_ln514 = trunc i11 %add_ln514

]]></Node>
<StgValue><ssdm name="trunc_ln514"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="3">
<![CDATA[
.split10:7 %zext_ln514_2 = zext i3 %select_ln503_1

]]></Node>
<StgValue><ssdm name="zext_ln514_2"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split10:8 %add_ln514_1 = add i8 %trunc_ln514, i8 %zext_ln514_2

]]></Node>
<StgValue><ssdm name="add_ln514_1"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.split10:9 %tmp_66_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %add_ln514_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="5">
<![CDATA[
.split10:11 %zext_ln514_3 = zext i5 %select_ln503

]]></Node>
<StgValue><ssdm name="zext_ln514_3"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split10:12 %add_ln514_2 = add i12 %tmp_66_cast, i12 %zext_ln514_3

]]></Node>
<StgValue><ssdm name="add_ln514_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="169" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perSuperpointSPLP_delete_patch_perPointSPLP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split10:2 %empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split10:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="12">
<![CDATA[
.split10:13 %zext_ln514_4 = zext i12 %add_ln514_2

]]></Node>
<StgValue><ssdm name="zext_ln514_4"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split10:14 %patches_superpoints_addr_3 = getelementptr i64 %patches_superpoints, i64 0, i64 %zext_ln514_4

]]></Node>
<StgValue><ssdm name="patches_superpoints_addr_3"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split10:15 %specloopname_ln509 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln509"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
.split10:16 %store_ln514 = store i64 0, i12 %patches_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="store_ln514"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln503" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.split10:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln519 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten51 = phi i7 %add_ln519_1, void %.preheader, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten51"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %a_4 = phi i3 %select_ln519_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="a_4"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten37 = phi i6 %select_ln525_2, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten37"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %b_6 = phi i3 %select_ln525_1, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_6"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c_4 = phi i3 %add_ln531, void %.preheader, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:5 %add_ln519_1 = add i7 %indvar_flatten51, i7 1

]]></Node>
<StgValue><ssdm name="add_ln519_1"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:7 %icmp_ln519 = icmp_eq  i7 %indvar_flatten51, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln519"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln519 = br i1 %icmp_ln519, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln519"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln519 = add i3 %a_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln519"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3 %icmp_ln525 = icmp_eq  i6 %indvar_flatten37, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:4 %select_ln519 = select i1 %icmp_ln525, i3 0, i3 %b_6

]]></Node>
<StgValue><ssdm name="select_ln519"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:5 %select_ln519_1 = select i1 %icmp_ln525, i3 %add_ln519, i3 %a_4

]]></Node>
<StgValue><ssdm name="select_ln519_1"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="3">
<![CDATA[
.preheader:6 %zext_ln536 = zext i3 %select_ln519_1

]]></Node>
<StgValue><ssdm name="zext_ln536"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:7 %add_ln536 = add i11 %add_ln514, i11 %zext_ln536

]]></Node>
<StgValue><ssdm name="add_ln536"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %xor_ln519 = xor i1 %icmp_ln525, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln519"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:12 %icmp_ln531 = icmp_eq  i3 %c_4, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln531"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %and_ln519 = and i1 %icmp_ln531, i1 %xor_ln519

]]></Node>
<StgValue><ssdm name="and_ln519"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:14 %add_ln525 = add i3 %select_ln519, i3 1

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:16 %or_ln525 = or i1 %and_ln519, i1 %icmp_ln525

]]></Node>
<StgValue><ssdm name="or_ln525"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:17 %select_ln525 = select i1 %or_ln525, i3 0, i3 %c_4

]]></Node>
<StgValue><ssdm name="select_ln525"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:18 %select_ln525_1 = select i1 %and_ln519, i3 %add_ln525, i3 %select_ln519

]]></Node>
<StgValue><ssdm name="select_ln525_1"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:33 %add_ln531 = add i3 %select_ln525, i3 1

]]></Node>
<StgValue><ssdm name="add_ln531"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:34 %add_ln525_1 = add i6 %indvar_flatten37, i6 1

]]></Node>
<StgValue><ssdm name="add_ln525_1"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:35 %select_ln525_2 = select i1 %icmp_ln525, i6 1, i6 %add_ln525_1

]]></Node>
<StgValue><ssdm name="select_ln525_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="203" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.preheader:8 %tmp_31 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %add_ln536, i2 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="63" op_0_bw="13">
<![CDATA[
.preheader:9 %zext_ln525 = zext i13 %tmp_31

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="63" op_0_bw="3">
<![CDATA[
.preheader:19 %zext_ln536_1 = zext i3 %select_ln525_1

]]></Node>
<StgValue><ssdm name="zext_ln536_1"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:20 %add_ln536_1 = add i63 %zext_ln525, i63 %zext_ln536_1

]]></Node>
<StgValue><ssdm name="add_ln536_1"/></StgValue>
</operation>

<operation id="207" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="63">
<![CDATA[
.preheader:21 %trunc_ln536 = trunc i63 %add_ln536_1

]]></Node>
<StgValue><ssdm name="trunc_ln536"/></StgValue>
</operation>

<operation id="208" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
.preheader:22 %p_shl7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %trunc_ln536, i3 0

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="209" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="63">
<![CDATA[
.preheader:23 %trunc_ln536_1 = trunc i63 %add_ln536_1

]]></Node>
<StgValue><ssdm name="trunc_ln536_1"/></StgValue>
</operation>

<operation id="210" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
.preheader:24 %p_shl8_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln536_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:25 %sub_ln536 = sub i12 %p_shl7_cast, i12 %p_shl8_cast

]]></Node>
<StgValue><ssdm name="sub_ln536"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="3">
<![CDATA[
.preheader:27 %zext_ln536_2 = zext i3 %select_ln525

]]></Node>
<StgValue><ssdm name="zext_ln536_2"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:28 %add_ln536_2 = add i12 %sub_ln536, i12 %zext_ln536_2

]]></Node>
<StgValue><ssdm name="add_ln536_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perPropertyTypePPLP_delete_patch_perParallelogramPPLP_delete_patch_perPropertyLengthPPLP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @delete_patch_perParallelogramPPLP_delete_patch_perPropertyLengthPPLP_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:26 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="12">
<![CDATA[
.preheader:29 %zext_ln536_3 = zext i12 %add_ln536_2

]]></Node>
<StgValue><ssdm name="zext_ln536_3"/></StgValue>
</operation>

<operation id="220" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:30 %patches_parameters_addr_24 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln536_3

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_24"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:31 %specloopname_ln531 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln531"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader:32 %store_ln536 = store i32 0, i12 %patches_parameters_addr_24

]]></Node>
<StgValue><ssdm name="store_ln536"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln519" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
.preheader:36 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="224" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:0 %write_ln549 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %sub

]]></Node>
<StgValue><ssdm name="write_ln549"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
<literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln550 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln550 = ret

]]></Node>
<StgValue><ssdm name="ret_ln550"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
