Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> 
Reading design: TopLayer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLayer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLayer"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TopLayer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/Tart88888/MUX213.vf" into library work
Parsing module <MUX213>.
Analyzing Verilog file "/home/ise/Tart88888/Comparator.vf" into library work
Parsing module <Comparator>.
Analyzing Verilog file "/home/ise/Tart88888/SymbolDecoder.vf" into library work
Parsing module <SymbolDecoder>.
Analyzing Verilog file "/home/ise/Tart88888/SlotComparator.vf" into library work
Parsing module <Comparator_MUSER_SlotComparator>.
Parsing module <SlotComparator>.
Analyzing Verilog file "/home/ise/Tart88888/MUX313.vf" into library work
Parsing module <MUX213_MUSER_MUX313>.
Parsing module <MUX313>.
Analyzing Verilog file "/home/ise/Tart88888/IsState4.vf" into library work
Parsing module <IsState4>.
Analyzing Verilog file "/home/ise/Tart88888/CommonControl.vf" into library work
Parsing module <CommonControl>.
Analyzing Verilog file "/home/ise/Tart88888/TopLayer.vf" into library work
Parsing module <MUX213_MUSER_TopLayer>.
Parsing module <MUX313_MUSER_TopLayer>.
Parsing module <Comparator_MUSER_TopLayer>.
Parsing module <SlotComparator_MUSER_TopLayer>.
Parsing module <CommonControl_MUSER_TopLayer>.
Parsing module <SymbolDecoder_MUSER_TopLayer>.
Parsing module <IsState4_MUSER_TopLayer>.
Parsing module <TopLayer>.
Parsing VHDL file "/home/ise/Tart88888/vcbcv.vhd" into library work
Parsing entity <Divider_20K>.
Parsing architecture <Behavioral> of entity <divider_20k>.
Parsing VHDL file "/home/ise/Tart88888/SlotDecoder.vhd" into library work
Parsing entity <SlotDecoder>.
Parsing architecture <Behavioral> of entity <slotdecoder>.
Parsing VHDL file "/home/ise/Tart88888/Mod5.vhd" into library work
Parsing entity <Mod5>.
Parsing architecture <Behavioral> of entity <mod5>.
Parsing VHDL file "/home/ise/Tart88888/Mod4.vhd" into library work
Parsing entity <Mod4>.
Parsing architecture <Behavioral> of entity <mod4>.
Parsing VHDL file "/home/ise/Tart88888/Mod3.vhd" into library work
Parsing entity <Mod3>.
Parsing architecture <Behavioral> of entity <mod3>.
Parsing VHDL file "/home/ise/Tart88888/dgfg.vhd" into library work
Parsing entity <CheckType>.
Parsing architecture <Behavioral> of entity <checktype>.
Parsing VHDL file "/home/ise/Tart88888/dfsfsdf.vhd" into library work
Parsing entity <Divider_200K>.
Parsing architecture <Behavioral> of entity <divider_200k>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopLayer>.

Elaborating module <IsState4_MUSER_TopLayer>.

Elaborating module <INV>.

Elaborating module <AND3>.
Going to vhdl side to elaborate module Mod4

Elaborating entity <Mod4> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Mod4

Elaborating entity <Mod4> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:758 - "/home/ise/Tart88888/Mod4.vhd" Line 6: Replacing existing netlist Mod4(Behavioral)
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Mod4

Elaborating entity <Mod4> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <AND2>.

Elaborating module <SymbolDecoder_MUSER_TopLayer>.

Elaborating module <OR2>.

Elaborating module <OR3>.

Elaborating module <MUX213_MUSER_TopLayer>.

Elaborating module <CommonControl_MUSER_TopLayer>.

Elaborating module <VCC>.

Elaborating module <SlotComparator_MUSER_TopLayer>.

Elaborating module <Comparator_MUSER_TopLayer>.

Elaborating module <XNOR2>.
Going to vhdl side to elaborate module Mod3

Elaborating entity <Mod3> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Mod5

Elaborating entity <Mod5> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <MUX313_MUSER_TopLayer>.
Going to vhdl side to elaborate module SlotDecoder

Elaborating entity <SlotDecoder> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <GND>.
Going to vhdl side to elaborate module Divider_200K

Elaborating entity <Divider_200K> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module Divider_20K

Elaborating entity <Divider_20K> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration
Going to vhdl side to elaborate module CheckType

Elaborating entity <CheckType> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopLayer>.
    Related source file is "/home/ise/Tart88888/TopLayer.vf".
    Summary:
	no macro.
Unit <TopLayer> synthesized.

Synthesizing Unit <IsState4_MUSER_TopLayer>.
    Related source file is "/home/ise/Tart88888/TopLayer.vf".
    Summary:
	no macro.
Unit <IsState4_MUSER_TopLayer> synthesized.

Synthesizing Unit <Mod4>.
    Related source file is "/home/ise/Tart88888/Mod4.vhd".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_11_o_add_1_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <Mod4> synthesized.

Synthesizing Unit <SymbolDecoder_MUSER_TopLayer>.
    Related source file is "/home/ise/Tart88888/TopLayer.vf".
    Summary:
	no macro.
Unit <SymbolDecoder_MUSER_TopLayer> synthesized.

Synthesizing Unit <MUX213_MUSER_TopLayer>.
    Related source file is "/home/ise/Tart88888/TopLayer.vf".
    Summary:
	no macro.
Unit <MUX213_MUSER_TopLayer> synthesized.

Synthesizing Unit <CommonControl_MUSER_TopLayer>.
    Related source file is "/home/ise/Tart88888/TopLayer.vf".
    Summary:
	no macro.
Unit <CommonControl_MUSER_TopLayer> synthesized.

Synthesizing Unit <SlotComparator_MUSER_TopLayer>.
    Related source file is "/home/ise/Tart88888/TopLayer.vf".
    Summary:
	no macro.
Unit <SlotComparator_MUSER_TopLayer> synthesized.

Synthesizing Unit <Comparator_MUSER_TopLayer>.
    Related source file is "/home/ise/Tart88888/TopLayer.vf".
    Summary:
	no macro.
Unit <Comparator_MUSER_TopLayer> synthesized.

Synthesizing Unit <Mod3>.
    Related source file is "/home/ise/Tart88888/Mod3.vhd".
    Found 2-bit register for signal <counter>.
    Found 2-bit adder for signal <counter[1]_GND_22_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <Mod3> synthesized.

Synthesizing Unit <Mod5>.
    Related source file is "/home/ise/Tart88888/Mod5.vhd".
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_23_o_add_1_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Mod5> synthesized.

Synthesizing Unit <MUX313_MUSER_TopLayer>.
    Related source file is "/home/ise/Tart88888/TopLayer.vf".
    Summary:
	no macro.
Unit <MUX313_MUSER_TopLayer> synthesized.

Synthesizing Unit <SlotDecoder>.
    Related source file is "/home/ise/Tart88888/SlotDecoder.vhd".
    Found 8x3-bit Read Only RAM for signal <_n0014>
    Summary:
	inferred   1 RAM(s).
Unit <SlotDecoder> synthesized.

Synthesizing Unit <Divider_200K>.
    Related source file is "/home/ise/Tart88888/dfsfsdf.vhd".
    Found 1-bit register for signal <clk_out_int>.
    Found 18-bit register for signal <counter>.
    Found 18-bit adder for signal <counter[17]_GND_27_o_add_1_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <Divider_200K> synthesized.

Synthesizing Unit <Divider_20K>.
    Related source file is "/home/ise/Tart88888/vcbcv.vhd".
    Found 1-bit register for signal <clk_out_int>.
    Found 6-bit register for signal <counter>.
    Found 6-bit adder for signal <counter[5]_GND_28_o_add_1_OUT> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <Divider_20K> synthesized.

Synthesizing Unit <CheckType>.
    Related source file is "/home/ise/Tart88888/dgfg.vhd".
    Found 8x4-bit Read Only RAM for signal <_n0015>
    Summary:
	inferred   1 RAM(s).
Unit <CheckType> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x3-bit single-port Read Only RAM                     : 1
 8x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 18-bit adder                                          : 1
 2-bit adder                                           : 4
 3-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 2
 18-bit register                                       : 1
 2-bit register                                        : 4
 3-bit register                                        : 1
 6-bit register                                        : 1
# Multiplexers                                         : 1
 3-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CheckType>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0015> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(q2,q1,q0)>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CheckType> synthesized (advanced).

Synthesizing (advanced) Unit <Divider_200K>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Divider_200K> synthesized (advanced).

Synthesizing (advanced) Unit <Divider_20K>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Divider_20K> synthesized (advanced).

Synthesizing (advanced) Unit <Mod3>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Mod3> synthesized (advanced).

Synthesizing (advanced) Unit <Mod4>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Mod4> synthesized (advanced).

Synthesizing (advanced) Unit <Mod5>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Mod5> synthesized (advanced).

Synthesizing (advanced) Unit <SlotDecoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0014> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(I2,I1,I0)>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SlotDecoder> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 8x3-bit single-port distributed Read Only RAM         : 1
 8x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 7
 18-bit up counter                                     : 1
 2-bit up counter                                      : 4
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MUX213_MUSER_TopLayer> ...

Optimizing unit <SymbolDecoder_MUSER_TopLayer> ...

Optimizing unit <TopLayer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLayer, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopLayer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 185
#      AND2                        : 30
#      AND3                        : 3
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 17
#      LUT2                        : 31
#      LUT3                        : 6
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 7
#      MUXCY                       : 17
#      OR2                         : 13
#      OR3                         : 3
#      VCC                         : 1
#      XNOR2                       : 6
#      XORCY                       : 18
# FlipFlops/Latches                : 37
#      FD                          : 23
#      FDR                         : 14
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 18
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  11440     0%  
 Number of Slice LUTs:                   93  out of   5720     1%  
    Number used as Logic:                93  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     93
   Number with an unused Flip Flop:      56  out of     93    60%  
   Number with an unused LUT:             0  out of     93     0%  
   Number of fully used LUT-FF pairs:    37  out of     93    39%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    102    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------+-------+
Clock Signal                       | Clock buffer(FF name)    | Load  |
-----------------------------------+--------------------------+-------+
CLK                                | BUFGP                    | 26    |
XLXI_48/clk_out_int                | NONE(XLXI_13/counter_0)  | 2     |
XLXN_3(XLXI_7:O)                   | NONE(*)(XLXI_4/counter_0)| 2     |
XLXN_2(XLXI_6:O)                   | NONE(*)(XLXI_3/counter_0)| 2     |
XLXN_1(XLXI_5:O)                   | NONE(*)(XLXI_2/counter_0)| 2     |
BTN                                | BUFGP                    | 3     |
-----------------------------------+--------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.928ns (Maximum Frequency: 254.570MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 15.563ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.928ns (frequency: 254.570MHz)
  Total number of paths / destination ports: 578 / 32
-------------------------------------------------------------------------
Delay:               3.928ns (Levels of Logic = 3)
  Source:            XLXI_46/counter_13 (FF)
  Destination:       XLXI_46/counter_1 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_46/counter_13 to XLXI_46/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.447   0.931  XLXI_46/counter_13 (XLXI_46/counter_13)
     LUT4:I0->O            1   0.203   0.808  XLXI_46/PWR_27_o_counter[17]_equal_1_o<17>2_SW0 (N0)
     LUT6:I3->O           17   0.205   1.028  XLXI_46/PWR_27_o_counter[17]_equal_1_o<17>4 (XLXI_46/PWR_27_o_counter[17]_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  XLXI_46/counter_1_rstpot (XLXI_46/counter_1_rstpot)
     FD:D                      0.102          XLXI_46/counter_1
    ----------------------------------------
    Total                      3.928ns (1.162ns logic, 2.766ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_48/clk_out_int'
  Clock period: 2.657ns (frequency: 376.336MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               2.657ns (Levels of Logic = 1)
  Source:            XLXI_13/counter_1 (FF)
  Destination:       XLXI_13/counter_0 (FF)
  Source Clock:      XLXI_48/clk_out_int rising
  Destination Clock: XLXI_48/clk_out_int rising

  Data Path: XLXI_13/counter_1 to XLXI_13/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.447   0.961  XLXI_13/counter_1 (XLXI_13/counter_1)
     LUT2:I0->O            2   0.203   0.616  XLXI_13/PWR_22_o_counter[1]_equal_1_o1 (XLXI_13/PWR_22_o_counter[1]_equal_1_o)
     FDR:R                     0.430          XLXI_13/counter_0
    ----------------------------------------
    Total                      2.657ns (1.080ns logic, 1.577ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_3'
  Clock period: 2.484ns (frequency: 402.609MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               2.484ns (Levels of Logic = 1)
  Source:            XLXI_4/counter_1 (FF)
  Destination:       XLXI_4/counter_0 (FF)
  Source Clock:      XLXN_3 rising
  Destination Clock: XLXN_3 rising

  Data Path: XLXI_4/counter_1 to XLXI_4/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.788  XLXI_4/counter_1 (XLXI_4/counter_1)
     LUT2:I0->O            2   0.203   0.616  XLXI_4/PWR_11_o_counter[1]_equal_1_o1 (XLXI_4/PWR_11_o_counter[1]_equal_1_o)
     FDR:R                     0.430          XLXI_4/counter_0
    ----------------------------------------
    Total                      2.484ns (1.080ns logic, 1.404ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_2'
  Clock period: 2.484ns (frequency: 402.609MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               2.484ns (Levels of Logic = 1)
  Source:            XLXI_3/counter_1 (FF)
  Destination:       XLXI_3/counter_0 (FF)
  Source Clock:      XLXN_2 rising
  Destination Clock: XLXN_2 rising

  Data Path: XLXI_3/counter_1 to XLXI_3/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.788  XLXI_3/counter_1 (XLXI_3/counter_1)
     LUT2:I0->O            2   0.203   0.616  XLXI_3/PWR_11_o_counter[1]_equal_1_o1 (XLXI_3/PWR_11_o_counter[1]_equal_1_o)
     FDR:R                     0.430          XLXI_3/counter_0
    ----------------------------------------
    Total                      2.484ns (1.080ns logic, 1.404ns route)
                                       (43.5% logic, 56.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_1'
  Clock period: 2.637ns (frequency: 379.248MHz)
  Total number of paths / destination ports: 7 / 4
-------------------------------------------------------------------------
Delay:               2.637ns (Levels of Logic = 1)
  Source:            XLXI_2/counter_1 (FF)
  Destination:       XLXI_2/counter_0 (FF)
  Source Clock:      XLXN_1 rising
  Destination Clock: XLXN_1 rising

  Data Path: XLXI_2/counter_1 to XLXI_2/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   0.907  XLXI_2/counter_1 (XLXI_2/counter_1)
     LUT2:I0->O            3   0.203   0.650  XLXI_51/Mram__n00151 (XLXI_51/Mram__n0015)
     FDR:R                     0.430          XLXI_2/counter_0
    ----------------------------------------
    Total                      2.637ns (1.080ns logic, 1.557ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'BTN'
  Clock period: 1.812ns (frequency: 551.953MHz)
  Total number of paths / destination ports: 8 / 3
-------------------------------------------------------------------------
Delay:               1.812ns (Levels of Logic = 1)
  Source:            XLXI_15/counter_0 (FF)
  Destination:       XLXI_15/counter_0 (FF)
  Source Clock:      BTN rising
  Destination Clock: BTN rising

  Data Path: XLXI_15/counter_0 to XLXI_15/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.058  XLXI_15/counter_0 (XLXI_15/counter_0)
     LUT3:I0->O            1   0.205   0.000  XLXI_15/Mcount_counter_xor<0>11 (XLXI_15/Mcount_counter)
     FD:D                      0.102          XLXI_15/counter_0
    ----------------------------------------
    Total                      1.812ns (0.754ns logic, 1.058ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BTN'
  Total number of paths / destination ports: 117 / 14
-------------------------------------------------------------------------
Offset:              12.233ns (Levels of Logic = 8)
  Source:            XLXI_15/counter_1 (FF)
  Destination:       a (PAD)
  Source Clock:      BTN rising

  Data Path: XLXI_15/counter_1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.174  XLXI_15/counter_1 (XLXI_15/counter_1)
     OR3:I1->O             6   0.223   0.744  XLXI_17 (XLXN_28)
     INV:I->O              1   0.568   0.944  XLXI_9/XLXI_103 (XLXI_9/XLXN_128)
     AND2:I0->O            1   0.203   0.924  XLXI_9/XLXI_3 (XLXI_9/XLXN_91)
     OR2:I1->O             7   0.223   0.773  XLXI_9/XLXI_83 (XLXN_5)
     INV:I->O              1   0.568   0.944  XLXI_8/XLXI_3 (XLXI_8/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_8/XLXI_39 (XLXI_8/XLXN_49)
     OR2:I1->O             1   0.223   0.579  XLXI_8/XLXI_43 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                     12.233ns (5.229ns logic, 7.004ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_48/clk_out_int'
  Total number of paths / destination ports: 72 / 10
-------------------------------------------------------------------------
Offset:              15.563ns (Levels of Logic = 11)
  Source:            XLXI_13/counter_0 (FF)
  Destination:       a (PAD)
  Source Clock:      XLXI_48/clk_out_int rising

  Data Path: XLXI_13/counter_0 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.447   0.882  XLXI_13/counter_0 (XLXI_13/counter_0)
     INV:I->O              1   0.568   0.944  XLXI_16/XLXI_1/XLXI_103 (XLXI_16/XLXI_1/XLXN_128)
     AND2:I0->O            1   0.203   0.924  XLXI_16/XLXI_1/XLXI_3 (XLXI_16/XLXI_1/XLXN_91)
     OR2:I1->O             1   0.223   0.924  XLXI_16/XLXI_1/XLXI_83 (XLXI_16/XLXN_5)
     AND2:I1->O            1   0.223   0.924  XLXI_16/XLXI_2/XLXI_3 (XLXI_16/XLXI_2/XLXN_91)
     OR2:I1->O             1   0.223   0.924  XLXI_16/XLXI_2/XLXI_83 (XLXN_24)
     AND2:I1->O            1   0.223   0.944  XLXI_9/XLXI_4 (XLXI_9/XLXN_92)
     OR2:I0->O             7   0.203   0.773  XLXI_9/XLXI_83 (XLXN_5)
     INV:I->O              1   0.568   0.944  XLXI_8/XLXI_3 (XLXI_8/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_8/XLXI_39 (XLXI_8/XLXN_49)
     OR2:I1->O             1   0.223   0.579  XLXI_8/XLXI_43 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                     15.563ns (5.878ns logic, 9.685ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_3'
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Offset:              11.922ns (Levels of Logic = 8)
  Source:            XLXI_4/counter_1 (FF)
  Destination:       a (PAD)
  Source Clock:      XLXN_3 rising

  Data Path: XLXI_4/counter_1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  XLXI_4/counter_1 (XLXI_4/counter_1)
     AND2:I1->O            1   0.223   0.944  XLXI_16/XLXI_2/XLXI_4 (XLXI_16/XLXI_2/XLXN_92)
     OR2:I0->O             1   0.203   0.924  XLXI_16/XLXI_2/XLXI_83 (XLXN_24)
     AND2:I1->O            1   0.223   0.944  XLXI_9/XLXI_4 (XLXI_9/XLXN_92)
     OR2:I0->O             7   0.203   0.773  XLXI_9/XLXI_83 (XLXN_5)
     INV:I->O              1   0.568   0.944  XLXI_8/XLXI_3 (XLXI_8/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_8/XLXI_39 (XLXI_8/XLXN_49)
     OR2:I1->O             1   0.223   0.579  XLXI_8/XLXI_43 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                     11.922ns (4.864ns logic, 7.058ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_2'
  Total number of paths / destination ports: 20 / 11
-------------------------------------------------------------------------
Offset:              14.216ns (Levels of Logic = 10)
  Source:            XLXI_3/counter_1 (FF)
  Destination:       a (PAD)
  Source Clock:      XLXN_2 rising

  Data Path: XLXI_3/counter_1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.028  XLXI_3/counter_1 (XLXI_3/counter_1)
     AND2:I1->O            1   0.223   0.944  XLXI_16/XLXI_1/XLXI_4 (XLXI_16/XLXI_1/XLXN_92)
     OR2:I0->O             1   0.203   0.924  XLXI_16/XLXI_1/XLXI_83 (XLXI_16/XLXN_5)
     AND2:I1->O            1   0.223   0.924  XLXI_16/XLXI_2/XLXI_3 (XLXI_16/XLXI_2/XLXN_91)
     OR2:I1->O             1   0.223   0.924  XLXI_16/XLXI_2/XLXI_83 (XLXN_24)
     AND2:I1->O            1   0.223   0.944  XLXI_9/XLXI_4 (XLXI_9/XLXN_92)
     OR2:I0->O             7   0.203   0.773  XLXI_9/XLXI_83 (XLXN_5)
     INV:I->O              1   0.568   0.944  XLXI_8/XLXI_3 (XLXI_8/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_8/XLXI_39 (XLXI_8/XLXN_49)
     OR2:I1->O             1   0.223   0.579  XLXI_8/XLXI_43 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                     14.216ns (5.310ns logic, 8.906ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_1'
  Total number of paths / destination ports: 36 / 11
-------------------------------------------------------------------------
Offset:              14.335ns (Levels of Logic = 10)
  Source:            XLXI_2/counter_1 (FF)
  Destination:       a (PAD)
  Source Clock:      XLXN_1 rising

  Data Path: XLXI_2/counter_1 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   1.147  XLXI_2/counter_1 (XLXI_2/counter_1)
     AND2:I1->O            1   0.223   0.924  XLXI_16/XLXI_1/XLXI_3 (XLXI_16/XLXI_1/XLXN_91)
     OR2:I1->O             1   0.223   0.924  XLXI_16/XLXI_1/XLXI_83 (XLXI_16/XLXN_5)
     AND2:I1->O            1   0.223   0.924  XLXI_16/XLXI_2/XLXI_3 (XLXI_16/XLXI_2/XLXN_91)
     OR2:I1->O             1   0.223   0.924  XLXI_16/XLXI_2/XLXI_83 (XLXN_24)
     AND2:I1->O            1   0.223   0.944  XLXI_9/XLXI_4 (XLXI_9/XLXN_92)
     OR2:I0->O             7   0.203   0.773  XLXI_9/XLXI_83 (XLXN_5)
     INV:I->O              1   0.568   0.944  XLXI_8/XLXI_3 (XLXI_8/XLXN_2)
     AND2:I0->O            1   0.203   0.924  XLXI_8/XLXI_39 (XLXI_8/XLXN_49)
     OR2:I1->O             1   0.223   0.579  XLXI_8/XLXI_43 (a_OBUF)
     OBUF:I->O                 2.571          a_OBUF (a)
    ----------------------------------------
    Total                     14.335ns (5.330ns logic, 9.005ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock BTN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BTN            |    1.812|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.928|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_48/clk_out_int
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_48/clk_out_int|    2.657|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_1         |    2.637|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_2         |    2.484|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXN_3         |    2.484|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 16.27 secs
 
--> 


Total memory usage is 485000 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

