// (C) 2001-2018 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2010-2018 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////

`timescale 1ps/1ps

// Generated by one of Gregg's toys.   Share And Enjoy.
// Executable compiled May 18 2018 10:06:39
// This file was generated 05/18/2018 10:10:21

// Pipelined MUX
// 2:1 MUX, latency 2 ticks
// using words of 264 bits
// added select latency of 1 ticks

module alt_e100s10_mux2_t2_w264_s1 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [527:0] din,  // sel=0 takes from least significant word
    input sel,
    output [263:0] dout
);

// this is something we can eat in a LUT
reg [0:0] sel1 = 1'b0;
always @(posedge clk) sel1 <= sel;

wire [263:0] dout_w;

generate
    if (SIM_EMULATE) begin : gen_s10c_0
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[264],din[0]};
        assign dout_w[0] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_0 (
            .dataa (din[0]),
            .datab (din[264]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[0])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_1
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[265],din[1]};
        assign dout_w[1] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_1 (
            .dataa (din[1]),
            .datab (din[265]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[1])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_2
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[266],din[2]};
        assign dout_w[2] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_2 (
            .dataa (din[2]),
            .datab (din[266]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[2])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_3
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[267],din[3]};
        assign dout_w[3] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_3 (
            .dataa (din[3]),
            .datab (din[267]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[3])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_4
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[268],din[4]};
        assign dout_w[4] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_4 (
            .dataa (din[4]),
            .datab (din[268]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[4])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_5
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[269],din[5]};
        assign dout_w[5] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_5 (
            .dataa (din[5]),
            .datab (din[269]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[5])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_6
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[270],din[6]};
        assign dout_w[6] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_6 (
            .dataa (din[6]),
            .datab (din[270]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[6])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_7
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[271],din[7]};
        assign dout_w[7] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_7 (
            .dataa (din[7]),
            .datab (din[271]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[7])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_8
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[272],din[8]};
        assign dout_w[8] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_8 (
            .dataa (din[8]),
            .datab (din[272]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[8])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_9
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[273],din[9]};
        assign dout_w[9] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_9 (
            .dataa (din[9]),
            .datab (din[273]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[9])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_10
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[274],din[10]};
        assign dout_w[10] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_10 (
            .dataa (din[10]),
            .datab (din[274]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[10])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_11
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[275],din[11]};
        assign dout_w[11] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_11 (
            .dataa (din[11]),
            .datab (din[275]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[11])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_12
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[276],din[12]};
        assign dout_w[12] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_12 (
            .dataa (din[12]),
            .datab (din[276]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[12])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_13
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[277],din[13]};
        assign dout_w[13] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_13 (
            .dataa (din[13]),
            .datab (din[277]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[13])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_14
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[278],din[14]};
        assign dout_w[14] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_14 (
            .dataa (din[14]),
            .datab (din[278]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[14])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_15
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[279],din[15]};
        assign dout_w[15] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_15 (
            .dataa (din[15]),
            .datab (din[279]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[15])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_16
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[280],din[16]};
        assign dout_w[16] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_16 (
            .dataa (din[16]),
            .datab (din[280]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[16])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_17
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[281],din[17]};
        assign dout_w[17] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_17 (
            .dataa (din[17]),
            .datab (din[281]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[17])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_18
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[282],din[18]};
        assign dout_w[18] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_18 (
            .dataa (din[18]),
            .datab (din[282]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[18])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_19
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[283],din[19]};
        assign dout_w[19] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_19 (
            .dataa (din[19]),
            .datab (din[283]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[19])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_20
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[284],din[20]};
        assign dout_w[20] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_20 (
            .dataa (din[20]),
            .datab (din[284]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[20])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_21
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[285],din[21]};
        assign dout_w[21] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_21 (
            .dataa (din[21]),
            .datab (din[285]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[21])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_22
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[286],din[22]};
        assign dout_w[22] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_22 (
            .dataa (din[22]),
            .datab (din[286]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[22])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_23
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[287],din[23]};
        assign dout_w[23] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_23 (
            .dataa (din[23]),
            .datab (din[287]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[23])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_24
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[288],din[24]};
        assign dout_w[24] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_24 (
            .dataa (din[24]),
            .datab (din[288]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[24])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_25
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[289],din[25]};
        assign dout_w[25] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_25 (
            .dataa (din[25]),
            .datab (din[289]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[25])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_26
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[290],din[26]};
        assign dout_w[26] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_26 (
            .dataa (din[26]),
            .datab (din[290]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[26])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_27
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[291],din[27]};
        assign dout_w[27] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_27 (
            .dataa (din[27]),
            .datab (din[291]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[27])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_28
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[292],din[28]};
        assign dout_w[28] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_28 (
            .dataa (din[28]),
            .datab (din[292]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[28])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_29
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[293],din[29]};
        assign dout_w[29] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_29 (
            .dataa (din[29]),
            .datab (din[293]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[29])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_30
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[294],din[30]};
        assign dout_w[30] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_30 (
            .dataa (din[30]),
            .datab (din[294]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[30])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_31
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[295],din[31]};
        assign dout_w[31] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_31 (
            .dataa (din[31]),
            .datab (din[295]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[31])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_32
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[296],din[32]};
        assign dout_w[32] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_32 (
            .dataa (din[32]),
            .datab (din[296]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[32])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_33
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[297],din[33]};
        assign dout_w[33] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_33 (
            .dataa (din[33]),
            .datab (din[297]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[33])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_34
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[298],din[34]};
        assign dout_w[34] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_34 (
            .dataa (din[34]),
            .datab (din[298]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[34])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_35
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[299],din[35]};
        assign dout_w[35] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_35 (
            .dataa (din[35]),
            .datab (din[299]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[35])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_36
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[300],din[36]};
        assign dout_w[36] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_36 (
            .dataa (din[36]),
            .datab (din[300]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[36])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_37
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[301],din[37]};
        assign dout_w[37] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_37 (
            .dataa (din[37]),
            .datab (din[301]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[37])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_38
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[302],din[38]};
        assign dout_w[38] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_38 (
            .dataa (din[38]),
            .datab (din[302]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[38])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_39
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[303],din[39]};
        assign dout_w[39] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_39 (
            .dataa (din[39]),
            .datab (din[303]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[39])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_40
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[304],din[40]};
        assign dout_w[40] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_40 (
            .dataa (din[40]),
            .datab (din[304]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[40])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_41
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[305],din[41]};
        assign dout_w[41] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_41 (
            .dataa (din[41]),
            .datab (din[305]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[41])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_42
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[306],din[42]};
        assign dout_w[42] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_42 (
            .dataa (din[42]),
            .datab (din[306]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[42])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_43
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[307],din[43]};
        assign dout_w[43] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_43 (
            .dataa (din[43]),
            .datab (din[307]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[43])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_44
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[308],din[44]};
        assign dout_w[44] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_44 (
            .dataa (din[44]),
            .datab (din[308]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[44])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_45
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[309],din[45]};
        assign dout_w[45] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_45 (
            .dataa (din[45]),
            .datab (din[309]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[45])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_46
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[310],din[46]};
        assign dout_w[46] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_46 (
            .dataa (din[46]),
            .datab (din[310]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[46])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_47
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[311],din[47]};
        assign dout_w[47] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_47 (
            .dataa (din[47]),
            .datab (din[311]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[47])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_48
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[312],din[48]};
        assign dout_w[48] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_48 (
            .dataa (din[48]),
            .datab (din[312]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[48])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_49
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[313],din[49]};
        assign dout_w[49] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_49 (
            .dataa (din[49]),
            .datab (din[313]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[49])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_50
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[314],din[50]};
        assign dout_w[50] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_50 (
            .dataa (din[50]),
            .datab (din[314]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[50])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_51
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[315],din[51]};
        assign dout_w[51] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_51 (
            .dataa (din[51]),
            .datab (din[315]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[51])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_52
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[316],din[52]};
        assign dout_w[52] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_52 (
            .dataa (din[52]),
            .datab (din[316]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[52])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_53
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[317],din[53]};
        assign dout_w[53] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_53 (
            .dataa (din[53]),
            .datab (din[317]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[53])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_54
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[318],din[54]};
        assign dout_w[54] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_54 (
            .dataa (din[54]),
            .datab (din[318]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[54])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_55
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[319],din[55]};
        assign dout_w[55] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_55 (
            .dataa (din[55]),
            .datab (din[319]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[55])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_56
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[320],din[56]};
        assign dout_w[56] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_56 (
            .dataa (din[56]),
            .datab (din[320]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[56])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_57
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[321],din[57]};
        assign dout_w[57] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_57 (
            .dataa (din[57]),
            .datab (din[321]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[57])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_58
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[322],din[58]};
        assign dout_w[58] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_58 (
            .dataa (din[58]),
            .datab (din[322]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[58])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_59
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[323],din[59]};
        assign dout_w[59] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_59 (
            .dataa (din[59]),
            .datab (din[323]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[59])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_60
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[324],din[60]};
        assign dout_w[60] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_60 (
            .dataa (din[60]),
            .datab (din[324]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[60])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_61
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[325],din[61]};
        assign dout_w[61] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_61 (
            .dataa (din[61]),
            .datab (din[325]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[61])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_62
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[326],din[62]};
        assign dout_w[62] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_62 (
            .dataa (din[62]),
            .datab (din[326]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[62])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_63
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[327],din[63]};
        assign dout_w[63] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_63 (
            .dataa (din[63]),
            .datab (din[327]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[63])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_64
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[328],din[64]};
        assign dout_w[64] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_64 (
            .dataa (din[64]),
            .datab (din[328]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[64])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_65
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[329],din[65]};
        assign dout_w[65] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_65 (
            .dataa (din[65]),
            .datab (din[329]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[65])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_66
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[330],din[66]};
        assign dout_w[66] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_66 (
            .dataa (din[66]),
            .datab (din[330]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[66])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_67
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[331],din[67]};
        assign dout_w[67] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_67 (
            .dataa (din[67]),
            .datab (din[331]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[67])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_68
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[332],din[68]};
        assign dout_w[68] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_68 (
            .dataa (din[68]),
            .datab (din[332]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[68])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_69
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[333],din[69]};
        assign dout_w[69] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_69 (
            .dataa (din[69]),
            .datab (din[333]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[69])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_70
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[334],din[70]};
        assign dout_w[70] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_70 (
            .dataa (din[70]),
            .datab (din[334]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[70])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_71
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[335],din[71]};
        assign dout_w[71] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_71 (
            .dataa (din[71]),
            .datab (din[335]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[71])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_72
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[336],din[72]};
        assign dout_w[72] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_72 (
            .dataa (din[72]),
            .datab (din[336]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[72])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_73
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[337],din[73]};
        assign dout_w[73] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_73 (
            .dataa (din[73]),
            .datab (din[337]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[73])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_74
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[338],din[74]};
        assign dout_w[74] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_74 (
            .dataa (din[74]),
            .datab (din[338]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[74])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_75
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[339],din[75]};
        assign dout_w[75] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_75 (
            .dataa (din[75]),
            .datab (din[339]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[75])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_76
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[340],din[76]};
        assign dout_w[76] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_76 (
            .dataa (din[76]),
            .datab (din[340]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[76])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_77
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[341],din[77]};
        assign dout_w[77] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_77 (
            .dataa (din[77]),
            .datab (din[341]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[77])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_78
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[342],din[78]};
        assign dout_w[78] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_78 (
            .dataa (din[78]),
            .datab (din[342]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[78])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_79
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[343],din[79]};
        assign dout_w[79] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_79 (
            .dataa (din[79]),
            .datab (din[343]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[79])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_80
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[344],din[80]};
        assign dout_w[80] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_80 (
            .dataa (din[80]),
            .datab (din[344]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[80])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_81
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[345],din[81]};
        assign dout_w[81] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_81 (
            .dataa (din[81]),
            .datab (din[345]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[81])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_82
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[346],din[82]};
        assign dout_w[82] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_82 (
            .dataa (din[82]),
            .datab (din[346]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[82])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_83
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[347],din[83]};
        assign dout_w[83] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_83 (
            .dataa (din[83]),
            .datab (din[347]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[83])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_84
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[348],din[84]};
        assign dout_w[84] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_84 (
            .dataa (din[84]),
            .datab (din[348]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[84])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_85
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[349],din[85]};
        assign dout_w[85] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_85 (
            .dataa (din[85]),
            .datab (din[349]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[85])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_86
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[350],din[86]};
        assign dout_w[86] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_86 (
            .dataa (din[86]),
            .datab (din[350]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[86])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_87
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[351],din[87]};
        assign dout_w[87] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_87 (
            .dataa (din[87]),
            .datab (din[351]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[87])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_88
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[352],din[88]};
        assign dout_w[88] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_88 (
            .dataa (din[88]),
            .datab (din[352]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[88])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_89
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[353],din[89]};
        assign dout_w[89] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_89 (
            .dataa (din[89]),
            .datab (din[353]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[89])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_90
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[354],din[90]};
        assign dout_w[90] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_90 (
            .dataa (din[90]),
            .datab (din[354]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[90])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_91
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[355],din[91]};
        assign dout_w[91] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_91 (
            .dataa (din[91]),
            .datab (din[355]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[91])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_92
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[356],din[92]};
        assign dout_w[92] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_92 (
            .dataa (din[92]),
            .datab (din[356]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[92])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_93
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[357],din[93]};
        assign dout_w[93] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_93 (
            .dataa (din[93]),
            .datab (din[357]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[93])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_94
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[358],din[94]};
        assign dout_w[94] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_94 (
            .dataa (din[94]),
            .datab (din[358]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[94])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_95
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[359],din[95]};
        assign dout_w[95] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_95 (
            .dataa (din[95]),
            .datab (din[359]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[95])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_96
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[360],din[96]};
        assign dout_w[96] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_96 (
            .dataa (din[96]),
            .datab (din[360]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[96])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_97
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[361],din[97]};
        assign dout_w[97] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_97 (
            .dataa (din[97]),
            .datab (din[361]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[97])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_98
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[362],din[98]};
        assign dout_w[98] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_98 (
            .dataa (din[98]),
            .datab (din[362]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[98])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_99
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[363],din[99]};
        assign dout_w[99] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_99 (
            .dataa (din[99]),
            .datab (din[363]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[99])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_100
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[364],din[100]};
        assign dout_w[100] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_100 (
            .dataa (din[100]),
            .datab (din[364]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[100])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_101
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[365],din[101]};
        assign dout_w[101] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_101 (
            .dataa (din[101]),
            .datab (din[365]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[101])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_102
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[366],din[102]};
        assign dout_w[102] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_102 (
            .dataa (din[102]),
            .datab (din[366]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[102])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_103
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[367],din[103]};
        assign dout_w[103] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_103 (
            .dataa (din[103]),
            .datab (din[367]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[103])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_104
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[368],din[104]};
        assign dout_w[104] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_104 (
            .dataa (din[104]),
            .datab (din[368]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[104])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_105
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[369],din[105]};
        assign dout_w[105] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_105 (
            .dataa (din[105]),
            .datab (din[369]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[105])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_106
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[370],din[106]};
        assign dout_w[106] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_106 (
            .dataa (din[106]),
            .datab (din[370]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[106])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_107
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[371],din[107]};
        assign dout_w[107] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_107 (
            .dataa (din[107]),
            .datab (din[371]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[107])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_108
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[372],din[108]};
        assign dout_w[108] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_108 (
            .dataa (din[108]),
            .datab (din[372]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[108])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_109
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[373],din[109]};
        assign dout_w[109] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_109 (
            .dataa (din[109]),
            .datab (din[373]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[109])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_110
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[374],din[110]};
        assign dout_w[110] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_110 (
            .dataa (din[110]),
            .datab (din[374]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[110])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_111
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[375],din[111]};
        assign dout_w[111] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_111 (
            .dataa (din[111]),
            .datab (din[375]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[111])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_112
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[376],din[112]};
        assign dout_w[112] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_112 (
            .dataa (din[112]),
            .datab (din[376]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[112])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_113
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[377],din[113]};
        assign dout_w[113] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_113 (
            .dataa (din[113]),
            .datab (din[377]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[113])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_114
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[378],din[114]};
        assign dout_w[114] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_114 (
            .dataa (din[114]),
            .datab (din[378]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[114])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_115
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[379],din[115]};
        assign dout_w[115] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_115 (
            .dataa (din[115]),
            .datab (din[379]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[115])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_116
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[380],din[116]};
        assign dout_w[116] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_116 (
            .dataa (din[116]),
            .datab (din[380]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[116])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_117
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[381],din[117]};
        assign dout_w[117] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_117 (
            .dataa (din[117]),
            .datab (din[381]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[117])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_118
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[382],din[118]};
        assign dout_w[118] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_118 (
            .dataa (din[118]),
            .datab (din[382]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[118])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_119
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[383],din[119]};
        assign dout_w[119] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_119 (
            .dataa (din[119]),
            .datab (din[383]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[119])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_120
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[384],din[120]};
        assign dout_w[120] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_120 (
            .dataa (din[120]),
            .datab (din[384]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[120])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_121
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[385],din[121]};
        assign dout_w[121] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_121 (
            .dataa (din[121]),
            .datab (din[385]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[121])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_122
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[386],din[122]};
        assign dout_w[122] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_122 (
            .dataa (din[122]),
            .datab (din[386]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[122])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_123
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[387],din[123]};
        assign dout_w[123] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_123 (
            .dataa (din[123]),
            .datab (din[387]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[123])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_124
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[388],din[124]};
        assign dout_w[124] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_124 (
            .dataa (din[124]),
            .datab (din[388]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[124])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_125
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[389],din[125]};
        assign dout_w[125] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_125 (
            .dataa (din[125]),
            .datab (din[389]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[125])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_126
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[390],din[126]};
        assign dout_w[126] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_126 (
            .dataa (din[126]),
            .datab (din[390]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[126])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_127
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[391],din[127]};
        assign dout_w[127] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_127 (
            .dataa (din[127]),
            .datab (din[391]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[127])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_128
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[392],din[128]};
        assign dout_w[128] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_128 (
            .dataa (din[128]),
            .datab (din[392]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[128])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_129
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[393],din[129]};
        assign dout_w[129] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_129 (
            .dataa (din[129]),
            .datab (din[393]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[129])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_130
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[394],din[130]};
        assign dout_w[130] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_130 (
            .dataa (din[130]),
            .datab (din[394]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[130])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_131
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[395],din[131]};
        assign dout_w[131] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_131 (
            .dataa (din[131]),
            .datab (din[395]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[131])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_132
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[396],din[132]};
        assign dout_w[132] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_132 (
            .dataa (din[132]),
            .datab (din[396]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[132])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_133
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[397],din[133]};
        assign dout_w[133] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_133 (
            .dataa (din[133]),
            .datab (din[397]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[133])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_134
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[398],din[134]};
        assign dout_w[134] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_134 (
            .dataa (din[134]),
            .datab (din[398]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[134])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_135
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[399],din[135]};
        assign dout_w[135] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_135 (
            .dataa (din[135]),
            .datab (din[399]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[135])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_136
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[400],din[136]};
        assign dout_w[136] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_136 (
            .dataa (din[136]),
            .datab (din[400]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[136])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_137
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[401],din[137]};
        assign dout_w[137] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_137 (
            .dataa (din[137]),
            .datab (din[401]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[137])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_138
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[402],din[138]};
        assign dout_w[138] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_138 (
            .dataa (din[138]),
            .datab (din[402]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[138])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_139
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[403],din[139]};
        assign dout_w[139] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_139 (
            .dataa (din[139]),
            .datab (din[403]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[139])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_140
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[404],din[140]};
        assign dout_w[140] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_140 (
            .dataa (din[140]),
            .datab (din[404]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[140])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_141
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[405],din[141]};
        assign dout_w[141] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_141 (
            .dataa (din[141]),
            .datab (din[405]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[141])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_142
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[406],din[142]};
        assign dout_w[142] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_142 (
            .dataa (din[142]),
            .datab (din[406]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[142])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_143
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[407],din[143]};
        assign dout_w[143] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_143 (
            .dataa (din[143]),
            .datab (din[407]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[143])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_144
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[408],din[144]};
        assign dout_w[144] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_144 (
            .dataa (din[144]),
            .datab (din[408]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[144])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_145
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[409],din[145]};
        assign dout_w[145] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_145 (
            .dataa (din[145]),
            .datab (din[409]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[145])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_146
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[410],din[146]};
        assign dout_w[146] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_146 (
            .dataa (din[146]),
            .datab (din[410]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[146])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_147
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[411],din[147]};
        assign dout_w[147] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_147 (
            .dataa (din[147]),
            .datab (din[411]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[147])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_148
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[412],din[148]};
        assign dout_w[148] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_148 (
            .dataa (din[148]),
            .datab (din[412]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[148])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_149
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[413],din[149]};
        assign dout_w[149] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_149 (
            .dataa (din[149]),
            .datab (din[413]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[149])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_150
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[414],din[150]};
        assign dout_w[150] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_150 (
            .dataa (din[150]),
            .datab (din[414]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[150])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_151
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[415],din[151]};
        assign dout_w[151] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_151 (
            .dataa (din[151]),
            .datab (din[415]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[151])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_152
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[416],din[152]};
        assign dout_w[152] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_152 (
            .dataa (din[152]),
            .datab (din[416]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[152])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_153
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[417],din[153]};
        assign dout_w[153] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_153 (
            .dataa (din[153]),
            .datab (din[417]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[153])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_154
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[418],din[154]};
        assign dout_w[154] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_154 (
            .dataa (din[154]),
            .datab (din[418]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[154])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_155
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[419],din[155]};
        assign dout_w[155] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_155 (
            .dataa (din[155]),
            .datab (din[419]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[155])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_156
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[420],din[156]};
        assign dout_w[156] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_156 (
            .dataa (din[156]),
            .datab (din[420]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[156])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_157
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[421],din[157]};
        assign dout_w[157] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_157 (
            .dataa (din[157]),
            .datab (din[421]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[157])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_158
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[422],din[158]};
        assign dout_w[158] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_158 (
            .dataa (din[158]),
            .datab (din[422]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[158])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_159
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[423],din[159]};
        assign dout_w[159] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_159 (
            .dataa (din[159]),
            .datab (din[423]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[159])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_160
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[424],din[160]};
        assign dout_w[160] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_160 (
            .dataa (din[160]),
            .datab (din[424]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[160])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_161
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[425],din[161]};
        assign dout_w[161] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_161 (
            .dataa (din[161]),
            .datab (din[425]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[161])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_162
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[426],din[162]};
        assign dout_w[162] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_162 (
            .dataa (din[162]),
            .datab (din[426]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[162])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_163
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[427],din[163]};
        assign dout_w[163] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_163 (
            .dataa (din[163]),
            .datab (din[427]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[163])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_164
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[428],din[164]};
        assign dout_w[164] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_164 (
            .dataa (din[164]),
            .datab (din[428]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[164])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_165
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[429],din[165]};
        assign dout_w[165] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_165 (
            .dataa (din[165]),
            .datab (din[429]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[165])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_166
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[430],din[166]};
        assign dout_w[166] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_166 (
            .dataa (din[166]),
            .datab (din[430]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[166])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_167
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[431],din[167]};
        assign dout_w[167] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_167 (
            .dataa (din[167]),
            .datab (din[431]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[167])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_168
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[432],din[168]};
        assign dout_w[168] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_168 (
            .dataa (din[168]),
            .datab (din[432]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[168])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_169
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[433],din[169]};
        assign dout_w[169] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_169 (
            .dataa (din[169]),
            .datab (din[433]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[169])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_170
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[434],din[170]};
        assign dout_w[170] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_170 (
            .dataa (din[170]),
            .datab (din[434]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[170])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_171
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[435],din[171]};
        assign dout_w[171] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_171 (
            .dataa (din[171]),
            .datab (din[435]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[171])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_172
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[436],din[172]};
        assign dout_w[172] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_172 (
            .dataa (din[172]),
            .datab (din[436]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[172])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_173
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[437],din[173]};
        assign dout_w[173] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_173 (
            .dataa (din[173]),
            .datab (din[437]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[173])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_174
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[438],din[174]};
        assign dout_w[174] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_174 (
            .dataa (din[174]),
            .datab (din[438]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[174])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_175
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[439],din[175]};
        assign dout_w[175] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_175 (
            .dataa (din[175]),
            .datab (din[439]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[175])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_176
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[440],din[176]};
        assign dout_w[176] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_176 (
            .dataa (din[176]),
            .datab (din[440]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[176])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_177
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[441],din[177]};
        assign dout_w[177] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_177 (
            .dataa (din[177]),
            .datab (din[441]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[177])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_178
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[442],din[178]};
        assign dout_w[178] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_178 (
            .dataa (din[178]),
            .datab (din[442]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[178])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_179
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[443],din[179]};
        assign dout_w[179] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_179 (
            .dataa (din[179]),
            .datab (din[443]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[179])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_180
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[444],din[180]};
        assign dout_w[180] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_180 (
            .dataa (din[180]),
            .datab (din[444]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[180])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_181
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[445],din[181]};
        assign dout_w[181] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_181 (
            .dataa (din[181]),
            .datab (din[445]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[181])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_182
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[446],din[182]};
        assign dout_w[182] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_182 (
            .dataa (din[182]),
            .datab (din[446]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[182])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_183
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[447],din[183]};
        assign dout_w[183] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_183 (
            .dataa (din[183]),
            .datab (din[447]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[183])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_184
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[448],din[184]};
        assign dout_w[184] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_184 (
            .dataa (din[184]),
            .datab (din[448]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[184])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_185
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[449],din[185]};
        assign dout_w[185] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_185 (
            .dataa (din[185]),
            .datab (din[449]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[185])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_186
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[450],din[186]};
        assign dout_w[186] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_186 (
            .dataa (din[186]),
            .datab (din[450]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[186])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_187
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[451],din[187]};
        assign dout_w[187] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_187 (
            .dataa (din[187]),
            .datab (din[451]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[187])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_188
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[452],din[188]};
        assign dout_w[188] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_188 (
            .dataa (din[188]),
            .datab (din[452]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[188])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_189
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[453],din[189]};
        assign dout_w[189] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_189 (
            .dataa (din[189]),
            .datab (din[453]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[189])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_190
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[454],din[190]};
        assign dout_w[190] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_190 (
            .dataa (din[190]),
            .datab (din[454]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[190])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_191
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[455],din[191]};
        assign dout_w[191] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_191 (
            .dataa (din[191]),
            .datab (din[455]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[191])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_192
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[456],din[192]};
        assign dout_w[192] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_192 (
            .dataa (din[192]),
            .datab (din[456]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[192])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_193
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[457],din[193]};
        assign dout_w[193] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_193 (
            .dataa (din[193]),
            .datab (din[457]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[193])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_194
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[458],din[194]};
        assign dout_w[194] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_194 (
            .dataa (din[194]),
            .datab (din[458]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[194])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_195
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[459],din[195]};
        assign dout_w[195] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_195 (
            .dataa (din[195]),
            .datab (din[459]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[195])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_196
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[460],din[196]};
        assign dout_w[196] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_196 (
            .dataa (din[196]),
            .datab (din[460]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[196])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_197
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[461],din[197]};
        assign dout_w[197] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_197 (
            .dataa (din[197]),
            .datab (din[461]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[197])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_198
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[462],din[198]};
        assign dout_w[198] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_198 (
            .dataa (din[198]),
            .datab (din[462]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[198])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_199
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[463],din[199]};
        assign dout_w[199] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_199 (
            .dataa (din[199]),
            .datab (din[463]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[199])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_200
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[464],din[200]};
        assign dout_w[200] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_200 (
            .dataa (din[200]),
            .datab (din[464]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[200])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_201
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[465],din[201]};
        assign dout_w[201] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_201 (
            .dataa (din[201]),
            .datab (din[465]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[201])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_202
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[466],din[202]};
        assign dout_w[202] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_202 (
            .dataa (din[202]),
            .datab (din[466]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[202])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_203
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[467],din[203]};
        assign dout_w[203] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_203 (
            .dataa (din[203]),
            .datab (din[467]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[203])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_204
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[468],din[204]};
        assign dout_w[204] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_204 (
            .dataa (din[204]),
            .datab (din[468]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[204])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_205
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[469],din[205]};
        assign dout_w[205] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_205 (
            .dataa (din[205]),
            .datab (din[469]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[205])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_206
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[470],din[206]};
        assign dout_w[206] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_206 (
            .dataa (din[206]),
            .datab (din[470]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[206])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_207
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[471],din[207]};
        assign dout_w[207] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_207 (
            .dataa (din[207]),
            .datab (din[471]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[207])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_208
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[472],din[208]};
        assign dout_w[208] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_208 (
            .dataa (din[208]),
            .datab (din[472]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[208])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_209
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[473],din[209]};
        assign dout_w[209] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_209 (
            .dataa (din[209]),
            .datab (din[473]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[209])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_210
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[474],din[210]};
        assign dout_w[210] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_210 (
            .dataa (din[210]),
            .datab (din[474]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[210])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_211
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[475],din[211]};
        assign dout_w[211] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_211 (
            .dataa (din[211]),
            .datab (din[475]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[211])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_212
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[476],din[212]};
        assign dout_w[212] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_212 (
            .dataa (din[212]),
            .datab (din[476]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[212])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_213
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[477],din[213]};
        assign dout_w[213] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_213 (
            .dataa (din[213]),
            .datab (din[477]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[213])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_214
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[478],din[214]};
        assign dout_w[214] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_214 (
            .dataa (din[214]),
            .datab (din[478]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[214])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_215
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[479],din[215]};
        assign dout_w[215] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_215 (
            .dataa (din[215]),
            .datab (din[479]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[215])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_216
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[480],din[216]};
        assign dout_w[216] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_216 (
            .dataa (din[216]),
            .datab (din[480]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[216])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_217
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[481],din[217]};
        assign dout_w[217] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_217 (
            .dataa (din[217]),
            .datab (din[481]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[217])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_218
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[482],din[218]};
        assign dout_w[218] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_218 (
            .dataa (din[218]),
            .datab (din[482]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[218])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_219
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[483],din[219]};
        assign dout_w[219] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_219 (
            .dataa (din[219]),
            .datab (din[483]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[219])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_220
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[484],din[220]};
        assign dout_w[220] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_220 (
            .dataa (din[220]),
            .datab (din[484]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[220])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_221
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[485],din[221]};
        assign dout_w[221] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_221 (
            .dataa (din[221]),
            .datab (din[485]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[221])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_222
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[486],din[222]};
        assign dout_w[222] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_222 (
            .dataa (din[222]),
            .datab (din[486]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[222])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_223
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[487],din[223]};
        assign dout_w[223] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_223 (
            .dataa (din[223]),
            .datab (din[487]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[223])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_224
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[488],din[224]};
        assign dout_w[224] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_224 (
            .dataa (din[224]),
            .datab (din[488]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[224])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_225
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[489],din[225]};
        assign dout_w[225] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_225 (
            .dataa (din[225]),
            .datab (din[489]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[225])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_226
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[490],din[226]};
        assign dout_w[226] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_226 (
            .dataa (din[226]),
            .datab (din[490]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[226])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_227
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[491],din[227]};
        assign dout_w[227] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_227 (
            .dataa (din[227]),
            .datab (din[491]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[227])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_228
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[492],din[228]};
        assign dout_w[228] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_228 (
            .dataa (din[228]),
            .datab (din[492]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[228])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_229
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[493],din[229]};
        assign dout_w[229] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_229 (
            .dataa (din[229]),
            .datab (din[493]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[229])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_230
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[494],din[230]};
        assign dout_w[230] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_230 (
            .dataa (din[230]),
            .datab (din[494]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[230])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_231
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[495],din[231]};
        assign dout_w[231] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_231 (
            .dataa (din[231]),
            .datab (din[495]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[231])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_232
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[496],din[232]};
        assign dout_w[232] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_232 (
            .dataa (din[232]),
            .datab (din[496]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[232])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_233
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[497],din[233]};
        assign dout_w[233] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_233 (
            .dataa (din[233]),
            .datab (din[497]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[233])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_234
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[498],din[234]};
        assign dout_w[234] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_234 (
            .dataa (din[234]),
            .datab (din[498]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[234])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_235
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[499],din[235]};
        assign dout_w[235] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_235 (
            .dataa (din[235]),
            .datab (din[499]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[235])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_236
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[500],din[236]};
        assign dout_w[236] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_236 (
            .dataa (din[236]),
            .datab (din[500]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[236])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_237
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[501],din[237]};
        assign dout_w[237] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_237 (
            .dataa (din[237]),
            .datab (din[501]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[237])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_238
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[502],din[238]};
        assign dout_w[238] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_238 (
            .dataa (din[238]),
            .datab (din[502]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[238])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_239
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[503],din[239]};
        assign dout_w[239] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_239 (
            .dataa (din[239]),
            .datab (din[503]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[239])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_240
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[504],din[240]};
        assign dout_w[240] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_240 (
            .dataa (din[240]),
            .datab (din[504]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[240])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_241
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[505],din[241]};
        assign dout_w[241] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_241 (
            .dataa (din[241]),
            .datab (din[505]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[241])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_242
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[506],din[242]};
        assign dout_w[242] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_242 (
            .dataa (din[242]),
            .datab (din[506]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[242])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_243
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[507],din[243]};
        assign dout_w[243] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_243 (
            .dataa (din[243]),
            .datab (din[507]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[243])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_244
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[508],din[244]};
        assign dout_w[244] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_244 (
            .dataa (din[244]),
            .datab (din[508]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[244])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_245
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[509],din[245]};
        assign dout_w[245] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_245 (
            .dataa (din[245]),
            .datab (din[509]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[245])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_246
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[510],din[246]};
        assign dout_w[246] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_246 (
            .dataa (din[246]),
            .datab (din[510]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[246])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_247
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[511],din[247]};
        assign dout_w[247] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_247 (
            .dataa (din[247]),
            .datab (din[511]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[247])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_248
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[512],din[248]};
        assign dout_w[248] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_248 (
            .dataa (din[248]),
            .datab (din[512]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[248])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_249
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[513],din[249]};
        assign dout_w[249] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_249 (
            .dataa (din[249]),
            .datab (din[513]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[249])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_250
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[514],din[250]};
        assign dout_w[250] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_250 (
            .dataa (din[250]),
            .datab (din[514]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[250])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_251
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[515],din[251]};
        assign dout_w[251] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_251 (
            .dataa (din[251]),
            .datab (din[515]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[251])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_252
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[516],din[252]};
        assign dout_w[252] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_252 (
            .dataa (din[252]),
            .datab (din[516]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[252])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_253
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[517],din[253]};
        assign dout_w[253] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_253 (
            .dataa (din[253]),
            .datab (din[517]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[253])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_254
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[518],din[254]};
        assign dout_w[254] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_254 (
            .dataa (din[254]),
            .datab (din[518]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[254])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_255
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[519],din[255]};
        assign dout_w[255] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_255 (
            .dataa (din[255]),
            .datab (din[519]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[255])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_256
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[520],din[256]};
        assign dout_w[256] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_256 (
            .dataa (din[256]),
            .datab (din[520]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[256])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_257
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[521],din[257]};
        assign dout_w[257] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_257 (
            .dataa (din[257]),
            .datab (din[521]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[257])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_258
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[522],din[258]};
        assign dout_w[258] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_258 (
            .dataa (din[258]),
            .datab (din[522]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[258])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_259
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[523],din[259]};
        assign dout_w[259] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_259 (
            .dataa (din[259]),
            .datab (din[523]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[259])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_260
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[524],din[260]};
        assign dout_w[260] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_260 (
            .dataa (din[260]),
            .datab (din[524]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[260])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_261
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[525],din[261]};
        assign dout_w[261] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_261 (
            .dataa (din[261]),
            .datab (din[525]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[261])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_262
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[526],din[262]};
        assign dout_w[262] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_262 (
            .dataa (din[262]),
            .datab (din[526]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[262])
        );
    end
endgenerate


generate
    if (SIM_EMULATE) begin : gen_s10c_263
        wire [63:0] local_mask = 64'hff00f0f0ccccaaaa;
        wire [5:0] local_din = {1'b0,sel1,1'b0,1'b0,din[527],din[263]};
        assign dout_w[263] = local_mask [local_din];
    end else begin
        //Note: the S5 cell is 99% the same, and compatible
        //stratixv_lcell_comb s5c (
 
        fourteennm_lcell_comb  #(
            .lut_mask(64'hff00f0f0ccccaaaa),
            .shared_arith("off"),
            .extended_lut("off")
        ) s10c_263 (
            .dataa (din[263]),
            .datab (din[527]),
            .datac (1'b0),
            .datad (1'b0),
            .datae (sel1),
            .dataf (1'b0),
            .datag(1'b1),
            
            .cin(1'b1),
            
            
            // synthesis translate_off
            // this is for stratix 10 (fourteen) but not the others
            .datah(1'b1),
                        
            // this does not exist in S10, but is partially there in the models right this second
            .sharein(1'b0),
            // synthesis translate_on
            
            .sumout(),.cout(),.shareout(),
            .combout(dout_w[263])
        );
    end
endgenerate


reg [527:0] dout_r = 528'b0;
always @(posedge clk) dout_r <= {dout_r[263:0],dout_w};

assign dout = dout_r[527:264];

endmodule

