// Seed: 2977002109
module module_0 (
    output logic id_0
);
  always id_0 <= 1;
  wire id_2;
  reg  id_3;
  reg  id_4;
  assign id_4 = id_3;
  final id_4 <= #1 id_4;
  wire id_5;
  wire id_6;
  assign id_6 = id_5;
  wire id_7;
  wire id_8;
  module_2(
      id_8
  );
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    output tri id_2
);
  initial
    if (id_4) begin
      id_4 <= #1  (id_4);
    end else id_0 <= 1;
  module_0(
      id_0
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  uwire id_3;
  id_4(
      .id_0(1'd0 * id_1), .id_1(id_5.sum !== 1'b0 % 1), .id_2(id_5), .id_3(1), .id_4(1'b0)
  );
  assign id_3 = 1;
  wire id_6 = ($display(1, id_2, 1));
  wire id_7;
  wire id_8;
  id_9(
      id_1
  );
endmodule
