[2025-09-17 03:03:33] START suite=qualcomm_srv trace=srv596_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv596_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2765121 heartbeat IPC: 3.616 cumulative IPC: 3.616 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5317066 cumulative IPC: 3.761 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5317066 cumulative IPC: 3.761 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5317067 heartbeat IPC: 3.919 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14930017 heartbeat IPC: 1.04 cumulative IPC: 1.04 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 24366529 heartbeat IPC: 1.06 cumulative IPC: 1.05 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 33838407 heartbeat IPC: 1.056 cumulative IPC: 1.052 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 43604424 heartbeat IPC: 1.024 cumulative IPC: 1.045 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 53153836 heartbeat IPC: 1.047 cumulative IPC: 1.045 (Simulation time: 00 hr 07 min 24 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 62560557 heartbeat IPC: 1.063 cumulative IPC: 1.048 (Simulation time: 00 hr 08 min 37 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 72253310 heartbeat IPC: 1.032 cumulative IPC: 1.046 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 81751440 heartbeat IPC: 1.053 cumulative IPC: 1.047 (Simulation time: 00 hr 11 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv596_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000020 cycles: 91485094 heartbeat IPC: 1.027 cumulative IPC: 1.044 (Simulation time: 00 hr 12 min 20 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 95335837 cumulative IPC: 1.049 (Simulation time: 00 hr 13 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 95335837 cumulative IPC: 1.049 (Simulation time: 00 hr 13 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv596_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.049 instructions: 100000000 cycles: 95335837
CPU 0 Branch Prediction Accuracy: 94.27% MPKI: 10.28 Average ROB Occupancy at Mispredict: 41.37
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1313
BRANCH_INDIRECT: 0.1644
BRANCH_CONDITIONAL: 9.427
BRANCH_DIRECT_CALL: 0.2442
BRANCH_INDIRECT_CALL: 0.07511
BRANCH_RETURN: 0.241


====Backend Stall Breakdown====
ROB_STALL: 1748602
LQ_STALL: 0
SQ_STALL: 272802


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 187.41017
REPLAY_LOAD: 73.99191
NON_REPLAY_LOAD: 14.870857

== Total ==
ADDR_TRANS: 387002
REPLAY_LOAD: 247059
NON_REPLAY_LOAD: 1114541

== Counts ==
ADDR_TRANS: 2065
REPLAY_LOAD: 3339
NON_REPLAY_LOAD: 74948

cpu0->cpu0_STLB TOTAL        ACCESS:    1630520 HIT:    1468082 MISS:     162438 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1630520 HIT:    1468082 MISS:     162438 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 112 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4732998 HIT:    2823822 MISS:    1909176 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3689161 HIT:    2160788 MISS:    1528373 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     173457 HIT:      78486 MISS:      94971 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     530361 HIT:     527227 MISS:       3134 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     340019 HIT:      57321 MISS:     282698 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14365484 HIT:   10778096 MISS:    3587388 MSHR_MERGE:    1019650
cpu0->cpu0_L1I LOAD         ACCESS:   14365484 HIT:   10778096 MISS:    3587388 MSHR_MERGE:    1019650
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.94 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24789677 HIT:   22489576 MISS:    2300101 MSHR_MERGE:     665197
cpu0->cpu0_L1D LOAD         ACCESS:   14466168 HIT:   12950558 MISS:    1515610 MSHR_MERGE:     394186
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    9950207 HIT:    9508754 MISS:     441453 MSHR_MERGE:     267992
cpu0->cpu0_L1D TRANSLATION  ACCESS:     373302 HIT:      30264 MISS:     343038 MSHR_MERGE:       3019
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11788615 HIT:   10977574 MISS:     811041 MSHR_MERGE:     429870
cpu0->cpu0_ITLB LOAD         ACCESS:   11788615 HIT:   10977574 MISS:     811041 MSHR_MERGE:     429870
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 17.44 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23298083 HIT:   21644184 MISS:    1653899 MSHR_MERGE:     404550
cpu0->cpu0_DTLB LOAD         ACCESS:   23298083 HIT:   21644184 MISS:    1653899 MSHR_MERGE:     404550
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.42 cycles
cpu0->LLC TOTAL        ACCESS:    2200553 HIT:    2007957 MISS:     192596 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1528373 HIT:    1396430 MISS:     131943 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      94971 HIT:      70216 MISS:      24755 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     294511 HIT:     294286 MISS:        225 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     282698 HIT:     247025 MISS:      35673 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.34 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3954
  ROW_BUFFER_MISS:     188417
  AVG DBUS CONGESTED CYCLE: 7.358
Channel 0 WQ ROW_BUFFER_HIT:      15651
  ROW_BUFFER_MISS:      90396
  FULL:          0
Channel 0 REFRESHES ISSUED:       7944

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       906340       265418       147810         5690
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          442         7932        37321         6953
  STLB miss resolved @ L2C                0         1138        14874        39923         3130
  STLB miss resolved @ LLC                0          912        29814       129465        14708
  STLB miss resolved @ MEM                0          134         3659        17244        21051

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              99789        17190       355249       131564         1993
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          114         2577        11584          499
  STLB miss resolved @ L2C                0          108         7120        18337          262
  STLB miss resolved @ LLC                0          230        17371        82727         1192
  STLB miss resolved @ MEM                0           35         2009         7018         1824
[2025-09-17 03:17:05] END   suite=qualcomm_srv trace=srv596_ap (rc=0)
