# Generated by Yosys 0.7+528 (git sha1 3f00702, clang 3.8.0-2ubuntu4 -fPIC -Os)

.model top
.inputs CLK SER_RX SD_MISO SD_MOSI SD_SCK SD_CS BUTTONS[0] BUTTONS[1] BUTTONS[2] BUTTONS[3] BUTTONS[4] BUTTONS[5] BUTTONS[6] BUTTONS[7]
.outputs SER_TX SD_MISO SD_MOSI SD_SCK SD_CS lcd_D0 lcd_D1 lcd_D2 lcd_D3 lcd_D4 lcd_D5 lcd_D6 lcd_D7 lcd_nreset lcd_cmd_data lcd_write_edge BUTTONS[0] BUTTONS[1] BUTTONS[2] BUTTONS[3] BUTTONS[4] BUTTONS[5] BUTTONS[6] BUTTONS[7] LED USBPU
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$41255$n1066 I1=$abc$41255$n2504 I2=$false I3=$false O=$abc$41255$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.is_sb_sh_sw I2=$abc$41255$n2505 I3=$false O=$abc$41255$n2504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.instr_jalr I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=soc.cpu.is_alu_reg_imm I3=$false O=$abc$41255$n2505
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=$abc$41255$n2507 I2=$false I3=$false O=$abc$41255$n1066
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.instr_auipc I2=$false I3=$false O=$abc$41255$n2507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2509 I1=soc.cpu.mem_addr[2] I2=$false I3=$false O=$abc$41255$n3
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2510 I1=$abc$41255$n2511 I2=$false I3=$false O=$abc$41255$n2509
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=soc.cpu.mem_addr[5] I2=soc.cpu.mem_addr[6] I3=soc.cpu.mem_addr[7] O=$abc$41255$n2510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[0] I1=soc.cpu.mem_addr[1] I2=soc.cpu.mem_addr[3] I3=$false O=$abc$41255$n2511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n2513 I1=$abc$41255$n2517 I2=$false I3=$false O=$abc$41255$n4
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd.iomem_ready I1=$abc$41255$n2515 I2=$abc$41255$n2516 I3=$abc$41255$n2514 O=$abc$41255$n2513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[28] I1=soc.cpu.mem_addr[29] I2=soc.cpu.mem_addr[30] I3=soc.cpu.mem_addr[31] O=$abc$41255$n2514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[27] I1=soc.cpu.mem_addr[26] I2=$false I3=$false O=$abc$41255$n2515
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_addr[24] I1=soc.cpu.mem_addr[25] I2=$false I3=$false O=$abc$41255$n2516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n7435 I1=soc.cpu.mem_valid I2=$false I3=$false O=$abc$41255$n2517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2519 I1=reset_cnt[5] I2=reset_cnt[4] I3=$false O=resetn
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=reset_cnt[3] I1=reset_cnt[2] I2=reset_cnt[1] I3=reset_cnt[0] O=$abc$41255$n2519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2554 I1=$abc$41255$n2536 I2=$abc$41255$n2521 I3=$false O=$abc$41255$n136
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n2522 I1=$abc$41255$n2532 I2=$false I3=$false O=$abc$41255$n2521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2530 I1=$abc$41255$n2523 I2=$false I3=$false O=$abc$41255$n2522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2524 I1=$abc$41255$n2528 I2=$false I3=$false O=$abc$41255$n2523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2525 I1=$abc$41255$n2526 I2=$abc$41255$n2527 I3=$false O=$abc$41255$n2524
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=soc.cpu.mem_do_wdata I2=resetn I3=$false O=$abc$41255$n2525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.irq_active I1=soc.cpu.irq_mask[2] I2=$false I3=$false O=$abc$41255$n2526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.mem_wordsize[0] I3=$false O=$abc$41255$n2527
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n2525 I1=$abc$41255$n2529 I2=$abc$41255$n2526 I3=$false O=$abc$41255$n2528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.reg_pc[0] I1=soc.cpu.reg_pc[1] I2=resetn I3=soc.cpu.mem_do_rinst O=$abc$41255$n2529
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$41255$n2529 I1=$abc$41255$n2531 I2=$abc$41255$n2526 I3=$false O=$abc$41255$n2530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op1[0] I2=$abc$41255$n2527 I3=$false O=$abc$41255$n2531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$41255$n2534 I1=$abc$41255$n2535 I2=$abc$41255$n2525 I3=$abc$41255$n2533 O=$abc$41255$n2532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$41255$n2529 I1=soc.cpu.mem_do_wdata I2=soc.cpu.mem_do_rdata I3=resetn O=$abc$41255$n2533
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n2529 I1=resetn I2=$abc$41255$n2531 I3=$false O=$abc$41255$n2534
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op1[0] I2=soc.cpu.mem_wordsize[2] I3=$abc$41255$n2526 O=$abc$41255$n2535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.irq_active I1=soc.cpu.irq_mask[1] I2=$abc$41255$n2537 I3=soc.cpu.cpu_state[0] O=$abc$41255$n2536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=$abc$41255$n2538 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$41255$n2537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2539 I1=$abc$41255$n2544 I2=$abc$41255$n2552 I3=$false O=$abc$41255$n2538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.instr_slt I1=soc.cpu.instr_blt I2=$abc$41255$n2540 I3=$abc$41255$n2543 O=$abc$41255$n2539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.instr_lh I1=soc.cpu.instr_lb I2=$abc$41255$n2541 I3=$abc$41255$n2542 O=$abc$41255$n2540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.instr_sltu I1=soc.cpu.instr_addi I2=soc.cpu.instr_bgeu I3=soc.cpu.instr_bne O=$abc$41255$n2541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_sh I1=soc.cpu.instr_sb I2=$false I3=$false O=$abc$41255$n2542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_slti I1=soc.cpu.instr_bge I2=soc.cpu.instr_beq I3=soc.cpu.instr_sltiu O=$abc$41255$n2543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2545 I1=$abc$41255$n2548 I2=$abc$41255$n2550 I3=$abc$41255$n2551 O=$abc$41255$n2544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n1050 I1=soc.cpu.instr_jal I2=$abc$41255$n2507 I3=$abc$41255$n2546 O=$abc$41255$n2545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.instr_jalr I1=soc.cpu.instr_add I2=soc.cpu.instr_sub I3=$false O=$abc$41255$n2546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.instr_lw I1=soc.cpu.instr_lbu I2=soc.cpu.instr_lhu I3=$false O=$abc$41255$n1050
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=soc.cpu.instr_xori I1=soc.cpu.instr_sw I2=soc.cpu.instr_bltu I3=$abc$41255$n2549 O=$abc$41255$n2548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.instr_srli I1=soc.cpu.instr_slli I2=soc.cpu.instr_andi I3=soc.cpu.instr_ori O=$abc$41255$n2549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_srl I1=soc.cpu.instr_xor I2=soc.cpu.instr_sll I3=soc.cpu.instr_srai O=$abc$41255$n2550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_waitirq I1=soc.cpu.instr_and I2=soc.cpu.instr_or I3=soc.cpu.instr_sra O=$abc$41255$n2551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.instr_setq I1=soc.cpu.instr_getq I2=$abc$41255$n2553 I3=$false O=$abc$41255$n2552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.instr_timer I1=soc.cpu.instr_maskirq I2=soc.cpu.instr_retirq I3=$false O=$abc$41255$n2553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$41255$n2531 I1=$abc$41255$n2525 I2=$abc$41255$n2529 I3=$false O=$abc$41255$n2554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2556 I1=$abc$41255$n2764 I2=$abc$41255$n2775 I3=$abc$41255$n2796 O=$abc$41255$n169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111111111111
.gate SB_LUT4 I0=$abc$41255$n4880 I1=soc.cpu.latched_rd[0] I2=$false I3=$false O=$abc$41255$n2556
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$41255$n4682 I1=soc.cpu.mem_rdata_latched[15] I2=soc.cpu.decoded_rs1[0] I3=$abc$41255$n3579 O=$abc$41255$n4880
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$41255$n2559 I1=$abc$41255$n2683 I2=$abc$41255$n2721 I3=$false O=$abc$41255$n4682
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n2560 I1=soc.cpu.mem_rdata_latched[3] I2=$abc$41255$n2629 I3=$abc$41255$n2656 O=$abc$41255$n2559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2601 I1=$abc$41255$n2602 I2=$abc$41255$n2561 I3=$abc$41255$n2583 O=$abc$41255$n2560
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$abc$41255$n2562 I1=soc.cpu.mem_rdata_q[0] I2=$false I3=$false O=$abc$41255$n2561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2579 I1=$abc$41255$n2563 I2=$abc$41255$n2569 I3=soc.cpu.mem_valid O=$abc$41255$n2562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$41255$n2513 I1=$abc$41255$n2564 I2=$abc$41255$n2567 I3=$abc$41255$n2517 O=$abc$41255$n2563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=gpio_peripheral.iomem_ready I1=$abc$41255$n2565 I2=$abc$41255$n2566 I3=$abc$41255$n2514 O=$abc$41255$n2564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[27] I1=soc.cpu.mem_addr[26] I2=$false I3=$false O=$abc$41255$n2565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.mem_addr[25] I1=soc.cpu.mem_addr[24] I2=$false I3=$false O=$abc$41255$n2566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_addr[25] I1=lcd_peripheral.iomem_ready I2=$abc$41255$n2514 I3=$abc$41255$n2568 O=$abc$41255$n2567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[27] I1=soc.cpu.mem_addr[24] I2=soc.cpu.mem_addr[26] I3=$false O=$abc$41255$n2568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2577 I3=soc.ram_ready O=$abc$41255$n2569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$41255$n2514 I1=$abc$41255$n4429 I2=$abc$41255$n2572 I3=$false O=$abc$41255$n2570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[12] I2=soc.cpu.mem_addr[13] I3=$false O=$abc$41255$n4429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=soc.cpu.mem_addr[9] I2=soc.cpu.mem_addr[14] I3=soc.cpu.mem_addr[15] O=$abc$41255$n2572
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2565 I1=$abc$41255$n2574 I2=$abc$41255$n2575 I3=$abc$41255$n2576 O=$abc$41255$n2573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[20] I1=soc.cpu.mem_addr[21] I2=soc.cpu.mem_addr[22] I3=soc.cpu.mem_addr[23] O=$abc$41255$n2574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=soc.cpu.mem_addr[17] I2=soc.cpu.mem_addr[18] I3=soc.cpu.mem_addr[19] O=$abc$41255$n2575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=soc.cpu.mem_addr[24] I2=soc.cpu.mem_addr[25] I3=soc.cpu.mem_valid O=$abc$41255$n2576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n2510 I1=$abc$41255$n2578 I2=soc.cpu.mem_addr[2] I3=$false O=$abc$41255$n2577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=soc.cpu.mem_addr[0] I2=soc.cpu.mem_addr[1] I3=$false O=$abc$41255$n2578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$41255$n2580 I1=$abc$41255$n2573 I2=$abc$41255$n2570 I3=$abc$41255$n2582 O=$abc$41255$n2579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.simpleuart.send_dummy I1=$abc$41255$n2581 I2=soc.cpu.mem_wstrb[0] I3=$false O=$abc$41255$n2580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[0] I1=soc.simpleuart.send_bitcnt[1] I2=soc.simpleuart.send_bitcnt[2] I3=soc.simpleuart.send_bitcnt[3] O=$abc$41255$n2581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=$abc$41255$n2511 I2=$abc$41255$n2510 I3=$false O=$abc$41255$n2582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n2587 I1=$abc$41255$n2593 I2=$abc$41255$n2584 I3=$abc$41255$n2562 O=$abc$41255$n2583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n2515 I1=$abc$41255$n2585 I2=$abc$41255$n2586 I3=$abc$41255$n2563 O=$abc$41255$n2584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n2514 I1=$abc$41255$n2566 I2=$false I3=$false O=$abc$41255$n2585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd.iomem_rdata[0] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[0] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n2588 I1=$abc$41255$n2591 I2=$abc$41255$n2592 I3=soc.ram_ready O=$abc$41255$n2587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_valid I1=$abc$41255$n2590 I2=$abc$41255$n2582 I3=$abc$41255$n2589 O=$abc$41255$n2588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n2514 I1=$abc$41255$n2565 I2=$abc$41255$n4429 I3=$abc$41255$n2576 O=$abc$41255$n2589
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2572 I1=$abc$41255$n2574 I2=$abc$41255$n2575 I3=$false O=$abc$41255$n2590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2582 I3=soc.simpleuart.recv_buf_data[0] O=$abc$41255$n2591
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2577 I3=soc.simpleuart.cfg_divider[0] O=$abc$41255$n2592
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2563 I1=$abc$41255$n2594 I2=$false I3=$false O=$abc$41255$n2593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n6730 I1=$abc$41255$n2595 I2=$abc$41255$n2599 I3=$abc$41255$n2597 O=$abc$41255$n2594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n2261 I1=$abc$41255$n2262 I2=$abc$41255$n2596 I3=$false O=$abc$41255$n2595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n2264 I1=$abc$41255$n2265 I2=$abc$41255$n2267 I3=$abc$41255$n2268 O=$abc$41255$n2596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n7828 I1=$abc$41255$n2265 I2=$abc$41255$n2598 I3=$false O=$abc$41255$n2597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n7836 I1=$abc$41255$n2264 I2=$abc$41255$n2262 I3=$abc$41255$n7844 O=$abc$41255$n2598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7820 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n2600 O=$abc$41255$n2599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7812 I1=$abc$41255$n2268 I2=$abc$41255$n2261 I3=$abc$41255$n7852 O=$abc$41255$n2600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n2562 I1=soc.cpu.mem_rdata_q[1] I2=$false I3=$false O=$abc$41255$n2601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2605 I1=$abc$41255$n2608 I2=$abc$41255$n2603 I3=$abc$41255$n2562 O=$abc$41255$n2602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n2515 I1=$abc$41255$n2585 I2=$abc$41255$n2604 I3=$abc$41255$n2563 O=$abc$41255$n2603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=sd.iomem_rdata[1] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[1] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2604
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n2588 I1=$abc$41255$n2606 I2=$abc$41255$n2607 I3=soc.ram_ready O=$abc$41255$n2605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2582 I3=soc.simpleuart.recv_buf_data[1] O=$abc$41255$n2606
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2577 I3=soc.simpleuart.cfg_divider[1] O=$abc$41255$n2607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2563 I1=$abc$41255$n2609 I2=$false I3=$false O=$abc$41255$n2608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n6732 I1=$abc$41255$n2595 I2=$abc$41255$n2613 I3=$abc$41255$n2610 O=$abc$41255$n2609
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7853 I1=$abc$41255$n2261 I2=$abc$41255$n2611 I3=$abc$41255$n2612 O=$abc$41255$n2610
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2264 I1=$abc$41255$n7837 I2=$false I3=$false O=$abc$41255$n2611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2267 I1=$abc$41255$n7821 I2=$false I3=$false O=$abc$41255$n2612
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n7845 I1=$abc$41255$n2262 I2=soc.ram_ready I3=$abc$41255$n2614 O=$abc$41255$n2613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7813 I1=$abc$41255$n2268 I2=$abc$41255$n2265 I3=$abc$41255$n7829 O=$abc$41255$n2614
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[3] I1=$abc$41255$n2616 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2620 I1=$abc$41255$n2617 I2=$abc$41255$n2623 I3=$abc$41255$n2618 O=$abc$41255$n2616
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n2588 I1=soc.ram_ready I2=$false I3=$false O=$abc$41255$n2617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2515 I1=$abc$41255$n2585 I2=$abc$41255$n2619 I3=$abc$41255$n2563 O=$abc$41255$n2618
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=sd.iomem_rdata[3] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[3] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[3] I1=$abc$41255$n2622 I2=$abc$41255$n2621 I3=soc.simpleuart.cfg_divider[3] O=$abc$41255$n2620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2577 I3=$false O=$abc$41255$n2621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2582 I3=$false O=$abc$41255$n2622
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n2563 I1=$abc$41255$n2624 I2=$false I3=$false O=$abc$41255$n2623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n6736 I1=$abc$41255$n2595 I2=$abc$41255$n2627 I3=$abc$41255$n2625 O=$abc$41255$n2624
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7831 I1=$abc$41255$n2265 I2=$abc$41255$n2626 I3=$false O=$abc$41255$n2625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n7839 I1=$abc$41255$n2264 I2=$abc$41255$n2262 I3=$abc$41255$n7847 O=$abc$41255$n2626
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7815 I1=$abc$41255$n2268 I2=soc.ram_ready I3=$abc$41255$n2628 O=$abc$41255$n2627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7823 I1=$abc$41255$n2267 I2=$abc$41255$n2261 I3=$abc$41255$n7855 O=$abc$41255$n2628
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n2630 I1=$abc$41255$n2631 I2=$abc$41255$n2643 I3=$abc$41255$n2644 O=$abc$41255$n2629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2562 I1=soc.cpu.mem_rdata_q[6] I2=$false I3=$false O=$abc$41255$n2630
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2634 I1=$abc$41255$n2637 I2=$abc$41255$n2632 I3=$abc$41255$n2562 O=$abc$41255$n2631
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n2515 I1=$abc$41255$n2585 I2=$abc$41255$n2633 I3=$abc$41255$n2563 O=$abc$41255$n2632
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=sd.iomem_rdata[6] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[6] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2633
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n2588 I1=$abc$41255$n2635 I2=$abc$41255$n2636 I3=soc.ram_ready O=$abc$41255$n2634
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2582 I3=soc.simpleuart.recv_buf_data[6] O=$abc$41255$n2635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2577 I3=soc.simpleuart.cfg_divider[6] O=$abc$41255$n2636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6742 I2=$abc$41255$n2638 I3=$abc$41255$n2563 O=$abc$41255$n2637
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n2639 I1=$abc$41255$n2640 I2=$abc$41255$n2641 I3=$abc$41255$n2642 O=$abc$41255$n2638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n2264 I1=$abc$41255$n7842 I2=$false I3=$false O=$abc$41255$n2639
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n7850 I1=$abc$41255$n2262 I2=soc.ram_ready I3=$false O=$abc$41255$n2640
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n7834 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7858 O=$abc$41255$n2641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7818 I1=$abc$41255$n2268 I2=$abc$41255$n2267 I3=$abc$41255$n7826 O=$abc$41255$n2642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n2562 I1=soc.cpu.mem_rdata_q[5] I2=$false I3=$false O=$abc$41255$n2643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2647 I1=$abc$41255$n2650 I2=$abc$41255$n2645 I3=$abc$41255$n2562 O=$abc$41255$n2644
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n2515 I1=$abc$41255$n2585 I2=$abc$41255$n2646 I3=$abc$41255$n2563 O=$abc$41255$n2645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=sd.iomem_rdata[5] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[5] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n2588 I1=$abc$41255$n2648 I2=$abc$41255$n2649 I3=soc.ram_ready O=$abc$41255$n2647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2582 I3=soc.simpleuart.recv_buf_data[5] O=$abc$41255$n2648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2577 I3=soc.simpleuart.cfg_divider[5] O=$abc$41255$n2649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6740 I2=$abc$41255$n2651 I3=$abc$41255$n2563 O=$abc$41255$n2650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n2653 I1=$abc$41255$n2652 I2=$abc$41255$n2654 I3=$abc$41255$n2655 O=$abc$41255$n2651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n7817 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7841 O=$abc$41255$n2652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n2262 I1=$abc$41255$n7849 I2=$false I3=$false O=$abc$41255$n2653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n7833 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7857 O=$abc$41255$n2654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7825 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$false O=$abc$41255$n2655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n2657 I1=$abc$41255$n2658 I2=$abc$41255$n2670 I3=$abc$41255$n2671 O=$abc$41255$n2656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2562 I1=soc.cpu.mem_rdata_q[2] I2=$false I3=$false O=$abc$41255$n2657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2661 I1=$abc$41255$n2664 I2=$abc$41255$n2659 I3=$abc$41255$n2562 O=$abc$41255$n2658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n2515 I1=$abc$41255$n2585 I2=$abc$41255$n2660 I3=$abc$41255$n2563 O=$abc$41255$n2659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=sd.iomem_rdata[2] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[2] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n2588 I1=$abc$41255$n2662 I2=$abc$41255$n2663 I3=soc.ram_ready O=$abc$41255$n2661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2582 I3=soc.simpleuart.recv_buf_data[2] O=$abc$41255$n2662
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2577 I3=soc.simpleuart.cfg_divider[2] O=$abc$41255$n2663
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2563 I1=$abc$41255$n2665 I2=$false I3=$false O=$abc$41255$n2664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n6734 I1=$abc$41255$n2595 I2=$abc$41255$n2668 I3=$abc$41255$n2666 O=$abc$41255$n2665
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7814 I1=$abc$41255$n2268 I2=$abc$41255$n2667 I3=$false O=$abc$41255$n2666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n7830 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7854 O=$abc$41255$n2667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7822 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n2669 O=$abc$41255$n2668
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7838 I1=$abc$41255$n2264 I2=$abc$41255$n2262 I3=$abc$41255$n7846 O=$abc$41255$n2669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n2562 I1=soc.cpu.mem_rdata_q[4] I2=$false I3=$false O=$abc$41255$n2670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2674 I1=$abc$41255$n2677 I2=$abc$41255$n2672 I3=$abc$41255$n2562 O=$abc$41255$n2671
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n2515 I1=$abc$41255$n2585 I2=$abc$41255$n2673 I3=$abc$41255$n2563 O=$abc$41255$n2672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=sd.iomem_rdata[4] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[4] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n2588 I1=$abc$41255$n2675 I2=$abc$41255$n2676 I3=soc.ram_ready O=$abc$41255$n2674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2582 I3=soc.simpleuart.recv_buf_data[4] O=$abc$41255$n2675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2570 I1=$abc$41255$n2573 I2=$abc$41255$n2577 I3=soc.simpleuart.cfg_divider[4] O=$abc$41255$n2676
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6738 I2=$abc$41255$n2678 I3=$abc$41255$n2563 O=$abc$41255$n2677
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n2680 I1=$abc$41255$n2679 I2=$abc$41255$n2681 I3=$abc$41255$n2682 O=$abc$41255$n2678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n7832 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7856 O=$abc$41255$n2679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n2262 I1=$abc$41255$n7848 I2=$false I3=$false O=$abc$41255$n2680
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n7840 I1=$abc$41255$n2264 I2=soc.ram_ready I3=$false O=$abc$41255$n2681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n7816 I1=$abc$41255$n2268 I2=$abc$41255$n2267 I3=$abc$41255$n7824 O=$abc$41255$n2682
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[29] I1=soc.cpu.mem_rdata_latched[30] I2=soc.cpu.mem_rdata_latched[31] I3=soc.cpu.mem_rdata_latched[25] O=$abc$41255$n2683
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=$abc$41255$n2685 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2687 I1=$abc$41255$n2688 I2=$abc$41255$n2693 I3=$abc$41255$n2686 O=$abc$41255$n2685
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n2515 I1=$abc$41255$n2585 I2=$abc$41255$n2563 I3=$false O=$abc$41255$n2686
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[29] I1=$abc$41255$n2621 I2=soc.ram_ready I3=$abc$41255$n2588 O=$abc$41255$n2687
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6788 I2=$abc$41255$n2689 I3=$abc$41255$n2563 O=$abc$41255$n2688
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7985 I1=$abc$41255$n2264 I2=$abc$41255$n2690 I3=$abc$41255$n2692 O=$abc$41255$n2689
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7993 I1=$abc$41255$n2262 I2=soc.ram_ready I3=$abc$41255$n2691 O=$abc$41255$n2690
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7977 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n8001 O=$abc$41255$n2691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7961 I1=$abc$41255$n2268 I2=$abc$41255$n2267 I3=$abc$41255$n7969 O=$abc$41255$n2692
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[29] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[29] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$41255$n2695 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2696 I1=$abc$41255$n2697 I2=$abc$41255$n2702 I3=$abc$41255$n2686 O=$abc$41255$n2695
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[30] I1=$abc$41255$n2621 I2=soc.ram_ready I3=$abc$41255$n2588 O=$abc$41255$n2696
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6790 I2=$abc$41255$n2698 I3=$abc$41255$n2563 O=$abc$41255$n2697
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7970 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n2699 O=$abc$41255$n2698
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7994 I1=$abc$41255$n2262 I2=$abc$41255$n2700 I3=$abc$41255$n2701 O=$abc$41255$n2699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7978 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n8002 O=$abc$41255$n2700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7962 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7986 O=$abc$41255$n2701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[30] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[30] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2702
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[31] I1=$abc$41255$n2704 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2705 I1=$abc$41255$n2706 I2=$abc$41255$n2711 I3=$abc$41255$n2686 O=$abc$41255$n2704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=$abc$41255$n2621 I2=soc.ram_ready I3=$abc$41255$n2588 O=$abc$41255$n2705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6792 I2=$abc$41255$n2707 I3=$abc$41255$n2563 O=$abc$41255$n2706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n2708 I1=$abc$41255$n2709 I2=$abc$41255$n2710 I3=soc.ram_ready O=$abc$41255$n2707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n7979 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7987 O=$abc$41255$n2708
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7963 I1=$abc$41255$n2268 I2=$abc$41255$n2261 I3=$abc$41255$n8003 O=$abc$41255$n2709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7971 I1=$abc$41255$n2267 I2=$abc$41255$n2262 I3=$abc$41255$n7995 O=$abc$41255$n2710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[31] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[31] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=$abc$41255$n2713 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2714 I1=$abc$41255$n2715 I2=$abc$41255$n2720 I3=$abc$41255$n2686 O=$abc$41255$n2713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[25] I1=$abc$41255$n2621 I2=soc.ram_ready I3=$abc$41255$n2588 O=$abc$41255$n2714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6780 I2=$abc$41255$n2716 I3=$abc$41255$n2563 O=$abc$41255$n2715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7965 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n2717 O=$abc$41255$n2716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7989 I1=$abc$41255$n2262 I2=$abc$41255$n2718 I3=$abc$41255$n2719 O=$abc$41255$n2717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7957 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7981 O=$abc$41255$n2718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7973 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7997 O=$abc$41255$n2719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[25] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[25] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[28] I1=soc.cpu.mem_rdata_latched[27] I2=soc.cpu.mem_rdata_latched[26] I3=$false O=$abc$41255$n2721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$41255$n2723 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2724 I1=$abc$41255$n2725 I2=$abc$41255$n2730 I3=$abc$41255$n2686 O=$abc$41255$n2723
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=$abc$41255$n2621 I2=soc.ram_ready I3=$abc$41255$n2588 O=$abc$41255$n2724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6782 I2=$abc$41255$n2726 I3=$abc$41255$n2563 O=$abc$41255$n2725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n2727 I1=$abc$41255$n2728 I2=$abc$41255$n2729 I3=soc.ram_ready O=$abc$41255$n2726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n7974 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7982 O=$abc$41255$n2727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7958 I1=$abc$41255$n2268 I2=$abc$41255$n2261 I3=$abc$41255$n7998 O=$abc$41255$n2728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7966 I1=$abc$41255$n2267 I2=$abc$41255$n2262 I3=$abc$41255$n7990 O=$abc$41255$n2729
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[26] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[26] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=$abc$41255$n2732 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2733 I1=$abc$41255$n2734 I2=$abc$41255$n2739 I3=$abc$41255$n2686 O=$abc$41255$n2732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[28] I1=$abc$41255$n2621 I2=soc.ram_ready I3=$abc$41255$n2588 O=$abc$41255$n2733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6786 I2=$abc$41255$n2735 I3=$abc$41255$n2563 O=$abc$41255$n2734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7992 I1=$abc$41255$n2262 I2=$abc$41255$n2736 I3=$abc$41255$n2738 O=$abc$41255$n2735
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7960 I1=$abc$41255$n2268 I2=soc.ram_ready I3=$abc$41255$n2737 O=$abc$41255$n2736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7968 I1=$abc$41255$n2267 I2=$abc$41255$n2261 I3=$abc$41255$n8000 O=$abc$41255$n2737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7976 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7984 O=$abc$41255$n2738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[28] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[28] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2739
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=$abc$41255$n2741 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2742 I1=$abc$41255$n2743 I2=$abc$41255$n2748 I3=$abc$41255$n2686 O=$abc$41255$n2741
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[27] I1=$abc$41255$n2621 I2=soc.ram_ready I3=$abc$41255$n2588 O=$abc$41255$n2742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6784 I2=$abc$41255$n2744 I3=$abc$41255$n2563 O=$abc$41255$n2743
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7967 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n2745 O=$abc$41255$n2744
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7991 I1=$abc$41255$n2262 I2=$abc$41255$n2746 I3=$abc$41255$n2747 O=$abc$41255$n2745
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7975 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7999 O=$abc$41255$n2746
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7959 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7983 O=$abc$41255$n2747
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[27] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[27] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2748
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[15] I1=$abc$41255$n2750 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2757 I1=$abc$41255$n2686 I2=$abc$41255$n2751 I3=$false O=$abc$41255$n2750
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[15] I2=$abc$41255$n2617 I3=$abc$41255$n2752 O=$abc$41255$n2751
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6760 I2=$abc$41255$n2753 I3=$abc$41255$n2563 O=$abc$41255$n2752
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7891 I1=$abc$41255$n2264 I2=$abc$41255$n2754 I3=$abc$41255$n2756 O=$abc$41255$n2753
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7899 I1=$abc$41255$n2262 I2=soc.ram_ready I3=$abc$41255$n2755 O=$abc$41255$n2754
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7883 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7907 O=$abc$41255$n2755
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7867 I1=$abc$41255$n2268 I2=$abc$41255$n2267 I3=$abc$41255$n7875 O=$abc$41255$n2756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[15] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[15] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2757
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n2759 I1=soc.cpu.mem_do_rinst I2=$false I3=$false O=$abc$41255$n3579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2763 I1=$abc$41255$n2562 I2=$abc$41255$n2761 I3=$abc$41255$n2760 O=$abc$41255$n2759
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=resetn I2=$abc$41255$n2525 I3=$false O=$abc$41255$n2760
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$41255$n2762 I1=soc.cpu.mem_do_rinst I2=$false I3=$false O=$abc$41255$n2761
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=$false I3=$false O=$abc$41255$n2762
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_state[0] I2=$false I3=$false O=$abc$41255$n2763
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n4882 I1=soc.cpu.latched_rd[1] I2=$false I3=$false O=$abc$41255$n2764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$41255$n4682 I1=soc.cpu.mem_rdata_latched[16] I2=soc.cpu.decoded_rs1[1] I3=$abc$41255$n3579 O=$abc$41255$n4882
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[16] I1=$abc$41255$n2767 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2774 I1=$abc$41255$n2686 I2=$abc$41255$n2768 I3=$false O=$abc$41255$n2767
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[16] I2=$abc$41255$n2617 I3=$abc$41255$n2769 O=$abc$41255$n2768
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6762 I2=$abc$41255$n2770 I3=$abc$41255$n2563 O=$abc$41255$n2769
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n2771 I1=$abc$41255$n2772_1 I2=$abc$41255$n2773 I3=soc.ram_ready O=$abc$41255$n2770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n7924 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7932 O=$abc$41255$n2771
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7908 I1=$abc$41255$n2268 I2=$abc$41255$n2261 I3=$abc$41255$n7948 O=$abc$41255$n2772_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7916 I1=$abc$41255$n2267 I2=$abc$41255$n2262 I3=$abc$41255$n7940 O=$abc$41255$n2773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[16] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[16] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2774
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n4884 I1=soc.cpu.latched_rd[2] I2=$abc$41255$n4888 I3=soc.cpu.latched_rd[4] O=$abc$41255$n2775
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$41255$n4682 I1=soc.cpu.mem_rdata_latched[17] I2=soc.cpu.decoded_rs1[2] I3=$abc$41255$n3579 O=$abc$41255$n4884
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=$abc$41255$n2778 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2785 I1=$abc$41255$n2686 I2=$abc$41255$n2779 I3=$false O=$abc$41255$n2778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[17] I2=$abc$41255$n2617 I3=$abc$41255$n2780 O=$abc$41255$n2779
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6764 I2=$abc$41255$n2781 I3=$abc$41255$n2563 O=$abc$41255$n2780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7933 I1=$abc$41255$n2264 I2=$abc$41255$n2782_1 I3=$abc$41255$n2784 O=$abc$41255$n2781
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7941 I1=$abc$41255$n2262 I2=soc.ram_ready I3=$abc$41255$n2783 O=$abc$41255$n2782_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7925 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7949 O=$abc$41255$n2783
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7909 I1=$abc$41255$n2268 I2=$abc$41255$n2267 I3=$abc$41255$n7917 O=$abc$41255$n2784
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[17] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[17] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2785
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n4682 I1=soc.cpu.mem_rdata_latched[19] I2=soc.cpu.decoded_rs1[4] I3=$abc$41255$n3579 O=$abc$41255$n4888
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=$abc$41255$n2788 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2795 I1=$abc$41255$n2686 I2=$abc$41255$n2789 I3=$false O=$abc$41255$n2788
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[19] I2=$abc$41255$n2617 I3=$abc$41255$n2790 O=$abc$41255$n2789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6768 I2=$abc$41255$n2791 I3=$abc$41255$n2563 O=$abc$41255$n2790
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7919 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n2792_1 O=$abc$41255$n2791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7943 I1=$abc$41255$n2262 I2=$abc$41255$n2793 I3=$abc$41255$n2794 O=$abc$41255$n2792_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7911 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7935 O=$abc$41255$n2793
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7927 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7951 O=$abc$41255$n2794
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[19] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[19] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2795
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n4886 I1=soc.cpu.latched_rd[3] I2=$abc$41255$n4895 I3=soc.cpu.latched_rd[5] O=$abc$41255$n2796
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$41255$n4682 I1=soc.cpu.mem_rdata_latched[18] I2=soc.cpu.decoded_rs1[3] I3=$abc$41255$n3579 O=$abc$41255$n4886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[18] I1=$abc$41255$n2799 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n2806 I1=$abc$41255$n2686 I2=$abc$41255$n2800 I3=$false O=$abc$41255$n2799
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[18] I2=$abc$41255$n2617 I3=$abc$41255$n2801 O=$abc$41255$n2800
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6766 I2=$abc$41255$n2802 I3=$abc$41255$n2563 O=$abc$41255$n2801
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n2803_1 I1=$abc$41255$n2804_1 I2=$abc$41255$n2805_1 I3=soc.ram_ready O=$abc$41255$n2802
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n7926 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7934 O=$abc$41255$n2803_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7910 I1=$abc$41255$n2268 I2=$abc$41255$n2261 I3=$abc$41255$n7950 O=$abc$41255$n2804_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7918 I1=$abc$41255$n2267 I2=$abc$41255$n2262 I3=$abc$41255$n7942 O=$abc$41255$n2805_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[18] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[18] I3=gpio_peripheral.iomem_ready O=$abc$41255$n2806
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[26] I1=soc.cpu.mem_rdata_latched[28] I2=$abc$41255$n2559 I3=$abc$41255$n2683 O=$abc$41255$n2809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n2812 I1=$abc$41255$n2821 I2=$abc$41255$n2823 I3=$false O=$abc$41255$n282
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$41255$n2819 I1=$abc$41255$n2813 I2=soc.cpu.mem_wordsize[2] I3=$false O=$abc$41255$n2812
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n2820 I1=$abc$41255$n3652 I2=$false I3=$false O=$abc$41255$n2813
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3588 I1=resetn I2=$false I3=$false O=$abc$41255$n3652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2816 I1=soc.cpu.mem_do_rdata I2=$abc$41255$n2817 I3=$false O=$abc$41255$n3588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00011111
.gate SB_LUT4 I0=$abc$41255$n2759 I1=soc.cpu.mem_do_prefetch I2=$false I3=$false O=$abc$41255$n2816
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3589 I1=soc.cpu.cpu_state[5] I2=$abc$41255$n2819 I3=$false O=$abc$41255$n2817
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=resetn I2=$false I3=$false O=$abc$41255$n3589
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.cpu_state[0] I1=soc.cpu.cpu_state[3] I2=soc.cpu.cpu_state[2] I3=soc.cpu.cpu_state[4] O=$abc$41255$n2819
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=$abc$41255$n2816 I2=soc.cpu.cpu_state[5] I3=$false O=$abc$41255$n2820
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n2822_1 I1=resetn I2=soc.cpu.cpu_state[5] I3=soc.cpu.instr_sh O=$abc$41255$n2821
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2816 I1=soc.cpu.mem_do_wdata I2=$false I3=$false O=$abc$41255$n2822_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_lh I1=soc.cpu.instr_lhu I2=$abc$41255$n2816 I3=$abc$41255$n2824 O=$abc$41255$n2823
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$41255$n3589 I1=soc.cpu.cpu_state[5] I2=soc.cpu.mem_do_rdata I3=$abc$41255$n2819 O=$abc$41255$n2824
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n2829 I1=$abc$41255$n2868 I2=$false I3=$false O=$abc$41255$n2828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2830 I1=soc.cpu.cpu_state[1] I2=$false I3=$false O=$abc$41255$n2829
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2831 I1=$abc$41255$n5880 I2=$false I3=$false O=$abc$41255$n2830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2832 I1=soc.cpu.irq_delay I2=soc.cpu.irq_active I3=soc.cpu.decoder_trigger O=$abc$41255$n2831
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n2833 I1=$abc$41255$n2840 I2=$abc$41255$n2857_1 I3=$abc$41255$n2862 O=$abc$41255$n2832
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2837 I1=$abc$41255$n2838 I2=$abc$41255$n2834 I3=$abc$41255$n2839 O=$abc$41255$n2833
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[11] I1=soc.cpu.irq_pending[11] I2=$abc$41255$n2835 I3=$abc$41255$n2836_1 O=$abc$41255$n2834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[12] I1=soc.cpu.irq_pending[12] I2=$false I3=$false O=$abc$41255$n2835
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[27] I1=soc.cpu.irq_pending[27] I2=soc.cpu.irq_mask[24] I3=soc.cpu.irq_pending[24] O=$abc$41255$n2836_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_mask[28] I1=soc.cpu.irq_pending[28] I2=$false I3=$false O=$abc$41255$n2837
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[16] I1=soc.cpu.irq_pending[16] I2=$false I3=$false O=$abc$41255$n2838
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[22] I1=soc.cpu.irq_pending[22] I2=soc.cpu.irq_mask[5] I3=soc.cpu.irq_pending[5] O=$abc$41255$n2839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n2841 I1=$abc$41255$n2844 I2=$abc$41255$n2849 I3=$abc$41255$n2852 O=$abc$41255$n2840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[1] I1=soc.cpu.irq_pending[1] I2=$abc$41255$n2842 I3=$abc$41255$n2843_1 O=$abc$41255$n2841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[7] I1=soc.cpu.irq_pending[7] I2=$false I3=$false O=$abc$41255$n2842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[29] I1=soc.cpu.irq_pending[29] I2=soc.cpu.irq_mask[14] I3=soc.cpu.irq_pending[14] O=$abc$41255$n2843_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n2845 I1=$abc$41255$n2846 I2=$abc$41255$n2847 I3=$abc$41255$n2848 O=$abc$41255$n2844
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[23] I1=soc.cpu.irq_pending[23] I2=$false I3=$false O=$abc$41255$n2845
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[17] I1=soc.cpu.irq_pending[17] I2=$false I3=$false O=$abc$41255$n2846
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[10] I1=soc.cpu.irq_pending[10] I2=$false I3=$false O=$abc$41255$n2847
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[26] I1=soc.cpu.irq_pending[26] I2=$false I3=$false O=$abc$41255$n2848
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[0] I1=soc.cpu.irq_pending[0] I2=$abc$41255$n2850_1 I3=$abc$41255$n2851 O=$abc$41255$n2849
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=soc.cpu.irq_mask[3] I1=soc.cpu.irq_pending[3] I2=$false I3=$false O=$abc$41255$n2850_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[15] I1=soc.cpu.irq_pending[15] I2=soc.cpu.irq_mask[8] I3=soc.cpu.irq_pending[8] O=$abc$41255$n2851
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n2853 I1=$abc$41255$n2854 I2=$abc$41255$n2855 I3=$abc$41255$n2856 O=$abc$41255$n2852
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[6] I1=soc.cpu.irq_pending[6] I2=$false I3=$false O=$abc$41255$n2853
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[19] I1=soc.cpu.irq_pending[19] I2=$false I3=$false O=$abc$41255$n2854
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[31] I1=soc.cpu.irq_pending[31] I2=$false I3=$false O=$abc$41255$n2855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[21] I1=soc.cpu.irq_pending[21] I2=$false I3=$false O=$abc$41255$n2856
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2858 I1=$abc$41255$n2859 I2=$abc$41255$n2860 I3=$abc$41255$n2861 O=$abc$41255$n2857_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[13] I1=soc.cpu.irq_pending[13] I2=$false I3=$false O=$abc$41255$n2858
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[18] I1=soc.cpu.irq_pending[18] I2=$false I3=$false O=$abc$41255$n2859
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[4] I1=soc.cpu.irq_pending[4] I2=$false I3=$false O=$abc$41255$n2860
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[2] I1=soc.cpu.irq_pending[2] I2=$false I3=$false O=$abc$41255$n2861
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2863 I1=$abc$41255$n2864_1 I2=$abc$41255$n2865 I3=$abc$41255$n2866 O=$abc$41255$n2862
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[9] I1=soc.cpu.irq_pending[9] I2=$false I3=$false O=$abc$41255$n2863
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[30] I1=soc.cpu.irq_pending[30] I2=$false I3=$false O=$abc$41255$n2864_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[25] I1=soc.cpu.irq_pending[25] I2=$false I3=$false O=$abc$41255$n2865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_mask[20] I1=soc.cpu.irq_pending[20] I2=$false I3=$false O=$abc$41255$n2866
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=soc.cpu.irq_state[0] I2=$false I3=$false O=$abc$41255$n5880
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.do_waitirq I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_waitirq I3=$false O=$abc$41255$n2868
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n2870 I1=$abc$41255$n2871_1 I2=$false I3=$false O=$abc$41255$n2869
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2830 I1=soc.cpu.cpu_state[1] I2=$false I3=$false O=$abc$41255$n2870
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.cpu_state[3] I2=$false I3=$false O=$abc$41255$n2871_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2530 I1=$abc$41255$n2525 I2=$false I3=$false O=$abc$41255$n2872
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2881 I1=$abc$41255$n2872 I2=$abc$41255$n2879 I3=$abc$41255$n2875 O=$abc$41255$n2874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n2878_1 I1=$abc$41255$n2876 I2=resetn I3=$false O=$abc$41255$n2875
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n2524 I1=$abc$41255$n2877 I2=$false I3=$false O=$abc$41255$n2876
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=soc.cpu.mem_do_wdata I2=resetn I3=$abc$41255$n2535 O=$abc$41255$n2877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n2552 I2=$abc$41255$n2871_1 I3=$false O=$abc$41255$n2878_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$41255$n2880 I1=$abc$41255$n2552 I2=soc.cpu.cpu_state[2] I3=$false O=$abc$41255$n2879
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n2533 I1=$abc$41255$n2534 I2=$false I3=$false O=$abc$41255$n2880
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2882 I1=soc.cpu.cpu_state[4] I2=$false I3=$false O=$abc$41255$n2881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.reg_sh[0] I1=soc.cpu.reg_sh[1] I2=$abc$41255$n2883 I3=$false O=$abc$41255$n2882
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.reg_sh[2] I1=soc.cpu.reg_sh[3] I2=soc.cpu.reg_sh[4] I3=$false O=$abc$41255$n2883
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.mem_do_rdata I1=soc.cpu.mem_do_wdata I2=$abc$41255$n2534 I3=$false O=$abc$41255$n2884_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n2868 I1=soc.cpu.decoder_trigger I2=$abc$41255$n5880 I3=soc.cpu.cpu_state[1] O=$abc$41255$n2886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n2522 I1=$abc$41255$n2532 I2=$abc$41255$n2889_1 I3=$abc$41255$n2759 O=$abc$41255$n2887
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.cpu_state[3] I2=$false I3=$false O=$abc$41255$n2889_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2892 I1=$abc$41255$n2894 I2=$abc$41255$n2895_1 I3=$abc$41255$n2872 O=$abc$41255$n2891
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.instr_waitirq I1=$abc$41255$n2893 I2=$abc$41255$n2829 I3=$false O=$abc$41255$n2892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=$false I3=$false O=$abc$41255$n2893
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=soc.cpu.cpu_state[6] I2=soc.cpu.mem_do_prefetch I3=$abc$41255$n2759 O=$abc$41255$n2894
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=soc.cpu.irq_active I1=soc.cpu.irq_mask[1] I2=$abc$41255$n2537 I3=$false O=$abc$41255$n2895_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n2895_1 I1=$abc$41255$n2886 I2=$false I3=$false O=$abc$41255$n2897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2528 I1=$abc$41255$n2904 I2=$abc$41255$n2881 I3=$abc$41255$n2903 O=$abc$41255$n2902
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$41255$n2533 I1=$abc$41255$n2523 I2=$abc$41255$n2895_1 I3=$false O=$abc$41255$n2903
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$41255$n2880 I1=$abc$41255$n2876 I2=$false I3=$false O=$abc$41255$n2904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2528 I1=$abc$41255$n2530 I2=$abc$41255$n2552 I3=soc.cpu.cpu_state[2] O=$abc$41255$n2905_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$41255$n2928 I1=soc.cpu.instr_jal I2=$abc$41255$n2528 I3=$abc$41255$n2908 O=$abc$41255$n2906
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100000111
.gate SB_LUT4 I0=$abc$41255$n2909 I1=$abc$41255$n2830 I2=soc.cpu.cpu_state[1] I3=$abc$41255$n2871_1 O=$abc$41255$n2908
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoder_trigger I2=$abc$41255$n2868 I3=$false O=$abc$41255$n2909
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$41255$n2893 I1=$abc$41255$n2911 I2=$abc$41255$n2524 I3=$false O=$abc$41255$n2910_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n2868 I1=$abc$41255$n2830 I2=$false I3=$false O=$abc$41255$n2911
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=$abc$41255$n2926 I2=$abc$41255$n2914 I3=lcd_peripheral.fast_state[2] O=$abc$41255$n484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$41255$n2925_1 I1=$abc$41255$n2918 I2=$abc$41255$n2915_1 I3=$false O=$abc$41255$n2914
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n2924 I1=$abc$41255$n2916 I2=$false I3=$false O=$abc$41255$n2915_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2917 I1=$abc$41255$n2923 I2=$false I3=$false O=$abc$41255$n2916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.mem_addr[0] I1=soc.cpu.mem_addr[1] I2=$abc$41255$n2510 I3=$abc$41255$n2918 O=$abc$41255$n2917
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$41255$n2919 I1=resetn I2=$false I3=$false O=$abc$41255$n2918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2921 I1=$abc$41255$n2920_1 I2=$false I3=$false O=$abc$41255$n2919
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2567 I1=$abc$41255$n2517 I2=$false I3=$false O=$abc$41255$n2920_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[0] I1=soc.cpu.mem_wstrb[1] I2=$abc$41255$n2922 I3=$false O=$abc$41255$n2921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[2] I1=soc.cpu.mem_wstrb[3] I2=$false I3=$false O=$abc$41255$n2922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2921 I1=$abc$41255$n2582 I2=$abc$41255$n2920_1 I3=resetn O=$abc$41255$n2923
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$41255$n2921 I1=$abc$41255$n3 I2=resetn I3=$abc$41255$n2920_1 O=$abc$41255$n2924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=$abc$41255$n2578 I2=$abc$41255$n2510 I3=$false O=$abc$41255$n2925_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n2918 I1=$abc$41255$n2577 I2=$false I3=$false O=$abc$41255$n2926
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2522 I1=$abc$41255$n2928 I2=$abc$41255$n2929 I3=$false O=$abc$41255$n496
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$41255$n2532 I1=$abc$41255$n2868 I2=$abc$41255$n2829 I3=soc.cpu.decoder_trigger O=$abc$41255$n2928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.instr_waitirq I1=$abc$41255$n2893 I2=$abc$41255$n2829 I3=$false O=$abc$41255$n2929
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.state[0] I1=lcd_peripheral.state[1] I2=$false I3=$false O=$abc$41255$n501
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2521 I1=$abc$41255$n2932 I2=soc.cpu.cpu_state[2] I3=$abc$41255$n2940_1 O=$abc$41255$n608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111100010000
.gate SB_LUT4 I0=$abc$41255$n3313 I1=$abc$41255$n2933 I2=$abc$41255$n2937 I3=$abc$41255$n2936 O=$abc$41255$n2932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$41255$n2522 I1=$abc$41255$n2934 I2=$false I3=$false O=$abc$41255$n2933
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2935_1 I1=$abc$41255$n2936 I2=$false I3=$false O=$abc$41255$n2934
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2538 I1=soc.cpu.is_slli_srli_srai I2=$abc$41255$n2552 I3=$false O=$abc$41255$n2935_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.is_lui_auipc_jal I1=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi I2=$false I3=$false O=$abc$41255$n2936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2938 I1=soc.cpu.is_sll_srl_sra I2=soc.cpu.is_sb_sh_sw I3=$false O=$abc$41255$n2937
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$41255$n2538 I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$41255$n2938
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2521 I1=$abc$41255$n2759 I2=$abc$41255$n2889_1 I3=$false O=$abc$41255$n2940_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=lcd_peripheral.state[1] I1=lcd_peripheral.state[0] I2=$false I3=$false O=$abc$41255$n623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n2926 I2=$abc$41255$n2914 I3=lcd_peripheral.fast_state[1] O=$abc$41255$n663
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$41255$n2946 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n2947 I3=$abc$41255$n2521 O=$abc$41255$n908
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$41255$n2938 I1=soc.cpu.is_sll_srl_sra I2=$abc$41255$n2934 I3=soc.cpu.is_slli_srli_srai O=$abc$41255$n2946
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$41255$n2882 I1=soc.cpu.cpu_state[4] I2=$false I3=$false O=$abc$41255$n2947
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2630 I1=$abc$41255$n2631 I2=$false I3=$false O=soc.cpu.mem_rdata_latched[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n2657 I1=$abc$41255$n2658 I2=$false I3=$false O=soc.cpu.mem_rdata_latched[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n2670 I1=$abc$41255$n2671 I2=$false I3=$false O=soc.cpu.mem_rdata_latched[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n2643 I1=$abc$41255$n2644 I2=$false I3=$false O=soc.cpu.mem_rdata_latched[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.instr_slt I1=soc.cpu.instr_blt I2=soc.cpu.instr_slti I3=$false O=$abc$41255$n1054
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111110
.gate SB_LUT4 I0=$abc$41255$n1066 I1=soc.cpu.instr_addi I2=$abc$41255$n2546 I3=$false O=$abc$41255$n1063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$41255$n2926 I1=lcd_peripheral.fast_state[2] I2=$abc$41255$n2914 I3=lcd_peripheral.fast_state[5] O=$abc$41255$n1096
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=$abc$41255$n2813 I2=$abc$41255$n2956 I3=$abc$41255$n2957 O=$abc$41255$n1126
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=$abc$41255$n2822_1 I1=resetn I2=$abc$41255$n2542 I3=soc.cpu.cpu_state[5] O=$abc$41255$n2956
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n2816 I1=$abc$41255$n2824 I2=$abc$41255$n2959 I3=$abc$41255$n2958 O=$abc$41255$n2957
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$41255$n2819 I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.cpu_state[1] I3=resetn O=$abc$41255$n2958
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=soc.cpu.instr_lbu I1=soc.cpu.instr_lhu I2=soc.cpu.instr_lh I3=soc.cpu.instr_lb O=$abc$41255$n2959
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2964 I1=$abc$41255$n2961 I2=$abc$41255$n2914 I3=lcd_peripheral.fast_state[4] O=$abc$41255$n1176
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$41255$n2962 I1=lcd_peripheral.fast_state[1] I2=$false I3=$false O=$abc$41255$n2961
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2963 I1=$abc$41255$n2577 I2=$false I3=$false O=$abc$41255$n2962
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2925_1 I1=resetn I2=$abc$41255$n2919 I3=$false O=$abc$41255$n2963
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n2965_1 I1=$abc$41255$n2966 I2=$abc$41255$n2967 I3=$abc$41255$n2968 O=$abc$41255$n2964
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=lcd_peripheral.num_bytes[1] I1=lcd_peripheral.num_bytes[2] I2=lcd_peripheral.num_bytes[3] I3=lcd_peripheral.num_bytes[0] O=$abc$41255$n2965_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=lcd_peripheral.num_bytes[4] I1=lcd_peripheral.num_bytes[5] I2=lcd_peripheral.num_bytes[6] I3=lcd_peripheral.num_bytes[7] O=$abc$41255$n2966
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd_peripheral.num_bytes[12] I1=lcd_peripheral.num_bytes[13] I2=lcd_peripheral.num_bytes[14] I3=lcd_peripheral.num_bytes[15] O=$abc$41255$n2967
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd_peripheral.num_bytes[8] I1=lcd_peripheral.num_bytes[9] I2=lcd_peripheral.num_bytes[10] I3=lcd_peripheral.num_bytes[11] O=$abc$41255$n2968
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2938 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n2970 I3=$abc$41255$n2521 O=$abc$41255$n1218
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=soc.cpu.mem_do_prefetch I1=$abc$41255$n2759 I2=soc.cpu.cpu_state[6] I3=$false O=$abc$41255$n2970
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$41255$n2914 I1=lcd_peripheral.fast_state[3] I2=$abc$41255$n2972 I3=$false O=$abc$41255$n1367
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n2926 I1=lcd_peripheral.fast_state[0] I2=$abc$41255$n2964 I3=$abc$41255$n2961 O=$abc$41255$n2972
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=$abc$41255$n2974 I2=soc.cpu.irq_active I3=soc.cpu.cpu_state[1] O=$abc$41255$n1601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$41255$n2974
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=$abc$41255$n2763 I2=$abc$41255$n2976_1 I3=$abc$41255$n2978 O=$abc$41255$n1608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111111111000
.gate SB_LUT4 I0=soc.cpu.mem_state[0] I1=soc.cpu.mem_state[1] I2=$abc$41255$n2977_1 I3=$abc$41255$n2562 O=$abc$41255$n2976_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=soc.cpu.mem_state[1] I1=soc.cpu.mem_do_rdata I2=soc.cpu.mem_do_rinst I3=soc.cpu.mem_state[0] O=$abc$41255$n2977_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=$abc$41255$n2762 I2=$false I3=$false O=$abc$41255$n2978
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2562 I1=soc.cpu.mem_state[1] I2=soc.cpu.mem_state[0] I3=$abc$41255$n2980 O=$abc$41255$n1615
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=$abc$41255$n2981_1 I2=$abc$41255$n2977_1 I3=$abc$41255$n2978 O=$abc$41255$n2980
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001011
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_rdata I2=soc.cpu.mem_do_prefetch I3=$abc$41255$n2763 O=$abc$41255$n2981_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[5] I2=$abc$41255$n2504 I3=soc.cpu.mem_rdata_q[25] O=$abc$41255$n1642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[7] I2=$abc$41255$n2504 I3=soc.cpu.mem_rdata_q[27] O=$abc$41255$n1649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[10] I2=$abc$41255$n2504 I3=soc.cpu.mem_rdata_q[30] O=$abc$41255$n1656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$41255$n2507 I1=soc.cpu.mem_rdata_q[24] I2=$abc$41255$n2986 I3=$false O=$abc$41255$n1665
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[24] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n2988 O=$abc$41255$n2986
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=$abc$41255$n2505 I1=soc.cpu.mem_rdata_q[31] I2=$false I3=$false O=$abc$41255$n2987_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.mem_rdata_q[31] I3=$false O=$abc$41255$n2988
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[27] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n2990_1 O=$abc$41255$n1670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[27] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n2990_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[31] I2=$abc$41255$n2992 I3=$false O=$abc$41255$n1675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2507 I1=$abc$41255$n2504 I2=soc.cpu.mem_rdata_q[31] I3=$false O=$abc$41255$n2992
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[15] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n2994 O=$abc$41255$n2369
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[15] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n2994
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$41255$n2829 I1=soc.cpu.decoded_rd[0] I2=$abc$41255$n2996_1 I3=$false O=$abc$41255$n2772
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n2997 I3=soc.cpu.latched_rd[0] O=$abc$41255$n2996_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n2871_1 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$41255$n2997
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2997 I1=soc.cpu.latched_rd[1] I2=$abc$41255$n2829 I3=soc.cpu.decoded_rd[1] O=$abc$41255$n2777
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$41255$n2997 I1=soc.cpu.latched_rd[2] I2=$abc$41255$n2829 I3=soc.cpu.decoded_rd[2] O=$abc$41255$n2782
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$41255$n2997 I1=soc.cpu.latched_rd[3] I2=$abc$41255$n2829 I3=soc.cpu.decoded_rd[3] O=$abc$41255$n2787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$41255$n2997 I1=soc.cpu.latched_rd[4] I2=$abc$41255$n2829 I3=soc.cpu.decoded_rd[4] O=$abc$41255$n2792
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=soc.cpu.decoded_rd[5] I1=$abc$41255$n2830 I2=soc.cpu.cpu_state[1] I3=$abc$41255$n3003 O=$abc$41255$n2797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=soc.cpu.instr_setq I1=$abc$41255$n2871_1 I2=soc.cpu.latched_rd[5] I3=soc.cpu.cpu_state[2] O=$abc$41255$n3003
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=$abc$41255$n3007 I1=$abc$41255$n3042 I2=$abc$41255$n3005_1 I3=$false O=$abc$41255$n2803
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=$abc$41255$n2871_1 I1=soc.cpu.instr_jalr I2=$abc$41255$n3006 I3=soc.cpu.cpu_state[1] O=$abc$41255$n3005_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n2911 I1=soc.cpu.decoder_trigger I2=soc.cpu.instr_jal I3=$false O=$abc$41255$n3006
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n3008_1 I1=$abc$41255$n2889_1 I2=$false I3=$false O=$abc$41255$n3007
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_bge I1=soc.cpu.is_slti_blt_slt I2=$abc$41255$n3009 I3=$abc$41255$n3039 O=$abc$41255$n3008_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$41255$n3010 I1=$abc$41255$n7709 I2=$abc$41255$n7710 I3=$abc$41255$n7712 O=$abc$41255$n3009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010001000001
.gate SB_LUT4 I0=$abc$41255$n3011_1 I1=$abc$41255$n3020_1 I2=$abc$41255$n3025 I3=$abc$41255$n3032 O=$abc$41255$n3010
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n3018 I1=$abc$41255$n3015 I2=$abc$41255$n3012 I3=$abc$41255$n3019 O=$abc$41255$n3011_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n3013 I1=$abc$41255$n3014_1 I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op2[0] O=$abc$41255$n3012
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000001
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op2[5] I2=$false I3=$false O=$abc$41255$n3013
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op2[6] I2=$false I3=$false O=$abc$41255$n3014_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$41255$n3016 I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op2[31] I3=$abc$41255$n3017_1 O=$abc$41255$n3015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op2[16] I2=$false I3=$false O=$abc$41255$n3016
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op2[25] I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op2[26] O=$abc$41255$n3017_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op2[15] I2=$false I3=$false O=$abc$41255$n3018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op2[12] O=$abc$41255$n3019
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$41255$n3024 I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[23] I3=$abc$41255$n3021 O=$abc$41255$n3020_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$abc$41255$n3023_1 I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[29] I3=$abc$41255$n3022 O=$abc$41255$n3021
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op2[24] I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op2[27] O=$abc$41255$n3022
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op2[18] I2=$false I3=$false O=$abc$41255$n3023_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op2[9] I2=$false I3=$false O=$abc$41255$n3024
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$41255$n3029 I1=$abc$41255$n3030 I2=$abc$41255$n3026_1 I3=$abc$41255$n3031 O=$abc$41255$n3025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n3027 I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[8] I3=$abc$41255$n3028 O=$abc$41255$n3026_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op2[11] I2=$false I3=$false O=$abc$41255$n3027
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op2[17] I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op2[30] O=$abc$41255$n3028
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op2[20] I2=$false I3=$false O=$abc$41255$n3029
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op2[10] I2=$false I3=$false O=$abc$41255$n3030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op2[21] I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op2[22] O=$abc$41255$n3031
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$41255$n3038 I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$abc$41255$n3033 O=$abc$41255$n3032
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000100000000
.gate SB_LUT4 I0=$abc$41255$n3034 I1=$abc$41255$n3035 I2=$abc$41255$n3036 I3=$abc$41255$n3037 O=$abc$41255$n3033
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op2[4] I2=$false I3=$false O=$abc$41255$n3034
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op2[13] I2=$false I3=$false O=$abc$41255$n3035
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op2[2] I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op2[14] O=$abc$41255$n3036
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op2[7] O=$abc$41255$n3037
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op2[19] I2=$false I3=$false O=$abc$41255$n3038
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=soc.cpu.instr_bgeu I1=soc.cpu.instr_beq I2=$abc$41255$n3040 I3=$abc$41255$n3010 O=$abc$41255$n3039
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000111110000
.gate SB_LUT4 I0=$abc$41255$n7432 I1=$abc$41255$n3041 I2=soc.cpu.instr_bne I3=soc.cpu.instr_bgeu O=$abc$41255$n3040
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000000011
.gate SB_LUT4 I0=soc.cpu.is_slti_blt_slt I1=soc.cpu.instr_bge I2=soc.cpu.instr_beq I3=$abc$41255$n7432 O=$abc$41255$n3041
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.instr_retirq I1=soc.cpu.latched_branch I2=soc.cpu.cpu_state[2] I3=$false O=$abc$41255$n3042
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n2505 I1=soc.cpu.mem_rdata_q[20] I2=$abc$41255$n3044 I3=$false O=$abc$41255$n2822
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.instr_jal I3=soc.cpu.decoded_imm_uj[0] O=$abc$41255$n3044
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_rdata_q[8] I3=$abc$41255$n3046 O=$abc$41255$n2836
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[1] I2=$abc$41255$n2505 I3=soc.cpu.mem_rdata_q[21] O=$abc$41255$n3046
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[2] I2=$abc$41255$n3048 I3=$false O=$abc$41255$n2843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=$abc$41255$n2505 I2=$abc$41255$n3049 I3=$false O=$abc$41255$n3048
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.mem_rdata_q[9] I3=$false O=$abc$41255$n3049
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[3] I2=$abc$41255$n3051 I3=$false O=$abc$41255$n2850
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=$abc$41255$n2505 I2=$abc$41255$n3052 I3=$false O=$abc$41255$n3051
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.mem_rdata_q[10] I3=$false O=$abc$41255$n3052
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.mem_rdata_q[11] I3=$abc$41255$n3054_1 O=$abc$41255$n2857
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[4] I2=$abc$41255$n2505 I3=soc.cpu.mem_rdata_q[24] O=$abc$41255$n3054_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[6] I2=$abc$41255$n2504 I3=soc.cpu.mem_rdata_q[26] O=$abc$41255$n2864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[8] I2=$abc$41255$n2504 I3=soc.cpu.mem_rdata_q[28] O=$abc$41255$n2871
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[9] I2=$abc$41255$n2504 I3=soc.cpu.mem_rdata_q[29] O=$abc$41255$n2878
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=$abc$41255$n2505 I2=soc.cpu.mem_rdata_q[31] I3=$abc$41255$n3059 O=$abc$41255$n2884
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=soc.cpu.instr_jal I1=soc.cpu.decoded_imm_uj[11] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[7] O=$abc$41255$n3059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[12] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3061 O=$abc$41255$n2889
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3061
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[13] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3063 O=$abc$41255$n2895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[14] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3065 O=$abc$41255$n2900
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3065
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[16] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3067 O=$abc$41255$n2905
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[16] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3067
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[17] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3069 O=$abc$41255$n2910
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[17] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3069
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[18] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3071 O=$abc$41255$n2915
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[18] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3071
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[19] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3073 O=$abc$41255$n2920
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[19] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3073
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[20] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3075 O=$abc$41255$n2925
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[21] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3077 O=$abc$41255$n2930
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3077
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[22] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3079 O=$abc$41255$n2935
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3079
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[23] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3081 O=$abc$41255$n2940
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3081
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[25] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3083 O=$abc$41255$n2945
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[25] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3083
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[26] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3085 O=$abc$41255$n2950
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3085
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[28] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3087 O=$abc$41255$n2955
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3087
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[29] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3089 O=$abc$41255$n2960
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3089
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.decoded_imm_uj[30] I1=soc.cpu.instr_jal I2=$abc$41255$n2987_1 I3=$abc$41255$n3091 O=$abc$41255$n2965
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[30] I1=$abc$41255$n2507 I2=$abc$41255$n2988 I3=$false O=$abc$41255$n3091
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$41255$n3095 I1=$abc$41255$n3093 I2=soc.cpu.mem_state[1] I3=soc.cpu.mem_state[0] O=$abc$41255$n2976
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110011000101
.gate SB_LUT4 I0=$abc$41255$n3094 I1=soc.cpu.mem_valid I2=$false I3=$false O=$abc$41255$n3093
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2563 I1=$abc$41255$n2579 I2=$abc$41255$n2569 I3=$false O=$abc$41255$n3094
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_valid I1=$abc$41255$n3096 I2=$false I3=$false O=$abc$41255$n3095
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_do_wdata I1=soc.cpu.mem_do_rdata I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=$abc$41255$n3096
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[16] I2=$abc$41255$n3098 I3=$false O=$abc$41255$n2981
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n7373 I1=$abc$41255$n2964 I2=lcd_peripheral.fast_state[1] I3=$false O=$abc$41255$n3098
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[17] I2=$abc$41255$n3100 I3=$false O=$abc$41255$n2984
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=lcd_peripheral.num_bytes[1] I1=lcd_peripheral.num_bytes[0] I2=lcd_peripheral.fast_state[1] I3=$false O=$abc$41255$n3100
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[18] I2=$abc$41255$n3102 I3=$false O=$abc$41255$n2987
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7377 I3=$false O=$abc$41255$n3102
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[19] I2=$abc$41255$n3104 I3=$false O=$abc$41255$n2990
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7379 I3=$false O=$abc$41255$n3104
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[20] I2=$abc$41255$n3106 I3=$false O=$abc$41255$n2993
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7381 I3=$false O=$abc$41255$n3106
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[21] I2=$abc$41255$n3108 I3=$false O=$abc$41255$n2996
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7383 I3=$false O=$abc$41255$n3108
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[22] I2=$abc$41255$n3110 I3=$false O=$abc$41255$n2999
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7385 I3=$false O=$abc$41255$n3110
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[23] I2=$abc$41255$n3112 I3=$false O=$abc$41255$n3002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7387 I3=$false O=$abc$41255$n3112
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[24] I2=$abc$41255$n3114 I3=$false O=$abc$41255$n3005
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7389 I3=$false O=$abc$41255$n3114
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[25] I2=$abc$41255$n3116 I3=$false O=$abc$41255$n3008
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7391 I3=$false O=$abc$41255$n3116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[26] I2=$abc$41255$n3118 I3=$false O=$abc$41255$n3011
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7393 I3=$false O=$abc$41255$n3118
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[27] I2=$abc$41255$n3120 I3=$false O=$abc$41255$n3014
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7395 I3=$false O=$abc$41255$n3120
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[28] I2=$abc$41255$n3122 I3=$false O=$abc$41255$n3017
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7397 I3=$false O=$abc$41255$n3122
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[29] I2=$abc$41255$n3124 I3=$false O=$abc$41255$n3020
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7399 I3=$false O=$abc$41255$n3124
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[30] I2=$abc$41255$n3126 I3=$false O=$abc$41255$n3023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7401 I3=$false O=$abc$41255$n3126
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[0] I1=soc.cpu.mem_wdata[31] I2=$abc$41255$n3128 I3=$false O=$abc$41255$n3026
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n2964 I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n7403 I3=$false O=$abc$41255$n3128
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n3130 I1=soc.cpu.irq_pending[1] I2=$abc$41255$n2895_1 I3=$false O=$abc$41255$n3444
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=soc.cpu.irq_mask[1] I1=soc.cpu.irq_state[1] I2=soc.cpu.cpu_state[1] I3=soc.cpu.cpu_state[2] O=$abc$41255$n3130
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=soc.cpu.trap I1=resetn I2=$false I3=$false O=$abc$41255$n3564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=resetn I1=soc.cpu.trap I2=$false I3=$false O=$abc$41255$n3568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.trap I1=$abc$41255$n3134 I2=$false I3=$false O=$abc$41255$n3571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=resetn I1=$abc$41255$n2763 I2=soc.cpu.mem_do_wdata I3=$false O=$abc$41255$n3134
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n3136 I1=soc.cpu.trap I2=$false I3=$false O=$abc$41255$n3574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2981_1 I1=resetn I2=$abc$41255$n3134 I3=$false O=$abc$41255$n3136
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$41255$n2762 I1=$abc$41255$n3094 I2=soc.cpu.trap I3=resetn O=$abc$41255$n3578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$41255$n3579 I1=resetn I2=$false I3=$false O=$abc$41255$n3580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.decoder_pseudo_trigger I1=soc.cpu.decoder_trigger I2=$false I3=$false O=$abc$41255$n3581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3581 I1=resetn I2=$false I3=$false O=$abc$41255$n3582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n2829 I1=resetn I2=$false I3=$false O=$abc$41255$n3592
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3636 I1=soc.cpu.cpu_state[3] I2=$false I3=$false O=$abc$41255$n3593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n3589 I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$41255$n3636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n3589 I1=soc.cpu.cpu_state[3] I2=$false I3=$false O=$abc$41255$n3594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n2870 I1=resetn I2=$false I3=$false O=$abc$41255$n3596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n2759 I1=resetn I2=$false I3=$false O=$abc$41255$n3597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n5718 I1=$abc$41255$n3597 I2=$false I3=$false O=$abc$41255$n3599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n2822_1 I1=soc.cpu.cpu_state[5] I2=$false I3=$false O=$abc$41255$n5718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n5717 I1=$abc$41255$n3597 I2=$false I3=$false O=$abc$41255$n3601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n2816 I1=soc.cpu.mem_do_rdata I2=$abc$41255$n3151 I3=$false O=$abc$41255$n5717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=$abc$41255$n3152 I2=$false I3=$false O=$abc$41255$n3151
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=$abc$41255$n2819 I2=$false I3=$false O=$abc$41255$n3152
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3007 I1=resetn I2=$false I3=$false O=$abc$41255$n3603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3007 I1=$abc$41255$n3597 I2=$abc$41255$n3155 I3=$false O=$abc$41255$n3608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.cpu_state[2] I2=soc.cpu.cpu_state[4] I3=$false O=$abc$41255$n3155
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$41255$n2929 I1=$abc$41255$n3597 I2=$false I3=$false O=$abc$41255$n3628
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.irq_state[1] I2=resetn I3=$false O=$abc$41255$n3630
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.instr_maskirq I2=resetn I3=$false O=$abc$41255$n3635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n2868 I1=$abc$41255$n2829 I2=soc.cpu.decoder_trigger I3=resetn O=$abc$41255$n3643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_sh[0] I2=$false I3=$false O=$abc$41255$n3646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=resetn I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$41255$n3647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$false O=$abc$41255$n3653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.cpu.mem_wstrb[1] I2=resetn I3=$false O=$abc$41255$n3654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.cpu.mem_wstrb[2] I2=resetn I3=$false O=$abc$41255$n3655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.cpu.mem_wstrb[3] I2=resetn I3=$false O=$abc$41255$n3656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3667 I1=$abc$41255$n3167 I2=resetn I3=$false O=$abc$41255$n3659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.simpleuart.recv_state[2] I1=soc.simpleuart.recv_state[0] I2=soc.simpleuart.recv_state[3] I3=soc.simpleuart.recv_state[1] O=$abc$41255$n3167
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=resetn I1=$abc$41255$n3169 I2=$abc$41255$n3667 I3=$false O=$abc$41255$n3665
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$41255$n3167 I1=$abc$41255$n3170 I2=$false I3=$false O=$abc$41255$n3169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.simpleuart.recv_state[1] I1=soc.simpleuart.recv_state[2] I2=soc.simpleuart.recv_state[3] I3=$false O=$abc$41255$n3170
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$41255$n3667 I1=$abc$41255$n3169 I2=resetn I3=$false O=$abc$41255$n3666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n3667 I1=soc.simpleuart.recv_state[0] I2=resetn I3=$abc$41255$n3169 O=$abc$41255$n3671
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111111111111
.gate SB_LUT4 I0=$abc$41255$n3654 I1=$abc$41255$n3174 I2=$false I3=$false O=$abc$41255$n3675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.mem_wstrb[0] I1=$abc$41255$n2922 I2=$abc$41255$n2621 I3=$abc$41255$n6358 O=$abc$41255$n3174
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$41255$n2581 I1=soc.simpleuart.send_dummy I2=$false I3=$false O=$abc$41255$n6358
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$41255$n3177 I1=resetn I2=$false I3=$false O=$abc$41255$n3676
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$41255$n3178 I1=$abc$41255$n3208 I2=$false I3=$false O=$abc$41255$n3177
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3198 I1=$abc$41255$n5157 I2=$abc$41255$n2581 I3=$abc$41255$n7498 O=$abc$41255$n3178
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n3181 I1=$abc$41255$n3186 I2=$abc$41255$n3189 I3=$abc$41255$n3190 O=$abc$41255$n3180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n3182 I1=$abc$41255$n3184 I2=$abc$41255$n3185 I3=$false O=$abc$41255$n3181
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=soc.simpleuart.send_divcnt[20] I2=$abc$41255$n3183 I3=$false O=$abc$41255$n3182
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[8] I1=soc.simpleuart.cfg_divider[8] I2=soc.simpleuart.cfg_divider[17] I3=soc.simpleuart.send_divcnt[17] O=$abc$41255$n3183
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[27] I1=soc.simpleuart.cfg_divider[27] I2=soc.simpleuart.send_divcnt[25] I3=soc.simpleuart.cfg_divider[25] O=$abc$41255$n3184
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[3] I1=soc.simpleuart.cfg_divider[3] I2=soc.simpleuart.cfg_divider[1] I3=soc.simpleuart.send_divcnt[1] O=$abc$41255$n3185
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[10] I1=soc.simpleuart.send_divcnt[10] I2=$abc$41255$n3187 I3=$abc$41255$n3188 O=$abc$41255$n3186
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=soc.simpleuart.send_divcnt[15] I2=soc.simpleuart.cfg_divider[8] I3=soc.simpleuart.send_divcnt[8] O=$abc$41255$n3187
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[4] I1=soc.simpleuart.send_divcnt[4] I2=soc.simpleuart.cfg_divider[31] I3=soc.simpleuart.send_divcnt[31] O=$abc$41255$n3188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[13] I1=soc.simpleuart.cfg_divider[13] I2=soc.simpleuart.cfg_divider[11] I3=soc.simpleuart.send_divcnt[11] O=$abc$41255$n3189
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[24] I1=soc.simpleuart.send_divcnt[24] I2=soc.simpleuart.cfg_divider[29] I3=soc.simpleuart.send_divcnt[29] O=$abc$41255$n3190
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[16] I1=soc.simpleuart.send_divcnt[16] I2=$false I3=$false O=$abc$41255$n3193
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[9] I1=soc.simpleuart.send_divcnt[9] I2=soc.simpleuart.cfg_divider[12] I3=soc.simpleuart.send_divcnt[12] O=$abc$41255$n3196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[6] I1=soc.simpleuart.send_divcnt[6] I2=soc.simpleuart.cfg_divider[30] I3=soc.simpleuart.send_divcnt[30] O=$abc$41255$n3197
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$41255$n3199 I1=$abc$41255$n3204 I2=$abc$41255$n3206 I3=$abc$41255$n3207 O=$abc$41255$n3198
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n3200 I1=$abc$41255$n3202 I2=$abc$41255$n3203 I3=$false O=$abc$41255$n3199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[28] I1=soc.simpleuart.send_divcnt[28] I2=$abc$41255$n3201 I3=$false O=$abc$41255$n3200
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[15] I1=soc.simpleuart.cfg_divider[15] I2=soc.simpleuart.cfg_divider[13] I3=soc.simpleuart.send_divcnt[13] O=$abc$41255$n3201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[16] I1=soc.simpleuart.cfg_divider[16] I2=soc.simpleuart.cfg_divider[18] I3=soc.simpleuart.send_divcnt[18] O=$abc$41255$n3202
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[14] I1=soc.simpleuart.send_divcnt[14] I2=soc.simpleuart.cfg_divider[19] I3=soc.simpleuart.send_divcnt[19] O=$abc$41255$n3203
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[25] I1=soc.simpleuart.cfg_divider[25] I2=$abc$41255$n3205 I3=$false O=$abc$41255$n3204
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=soc.simpleuart.send_divcnt[3] I2=soc.simpleuart.cfg_divider[2] I3=soc.simpleuart.send_divcnt[2] O=$abc$41255$n3205
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[27] I1=soc.simpleuart.send_divcnt[27] I2=soc.simpleuart.cfg_divider[26] I3=soc.simpleuart.send_divcnt[26] O=$abc$41255$n3206
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000001011
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[0] I1=soc.simpleuart.cfg_divider[0] I2=soc.simpleuart.cfg_divider[7] I3=soc.simpleuart.send_divcnt[7] O=$abc$41255$n3207
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$41255$n3209 I1=$abc$41255$n6358 I2=$false I3=$false O=$abc$41255$n3208
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2581 I1=soc.cpu.mem_wstrb[0] I2=$abc$41255$n2622 I3=$false O=$abc$41255$n3209
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n3676 I1=soc.simpleuart.send_divcnt[0] I2=$false I3=$false O=$abc$41255$n3678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n3208 I1=soc.simpleuart.send_bitcnt[0] I2=$abc$41255$n3178 I3=resetn O=$abc$41255$n3685
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$41255$n3214 I1=$abc$41255$n3215 I2=$false I3=$false O=$abc$41255$n3710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd.sd.ctrl_done I1=$abc$41255$n2582 I2=sd.spi_wr I3=$false O=$abc$41255$n3214
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sd.sd.spi_state[0] I1=$abc$41255$n3216 I2=$abc$41255$n3219 I3=resetn O=$abc$41255$n3215
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=$abc$41255$n3217 I1=$abc$41255$n3218 I2=$false I3=$false O=$abc$41255$n3216
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd.sd.spi_state[1] I1=sd.sd.spi_state[2] I2=sd.sd.spi_state[3] I3=$false O=$abc$41255$n3217
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=sd.sd.spi_state[0] I1=sd.sd.spi_state[4] I2=$false I3=$false O=$abc$41255$n3218
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n3220 I1=$abc$41255$n3221 I2=$false I3=$false O=$abc$41255$n3219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd.sd.prescale_cnt[4] I1=sd.sd.prescale_cnt[5] I2=sd.sd.prescale_cnt[6] I3=sd.sd.prescale_cnt[7] O=$abc$41255$n3220
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=sd.sd.prescale_cnt[0] I1=sd.sd.prescale_cnt[1] I2=sd.sd.prescale_cnt[2] I3=sd.sd.prescale_cnt[3] O=$abc$41255$n3221
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3218 I1=$abc$41255$n3223 I2=$abc$41255$n3214 I3=resetn O=$abc$41255$n3722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$41255$n3224 I1=$abc$41255$n3225 I2=$abc$41255$n3226 I3=$abc$41255$n3227 O=$abc$41255$n3223
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=sd.sd.prescale_cnt[3] I1=sd.sd.prescale_cfg[3] I2=sd.sd.prescale_cnt[4] I3=sd.sd.prescale_cfg[4] O=$abc$41255$n3224
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=sd.sd.prescale_cnt[5] I1=sd.sd.prescale_cfg[5] I2=sd.sd.prescale_cnt[6] I3=sd.sd.prescale_cfg[6] O=$abc$41255$n3225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=sd.sd.prescale_cnt[1] I1=sd.sd.prescale_cfg[1] I2=sd.sd.prescale_cnt[2] I3=sd.sd.prescale_cfg[2] O=$abc$41255$n3226
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=sd.sd.prescale_cnt[0] I1=sd.sd.prescale_cfg[0] I2=sd.sd.prescale_cnt[7] I3=sd.sd.prescale_cfg[7] O=$abc$41255$n3227
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$41255$n3214 I1=$abc$41255$n3223 I2=resetn I3=$false O=$abc$41255$n3724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3758 I1=sd.sd.mode_cpha I2=$abc$41255$n3724 I3=$false O=$abc$41255$n3731
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$41255$n3214 I1=resetn I2=$false I3=$false O=$abc$41255$n3758
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sd.sd.ctrl_done I1=$abc$41255$n2925_1 I2=sd.spi_wr I3=resetn O=$abc$41255$n3733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$41255$n3233 I1=resetn I2=$false I3=$false O=$abc$41255$n3743
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n3234 I1=$abc$41255$n2509 I2=sd.sd.ctrl_done I3=sd.spi_wr O=$abc$41255$n3233
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=$abc$41255$n2510 I1=$abc$41255$n2578 I2=soc.cpu.mem_addr[2] I3=$false O=$abc$41255$n3234
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd.sd.ctrl_done I1=$abc$41255$n3 I2=sd.spi_wr I3=resetn O=$abc$41255$n3752
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=sd.sd.ctrl_done I1=$abc$41255$n3234 I2=sd.spi_wr I3=resetn O=$abc$41255$n3755
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$41255$n3238 I1=$abc$41255$n3219 I2=$abc$41255$n3214 I3=resetn O=$abc$41255$n3773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=$abc$41255$n7428 I1=sd.sd.spi_state[4] I2=sd.sd.spi_state[0] I3=$abc$41255$n3217 O=$abc$41255$n3238
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110011110101
.gate SB_LUT4 I0=$abc$41255$n2914 I1=$abc$41255$n3240 I2=$false I3=$false O=$abc$41255$n3797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[1] I1=lcd_peripheral.fast_state[0] I2=$abc$41255$n2962 I3=resetn O=$abc$41255$n3240
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=$abc$41255$n3242 I1=$abc$41255$n2963 I2=$abc$41255$n2923 I3=$abc$41255$n2924 O=$abc$41255$n3809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n2918 I1=$abc$41255$n3243 I2=$false I3=$false O=$abc$41255$n3242
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2925_1 I1=lcd_peripheral.state[0] I2=lcd_peripheral.state[1] I3=$false O=$abc$41255$n3243
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=lcd_peripheral.fast_state[3] I2=$abc$41255$n2962 I3=$false O=$abc$41255$n3246
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n3249 I1=$abc$41255$n3242 I2=$abc$41255$n2915_1 I3=$false O=$abc$41255$n3837
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[4] I1=lcd_peripheral.fast_state[2] I2=lcd_peripheral.fast_state[1] I3=$abc$41255$n3246 O=$abc$41255$n3249
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n2919 I1=$abc$41255$n2582 I2=resetn I3=$false O=$abc$41255$n3840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3 I1=$abc$41255$n2919 I2=resetn I3=$false O=$abc$41255$n3844
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n2564 I1=$abc$41255$n2517 I2=$false I3=$false O=$abc$41255$n3845
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3845 I1=resetn I2=$false I3=$false O=$abc$41255$n3847
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3845 I1=soc.cpu.mem_wstrb[0] I2=resetn I3=$false O=$abc$41255$n3852
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3256 I1=$abc$41255$n3268 I2=$abc$41255$n3289 I3=$false O=$abc$41255$n4002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$41255$n4876 I1=soc.cpu.latched_rd[4] I2=$abc$41255$n4877 I3=soc.cpu.latched_rd[5] O=$abc$41255$n3256
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[4] I1=soc.cpu.mem_rdata_latched[24] I2=$abc$41255$n3579 I3=$false O=$abc$41255$n4876
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[24] I1=$abc$41255$n3259 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3266 I1=$abc$41255$n2686 I2=$abc$41255$n3260 I3=$false O=$abc$41255$n3259
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[24] I2=$abc$41255$n2617 I3=$abc$41255$n3261 O=$abc$41255$n3260
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6778 I2=$abc$41255$n3262 I3=$abc$41255$n2563 O=$abc$41255$n3261
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7980 I1=$abc$41255$n2264 I2=$abc$41255$n3263 I3=$abc$41255$n3265 O=$abc$41255$n3262
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7988 I1=$abc$41255$n2262 I2=soc.ram_ready I3=$abc$41255$n3264 O=$abc$41255$n3263
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7972 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7996 O=$abc$41255$n3264
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7956 I1=$abc$41255$n2268 I2=$abc$41255$n2267 I3=$abc$41255$n7964 O=$abc$41255$n3265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[24] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[24] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3266
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n3579 I1=soc.cpu.decoded_rs2[5] I2=$false I3=$false O=$abc$41255$n4877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4868 I1=soc.cpu.latched_rd[0] I2=$abc$41255$n4870 I3=soc.cpu.latched_rd[1] O=$abc$41255$n3268
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[0] I1=soc.cpu.mem_rdata_latched[20] I2=$abc$41255$n3579 I3=$false O=$abc$41255$n4868
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[20] I1=$abc$41255$n3271 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3278 I1=$abc$41255$n2686 I2=$abc$41255$n3272 I3=$false O=$abc$41255$n3271
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[20] I2=$abc$41255$n2617 I3=$abc$41255$n3273 O=$abc$41255$n3272
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6770 I2=$abc$41255$n3274 I3=$abc$41255$n2563 O=$abc$41255$n3273
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7944 I1=$abc$41255$n2262 I2=$abc$41255$n3275 I3=$abc$41255$n3277 O=$abc$41255$n3274
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7920 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n3276 O=$abc$41255$n3275
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7912 I1=$abc$41255$n2268 I2=$abc$41255$n2261 I3=$abc$41255$n7952 O=$abc$41255$n3276
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7928 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7936 O=$abc$41255$n3277
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[20] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[20] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3278
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[1] I1=soc.cpu.mem_rdata_latched[21] I2=$abc$41255$n3579 I3=$false O=$abc$41255$n4870
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[21] I1=$abc$41255$n3281 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3288 I1=$abc$41255$n2686 I2=$abc$41255$n3282 I3=$false O=$abc$41255$n3281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[21] I2=$abc$41255$n2617 I3=$abc$41255$n3283 O=$abc$41255$n3282
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=soc.ram_ready I1=$abc$41255$n3284 I2=$abc$41255$n3287 I3=$abc$41255$n2563 O=$abc$41255$n3283
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$41255$n6772 I1=$abc$41255$n2595 I2=$abc$41255$n3286 I3=$abc$41255$n3285 O=$abc$41255$n3284
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7913 I1=$abc$41255$n2268 I2=$abc$41255$n2262 I3=$abc$41255$n7945 O=$abc$41255$n3285
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7921 I1=$abc$41255$n2267 I2=$abc$41255$n2261 I3=$abc$41255$n7953 O=$abc$41255$n3286
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7929 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7937 O=$abc$41255$n3287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[21] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[21] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3288
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n4874 I1=soc.cpu.latched_rd[3] I2=soc.cpu.latched_rd[2] I3=$abc$41255$n4872 O=$abc$41255$n3289
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[3] I1=soc.cpu.mem_rdata_latched[23] I2=$abc$41255$n3579 I3=$false O=$abc$41255$n4874
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[23] I1=$abc$41255$n3292 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3299 I1=$abc$41255$n2686 I2=$abc$41255$n3293 I3=$false O=$abc$41255$n3292
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[23] I2=$abc$41255$n2617 I3=$abc$41255$n3294 O=$abc$41255$n3293
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6776 I2=$abc$41255$n3295 I3=$abc$41255$n2563 O=$abc$41255$n3294
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7915 I1=$abc$41255$n2268 I2=soc.ram_ready I3=$abc$41255$n3296 O=$abc$41255$n3295
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7947 I1=$abc$41255$n2262 I2=$abc$41255$n3297 I3=$abc$41255$n3298 O=$abc$41255$n3296
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7931 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7955 O=$abc$41255$n3297
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7923 I1=$abc$41255$n2267 I2=$abc$41255$n2264 I3=$abc$41255$n7939 O=$abc$41255$n3298
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[23] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[23] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3299
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[2] I1=soc.cpu.mem_rdata_latched[22] I2=$abc$41255$n3579 I3=$false O=$abc$41255$n4872
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[22] I1=$abc$41255$n3302 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3309 I1=$abc$41255$n2686 I2=$abc$41255$n3303 I3=$false O=$abc$41255$n3302
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[22] I2=$abc$41255$n2617 I3=$abc$41255$n3304 O=$abc$41255$n3303
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6774 I2=$abc$41255$n3305 I3=$abc$41255$n2563 O=$abc$41255$n3304
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7946 I1=$abc$41255$n2262 I2=$abc$41255$n3306 I3=$abc$41255$n3308 O=$abc$41255$n3305
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7922 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n3307 O=$abc$41255$n3306
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7914 I1=$abc$41255$n2268 I2=$abc$41255$n2261 I3=$abc$41255$n7954 O=$abc$41255$n3307
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7930 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7938 O=$abc$41255$n3308
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[22] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[22] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=$abc$41255$n3312 I1=soc.cpu.is_sb_sh_sw I2=soc.cpu.cpu_state[2] I3=$abc$41255$n3311 O=$abc$41255$n4039
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=soc.cpu.mem_do_prefetch I1=$abc$41255$n2759 I2=$abc$41255$n2521 I3=soc.cpu.cpu_state[5] O=$abc$41255$n3311
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n2938 I1=$abc$41255$n2933 I2=$abc$41255$n3313 I3=$false O=$abc$41255$n3312
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2532 I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=$abc$41255$n2934 I3=$false O=$abc$41255$n3313
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n2914 I1=lcd_peripheral.fast_state[0] I2=$abc$41255$n3315 I3=$false O=$abc$41255$n4133
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=lcd_peripheral.fast_state[4] I1=$abc$41255$n2926 I2=resetn I3=$false O=$abc$41255$n3315
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=$abc$41255$n3317 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3324 I1=$abc$41255$n2686 I2=$abc$41255$n3318 I3=$false O=$abc$41255$n3317
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[12] I2=$abc$41255$n2617 I3=$abc$41255$n3319 O=$abc$41255$n3318
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6754 I2=$abc$41255$n3320 I3=$abc$41255$n2563 O=$abc$41255$n3319
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7872 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n3321 O=$abc$41255$n3320
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7896 I1=$abc$41255$n2262 I2=$abc$41255$n3322 I3=$abc$41255$n3323 O=$abc$41255$n3321
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7864 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7888 O=$abc$41255$n3322
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7880 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7904 O=$abc$41255$n3323
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[12] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[12] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3324
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=$abc$41255$n3326 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3333 I1=$abc$41255$n2686 I2=$abc$41255$n3327 I3=$false O=$abc$41255$n3326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[13] I2=$abc$41255$n2617 I3=$abc$41255$n3328 O=$abc$41255$n3327
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6756 I2=$abc$41255$n3329 I3=$abc$41255$n2563 O=$abc$41255$n3328
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7873 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n3330 O=$abc$41255$n3329
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7897 I1=$abc$41255$n2262 I2=$abc$41255$n3331 I3=$abc$41255$n3332 O=$abc$41255$n3330
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7881 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7905 O=$abc$41255$n3331
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7865 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7889 O=$abc$41255$n3332
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[13] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[13] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3333
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=$abc$41255$n3335 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3342 I1=$abc$41255$n2686 I2=$abc$41255$n3336 I3=$false O=$abc$41255$n3335
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[14] I2=$abc$41255$n2617 I3=$abc$41255$n3337 O=$abc$41255$n3336
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6758 I2=$abc$41255$n3338 I3=$abc$41255$n2563 O=$abc$41255$n3337
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7874 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n3339 O=$abc$41255$n3338
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7898 I1=$abc$41255$n2262 I2=$abc$41255$n3340 I3=$abc$41255$n3341 O=$abc$41255$n3339
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7882 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7906 O=$abc$41255$n3340
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7866 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7890 O=$abc$41255$n3341
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[14] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[14] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3342
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=soc.cpu.mem_addr[11] I2=soc.cpu.mem_addr[13] I3=$false O=$abc$41255$n4428
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[12] I2=soc.cpu.mem_addr[13] I3=$false O=$abc$41255$n4430
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[12] I2=soc.cpu.mem_addr[13] I3=$false O=$abc$41255$n4432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=soc.cpu.mem_addr[12] I2=soc.cpu.mem_addr[11] I3=$false O=$abc$41255$n4433
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=soc.cpu.mem_addr[13] I2=soc.cpu.mem_addr[12] I3=$false O=$abc$41255$n4434
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=soc.cpu.mem_addr[13] I2=soc.cpu.mem_addr[11] I3=$false O=$abc$41255$n4435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n3350 I1=$abc$41255$n3352 I2=$false I3=$false O=$abc$41255$n4526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[2] I1=$abc$41255$n3351 I2=$false I3=$false O=$abc$41255$n3350
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[3] I1=$abc$41255$n2560 I2=$false I3=$false O=$abc$41255$n3351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=soc.cpu.mem_rdata_latched[5] I2=soc.cpu.mem_rdata_latched[4] I3=$false O=$abc$41255$n3352
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n3350 I1=$abc$41255$n3354 I2=$false I3=$false O=$abc$41255$n4527
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n2629 I1=soc.cpu.mem_rdata_latched[4] I2=$false I3=$false O=$abc$41255$n3354
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[6] I1=$abc$41255$n3356 I2=$abc$41255$n3350 I3=$false O=$abc$41255$n4528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[4] I1=soc.cpu.mem_rdata_latched[5] I2=$false I3=$false O=$abc$41255$n3356
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3351 I1=$abc$41255$n2629 I2=$abc$41255$n2656 I3=$false O=$abc$41255$n4529
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n3350 I1=$abc$41255$n3359 I2=$false I3=$false O=$abc$41255$n4530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3356 I1=soc.cpu.mem_rdata_latched[6] I2=$false I3=$false O=$abc$41255$n3359
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3359 I1=$abc$41255$n2560 I2=soc.cpu.mem_rdata_latched[3] I3=soc.cpu.mem_rdata_latched[2] O=$abc$41255$n4536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n3362 I1=$abc$41255$n3354 I2=$false I3=$false O=$abc$41255$n4537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3351 I1=soc.cpu.mem_rdata_latched[2] I2=$false I3=$false O=$abc$41255$n3362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3362 I1=$abc$41255$n3352 I2=$false I3=$false O=$abc$41255$n4538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.instr_jalr I1=soc.cpu.instr_retirq I2=$false I3=$false O=$abc$41255$n4617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.latched_rd[0] I1=soc.cpu.latched_rd[1] I2=$abc$41255$n3369 I3=$abc$41255$n3366 O=soc.cpu.cpuregs.wen
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=soc.cpu.latched_branch I1=$abc$41255$n3367 I2=soc.cpu.cpu_state[1] I3=resetn O=$abc$41255$n3366
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$41255$n3368 I1=$abc$41255$n5880 I2=$false I3=$false O=$abc$41255$n3367
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.latched_branch I1=soc.cpu.latched_store I2=$false I3=$false O=$abc$41255$n3368
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.latched_rd[2] I1=soc.cpu.latched_rd[3] I2=soc.cpu.latched_rd[4] I3=soc.cpu.latched_rd[5] O=$abc$41255$n3369
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3371 I1=soc.cpu.is_alu_reg_reg I2=$false I3=$false O=$abc$41255$n4629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[12] I2=$abc$41255$n3376 I3=$abc$41255$n3372 O=$abc$41255$n3371
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$41255$n3373 I1=$abc$41255$n3375 I2=$false I3=$false O=$abc$41255$n3372
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.mem_rdata_q[31] I2=$abc$41255$n3374 I3=soc.cpu.mem_rdata_q[30] O=$abc$41255$n3373
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[27] O=$abc$41255$n3374
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[14] I3=$false O=$abc$41255$n3375
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.mem_rdata_q[30] I3=$abc$41255$n3374 O=$abc$41255$n3376
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[13] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.instr_jalr O=$abc$41255$n4631
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$41255$n3371 I1=soc.cpu.is_alu_reg_imm I2=$false I3=$false O=$abc$41255$n4632
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3380 I1=$abc$41255$n3383 I2=$false I3=$false O=$abc$41255$n4633
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[29] I1=soc.cpu.mem_rdata_q[31] I2=soc.cpu.mem_rdata_q[30] I3=$abc$41255$n3381 O=$abc$41255$n3380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n3382 I1=soc.cpu.mem_rdata_q[0] I2=soc.cpu.mem_rdata_q[1] I3=soc.cpu.mem_rdata_q[3] O=$abc$41255$n3381
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[2] I1=soc.cpu.mem_rdata_q[4] I2=soc.cpu.mem_rdata_q[5] I3=soc.cpu.mem_rdata_q[6] O=$abc$41255$n3382
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.mem_rdata_q[25] I3=soc.cpu.mem_rdata_q[27] O=$abc$41255$n3383
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n3385 I1=soc.cpu.mem_rdata_q[26] I2=soc.cpu.mem_rdata_q[25] I3=$false O=$abc$41255$n4634
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[28] I1=soc.cpu.mem_rdata_q[27] I2=$abc$41255$n3380 I3=$false O=$abc$41255$n3385
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[26] I1=$abc$41255$n3385 I2=soc.cpu.mem_rdata_q[25] I3=$false O=$abc$41255$n4635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n3380 I1=$abc$41255$n3374 I2=$false I3=$false O=$abc$41255$n4636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3389 I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n3376 I1=soc.cpu.is_alu_reg_reg I2=$false I3=$false O=$abc$41255$n3389
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=$abc$41255$n3389 I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4640
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n3372 I1=soc.cpu.is_alu_reg_reg I2=$false I3=$false O=$abc$41255$n4642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3389 I1=$abc$41255$n3375 I2=$false I3=$false O=$abc$41255$n4643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[13] I2=$abc$41255$n3389 I3=soc.cpu.mem_rdata_q[14] O=$abc$41255$n4645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=$abc$41255$n3389 I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=$abc$41255$n3389 I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n3389 I1=$abc$41255$n3397 I2=$false I3=$false O=$abc$41255$n4651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.mem_rdata_q[12] I3=$false O=$abc$41255$n3397
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n3373 I1=$abc$41255$n3399 I2=$false I3=$false O=$abc$41255$n4653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_alu_reg_reg O=$abc$41255$n3399
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=$abc$41255$n3389 O=$abc$41255$n4654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n3372 I1=soc.cpu.is_alu_reg_imm I2=$false I3=$false O=$abc$41255$n4656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3376 I1=$abc$41255$n3375 I2=soc.cpu.is_alu_reg_imm I3=$false O=$abc$41255$n4657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n3376 I1=$abc$41255$n3397 I2=soc.cpu.is_alu_reg_imm I3=$false O=$abc$41255$n4659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.is_alu_reg_imm I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.mem_rdata_q[14] O=$abc$41255$n4662
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.is_alu_reg_imm I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4663
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_alu_reg_imm I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_alu_reg_imm O=$abc$41255$n4665
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_sb_sh_sw I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n3397 I1=soc.cpu.is_sb_sh_sw I2=$false I3=$false O=$abc$41255$n4667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_sb_sh_sw O=$abc$41255$n4668
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n3375 I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$41255$n4669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.mem_rdata_q[14] O=$abc$41255$n4670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.is_lb_lh_lw_lbu_lhu I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4671
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n3397 I1=soc.cpu.is_lb_lh_lw_lbu_lhu I2=$false I3=$false O=$abc$41255$n4672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_lb_lh_lw_lbu_lhu O=$abc$41255$n4673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.mem_rdata_q[12] I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[14] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[13] O=$abc$41255$n4675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n3375 I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$false I3=$false O=$abc$41255$n4676
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[12] I1=soc.cpu.mem_rdata_q[13] I2=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I3=soc.cpu.mem_rdata_q[14] O=$abc$41255$n4677
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n3397 I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=$false I3=$false O=$abc$41255$n4678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[14] I1=soc.cpu.mem_rdata_q[12] I2=soc.cpu.mem_rdata_q[13] I3=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu O=$abc$41255$n4679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n2809 I1=soc.cpu.mem_rdata_latched[27] I2=$false I3=$false O=$abc$41255$n4681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3426 I1=$abc$41255$n3362 I2=$false I3=$false O=$abc$41255$n4683
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[12] I1=soc.cpu.mem_rdata_latched[13] I2=soc.cpu.mem_rdata_latched[14] I3=$abc$41255$n3359 O=$abc$41255$n3426
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n3428 I1=$abc$41255$n3093 I2=$abc$41255$n7502 I3=$false O=$abc$41255$n4709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n3429 I1=$abc$41255$n2925_1 I2=$abc$41255$n3430 I3=$abc$41255$n3431 O=$abc$41255$n3428
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[25] I1=$abc$41255$n2514 I2=$false I3=$false O=$abc$41255$n3429
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_addr[24] I1=$abc$41255$n2572 I2=soc.cpu.mem_addr[13] I3=$abc$41255$n2565 O=$abc$41255$n3430
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n2574 I1=$abc$41255$n2575 I2=$abc$41255$n3432 I3=$false O=$abc$41255$n3431
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=soc.cpu.mem_addr[12] I2=soc.cpu.mem_addr[11] I3=$false O=$abc$41255$n3432
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=sd.sd.ctrl_done I1=$abc$41255$n2921 I2=$false I3=$false O=$abc$41255$n4720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3435 I1=$abc$41255$n4430 I2=$false I3=$false O=$abc$41255$n4755
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4709 I1=soc.cpu.mem_wstrb[3] I2=$false I3=$false O=$abc$41255$n3435
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3435 I1=$abc$41255$n4428 I2=$false I3=$false O=$abc$41255$n4756
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3435 I1=$abc$41255$n4432 I2=$false I3=$false O=$abc$41255$n4757
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3435 I1=$abc$41255$n4433 I2=$false I3=$false O=$abc$41255$n4758
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3435 I1=$abc$41255$n4434 I2=$false I3=$false O=$abc$41255$n4759
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3435 I1=$abc$41255$n4435 I2=$false I3=$false O=$abc$41255$n4760
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3435 I1=$abc$41255$n4429 I2=$false I3=$false O=$abc$41255$n4761
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3443 I1=$abc$41255$n4430 I2=$false I3=$false O=$abc$41255$n4763
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4709 I1=soc.cpu.mem_wstrb[2] I2=$false I3=$false O=$abc$41255$n3443
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3443 I1=$abc$41255$n4428 I2=$false I3=$false O=$abc$41255$n4764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3443 I1=$abc$41255$n4432 I2=$false I3=$false O=$abc$41255$n4765
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3443 I1=$abc$41255$n4433 I2=$false I3=$false O=$abc$41255$n4766
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3443 I1=$abc$41255$n4434 I2=$false I3=$false O=$abc$41255$n4767
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3443 I1=$abc$41255$n4435 I2=$false I3=$false O=$abc$41255$n4768
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3443 I1=$abc$41255$n4429 I2=$false I3=$false O=$abc$41255$n4769
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3451 I1=$abc$41255$n4430 I2=$false I3=$false O=$abc$41255$n4771
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4709 I1=soc.cpu.mem_wstrb[1] I2=$false I3=$false O=$abc$41255$n3451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3451 I1=$abc$41255$n4428 I2=$false I3=$false O=$abc$41255$n4772
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3451 I1=$abc$41255$n4432 I2=$false I3=$false O=$abc$41255$n4773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3451 I1=$abc$41255$n4433 I2=$false I3=$false O=$abc$41255$n4774
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3451 I1=$abc$41255$n4434 I2=$false I3=$false O=$abc$41255$n4775
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3451 I1=$abc$41255$n4435 I2=$false I3=$false O=$abc$41255$n4776
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3451 I1=$abc$41255$n4429 I2=$false I3=$false O=$abc$41255$n4777
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3459 I1=$abc$41255$n4430 I2=$false I3=$false O=$abc$41255$n4779
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4709 I1=soc.cpu.mem_wstrb[0] I2=$false I3=$false O=$abc$41255$n3459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3459 I1=$abc$41255$n4428 I2=$false I3=$false O=$abc$41255$n4780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3459 I1=$abc$41255$n4432 I2=$false I3=$false O=$abc$41255$n4781
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3459 I1=$abc$41255$n4433 I2=$false I3=$false O=$abc$41255$n4782
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3459 I1=$abc$41255$n4434 I2=$false I3=$false O=$abc$41255$n4783
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3459 I1=$abc$41255$n4435 I2=$false I3=$false O=$abc$41255$n4784
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3459 I1=$abc$41255$n4429 I2=$false I3=$false O=$abc$41255$n4785
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3467 I1=$abc$41255$n2981_1 I2=$false I3=$false O=$abc$41255$n4842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n3468 I1=soc.cpu.mem_wstrb[0] I2=$abc$41255$n3136 I3=$false O=$abc$41255$n3467
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=$abc$41255$n3469 I3=$false O=$abc$41255$n3468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=$false O=$abc$41255$n3469
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$41255$n3136 I1=soc.cpu.mem_wstrb[1] I2=$abc$41255$n3471 I3=$abc$41255$n2981_1 O=$abc$41255$n4845
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op1[0] I2=$abc$41255$n3469 I3=$abc$41255$n3134 O=$abc$41255$n3471
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n3136 I1=soc.cpu.mem_wstrb[2] I2=$abc$41255$n3473 I3=$abc$41255$n2981_1 O=$abc$41255$n4848
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011111000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=$abc$41255$n3474 I2=$abc$41255$n3134 I3=$false O=$abc$41255$n3473
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.mem_wordsize[0] I2=soc.cpu.mem_wordsize[2] I3=soc.cpu.reg_op1[1] O=$abc$41255$n3474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011111111
.gate SB_LUT4 I0=$abc$41255$n3476 I1=$abc$41255$n2981_1 I2=$false I3=$false O=$abc$41255$n4851
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n3477 I1=soc.cpu.mem_wstrb[3] I2=$abc$41255$n3136 I3=$false O=$abc$41255$n3476
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.reg_op1[1] I3=soc.cpu.mem_wordsize[0] O=$abc$41255$n3477
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.instr_slt I1=$abc$41255$n3479 I2=$abc$41255$n3581 I3=$false O=$abc$41255$n4878
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I1=soc.cpu.instr_sltu I2=soc.cpu.instr_slti I3=soc.cpu.instr_sltiu O=$abc$41255$n3479
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3481 I1=soc.cpu.reg_next_pc[0] I2=$false I3=$false O=$abc$41255$n4897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.latched_store I2=soc.cpu.latched_branch I3=$false O=$abc$41255$n3481
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5118 I2=$abc$41255$n3483 I3=$false O=$abc$41255$n4898
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5055 I2=$abc$41255$n3484 I3=$abc$41255$n4897 O=$abc$41255$n3483
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.decoder_trigger I1=$abc$41255$n2868 I2=$abc$41255$n3485 I3=$false O=$abc$41255$n3484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$41255$n3486 I1=$abc$41255$n2868 I2=$abc$41255$n2830 I3=$false O=$abc$41255$n3485
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3487 I1=$abc$41255$n3492 I2=$false I3=$false O=$abc$41255$n3486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3488 I1=$abc$41255$n3489 I2=$abc$41255$n3490 I3=$abc$41255$n3491 O=$abc$41255$n3487
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[20] I1=soc.cpu.irq_pending[21] I2=soc.cpu.irq_pending[22] I3=soc.cpu.irq_pending[23] O=$abc$41255$n3488
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=soc.cpu.irq_pending[17] I2=soc.cpu.irq_pending[18] I3=soc.cpu.irq_pending[19] O=$abc$41255$n3489
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[28] I1=soc.cpu.irq_pending[29] I2=soc.cpu.irq_pending[30] I3=soc.cpu.irq_pending[31] O=$abc$41255$n3490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.irq_pending[25] I2=soc.cpu.irq_pending[26] I3=soc.cpu.irq_pending[27] O=$abc$41255$n3491
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3493 I1=$abc$41255$n3494 I2=$abc$41255$n3495 I3=$abc$41255$n3496 O=$abc$41255$n3492
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=soc.cpu.irq_pending[5] I2=soc.cpu.irq_pending[6] I3=soc.cpu.irq_pending[7] O=$abc$41255$n3493
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=soc.cpu.irq_pending[1] I2=soc.cpu.irq_pending[2] I3=soc.cpu.irq_pending[3] O=$abc$41255$n3494
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=soc.cpu.irq_pending[13] I2=soc.cpu.irq_pending[14] I3=soc.cpu.irq_pending[15] O=$abc$41255$n3495
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=soc.cpu.irq_pending[9] I2=soc.cpu.irq_pending[10] I3=soc.cpu.irq_pending[11] O=$abc$41255$n3496
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3498 I1=$abc$41255$n2830 I2=$false I3=$false O=$abc$41255$n3497
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_waitirq I1=$abc$41255$n2893 I2=$abc$41255$n3499 I3=$false O=$abc$41255$n3498
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n3486 I1=$abc$41255$n2868 I2=$false I3=$false O=$abc$41255$n3499
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3481 I1=soc.cpu.reg_next_pc[1] I2=$abc$41255$n3501 I3=$false O=$abc$41255$n4900
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[1] I1=soc.cpu.alu_out_q[1] I2=soc.cpu.latched_stalu I3=$abc$41255$n3502 O=$abc$41255$n3501
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.latched_branch I1=soc.cpu.latched_store I2=$false I3=$false O=$abc$41255$n3502
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4900 I1=$abc$41255$n5119 I2=$abc$41255$n3006 I3=$false O=$abc$41255$n4901
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[2] I1=$abc$41255$n3505 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4903
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[2] I1=soc.cpu.alu_out_q[2] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3505
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[3] I1=$abc$41255$n3512 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4906
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[3] I1=soc.cpu.alu_out_q[3] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5121 I2=$abc$41255$n3514 I3=$false O=$abc$41255$n4907
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n4906 I1=$abc$41255$n3484 I2=$abc$41255$n3515 I3=$false O=$abc$41255$n3514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$41255$n2830 I1=$abc$41255$n3498 I2=$abc$41255$n4906 I3=$abc$41255$n4903 O=$abc$41255$n3515
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000001000110000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[4] I1=$abc$41255$n3517 I2=soc.cpu.irq_state[0] I3=$abc$41255$n3502 O=$abc$41255$n4909
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=soc.cpu.reg_out[4] I1=soc.cpu.alu_out_q[4] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5122 I2=$abc$41255$n3519 I3=$false O=$abc$41255$n4910
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5058 I2=$abc$41255$n3484 I3=$abc$41255$n4909 O=$abc$41255$n3519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[5] I1=$abc$41255$n3521 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4912
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[5] I1=soc.cpu.alu_out_q[5] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5123 I2=$abc$41255$n3523 I3=$false O=$abc$41255$n4913
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5059 I2=$abc$41255$n3484 I3=$abc$41255$n4912 O=$abc$41255$n3523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[6] I1=$abc$41255$n3525 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4915
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[6] I1=soc.cpu.alu_out_q[6] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5124 I2=$abc$41255$n3527 I3=$false O=$abc$41255$n4916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5060 I2=$abc$41255$n3484 I3=$abc$41255$n4915 O=$abc$41255$n3527
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[7] I1=$abc$41255$n3529 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[7] I1=soc.cpu.alu_out_q[7] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3529
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5125 I2=$abc$41255$n3531 I3=$false O=$abc$41255$n4919
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5061 I2=$abc$41255$n3484 I3=$abc$41255$n4918 O=$abc$41255$n3531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[8] I1=$abc$41255$n3533 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[8] I1=soc.cpu.alu_out_q[8] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3533
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5126 I2=$abc$41255$n3535 I3=$false O=$abc$41255$n4922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5062 I2=$abc$41255$n3484 I3=$abc$41255$n4921 O=$abc$41255$n3535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[9] I1=$abc$41255$n3537 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[9] I1=soc.cpu.alu_out_q[9] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5127 I2=$abc$41255$n3539 I3=$false O=$abc$41255$n4925
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5063 I2=$abc$41255$n3484 I3=$abc$41255$n4924 O=$abc$41255$n3539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[10] I1=$abc$41255$n3541 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[10] I1=soc.cpu.alu_out_q[10] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5128 I2=$abc$41255$n3543 I3=$false O=$abc$41255$n4928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5064 I2=$abc$41255$n3484 I3=$abc$41255$n4927 O=$abc$41255$n3543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[11] I1=$abc$41255$n3545 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4930
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[11] I1=soc.cpu.alu_out_q[11] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5129 I2=$abc$41255$n3547 I3=$false O=$abc$41255$n4931
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5065 I2=$abc$41255$n3484 I3=$abc$41255$n4930 O=$abc$41255$n3547
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[12] I1=$abc$41255$n3549 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4933
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[12] I1=soc.cpu.alu_out_q[12] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5130 I2=$abc$41255$n3551 I3=$false O=$abc$41255$n4934
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5066 I2=$abc$41255$n3484 I3=$abc$41255$n4933 O=$abc$41255$n3551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[13] I1=$abc$41255$n3553 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[13] I1=soc.cpu.alu_out_q[13] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5131 I2=$abc$41255$n3555 I3=$false O=$abc$41255$n4937
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5067 I2=$abc$41255$n3484 I3=$abc$41255$n4936 O=$abc$41255$n3555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[14] I1=$abc$41255$n3557 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4939
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[14] I1=soc.cpu.alu_out_q[14] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5132 I2=$abc$41255$n3559 I3=$false O=$abc$41255$n4940
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5068 I2=$abc$41255$n3484 I3=$abc$41255$n4939 O=$abc$41255$n3559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[15] I1=$abc$41255$n3561 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4942
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[15] I1=soc.cpu.alu_out_q[15] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5133 I2=$abc$41255$n3563 I3=$false O=$abc$41255$n4943
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5069 I2=$abc$41255$n3484 I3=$abc$41255$n4942 O=$abc$41255$n3563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[16] I1=$abc$41255$n3565 I2=soc.cpu.irq_state[0] I3=$abc$41255$n3502 O=$abc$41255$n4945
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=soc.cpu.reg_out[16] I1=soc.cpu.alu_out_q[16] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5134 I2=$abc$41255$n3567 I3=$false O=$abc$41255$n4946
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5070 I2=$abc$41255$n3484 I3=$abc$41255$n4945 O=$abc$41255$n3567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[17] I1=$abc$41255$n3569 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4948
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[17] I1=soc.cpu.alu_out_q[17] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5135 I2=$abc$41255$n3571_1 I3=$false O=$abc$41255$n4949
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5071 I2=$abc$41255$n3484 I3=$abc$41255$n4948 O=$abc$41255$n3571_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[18] I1=$abc$41255$n3573 I2=soc.cpu.irq_state[0] I3=$abc$41255$n3502 O=$abc$41255$n4951
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111111010
.gate SB_LUT4 I0=soc.cpu.reg_out[18] I1=soc.cpu.alu_out_q[18] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5136 I2=$abc$41255$n3575 I3=$false O=$abc$41255$n4952
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5072 I2=$abc$41255$n3484 I3=$abc$41255$n4951 O=$abc$41255$n3575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[19] I1=$abc$41255$n3577 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4954
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[19] I1=soc.cpu.alu_out_q[19] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5137 I2=$abc$41255$n3579_1 I3=$false O=$abc$41255$n4955
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5073 I2=$abc$41255$n3484 I3=$abc$41255$n4954 O=$abc$41255$n3579_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[20] I1=$abc$41255$n3581_1 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4957
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[20] I1=soc.cpu.alu_out_q[20] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3581_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5138 I2=$abc$41255$n3583 I3=$false O=$abc$41255$n4958
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5074 I2=$abc$41255$n3484 I3=$abc$41255$n4957 O=$abc$41255$n3583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[21] I1=$abc$41255$n3585 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4960
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[21] I1=soc.cpu.alu_out_q[21] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5139 I2=$abc$41255$n3587 I3=$false O=$abc$41255$n4961
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5075 I2=$abc$41255$n3484 I3=$abc$41255$n4960 O=$abc$41255$n3587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[22] I1=$abc$41255$n3589_1 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4963
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[22] I1=soc.cpu.alu_out_q[22] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3589_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5140 I2=$abc$41255$n3591 I3=$false O=$abc$41255$n4964
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5076 I2=$abc$41255$n3484 I3=$abc$41255$n4963 O=$abc$41255$n3591
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[23] I1=$abc$41255$n3593_1 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4966
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[23] I1=soc.cpu.alu_out_q[23] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3593_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5141 I2=$abc$41255$n3595 I3=$false O=$abc$41255$n4967
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5077 I2=$abc$41255$n3484 I3=$abc$41255$n4966 O=$abc$41255$n3595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[24] I1=$abc$41255$n3597_1 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4969
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[24] I1=soc.cpu.alu_out_q[24] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3597_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5142 I2=$abc$41255$n3599_1 I3=$false O=$abc$41255$n4970
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5078 I2=$abc$41255$n3484 I3=$abc$41255$n4969 O=$abc$41255$n3599_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[25] I1=$abc$41255$n3601_1 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4972
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[25] I1=soc.cpu.alu_out_q[25] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3601_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5143 I2=$abc$41255$n3603_1 I3=$false O=$abc$41255$n4973
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5079 I2=$abc$41255$n3484 I3=$abc$41255$n4972 O=$abc$41255$n3603_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[26] I1=$abc$41255$n3605 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4975
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[26] I1=soc.cpu.alu_out_q[26] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5144 I2=$abc$41255$n3607 I3=$false O=$abc$41255$n4976
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5080 I2=$abc$41255$n3484 I3=$abc$41255$n4975 O=$abc$41255$n3607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[27] I1=$abc$41255$n3609 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4978
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[27] I1=soc.cpu.alu_out_q[27] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3609
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5145 I2=$abc$41255$n3611 I3=$false O=$abc$41255$n4979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5081 I2=$abc$41255$n3484 I3=$abc$41255$n4978 O=$abc$41255$n3611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[28] I1=$abc$41255$n3613 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4981
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[28] I1=soc.cpu.alu_out_q[28] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5146 I2=$abc$41255$n3615 I3=$false O=$abc$41255$n4982
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5082 I2=$abc$41255$n3484 I3=$abc$41255$n4981 O=$abc$41255$n3615
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n3481 I1=soc.cpu.reg_next_pc[29] I2=$abc$41255$n3617 I3=$false O=$abc$41255$n4984
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=soc.cpu.reg_out[29] I1=soc.cpu.alu_out_q[29] I2=soc.cpu.latched_stalu I3=$abc$41255$n3502 O=$abc$41255$n3617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5147 I2=$abc$41255$n3619 I3=$false O=$abc$41255$n4985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5083 I2=$abc$41255$n3484 I3=$abc$41255$n4984 O=$abc$41255$n3619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[30] I1=$abc$41255$n3621 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4987
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[30] I1=soc.cpu.alu_out_q[30] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5148 I2=$abc$41255$n3623 I3=$false O=$abc$41255$n4988
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5084 I2=$abc$41255$n3484 I3=$abc$41255$n4987 O=$abc$41255$n3623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[31] I1=$abc$41255$n3625 I2=$abc$41255$n3502 I3=$abc$41255$n3481 O=$abc$41255$n4990
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101000110000
.gate SB_LUT4 I0=soc.cpu.reg_out[31] I1=soc.cpu.alu_out_q[31] I2=soc.cpu.latched_stalu I3=$false O=$abc$41255$n3625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=$abc$41255$n3006 I1=$abc$41255$n5149 I2=$abc$41255$n3627 I3=$false O=$abc$41255$n4991
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n3497 I1=$abc$41255$n5085 I2=$abc$41255$n3484 I3=$abc$41255$n4990 O=$abc$41255$n3627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n6544 I1=$abc$41255$n6183 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[0] I1=soc.cpu.decoded_rs1[1] I2=$abc$41255$n3630_1 I3=$false O=$abc$41255$n3629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.decoded_rs1[2] I1=soc.cpu.decoded_rs1[3] I2=soc.cpu.decoded_rs1[4] I3=soc.cpu.decoded_rs1[5] O=$abc$41255$n3630_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n5845 I1=$abc$41255$n5846 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6487 I1=$abc$41255$n6180 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n7356 I1=$abc$41255$n6178 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6174 I1=$abc$41255$n6175 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6516 I1=$abc$41255$n4787 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n4729 I1=$abc$41255$n4730 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n7369 I1=$abc$41255$n6186 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n7371 I1=$abc$41255$n6190 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n5633 I1=$abc$41255$n5634 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n5646 I1=$abc$41255$n5647 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n5652 I1=$abc$41255$n5653 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n5738 I1=$abc$41255$n5739 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6510 I1=$abc$41255$n6509 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n7414 I1=$abc$41255$n6512 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n7416 I1=$abc$41255$n6515 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n7355 I1=$abc$41255$n4746 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n4732 I1=$abc$41255$n4733 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n4726 I1=$abc$41255$n4725 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$41255$n4748 I1=$abc$41255$n4736 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6114 I1=$abc$41255$n4751 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6115 I1=$abc$41255$n6116 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6117 I1=$abc$41255$n6118 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n5848 I1=$abc$41255$n4722 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6573 I1=$abc$41255$n6574 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n7359 I1=$abc$41255$n7360 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6505 I1=$abc$41255$n4743 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6196 I1=$abc$41255$n5736 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6195 I1=$abc$41255$n5650 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6193 I1=$abc$41255$n5644 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6191 I1=$abc$41255$n5631 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n6187 I1=$abc$41255$n6188 I2=$abc$41255$n3629 I3=$abc$41255$n4727 O=soc.cpu.cpuregs_rs1[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[0] I1=$abc$41255$n3663 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6182 I1=$abc$41255$n6183 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3663
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[0] I1=soc.cpu.decoded_rs2[1] I2=$abc$41255$n3665_1 I3=$false O=$abc$41255$n3664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[2] I1=soc.cpu.decoded_rs2[3] I2=soc.cpu.decoded_rs2[4] I3=soc.cpu.decoded_rs2[5] O=$abc$41255$n3665_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.decoded_imm[1] I1=$abc$41255$n3667_1 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6181 I1=$abc$41255$n5846 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3667_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[2] I1=$abc$41255$n3669 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5444
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6179 I1=$abc$41255$n6180 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[3] I1=$abc$41255$n3671_1 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5447
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6177 I1=$abc$41255$n6178 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3671_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[4] I1=$abc$41255$n3673 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6176 I1=$abc$41255$n6175 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[5] I1=$abc$41255$n3675_1 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5453
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4786 I1=$abc$41255$n4787 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3675_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[6] I1=$abc$41255$n3677_1 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6184 I1=$abc$41255$n4730 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3677_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[7] I1=$abc$41255$n3679 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6185 I1=$abc$41255$n6186 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[8] I1=$abc$41255$n3681 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6189 I1=$abc$41255$n6190 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[9] I1=$abc$41255$n3683 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5465
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6192 I1=$abc$41255$n5634 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3683
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[10] I1=$abc$41255$n3685_1 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6194 I1=$abc$41255$n5647 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3685_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[11] I1=$abc$41255$n3687 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5471
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6506 I1=$abc$41255$n5653 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3687
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[12] I1=$abc$41255$n3689 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6507 I1=$abc$41255$n5739 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3689
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[13] I1=$abc$41255$n3691 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5477
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6508 I1=$abc$41255$n6509 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[14] I1=$abc$41255$n3693 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6511 I1=$abc$41255$n6512 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[15] I1=$abc$41255$n3695 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5483
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6514 I1=$abc$41255$n6515 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3695
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[16] I1=$abc$41255$n3697 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4745 I1=$abc$41255$n4746 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3697
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[17] I1=$abc$41255$n3699 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5489
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4740 I1=$abc$41255$n4733 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[18] I1=$abc$41255$n3701 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5492
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4738 I1=$abc$41255$n4726 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[19] I1=$abc$41255$n3703 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5495
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4735 I1=$abc$41255$n4736 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[20] I1=$abc$41255$n3705 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5498
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4750 I1=$abc$41255$n4751 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[21] I1=$abc$41255$n3707 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5501
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n6513 I1=$abc$41255$n6116 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[22] I1=$abc$41255$n3709 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n7357 I1=$abc$41255$n6118 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[23] I1=$abc$41255$n3711 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4722 I1=$abc$41255$n4721 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=soc.cpu.decoded_imm[24] I1=$abc$41255$n3713 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n7415 I1=$abc$41255$n6574 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[25] I1=$abc$41255$n3715_1 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n7413 I1=$abc$41255$n7360 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3715_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[26] I1=$abc$41255$n3717 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5516
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4742 I1=$abc$41255$n4743 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[27] I1=$abc$41255$n3719 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n5735 I1=$abc$41255$n5736 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[28] I1=$abc$41255$n3721 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n5649 I1=$abc$41255$n5650 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[29] I1=$abc$41255$n3723 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n5643 I1=$abc$41255$n5644 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3723
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[30] I1=$abc$41255$n3725_1 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n5630 I1=$abc$41255$n5631 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3725_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=soc.cpu.decoded_imm[31] I1=$abc$41255$n3727 I2=$abc$41255$n2936 I3=$false O=$abc$41255$n5531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n7370 I1=$abc$41255$n6188 I2=$abc$41255$n3664 I3=$abc$41255$n4723 O=$abc$41255$n3727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4145 I2=soc.cpu.cpuregs_rs1[0] I3=$abc$41255$n3740 O=$abc$41255$n5536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3730 I1=$abc$41255$n3733_1 I2=$abc$41255$n3738_1 I3=$abc$41255$n3739 O=$abc$41255$n3729
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$41255$n3731_1 I1=$abc$41255$n3732 I2=$false I3=$false O=$abc$41255$n3730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.timer[20] I1=soc.cpu.timer[21] I2=soc.cpu.timer[22] I3=soc.cpu.timer[23] O=$abc$41255$n3731_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[16] I1=soc.cpu.timer[17] I2=soc.cpu.timer[18] I3=soc.cpu.timer[19] O=$abc$41255$n3732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3734 I1=$abc$41255$n3735 I2=$abc$41255$n3736 I3=$abc$41255$n3737 O=$abc$41255$n3733_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[4] I1=soc.cpu.timer[5] I2=soc.cpu.timer[6] I3=soc.cpu.timer[7] O=$abc$41255$n3734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.timer[1] I2=soc.cpu.timer[2] I3=soc.cpu.timer[3] O=$abc$41255$n3735
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[12] I1=soc.cpu.timer[13] I2=soc.cpu.timer[14] I3=soc.cpu.timer[15] O=$abc$41255$n3736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[8] I1=soc.cpu.timer[9] I2=soc.cpu.timer[10] I3=soc.cpu.timer[11] O=$abc$41255$n3737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[28] I1=soc.cpu.timer[29] I2=soc.cpu.timer[30] I3=soc.cpu.timer[31] O=$abc$41255$n3738_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.timer[24] I1=soc.cpu.timer[25] I2=soc.cpu.timer[26] I3=soc.cpu.timer[27] O=$abc$41255$n3739
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=soc.cpu.instr_timer I2=$false I3=$false O=$abc$41255$n3740
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.cpuregs_rs1[1] I1=$abc$41255$n3742 I2=$abc$41255$n3740 I3=$false O=$abc$41255$n5539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=soc.cpu.timer[0] I2=soc.cpu.timer[1] I3=$false O=$abc$41255$n3742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4148 I2=soc.cpu.cpuregs_rs1[2] I3=$abc$41255$n3740 O=$abc$41255$n5542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4149 I2=soc.cpu.cpuregs_rs1[3] I3=$abc$41255$n3740 O=$abc$41255$n5545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4151 I2=soc.cpu.cpuregs_rs1[4] I3=$abc$41255$n3740 O=$abc$41255$n5548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4152 I2=soc.cpu.cpuregs_rs1[5] I3=$abc$41255$n3740 O=$abc$41255$n5551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4154 I2=soc.cpu.cpuregs_rs1[6] I3=$abc$41255$n3740 O=$abc$41255$n5554
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4155 I2=soc.cpu.cpuregs_rs1[7] I3=$abc$41255$n3740 O=$abc$41255$n5557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4157 I2=soc.cpu.cpuregs_rs1[8] I3=$abc$41255$n3740 O=$abc$41255$n5560
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4158 I2=soc.cpu.cpuregs_rs1[9] I3=$abc$41255$n3740 O=$abc$41255$n5563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4160 I2=soc.cpu.cpuregs_rs1[10] I3=$abc$41255$n3740 O=$abc$41255$n5566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4161 I2=soc.cpu.cpuregs_rs1[11] I3=$abc$41255$n3740 O=$abc$41255$n5569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4163 I2=soc.cpu.cpuregs_rs1[12] I3=$abc$41255$n3740 O=$abc$41255$n5572
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4164 I2=soc.cpu.cpuregs_rs1[13] I3=$abc$41255$n3740 O=$abc$41255$n5575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4166 I2=soc.cpu.cpuregs_rs1[14] I3=$abc$41255$n3740 O=$abc$41255$n5578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4167 I2=soc.cpu.cpuregs_rs1[15] I3=$abc$41255$n3740 O=$abc$41255$n5581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4169 I2=soc.cpu.cpuregs_rs1[16] I3=$abc$41255$n3740 O=$abc$41255$n5584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4170 I2=soc.cpu.cpuregs_rs1[17] I3=$abc$41255$n3740 O=$abc$41255$n5587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4172 I2=soc.cpu.cpuregs_rs1[18] I3=$abc$41255$n3740 O=$abc$41255$n5590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4173 I2=soc.cpu.cpuregs_rs1[19] I3=$abc$41255$n3740 O=$abc$41255$n5593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4175 I2=soc.cpu.cpuregs_rs1[20] I3=$abc$41255$n3740 O=$abc$41255$n5596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4176 I2=soc.cpu.cpuregs_rs1[21] I3=$abc$41255$n3740 O=$abc$41255$n5599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4178 I2=soc.cpu.cpuregs_rs1[22] I3=$abc$41255$n3740 O=$abc$41255$n5602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4179 I2=soc.cpu.cpuregs_rs1[23] I3=$abc$41255$n3740 O=$abc$41255$n5605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4181 I2=soc.cpu.cpuregs_rs1[24] I3=$abc$41255$n3740 O=$abc$41255$n5608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4182 I2=soc.cpu.cpuregs_rs1[25] I3=$abc$41255$n3740 O=$abc$41255$n5611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4184 I2=soc.cpu.cpuregs_rs1[26] I3=$abc$41255$n3740 O=$abc$41255$n5614
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4185 I2=soc.cpu.cpuregs_rs1[27] I3=$abc$41255$n3740 O=$abc$41255$n5617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4187 I2=soc.cpu.cpuregs_rs1[28] I3=$abc$41255$n3740 O=$abc$41255$n5620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4188 I2=soc.cpu.cpuregs_rs1[29] I3=$abc$41255$n3740 O=$abc$41255$n5623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4190 I2=soc.cpu.cpuregs_rs1[30] I3=$abc$41255$n3740 O=$abc$41255$n5626
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3729 I1=$abc$41255$n4191 I2=soc.cpu.cpuregs_rs1[31] I3=$abc$41255$n3740 O=$abc$41255$n5629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3776 I1=$abc$41255$n3774 I2=$abc$41255$n3780 I3=$abc$41255$n3597 O=$abc$41255$n5636
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$41255$n2909 I1=$abc$41255$n3485 I2=$abc$41255$n3775 I3=soc.cpu.cpu_state[1] O=$abc$41255$n3774
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=soc.cpu.do_waitirq I1=soc.cpu.decoder_trigger I2=soc.cpu.irq_state[0] I3=$false O=$abc$41255$n3775
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$41255$n2936 I1=soc.cpu.mem_do_prefetch I2=$abc$41255$n5164 I3=soc.cpu.cpu_state[2] O=$abc$41255$n3776
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n2938 I2=$abc$41255$n3781 I3=$false O=$abc$41255$n3780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=soc.cpu.mem_do_rinst I1=soc.cpu.mem_do_prefetch I2=$abc$41255$n2882 I3=soc.cpu.cpu_state[4] O=$abc$41255$n3781
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$41255$n5692 I1=$abc$41255$n3783 I2=soc.cpu.cpu_state[4] I3=$false O=$abc$41255$n5693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[0] I1=$abc$41255$n3663 I2=soc.cpu.is_slli_srli_srai I3=$false O=$abc$41255$n3783
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_sh[1] I1=$abc$41255$n3785 I2=soc.cpu.cpu_state[4] I3=$false O=$abc$41255$n5695
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[1] I1=$abc$41255$n3667_1 I2=soc.cpu.is_slli_srli_srai I3=$false O=$abc$41255$n3785
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n5696 I1=$abc$41255$n3787 I2=soc.cpu.cpu_state[4] I3=$false O=$abc$41255$n5697
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[2] I1=$abc$41255$n3669 I2=soc.cpu.is_slli_srli_srai I3=$false O=$abc$41255$n3787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n5698 I1=$abc$41255$n3789 I2=soc.cpu.cpu_state[4] I3=$false O=$abc$41255$n5699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[3] I1=$abc$41255$n3671_1 I2=soc.cpu.is_slli_srli_srai I3=$false O=$abc$41255$n3789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n5700 I1=$abc$41255$n3791 I2=soc.cpu.cpu_state[4] I3=$false O=$abc$41255$n5701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=soc.cpu.decoded_rs2[4] I1=$abc$41255$n3673 I2=soc.cpu.is_slli_srli_srai I3=$false O=$abc$41255$n3791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n3007 I1=$abc$41255$n3794 I2=$abc$41255$n3579 I3=$abc$41255$n5709 O=$abc$41255$n5703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.mem_do_prefetch I2=$abc$41255$n2759 I3=$abc$41255$n2819 O=$abc$41255$n5709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[0] I1=$abc$41255$n3155 I2=$false I3=$false O=$abc$41255$n3794
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2828 I1=$abc$41255$n3486 I2=$false I3=$false O=$abc$41255$n5711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=$abc$41255$n3797_1 I2=$abc$41255$n3810 I3=$false O=$abc$41255$n5732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$41255$n3798 I1=$abc$41255$n3801 I2=$abc$41255$n3804 I3=$abc$41255$n3807 O=$abc$41255$n3797_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=soc.cpu.timer[0] I1=soc.cpu.timer[1] I2=$abc$41255$n3799 I3=$false O=$abc$41255$n3798
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$41255$n4188 I1=$abc$41255$n4190 I2=$abc$41255$n4191 I3=$abc$41255$n3800 O=$abc$41255$n3799
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$41255$n4182 I1=$abc$41255$n4184 I2=$abc$41255$n4185 I3=$abc$41255$n4187 O=$abc$41255$n3800
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3802 I1=$abc$41255$n3803 I2=$false I3=$false O=$abc$41255$n3801
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4152 I1=$abc$41255$n4154 I2=$abc$41255$n4155 I3=$abc$41255$n4157 O=$abc$41255$n3802
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n4145 I1=$abc$41255$n4148 I2=$abc$41255$n4149 I3=$abc$41255$n4151 O=$abc$41255$n3803
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3805 I1=$abc$41255$n3806 I2=$false I3=$false O=$abc$41255$n3804
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4164 I1=$abc$41255$n4166 I2=$abc$41255$n4167 I3=$abc$41255$n4169 O=$abc$41255$n3805
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n4158 I1=$abc$41255$n4160 I2=$abc$41255$n4161 I3=$abc$41255$n4163 O=$abc$41255$n3806
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n3808 I1=$abc$41255$n3809_1 I2=$false I3=$false O=$abc$41255$n3807
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4176 I1=$abc$41255$n4178 I2=$abc$41255$n4179 I3=$abc$41255$n4181 O=$abc$41255$n3808
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$41255$n4170 I1=$abc$41255$n4172 I2=$abc$41255$n4173 I3=$abc$41255$n4175 O=$abc$41255$n3809_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=soc.cpu.irq_mask[0] I1=soc.cpu.irq_state[1] I2=soc.cpu.cpu_state[1] I3=$false O=$abc$41255$n3810
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=resetn I1=$abc$41255$n3812 I2=$abc$41255$n2554 I3=$abc$41255$n2526 O=$abc$41255$n5747
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=soc.cpu.irq_mask[2] I1=soc.cpu.irq_state[1] I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[2] O=$abc$41255$n3812
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=soc.cpu.irq_state[0] I2=$false I3=$false O=$abc$41255$n5881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2561 I1=$abc$41255$n2583 I2=$false I3=$false O=soc.cpu.mem_rdata_latched[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$41255$n2601 I1=$abc$41255$n2602 I2=$false I3=$false O=soc.cpu.mem_rdata_latched[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[7] I1=$abc$41255$n3817 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3825 I1=$abc$41255$n2686 I2=$abc$41255$n3818 I3=$false O=$abc$41255$n3817
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n3819 I1=$abc$41255$n2617 I2=$abc$41255$n2563 I3=$abc$41255$n3820 O=$abc$41255$n3818
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000111
.gate SB_LUT4 I0=soc.simpleuart.recv_buf_data[7] I1=$abc$41255$n2622 I2=$abc$41255$n2621 I3=soc.simpleuart.cfg_divider[7] O=$abc$41255$n3819
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n6744 I1=$abc$41255$n2595 I2=$abc$41255$n3823 I3=$abc$41255$n3821 O=$abc$41255$n3820
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7819 I1=$abc$41255$n2268 I2=$abc$41255$n3822 I3=$false O=$abc$41255$n3821
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n7835 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7859 O=$abc$41255$n3822
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7827 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n3824_1 O=$abc$41255$n3823
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7843 I1=$abc$41255$n2264 I2=$abc$41255$n2262 I3=$abc$41255$n7851 O=$abc$41255$n3824_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[7] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[7] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3825
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[8] I1=$abc$41255$n3827 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3834 I1=$abc$41255$n2686 I2=$abc$41255$n3828 I3=$false O=$abc$41255$n3827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[8] I2=$abc$41255$n2617 I3=$abc$41255$n3829 O=$abc$41255$n3828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6746 I2=$abc$41255$n3830 I3=$abc$41255$n2563 O=$abc$41255$n3829
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7884 I1=$abc$41255$n2264 I2=$abc$41255$n3831 I3=$abc$41255$n3833 O=$abc$41255$n3830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7892 I1=$abc$41255$n2262 I2=soc.ram_ready I3=$abc$41255$n3832 O=$abc$41255$n3831
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7876 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7900 O=$abc$41255$n3832
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7860 I1=$abc$41255$n2268 I2=$abc$41255$n2267 I3=$abc$41255$n7868 O=$abc$41255$n3833
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[8] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[8] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[9] I1=$abc$41255$n3836 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3843 I1=$abc$41255$n2686 I2=$abc$41255$n3837_1 I3=$false O=$abc$41255$n3836
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[9] I2=$abc$41255$n2617 I3=$abc$41255$n3838 O=$abc$41255$n3837_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6748 I2=$abc$41255$n3839 I3=$abc$41255$n2563 O=$abc$41255$n3838
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7893 I1=$abc$41255$n2262 I2=$abc$41255$n3840_1 I3=$abc$41255$n3842 O=$abc$41255$n3839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7861 I1=$abc$41255$n2268 I2=soc.ram_ready I3=$abc$41255$n3841 O=$abc$41255$n3840_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7869 I1=$abc$41255$n2267 I2=$abc$41255$n2261 I3=$abc$41255$n7901 O=$abc$41255$n3841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7877 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7885 O=$abc$41255$n3842
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[9] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[9] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[10] I1=$abc$41255$n3845_1 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3852_1 I1=$abc$41255$n2686 I2=$abc$41255$n3846 I3=$false O=$abc$41255$n3845_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[10] I2=$abc$41255$n2617 I3=$abc$41255$n3847_1 O=$abc$41255$n3846
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6750 I2=$abc$41255$n3848 I3=$abc$41255$n2563 O=$abc$41255$n3847_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7870 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n3849 O=$abc$41255$n3848
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7894 I1=$abc$41255$n2262 I2=$abc$41255$n3850_1 I3=$abc$41255$n3851 O=$abc$41255$n3849
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7878 I1=$abc$41255$n2265 I2=$abc$41255$n2261 I3=$abc$41255$n7902 O=$abc$41255$n3850_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7862 I1=$abc$41255$n2268 I2=$abc$41255$n2264 I3=$abc$41255$n7886 O=$abc$41255$n3851
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[10] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[10] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3852_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.mem_rdata_q[11] I1=$abc$41255$n3854_1 I2=$abc$41255$n2562 I3=$false O=soc.cpu.mem_rdata_latched[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n3861 I1=$abc$41255$n2686 I2=$abc$41255$n3855 I3=$false O=$abc$41255$n3854_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n2621 I1=soc.simpleuart.cfg_divider[11] I2=$abc$41255$n2617 I3=$abc$41255$n3856_1 O=$abc$41255$n3855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=$abc$41255$n2595 I1=$abc$41255$n6752 I2=$abc$41255$n3857_1 I3=$abc$41255$n2563 O=$abc$41255$n3856_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010001111
.gate SB_LUT4 I0=$abc$41255$n7895 I1=$abc$41255$n2262 I2=$abc$41255$n3858 I3=$abc$41255$n3860_1 O=$abc$41255$n3857_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7871 I1=$abc$41255$n2267 I2=soc.ram_ready I3=$abc$41255$n3859_1 O=$abc$41255$n3858
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=$abc$41255$n7863 I1=$abc$41255$n2268 I2=$abc$41255$n2261 I3=$abc$41255$n7903 O=$abc$41255$n3859_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n7879 I1=$abc$41255$n2265 I2=$abc$41255$n2264 I3=$abc$41255$n7887 O=$abc$41255$n3860_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=sd.iomem_rdata[11] I1=sd.iomem_ready I2=gpio_peripheral.iomem_rdata[11] I3=gpio_peripheral.iomem_ready O=$abc$41255$n3861
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=$abc$41255$n3863 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[2] I1=soc.cpu.reg_out[2] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3863
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=$abc$41255$n3865 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[3] I1=soc.cpu.reg_out[3] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=$abc$41255$n3867 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100111010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[4] I1=soc.cpu.reg_out[4] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3867
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=$abc$41255$n3869_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[5] I1=soc.cpu.reg_out[5] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3869_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=$abc$41255$n3871 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[6] I1=soc.cpu.reg_out[6] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3871
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=$abc$41255$n3873 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[7] I1=soc.cpu.reg_out[7] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3873
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=$abc$41255$n3875 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[8] I1=soc.cpu.reg_out[8] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3875
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=$abc$41255$n3877 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[9] I1=soc.cpu.reg_out[9] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3877
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=$abc$41255$n3879_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[10] I1=soc.cpu.reg_out[10] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3879_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=$abc$41255$n3881 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[11] I1=soc.cpu.reg_out[11] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=$abc$41255$n3883_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[12] I1=soc.cpu.reg_out[12] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3883_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=$abc$41255$n3885_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[13] I1=soc.cpu.reg_out[13] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3885_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=$abc$41255$n3887 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[14] I1=soc.cpu.reg_out[14] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3887
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=$abc$41255$n3889_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[15] I1=soc.cpu.reg_out[15] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3889_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=$abc$41255$n3891_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100111010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[16] I1=soc.cpu.reg_out[16] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3891_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=$abc$41255$n3893 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[17] I1=soc.cpu.reg_out[17] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3893
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=$abc$41255$n3895_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011001100111010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[18] I1=soc.cpu.reg_out[18] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3895_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=$abc$41255$n3897_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[19] I1=soc.cpu.reg_out[19] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3897_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=$abc$41255$n3899 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[20] I1=soc.cpu.reg_out[20] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3899
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=$abc$41255$n3901_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[21] I1=soc.cpu.reg_out[21] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3901_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=$abc$41255$n3903_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[22] I1=soc.cpu.reg_out[22] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3903_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=$abc$41255$n3905 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[23] I1=soc.cpu.reg_out[23] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3905
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=$abc$41255$n3907_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[24] I1=soc.cpu.reg_out[24] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3907_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=$abc$41255$n3909 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[25] I1=soc.cpu.reg_out[25] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3909
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=$abc$41255$n3911 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[26] I1=soc.cpu.reg_out[26] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3911
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=$abc$41255$n3913_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[27] I1=soc.cpu.reg_out[27] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3913_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=$abc$41255$n3915_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[28] I1=soc.cpu.reg_out[28] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3915_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=$abc$41255$n3917 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[29] I1=soc.cpu.reg_out[29] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3917
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=$abc$41255$n3919_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[30] I1=soc.cpu.reg_out[30] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3919_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=$abc$41255$n3921_1 I2=soc.cpu.mem_do_prefetch I3=soc.cpu.mem_do_rinst O=soc.cpu.mem_la_addr[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[31] I1=soc.cpu.reg_out[31] I2=$abc$41255$n3502 I3=$false O=$abc$41255$n3921_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n3667 I1=$abc$41255$n3167 I2=$abc$41255$n3923 I3=$false O=$abc$41255$n6309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$41255$n2921 I1=$abc$41255$n2622 I2=soc.simpleuart.recv_buf_valid I3=$false O=$abc$41255$n3923
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01110000
.gate SB_LUT4 I0=$abc$41255$n3209 I1=soc.simpleuart.send_pattern[1] I2=$abc$41255$n6358 I3=$false O=$abc$41255$n6312
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[2] I1=soc.cpu.mem_wdata[0] I2=$abc$41255$n3209 I3=$abc$41255$n6358 O=$abc$41255$n6314
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[3] I1=soc.cpu.mem_wdata[1] I2=$abc$41255$n3209 I3=$abc$41255$n6358 O=$abc$41255$n6316
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[4] I1=soc.cpu.mem_wdata[2] I2=$abc$41255$n3209 I3=$abc$41255$n6358 O=$abc$41255$n6318
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[5] I1=soc.cpu.mem_wdata[3] I2=$abc$41255$n3209 I3=$abc$41255$n6358 O=$abc$41255$n6320
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[6] I1=soc.cpu.mem_wdata[4] I2=$abc$41255$n3209 I3=$abc$41255$n6358 O=$abc$41255$n6322
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[7] I1=soc.cpu.mem_wdata[5] I2=$abc$41255$n3209 I3=$abc$41255$n6358 O=$abc$41255$n6324
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[8] I1=soc.cpu.mem_wdata[6] I2=$abc$41255$n3209 I3=$abc$41255$n6358 O=$abc$41255$n6326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=soc.simpleuart.send_pattern[9] I1=soc.cpu.mem_wdata[7] I2=$abc$41255$n3209 I3=$abc$41255$n6358 O=$abc$41255$n6328
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$41255$n3209 I1=$abc$41255$n6354 I2=$abc$41255$n6358 I3=$false O=$abc$41255$n6347
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n3209 I1=$abc$41255$n6356 I2=$abc$41255$n6358 I3=$false O=$abc$41255$n6351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n6357 I1=$abc$41255$n3208 I2=$false I3=$false O=$abc$41255$n6353
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6455 I2=$false I3=$false O=$abc$41255$n6360
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.simpleuart.send_divcnt[1] I1=$abc$41255$n3177 I2=$false I3=$false O=$abc$41255$n6362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6457 I2=$false I3=$false O=$abc$41255$n6364
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6458 I2=$false I3=$false O=$abc$41255$n6366
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6459 I2=$false I3=$false O=$abc$41255$n6368
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6460 I2=$false I3=$false O=$abc$41255$n6370
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6461 I2=$false I3=$false O=$abc$41255$n6372
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6462 I2=$false I3=$false O=$abc$41255$n6374
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6463 I2=$false I3=$false O=$abc$41255$n6376
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6464 I2=$false I3=$false O=$abc$41255$n6378
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6465 I2=$false I3=$false O=$abc$41255$n6380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6466 I2=$false I3=$false O=$abc$41255$n6382
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6467 I2=$false I3=$false O=$abc$41255$n6384
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6468 I2=$false I3=$false O=$abc$41255$n6386
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6469 I2=$false I3=$false O=$abc$41255$n6388
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6470 I2=$false I3=$false O=$abc$41255$n6390
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6471 I2=$false I3=$false O=$abc$41255$n6392
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6472 I2=$false I3=$false O=$abc$41255$n6394
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6473 I2=$false I3=$false O=$abc$41255$n6396
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6474 I2=$false I3=$false O=$abc$41255$n6398
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6475 I2=$false I3=$false O=$abc$41255$n6400
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6476 I2=$false I3=$false O=$abc$41255$n6402
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6477 I2=$false I3=$false O=$abc$41255$n6404
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6478 I2=$false I3=$false O=$abc$41255$n6406
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6479 I2=$false I3=$false O=$abc$41255$n6408
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6480 I2=$false I3=$false O=$abc$41255$n6410
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6481 I2=$false I3=$false O=$abc$41255$n6412
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6482 I2=$false I3=$false O=$abc$41255$n6414
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6483 I2=$false I3=$false O=$abc$41255$n6416
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6484 I2=$false I3=$false O=$abc$41255$n6418
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6485 I2=$false I3=$false O=$abc$41255$n6420
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3177 I1=$abc$41255$n6486 I2=$false I3=$false O=$abc$41255$n6422
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd.sd.spi_data[7] I1=soc.cpu.mem_wdata[7] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6518
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd.sd.spi_state[4] I1=sd.sd.mode_cpha I2=$abc$41255$n6598 I3=$false O=$abc$41255$n6520
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=sd.sd.spi_miso I1=soc.cpu.mem_wdata[0] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6522
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd.sd.spi_data[0] I1=soc.cpu.mem_wdata[1] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6524
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd.sd.spi_data[1] I1=soc.cpu.mem_wdata[2] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6526
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd.sd.spi_data[2] I1=soc.cpu.mem_wdata[3] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd.sd.spi_data[3] I1=soc.cpu.mem_wdata[4] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd.sd.spi_data[4] I1=soc.cpu.mem_wdata[5] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd.sd.spi_data[5] I1=soc.cpu.mem_wdata[6] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6534
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=sd.sd.spi_data[6] I1=soc.cpu.mem_wdata[7] I2=$abc$41255$n3216 I3=$false O=$abc$41255$n6536
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n3979 I1=$abc$41255$n3983 I2=sd.spi_rd I3=sd.sd.ctrl_done O=$abc$41255$n6538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$41255$n3980_1 I1=$abc$41255$n3218 I2=$abc$41255$n7809 I3=$abc$41255$n2582 O=$abc$41255$n3979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111100000000
.gate SB_LUT4 I0=sd.sd.spi_state[4] I1=$abc$41255$n3981_1 I2=$abc$41255$n3217 I3=sd.sd.mode_cpha O=$abc$41255$n3980_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=sd.sd.spi_state[1] I1=sd.sd.spi_state[2] I2=sd.sd.spi_state[3] I3=$false O=$abc$41255$n3981_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=sd.sd.spi_state[0] I1=sd.sd.mode_cpha I2=$false I3=$false O=$abc$41255$n7809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=$abc$41255$n3234 I1=$abc$41255$n2509 I2=$abc$41255$n3223 I3=sd.spi_wr O=$abc$41255$n3983
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000100000000
.gate SB_LUT4 I0=$abc$41255$n3985 I1=$abc$41255$n3986 I2=$false I3=$false O=$abc$41255$n6546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=sd.sd.prescale_cfg[0] I1=sd.sd.spi_cs I2=$abc$41255$n2509 I3=$abc$41255$n3234 O=$abc$41255$n3985
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110000001010
.gate SB_LUT4 I0=sd.sd.spi_data[0] I1=sd.sd.mode_cpha I2=soc.cpu.mem_addr[2] I3=$abc$41255$n2509 O=$abc$41255$n3986
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=sd.sd.mode_cpol I1=$abc$41255$n3988 I2=$abc$41255$n3 I3=$false O=$abc$41255$n6549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=sd.sd.spi_data[1] I1=$abc$41255$n2509 I2=$abc$41255$n3989 I3=$false O=$abc$41255$n3988
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$41255$n3234 I1=$abc$41255$n2582 I2=sd.sd.prescale_cfg[1] I3=$false O=$abc$41255$n3989
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n3234 I1=sd.sd.prescale_cfg[2] I2=sd.sd.spi_data[2] I3=$abc$41255$n2582 O=$abc$41255$n6553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3234 I1=sd.sd.prescale_cfg[3] I2=sd.sd.spi_data[3] I3=$abc$41255$n2582 O=$abc$41255$n6555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3234 I1=sd.sd.prescale_cfg[4] I2=sd.sd.spi_data[4] I3=$abc$41255$n2582 O=$abc$41255$n6557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3234 I1=sd.sd.prescale_cfg[5] I2=sd.sd.spi_data[5] I3=$abc$41255$n2582 O=$abc$41255$n6559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3234 I1=sd.sd.prescale_cfg[6] I2=sd.sd.spi_data[6] I3=$abc$41255$n2582 O=$abc$41255$n6561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3234 I1=sd.sd.prescale_cfg[7] I2=sd.sd.spi_data[7] I3=$abc$41255$n2582 O=$abc$41255$n6563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n3223 I1=$abc$41255$n6575 I2=$false I3=$false O=$abc$41255$n6576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3223 I1=sd.sd.prescale_cnt[0] I2=sd.sd.prescale_cnt[1] I3=$false O=$abc$41255$n6578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$41255$n3223 I1=$abc$41255$n6579 I2=$false I3=$false O=$abc$41255$n6580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3223 I1=$abc$41255$n6581 I2=$false I3=$false O=$abc$41255$n6582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3223 I1=$abc$41255$n6583 I2=$false I3=$false O=$abc$41255$n6584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3223 I1=$abc$41255$n6585 I2=$false I3=$false O=$abc$41255$n6586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3223 I1=$abc$41255$n6587 I2=$false I3=$false O=$abc$41255$n6588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3223 I1=$abc$41255$n6589 I2=$false I3=$false O=$abc$41255$n6590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd.sd.spi_state[4] I1=$abc$41255$n6591 I2=$false I3=$false O=$abc$41255$n6592
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd.sd.spi_state[4] I1=sd.sd.spi_state[1] I2=$false I3=$false O=$abc$41255$n6593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=sd.sd.spi_state[4] I1=$abc$41255$n6594 I2=$false I3=$false O=$abc$41255$n6595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=sd.sd.spi_state[4] I1=$abc$41255$n6596 I2=$false I3=$false O=$abc$41255$n6597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n6599 I1=$abc$41255$n3367 I2=$abc$41255$n4009 I3=$abc$41255$n4010 O=soc.cpu.cpuregs.wdata[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_out[0] I1=soc.cpu.alu_out_q[0] I2=soc.cpu.latched_stalu I3=$abc$41255$n3368 O=$abc$41255$n4009
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[0] I1=soc.cpu.latched_compr I2=soc.cpu.irq_state[0] I3=$abc$41255$n4011 O=$abc$41255$n4010
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000011111
.gate SB_LUT4 I0=soc.cpu.irq_mask[0] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[0] I3=$false O=$abc$41255$n4011
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[1] I1=soc.cpu.irq_state[0] I2=$abc$41255$n4015 I3=$abc$41255$n4013 O=soc.cpu.cpuregs.wdata[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n3367 I1=soc.cpu.reg_pc[1] I2=soc.cpu.latched_compr I3=$abc$41255$n4014 O=$abc$41255$n4013
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011010111
.gate SB_LUT4 I0=soc.cpu.irq_mask[1] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[1] I3=$false O=$abc$41255$n4014
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=soc.cpu.reg_out[1] I1=soc.cpu.alu_out_q[1] I2=soc.cpu.latched_stalu I3=$abc$41255$n3368 O=$abc$41255$n4015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4017 I1=$abc$41255$n4018 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[2] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6603 O=$abc$41255$n4017
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3505 I1=$abc$41255$n3368 I2=$abc$41255$n2861 I3=soc.cpu.irq_state[1] O=$abc$41255$n4018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4020 I1=$abc$41255$n4021 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[3] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6605 O=$abc$41255$n4020
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3512 I1=$abc$41255$n3368 I2=$abc$41255$n2850_1 I3=soc.cpu.irq_state[1] O=$abc$41255$n4021
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4023 I1=$abc$41255$n4024 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[4] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6607 O=$abc$41255$n4023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3517 I1=$abc$41255$n3368 I2=$abc$41255$n2860 I3=soc.cpu.irq_state[1] O=$abc$41255$n4024
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[5] I1=soc.cpu.irq_state[0] I2=$abc$41255$n4027 I3=$abc$41255$n4026 O=soc.cpu.cpuregs.wdata[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n5880 I1=$abc$41255$n6609 I2=$abc$41255$n3521 I3=$abc$41255$n3368 O=$abc$41255$n4026
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[5] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[5] I3=$false O=$abc$41255$n4027
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n4029 I1=$abc$41255$n4030 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[6] I2=$abc$41255$n2853 I3=soc.cpu.irq_state[1] O=$abc$41255$n4029
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n5880 I1=$abc$41255$n6611 I2=$abc$41255$n3525 I3=$abc$41255$n3368 O=$abc$41255$n4030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$41255$n4032 I1=$abc$41255$n4033 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[7] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6613 O=$abc$41255$n4032
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3529 I1=$abc$41255$n3368 I2=$abc$41255$n2842 I3=soc.cpu.irq_state[1] O=$abc$41255$n4033
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n6615 I1=$abc$41255$n3367 I2=$abc$41255$n4036 I3=$abc$41255$n4035 O=soc.cpu.cpuregs.wdata[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[8] I2=$abc$41255$n3533 I3=$abc$41255$n3368 O=$abc$41255$n4035
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[8] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[8] I3=$false O=$abc$41255$n4036
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n4038 I1=$abc$41255$n4039_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$41255$n2863 I2=$abc$41255$n3367 I3=$abc$41255$n6617 O=$abc$41255$n4038
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[9] I2=$abc$41255$n3537 I3=$abc$41255$n3368 O=$abc$41255$n4039_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4041_1 I1=$abc$41255$n4042 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[10] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6619 O=$abc$41255$n4041_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3541 I1=$abc$41255$n3368 I2=$abc$41255$n2847 I3=soc.cpu.irq_state[1] O=$abc$41255$n4042
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n6621 I1=$abc$41255$n3367 I2=$abc$41255$n4045 I3=$abc$41255$n4044 O=soc.cpu.cpuregs.wdata[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[11] I2=$abc$41255$n3545 I3=$abc$41255$n3368 O=$abc$41255$n4044
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[11] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[11] I3=$false O=$abc$41255$n4045
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n4047 I1=$abc$41255$n4048 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[12] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6623 O=$abc$41255$n4047
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3549 I1=$abc$41255$n3368 I2=$abc$41255$n2835 I3=soc.cpu.irq_state[1] O=$abc$41255$n4048
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4050 I1=$abc$41255$n4051 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[13] I2=$abc$41255$n2858 I3=soc.cpu.irq_state[1] O=$abc$41255$n4050
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n5880 I1=$abc$41255$n6625 I2=$abc$41255$n3553 I3=$abc$41255$n3368 O=$abc$41255$n4051
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$41255$n6627 I1=$abc$41255$n3367 I2=$abc$41255$n4054_1 I3=$abc$41255$n4053 O=soc.cpu.cpuregs.wdata[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[14] I2=$abc$41255$n3557 I3=$abc$41255$n3368 O=$abc$41255$n4053
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[14] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[14] I3=$false O=$abc$41255$n4054_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n3561 I1=$abc$41255$n3368 I2=$abc$41255$n4057_1 I3=$abc$41255$n4056 O=soc.cpu.cpuregs.wdata[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[15] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6629 O=$abc$41255$n4056
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[15] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[15] I3=$false O=$abc$41255$n4057_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n4059 I1=$abc$41255$n4060_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[16] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6631 O=$abc$41255$n4059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3565 I1=$abc$41255$n3368 I2=$abc$41255$n2838 I3=soc.cpu.irq_state[1] O=$abc$41255$n4060_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4062 I1=$abc$41255$n4063_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$41255$n2846 I2=$abc$41255$n3367 I3=$abc$41255$n6633 O=$abc$41255$n4062
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[17] I2=$abc$41255$n3569 I3=$abc$41255$n3368 O=$abc$41255$n4063_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4065 I1=$abc$41255$n4066_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[18] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6635 O=$abc$41255$n4065
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3573 I1=$abc$41255$n3368 I2=$abc$41255$n2859 I3=soc.cpu.irq_state[1] O=$abc$41255$n4066_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4068 I1=$abc$41255$n4069_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[19] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6637 O=$abc$41255$n4068
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3577 I1=$abc$41255$n3368 I2=$abc$41255$n2854 I3=soc.cpu.irq_state[1] O=$abc$41255$n4069_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4071 I1=$abc$41255$n4072_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[20] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6639 O=$abc$41255$n4071
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3581_1 I1=$abc$41255$n3368 I2=$abc$41255$n2866 I3=soc.cpu.irq_state[1] O=$abc$41255$n4072_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4074 I1=$abc$41255$n4075 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[21] I2=$abc$41255$n2856 I3=soc.cpu.irq_state[1] O=$abc$41255$n4074
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n5880 I1=$abc$41255$n6641 I2=$abc$41255$n3585 I3=$abc$41255$n3368 O=$abc$41255$n4075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001110111
.gate SB_LUT4 I0=$abc$41255$n6643 I1=$abc$41255$n3367 I2=$abc$41255$n4078 I3=$abc$41255$n4077 O=soc.cpu.cpuregs.wdata[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[22] I2=$abc$41255$n3589_1 I3=$abc$41255$n3368 O=$abc$41255$n4077
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[22] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[22] I3=$false O=$abc$41255$n4078
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n4080 I1=$abc$41255$n4081 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[23] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6645 O=$abc$41255$n4080
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3593_1 I1=$abc$41255$n3368 I2=$abc$41255$n2845 I3=soc.cpu.irq_state[1] O=$abc$41255$n4081
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n6647 I1=$abc$41255$n3367 I2=$abc$41255$n4084 I3=$abc$41255$n4083_1 O=soc.cpu.cpuregs.wdata[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[24] I2=$abc$41255$n3597_1 I3=$abc$41255$n3368 O=$abc$41255$n4083_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[24] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[24] I3=$false O=$abc$41255$n4084
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n4086 I1=$abc$41255$n4087 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[25] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6649 O=$abc$41255$n4086
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3601_1 I1=$abc$41255$n3368 I2=$abc$41255$n2865 I3=soc.cpu.irq_state[1] O=$abc$41255$n4087
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4089 I1=$abc$41255$n4090 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$41255$n2848 I2=$abc$41255$n3367 I3=$abc$41255$n6651 O=$abc$41255$n4089
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[26] I2=$abc$41255$n3605 I3=$abc$41255$n3368 O=$abc$41255$n4090
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n3609 I1=$abc$41255$n3368 I2=$abc$41255$n4093_1 I3=$abc$41255$n4092_1 O=soc.cpu.cpuregs.wdata[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[27] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6653 O=$abc$41255$n4092_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[27] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[27] I3=$false O=$abc$41255$n4093_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n4095_1 I1=$abc$41255$n4096_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[28] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6655 O=$abc$41255$n4095_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3613 I1=$abc$41255$n3368 I2=$abc$41255$n2837 I3=soc.cpu.irq_state[1] O=$abc$41255$n4096_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=$abc$41255$n4098_1 I1=$abc$41255$n4099_1 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[29] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6657 O=$abc$41255$n4098_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_mask[29] I1=soc.cpu.irq_state[1] I2=soc.cpu.irq_pending[29] I3=$abc$41255$n4100 O=$abc$41255$n4099_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=soc.cpu.reg_out[29] I1=soc.cpu.alu_out_q[29] I2=soc.cpu.latched_stalu I3=$abc$41255$n3368 O=$abc$41255$n4100
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4102 I1=$abc$41255$n4103 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.irq_state[1] I1=$abc$41255$n2864_1 I2=$abc$41255$n3367 I3=$abc$41255$n6659 O=$abc$41255$n4102
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_state[0] I1=soc.cpu.reg_next_pc[30] I2=$abc$41255$n3621 I3=$abc$41255$n3368 O=$abc$41255$n4103
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4105 I1=$abc$41255$n4106 I2=$false I3=$false O=soc.cpu.cpuregs.wdata[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=soc.cpu.reg_next_pc[31] I1=soc.cpu.irq_state[0] I2=$abc$41255$n3367 I3=$abc$41255$n6661 O=$abc$41255$n4105
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3625 I1=$abc$41255$n3368 I2=$abc$41255$n2855 I3=soc.cpu.irq_state[1] O=$abc$41255$n4106
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101110111011
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op2[0] I2=$abc$41255$n4108 I3=$false O=soc.cpu.mem_la_wdata[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.mem_wordsize[0] I2=$false I3=$false O=$abc$41255$n4108
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.reg_op2[9] I1=soc.cpu.reg_op2[1] I2=$abc$41255$n4108 I3=$false O=soc.cpu.mem_la_wdata[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[10] I1=soc.cpu.reg_op2[2] I2=$abc$41255$n4108 I3=$false O=soc.cpu.mem_la_wdata[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=soc.cpu.reg_op2[3] I2=$abc$41255$n4108 I3=$false O=soc.cpu.mem_la_wdata[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op2[4] I2=$abc$41255$n4108 I3=$false O=soc.cpu.mem_la_wdata[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op2[5] I2=$abc$41255$n4108 I3=$false O=soc.cpu.mem_la_wdata[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op2[6] I2=$abc$41255$n4108 I3=$false O=soc.cpu.mem_la_wdata[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op2[7] I2=$abc$41255$n4108 I3=$false O=soc.cpu.mem_la_wdata[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[0] O=soc.cpu.mem_la_wdata[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[17] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[1] O=soc.cpu.mem_la_wdata[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[2] O=soc.cpu.mem_la_wdata[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[19] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[3] O=soc.cpu.mem_la_wdata[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[4] O=soc.cpu.mem_la_wdata[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[21] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[5] O=soc.cpu.mem_la_wdata[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[22] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[6] O=soc.cpu.mem_la_wdata[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=soc.cpu.reg_op2[23] I1=soc.cpu.mem_wordsize[2] I2=soc.cpu.mem_wordsize[0] I3=soc.cpu.reg_op2[7] O=soc.cpu.mem_la_wdata[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111110100000
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[24] I2=$abc$41255$n4125 I3=$false O=soc.cpu.mem_la_wdata[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op2[8] I3=soc.cpu.mem_wordsize[2] O=$abc$41255$n4125
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[9] I2=$abc$41255$n4127 I3=$false O=soc.cpu.mem_la_wdata[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op2[25] I3=soc.cpu.mem_wordsize[0] O=$abc$41255$n4127
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[26] I2=$abc$41255$n4129 I3=$false O=soc.cpu.mem_la_wdata[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[2] I2=soc.cpu.reg_op2[10] I3=soc.cpu.mem_wordsize[2] O=$abc$41255$n4129
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[11] I2=$abc$41255$n4131 I3=$false O=soc.cpu.mem_la_wdata[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op2[27] I3=soc.cpu.mem_wordsize[0] O=$abc$41255$n4131
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[12] I2=$abc$41255$n4133_1 I3=$false O=soc.cpu.mem_la_wdata[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op2[28] I3=soc.cpu.mem_wordsize[0] O=$abc$41255$n4133_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[13] I2=$abc$41255$n4135 I3=$false O=soc.cpu.mem_la_wdata[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[2] I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op2[29] I3=soc.cpu.mem_wordsize[0] O=$abc$41255$n4135
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[30] I2=$abc$41255$n4137_1 I3=$false O=soc.cpu.mem_la_wdata[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[6] I2=soc.cpu.reg_op2[14] I3=soc.cpu.mem_wordsize[2] O=$abc$41255$n4137_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[31] I2=$abc$41255$n4139_1 I3=$false O=soc.cpu.mem_la_wdata[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.reg_op2[7] I2=soc.cpu.reg_op2[15] I3=soc.cpu.mem_wordsize[2] O=$abc$41255$n4139_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111110111011
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4149_1 I2=$abc$41255$n4141 I3=$abc$41255$n4142 O=$abc$41255$n6698
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001011111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=$abc$41255$n5404 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4141
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=$abc$41255$n4143_1 I2=$abc$41255$n4145_1 I3=$false O=$abc$41255$n4142
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$41255$n2881 I1=$abc$41255$n4144 I2=$false I3=$false O=$abc$41255$n4143_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.cpu_state[0] I1=soc.cpu.cpu_state[1] I2=soc.cpu.cpu_state[3] I3=$false O=$abc$41255$n4144
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$41255$n5404 I1=$abc$41255$n3151 I2=$abc$41255$n4146 I3=$false O=$abc$41255$n4145_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$41255$n2882 I1=$abc$41255$n4147 I2=soc.cpu.reg_op1[1] I3=soc.cpu.cpu_state[4] O=$abc$41255$n4146
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.instr_srl I2=soc.cpu.instr_srli I3=$false O=$abc$41255$n4147
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=soc.cpu.instr_sll I1=soc.cpu.instr_slli I2=$false I3=$false O=$abc$41255$n4148_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[0] I2=soc.cpu.cpuregs_rs1[0] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4149_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4151_1 I1=$abc$41255$n4152_1 I2=$false I3=$false O=$abc$41255$n6699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=$abc$41255$n5405 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4151_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4154_1 I2=$abc$41255$n4155_1 I3=$abc$41255$n4153 O=$abc$41255$n4152_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5405 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[1] O=$abc$41255$n4153
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[1] I2=soc.cpu.cpuregs_rs1[1] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4154_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[2] I2=$abc$41255$n4156 I3=$abc$41255$n2947 O=$abc$41255$n4155_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[0] I2=$false I3=$false O=$abc$41255$n4156
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4162 I1=$abc$41255$n2947 I2=$abc$41255$n4158_1 I3=$false O=$abc$41255$n6700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4161_1 I2=$abc$41255$n4159 I3=$abc$41255$n4160_1 O=$abc$41255$n4158_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=$abc$41255$n5406 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4159
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5406 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[2] O=$abc$41255$n4160_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[2] I2=soc.cpu.cpuregs_rs1[2] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4161_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[1] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[3] O=$abc$41255$n4162
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4164_1 I1=$abc$41255$n4165 I2=$false I3=$false O=$abc$41255$n6701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=$abc$41255$n5407 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4164_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4167_1 I2=$abc$41255$n4168 I3=$abc$41255$n4166_1 O=$abc$41255$n4165
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5407 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[3] O=$abc$41255$n4166_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[3] I2=soc.cpu.cpuregs_rs1[3] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4167_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[4] I2=$abc$41255$n4169_1 I3=$abc$41255$n2947 O=$abc$41255$n4168
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[2] I2=$false I3=$false O=$abc$41255$n4169_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4171 I1=$abc$41255$n4172_1 I2=$false I3=$false O=$abc$41255$n6702
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=$abc$41255$n5408 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4171
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4174 I2=$abc$41255$n4175_1 I3=$abc$41255$n4173_1 O=$abc$41255$n4172_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5408 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[4] O=$abc$41255$n4173_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[4] I2=soc.cpu.cpuregs_rs1[4] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4174
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[5] I2=$abc$41255$n4176_1 I3=$abc$41255$n2947 O=$abc$41255$n4175_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[3] I2=$false I3=$false O=$abc$41255$n4176_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4178_1 I1=$abc$41255$n4179_1 I2=$false I3=$false O=$abc$41255$n6703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=$abc$41255$n5409 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4178_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4181_1 I2=$abc$41255$n4182_1 I3=$abc$41255$n4180 O=$abc$41255$n4179_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5409 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[5] O=$abc$41255$n4180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[5] I2=soc.cpu.cpuregs_rs1[5] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4181_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[6] I2=$abc$41255$n4183 I3=$abc$41255$n2947 O=$abc$41255$n4182_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[4] I2=$false I3=$false O=$abc$41255$n4183
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4185_1 I1=$abc$41255$n4186 I2=$false I3=$false O=$abc$41255$n6704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=$abc$41255$n5410 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4185_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4188_1 I2=$abc$41255$n4189 I3=$abc$41255$n4187_1 O=$abc$41255$n4186
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5410 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[6] O=$abc$41255$n4187_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[6] I2=soc.cpu.cpuregs_rs1[6] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4188_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[7] I2=$abc$41255$n4190_1 I3=$abc$41255$n2947 O=$abc$41255$n4189
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[5] I2=$false I3=$false O=$abc$41255$n4190_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4196 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4192 I3=$false O=$abc$41255$n6705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=$abc$41255$n4143_1 I2=$abc$41255$n4193 I3=$abc$41255$n4194 O=$abc$41255$n4192
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=$abc$41255$n5411 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4193
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5411 I2=$abc$41255$n4195 I3=$abc$41255$n2947 O=$abc$41255$n4194
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[6] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[8] O=$abc$41255$n4195
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[7] I2=soc.cpu.cpuregs_rs1[7] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4196
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4202 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4198 I3=$false O=$abc$41255$n6706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=$abc$41255$n4143_1 I2=$abc$41255$n4199 I3=$abc$41255$n4200 O=$abc$41255$n4198
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=$abc$41255$n5412 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4199
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5412 I2=$abc$41255$n4201 I3=$abc$41255$n2947 O=$abc$41255$n4200
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[7] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[9] O=$abc$41255$n4201
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[8] I2=soc.cpu.cpuregs_rs1[8] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4202
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n5413 I1=$abc$41255$n3151 I2=$abc$41255$n4204 I3=$abc$41255$n4205 O=$abc$41255$n6707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=$abc$41255$n5413 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4204
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4209_1 I2=$abc$41255$n4206 I3=$false O=$abc$41255$n4205
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=$abc$41255$n4143_1 I2=$abc$41255$n4207 I3=$false O=$abc$41255$n4206
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[10] I2=$abc$41255$n4208_1 I3=$abc$41255$n2947 O=$abc$41255$n4207
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[8] I2=$false I3=$false O=$abc$41255$n4208_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[9] I2=soc.cpu.cpuregs_rs1[9] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4209_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4211_1 I1=$abc$41255$n4212_1 I2=$abc$41255$n4214_1 I3=$false O=$abc$41255$n6708
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=$abc$41255$n5414 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4211_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4213 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[10] O=$abc$41255$n4212_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[10] I2=soc.cpu.cpuregs_rs1[10] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4213
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5414 I2=$abc$41255$n4215_1 I3=$abc$41255$n2947 O=$abc$41255$n4214_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[9] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[11] O=$abc$41255$n4215_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4217_1 I1=$abc$41255$n4218_1 I2=$false I3=$false O=$abc$41255$n6709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=$abc$41255$n5415 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4217_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4220_1 I2=$abc$41255$n4221_1 I3=$abc$41255$n4219 O=$abc$41255$n4218_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5415 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[11] O=$abc$41255$n4219
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[11] I2=soc.cpu.cpuregs_rs1[11] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4220_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[12] I2=$abc$41255$n4222 I3=$abc$41255$n2947 O=$abc$41255$n4221_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[10] I2=$false I3=$false O=$abc$41255$n4222
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4228 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4224_1 I3=$false O=$abc$41255$n6710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=$abc$41255$n4143_1 I2=$abc$41255$n4225 I3=$abc$41255$n4226_1 O=$abc$41255$n4224_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=$abc$41255$n5416 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5416 I2=$abc$41255$n4227_1 I3=$abc$41255$n2947 O=$abc$41255$n4226_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[11] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[13] O=$abc$41255$n4227_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[12] I2=soc.cpu.cpuregs_rs1[12] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4228
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4234 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4230_1 I3=$false O=$abc$41255$n6711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=$abc$41255$n4143_1 I2=$abc$41255$n4231 I3=$abc$41255$n4232_1 O=$abc$41255$n4230_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=$abc$41255$n5417 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4231
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5417 I2=$abc$41255$n4233_1 I3=$abc$41255$n2947 O=$abc$41255$n4232_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[12] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[14] O=$abc$41255$n4233_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[13] I2=soc.cpu.cpuregs_rs1[13] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4234
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4236_1 I1=$abc$41255$n4237 I2=$false I3=$false O=$abc$41255$n6712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=$abc$41255$n5418 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4236_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4239_1 I2=$abc$41255$n4240 I3=$abc$41255$n4238_1 O=$abc$41255$n4237
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5418 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[14] O=$abc$41255$n4238_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[14] I2=soc.cpu.cpuregs_rs1[14] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4239_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[15] I2=$abc$41255$n4241_1 I3=$abc$41255$n2947 O=$abc$41255$n4240
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[13] I2=$false I3=$false O=$abc$41255$n4241_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4243 I1=$abc$41255$n4244_1 I2=$false I3=$false O=$abc$41255$n6713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=$abc$41255$n5419 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4243
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4246 I2=$abc$41255$n4247_1 I3=$abc$41255$n4245_1 O=$abc$41255$n4244_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5419 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[15] O=$abc$41255$n4245_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[15] I2=soc.cpu.cpuregs_rs1[15] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4246
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[16] I2=$abc$41255$n4248_1 I3=$abc$41255$n2947 O=$abc$41255$n4247_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[14] I2=$false I3=$false O=$abc$41255$n4248_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4250_1 I1=$abc$41255$n4251_1 I2=$abc$41255$n4252 I3=$false O=$abc$41255$n6714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=$abc$41255$n5420 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4250_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5420 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[16] O=$abc$41255$n4251_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4254_1 I1=$abc$41255$n2947 I2=$abc$41255$n4253_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4252
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[16] I2=soc.cpu.cpuregs_rs1[16] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4253_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[15] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[17] O=$abc$41255$n4254_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4260 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4256 I3=$false O=$abc$41255$n6715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=$abc$41255$n4143_1 I2=$abc$41255$n4257 I3=$abc$41255$n4258 O=$abc$41255$n4256
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=$abc$41255$n5421 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4257
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5421 I2=$abc$41255$n4259 I3=$abc$41255$n2947 O=$abc$41255$n4258
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[16] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[18] O=$abc$41255$n4259
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[17] I2=soc.cpu.cpuregs_rs1[17] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4260
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4262 I1=$abc$41255$n4263 I2=$abc$41255$n4265 I3=$false O=$abc$41255$n6716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=$abc$41255$n5422 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4262
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4264 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[18] O=$abc$41255$n4263
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[18] I2=soc.cpu.cpuregs_rs1[18] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4264
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5422 I2=$abc$41255$n4266 I3=$abc$41255$n2947 O=$abc$41255$n4265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[17] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[19] O=$abc$41255$n4266
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4272_1 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4268 I3=$false O=$abc$41255$n6717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=$abc$41255$n4143_1 I2=$abc$41255$n4269 I3=$abc$41255$n4270 O=$abc$41255$n4268
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=$abc$41255$n5423 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4269
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5423 I2=$abc$41255$n4271_1 I3=$abc$41255$n2947 O=$abc$41255$n4270
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[18] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[20] O=$abc$41255$n4271_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[19] I2=soc.cpu.cpuregs_rs1[19] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4272_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4274_1 I1=$abc$41255$n4275_1 I2=$abc$41255$n4276 I3=$false O=$abc$41255$n6718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=$abc$41255$n5424 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4274_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5424 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[20] O=$abc$41255$n4275_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4278_1 I1=$abc$41255$n2947 I2=$abc$41255$n4277_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4276
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[20] I2=soc.cpu.cpuregs_rs1[20] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4277_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[19] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[21] O=$abc$41255$n4278_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4280 I1=$abc$41255$n4281 I2=$abc$41255$n4283 I3=$false O=$abc$41255$n6719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=$abc$41255$n5425 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4280
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4282_1 I1=$abc$41255$n2947 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[21] O=$abc$41255$n4281
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[20] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[22] O=$abc$41255$n4282_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5425 I2=$abc$41255$n4284_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4283
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[21] I2=soc.cpu.cpuregs_rs1[21] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4284_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4290 I1=$abc$41255$n2947 I2=$abc$41255$n4286 I3=$false O=$abc$41255$n6720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4289 I2=$abc$41255$n4287 I3=$abc$41255$n4288 O=$abc$41255$n4286
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=$abc$41255$n5426 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4287
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5426 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[22] O=$abc$41255$n4288
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[22] I2=soc.cpu.cpuregs_rs1[22] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4289
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[21] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[23] O=$abc$41255$n4290
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4292_1 I1=$abc$41255$n4293 I2=$abc$41255$n4295 I3=$false O=$abc$41255$n6721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=$abc$41255$n5427 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4292_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4294_1 I1=$abc$41255$n2947 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[23] O=$abc$41255$n4293
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[22] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[24] O=$abc$41255$n4294_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5427 I2=$abc$41255$n4296_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4295
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[23] I2=soc.cpu.cpuregs_rs1[23] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4296_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4298_1 I1=$abc$41255$n4299_1 I2=$false I3=$false O=$abc$41255$n6722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=$abc$41255$n5428 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4298_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4301_1 I2=$abc$41255$n4302 I3=$abc$41255$n4300_1 O=$abc$41255$n4299_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5428 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[24] O=$abc$41255$n4300_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[24] I2=soc.cpu.cpuregs_rs1[24] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4301_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[25] I2=$abc$41255$n4303_1 I3=$abc$41255$n2947 O=$abc$41255$n4302
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[23] I2=$false I3=$false O=$abc$41255$n4303_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4305 I1=$abc$41255$n4306_1 I2=$abc$41255$n4307 I3=$false O=$abc$41255$n6723
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=$abc$41255$n5429 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4305
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5429 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[25] O=$abc$41255$n4306_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4309 I1=$abc$41255$n2947 I2=$abc$41255$n4308_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4307
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[25] I2=soc.cpu.cpuregs_rs1[25] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4308_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[24] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[26] O=$abc$41255$n4309
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4315_1 I1=$abc$41255$n2947 I2=$abc$41255$n4311_1 I3=$false O=$abc$41255$n6724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4314_1 I2=$abc$41255$n4312_1 I3=$abc$41255$n4313 O=$abc$41255$n4311_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=$abc$41255$n5430 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4312_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5430 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[26] O=$abc$41255$n4313
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[26] I2=soc.cpu.cpuregs_rs1[26] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4314_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[25] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[27] O=$abc$41255$n4315_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4317_1 I1=$abc$41255$n4318_1 I2=$abc$41255$n4320_1 I3=$false O=$abc$41255$n6725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=$abc$41255$n5431 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4317_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4319 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[27] O=$abc$41255$n4318_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[27] I2=soc.cpu.cpuregs_rs1[27] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4319
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5431 I2=$abc$41255$n4321_1 I3=$abc$41255$n2947 O=$abc$41255$n4320_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[26] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[28] O=$abc$41255$n4321_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4323 I1=$abc$41255$n4324 I2=$abc$41255$n4326 I3=$false O=$abc$41255$n6726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=$abc$41255$n5432 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4323
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4325_1 I1=$abc$41255$n2947 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[28] O=$abc$41255$n4324
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[27] I2=$abc$41255$n4147 I3=soc.cpu.reg_op1[29] O=$abc$41255$n4325_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5432 I2=$abc$41255$n4327_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4326
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[28] I2=soc.cpu.cpuregs_rs1[28] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4327_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4329_1 I1=$abc$41255$n4330 I2=$false I3=$false O=$abc$41255$n6727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=$abc$41255$n5433 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4329_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4332 I2=$abc$41255$n4333 I3=$abc$41255$n4331 O=$abc$41255$n4330
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5433 I2=$abc$41255$n4143_1 I3=soc.cpu.reg_op1[29] O=$abc$41255$n4331
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000001110111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[29] I2=soc.cpu.cpuregs_rs1[29] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4332
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[30] I2=$abc$41255$n4334 I3=$abc$41255$n2947 O=$abc$41255$n4333
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[28] I2=$false I3=$false O=$abc$41255$n4334
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n5434 I1=$abc$41255$n3151 I2=$abc$41255$n4336 I3=$abc$41255$n4337 O=$abc$41255$n6728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=$abc$41255$n5434 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4336
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[2] I1=$abc$41255$n4341 I2=$abc$41255$n4338 I3=$false O=$abc$41255$n4337
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=$abc$41255$n4143_1 I2=$abc$41255$n4339 I3=$false O=$abc$41255$n4338
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$41255$n4147 I1=soc.cpu.reg_op1[31] I2=$abc$41255$n4340 I3=$abc$41255$n2947 O=$abc$41255$n4339
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010000000000
.gate SB_LUT4 I0=$abc$41255$n4148_1 I1=soc.cpu.reg_op1[29] I2=$false I3=$false O=$abc$41255$n4340
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[30] I2=soc.cpu.cpuregs_rs1[30] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4341
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=$abc$41255$n5435 I2=$abc$41255$n2822_1 I3=soc.cpu.cpu_state[5] O=$abc$41255$n4344
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n2882 I1=$abc$41255$n4148_1 I2=soc.cpu.cpu_state[4] I3=soc.cpu.reg_op1[30] O=$abc$41255$n4347
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=soc.cpu.instr_srl I1=soc.cpu.instr_srli I2=$abc$41255$n4148_1 I3=$abc$41255$n2882 O=$abc$41255$n4348
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=soc.cpu.instr_lui I1=soc.cpu.reg_pc[31] I2=soc.cpu.cpuregs_rs1[31] I3=soc.cpu.is_lui_auipc_jal O=$abc$41255$n4349
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101100001111
.gate SB_LUT4 I0=$abc$41255$n3008_1 I1=soc.cpu.is_compare I2=$abc$41255$n4351 I3=$false O=soc.cpu.alu_out[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n4374 I1=$abc$41255$n4373_1 I2=$abc$41255$n4352 I3=$abc$41255$n4389_1 O=$abc$41255$n4351
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4366 I1=$abc$41255$n4359_1 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4352
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4354 I2=$false I3=$false O=$abc$41255$n4353
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4355 I1=$abc$41255$n4357 I2=$abc$41255$n4358_1 I3=$false O=$abc$41255$n4354
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=soc.cpu.is_compare I1=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub I2=$abc$41255$n4356 I3=$false O=$abc$41255$n4355
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.instr_xor I1=soc.cpu.instr_xori I2=$false I3=$false O=$abc$41255$n4356
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_or I1=soc.cpu.instr_ori I2=$false I3=$false O=$abc$41255$n4357
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_and I1=soc.cpu.instr_andi I2=$false I3=$false O=$abc$41255$n4358_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n4363 I1=$abc$41255$n4360 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4359_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4362_1 I1=$abc$41255$n4361_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4360
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=soc.cpu.reg_op1[8] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4361_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.reg_op1[10] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4362_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4365_1 I1=$abc$41255$n4364 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4363
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4364
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4365_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4370 I1=$abc$41255$n4367_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4366
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$41255$n4369 I1=$abc$41255$n4368_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4367_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=soc.cpu.reg_op1[4] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4368_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.reg_op1[6] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4369
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4372_1 I1=$abc$41255$n4371 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4370
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4371
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4372_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4354 I1=soc.cpu.reg_op2[4] I2=$false I3=$false O=$abc$41255$n4373_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4382_1 I1=$abc$41255$n4375_1 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4374
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4379_1 I1=$abc$41255$n4376_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4375_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4378_1 I1=$abc$41255$n4377 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4376_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.reg_op1[16] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4377
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.reg_op1[18] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4378_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4381_1 I1=$abc$41255$n4380 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4379_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=soc.cpu.reg_op1[20] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4380
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4381_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4386 I1=$abc$41255$n4383 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4382_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4385 I1=$abc$41255$n4384 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4383
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4384
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4385
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4388 I1=$abc$41255$n4387 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4386
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4387
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4388
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4390 I1=$abc$41255$n4392_1 I2=$abc$41255$n4391_1 I3=$false O=$abc$41255$n4389_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0] I2=$abc$41255$n4357 I3=$false O=$abc$41255$n4390
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4356 I2=soc.cpu.reg_op1[0] I3=soc.cpu.reg_op2[0] O=$abc$41255$n4391_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=$abc$41255$n5749 I1=$abc$41255$n5750 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4392_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4413 I1=$abc$41255$n4373_1 I2=$abc$41255$n4394 I3=$false O=soc.cpu.alu_out[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n4395 I1=$abc$41255$n4353 I2=$abc$41255$n4410 I3=$abc$41255$n4411 O=$abc$41255$n4394
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$41255$n4403 I1=$abc$41255$n4396 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4395
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4397 I1=$abc$41255$n4402 I2=$abc$41255$n4399 I3=soc.cpu.reg_op2[2] O=$abc$41255$n4396
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000000010001
.gate SB_LUT4 I0=$abc$41255$n4398 I1=soc.cpu.reg_op2[1] I2=$false I3=$false O=$abc$41255$n4397
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4398
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4401 I1=$abc$41255$n4400 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4399
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.reg_op1[5] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4400
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4401
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.reg_op1[1] I2=soc.cpu.reg_op2[1] I3=soc.cpu.reg_op2[0] O=$abc$41255$n4402
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101000001100
.gate SB_LUT4 I0=$abc$41255$n4407 I1=$abc$41255$n4404 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4403
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4406 I1=$abc$41255$n4405 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4404
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.reg_op1[9] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4405
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.reg_op1[11] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4406
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4409 I1=$abc$41255$n4408 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4407
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.reg_op1[13] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4408
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.reg_op1[15] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4409
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4356 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op2[1] O=$abc$41255$n4410
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.reg_op2[1] I2=$abc$41255$n4357 I3=$abc$41255$n4412 O=$abc$41255$n4411
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$41255$n5752 I1=$abc$41255$n5753 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4412
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4421 I1=$abc$41255$n4414 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4413
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4418 I1=$abc$41255$n4415 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4414
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4417 I1=$abc$41255$n4416 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4415
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4416
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.reg_op1[19] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4417
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4420 I1=$abc$41255$n4419 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4418
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4419
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4420
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4425 I1=$abc$41255$n4422 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4421
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$41255$n4424 I1=$abc$41255$n4423 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4422
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4423
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4424
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4426 I2=$abc$41255$n4428_1 I3=soc.cpu.reg_op2[1] O=$abc$41255$n4425
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[31] I2=$false I3=$false O=$abc$41255$n4426
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_srai I1=soc.cpu.instr_sra I2=soc.cpu.reg_op1[31] I3=$false O=$abc$41255$n4427
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[0] I3=$false O=$abc$41255$n4428_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4430_1 I1=$abc$41255$n4437 I2=$false I3=$false O=soc.cpu.alu_out[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n4434_1 I1=$abc$41255$n4431 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4430_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$41255$n4433_1 I1=$abc$41255$n4432_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4431
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4371 I1=$abc$41255$n4368_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4432_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4369 I1=$abc$41255$n4361_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4433_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4436 I1=$abc$41255$n4435_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4434_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4364 I1=$abc$41255$n4362_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4435_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4365_1 I1=$abc$41255$n4377 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4436
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4438 I1=$abc$41255$n4373_1 I2=$abc$41255$n4447 I3=$abc$41255$n4445 O=$abc$41255$n4437
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4442 I1=$abc$41255$n4439 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4438
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4441 I1=$abc$41255$n4440 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4439
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4380 I1=$abc$41255$n4378_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4440
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4384 I1=$abc$41255$n4381_1 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4441
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4444 I1=$abc$41255$n4443 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4442
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$41255$n4387 I1=$abc$41255$n4385 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4443
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4388 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4444
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[2] I2=soc.cpu.reg_op2[2] I3=$abc$41255$n4446 O=$abc$41255$n4445
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[2] I3=soc.cpu.reg_op2[2] O=$abc$41255$n4446
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5755 I1=$abc$41255$n5756 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4447
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4460 I1=$abc$41255$n4353 I2=$abc$41255$n4449 I3=$false O=soc.cpu.alu_out[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n4450 I1=$abc$41255$n4373_1 I2=$abc$41255$n4457 I3=$abc$41255$n4459 O=$abc$41255$n4449
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000000000000
.gate SB_LUT4 I0=$abc$41255$n4454 I1=$abc$41255$n4451 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4450
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$41255$n4453 I1=$abc$41255$n4452 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4451
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4419 I1=$abc$41255$n4417 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4452
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4423 I1=$abc$41255$n4420 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4453
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4456 I1=$abc$41255$n4455 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4454
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00110101
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$abc$41255$n4426 I2=$abc$41255$n4427 I3=$false O=$abc$41255$n4455
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$41255$n4428_1 I1=$abc$41255$n4424 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=soc.cpu.reg_op1[3] I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4458 O=$abc$41255$n4457
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$41255$n5758 I1=$abc$41255$n5759 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4458
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[3] I3=soc.cpu.reg_op2[3] O=$abc$41255$n4459
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100100010001111
.gate SB_LUT4 I0=$abc$41255$n4464 I1=$abc$41255$n4461 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4460
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4463 I1=$abc$41255$n4462 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4461
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11000101
.gate SB_LUT4 I0=$abc$41255$n4405 I1=$abc$41255$n4401 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4462
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4400 I1=$abc$41255$n4398 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4463
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4466 I1=$abc$41255$n4465 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4408 I1=$abc$41255$n4406 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4465
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4409 I1=$abc$41255$n4416 I2=soc.cpu.reg_op2[1] I3=$false O=$abc$41255$n4466
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4471 I1=$abc$41255$n4373_1 I2=$abc$41255$n4468 I3=$abc$41255$n4474 O=soc.cpu.alu_out[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$41255$n4470 I1=$abc$41255$n4469 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4468
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$41255$n4367_1 I1=$abc$41255$n4360 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4469
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4363 I1=$abc$41255$n4376_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4470
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4473 I1=$abc$41255$n4472 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4471
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4383 I1=$abc$41255$n4379_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4472
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4386 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4473
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3034 I2=$abc$41255$n4476 I3=$abc$41255$n4475 O=$abc$41255$n4474
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[4] I3=soc.cpu.reg_op2[4] O=$abc$41255$n4475
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5761 I1=$abc$41255$n5762 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4476
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4478 I1=$abc$41255$n4485 I2=$false I3=$false O=soc.cpu.alu_out[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n4482 I1=$abc$41255$n4479 I2=soc.cpu.reg_op2[4] I3=$abc$41255$n4354 O=$abc$41255$n4478
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$41255$n4481 I1=$abc$41255$n4480 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4479
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4422 I1=$abc$41255$n4418 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4480
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4425 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4481
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4484 I1=$abc$41255$n4483 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4482
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4404 I1=$abc$41255$n4399 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4483
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4407 I1=$abc$41255$n4415 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4484
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3013 I2=$abc$41255$n4487_1 I3=$abc$41255$n4486 O=$abc$41255$n4485
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[5] I3=soc.cpu.reg_op2[5] O=$abc$41255$n4486
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5764 I1=$abc$41255$n5765 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4487_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4492 I1=$abc$41255$n4373_1 I2=$abc$41255$n4489 I3=$abc$41255$n4495_1 O=soc.cpu.alu_out[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$41255$n4491 I1=$abc$41255$n4490 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4489
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$41255$n4435_1 I1=$abc$41255$n4433_1 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4490
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4440 I1=$abc$41255$n4436 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4491
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4494 I1=$abc$41255$n4493 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4492
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4443 I1=$abc$41255$n4441 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4493
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4444 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4494
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01010011
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3014_1 I2=$abc$41255$n4497_1 I3=$abc$41255$n4496 O=$abc$41255$n4495_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[6] I3=soc.cpu.reg_op2[6] O=$abc$41255$n4496
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5767 I1=$abc$41255$n5768 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4497_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4499_1 I1=$abc$41255$n4502 I2=$false I3=$false O=soc.cpu.alu_out[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n4501 I1=$abc$41255$n4500 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4499_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$41255$n4465 I1=$abc$41255$n4462 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4500
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4452 I1=$abc$41255$n4466 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4501
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4503 I1=$abc$41255$n4373_1 I2=$abc$41255$n4508 I3=$abc$41255$n4506 O=$abc$41255$n4502
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4505 I1=$abc$41255$n4427 I2=$abc$41255$n4504 I3=soc.cpu.reg_op2[3] O=$abc$41255$n4503
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000001111
.gate SB_LUT4 I0=$abc$41255$n4456 I1=$abc$41255$n4453 I2=soc.cpu.reg_op2[2] I3=$false O=$abc$41255$n4504
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op2[2] I2=$abc$41255$n4426 I3=$false O=$abc$41255$n4505
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[7] I2=soc.cpu.reg_op2[7] I3=$abc$41255$n4507 O=$abc$41255$n4506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[7] I3=soc.cpu.reg_op2[7] O=$abc$41255$n4507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5770 I1=$abc$41255$n5771 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4508
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4373_1 I1=$abc$41255$n4515 I2=$abc$41255$n4510 I3=$false O=soc.cpu.alu_out[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n4511 I1=$abc$41255$n4512 I2=$abc$41255$n4513 I3=$false O=$abc$41255$n4510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$41255$n4359_1 I1=$abc$41255$n4375_1 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4356 I2=soc.cpu.reg_op1[8] I3=soc.cpu.reg_op2[8] O=$abc$41255$n4512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011001111
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.reg_op2[8] I2=$abc$41255$n4357 I3=$abc$41255$n4514 O=$abc$41255$n4513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110001
.gate SB_LUT4 I0=$abc$41255$n5773 I1=$abc$41255$n5774 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4382_1 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4515
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$41255$n4518 I1=$abc$41255$n4373_1 I2=$abc$41255$n4517 I3=$abc$41255$n4519 O=soc.cpu.alu_out[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n4403 I1=$abc$41255$n4414 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4421 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4518
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3024 I2=$abc$41255$n4521 I3=$abc$41255$n4520 O=$abc$41255$n4519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[9] I3=soc.cpu.reg_op2[9] O=$abc$41255$n4520
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5776 I1=$abc$41255$n5777 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4524 I1=$abc$41255$n4373_1 I2=$abc$41255$n4523 I3=$abc$41255$n4525 O=soc.cpu.alu_out[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n4439 I1=$abc$41255$n4434_1 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4442 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4524
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3030 I2=$abc$41255$n4527_1 I3=$abc$41255$n4526_1 O=$abc$41255$n4525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[10] I3=soc.cpu.reg_op2[10] O=$abc$41255$n4526_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5779 I1=$abc$41255$n5780 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4527_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4530_1 I1=$abc$41255$n4373_1 I2=$abc$41255$n4529_1 I3=$abc$41255$n4531 O=soc.cpu.alu_out[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n4451 I1=$abc$41255$n4464 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4529_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101001100000000
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4454 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4530_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3027 I2=$abc$41255$n4533 I3=$abc$41255$n4532 O=$abc$41255$n4531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[11] I3=soc.cpu.reg_op2[11] O=$abc$41255$n4532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5782 I1=$abc$41255$n5783 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4533
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4535 I1=$abc$41255$n4536_1 I2=$false I3=$false O=soc.cpu.alu_out[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n4470 I1=$abc$41255$n4472 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$41255$n4537_1 I1=$abc$41255$n4373_1 I2=$abc$41255$n4540 I3=$abc$41255$n4538_1 O=$abc$41255$n4536_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4473 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4537_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[12] I2=soc.cpu.reg_op2[12] I3=$abc$41255$n4539 O=$abc$41255$n4538_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[12] I3=soc.cpu.reg_op2[12] O=$abc$41255$n4539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5785 I1=$abc$41255$n5786 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4543 I1=$abc$41255$n4373_1 I2=$abc$41255$n4542 I3=$abc$41255$n4544 O=soc.cpu.alu_out[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n4484 I1=$abc$41255$n4480 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4542
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4481 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3035 I2=$abc$41255$n4546 I3=$abc$41255$n4545 O=$abc$41255$n4544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[13] I3=soc.cpu.reg_op2[13] O=$abc$41255$n4545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5788 I1=$abc$41255$n5789 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4373_1 I1=$abc$41255$n4553 I2=$abc$41255$n4548 I3=$false O=soc.cpu.alu_out[14]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$41255$n4549 I1=$abc$41255$n4552 I2=$abc$41255$n4550 I3=$false O=$abc$41255$n4548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$41255$n4491 I1=$abc$41255$n4493 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[14] I2=soc.cpu.reg_op2[14] I3=$abc$41255$n4551 O=$abc$41255$n4550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[14] I3=soc.cpu.reg_op2[14] O=$abc$41255$n4551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5791 I1=$abc$41255$n5792 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4552
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4427 I1=$abc$41255$n4494 I2=soc.cpu.reg_op2[3] I3=$false O=$abc$41255$n4553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10100011
.gate SB_LUT4 I0=$abc$41255$n4559 I1=$abc$41255$n4373_1 I2=$abc$41255$n4555 I3=$abc$41255$n4556 O=soc.cpu.alu_out[15]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n4501 I1=$abc$41255$n4504 I2=soc.cpu.reg_op2[3] I3=$abc$41255$n4353 O=$abc$41255$n4555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3018 I2=$abc$41255$n4558 I3=$abc$41255$n4557 O=$abc$41255$n4556
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[15] I3=soc.cpu.reg_op2[15] O=$abc$41255$n4557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5794 I1=$abc$41255$n5795 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$abc$41255$n4505 I2=$abc$41255$n4427 I3=$false O=$abc$41255$n4559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4374 I2=$abc$41255$n4561 I3=$abc$41255$n4562 O=soc.cpu.alu_out[16]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4427 I2=$abc$41255$n4354 I3=$false O=$abc$41255$n4561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3016 I2=$abc$41255$n4564 I3=$abc$41255$n4563 O=$abc$41255$n4562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[16] I3=soc.cpu.reg_op2[16] O=$abc$41255$n4563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5797 I1=$abc$41255$n5798 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4566 I1=$abc$41255$n4569 I2=$abc$41255$n4567 I3=$false O=soc.cpu.alu_out[17]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4413 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[17] I2=soc.cpu.reg_op2[17] I3=$abc$41255$n4568 O=$abc$41255$n4567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[17] I3=soc.cpu.reg_op2[17] O=$abc$41255$n4568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5800 I1=$abc$41255$n5801 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4438 I2=$abc$41255$n4561 I3=$abc$41255$n4571 O=soc.cpu.alu_out[18]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3023_1 I2=$abc$41255$n4573 I3=$abc$41255$n4572 O=$abc$41255$n4571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[18] I3=soc.cpu.reg_op2[18] O=$abc$41255$n4572
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5803 I1=$abc$41255$n5804 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4450 I2=$abc$41255$n4561 I3=$abc$41255$n4575 O=soc.cpu.alu_out[19]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3038 I2=$abc$41255$n4577 I3=$abc$41255$n4576 O=$abc$41255$n4575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[19] I3=soc.cpu.reg_op2[19] O=$abc$41255$n4576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5806 I1=$abc$41255$n5807 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4471 I2=$abc$41255$n4561 I3=$abc$41255$n4579 O=soc.cpu.alu_out[20]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n4356 I1=$abc$41255$n3029 I2=$abc$41255$n4581 I3=$abc$41255$n4580 O=$abc$41255$n4579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[20] I3=soc.cpu.reg_op2[20] O=$abc$41255$n4580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5809 I1=$abc$41255$n5810 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4583 I1=$abc$41255$n4584 I2=$abc$41255$n4585 I3=$false O=soc.cpu.alu_out[21]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4479 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[21] I3=soc.cpu.reg_op2[21] O=$abc$41255$n4584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[21] I2=soc.cpu.reg_op2[21] I3=$abc$41255$n4586 O=$abc$41255$n4585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101011
.gate SB_LUT4 I0=$abc$41255$n5812 I1=$abc$41255$n5813 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4588 I1=$abc$41255$n4591 I2=$abc$41255$n4589_1 I3=$false O=soc.cpu.alu_out[22]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4492 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[22] I2=soc.cpu.reg_op2[22] I3=$abc$41255$n4590 O=$abc$41255$n4589_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[22] I3=soc.cpu.reg_op2[22] O=$abc$41255$n4590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5815 I1=$abc$41255$n5816 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4591
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4593_1 I1=$abc$41255$n4596 I2=$abc$41255$n4594 I3=$false O=soc.cpu.alu_out[23]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4503 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4593_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[23] I2=soc.cpu.reg_op2[23] I3=$abc$41255$n4595_1 O=$abc$41255$n4594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[23] I3=soc.cpu.reg_op2[23] O=$abc$41255$n4595_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5818 I1=$abc$41255$n5819 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4596
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4598 I1=$abc$41255$n4601 I2=$abc$41255$n4599 I3=$false O=soc.cpu.alu_out[24]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4515 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[24] I2=soc.cpu.reg_op2[24] I3=$abc$41255$n4600 O=$abc$41255$n4599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[24] I3=soc.cpu.reg_op2[24] O=$abc$41255$n4600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5821 I1=$abc$41255$n5822 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4603 I1=$abc$41255$n4606 I2=$abc$41255$n4604 I3=$false O=soc.cpu.alu_out[25]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4518 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[25] I2=soc.cpu.reg_op2[25] I3=$abc$41255$n4605 O=$abc$41255$n4604
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[25] I3=soc.cpu.reg_op2[25] O=$abc$41255$n4605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5824 I1=$abc$41255$n5825 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4606
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4608 I1=$abc$41255$n4611 I2=$abc$41255$n4609 I3=$false O=soc.cpu.alu_out[26]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4524 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[26] I2=soc.cpu.reg_op2[26] I3=$abc$41255$n4610 O=$abc$41255$n4609
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[26] I3=soc.cpu.reg_op2[26] O=$abc$41255$n4610
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5827 I1=$abc$41255$n5828 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4613_1 I1=$abc$41255$n4616 I2=$abc$41255$n4614 I3=$false O=soc.cpu.alu_out[27]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4530_1 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4613_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[27] I2=soc.cpu.reg_op2[27] I3=$abc$41255$n4615 O=$abc$41255$n4614
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[27] I3=soc.cpu.reg_op2[27] O=$abc$41255$n4615
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5830 I1=$abc$41255$n5831 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4616
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4618 I1=$abc$41255$n4621 I2=$abc$41255$n4619 I3=$false O=soc.cpu.alu_out[28]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4537_1 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4618
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[28] I2=soc.cpu.reg_op2[28] I3=$abc$41255$n4620 O=$abc$41255$n4619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[28] I3=soc.cpu.reg_op2[28] O=$abc$41255$n4620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5833 I1=$abc$41255$n5834 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4623 I1=$abc$41255$n4626_1 I2=$abc$41255$n4624_1 I3=$false O=soc.cpu.alu_out[29]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4543 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[29] I2=soc.cpu.reg_op2[29] I3=$abc$41255$n4625 O=$abc$41255$n4624_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[29] I3=soc.cpu.reg_op2[29] O=$abc$41255$n4625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5836 I1=$abc$41255$n5837 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4626_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4628_1 I1=$abc$41255$n4631_1 I2=$abc$41255$n4629_1 I3=$false O=soc.cpu.alu_out[30]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11101111
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$abc$41255$n4553 I2=$abc$41255$n4561 I3=$false O=$abc$41255$n4628_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[30] I2=soc.cpu.reg_op2[30] I3=$abc$41255$n4630 O=$abc$41255$n4629_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[30] I3=soc.cpu.reg_op2[30] O=$abc$41255$n4630
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5839 I1=$abc$41255$n5840 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4631_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$41255$n4559 I1=$abc$41255$n4561 I2=$abc$41255$n4635_1 I3=$abc$41255$n4633_1 O=soc.cpu.alu_out[31]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n4356 I1=soc.cpu.reg_op1[31] I2=soc.cpu.reg_op2[31] I3=$abc$41255$n4634_1 O=$abc$41255$n4633_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101100000000
.gate SB_LUT4 I0=$abc$41255$n4358_1 I1=$abc$41255$n4357 I2=soc.cpu.reg_op1[31] I3=soc.cpu.reg_op2[31] O=$abc$41255$n4634_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000110011001111
.gate SB_LUT4 I0=$abc$41255$n5842 I1=$abc$41255$n5843 I2=soc.cpu.instr_sub I3=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub O=$abc$41255$n4635_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.instr_lh I2=soc.cpu.latched_is_lh I3=$abc$41255$n3152 O=$abc$41255$n6893
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[1] I1=soc.cpu.is_lbu_lhu_lw I2=soc.cpu.latched_is_lu I3=$abc$41255$n3152 O=$abc$41255$n6896
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100010011110000
.gate SB_LUT4 I0=$abc$41255$n3499 I1=$abc$41255$n2829 I2=$abc$41255$n3007 I3=$abc$41255$n4639 O=$abc$41255$n6897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n4641 I1=$abc$41255$n4144 I2=$abc$41255$n4640_1 I3=$abc$41255$n2878_1 O=$abc$41255$n4639
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=soc.cpu.cpu_state[0] I1=$abc$41255$n4641 I2=soc.cpu.latched_store I3=$false O=$abc$41255$n4640_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=soc.cpu.cpu_state[5] I1=soc.cpu.cpu_state[2] I2=$false I3=$false O=$abc$41255$n4641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n4643_1 I1=$abc$41255$n4648 I2=$false I3=$false O=$abc$41255$n7015
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n4644 I1=$abc$41255$n4108 I2=$abc$41255$n4645_1 I3=$abc$41255$n4647_1 O=$abc$41255$n4643_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$41255$n3827 I1=$abc$41255$n3259 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$41255$n4644
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101011111111
.gate SB_LUT4 I0=$abc$41255$n3468 I1=$abc$41255$n4646 I2=$abc$41255$n2767 I3=$abc$41255$n3474 O=$abc$41255$n4645_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$abc$41255$n2593 I1=$abc$41255$n2587 I2=$abc$41255$n2584 I3=$false O=$abc$41255$n4646
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n3155 I2=$false I3=$false O=$abc$41255$n4647_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_pending[0] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4649_1 I3=$abc$41255$n4651_1 O=$abc$41255$n4648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n2553 I1=soc.cpu.cpuregs_rs1[0] I2=$abc$41255$n4650 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4649_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[0] I2=soc.cpu.instr_timer I3=soc.cpu.timer[0] O=$abc$41255$n4650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8092 I2=soc.cpu.reg_op1[0] I3=soc.cpu.cpu_state[4] O=$abc$41255$n4651_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4653_1 I1=$abc$41255$n4647_1 I2=$abc$41255$n4657_1 I3=$false O=$abc$41255$n7016
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n4108 I1=$abc$41255$n4654_1 I2=$abc$41255$n4656_1 I3=$abc$41255$n4655 O=$abc$41255$n4653_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$41255$n2713 I1=$abc$41255$n3836 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$41255$n4654_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$41255$n2778 I1=$abc$41255$n3474 I2=$false I3=$false O=$abc$41255$n4655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2605 I1=$abc$41255$n2608 I2=$abc$41255$n2603 I3=$abc$41255$n3468 O=$abc$41255$n4656_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=$abc$41255$n8093 I1=soc.cpu.cpu_state[3] I2=$abc$41255$n4658 I3=$abc$41255$n4661_1 O=$abc$41255$n4657_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[1] I2=$abc$41255$n4660_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$41255$n2553 I1=soc.cpu.instr_retirq I2=$false I3=$false O=$abc$41255$n4659_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[1] I2=soc.cpu.instr_timer I3=soc.cpu.timer[1] O=$abc$41255$n4660_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.irq_pending[1] I1=soc.cpu.cpu_state[1] I2=soc.cpu.reg_op1[1] I3=soc.cpu.cpu_state[4] O=$abc$41255$n4661_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4669_1 I1=$abc$41255$n4670_1 I2=soc.cpu.cpu_state[2] I3=$abc$41255$n4663_1 O=$abc$41255$n7017
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4664_1 I3=$abc$41255$n4668_1 O=$abc$41255$n4663_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4665_1 I1=$abc$41255$n4108 I2=$abc$41255$n4666_1 I3=$abc$41255$n4647_1 O=$abc$41255$n4664_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$41255$n2723 I1=$abc$41255$n3845_1 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$41255$n4665_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$41255$n3468 I1=$abc$41255$n4667_1 I2=$abc$41255$n2799 I3=$abc$41255$n3474 O=$abc$41255$n4666_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$abc$41255$n2664 I1=$abc$41255$n2661 I2=$abc$41255$n2659 I3=$false O=$abc$41255$n4667_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8094 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[2] O=$abc$41255$n4668_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[2] I2=$false I3=$false O=$abc$41255$n4669_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[2] I2=soc.cpu.instr_timer I3=soc.cpu.timer[2] O=$abc$41255$n4670_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4672_1 I1=$abc$41255$n4647_1 I2=$abc$41255$n4676_1 I3=$false O=$abc$41255$n7018
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n3468 I1=$abc$41255$n2616 I2=$abc$41255$n4673_1 I3=$false O=$abc$41255$n4672_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4108 I1=$abc$41255$n4674_1 I2=$abc$41255$n4675_1 I3=$false O=$abc$41255$n4673_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$41255$n2741 I1=$abc$41255$n3854_1 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$41255$n4674_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$41255$n2788 I1=$abc$41255$n3474 I2=$false I3=$false O=$abc$41255$n4675_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4677_1 I3=$abc$41255$n4679_1 O=$abc$41255$n4676_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[3] I2=$abc$41255$n4678_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4677_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[3] I2=soc.cpu.instr_timer I3=soc.cpu.timer[3] O=$abc$41255$n4678_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8095 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[3] O=$abc$41255$n4679_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4681_1 I1=$abc$41255$n4647_1 I2=$abc$41255$n4685_1 I3=$false O=$abc$41255$n7019
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n4108 I1=$abc$41255$n4682_1 I2=$abc$41255$n4684 I3=$abc$41255$n4683_1 O=$abc$41255$n4681_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001101
.gate SB_LUT4 I0=$abc$41255$n2732 I1=$abc$41255$n3317 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$41255$n4682_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$41255$n3271 I1=$abc$41255$n3474 I2=$false I3=$false O=$abc$41255$n4683_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2674 I1=$abc$41255$n2677 I2=$abc$41255$n2672 I3=$abc$41255$n3468 O=$abc$41255$n4684
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4686 I3=$abc$41255$n4688 O=$abc$41255$n4685_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[4] I2=$abc$41255$n4687 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4686
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[4] I2=soc.cpu.instr_timer I3=soc.cpu.timer[4] O=$abc$41255$n4687
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8096 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[4] O=$abc$41255$n4688
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4696 I1=$abc$41255$n4697_1 I2=soc.cpu.cpu_state[2] I3=$abc$41255$n4690 O=$abc$41255$n7020
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n8097 I1=soc.cpu.cpu_state[3] I2=$abc$41255$n4691 I3=$abc$41255$n4695 O=$abc$41255$n4690
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4692 I1=$abc$41255$n4108 I2=$abc$41255$n4693 I3=$abc$41255$n4647_1 O=$abc$41255$n4691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=$abc$41255$n2685 I1=$abc$41255$n3326 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$41255$n4692
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$41255$n3468 I1=$abc$41255$n4694 I2=$abc$41255$n3281 I3=$abc$41255$n3474 O=$abc$41255$n4693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=$abc$41255$n2650 I1=$abc$41255$n2647 I2=$abc$41255$n2645 I3=$false O=$abc$41255$n4694
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_op1[5] I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[5] O=$abc$41255$n4695
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[5] I2=$false I3=$false O=$abc$41255$n4696
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[5] I2=soc.cpu.instr_timer I3=soc.cpu.timer[5] O=$abc$41255$n4697_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4699 I1=$abc$41255$n4647_1 I2=$abc$41255$n4703 I3=$false O=$abc$41255$n7021
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n3474 I1=$abc$41255$n3302 I2=$abc$41255$n4700_1 I3=$false O=$abc$41255$n4699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=$abc$41255$n4108 I1=$abc$41255$n4701 I2=$abc$41255$n4702 I3=$false O=$abc$41255$n4700_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$41255$n2695 I1=$abc$41255$n3335 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$41255$n4701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$41255$n2634 I1=$abc$41255$n2637 I2=$abc$41255$n2632 I3=$abc$41255$n3468 O=$abc$41255$n4702
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011110100
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4704 I3=$abc$41255$n4706 O=$abc$41255$n4703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[6] I2=$abc$41255$n4705 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[6] I2=soc.cpu.instr_timer I3=soc.cpu.timer[6] O=$abc$41255$n4705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8098 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[6] O=$abc$41255$n4706
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4708 I1=$abc$41255$n4647_1 I2=$abc$41255$n4712 I3=$false O=$abc$41255$n7022
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n4709_1 I1=$abc$41255$n4711 I2=$false I3=$false O=$abc$41255$n4708
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4710 I1=$abc$41255$n4108 I2=$false I3=$false O=$abc$41255$n4709_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2704 I1=$abc$41255$n2750 I2=soc.cpu.reg_op1[1] I3=soc.cpu.reg_op1[0] O=$abc$41255$n4710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1010110011111111
.gate SB_LUT4 I0=$abc$41255$n3468 I1=$abc$41255$n3817 I2=$abc$41255$n3292 I3=$abc$41255$n3474 O=$abc$41255$n4711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4713 I3=$abc$41255$n4715 O=$abc$41255$n4712
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[7] I2=$abc$41255$n4714 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[7] I2=soc.cpu.instr_timer I3=soc.cpu.timer[7] O=$abc$41255$n4714
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8099 O=$abc$41255$n4715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4719 I1=$abc$41255$n4717 I2=$abc$41255$n4647_1 I3=$abc$41255$n4722_1 O=$abc$41255$n7023
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$41255$n4708 I1=$abc$41255$n4718_1 I2=$false I3=$false O=$abc$41255$n4717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.latched_is_lh I1=soc.cpu.latched_is_lu I2=$false I3=$false O=$abc$41255$n4718_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n4720_1 I1=$abc$41255$n4718_1 I2=$false I3=$false O=$abc$41255$n4719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n3827 I1=$abc$41255$n3469 I2=$abc$41255$n3259 I3=$abc$41255$n4721_1 O=$abc$41255$n4720_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=soc.cpu.mem_wordsize[2] I2=$false I3=$false O=$abc$41255$n4721_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4723_1 I3=$abc$41255$n4725_1 O=$abc$41255$n4722_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[8] I2=$abc$41255$n4724 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4723_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[8] I2=soc.cpu.instr_timer I3=soc.cpu.timer[8] O=$abc$41255$n4724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8100 O=$abc$41255$n4725_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4727_1 I1=$abc$41255$n4717 I2=$abc$41255$n4647_1 I3=$abc$41255$n4729_1 O=$abc$41255$n7024
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$41255$n4728 I1=$abc$41255$n4718_1 I2=$false I3=$false O=$abc$41255$n4727_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2713 I1=$abc$41255$n4721_1 I2=$abc$41255$n3836 I3=$abc$41255$n3469 O=$abc$41255$n4728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n8101 I1=soc.cpu.cpu_state[3] I2=$abc$41255$n4730_1 I3=$abc$41255$n4732_1 O=$abc$41255$n4729_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[9] I2=$abc$41255$n4731 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4730_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[9] I2=soc.cpu.instr_timer I3=soc.cpu.timer[9] O=$abc$41255$n4731
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_op1[9] I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[9] O=$abc$41255$n4732_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4734 I1=$abc$41255$n4717 I2=$abc$41255$n4647_1 I3=$abc$41255$n4736_1 O=$abc$41255$n7025
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$41255$n4735_1 I1=$abc$41255$n4718_1 I2=$false I3=$false O=$abc$41255$n4734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2723 I1=$abc$41255$n4721_1 I2=$abc$41255$n3845_1 I3=$abc$41255$n3469 O=$abc$41255$n4735_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_pending[10] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4737 I3=$abc$41255$n4739 O=$abc$41255$n4736_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[10] I2=$abc$41255$n4738_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[10] I2=soc.cpu.instr_timer I3=soc.cpu.timer[10] O=$abc$41255$n4738_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8102 O=$abc$41255$n4739
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4741 I1=$abc$41255$n4647_1 I2=$abc$41255$n4743_1 I3=$false O=$abc$41255$n7026
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n4742_1 I1=$abc$41255$n4708 I2=$abc$41255$n4718_1 I3=$false O=$abc$41255$n4741
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n2741 I1=$abc$41255$n4721_1 I2=$abc$41255$n3854_1 I3=$abc$41255$n3469 O=$abc$41255$n4742_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4744 I3=$abc$41255$n4746_1 O=$abc$41255$n4743_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[11] I2=$abc$41255$n4745_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4744
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[11] I2=soc.cpu.instr_timer I3=soc.cpu.timer[11] O=$abc$41255$n4745_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8103 O=$abc$41255$n4746_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4748_1 I1=$abc$41255$n4717 I2=$abc$41255$n4647_1 I3=$abc$41255$n4750_1 O=$abc$41255$n7027
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$41255$n4749 I1=$abc$41255$n4718_1 I2=$false I3=$false O=$abc$41255$n4748_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2732 I1=$abc$41255$n4721_1 I2=$abc$41255$n3317 I3=$abc$41255$n3469 O=$abc$41255$n4749
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4751_1 I3=$abc$41255$n4753 O=$abc$41255$n4750_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[12] I2=$abc$41255$n4752 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4751_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[12] I2=soc.cpu.instr_timer I3=soc.cpu.timer[12] O=$abc$41255$n4752
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8104 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[12] O=$abc$41255$n4753
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4755_1 I1=$abc$41255$n4717 I2=$abc$41255$n4647_1 I3=$abc$41255$n4757_1 O=$abc$41255$n7028
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$41255$n4756_1 I1=$abc$41255$n4718_1 I2=$false I3=$false O=$abc$41255$n4755_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2685 I1=$abc$41255$n4721_1 I2=$abc$41255$n3326 I3=$abc$41255$n3469 O=$abc$41255$n4756_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.irq_pending[13] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4758_1 I3=$abc$41255$n4760_1 O=$abc$41255$n4757_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[13] I2=$abc$41255$n4759_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4758_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[13] I2=soc.cpu.instr_timer I3=soc.cpu.timer[13] O=$abc$41255$n4759_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8105 O=$abc$41255$n4760_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4762 I1=$abc$41255$n4717 I2=$abc$41255$n4647_1 I3=$abc$41255$n4764_1 O=$abc$41255$n7029
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000011111111
.gate SB_LUT4 I0=$abc$41255$n4763_1 I1=$abc$41255$n4718_1 I2=$false I3=$false O=$abc$41255$n4762
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$41255$n2695 I1=$abc$41255$n4721_1 I2=$abc$41255$n3335 I3=$abc$41255$n3469 O=$abc$41255$n4763_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4765_1 I3=$abc$41255$n4767_1 O=$abc$41255$n4764_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[14] I2=$abc$41255$n4766_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4765_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[14] I2=soc.cpu.instr_timer I3=soc.cpu.timer[14] O=$abc$41255$n4766_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8106 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[14] O=$abc$41255$n4767_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4769_1 I1=$abc$41255$n4647_1 I2=$abc$41255$n4771_1 I3=$false O=$abc$41255$n7030
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$41255$n4770 I1=$abc$41255$n4708 I2=$abc$41255$n4718_1 I3=$false O=$abc$41255$n4769_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$41255$n2704 I1=$abc$41255$n4721_1 I2=$abc$41255$n2750 I3=$abc$41255$n3469 O=$abc$41255$n4770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=$abc$41255$n8107 I1=soc.cpu.cpu_state[3] I2=$abc$41255$n4772_1 I3=$abc$41255$n4774_1 O=$abc$41255$n4771_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[15] I2=$abc$41255$n4773_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4772_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[15] I2=soc.cpu.instr_timer I3=soc.cpu.timer[15] O=$abc$41255$n4773_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_op1[15] I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[15] O=$abc$41255$n4774_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4778 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4780_1 O=$abc$41255$n7031
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n4709_1 I1=$abc$41255$n4711 I2=$abc$41255$n4718_1 I3=$abc$41255$n4777_1 O=$abc$41255$n4776_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$41255$n4770 I1=soc.cpu.latched_is_lh I2=$false I3=$false O=$abc$41255$n4777_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n2767 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.mem_wordsize[0] I1=soc.cpu.latched_is_lu I2=$false I3=$false O=$abc$41255$n4779_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4781_1 I3=$abc$41255$n4783_1 O=$abc$41255$n4780_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[16] I2=$abc$41255$n4782_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4781_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[16] I2=soc.cpu.instr_timer I3=soc.cpu.timer[16] O=$abc$41255$n4782_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8108 O=$abc$41255$n4783_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4785_1 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4786_1 O=$abc$41255$n7032
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n2778 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4785_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_pending[17] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4787_1 I3=$abc$41255$n4789 O=$abc$41255$n4786_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[17] I2=$abc$41255$n4788 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4787_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[17] I2=soc.cpu.instr_timer I3=soc.cpu.timer[17] O=$abc$41255$n4788
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8109 O=$abc$41255$n4789
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4791 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4792 O=$abc$41255$n7033
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n2799 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4791
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_pending[18] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4793 I3=$abc$41255$n4795 O=$abc$41255$n4792
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[18] I2=$abc$41255$n4794 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4793
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[18] I2=soc.cpu.instr_timer I3=soc.cpu.timer[18] O=$abc$41255$n4794
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8110 O=$abc$41255$n4795
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4797 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4798 O=$abc$41255$n7034
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n2788 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4799 I3=$abc$41255$n4801 O=$abc$41255$n4798
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[19] I2=$abc$41255$n4800 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4799
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[19] I2=soc.cpu.instr_timer I3=soc.cpu.timer[19] O=$abc$41255$n4800
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8111 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[19] O=$abc$41255$n4801
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4803 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4804 O=$abc$41255$n7035
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n3271 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4803
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4805 I3=$abc$41255$n4807 O=$abc$41255$n4804
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[20] I2=$abc$41255$n4806 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4805
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[20] I2=soc.cpu.instr_timer I3=soc.cpu.timer[20] O=$abc$41255$n4806
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8112 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[20] O=$abc$41255$n4807
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4809 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4810 O=$abc$41255$n7036
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n3281 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n8113 I1=soc.cpu.cpu_state[3] I2=$abc$41255$n4811 I3=$abc$41255$n4813 O=$abc$41255$n4810
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[21] I2=$abc$41255$n4812 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4811
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[21] I2=soc.cpu.instr_timer I3=soc.cpu.timer[21] O=$abc$41255$n4812
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_op1[21] I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[21] O=$abc$41255$n4813
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4815 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4816 O=$abc$41255$n7037
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n3302 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4815
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4817 I3=$abc$41255$n4819 O=$abc$41255$n4816
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[22] I2=$abc$41255$n4818 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4817
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[22] I2=soc.cpu.instr_timer I3=soc.cpu.timer[22] O=$abc$41255$n4818
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8114 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[22] O=$abc$41255$n4819
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4821 I1=$abc$41255$n4822 I2=$false I3=$false O=$abc$41255$n7038
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n3292 I1=$abc$41255$n4779_1 I2=$abc$41255$n4776_1 I3=$abc$41255$n4647_1 O=$abc$41255$n4821
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4823 I3=$abc$41255$n4825 O=$abc$41255$n4822
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[23] I2=$abc$41255$n4824 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4823
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[23] I2=soc.cpu.instr_timer I3=soc.cpu.timer[23] O=$abc$41255$n4824
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8115 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[23] O=$abc$41255$n4825
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4827 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4828 O=$abc$41255$n7039
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n3259 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4827
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4829 I3=$abc$41255$n4831 O=$abc$41255$n4828
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[24] I2=$abc$41255$n4830 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4829
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[24] I2=soc.cpu.instr_timer I3=soc.cpu.timer[24] O=$abc$41255$n4830
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8116 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[24] O=$abc$41255$n4831
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4833 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4834 O=$abc$41255$n7040
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n2713 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4833
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4835 I3=$abc$41255$n4837 O=$abc$41255$n4834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[25] I2=$abc$41255$n4836 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4835
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[25] I2=soc.cpu.instr_timer I3=soc.cpu.timer[25] O=$abc$41255$n4836
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8117 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[25] O=$abc$41255$n4837
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4839 I1=$abc$41255$n4840 I2=$false I3=$false O=$abc$41255$n7041
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n2723 I1=$abc$41255$n4779_1 I2=$abc$41255$n4776_1 I3=$abc$41255$n4647_1 O=$abc$41255$n4839
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4841 I3=$abc$41255$n4843 O=$abc$41255$n4840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[26] I2=$abc$41255$n4842_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4841
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[26] I2=soc.cpu.instr_timer I3=soc.cpu.timer[26] O=$abc$41255$n4842_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8118 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[26] O=$abc$41255$n4843
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4845_1 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4846 O=$abc$41255$n7042
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n2741 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4845_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=soc.cpu.cpu_state[1] I2=$abc$41255$n4847 I3=$abc$41255$n4849 O=$abc$41255$n4846
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[27] I2=$abc$41255$n4848_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4847
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[27] I2=soc.cpu.instr_timer I3=soc.cpu.timer[27] O=$abc$41255$n4848_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=soc.cpu.cpu_state[4] I2=soc.cpu.cpu_state[3] I3=$abc$41255$n8119 O=$abc$41255$n4849
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4851_1 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4852 O=$abc$41255$n7043
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n2732 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4851_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n8120 I1=soc.cpu.cpu_state[3] I2=$abc$41255$n4853 I3=$abc$41255$n4855 O=$abc$41255$n4852
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[28] I2=$abc$41255$n4854 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4853
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[28] I2=soc.cpu.instr_timer I3=soc.cpu.timer[28] O=$abc$41255$n4854
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[4] I1=soc.cpu.reg_op1[28] I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[28] O=$abc$41255$n4855
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4857 I1=$abc$41255$n4858 I2=$false I3=$false O=$abc$41255$n7044
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$41255$n2685 I1=$abc$41255$n4779_1 I2=$abc$41255$n4776_1 I3=$abc$41255$n4647_1 O=$abc$41255$n4857
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4859 I3=$abc$41255$n4861 O=$abc$41255$n4858
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[29] I2=$abc$41255$n4860 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4859
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[29] I2=soc.cpu.instr_timer I3=soc.cpu.timer[29] O=$abc$41255$n4860
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8121 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[29] O=$abc$41255$n4861
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4863 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4864 O=$abc$41255$n7045
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n2695 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4863
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4865 I3=$abc$41255$n4867_1 O=$abc$41255$n4864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[30] I2=$abc$41255$n4866 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4865
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[30] I2=soc.cpu.instr_timer I3=soc.cpu.timer[30] O=$abc$41255$n4866
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8122 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[30] O=$abc$41255$n4867_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n4869_1 I1=$abc$41255$n4776_1 I2=$abc$41255$n4647_1 I3=$abc$41255$n4870_1 O=$abc$41255$n7046
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n2704 I1=$abc$41255$n4779_1 I2=$false I3=$false O=$abc$41255$n4869_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4871_1 I3=$abc$41255$n4873_1 O=$abc$41255$n4870_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4659_1 I1=soc.cpu.cpuregs_rs1[31] I2=$abc$41255$n4872_1 I3=soc.cpu.cpu_state[2] O=$abc$41255$n4871_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100111100000000
.gate SB_LUT4 I0=soc.cpu.instr_maskirq I1=soc.cpu.irq_mask[31] I2=soc.cpu.instr_timer I3=soc.cpu.timer[31] O=$abc$41255$n4872_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=soc.cpu.cpu_state[3] I1=$abc$41255$n8123 I2=soc.cpu.cpu_state[1] I3=soc.cpu.irq_pending[31] O=$abc$41255$n4873_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$41255$n3169 I1=$abc$41255$n7047 I2=$abc$41255$n4875_1 I3=$false O=$abc$41255$n7048
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=SER_RX I1=$abc$41255$n6202 I2=soc.simpleuart.recv_state[0] I3=$abc$41255$n3170 O=$abc$41255$n4875_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$41255$n6202 I1=soc.simpleuart.recv_state[0] I2=$abc$41255$n3170 I3=$abc$41255$n4877_1 O=$abc$41255$n7050
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=soc.simpleuart.recv_state[1] I1=$abc$41255$n3170 I2=$abc$41255$n3167 I3=$abc$41255$n3667 O=$abc$41255$n4877_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$41255$n3169 I1=$abc$41255$n7051 I2=$false I3=$false O=$abc$41255$n7052
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n3170 I1=$abc$41255$n7053 I2=$abc$41255$n3667 I3=$abc$41255$n3167 O=$abc$41255$n7054
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000001000100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6211 I2=$false I3=$false O=$abc$41255$n7055
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n3667 I1=$abc$41255$n3170 I2=$abc$41255$n4882_1 I3=$false O=$abc$41255$n4881
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$41255$n6202 I1=$abc$41255$n3170 I2=soc.simpleuart.recv_state[0] I3=$abc$41255$n3167 O=$abc$41255$n4882_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$41255$n4881 I1=soc.simpleuart.recv_divcnt[1] I2=soc.simpleuart.recv_divcnt[0] I3=$false O=$abc$41255$n7056
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6215 I2=$false I3=$false O=$abc$41255$n7057
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6217 I2=$false I3=$false O=$abc$41255$n7058
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6219 I2=$false I3=$false O=$abc$41255$n7059
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6221 I2=$false I3=$false O=$abc$41255$n7060
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6223 I2=$false I3=$false O=$abc$41255$n7061
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6225 I2=$false I3=$false O=$abc$41255$n7062
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6227 I2=$false I3=$false O=$abc$41255$n7063
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6229 I2=$false I3=$false O=$abc$41255$n7064
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6231 I2=$false I3=$false O=$abc$41255$n7065
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6233 I2=$false I3=$false O=$abc$41255$n7066
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6235 I2=$false I3=$false O=$abc$41255$n7067
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6237 I2=$false I3=$false O=$abc$41255$n7068
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6239 I2=$false I3=$false O=$abc$41255$n7069
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6241 I2=$false I3=$false O=$abc$41255$n7070
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6243 I2=$false I3=$false O=$abc$41255$n7071
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6245 I2=$false I3=$false O=$abc$41255$n7072
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6247 I2=$false I3=$false O=$abc$41255$n7073
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6249 I2=$false I3=$false O=$abc$41255$n7074
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6251 I2=$false I3=$false O=$abc$41255$n7075
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6253 I2=$false I3=$false O=$abc$41255$n7076
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6255 I2=$false I3=$false O=$abc$41255$n7077
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6257 I2=$false I3=$false O=$abc$41255$n7078
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6259 I2=$false I3=$false O=$abc$41255$n7079
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6261 I2=$false I3=$false O=$abc$41255$n7080
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6263 I2=$false I3=$false O=$abc$41255$n7081
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6265 I2=$false I3=$false O=$abc$41255$n7082
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6267 I2=$false I3=$false O=$abc$41255$n7083
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6269 I2=$false I3=$false O=$abc$41255$n7084
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6271 I2=$false I3=$false O=$abc$41255$n7085
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$41255$n4881 I1=$abc$41255$n6273 I2=$false I3=$false O=$abc$41255$n7086
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[2] I1=lcd_peripheral.fast_state[1] I2=$abc$41255$n623 I3=$abc$41255$n2925_1 O=$abc$41255$n7358
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111000011101110
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n4916_1 I2=$abc$41255$n2925_1 I3=soc.cpu.mem_wdata[0] O=$abc$41255$n7361
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=soc.cpu.mem_wdata[8] I2=$false I3=$false O=$abc$41255$n4916_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n4918_1 I2=$abc$41255$n2925_1 I3=soc.cpu.mem_wdata[1] O=$abc$41255$n7362
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=soc.cpu.mem_wdata[9] I2=$false I3=$false O=$abc$41255$n4918_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n4920 I2=$abc$41255$n2925_1 I3=soc.cpu.mem_wdata[2] O=$abc$41255$n7363
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=soc.cpu.mem_wdata[10] I2=$false I3=$false O=$abc$41255$n4920
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n4922_1 I2=$abc$41255$n2925_1 I3=soc.cpu.mem_wdata[3] O=$abc$41255$n7364
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=soc.cpu.mem_wdata[11] I2=$false I3=$false O=$abc$41255$n4922_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n4924_1 I2=$abc$41255$n2925_1 I3=soc.cpu.mem_wdata[4] O=$abc$41255$n7365
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=soc.cpu.mem_wdata[12] I2=$false I3=$false O=$abc$41255$n4924_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n4926 I2=$abc$41255$n2925_1 I3=soc.cpu.mem_wdata[5] O=$abc$41255$n7366
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=soc.cpu.mem_wdata[13] I2=$false I3=$false O=$abc$41255$n4926
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n4928_1 I2=$abc$41255$n2925_1 I3=soc.cpu.mem_wdata[6] O=$abc$41255$n7367
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=soc.cpu.mem_wdata[14] I2=$false I3=$false O=$abc$41255$n4928_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=lcd_peripheral.fast_state[5] I1=$abc$41255$n4930_1 I2=$abc$41255$n2925_1 I3=soc.cpu.mem_wdata[7] O=$abc$41255$n7368
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000001100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[3] I1=soc.cpu.mem_wdata[15] I2=$false I3=$false O=$abc$41255$n4930_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$41255$n4932 I1=$abc$41255$n2919 I2=$false I3=$false O=$abc$41255$n7406
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=lcd_peripheral.fast_state[4] I1=$abc$41255$n3234 I2=lcd_peripheral.state[1] I3=$abc$41255$n2925_1 O=$abc$41255$n4932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111101000100
.gate SB_LUT4 I0=sd.sd.ctrl_done I1=soc.cpu.mem_wstrb[0] I2=$false I3=$false O=$abc$41255$n7412
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=soc.cpu.irq_pending[3] I1=soc.cpu.irq_mask[3] I2=$false I3=$false O=$abc$41255$n7715
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[4] I1=soc.cpu.irq_mask[4] I2=$false I3=$false O=$abc$41255$n7716
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[5] I1=soc.cpu.irq_mask[5] I2=$false I3=$false O=$abc$41255$n7717
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[6] I1=soc.cpu.irq_mask[6] I2=$false I3=$false O=$abc$41255$n7718
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[7] I1=soc.cpu.irq_mask[7] I2=$false I3=$false O=$abc$41255$n7719
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[8] I1=soc.cpu.irq_mask[8] I2=$false I3=$false O=$abc$41255$n7720
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[9] I1=soc.cpu.irq_mask[9] I2=$false I3=$false O=$abc$41255$n7721
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[10] I1=soc.cpu.irq_mask[10] I2=$false I3=$false O=$abc$41255$n7722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[11] I1=soc.cpu.irq_mask[11] I2=$false I3=$false O=$abc$41255$n7723
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[12] I1=soc.cpu.irq_mask[12] I2=$false I3=$false O=$abc$41255$n7724
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[13] I1=soc.cpu.irq_mask[13] I2=$false I3=$false O=$abc$41255$n7725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[14] I1=soc.cpu.irq_mask[14] I2=$false I3=$false O=$abc$41255$n7726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[15] I1=soc.cpu.irq_mask[15] I2=$false I3=$false O=$abc$41255$n7727
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[16] I1=soc.cpu.irq_mask[16] I2=$false I3=$false O=$abc$41255$n7728
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[17] I1=soc.cpu.irq_mask[17] I2=$false I3=$false O=$abc$41255$n7729
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[18] I1=soc.cpu.irq_mask[18] I2=$false I3=$false O=$abc$41255$n7730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[19] I1=soc.cpu.irq_mask[19] I2=$false I3=$false O=$abc$41255$n7731
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[20] I1=soc.cpu.irq_mask[20] I2=$false I3=$false O=$abc$41255$n7732
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[21] I1=soc.cpu.irq_mask[21] I2=$false I3=$false O=$abc$41255$n7733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[22] I1=soc.cpu.irq_mask[22] I2=$false I3=$false O=$abc$41255$n7734
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[23] I1=soc.cpu.irq_mask[23] I2=$false I3=$false O=$abc$41255$n7735
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[24] I1=soc.cpu.irq_mask[24] I2=$false I3=$false O=$abc$41255$n7736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[25] I1=soc.cpu.irq_mask[25] I2=$false I3=$false O=$abc$41255$n7737
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[26] I1=soc.cpu.irq_mask[26] I2=$false I3=$false O=$abc$41255$n7738
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[27] I1=soc.cpu.irq_mask[27] I2=$false I3=$false O=$abc$41255$n7739
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[28] I1=soc.cpu.irq_mask[28] I2=$false I3=$false O=$abc$41255$n7740
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[29] I1=soc.cpu.irq_mask[29] I2=$false I3=$false O=$abc$41255$n7741
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[30] I1=soc.cpu.irq_mask[30] I2=$false I3=$false O=$abc$41255$n7742
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=soc.cpu.irq_pending[31] I1=soc.cpu.irq_mask[31] I2=$false I3=$false O=$abc$41255$n7743
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=sd.sd.mode_cpol I1=sd.sd.spi_sclk I2=$false I3=$false O=$abc$41255$n7811
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1001
.gate SB_LUT4 I0=soc.cpu.latched_stalu I1=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu I2=soc.cpu.cpu_state[3] I3=$false O=$abc$41255$n8035
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10110000
.gate SB_LUT4 I0=$abc$41255$n4 I1=$false I2=$false I3=$false O=$abc$41255$n5
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=resetn I1=$false I2=$false I3=$false O=$abc$41255$n7
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd.sd.spi_state[3] I1=$false I2=$false I3=$false O=$abc$41255$n171
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd.sd.spi_state[2] I1=$false I2=$false I3=$false O=$abc$41255$n173
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd.sd.spi_state[1] I1=$false I2=$false I3=$false O=$abc$41255$n174
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd.sd.spi_state[0] I1=$false I2=$false I3=$false O=$abc$41255$n177
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$41255$n3564 I1=$false I2=$false I3=$false O=$abc$41255$n3566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[31] I1=$false I2=$false I3=$false O=$abc$41255$n3882
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[30] I1=$false I2=$false I3=$false O=$abc$41255$n3883
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[29] I1=$false I2=$false I3=$false O=$abc$41255$n3885
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[28] I1=$false I2=$false I3=$false O=$abc$41255$n3886
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[27] I1=$false I2=$false I3=$false O=$abc$41255$n3888
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[26] I1=$false I2=$false I3=$false O=$abc$41255$n3889
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[25] I1=$false I2=$false I3=$false O=$abc$41255$n3891
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[24] I1=$false I2=$false I3=$false O=$abc$41255$n3892
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[23] I1=$false I2=$false I3=$false O=$abc$41255$n3894
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[22] I1=$false I2=$false I3=$false O=$abc$41255$n3895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[21] I1=$false I2=$false I3=$false O=$abc$41255$n3897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[20] I1=$false I2=$false I3=$false O=$abc$41255$n3898
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[19] I1=$false I2=$false I3=$false O=$abc$41255$n3900
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[18] I1=$false I2=$false I3=$false O=$abc$41255$n3901
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[17] I1=$false I2=$false I3=$false O=$abc$41255$n3903
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[16] I1=$false I2=$false I3=$false O=$abc$41255$n3904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[15] I1=$false I2=$false I3=$false O=$abc$41255$n3906
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[14] I1=$false I2=$false I3=$false O=$abc$41255$n3907
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[10] I1=$false I2=$false I3=$false O=$abc$41255$n3913
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[9] I1=$false I2=$false I3=$false O=$abc$41255$n3915
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[8] I1=$false I2=$false I3=$false O=$abc$41255$n3916
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[7] I1=$false I2=$false I3=$false O=$abc$41255$n3918
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[6] I1=$false I2=$false I3=$false O=$abc$41255$n3919
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[5] I1=$false I2=$false I3=$false O=$abc$41255$n3921
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[4] I1=$false I2=$false I3=$false O=$abc$41255$n3922
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[3] I1=$false I2=$false I3=$false O=$abc$41255$n3924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[2] I1=$false I2=$false I3=$false O=$abc$41255$n3925
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[1] I1=$false I2=$false I3=$false O=$abc$41255$n3927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[0] I1=$false I2=$false I3=$false O=$abc$41255$n3928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.send_bitcnt[1] I1=$false I2=$false I3=$false O=$abc$41255$n6349
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[1] I1=$false I2=$false I3=$false O=$abc$41255$n7424
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.cpuregs.wen I1=$false I2=$false I3=$false O=$abc$41255$n7427
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[0] I1=$false I2=$false I3=$false O=$abc$41255$n7506
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[1] I1=$false I2=$false I3=$false O=$abc$41255$n7507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[2] I1=$false I2=$false I3=$false O=$abc$41255$n7508
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[3] I1=$false I2=$false I3=$false O=$abc$41255$n7509
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[4] I1=$false I2=$false I3=$false O=$abc$41255$n7510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[5] I1=$false I2=$false I3=$false O=$abc$41255$n7511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[6] I1=$false I2=$false I3=$false O=$abc$41255$n7512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[7] I1=$false I2=$false I3=$false O=$abc$41255$n7513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[8] I1=$false I2=$false I3=$false O=$abc$41255$n7515
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[9] I1=$false I2=$false I3=$false O=$abc$41255$n7517
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[10] I1=$false I2=$false I3=$false O=$abc$41255$n7519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[11] I1=$false I2=$false I3=$false O=$abc$41255$n7521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[12] I1=$false I2=$false I3=$false O=$abc$41255$n7523
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[13] I1=$false I2=$false I3=$false O=$abc$41255$n7525
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[14] I1=$false I2=$false I3=$false O=$abc$41255$n7527
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[15] I1=$false I2=$false I3=$false O=$abc$41255$n7529
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[16] I1=$false I2=$false I3=$false O=$abc$41255$n7531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[17] I1=$false I2=$false I3=$false O=$abc$41255$n7533
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[18] I1=$false I2=$false I3=$false O=$abc$41255$n7535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[19] I1=$false I2=$false I3=$false O=$abc$41255$n7537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[20] I1=$false I2=$false I3=$false O=$abc$41255$n7539
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[21] I1=$false I2=$false I3=$false O=$abc$41255$n7541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[22] I1=$false I2=$false I3=$false O=$abc$41255$n7543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[23] I1=$false I2=$false I3=$false O=$abc$41255$n7545
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[24] I1=$false I2=$false I3=$false O=$abc$41255$n7547
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[25] I1=$false I2=$false I3=$false O=$abc$41255$n7549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[26] I1=$false I2=$false I3=$false O=$abc$41255$n7551
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[27] I1=$false I2=$false I3=$false O=$abc$41255$n7553
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[28] I1=$false I2=$false I3=$false O=$abc$41255$n7555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[29] I1=$false I2=$false I3=$false O=$abc$41255$n7557
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[30] I1=$false I2=$false I3=$false O=$abc$41255$n7559
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op2[31] I1=$false I2=$false I3=$false O=$abc$41255$n7561
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[29] I1=$false I2=$false I3=$false O=$abc$41255$n7562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[30] I1=$false I2=$false I3=$false O=$abc$41255$n7563
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[0] I1=$false I2=$false I3=$false O=$abc$41255$n7564
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[1] I1=$false I2=$false I3=$false O=$abc$41255$n7565
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[2] I1=$false I2=$false I3=$false O=$abc$41255$n7566
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[3] I1=$false I2=$false I3=$false O=$abc$41255$n7567
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[4] I1=$false I2=$false I3=$false O=$abc$41255$n7568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[5] I1=$false I2=$false I3=$false O=$abc$41255$n7569
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[6] I1=$false I2=$false I3=$false O=$abc$41255$n7570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[7] I1=$false I2=$false I3=$false O=$abc$41255$n7571
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[8] I1=$false I2=$false I3=$false O=$abc$41255$n7572
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[9] I1=$false I2=$false I3=$false O=$abc$41255$n7573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[10] I1=$false I2=$false I3=$false O=$abc$41255$n7574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[11] I1=$false I2=$false I3=$false O=$abc$41255$n7575
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[12] I1=$false I2=$false I3=$false O=$abc$41255$n7576
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[13] I1=$false I2=$false I3=$false O=$abc$41255$n7577
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[14] I1=$false I2=$false I3=$false O=$abc$41255$n7578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[15] I1=$false I2=$false I3=$false O=$abc$41255$n7579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[16] I1=$false I2=$false I3=$false O=$abc$41255$n7580
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[17] I1=$false I2=$false I3=$false O=$abc$41255$n7581
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[18] I1=$false I2=$false I3=$false O=$abc$41255$n7582
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[19] I1=$false I2=$false I3=$false O=$abc$41255$n7583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[20] I1=$false I2=$false I3=$false O=$abc$41255$n7584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[21] I1=$false I2=$false I3=$false O=$abc$41255$n7585
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[22] I1=$false I2=$false I3=$false O=$abc$41255$n7586
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[23] I1=$false I2=$false I3=$false O=$abc$41255$n7587
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[24] I1=$false I2=$false I3=$false O=$abc$41255$n7588
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[25] I1=$false I2=$false I3=$false O=$abc$41255$n7589
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[26] I1=$false I2=$false I3=$false O=$abc$41255$n7590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[27] I1=$false I2=$false I3=$false O=$abc$41255$n7591
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[28] I1=$false I2=$false I3=$false O=$abc$41255$n7592
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.reg_op1[31] I1=$false I2=$false I3=$false O=$abc$41255$n7593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=sd.sd.spi_state[4] I1=$false I2=$false I3=$false O=$abc$41255$n7594
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[0] I1=$false I2=$false I3=$false O=$abc$41255$n7595
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[2] I1=$false I2=$false I3=$false O=$abc$41255$n7597
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[3] I1=$false I2=$false I3=$false O=$abc$41255$n7599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[4] I1=$false I2=$false I3=$false O=$abc$41255$n7601
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[5] I1=$false I2=$false I3=$false O=$abc$41255$n7603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[6] I1=$false I2=$false I3=$false O=$abc$41255$n7605
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[7] I1=$false I2=$false I3=$false O=$abc$41255$n7607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[8] I1=$false I2=$false I3=$false O=$abc$41255$n7609
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[9] I1=$false I2=$false I3=$false O=$abc$41255$n7611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[10] I1=$false I2=$false I3=$false O=$abc$41255$n7613
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[11] I1=$false I2=$false I3=$false O=$abc$41255$n7615
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[12] I1=$false I2=$false I3=$false O=$abc$41255$n7617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[13] I1=$false I2=$false I3=$false O=$abc$41255$n7619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[14] I1=$false I2=$false I3=$false O=$abc$41255$n7621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[15] I1=$false I2=$false I3=$false O=$abc$41255$n7623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[16] I1=$false I2=$false I3=$false O=$abc$41255$n7625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[17] I1=$false I2=$false I3=$false O=$abc$41255$n7627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[18] I1=$false I2=$false I3=$false O=$abc$41255$n7629
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[19] I1=$false I2=$false I3=$false O=$abc$41255$n7631
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[20] I1=$false I2=$false I3=$false O=$abc$41255$n7633
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[21] I1=$false I2=$false I3=$false O=$abc$41255$n7635
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[22] I1=$false I2=$false I3=$false O=$abc$41255$n7637
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[23] I1=$false I2=$false I3=$false O=$abc$41255$n7639
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[24] I1=$false I2=$false I3=$false O=$abc$41255$n7641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[25] I1=$false I2=$false I3=$false O=$abc$41255$n7643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[26] I1=$false I2=$false I3=$false O=$abc$41255$n7645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[27] I1=$false I2=$false I3=$false O=$abc$41255$n7647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[28] I1=$false I2=$false I3=$false O=$abc$41255$n7649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[29] I1=$false I2=$false I3=$false O=$abc$41255$n7651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[30] I1=$false I2=$false I3=$false O=$abc$41255$n7653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.recv_divcnt[31] I1=$false I2=$false I3=$false O=$abc$41255$n7655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.latched_compr I1=$false I2=$false I3=$false O=$abc$41255$n7656
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[0] I1=$false I2=$false I3=$false O=$abc$41255$n7657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[1] I1=$false I2=$false I3=$false O=$abc$41255$n7658
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[2] I1=$false I2=$false I3=$false O=$abc$41255$n7659
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[3] I1=$false I2=$false I3=$false O=$abc$41255$n7660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[4] I1=$false I2=$false I3=$false O=$abc$41255$n7661
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[5] I1=$false I2=$false I3=$false O=$abc$41255$n7662
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[6] I1=$false I2=$false I3=$false O=$abc$41255$n7663
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[7] I1=$false I2=$false I3=$false O=$abc$41255$n7664
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[8] I1=$false I2=$false I3=$false O=$abc$41255$n7665
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[9] I1=$false I2=$false I3=$false O=$abc$41255$n7666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[10] I1=$false I2=$false I3=$false O=$abc$41255$n7667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[11] I1=$false I2=$false I3=$false O=$abc$41255$n7668
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[12] I1=$false I2=$false I3=$false O=$abc$41255$n7669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[13] I1=$false I2=$false I3=$false O=$abc$41255$n7670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[14] I1=$false I2=$false I3=$false O=$abc$41255$n7671
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[15] I1=$false I2=$false I3=$false O=$abc$41255$n7672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[16] I1=$false I2=$false I3=$false O=$abc$41255$n7673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[17] I1=$false I2=$false I3=$false O=$abc$41255$n7674
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[18] I1=$false I2=$false I3=$false O=$abc$41255$n7675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[19] I1=$false I2=$false I3=$false O=$abc$41255$n7676
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[20] I1=$false I2=$false I3=$false O=$abc$41255$n7677
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[21] I1=$false I2=$false I3=$false O=$abc$41255$n7678
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[22] I1=$false I2=$false I3=$false O=$abc$41255$n7679
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[23] I1=$false I2=$false I3=$false O=$abc$41255$n7680
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[24] I1=$false I2=$false I3=$false O=$abc$41255$n7681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[25] I1=$false I2=$false I3=$false O=$abc$41255$n7682
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[26] I1=$false I2=$false I3=$false O=$abc$41255$n7683
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[27] I1=$false I2=$false I3=$false O=$abc$41255$n7684
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[28] I1=$false I2=$false I3=$false O=$abc$41255$n7685
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[29] I1=$false I2=$false I3=$false O=$abc$41255$n7686
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[30] I1=$false I2=$false I3=$false O=$abc$41255$n7687
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[31] I1=$false I2=$false I3=$false O=$abc$41255$n7688
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[11] I1=$false I2=$false I3=$false O=$abc$41255$n7689
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[12] I1=$false I2=$false I3=$false O=$abc$41255$n7690
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_addr[13] I1=$false I2=$false I3=$false O=$abc$41255$n7691
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=gpio_peripheral.gpio_buttons[0] I1=$false I2=$false I3=$false O=$abc$41255$n7693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=gpio_peripheral.gpio_buttons[1] I1=$false I2=$false I3=$false O=$abc$41255$n7695
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=gpio_peripheral.gpio_buttons[2] I1=$false I2=$false I3=$false O=$abc$41255$n7697
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=gpio_peripheral.gpio_buttons[3] I1=$false I2=$false I3=$false O=$abc$41255$n7699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=gpio_peripheral.gpio_buttons[4] I1=$false I2=$false I3=$false O=$abc$41255$n7701
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=gpio_peripheral.gpio_buttons[5] I1=$false I2=$false I3=$false O=$abc$41255$n7703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=gpio_peripheral.gpio_buttons[6] I1=$false I2=$false I3=$false O=$abc$41255$n7705
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=gpio_peripheral.gpio_buttons[7] I1=$false I2=$false I3=$false O=$abc$41255$n7707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=soc.cpu.mem_rdata_latched[28] I1=soc.cpu.mem_rdata_latched[27] I2=$abc$41255$n2559 I3=$abc$41255$n2683 O=$abc$41255$n5144_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n5144_1 I1=soc.cpu.decoded_rs1[5] I2=$abc$41255$n3579 I3=$false O=$abc$41255$n4895
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10101100
.gate SB_LUT4 I0=$abc$41255$n2886 I1=$abc$41255$n2894 I2=$abc$41255$n2528 I3=$abc$41255$n2533 O=$abc$41255$n5146_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000100011111
.gate SB_LUT4 I0=$abc$41255$n2868 I1=$abc$41255$n2829 I2=$abc$41255$n2870 I3=$abc$41255$n2897 O=$abc$41255$n5151
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100011111111
.gate SB_LUT4 I0=$abc$41255$n2877 I1=$abc$41255$n5151 I2=$abc$41255$n2905_1 I3=$abc$41255$n2902 O=$abc$41255$n5152
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n2910_1 I1=soc.cpu.cpu_state[1] I2=$abc$41255$n2906 I3=$abc$41255$n5152 O=$abc$41255$n5153_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000000000000
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[5] I1=soc.simpleuart.send_divcnt[5] I2=soc.simpleuart.cfg_divider[21] I3=soc.simpleuart.send_divcnt[21] O=$abc$41255$n5154
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=soc.simpleuart.cfg_divider[22] I1=soc.simpleuart.send_divcnt[22] I2=soc.simpleuart.cfg_divider[23] I3=soc.simpleuart.send_divcnt[23] O=$abc$41255$n5155
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$41255$n3193 I1=$abc$41255$n5155 I2=$abc$41255$n3196 I3=$abc$41255$n3197 O=$abc$41255$n5156_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n5154 I1=$abc$41255$n5156_1 I2=$abc$41255$n3180 I3=$false O=$abc$41255$n5157
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$41255$n501 I1=$abc$41255$n2925_1 I2=$abc$41255$n2919 I3=$abc$41255$n2924 O=$abc$41255$n5158
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$41255$n3246 I1=$abc$41255$n2916 I2=$abc$41255$n5158 I3=resetn O=$abc$41255$n3824
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$41255$n3486 I1=soc.cpu.decoder_trigger I2=$abc$41255$n2868 I3=$abc$41255$n2830 O=$abc$41255$n5160
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=$abc$41255$n5120 I1=$abc$41255$n4903 I2=$abc$41255$n2868 I3=soc.cpu.instr_jal O=$abc$41255$n5161
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101000110011
.gate SB_LUT4 I0=$abc$41255$n4903 I1=$abc$41255$n5161 I2=$abc$41255$n5160 I3=$false O=$abc$41255$n4904
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=soc.cpu.mem_do_prefetch I1=soc.cpu.mem_do_rinst I2=soc.cpu.is_sll_srl_sra I3=$abc$41255$n2935_1 O=$abc$41255$n5163
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111001100
.gate SB_LUT4 I0=soc.cpu.is_sb_sh_sw I1=$abc$41255$n5163 I2=$abc$41255$n2936 I3=$abc$41255$n2935_1 O=$abc$41255$n5164
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011001100
.gate SB_LUT4 I0=$abc$41255$n4348 I1=soc.cpu.cpu_state[4] I2=$abc$41255$n4144 I3=soc.cpu.reg_op1[31] O=$abc$41255$n5165_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000011111111
.gate SB_LUT4 I0=$abc$41255$n3151 I1=$abc$41255$n5435 I2=$abc$41255$n4347 I3=$abc$41255$n5165_1 O=$abc$41255$n5166
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=$abc$41255$n4349 I1=soc.cpu.cpu_state[2] I2=$abc$41255$n4344 I3=$abc$41255$n5166 O=$abc$41255$n6729
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010011111111
.gate SB_LUT4 I0=$abc$41255$n2872 I1=$abc$41255$n2533 I2=$abc$41255$n2884_1 I3=$abc$41255$n2869 O=$abc$41255$n5168_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000000001
.gate SB_LUT4 I0=$abc$41255$n2897 I1=$abc$41255$n2876 I2=$abc$41255$n2884_1 I3=$abc$41255$n2894 O=$abc$41255$n5169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110010101111
.gate SB_LUT4 I0=$abc$41255$n2828 I1=$abc$41255$n5168_1 I2=$abc$41255$n2869 I3=$abc$41255$n5169 O=$abc$41255$n5170
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111110000000000
.gate SB_LUT4 I0=$abc$41255$n2887 I1=$abc$41255$n2891 I2=$abc$41255$n2874 I3=$abc$41255$n5146_1 O=$abc$41255$n5171_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$41255$n5170 I1=$abc$41255$n5171_1 I2=$abc$41255$n5153_1 I3=$false O=$abc$41255$n456
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6474.C[1] I0=soc.simpleuart.cfg_divider[0] I1=$abc$41255$n7595
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[10] CO=$auto$alumacc.cc:474:replace_alu$6474.C[11] I0=soc.simpleuart.cfg_divider[10] I1=$abc$41255$n7613
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[11] CO=$auto$alumacc.cc:474:replace_alu$6474.C[12] I0=soc.simpleuart.cfg_divider[11] I1=$abc$41255$n7615
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[12] CO=$auto$alumacc.cc:474:replace_alu$6474.C[13] I0=soc.simpleuart.cfg_divider[12] I1=$abc$41255$n7617
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[13] CO=$auto$alumacc.cc:474:replace_alu$6474.C[14] I0=soc.simpleuart.cfg_divider[13] I1=$abc$41255$n7619
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[14] CO=$auto$alumacc.cc:474:replace_alu$6474.C[15] I0=soc.simpleuart.cfg_divider[14] I1=$abc$41255$n7621
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[15] CO=$auto$alumacc.cc:474:replace_alu$6474.C[16] I0=soc.simpleuart.cfg_divider[15] I1=$abc$41255$n7623
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[16] CO=$auto$alumacc.cc:474:replace_alu$6474.C[17] I0=soc.simpleuart.cfg_divider[16] I1=$abc$41255$n7625
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[17] CO=$auto$alumacc.cc:474:replace_alu$6474.C[18] I0=soc.simpleuart.cfg_divider[17] I1=$abc$41255$n7627
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[18] CO=$auto$alumacc.cc:474:replace_alu$6474.C[19] I0=soc.simpleuart.cfg_divider[18] I1=$abc$41255$n7629
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[19] CO=$auto$alumacc.cc:474:replace_alu$6474.C[20] I0=soc.simpleuart.cfg_divider[19] I1=$abc$41255$n7631
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[1] CO=$auto$alumacc.cc:474:replace_alu$6474.C[2] I0=soc.simpleuart.cfg_divider[1] I1=$abc$41255$n7424
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[20] CO=$auto$alumacc.cc:474:replace_alu$6474.C[21] I0=soc.simpleuart.cfg_divider[20] I1=$abc$41255$n7633
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[21] CO=$auto$alumacc.cc:474:replace_alu$6474.C[22] I0=soc.simpleuart.cfg_divider[21] I1=$abc$41255$n7635
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[22] CO=$auto$alumacc.cc:474:replace_alu$6474.C[23] I0=soc.simpleuart.cfg_divider[22] I1=$abc$41255$n7637
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[23] CO=$auto$alumacc.cc:474:replace_alu$6474.C[24] I0=soc.simpleuart.cfg_divider[23] I1=$abc$41255$n7639
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[24] CO=$auto$alumacc.cc:474:replace_alu$6474.C[25] I0=soc.simpleuart.cfg_divider[24] I1=$abc$41255$n7641
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[25] CO=$auto$alumacc.cc:474:replace_alu$6474.C[26] I0=soc.simpleuart.cfg_divider[25] I1=$abc$41255$n7643
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[26] CO=$auto$alumacc.cc:474:replace_alu$6474.C[27] I0=soc.simpleuart.cfg_divider[26] I1=$abc$41255$n7645
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[27] CO=$auto$alumacc.cc:474:replace_alu$6474.C[28] I0=soc.simpleuart.cfg_divider[27] I1=$abc$41255$n7647
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[28] CO=$auto$alumacc.cc:474:replace_alu$6474.C[29] I0=soc.simpleuart.cfg_divider[28] I1=$abc$41255$n7649
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[29] CO=$auto$alumacc.cc:474:replace_alu$6474.C[30] I0=soc.simpleuart.cfg_divider[29] I1=$abc$41255$n7651
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[2] CO=$auto$alumacc.cc:474:replace_alu$6474.C[3] I0=soc.simpleuart.cfg_divider[2] I1=$abc$41255$n7597
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[30] CO=$auto$alumacc.cc:474:replace_alu$6474.C[31] I0=soc.simpleuart.cfg_divider[30] I1=$abc$41255$n7653
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[31] CO=$abc$41255$n3667 I0=soc.simpleuart.cfg_divider[31] I1=$abc$41255$n7655
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[3] CO=$auto$alumacc.cc:474:replace_alu$6474.C[4] I0=soc.simpleuart.cfg_divider[3] I1=$abc$41255$n7599
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[4] CO=$auto$alumacc.cc:474:replace_alu$6474.C[5] I0=soc.simpleuart.cfg_divider[4] I1=$abc$41255$n7601
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[5] CO=$auto$alumacc.cc:474:replace_alu$6474.C[6] I0=soc.simpleuart.cfg_divider[5] I1=$abc$41255$n7603
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[6] CO=$auto$alumacc.cc:474:replace_alu$6474.C[7] I0=soc.simpleuart.cfg_divider[6] I1=$abc$41255$n7605
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[7] CO=$auto$alumacc.cc:474:replace_alu$6474.C[8] I0=soc.simpleuart.cfg_divider[7] I1=$abc$41255$n7607
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[8] CO=$auto$alumacc.cc:474:replace_alu$6474.C[9] I0=soc.simpleuart.cfg_divider[8] I1=$abc$41255$n7609
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6474.C[9] CO=$auto$alumacc.cc:474:replace_alu$6474.C[10] I0=soc.simpleuart.cfg_divider[9] I1=$abc$41255$n7611
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:90|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[10] CO=$auto$alumacc.cc:474:replace_alu$6479.C[11] I0=soc.simpleuart.cfg_divider[10] I1=$abc$41255$n7611
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[11] CO=$auto$alumacc.cc:474:replace_alu$6479.C[12] I0=soc.simpleuart.cfg_divider[11] I1=$abc$41255$n7613
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[12] CO=$auto$alumacc.cc:474:replace_alu$6479.C[13] I0=soc.simpleuart.cfg_divider[12] I1=$abc$41255$n7615
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[13] CO=$auto$alumacc.cc:474:replace_alu$6479.C[14] I0=soc.simpleuart.cfg_divider[13] I1=$abc$41255$n7617
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[14] CO=$auto$alumacc.cc:474:replace_alu$6479.C[15] I0=soc.simpleuart.cfg_divider[14] I1=$abc$41255$n7619
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[15] CO=$auto$alumacc.cc:474:replace_alu$6479.C[16] I0=soc.simpleuart.cfg_divider[15] I1=$abc$41255$n7621
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[16] CO=$auto$alumacc.cc:474:replace_alu$6479.C[17] I0=soc.simpleuart.cfg_divider[16] I1=$abc$41255$n7623
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[17] CO=$auto$alumacc.cc:474:replace_alu$6479.C[18] I0=soc.simpleuart.cfg_divider[17] I1=$abc$41255$n7625
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[18] CO=$auto$alumacc.cc:474:replace_alu$6479.C[19] I0=soc.simpleuart.cfg_divider[18] I1=$abc$41255$n7627
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[19] CO=$auto$alumacc.cc:474:replace_alu$6479.C[20] I0=soc.simpleuart.cfg_divider[19] I1=$abc$41255$n7629
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6479.C[2] I0=soc.simpleuart.cfg_divider[1] I1=$abc$41255$n7595
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[20] CO=$auto$alumacc.cc:474:replace_alu$6479.C[21] I0=soc.simpleuart.cfg_divider[20] I1=$abc$41255$n7631
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[21] CO=$auto$alumacc.cc:474:replace_alu$6479.C[22] I0=soc.simpleuart.cfg_divider[21] I1=$abc$41255$n7633
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[22] CO=$auto$alumacc.cc:474:replace_alu$6479.C[23] I0=soc.simpleuart.cfg_divider[22] I1=$abc$41255$n7635
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[23] CO=$auto$alumacc.cc:474:replace_alu$6479.C[24] I0=soc.simpleuart.cfg_divider[23] I1=$abc$41255$n7637
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[24] CO=$auto$alumacc.cc:474:replace_alu$6479.C[25] I0=soc.simpleuart.cfg_divider[24] I1=$abc$41255$n7639
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[25] CO=$auto$alumacc.cc:474:replace_alu$6479.C[26] I0=soc.simpleuart.cfg_divider[25] I1=$abc$41255$n7641
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[26] CO=$auto$alumacc.cc:474:replace_alu$6479.C[27] I0=soc.simpleuart.cfg_divider[26] I1=$abc$41255$n7643
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[27] CO=$auto$alumacc.cc:474:replace_alu$6479.C[28] I0=soc.simpleuart.cfg_divider[27] I1=$abc$41255$n7645
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[28] CO=$auto$alumacc.cc:474:replace_alu$6479.C[29] I0=soc.simpleuart.cfg_divider[28] I1=$abc$41255$n7647
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[29] CO=$auto$alumacc.cc:474:replace_alu$6479.C[30] I0=soc.simpleuart.cfg_divider[29] I1=$abc$41255$n7649
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[2] CO=$auto$alumacc.cc:474:replace_alu$6479.C[3] I0=soc.simpleuart.cfg_divider[2] I1=$abc$41255$n7424
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[30] CO=$auto$alumacc.cc:474:replace_alu$6479.C[31] I0=soc.simpleuart.cfg_divider[30] I1=$abc$41255$n7651
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[31] CO=$abc$41255$n6202 I0=soc.simpleuart.cfg_divider[31] I1=$abc$41255$n7653
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[3] CO=$auto$alumacc.cc:474:replace_alu$6479.C[4] I0=soc.simpleuart.cfg_divider[3] I1=$abc$41255$n7597
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[4] CO=$auto$alumacc.cc:474:replace_alu$6479.C[5] I0=soc.simpleuart.cfg_divider[4] I1=$abc$41255$n7599
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[5] CO=$auto$alumacc.cc:474:replace_alu$6479.C[6] I0=soc.simpleuart.cfg_divider[5] I1=$abc$41255$n7601
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[6] CO=$auto$alumacc.cc:474:replace_alu$6479.C[7] I0=soc.simpleuart.cfg_divider[6] I1=$abc$41255$n7603
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[7] CO=$auto$alumacc.cc:474:replace_alu$6479.C[8] I0=soc.simpleuart.cfg_divider[7] I1=$abc$41255$n7605
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[8] CO=$auto$alumacc.cc:474:replace_alu$6479.C[9] I0=soc.simpleuart.cfg_divider[8] I1=$abc$41255$n7607
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6479.C[9] CO=$auto$alumacc.cc:474:replace_alu$6479.C[10] I0=soc.simpleuart.cfg_divider[9] I1=$abc$41255$n7609
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6484.C[1] I0=soc.simpleuart.send_divcnt[0] I1=$abc$41255$n7657
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[10] CO=$auto$alumacc.cc:474:replace_alu$6484.C[11] I0=soc.simpleuart.send_divcnt[10] I1=$abc$41255$n7667
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[11] CO=$auto$alumacc.cc:474:replace_alu$6484.C[12] I0=soc.simpleuart.send_divcnt[11] I1=$abc$41255$n7668
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[12] CO=$auto$alumacc.cc:474:replace_alu$6484.C[13] I0=soc.simpleuart.send_divcnt[12] I1=$abc$41255$n7669
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[13] CO=$auto$alumacc.cc:474:replace_alu$6484.C[14] I0=soc.simpleuart.send_divcnt[13] I1=$abc$41255$n7670
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[14] CO=$auto$alumacc.cc:474:replace_alu$6484.C[15] I0=soc.simpleuart.send_divcnt[14] I1=$abc$41255$n7671
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[15] CO=$auto$alumacc.cc:474:replace_alu$6484.C[16] I0=soc.simpleuart.send_divcnt[15] I1=$abc$41255$n7672
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[16] CO=$auto$alumacc.cc:474:replace_alu$6484.C[17] I0=soc.simpleuart.send_divcnt[16] I1=$abc$41255$n7673
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[17] CO=$auto$alumacc.cc:474:replace_alu$6484.C[18] I0=soc.simpleuart.send_divcnt[17] I1=$abc$41255$n7674
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[18] CO=$auto$alumacc.cc:474:replace_alu$6484.C[19] I0=soc.simpleuart.send_divcnt[18] I1=$abc$41255$n7675
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[19] CO=$auto$alumacc.cc:474:replace_alu$6484.C[20] I0=soc.simpleuart.send_divcnt[19] I1=$abc$41255$n7676
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[1] CO=$auto$alumacc.cc:474:replace_alu$6484.C[2] I0=soc.simpleuart.send_divcnt[1] I1=$abc$41255$n7658
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[20] CO=$auto$alumacc.cc:474:replace_alu$6484.C[21] I0=soc.simpleuart.send_divcnt[20] I1=$abc$41255$n7677
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[21] CO=$auto$alumacc.cc:474:replace_alu$6484.C[22] I0=soc.simpleuart.send_divcnt[21] I1=$abc$41255$n7678
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[22] CO=$auto$alumacc.cc:474:replace_alu$6484.C[23] I0=soc.simpleuart.send_divcnt[22] I1=$abc$41255$n7679
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[23] CO=$auto$alumacc.cc:474:replace_alu$6484.C[24] I0=soc.simpleuart.send_divcnt[23] I1=$abc$41255$n7680
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[24] CO=$auto$alumacc.cc:474:replace_alu$6484.C[25] I0=soc.simpleuart.send_divcnt[24] I1=$abc$41255$n7681
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[25] CO=$auto$alumacc.cc:474:replace_alu$6484.C[26] I0=soc.simpleuart.send_divcnt[25] I1=$abc$41255$n7682
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[26] CO=$auto$alumacc.cc:474:replace_alu$6484.C[27] I0=soc.simpleuart.send_divcnt[26] I1=$abc$41255$n7683
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[27] CO=$auto$alumacc.cc:474:replace_alu$6484.C[28] I0=soc.simpleuart.send_divcnt[27] I1=$abc$41255$n7684
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[28] CO=$auto$alumacc.cc:474:replace_alu$6484.C[29] I0=soc.simpleuart.send_divcnt[28] I1=$abc$41255$n7685
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[29] CO=$auto$alumacc.cc:474:replace_alu$6484.C[30] I0=soc.simpleuart.send_divcnt[29] I1=$abc$41255$n7686
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[2] CO=$auto$alumacc.cc:474:replace_alu$6484.C[3] I0=soc.simpleuart.send_divcnt[2] I1=$abc$41255$n7659
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[30] CO=$auto$alumacc.cc:474:replace_alu$6484.C[31] I0=soc.simpleuart.send_divcnt[30] I1=$abc$41255$n7687
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[31] CO=$abc$41255$n7498 I0=soc.simpleuart.send_divcnt[31] I1=$abc$41255$n7688
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[3] CO=$auto$alumacc.cc:474:replace_alu$6484.C[4] I0=soc.simpleuart.send_divcnt[3] I1=$abc$41255$n7660
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[4] CO=$auto$alumacc.cc:474:replace_alu$6484.C[5] I0=soc.simpleuart.send_divcnt[4] I1=$abc$41255$n7661
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[5] CO=$auto$alumacc.cc:474:replace_alu$6484.C[6] I0=soc.simpleuart.send_divcnt[5] I1=$abc$41255$n7662
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[6] CO=$auto$alumacc.cc:474:replace_alu$6484.C[7] I0=soc.simpleuart.send_divcnt[6] I1=$abc$41255$n7663
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[7] CO=$auto$alumacc.cc:474:replace_alu$6484.C[8] I0=soc.simpleuart.send_divcnt[7] I1=$abc$41255$n7664
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[8] CO=$auto$alumacc.cc:474:replace_alu$6484.C[9] I0=soc.simpleuart.send_divcnt[8] I1=$abc$41255$n7665
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6484.C[9] CO=$auto$alumacc.cc:474:replace_alu$6484.C[10] I0=soc.simpleuart.send_divcnt[9] I1=$abc$41255$n7666
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:130|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[10] CO=$auto$alumacc.cc:474:replace_alu$6495.C[11] I0=$false I1=$abc$41255$n3913
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[11] CO=$auto$alumacc.cc:474:replace_alu$6495.C[12] I0=$true I1=$abc$41255$n7689
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[12] CO=$auto$alumacc.cc:474:replace_alu$6495.C[13] I0=$true I1=$abc$41255$n7690
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[13] CO=$auto$alumacc.cc:474:replace_alu$6495.C[14] I0=$true I1=$abc$41255$n7691
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[14] CO=$auto$alumacc.cc:474:replace_alu$6495.C[15] I0=$false I1=$abc$41255$n3907
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[15] CO=$auto$alumacc.cc:474:replace_alu$6495.C[16] I0=$false I1=$abc$41255$n3906
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[16] CO=$auto$alumacc.cc:474:replace_alu$6495.C[17] I0=$false I1=$abc$41255$n3904
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[17] CO=$auto$alumacc.cc:474:replace_alu$6495.C[18] I0=$false I1=$abc$41255$n3903
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[18] CO=$auto$alumacc.cc:474:replace_alu$6495.C[19] I0=$false I1=$abc$41255$n3901
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[19] CO=$auto$alumacc.cc:474:replace_alu$6495.C[20] I0=$false I1=$abc$41255$n3900
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$41255$n3928 CO=$auto$alumacc.cc:474:replace_alu$6495.C[2] I0=$false I1=$abc$41255$n3927
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[20] CO=$auto$alumacc.cc:474:replace_alu$6495.C[21] I0=$false I1=$abc$41255$n3898
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[21] CO=$auto$alumacc.cc:474:replace_alu$6495.C[22] I0=$false I1=$abc$41255$n3897
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[22] CO=$auto$alumacc.cc:474:replace_alu$6495.C[23] I0=$false I1=$abc$41255$n3895
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[23] CO=$auto$alumacc.cc:474:replace_alu$6495.C[24] I0=$false I1=$abc$41255$n3894
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[24] CO=$auto$alumacc.cc:474:replace_alu$6495.C[25] I0=$false I1=$abc$41255$n3892
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[25] CO=$auto$alumacc.cc:474:replace_alu$6495.C[26] I0=$false I1=$abc$41255$n3891
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[26] CO=$auto$alumacc.cc:474:replace_alu$6495.C[27] I0=$false I1=$abc$41255$n3889
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[27] CO=$auto$alumacc.cc:474:replace_alu$6495.C[28] I0=$false I1=$abc$41255$n3888
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[28] CO=$auto$alumacc.cc:474:replace_alu$6495.C[29] I0=$false I1=$abc$41255$n3886
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[29] CO=$auto$alumacc.cc:474:replace_alu$6495.C[30] I0=$false I1=$abc$41255$n3885
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[2] CO=$auto$alumacc.cc:474:replace_alu$6495.C[3] I0=$false I1=$abc$41255$n3925
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[30] CO=$auto$alumacc.cc:474:replace_alu$6495.C[31] I0=$false I1=$abc$41255$n3883
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[31] CO=$abc$41255$n7502 I0=$false I1=$abc$41255$n3882
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[3] CO=$auto$alumacc.cc:474:replace_alu$6495.C[4] I0=$false I1=$abc$41255$n3924
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[4] CO=$auto$alumacc.cc:474:replace_alu$6495.C[5] I0=$false I1=$abc$41255$n3922
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[5] CO=$auto$alumacc.cc:474:replace_alu$6495.C[6] I0=$false I1=$abc$41255$n3921
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[6] CO=$auto$alumacc.cc:474:replace_alu$6495.C[7] I0=$false I1=$abc$41255$n3919
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[7] CO=$auto$alumacc.cc:474:replace_alu$6495.C[8] I0=$false I1=$abc$41255$n3918
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[8] CO=$auto$alumacc.cc:474:replace_alu$6495.C[9] I0=$false I1=$abc$41255$n3916
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6495.C[9] CO=$auto$alumacc.cc:474:replace_alu$6495.C[10] I0=$false I1=$abc$41255$n3915
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:148|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$41255$n3892 CO=$auto$alumacc.cc:474:replace_alu$6506.C[2] I0=$true I1=$abc$41255$n3891
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6506.C[2] CO=$auto$alumacc.cc:474:replace_alu$6506.C[3] I0=$false I1=$abc$41255$n3889
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6506.C[3] CO=$auto$alumacc.cc:474:replace_alu$6506.C[4] I0=$false I1=$abc$41255$n3888
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6506.C[4] CO=$auto$alumacc.cc:474:replace_alu$6506.C[5] I0=$false I1=$abc$41255$n3886
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6506.C[5] CO=$auto$alumacc.cc:474:replace_alu$6506.C[6] I0=$false I1=$abc$41255$n3885
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6506.C[6] CO=$auto$alumacc.cc:474:replace_alu$6506.C[7] I0=$false I1=$abc$41255$n3883
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6506.C[7] CO=$abc$41255$n7435 I0=$false I1=$abc$41255$n3882
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:84|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$41255$n177 CO=$auto$alumacc.cc:474:replace_alu$6511.C[2] I0=$false I1=$abc$41255$n174
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6511.C[2] CO=$auto$alumacc.cc:474:replace_alu$6511.C[3] I0=$false I1=$abc$41255$n173
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6511.C[3] CO=$auto$alumacc.cc:474:replace_alu$6511.C[4] I0=$false I1=$abc$41255$n171
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6511.C[4] CO=$abc$41255$n7428 I0=$true I1=$abc$41255$n7594
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:93|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[0] I2=$false I3=$true O=$abc$41255$n7373
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[10] O=$abc$41255$n7393
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[10] CO=$auto$alumacc.cc:474:replace_alu$6522.C[11] I0=lcd_peripheral.num_bytes[10] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[11] O=$abc$41255$n7395
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[11] CO=$auto$alumacc.cc:474:replace_alu$6522.C[12] I0=lcd_peripheral.num_bytes[11] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[12] O=$abc$41255$n7397
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[12] CO=$auto$alumacc.cc:474:replace_alu$6522.C[13] I0=lcd_peripheral.num_bytes[12] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[13] O=$abc$41255$n7399
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[13] CO=$auto$alumacc.cc:474:replace_alu$6522.C[14] I0=lcd_peripheral.num_bytes[13] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[14] O=$abc$41255$n7401
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[14] CO=$auto$alumacc.cc:474:replace_alu$6522.C[15] I0=lcd_peripheral.num_bytes[14] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[15] O=$abc$41255$n7403
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=lcd_peripheral.num_bytes[0] CO=$auto$alumacc.cc:474:replace_alu$6522.C[2] I0=lcd_peripheral.num_bytes[1] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[2] O=$abc$41255$n7377
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[2] CO=$auto$alumacc.cc:474:replace_alu$6522.C[3] I0=lcd_peripheral.num_bytes[2] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[3] O=$abc$41255$n7379
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[3] CO=$auto$alumacc.cc:474:replace_alu$6522.C[4] I0=lcd_peripheral.num_bytes[3] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[4] O=$abc$41255$n7381
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[4] CO=$auto$alumacc.cc:474:replace_alu$6522.C[5] I0=lcd_peripheral.num_bytes[4] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[5] O=$abc$41255$n7383
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[5] CO=$auto$alumacc.cc:474:replace_alu$6522.C[6] I0=lcd_peripheral.num_bytes[5] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[6] O=$abc$41255$n7385
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[6] CO=$auto$alumacc.cc:474:replace_alu$6522.C[7] I0=lcd_peripheral.num_bytes[6] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[7] O=$abc$41255$n7387
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[7] CO=$auto$alumacc.cc:474:replace_alu$6522.C[8] I0=lcd_peripheral.num_bytes[7] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[8] O=$abc$41255$n7389
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[8] CO=$auto$alumacc.cc:474:replace_alu$6522.C[9] I0=lcd_peripheral.num_bytes[8] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=lcd_peripheral.num_bytes[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6522.C[9] O=$abc$41255$n7391
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6522.C[9] CO=$auto$alumacc.cc:474:replace_alu$6522.C[10] I0=lcd_peripheral.num_bytes[9] I1=$true
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:79|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=sd.sd.prescale_cnt[0] I3=$false O=$abc$41255$n6575
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd.sd.prescale_cnt[0] CO=$auto$alumacc.cc:474:replace_alu$6525.C[2] I0=$false I1=sd.sd.prescale_cnt[1]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.prescale_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$6525.C[2] O=$abc$41255$n6579
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6525.C[2] CO=$auto$alumacc.cc:474:replace_alu$6525.C[3] I0=$false I1=sd.sd.prescale_cnt[2]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.prescale_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$6525.C[3] O=$abc$41255$n6581
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6525.C[3] CO=$auto$alumacc.cc:474:replace_alu$6525.C[4] I0=$false I1=sd.sd.prescale_cnt[3]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.prescale_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$6525.C[4] O=$abc$41255$n6583
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6525.C[4] CO=$auto$alumacc.cc:474:replace_alu$6525.C[5] I0=$false I1=sd.sd.prescale_cnt[4]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.prescale_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$6525.C[5] O=$abc$41255$n6585
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6525.C[5] CO=$auto$alumacc.cc:474:replace_alu$6525.C[6] I0=$false I1=sd.sd.prescale_cnt[5]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.prescale_cnt[6] I3=$auto$alumacc.cc:474:replace_alu$6525.C[6] O=$abc$41255$n6587
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6525.C[6] CO=$auto$alumacc.cc:474:replace_alu$6525.C[7] I0=$false I1=sd.sd.prescale_cnt[6]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.prescale_cnt[7] I3=$auto$alumacc.cc:474:replace_alu$6525.C[7] O=$abc$41255$n6589
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:101|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=sd.sd.spi_state[0] I3=$false O=$abc$41255$n6591
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=sd.sd.spi_state[0] CO=$auto$alumacc.cc:474:replace_alu$6528.C[2] I0=$false I1=sd.sd.spi_state[1]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.spi_state[2] I3=$auto$alumacc.cc:474:replace_alu$6528.C[2] O=$abc$41255$n6594
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6528.C[2] CO=$auto$alumacc.cc:474:replace_alu$6528.C[3] I0=$false I1=sd.sd.spi_state[2]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.spi_state[3] I3=$auto$alumacc.cc:474:replace_alu$6528.C[3] O=$abc$41255$n6596
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6528.C[3] CO=$auto$alumacc.cc:474:replace_alu$6528.C[4] I0=$false I1=sd.sd.spi_state[3]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=sd.sd.spi_state[4] I3=$auto$alumacc.cc:474:replace_alu$6528.C[4] O=$abc$41255$n6598
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6531.C[1] I0=soc.cpu.reg_op2[0] I1=$abc$41255$n7564
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[10] CO=$auto$alumacc.cc:474:replace_alu$6531.C[11] I0=soc.cpu.reg_op2[10] I1=$abc$41255$n7574
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[11] CO=$auto$alumacc.cc:474:replace_alu$6531.C[12] I0=soc.cpu.reg_op2[11] I1=$abc$41255$n7575
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[12] CO=$auto$alumacc.cc:474:replace_alu$6531.C[13] I0=soc.cpu.reg_op2[12] I1=$abc$41255$n7576
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[13] CO=$auto$alumacc.cc:474:replace_alu$6531.C[14] I0=soc.cpu.reg_op2[13] I1=$abc$41255$n7577
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[14] CO=$auto$alumacc.cc:474:replace_alu$6531.C[15] I0=soc.cpu.reg_op2[14] I1=$abc$41255$n7578
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[15] CO=$auto$alumacc.cc:474:replace_alu$6531.C[16] I0=soc.cpu.reg_op2[15] I1=$abc$41255$n7579
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[16] CO=$auto$alumacc.cc:474:replace_alu$6531.C[17] I0=soc.cpu.reg_op2[16] I1=$abc$41255$n7580
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[17] CO=$auto$alumacc.cc:474:replace_alu$6531.C[18] I0=soc.cpu.reg_op2[17] I1=$abc$41255$n7581
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[18] CO=$auto$alumacc.cc:474:replace_alu$6531.C[19] I0=soc.cpu.reg_op2[18] I1=$abc$41255$n7582
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[19] CO=$auto$alumacc.cc:474:replace_alu$6531.C[20] I0=soc.cpu.reg_op2[19] I1=$abc$41255$n7583
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[1] CO=$auto$alumacc.cc:474:replace_alu$6531.C[2] I0=soc.cpu.reg_op2[1] I1=$abc$41255$n7565
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[20] CO=$auto$alumacc.cc:474:replace_alu$6531.C[21] I0=soc.cpu.reg_op2[20] I1=$abc$41255$n7584
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[21] CO=$auto$alumacc.cc:474:replace_alu$6531.C[22] I0=soc.cpu.reg_op2[21] I1=$abc$41255$n7585
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[22] CO=$auto$alumacc.cc:474:replace_alu$6531.C[23] I0=soc.cpu.reg_op2[22] I1=$abc$41255$n7586
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[23] CO=$auto$alumacc.cc:474:replace_alu$6531.C[24] I0=soc.cpu.reg_op2[23] I1=$abc$41255$n7587
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[24] CO=$auto$alumacc.cc:474:replace_alu$6531.C[25] I0=soc.cpu.reg_op2[24] I1=$abc$41255$n7588
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[25] CO=$auto$alumacc.cc:474:replace_alu$6531.C[26] I0=soc.cpu.reg_op2[25] I1=$abc$41255$n7589
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[26] CO=$auto$alumacc.cc:474:replace_alu$6531.C[27] I0=soc.cpu.reg_op2[26] I1=$abc$41255$n7590
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[27] CO=$auto$alumacc.cc:474:replace_alu$6531.C[28] I0=soc.cpu.reg_op2[27] I1=$abc$41255$n7591
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[28] CO=$auto$alumacc.cc:474:replace_alu$6531.C[29] I0=soc.cpu.reg_op2[28] I1=$abc$41255$n7592
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[29] CO=$auto$alumacc.cc:474:replace_alu$6531.C[30] I0=soc.cpu.reg_op2[29] I1=$abc$41255$n7562
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[2] CO=$auto$alumacc.cc:474:replace_alu$6531.C[3] I0=soc.cpu.reg_op2[2] I1=$abc$41255$n7566
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[30] CO=$auto$alumacc.cc:474:replace_alu$6531.C[31] I0=soc.cpu.reg_op2[30] I1=$abc$41255$n7563
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[31] CO=$abc$41255$n7432 I0=soc.cpu.reg_op2[31] I1=$abc$41255$n7593
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[3] CO=$auto$alumacc.cc:474:replace_alu$6531.C[4] I0=soc.cpu.reg_op2[3] I1=$abc$41255$n7567
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[4] CO=$auto$alumacc.cc:474:replace_alu$6531.C[5] I0=soc.cpu.reg_op2[4] I1=$abc$41255$n7568
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[5] CO=$auto$alumacc.cc:474:replace_alu$6531.C[6] I0=soc.cpu.reg_op2[5] I1=$abc$41255$n7569
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[6] CO=$auto$alumacc.cc:474:replace_alu$6531.C[7] I0=soc.cpu.reg_op2[6] I1=$abc$41255$n7570
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[7] CO=$auto$alumacc.cc:474:replace_alu$6531.C[8] I0=soc.cpu.reg_op2[7] I1=$abc$41255$n7571
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[8] CO=$auto$alumacc.cc:474:replace_alu$6531.C[9] I0=soc.cpu.reg_op2[8] I1=$abc$41255$n7572
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6531.C[9] CO=$auto$alumacc.cc:474:replace_alu$6531.C[10] I0=soc.cpu.reg_op2[9] I1=$abc$41255$n7573
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1222|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6542.C[1] I0=soc.cpu.reg_op2[0] I1=$abc$41255$n7564
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[10] CO=$auto$alumacc.cc:474:replace_alu$6542.C[11] I0=soc.cpu.reg_op2[10] I1=$abc$41255$n7574
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[11] CO=$auto$alumacc.cc:474:replace_alu$6542.C[12] I0=soc.cpu.reg_op2[11] I1=$abc$41255$n7575
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[12] CO=$auto$alumacc.cc:474:replace_alu$6542.C[13] I0=soc.cpu.reg_op2[12] I1=$abc$41255$n7576
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[13] CO=$auto$alumacc.cc:474:replace_alu$6542.C[14] I0=soc.cpu.reg_op2[13] I1=$abc$41255$n7577
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[14] CO=$auto$alumacc.cc:474:replace_alu$6542.C[15] I0=soc.cpu.reg_op2[14] I1=$abc$41255$n7578
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[15] CO=$auto$alumacc.cc:474:replace_alu$6542.C[16] I0=soc.cpu.reg_op2[15] I1=$abc$41255$n7579
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[16] CO=$auto$alumacc.cc:474:replace_alu$6542.C[17] I0=soc.cpu.reg_op2[16] I1=$abc$41255$n7580
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[17] CO=$auto$alumacc.cc:474:replace_alu$6542.C[18] I0=soc.cpu.reg_op2[17] I1=$abc$41255$n7581
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[18] CO=$auto$alumacc.cc:474:replace_alu$6542.C[19] I0=soc.cpu.reg_op2[18] I1=$abc$41255$n7582
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[19] CO=$auto$alumacc.cc:474:replace_alu$6542.C[20] I0=soc.cpu.reg_op2[19] I1=$abc$41255$n7583
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[1] CO=$auto$alumacc.cc:474:replace_alu$6542.C[2] I0=soc.cpu.reg_op2[1] I1=$abc$41255$n7565
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[20] CO=$auto$alumacc.cc:474:replace_alu$6542.C[21] I0=soc.cpu.reg_op2[20] I1=$abc$41255$n7584
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[21] CO=$auto$alumacc.cc:474:replace_alu$6542.C[22] I0=soc.cpu.reg_op2[21] I1=$abc$41255$n7585
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[22] CO=$auto$alumacc.cc:474:replace_alu$6542.C[23] I0=soc.cpu.reg_op2[22] I1=$abc$41255$n7586
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[23] CO=$auto$alumacc.cc:474:replace_alu$6542.C[24] I0=soc.cpu.reg_op2[23] I1=$abc$41255$n7587
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[24] CO=$auto$alumacc.cc:474:replace_alu$6542.C[25] I0=soc.cpu.reg_op2[24] I1=$abc$41255$n7588
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[25] CO=$auto$alumacc.cc:474:replace_alu$6542.C[26] I0=soc.cpu.reg_op2[25] I1=$abc$41255$n7589
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[26] CO=$auto$alumacc.cc:474:replace_alu$6542.C[27] I0=soc.cpu.reg_op2[26] I1=$abc$41255$n7590
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[27] CO=$auto$alumacc.cc:474:replace_alu$6542.C[28] I0=soc.cpu.reg_op2[27] I1=$abc$41255$n7591
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[28] CO=$auto$alumacc.cc:474:replace_alu$6542.C[29] I0=soc.cpu.reg_op2[28] I1=$abc$41255$n7592
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[29] CO=$auto$alumacc.cc:474:replace_alu$6542.C[30] I0=soc.cpu.reg_op2[29] I1=$abc$41255$n7562
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[2] CO=$auto$alumacc.cc:474:replace_alu$6542.C[3] I0=soc.cpu.reg_op2[2] I1=$abc$41255$n7566
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[30] CO=$abc$41255$n7710 I0=soc.cpu.reg_op2[30] I1=$abc$41255$n7563
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=$abc$41255$n7593 I3=$abc$41255$n7710 O=$abc$41255$n7712
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$41255$n7710 CO=$abc$41255$n7709 I0=soc.cpu.reg_op2[31] I1=$abc$41255$n7593
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[3] CO=$auto$alumacc.cc:474:replace_alu$6542.C[4] I0=soc.cpu.reg_op2[3] I1=$abc$41255$n7567
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[4] CO=$auto$alumacc.cc:474:replace_alu$6542.C[5] I0=soc.cpu.reg_op2[4] I1=$abc$41255$n7568
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[5] CO=$auto$alumacc.cc:474:replace_alu$6542.C[6] I0=soc.cpu.reg_op2[5] I1=$abc$41255$n7569
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[6] CO=$auto$alumacc.cc:474:replace_alu$6542.C[7] I0=soc.cpu.reg_op2[6] I1=$abc$41255$n7570
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[7] CO=$auto$alumacc.cc:474:replace_alu$6542.C[8] I0=soc.cpu.reg_op2[7] I1=$abc$41255$n7571
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[8] CO=$auto$alumacc.cc:474:replace_alu$6542.C[9] I0=soc.cpu.reg_op2[8] I1=$abc$41255$n7572
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6542.C[9] CO=$auto$alumacc.cc:474:replace_alu$6542.C[10] I0=soc.cpu.reg_op2[9] I1=$abc$41255$n7573
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1221|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[0] I2=soc.cpu.reg_op1[0] I3=$false O=$abc$41255$n5749
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6555.C[1] I0=soc.cpu.reg_op2[0] I1=soc.cpu.reg_op1[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[10] I2=soc.cpu.reg_op1[10] I3=$auto$alumacc.cc:474:replace_alu$6555.C[10] O=$abc$41255$n5779
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[10] CO=$auto$alumacc.cc:474:replace_alu$6555.C[11] I0=soc.cpu.reg_op2[10] I1=soc.cpu.reg_op1[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[11] I2=soc.cpu.reg_op1[11] I3=$auto$alumacc.cc:474:replace_alu$6555.C[11] O=$abc$41255$n5782
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[11] CO=$auto$alumacc.cc:474:replace_alu$6555.C[12] I0=soc.cpu.reg_op2[11] I1=soc.cpu.reg_op1[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[12] I2=soc.cpu.reg_op1[12] I3=$auto$alumacc.cc:474:replace_alu$6555.C[12] O=$abc$41255$n5785
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[12] CO=$auto$alumacc.cc:474:replace_alu$6555.C[13] I0=soc.cpu.reg_op2[12] I1=soc.cpu.reg_op1[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[13] I2=soc.cpu.reg_op1[13] I3=$auto$alumacc.cc:474:replace_alu$6555.C[13] O=$abc$41255$n5788
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[13] CO=$auto$alumacc.cc:474:replace_alu$6555.C[14] I0=soc.cpu.reg_op2[13] I1=soc.cpu.reg_op1[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[14] I2=soc.cpu.reg_op1[14] I3=$auto$alumacc.cc:474:replace_alu$6555.C[14] O=$abc$41255$n5791
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[14] CO=$auto$alumacc.cc:474:replace_alu$6555.C[15] I0=soc.cpu.reg_op2[14] I1=soc.cpu.reg_op1[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[15] I2=soc.cpu.reg_op1[15] I3=$auto$alumacc.cc:474:replace_alu$6555.C[15] O=$abc$41255$n5794
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[15] CO=$auto$alumacc.cc:474:replace_alu$6555.C[16] I0=soc.cpu.reg_op2[15] I1=soc.cpu.reg_op1[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[16] I2=soc.cpu.reg_op1[16] I3=$auto$alumacc.cc:474:replace_alu$6555.C[16] O=$abc$41255$n5797
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[16] CO=$auto$alumacc.cc:474:replace_alu$6555.C[17] I0=soc.cpu.reg_op2[16] I1=soc.cpu.reg_op1[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[17] I2=soc.cpu.reg_op1[17] I3=$auto$alumacc.cc:474:replace_alu$6555.C[17] O=$abc$41255$n5800
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[17] CO=$auto$alumacc.cc:474:replace_alu$6555.C[18] I0=soc.cpu.reg_op2[17] I1=soc.cpu.reg_op1[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[18] I2=soc.cpu.reg_op1[18] I3=$auto$alumacc.cc:474:replace_alu$6555.C[18] O=$abc$41255$n5803
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[18] CO=$auto$alumacc.cc:474:replace_alu$6555.C[19] I0=soc.cpu.reg_op2[18] I1=soc.cpu.reg_op1[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[19] I2=soc.cpu.reg_op1[19] I3=$auto$alumacc.cc:474:replace_alu$6555.C[19] O=$abc$41255$n5806
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[19] CO=$auto$alumacc.cc:474:replace_alu$6555.C[20] I0=soc.cpu.reg_op2[19] I1=soc.cpu.reg_op1[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[1] I2=soc.cpu.reg_op1[1] I3=$auto$alumacc.cc:474:replace_alu$6555.C[1] O=$abc$41255$n5752
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[1] CO=$auto$alumacc.cc:474:replace_alu$6555.C[2] I0=soc.cpu.reg_op2[1] I1=soc.cpu.reg_op1[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[20] I2=soc.cpu.reg_op1[20] I3=$auto$alumacc.cc:474:replace_alu$6555.C[20] O=$abc$41255$n5809
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[20] CO=$auto$alumacc.cc:474:replace_alu$6555.C[21] I0=soc.cpu.reg_op2[20] I1=soc.cpu.reg_op1[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[21] I2=soc.cpu.reg_op1[21] I3=$auto$alumacc.cc:474:replace_alu$6555.C[21] O=$abc$41255$n5812
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[21] CO=$auto$alumacc.cc:474:replace_alu$6555.C[22] I0=soc.cpu.reg_op2[21] I1=soc.cpu.reg_op1[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[22] I2=soc.cpu.reg_op1[22] I3=$auto$alumacc.cc:474:replace_alu$6555.C[22] O=$abc$41255$n5815
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[22] CO=$auto$alumacc.cc:474:replace_alu$6555.C[23] I0=soc.cpu.reg_op2[22] I1=soc.cpu.reg_op1[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[23] I2=soc.cpu.reg_op1[23] I3=$auto$alumacc.cc:474:replace_alu$6555.C[23] O=$abc$41255$n5818
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[23] CO=$auto$alumacc.cc:474:replace_alu$6555.C[24] I0=soc.cpu.reg_op2[23] I1=soc.cpu.reg_op1[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[24] I2=soc.cpu.reg_op1[24] I3=$auto$alumacc.cc:474:replace_alu$6555.C[24] O=$abc$41255$n5821
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[24] CO=$auto$alumacc.cc:474:replace_alu$6555.C[25] I0=soc.cpu.reg_op2[24] I1=soc.cpu.reg_op1[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[25] I2=soc.cpu.reg_op1[25] I3=$auto$alumacc.cc:474:replace_alu$6555.C[25] O=$abc$41255$n5824
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[25] CO=$auto$alumacc.cc:474:replace_alu$6555.C[26] I0=soc.cpu.reg_op2[25] I1=soc.cpu.reg_op1[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[26] I2=soc.cpu.reg_op1[26] I3=$auto$alumacc.cc:474:replace_alu$6555.C[26] O=$abc$41255$n5827
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[26] CO=$auto$alumacc.cc:474:replace_alu$6555.C[27] I0=soc.cpu.reg_op2[26] I1=soc.cpu.reg_op1[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[27] I2=soc.cpu.reg_op1[27] I3=$auto$alumacc.cc:474:replace_alu$6555.C[27] O=$abc$41255$n5830
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[27] CO=$auto$alumacc.cc:474:replace_alu$6555.C[28] I0=soc.cpu.reg_op2[27] I1=soc.cpu.reg_op1[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[28] I2=soc.cpu.reg_op1[28] I3=$auto$alumacc.cc:474:replace_alu$6555.C[28] O=$abc$41255$n5833
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[28] CO=$auto$alumacc.cc:474:replace_alu$6555.C[29] I0=soc.cpu.reg_op2[28] I1=soc.cpu.reg_op1[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[29] I2=soc.cpu.reg_op1[29] I3=$auto$alumacc.cc:474:replace_alu$6555.C[29] O=$abc$41255$n5836
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[29] CO=$auto$alumacc.cc:474:replace_alu$6555.C[30] I0=soc.cpu.reg_op2[29] I1=soc.cpu.reg_op1[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[2] I2=soc.cpu.reg_op1[2] I3=$auto$alumacc.cc:474:replace_alu$6555.C[2] O=$abc$41255$n5755
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[2] CO=$auto$alumacc.cc:474:replace_alu$6555.C[3] I0=soc.cpu.reg_op2[2] I1=soc.cpu.reg_op1[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[30] I2=soc.cpu.reg_op1[30] I3=$auto$alumacc.cc:474:replace_alu$6555.C[30] O=$abc$41255$n5839
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[30] CO=$auto$alumacc.cc:474:replace_alu$6555.C[31] I0=soc.cpu.reg_op2[30] I1=soc.cpu.reg_op1[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[31] I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$6555.C[31] O=$abc$41255$n5842
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[3] I2=soc.cpu.reg_op1[3] I3=$auto$alumacc.cc:474:replace_alu$6555.C[3] O=$abc$41255$n5758
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[3] CO=$auto$alumacc.cc:474:replace_alu$6555.C[4] I0=soc.cpu.reg_op2[3] I1=soc.cpu.reg_op1[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[4] I2=soc.cpu.reg_op1[4] I3=$auto$alumacc.cc:474:replace_alu$6555.C[4] O=$abc$41255$n5761
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[4] CO=$auto$alumacc.cc:474:replace_alu$6555.C[5] I0=soc.cpu.reg_op2[4] I1=soc.cpu.reg_op1[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[5] I2=soc.cpu.reg_op1[5] I3=$auto$alumacc.cc:474:replace_alu$6555.C[5] O=$abc$41255$n5764
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[5] CO=$auto$alumacc.cc:474:replace_alu$6555.C[6] I0=soc.cpu.reg_op2[5] I1=soc.cpu.reg_op1[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[6] I2=soc.cpu.reg_op1[6] I3=$auto$alumacc.cc:474:replace_alu$6555.C[6] O=$abc$41255$n5767
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[6] CO=$auto$alumacc.cc:474:replace_alu$6555.C[7] I0=soc.cpu.reg_op2[6] I1=soc.cpu.reg_op1[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[7] I2=soc.cpu.reg_op1[7] I3=$auto$alumacc.cc:474:replace_alu$6555.C[7] O=$abc$41255$n5770
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[7] CO=$auto$alumacc.cc:474:replace_alu$6555.C[8] I0=soc.cpu.reg_op2[7] I1=soc.cpu.reg_op1[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[8] I2=soc.cpu.reg_op1[8] I3=$auto$alumacc.cc:474:replace_alu$6555.C[8] O=$abc$41255$n5773
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[8] CO=$auto$alumacc.cc:474:replace_alu$6555.C[9] I0=soc.cpu.reg_op2[8] I1=soc.cpu.reg_op1[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op2[9] I2=soc.cpu.reg_op1[9] I3=$auto$alumacc.cc:474:replace_alu$6555.C[9] O=$abc$41255$n5776
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6555.C[9] CO=$auto$alumacc.cc:474:replace_alu$6555.C[10] I0=soc.cpu.reg_op2[9] I1=soc.cpu.reg_op1[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[0] I2=$false I3=$false O=$abc$41255$n6599
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[10] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[10] O=$abc$41255$n6619
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[10] CO=$auto$alumacc.cc:474:replace_alu$6558.C[11] I0=soc.cpu.reg_pc[10] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[11] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[11] O=$abc$41255$n6621
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[11] CO=$auto$alumacc.cc:474:replace_alu$6558.C[12] I0=soc.cpu.reg_pc[11] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[12] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[12] O=$abc$41255$n6623
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[12] CO=$auto$alumacc.cc:474:replace_alu$6558.C[13] I0=soc.cpu.reg_pc[12] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[13] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[13] O=$abc$41255$n6625
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[13] CO=$auto$alumacc.cc:474:replace_alu$6558.C[14] I0=soc.cpu.reg_pc[13] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[14] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[14] O=$abc$41255$n6627
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[14] CO=$auto$alumacc.cc:474:replace_alu$6558.C[15] I0=soc.cpu.reg_pc[14] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[15] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[15] O=$abc$41255$n6629
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[15] CO=$auto$alumacc.cc:474:replace_alu$6558.C[16] I0=soc.cpu.reg_pc[15] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[16] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[16] O=$abc$41255$n6631
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[16] CO=$auto$alumacc.cc:474:replace_alu$6558.C[17] I0=soc.cpu.reg_pc[16] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[17] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[17] O=$abc$41255$n6633
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[17] CO=$auto$alumacc.cc:474:replace_alu$6558.C[18] I0=soc.cpu.reg_pc[17] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[18] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[18] O=$abc$41255$n6635
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[18] CO=$auto$alumacc.cc:474:replace_alu$6558.C[19] I0=soc.cpu.reg_pc[18] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[19] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[19] O=$abc$41255$n6637
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[19] CO=$auto$alumacc.cc:474:replace_alu$6558.C[20] I0=soc.cpu.reg_pc[19] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6558.C[2] I0=soc.cpu.reg_pc[1] I1=soc.cpu.latched_compr
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[20] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[20] O=$abc$41255$n6639
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[20] CO=$auto$alumacc.cc:474:replace_alu$6558.C[21] I0=soc.cpu.reg_pc[20] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[21] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[21] O=$abc$41255$n6641
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[21] CO=$auto$alumacc.cc:474:replace_alu$6558.C[22] I0=soc.cpu.reg_pc[21] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[22] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[22] O=$abc$41255$n6643
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[22] CO=$auto$alumacc.cc:474:replace_alu$6558.C[23] I0=soc.cpu.reg_pc[22] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[23] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[23] O=$abc$41255$n6645
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[23] CO=$auto$alumacc.cc:474:replace_alu$6558.C[24] I0=soc.cpu.reg_pc[23] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[24] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[24] O=$abc$41255$n6647
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[24] CO=$auto$alumacc.cc:474:replace_alu$6558.C[25] I0=soc.cpu.reg_pc[24] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[25] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[25] O=$abc$41255$n6649
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[25] CO=$auto$alumacc.cc:474:replace_alu$6558.C[26] I0=soc.cpu.reg_pc[25] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[26] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[26] O=$abc$41255$n6651
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[26] CO=$auto$alumacc.cc:474:replace_alu$6558.C[27] I0=soc.cpu.reg_pc[26] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[27] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[27] O=$abc$41255$n6653
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[27] CO=$auto$alumacc.cc:474:replace_alu$6558.C[28] I0=soc.cpu.reg_pc[27] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[28] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[28] O=$abc$41255$n6655
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[28] CO=$auto$alumacc.cc:474:replace_alu$6558.C[29] I0=soc.cpu.reg_pc[28] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[29] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[29] O=$abc$41255$n6657
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[29] CO=$auto$alumacc.cc:474:replace_alu$6558.C[30] I0=soc.cpu.reg_pc[29] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[2] I2=$abc$41255$n7656 I3=$auto$alumacc.cc:474:replace_alu$6558.C[2] O=$abc$41255$n6603
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[2] CO=$auto$alumacc.cc:474:replace_alu$6558.C[3] I0=soc.cpu.reg_pc[2] I1=$abc$41255$n7656
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[30] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[30] O=$abc$41255$n6659
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[30] CO=$auto$alumacc.cc:474:replace_alu$6558.C[31] I0=soc.cpu.reg_pc[30] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[31] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[31] O=$abc$41255$n6661
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[3] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[3] O=$abc$41255$n6605
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[3] CO=$auto$alumacc.cc:474:replace_alu$6558.C[4] I0=soc.cpu.reg_pc[3] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[4] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[4] O=$abc$41255$n6607
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[4] CO=$auto$alumacc.cc:474:replace_alu$6558.C[5] I0=soc.cpu.reg_pc[4] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[5] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[5] O=$abc$41255$n6609
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[5] CO=$auto$alumacc.cc:474:replace_alu$6558.C[6] I0=soc.cpu.reg_pc[5] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[6] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[6] O=$abc$41255$n6611
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[6] CO=$auto$alumacc.cc:474:replace_alu$6558.C[7] I0=soc.cpu.reg_pc[6] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[7] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[7] O=$abc$41255$n6613
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[7] CO=$auto$alumacc.cc:474:replace_alu$6558.C[8] I0=soc.cpu.reg_pc[7] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[8] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[8] O=$abc$41255$n6615
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[8] CO=$auto$alumacc.cc:474:replace_alu$6558.C[9] I0=soc.cpu.reg_pc[8] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_pc[9] I2=$false I3=$auto$alumacc.cc:474:replace_alu$6558.C[9] O=$abc$41255$n6617
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6558.C[9] CO=$auto$alumacc.cc:474:replace_alu$6558.C[10] I0=soc.cpu.reg_pc[9] I1=$false
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1296|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4897 I3=$false O=$abc$41255$n5055
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4927 I3=$auto$alumacc.cc:474:replace_alu$6561.C[10] O=$abc$41255$n5064
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[10] CO=$auto$alumacc.cc:474:replace_alu$6561.C[11] I0=$false I1=$abc$41255$n4927
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4930 I3=$auto$alumacc.cc:474:replace_alu$6561.C[11] O=$abc$41255$n5065
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[11] CO=$auto$alumacc.cc:474:replace_alu$6561.C[12] I0=$false I1=$abc$41255$n4930
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4933 I3=$auto$alumacc.cc:474:replace_alu$6561.C[12] O=$abc$41255$n5066
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[12] CO=$auto$alumacc.cc:474:replace_alu$6561.C[13] I0=$false I1=$abc$41255$n4933
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4936 I3=$auto$alumacc.cc:474:replace_alu$6561.C[13] O=$abc$41255$n5067
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[13] CO=$auto$alumacc.cc:474:replace_alu$6561.C[14] I0=$false I1=$abc$41255$n4936
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4939 I3=$auto$alumacc.cc:474:replace_alu$6561.C[14] O=$abc$41255$n5068
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[14] CO=$auto$alumacc.cc:474:replace_alu$6561.C[15] I0=$false I1=$abc$41255$n4939
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4942 I3=$auto$alumacc.cc:474:replace_alu$6561.C[15] O=$abc$41255$n5069
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[15] CO=$auto$alumacc.cc:474:replace_alu$6561.C[16] I0=$false I1=$abc$41255$n4942
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4945 I3=$auto$alumacc.cc:474:replace_alu$6561.C[16] O=$abc$41255$n5070
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[16] CO=$auto$alumacc.cc:474:replace_alu$6561.C[17] I0=$false I1=$abc$41255$n4945
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4948 I3=$auto$alumacc.cc:474:replace_alu$6561.C[17] O=$abc$41255$n5071
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[17] CO=$auto$alumacc.cc:474:replace_alu$6561.C[18] I0=$false I1=$abc$41255$n4948
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4951 I3=$auto$alumacc.cc:474:replace_alu$6561.C[18] O=$abc$41255$n5072
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[18] CO=$auto$alumacc.cc:474:replace_alu$6561.C[19] I0=$false I1=$abc$41255$n4951
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4954 I3=$auto$alumacc.cc:474:replace_alu$6561.C[19] O=$abc$41255$n5073
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[19] CO=$auto$alumacc.cc:474:replace_alu$6561.C[20] I0=$false I1=$abc$41255$n4954
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4957 I3=$auto$alumacc.cc:474:replace_alu$6561.C[20] O=$abc$41255$n5074
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[20] CO=$auto$alumacc.cc:474:replace_alu$6561.C[21] I0=$false I1=$abc$41255$n4957
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4960 I3=$auto$alumacc.cc:474:replace_alu$6561.C[21] O=$abc$41255$n5075
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[21] CO=$auto$alumacc.cc:474:replace_alu$6561.C[22] I0=$false I1=$abc$41255$n4960
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4963 I3=$auto$alumacc.cc:474:replace_alu$6561.C[22] O=$abc$41255$n5076
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[22] CO=$auto$alumacc.cc:474:replace_alu$6561.C[23] I0=$false I1=$abc$41255$n4963
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4966 I3=$auto$alumacc.cc:474:replace_alu$6561.C[23] O=$abc$41255$n5077
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[23] CO=$auto$alumacc.cc:474:replace_alu$6561.C[24] I0=$false I1=$abc$41255$n4966
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4969 I3=$auto$alumacc.cc:474:replace_alu$6561.C[24] O=$abc$41255$n5078
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[24] CO=$auto$alumacc.cc:474:replace_alu$6561.C[25] I0=$false I1=$abc$41255$n4969
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4972 I3=$auto$alumacc.cc:474:replace_alu$6561.C[25] O=$abc$41255$n5079
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[25] CO=$auto$alumacc.cc:474:replace_alu$6561.C[26] I0=$false I1=$abc$41255$n4972
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4975 I3=$auto$alumacc.cc:474:replace_alu$6561.C[26] O=$abc$41255$n5080
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[26] CO=$auto$alumacc.cc:474:replace_alu$6561.C[27] I0=$false I1=$abc$41255$n4975
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4978 I3=$auto$alumacc.cc:474:replace_alu$6561.C[27] O=$abc$41255$n5081
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[27] CO=$auto$alumacc.cc:474:replace_alu$6561.C[28] I0=$false I1=$abc$41255$n4978
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4981 I3=$auto$alumacc.cc:474:replace_alu$6561.C[28] O=$abc$41255$n5082
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[28] CO=$auto$alumacc.cc:474:replace_alu$6561.C[29] I0=$false I1=$abc$41255$n4981
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4984 I3=$auto$alumacc.cc:474:replace_alu$6561.C[29] O=$abc$41255$n5083
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[29] CO=$auto$alumacc.cc:474:replace_alu$6561.C[30] I0=$false I1=$abc$41255$n4984
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4987 I3=$auto$alumacc.cc:474:replace_alu$6561.C[30] O=$abc$41255$n5084
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[30] CO=$auto$alumacc.cc:474:replace_alu$6561.C[31] I0=$false I1=$abc$41255$n4987
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4990 I3=$auto$alumacc.cc:474:replace_alu$6561.C[31] O=$abc$41255$n5085
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$abc$41255$n4903 CO=$auto$alumacc.cc:474:replace_alu$6561.C[4] I0=$false I1=$abc$41255$n4906
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4909 I3=$auto$alumacc.cc:474:replace_alu$6561.C[4] O=$abc$41255$n5058
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[4] CO=$auto$alumacc.cc:474:replace_alu$6561.C[5] I0=$false I1=$abc$41255$n4909
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4912 I3=$auto$alumacc.cc:474:replace_alu$6561.C[5] O=$abc$41255$n5059
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[5] CO=$auto$alumacc.cc:474:replace_alu$6561.C[6] I0=$false I1=$abc$41255$n4912
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4915 I3=$auto$alumacc.cc:474:replace_alu$6561.C[6] O=$abc$41255$n5060
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[6] CO=$auto$alumacc.cc:474:replace_alu$6561.C[7] I0=$false I1=$abc$41255$n4915
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4918 I3=$auto$alumacc.cc:474:replace_alu$6561.C[7] O=$abc$41255$n5061
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[7] CO=$auto$alumacc.cc:474:replace_alu$6561.C[8] I0=$false I1=$abc$41255$n4918
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4921 I3=$auto$alumacc.cc:474:replace_alu$6561.C[8] O=$abc$41255$n5062
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[8] CO=$auto$alumacc.cc:474:replace_alu$6561.C[9] I0=$false I1=$abc$41255$n4921
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=$abc$41255$n4924 I3=$auto$alumacc.cc:474:replace_alu$6561.C[9] O=$abc$41255$n5063
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6561.C[9] CO=$auto$alumacc.cc:474:replace_alu$6561.C[10] I0=$false I1=$abc$41255$n4924
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1531|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4897 I2=soc.cpu.decoded_imm_uj[0] I3=$false O=$abc$41255$n5118
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6564.C[1] I0=$abc$41255$n4897 I1=soc.cpu.decoded_imm_uj[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4927 I2=soc.cpu.decoded_imm_uj[10] I3=$auto$alumacc.cc:474:replace_alu$6564.C[10] O=$abc$41255$n5128
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[10] CO=$auto$alumacc.cc:474:replace_alu$6564.C[11] I0=$abc$41255$n4927 I1=soc.cpu.decoded_imm_uj[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4930 I2=soc.cpu.decoded_imm_uj[11] I3=$auto$alumacc.cc:474:replace_alu$6564.C[11] O=$abc$41255$n5129
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[11] CO=$auto$alumacc.cc:474:replace_alu$6564.C[12] I0=$abc$41255$n4930 I1=soc.cpu.decoded_imm_uj[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4933 I2=soc.cpu.decoded_imm_uj[12] I3=$auto$alumacc.cc:474:replace_alu$6564.C[12] O=$abc$41255$n5130
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[12] CO=$auto$alumacc.cc:474:replace_alu$6564.C[13] I0=$abc$41255$n4933 I1=soc.cpu.decoded_imm_uj[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4936 I2=soc.cpu.decoded_imm_uj[13] I3=$auto$alumacc.cc:474:replace_alu$6564.C[13] O=$abc$41255$n5131
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[13] CO=$auto$alumacc.cc:474:replace_alu$6564.C[14] I0=$abc$41255$n4936 I1=soc.cpu.decoded_imm_uj[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4939 I2=soc.cpu.decoded_imm_uj[14] I3=$auto$alumacc.cc:474:replace_alu$6564.C[14] O=$abc$41255$n5132
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[14] CO=$auto$alumacc.cc:474:replace_alu$6564.C[15] I0=$abc$41255$n4939 I1=soc.cpu.decoded_imm_uj[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4942 I2=soc.cpu.decoded_imm_uj[15] I3=$auto$alumacc.cc:474:replace_alu$6564.C[15] O=$abc$41255$n5133
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[15] CO=$auto$alumacc.cc:474:replace_alu$6564.C[16] I0=$abc$41255$n4942 I1=soc.cpu.decoded_imm_uj[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4945 I2=soc.cpu.decoded_imm_uj[16] I3=$auto$alumacc.cc:474:replace_alu$6564.C[16] O=$abc$41255$n5134
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[16] CO=$auto$alumacc.cc:474:replace_alu$6564.C[17] I0=$abc$41255$n4945 I1=soc.cpu.decoded_imm_uj[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4948 I2=soc.cpu.decoded_imm_uj[17] I3=$auto$alumacc.cc:474:replace_alu$6564.C[17] O=$abc$41255$n5135
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[17] CO=$auto$alumacc.cc:474:replace_alu$6564.C[18] I0=$abc$41255$n4948 I1=soc.cpu.decoded_imm_uj[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4951 I2=soc.cpu.decoded_imm_uj[18] I3=$auto$alumacc.cc:474:replace_alu$6564.C[18] O=$abc$41255$n5136
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[18] CO=$auto$alumacc.cc:474:replace_alu$6564.C[19] I0=$abc$41255$n4951 I1=soc.cpu.decoded_imm_uj[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4954 I2=soc.cpu.decoded_imm_uj[19] I3=$auto$alumacc.cc:474:replace_alu$6564.C[19] O=$abc$41255$n5137
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[19] CO=$auto$alumacc.cc:474:replace_alu$6564.C[20] I0=$abc$41255$n4954 I1=soc.cpu.decoded_imm_uj[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4900 I2=soc.cpu.decoded_imm_uj[1] I3=$auto$alumacc.cc:474:replace_alu$6564.C[1] O=$abc$41255$n5119
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[1] CO=$auto$alumacc.cc:474:replace_alu$6564.C[2] I0=$abc$41255$n4900 I1=soc.cpu.decoded_imm_uj[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4957 I2=soc.cpu.decoded_imm_uj[20] I3=$auto$alumacc.cc:474:replace_alu$6564.C[20] O=$abc$41255$n5138
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[20] CO=$auto$alumacc.cc:474:replace_alu$6564.C[21] I0=$abc$41255$n4957 I1=soc.cpu.decoded_imm_uj[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4960 I2=soc.cpu.decoded_imm_uj[21] I3=$auto$alumacc.cc:474:replace_alu$6564.C[21] O=$abc$41255$n5139
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[21] CO=$auto$alumacc.cc:474:replace_alu$6564.C[22] I0=$abc$41255$n4960 I1=soc.cpu.decoded_imm_uj[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4963 I2=soc.cpu.decoded_imm_uj[22] I3=$auto$alumacc.cc:474:replace_alu$6564.C[22] O=$abc$41255$n5140
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[22] CO=$auto$alumacc.cc:474:replace_alu$6564.C[23] I0=$abc$41255$n4963 I1=soc.cpu.decoded_imm_uj[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4966 I2=soc.cpu.decoded_imm_uj[23] I3=$auto$alumacc.cc:474:replace_alu$6564.C[23] O=$abc$41255$n5141
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[23] CO=$auto$alumacc.cc:474:replace_alu$6564.C[24] I0=$abc$41255$n4966 I1=soc.cpu.decoded_imm_uj[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4969 I2=soc.cpu.decoded_imm_uj[24] I3=$auto$alumacc.cc:474:replace_alu$6564.C[24] O=$abc$41255$n5142
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[24] CO=$auto$alumacc.cc:474:replace_alu$6564.C[25] I0=$abc$41255$n4969 I1=soc.cpu.decoded_imm_uj[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4972 I2=soc.cpu.decoded_imm_uj[25] I3=$auto$alumacc.cc:474:replace_alu$6564.C[25] O=$abc$41255$n5143
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[25] CO=$auto$alumacc.cc:474:replace_alu$6564.C[26] I0=$abc$41255$n4972 I1=soc.cpu.decoded_imm_uj[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4975 I2=soc.cpu.decoded_imm_uj[26] I3=$auto$alumacc.cc:474:replace_alu$6564.C[26] O=$abc$41255$n5144
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[26] CO=$auto$alumacc.cc:474:replace_alu$6564.C[27] I0=$abc$41255$n4975 I1=soc.cpu.decoded_imm_uj[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4978 I2=soc.cpu.decoded_imm_uj[27] I3=$auto$alumacc.cc:474:replace_alu$6564.C[27] O=$abc$41255$n5145
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[27] CO=$auto$alumacc.cc:474:replace_alu$6564.C[28] I0=$abc$41255$n4978 I1=soc.cpu.decoded_imm_uj[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4981 I2=soc.cpu.decoded_imm_uj[28] I3=$auto$alumacc.cc:474:replace_alu$6564.C[28] O=$abc$41255$n5146
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[28] CO=$auto$alumacc.cc:474:replace_alu$6564.C[29] I0=$abc$41255$n4981 I1=soc.cpu.decoded_imm_uj[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4984 I2=soc.cpu.decoded_imm_uj[29] I3=$auto$alumacc.cc:474:replace_alu$6564.C[29] O=$abc$41255$n5147
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[29] CO=$auto$alumacc.cc:474:replace_alu$6564.C[30] I0=$abc$41255$n4984 I1=soc.cpu.decoded_imm_uj[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4903 I2=soc.cpu.decoded_imm_uj[2] I3=$auto$alumacc.cc:474:replace_alu$6564.C[2] O=$abc$41255$n5120
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[2] CO=$auto$alumacc.cc:474:replace_alu$6564.C[3] I0=$abc$41255$n4903 I1=soc.cpu.decoded_imm_uj[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4987 I2=soc.cpu.decoded_imm_uj[30] I3=$auto$alumacc.cc:474:replace_alu$6564.C[30] O=$abc$41255$n5148
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[30] CO=$auto$alumacc.cc:474:replace_alu$6564.C[31] I0=$abc$41255$n4987 I1=soc.cpu.decoded_imm_uj[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4990 I2=soc.cpu.decoded_imm_uj[31] I3=$auto$alumacc.cc:474:replace_alu$6564.C[31] O=$abc$41255$n5149
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$abc$41255$n4906 I2=soc.cpu.decoded_imm_uj[3] I3=$auto$alumacc.cc:474:replace_alu$6564.C[3] O=$abc$41255$n5121
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[3] CO=$auto$alumacc.cc:474:replace_alu$6564.C[4] I0=$abc$41255$n4906 I1=soc.cpu.decoded_imm_uj[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4909 I2=soc.cpu.decoded_imm_uj[4] I3=$auto$alumacc.cc:474:replace_alu$6564.C[4] O=$abc$41255$n5122
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[4] CO=$auto$alumacc.cc:474:replace_alu$6564.C[5] I0=$abc$41255$n4909 I1=soc.cpu.decoded_imm_uj[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4912 I2=soc.cpu.decoded_imm_uj[5] I3=$auto$alumacc.cc:474:replace_alu$6564.C[5] O=$abc$41255$n5123
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[5] CO=$auto$alumacc.cc:474:replace_alu$6564.C[6] I0=$abc$41255$n4912 I1=soc.cpu.decoded_imm_uj[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4915 I2=soc.cpu.decoded_imm_uj[6] I3=$auto$alumacc.cc:474:replace_alu$6564.C[6] O=$abc$41255$n5124
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[6] CO=$auto$alumacc.cc:474:replace_alu$6564.C[7] I0=$abc$41255$n4915 I1=soc.cpu.decoded_imm_uj[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4918 I2=soc.cpu.decoded_imm_uj[7] I3=$auto$alumacc.cc:474:replace_alu$6564.C[7] O=$abc$41255$n5125
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[7] CO=$auto$alumacc.cc:474:replace_alu$6564.C[8] I0=$abc$41255$n4918 I1=soc.cpu.decoded_imm_uj[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4921 I2=soc.cpu.decoded_imm_uj[8] I3=$auto$alumacc.cc:474:replace_alu$6564.C[8] O=$abc$41255$n5126
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[8] CO=$auto$alumacc.cc:474:replace_alu$6564.C[9] I0=$abc$41255$n4921 I1=soc.cpu.decoded_imm_uj[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n4924 I2=soc.cpu.decoded_imm_uj[9] I3=$auto$alumacc.cc:474:replace_alu$6564.C[9] O=$abc$41255$n5127
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6564.C[9] CO=$auto$alumacc.cc:474:replace_alu$6564.C[10] I0=$abc$41255$n4924 I1=soc.cpu.decoded_imm_uj[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1548|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[0] I2=soc.cpu.reg_pc[0] I3=$false O=$abc$41255$n8092
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6567.C[1] I0=soc.cpu.decoded_imm[0] I1=soc.cpu.reg_pc[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[10] I2=soc.cpu.reg_pc[10] I3=$auto$alumacc.cc:474:replace_alu$6567.C[10] O=$abc$41255$n8102
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[10] CO=$auto$alumacc.cc:474:replace_alu$6567.C[11] I0=soc.cpu.decoded_imm[10] I1=soc.cpu.reg_pc[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[11] I2=soc.cpu.reg_pc[11] I3=$auto$alumacc.cc:474:replace_alu$6567.C[11] O=$abc$41255$n8103
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[11] CO=$auto$alumacc.cc:474:replace_alu$6567.C[12] I0=soc.cpu.decoded_imm[11] I1=soc.cpu.reg_pc[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[12] I2=soc.cpu.reg_pc[12] I3=$auto$alumacc.cc:474:replace_alu$6567.C[12] O=$abc$41255$n8104
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[12] CO=$auto$alumacc.cc:474:replace_alu$6567.C[13] I0=soc.cpu.decoded_imm[12] I1=soc.cpu.reg_pc[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[13] I2=soc.cpu.reg_pc[13] I3=$auto$alumacc.cc:474:replace_alu$6567.C[13] O=$abc$41255$n8105
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[13] CO=$auto$alumacc.cc:474:replace_alu$6567.C[14] I0=soc.cpu.decoded_imm[13] I1=soc.cpu.reg_pc[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[14] I2=soc.cpu.reg_pc[14] I3=$auto$alumacc.cc:474:replace_alu$6567.C[14] O=$abc$41255$n8106
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[14] CO=$auto$alumacc.cc:474:replace_alu$6567.C[15] I0=soc.cpu.decoded_imm[14] I1=soc.cpu.reg_pc[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[15] I2=soc.cpu.reg_pc[15] I3=$auto$alumacc.cc:474:replace_alu$6567.C[15] O=$abc$41255$n8107
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[15] CO=$auto$alumacc.cc:474:replace_alu$6567.C[16] I0=soc.cpu.decoded_imm[15] I1=soc.cpu.reg_pc[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[16] I2=soc.cpu.reg_pc[16] I3=$auto$alumacc.cc:474:replace_alu$6567.C[16] O=$abc$41255$n8108
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[16] CO=$auto$alumacc.cc:474:replace_alu$6567.C[17] I0=soc.cpu.decoded_imm[16] I1=soc.cpu.reg_pc[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[17] I2=soc.cpu.reg_pc[17] I3=$auto$alumacc.cc:474:replace_alu$6567.C[17] O=$abc$41255$n8109
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[17] CO=$auto$alumacc.cc:474:replace_alu$6567.C[18] I0=soc.cpu.decoded_imm[17] I1=soc.cpu.reg_pc[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[18] I2=soc.cpu.reg_pc[18] I3=$auto$alumacc.cc:474:replace_alu$6567.C[18] O=$abc$41255$n8110
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[18] CO=$auto$alumacc.cc:474:replace_alu$6567.C[19] I0=soc.cpu.decoded_imm[18] I1=soc.cpu.reg_pc[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[19] I2=soc.cpu.reg_pc[19] I3=$auto$alumacc.cc:474:replace_alu$6567.C[19] O=$abc$41255$n8111
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[19] CO=$auto$alumacc.cc:474:replace_alu$6567.C[20] I0=soc.cpu.decoded_imm[19] I1=soc.cpu.reg_pc[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[1] I2=soc.cpu.reg_pc[1] I3=$auto$alumacc.cc:474:replace_alu$6567.C[1] O=$abc$41255$n8093
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[1] CO=$auto$alumacc.cc:474:replace_alu$6567.C[2] I0=soc.cpu.decoded_imm[1] I1=soc.cpu.reg_pc[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[20] I2=soc.cpu.reg_pc[20] I3=$auto$alumacc.cc:474:replace_alu$6567.C[20] O=$abc$41255$n8112
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[20] CO=$auto$alumacc.cc:474:replace_alu$6567.C[21] I0=soc.cpu.decoded_imm[20] I1=soc.cpu.reg_pc[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[21] I2=soc.cpu.reg_pc[21] I3=$auto$alumacc.cc:474:replace_alu$6567.C[21] O=$abc$41255$n8113
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[21] CO=$auto$alumacc.cc:474:replace_alu$6567.C[22] I0=soc.cpu.decoded_imm[21] I1=soc.cpu.reg_pc[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[22] I2=soc.cpu.reg_pc[22] I3=$auto$alumacc.cc:474:replace_alu$6567.C[22] O=$abc$41255$n8114
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[22] CO=$auto$alumacc.cc:474:replace_alu$6567.C[23] I0=soc.cpu.decoded_imm[22] I1=soc.cpu.reg_pc[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[23] I2=soc.cpu.reg_pc[23] I3=$auto$alumacc.cc:474:replace_alu$6567.C[23] O=$abc$41255$n8115
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[23] CO=$auto$alumacc.cc:474:replace_alu$6567.C[24] I0=soc.cpu.decoded_imm[23] I1=soc.cpu.reg_pc[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[24] I2=soc.cpu.reg_pc[24] I3=$auto$alumacc.cc:474:replace_alu$6567.C[24] O=$abc$41255$n8116
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[24] CO=$auto$alumacc.cc:474:replace_alu$6567.C[25] I0=soc.cpu.decoded_imm[24] I1=soc.cpu.reg_pc[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[25] I2=soc.cpu.reg_pc[25] I3=$auto$alumacc.cc:474:replace_alu$6567.C[25] O=$abc$41255$n8117
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[25] CO=$auto$alumacc.cc:474:replace_alu$6567.C[26] I0=soc.cpu.decoded_imm[25] I1=soc.cpu.reg_pc[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[26] I2=soc.cpu.reg_pc[26] I3=$auto$alumacc.cc:474:replace_alu$6567.C[26] O=$abc$41255$n8118
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[26] CO=$auto$alumacc.cc:474:replace_alu$6567.C[27] I0=soc.cpu.decoded_imm[26] I1=soc.cpu.reg_pc[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[27] I2=soc.cpu.reg_pc[27] I3=$auto$alumacc.cc:474:replace_alu$6567.C[27] O=$abc$41255$n8119
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[27] CO=$auto$alumacc.cc:474:replace_alu$6567.C[28] I0=soc.cpu.decoded_imm[27] I1=soc.cpu.reg_pc[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[28] I2=soc.cpu.reg_pc[28] I3=$auto$alumacc.cc:474:replace_alu$6567.C[28] O=$abc$41255$n8120
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[28] CO=$auto$alumacc.cc:474:replace_alu$6567.C[29] I0=soc.cpu.decoded_imm[28] I1=soc.cpu.reg_pc[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[29] I2=soc.cpu.reg_pc[29] I3=$auto$alumacc.cc:474:replace_alu$6567.C[29] O=$abc$41255$n8121
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[29] CO=$auto$alumacc.cc:474:replace_alu$6567.C[30] I0=soc.cpu.decoded_imm[29] I1=soc.cpu.reg_pc[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[2] I2=soc.cpu.reg_pc[2] I3=$auto$alumacc.cc:474:replace_alu$6567.C[2] O=$abc$41255$n8094
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[2] CO=$auto$alumacc.cc:474:replace_alu$6567.C[3] I0=soc.cpu.decoded_imm[2] I1=soc.cpu.reg_pc[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[30] I2=soc.cpu.reg_pc[30] I3=$auto$alumacc.cc:474:replace_alu$6567.C[30] O=$abc$41255$n8122
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[30] CO=$auto$alumacc.cc:474:replace_alu$6567.C[31] I0=soc.cpu.decoded_imm[30] I1=soc.cpu.reg_pc[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[31] I2=soc.cpu.reg_pc[31] I3=$auto$alumacc.cc:474:replace_alu$6567.C[31] O=$abc$41255$n8123
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[3] I2=soc.cpu.reg_pc[3] I3=$auto$alumacc.cc:474:replace_alu$6567.C[3] O=$abc$41255$n8095
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[3] CO=$auto$alumacc.cc:474:replace_alu$6567.C[4] I0=soc.cpu.decoded_imm[3] I1=soc.cpu.reg_pc[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[4] I2=soc.cpu.reg_pc[4] I3=$auto$alumacc.cc:474:replace_alu$6567.C[4] O=$abc$41255$n8096
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[4] CO=$auto$alumacc.cc:474:replace_alu$6567.C[5] I0=soc.cpu.decoded_imm[4] I1=soc.cpu.reg_pc[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[5] I2=soc.cpu.reg_pc[5] I3=$auto$alumacc.cc:474:replace_alu$6567.C[5] O=$abc$41255$n8097
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[5] CO=$auto$alumacc.cc:474:replace_alu$6567.C[6] I0=soc.cpu.decoded_imm[5] I1=soc.cpu.reg_pc[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[6] I2=soc.cpu.reg_pc[6] I3=$auto$alumacc.cc:474:replace_alu$6567.C[6] O=$abc$41255$n8098
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[6] CO=$auto$alumacc.cc:474:replace_alu$6567.C[7] I0=soc.cpu.decoded_imm[6] I1=soc.cpu.reg_pc[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[7] I2=soc.cpu.reg_pc[7] I3=$auto$alumacc.cc:474:replace_alu$6567.C[7] O=$abc$41255$n8099
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[7] CO=$auto$alumacc.cc:474:replace_alu$6567.C[8] I0=soc.cpu.decoded_imm[7] I1=soc.cpu.reg_pc[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[8] I2=soc.cpu.reg_pc[8] I3=$auto$alumacc.cc:474:replace_alu$6567.C[8] O=$abc$41255$n8100
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[8] CO=$auto$alumacc.cc:474:replace_alu$6567.C[9] I0=soc.cpu.decoded_imm[8] I1=soc.cpu.reg_pc[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[9] I2=soc.cpu.reg_pc[9] I3=$auto$alumacc.cc:474:replace_alu$6567.C[9] O=$abc$41255$n8101
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6567.C[9] CO=$auto$alumacc.cc:474:replace_alu$6567.C[10] I0=soc.cpu.decoded_imm[9] I1=soc.cpu.reg_pc[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1785|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[0] I2=soc.cpu.reg_op1[0] I3=$false O=$abc$41255$n5404
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6570.C[1] I0=soc.cpu.decoded_imm[0] I1=soc.cpu.reg_op1[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[10] I2=soc.cpu.reg_op1[10] I3=$auto$alumacc.cc:474:replace_alu$6570.C[10] O=$abc$41255$n5414
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[10] CO=$auto$alumacc.cc:474:replace_alu$6570.C[11] I0=soc.cpu.decoded_imm[10] I1=soc.cpu.reg_op1[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[11] I2=soc.cpu.reg_op1[11] I3=$auto$alumacc.cc:474:replace_alu$6570.C[11] O=$abc$41255$n5415
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[11] CO=$auto$alumacc.cc:474:replace_alu$6570.C[12] I0=soc.cpu.decoded_imm[11] I1=soc.cpu.reg_op1[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[12] I2=soc.cpu.reg_op1[12] I3=$auto$alumacc.cc:474:replace_alu$6570.C[12] O=$abc$41255$n5416
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[12] CO=$auto$alumacc.cc:474:replace_alu$6570.C[13] I0=soc.cpu.decoded_imm[12] I1=soc.cpu.reg_op1[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[13] I2=soc.cpu.reg_op1[13] I3=$auto$alumacc.cc:474:replace_alu$6570.C[13] O=$abc$41255$n5417
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[13] CO=$auto$alumacc.cc:474:replace_alu$6570.C[14] I0=soc.cpu.decoded_imm[13] I1=soc.cpu.reg_op1[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[14] I2=soc.cpu.reg_op1[14] I3=$auto$alumacc.cc:474:replace_alu$6570.C[14] O=$abc$41255$n5418
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[14] CO=$auto$alumacc.cc:474:replace_alu$6570.C[15] I0=soc.cpu.decoded_imm[14] I1=soc.cpu.reg_op1[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[15] I2=soc.cpu.reg_op1[15] I3=$auto$alumacc.cc:474:replace_alu$6570.C[15] O=$abc$41255$n5419
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[15] CO=$auto$alumacc.cc:474:replace_alu$6570.C[16] I0=soc.cpu.decoded_imm[15] I1=soc.cpu.reg_op1[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[16] I2=soc.cpu.reg_op1[16] I3=$auto$alumacc.cc:474:replace_alu$6570.C[16] O=$abc$41255$n5420
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[16] CO=$auto$alumacc.cc:474:replace_alu$6570.C[17] I0=soc.cpu.decoded_imm[16] I1=soc.cpu.reg_op1[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[17] I2=soc.cpu.reg_op1[17] I3=$auto$alumacc.cc:474:replace_alu$6570.C[17] O=$abc$41255$n5421
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[17] CO=$auto$alumacc.cc:474:replace_alu$6570.C[18] I0=soc.cpu.decoded_imm[17] I1=soc.cpu.reg_op1[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[18] I2=soc.cpu.reg_op1[18] I3=$auto$alumacc.cc:474:replace_alu$6570.C[18] O=$abc$41255$n5422
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[18] CO=$auto$alumacc.cc:474:replace_alu$6570.C[19] I0=soc.cpu.decoded_imm[18] I1=soc.cpu.reg_op1[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[19] I2=soc.cpu.reg_op1[19] I3=$auto$alumacc.cc:474:replace_alu$6570.C[19] O=$abc$41255$n5423
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[19] CO=$auto$alumacc.cc:474:replace_alu$6570.C[20] I0=soc.cpu.decoded_imm[19] I1=soc.cpu.reg_op1[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[1] I2=soc.cpu.reg_op1[1] I3=$auto$alumacc.cc:474:replace_alu$6570.C[1] O=$abc$41255$n5405
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[1] CO=$auto$alumacc.cc:474:replace_alu$6570.C[2] I0=soc.cpu.decoded_imm[1] I1=soc.cpu.reg_op1[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[20] I2=soc.cpu.reg_op1[20] I3=$auto$alumacc.cc:474:replace_alu$6570.C[20] O=$abc$41255$n5424
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[20] CO=$auto$alumacc.cc:474:replace_alu$6570.C[21] I0=soc.cpu.decoded_imm[20] I1=soc.cpu.reg_op1[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[21] I2=soc.cpu.reg_op1[21] I3=$auto$alumacc.cc:474:replace_alu$6570.C[21] O=$abc$41255$n5425
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[21] CO=$auto$alumacc.cc:474:replace_alu$6570.C[22] I0=soc.cpu.decoded_imm[21] I1=soc.cpu.reg_op1[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[22] I2=soc.cpu.reg_op1[22] I3=$auto$alumacc.cc:474:replace_alu$6570.C[22] O=$abc$41255$n5426
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[22] CO=$auto$alumacc.cc:474:replace_alu$6570.C[23] I0=soc.cpu.decoded_imm[22] I1=soc.cpu.reg_op1[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[23] I2=soc.cpu.reg_op1[23] I3=$auto$alumacc.cc:474:replace_alu$6570.C[23] O=$abc$41255$n5427
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[23] CO=$auto$alumacc.cc:474:replace_alu$6570.C[24] I0=soc.cpu.decoded_imm[23] I1=soc.cpu.reg_op1[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[24] I2=soc.cpu.reg_op1[24] I3=$auto$alumacc.cc:474:replace_alu$6570.C[24] O=$abc$41255$n5428
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[24] CO=$auto$alumacc.cc:474:replace_alu$6570.C[25] I0=soc.cpu.decoded_imm[24] I1=soc.cpu.reg_op1[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[25] I2=soc.cpu.reg_op1[25] I3=$auto$alumacc.cc:474:replace_alu$6570.C[25] O=$abc$41255$n5429
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[25] CO=$auto$alumacc.cc:474:replace_alu$6570.C[26] I0=soc.cpu.decoded_imm[25] I1=soc.cpu.reg_op1[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[26] I2=soc.cpu.reg_op1[26] I3=$auto$alumacc.cc:474:replace_alu$6570.C[26] O=$abc$41255$n5430
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[26] CO=$auto$alumacc.cc:474:replace_alu$6570.C[27] I0=soc.cpu.decoded_imm[26] I1=soc.cpu.reg_op1[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[27] I2=soc.cpu.reg_op1[27] I3=$auto$alumacc.cc:474:replace_alu$6570.C[27] O=$abc$41255$n5431
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[27] CO=$auto$alumacc.cc:474:replace_alu$6570.C[28] I0=soc.cpu.decoded_imm[27] I1=soc.cpu.reg_op1[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[28] I2=soc.cpu.reg_op1[28] I3=$auto$alumacc.cc:474:replace_alu$6570.C[28] O=$abc$41255$n5432
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[28] CO=$auto$alumacc.cc:474:replace_alu$6570.C[29] I0=soc.cpu.decoded_imm[28] I1=soc.cpu.reg_op1[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[29] I2=soc.cpu.reg_op1[29] I3=$auto$alumacc.cc:474:replace_alu$6570.C[29] O=$abc$41255$n5433
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[29] CO=$auto$alumacc.cc:474:replace_alu$6570.C[30] I0=soc.cpu.decoded_imm[29] I1=soc.cpu.reg_op1[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[2] I2=soc.cpu.reg_op1[2] I3=$auto$alumacc.cc:474:replace_alu$6570.C[2] O=$abc$41255$n5406
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[2] CO=$auto$alumacc.cc:474:replace_alu$6570.C[3] I0=soc.cpu.decoded_imm[2] I1=soc.cpu.reg_op1[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[30] I2=soc.cpu.reg_op1[30] I3=$auto$alumacc.cc:474:replace_alu$6570.C[30] O=$abc$41255$n5434
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[30] CO=$auto$alumacc.cc:474:replace_alu$6570.C[31] I0=soc.cpu.decoded_imm[30] I1=soc.cpu.reg_op1[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[31] I2=soc.cpu.reg_op1[31] I3=$auto$alumacc.cc:474:replace_alu$6570.C[31] O=$abc$41255$n5435
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[3] I2=soc.cpu.reg_op1[3] I3=$auto$alumacc.cc:474:replace_alu$6570.C[3] O=$abc$41255$n5407
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[3] CO=$auto$alumacc.cc:474:replace_alu$6570.C[4] I0=soc.cpu.decoded_imm[3] I1=soc.cpu.reg_op1[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[4] I2=soc.cpu.reg_op1[4] I3=$auto$alumacc.cc:474:replace_alu$6570.C[4] O=$abc$41255$n5408
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[4] CO=$auto$alumacc.cc:474:replace_alu$6570.C[5] I0=soc.cpu.decoded_imm[4] I1=soc.cpu.reg_op1[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[5] I2=soc.cpu.reg_op1[5] I3=$auto$alumacc.cc:474:replace_alu$6570.C[5] O=$abc$41255$n5409
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[5] CO=$auto$alumacc.cc:474:replace_alu$6570.C[6] I0=soc.cpu.decoded_imm[5] I1=soc.cpu.reg_op1[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[6] I2=soc.cpu.reg_op1[6] I3=$auto$alumacc.cc:474:replace_alu$6570.C[6] O=$abc$41255$n5410
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[6] CO=$auto$alumacc.cc:474:replace_alu$6570.C[7] I0=soc.cpu.decoded_imm[6] I1=soc.cpu.reg_op1[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[7] I2=soc.cpu.reg_op1[7] I3=$auto$alumacc.cc:474:replace_alu$6570.C[7] O=$abc$41255$n5411
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[7] CO=$auto$alumacc.cc:474:replace_alu$6570.C[8] I0=soc.cpu.decoded_imm[7] I1=soc.cpu.reg_op1[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[8] I2=soc.cpu.reg_op1[8] I3=$auto$alumacc.cc:474:replace_alu$6570.C[8] O=$abc$41255$n5412
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[8] CO=$auto$alumacc.cc:474:replace_alu$6570.C[9] I0=soc.cpu.decoded_imm[8] I1=soc.cpu.reg_op1[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.decoded_imm[9] I2=soc.cpu.reg_op1[9] I3=$auto$alumacc.cc:474:replace_alu$6570.C[9] O=$abc$41255$n5413
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6570.C[9] CO=$auto$alumacc.cc:474:replace_alu$6570.C[10] I0=soc.cpu.decoded_imm[9] I1=soc.cpu.reg_op1[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1848|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$abc$41255$n7 I2=reset_cnt[0] I3=$false O=$0\reset_cnt[5:0][0]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$false CO=$auto$alumacc.cc:474:replace_alu$6573.C[1] I0=$abc$41255$n7 I1=reset_cnt[0]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[1] I3=$auto$alumacc.cc:474:replace_alu$6573.C[1] O=$0\reset_cnt[5:0][1]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6573.C[1] CO=$auto$alumacc.cc:474:replace_alu$6573.C[2] I0=$false I1=reset_cnt[1]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[2] I3=$auto$alumacc.cc:474:replace_alu$6573.C[2] O=$0\reset_cnt[5:0][2]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6573.C[2] CO=$auto$alumacc.cc:474:replace_alu$6573.C[3] I0=$false I1=reset_cnt[2]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[3] I3=$auto$alumacc.cc:474:replace_alu$6573.C[3] O=$0\reset_cnt[5:0][3]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6573.C[3] CO=$auto$alumacc.cc:474:replace_alu$6573.C[4] I0=$false I1=reset_cnt[3]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[4] I3=$auto$alumacc.cc:474:replace_alu$6573.C[4] O=$0\reset_cnt[5:0][4]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6573.C[4] CO=$auto$alumacc.cc:474:replace_alu$6573.C[5] I0=$false I1=reset_cnt[4]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=reset_cnt[5] I3=$auto$alumacc.cc:474:replace_alu$6573.C[5] O=$0\reset_cnt[5:0][5]
.attr src "../../hdl/top.v:109|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[0] I2=$abc$41255$n7506 I3=$true O=$abc$41255$n5750
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$true CO=$auto$alumacc.cc:474:replace_alu$6576.C[1] I0=soc.cpu.reg_op1[0] I1=$abc$41255$n7506
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[10] I2=$abc$41255$n7519 I3=$auto$alumacc.cc:474:replace_alu$6576.C[10] O=$abc$41255$n5780
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[10] CO=$auto$alumacc.cc:474:replace_alu$6576.C[11] I0=soc.cpu.reg_op1[10] I1=$abc$41255$n7519
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[11] I2=$abc$41255$n7521 I3=$auto$alumacc.cc:474:replace_alu$6576.C[11] O=$abc$41255$n5783
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[11] CO=$auto$alumacc.cc:474:replace_alu$6576.C[12] I0=soc.cpu.reg_op1[11] I1=$abc$41255$n7521
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[12] I2=$abc$41255$n7523 I3=$auto$alumacc.cc:474:replace_alu$6576.C[12] O=$abc$41255$n5786
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[12] CO=$auto$alumacc.cc:474:replace_alu$6576.C[13] I0=soc.cpu.reg_op1[12] I1=$abc$41255$n7523
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[13] I2=$abc$41255$n7525 I3=$auto$alumacc.cc:474:replace_alu$6576.C[13] O=$abc$41255$n5789
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[13] CO=$auto$alumacc.cc:474:replace_alu$6576.C[14] I0=soc.cpu.reg_op1[13] I1=$abc$41255$n7525
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[14] I2=$abc$41255$n7527 I3=$auto$alumacc.cc:474:replace_alu$6576.C[14] O=$abc$41255$n5792
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[14] CO=$auto$alumacc.cc:474:replace_alu$6576.C[15] I0=soc.cpu.reg_op1[14] I1=$abc$41255$n7527
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[15] I2=$abc$41255$n7529 I3=$auto$alumacc.cc:474:replace_alu$6576.C[15] O=$abc$41255$n5795
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[15] CO=$auto$alumacc.cc:474:replace_alu$6576.C[16] I0=soc.cpu.reg_op1[15] I1=$abc$41255$n7529
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[16] I2=$abc$41255$n7531 I3=$auto$alumacc.cc:474:replace_alu$6576.C[16] O=$abc$41255$n5798
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[16] CO=$auto$alumacc.cc:474:replace_alu$6576.C[17] I0=soc.cpu.reg_op1[16] I1=$abc$41255$n7531
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[17] I2=$abc$41255$n7533 I3=$auto$alumacc.cc:474:replace_alu$6576.C[17] O=$abc$41255$n5801
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[17] CO=$auto$alumacc.cc:474:replace_alu$6576.C[18] I0=soc.cpu.reg_op1[17] I1=$abc$41255$n7533
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[18] I2=$abc$41255$n7535 I3=$auto$alumacc.cc:474:replace_alu$6576.C[18] O=$abc$41255$n5804
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[18] CO=$auto$alumacc.cc:474:replace_alu$6576.C[19] I0=soc.cpu.reg_op1[18] I1=$abc$41255$n7535
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[19] I2=$abc$41255$n7537 I3=$auto$alumacc.cc:474:replace_alu$6576.C[19] O=$abc$41255$n5807
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[19] CO=$auto$alumacc.cc:474:replace_alu$6576.C[20] I0=soc.cpu.reg_op1[19] I1=$abc$41255$n7537
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[1] I2=$abc$41255$n7507 I3=$auto$alumacc.cc:474:replace_alu$6576.C[1] O=$abc$41255$n5753
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[1] CO=$auto$alumacc.cc:474:replace_alu$6576.C[2] I0=soc.cpu.reg_op1[1] I1=$abc$41255$n7507
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[20] I2=$abc$41255$n7539 I3=$auto$alumacc.cc:474:replace_alu$6576.C[20] O=$abc$41255$n5810
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[20] CO=$auto$alumacc.cc:474:replace_alu$6576.C[21] I0=soc.cpu.reg_op1[20] I1=$abc$41255$n7539
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[21] I2=$abc$41255$n7541 I3=$auto$alumacc.cc:474:replace_alu$6576.C[21] O=$abc$41255$n5813
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[21] CO=$auto$alumacc.cc:474:replace_alu$6576.C[22] I0=soc.cpu.reg_op1[21] I1=$abc$41255$n7541
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[22] I2=$abc$41255$n7543 I3=$auto$alumacc.cc:474:replace_alu$6576.C[22] O=$abc$41255$n5816
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[22] CO=$auto$alumacc.cc:474:replace_alu$6576.C[23] I0=soc.cpu.reg_op1[22] I1=$abc$41255$n7543
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[23] I2=$abc$41255$n7545 I3=$auto$alumacc.cc:474:replace_alu$6576.C[23] O=$abc$41255$n5819
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[23] CO=$auto$alumacc.cc:474:replace_alu$6576.C[24] I0=soc.cpu.reg_op1[23] I1=$abc$41255$n7545
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[24] I2=$abc$41255$n7547 I3=$auto$alumacc.cc:474:replace_alu$6576.C[24] O=$abc$41255$n5822
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[24] CO=$auto$alumacc.cc:474:replace_alu$6576.C[25] I0=soc.cpu.reg_op1[24] I1=$abc$41255$n7547
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[25] I2=$abc$41255$n7549 I3=$auto$alumacc.cc:474:replace_alu$6576.C[25] O=$abc$41255$n5825
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[25] CO=$auto$alumacc.cc:474:replace_alu$6576.C[26] I0=soc.cpu.reg_op1[25] I1=$abc$41255$n7549
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[26] I2=$abc$41255$n7551 I3=$auto$alumacc.cc:474:replace_alu$6576.C[26] O=$abc$41255$n5828
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[26] CO=$auto$alumacc.cc:474:replace_alu$6576.C[27] I0=soc.cpu.reg_op1[26] I1=$abc$41255$n7551
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[27] I2=$abc$41255$n7553 I3=$auto$alumacc.cc:474:replace_alu$6576.C[27] O=$abc$41255$n5831
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[27] CO=$auto$alumacc.cc:474:replace_alu$6576.C[28] I0=soc.cpu.reg_op1[27] I1=$abc$41255$n7553
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[28] I2=$abc$41255$n7555 I3=$auto$alumacc.cc:474:replace_alu$6576.C[28] O=$abc$41255$n5834
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[28] CO=$auto$alumacc.cc:474:replace_alu$6576.C[29] I0=soc.cpu.reg_op1[28] I1=$abc$41255$n7555
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[29] I2=$abc$41255$n7557 I3=$auto$alumacc.cc:474:replace_alu$6576.C[29] O=$abc$41255$n5837
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[29] CO=$auto$alumacc.cc:474:replace_alu$6576.C[30] I0=soc.cpu.reg_op1[29] I1=$abc$41255$n7557
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[2] I2=$abc$41255$n7508 I3=$auto$alumacc.cc:474:replace_alu$6576.C[2] O=$abc$41255$n5756
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[2] CO=$auto$alumacc.cc:474:replace_alu$6576.C[3] I0=soc.cpu.reg_op1[2] I1=$abc$41255$n7508
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[30] I2=$abc$41255$n7559 I3=$auto$alumacc.cc:474:replace_alu$6576.C[30] O=$abc$41255$n5840
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[30] CO=$auto$alumacc.cc:474:replace_alu$6576.C[31] I0=soc.cpu.reg_op1[30] I1=$abc$41255$n7559
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[31] I2=$abc$41255$n7561 I3=$auto$alumacc.cc:474:replace_alu$6576.C[31] O=$abc$41255$n5843
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[3] I2=$abc$41255$n7509 I3=$auto$alumacc.cc:474:replace_alu$6576.C[3] O=$abc$41255$n5759
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[3] CO=$auto$alumacc.cc:474:replace_alu$6576.C[4] I0=soc.cpu.reg_op1[3] I1=$abc$41255$n7509
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[4] I2=$abc$41255$n7510 I3=$auto$alumacc.cc:474:replace_alu$6576.C[4] O=$abc$41255$n5762
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[4] CO=$auto$alumacc.cc:474:replace_alu$6576.C[5] I0=soc.cpu.reg_op1[4] I1=$abc$41255$n7510
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[5] I2=$abc$41255$n7511 I3=$auto$alumacc.cc:474:replace_alu$6576.C[5] O=$abc$41255$n5765
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[5] CO=$auto$alumacc.cc:474:replace_alu$6576.C[6] I0=soc.cpu.reg_op1[5] I1=$abc$41255$n7511
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[6] I2=$abc$41255$n7512 I3=$auto$alumacc.cc:474:replace_alu$6576.C[6] O=$abc$41255$n5768
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[6] CO=$auto$alumacc.cc:474:replace_alu$6576.C[7] I0=soc.cpu.reg_op1[6] I1=$abc$41255$n7512
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[7] I2=$abc$41255$n7513 I3=$auto$alumacc.cc:474:replace_alu$6576.C[7] O=$abc$41255$n5771
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[7] CO=$auto$alumacc.cc:474:replace_alu$6576.C[8] I0=soc.cpu.reg_op1[7] I1=$abc$41255$n7513
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[8] I2=$abc$41255$n7515 I3=$auto$alumacc.cc:474:replace_alu$6576.C[8] O=$abc$41255$n5774
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[8] CO=$auto$alumacc.cc:474:replace_alu$6576.C[9] I0=soc.cpu.reg_op1[8] I1=$abc$41255$n7515
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_op1[9] I2=$abc$41255$n7517 I3=$auto$alumacc.cc:474:replace_alu$6576.C[9] O=$abc$41255$n5777
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6576.C[9] CO=$auto$alumacc.cc:474:replace_alu$6576.C[10] I0=soc.cpu.reg_op1[9] I1=$abc$41255$n7517
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1219|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[0] I2=$false I3=$true O=$abc$41255$n4145
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[10] O=$abc$41255$n4160
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[10] CO=$auto$alumacc.cc:474:replace_alu$6579.C[11] I0=soc.cpu.timer[10] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[11] O=$abc$41255$n4161
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[11] CO=$auto$alumacc.cc:474:replace_alu$6579.C[12] I0=soc.cpu.timer[11] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[12] O=$abc$41255$n4163
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[12] CO=$auto$alumacc.cc:474:replace_alu$6579.C[13] I0=soc.cpu.timer[12] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[13] O=$abc$41255$n4164
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[13] CO=$auto$alumacc.cc:474:replace_alu$6579.C[14] I0=soc.cpu.timer[13] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[14] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[14] O=$abc$41255$n4166
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[14] CO=$auto$alumacc.cc:474:replace_alu$6579.C[15] I0=soc.cpu.timer[14] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[15] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[15] O=$abc$41255$n4167
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[15] CO=$auto$alumacc.cc:474:replace_alu$6579.C[16] I0=soc.cpu.timer[15] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[16] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[16] O=$abc$41255$n4169
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[16] CO=$auto$alumacc.cc:474:replace_alu$6579.C[17] I0=soc.cpu.timer[16] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[17] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[17] O=$abc$41255$n4170
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[17] CO=$auto$alumacc.cc:474:replace_alu$6579.C[18] I0=soc.cpu.timer[17] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[18] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[18] O=$abc$41255$n4172
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[18] CO=$auto$alumacc.cc:474:replace_alu$6579.C[19] I0=soc.cpu.timer[18] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[19] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[19] O=$abc$41255$n4173
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[19] CO=$auto$alumacc.cc:474:replace_alu$6579.C[20] I0=soc.cpu.timer[19] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=soc.cpu.timer[0] CO=$auto$alumacc.cc:474:replace_alu$6579.C[2] I0=soc.cpu.timer[1] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[20] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[20] O=$abc$41255$n4175
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[20] CO=$auto$alumacc.cc:474:replace_alu$6579.C[21] I0=soc.cpu.timer[20] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[21] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[21] O=$abc$41255$n4176
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[21] CO=$auto$alumacc.cc:474:replace_alu$6579.C[22] I0=soc.cpu.timer[21] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[22] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[22] O=$abc$41255$n4178
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[22] CO=$auto$alumacc.cc:474:replace_alu$6579.C[23] I0=soc.cpu.timer[22] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[23] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[23] O=$abc$41255$n4179
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[23] CO=$auto$alumacc.cc:474:replace_alu$6579.C[24] I0=soc.cpu.timer[23] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[24] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[24] O=$abc$41255$n4181
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[24] CO=$auto$alumacc.cc:474:replace_alu$6579.C[25] I0=soc.cpu.timer[24] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[25] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[25] O=$abc$41255$n4182
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[25] CO=$auto$alumacc.cc:474:replace_alu$6579.C[26] I0=soc.cpu.timer[25] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[26] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[26] O=$abc$41255$n4184
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[26] CO=$auto$alumacc.cc:474:replace_alu$6579.C[27] I0=soc.cpu.timer[26] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[27] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[27] O=$abc$41255$n4185
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[27] CO=$auto$alumacc.cc:474:replace_alu$6579.C[28] I0=soc.cpu.timer[27] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[28] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[28] O=$abc$41255$n4187
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[28] CO=$auto$alumacc.cc:474:replace_alu$6579.C[29] I0=soc.cpu.timer[28] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[29] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[29] O=$abc$41255$n4188
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[29] CO=$auto$alumacc.cc:474:replace_alu$6579.C[30] I0=soc.cpu.timer[29] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[2] O=$abc$41255$n4148
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[2] CO=$auto$alumacc.cc:474:replace_alu$6579.C[3] I0=soc.cpu.timer[2] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[30] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[30] O=$abc$41255$n4190
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[30] CO=$auto$alumacc.cc:474:replace_alu$6579.C[31] I0=soc.cpu.timer[30] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[31] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[31] O=$abc$41255$n4191
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[3] O=$abc$41255$n4149
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[3] CO=$auto$alumacc.cc:474:replace_alu$6579.C[4] I0=soc.cpu.timer[3] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[4] O=$abc$41255$n4151
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[4] CO=$auto$alumacc.cc:474:replace_alu$6579.C[5] I0=soc.cpu.timer[4] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[5] O=$abc$41255$n4152
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[5] CO=$auto$alumacc.cc:474:replace_alu$6579.C[6] I0=soc.cpu.timer[5] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[6] O=$abc$41255$n4154
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[6] CO=$auto$alumacc.cc:474:replace_alu$6579.C[7] I0=soc.cpu.timer[6] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[7] O=$abc$41255$n4155
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[7] CO=$auto$alumacc.cc:474:replace_alu$6579.C[8] I0=soc.cpu.timer[7] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[8] O=$abc$41255$n4157
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[8] CO=$auto$alumacc.cc:474:replace_alu$6579.C[9] I0=soc.cpu.timer[8] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.timer[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6579.C[9] O=$abc$41255$n4158
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6579.C[9] CO=$auto$alumacc.cc:474:replace_alu$6579.C[10] I0=soc.cpu.timer[9] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1416|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_sh[0] I2=$false I3=$true O=$abc$41255$n5692
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1829|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.cpu.reg_sh[0] CO=$auto$alumacc.cc:474:replace_alu$6582.C[2] I0=soc.cpu.reg_sh[1] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1829|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_sh[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6582.C[2] O=$abc$41255$n5696
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1829|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6582.C[2] CO=$auto$alumacc.cc:474:replace_alu$6582.C[3] I0=soc.cpu.reg_sh[2] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1829|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_sh[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6582.C[3] O=$abc$41255$n5698
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1829|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6582.C[3] CO=$auto$alumacc.cc:474:replace_alu$6582.C[4] I0=soc.cpu.reg_sh[3] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1829|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.cpu.reg_sh[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6582.C[4] O=$abc$41255$n5700
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1829|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=soc.simpleuart.send_divcnt[0] I3=$false O=$abc$41255$n6455
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$6585.C[10] O=$abc$41255$n6465
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[10] CO=$auto$alumacc.cc:474:replace_alu$6585.C[11] I0=$false I1=soc.simpleuart.send_divcnt[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$6585.C[11] O=$abc$41255$n6466
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[11] CO=$auto$alumacc.cc:474:replace_alu$6585.C[12] I0=$false I1=soc.simpleuart.send_divcnt[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$6585.C[12] O=$abc$41255$n6467
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[12] CO=$auto$alumacc.cc:474:replace_alu$6585.C[13] I0=$false I1=soc.simpleuart.send_divcnt[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$6585.C[13] O=$abc$41255$n6468
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[13] CO=$auto$alumacc.cc:474:replace_alu$6585.C[14] I0=$false I1=soc.simpleuart.send_divcnt[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$6585.C[14] O=$abc$41255$n6469
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[14] CO=$auto$alumacc.cc:474:replace_alu$6585.C[15] I0=$false I1=soc.simpleuart.send_divcnt[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$6585.C[15] O=$abc$41255$n6470
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[15] CO=$auto$alumacc.cc:474:replace_alu$6585.C[16] I0=$false I1=soc.simpleuart.send_divcnt[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$6585.C[16] O=$abc$41255$n6471
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[16] CO=$auto$alumacc.cc:474:replace_alu$6585.C[17] I0=$false I1=soc.simpleuart.send_divcnt[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$6585.C[17] O=$abc$41255$n6472
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[17] CO=$auto$alumacc.cc:474:replace_alu$6585.C[18] I0=$false I1=soc.simpleuart.send_divcnt[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$6585.C[18] O=$abc$41255$n6473
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[18] CO=$auto$alumacc.cc:474:replace_alu$6585.C[19] I0=$false I1=soc.simpleuart.send_divcnt[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$6585.C[19] O=$abc$41255$n6474
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[19] CO=$auto$alumacc.cc:474:replace_alu$6585.C[20] I0=$false I1=soc.simpleuart.send_divcnt[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=soc.simpleuart.send_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$6585.C[2] I0=$false I1=soc.simpleuart.send_divcnt[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$6585.C[20] O=$abc$41255$n6475
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[20] CO=$auto$alumacc.cc:474:replace_alu$6585.C[21] I0=$false I1=soc.simpleuart.send_divcnt[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$6585.C[21] O=$abc$41255$n6476
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[21] CO=$auto$alumacc.cc:474:replace_alu$6585.C[22] I0=$false I1=soc.simpleuart.send_divcnt[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$6585.C[22] O=$abc$41255$n6477
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[22] CO=$auto$alumacc.cc:474:replace_alu$6585.C[23] I0=$false I1=soc.simpleuart.send_divcnt[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$6585.C[23] O=$abc$41255$n6478
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[23] CO=$auto$alumacc.cc:474:replace_alu$6585.C[24] I0=$false I1=soc.simpleuart.send_divcnt[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$6585.C[24] O=$abc$41255$n6479
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[24] CO=$auto$alumacc.cc:474:replace_alu$6585.C[25] I0=$false I1=soc.simpleuart.send_divcnt[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$6585.C[25] O=$abc$41255$n6480
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[25] CO=$auto$alumacc.cc:474:replace_alu$6585.C[26] I0=$false I1=soc.simpleuart.send_divcnt[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$6585.C[26] O=$abc$41255$n6481
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[26] CO=$auto$alumacc.cc:474:replace_alu$6585.C[27] I0=$false I1=soc.simpleuart.send_divcnt[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$6585.C[27] O=$abc$41255$n6482
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[27] CO=$auto$alumacc.cc:474:replace_alu$6585.C[28] I0=$false I1=soc.simpleuart.send_divcnt[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$6585.C[28] O=$abc$41255$n6483
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[28] CO=$auto$alumacc.cc:474:replace_alu$6585.C[29] I0=$false I1=soc.simpleuart.send_divcnt[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$6585.C[29] O=$abc$41255$n6484
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[29] CO=$auto$alumacc.cc:474:replace_alu$6585.C[30] I0=$false I1=soc.simpleuart.send_divcnt[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$6585.C[2] O=$abc$41255$n6457
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[2] CO=$auto$alumacc.cc:474:replace_alu$6585.C[3] I0=$false I1=soc.simpleuart.send_divcnt[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$6585.C[30] O=$abc$41255$n6485
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[30] CO=$auto$alumacc.cc:474:replace_alu$6585.C[31] I0=$false I1=soc.simpleuart.send_divcnt[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$6585.C[31] O=$abc$41255$n6486
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$6585.C[3] O=$abc$41255$n6458
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[3] CO=$auto$alumacc.cc:474:replace_alu$6585.C[4] I0=$false I1=soc.simpleuart.send_divcnt[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$6585.C[4] O=$abc$41255$n6459
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[4] CO=$auto$alumacc.cc:474:replace_alu$6585.C[5] I0=$false I1=soc.simpleuart.send_divcnt[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$6585.C[5] O=$abc$41255$n6460
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[5] CO=$auto$alumacc.cc:474:replace_alu$6585.C[6] I0=$false I1=soc.simpleuart.send_divcnt[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$6585.C[6] O=$abc$41255$n6461
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[6] CO=$auto$alumacc.cc:474:replace_alu$6585.C[7] I0=$false I1=soc.simpleuart.send_divcnt[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$6585.C[7] O=$abc$41255$n6462
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[7] CO=$auto$alumacc.cc:474:replace_alu$6585.C[8] I0=$false I1=soc.simpleuart.send_divcnt[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$6585.C[8] O=$abc$41255$n6463
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[8] CO=$auto$alumacc.cc:474:replace_alu$6585.C[9] I0=$false I1=soc.simpleuart.send_divcnt[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.send_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$6585.C[9] O=$abc$41255$n6464
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6585.C[9] CO=$auto$alumacc.cc:474:replace_alu$6585.C[10] I0=$false I1=soc.simpleuart.send_divcnt[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:112|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=soc.simpleuart.recv_divcnt[0] I3=$false O=$abc$41255$n6211
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[10] I3=$auto$alumacc.cc:474:replace_alu$6588.C[10] O=$abc$41255$n6231
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[10] CO=$auto$alumacc.cc:474:replace_alu$6588.C[11] I0=$false I1=soc.simpleuart.recv_divcnt[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[11] I3=$auto$alumacc.cc:474:replace_alu$6588.C[11] O=$abc$41255$n6233
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[11] CO=$auto$alumacc.cc:474:replace_alu$6588.C[12] I0=$false I1=soc.simpleuart.recv_divcnt[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[12] I3=$auto$alumacc.cc:474:replace_alu$6588.C[12] O=$abc$41255$n6235
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[12] CO=$auto$alumacc.cc:474:replace_alu$6588.C[13] I0=$false I1=soc.simpleuart.recv_divcnt[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[13] I3=$auto$alumacc.cc:474:replace_alu$6588.C[13] O=$abc$41255$n6237
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[13] CO=$auto$alumacc.cc:474:replace_alu$6588.C[14] I0=$false I1=soc.simpleuart.recv_divcnt[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[14] I3=$auto$alumacc.cc:474:replace_alu$6588.C[14] O=$abc$41255$n6239
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[14] CO=$auto$alumacc.cc:474:replace_alu$6588.C[15] I0=$false I1=soc.simpleuart.recv_divcnt[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[15] I3=$auto$alumacc.cc:474:replace_alu$6588.C[15] O=$abc$41255$n6241
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[15] CO=$auto$alumacc.cc:474:replace_alu$6588.C[16] I0=$false I1=soc.simpleuart.recv_divcnt[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[16] I3=$auto$alumacc.cc:474:replace_alu$6588.C[16] O=$abc$41255$n6243
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[16] CO=$auto$alumacc.cc:474:replace_alu$6588.C[17] I0=$false I1=soc.simpleuart.recv_divcnt[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[17] I3=$auto$alumacc.cc:474:replace_alu$6588.C[17] O=$abc$41255$n6245
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[17] CO=$auto$alumacc.cc:474:replace_alu$6588.C[18] I0=$false I1=soc.simpleuart.recv_divcnt[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[18] I3=$auto$alumacc.cc:474:replace_alu$6588.C[18] O=$abc$41255$n6247
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[18] CO=$auto$alumacc.cc:474:replace_alu$6588.C[19] I0=$false I1=soc.simpleuart.recv_divcnt[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[19] I3=$auto$alumacc.cc:474:replace_alu$6588.C[19] O=$abc$41255$n6249
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[19] CO=$auto$alumacc.cc:474:replace_alu$6588.C[20] I0=$false I1=soc.simpleuart.recv_divcnt[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=soc.simpleuart.recv_divcnt[0] CO=$auto$alumacc.cc:474:replace_alu$6588.C[2] I0=$false I1=soc.simpleuart.recv_divcnt[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[20] I3=$auto$alumacc.cc:474:replace_alu$6588.C[20] O=$abc$41255$n6251
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[20] CO=$auto$alumacc.cc:474:replace_alu$6588.C[21] I0=$false I1=soc.simpleuart.recv_divcnt[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[21] I3=$auto$alumacc.cc:474:replace_alu$6588.C[21] O=$abc$41255$n6253
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[21] CO=$auto$alumacc.cc:474:replace_alu$6588.C[22] I0=$false I1=soc.simpleuart.recv_divcnt[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[22] I3=$auto$alumacc.cc:474:replace_alu$6588.C[22] O=$abc$41255$n6255
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[22] CO=$auto$alumacc.cc:474:replace_alu$6588.C[23] I0=$false I1=soc.simpleuart.recv_divcnt[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[23] I3=$auto$alumacc.cc:474:replace_alu$6588.C[23] O=$abc$41255$n6257
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[23] CO=$auto$alumacc.cc:474:replace_alu$6588.C[24] I0=$false I1=soc.simpleuart.recv_divcnt[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[24] I3=$auto$alumacc.cc:474:replace_alu$6588.C[24] O=$abc$41255$n6259
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[24] CO=$auto$alumacc.cc:474:replace_alu$6588.C[25] I0=$false I1=soc.simpleuart.recv_divcnt[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[25] I3=$auto$alumacc.cc:474:replace_alu$6588.C[25] O=$abc$41255$n6261
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[25] CO=$auto$alumacc.cc:474:replace_alu$6588.C[26] I0=$false I1=soc.simpleuart.recv_divcnt[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[26] I3=$auto$alumacc.cc:474:replace_alu$6588.C[26] O=$abc$41255$n6263
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[26] CO=$auto$alumacc.cc:474:replace_alu$6588.C[27] I0=$false I1=soc.simpleuart.recv_divcnt[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[27] I3=$auto$alumacc.cc:474:replace_alu$6588.C[27] O=$abc$41255$n6265
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[27] CO=$auto$alumacc.cc:474:replace_alu$6588.C[28] I0=$false I1=soc.simpleuart.recv_divcnt[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[28] I3=$auto$alumacc.cc:474:replace_alu$6588.C[28] O=$abc$41255$n6267
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[28] CO=$auto$alumacc.cc:474:replace_alu$6588.C[29] I0=$false I1=soc.simpleuart.recv_divcnt[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[29] I3=$auto$alumacc.cc:474:replace_alu$6588.C[29] O=$abc$41255$n6269
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[29] CO=$auto$alumacc.cc:474:replace_alu$6588.C[30] I0=$false I1=soc.simpleuart.recv_divcnt[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[2] I3=$auto$alumacc.cc:474:replace_alu$6588.C[2] O=$abc$41255$n6215
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[2] CO=$auto$alumacc.cc:474:replace_alu$6588.C[3] I0=$false I1=soc.simpleuart.recv_divcnt[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[30] I3=$auto$alumacc.cc:474:replace_alu$6588.C[30] O=$abc$41255$n6271
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[30] CO=$auto$alumacc.cc:474:replace_alu$6588.C[31] I0=$false I1=soc.simpleuart.recv_divcnt[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[31] I3=$auto$alumacc.cc:474:replace_alu$6588.C[31] O=$abc$41255$n6273
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[3] I3=$auto$alumacc.cc:474:replace_alu$6588.C[3] O=$abc$41255$n6217
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[3] CO=$auto$alumacc.cc:474:replace_alu$6588.C[4] I0=$false I1=soc.simpleuart.recv_divcnt[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[4] I3=$auto$alumacc.cc:474:replace_alu$6588.C[4] O=$abc$41255$n6219
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[4] CO=$auto$alumacc.cc:474:replace_alu$6588.C[5] I0=$false I1=soc.simpleuart.recv_divcnt[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[5] I3=$auto$alumacc.cc:474:replace_alu$6588.C[5] O=$abc$41255$n6221
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[5] CO=$auto$alumacc.cc:474:replace_alu$6588.C[6] I0=$false I1=soc.simpleuart.recv_divcnt[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[6] I3=$auto$alumacc.cc:474:replace_alu$6588.C[6] O=$abc$41255$n6223
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[6] CO=$auto$alumacc.cc:474:replace_alu$6588.C[7] I0=$false I1=soc.simpleuart.recv_divcnt[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[7] I3=$auto$alumacc.cc:474:replace_alu$6588.C[7] O=$abc$41255$n6225
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[7] CO=$auto$alumacc.cc:474:replace_alu$6588.C[8] I0=$false I1=soc.simpleuart.recv_divcnt[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[8] I3=$auto$alumacc.cc:474:replace_alu$6588.C[8] O=$abc$41255$n6227
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[8] CO=$auto$alumacc.cc:474:replace_alu$6588.C[9] I0=$false I1=soc.simpleuart.recv_divcnt[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_divcnt[9] I3=$auto$alumacc.cc:474:replace_alu$6588.C[9] O=$abc$41255$n6229
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6588.C[9] CO=$auto$alumacc.cc:474:replace_alu$6588.C[10] I0=$false I1=soc.simpleuart.recv_divcnt[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:74|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=soc.simpleuart.recv_state[0] I3=$false O=$abc$41255$n7047
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.recv_state[0] CO=$auto$alumacc.cc:474:replace_alu$6591.C[2] I0=$false I1=soc.simpleuart.recv_state[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[2] I3=$auto$alumacc.cc:474:replace_alu$6591.C[2] O=$abc$41255$n7051
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6591.C[2] CO=$auto$alumacc.cc:474:replace_alu$6591.C[3] I0=$false I1=soc.simpleuart.recv_state[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=soc.simpleuart.recv_state[3] I3=$auto$alumacc.cc:474:replace_alu$6591.C[3] O=$abc$41255$n7053
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[0] I2=$false I3=$true O=$abc$41255$n6354
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=soc.simpleuart.send_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$6594.C[2] I0=soc.simpleuart.send_bitcnt[1] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6594.C[2] O=$abc$41255$n6356
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$6594.C[2] CO=$auto$alumacc.cc:474:replace_alu$6594.C[3] I0=soc.simpleuart.send_bitcnt[2] I1=$true
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=soc.simpleuart.send_bitcnt[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$6594.C[3] O=$abc$41255$n6357
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:132|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFSR C=CLK D=soc.cpu.cpuregs.wen Q=$abc$41255$n4723 R=$abc$41255$n4002
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4429 Q=$abc$41255$n2261
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4428 Q=$abc$41255$n2268
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4432 Q=$abc$41255$n2267
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4433 Q=$abc$41255$n2265
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4434 Q=$abc$41255$n2264
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4435 Q=$abc$41255$n2262
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4133 Q=lcd_peripheral.fast_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n663 Q=lcd_peripheral.fast_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n484 Q=lcd_peripheral.fast_state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n1367 Q=lcd_peripheral.fast_state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n1176 Q=lcd_peripheral.fast_state[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n1096 Q=lcd_peripheral.fast_state[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[0] Q=soc.cpu.mem_rdata_q[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[1] Q=soc.cpu.mem_rdata_q[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[2] Q=soc.cpu.mem_rdata_q[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[3] Q=soc.cpu.mem_rdata_q[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[4] Q=soc.cpu.mem_rdata_q[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[5] Q=soc.cpu.mem_rdata_q[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[6] Q=soc.cpu.mem_rdata_q[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[7] Q=soc.cpu.mem_rdata_q[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[8] Q=soc.cpu.mem_rdata_q[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[9] Q=soc.cpu.mem_rdata_q[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[10] Q=soc.cpu.mem_rdata_q[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[11] Q=soc.cpu.mem_rdata_q[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[12] Q=soc.cpu.mem_rdata_q[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[13] Q=soc.cpu.mem_rdata_q[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[14] Q=soc.cpu.mem_rdata_q[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[15] Q=soc.cpu.mem_rdata_q[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[16] Q=soc.cpu.mem_rdata_q[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[17] Q=soc.cpu.mem_rdata_q[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[18] Q=soc.cpu.mem_rdata_q[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[19] Q=soc.cpu.mem_rdata_q[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[20] Q=soc.cpu.mem_rdata_q[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[21] Q=soc.cpu.mem_rdata_q[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[22] Q=soc.cpu.mem_rdata_q[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[23] Q=soc.cpu.mem_rdata_q[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[24] Q=soc.cpu.mem_rdata_q[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[25] Q=soc.cpu.mem_rdata_q[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[26] Q=soc.cpu.mem_rdata_q[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[27] Q=soc.cpu.mem_rdata_q[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[28] Q=soc.cpu.mem_rdata_q[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[29] Q=soc.cpu.mem_rdata_q[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[30] Q=soc.cpu.mem_rdata_q[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.mem_rdata_latched[31] Q=soc.cpu.mem_rdata_q[31]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:414|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n1615 E=$abc$41255$n3568 Q=soc.cpu.mem_state[0] R=$abc$41255$n3566
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n1608 E=$abc$41255$n3568 Q=soc.cpu.mem_state[1] R=$abc$41255$n3566
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4842 E=$abc$41255$n3564 Q=soc.cpu.mem_wstrb[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4845 E=$abc$41255$n3564 Q=soc.cpu.mem_wstrb[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4848 E=$abc$41255$n3564 Q=soc.cpu.mem_wstrb[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4851 E=$abc$41255$n3564 Q=soc.cpu.mem_wstrb[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.reg_op2[0] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.reg_op2[1] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.reg_op2[2] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.reg_op2[3] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.reg_op2[4] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.reg_op2[5] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.reg_op2[6] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.reg_op2[7] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[8] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[9] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[10] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[11] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[12] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[13] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[14] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[15] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[16] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[17] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[18] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[19] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[20] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[21] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[22] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[23] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[24] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[25] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[26] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[27] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[28] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[29] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[30] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_wdata[31] E=$abc$41255$n3571 Q=soc.cpu.mem_wdata[31]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n3574 Q=soc.cpu.mem_addr[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n3574 Q=soc.cpu.mem_addr[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[2] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[3] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[4] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[5] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[6] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[7] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[8] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[9] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[10] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[11] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[12] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[13] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[14] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[15] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[16] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[17] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[18] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[19] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[20] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[21] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[22] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[23] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[24] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[25] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[26] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[27] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[28] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[29] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[30] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_la_addr[31] E=$abc$41255$n3574 Q=soc.cpu.mem_addr[31]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2976 E=$abc$41255$n3578 Q=soc.cpu.mem_valid R=$abc$41255$n3566
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:549|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$41255$n4878 Q=soc.cpu.is_compare R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$abc$41255$n4526 E=$abc$41255$n3579 Q=soc.cpu.is_alu_reg_reg
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4527 E=$abc$41255$n3579 Q=soc.cpu.is_alu_reg_imm
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$41255$n1050 Q=soc.cpu.is_lbu_lhu_lw
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n4530 E=$abc$41255$n3580 Q=soc.cpu.is_beq_bne_blt_bge_bltu_bgeu R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$41255$n1054 Q=soc.cpu.is_slti_blt_slt
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n1063 Q=soc.cpu.is_lui_auipc_jal_jalr_addi_add_sub R=$abc$41255$n3581
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$abc$41255$n4629 E=$abc$41255$n3581 Q=soc.cpu.is_sll_srl_sra
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4528 E=$abc$41255$n3579 Q=soc.cpu.is_sb_sh_sw
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4631 E=$abc$41255$n3581 Q=soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4632 E=$abc$41255$n3581 Q=soc.cpu.is_slli_srli_srai
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4529 E=$abc$41255$n3579 Q=soc.cpu.is_lb_lh_lw_lbu_lhu
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$41255$n1066 Q=soc.cpu.is_lui_auipc_jal
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[21] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[22] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[23] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[24] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[25] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[26] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[27] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[28] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[29] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[30] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[20] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[12] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[13] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[14] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[15] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[16] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[17] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[18] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[19] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[31] E=$abc$41255$n3579 Q=soc.cpu.decoded_imm_uj[31]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n2822 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2836 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[1] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2843 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[2] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2850 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[3] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2857 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[4] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n1642 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[5] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2864 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[6] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n1649 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[7] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2871 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[8] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2878 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[9] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n1656 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[10] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2884 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[11] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2889 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[12] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2895 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[13] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2900 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[14] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2369 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[15] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2905 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[16] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2910 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[17] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2915 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[18] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2920 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[19] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2925 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[20] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2930 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[21] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2935 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[22] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2940 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[23] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n1665 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[24] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2945 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[25] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2950 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[26] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n1670 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[27] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2955 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[28] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2960 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[29] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2965 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[30] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n1675 E=$abc$41255$n3581 Q=soc.cpu.decoded_imm[31] R=$abc$41255$n1
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$41255$n4868 Q=soc.cpu.decoded_rs2[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4870 Q=soc.cpu.decoded_rs2[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4872 Q=soc.cpu.decoded_rs2[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4874 Q=soc.cpu.decoded_rs2[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4876 Q=soc.cpu.decoded_rs2[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=soc.cpu.decoded_rs2[5] Q=soc.cpu.decoded_rs2[5] R=$abc$41255$n3579
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4880 Q=soc.cpu.decoded_rs1[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4882 Q=soc.cpu.decoded_rs1[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4884 Q=soc.cpu.decoded_rs1[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4886 Q=soc.cpu.decoded_rs1[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4888 Q=soc.cpu.decoded_rs1[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4895 Q=soc.cpu.decoded_rs1[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[7] E=$abc$41255$n3579 Q=soc.cpu.decoded_rd[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[8] E=$abc$41255$n3579 Q=soc.cpu.decoded_rd[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[9] E=$abc$41255$n3579 Q=soc.cpu.decoded_rd[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[10] E=$abc$41255$n3579 Q=soc.cpu.decoded_rd[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=soc.cpu.mem_rdata_latched[11] E=$abc$41255$n3579 Q=soc.cpu.decoded_rd[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n3579 Q=soc.cpu.decoded_rd[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4633 E=$abc$41255$n3581 Q=soc.cpu.instr_timer
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4681 E=$abc$41255$n3579 Q=soc.cpu.instr_waitirq
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4634 E=$abc$41255$n3581 Q=soc.cpu.instr_maskirq
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4682 E=$abc$41255$n3579 Q=soc.cpu.instr_retirq
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4635 E=$abc$41255$n3581 Q=soc.cpu.instr_setq
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4636 E=$abc$41255$n3581 Q=soc.cpu.instr_getq
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4638 E=$abc$41255$n3582 Q=soc.cpu.instr_and R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4640 E=$abc$41255$n3582 Q=soc.cpu.instr_or R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4642 E=$abc$41255$n3582 Q=soc.cpu.instr_sra R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4643 E=$abc$41255$n3582 Q=soc.cpu.instr_srl R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4645 E=$abc$41255$n3582 Q=soc.cpu.instr_xor R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4647 E=$abc$41255$n3582 Q=soc.cpu.instr_sltu R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4649 E=$abc$41255$n3582 Q=soc.cpu.instr_slt R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4651 E=$abc$41255$n3582 Q=soc.cpu.instr_sll R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4653 E=$abc$41255$n3582 Q=soc.cpu.instr_sub R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4654 E=$abc$41255$n3582 Q=soc.cpu.instr_add R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4656 E=$abc$41255$n3581 Q=soc.cpu.instr_srai
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4657 E=$abc$41255$n3581 Q=soc.cpu.instr_srli
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4659 E=$abc$41255$n3581 Q=soc.cpu.instr_slli
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4660 E=$abc$41255$n3582 Q=soc.cpu.instr_andi R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4661 E=$abc$41255$n3582 Q=soc.cpu.instr_ori R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4662 E=$abc$41255$n3582 Q=soc.cpu.instr_xori R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4663 E=$abc$41255$n3582 Q=soc.cpu.instr_sltiu R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4664 E=$abc$41255$n3582 Q=soc.cpu.instr_slti R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4665 E=$abc$41255$n3582 Q=soc.cpu.instr_addi R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4666 E=$abc$41255$n3581 Q=soc.cpu.instr_sw
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4667 E=$abc$41255$n3581 Q=soc.cpu.instr_sh
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4668 E=$abc$41255$n3581 Q=soc.cpu.instr_sb
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4669 E=$abc$41255$n3581 Q=soc.cpu.instr_lhu
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4670 E=$abc$41255$n3581 Q=soc.cpu.instr_lbu
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4671 E=$abc$41255$n3581 Q=soc.cpu.instr_lw
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4672 E=$abc$41255$n3581 Q=soc.cpu.instr_lh
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4673 E=$abc$41255$n3581 Q=soc.cpu.instr_lb
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4674 E=$abc$41255$n3582 Q=soc.cpu.instr_bgeu R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4675 E=$abc$41255$n3582 Q=soc.cpu.instr_bltu R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4676 E=$abc$41255$n3582 Q=soc.cpu.instr_bge R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4677 E=$abc$41255$n3582 Q=soc.cpu.instr_blt R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4678 E=$abc$41255$n3582 Q=soc.cpu.instr_bne R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4679 E=$abc$41255$n3582 Q=soc.cpu.instr_beq R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4683 E=$abc$41255$n3579 Q=soc.cpu.instr_jalr
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4536 E=$abc$41255$n3579 Q=soc.cpu.instr_jal
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4537 E=$abc$41255$n3579 Q=soc.cpu.instr_auipc
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n4538 E=$abc$41255$n3579 Q=soc.cpu.instr_lui
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:840|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[0] Q=soc.cpu.alu_out_q[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[1] Q=soc.cpu.alu_out_q[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[2] Q=soc.cpu.alu_out_q[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[3] Q=soc.cpu.alu_out_q[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[4] Q=soc.cpu.alu_out_q[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[5] Q=soc.cpu.alu_out_q[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[6] Q=soc.cpu.alu_out_q[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[7] Q=soc.cpu.alu_out_q[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[8] Q=soc.cpu.alu_out_q[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[9] Q=soc.cpu.alu_out_q[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[10] Q=soc.cpu.alu_out_q[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[11] Q=soc.cpu.alu_out_q[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[12] Q=soc.cpu.alu_out_q[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[13] Q=soc.cpu.alu_out_q[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[14] Q=soc.cpu.alu_out_q[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[15] Q=soc.cpu.alu_out_q[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[16] Q=soc.cpu.alu_out_q[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[17] Q=soc.cpu.alu_out_q[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[18] Q=soc.cpu.alu_out_q[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[19] Q=soc.cpu.alu_out_q[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[20] Q=soc.cpu.alu_out_q[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[21] Q=soc.cpu.alu_out_q[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[22] Q=soc.cpu.alu_out_q[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[23] Q=soc.cpu.alu_out_q[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[24] Q=soc.cpu.alu_out_q[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[25] Q=soc.cpu.alu_out_q[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[26] Q=soc.cpu.alu_out_q[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[27] Q=soc.cpu.alu_out_q[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[28] Q=soc.cpu.alu_out_q[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[29] Q=soc.cpu.alu_out_q[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[30] Q=soc.cpu.alu_out_q[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.alu_out[31] Q=soc.cpu.alu_out_q[31]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5711 Q=soc.cpu.do_waitirq R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n2772 E=$abc$41255$n3593 Q=soc.cpu.latched_rd[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n2777 E=$abc$41255$n3593 Q=soc.cpu.latched_rd[1] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2782 E=$abc$41255$n3593 Q=soc.cpu.latched_rd[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2787 E=$abc$41255$n3593 Q=soc.cpu.latched_rd[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2792 E=$abc$41255$n3593 Q=soc.cpu.latched_rd[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2797 E=$abc$41255$n3593 Q=soc.cpu.latched_rd[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6893 E=$abc$41255$n3588 Q=soc.cpu.latched_is_lh R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6896 E=$abc$41255$n3588 Q=soc.cpu.latched_is_lu R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n3592 Q=soc.cpu.latched_compr
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n2803 E=$abc$41255$n3593 Q=soc.cpu.latched_branch R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n8035 E=$abc$41255$n3594 Q=soc.cpu.latched_stalu R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=CLK D=$abc$41255$n6897 Q=soc.cpu.latched_store S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n5880 E=$abc$41255$n3596 Q=soc.cpu.irq_state[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n5881 E=$abc$41255$n3596 Q=soc.cpu.irq_state[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$41255$n5709 Q=soc.cpu.decoder_pseudo_trigger R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n5703 Q=soc.cpu.decoder_trigger
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n5718 E=$abc$41255$n3599 Q=soc.cpu.mem_do_wdata R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n5717 E=$abc$41255$n3601 Q=soc.cpu.mem_do_rdata R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n5636 E=$abc$41255$n3608 Q=soc.cpu.mem_do_rinst S=$abc$41255$n3603
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4617 E=$abc$41255$n3628 Q=soc.cpu.mem_do_prefetch R=$abc$41255$n3597
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$41255$n5536 Q=soc.cpu.timer[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5539 Q=soc.cpu.timer[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5542 Q=soc.cpu.timer[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5545 Q=soc.cpu.timer[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5548 Q=soc.cpu.timer[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5551 Q=soc.cpu.timer[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5554 Q=soc.cpu.timer[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5557 Q=soc.cpu.timer[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5560 Q=soc.cpu.timer[8] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5563 Q=soc.cpu.timer[9] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5566 Q=soc.cpu.timer[10] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5569 Q=soc.cpu.timer[11] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5572 Q=soc.cpu.timer[12] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5575 Q=soc.cpu.timer[13] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5578 Q=soc.cpu.timer[14] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5581 Q=soc.cpu.timer[15] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5584 Q=soc.cpu.timer[16] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5587 Q=soc.cpu.timer[17] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5590 Q=soc.cpu.timer[18] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5593 Q=soc.cpu.timer[19] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5596 Q=soc.cpu.timer[20] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5599 Q=soc.cpu.timer[21] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5602 Q=soc.cpu.timer[22] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5605 Q=soc.cpu.timer[23] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5608 Q=soc.cpu.timer[24] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5611 Q=soc.cpu.timer[25] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5614 Q=soc.cpu.timer[26] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5617 Q=soc.cpu.timer[27] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5620 Q=soc.cpu.timer[28] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5623 Q=soc.cpu.timer[29] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5626 Q=soc.cpu.timer[30] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5629 Q=soc.cpu.timer[31] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n5732 Q=soc.cpu.irq_pending[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n3444 E=$abc$41255$n3636 Q=soc.cpu.irq_pending[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$41255$n5747 Q=soc.cpu.irq_pending[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n7715 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7716 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7717 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7718 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7719 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7720 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[8] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7721 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[9] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7722 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[10] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7723 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[11] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7724 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[12] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7725 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[13] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7726 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[14] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7727 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[15] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7728 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[16] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7729 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[17] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7730 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[18] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7731 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[19] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7732 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[20] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7733 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[21] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7734 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[22] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7735 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[23] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7736 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[24] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7737 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[25] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7738 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[26] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7739 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[27] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7740 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[28] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7741 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[29] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7742 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[30] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7743 E=$abc$41255$n3630 Q=soc.cpu.irq_pending[31] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[0] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[0] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[1] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[1] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[2] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[2] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[3] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[3] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[4] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[4] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[5] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[5] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[6] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[6] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[7] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[7] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[8] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[8] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[9] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[9] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[10] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[10] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[11] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[11] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[12] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[12] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[13] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[13] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[14] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[14] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[15] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[15] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[16] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[16] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[17] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[17] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[18] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[18] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[19] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[19] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[20] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[20] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[21] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[21] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[22] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[22] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[23] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[23] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[24] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[24] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[25] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[25] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[26] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[26] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[27] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[27] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[28] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[28] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[29] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[29] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[30] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[30] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.cpuregs_rs1[31] E=$abc$41255$n3635 Q=soc.cpu.irq_mask[31] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n1601 E=$abc$41255$n3636 Q=soc.cpu.irq_active R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.irq_active E=$abc$41255$n3643 Q=soc.cpu.irq_delay R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$41255$n5693 Q=soc.cpu.reg_sh[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$abc$41255$n5695 E=$abc$41255$n3646 Q=soc.cpu.reg_sh[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$41255$n5697 Q=soc.cpu.reg_sh[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n5699 Q=soc.cpu.reg_sh[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n5701 Q=soc.cpu.reg_sh[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7015 Q=soc.cpu.reg_out[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7016 Q=soc.cpu.reg_out[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7017 Q=soc.cpu.reg_out[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7018 Q=soc.cpu.reg_out[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7019 Q=soc.cpu.reg_out[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7020 Q=soc.cpu.reg_out[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7021 Q=soc.cpu.reg_out[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7022 Q=soc.cpu.reg_out[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7023 Q=soc.cpu.reg_out[8] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=CLK D=$abc$41255$n7024 Q=soc.cpu.reg_out[9] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=CLK D=$abc$41255$n7025 Q=soc.cpu.reg_out[10] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=CLK D=$abc$41255$n7026 Q=soc.cpu.reg_out[11] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7027 Q=soc.cpu.reg_out[12] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7028 Q=soc.cpu.reg_out[13] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7029 Q=soc.cpu.reg_out[14] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7030 Q=soc.cpu.reg_out[15] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7031 Q=soc.cpu.reg_out[16] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7032 Q=soc.cpu.reg_out[17] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7033 Q=soc.cpu.reg_out[18] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7034 Q=soc.cpu.reg_out[19] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7035 Q=soc.cpu.reg_out[20] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7036 Q=soc.cpu.reg_out[21] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7037 Q=soc.cpu.reg_out[22] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7038 Q=soc.cpu.reg_out[23] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7039 Q=soc.cpu.reg_out[24] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7040 Q=soc.cpu.reg_out[25] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7041 Q=soc.cpu.reg_out[26] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7042 Q=soc.cpu.reg_out[27] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7043 Q=soc.cpu.reg_out[28] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7044 Q=soc.cpu.reg_out[29] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7045 Q=soc.cpu.reg_out[30] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7046 Q=soc.cpu.reg_out[31] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$abc$41255$n5438 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5441 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5444 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5447 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5450 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5453 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5456 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5459 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5462 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5465 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5468 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5471 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5474 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5477 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5480 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5483 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5486 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5489 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5492 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5495 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5498 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5501 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5504 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5507 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5510 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5513 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5516 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5519 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5522 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5525 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5528 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n5531 E=$abc$41255$n3647 Q=soc.cpu.reg_op2[31]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6698 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[0]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6699 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[1]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6700 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[2]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6701 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[3]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6702 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[4]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6703 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[5]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6704 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[6]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6705 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[7]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6706 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[8]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6707 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6708 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[10]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6709 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[11]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6710 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[12]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6711 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[13]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6712 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[14]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6713 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[15]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6714 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[16]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6715 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[17]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6716 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[18]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6717 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[19]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6718 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[20]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6719 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[21]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6720 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[22]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6721 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[23]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6722 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[24]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6723 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[25]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6724 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[26]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6725 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[27]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6726 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[28]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6727 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[29]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6728 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[30]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6729 E=$abc$41255$n3652 Q=soc.cpu.reg_op1[31]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4898 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4901 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4904 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4907 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4910 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4913 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4916 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4919 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4922 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[8] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4925 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[9] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4928 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[10] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4931 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[11] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4934 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[12] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4937 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[13] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4940 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[14] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4943 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[15] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n4946 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[16] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4949 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[17] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n4952 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[18] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4955 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[19] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4958 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[20] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4961 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[21] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4964 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[22] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4967 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[23] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4970 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[24] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4973 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[25] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4976 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[26] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4979 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[27] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4982 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[28] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4985 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[29] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4988 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[30] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4991 E=$abc$41255$n3589 Q=soc.cpu.reg_next_pc[31] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4897 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4900 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4903 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4906 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4909 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4912 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4915 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4918 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4921 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[8] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4924 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[9] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4927 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[10] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4930 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[11] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4933 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[12] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4936 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[13] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4939 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[14] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4942 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[15] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n4945 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[16] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4948 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[17] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n4951 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[18] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4954 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[19] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4957 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[20] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4960 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[21] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4963 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[22] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4966 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[23] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4969 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[24] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4972 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[25] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4975 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[26] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4978 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[27] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4981 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[28] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4984 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[29] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4987 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[30] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n4990 E=$abc$41255$n3589 Q=soc.cpu.reg_pc[31] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=soc.cpu.cpu_state[0] Q=soc.cpu.trap R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:104|../../hdl/picorv32/picorv32.v:1375|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n136 Q=soc.cpu.cpu_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n456 Q=soc.cpu.cpu_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n496 Q=soc.cpu.cpu_state[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n608 Q=soc.cpu.cpu_state[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n908 Q=soc.cpu.cpu_state[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4039 Q=soc.cpu.cpu_state[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n1218 Q=soc.cpu.cpu_state[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=soc.cpu.cpuregs.wen Q=$abc$41255$n4727 R=$abc$41255$n169
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6309 Q=soc.simpleuart.recv_buf_valid R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESS C=CLK D=soc.cpu.mem_wdata[0] E=$abc$41255$n3653 Q=soc.simpleuart.cfg_divider[0] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[1] E=$abc$41255$n3653 Q=soc.simpleuart.cfg_divider[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[2] E=$abc$41255$n3653 Q=soc.simpleuart.cfg_divider[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[3] E=$abc$41255$n3653 Q=soc.simpleuart.cfg_divider[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[4] E=$abc$41255$n3653 Q=soc.simpleuart.cfg_divider[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[5] E=$abc$41255$n3653 Q=soc.simpleuart.cfg_divider[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[6] E=$abc$41255$n3653 Q=soc.simpleuart.cfg_divider[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[7] E=$abc$41255$n3653 Q=soc.simpleuart.cfg_divider[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[8] E=$abc$41255$n3654 Q=soc.simpleuart.cfg_divider[8] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[9] E=$abc$41255$n3654 Q=soc.simpleuart.cfg_divider[9] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[10] E=$abc$41255$n3654 Q=soc.simpleuart.cfg_divider[10] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[11] E=$abc$41255$n3654 Q=soc.simpleuart.cfg_divider[11] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[12] E=$abc$41255$n3654 Q=soc.simpleuart.cfg_divider[12] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[13] E=$abc$41255$n3654 Q=soc.simpleuart.cfg_divider[13] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[14] E=$abc$41255$n3654 Q=soc.simpleuart.cfg_divider[14] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[15] E=$abc$41255$n3654 Q=soc.simpleuart.cfg_divider[15] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[16] E=$abc$41255$n3655 Q=soc.simpleuart.cfg_divider[16] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[17] E=$abc$41255$n3655 Q=soc.simpleuart.cfg_divider[17] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[18] E=$abc$41255$n3655 Q=soc.simpleuart.cfg_divider[18] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[19] E=$abc$41255$n3655 Q=soc.simpleuart.cfg_divider[19] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[20] E=$abc$41255$n3655 Q=soc.simpleuart.cfg_divider[20] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[21] E=$abc$41255$n3655 Q=soc.simpleuart.cfg_divider[21] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[22] E=$abc$41255$n3655 Q=soc.simpleuart.cfg_divider[22] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[23] E=$abc$41255$n3655 Q=soc.simpleuart.cfg_divider[23] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[24] E=$abc$41255$n3656 Q=soc.simpleuart.cfg_divider[24] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[25] E=$abc$41255$n3656 Q=soc.simpleuart.cfg_divider[25] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[26] E=$abc$41255$n3656 Q=soc.simpleuart.cfg_divider[26] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[27] E=$abc$41255$n3656 Q=soc.simpleuart.cfg_divider[27] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[28] E=$abc$41255$n3656 Q=soc.simpleuart.cfg_divider[28] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[29] E=$abc$41255$n3656 Q=soc.simpleuart.cfg_divider[29] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[30] E=$abc$41255$n3656 Q=soc.simpleuart.cfg_divider[30] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[31] E=$abc$41255$n3656 Q=soc.simpleuart.cfg_divider[31] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:55|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[0] E=$abc$41255$n3659 Q=soc.simpleuart.recv_buf_data[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[1] E=$abc$41255$n3659 Q=soc.simpleuart.recv_buf_data[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[2] E=$abc$41255$n3659 Q=soc.simpleuart.recv_buf_data[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[3] E=$abc$41255$n3659 Q=soc.simpleuart.recv_buf_data[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[4] E=$abc$41255$n3659 Q=soc.simpleuart.recv_buf_data[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[5] E=$abc$41255$n3659 Q=soc.simpleuart.recv_buf_data[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[6] E=$abc$41255$n3659 Q=soc.simpleuart.recv_buf_data[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[7] E=$abc$41255$n3659 Q=soc.simpleuart.recv_buf_data[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[1] E=$abc$41255$n3666 Q=soc.simpleuart.recv_pattern[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[2] E=$abc$41255$n3666 Q=soc.simpleuart.recv_pattern[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[3] E=$abc$41255$n3666 Q=soc.simpleuart.recv_pattern[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[4] E=$abc$41255$n3666 Q=soc.simpleuart.recv_pattern[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[5] E=$abc$41255$n3666 Q=soc.simpleuart.recv_pattern[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[6] E=$abc$41255$n3666 Q=soc.simpleuart.recv_pattern[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.simpleuart.recv_pattern[7] E=$abc$41255$n3666 Q=soc.simpleuart.recv_pattern[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=SER_RX E=$abc$41255$n3666 Q=soc.simpleuart.recv_pattern[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$41255$n7055 Q=soc.simpleuart.recv_divcnt[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7056 Q=soc.simpleuart.recv_divcnt[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7057 Q=soc.simpleuart.recv_divcnt[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7058 Q=soc.simpleuart.recv_divcnt[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7059 Q=soc.simpleuart.recv_divcnt[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7060 Q=soc.simpleuart.recv_divcnt[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7061 Q=soc.simpleuart.recv_divcnt[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7062 Q=soc.simpleuart.recv_divcnt[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7063 Q=soc.simpleuart.recv_divcnt[8] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7064 Q=soc.simpleuart.recv_divcnt[9] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7065 Q=soc.simpleuart.recv_divcnt[10] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7066 Q=soc.simpleuart.recv_divcnt[11] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7067 Q=soc.simpleuart.recv_divcnt[12] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7068 Q=soc.simpleuart.recv_divcnt[13] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7069 Q=soc.simpleuart.recv_divcnt[14] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7070 Q=soc.simpleuart.recv_divcnt[15] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7071 Q=soc.simpleuart.recv_divcnt[16] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7072 Q=soc.simpleuart.recv_divcnt[17] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7073 Q=soc.simpleuart.recv_divcnt[18] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7074 Q=soc.simpleuart.recv_divcnt[19] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7075 Q=soc.simpleuart.recv_divcnt[20] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7076 Q=soc.simpleuart.recv_divcnt[21] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7077 Q=soc.simpleuart.recv_divcnt[22] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7078 Q=soc.simpleuart.recv_divcnt[23] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7079 Q=soc.simpleuart.recv_divcnt[24] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7080 Q=soc.simpleuart.recv_divcnt[25] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7081 Q=soc.simpleuart.recv_divcnt[26] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7082 Q=soc.simpleuart.recv_divcnt[27] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7083 Q=soc.simpleuart.recv_divcnt[28] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7084 Q=soc.simpleuart.recv_divcnt[29] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7085 Q=soc.simpleuart.recv_divcnt[30] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7086 Q=soc.simpleuart.recv_divcnt[31] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n7048 E=$abc$41255$n3665 Q=soc.simpleuart.recv_state[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7050 E=$abc$41255$n3671 Q=soc.simpleuart.recv_state[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7052 E=$abc$41255$n3665 Q=soc.simpleuart.recv_state[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7054 E=$abc$41255$n3665 Q=soc.simpleuart.recv_state[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:66|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6358 E=$abc$41255$n3675 Q=soc.simpleuart.send_dummy S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$41255$n6360 Q=soc.simpleuart.send_divcnt[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n6362 E=$abc$41255$n3678 Q=soc.simpleuart.send_divcnt[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$41255$n6364 Q=soc.simpleuart.send_divcnt[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6366 Q=soc.simpleuart.send_divcnt[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6368 Q=soc.simpleuart.send_divcnt[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6370 Q=soc.simpleuart.send_divcnt[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6372 Q=soc.simpleuart.send_divcnt[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6374 Q=soc.simpleuart.send_divcnt[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6376 Q=soc.simpleuart.send_divcnt[8] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6378 Q=soc.simpleuart.send_divcnt[9] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6380 Q=soc.simpleuart.send_divcnt[10] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6382 Q=soc.simpleuart.send_divcnt[11] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6384 Q=soc.simpleuart.send_divcnt[12] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6386 Q=soc.simpleuart.send_divcnt[13] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6388 Q=soc.simpleuart.send_divcnt[14] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6390 Q=soc.simpleuart.send_divcnt[15] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6392 Q=soc.simpleuart.send_divcnt[16] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6394 Q=soc.simpleuart.send_divcnt[17] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6396 Q=soc.simpleuart.send_divcnt[18] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6398 Q=soc.simpleuart.send_divcnt[19] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6400 Q=soc.simpleuart.send_divcnt[20] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6402 Q=soc.simpleuart.send_divcnt[21] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6404 Q=soc.simpleuart.send_divcnt[22] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6406 Q=soc.simpleuart.send_divcnt[23] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6408 Q=soc.simpleuart.send_divcnt[24] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6410 Q=soc.simpleuart.send_divcnt[25] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6412 Q=soc.simpleuart.send_divcnt[26] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6414 Q=soc.simpleuart.send_divcnt[27] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6416 Q=soc.simpleuart.send_divcnt[28] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6418 Q=soc.simpleuart.send_divcnt[29] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6420 Q=soc.simpleuart.send_divcnt[30] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6422 Q=soc.simpleuart.send_divcnt[31] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=CLK D=$abc$41255$n6347 E=$abc$41255$n3676 Q=soc.simpleuart.send_bitcnt[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6349 E=$abc$41255$n3685 Q=soc.simpleuart.send_bitcnt[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6351 E=$abc$41255$n3676 Q=soc.simpleuart.send_bitcnt[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6353 E=$abc$41255$n3676 Q=soc.simpleuart.send_bitcnt[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6312 E=$abc$41255$n3676 Q=SER_TX S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6314 E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[1] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6316 E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[2] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6318 E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[3] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6320 E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[4] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6322 E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[5] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6324 E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[6] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6326 E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[7] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n6328 E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[8] S=$abc$41255$n7
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3676 Q=soc.simpleuart.send_pattern[9]
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:129|../../hdl/picosoc/uart/simpleuart.v:109|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=CLK D=$abc$41255$n1126 Q=soc.cpu.mem_wordsize[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n282 Q=soc.cpu.mem_wordsize[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$abc$41255$n6522 E=$abc$41255$n3710 Q=sd.sd.spi_data[0]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6524 E=$abc$41255$n3710 Q=sd.sd.spi_data[1]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6526 E=$abc$41255$n3710 Q=sd.sd.spi_data[2]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6528 E=$abc$41255$n3710 Q=sd.sd.spi_data[3]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6530 E=$abc$41255$n3710 Q=sd.sd.spi_data[4]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6532 E=$abc$41255$n3710 Q=sd.sd.spi_data[5]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6534 E=$abc$41255$n3710 Q=sd.sd.spi_data[6]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n6536 E=$abc$41255$n3710 Q=sd.sd.spi_data[7]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6592 E=$abc$41255$n3724 Q=sd.sd.spi_state[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6593 E=$abc$41255$n3722 Q=sd.sd.spi_state[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6595 E=$abc$41255$n3724 Q=sd.sd.spi_state[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6597 E=$abc$41255$n3724 Q=sd.sd.spi_state[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6520 E=$abc$41255$n3731 Q=sd.sd.spi_state[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[0] E=$abc$41255$n3733 Q=sd.sd.prescale_cfg[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[1] E=$abc$41255$n3733 Q=sd.sd.prescale_cfg[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[2] E=$abc$41255$n3733 Q=sd.sd.prescale_cfg[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[3] E=$abc$41255$n3733 Q=sd.sd.prescale_cfg[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[4] E=$abc$41255$n3733 Q=sd.sd.prescale_cfg[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[5] E=$abc$41255$n3733 Q=sd.sd.prescale_cfg[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[6] E=$abc$41255$n3733 Q=sd.sd.prescale_cfg[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[7] E=$abc$41255$n3733 Q=sd.sd.prescale_cfg[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6576 E=$abc$41255$n3743 Q=sd.sd.prescale_cnt[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6578 E=$abc$41255$n3743 Q=sd.sd.prescale_cnt[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6580 E=$abc$41255$n3743 Q=sd.sd.prescale_cnt[2] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6582 E=$abc$41255$n3743 Q=sd.sd.prescale_cnt[3] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6584 E=$abc$41255$n3743 Q=sd.sd.prescale_cnt[4] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6586 E=$abc$41255$n3743 Q=sd.sd.prescale_cnt[5] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6588 E=$abc$41255$n3743 Q=sd.sd.prescale_cnt[6] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6590 E=$abc$41255$n3743 Q=sd.sd.prescale_cnt[7] R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.mem_wdata[0] E=$abc$41255$n3752 Q=sd.sd.mode_cpha S=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.mem_wdata[1] E=$abc$41255$n3752 Q=sd.sd.mode_cpol S=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.mem_wdata[0] E=$abc$41255$n3755 Q=sd.sd.spi_cs S=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=$abc$41255$n7809 E=$abc$41255$n3758 Q=sd.sd.spi_sclk S=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n6518 E=$abc$41255$n3773 Q=sd.sd.spi_mosi R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$41255$n6538 Q=sd.sd.ctrl_done R=$abc$41255$n7
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n6546 Q=sd.sd.ctrl_rdat[0]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n6549 Q=sd.sd.ctrl_rdat[1]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6553 Q=sd.sd.ctrl_rdat[2] R=$abc$41255$n3
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6555 Q=sd.sd.ctrl_rdat[3] R=$abc$41255$n3
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6557 Q=sd.sd.ctrl_rdat[4] R=$abc$41255$n3
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6559 Q=sd.sd.ctrl_rdat[5] R=$abc$41255$n3
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6561 Q=sd.sd.ctrl_rdat[6] R=$abc$41255$n3
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n6563 Q=sd.sd.ctrl_rdat[7] R=$abc$41255$n3
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:62|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[0] Q=$abc$41255$n6183
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[1] Q=$abc$41255$n5846
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[2] Q=$abc$41255$n6180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[3] Q=$abc$41255$n6178
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[4] Q=$abc$41255$n6175
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[5] Q=$abc$41255$n4787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[6] Q=$abc$41255$n4730
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[7] Q=$abc$41255$n6186
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[8] Q=$abc$41255$n6190
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[9] Q=$abc$41255$n5634
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[10] Q=$abc$41255$n5647
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[11] Q=$abc$41255$n5653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[12] Q=$abc$41255$n5739
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[13] Q=$abc$41255$n6509
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[14] Q=$abc$41255$n6512
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[15] Q=$abc$41255$n6515
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\reset_cnt[5:0][0] Q=reset_cnt[0]
.attr src "../../hdl/top.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\reset_cnt[5:0][1] Q=reset_cnt[1]
.attr src "../../hdl/top.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\reset_cnt[5:0][2] Q=reset_cnt[2]
.attr src "../../hdl/top.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\reset_cnt[5:0][3] Q=reset_cnt[3]
.attr src "../../hdl/top.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\reset_cnt[5:0][4] Q=reset_cnt[4]
.attr src "../../hdl/top.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$0\reset_cnt[5:0][5] Q=reset_cnt[5]
.attr src "../../hdl/top.v:108|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=$abc$41255$n4709 Q=soc.ram_ready
.attr src "../../hdl/top.v:301|../../hdl/picosoc/picosoc.v:147|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[16] Q=$abc$41255$n4746
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[17] Q=$abc$41255$n4733
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[18] Q=$abc$41255$n4726
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[19] Q=$abc$41255$n4736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[20] Q=$abc$41255$n4751
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[21] Q=$abc$41255$n6116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[22] Q=$abc$41255$n6118
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[23] Q=$abc$41255$n4722
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[24] Q=$abc$41255$n6574
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[25] Q=$abc$41255$n7360
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[26] Q=$abc$41255$n4743
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[27] Q=$abc$41255$n5736
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[28] Q=$abc$41255$n5650
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[29] Q=$abc$41255$n5644
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[30] Q=$abc$41255$n5631
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=CLK D=soc.cpu.cpuregs.wdata[31] Q=$abc$41255$n6188
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$abc$41255$n2981 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[0]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n2984 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[1]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n2987 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[2]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n2990 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[3]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n2993 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[4]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n2996 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[5]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n2999 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[6]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3002 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[7]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3005 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[8]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3008 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[9]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3011 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[10]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3014 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[11]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3017 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[12]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3020 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[13]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3023 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[14]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3026 E=$abc$41255$n3797 Q=lcd_peripheral.num_bytes[15]
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n501 E=$abc$41255$n3809 Q=lcd_peripheral.state[0] R=$abc$41255$n7
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n623 E=$abc$41255$n3809 Q=lcd_peripheral.state[1] R=$abc$41255$n7
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7361 E=$abc$41255$n3824 Q=lcd_D7
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7362 E=$abc$41255$n3824 Q=lcd_D6
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7363 E=$abc$41255$n3824 Q=lcd_D5
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7364 E=$abc$41255$n3824 Q=lcd_D4
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7365 E=$abc$41255$n3824 Q=lcd_D3
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7366 E=$abc$41255$n3824 Q=lcd_D2
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7367 E=$abc$41255$n3824 Q=lcd_D1
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7368 E=$abc$41255$n3824 Q=lcd_D0
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=$abc$41255$n7358 E=$abc$41255$n3837 Q=lcd_peripheral.write_edge R=$abc$41255$n7
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[0] E=$abc$41255$n3840 Q=lcd_peripheral.cmd_data R=$abc$41255$n7
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=CLK D=soc.cpu.mem_wdata[0] E=$abc$41255$n3844 Q=lcd_peripheral.nreset S=$abc$41255$n7
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=$abc$41255$n7406 Q=lcd_peripheral.iomem_ready R=$abc$41255$n7
.attr src "../../hdl/top.v:168|../../hdl/picosoc/ili9341/ili9341_direct.v:21|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n7412 Q=sd.spi_wr R=$abc$41255$n5
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=CLK D=$abc$41255$n4720 Q=sd.spi_rd R=$abc$41255$n5
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=sd.sd.ctrl_rdat[0] E=$abc$41255$n4 Q=sd.iomem_rdata[0]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd.sd.ctrl_rdat[1] E=$abc$41255$n4 Q=sd.iomem_rdata[1]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd.sd.ctrl_rdat[2] E=$abc$41255$n4 Q=sd.iomem_rdata[2]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd.sd.ctrl_rdat[3] E=$abc$41255$n4 Q=sd.iomem_rdata[3]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd.sd.ctrl_rdat[4] E=$abc$41255$n4 Q=sd.iomem_rdata[4]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd.sd.ctrl_rdat[5] E=$abc$41255$n4 Q=sd.iomem_rdata[5]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd.sd.ctrl_rdat[6] E=$abc$41255$n4 Q=sd.iomem_rdata[6]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=sd.sd.ctrl_rdat[7] E=$abc$41255$n4 Q=sd.iomem_rdata[7]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[8]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[9]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[10]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[11]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[12]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[13]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[14]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[15]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[16]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[17]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[18]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[19]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[20]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[21]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[22]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[23]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[24]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[25]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[26]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[27]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[28]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[29]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[30]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$false E=$abc$41255$n4 Q=sd.iomem_rdata[31]
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=CLK D=sd.sd.ctrl_done Q=sd.iomem_ready R=$abc$41255$n5
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:35|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=CLK D=$abc$41255$n7693 E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[0]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7695 E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[1]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7697 E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[2]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7699 E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[3]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7701 E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[4]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7703 E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[5]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7705 E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[6]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n7707 E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[7]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[8]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[9]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[10]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[11]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[12]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[13]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[14]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[15]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[16]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[17]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[18]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[19]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[20]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[21]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[22]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[23]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[24]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[25]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[26]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[27]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[28]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[29]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[30]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$true E=$abc$41255$n3847 Q=gpio_peripheral.iomem_rdata[31]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=CLK D=soc.cpu.mem_wdata[0] E=$abc$41255$n3852 Q=LED R=$abc$41255$n7
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=CLK D=$abc$41255$n3845 E=resetn Q=gpio_peripheral.iomem_ready
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:32|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_IO D_IN_0=gpio_peripheral.gpio_buttons[0] PACKAGE_PIN=BUTTONS[0]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:21"
.param PIN_TYPE 000001
.param PULLUP 1
.gate SB_IO D_IN_0=gpio_peripheral.gpio_buttons[1] PACKAGE_PIN=BUTTONS[1]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:21"
.param PIN_TYPE 000001
.param PULLUP 1
.gate SB_IO D_IN_0=gpio_peripheral.gpio_buttons[2] PACKAGE_PIN=BUTTONS[2]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:21"
.param PIN_TYPE 000001
.param PULLUP 1
.gate SB_IO D_IN_0=gpio_peripheral.gpio_buttons[3] PACKAGE_PIN=BUTTONS[3]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:21"
.param PIN_TYPE 000001
.param PULLUP 1
.gate SB_IO D_IN_0=gpio_peripheral.gpio_buttons[4] PACKAGE_PIN=BUTTONS[4]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:21"
.param PIN_TYPE 000001
.param PULLUP 1
.gate SB_IO D_IN_0=gpio_peripheral.gpio_buttons[5] PACKAGE_PIN=BUTTONS[5]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:21"
.param PIN_TYPE 000001
.param PULLUP 1
.gate SB_IO D_IN_0=gpio_peripheral.gpio_buttons[6] PACKAGE_PIN=BUTTONS[6]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:21"
.param PIN_TYPE 000001
.param PULLUP 1
.gate SB_IO D_IN_0=gpio_peripheral.gpio_buttons[7] PACKAGE_PIN=BUTTONS[7]
.attr src "../../hdl/top.v:238|../../hdl/picosoc/gpio/gpio.v:21"
.param PIN_TYPE 000001
.param PULLUP 1
.gate SB_IO D_OUT_0=sd.sd.spi_cs PACKAGE_PIN=SD_CS
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:54"
.param PIN_TYPE 011001
.param PULLUP 0
.gate SB_IO D_IN_0=sd.sd.spi_miso PACKAGE_PIN=SD_MISO
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:30"
.param PIN_TYPE 000001
.param PULLUP 0
.gate SB_IO D_OUT_0=sd.sd.spi_mosi PACKAGE_PIN=SD_MOSI
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:38"
.param PIN_TYPE 011001
.param PULLUP 0
.gate SB_IO D_OUT_0=$abc$41255$n7811 PACKAGE_PIN=SD_SCK
.attr src "../../hdl/top.v:186|../../hdl/picosoc/sdcard/sdcard.v:20|../../hdl/picosoc/spi_master/spi_master.v:46"
.param PIN_TYPE 011001
.param PULLUP 0
.gate SB_RAM40_4K MASK[0]=$abc$41255$n7427 MASK[1]=$abc$41255$n7427 MASK[2]=$abc$41255$n7427 MASK[3]=$abc$41255$n7427 MASK[4]=$abc$41255$n7427 MASK[5]=$abc$41255$n7427 MASK[6]=$abc$41255$n7427 MASK[7]=$abc$41255$n7427 MASK[8]=$abc$41255$n7427 MASK[9]=$abc$41255$n7427 MASK[10]=$abc$41255$n7427 MASK[11]=$abc$41255$n7427 MASK[12]=$abc$41255$n7427 MASK[13]=$abc$41255$n7427 MASK[14]=$abc$41255$n7427 MASK[15]=$abc$41255$n7427 RADDR[0]=$abc$41255$n4868 RADDR[1]=$abc$41255$n4870 RADDR[2]=$abc$41255$n4872 RADDR[3]=$abc$41255$n4874 RADDR[4]=$abc$41255$n4876 RADDR[5]=$abc$41255$n4877 RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=$abc$41255$n6182 RDATA[1]=$abc$41255$n6181 RDATA[2]=$abc$41255$n6179 RDATA[3]=$abc$41255$n6177 RDATA[4]=$abc$41255$n6176 RDATA[5]=$abc$41255$n4786 RDATA[6]=$abc$41255$n6184 RDATA[7]=$abc$41255$n6185 RDATA[8]=$abc$41255$n6189 RDATA[9]=$abc$41255$n6192 RDATA[10]=$abc$41255$n6194 RDATA[11]=$abc$41255$n6506 RDATA[12]=$abc$41255$n6507 RDATA[13]=$abc$41255$n6508 RDATA[14]=$abc$41255$n6511 RDATA[15]=$abc$41255$n6514 RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=soc.cpu.latched_rd[5] WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$41255$n7427 MASK[1]=$abc$41255$n7427 MASK[2]=$abc$41255$n7427 MASK[3]=$abc$41255$n7427 MASK[4]=$abc$41255$n7427 MASK[5]=$abc$41255$n7427 MASK[6]=$abc$41255$n7427 MASK[7]=$abc$41255$n7427 MASK[8]=$abc$41255$n7427 MASK[9]=$abc$41255$n7427 MASK[10]=$abc$41255$n7427 MASK[11]=$abc$41255$n7427 MASK[12]=$abc$41255$n7427 MASK[13]=$abc$41255$n7427 MASK[14]=$abc$41255$n7427 MASK[15]=$abc$41255$n7427 RADDR[0]=$abc$41255$n4880 RADDR[1]=$abc$41255$n4882 RADDR[2]=$abc$41255$n4884 RADDR[3]=$abc$41255$n4886 RADDR[4]=$abc$41255$n4888 RADDR[5]=$abc$41255$n4895 RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=$abc$41255$n6544 RDATA[1]=$abc$41255$n5845 RDATA[2]=$abc$41255$n6487 RDATA[3]=$abc$41255$n7356 RDATA[4]=$abc$41255$n6174 RDATA[5]=$abc$41255$n6516 RDATA[6]=$abc$41255$n4729 RDATA[7]=$abc$41255$n7369 RDATA[8]=$abc$41255$n7371 RDATA[9]=$abc$41255$n5633 RDATA[10]=$abc$41255$n5646 RDATA[11]=$abc$41255$n5652 RDATA[12]=$abc$41255$n5738 RDATA[13]=$abc$41255$n6510 RDATA[14]=$abc$41255$n7414 RDATA[15]=$abc$41255$n7416 RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=soc.cpu.latched_rd[5] WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[0] WDATA[1]=soc.cpu.cpuregs.wdata[1] WDATA[2]=soc.cpu.cpuregs.wdata[2] WDATA[3]=soc.cpu.cpuregs.wdata[3] WDATA[4]=soc.cpu.cpuregs.wdata[4] WDATA[5]=soc.cpu.cpuregs.wdata[5] WDATA[6]=soc.cpu.cpuregs.wdata[6] WDATA[7]=soc.cpu.cpuregs.wdata[7] WDATA[8]=soc.cpu.cpuregs.wdata[8] WDATA[9]=soc.cpu.cpuregs.wdata[9] WDATA[10]=soc.cpu.cpuregs.wdata[10] WDATA[11]=soc.cpu.cpuregs.wdata[11] WDATA[12]=soc.cpu.cpuregs.wdata[12] WDATA[13]=soc.cpu.cpuregs.wdata[13] WDATA[14]=soc.cpu.cpuregs.wdata[14] WDATA[15]=soc.cpu.cpuregs.wdata[15] WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$41255$n7427 MASK[1]=$abc$41255$n7427 MASK[2]=$abc$41255$n7427 MASK[3]=$abc$41255$n7427 MASK[4]=$abc$41255$n7427 MASK[5]=$abc$41255$n7427 MASK[6]=$abc$41255$n7427 MASK[7]=$abc$41255$n7427 MASK[8]=$abc$41255$n7427 MASK[9]=$abc$41255$n7427 MASK[10]=$abc$41255$n7427 MASK[11]=$abc$41255$n7427 MASK[12]=$abc$41255$n7427 MASK[13]=$abc$41255$n7427 MASK[14]=$abc$41255$n7427 MASK[15]=$abc$41255$n7427 RADDR[0]=$abc$41255$n4868 RADDR[1]=$abc$41255$n4870 RADDR[2]=$abc$41255$n4872 RADDR[3]=$abc$41255$n4874 RADDR[4]=$abc$41255$n4876 RADDR[5]=$abc$41255$n4877 RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=$abc$41255$n4745 RDATA[1]=$abc$41255$n4740 RDATA[2]=$abc$41255$n4738 RDATA[3]=$abc$41255$n4735 RDATA[4]=$abc$41255$n4750 RDATA[5]=$abc$41255$n6513 RDATA[6]=$abc$41255$n7357 RDATA[7]=$abc$41255$n4721 RDATA[8]=$abc$41255$n7415 RDATA[9]=$abc$41255$n7413 RDATA[10]=$abc$41255$n4742 RDATA[11]=$abc$41255$n5735 RDATA[12]=$abc$41255$n5649 RDATA[13]=$abc$41255$n5643 RDATA[14]=$abc$41255$n5630 RDATA[15]=$abc$41255$n7370 RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=soc.cpu.latched_rd[5] WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$abc$41255$n7427 MASK[1]=$abc$41255$n7427 MASK[2]=$abc$41255$n7427 MASK[3]=$abc$41255$n7427 MASK[4]=$abc$41255$n7427 MASK[5]=$abc$41255$n7427 MASK[6]=$abc$41255$n7427 MASK[7]=$abc$41255$n7427 MASK[8]=$abc$41255$n7427 MASK[9]=$abc$41255$n7427 MASK[10]=$abc$41255$n7427 MASK[11]=$abc$41255$n7427 MASK[12]=$abc$41255$n7427 MASK[13]=$abc$41255$n7427 MASK[14]=$abc$41255$n7427 MASK[15]=$abc$41255$n7427 RADDR[0]=$abc$41255$n4880 RADDR[1]=$abc$41255$n4882 RADDR[2]=$abc$41255$n4884 RADDR[3]=$abc$41255$n4886 RADDR[4]=$abc$41255$n4888 RADDR[5]=$abc$41255$n4895 RADDR[6]=$false RADDR[7]=$false RADDR[8]=$false RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$true RDATA[0]=$abc$41255$n7355 RDATA[1]=$abc$41255$n4732 RDATA[2]=$abc$41255$n4725 RDATA[3]=$abc$41255$n4748 RDATA[4]=$abc$41255$n6114 RDATA[5]=$abc$41255$n6115 RDATA[6]=$abc$41255$n6117 RDATA[7]=$abc$41255$n5848 RDATA[8]=$abc$41255$n6573 RDATA[9]=$abc$41255$n7359 RDATA[10]=$abc$41255$n6505 RDATA[11]=$abc$41255$n6196 RDATA[12]=$abc$41255$n6195 RDATA[13]=$abc$41255$n6193 RDATA[14]=$abc$41255$n6191 RDATA[15]=$abc$41255$n6187 RE=$true WADDR[0]=soc.cpu.latched_rd[0] WADDR[1]=soc.cpu.latched_rd[1] WADDR[2]=soc.cpu.latched_rd[2] WADDR[3]=soc.cpu.latched_rd[3] WADDR[4]=soc.cpu.latched_rd[4] WADDR[5]=soc.cpu.latched_rd[5] WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=soc.cpu.cpuregs.wen WDATA[0]=soc.cpu.cpuregs.wdata[16] WDATA[1]=soc.cpu.cpuregs.wdata[17] WDATA[2]=soc.cpu.cpuregs.wdata[18] WDATA[3]=soc.cpu.cpuregs.wdata[19] WDATA[4]=soc.cpu.cpuregs.wdata[20] WDATA[5]=soc.cpu.cpuregs.wdata[21] WDATA[6]=soc.cpu.cpuregs.wdata[22] WDATA[7]=soc.cpu.cpuregs.wdata[23] WDATA[8]=soc.cpu.cpuregs.wdata[24] WDATA[9]=soc.cpu.cpuregs.wdata[25] WDATA[10]=soc.cpu.cpuregs.wdata[26] WDATA[11]=soc.cpu.cpuregs.wdata[27] WDATA[12]=soc.cpu.cpuregs.wdata[28] WDATA[13]=soc.cpu.cpuregs.wdata[29] WDATA[14]=soc.cpu.cpuregs.wdata[30] WDATA[15]=soc.cpu.cpuregs.wdata[31] WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:191|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_1 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_2 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_3 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_4 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_5 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_6 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_7 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_8 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_9 xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_A xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_B xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_C xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_D xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_E xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param INIT_F xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
.param READ_MODE 00000000000000000000000000000000
.param WRITE_MODE 00000000000000000000000000000000
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4429 RDATA[0]=$abc$41255$n7852 RDATA[1]=$techmap8058\soc.memory.mem.0.0.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7853 RDATA[3]=$techmap8058\soc.memory.mem.0.0.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7854 RDATA[5]=$techmap8058\soc.memory.mem.0.0.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7855 RDATA[7]=$techmap8058\soc.memory.mem.0.0.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7856 RDATA[9]=$techmap8058\soc.memory.mem.0.0.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7857 RDATA[11]=$techmap8058\soc.memory.mem.0.0.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7858 RDATA[13]=$techmap8058\soc.memory.mem.0.0.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7859 RDATA[15]=$techmap8058\soc.memory.mem.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4785 WDATA[0]=soc.cpu.mem_wdata[0] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[1] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[2] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[3] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[4] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[5] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[6] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000010000000101000001000000010100000100000001010100000001000101000001000000010101000000010001010000010000000101010000000100010100000001000001010000010100010101010000000100010100000000010001010000000000000000000000000000000000000001000001010001010001010101
.param INIT_1 0000010000000101000001000000010100000100000001010000010000000101000001000000010100000100000001010000010000000101000001000000010100000100000001010000010000000101000001000000010100000100000001010000010000000101000001000000010100000100000001010000010000000101
.param INIT_2 0101010000010101000101000000010101000000000001010100000100000101000000000100010100000100000001010000010000000101000001000000010100000100000001010000010000000101000001000000010100000100000001010000010000000101000001000000010100000100000001010000010000000101
.param INIT_3 0000000000000101010000000000010100000000000001010100000000000101000000000000010101000000000001010000000000000101010000000000010100000000000001010100000000000101000000000100010101000000000001010100000001000101010000000000010100000000010001010100000000000101
.param INIT_4 0000000000000101010000000000010100000000000001010100000000000101000000000000010101000000000001010000000000000101010000000000010100000000000001010100000000000101000000000000010101000000000001010000000000000101010000000000010100000000000001010100000000000101
.param INIT_5 0000000100000101010000010000010100000001000001010100000100000101000000010000010101000001000001010000000100000101010000010000010100000001000001010100000100000101000000000100010100000000010001010100000001000101010000000000010100000000000001010100000000000101
.param INIT_6 0000000100000101010000010000010100000001000001010100000100000101000000010000010101000001000001010000000100000101010000010000010100000001000001010100000100000101000000010000010101000001000001010000000100000101010000010000010100000001000001010100000100000101
.param INIT_7 0000000100000101000001000000010100000100000001010000000100000101000000000000000000000000000000000000000000000000000101000101010101010100010101010000000100000101000001010001010101000001000001010000000100000101010000010000010100000001000001010100000100000101
.param INIT_8 0100000100000101000000010000010100000100000001010000010000000101000000010000010100010100000101010000000100000101000000000000010101000000000001010000000100000101010101000101010100000001000001010000010000000101000000010000010101000001000001010100010100010101
.param INIT_9 0000000100000101000101000001010100000001000001010000000000000101010000000000010100000001000001010000010000000101000000000000010101000001000001010100010100010101010101000101010100000001000001010001010000000101010000010000010100000000000001010100010000000101
.param INIT_A 0100000000000101000000010000010101010100000001010100000000000101010000000000010101010100010101010000000100000101010000000000010100000100000001010000000100000101010000000000010100010100010101010000010000000101000000010000010100000100000001010000010000000101
.param INIT_B 0100010100000101010000000000010100000000000001010001010001010101000001000000010101000001000001010100000100000101010000000000010100000100000001010000010000000101000000010000010100000100000001010000000100000101000101000001010100000001000001010000000000000101
.param INIT_C 0001010000010101000000010000010100000000000001010000000100000101010101000000010101000000000001010000010000000101010000010000010101000000000001010000010000000101010000010000010101000101000101010000000000000101010001010000010101000001000001010000000100000101
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000100000000010100000101010000000000010100010000000001010000000000000100010101000000010000000000000100000001010100010000000001010000000001000100000101010000010000010100010101010001000001000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4435 RDATA[0]=$abc$41255$n7844 RDATA[1]=$techmap8055\soc.memory.mem.0.1.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7845 RDATA[3]=$techmap8055\soc.memory.mem.0.1.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7846 RDATA[5]=$techmap8055\soc.memory.mem.0.1.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7847 RDATA[7]=$techmap8055\soc.memory.mem.0.1.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7848 RDATA[9]=$techmap8055\soc.memory.mem.0.1.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7849 RDATA[11]=$techmap8055\soc.memory.mem.0.1.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7850 RDATA[13]=$techmap8055\soc.memory.mem.0.1.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7851 RDATA[15]=$techmap8055\soc.memory.mem.0.1.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4784 WDATA[0]=soc.cpu.mem_wdata[0] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[1] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[2] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[3] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[4] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[5] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[6] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4434 RDATA[0]=$abc$41255$n7836 RDATA[1]=$techmap8054\soc.memory.mem.0.2.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7837 RDATA[3]=$techmap8054\soc.memory.mem.0.2.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7838 RDATA[5]=$techmap8054\soc.memory.mem.0.2.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7839 RDATA[7]=$techmap8054\soc.memory.mem.0.2.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7840 RDATA[9]=$techmap8054\soc.memory.mem.0.2.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7841 RDATA[11]=$techmap8054\soc.memory.mem.0.2.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7842 RDATA[13]=$techmap8054\soc.memory.mem.0.2.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7843 RDATA[15]=$techmap8054\soc.memory.mem.0.2.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4783 WDATA[0]=soc.cpu.mem_wdata[0] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[1] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[2] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[3] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[4] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[5] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[6] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4433 RDATA[0]=$abc$41255$n7828 RDATA[1]=$techmap8053\soc.memory.mem.0.3.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7829 RDATA[3]=$techmap8053\soc.memory.mem.0.3.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7830 RDATA[5]=$techmap8053\soc.memory.mem.0.3.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7831 RDATA[7]=$techmap8053\soc.memory.mem.0.3.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7832 RDATA[9]=$techmap8053\soc.memory.mem.0.3.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7833 RDATA[11]=$techmap8053\soc.memory.mem.0.3.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7834 RDATA[13]=$techmap8053\soc.memory.mem.0.3.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7835 RDATA[15]=$techmap8053\soc.memory.mem.0.3.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4782 WDATA[0]=soc.cpu.mem_wdata[0] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[1] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[2] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[3] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[4] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[5] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[6] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4432 RDATA[0]=$abc$41255$n7820 RDATA[1]=$techmap8052\soc.memory.mem.0.4.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7821 RDATA[3]=$techmap8052\soc.memory.mem.0.4.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7822 RDATA[5]=$techmap8052\soc.memory.mem.0.4.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7823 RDATA[7]=$techmap8052\soc.memory.mem.0.4.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7824 RDATA[9]=$techmap8052\soc.memory.mem.0.4.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7825 RDATA[11]=$techmap8052\soc.memory.mem.0.4.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7826 RDATA[13]=$techmap8052\soc.memory.mem.0.4.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7827 RDATA[15]=$techmap8052\soc.memory.mem.0.4.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4781 WDATA[0]=soc.cpu.mem_wdata[0] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[1] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[2] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[3] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[4] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[5] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[6] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4428 RDATA[0]=$abc$41255$n7812 RDATA[1]=$techmap8051\soc.memory.mem.0.5.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7813 RDATA[3]=$techmap8051\soc.memory.mem.0.5.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7814 RDATA[5]=$techmap8051\soc.memory.mem.0.5.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7815 RDATA[7]=$techmap8051\soc.memory.mem.0.5.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7816 RDATA[9]=$techmap8051\soc.memory.mem.0.5.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7817 RDATA[11]=$techmap8051\soc.memory.mem.0.5.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7818 RDATA[13]=$techmap8051\soc.memory.mem.0.5.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7819 RDATA[15]=$techmap8051\soc.memory.mem.0.5.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4780 WDATA[0]=soc.cpu.mem_wdata[0] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[1] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[2] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[3] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[4] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[5] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[6] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4430 RDATA[0]=$abc$41255$n6730 RDATA[1]=$techmap8050\soc.memory.mem.0.6.0.A1DATA_16[1] RDATA[2]=$abc$41255$n6732 RDATA[3]=$techmap8050\soc.memory.mem.0.6.0.A1DATA_16[3] RDATA[4]=$abc$41255$n6734 RDATA[5]=$techmap8050\soc.memory.mem.0.6.0.A1DATA_16[5] RDATA[6]=$abc$41255$n6736 RDATA[7]=$techmap8050\soc.memory.mem.0.6.0.A1DATA_16[7] RDATA[8]=$abc$41255$n6738 RDATA[9]=$techmap8050\soc.memory.mem.0.6.0.A1DATA_16[9] RDATA[10]=$abc$41255$n6740 RDATA[11]=$techmap8050\soc.memory.mem.0.6.0.A1DATA_16[11] RDATA[12]=$abc$41255$n6742 RDATA[13]=$techmap8050\soc.memory.mem.0.6.0.A1DATA_16[13] RDATA[14]=$abc$41255$n6744 RDATA[15]=$techmap8050\soc.memory.mem.0.6.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4779 WDATA[0]=soc.cpu.mem_wdata[0] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[1] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[2] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[3] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[4] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[5] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[6] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[7] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4429 RDATA[0]=$abc$41255$n7900 RDATA[1]=$techmap8049\soc.memory.mem.1.0.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7901 RDATA[3]=$techmap8049\soc.memory.mem.1.0.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7902 RDATA[5]=$techmap8049\soc.memory.mem.1.0.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7903 RDATA[7]=$techmap8049\soc.memory.mem.1.0.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7904 RDATA[9]=$techmap8049\soc.memory.mem.1.0.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7905 RDATA[11]=$techmap8049\soc.memory.mem.1.0.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7906 RDATA[13]=$techmap8049\soc.memory.mem.1.0.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7907 RDATA[15]=$techmap8049\soc.memory.mem.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4777 WDATA[0]=soc.cpu.mem_wdata[8] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[9] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[10] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[11] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[12] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[13] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[14] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[15] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000010001000000000001000001010000000100000100000101000000000000000001000000010000010000000000000000010000000000000100000000000000000000000000010000010100000001000001000000000101000100000000010000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000010001000000000001000001010000000100000100000000010000000100000001000000000000000100010101000000010001010000000001000100010000000100010000000000010000010100000001000001000000000100000001000000010000000000000001000101010000000100010100000000010001000100
.param INIT_2 0100000000000000000000000001000000000100000000000000000000010001010100000001000100000100010101000000010001010000000001000100010000000100010000000000010000010100000001000001000000000100000001000000010000000000000001000101010000000100010100000000010001000100
.param INIT_3 0000010000010100000001000001000100000100000100010000010000010000000001000001000000000100000001010000010000000101000001000000010000000100000001000000010000000001010001000000000100000100000000000100010000000000000001000000000001000100000000000000010000000000
.param INIT_4 0000010001010100000001000101000100000100010100010000010001010000000001000101000000000100010001010000010001000101000001000100010000000100010001000000010001000001000001000100000100000100010000000000010001000000000001000001010100000100000101010000010000010100
.param INIT_5 0000000000010001000000000001000000000000000100000000000000000101000000000000010100000000000001000000000000000100000000000000000100000000000000010000000000000000000000000000000000010000000000010101000000000000000001000101010100000100010101010000010001010100
.param INIT_6 0000000001010001000000000101000000000000010100000000000001000101000000000100010100000000010001000000000001000100000000000100000100000000010000010000000001000000000000000100000000000000000101010000000000010101000000000001010000000000000101000000000000010001
.param INIT_7 0000000000010000000001000001000000000100000101000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000100000000000100000000010101010000000001010101000000000101010000000000010101000000000001010001
.param INIT_8 0000000000010101000000000001000000000100010100000000010001010100000000000000000101000000000000000000000000000001000001000001000000000100000000000000000000000000000000000000000000000000000100010100010000000000000000000001010101000000000101010000000000010101
.param INIT_9 0000000000000001010000000000000000000000000000010000010000010000000001000000000000000000000000000100010000000000000100000001010101000000000101010000000000010101010101010000000000000000000100010000000100010100000000000001010100010000000101010000000000010101
.param INIT_A 0000010000000000000000000000000001000001000000000101000000010101000001000001010101010101000000000100000000010001010100000001010100000100000101000100000000010101000001000001010100000000000000000000010000010100000000000001000000000100010100000000010001010100
.param INIT_B 0001000100010101000001000001010100000100000101010000000000000000000001000001010001000001000101010100000000010101000001000001010100000100010100000000010001010100000000000001000000000100000101000000000000000001010000000000000000000000000000010000010000010000
.param INIT_C 0100000000000000000000000000000100000100000100000000000000000000010100010001000000000100000101010000010000010100010000000001010100000100000101010100010000000000010000000001010100000000000101010101000000010101000000000001010100000000000101010101010100010101
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000100000001000000000101010000010000010100010001000001010000000100000101000000000000010100010101000100000101010000000101010001000000000000000000000101000101000000000100000000000001010000010001
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4435 RDATA[0]=$abc$41255$n7892 RDATA[1]=$techmap8047\soc.memory.mem.1.1.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7893 RDATA[3]=$techmap8047\soc.memory.mem.1.1.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7894 RDATA[5]=$techmap8047\soc.memory.mem.1.1.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7895 RDATA[7]=$techmap8047\soc.memory.mem.1.1.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7896 RDATA[9]=$techmap8047\soc.memory.mem.1.1.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7897 RDATA[11]=$techmap8047\soc.memory.mem.1.1.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7898 RDATA[13]=$techmap8047\soc.memory.mem.1.1.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7899 RDATA[15]=$techmap8047\soc.memory.mem.1.1.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4776 WDATA[0]=soc.cpu.mem_wdata[8] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[9] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[10] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[11] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[12] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[13] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[14] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[15] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4434 RDATA[0]=$abc$41255$n7884 RDATA[1]=$techmap8046\soc.memory.mem.1.2.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7885 RDATA[3]=$techmap8046\soc.memory.mem.1.2.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7886 RDATA[5]=$techmap8046\soc.memory.mem.1.2.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7887 RDATA[7]=$techmap8046\soc.memory.mem.1.2.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7888 RDATA[9]=$techmap8046\soc.memory.mem.1.2.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7889 RDATA[11]=$techmap8046\soc.memory.mem.1.2.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7890 RDATA[13]=$techmap8046\soc.memory.mem.1.2.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7891 RDATA[15]=$techmap8046\soc.memory.mem.1.2.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4775 WDATA[0]=soc.cpu.mem_wdata[8] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[9] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[10] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[11] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[12] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[13] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[14] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[15] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4433 RDATA[0]=$abc$41255$n7876 RDATA[1]=$techmap8045\soc.memory.mem.1.3.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7877 RDATA[3]=$techmap8045\soc.memory.mem.1.3.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7878 RDATA[5]=$techmap8045\soc.memory.mem.1.3.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7879 RDATA[7]=$techmap8045\soc.memory.mem.1.3.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7880 RDATA[9]=$techmap8045\soc.memory.mem.1.3.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7881 RDATA[11]=$techmap8045\soc.memory.mem.1.3.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7882 RDATA[13]=$techmap8045\soc.memory.mem.1.3.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7883 RDATA[15]=$techmap8045\soc.memory.mem.1.3.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4774 WDATA[0]=soc.cpu.mem_wdata[8] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[9] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[10] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[11] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[12] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[13] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[14] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[15] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4432 RDATA[0]=$abc$41255$n7868 RDATA[1]=$techmap8044\soc.memory.mem.1.4.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7869 RDATA[3]=$techmap8044\soc.memory.mem.1.4.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7870 RDATA[5]=$techmap8044\soc.memory.mem.1.4.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7871 RDATA[7]=$techmap8044\soc.memory.mem.1.4.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7872 RDATA[9]=$techmap8044\soc.memory.mem.1.4.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7873 RDATA[11]=$techmap8044\soc.memory.mem.1.4.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7874 RDATA[13]=$techmap8044\soc.memory.mem.1.4.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7875 RDATA[15]=$techmap8044\soc.memory.mem.1.4.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4773 WDATA[0]=soc.cpu.mem_wdata[8] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[9] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[10] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[11] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[12] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[13] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[14] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[15] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4428 RDATA[0]=$abc$41255$n7860 RDATA[1]=$techmap8043\soc.memory.mem.1.5.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7861 RDATA[3]=$techmap8043\soc.memory.mem.1.5.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7862 RDATA[5]=$techmap8043\soc.memory.mem.1.5.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7863 RDATA[7]=$techmap8043\soc.memory.mem.1.5.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7864 RDATA[9]=$techmap8043\soc.memory.mem.1.5.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7865 RDATA[11]=$techmap8043\soc.memory.mem.1.5.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7866 RDATA[13]=$techmap8043\soc.memory.mem.1.5.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7867 RDATA[15]=$techmap8043\soc.memory.mem.1.5.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4772 WDATA[0]=soc.cpu.mem_wdata[8] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[9] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[10] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[11] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[12] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[13] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[14] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[15] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4430 RDATA[0]=$abc$41255$n6746 RDATA[1]=$techmap8042\soc.memory.mem.1.6.0.A1DATA_16[1] RDATA[2]=$abc$41255$n6748 RDATA[3]=$techmap8042\soc.memory.mem.1.6.0.A1DATA_16[3] RDATA[4]=$abc$41255$n6750 RDATA[5]=$techmap8042\soc.memory.mem.1.6.0.A1DATA_16[5] RDATA[6]=$abc$41255$n6752 RDATA[7]=$techmap8042\soc.memory.mem.1.6.0.A1DATA_16[7] RDATA[8]=$abc$41255$n6754 RDATA[9]=$techmap8042\soc.memory.mem.1.6.0.A1DATA_16[9] RDATA[10]=$abc$41255$n6756 RDATA[11]=$techmap8042\soc.memory.mem.1.6.0.A1DATA_16[11] RDATA[12]=$abc$41255$n6758 RDATA[13]=$techmap8042\soc.memory.mem.1.6.0.A1DATA_16[13] RDATA[14]=$abc$41255$n6760 RDATA[15]=$techmap8042\soc.memory.mem.1.6.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4771 WDATA[0]=soc.cpu.mem_wdata[8] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[9] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[10] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[11] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[12] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[13] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[14] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[15] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4429 RDATA[0]=$abc$41255$n7948 RDATA[1]=$techmap8041\soc.memory.mem.2.0.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7949 RDATA[3]=$techmap8041\soc.memory.mem.2.0.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7950 RDATA[5]=$techmap8041\soc.memory.mem.2.0.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7951 RDATA[7]=$techmap8041\soc.memory.mem.2.0.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7952 RDATA[9]=$techmap8041\soc.memory.mem.2.0.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7953 RDATA[11]=$techmap8041\soc.memory.mem.2.0.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7954 RDATA[13]=$techmap8041\soc.memory.mem.2.0.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7955 RDATA[15]=$techmap8041\soc.memory.mem.2.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4769 WDATA[0]=soc.cpu.mem_wdata[16] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[17] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[18] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[19] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[20] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[21] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[22] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[23] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0001000000000001000001010000000100000001000000010000000000000001000000010000000100000000000000010000000100000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000100000000000000
.param INIT_1 0001000000000001000001010000000100000100000000010000000100000001000000000000000101010101000000010101010000000001010100010000000101010000000000010100010100000001010001000000000101000001000000010100000000000001000101010000000100010100000000010001000100000001
.param INIT_2 0000000000000000000000010000000001000000000000000000000000000001000000000000000001010101000000010101010000000001010100010000000101010000000000010100010100000001010001000000000101000001000000010100000000000001000101010000000100010100000000010001000100000001
.param INIT_3 0000000000000001010100000000000101000000000000010001000000000001000000000000000101010000000000010100000000000001000100000000000100000000000000010101000000000001000000000000000001000000000000010000000000000000000100000000000100000000000000000000000000000001
.param INIT_4 0000000000000001010100000000000101000000000000010001000000000001000000000000000101010000000000010100000000000001000100000000000100000000000000010101000000000001010000000000000100010000000000010000000000000001010100000000000101000000000000010001000000000001
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000010100000000000101000000000000010001000000000001
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000001010000000000000100000001000000010000000000000001000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000010001000000000000000101000000000000010000000100000001000000000000000100000000000000000000000000000001010000000000000101010000000000010000000000000000010000000000000000000000000000000101010000010101010001010000000000010000000101010000000000000000
.param INIT_9 0000000000000001000000000000000000000000000000010100000000000001010100000000000100000000000000000101010000010101010101010001000001000000000101010000000000000000010000010101010101010001000000000101010100010101010001000000000001010101000100000101010100010000
.param INIT_A 0101000000000001000000000000000000000000000101010000000000010101010100000001000000010001010101010000000000010101000000000001010101010100000100000000000100010101010100000001000001010000000000000100010000010000000000000000000101000000000000010000000100000001
.param INIT_B 0101010100010101010100000001000001010000000100000100000000000000010101010001000000000100000101010101010100010101010000000001000001000101000100000100010000010000000000000000000101000000000000010000000000000001000000000000000000000000000000010100000000000001
.param INIT_C 0000000000000000000000000000000101010000000000010000000000000000000000000001010101010000000100000101010100010000010100000001010101010000000100000101010000010101010000000001010100000000000000000000000000010101010101010001010100000000000000000101010100010101
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000100000001000100010000000000010000010100010100000001010000010000000000000000000000010001010100000100010001000100000100000000000001000000010101000101000001000000010001000101010001010001010000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4435 RDATA[0]=$abc$41255$n7940 RDATA[1]=$techmap8039\soc.memory.mem.2.1.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7941 RDATA[3]=$techmap8039\soc.memory.mem.2.1.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7942 RDATA[5]=$techmap8039\soc.memory.mem.2.1.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7943 RDATA[7]=$techmap8039\soc.memory.mem.2.1.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7944 RDATA[9]=$techmap8039\soc.memory.mem.2.1.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7945 RDATA[11]=$techmap8039\soc.memory.mem.2.1.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7946 RDATA[13]=$techmap8039\soc.memory.mem.2.1.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7947 RDATA[15]=$techmap8039\soc.memory.mem.2.1.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4768 WDATA[0]=soc.cpu.mem_wdata[16] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[17] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[18] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[19] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[20] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[21] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[22] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[23] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4434 RDATA[0]=$abc$41255$n7932 RDATA[1]=$techmap8038\soc.memory.mem.2.2.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7933 RDATA[3]=$techmap8038\soc.memory.mem.2.2.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7934 RDATA[5]=$techmap8038\soc.memory.mem.2.2.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7935 RDATA[7]=$techmap8038\soc.memory.mem.2.2.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7936 RDATA[9]=$techmap8038\soc.memory.mem.2.2.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7937 RDATA[11]=$techmap8038\soc.memory.mem.2.2.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7938 RDATA[13]=$techmap8038\soc.memory.mem.2.2.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7939 RDATA[15]=$techmap8038\soc.memory.mem.2.2.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4767 WDATA[0]=soc.cpu.mem_wdata[16] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[17] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[18] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[19] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[20] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[21] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[22] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[23] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4433 RDATA[0]=$abc$41255$n7924 RDATA[1]=$techmap8037\soc.memory.mem.2.3.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7925 RDATA[3]=$techmap8037\soc.memory.mem.2.3.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7926 RDATA[5]=$techmap8037\soc.memory.mem.2.3.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7927 RDATA[7]=$techmap8037\soc.memory.mem.2.3.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7928 RDATA[9]=$techmap8037\soc.memory.mem.2.3.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7929 RDATA[11]=$techmap8037\soc.memory.mem.2.3.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7930 RDATA[13]=$techmap8037\soc.memory.mem.2.3.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7931 RDATA[15]=$techmap8037\soc.memory.mem.2.3.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4766 WDATA[0]=soc.cpu.mem_wdata[16] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[17] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[18] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[19] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[20] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[21] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[22] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[23] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4432 RDATA[0]=$abc$41255$n7916 RDATA[1]=$techmap8036\soc.memory.mem.2.4.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7917 RDATA[3]=$techmap8036\soc.memory.mem.2.4.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7918 RDATA[5]=$techmap8036\soc.memory.mem.2.4.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7919 RDATA[7]=$techmap8036\soc.memory.mem.2.4.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7920 RDATA[9]=$techmap8036\soc.memory.mem.2.4.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7921 RDATA[11]=$techmap8036\soc.memory.mem.2.4.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7922 RDATA[13]=$techmap8036\soc.memory.mem.2.4.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7923 RDATA[15]=$techmap8036\soc.memory.mem.2.4.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4765 WDATA[0]=soc.cpu.mem_wdata[16] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[17] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[18] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[19] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[20] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[21] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[22] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[23] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4428 RDATA[0]=$abc$41255$n7908 RDATA[1]=$techmap8035\soc.memory.mem.2.5.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7909 RDATA[3]=$techmap8035\soc.memory.mem.2.5.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7910 RDATA[5]=$techmap8035\soc.memory.mem.2.5.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7911 RDATA[7]=$techmap8035\soc.memory.mem.2.5.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7912 RDATA[9]=$techmap8035\soc.memory.mem.2.5.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7913 RDATA[11]=$techmap8035\soc.memory.mem.2.5.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7914 RDATA[13]=$techmap8035\soc.memory.mem.2.5.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7915 RDATA[15]=$techmap8035\soc.memory.mem.2.5.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4764 WDATA[0]=soc.cpu.mem_wdata[16] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[17] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[18] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[19] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[20] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[21] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[22] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[23] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4430 RDATA[0]=$abc$41255$n6762 RDATA[1]=$techmap8034\soc.memory.mem.2.6.0.A1DATA_16[1] RDATA[2]=$abc$41255$n6764 RDATA[3]=$techmap8034\soc.memory.mem.2.6.0.A1DATA_16[3] RDATA[4]=$abc$41255$n6766 RDATA[5]=$techmap8034\soc.memory.mem.2.6.0.A1DATA_16[5] RDATA[6]=$abc$41255$n6768 RDATA[7]=$techmap8034\soc.memory.mem.2.6.0.A1DATA_16[7] RDATA[8]=$abc$41255$n6770 RDATA[9]=$techmap8034\soc.memory.mem.2.6.0.A1DATA_16[9] RDATA[10]=$abc$41255$n6772 RDATA[11]=$techmap8034\soc.memory.mem.2.6.0.A1DATA_16[11] RDATA[12]=$abc$41255$n6774 RDATA[13]=$techmap8034\soc.memory.mem.2.6.0.A1DATA_16[13] RDATA[14]=$abc$41255$n6776 RDATA[15]=$techmap8034\soc.memory.mem.2.6.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4763 WDATA[0]=soc.cpu.mem_wdata[16] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[17] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[18] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[19] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[20] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[21] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[22] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[23] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4429 RDATA[0]=$abc$41255$n7996 RDATA[1]=$techmap8033\soc.memory.mem.3.0.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7997 RDATA[3]=$techmap8033\soc.memory.mem.3.0.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7998 RDATA[5]=$techmap8033\soc.memory.mem.3.0.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7999 RDATA[7]=$techmap8033\soc.memory.mem.3.0.0.A1DATA_16[7] RDATA[8]=$abc$41255$n8000 RDATA[9]=$techmap8033\soc.memory.mem.3.0.0.A1DATA_16[9] RDATA[10]=$abc$41255$n8001 RDATA[11]=$techmap8033\soc.memory.mem.3.0.0.A1DATA_16[11] RDATA[12]=$abc$41255$n8002 RDATA[13]=$techmap8033\soc.memory.mem.3.0.0.A1DATA_16[13] RDATA[14]=$abc$41255$n8003 RDATA[15]=$techmap8033\soc.memory.mem.3.0.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4761 WDATA[0]=soc.cpu.mem_wdata[24] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[25] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[26] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[27] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[28] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[29] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[30] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[31] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010101010000000000000000000000000000000000010000000000000001000000000000000000000000000000000000000000000000000000000100010001
.param INIT_1 0000000000010001000000000001000100000000000100010000000000010001000000000001000100000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000010000000000000001000000000000000100000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101010000000000010101000000000001010100000000000101010000000000010101000000000001010100000000000101010000000000010101000000000001000100000000000100010000000000010001
.param INIT_3 0000000000000101000000000000010000000000000001000000000000000100000000000000010000000000000000010000000000000001000000000000000100000000000000010000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000
.param INIT_4 0000000000010101000000000001010000000000000101000000000000010100000000000001010000000000000100010000000000010001000000000001000100000000000100010000000000010000000000000001000000000000000100000000000000010000000000000000010100000000000001010000000000000101
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000001010100000000000101010000000000010101
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000001000000000000000000000000000000000101010101010101000000000000000000000000000000000000000000000000000000000000000000000000000000010100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000010000000000000000000000000000000000010101010101010000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000001010000000101000100000000000000000000000000000100000000000000000000000000000000000100
.param INIT_9 0101010101010100000000000000000000000000000001000000000000000001000000000000000100000000000000000000000000000000010101010101010000000000000000000000000000000100010101010101000100000000000000000000000000000000000000000000000001010101010101000101010101010100
.param INIT_A 0000000000000001000000000000000001010101010101000000000000000000010101010101010001010101010000000000000000000000000000000000000001010101010101000000000000000000010101010101010000000000000000010101010101010100000000000000010000000000000000000000000000000000
.param INIT_B 0000000000000000010101010101010001010101010100010000000000000101010101010101010000000000000000000101010101010101010101010101000101010101010100000101010101010000000000000000010100000000000001000101010101010001000000000000000000000000000001000000000000000001
.param INIT_C 0000000000000000000000000000010100000000000001000000000000000000010101010101000001010101010101000101010101010100010101010101010101010101010101000000000000000000000000000000000000000000000001000000000000000000000000000000000000000101000101000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000100000001010000010000000001000000010100010101000001010000010100000000000000000000010100000100000001000100000100000100010000000001000000000101000001000000000100010100010101010001010001010000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4435 RDATA[0]=$abc$41255$n7988 RDATA[1]=$techmap8031\soc.memory.mem.3.1.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7989 RDATA[3]=$techmap8031\soc.memory.mem.3.1.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7990 RDATA[5]=$techmap8031\soc.memory.mem.3.1.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7991 RDATA[7]=$techmap8031\soc.memory.mem.3.1.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7992 RDATA[9]=$techmap8031\soc.memory.mem.3.1.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7993 RDATA[11]=$techmap8031\soc.memory.mem.3.1.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7994 RDATA[13]=$techmap8031\soc.memory.mem.3.1.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7995 RDATA[15]=$techmap8031\soc.memory.mem.3.1.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4760 WDATA[0]=soc.cpu.mem_wdata[24] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[25] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[26] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[27] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[28] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[29] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[30] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[31] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4434 RDATA[0]=$abc$41255$n7980 RDATA[1]=$techmap8030\soc.memory.mem.3.2.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7981 RDATA[3]=$techmap8030\soc.memory.mem.3.2.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7982 RDATA[5]=$techmap8030\soc.memory.mem.3.2.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7983 RDATA[7]=$techmap8030\soc.memory.mem.3.2.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7984 RDATA[9]=$techmap8030\soc.memory.mem.3.2.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7985 RDATA[11]=$techmap8030\soc.memory.mem.3.2.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7986 RDATA[13]=$techmap8030\soc.memory.mem.3.2.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7987 RDATA[15]=$techmap8030\soc.memory.mem.3.2.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4759 WDATA[0]=soc.cpu.mem_wdata[24] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[25] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[26] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[27] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[28] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[29] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[30] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[31] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4433 RDATA[0]=$abc$41255$n7972 RDATA[1]=$techmap8029\soc.memory.mem.3.3.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7973 RDATA[3]=$techmap8029\soc.memory.mem.3.3.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7974 RDATA[5]=$techmap8029\soc.memory.mem.3.3.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7975 RDATA[7]=$techmap8029\soc.memory.mem.3.3.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7976 RDATA[9]=$techmap8029\soc.memory.mem.3.3.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7977 RDATA[11]=$techmap8029\soc.memory.mem.3.3.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7978 RDATA[13]=$techmap8029\soc.memory.mem.3.3.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7979 RDATA[15]=$techmap8029\soc.memory.mem.3.3.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4758 WDATA[0]=soc.cpu.mem_wdata[24] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[25] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[26] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[27] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[28] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[29] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[30] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[31] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4432 RDATA[0]=$abc$41255$n7964 RDATA[1]=$techmap8028\soc.memory.mem.3.4.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7965 RDATA[3]=$techmap8028\soc.memory.mem.3.4.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7966 RDATA[5]=$techmap8028\soc.memory.mem.3.4.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7967 RDATA[7]=$techmap8028\soc.memory.mem.3.4.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7968 RDATA[9]=$techmap8028\soc.memory.mem.3.4.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7969 RDATA[11]=$techmap8028\soc.memory.mem.3.4.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7970 RDATA[13]=$techmap8028\soc.memory.mem.3.4.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7971 RDATA[15]=$techmap8028\soc.memory.mem.3.4.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4757 WDATA[0]=soc.cpu.mem_wdata[24] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[25] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[26] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[27] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[28] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[29] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[30] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[31] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4428 RDATA[0]=$abc$41255$n7956 RDATA[1]=$techmap8027\soc.memory.mem.3.5.0.A1DATA_16[1] RDATA[2]=$abc$41255$n7957 RDATA[3]=$techmap8027\soc.memory.mem.3.5.0.A1DATA_16[3] RDATA[4]=$abc$41255$n7958 RDATA[5]=$techmap8027\soc.memory.mem.3.5.0.A1DATA_16[5] RDATA[6]=$abc$41255$n7959 RDATA[7]=$techmap8027\soc.memory.mem.3.5.0.A1DATA_16[7] RDATA[8]=$abc$41255$n7960 RDATA[9]=$techmap8027\soc.memory.mem.3.5.0.A1DATA_16[9] RDATA[10]=$abc$41255$n7961 RDATA[11]=$techmap8027\soc.memory.mem.3.5.0.A1DATA_16[11] RDATA[12]=$abc$41255$n7962 RDATA[13]=$techmap8027\soc.memory.mem.3.5.0.A1DATA_16[13] RDATA[14]=$abc$41255$n7963 RDATA[15]=$techmap8027\soc.memory.mem.3.5.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4756 WDATA[0]=soc.cpu.mem_wdata[24] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[25] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[26] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[27] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[28] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[29] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[30] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[31] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=soc.cpu.mem_addr[2] RADDR[1]=soc.cpu.mem_addr[3] RADDR[2]=soc.cpu.mem_addr[4] RADDR[3]=soc.cpu.mem_addr[5] RADDR[4]=soc.cpu.mem_addr[6] RADDR[5]=soc.cpu.mem_addr[7] RADDR[6]=soc.cpu.mem_addr[8] RADDR[7]=soc.cpu.mem_addr[9] RADDR[8]=soc.cpu.mem_addr[10] RADDR[9]=$false RADDR[10]=$false RCLK=CLK RCLKE=$abc$41255$n4430 RDATA[0]=$abc$41255$n6778 RDATA[1]=$techmap8026\soc.memory.mem.3.6.0.A1DATA_16[1] RDATA[2]=$abc$41255$n6780 RDATA[3]=$techmap8026\soc.memory.mem.3.6.0.A1DATA_16[3] RDATA[4]=$abc$41255$n6782 RDATA[5]=$techmap8026\soc.memory.mem.3.6.0.A1DATA_16[5] RDATA[6]=$abc$41255$n6784 RDATA[7]=$techmap8026\soc.memory.mem.3.6.0.A1DATA_16[7] RDATA[8]=$abc$41255$n6786 RDATA[9]=$techmap8026\soc.memory.mem.3.6.0.A1DATA_16[9] RDATA[10]=$abc$41255$n6788 RDATA[11]=$techmap8026\soc.memory.mem.3.6.0.A1DATA_16[11] RDATA[12]=$abc$41255$n6790 RDATA[13]=$techmap8026\soc.memory.mem.3.6.0.A1DATA_16[13] RDATA[14]=$abc$41255$n6792 RDATA[15]=$techmap8026\soc.memory.mem.3.6.0.A1DATA_16[15] RE=$true WADDR[0]=soc.cpu.mem_addr[2] WADDR[1]=soc.cpu.mem_addr[3] WADDR[2]=soc.cpu.mem_addr[4] WADDR[3]=soc.cpu.mem_addr[5] WADDR[4]=soc.cpu.mem_addr[6] WADDR[5]=soc.cpu.mem_addr[7] WADDR[6]=soc.cpu.mem_addr[8] WADDR[7]=soc.cpu.mem_addr[9] WADDR[8]=soc.cpu.mem_addr[10] WADDR[9]=$false WADDR[10]=$false WCLK=CLK WCLKE=$abc$41255$n4755 WDATA[0]=soc.cpu.mem_wdata[24] WDATA[1]=$undef WDATA[2]=soc.cpu.mem_wdata[25] WDATA[3]=$undef WDATA[4]=soc.cpu.mem_wdata[26] WDATA[5]=$undef WDATA[6]=soc.cpu.mem_wdata[27] WDATA[7]=$undef WDATA[8]=soc.cpu.mem_wdata[28] WDATA[9]=$undef WDATA[10]=soc.cpu.mem_wdata[29] WDATA[11]=$undef WDATA[12]=soc.cpu.mem_wdata[30] WDATA[13]=$undef WDATA[14]=soc.cpu.mem_wdata[31] WDATA[15]=$undef WE=$true
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_1 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_2 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_3 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_4 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_5 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_6 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_7 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_8 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_9 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_A 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_B 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_C 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_D 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_E 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param INIT_F 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param READ_MODE 00000000000000000000000000000001
.param WRITE_MODE 00000000000000000000000000000001
.names $false USBPU
1 1
.names gpio_peripheral.iomem_rdata[0] gpio_iomem_rdata[0]
1 1
.names gpio_peripheral.iomem_rdata[1] gpio_iomem_rdata[1]
1 1
.names gpio_peripheral.iomem_rdata[2] gpio_iomem_rdata[2]
1 1
.names gpio_peripheral.iomem_rdata[3] gpio_iomem_rdata[3]
1 1
.names gpio_peripheral.iomem_rdata[4] gpio_iomem_rdata[4]
1 1
.names gpio_peripheral.iomem_rdata[5] gpio_iomem_rdata[5]
1 1
.names gpio_peripheral.iomem_rdata[6] gpio_iomem_rdata[6]
1 1
.names gpio_peripheral.iomem_rdata[7] gpio_iomem_rdata[7]
1 1
.names gpio_peripheral.iomem_rdata[8] gpio_iomem_rdata[8]
1 1
.names gpio_peripheral.iomem_rdata[9] gpio_iomem_rdata[9]
1 1
.names gpio_peripheral.iomem_rdata[10] gpio_iomem_rdata[10]
1 1
.names gpio_peripheral.iomem_rdata[11] gpio_iomem_rdata[11]
1 1
.names gpio_peripheral.iomem_rdata[12] gpio_iomem_rdata[12]
1 1
.names gpio_peripheral.iomem_rdata[13] gpio_iomem_rdata[13]
1 1
.names gpio_peripheral.iomem_rdata[14] gpio_iomem_rdata[14]
1 1
.names gpio_peripheral.iomem_rdata[15] gpio_iomem_rdata[15]
1 1
.names gpio_peripheral.iomem_rdata[16] gpio_iomem_rdata[16]
1 1
.names gpio_peripheral.iomem_rdata[17] gpio_iomem_rdata[17]
1 1
.names gpio_peripheral.iomem_rdata[18] gpio_iomem_rdata[18]
1 1
.names gpio_peripheral.iomem_rdata[19] gpio_iomem_rdata[19]
1 1
.names gpio_peripheral.iomem_rdata[20] gpio_iomem_rdata[20]
1 1
.names gpio_peripheral.iomem_rdata[21] gpio_iomem_rdata[21]
1 1
.names gpio_peripheral.iomem_rdata[22] gpio_iomem_rdata[22]
1 1
.names gpio_peripheral.iomem_rdata[23] gpio_iomem_rdata[23]
1 1
.names gpio_peripheral.iomem_rdata[24] gpio_iomem_rdata[24]
1 1
.names gpio_peripheral.iomem_rdata[25] gpio_iomem_rdata[25]
1 1
.names gpio_peripheral.iomem_rdata[26] gpio_iomem_rdata[26]
1 1
.names gpio_peripheral.iomem_rdata[27] gpio_iomem_rdata[27]
1 1
.names gpio_peripheral.iomem_rdata[28] gpio_iomem_rdata[28]
1 1
.names gpio_peripheral.iomem_rdata[29] gpio_iomem_rdata[29]
1 1
.names gpio_peripheral.iomem_rdata[30] gpio_iomem_rdata[30]
1 1
.names gpio_peripheral.iomem_rdata[31] gpio_iomem_rdata[31]
1 1
.names gpio_peripheral.iomem_ready gpio_iomem_ready
1 1
.names BUTTONS[0] gpio_peripheral.BUTTONS[0]
1 1
.names BUTTONS[1] gpio_peripheral.BUTTONS[1]
1 1
.names BUTTONS[2] gpio_peripheral.BUTTONS[2]
1 1
.names BUTTONS[3] gpio_peripheral.BUTTONS[3]
1 1
.names BUTTONS[4] gpio_peripheral.BUTTONS[4]
1 1
.names BUTTONS[5] gpio_peripheral.BUTTONS[5]
1 1
.names BUTTONS[6] gpio_peripheral.BUTTONS[6]
1 1
.names BUTTONS[7] gpio_peripheral.BUTTONS[7]
1 1
.names CLK gpio_peripheral.clk
1 1
.names LED gpio_peripheral.gpio[0]
1 1
.names $undef gpio_peripheral.gpio[1]
1 1
.names $undef gpio_peripheral.gpio[2]
1 1
.names $undef gpio_peripheral.gpio[3]
1 1
.names $undef gpio_peripheral.gpio[4]
1 1
.names $undef gpio_peripheral.gpio[5]
1 1
.names $undef gpio_peripheral.gpio[6]
1 1
.names $undef gpio_peripheral.gpio[7]
1 1
.names $undef gpio_peripheral.gpio[8]
1 1
.names $undef gpio_peripheral.gpio[9]
1 1
.names $undef gpio_peripheral.gpio[10]
1 1
.names $undef gpio_peripheral.gpio[11]
1 1
.names $undef gpio_peripheral.gpio[12]
1 1
.names $undef gpio_peripheral.gpio[13]
1 1
.names $undef gpio_peripheral.gpio[14]
1 1
.names $undef gpio_peripheral.gpio[15]
1 1
.names $undef gpio_peripheral.gpio[16]
1 1
.names $undef gpio_peripheral.gpio[17]
1 1
.names $undef gpio_peripheral.gpio[18]
1 1
.names $undef gpio_peripheral.gpio[19]
1 1
.names $undef gpio_peripheral.gpio[20]
1 1
.names $undef gpio_peripheral.gpio[21]
1 1
.names $undef gpio_peripheral.gpio[22]
1 1
.names $undef gpio_peripheral.gpio[23]
1 1
.names $undef gpio_peripheral.gpio[24]
1 1
.names $undef gpio_peripheral.gpio[25]
1 1
.names $undef gpio_peripheral.gpio[26]
1 1
.names $undef gpio_peripheral.gpio[27]
1 1
.names $undef gpio_peripheral.gpio[28]
1 1
.names $undef gpio_peripheral.gpio[29]
1 1
.names $undef gpio_peripheral.gpio[30]
1 1
.names $undef gpio_peripheral.gpio[31]
1 1
.names soc.cpu.mem_addr[0] gpio_peripheral.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] gpio_peripheral.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] gpio_peripheral.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] gpio_peripheral.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] gpio_peripheral.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] gpio_peripheral.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] gpio_peripheral.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] gpio_peripheral.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] gpio_peripheral.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] gpio_peripheral.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] gpio_peripheral.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] gpio_peripheral.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] gpio_peripheral.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] gpio_peripheral.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] gpio_peripheral.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] gpio_peripheral.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] gpio_peripheral.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] gpio_peripheral.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] gpio_peripheral.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] gpio_peripheral.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] gpio_peripheral.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] gpio_peripheral.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] gpio_peripheral.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] gpio_peripheral.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] gpio_peripheral.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] gpio_peripheral.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] gpio_peripheral.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] gpio_peripheral.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] gpio_peripheral.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] gpio_peripheral.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] gpio_peripheral.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] gpio_peripheral.iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] gpio_peripheral.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] gpio_peripheral.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] gpio_peripheral.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] gpio_peripheral.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] gpio_peripheral.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] gpio_peripheral.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] gpio_peripheral.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] gpio_peripheral.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] gpio_peripheral.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] gpio_peripheral.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] gpio_peripheral.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] gpio_peripheral.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] gpio_peripheral.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] gpio_peripheral.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] gpio_peripheral.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] gpio_peripheral.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] gpio_peripheral.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] gpio_peripheral.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] gpio_peripheral.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] gpio_peripheral.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] gpio_peripheral.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] gpio_peripheral.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] gpio_peripheral.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] gpio_peripheral.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] gpio_peripheral.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] gpio_peripheral.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] gpio_peripheral.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] gpio_peripheral.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] gpio_peripheral.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] gpio_peripheral.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] gpio_peripheral.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] gpio_peripheral.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] gpio_peripheral.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] gpio_peripheral.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] gpio_peripheral.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] gpio_peripheral.iomem_wstrb[3]
1 1
.names LED gpio_peripheral.led
1 1
.names resetn gpio_peripheral.resetn
1 1
.names lcd_peripheral.iomem_ready ili_direct_iomem_ready
1 1
.names soc.cpu.mem_addr[0] iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] iomem_wstrb[3]
1 1
.names lcd_peripheral.cmd_data lcd_cmd_data
1 1
.names lcd_peripheral.nreset lcd_nreset
1 1
.names CLK lcd_peripheral.clk
1 1
.names lcd_D7 lcd_peripheral.dout[0]
1 1
.names lcd_D6 lcd_peripheral.dout[1]
1 1
.names lcd_D5 lcd_peripheral.dout[2]
1 1
.names lcd_D4 lcd_peripheral.dout[3]
1 1
.names lcd_D3 lcd_peripheral.dout[4]
1 1
.names lcd_D2 lcd_peripheral.dout[5]
1 1
.names lcd_D1 lcd_peripheral.dout[6]
1 1
.names lcd_D0 lcd_peripheral.dout[7]
1 1
.names soc.cpu.mem_addr[0] lcd_peripheral.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] lcd_peripheral.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] lcd_peripheral.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] lcd_peripheral.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] lcd_peripheral.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] lcd_peripheral.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] lcd_peripheral.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] lcd_peripheral.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] lcd_peripheral.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] lcd_peripheral.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] lcd_peripheral.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] lcd_peripheral.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] lcd_peripheral.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] lcd_peripheral.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] lcd_peripheral.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] lcd_peripheral.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] lcd_peripheral.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] lcd_peripheral.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] lcd_peripheral.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] lcd_peripheral.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] lcd_peripheral.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] lcd_peripheral.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] lcd_peripheral.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] lcd_peripheral.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] lcd_peripheral.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] lcd_peripheral.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] lcd_peripheral.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] lcd_peripheral.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] lcd_peripheral.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] lcd_peripheral.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] lcd_peripheral.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] lcd_peripheral.iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] lcd_peripheral.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] lcd_peripheral.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] lcd_peripheral.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] lcd_peripheral.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] lcd_peripheral.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] lcd_peripheral.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] lcd_peripheral.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] lcd_peripheral.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] lcd_peripheral.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] lcd_peripheral.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] lcd_peripheral.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] lcd_peripheral.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] lcd_peripheral.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] lcd_peripheral.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] lcd_peripheral.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] lcd_peripheral.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] lcd_peripheral.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] lcd_peripheral.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] lcd_peripheral.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] lcd_peripheral.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] lcd_peripheral.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] lcd_peripheral.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] lcd_peripheral.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] lcd_peripheral.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] lcd_peripheral.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] lcd_peripheral.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] lcd_peripheral.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] lcd_peripheral.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] lcd_peripheral.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] lcd_peripheral.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] lcd_peripheral.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] lcd_peripheral.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] lcd_peripheral.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] lcd_peripheral.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] lcd_peripheral.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] lcd_peripheral.iomem_wstrb[3]
1 1
.names resetn lcd_peripheral.resetn
1 1
.names lcd_peripheral.write_edge lcd_write_edge
1 1
.names SD_CS sd.SD_CS
1 1
.names SD_MISO sd.SD_MISO
1 1
.names SD_MOSI sd.SD_MOSI
1 1
.names SD_SCK sd.SD_SCK
1 1
.names CLK sd.clk
1 1
.names soc.cpu.mem_addr[0] sd.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] sd.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] sd.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] sd.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] sd.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] sd.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] sd.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] sd.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] sd.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] sd.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] sd.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] sd.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] sd.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] sd.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] sd.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] sd.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] sd.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] sd.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] sd.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] sd.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] sd.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] sd.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] sd.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] sd.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] sd.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] sd.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] sd.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] sd.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] sd.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] sd.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] sd.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] sd.iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] sd.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] sd.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] sd.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] sd.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] sd.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] sd.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] sd.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] sd.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] sd.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] sd.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] sd.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] sd.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] sd.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] sd.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] sd.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] sd.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] sd.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] sd.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] sd.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] sd.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] sd.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] sd.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] sd.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] sd.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] sd.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] sd.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] sd.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] sd.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] sd.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] sd.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] sd.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] sd.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] sd.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] sd.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] sd.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] sd.iomem_wstrb[3]
1 1
.names resetn sd.resetn
1 1
.names SD_CS sd.sd.CS
1 1
.names CLK sd.sd.clk
1 1
.names soc.cpu.mem_addr[0] sd.sd.ctrl_addr[0]
1 1
.names soc.cpu.mem_addr[1] sd.sd.ctrl_addr[1]
1 1
.names soc.cpu.mem_addr[2] sd.sd.ctrl_addr[2]
1 1
.names soc.cpu.mem_addr[3] sd.sd.ctrl_addr[3]
1 1
.names soc.cpu.mem_addr[4] sd.sd.ctrl_addr[4]
1 1
.names soc.cpu.mem_addr[5] sd.sd.ctrl_addr[5]
1 1
.names soc.cpu.mem_addr[6] sd.sd.ctrl_addr[6]
1 1
.names soc.cpu.mem_addr[7] sd.sd.ctrl_addr[7]
1 1
.names sd.spi_rd sd.sd.ctrl_rd
1 1
.names $false sd.sd.ctrl_rdat[8]
1 1
.names $false sd.sd.ctrl_rdat[9]
1 1
.names $false sd.sd.ctrl_rdat[10]
1 1
.names $false sd.sd.ctrl_rdat[11]
1 1
.names $false sd.sd.ctrl_rdat[12]
1 1
.names $false sd.sd.ctrl_rdat[13]
1 1
.names $false sd.sd.ctrl_rdat[14]
1 1
.names $false sd.sd.ctrl_rdat[15]
1 1
.names $false sd.sd.ctrl_rdat[16]
1 1
.names $false sd.sd.ctrl_rdat[17]
1 1
.names $false sd.sd.ctrl_rdat[18]
1 1
.names $false sd.sd.ctrl_rdat[19]
1 1
.names $false sd.sd.ctrl_rdat[20]
1 1
.names $false sd.sd.ctrl_rdat[21]
1 1
.names $false sd.sd.ctrl_rdat[22]
1 1
.names $false sd.sd.ctrl_rdat[23]
1 1
.names $false sd.sd.ctrl_rdat[24]
1 1
.names $false sd.sd.ctrl_rdat[25]
1 1
.names $false sd.sd.ctrl_rdat[26]
1 1
.names $false sd.sd.ctrl_rdat[27]
1 1
.names $false sd.sd.ctrl_rdat[28]
1 1
.names $false sd.sd.ctrl_rdat[29]
1 1
.names $false sd.sd.ctrl_rdat[30]
1 1
.names $false sd.sd.ctrl_rdat[31]
1 1
.names soc.cpu.mem_wdata[0] sd.sd.ctrl_wdat[0]
1 1
.names soc.cpu.mem_wdata[1] sd.sd.ctrl_wdat[1]
1 1
.names soc.cpu.mem_wdata[2] sd.sd.ctrl_wdat[2]
1 1
.names soc.cpu.mem_wdata[3] sd.sd.ctrl_wdat[3]
1 1
.names soc.cpu.mem_wdata[4] sd.sd.ctrl_wdat[4]
1 1
.names soc.cpu.mem_wdata[5] sd.sd.ctrl_wdat[5]
1 1
.names soc.cpu.mem_wdata[6] sd.sd.ctrl_wdat[6]
1 1
.names soc.cpu.mem_wdata[7] sd.sd.ctrl_wdat[7]
1 1
.names soc.cpu.mem_wdata[8] sd.sd.ctrl_wdat[8]
1 1
.names soc.cpu.mem_wdata[9] sd.sd.ctrl_wdat[9]
1 1
.names soc.cpu.mem_wdata[10] sd.sd.ctrl_wdat[10]
1 1
.names soc.cpu.mem_wdata[11] sd.sd.ctrl_wdat[11]
1 1
.names soc.cpu.mem_wdata[12] sd.sd.ctrl_wdat[12]
1 1
.names soc.cpu.mem_wdata[13] sd.sd.ctrl_wdat[13]
1 1
.names soc.cpu.mem_wdata[14] sd.sd.ctrl_wdat[14]
1 1
.names soc.cpu.mem_wdata[15] sd.sd.ctrl_wdat[15]
1 1
.names soc.cpu.mem_wdata[16] sd.sd.ctrl_wdat[16]
1 1
.names soc.cpu.mem_wdata[17] sd.sd.ctrl_wdat[17]
1 1
.names soc.cpu.mem_wdata[18] sd.sd.ctrl_wdat[18]
1 1
.names soc.cpu.mem_wdata[19] sd.sd.ctrl_wdat[19]
1 1
.names soc.cpu.mem_wdata[20] sd.sd.ctrl_wdat[20]
1 1
.names soc.cpu.mem_wdata[21] sd.sd.ctrl_wdat[21]
1 1
.names soc.cpu.mem_wdata[22] sd.sd.ctrl_wdat[22]
1 1
.names soc.cpu.mem_wdata[23] sd.sd.ctrl_wdat[23]
1 1
.names soc.cpu.mem_wdata[24] sd.sd.ctrl_wdat[24]
1 1
.names soc.cpu.mem_wdata[25] sd.sd.ctrl_wdat[25]
1 1
.names soc.cpu.mem_wdata[26] sd.sd.ctrl_wdat[26]
1 1
.names soc.cpu.mem_wdata[27] sd.sd.ctrl_wdat[27]
1 1
.names soc.cpu.mem_wdata[28] sd.sd.ctrl_wdat[28]
1 1
.names soc.cpu.mem_wdata[29] sd.sd.ctrl_wdat[29]
1 1
.names soc.cpu.mem_wdata[30] sd.sd.ctrl_wdat[30]
1 1
.names soc.cpu.mem_wdata[31] sd.sd.ctrl_wdat[31]
1 1
.names sd.spi_wr sd.sd.ctrl_wr
1 1
.names SD_MISO sd.sd.miso
1 1
.names SD_MOSI sd.sd.mosi
1 1
.names resetn sd.sd.resetn
1 1
.names SD_SCK sd.sd.sclk
1 1
.names sd.sd.ctrl_rdat[0] sd.spi_rdata[0]
1 1
.names sd.sd.ctrl_rdat[1] sd.spi_rdata[1]
1 1
.names sd.sd.ctrl_rdat[2] sd.spi_rdata[2]
1 1
.names sd.sd.ctrl_rdat[3] sd.spi_rdata[3]
1 1
.names sd.sd.ctrl_rdat[4] sd.spi_rdata[4]
1 1
.names sd.sd.ctrl_rdat[5] sd.spi_rdata[5]
1 1
.names sd.sd.ctrl_rdat[6] sd.spi_rdata[6]
1 1
.names sd.sd.ctrl_rdat[7] sd.spi_rdata[7]
1 1
.names $false sd.spi_rdata[8]
1 1
.names $false sd.spi_rdata[9]
1 1
.names $false sd.spi_rdata[10]
1 1
.names $false sd.spi_rdata[11]
1 1
.names $false sd.spi_rdata[12]
1 1
.names $false sd.spi_rdata[13]
1 1
.names $false sd.spi_rdata[14]
1 1
.names $false sd.spi_rdata[15]
1 1
.names $false sd.spi_rdata[16]
1 1
.names $false sd.spi_rdata[17]
1 1
.names $false sd.spi_rdata[18]
1 1
.names $false sd.spi_rdata[19]
1 1
.names $false sd.spi_rdata[20]
1 1
.names $false sd.spi_rdata[21]
1 1
.names $false sd.spi_rdata[22]
1 1
.names $false sd.spi_rdata[23]
1 1
.names $false sd.spi_rdata[24]
1 1
.names $false sd.spi_rdata[25]
1 1
.names $false sd.spi_rdata[26]
1 1
.names $false sd.spi_rdata[27]
1 1
.names $false sd.spi_rdata[28]
1 1
.names $false sd.spi_rdata[29]
1 1
.names $false sd.spi_rdata[30]
1 1
.names $false sd.spi_rdata[31]
1 1
.names sd.sd.ctrl_done sd.spi_ready
1 1
.names sd.iomem_rdata[0] sdcard_iomem_rdata[0]
1 1
.names sd.iomem_rdata[1] sdcard_iomem_rdata[1]
1 1
.names sd.iomem_rdata[2] sdcard_iomem_rdata[2]
1 1
.names sd.iomem_rdata[3] sdcard_iomem_rdata[3]
1 1
.names sd.iomem_rdata[4] sdcard_iomem_rdata[4]
1 1
.names sd.iomem_rdata[5] sdcard_iomem_rdata[5]
1 1
.names sd.iomem_rdata[6] sdcard_iomem_rdata[6]
1 1
.names sd.iomem_rdata[7] sdcard_iomem_rdata[7]
1 1
.names sd.iomem_rdata[8] sdcard_iomem_rdata[8]
1 1
.names sd.iomem_rdata[9] sdcard_iomem_rdata[9]
1 1
.names sd.iomem_rdata[10] sdcard_iomem_rdata[10]
1 1
.names sd.iomem_rdata[11] sdcard_iomem_rdata[11]
1 1
.names sd.iomem_rdata[12] sdcard_iomem_rdata[12]
1 1
.names sd.iomem_rdata[13] sdcard_iomem_rdata[13]
1 1
.names sd.iomem_rdata[14] sdcard_iomem_rdata[14]
1 1
.names sd.iomem_rdata[15] sdcard_iomem_rdata[15]
1 1
.names sd.iomem_rdata[16] sdcard_iomem_rdata[16]
1 1
.names sd.iomem_rdata[17] sdcard_iomem_rdata[17]
1 1
.names sd.iomem_rdata[18] sdcard_iomem_rdata[18]
1 1
.names sd.iomem_rdata[19] sdcard_iomem_rdata[19]
1 1
.names sd.iomem_rdata[20] sdcard_iomem_rdata[20]
1 1
.names sd.iomem_rdata[21] sdcard_iomem_rdata[21]
1 1
.names sd.iomem_rdata[22] sdcard_iomem_rdata[22]
1 1
.names sd.iomem_rdata[23] sdcard_iomem_rdata[23]
1 1
.names sd.iomem_rdata[24] sdcard_iomem_rdata[24]
1 1
.names sd.iomem_rdata[25] sdcard_iomem_rdata[25]
1 1
.names sd.iomem_rdata[26] sdcard_iomem_rdata[26]
1 1
.names sd.iomem_rdata[27] sdcard_iomem_rdata[27]
1 1
.names sd.iomem_rdata[28] sdcard_iomem_rdata[28]
1 1
.names sd.iomem_rdata[29] sdcard_iomem_rdata[29]
1 1
.names sd.iomem_rdata[30] sdcard_iomem_rdata[30]
1 1
.names sd.iomem_rdata[31] sdcard_iomem_rdata[31]
1 1
.names sd.iomem_ready sdcard_iomem_ready
1 1
.names CLK soc.clk
1 1
.names CLK soc.cpu.clk
1 1
.names CLK soc.cpu.cpuregs.clk
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs.raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs.raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs.raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs.raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs.raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs.raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs.raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs.raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs.raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs.raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs.raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs.raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs.waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs.waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs.waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs.waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs.waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs.waddr[5]
1 1
.names soc.cpu.decoded_rs1[0] soc.cpu.cpuregs_raddr1[0]
1 1
.names soc.cpu.decoded_rs1[1] soc.cpu.cpuregs_raddr1[1]
1 1
.names soc.cpu.decoded_rs1[2] soc.cpu.cpuregs_raddr1[2]
1 1
.names soc.cpu.decoded_rs1[3] soc.cpu.cpuregs_raddr1[3]
1 1
.names soc.cpu.decoded_rs1[4] soc.cpu.cpuregs_raddr1[4]
1 1
.names soc.cpu.decoded_rs1[5] soc.cpu.cpuregs_raddr1[5]
1 1
.names soc.cpu.decoded_rs2[0] soc.cpu.cpuregs_raddr2[0]
1 1
.names soc.cpu.decoded_rs2[1] soc.cpu.cpuregs_raddr2[1]
1 1
.names soc.cpu.decoded_rs2[2] soc.cpu.cpuregs_raddr2[2]
1 1
.names soc.cpu.decoded_rs2[3] soc.cpu.cpuregs_raddr2[3]
1 1
.names soc.cpu.decoded_rs2[4] soc.cpu.cpuregs_raddr2[4]
1 1
.names soc.cpu.decoded_rs2[5] soc.cpu.cpuregs_raddr2[5]
1 1
.names soc.cpu.latched_rd[0] soc.cpu.cpuregs_waddr[0]
1 1
.names soc.cpu.latched_rd[1] soc.cpu.cpuregs_waddr[1]
1 1
.names soc.cpu.latched_rd[2] soc.cpu.cpuregs_waddr[2]
1 1
.names soc.cpu.latched_rd[3] soc.cpu.cpuregs_waddr[3]
1 1
.names soc.cpu.latched_rd[4] soc.cpu.cpuregs_waddr[4]
1 1
.names soc.cpu.latched_rd[5] soc.cpu.cpuregs_waddr[5]
1 1
.names soc.cpu.cpuregs.wdata[0] soc.cpu.cpuregs_wrdata[0]
1 1
.names soc.cpu.cpuregs.wdata[1] soc.cpu.cpuregs_wrdata[1]
1 1
.names soc.cpu.cpuregs.wdata[2] soc.cpu.cpuregs_wrdata[2]
1 1
.names soc.cpu.cpuregs.wdata[3] soc.cpu.cpuregs_wrdata[3]
1 1
.names soc.cpu.cpuregs.wdata[4] soc.cpu.cpuregs_wrdata[4]
1 1
.names soc.cpu.cpuregs.wdata[5] soc.cpu.cpuregs_wrdata[5]
1 1
.names soc.cpu.cpuregs.wdata[6] soc.cpu.cpuregs_wrdata[6]
1 1
.names soc.cpu.cpuregs.wdata[7] soc.cpu.cpuregs_wrdata[7]
1 1
.names soc.cpu.cpuregs.wdata[8] soc.cpu.cpuregs_wrdata[8]
1 1
.names soc.cpu.cpuregs.wdata[9] soc.cpu.cpuregs_wrdata[9]
1 1
.names soc.cpu.cpuregs.wdata[10] soc.cpu.cpuregs_wrdata[10]
1 1
.names soc.cpu.cpuregs.wdata[11] soc.cpu.cpuregs_wrdata[11]
1 1
.names soc.cpu.cpuregs.wdata[12] soc.cpu.cpuregs_wrdata[12]
1 1
.names soc.cpu.cpuregs.wdata[13] soc.cpu.cpuregs_wrdata[13]
1 1
.names soc.cpu.cpuregs.wdata[14] soc.cpu.cpuregs_wrdata[14]
1 1
.names soc.cpu.cpuregs.wdata[15] soc.cpu.cpuregs_wrdata[15]
1 1
.names soc.cpu.cpuregs.wdata[16] soc.cpu.cpuregs_wrdata[16]
1 1
.names soc.cpu.cpuregs.wdata[17] soc.cpu.cpuregs_wrdata[17]
1 1
.names soc.cpu.cpuregs.wdata[18] soc.cpu.cpuregs_wrdata[18]
1 1
.names soc.cpu.cpuregs.wdata[19] soc.cpu.cpuregs_wrdata[19]
1 1
.names soc.cpu.cpuregs.wdata[20] soc.cpu.cpuregs_wrdata[20]
1 1
.names soc.cpu.cpuregs.wdata[21] soc.cpu.cpuregs_wrdata[21]
1 1
.names soc.cpu.cpuregs.wdata[22] soc.cpu.cpuregs_wrdata[22]
1 1
.names soc.cpu.cpuregs.wdata[23] soc.cpu.cpuregs_wrdata[23]
1 1
.names soc.cpu.cpuregs.wdata[24] soc.cpu.cpuregs_wrdata[24]
1 1
.names soc.cpu.cpuregs.wdata[25] soc.cpu.cpuregs_wrdata[25]
1 1
.names soc.cpu.cpuregs.wdata[26] soc.cpu.cpuregs_wrdata[26]
1 1
.names soc.cpu.cpuregs.wdata[27] soc.cpu.cpuregs_wrdata[27]
1 1
.names soc.cpu.cpuregs.wdata[28] soc.cpu.cpuregs_wrdata[28]
1 1
.names soc.cpu.cpuregs.wdata[29] soc.cpu.cpuregs_wrdata[29]
1 1
.names soc.cpu.cpuregs.wdata[30] soc.cpu.cpuregs_wrdata[30]
1 1
.names soc.cpu.cpuregs.wdata[31] soc.cpu.cpuregs_wrdata[31]
1 1
.names soc.cpu.mem_addr[0] soc.cpu.dbg_mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.cpu.dbg_mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.cpu.dbg_mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.cpu.dbg_mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.cpu.dbg_mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.cpu.dbg_mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.cpu.dbg_mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.cpu.dbg_mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.cpu.dbg_mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.cpu.dbg_mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.cpu.dbg_mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.cpu.dbg_mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.cpu.dbg_mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.cpu.dbg_mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.cpu.dbg_mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.cpu.dbg_mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.cpu.dbg_mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.cpu.dbg_mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.cpu.dbg_mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.cpu.dbg_mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.cpu.dbg_mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.cpu.dbg_mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.cpu.dbg_mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.cpu.dbg_mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.cpu.dbg_mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.cpu.dbg_mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.cpu.dbg_mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.cpu.dbg_mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.cpu.dbg_mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.cpu.dbg_mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.cpu.dbg_mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.cpu.dbg_mem_addr[31]
1 1
.names soc.cpu.mem_valid soc.cpu.dbg_mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.cpu.dbg_mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.cpu.dbg_mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.cpu.dbg_mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.cpu.dbg_mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.cpu.dbg_mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.cpu.dbg_mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.cpu.dbg_mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.cpu.dbg_mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.cpu.dbg_mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.cpu.dbg_mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.cpu.dbg_mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.cpu.dbg_mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.cpu.dbg_mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.cpu.dbg_mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.cpu.dbg_mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.cpu.dbg_mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.cpu.dbg_mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.cpu.dbg_mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.cpu.dbg_mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.cpu.dbg_mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.cpu.dbg_mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.cpu.dbg_mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.cpu.dbg_mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.cpu.dbg_mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.cpu.dbg_mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.cpu.dbg_mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.cpu.dbg_mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.cpu.dbg_mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.cpu.dbg_mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.cpu.dbg_mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.cpu.dbg_mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.cpu.dbg_mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.cpu.dbg_mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.cpu.dbg_mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.cpu.dbg_mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.cpu.dbg_mem_wstrb[3]
1 1
.names $false soc.cpu.mem_la_addr[0]
1 1
.names $false soc.cpu.mem_la_addr[1]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.mem_la_wdata[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.mem_la_wdata[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.mem_la_wdata[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.mem_la_wdata[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.mem_la_wdata[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.mem_la_wdata[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.mem_la_wdata[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.mem_la_wdata[7]
1 1
.names soc.cpu.mem_rdata_latched[0] soc.cpu.mem_rdata_latched_noshuffle[0]
1 1
.names soc.cpu.mem_rdata_latched[1] soc.cpu.mem_rdata_latched_noshuffle[1]
1 1
.names soc.cpu.mem_rdata_latched[2] soc.cpu.mem_rdata_latched_noshuffle[2]
1 1
.names soc.cpu.mem_rdata_latched[3] soc.cpu.mem_rdata_latched_noshuffle[3]
1 1
.names soc.cpu.mem_rdata_latched[4] soc.cpu.mem_rdata_latched_noshuffle[4]
1 1
.names soc.cpu.mem_rdata_latched[5] soc.cpu.mem_rdata_latched_noshuffle[5]
1 1
.names soc.cpu.mem_rdata_latched[6] soc.cpu.mem_rdata_latched_noshuffle[6]
1 1
.names soc.cpu.mem_rdata_latched[7] soc.cpu.mem_rdata_latched_noshuffle[7]
1 1
.names soc.cpu.mem_rdata_latched[8] soc.cpu.mem_rdata_latched_noshuffle[8]
1 1
.names soc.cpu.mem_rdata_latched[9] soc.cpu.mem_rdata_latched_noshuffle[9]
1 1
.names soc.cpu.mem_rdata_latched[10] soc.cpu.mem_rdata_latched_noshuffle[10]
1 1
.names soc.cpu.mem_rdata_latched[11] soc.cpu.mem_rdata_latched_noshuffle[11]
1 1
.names soc.cpu.mem_rdata_latched[12] soc.cpu.mem_rdata_latched_noshuffle[12]
1 1
.names soc.cpu.mem_rdata_latched[13] soc.cpu.mem_rdata_latched_noshuffle[13]
1 1
.names soc.cpu.mem_rdata_latched[14] soc.cpu.mem_rdata_latched_noshuffle[14]
1 1
.names soc.cpu.mem_rdata_latched[15] soc.cpu.mem_rdata_latched_noshuffle[15]
1 1
.names soc.cpu.mem_rdata_latched[16] soc.cpu.mem_rdata_latched_noshuffle[16]
1 1
.names soc.cpu.mem_rdata_latched[17] soc.cpu.mem_rdata_latched_noshuffle[17]
1 1
.names soc.cpu.mem_rdata_latched[18] soc.cpu.mem_rdata_latched_noshuffle[18]
1 1
.names soc.cpu.mem_rdata_latched[19] soc.cpu.mem_rdata_latched_noshuffle[19]
1 1
.names soc.cpu.mem_rdata_latched[20] soc.cpu.mem_rdata_latched_noshuffle[20]
1 1
.names soc.cpu.mem_rdata_latched[21] soc.cpu.mem_rdata_latched_noshuffle[21]
1 1
.names soc.cpu.mem_rdata_latched[22] soc.cpu.mem_rdata_latched_noshuffle[22]
1 1
.names soc.cpu.mem_rdata_latched[23] soc.cpu.mem_rdata_latched_noshuffle[23]
1 1
.names soc.cpu.mem_rdata_latched[24] soc.cpu.mem_rdata_latched_noshuffle[24]
1 1
.names soc.cpu.mem_rdata_latched[25] soc.cpu.mem_rdata_latched_noshuffle[25]
1 1
.names soc.cpu.mem_rdata_latched[26] soc.cpu.mem_rdata_latched_noshuffle[26]
1 1
.names soc.cpu.mem_rdata_latched[27] soc.cpu.mem_rdata_latched_noshuffle[27]
1 1
.names soc.cpu.mem_rdata_latched[28] soc.cpu.mem_rdata_latched_noshuffle[28]
1 1
.names soc.cpu.mem_rdata_latched[29] soc.cpu.mem_rdata_latched_noshuffle[29]
1 1
.names soc.cpu.mem_rdata_latched[30] soc.cpu.mem_rdata_latched_noshuffle[30]
1 1
.names soc.cpu.mem_rdata_latched[31] soc.cpu.mem_rdata_latched_noshuffle[31]
1 1
.names $undef soc.cpu.mem_wordsize[1]
1 1
.names soc.cpu.reg_op1[0] soc.cpu.pcpi_rs1[0]
1 1
.names soc.cpu.reg_op1[1] soc.cpu.pcpi_rs1[1]
1 1
.names soc.cpu.reg_op1[2] soc.cpu.pcpi_rs1[2]
1 1
.names soc.cpu.reg_op1[3] soc.cpu.pcpi_rs1[3]
1 1
.names soc.cpu.reg_op1[4] soc.cpu.pcpi_rs1[4]
1 1
.names soc.cpu.reg_op1[5] soc.cpu.pcpi_rs1[5]
1 1
.names soc.cpu.reg_op1[6] soc.cpu.pcpi_rs1[6]
1 1
.names soc.cpu.reg_op1[7] soc.cpu.pcpi_rs1[7]
1 1
.names soc.cpu.reg_op1[8] soc.cpu.pcpi_rs1[8]
1 1
.names soc.cpu.reg_op1[9] soc.cpu.pcpi_rs1[9]
1 1
.names soc.cpu.reg_op1[10] soc.cpu.pcpi_rs1[10]
1 1
.names soc.cpu.reg_op1[11] soc.cpu.pcpi_rs1[11]
1 1
.names soc.cpu.reg_op1[12] soc.cpu.pcpi_rs1[12]
1 1
.names soc.cpu.reg_op1[13] soc.cpu.pcpi_rs1[13]
1 1
.names soc.cpu.reg_op1[14] soc.cpu.pcpi_rs1[14]
1 1
.names soc.cpu.reg_op1[15] soc.cpu.pcpi_rs1[15]
1 1
.names soc.cpu.reg_op1[16] soc.cpu.pcpi_rs1[16]
1 1
.names soc.cpu.reg_op1[17] soc.cpu.pcpi_rs1[17]
1 1
.names soc.cpu.reg_op1[18] soc.cpu.pcpi_rs1[18]
1 1
.names soc.cpu.reg_op1[19] soc.cpu.pcpi_rs1[19]
1 1
.names soc.cpu.reg_op1[20] soc.cpu.pcpi_rs1[20]
1 1
.names soc.cpu.reg_op1[21] soc.cpu.pcpi_rs1[21]
1 1
.names soc.cpu.reg_op1[22] soc.cpu.pcpi_rs1[22]
1 1
.names soc.cpu.reg_op1[23] soc.cpu.pcpi_rs1[23]
1 1
.names soc.cpu.reg_op1[24] soc.cpu.pcpi_rs1[24]
1 1
.names soc.cpu.reg_op1[25] soc.cpu.pcpi_rs1[25]
1 1
.names soc.cpu.reg_op1[26] soc.cpu.pcpi_rs1[26]
1 1
.names soc.cpu.reg_op1[27] soc.cpu.pcpi_rs1[27]
1 1
.names soc.cpu.reg_op1[28] soc.cpu.pcpi_rs1[28]
1 1
.names soc.cpu.reg_op1[29] soc.cpu.pcpi_rs1[29]
1 1
.names soc.cpu.reg_op1[30] soc.cpu.pcpi_rs1[30]
1 1
.names soc.cpu.reg_op1[31] soc.cpu.pcpi_rs1[31]
1 1
.names soc.cpu.reg_op2[0] soc.cpu.pcpi_rs2[0]
1 1
.names soc.cpu.reg_op2[1] soc.cpu.pcpi_rs2[1]
1 1
.names soc.cpu.reg_op2[2] soc.cpu.pcpi_rs2[2]
1 1
.names soc.cpu.reg_op2[3] soc.cpu.pcpi_rs2[3]
1 1
.names soc.cpu.reg_op2[4] soc.cpu.pcpi_rs2[4]
1 1
.names soc.cpu.reg_op2[5] soc.cpu.pcpi_rs2[5]
1 1
.names soc.cpu.reg_op2[6] soc.cpu.pcpi_rs2[6]
1 1
.names soc.cpu.reg_op2[7] soc.cpu.pcpi_rs2[7]
1 1
.names soc.cpu.reg_op2[8] soc.cpu.pcpi_rs2[8]
1 1
.names soc.cpu.reg_op2[9] soc.cpu.pcpi_rs2[9]
1 1
.names soc.cpu.reg_op2[10] soc.cpu.pcpi_rs2[10]
1 1
.names soc.cpu.reg_op2[11] soc.cpu.pcpi_rs2[11]
1 1
.names soc.cpu.reg_op2[12] soc.cpu.pcpi_rs2[12]
1 1
.names soc.cpu.reg_op2[13] soc.cpu.pcpi_rs2[13]
1 1
.names soc.cpu.reg_op2[14] soc.cpu.pcpi_rs2[14]
1 1
.names soc.cpu.reg_op2[15] soc.cpu.pcpi_rs2[15]
1 1
.names soc.cpu.reg_op2[16] soc.cpu.pcpi_rs2[16]
1 1
.names soc.cpu.reg_op2[17] soc.cpu.pcpi_rs2[17]
1 1
.names soc.cpu.reg_op2[18] soc.cpu.pcpi_rs2[18]
1 1
.names soc.cpu.reg_op2[19] soc.cpu.pcpi_rs2[19]
1 1
.names soc.cpu.reg_op2[20] soc.cpu.pcpi_rs2[20]
1 1
.names soc.cpu.reg_op2[21] soc.cpu.pcpi_rs2[21]
1 1
.names soc.cpu.reg_op2[22] soc.cpu.pcpi_rs2[22]
1 1
.names soc.cpu.reg_op2[23] soc.cpu.pcpi_rs2[23]
1 1
.names soc.cpu.reg_op2[24] soc.cpu.pcpi_rs2[24]
1 1
.names soc.cpu.reg_op2[25] soc.cpu.pcpi_rs2[25]
1 1
.names soc.cpu.reg_op2[26] soc.cpu.pcpi_rs2[26]
1 1
.names soc.cpu.reg_op2[27] soc.cpu.pcpi_rs2[27]
1 1
.names soc.cpu.reg_op2[28] soc.cpu.pcpi_rs2[28]
1 1
.names soc.cpu.reg_op2[29] soc.cpu.pcpi_rs2[29]
1 1
.names soc.cpu.reg_op2[30] soc.cpu.pcpi_rs2[30]
1 1
.names soc.cpu.reg_op2[31] soc.cpu.pcpi_rs2[31]
1 1
.names resetn soc.cpu.resetn
1 1
.names soc.cpu.mem_addr[0] soc.iomem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.iomem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.iomem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.iomem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.iomem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.iomem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.iomem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.iomem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.iomem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.iomem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.iomem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.iomem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.iomem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.iomem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.iomem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.iomem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.iomem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.iomem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.iomem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.iomem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.iomem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.iomem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.iomem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.iomem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.iomem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.iomem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.iomem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.iomem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.iomem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.iomem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.iomem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.iomem_addr[31]
1 1
.names soc.cpu.mem_wdata[0] soc.iomem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.iomem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.iomem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.iomem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.iomem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.iomem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.iomem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.iomem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.iomem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.iomem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.iomem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.iomem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.iomem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.iomem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.iomem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.iomem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.iomem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.iomem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.iomem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.iomem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.iomem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.iomem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.iomem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.iomem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.iomem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.iomem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.iomem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.iomem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.iomem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.iomem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.iomem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.iomem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.iomem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.iomem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.iomem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.iomem_wstrb[3]
1 1
.names soc.cpu.mem_addr[0] soc.mem_addr[0]
1 1
.names soc.cpu.mem_addr[1] soc.mem_addr[1]
1 1
.names soc.cpu.mem_addr[2] soc.mem_addr[2]
1 1
.names soc.cpu.mem_addr[3] soc.mem_addr[3]
1 1
.names soc.cpu.mem_addr[4] soc.mem_addr[4]
1 1
.names soc.cpu.mem_addr[5] soc.mem_addr[5]
1 1
.names soc.cpu.mem_addr[6] soc.mem_addr[6]
1 1
.names soc.cpu.mem_addr[7] soc.mem_addr[7]
1 1
.names soc.cpu.mem_addr[8] soc.mem_addr[8]
1 1
.names soc.cpu.mem_addr[9] soc.mem_addr[9]
1 1
.names soc.cpu.mem_addr[10] soc.mem_addr[10]
1 1
.names soc.cpu.mem_addr[11] soc.mem_addr[11]
1 1
.names soc.cpu.mem_addr[12] soc.mem_addr[12]
1 1
.names soc.cpu.mem_addr[13] soc.mem_addr[13]
1 1
.names soc.cpu.mem_addr[14] soc.mem_addr[14]
1 1
.names soc.cpu.mem_addr[15] soc.mem_addr[15]
1 1
.names soc.cpu.mem_addr[16] soc.mem_addr[16]
1 1
.names soc.cpu.mem_addr[17] soc.mem_addr[17]
1 1
.names soc.cpu.mem_addr[18] soc.mem_addr[18]
1 1
.names soc.cpu.mem_addr[19] soc.mem_addr[19]
1 1
.names soc.cpu.mem_addr[20] soc.mem_addr[20]
1 1
.names soc.cpu.mem_addr[21] soc.mem_addr[21]
1 1
.names soc.cpu.mem_addr[22] soc.mem_addr[22]
1 1
.names soc.cpu.mem_addr[23] soc.mem_addr[23]
1 1
.names soc.cpu.mem_addr[24] soc.mem_addr[24]
1 1
.names soc.cpu.mem_addr[25] soc.mem_addr[25]
1 1
.names soc.cpu.mem_addr[26] soc.mem_addr[26]
1 1
.names soc.cpu.mem_addr[27] soc.mem_addr[27]
1 1
.names soc.cpu.mem_addr[28] soc.mem_addr[28]
1 1
.names soc.cpu.mem_addr[29] soc.mem_addr[29]
1 1
.names soc.cpu.mem_addr[30] soc.mem_addr[30]
1 1
.names soc.cpu.mem_addr[31] soc.mem_addr[31]
1 1
.names soc.cpu.mem_valid soc.mem_valid
1 1
.names soc.cpu.mem_wdata[0] soc.mem_wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.mem_wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.mem_wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.mem_wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.mem_wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.mem_wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.mem_wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.mem_wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.mem_wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.mem_wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.mem_wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.mem_wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.mem_wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.mem_wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.mem_wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.mem_wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.mem_wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.mem_wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.mem_wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.mem_wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.mem_wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.mem_wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.mem_wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.mem_wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.mem_wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.mem_wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.mem_wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.mem_wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.mem_wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.mem_wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.mem_wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.mem_wdata[31]
1 1
.names soc.cpu.mem_wstrb[0] soc.mem_wstrb[0]
1 1
.names soc.cpu.mem_wstrb[1] soc.mem_wstrb[1]
1 1
.names soc.cpu.mem_wstrb[2] soc.mem_wstrb[2]
1 1
.names soc.cpu.mem_wstrb[3] soc.mem_wstrb[3]
1 1
.names soc.cpu.mem_addr[2] soc.memory.addr[0]
1 1
.names soc.cpu.mem_addr[3] soc.memory.addr[1]
1 1
.names soc.cpu.mem_addr[4] soc.memory.addr[2]
1 1
.names soc.cpu.mem_addr[5] soc.memory.addr[3]
1 1
.names soc.cpu.mem_addr[6] soc.memory.addr[4]
1 1
.names soc.cpu.mem_addr[7] soc.memory.addr[5]
1 1
.names soc.cpu.mem_addr[8] soc.memory.addr[6]
1 1
.names soc.cpu.mem_addr[9] soc.memory.addr[7]
1 1
.names soc.cpu.mem_addr[10] soc.memory.addr[8]
1 1
.names soc.cpu.mem_addr[11] soc.memory.addr[9]
1 1
.names soc.cpu.mem_addr[12] soc.memory.addr[10]
1 1
.names soc.cpu.mem_addr[13] soc.memory.addr[11]
1 1
.names soc.cpu.mem_addr[14] soc.memory.addr[12]
1 1
.names soc.cpu.mem_addr[15] soc.memory.addr[13]
1 1
.names soc.cpu.mem_addr[16] soc.memory.addr[14]
1 1
.names soc.cpu.mem_addr[17] soc.memory.addr[15]
1 1
.names soc.cpu.mem_addr[18] soc.memory.addr[16]
1 1
.names soc.cpu.mem_addr[19] soc.memory.addr[17]
1 1
.names soc.cpu.mem_addr[20] soc.memory.addr[18]
1 1
.names soc.cpu.mem_addr[21] soc.memory.addr[19]
1 1
.names soc.cpu.mem_addr[22] soc.memory.addr[20]
1 1
.names soc.cpu.mem_addr[23] soc.memory.addr[21]
1 1
.names CLK soc.memory.clk
1 1
.names soc.cpu.mem_wdata[0] soc.memory.wdata[0]
1 1
.names soc.cpu.mem_wdata[1] soc.memory.wdata[1]
1 1
.names soc.cpu.mem_wdata[2] soc.memory.wdata[2]
1 1
.names soc.cpu.mem_wdata[3] soc.memory.wdata[3]
1 1
.names soc.cpu.mem_wdata[4] soc.memory.wdata[4]
1 1
.names soc.cpu.mem_wdata[5] soc.memory.wdata[5]
1 1
.names soc.cpu.mem_wdata[6] soc.memory.wdata[6]
1 1
.names soc.cpu.mem_wdata[7] soc.memory.wdata[7]
1 1
.names soc.cpu.mem_wdata[8] soc.memory.wdata[8]
1 1
.names soc.cpu.mem_wdata[9] soc.memory.wdata[9]
1 1
.names soc.cpu.mem_wdata[10] soc.memory.wdata[10]
1 1
.names soc.cpu.mem_wdata[11] soc.memory.wdata[11]
1 1
.names soc.cpu.mem_wdata[12] soc.memory.wdata[12]
1 1
.names soc.cpu.mem_wdata[13] soc.memory.wdata[13]
1 1
.names soc.cpu.mem_wdata[14] soc.memory.wdata[14]
1 1
.names soc.cpu.mem_wdata[15] soc.memory.wdata[15]
1 1
.names soc.cpu.mem_wdata[16] soc.memory.wdata[16]
1 1
.names soc.cpu.mem_wdata[17] soc.memory.wdata[17]
1 1
.names soc.cpu.mem_wdata[18] soc.memory.wdata[18]
1 1
.names soc.cpu.mem_wdata[19] soc.memory.wdata[19]
1 1
.names soc.cpu.mem_wdata[20] soc.memory.wdata[20]
1 1
.names soc.cpu.mem_wdata[21] soc.memory.wdata[21]
1 1
.names soc.cpu.mem_wdata[22] soc.memory.wdata[22]
1 1
.names soc.cpu.mem_wdata[23] soc.memory.wdata[23]
1 1
.names soc.cpu.mem_wdata[24] soc.memory.wdata[24]
1 1
.names soc.cpu.mem_wdata[25] soc.memory.wdata[25]
1 1
.names soc.cpu.mem_wdata[26] soc.memory.wdata[26]
1 1
.names soc.cpu.mem_wdata[27] soc.memory.wdata[27]
1 1
.names soc.cpu.mem_wdata[28] soc.memory.wdata[28]
1 1
.names soc.cpu.mem_wdata[29] soc.memory.wdata[29]
1 1
.names soc.cpu.mem_wdata[30] soc.memory.wdata[30]
1 1
.names soc.cpu.mem_wdata[31] soc.memory.wdata[31]
1 1
.names resetn soc.resetn
1 1
.names SER_RX soc.ser_rx
1 1
.names SER_TX soc.ser_tx
1 1
.names CLK soc.simpleuart.clk
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_dat_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_dat_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_dat_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_dat_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_dat_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_dat_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_dat_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_dat_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_dat_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_dat_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_dat_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_dat_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_dat_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_dat_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_dat_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_dat_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_dat_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_dat_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_dat_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_dat_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_dat_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_dat_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_dat_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_dat_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_dat_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_dat_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_dat_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_dat_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_dat_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_dat_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_dat_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_dat_di[31]
1 1
.names soc.cpu.mem_wdata[0] soc.simpleuart.reg_div_di[0]
1 1
.names soc.cpu.mem_wdata[1] soc.simpleuart.reg_div_di[1]
1 1
.names soc.cpu.mem_wdata[2] soc.simpleuart.reg_div_di[2]
1 1
.names soc.cpu.mem_wdata[3] soc.simpleuart.reg_div_di[3]
1 1
.names soc.cpu.mem_wdata[4] soc.simpleuart.reg_div_di[4]
1 1
.names soc.cpu.mem_wdata[5] soc.simpleuart.reg_div_di[5]
1 1
.names soc.cpu.mem_wdata[6] soc.simpleuart.reg_div_di[6]
1 1
.names soc.cpu.mem_wdata[7] soc.simpleuart.reg_div_di[7]
1 1
.names soc.cpu.mem_wdata[8] soc.simpleuart.reg_div_di[8]
1 1
.names soc.cpu.mem_wdata[9] soc.simpleuart.reg_div_di[9]
1 1
.names soc.cpu.mem_wdata[10] soc.simpleuart.reg_div_di[10]
1 1
.names soc.cpu.mem_wdata[11] soc.simpleuart.reg_div_di[11]
1 1
.names soc.cpu.mem_wdata[12] soc.simpleuart.reg_div_di[12]
1 1
.names soc.cpu.mem_wdata[13] soc.simpleuart.reg_div_di[13]
1 1
.names soc.cpu.mem_wdata[14] soc.simpleuart.reg_div_di[14]
1 1
.names soc.cpu.mem_wdata[15] soc.simpleuart.reg_div_di[15]
1 1
.names soc.cpu.mem_wdata[16] soc.simpleuart.reg_div_di[16]
1 1
.names soc.cpu.mem_wdata[17] soc.simpleuart.reg_div_di[17]
1 1
.names soc.cpu.mem_wdata[18] soc.simpleuart.reg_div_di[18]
1 1
.names soc.cpu.mem_wdata[19] soc.simpleuart.reg_div_di[19]
1 1
.names soc.cpu.mem_wdata[20] soc.simpleuart.reg_div_di[20]
1 1
.names soc.cpu.mem_wdata[21] soc.simpleuart.reg_div_di[21]
1 1
.names soc.cpu.mem_wdata[22] soc.simpleuart.reg_div_di[22]
1 1
.names soc.cpu.mem_wdata[23] soc.simpleuart.reg_div_di[23]
1 1
.names soc.cpu.mem_wdata[24] soc.simpleuart.reg_div_di[24]
1 1
.names soc.cpu.mem_wdata[25] soc.simpleuart.reg_div_di[25]
1 1
.names soc.cpu.mem_wdata[26] soc.simpleuart.reg_div_di[26]
1 1
.names soc.cpu.mem_wdata[27] soc.simpleuart.reg_div_di[27]
1 1
.names soc.cpu.mem_wdata[28] soc.simpleuart.reg_div_di[28]
1 1
.names soc.cpu.mem_wdata[29] soc.simpleuart.reg_div_di[29]
1 1
.names soc.cpu.mem_wdata[30] soc.simpleuart.reg_div_di[30]
1 1
.names soc.cpu.mem_wdata[31] soc.simpleuart.reg_div_di[31]
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart.reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart.reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart.reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart.reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart.reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart.reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart.reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart.reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart.reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart.reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart.reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart.reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart.reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart.reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart.reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart.reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart.reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart.reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart.reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart.reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart.reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart.reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart.reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart.reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart.reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart.reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart.reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart.reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart.reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart.reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart.reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart.reg_div_do[31]
1 1
.names resetn soc.simpleuart.resetn
1 1
.names SER_TX soc.simpleuart.send_pattern[0]
1 1
.names SER_RX soc.simpleuart.ser_rx
1 1
.names SER_TX soc.simpleuart.ser_tx
1 1
.names soc.simpleuart.cfg_divider[0] soc.simpleuart_reg_div_do[0]
1 1
.names soc.simpleuart.cfg_divider[1] soc.simpleuart_reg_div_do[1]
1 1
.names soc.simpleuart.cfg_divider[2] soc.simpleuart_reg_div_do[2]
1 1
.names soc.simpleuart.cfg_divider[3] soc.simpleuart_reg_div_do[3]
1 1
.names soc.simpleuart.cfg_divider[4] soc.simpleuart_reg_div_do[4]
1 1
.names soc.simpleuart.cfg_divider[5] soc.simpleuart_reg_div_do[5]
1 1
.names soc.simpleuart.cfg_divider[6] soc.simpleuart_reg_div_do[6]
1 1
.names soc.simpleuart.cfg_divider[7] soc.simpleuart_reg_div_do[7]
1 1
.names soc.simpleuart.cfg_divider[8] soc.simpleuart_reg_div_do[8]
1 1
.names soc.simpleuart.cfg_divider[9] soc.simpleuart_reg_div_do[9]
1 1
.names soc.simpleuart.cfg_divider[10] soc.simpleuart_reg_div_do[10]
1 1
.names soc.simpleuart.cfg_divider[11] soc.simpleuart_reg_div_do[11]
1 1
.names soc.simpleuart.cfg_divider[12] soc.simpleuart_reg_div_do[12]
1 1
.names soc.simpleuart.cfg_divider[13] soc.simpleuart_reg_div_do[13]
1 1
.names soc.simpleuart.cfg_divider[14] soc.simpleuart_reg_div_do[14]
1 1
.names soc.simpleuart.cfg_divider[15] soc.simpleuart_reg_div_do[15]
1 1
.names soc.simpleuart.cfg_divider[16] soc.simpleuart_reg_div_do[16]
1 1
.names soc.simpleuart.cfg_divider[17] soc.simpleuart_reg_div_do[17]
1 1
.names soc.simpleuart.cfg_divider[18] soc.simpleuart_reg_div_do[18]
1 1
.names soc.simpleuart.cfg_divider[19] soc.simpleuart_reg_div_do[19]
1 1
.names soc.simpleuart.cfg_divider[20] soc.simpleuart_reg_div_do[20]
1 1
.names soc.simpleuart.cfg_divider[21] soc.simpleuart_reg_div_do[21]
1 1
.names soc.simpleuart.cfg_divider[22] soc.simpleuart_reg_div_do[22]
1 1
.names soc.simpleuart.cfg_divider[23] soc.simpleuart_reg_div_do[23]
1 1
.names soc.simpleuart.cfg_divider[24] soc.simpleuart_reg_div_do[24]
1 1
.names soc.simpleuart.cfg_divider[25] soc.simpleuart_reg_div_do[25]
1 1
.names soc.simpleuart.cfg_divider[26] soc.simpleuart_reg_div_do[26]
1 1
.names soc.simpleuart.cfg_divider[27] soc.simpleuart_reg_div_do[27]
1 1
.names soc.simpleuart.cfg_divider[28] soc.simpleuart_reg_div_do[28]
1 1
.names soc.simpleuart.cfg_divider[29] soc.simpleuart_reg_div_do[29]
1 1
.names soc.simpleuart.cfg_divider[30] soc.simpleuart_reg_div_do[30]
1 1
.names soc.simpleuart.cfg_divider[31] soc.simpleuart_reg_div_do[31]
1 1
.end
