 
****************************************
Report : qor
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Fri Jul 10 02:03:06 2020
****************************************


  Timing Path Group 'clk_ext'
  -----------------------------------
  Levels of Logic:             26.000
  Critical Path Length:         1.743
  Critical Path Slack:         -0.351
  Critical Path Clk Period:     1.500
  Total Negative Slack:      -339.182
  No. of Violating Paths:    1404.000
  Worst Hold Violation:        -0.010
  Total Hold Violation:       -10.301
  No. of Hold Violations:    1044.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:              23860
  Buf/Inv Cell Count:            4586
  Buf Cell Count:                 569
  Inv Cell Count:                4017
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     20632
  Sequential Cell Count:         3228
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       40916.800
  Noncombinational Area:    31313.921
  Buf/Inv Area:              5241.600
  Total Buffer Area:          883.840
  Total Inverter Area:       4357.760
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  -----------------------------------
  Cell Area:                72230.721
  Design Area:              72230.721


  Design Rules
  -----------------------------------
  Total Number of Nets:         24929
  Nets With Violations:            23
  Max Trans Violations:             0
  Max Cap Violations:               0
  Max Fanout Violations:           23
  -----------------------------------


  Hostname: hades

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.017
  Logic Optimization:                 1.298
  Mapping Optimization:             294.927
  -----------------------------------------
  Overall Compile Time:             399.702
  Overall Compile Wall Clock Time:  105.276

  --------------------------------------------------------------------

  Design  WNS: 0.351  TNS: 339.182  Number of Violating Paths: 1404


  Design (Hold)  WNS: 0.010  TNS: 10.301  Number of Violating Paths: 1044

  --------------------------------------------------------------------


1
