package DefineMem

  /*
  the reg interface defines some operations to read/write the reg(maybe by bus interface)
  */


