$date
	Thu Nov 08 00:10:42 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Board $end
$var wire 12 ! loadAdd [11:0] $end
$var wire 7 " uRomAddress [6:0] $end
$var wire 8 # progbyte [7:0] $end
$var wire 4 $ operand [3:0] $end
$var wire 1 % getAdd $end
$var wire 4 & databus [3:0] $end
$var wire 16 ' control [15:0] $end
$var wire 12 ( address [11:0] $end
$var wire 1 ) W $end
$var wire 2 * CarryZero [1:0] $end
$var wire 4 + Aout [3:0] $end
$var wire 4 , ALUR [3:0] $end
$var reg 1 - clk $end
$var reg 1 . reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
bx ,
bx +
bx *
x)
bx (
bx '
bx &
x%
bx $
bx #
bx "
bz !
$end
#1
bx ,
bz &
b0 *
x)
b1000111 #
0%
b0 $
b1111100000110111 '
bx +
b0 (
b100 "
1.
#2
b111 ,
b111 &
b100011010111101 '
b111 $
b10101100 #
1%
b1 (
b100101 "
0.
1-
#4
0-
#6
b111 ,
1)
b111 +
bz &
b1100 $
b1111100000110111 '
b1010110 "
1-
#8
0-
#10
b11 ,
b10 *
b1100 &
b1000001 #
0%
b100101001111101 '
b10 (
b1010111 "
1-
#12
0-
#14
b11 ,
b0 *
b11 +
bz &
b1 $
b1111100000110111 '
b100010 "
1-
#16
0-
#18
b1 ,
b1 &
b1001010 #
1%
b100011010111101 '
b11 (
b100011 "
1-
#20
0-
#22
b1 ,
b1 +
bz &
b1010 $
b1111100000110111 '
b100110 "
1-
#24
0-
#26
b1010 ,
b1010 &
b10100001 #
0%
b100011010111101 '
b100 (
b100111 "
1-
#28
0-
#30
b1010 ,
0)
b1010 +
bz &
b1 $
b1111100000110111 '
b1010110 "
1-
#32
0-
#34
b1011 ,
b1 &
b100111 #
1%
b100101001111101 '
b101 (
b1010111 "
1-
#36
0-
#38
b1011 ,
1)
b1011 +
bz &
b111 $
b1111100000110111 '
b10110 "
1-
#40
0-
#42
b100 ,
b111 &
b101011 #
0%
b110000110111101 '
b110 (
b10111 "
1-
#44
0-
#46
b1011 ,
bz &
b1011 $
b1111100000110111 '
b10110 "
1-
#48
0-
#50
b0 ,
b1 *
b1011 &
b11100101 #
1%
b110000110111101 '
b111 (
b10111 "
1-
#52
0-
#54
b1011 ,
b0 *
bz &
b101 $
b1111100000110111 '
b1110100 "
1-
#56
0-
#58
b0 ,
b11 *
b101 &
bx #
0%
b100010001111101 '
b1000 (
b1110101 "
1-
#60
0-
#62
b0 ,
b1 *
0)
b0 +
bz &
bx $
b1111100000110111 '
bx000 "
1-
#64
0-
#66
1%
b11100000110111 '
b1001 (
bx001 "
1-
#68
0-
#70
z%
b1111100000110111 '
bz (
bx000 "
1-
#72
0-
#74
x%
b11100000110111 '
bx (
bx001 "
1-
#76
0-
#78
z%
b1111100000110111 '
bz (
bx000 "
1-
#80
0-
#82
x%
b11100000110111 '
bx (
bx001 "
1-
#84
0-
#86
z%
b1111100000110111 '
bz (
bx000 "
1-
#88
0-
#90
x%
b11100000110111 '
bx (
bx001 "
1-
#92
0-
#94
z%
b1111100000110111 '
bz (
bx000 "
1-
#96
0-
#98
x%
b11100000110111 '
bx (
bx001 "
1-
#100
0-
