// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_rx_process_exh_512_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rx_shift2exhFifo_dout,
        rx_shift2exhFifo_num_data_valid,
        rx_shift2exhFifo_fifo_cap,
        rx_shift2exhFifo_empty_n,
        rx_shift2exhFifo_read,
        rx_ibh2exh_MetaFifo_dout,
        rx_ibh2exh_MetaFifo_num_data_valid,
        rx_ibh2exh_MetaFifo_fifo_cap,
        rx_ibh2exh_MetaFifo_empty_n,
        rx_ibh2exh_MetaFifo_read,
        rx_exhMetaFifo_din,
        rx_exhMetaFifo_num_data_valid,
        rx_exhMetaFifo_fifo_cap,
        rx_exhMetaFifo_full_n,
        rx_exhMetaFifo_write,
        rx_exh2drop_MetaFifo_din,
        rx_exh2drop_MetaFifo_num_data_valid,
        rx_exh2drop_MetaFifo_fifo_cap,
        rx_exh2drop_MetaFifo_full_n,
        rx_exh2drop_MetaFifo_write,
        rx_exh2dropFifo_din,
        rx_exh2dropFifo_num_data_valid,
        rx_exh2dropFifo_fifo_cap,
        rx_exh2dropFifo_full_n,
        rx_exh2dropFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] rx_shift2exhFifo_dout;
input  [1:0] rx_shift2exhFifo_num_data_valid;
input  [1:0] rx_shift2exhFifo_fifo_cap;
input   rx_shift2exhFifo_empty_n;
output   rx_shift2exhFifo_read;
input  [31:0] rx_ibh2exh_MetaFifo_dout;
input  [1:0] rx_ibh2exh_MetaFifo_num_data_valid;
input  [1:0] rx_ibh2exh_MetaFifo_fifo_cap;
input   rx_ibh2exh_MetaFifo_empty_n;
output   rx_ibh2exh_MetaFifo_read;
output  [22:0] rx_exhMetaFifo_din;
input  [1:0] rx_exhMetaFifo_num_data_valid;
input  [1:0] rx_exhMetaFifo_fifo_cap;
input   rx_exhMetaFifo_full_n;
output   rx_exhMetaFifo_write;
output  [144:0] rx_exh2drop_MetaFifo_din;
input  [3:0] rx_exh2drop_MetaFifo_num_data_valid;
input  [3:0] rx_exh2drop_MetaFifo_fifo_cap;
input   rx_exh2drop_MetaFifo_full_n;
output   rx_exh2drop_MetaFifo_write;
output  [1023:0] rx_exh2dropFifo_din;
input  [5:0] rx_exh2dropFifo_num_data_valid;
input  [5:0] rx_exh2dropFifo_fifo_cap;
input   rx_exh2dropFifo_full_n;
output   rx_exh2dropFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rx_shift2exhFifo_read;
reg rx_ibh2exh_MetaFifo_read;
reg[22:0] rx_exhMetaFifo_din;
reg rx_exhMetaFifo_write;
reg[144:0] rx_exh2drop_MetaFifo_din;
reg rx_exh2drop_MetaFifo_write;
reg rx_exh2dropFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_176_p3;
reg    ap_predicate_op30_read_state1;
reg    ap_predicate_op83_read_state1;
reg    ap_predicate_op128_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_190_p3;
reg    ap_predicate_op139_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] state_1_load_reg_1002;
reg   [0:0] tmp_17_i_reg_1010;
reg   [0:0] metaWritten_1_load_reg_1006;
reg   [0:0] icmp_ln188_reg_1030;
reg    ap_predicate_op161_write_state2;
reg    ap_predicate_op173_write_state2;
reg    ap_predicate_op176_write_state2;
reg   [0:0] empty_175_reg_1034;
reg    ap_predicate_op178_write_state2;
reg   [0:0] tmp_i_169_reg_1038;
reg   [0:0] icmp_ln155_reg_1058;
reg    ap_predicate_op181_write_state2;
reg    ap_predicate_op187_write_state2;
reg    ap_predicate_op190_write_state2;
reg   [0:0] tmp_16_i_reg_1062;
reg    ap_predicate_op192_write_state2;
reg    ap_predicate_op193_write_state2;
reg    ap_predicate_op194_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] state_1;
reg   [31:0] opCode;
reg   [0:0] metaWritten_1;
reg   [0:0] ackHeader_ready;
reg   [15:0] ackHeader_idx;
reg   [31:0] ackHeader_header_V;
reg   [0:0] rdmaHeader_ready;
reg   [15:0] rdmaHeader_idx;
reg   [127:0] rdmaHeader_header_V;
reg    rx_ibh2exh_MetaFifo_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_shift2exhFifo_blk_n;
reg    rx_exh2dropFifo_blk_n;
reg    rx_exhMetaFifo_blk_n;
reg    rx_exh2drop_MetaFifo_blk_n;
reg   [1023:0] reg_361;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] metaWritten_1_load_load_fu_374_p1;
wire   [127:0] p_Result_5_fu_497_p2;
wire   [0:0] rdmaHeader_ready_load_load_fu_378_p1;
wire   [0:0] icmp_ln188_fu_509_p2;
wire   [0:0] empty_175_fu_557_p2;
wire   [31:0] p_Result_s_fu_700_p2;
wire   [0:0] ackHeader_ready_load_load_fu_581_p1;
wire   [0:0] icmp_ln155_fu_712_p2;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_230_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_0_i_reg_227;
reg   [15:0] ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_241_p4;
wire   [15:0] add_ln67_1_fu_394_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_i_reg_238;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_251_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_1_i_reg_248;
wire   [0:0] grp_fu_353_p3;
reg   [0:0] ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_262_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_1_i_reg_259;
reg   [15:0] ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_273_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_270;
reg   [0:0] ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_284_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ackHeader_ready_flag_0_i_reg_281;
reg   [15:0] ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_295_p4;
wire   [15:0] add_ln67_fu_597_p2;
wire   [15:0] ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_i_reg_292;
reg   [0:0] ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_305_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_302;
reg   [0:0] ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_316_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_313;
reg   [15:0] ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_327_p4;
wire   [15:0] ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_324;
wire   [127:0] ap_phi_reg_pp0_iter0_p_Val2_9_reg_335;
reg   [127:0] ap_phi_reg_pp0_iter1_p_Val2_9_reg_335;
wire   [31:0] ap_phi_reg_pp0_iter0_p_Val2_10_reg_344;
reg   [31:0] ap_phi_reg_pp0_iter1_p_Val2_10_reg_344;
wire   [1:0] select_ln47_1_fu_852_p3;
reg    ap_block_pp0_stage0_01001;
wire   [22:0] zext_ln174_fu_946_p1;
wire   [22:0] zext_ln174_4_fu_984_p1;
wire   [144:0] p_s_fu_951_p3;
wire   [144:0] zext_ln174_5_fu_997_p1;
wire   [17:0] tmp_15_fu_401_p3;
wire   [24:0] zext_ln414_1_fu_409_p1;
wire   [0:0] trunc_ln414_1_fu_419_p1;
wire   [0:0] icmp_ln414_1_fu_413_p2;
wire   [127:0] st1_fu_423_p3;
wire   [127:0] tmp_18_fu_390_p1;
wire   [127:0] select_ln414_7_fu_431_p3;
reg   [127:0] tmp_16_fu_439_p4;
wire   [127:0] select_ln414_9_fu_457_p3;
wire   [127:0] select_ln414_10_fu_465_p3;
wire   [127:0] or_ln414_3_fu_473_p2;
wire   [127:0] select_ln414_8_fu_449_p3;
wire   [127:0] xor_ln414_1_fu_479_p2;
wire   [127:0] and_ln414_3_fu_485_p2;
wire   [127:0] and_ln414_4_fu_491_p2;
wire   [0:0] empty_170_fu_527_p2;
wire   [0:0] empty_fu_521_p2;
wire   [0:0] empty_172_fu_539_p2;
wire   [0:0] empty_171_fu_533_p2;
wire   [0:0] empty_174_fu_551_p2;
wire   [0:0] empty_173_fu_545_p2;
wire   [19:0] tmp_12_fu_604_p3;
wire   [26:0] zext_ln414_fu_612_p1;
wire   [0:0] trunc_ln414_fu_622_p1;
wire   [0:0] icmp_ln414_fu_616_p2;
wire   [31:0] st_fu_626_p3;
wire   [31:0] tmp_17_fu_593_p1;
wire   [31:0] select_ln414_fu_634_p3;
reg   [31:0] tmp_13_fu_642_p4;
wire   [31:0] select_ln414_5_fu_660_p3;
wire   [31:0] select_ln414_6_fu_668_p3;
wire   [31:0] or_ln414_fu_676_p2;
wire   [31:0] select_ln414_4_fu_652_p3;
wire   [31:0] xor_ln414_fu_682_p2;
wire   [31:0] and_ln414_fu_688_p2;
wire   [31:0] and_ln414_2_fu_694_p2;
wire   [0:0] icmp_ln47_fu_766_p2;
wire   [0:0] icmp_ln47_1_fu_772_p2;
wire   [0:0] icmp_ln47_2_fu_778_p2;
wire   [0:0] icmp_ln47_3_fu_784_p2;
wire   [0:0] or_ln47_1_fu_796_p2;
wire   [0:0] or_ln47_fu_790_p2;
wire   [0:0] icmp_ln47_5_fu_814_p2;
wire   [0:0] icmp_ln47_6_fu_820_p2;
wire   [0:0] or_ln47_3_fu_826_p2;
wire   [0:0] icmp_ln47_4_fu_808_p2;
wire   [0:0] or_ln47_4_fu_832_p2;
wire   [0:0] or_ln47_2_fu_802_p2;
wire   [0:0] or_ln47_5_fu_846_p2;
wire   [1:0] select_ln47_fu_838_p3;
wire   [7:0] tmp_21_i_fu_896_p4;
wire   [7:0] tmp_20_i_fu_886_p4;
wire   [7:0] tmp_19_i_fu_876_p4;
wire   [7:0] tmp_18_i_fu_866_p4;
wire   [31:0] p_Result_7_fu_906_p5;
wire   [32:0] zext_ln1541_fu_918_p1;
wire   [32:0] ret_V_fu_922_p2;
wire   [20:0] tmp_fu_928_p4;
wire   [21:0] shl_ln1_fu_938_p3;
wire   [1:0] tmp_22_i_fu_960_p4;
wire   [0:0] icmp_ln1065_fu_970_p2;
wire   [1:0] zext_ln174_4_cast_fu_976_p3;
wire   [48:0] shl_ln174_1_fu_989_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_326;
reg    ap_condition_297;
reg    ap_condition_266;
reg    ap_condition_304;
reg    ap_condition_282;
reg    ap_condition_392;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state_1 = 2'd0;
#0 opCode = 32'd0;
#0 metaWritten_1 = 1'd0;
#0 ackHeader_ready = 1'd0;
#0 ackHeader_idx = 16'd0;
#0 ackHeader_header_V = 32'd0;
#0 rdmaHeader_ready = 1'd0;
#0 rdmaHeader_idx = 16'd0;
#0 rdmaHeader_header_V = 128'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_266)) begin
        if ((1'b1 == ap_condition_297)) begin
            ap_phi_reg_pp0_iter1_p_Val2_10_reg_344 <= p_Result_s_fu_700_p2;
        end else if ((1'b1 == ap_condition_326)) begin
            ap_phi_reg_pp0_iter1_p_Val2_10_reg_344 <= ackHeader_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_10_reg_344 <= ap_phi_reg_pp0_iter0_p_Val2_10_reg_344;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_266)) begin
        if ((1'b1 == ap_condition_282)) begin
            ap_phi_reg_pp0_iter1_p_Val2_9_reg_335 <= p_Result_5_fu_497_p2;
        end else if ((1'b1 == ap_condition_304)) begin
            ap_phi_reg_pp0_iter1_p_Val2_9_reg_335 <= rdmaHeader_header_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_Val2_9_reg_335 <= ap_phi_reg_pp0_iter0_p_Val2_9_reg_335;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_190_p3 == 1'd1) & (state_1 == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_1 <= 1'd0;
    end else if ((((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd3) & (metaWritten_1_load_load_fu_374_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1) & (metaWritten_1_load_load_fu_374_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (metaWritten_1_load_load_fu_374_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        metaWritten_1 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_190_p3 == 1'd1) & (state_1 == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_1 <= select_ln47_1_fu_852_p3;
    end else if ((((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd3) & (grp_fu_353_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1) & (grp_fu_353_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (grp_fu_353_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state_1 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == ackHeader_ready_load_load_fu_581_p1) & (grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ackHeader_header_V <= p_Result_s_fu_700_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1) & (ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_305_p4 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ackHeader_idx <= ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_327_p4;
        ackHeader_ready <= ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_316_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_175_reg_1034 <= empty_175_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln155_reg_1058 <= icmp_ln155_fu_712_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (metaWritten_1_load_load_fu_374_p1 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln188_reg_1030 <= icmp_ln188_fu_509_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        metaWritten_1_load_reg_1006 <= metaWritten_1;
        state_1_load_reg_1002 <= state_1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_190_p3 == 1'd1) & (state_1 == 2'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        opCode <= rx_ibh2exh_MetaFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (rdmaHeader_ready_load_load_fu_378_p1 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rdmaHeader_header_V <= p_Result_5_fu_497_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_251_p4 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rdmaHeader_idx <= ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_273_p4;
        rdmaHeader_ready <= ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_262_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op128_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op83_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_361 <= rx_shift2exhFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_16_i_reg_1062 <= grp_nbreadreq_fu_176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_17_i_reg_1010 <= grp_nbreadreq_fu_176_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state_1 == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_169_reg_1038 <= grp_nbreadreq_fu_176_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == ackHeader_ready_load_load_fu_581_p1) & (grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1))) begin
        ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_295_p4 = add_ln67_fu_597_p2;
    end else begin
        ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_295_p4 = ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_i_reg_292;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1))) begin
        if ((grp_fu_353_p3 == 1'd0)) begin
            ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_327_p4 = ap_phi_mux_ackHeader_idx_new_0_i_phi_fu_295_p4;
        end else if ((grp_fu_353_p3 == 1'd1)) begin
            ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_327_p4 = 16'd0;
        end else begin
            ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_327_p4 = ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_324;
        end
    end else begin
        ap_phi_mux_ackHeader_idx_new_1_i_phi_fu_327_p4 = ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_324;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1))) begin
        if ((1'd0 == ackHeader_ready_load_load_fu_581_p1)) begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_284_p4 = 1'd1;
        end else if ((1'd1 == ackHeader_ready_load_load_fu_581_p1)) begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_284_p4 = 1'd0;
        end else begin
            ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_284_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_flag_0_i_reg_281;
        end
    end else begin
        ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_284_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_flag_0_i_reg_281;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1))) begin
        if ((grp_fu_353_p3 == 1'd0)) begin
            ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_305_p4 = ap_phi_mux_ackHeader_ready_flag_0_i_phi_fu_284_p4;
        end else if ((grp_fu_353_p3 == 1'd1)) begin
            ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_305_p4 = 1'd1;
        end else begin
            ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_305_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_302;
        end
    end else begin
        ap_phi_mux_ackHeader_ready_flag_1_i_phi_fu_305_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_302;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1))) begin
        if ((grp_fu_353_p3 == 1'd0)) begin
            ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_316_p4 = 1'd1;
        end else if ((grp_fu_353_p3 == 1'd1)) begin
            ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_316_p4 = 1'd0;
        end else begin
            ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_316_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_313;
        end
    end else begin
        ap_phi_mux_ackHeader_ready_new_1_i_phi_fu_316_p4 = ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_313;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (rdmaHeader_ready_load_load_fu_378_p1 == 1'd0))) begin
        ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_241_p4 = add_ln67_1_fu_394_p2;
    end else begin
        ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_241_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_i_reg_238;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2))) begin
        if ((grp_fu_353_p3 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_273_p4 = ap_phi_mux_rdmaHeader_idx_new_0_i_phi_fu_241_p4;
        end else if ((grp_fu_353_p3 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_273_p4 = 16'd0;
        end else begin
            ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_273_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_270;
        end
    end else begin
        ap_phi_mux_rdmaHeader_idx_new_1_i_phi_fu_273_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_270;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2))) begin
        if ((rdmaHeader_ready_load_load_fu_378_p1 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_230_p4 = 1'd1;
        end else if ((rdmaHeader_ready_load_load_fu_378_p1 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_230_p4 = 1'd0;
        end else begin
            ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_230_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_0_i_reg_227;
        end
    end else begin
        ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_230_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_0_i_reg_227;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2))) begin
        if ((grp_fu_353_p3 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_251_p4 = ap_phi_mux_rdmaHeader_ready_flag_0_i_phi_fu_230_p4;
        end else if ((grp_fu_353_p3 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_251_p4 = 1'd1;
        end else begin
            ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_251_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_1_i_reg_248;
        end
    end else begin
        ap_phi_mux_rdmaHeader_ready_flag_1_i_phi_fu_251_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_1_i_reg_248;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2))) begin
        if ((grp_fu_353_p3 == 1'd0)) begin
            ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_262_p4 = 1'd1;
        end else if ((grp_fu_353_p3 == 1'd1)) begin
            ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_262_p4 = 1'd0;
        end else begin
            ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_262_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_1_i_reg_259;
        end
    end else begin
        ap_phi_mux_rdmaHeader_ready_new_1_i_phi_fu_262_p4 = ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_1_i_reg_259;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op192_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op181_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op178_write_state2 == 1'b1)))) begin
        rx_exh2dropFifo_blk_n = rx_exh2dropFifo_full_n;
    end else begin
        rx_exh2dropFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op192_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op181_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op178_write_state2 == 1'b1)))) begin
        rx_exh2dropFifo_write = 1'b1;
    end else begin
        rx_exh2dropFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op194_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op190_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op176_write_state2 == 1'b1)))) begin
        rx_exh2drop_MetaFifo_blk_n = rx_exh2drop_MetaFifo_full_n;
    end else begin
        rx_exh2drop_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_392)) begin
        if ((ap_predicate_op194_write_state2 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = 145'd0;
        end else if ((ap_predicate_op190_write_state2 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = zext_ln174_5_fu_997_p1;
        end else if ((ap_predicate_op176_write_state2 == 1'b1)) begin
            rx_exh2drop_MetaFifo_din = p_s_fu_951_p3;
        end else begin
            rx_exh2drop_MetaFifo_din = 'bx;
        end
    end else begin
        rx_exh2drop_MetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op194_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op190_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op176_write_state2 == 1'b1)))) begin
        rx_exh2drop_MetaFifo_write = 1'b1;
    end else begin
        rx_exh2drop_MetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op193_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op187_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op161_write_state2 == 1'b1)))) begin
        rx_exhMetaFifo_blk_n = rx_exhMetaFifo_full_n;
    end else begin
        rx_exhMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op187_write_state2 == 1'b1))) begin
        rx_exhMetaFifo_din = zext_ln174_4_fu_984_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op173_write_state2 == 1'b1))) begin
        rx_exhMetaFifo_din = zext_ln174_fu_946_p1;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op193_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op161_write_state2 == 1'b1)))) begin
        rx_exhMetaFifo_din = 23'd2;
    end else begin
        rx_exhMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op193_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op187_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op173_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op161_write_state2 == 1'b1)))) begin
        rx_exhMetaFifo_write = 1'b1;
    end else begin
        rx_exhMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op139_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rx_ibh2exh_MetaFifo_blk_n = rx_ibh2exh_MetaFifo_empty_n;
    end else begin
        rx_ibh2exh_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op139_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rx_ibh2exh_MetaFifo_read = 1'b1;
    end else begin
        rx_ibh2exh_MetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op128_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op83_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        rx_shift2exhFifo_blk_n = rx_shift2exhFifo_empty_n;
    end else begin
        rx_shift2exhFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op128_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op83_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op30_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rx_shift2exhFifo_read = 1'b1;
    end else begin
        rx_shift2exhFifo_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ackHeader_ready_load_load_fu_581_p1 = ackHeader_ready;

assign add_ln67_1_fu_394_p2 = (rdmaHeader_idx + 16'd1);

assign add_ln67_fu_597_p2 = (ackHeader_idx + 16'd1);

assign and_ln414_2_fu_694_p2 = (xor_ln414_fu_682_p2 & select_ln414_4_fu_652_p3);

assign and_ln414_3_fu_485_p2 = (rdmaHeader_header_V & or_ln414_3_fu_473_p2);

assign and_ln414_4_fu_491_p2 = (xor_ln414_1_fu_479_p2 & select_ln414_8_fu_449_p3);

assign and_ln414_fu_688_p2 = (or_ln414_fu_676_p2 & ackHeader_header_V);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op139_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op128_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op83_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op193_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op187_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((ap_predicate_op194_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op192_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op190_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op181_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op178_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op176_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op139_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op128_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op83_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op193_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op187_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((ap_predicate_op194_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op192_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op190_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op181_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op178_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op176_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op139_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op128_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op83_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op193_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op187_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((ap_predicate_op194_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op192_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op190_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op181_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op178_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op176_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op139_read_state1 == 1'b1) & (rx_ibh2exh_MetaFifo_empty_n == 1'b0)) | ((ap_predicate_op128_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op83_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)) | ((ap_predicate_op30_read_state1 == 1'b1) & (rx_shift2exhFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op193_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op187_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op173_write_state2 == 1'b1)) | ((rx_exhMetaFifo_full_n == 1'b0) & (ap_predicate_op161_write_state2 == 1'b1)) | ((ap_predicate_op194_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op192_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op190_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)) | ((ap_predicate_op181_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op178_write_state2 == 1'b1) & (rx_exh2dropFifo_full_n == 1'b0)) | ((ap_predicate_op176_write_state2 == 1'b1) & (rx_exh2drop_MetaFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_266 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_282 = ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (rdmaHeader_ready_load_load_fu_378_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_297 = ((1'd0 == ackHeader_ready_load_load_fu_581_p1) & (grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1));
end

always @ (*) begin
    ap_condition_304 = ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2) & (rdmaHeader_ready_load_load_fu_378_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_326 = ((1'd1 == ackHeader_ready_load_load_fu_581_p1) & (grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1));
end

always @ (*) begin
    ap_condition_392 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ackHeader_idx_new_0_i_reg_292 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_idx_new_1_i_reg_324 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_ready_flag_0_i_reg_281 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_ready_flag_1_i_reg_302 = 'bx;

assign ap_phi_reg_pp0_iter0_ackHeader_ready_new_1_i_reg_313 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_10_reg_344 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_9_reg_335 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_0_i_reg_238 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_idx_new_1_i_reg_270 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_0_i_reg_227 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_ready_flag_1_i_reg_248 = 'bx;

assign ap_phi_reg_pp0_iter0_rdmaHeader_ready_new_1_i_reg_259 = 'bx;

always @ (*) begin
    ap_predicate_op128_read_state1 = ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd3));
end

always @ (*) begin
    ap_predicate_op139_read_state1 = ((tmp_i_nbreadreq_fu_190_p3 == 1'd1) & (state_1 == 2'd0));
end

always @ (*) begin
    ap_predicate_op161_write_state2 = ((icmp_ln188_reg_1030 == 1'd0) & (metaWritten_1_load_reg_1006 == 1'd0) & (tmp_17_i_reg_1010 == 1'd1) & (state_1_load_reg_1002 == 2'd2));
end

always @ (*) begin
    ap_predicate_op173_write_state2 = ((icmp_ln188_reg_1030 == 1'd1) & (metaWritten_1_load_reg_1006 == 1'd0) & (tmp_17_i_reg_1010 == 1'd1) & (state_1_load_reg_1002 == 2'd2));
end

always @ (*) begin
    ap_predicate_op176_write_state2 = ((metaWritten_1_load_reg_1006 == 1'd0) & (tmp_17_i_reg_1010 == 1'd1) & (state_1_load_reg_1002 == 2'd2));
end

always @ (*) begin
    ap_predicate_op178_write_state2 = ((tmp_17_i_reg_1010 == 1'd1) & (state_1_load_reg_1002 == 2'd2) & (empty_175_reg_1034 == 1'd1));
end

always @ (*) begin
    ap_predicate_op181_write_state2 = ((state_1_load_reg_1002 == 2'd1) & (icmp_ln155_reg_1058 == 1'd0) & (tmp_i_169_reg_1038 == 1'd1));
end

always @ (*) begin
    ap_predicate_op187_write_state2 = ((metaWritten_1_load_reg_1006 == 1'd0) & (state_1_load_reg_1002 == 2'd1) & (tmp_i_169_reg_1038 == 1'd1));
end

always @ (*) begin
    ap_predicate_op190_write_state2 = ((metaWritten_1_load_reg_1006 == 1'd0) & (state_1_load_reg_1002 == 2'd1) & (tmp_i_169_reg_1038 == 1'd1));
end

always @ (*) begin
    ap_predicate_op192_write_state2 = ((state_1_load_reg_1002 == 2'd3) & (tmp_16_i_reg_1062 == 1'd1));
end

always @ (*) begin
    ap_predicate_op193_write_state2 = ((metaWritten_1_load_reg_1006 == 1'd0) & (state_1_load_reg_1002 == 2'd3) & (tmp_16_i_reg_1062 == 1'd1));
end

always @ (*) begin
    ap_predicate_op194_write_state2 = ((metaWritten_1_load_reg_1006 == 1'd0) & (state_1_load_reg_1002 == 2'd3) & (tmp_16_i_reg_1062 == 1'd1));
end

always @ (*) begin
    ap_predicate_op30_read_state1 = ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd2));
end

always @ (*) begin
    ap_predicate_op83_read_state1 = ((grp_nbreadreq_fu_176_p3 == 1'd1) & (state_1 == 2'd1));
end

assign empty_170_fu_527_p2 = ((opCode == 32'd8) ? 1'b1 : 1'b0);

assign empty_171_fu_533_p2 = (empty_fu_521_p2 | empty_170_fu_527_p2);

assign empty_172_fu_539_p2 = ((opCode == 32'd7) ? 1'b1 : 1'b0);

assign empty_173_fu_545_p2 = (empty_172_fu_539_p2 | empty_171_fu_533_p2);

assign empty_174_fu_551_p2 = ((opCode == 32'd6) ? 1'b1 : 1'b0);

assign empty_175_fu_557_p2 = (empty_174_fu_551_p2 | empty_173_fu_545_p2);

assign empty_fu_521_p2 = ((opCode == 32'd10) ? 1'b1 : 1'b0);

assign grp_fu_353_p3 = rx_shift2exhFifo_dout[1024'd576];

assign grp_nbreadreq_fu_176_p3 = rx_shift2exhFifo_empty_n;

assign icmp_ln1065_fu_970_p2 = ((tmp_22_i_fu_960_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_712_p2 = ((opCode == 32'd17) ? 1'b1 : 1'b0);

assign icmp_ln188_fu_509_p2 = ((opCode == 32'd12) ? 1'b1 : 1'b0);

assign icmp_ln414_1_fu_413_p2 = ((zext_ln414_1_fu_409_p1 != 25'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_616_p2 = ((zext_ln414_fu_612_p1 != 27'd0) ? 1'b1 : 1'b0);

assign icmp_ln47_1_fu_772_p2 = ((rx_ibh2exh_MetaFifo_dout == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln47_2_fu_778_p2 = ((rx_ibh2exh_MetaFifo_dout == 32'd15) ? 1'b1 : 1'b0);

assign icmp_ln47_3_fu_784_p2 = ((rx_ibh2exh_MetaFifo_dout == 32'd17) ? 1'b1 : 1'b0);

assign icmp_ln47_4_fu_808_p2 = ((rx_ibh2exh_MetaFifo_dout == 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln47_5_fu_814_p2 = ((rx_ibh2exh_MetaFifo_dout == 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln47_6_fu_820_p2 = ((rx_ibh2exh_MetaFifo_dout == 32'd12) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_766_p2 = ((rx_ibh2exh_MetaFifo_dout == 32'd16) ? 1'b1 : 1'b0);

assign metaWritten_1_load_load_fu_374_p1 = metaWritten_1;

assign or_ln414_3_fu_473_p2 = (select_ln414_9_fu_457_p3 | select_ln414_10_fu_465_p3);

assign or_ln414_fu_676_p2 = (select_ln414_6_fu_668_p3 | select_ln414_5_fu_660_p3);

assign or_ln47_1_fu_796_p2 = (icmp_ln47_3_fu_784_p2 | icmp_ln47_2_fu_778_p2);

assign or_ln47_2_fu_802_p2 = (or_ln47_fu_790_p2 | or_ln47_1_fu_796_p2);

assign or_ln47_3_fu_826_p2 = (icmp_ln47_6_fu_820_p2 | icmp_ln47_5_fu_814_p2);

assign or_ln47_4_fu_832_p2 = (or_ln47_3_fu_826_p2 | icmp_ln47_4_fu_808_p2);

assign or_ln47_5_fu_846_p2 = (or_ln47_4_fu_832_p2 | or_ln47_2_fu_802_p2);

assign or_ln47_fu_790_p2 = (icmp_ln47_fu_766_p2 | icmp_ln47_1_fu_772_p2);

assign p_Result_5_fu_497_p2 = (and_ln414_4_fu_491_p2 | and_ln414_3_fu_485_p2);

assign p_Result_7_fu_906_p5 = {{{{tmp_21_i_fu_896_p4}, {tmp_20_i_fu_886_p4}}, {tmp_19_i_fu_876_p4}}, {tmp_18_i_fu_866_p4}};

assign p_Result_s_fu_700_p2 = (and_ln414_fu_688_p2 | and_ln414_2_fu_694_p2);

assign p_s_fu_951_p3 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_335}, {17'd0}};

assign rdmaHeader_ready_load_load_fu_378_p1 = rdmaHeader_ready;

assign ret_V_fu_922_p2 = (zext_ln1541_fu_918_p1 + 33'd4095);

assign rx_exh2dropFifo_din = reg_361;

assign select_ln414_10_fu_465_p3 = ((icmp_ln414_1_fu_413_p2[0:0] == 1'b1) ? 128'd340282366920938463463374607431768211454 : 128'd0);

assign select_ln414_4_fu_652_p3 = ((icmp_ln414_fu_616_p2[0:0] == 1'b1) ? tmp_13_fu_642_p4 : tmp_17_fu_593_p1);

assign select_ln414_5_fu_660_p3 = ((icmp_ln414_fu_616_p2[0:0] == 1'b1) ? 32'd2147483647 : 32'd0);

assign select_ln414_6_fu_668_p3 = ((icmp_ln414_fu_616_p2[0:0] == 1'b1) ? 32'd4294967294 : 32'd0);

assign select_ln414_7_fu_431_p3 = ((icmp_ln414_1_fu_413_p2[0:0] == 1'b1) ? st1_fu_423_p3 : tmp_18_fu_390_p1);

assign select_ln414_8_fu_449_p3 = ((icmp_ln414_1_fu_413_p2[0:0] == 1'b1) ? tmp_16_fu_439_p4 : tmp_18_fu_390_p1);

assign select_ln414_9_fu_457_p3 = ((icmp_ln414_1_fu_413_p2[0:0] == 1'b1) ? 128'd170141183460469231731687303715884105727 : 128'd0);

assign select_ln414_fu_634_p3 = ((icmp_ln414_fu_616_p2[0:0] == 1'b1) ? st_fu_626_p3 : tmp_17_fu_593_p1);

assign select_ln47_1_fu_852_p3 = ((or_ln47_5_fu_846_p2[0:0] == 1'b1) ? select_ln47_fu_838_p3 : 2'd3);

assign select_ln47_fu_838_p3 = ((or_ln47_4_fu_832_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign shl_ln174_1_fu_989_p3 = {{ap_phi_reg_pp0_iter1_p_Val2_10_reg_344}, {17'd0}};

assign shl_ln1_fu_938_p3 = {{tmp_fu_928_p4}, {1'd0}};

assign st1_fu_423_p3 = {{trunc_ln414_1_fu_419_p1}, {127'd0}};

assign st_fu_626_p3 = {{trunc_ln414_fu_622_p1}, {31'd0}};

assign tmp_12_fu_604_p3 = {{ackHeader_idx}, {4'd0}};

integer ap_tvar_int_0;

always @ (select_ln414_fu_634_p3) begin
    for (ap_tvar_int_0 = 32 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 31 - 0) begin
            tmp_13_fu_642_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_13_fu_642_p4[ap_tvar_int_0] = select_ln414_fu_634_p3[31 - ap_tvar_int_0];
        end
    end
end

assign tmp_15_fu_401_p3 = {{rdmaHeader_idx}, {2'd0}};

integer ap_tvar_int_1;

always @ (select_ln414_7_fu_431_p3) begin
    for (ap_tvar_int_1 = 128 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 127 - 0) begin
            tmp_16_fu_439_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_16_fu_439_p4[ap_tvar_int_1] = select_ln414_7_fu_431_p3[127 - ap_tvar_int_1];
        end
    end
end

assign tmp_17_fu_593_p1 = rx_shift2exhFifo_dout[31:0];

assign tmp_18_fu_390_p1 = rx_shift2exhFifo_dout[127:0];

assign tmp_18_i_fu_866_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_335[127:120]}};

assign tmp_19_i_fu_876_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_335[119:112]}};

assign tmp_20_i_fu_886_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_335[111:104]}};

assign tmp_21_i_fu_896_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_9_reg_335[103:96]}};

assign tmp_22_i_fu_960_p4 = {{ap_phi_reg_pp0_iter1_p_Val2_10_reg_344[6:5]}};

assign tmp_fu_928_p4 = {{ret_V_fu_922_p2[32:12]}};

assign tmp_i_nbreadreq_fu_190_p3 = rx_ibh2exh_MetaFifo_empty_n;

assign trunc_ln414_1_fu_419_p1 = rx_shift2exhFifo_dout[0:0];

assign trunc_ln414_fu_622_p1 = rx_shift2exhFifo_dout[0:0];

assign xor_ln414_1_fu_479_p2 = (or_ln414_3_fu_473_p2 ^ 128'd340282366920938463463374607431768211455);

assign xor_ln414_fu_682_p2 = (or_ln414_fu_676_p2 ^ 32'd4294967295);

assign zext_ln1541_fu_918_p1 = p_Result_7_fu_906_p5;

assign zext_ln174_4_cast_fu_976_p3 = {{1'd1}, {icmp_ln1065_fu_970_p2}};

assign zext_ln174_4_fu_984_p1 = zext_ln174_4_cast_fu_976_p3;

assign zext_ln174_5_fu_997_p1 = shl_ln174_1_fu_989_p3;

assign zext_ln174_fu_946_p1 = shl_ln1_fu_938_p3;

assign zext_ln414_1_fu_409_p1 = tmp_15_fu_401_p3;

assign zext_ln414_fu_612_p1 = tmp_12_fu_604_p3;

endmodule //rocev2_top_rx_process_exh_512_0_s
