// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module generic_tanh_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        t_in,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] t_in;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
reg    ap_block_pp0_stage0_11001;
reg   [31:0] expx_reg_58;
reg   [31:0] expx_reg_58_pp0_iter18_reg;
reg   [31:0] expx_reg_58_pp0_iter19_reg;
wire   [31:0] grp_fu_109_p2;
reg   [31:0] reg_156;
reg   [0:0] tmp_s_reg_345;
reg   [0:0] tmp_s_reg_345_pp0_iter19_reg;
reg   [0:0] tmp_62_reg_349;
reg   [0:0] tmp_62_reg_349_pp0_iter19_reg;
reg   [0:0] or_cond_reg_353;
reg   [0:0] or_cond_reg_353_pp0_iter19_reg;
reg   [0:0] tmp_66_reg_357;
reg   [0:0] tmp_66_reg_357_pp0_iter19_reg;
reg   [0:0] tmp_67_reg_361;
reg   [0:0] tmp_67_reg_361_pp0_iter19_reg;
wire   [31:0] grp_fu_125_p2;
reg   [31:0] reg_161;
reg   [0:0] tmp_s_reg_345_pp0_iter27_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter27_reg;
reg   [0:0] or_cond_reg_353_pp0_iter27_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter27_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter27_reg;
reg   [31:0] reg_161_pp0_iter29_reg;
reg   [31:0] reg_161_pp0_iter30_reg;
reg   [0:0] p_Result_s_reg_331;
reg   [0:0] p_Result_s_reg_331_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter6_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter7_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter8_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter9_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter10_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter11_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter12_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter13_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter14_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter15_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter16_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter17_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter18_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter19_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter20_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter21_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter22_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter23_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter24_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter25_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter26_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter27_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter28_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter29_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter30_reg;
reg   [0:0] p_Result_s_reg_331_pp0_iter31_reg;
wire   [31:0] abst_in_fu_207_p1;
reg   [31:0] abst_in_reg_336;
reg   [31:0] abst_in_reg_336_pp0_iter1_reg;
reg   [31:0] abst_in_reg_336_pp0_iter2_reg;
reg   [31:0] abst_in_reg_336_pp0_iter3_reg;
wire   [0:0] tmp_s_fu_216_p2;
reg   [0:0] tmp_s_reg_345_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter5_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter6_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter7_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter8_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter9_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter10_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter11_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter12_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter13_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter14_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter15_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter16_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter17_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter18_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter20_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter21_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter22_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter23_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter24_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter25_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter26_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter28_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter29_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter30_reg;
reg   [0:0] tmp_s_reg_345_pp0_iter31_reg;
wire   [0:0] tmp_62_fu_222_p2;
reg   [0:0] tmp_62_reg_349_pp0_iter1_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter2_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter3_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter4_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter5_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter6_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter7_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter8_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter9_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter10_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter11_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter12_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter13_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter14_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter15_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter16_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter17_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter18_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter20_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter21_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter22_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter23_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter24_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter25_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter26_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter28_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter29_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter30_reg;
reg   [0:0] tmp_62_reg_349_pp0_iter31_reg;
wire   [0:0] or_cond_fu_234_p2;
reg   [0:0] or_cond_reg_353_pp0_iter1_reg;
reg   [0:0] or_cond_reg_353_pp0_iter2_reg;
reg   [0:0] or_cond_reg_353_pp0_iter3_reg;
reg   [0:0] or_cond_reg_353_pp0_iter4_reg;
reg   [0:0] or_cond_reg_353_pp0_iter5_reg;
reg   [0:0] or_cond_reg_353_pp0_iter6_reg;
reg   [0:0] or_cond_reg_353_pp0_iter7_reg;
reg   [0:0] or_cond_reg_353_pp0_iter8_reg;
reg   [0:0] or_cond_reg_353_pp0_iter9_reg;
reg   [0:0] or_cond_reg_353_pp0_iter10_reg;
reg   [0:0] or_cond_reg_353_pp0_iter11_reg;
reg   [0:0] or_cond_reg_353_pp0_iter12_reg;
reg   [0:0] or_cond_reg_353_pp0_iter13_reg;
reg   [0:0] or_cond_reg_353_pp0_iter14_reg;
reg   [0:0] or_cond_reg_353_pp0_iter15_reg;
reg   [0:0] or_cond_reg_353_pp0_iter16_reg;
reg   [0:0] or_cond_reg_353_pp0_iter17_reg;
reg   [0:0] or_cond_reg_353_pp0_iter18_reg;
reg   [0:0] or_cond_reg_353_pp0_iter20_reg;
reg   [0:0] or_cond_reg_353_pp0_iter21_reg;
reg   [0:0] or_cond_reg_353_pp0_iter22_reg;
reg   [0:0] or_cond_reg_353_pp0_iter23_reg;
reg   [0:0] or_cond_reg_353_pp0_iter24_reg;
reg   [0:0] or_cond_reg_353_pp0_iter25_reg;
reg   [0:0] or_cond_reg_353_pp0_iter26_reg;
reg   [0:0] or_cond_reg_353_pp0_iter28_reg;
reg   [0:0] or_cond_reg_353_pp0_iter29_reg;
reg   [0:0] or_cond_reg_353_pp0_iter30_reg;
reg   [0:0] or_cond_reg_353_pp0_iter31_reg;
wire   [0:0] tmp_66_fu_136_p2;
reg   [0:0] tmp_66_reg_357_pp0_iter1_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter2_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter3_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter4_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter5_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter6_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter7_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter8_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter9_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter10_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter11_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter12_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter13_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter14_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter15_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter16_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter17_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter18_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter20_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter21_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter22_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter23_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter24_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter25_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter26_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter28_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter29_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter30_reg;
reg   [0:0] tmp_66_reg_357_pp0_iter31_reg;
wire   [0:0] tmp_67_fu_240_p2;
reg   [0:0] tmp_67_reg_361_pp0_iter1_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter2_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter3_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter4_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter5_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter6_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter7_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter8_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter9_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter10_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter11_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter12_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter13_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter14_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter15_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter16_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter17_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter18_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter20_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter21_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter22_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter23_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter24_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter25_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter26_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter28_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter29_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter30_reg;
reg   [0:0] tmp_67_reg_361_pp0_iter31_reg;
wire   [31:0] tmp_68_fu_252_p1;
wire   [0:0] tmp_61_fu_151_p2;
reg   [0:0] tmp_61_reg_371;
reg   [0:0] tmp_61_reg_371_pp0_iter1_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter2_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter3_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter4_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter5_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter6_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter7_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter8_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter9_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter10_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter11_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter12_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter13_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter14_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter15_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter16_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter17_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter18_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter19_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter20_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter21_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter22_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter23_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter24_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter25_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter26_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter27_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter28_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter29_reg;
reg   [0:0] tmp_61_reg_371_pp0_iter30_reg;
wire   [31:0] x_2_fu_257_p3;
reg   [31:0] x_2_reg_376;
wire   [31:0] grp_fu_100_p2;
reg   [31:0] tmp_65_reg_383;
wire   [0:0] tmp_i_fu_277_p2;
reg   [0:0] tmp_i_reg_388;
reg   [0:0] tmp_i_reg_388_pp0_iter5_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter6_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter7_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter8_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter9_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter10_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter11_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter12_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter13_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter14_reg;
reg   [0:0] tmp_i_reg_388_pp0_iter15_reg;
wire   [0:0] tmp_i_71_fu_283_p2;
reg   [0:0] tmp_i_71_reg_392;
reg   [0:0] tmp_i_71_reg_392_pp0_iter5_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter6_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter7_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter8_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter9_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter10_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter11_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter12_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter13_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter14_reg;
reg   [0:0] tmp_i_71_reg_392_pp0_iter15_reg;
wire   [63:0] xd_fu_133_p1;
reg   [63:0] xd_reg_396;
wire   [31:0] grp_fu_121_p2;
reg   [31:0] resultf_reg_401;
reg   [31:0] resultf_reg_401_pp0_iter6_reg;
reg   [31:0] resultf_reg_401_pp0_iter7_reg;
reg   [31:0] resultf_reg_401_pp0_iter8_reg;
reg   [31:0] resultf_reg_401_pp0_iter9_reg;
reg   [31:0] resultf_reg_401_pp0_iter10_reg;
reg   [31:0] resultf_reg_401_pp0_iter11_reg;
reg   [31:0] resultf_reg_401_pp0_iter12_reg;
reg   [31:0] resultf_reg_401_pp0_iter13_reg;
reg   [31:0] resultf_reg_401_pp0_iter14_reg;
reg   [31:0] resultf_reg_401_pp0_iter15_reg;
reg   [31:0] resultf_reg_401_pp0_iter16_reg;
reg   [31:0] resultf_reg_401_pp0_iter17_reg;
reg   [31:0] resultf_reg_401_pp0_iter18_reg;
reg   [31:0] resultf_reg_401_pp0_iter19_reg;
reg   [31:0] resultf_reg_401_pp0_iter20_reg;
reg   [31:0] resultf_reg_401_pp0_iter21_reg;
reg   [31:0] resultf_reg_401_pp0_iter22_reg;
reg   [31:0] resultf_reg_401_pp0_iter23_reg;
reg   [31:0] resultf_reg_401_pp0_iter24_reg;
reg   [31:0] resultf_reg_401_pp0_iter25_reg;
reg   [31:0] resultf_reg_401_pp0_iter26_reg;
reg   [31:0] resultf_reg_401_pp0_iter27_reg;
reg   [31:0] resultf_reg_401_pp0_iter28_reg;
reg   [31:0] resultf_reg_401_pp0_iter29_reg;
reg   [31:0] resultf_reg_401_pp0_iter30_reg;
wire   [63:0] grp_exp_generic_double_s_fu_89_ap_return;
reg   [63:0] tmp_118_i_reg_406;
wire   [63:0] grp_fu_141_p2;
reg   [63:0] tmp_119_i_reg_411;
wire   [31:0] tmp_120_i_fu_130_p1;
wire   [31:0] tmp_114_neg_fu_293_p2;
reg   [31:0] tmp_114_neg_reg_421;
wire   [31:0] tmp_69_fu_299_p1;
wire   [31:0] p_1_fu_303_p3;
reg    ap_block_pp0_stage0_subdone;
wire    grp_exp_generic_double_s_fu_89_ap_start;
wire    grp_exp_generic_double_s_fu_89_ap_done;
wire    grp_exp_generic_double_s_fu_89_ap_idle;
wire    grp_exp_generic_double_s_fu_89_ap_ready;
reg    grp_exp_generic_double_s_fu_89_ap_ce;
reg    ap_predicate_op78_call_state6;
wire   [31:0] ap_phi_reg_pp0_iter0_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter1_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter2_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter3_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter4_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter5_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter6_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter7_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter8_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter9_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter10_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter11_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter12_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter13_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter14_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter15_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter16_expx_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter17_expx_reg_58;
reg   [31:0] ap_phi_mux_resultf_4_phi_fu_76_p10;
wire   [31:0] ap_phi_reg_pp0_iter0_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter1_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter2_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter3_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter4_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter5_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter6_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter7_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter8_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter9_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter10_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter11_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter12_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter13_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter14_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter15_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter16_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter17_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter18_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter19_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter20_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter21_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter22_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter23_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter24_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter25_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter26_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter27_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter28_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter29_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter30_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter31_resultf_4_reg_72;
reg   [31:0] ap_phi_reg_pp0_iter32_resultf_4_reg_72;
wire   [31:0] grp_fu_115_p2;
reg    grp_exp_generic_double_s_fu_89_ap_start_reg;
reg    ap_predicate_op78_call_state6_state5;
reg   [31:0] grp_fu_100_p0;
reg   [31:0] grp_fu_100_p1;
reg   [31:0] grp_fu_125_p0;
wire   [22:0] loc_V_1_fu_189_p1;
wire   [31:0] p_Val2_s_fu_167_p1;
wire   [30:0] tmp_fu_195_p1;
wire   [31:0] p_Result_9_fu_199_p3;
wire   [7:0] loc_V_fu_179_p4;
wire   [0:0] tmp_63_fu_228_p2;
wire   [0:0] tmp_64_fu_146_p2;
wire   [31:0] tmp_113_neg_fu_246_p2;
wire   [31:0] grp_fu_104_p2;
wire   [31:0] p_Val2_3_fu_264_p1;
wire   [7:0] loc_V_2_fu_267_p4;
wire   [31:0] tmp_114_to_int_fu_289_p1;
wire   [31:0] tmp_118_to_int_fu_310_p1;
wire   [31:0] tmp_118_neg_fu_314_p2;
wire   [31:0] tmp_73_fu_320_p1;
reg   [1:0] grp_fu_100_opcode;
reg    ap_block_pp0_stage0_00001;
reg    grp_fu_100_ce;
reg    ap_predicate_op55_fsub_state1;
reg    grp_fu_104_ce;
reg    grp_fu_109_ce;
reg    grp_fu_115_ce;
reg    grp_fu_121_ce;
reg    grp_fu_125_ce;
reg    grp_fu_141_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to31;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_644;
reg    ap_condition_835;
reg    ap_condition_959;
reg    ap_condition_172;
reg    ap_condition_928;
reg    ap_condition_940;
reg    ap_condition_922;
reg    ap_condition_844;
reg    ap_condition_851;
reg    ap_condition_787;
reg    ap_condition_1019;
reg    ap_condition_426;
reg    ap_condition_1154;
reg    ap_condition_25;
reg    ap_condition_1603;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 grp_exp_generic_double_s_fu_89_ap_start_reg = 1'b0;
end

exp_generic_double_s grp_exp_generic_double_s_fu_89(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_generic_double_s_fu_89_ap_start),
    .ap_done(grp_exp_generic_double_s_fu_89_ap_done),
    .ap_idle(grp_exp_generic_double_s_fu_89_ap_idle),
    .ap_ready(grp_exp_generic_double_s_fu_89_ap_ready),
    .ap_ce(grp_exp_generic_double_s_fu_89_ap_ce),
    .x(xd_reg_396),
    .ap_return(grp_exp_generic_double_s_fu_89_ap_return)
);

face_classifier_cqcK #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_cqcK_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_100_p0),
    .din1(grp_fu_100_p1),
    .opcode(grp_fu_100_opcode),
    .ce(grp_fu_100_ce),
    .dout(grp_fu_100_p2)
);

face_classifier_cdEe #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_cdEe_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(abst_in_fu_207_p1),
    .din1(abst_in_fu_207_p1),
    .ce(grp_fu_104_ce),
    .dout(grp_fu_104_p2)
);

face_classifier_cdEe #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_cdEe_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter17_expx_reg_58),
    .din1(32'd1073741824),
    .ce(grp_fu_109_ce),
    .dout(grp_fu_109_p2)
);

face_classifier_cjbC #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_cjbC_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd1065353216),
    .din1(reg_161),
    .ce(grp_fu_115_ce),
    .dout(grp_fu_115_p2)
);

face_classifier_ceOg #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_ceOg_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(abst_in_reg_336_pp0_iter3_reg),
    .din1(tmp_65_reg_383),
    .ce(grp_fu_121_ce),
    .dout(grp_fu_121_p2)
);

face_classifier_ckbM #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
face_classifier_ckbM_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_125_p0),
    .din1(reg_156),
    .ce(grp_fu_125_ce),
    .dout(grp_fu_125_p2)
);

face_classifier_crcU #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
face_classifier_crcU_U81(
    .din0(tmp_119_i_reg_411),
    .dout(tmp_120_i_fu_130_p1)
);

face_classifier_csc4 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
face_classifier_csc4_U82(
    .din0(x_2_reg_376),
    .dout(xd_fu_133_p1)
);

face_classifier_ctde #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
face_classifier_ctde_U83(
    .din0(abst_in_fu_207_p1),
    .din1(32'd1102053376),
    .opcode(5'd4),
    .dout(tmp_66_fu_136_p2)
);

face_classifier_cudo #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
face_classifier_cudo_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_118_i_reg_406),
    .din1(64'd13830554455654793216),
    .ce(grp_fu_141_ce),
    .dout(grp_fu_141_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_predicate_op78_call_state6_state5 == 1'b1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b1;
        end else if ((grp_exp_generic_double_s_fu_89_ap_ready == 1'b1)) begin
            grp_exp_generic_double_s_fu_89_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_835)) begin
        if ((1'b1 == ap_condition_644)) begin
            ap_phi_reg_pp0_iter17_expx_reg_58 <= tmp_120_i_fu_130_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter17_expx_reg_58 <= ap_phi_reg_pp0_iter16_expx_reg_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_172)) begin
        if ((1'b1 == ap_condition_959)) begin
            ap_phi_reg_pp0_iter1_resultf_4_reg_72 <= 32'd1065353216;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_resultf_4_reg_72 <= ap_phi_reg_pp0_iter0_resultf_4_reg_72;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_922)) begin
        if ((tmp_s_reg_345_pp0_iter30_reg == 1'd1)) begin
            ap_phi_reg_pp0_iter32_resultf_4_reg_72 <= p_1_fu_303_p3;
        end else if ((1'b1 == ap_condition_940)) begin
            ap_phi_reg_pp0_iter32_resultf_4_reg_72 <= reg_161_pp0_iter30_reg;
        end else if ((1'b1 == ap_condition_928)) begin
            ap_phi_reg_pp0_iter32_resultf_4_reg_72 <= resultf_reg_401_pp0_iter30_reg;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter32_resultf_4_reg_72 <= ap_phi_reg_pp0_iter31_resultf_4_reg_72;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_787)) begin
        if ((1'b1 == ap_condition_851)) begin
            ap_phi_reg_pp0_iter5_expx_reg_58 <= x_2_reg_376;
        end else if ((1'b1 == ap_condition_844)) begin
            ap_phi_reg_pp0_iter5_expx_reg_58 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_expx_reg_58 <= ap_phi_reg_pp0_iter4_expx_reg_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        abst_in_reg_336[30 : 0] <= abst_in_fu_207_p1[30 : 0];
        abst_in_reg_336_pp0_iter1_reg[30 : 0] <= abst_in_reg_336[30 : 0];
        or_cond_reg_353_pp0_iter1_reg <= or_cond_reg_353;
        p_Result_s_reg_331 <= p_Val2_s_fu_167_p1[32'd31];
        p_Result_s_reg_331_pp0_iter1_reg <= p_Result_s_reg_331;
        tmp_61_reg_371_pp0_iter1_reg <= tmp_61_reg_371;
        tmp_62_reg_349_pp0_iter1_reg <= tmp_62_reg_349;
        tmp_66_reg_357_pp0_iter1_reg <= tmp_66_reg_357;
        tmp_67_reg_361_pp0_iter1_reg <= tmp_67_reg_361;
        tmp_s_reg_345 <= tmp_s_fu_216_p2;
        tmp_s_reg_345_pp0_iter1_reg <= tmp_s_reg_345;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        abst_in_reg_336_pp0_iter2_reg[30 : 0] <= abst_in_reg_336_pp0_iter1_reg[30 : 0];
        abst_in_reg_336_pp0_iter3_reg[30 : 0] <= abst_in_reg_336_pp0_iter2_reg[30 : 0];
        expx_reg_58_pp0_iter18_reg <= expx_reg_58;
        expx_reg_58_pp0_iter19_reg <= expx_reg_58_pp0_iter18_reg;
        or_cond_reg_353_pp0_iter10_reg <= or_cond_reg_353_pp0_iter9_reg;
        or_cond_reg_353_pp0_iter11_reg <= or_cond_reg_353_pp0_iter10_reg;
        or_cond_reg_353_pp0_iter12_reg <= or_cond_reg_353_pp0_iter11_reg;
        or_cond_reg_353_pp0_iter13_reg <= or_cond_reg_353_pp0_iter12_reg;
        or_cond_reg_353_pp0_iter14_reg <= or_cond_reg_353_pp0_iter13_reg;
        or_cond_reg_353_pp0_iter15_reg <= or_cond_reg_353_pp0_iter14_reg;
        or_cond_reg_353_pp0_iter16_reg <= or_cond_reg_353_pp0_iter15_reg;
        or_cond_reg_353_pp0_iter17_reg <= or_cond_reg_353_pp0_iter16_reg;
        or_cond_reg_353_pp0_iter18_reg <= or_cond_reg_353_pp0_iter17_reg;
        or_cond_reg_353_pp0_iter19_reg <= or_cond_reg_353_pp0_iter18_reg;
        or_cond_reg_353_pp0_iter20_reg <= or_cond_reg_353_pp0_iter19_reg;
        or_cond_reg_353_pp0_iter21_reg <= or_cond_reg_353_pp0_iter20_reg;
        or_cond_reg_353_pp0_iter22_reg <= or_cond_reg_353_pp0_iter21_reg;
        or_cond_reg_353_pp0_iter23_reg <= or_cond_reg_353_pp0_iter22_reg;
        or_cond_reg_353_pp0_iter24_reg <= or_cond_reg_353_pp0_iter23_reg;
        or_cond_reg_353_pp0_iter25_reg <= or_cond_reg_353_pp0_iter24_reg;
        or_cond_reg_353_pp0_iter26_reg <= or_cond_reg_353_pp0_iter25_reg;
        or_cond_reg_353_pp0_iter27_reg <= or_cond_reg_353_pp0_iter26_reg;
        or_cond_reg_353_pp0_iter28_reg <= or_cond_reg_353_pp0_iter27_reg;
        or_cond_reg_353_pp0_iter29_reg <= or_cond_reg_353_pp0_iter28_reg;
        or_cond_reg_353_pp0_iter2_reg <= or_cond_reg_353_pp0_iter1_reg;
        or_cond_reg_353_pp0_iter30_reg <= or_cond_reg_353_pp0_iter29_reg;
        or_cond_reg_353_pp0_iter31_reg <= or_cond_reg_353_pp0_iter30_reg;
        or_cond_reg_353_pp0_iter3_reg <= or_cond_reg_353_pp0_iter2_reg;
        or_cond_reg_353_pp0_iter4_reg <= or_cond_reg_353_pp0_iter3_reg;
        or_cond_reg_353_pp0_iter5_reg <= or_cond_reg_353_pp0_iter4_reg;
        or_cond_reg_353_pp0_iter6_reg <= or_cond_reg_353_pp0_iter5_reg;
        or_cond_reg_353_pp0_iter7_reg <= or_cond_reg_353_pp0_iter6_reg;
        or_cond_reg_353_pp0_iter8_reg <= or_cond_reg_353_pp0_iter7_reg;
        or_cond_reg_353_pp0_iter9_reg <= or_cond_reg_353_pp0_iter8_reg;
        p_Result_s_reg_331_pp0_iter10_reg <= p_Result_s_reg_331_pp0_iter9_reg;
        p_Result_s_reg_331_pp0_iter11_reg <= p_Result_s_reg_331_pp0_iter10_reg;
        p_Result_s_reg_331_pp0_iter12_reg <= p_Result_s_reg_331_pp0_iter11_reg;
        p_Result_s_reg_331_pp0_iter13_reg <= p_Result_s_reg_331_pp0_iter12_reg;
        p_Result_s_reg_331_pp0_iter14_reg <= p_Result_s_reg_331_pp0_iter13_reg;
        p_Result_s_reg_331_pp0_iter15_reg <= p_Result_s_reg_331_pp0_iter14_reg;
        p_Result_s_reg_331_pp0_iter16_reg <= p_Result_s_reg_331_pp0_iter15_reg;
        p_Result_s_reg_331_pp0_iter17_reg <= p_Result_s_reg_331_pp0_iter16_reg;
        p_Result_s_reg_331_pp0_iter18_reg <= p_Result_s_reg_331_pp0_iter17_reg;
        p_Result_s_reg_331_pp0_iter19_reg <= p_Result_s_reg_331_pp0_iter18_reg;
        p_Result_s_reg_331_pp0_iter20_reg <= p_Result_s_reg_331_pp0_iter19_reg;
        p_Result_s_reg_331_pp0_iter21_reg <= p_Result_s_reg_331_pp0_iter20_reg;
        p_Result_s_reg_331_pp0_iter22_reg <= p_Result_s_reg_331_pp0_iter21_reg;
        p_Result_s_reg_331_pp0_iter23_reg <= p_Result_s_reg_331_pp0_iter22_reg;
        p_Result_s_reg_331_pp0_iter24_reg <= p_Result_s_reg_331_pp0_iter23_reg;
        p_Result_s_reg_331_pp0_iter25_reg <= p_Result_s_reg_331_pp0_iter24_reg;
        p_Result_s_reg_331_pp0_iter26_reg <= p_Result_s_reg_331_pp0_iter25_reg;
        p_Result_s_reg_331_pp0_iter27_reg <= p_Result_s_reg_331_pp0_iter26_reg;
        p_Result_s_reg_331_pp0_iter28_reg <= p_Result_s_reg_331_pp0_iter27_reg;
        p_Result_s_reg_331_pp0_iter29_reg <= p_Result_s_reg_331_pp0_iter28_reg;
        p_Result_s_reg_331_pp0_iter2_reg <= p_Result_s_reg_331_pp0_iter1_reg;
        p_Result_s_reg_331_pp0_iter30_reg <= p_Result_s_reg_331_pp0_iter29_reg;
        p_Result_s_reg_331_pp0_iter31_reg <= p_Result_s_reg_331_pp0_iter30_reg;
        p_Result_s_reg_331_pp0_iter3_reg <= p_Result_s_reg_331_pp0_iter2_reg;
        p_Result_s_reg_331_pp0_iter4_reg <= p_Result_s_reg_331_pp0_iter3_reg;
        p_Result_s_reg_331_pp0_iter5_reg <= p_Result_s_reg_331_pp0_iter4_reg;
        p_Result_s_reg_331_pp0_iter6_reg <= p_Result_s_reg_331_pp0_iter5_reg;
        p_Result_s_reg_331_pp0_iter7_reg <= p_Result_s_reg_331_pp0_iter6_reg;
        p_Result_s_reg_331_pp0_iter8_reg <= p_Result_s_reg_331_pp0_iter7_reg;
        p_Result_s_reg_331_pp0_iter9_reg <= p_Result_s_reg_331_pp0_iter8_reg;
        reg_161_pp0_iter29_reg <= reg_161;
        reg_161_pp0_iter30_reg <= reg_161_pp0_iter29_reg;
        resultf_reg_401_pp0_iter10_reg <= resultf_reg_401_pp0_iter9_reg;
        resultf_reg_401_pp0_iter11_reg <= resultf_reg_401_pp0_iter10_reg;
        resultf_reg_401_pp0_iter12_reg <= resultf_reg_401_pp0_iter11_reg;
        resultf_reg_401_pp0_iter13_reg <= resultf_reg_401_pp0_iter12_reg;
        resultf_reg_401_pp0_iter14_reg <= resultf_reg_401_pp0_iter13_reg;
        resultf_reg_401_pp0_iter15_reg <= resultf_reg_401_pp0_iter14_reg;
        resultf_reg_401_pp0_iter16_reg <= resultf_reg_401_pp0_iter15_reg;
        resultf_reg_401_pp0_iter17_reg <= resultf_reg_401_pp0_iter16_reg;
        resultf_reg_401_pp0_iter18_reg <= resultf_reg_401_pp0_iter17_reg;
        resultf_reg_401_pp0_iter19_reg <= resultf_reg_401_pp0_iter18_reg;
        resultf_reg_401_pp0_iter20_reg <= resultf_reg_401_pp0_iter19_reg;
        resultf_reg_401_pp0_iter21_reg <= resultf_reg_401_pp0_iter20_reg;
        resultf_reg_401_pp0_iter22_reg <= resultf_reg_401_pp0_iter21_reg;
        resultf_reg_401_pp0_iter23_reg <= resultf_reg_401_pp0_iter22_reg;
        resultf_reg_401_pp0_iter24_reg <= resultf_reg_401_pp0_iter23_reg;
        resultf_reg_401_pp0_iter25_reg <= resultf_reg_401_pp0_iter24_reg;
        resultf_reg_401_pp0_iter26_reg <= resultf_reg_401_pp0_iter25_reg;
        resultf_reg_401_pp0_iter27_reg <= resultf_reg_401_pp0_iter26_reg;
        resultf_reg_401_pp0_iter28_reg <= resultf_reg_401_pp0_iter27_reg;
        resultf_reg_401_pp0_iter29_reg <= resultf_reg_401_pp0_iter28_reg;
        resultf_reg_401_pp0_iter30_reg <= resultf_reg_401_pp0_iter29_reg;
        resultf_reg_401_pp0_iter6_reg <= resultf_reg_401;
        resultf_reg_401_pp0_iter7_reg <= resultf_reg_401_pp0_iter6_reg;
        resultf_reg_401_pp0_iter8_reg <= resultf_reg_401_pp0_iter7_reg;
        resultf_reg_401_pp0_iter9_reg <= resultf_reg_401_pp0_iter8_reg;
        tmp_61_reg_371_pp0_iter10_reg <= tmp_61_reg_371_pp0_iter9_reg;
        tmp_61_reg_371_pp0_iter11_reg <= tmp_61_reg_371_pp0_iter10_reg;
        tmp_61_reg_371_pp0_iter12_reg <= tmp_61_reg_371_pp0_iter11_reg;
        tmp_61_reg_371_pp0_iter13_reg <= tmp_61_reg_371_pp0_iter12_reg;
        tmp_61_reg_371_pp0_iter14_reg <= tmp_61_reg_371_pp0_iter13_reg;
        tmp_61_reg_371_pp0_iter15_reg <= tmp_61_reg_371_pp0_iter14_reg;
        tmp_61_reg_371_pp0_iter16_reg <= tmp_61_reg_371_pp0_iter15_reg;
        tmp_61_reg_371_pp0_iter17_reg <= tmp_61_reg_371_pp0_iter16_reg;
        tmp_61_reg_371_pp0_iter18_reg <= tmp_61_reg_371_pp0_iter17_reg;
        tmp_61_reg_371_pp0_iter19_reg <= tmp_61_reg_371_pp0_iter18_reg;
        tmp_61_reg_371_pp0_iter20_reg <= tmp_61_reg_371_pp0_iter19_reg;
        tmp_61_reg_371_pp0_iter21_reg <= tmp_61_reg_371_pp0_iter20_reg;
        tmp_61_reg_371_pp0_iter22_reg <= tmp_61_reg_371_pp0_iter21_reg;
        tmp_61_reg_371_pp0_iter23_reg <= tmp_61_reg_371_pp0_iter22_reg;
        tmp_61_reg_371_pp0_iter24_reg <= tmp_61_reg_371_pp0_iter23_reg;
        tmp_61_reg_371_pp0_iter25_reg <= tmp_61_reg_371_pp0_iter24_reg;
        tmp_61_reg_371_pp0_iter26_reg <= tmp_61_reg_371_pp0_iter25_reg;
        tmp_61_reg_371_pp0_iter27_reg <= tmp_61_reg_371_pp0_iter26_reg;
        tmp_61_reg_371_pp0_iter28_reg <= tmp_61_reg_371_pp0_iter27_reg;
        tmp_61_reg_371_pp0_iter29_reg <= tmp_61_reg_371_pp0_iter28_reg;
        tmp_61_reg_371_pp0_iter2_reg <= tmp_61_reg_371_pp0_iter1_reg;
        tmp_61_reg_371_pp0_iter30_reg <= tmp_61_reg_371_pp0_iter29_reg;
        tmp_61_reg_371_pp0_iter3_reg <= tmp_61_reg_371_pp0_iter2_reg;
        tmp_61_reg_371_pp0_iter4_reg <= tmp_61_reg_371_pp0_iter3_reg;
        tmp_61_reg_371_pp0_iter5_reg <= tmp_61_reg_371_pp0_iter4_reg;
        tmp_61_reg_371_pp0_iter6_reg <= tmp_61_reg_371_pp0_iter5_reg;
        tmp_61_reg_371_pp0_iter7_reg <= tmp_61_reg_371_pp0_iter6_reg;
        tmp_61_reg_371_pp0_iter8_reg <= tmp_61_reg_371_pp0_iter7_reg;
        tmp_61_reg_371_pp0_iter9_reg <= tmp_61_reg_371_pp0_iter8_reg;
        tmp_62_reg_349_pp0_iter10_reg <= tmp_62_reg_349_pp0_iter9_reg;
        tmp_62_reg_349_pp0_iter11_reg <= tmp_62_reg_349_pp0_iter10_reg;
        tmp_62_reg_349_pp0_iter12_reg <= tmp_62_reg_349_pp0_iter11_reg;
        tmp_62_reg_349_pp0_iter13_reg <= tmp_62_reg_349_pp0_iter12_reg;
        tmp_62_reg_349_pp0_iter14_reg <= tmp_62_reg_349_pp0_iter13_reg;
        tmp_62_reg_349_pp0_iter15_reg <= tmp_62_reg_349_pp0_iter14_reg;
        tmp_62_reg_349_pp0_iter16_reg <= tmp_62_reg_349_pp0_iter15_reg;
        tmp_62_reg_349_pp0_iter17_reg <= tmp_62_reg_349_pp0_iter16_reg;
        tmp_62_reg_349_pp0_iter18_reg <= tmp_62_reg_349_pp0_iter17_reg;
        tmp_62_reg_349_pp0_iter19_reg <= tmp_62_reg_349_pp0_iter18_reg;
        tmp_62_reg_349_pp0_iter20_reg <= tmp_62_reg_349_pp0_iter19_reg;
        tmp_62_reg_349_pp0_iter21_reg <= tmp_62_reg_349_pp0_iter20_reg;
        tmp_62_reg_349_pp0_iter22_reg <= tmp_62_reg_349_pp0_iter21_reg;
        tmp_62_reg_349_pp0_iter23_reg <= tmp_62_reg_349_pp0_iter22_reg;
        tmp_62_reg_349_pp0_iter24_reg <= tmp_62_reg_349_pp0_iter23_reg;
        tmp_62_reg_349_pp0_iter25_reg <= tmp_62_reg_349_pp0_iter24_reg;
        tmp_62_reg_349_pp0_iter26_reg <= tmp_62_reg_349_pp0_iter25_reg;
        tmp_62_reg_349_pp0_iter27_reg <= tmp_62_reg_349_pp0_iter26_reg;
        tmp_62_reg_349_pp0_iter28_reg <= tmp_62_reg_349_pp0_iter27_reg;
        tmp_62_reg_349_pp0_iter29_reg <= tmp_62_reg_349_pp0_iter28_reg;
        tmp_62_reg_349_pp0_iter2_reg <= tmp_62_reg_349_pp0_iter1_reg;
        tmp_62_reg_349_pp0_iter30_reg <= tmp_62_reg_349_pp0_iter29_reg;
        tmp_62_reg_349_pp0_iter31_reg <= tmp_62_reg_349_pp0_iter30_reg;
        tmp_62_reg_349_pp0_iter3_reg <= tmp_62_reg_349_pp0_iter2_reg;
        tmp_62_reg_349_pp0_iter4_reg <= tmp_62_reg_349_pp0_iter3_reg;
        tmp_62_reg_349_pp0_iter5_reg <= tmp_62_reg_349_pp0_iter4_reg;
        tmp_62_reg_349_pp0_iter6_reg <= tmp_62_reg_349_pp0_iter5_reg;
        tmp_62_reg_349_pp0_iter7_reg <= tmp_62_reg_349_pp0_iter6_reg;
        tmp_62_reg_349_pp0_iter8_reg <= tmp_62_reg_349_pp0_iter7_reg;
        tmp_62_reg_349_pp0_iter9_reg <= tmp_62_reg_349_pp0_iter8_reg;
        tmp_66_reg_357_pp0_iter10_reg <= tmp_66_reg_357_pp0_iter9_reg;
        tmp_66_reg_357_pp0_iter11_reg <= tmp_66_reg_357_pp0_iter10_reg;
        tmp_66_reg_357_pp0_iter12_reg <= tmp_66_reg_357_pp0_iter11_reg;
        tmp_66_reg_357_pp0_iter13_reg <= tmp_66_reg_357_pp0_iter12_reg;
        tmp_66_reg_357_pp0_iter14_reg <= tmp_66_reg_357_pp0_iter13_reg;
        tmp_66_reg_357_pp0_iter15_reg <= tmp_66_reg_357_pp0_iter14_reg;
        tmp_66_reg_357_pp0_iter16_reg <= tmp_66_reg_357_pp0_iter15_reg;
        tmp_66_reg_357_pp0_iter17_reg <= tmp_66_reg_357_pp0_iter16_reg;
        tmp_66_reg_357_pp0_iter18_reg <= tmp_66_reg_357_pp0_iter17_reg;
        tmp_66_reg_357_pp0_iter19_reg <= tmp_66_reg_357_pp0_iter18_reg;
        tmp_66_reg_357_pp0_iter20_reg <= tmp_66_reg_357_pp0_iter19_reg;
        tmp_66_reg_357_pp0_iter21_reg <= tmp_66_reg_357_pp0_iter20_reg;
        tmp_66_reg_357_pp0_iter22_reg <= tmp_66_reg_357_pp0_iter21_reg;
        tmp_66_reg_357_pp0_iter23_reg <= tmp_66_reg_357_pp0_iter22_reg;
        tmp_66_reg_357_pp0_iter24_reg <= tmp_66_reg_357_pp0_iter23_reg;
        tmp_66_reg_357_pp0_iter25_reg <= tmp_66_reg_357_pp0_iter24_reg;
        tmp_66_reg_357_pp0_iter26_reg <= tmp_66_reg_357_pp0_iter25_reg;
        tmp_66_reg_357_pp0_iter27_reg <= tmp_66_reg_357_pp0_iter26_reg;
        tmp_66_reg_357_pp0_iter28_reg <= tmp_66_reg_357_pp0_iter27_reg;
        tmp_66_reg_357_pp0_iter29_reg <= tmp_66_reg_357_pp0_iter28_reg;
        tmp_66_reg_357_pp0_iter2_reg <= tmp_66_reg_357_pp0_iter1_reg;
        tmp_66_reg_357_pp0_iter30_reg <= tmp_66_reg_357_pp0_iter29_reg;
        tmp_66_reg_357_pp0_iter31_reg <= tmp_66_reg_357_pp0_iter30_reg;
        tmp_66_reg_357_pp0_iter3_reg <= tmp_66_reg_357_pp0_iter2_reg;
        tmp_66_reg_357_pp0_iter4_reg <= tmp_66_reg_357_pp0_iter3_reg;
        tmp_66_reg_357_pp0_iter5_reg <= tmp_66_reg_357_pp0_iter4_reg;
        tmp_66_reg_357_pp0_iter6_reg <= tmp_66_reg_357_pp0_iter5_reg;
        tmp_66_reg_357_pp0_iter7_reg <= tmp_66_reg_357_pp0_iter6_reg;
        tmp_66_reg_357_pp0_iter8_reg <= tmp_66_reg_357_pp0_iter7_reg;
        tmp_66_reg_357_pp0_iter9_reg <= tmp_66_reg_357_pp0_iter8_reg;
        tmp_67_reg_361_pp0_iter10_reg <= tmp_67_reg_361_pp0_iter9_reg;
        tmp_67_reg_361_pp0_iter11_reg <= tmp_67_reg_361_pp0_iter10_reg;
        tmp_67_reg_361_pp0_iter12_reg <= tmp_67_reg_361_pp0_iter11_reg;
        tmp_67_reg_361_pp0_iter13_reg <= tmp_67_reg_361_pp0_iter12_reg;
        tmp_67_reg_361_pp0_iter14_reg <= tmp_67_reg_361_pp0_iter13_reg;
        tmp_67_reg_361_pp0_iter15_reg <= tmp_67_reg_361_pp0_iter14_reg;
        tmp_67_reg_361_pp0_iter16_reg <= tmp_67_reg_361_pp0_iter15_reg;
        tmp_67_reg_361_pp0_iter17_reg <= tmp_67_reg_361_pp0_iter16_reg;
        tmp_67_reg_361_pp0_iter18_reg <= tmp_67_reg_361_pp0_iter17_reg;
        tmp_67_reg_361_pp0_iter19_reg <= tmp_67_reg_361_pp0_iter18_reg;
        tmp_67_reg_361_pp0_iter20_reg <= tmp_67_reg_361_pp0_iter19_reg;
        tmp_67_reg_361_pp0_iter21_reg <= tmp_67_reg_361_pp0_iter20_reg;
        tmp_67_reg_361_pp0_iter22_reg <= tmp_67_reg_361_pp0_iter21_reg;
        tmp_67_reg_361_pp0_iter23_reg <= tmp_67_reg_361_pp0_iter22_reg;
        tmp_67_reg_361_pp0_iter24_reg <= tmp_67_reg_361_pp0_iter23_reg;
        tmp_67_reg_361_pp0_iter25_reg <= tmp_67_reg_361_pp0_iter24_reg;
        tmp_67_reg_361_pp0_iter26_reg <= tmp_67_reg_361_pp0_iter25_reg;
        tmp_67_reg_361_pp0_iter27_reg <= tmp_67_reg_361_pp0_iter26_reg;
        tmp_67_reg_361_pp0_iter28_reg <= tmp_67_reg_361_pp0_iter27_reg;
        tmp_67_reg_361_pp0_iter29_reg <= tmp_67_reg_361_pp0_iter28_reg;
        tmp_67_reg_361_pp0_iter2_reg <= tmp_67_reg_361_pp0_iter1_reg;
        tmp_67_reg_361_pp0_iter30_reg <= tmp_67_reg_361_pp0_iter29_reg;
        tmp_67_reg_361_pp0_iter31_reg <= tmp_67_reg_361_pp0_iter30_reg;
        tmp_67_reg_361_pp0_iter3_reg <= tmp_67_reg_361_pp0_iter2_reg;
        tmp_67_reg_361_pp0_iter4_reg <= tmp_67_reg_361_pp0_iter3_reg;
        tmp_67_reg_361_pp0_iter5_reg <= tmp_67_reg_361_pp0_iter4_reg;
        tmp_67_reg_361_pp0_iter6_reg <= tmp_67_reg_361_pp0_iter5_reg;
        tmp_67_reg_361_pp0_iter7_reg <= tmp_67_reg_361_pp0_iter6_reg;
        tmp_67_reg_361_pp0_iter8_reg <= tmp_67_reg_361_pp0_iter7_reg;
        tmp_67_reg_361_pp0_iter9_reg <= tmp_67_reg_361_pp0_iter8_reg;
        tmp_i_71_reg_392_pp0_iter10_reg <= tmp_i_71_reg_392_pp0_iter9_reg;
        tmp_i_71_reg_392_pp0_iter11_reg <= tmp_i_71_reg_392_pp0_iter10_reg;
        tmp_i_71_reg_392_pp0_iter12_reg <= tmp_i_71_reg_392_pp0_iter11_reg;
        tmp_i_71_reg_392_pp0_iter13_reg <= tmp_i_71_reg_392_pp0_iter12_reg;
        tmp_i_71_reg_392_pp0_iter14_reg <= tmp_i_71_reg_392_pp0_iter13_reg;
        tmp_i_71_reg_392_pp0_iter15_reg <= tmp_i_71_reg_392_pp0_iter14_reg;
        tmp_i_71_reg_392_pp0_iter5_reg <= tmp_i_71_reg_392;
        tmp_i_71_reg_392_pp0_iter6_reg <= tmp_i_71_reg_392_pp0_iter5_reg;
        tmp_i_71_reg_392_pp0_iter7_reg <= tmp_i_71_reg_392_pp0_iter6_reg;
        tmp_i_71_reg_392_pp0_iter8_reg <= tmp_i_71_reg_392_pp0_iter7_reg;
        tmp_i_71_reg_392_pp0_iter9_reg <= tmp_i_71_reg_392_pp0_iter8_reg;
        tmp_i_reg_388_pp0_iter10_reg <= tmp_i_reg_388_pp0_iter9_reg;
        tmp_i_reg_388_pp0_iter11_reg <= tmp_i_reg_388_pp0_iter10_reg;
        tmp_i_reg_388_pp0_iter12_reg <= tmp_i_reg_388_pp0_iter11_reg;
        tmp_i_reg_388_pp0_iter13_reg <= tmp_i_reg_388_pp0_iter12_reg;
        tmp_i_reg_388_pp0_iter14_reg <= tmp_i_reg_388_pp0_iter13_reg;
        tmp_i_reg_388_pp0_iter15_reg <= tmp_i_reg_388_pp0_iter14_reg;
        tmp_i_reg_388_pp0_iter5_reg <= tmp_i_reg_388;
        tmp_i_reg_388_pp0_iter6_reg <= tmp_i_reg_388_pp0_iter5_reg;
        tmp_i_reg_388_pp0_iter7_reg <= tmp_i_reg_388_pp0_iter6_reg;
        tmp_i_reg_388_pp0_iter8_reg <= tmp_i_reg_388_pp0_iter7_reg;
        tmp_i_reg_388_pp0_iter9_reg <= tmp_i_reg_388_pp0_iter8_reg;
        tmp_s_reg_345_pp0_iter10_reg <= tmp_s_reg_345_pp0_iter9_reg;
        tmp_s_reg_345_pp0_iter11_reg <= tmp_s_reg_345_pp0_iter10_reg;
        tmp_s_reg_345_pp0_iter12_reg <= tmp_s_reg_345_pp0_iter11_reg;
        tmp_s_reg_345_pp0_iter13_reg <= tmp_s_reg_345_pp0_iter12_reg;
        tmp_s_reg_345_pp0_iter14_reg <= tmp_s_reg_345_pp0_iter13_reg;
        tmp_s_reg_345_pp0_iter15_reg <= tmp_s_reg_345_pp0_iter14_reg;
        tmp_s_reg_345_pp0_iter16_reg <= tmp_s_reg_345_pp0_iter15_reg;
        tmp_s_reg_345_pp0_iter17_reg <= tmp_s_reg_345_pp0_iter16_reg;
        tmp_s_reg_345_pp0_iter18_reg <= tmp_s_reg_345_pp0_iter17_reg;
        tmp_s_reg_345_pp0_iter19_reg <= tmp_s_reg_345_pp0_iter18_reg;
        tmp_s_reg_345_pp0_iter20_reg <= tmp_s_reg_345_pp0_iter19_reg;
        tmp_s_reg_345_pp0_iter21_reg <= tmp_s_reg_345_pp0_iter20_reg;
        tmp_s_reg_345_pp0_iter22_reg <= tmp_s_reg_345_pp0_iter21_reg;
        tmp_s_reg_345_pp0_iter23_reg <= tmp_s_reg_345_pp0_iter22_reg;
        tmp_s_reg_345_pp0_iter24_reg <= tmp_s_reg_345_pp0_iter23_reg;
        tmp_s_reg_345_pp0_iter25_reg <= tmp_s_reg_345_pp0_iter24_reg;
        tmp_s_reg_345_pp0_iter26_reg <= tmp_s_reg_345_pp0_iter25_reg;
        tmp_s_reg_345_pp0_iter27_reg <= tmp_s_reg_345_pp0_iter26_reg;
        tmp_s_reg_345_pp0_iter28_reg <= tmp_s_reg_345_pp0_iter27_reg;
        tmp_s_reg_345_pp0_iter29_reg <= tmp_s_reg_345_pp0_iter28_reg;
        tmp_s_reg_345_pp0_iter2_reg <= tmp_s_reg_345_pp0_iter1_reg;
        tmp_s_reg_345_pp0_iter30_reg <= tmp_s_reg_345_pp0_iter29_reg;
        tmp_s_reg_345_pp0_iter31_reg <= tmp_s_reg_345_pp0_iter30_reg;
        tmp_s_reg_345_pp0_iter3_reg <= tmp_s_reg_345_pp0_iter2_reg;
        tmp_s_reg_345_pp0_iter4_reg <= tmp_s_reg_345_pp0_iter3_reg;
        tmp_s_reg_345_pp0_iter5_reg <= tmp_s_reg_345_pp0_iter4_reg;
        tmp_s_reg_345_pp0_iter6_reg <= tmp_s_reg_345_pp0_iter5_reg;
        tmp_s_reg_345_pp0_iter7_reg <= tmp_s_reg_345_pp0_iter6_reg;
        tmp_s_reg_345_pp0_iter8_reg <= tmp_s_reg_345_pp0_iter7_reg;
        tmp_s_reg_345_pp0_iter9_reg <= tmp_s_reg_345_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_expx_reg_58 <= ap_phi_reg_pp0_iter9_expx_reg_58;
        ap_phi_reg_pp0_iter10_resultf_4_reg_72 <= ap_phi_reg_pp0_iter9_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_expx_reg_58 <= ap_phi_reg_pp0_iter10_expx_reg_58;
        ap_phi_reg_pp0_iter11_resultf_4_reg_72 <= ap_phi_reg_pp0_iter10_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_expx_reg_58 <= ap_phi_reg_pp0_iter11_expx_reg_58;
        ap_phi_reg_pp0_iter12_resultf_4_reg_72 <= ap_phi_reg_pp0_iter11_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_expx_reg_58 <= ap_phi_reg_pp0_iter12_expx_reg_58;
        ap_phi_reg_pp0_iter13_resultf_4_reg_72 <= ap_phi_reg_pp0_iter12_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_expx_reg_58 <= ap_phi_reg_pp0_iter13_expx_reg_58;
        ap_phi_reg_pp0_iter14_resultf_4_reg_72 <= ap_phi_reg_pp0_iter13_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_expx_reg_58 <= ap_phi_reg_pp0_iter14_expx_reg_58;
        ap_phi_reg_pp0_iter15_resultf_4_reg_72 <= ap_phi_reg_pp0_iter14_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_expx_reg_58 <= ap_phi_reg_pp0_iter15_expx_reg_58;
        ap_phi_reg_pp0_iter16_resultf_4_reg_72 <= ap_phi_reg_pp0_iter15_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_resultf_4_reg_72 <= ap_phi_reg_pp0_iter16_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_resultf_4_reg_72 <= ap_phi_reg_pp0_iter17_resultf_4_reg_72;
        expx_reg_58 <= ap_phi_reg_pp0_iter17_expx_reg_58;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_resultf_4_reg_72 <= ap_phi_reg_pp0_iter18_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_expx_reg_58 <= ap_phi_reg_pp0_iter0_expx_reg_58;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_resultf_4_reg_72 <= ap_phi_reg_pp0_iter19_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_resultf_4_reg_72 <= ap_phi_reg_pp0_iter20_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_resultf_4_reg_72 <= ap_phi_reg_pp0_iter21_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_resultf_4_reg_72 <= ap_phi_reg_pp0_iter22_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_resultf_4_reg_72 <= ap_phi_reg_pp0_iter23_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_resultf_4_reg_72 <= ap_phi_reg_pp0_iter24_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_resultf_4_reg_72 <= ap_phi_reg_pp0_iter25_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_resultf_4_reg_72 <= ap_phi_reg_pp0_iter26_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_resultf_4_reg_72 <= ap_phi_reg_pp0_iter27_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter29_resultf_4_reg_72 <= ap_phi_reg_pp0_iter28_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_expx_reg_58 <= ap_phi_reg_pp0_iter1_expx_reg_58;
        ap_phi_reg_pp0_iter2_resultf_4_reg_72 <= ap_phi_reg_pp0_iter1_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter30_resultf_4_reg_72 <= ap_phi_reg_pp0_iter29_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter31_resultf_4_reg_72 <= ap_phi_reg_pp0_iter30_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_expx_reg_58 <= ap_phi_reg_pp0_iter2_expx_reg_58;
        ap_phi_reg_pp0_iter3_resultf_4_reg_72 <= ap_phi_reg_pp0_iter2_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_expx_reg_58 <= ap_phi_reg_pp0_iter3_expx_reg_58;
        ap_phi_reg_pp0_iter4_resultf_4_reg_72 <= ap_phi_reg_pp0_iter3_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_resultf_4_reg_72 <= ap_phi_reg_pp0_iter4_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_expx_reg_58 <= ap_phi_reg_pp0_iter5_expx_reg_58;
        ap_phi_reg_pp0_iter6_resultf_4_reg_72 <= ap_phi_reg_pp0_iter5_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_expx_reg_58 <= ap_phi_reg_pp0_iter6_expx_reg_58;
        ap_phi_reg_pp0_iter7_resultf_4_reg_72 <= ap_phi_reg_pp0_iter6_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_expx_reg_58 <= ap_phi_reg_pp0_iter7_expx_reg_58;
        ap_phi_reg_pp0_iter8_resultf_4_reg_72 <= ap_phi_reg_pp0_iter7_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_expx_reg_58 <= ap_phi_reg_pp0_iter8_expx_reg_58;
        ap_phi_reg_pp0_iter9_resultf_4_reg_72 <= ap_phi_reg_pp0_iter8_resultf_4_reg_72;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_62_fu_222_p2 == 1'd0) & (tmp_s_fu_216_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_cond_reg_353 <= or_cond_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_67_reg_361_pp0_iter19_reg == 1'd1) & (tmp_66_reg_357_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (or_cond_reg_353_pp0_iter19_reg == 1'd0) & (tmp_62_reg_349_pp0_iter19_reg == 1'd0) & (tmp_s_reg_345_pp0_iter19_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_66_reg_357_pp0_iter19_reg == 1'd1) & (ap_enable_reg_pp0_iter20 == 1'b1) & (tmp_67_reg_361_pp0_iter19_reg == 1'd0) & (or_cond_reg_353_pp0_iter19_reg == 1'd0) & (tmp_62_reg_349_pp0_iter19_reg == 1'd0) & (tmp_s_reg_345_pp0_iter19_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_156 <= grp_fu_109_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_67_reg_361_pp0_iter27_reg == 1'd1) & (tmp_66_reg_357_pp0_iter27_reg == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (or_cond_reg_353_pp0_iter27_reg == 1'd0) & (tmp_62_reg_349_pp0_iter27_reg == 1'd0) & (tmp_s_reg_345_pp0_iter27_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_66_reg_357_pp0_iter27_reg == 1'd1) & (ap_enable_reg_pp0_iter28 == 1'b1) & (tmp_67_reg_361_pp0_iter27_reg == 1'd0) & (or_cond_reg_353_pp0_iter27_reg == 1'd0) & (tmp_62_reg_349_pp0_iter27_reg == 1'd0) & (tmp_s_reg_345_pp0_iter27_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_161 <= grp_fu_125_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (((or_cond_reg_353_pp0_iter4_reg == 1'd1) & (tmp_s_reg_345_pp0_iter4_reg == 1'd0)) | ((tmp_62_reg_349_pp0_iter4_reg == 1'd1) & (tmp_s_reg_345_pp0_iter4_reg == 1'd0))))) begin
        resultf_reg_401 <= grp_fu_121_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_67_reg_361_pp0_iter19_reg == 1'd1) & (tmp_66_reg_357_pp0_iter19_reg == 1'd1) & (or_cond_reg_353_pp0_iter19_reg == 1'd0) & (tmp_62_reg_349_pp0_iter19_reg == 1'd0) & (tmp_s_reg_345_pp0_iter19_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_114_neg_reg_421 <= tmp_114_neg_fu_293_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_66_reg_357_pp0_iter10_reg == 1'd1) & (tmp_i_71_reg_392_pp0_iter10_reg == 1'd0) & (tmp_i_reg_388_pp0_iter10_reg == 1'd0) & (or_cond_reg_353_pp0_iter10_reg == 1'd0) & (tmp_62_reg_349_pp0_iter10_reg == 1'd0) & (tmp_s_reg_345_pp0_iter10_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_118_i_reg_406 <= grp_exp_generic_double_s_fu_89_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_66_reg_357_pp0_iter14_reg == 1'd1) & (tmp_i_71_reg_392_pp0_iter14_reg == 1'd0) & (tmp_i_reg_388_pp0_iter14_reg == 1'd0) & (or_cond_reg_353_pp0_iter14_reg == 1'd0) & (tmp_62_reg_349_pp0_iter14_reg == 1'd0) & (tmp_s_reg_345_pp0_iter14_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_119_i_reg_411 <= grp_fu_141_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_216_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_61_reg_371 <= tmp_61_fu_151_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_fu_216_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_62_reg_349 <= tmp_62_fu_222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (((or_cond_reg_353_pp0_iter2_reg == 1'd1) & (tmp_s_reg_345_pp0_iter2_reg == 1'd0)) | ((tmp_62_reg_349_pp0_iter2_reg == 1'd1) & (tmp_s_reg_345_pp0_iter2_reg == 1'd0))))) begin
        tmp_65_reg_383 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond_fu_234_p2 == 1'd0) & (tmp_62_fu_222_p2 == 1'd0) & (tmp_s_fu_216_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_66_reg_357 <= tmp_66_fu_136_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_66_fu_136_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond_fu_234_p2 == 1'd0) & (tmp_62_fu_222_p2 == 1'd0) & (tmp_s_fu_216_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_67_reg_361 <= tmp_67_fu_240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_66_reg_357_pp0_iter3_reg == 1'd1) & (tmp_i_fu_277_p2 == 1'd0) & (or_cond_reg_353_pp0_iter3_reg == 1'd0) & (tmp_62_reg_349_pp0_iter3_reg == 1'd0) & (tmp_s_reg_345_pp0_iter3_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_71_reg_392 <= tmp_i_71_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_66_reg_357_pp0_iter3_reg == 1'd1) & (or_cond_reg_353_pp0_iter3_reg == 1'd0) & (tmp_62_reg_349_pp0_iter3_reg == 1'd0) & (tmp_s_reg_345_pp0_iter3_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_388 <= tmp_i_fu_277_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_66_reg_357_pp0_iter2_reg == 1'd1) & (or_cond_reg_353_pp0_iter2_reg == 1'd0) & (tmp_62_reg_349_pp0_iter2_reg == 1'd0) & (tmp_s_reg_345_pp0_iter2_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_2_reg_376 <= x_2_fu_257_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_66_reg_357_pp0_iter3_reg == 1'd1) & (tmp_i_71_fu_283_p2 == 1'd0) & (tmp_i_fu_277_p2 == 1'd0) & (or_cond_reg_353_pp0_iter3_reg == 1'd0) & (tmp_62_reg_349_pp0_iter3_reg == 1'd0) & (tmp_s_reg_345_pp0_iter3_reg == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        xd_reg_396 <= xd_fu_133_p1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter32 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0_0to31 = 1'b1;
    end else begin
        ap_idle_pp0_0to31 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_66_reg_357_pp0_iter31_reg == 1'd1) & (ap_enable_reg_pp0_iter32 == 1'b1) & (tmp_67_reg_361_pp0_iter31_reg == 1'd0) & (or_cond_reg_353_pp0_iter31_reg == 1'd0) & (tmp_62_reg_349_pp0_iter31_reg == 1'd0) & (tmp_s_reg_345_pp0_iter31_reg == 1'd0))) begin
        ap_phi_mux_resultf_4_phi_fu_76_p10 = grp_fu_115_p2;
    end else begin
        ap_phi_mux_resultf_4_phi_fu_76_p10 = ap_phi_reg_pp0_iter32_resultf_4_reg_72;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to31 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_exp_generic_double_s_fu_89_ap_ce = 1'b1;
    end else begin
        grp_exp_generic_double_s_fu_89_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_100_ce = 1'b1;
    end else begin
        grp_fu_100_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1154)) begin
        if ((1'b1 == ap_condition_426)) begin
            grp_fu_100_opcode = 2'd1;
        end else if ((1'b1 == ap_condition_1019)) begin
            grp_fu_100_opcode = 2'd0;
        end else begin
            grp_fu_100_opcode = 'bx;
        end
    end else begin
        grp_fu_100_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_25)) begin
        if ((1'b1 == ap_condition_1019)) begin
            grp_fu_100_p0 = abst_in_fu_207_p1;
        end else if ((1'b1 == ap_condition_426)) begin
            grp_fu_100_p0 = tmp_68_fu_252_p1;
        end else begin
            grp_fu_100_p0 = 'bx;
        end
    end else begin
        grp_fu_100_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_25)) begin
        if ((1'b1 == ap_condition_1019)) begin
            grp_fu_100_p1 = 32'd1065353216;
        end else if ((1'b1 == ap_condition_426)) begin
            grp_fu_100_p1 = abst_in_fu_207_p1;
        end else begin
            grp_fu_100_p1 = 'bx;
        end
    end else begin
        grp_fu_100_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_104_ce = 1'b1;
    end else begin
        grp_fu_104_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_109_ce = 1'b1;
    end else begin
        grp_fu_109_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_115_ce = 1'b1;
    end else begin
        grp_fu_115_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_121_ce = 1'b1;
    end else begin
        grp_fu_121_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_125_ce = 1'b1;
    end else begin
        grp_fu_125_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1603)) begin
        if ((tmp_67_reg_361_pp0_iter20_reg == 1'd1)) begin
            grp_fu_125_p0 = tmp_69_fu_299_p1;
        end else if ((tmp_67_reg_361_pp0_iter20_reg == 1'd0)) begin
            grp_fu_125_p0 = 32'd1073741824;
        end else begin
            grp_fu_125_p0 = 'bx;
        end
    end else begin
        grp_fu_125_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_141_ce = 1'b1;
    end else begin
        grp_fu_141_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abst_in_fu_207_p1 = p_Result_9_fu_199_p3;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1019 = (((or_cond_fu_234_p2 == 1'd1) & (tmp_s_fu_216_p2 == 1'd0)) | ((tmp_62_fu_222_p2 == 1'd1) & (tmp_s_fu_216_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1154 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_00001));
end

always @ (*) begin
    ap_condition_1603 = ((1'b0 == ap_block_pp0_stage0) & (tmp_66_reg_357_pp0_iter20_reg == 1'd1) & (ap_enable_reg_pp0_iter21 == 1'b1) & (or_cond_reg_353_pp0_iter20_reg == 1'd0) & (tmp_62_reg_349_pp0_iter20_reg == 1'd0) & (tmp_s_reg_345_pp0_iter20_reg == 1'd0));
end

always @ (*) begin
    ap_condition_172 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_25 = ((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_426 = ((tmp_66_fu_136_p2 == 1'd1) & (or_cond_fu_234_p2 == 1'd0) & (tmp_62_fu_222_p2 == 1'd0) & (tmp_s_fu_216_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_644 = ((tmp_66_reg_357_pp0_iter15_reg == 1'd1) & (tmp_i_71_reg_392_pp0_iter15_reg == 1'd0) & (tmp_i_reg_388_pp0_iter15_reg == 1'd0) & (or_cond_reg_353_pp0_iter15_reg == 1'd0) & (tmp_62_reg_349_pp0_iter15_reg == 1'd0) & (tmp_s_reg_345_pp0_iter15_reg == 1'd0));
end

always @ (*) begin
    ap_condition_787 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_835 = ((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_844 = ((tmp_i_fu_277_p2 == 1'd1) & (tmp_66_reg_357_pp0_iter3_reg == 1'd1) & (or_cond_reg_353_pp0_iter3_reg == 1'd0) & (tmp_62_reg_349_pp0_iter3_reg == 1'd0) & (tmp_s_reg_345_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_851 = ((tmp_i_71_fu_283_p2 == 1'd1) & (tmp_66_reg_357_pp0_iter3_reg == 1'd1) & (tmp_i_fu_277_p2 == 1'd0) & (or_cond_reg_353_pp0_iter3_reg == 1'd0) & (tmp_62_reg_349_pp0_iter3_reg == 1'd0) & (tmp_s_reg_345_pp0_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_condition_922 = ((ap_enable_reg_pp0_iter31 == 1'b1) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_928 = (((or_cond_reg_353_pp0_iter30_reg == 1'd1) & (tmp_s_reg_345_pp0_iter30_reg == 1'd0)) | ((tmp_62_reg_349_pp0_iter30_reg == 1'd1) & (tmp_s_reg_345_pp0_iter30_reg == 1'd0)));
end

always @ (*) begin
    ap_condition_940 = ((tmp_67_reg_361_pp0_iter30_reg == 1'd1) & (tmp_66_reg_357_pp0_iter30_reg == 1'd1) & (or_cond_reg_353_pp0_iter30_reg == 1'd0) & (tmp_62_reg_349_pp0_iter30_reg == 1'd0) & (tmp_s_reg_345_pp0_iter30_reg == 1'd0));
end

always @ (*) begin
    ap_condition_959 = ((tmp_66_fu_136_p2 == 1'd0) & (or_cond_fu_234_p2 == 1'd0) & (tmp_62_fu_222_p2 == 1'd0) & (tmp_s_fu_216_p2 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_expx_reg_58 = 'bx;

assign ap_phi_reg_pp0_iter0_resultf_4_reg_72 = 'bx;

always @ (*) begin
    ap_predicate_op55_fsub_state1 = ((tmp_66_fu_136_p2 == 1'd1) & (or_cond_fu_234_p2 == 1'd0) & (tmp_62_fu_222_p2 == 1'd0) & (tmp_s_fu_216_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_call_state6 = ((tmp_66_reg_357_pp0_iter4_reg == 1'd1) & (tmp_i_71_reg_392 == 1'd0) & (tmp_i_reg_388 == 1'd0) & (or_cond_reg_353_pp0_iter4_reg == 1'd0) & (tmp_62_reg_349_pp0_iter4_reg == 1'd0) & (tmp_s_reg_345_pp0_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_call_state6_state5 = ((tmp_66_reg_357_pp0_iter3_reg == 1'd1) & (tmp_i_71_fu_283_p2 == 1'd0) & (tmp_i_fu_277_p2 == 1'd0) & (or_cond_reg_353_pp0_iter3_reg == 1'd0) & (tmp_62_reg_349_pp0_iter3_reg == 1'd0) & (tmp_s_reg_345_pp0_iter3_reg == 1'd0));
end

assign ap_return = ((p_Result_s_reg_331_pp0_iter31_reg[0:0] === 1'b1) ? tmp_73_fu_320_p1 : ap_phi_mux_resultf_4_phi_fu_76_p10);

assign grp_exp_generic_double_s_fu_89_ap_start = grp_exp_generic_double_s_fu_89_ap_start_reg;

assign loc_V_1_fu_189_p1 = p_Val2_s_fu_167_p1[22:0];

assign loc_V_2_fu_267_p4 = {{p_Val2_3_fu_264_p1[30:23]}};

assign loc_V_fu_179_p4 = {{p_Val2_s_fu_167_p1[30:23]}};

assign or_cond_fu_234_p2 = (tmp_64_fu_146_p2 & tmp_63_fu_228_p2);

assign p_1_fu_303_p3 = ((tmp_61_reg_371_pp0_iter30_reg[0:0] === 1'b1) ? 32'd1065353216 : 32'd2147483647);

assign p_Result_9_fu_199_p3 = {{1'd0}, {tmp_fu_195_p1}};

assign p_Val2_3_fu_264_p1 = x_2_reg_376;

assign p_Val2_s_fu_167_p1 = t_in;

assign tmp_113_neg_fu_246_p2 = (p_Result_9_fu_199_p3 ^ 32'd2147483648);

assign tmp_114_neg_fu_293_p2 = (tmp_114_to_int_fu_289_p1 ^ 32'd2147483648);

assign tmp_114_to_int_fu_289_p1 = expx_reg_58_pp0_iter19_reg;

assign tmp_118_neg_fu_314_p2 = (tmp_118_to_int_fu_310_p1 ^ 32'd2147483648);

assign tmp_118_to_int_fu_310_p1 = ap_phi_mux_resultf_4_phi_fu_76_p10;

assign tmp_61_fu_151_p2 = ((loc_V_1_fu_189_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_62_fu_222_p2 = ((loc_V_fu_179_p4 < 8'd72) ? 1'b1 : 1'b0);

assign tmp_63_fu_228_p2 = ((loc_V_fu_179_p4 == 8'd72) ? 1'b1 : 1'b0);

assign tmp_64_fu_146_p2 = ((loc_V_1_fu_189_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_67_fu_240_p2 = ((loc_V_fu_179_p4 < 8'd127) ? 1'b1 : 1'b0);

assign tmp_68_fu_252_p1 = tmp_113_neg_fu_246_p2;

assign tmp_69_fu_299_p1 = tmp_114_neg_reg_421;

assign tmp_73_fu_320_p1 = tmp_118_neg_fu_314_p2;

assign tmp_fu_195_p1 = p_Val2_s_fu_167_p1[30:0];

assign tmp_i_71_fu_283_p2 = ((loc_V_2_fu_267_p4 < 8'd96) ? 1'b1 : 1'b0);

assign tmp_i_fu_277_p2 = ((loc_V_2_fu_267_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_216_p2 = ((loc_V_fu_179_p4 == 8'd255) ? 1'b1 : 1'b0);

assign x_2_fu_257_p3 = ((tmp_67_reg_361_pp0_iter2_reg[0:0] === 1'b1) ? grp_fu_100_p2 : grp_fu_104_p2);

always @ (posedge ap_clk) begin
    abst_in_reg_336[31] <= 1'b0;
    abst_in_reg_336_pp0_iter1_reg[31] <= 1'b0;
    abst_in_reg_336_pp0_iter2_reg[31] <= 1'b0;
    abst_in_reg_336_pp0_iter3_reg[31] <= 1'b0;
end

endmodule //generic_tanh_float_s
