

================================================================
== Vitis HLS Report for 'Linear_layer_ds1'
================================================================
* Date:           Sun Sep  3 07:07:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  38240414|  38240414|  0.382 sec|  0.382 sec|  38240414|  38240414|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                        |                                                             |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                                Instance                                |                            Module                           |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168                   |Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1                   |       14|       14|   0.140 us|   0.140 us|       14|       14|       no|
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174                   |Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2                   |     3074|     3074|  30.740 us|  30.740 us|     3074|     3074|       no|
        |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180  |Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4  |    36866|    36866|   0.369 ms|   0.369 ms|    36866|    36866|       no|
        |grp_Linear_layer_ds1_Pipeline_l_j31_fu_186                              |Linear_layer_ds1_Pipeline_l_j31                              |     2307|     2307|  23.070 us|  23.070 us|     2307|     2307|       no|
        |grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196             |Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33             |     9243|     9243|  92.430 us|  92.430 us|     9243|     9243|       no|
        |grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204               |Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34               |  2359323|  2359323|  23.593 ms|  23.593 ms|  2359323|  2359323|       no|
        |grp_Linear_layer_ds1_Pipeline_l_j32_fu_212                              |Linear_layer_ds1_Pipeline_l_j32                              |     2307|     2307|  23.070 us|  23.070 us|     2307|     2307|       no|
        |grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222     |Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36     |    36903|    36903|   0.369 ms|   0.369 ms|    36903|    36903|       no|
        |grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233                         |Linear_layer_ds1_Pipeline_l_S_k_4_k4                         |      773|      773|   7.730 us|   7.730 us|      773|      773|       no|
        +------------------------------------------------------------------------+-------------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |                    |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- l_max_inp_i32     |     27732|     27732|      2311|          -|          -|     12|        no|
        |- l_max_W_i33       |   7099392|   7099392|      2311|          -|          -|   3072|        no|
        |- l_gemm_i36_l_j35  |  28680192|  28680192|       778|          -|          -|  36864|        no|
        +--------------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    263|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|    2486|   2618|    -|
|Memory           |     3220|    -|      32|      6|    0|
|Multiplexer      |        -|    -|       -|    841|    -|
|Register         |        -|    -|     258|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |     3220|    1|    2776|   3728|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |     1150|   ~0|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                Instance                                |                            Module                           | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168                   |Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1                   |        0|   0|    6|   49|    0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174                   |Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2                   |        0|   0|   14|   51|    0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180  |Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4  |        0|   0|   51|  195|    0|
    |grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233                         |Linear_layer_ds1_Pipeline_l_S_k_4_k4                         |        0|   1|  213|  201|    0|
    |grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204               |Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34               |        0|   0|  517|  558|    0|
    |grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196             |Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33             |        0|   0|  472|  539|    0|
    |grp_Linear_layer_ds1_Pipeline_l_j31_fu_186                              |Linear_layer_ds1_Pipeline_l_j31                              |        0|   0|  234|  345|    0|
    |grp_Linear_layer_ds1_Pipeline_l_j32_fu_212                              |Linear_layer_ds1_Pipeline_l_j32                              |        0|   0|  282|  357|    0|
    |grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222     |Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36     |        0|   0|  697|  323|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                   |                                                             |        0|   1| 2486| 2618|    0|
    +------------------------------------------------------------------------+-------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |   Memory   |                  Module                 | BRAM_18K| FF | LUT| URAM|  Words  | Bits| Banks| W*Bits*Banks|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |max_W2_U    |Linear_layer_ds1_max_W2_RAM_AUTO_1R1W    |        8|   0|   0|    0|     3072|   32|     1|        98304|
    |q_W2_V_U    |Linear_layer_ds1_q_W2_V_RAM_AUTO_1R1W    |     3072|   0|   0|    0|  2359296|   12|     1|     28311552|
    |q_inp2_V_U  |Linear_layer_ds1_q_inp2_V_RAM_AUTO_1R1W  |       12|   0|   0|    0|     9216|   12|     1|       110592|
    |q_outp4_U   |Linear_layer_ds1_q_outp4_RAM_AUTO_1R1W   |      128|   0|   0|    0|    36864|   32|     1|      1179648|
    |max_inp2_U  |Linear_layer_qkv_max_inp_RAM_AUTO_1R1W   |        0|  32|   6|    0|       12|   32|     1|          384|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+
    |Total       |                                         |     3220|  32|   6|    0|  2408460|  120|     5|     29700480|
    +------------+-----------------------------------------+---------+----+----+-----+---------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln662_fu_258_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln687_fu_313_p2               |         +|   0|  0|  12|          12|           1|
    |add_ln732_1_fu_377_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln732_fu_389_p2               |         +|   0|  0|  13|           4|           1|
    |add_ln733_fu_417_p2               |         +|   0|  0|  12|          12|           1|
    |empty_425_fu_482_p2               |         +|   0|  0|  16|          16|          16|
    |empty_424_fu_473_p2               |         -|   0|  0|  16|          16|          16|
    |sub_ln664_fu_297_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln689_fu_362_p2               |         -|   0|  0|  29|          22|          22|
    |sub_ln735_fu_460_p2               |         -|   0|  0|  17|          14|          14|
    |sub_ln736_fu_511_p2               |         -|   0|  0|  29|          22|          22|
    |icmp_ln662_fu_252_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln687_fu_307_p2              |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln732_fu_371_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln733_fu_395_p2              |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln732_1_fu_409_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln732_fu_401_p3            |    select|   0|  0|  12|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 263|         200|         160|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  87|         18|    1|         18|
    |grp_fu_644_ce            |  14|          3|    1|          3|
    |grp_fu_644_opcode        |  14|          3|    5|         15|
    |grp_fu_644_p0            |  14|          3|   32|         96|
    |grp_fu_644_p1            |  14|          3|   32|         96|
    |grp_fu_648_ce            |  14|          3|    1|          3|
    |grp_fu_648_opcode        |  14|          3|    5|         15|
    |grp_fu_648_p0            |  14|          3|   32|         96|
    |grp_fu_648_p1            |  14|          3|   32|         96|
    |grp_fu_652_ce            |  14|          3|    1|          3|
    |grp_fu_652_opcode        |  14|          3|    5|         15|
    |grp_fu_652_p0            |  14|          3|   32|         96|
    |grp_fu_652_p1            |  14|          3|   32|         96|
    |grp_fu_656_ce            |  14|          3|    1|          3|
    |grp_fu_656_p0            |  14|          3|   32|         96|
    |grp_fu_656_p1            |  14|          3|   32|         96|
    |grp_fu_660_ce            |   9|          2|    1|          2|
    |grp_fu_664_ce            |  14|          3|    1|          3|
    |grp_fu_664_p0            |  14|          3|   32|         96|
    |grp_fu_664_p1            |  14|          3|   32|         96|
    |grp_fu_668_ce            |  14|          3|    1|          3|
    |grp_fu_668_p0            |  14|          3|   32|         96|
    |grp_fu_668_p1            |  14|          3|   32|         96|
    |grp_fu_672_ce            |   9|          2|    1|          2|
    |grp_fu_676_ce            |   9|          2|    1|          2|
    |i32_fu_92                |   9|          2|    4|          8|
    |i33_fu_116               |   9|          2|   12|         24|
    |i36_fu_124               |   9|          2|    4|          8|
    |indvar_flatten30_fu_128  |   9|          2|   16|         32|
    |j35_fu_120               |   9|          2|   12|         24|
    |max_W2_address0          |  31|          6|   12|         72|
    |max_W2_ce0               |  31|          6|    1|          6|
    |max_W2_d0                |  14|          3|   32|         96|
    |max_W2_we0               |  14|          3|    1|          3|
    |max_inp2_address0        |  31|          6|    4|         24|
    |max_inp2_ce0             |  31|          6|    1|          6|
    |max_inp2_d0              |  14|          3|   32|         96|
    |max_inp2_we0             |  14|          3|    1|          3|
    |q_W2_V_address0          |  14|          3|   22|         66|
    |q_W2_V_ce0               |  14|          3|    1|          3|
    |q_W2_V_we0               |   9|          2|    1|          2|
    |q_inp2_V_address0        |  14|          3|   14|         42|
    |q_inp2_V_ce0             |  14|          3|    1|          3|
    |q_inp2_V_we0             |   9|          2|    1|          2|
    |q_outp4_address0         |  25|          5|   16|         80|
    |q_outp4_ce0              |  25|          5|    1|          5|
    |q_outp4_d0               |  14|          3|   32|         96|
    |q_outp4_we0              |  14|          3|    1|          3|
    |v385_address0            |  14|          3|   14|         42|
    |v385_ce0                 |  14|          3|    1|          3|
    |v561_address0            |  14|          3|   22|         66|
    |v561_ce0                 |  14|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 841|        177|  669|       2057|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |  17|   0|   17|          0|
    |empty_425_reg_624                                                                    |  16|   0|   16|          0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174_ap_start_reg                   |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233_ap_start_reg                         |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204_ap_start_reg               |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196_ap_start_reg             |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_j31_fu_186_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_j32_fu_212_ap_start_reg                              |   1|   0|    1|          0|
    |grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222_ap_start_reg     |   1|   0|    1|          0|
    |i32_1_reg_524                                                                        |   4|   0|    4|          0|
    |i32_fu_92                                                                            |   4|   0|    4|          0|
    |i33_1_reg_556                                                                        |  12|   0|   12|          0|
    |i33_fu_116                                                                           |  12|   0|   12|          0|
    |i36_fu_124                                                                           |   4|   0|    4|          0|
    |indvar_flatten30_fu_128                                                              |  16|   0|   16|          0|
    |j35_fu_120                                                                           |  12|   0|   12|          0|
    |max_W2_load_reg_597                                                                  |  32|   0|   32|          0|
    |max_inp2_load_reg_546                                                                |  32|   0|   32|          0|
    |q_outp4_load_reg_639                                                                 |  32|   0|   32|          0|
    |select_ln732_1_reg_612                                                               |   4|   0|    4|          0|
    |select_ln732_reg_605                                                                 |  12|   0|   12|          0|
    |sub_ln664_reg_551                                                                    |   6|   0|   14|          8|
    |sub_ln689_reg_592                                                                    |  14|   0|   22|          8|
    |sub_ln735_reg_619                                                                    |   6|   0|   14|          8|
    |sub_ln736_reg_634                                                                    |  14|   0|   22|          8|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                | 258|   0|  290|         32|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_274_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_278_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_opcode  |  out|    5|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_dout0   |   in|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_282_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_290_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_290_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_290_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_290_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_298_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_298_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_298_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_298_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_286_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_286_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_286_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_286_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_294_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_294_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_294_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_294_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_din1    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_opcode  |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_305_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_302_p_din0    |  out|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_302_p_dout0   |   in|   32|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|grp_fu_302_p_ce      |  out|    1|  ap_ctrl_hs|  Linear_layer_ds1|  return value|
|v385_address0        |  out|   14|   ap_memory|              v385|         array|
|v385_ce0             |  out|    1|   ap_memory|              v385|         array|
|v385_q0              |   in|   32|   ap_memory|              v385|         array|
|v561_address0        |  out|   22|   ap_memory|              v561|         array|
|v561_ce0             |  out|    1|   ap_memory|              v561|         array|
|v561_q0              |   in|   32|   ap_memory|              v561|         array|
|v562_address0        |  out|   12|   ap_memory|              v562|         array|
|v562_ce0             |  out|    1|   ap_memory|              v562|         array|
|v562_q0              |   in|   32|   ap_memory|              v562|         array|
|v388_address0        |  out|   16|   ap_memory|              v388|         array|
|v388_ce0             |  out|    1|   ap_memory|              v388|         array|
|v388_we0             |  out|    1|   ap_memory|              v388|         array|
|v388_d0              |  out|   32|   ap_memory|              v388|         array|
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 7 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 11 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 
12 --> 13 17 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 12 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i32 = alloca i32 1"   --->   Operation 18 'alloca' 'i32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%max_inp2 = alloca i64 1" [kernel.cpp:646]   --->   Operation 19 'alloca' 'max_inp2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%max_W2 = alloca i64 1" [kernel.cpp:650]   --->   Operation 20 'alloca' 'max_W2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%q_inp2_V = alloca i64 1" [kernel.cpp:654]   --->   Operation 21 'alloca' 'q_inp2_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%q_W2_V = alloca i64 1" [kernel.cpp:655]   --->   Operation 22 'alloca' 'q_W2_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 23 [1/1] (3.25ns)   --->   "%q_outp4 = alloca i64 1" [kernel.cpp:656]   --->   Operation 23 'alloca' 'q_outp4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1, i32 %max_inp2"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2, i32 %max_W2"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4, i32 %q_outp4"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln662 = store i4 0, i4 %i32" [kernel.cpp:662]   --->   Operation 27 'store' 'store_ln662' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v562, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v561, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1, i32 %max_inp2"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2, i32 %max_W2"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4, i32 %q_outp4"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln662 = br void %l_j31" [kernel.cpp:662]   --->   Operation 33 'br' 'br_ln662' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.32>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%i32_1 = load i4 %i32" [kernel.cpp:662]   --->   Operation 34 'load' 'i32_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.30ns)   --->   "%icmp_ln662 = icmp_eq  i4 %i32_1, i4 12" [kernel.cpp:662]   --->   Operation 35 'icmp' 'icmp_ln662' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln662 = add i4 %i32_1, i4 1" [kernel.cpp:662]   --->   Operation 37 'add' 'add_ln662' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln662 = br i1 %icmp_ln662, void %l_j31.split, void %l_j32.preheader" [kernel.cpp:662]   --->   Operation 38 'br' 'br_ln662' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln662 = zext i4 %i32_1" [kernel.cpp:662]   --->   Operation 39 'zext' 'zext_ln662' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%max_inp2_addr = getelementptr i32 %max_inp2, i64 0, i64 %zext_ln662" [kernel.cpp:662]   --->   Operation 40 'getelementptr' 'max_inp2_addr' <Predicate = (!icmp_ln662)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (2.32ns)   --->   "%max_inp2_load = load i4 %max_inp2_addr" [kernel.cpp:682]   --->   Operation 41 'load' 'max_inp2_load' <Predicate = (!icmp_ln662)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln662 = store i4 %add_ln662, i4 %i32" [kernel.cpp:662]   --->   Operation 42 'store' 'store_ln662' <Predicate = (!icmp_ln662)> <Delay = 1.58>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%i33 = alloca i32 1"   --->   Operation 43 'alloca' 'i33' <Predicate = (icmp_ln662)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln687 = store i12 0, i12 %i33" [kernel.cpp:687]   --->   Operation 44 'store' 'store_ln687' <Predicate = (icmp_ln662)> <Delay = 1.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln687 = br void %l_j32" [kernel.cpp:687]   --->   Operation 45 'br' 'br_ln687' <Predicate = (icmp_ln662)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 46 [1/2] (2.32ns)   --->   "%max_inp2_load = load i4 %max_inp2_addr" [kernel.cpp:682]   --->   Operation 46 'load' 'max_inp2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %i32_1, i10 0" [kernel.cpp:664]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %i32_1, i8 0" [kernel.cpp:664]   --->   Operation 48 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln664 = zext i12 %tmp_38" [kernel.cpp:664]   --->   Operation 49 'zext' 'zext_ln664' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.81ns)   --->   "%sub_ln664 = sub i14 %tmp_s, i14 %zext_ln664" [kernel.cpp:664]   --->   Operation 50 'sub' 'sub_ln664' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (5.06ns)   --->   "%call_ln682 = call void @Linear_layer_ds1_Pipeline_l_j31, i32 %max_inp2_load, i32 %max_inp2, i4 %i32_1, i14 %sub_ln664, i32 %v385" [kernel.cpp:682]   --->   Operation 51 'call' 'call_ln682' <Predicate = true> <Delay = 5.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln662 = specloopname void @_ssdm_op_SpecLoopName, void @empty_62" [kernel.cpp:662]   --->   Operation 52 'specloopname' 'specloopname_ln662' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.00ns)   --->   "%call_ln682 = call void @Linear_layer_ds1_Pipeline_l_j31, i32 %max_inp2_load, i32 %max_inp2, i4 %i32_1, i14 %sub_ln664, i32 %v385" [kernel.cpp:682]   --->   Operation 53 'call' 'call_ln682' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln662 = br void %l_j31" [kernel.cpp:662]   --->   Operation 54 'br' 'br_ln662' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 3.57>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%i33_1 = load i12 %i33" [kernel.cpp:687]   --->   Operation 55 'load' 'i33_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.99ns)   --->   "%icmp_ln687 = icmp_eq  i12 %i33_1, i12 3072" [kernel.cpp:687]   --->   Operation 56 'icmp' 'icmp_ln687' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_422 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072"   --->   Operation 57 'speclooptripcount' 'empty_422' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (1.54ns)   --->   "%add_ln687 = add i12 %i33_1, i12 1" [kernel.cpp:687]   --->   Operation 58 'add' 'add_ln687' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln687 = br i1 %icmp_ln687, void %l_j32.split, void %for.inc182.preheader" [kernel.cpp:687]   --->   Operation 59 'br' 'br_ln687' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln687 = zext i12 %i33_1" [kernel.cpp:687]   --->   Operation 60 'zext' 'zext_ln687' <Predicate = (!icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%max_W2_addr = getelementptr i32 %max_W2, i64 0, i64 %zext_ln687" [kernel.cpp:687]   --->   Operation 61 'getelementptr' 'max_W2_addr' <Predicate = (!icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (3.25ns)   --->   "%max_W2_load = load i12 %max_W2_addr" [kernel.cpp:707]   --->   Operation 62 'load' 'max_W2_load' <Predicate = (!icmp_ln687)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_7 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln687 = store i12 %add_ln687, i12 %i33" [kernel.cpp:687]   --->   Operation 63 'store' 'store_ln687' <Predicate = (!icmp_ln687)> <Delay = 1.58>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%j35 = alloca i32 1"   --->   Operation 64 'alloca' 'j35' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%i36 = alloca i32 1"   --->   Operation 65 'alloca' 'i36' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 66 'alloca' 'indvar_flatten30' <Predicate = (icmp_ln687)> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33, i32 %max_inp2, i32 %v385, i12 %q_inp2_V"   --->   Operation 67 'call' 'call_ln0' <Predicate = (icmp_ln687)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 68 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34, i32 %max_W2, i32 %v561, i12 %q_W2_V"   --->   Operation 68 'call' 'call_ln0' <Predicate = (icmp_ln687)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln732 = store i16 0, i16 %indvar_flatten30" [kernel.cpp:732]   --->   Operation 69 'store' 'store_ln732' <Predicate = (icmp_ln687)> <Delay = 1.58>
ST_7 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln732 = store i4 0, i4 %i36" [kernel.cpp:732]   --->   Operation 70 'store' 'store_ln732' <Predicate = (icmp_ln687)> <Delay = 1.58>
ST_7 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln732 = store i12 0, i12 %j35" [kernel.cpp:732]   --->   Operation 71 'store' 'store_ln732' <Predicate = (icmp_ln687)> <Delay = 1.58>

State 8 <SV = 4> <Delay = 3.25>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_39 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %i33_1, i10 0" [kernel.cpp:689]   --->   Operation 72 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %i33_1, i8 0" [kernel.cpp:689]   --->   Operation 73 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln689 = zext i20 %tmp_40" [kernel.cpp:689]   --->   Operation 74 'zext' 'zext_ln689' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (2.25ns)   --->   "%sub_ln689 = sub i22 %tmp_39, i22 %zext_ln689" [kernel.cpp:689]   --->   Operation 75 'sub' 'sub_ln689' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/2] (3.25ns)   --->   "%max_W2_load = load i12 %max_W2_addr" [kernel.cpp:707]   --->   Operation 76 'load' 'max_W2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>

State 9 <SV = 5> <Delay = 5.50>
ST_9 : Operation 77 [2/2] (5.50ns)   --->   "%call_ln707 = call void @Linear_layer_ds1_Pipeline_l_j32, i32 %max_W2_load, i32 %max_W2, i12 %i33_1, i22 %sub_ln689, i32 %v561" [kernel.cpp:707]   --->   Operation 77 'call' 'call_ln707' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln687 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [kernel.cpp:687]   --->   Operation 78 'specloopname' 'specloopname_ln687' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/2] (0.00ns)   --->   "%call_ln707 = call void @Linear_layer_ds1_Pipeline_l_j32, i32 %max_W2_load, i32 %max_W2, i12 %i33_1, i22 %sub_ln689, i32 %v561" [kernel.cpp:707]   --->   Operation 79 'call' 'call_ln707' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln687 = br void %l_j32" [kernel.cpp:687]   --->   Operation 80 'br' 'br_ln687' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 81 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33, i32 %max_inp2, i32 %v385, i12 %q_inp2_V"   --->   Operation 81 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34, i32 %max_W2, i32 %v561, i12 %q_W2_V"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln732 = br void %l_S_k_4_k4" [kernel.cpp:732]   --->   Operation 83 'br' 'br_ln732' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 5.82>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i16 %indvar_flatten30" [kernel.cpp:732]   --->   Operation 84 'load' 'indvar_flatten30_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (2.42ns)   --->   "%icmp_ln732 = icmp_eq  i16 %indvar_flatten30_load, i16 36864" [kernel.cpp:732]   --->   Operation 85 'icmp' 'icmp_ln732' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (2.07ns)   --->   "%add_ln732_1 = add i16 %indvar_flatten30_load, i16 1" [kernel.cpp:732]   --->   Operation 86 'add' 'add_ln732_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln732 = br i1 %icmp_ln732, void %for.inc251, void %for.inc283.preheader" [kernel.cpp:732]   --->   Operation 87 'br' 'br_ln732' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (0.00ns)   --->   "%j35_load = load i12 %j35" [kernel.cpp:733]   --->   Operation 88 'load' 'j35_load' <Predicate = (!icmp_ln732)> <Delay = 0.00>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%i36_load = load i4 %i36" [kernel.cpp:732]   --->   Operation 89 'load' 'i36_load' <Predicate = (!icmp_ln732)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (1.73ns)   --->   "%add_ln732 = add i4 %i36_load, i4 1" [kernel.cpp:732]   --->   Operation 90 'add' 'add_ln732' <Predicate = (!icmp_ln732)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 91 [1/1] (1.99ns)   --->   "%icmp_ln733 = icmp_eq  i12 %j35_load, i12 3072" [kernel.cpp:733]   --->   Operation 91 'icmp' 'icmp_ln733' <Predicate = (!icmp_ln732)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [1/1] (0.69ns)   --->   "%select_ln732 = select i1 %icmp_ln733, i12 0, i12 %j35_load" [kernel.cpp:732]   --->   Operation 92 'select' 'select_ln732' <Predicate = (!icmp_ln732)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 93 [1/1] (1.02ns)   --->   "%select_ln732_1 = select i1 %icmp_ln733, i4 %add_ln732, i4 %i36_load" [kernel.cpp:732]   --->   Operation 93 'select' 'select_ln732_1' <Predicate = (!icmp_ln732)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 94 [1/1] (1.54ns)   --->   "%add_ln733 = add i12 %select_ln732, i12 1" [kernel.cpp:733]   --->   Operation 94 'add' 'add_ln733' <Predicate = (!icmp_ln732)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln733 = store i16 %add_ln732_1, i16 %indvar_flatten30" [kernel.cpp:733]   --->   Operation 95 'store' 'store_ln733' <Predicate = (!icmp_ln732)> <Delay = 1.58>
ST_12 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln733 = store i4 %select_ln732_1, i4 %i36" [kernel.cpp:733]   --->   Operation 96 'store' 'store_ln733' <Predicate = (!icmp_ln732)> <Delay = 1.58>
ST_12 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln733 = store i12 %add_ln733, i12 %j35" [kernel.cpp:733]   --->   Operation 97 'store' 'store_ln733' <Predicate = (!icmp_ln732)> <Delay = 1.58>
ST_12 : Operation 98 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36, i32 %max_inp2, i32 %v388, i32 %q_outp4, i32 %max_W2, i32 %v562"   --->   Operation 98 'call' 'call_ln0' <Predicate = (icmp_ln732)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 7.15>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %select_ln732_1, i10 0" [kernel.cpp:735]   --->   Operation 99 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln735 = zext i14 %tmp_41" [kernel.cpp:735]   --->   Operation 100 'zext' 'zext_ln735' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %select_ln732_1, i8 0" [kernel.cpp:735]   --->   Operation 101 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln735_3 = zext i12 %tmp_42" [kernel.cpp:735]   --->   Operation 102 'zext' 'zext_ln735_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.81ns)   --->   "%sub_ln735 = sub i14 %tmp_41, i14 %zext_ln735_3" [kernel.cpp:735]   --->   Operation 103 'sub' 'sub_ln735' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %select_ln732_1, i12 0" [kernel.cpp:732]   --->   Operation 104 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_424 = sub i16 %tmp_43, i16 %zext_ln735" [kernel.cpp:732]   --->   Operation 105 'sub' 'empty_424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln736 = zext i12 %select_ln732" [kernel.cpp:736]   --->   Operation 106 'zext' 'zext_ln736' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%empty_425 = add i16 %empty_424, i16 %zext_ln736" [kernel.cpp:732]   --->   Operation 107 'add' 'empty_425' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast = zext i16 %empty_425" [kernel.cpp:732]   --->   Operation 108 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%q_outp4_addr = getelementptr i32 %q_outp4, i64 0, i64 %p_cast" [kernel.cpp:732]   --->   Operation 109 'getelementptr' 'q_outp4_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 110 [2/2] (3.25ns)   --->   "%q_outp4_load = load i16 %q_outp4_addr" [kernel.cpp:740]   --->   Operation 110 'load' 'q_outp4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %select_ln732, i10 0" [kernel.cpp:736]   --->   Operation 111 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_45 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i12.i8, i12 %select_ln732, i8 0" [kernel.cpp:736]   --->   Operation 112 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln736_1 = zext i20 %tmp_45" [kernel.cpp:736]   --->   Operation 113 'zext' 'zext_ln736_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (2.25ns)   --->   "%sub_ln736 = sub i22 %tmp_44, i22 %zext_ln736_1" [kernel.cpp:736]   --->   Operation 114 'sub' 'sub_ln736' <Predicate = true> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/2] (3.25ns)   --->   "%q_outp4_load = load i16 %q_outp4_addr" [kernel.cpp:740]   --->   Operation 115 'load' 'q_outp4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36864> <RAM>

State 15 <SV = 8> <Delay = 5.50>
ST_15 : Operation 116 [2/2] (5.50ns)   --->   "%call_ln740 = call void @Linear_layer_ds1_Pipeline_l_S_k_4_k4, i32 %q_outp4_load, i32 %q_outp4, i16 %empty_425, i14 %sub_ln735, i12 %q_inp2_V, i22 %sub_ln736, i12 %q_W2_V" [kernel.cpp:740]   --->   Operation 116 'call' 'call_ln740' <Predicate = true> <Delay = 5.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_gemm_i36_l_j35_str"   --->   Operation 117 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "%empty_423 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36864, i64 36864, i64 36864"   --->   Operation 118 'speclooptripcount' 'empty_423' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln733 = specloopname void @_ssdm_op_SpecLoopName, void @empty_76" [kernel.cpp:733]   --->   Operation 119 'specloopname' 'specloopname_ln733' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln740 = call void @Linear_layer_ds1_Pipeline_l_S_k_4_k4, i32 %q_outp4_load, i32 %q_outp4, i16 %empty_425, i14 %sub_ln735, i12 %q_inp2_V, i22 %sub_ln736, i12 %q_W2_V" [kernel.cpp:740]   --->   Operation 120 'call' 'call_ln740' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln733 = br void %l_S_k_4_k4" [kernel.cpp:733]   --->   Operation 121 'br' 'br_ln733' <Predicate = true> <Delay = 0.00>

State 17 <SV = 6> <Delay = 0.00>
ST_17 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36, i32 %max_inp2, i32 %v388, i32 %q_outp4, i32 %max_W2, i32 %v562"   --->   Operation 122 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%ret_ln761 = ret" [kernel.cpp:761]   --->   Operation 123 'ret' 'ret_ln761' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v385]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v561]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v562]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v388]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i32                   (alloca           ) [ 011111100000000000]
max_inp2              (alloca           ) [ 001111111111111111]
max_W2                (alloca           ) [ 001111111111111111]
q_inp2_V              (alloca           ) [ 001111111111111110]
q_W2_V                (alloca           ) [ 001111111111111110]
q_outp4               (alloca           ) [ 001111111111111111]
store_ln662           (store            ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
br_ln662              (br               ) [ 000000000000000000]
i32_1                 (load             ) [ 000011100000000000]
icmp_ln662            (icmp             ) [ 000111100000000000]
empty                 (speclooptripcount) [ 000000000000000000]
add_ln662             (add              ) [ 000000000000000000]
br_ln662              (br               ) [ 000000000000000000]
zext_ln662            (zext             ) [ 000000000000000000]
max_inp2_addr         (getelementptr    ) [ 000010000000000000]
store_ln662           (store            ) [ 000000000000000000]
i33                   (alloca           ) [ 000111111110000000]
store_ln687           (store            ) [ 000000000000000000]
br_ln687              (br               ) [ 000000000000000000]
max_inp2_load         (load             ) [ 000001100000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000]
tmp_38                (bitconcatenate   ) [ 000000000000000000]
zext_ln664            (zext             ) [ 000000000000000000]
sub_ln664             (sub              ) [ 000000100000000000]
specloopname_ln662    (specloopname     ) [ 000000000000000000]
call_ln682            (call             ) [ 000000000000000000]
br_ln662              (br               ) [ 000000000000000000]
i33_1                 (load             ) [ 000000001110000000]
icmp_ln687            (icmp             ) [ 000000011110000000]
empty_422             (speclooptripcount) [ 000000000000000000]
add_ln687             (add              ) [ 000000000000000000]
br_ln687              (br               ) [ 000000000000000000]
zext_ln687            (zext             ) [ 000000000000000000]
max_W2_addr           (getelementptr    ) [ 000000001000000000]
store_ln687           (store            ) [ 000000000000000000]
j35                   (alloca           ) [ 000000011111111110]
i36                   (alloca           ) [ 000000011111111110]
indvar_flatten30      (alloca           ) [ 000000011111111110]
store_ln732           (store            ) [ 000000000000000000]
store_ln732           (store            ) [ 000000000000000000]
store_ln732           (store            ) [ 000000000000000000]
tmp_39                (bitconcatenate   ) [ 000000000000000000]
tmp_40                (bitconcatenate   ) [ 000000000000000000]
zext_ln689            (zext             ) [ 000000000000000000]
sub_ln689             (sub              ) [ 000000000110000000]
max_W2_load           (load             ) [ 000000000110000000]
specloopname_ln687    (specloopname     ) [ 000000000000000000]
call_ln707            (call             ) [ 000000000000000000]
br_ln687              (br               ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
br_ln732              (br               ) [ 000000000000000000]
indvar_flatten30_load (load             ) [ 000000000000000000]
icmp_ln732            (icmp             ) [ 000000000000111110]
add_ln732_1           (add              ) [ 000000000000000000]
br_ln732              (br               ) [ 000000000000000000]
j35_load              (load             ) [ 000000000000000000]
i36_load              (load             ) [ 000000000000000000]
add_ln732             (add              ) [ 000000000000000000]
icmp_ln733            (icmp             ) [ 000000000000000000]
select_ln732          (select           ) [ 000000000000011000]
select_ln732_1        (select           ) [ 000000000000010000]
add_ln733             (add              ) [ 000000000000000000]
store_ln733           (store            ) [ 000000000000000000]
store_ln733           (store            ) [ 000000000000000000]
store_ln733           (store            ) [ 000000000000000000]
tmp_41                (bitconcatenate   ) [ 000000000000000000]
zext_ln735            (zext             ) [ 000000000000000000]
tmp_42                (bitconcatenate   ) [ 000000000000000000]
zext_ln735_3          (zext             ) [ 000000000000000000]
sub_ln735             (sub              ) [ 000000000000001110]
tmp_43                (bitconcatenate   ) [ 000000000000000000]
empty_424             (sub              ) [ 000000000000000000]
zext_ln736            (zext             ) [ 000000000000000000]
empty_425             (add              ) [ 000000000000001110]
p_cast                (zext             ) [ 000000000000000000]
q_outp4_addr          (getelementptr    ) [ 000000000000001000]
tmp_44                (bitconcatenate   ) [ 000000000000000000]
tmp_45                (bitconcatenate   ) [ 000000000000000000]
zext_ln736_1          (zext             ) [ 000000000000000000]
sub_ln736             (sub              ) [ 000000000000000110]
q_outp4_load          (load             ) [ 000000000000000110]
specloopname_ln0      (specloopname     ) [ 000000000000000000]
empty_423             (speclooptripcount) [ 000000000000000000]
specloopname_ln733    (specloopname     ) [ 000000000000000000]
call_ln740            (call             ) [ 000000000000000000]
br_ln733              (br               ) [ 000000000000000000]
call_ln0              (call             ) [ 000000000000000000]
ret_ln761             (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v385">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v385"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v561">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v561"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v562">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v562"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v388">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v388"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_l_j31"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_62"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i12.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_l_j32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i4.i12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Linear_layer_ds1_Pipeline_l_S_k_4_k4"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_gemm_i36_l_j35_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_76"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="i32_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i32/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="max_inp2_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_inp2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="max_W2_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_W2/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="q_inp2_V_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_inp2_V/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="q_W2_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_W2_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="q_outp4_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_outp4/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i33_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i33/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="j35_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j35/7 "/>
</bind>
</comp>

<comp id="124" class="1004" name="i36_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i36/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten30_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten30/7 "/>
</bind>
</comp>

<comp id="132" class="1004" name="max_inp2_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_inp2_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_inp2_load/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="max_W2_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="12" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_W2_addr/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="12" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_W2_load/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="q_outp4_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="16" slack="0"/>
<pin id="160" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_outp4_addr/13 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_outp4_load/13 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_Linear_layer_ds1_Pipeline_l_j31_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="3" bw="4" slack="2"/>
<pin id="191" dir="0" index="4" bw="14" slack="0"/>
<pin id="192" dir="0" index="5" bw="32" slack="0"/>
<pin id="193" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln682/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="0" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="0" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="12" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_Linear_layer_ds1_Pipeline_l_j32_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="3" bw="12" slack="2"/>
<pin id="217" dir="0" index="4" bw="22" slack="1"/>
<pin id="218" dir="0" index="5" bw="32" slack="0"/>
<pin id="219" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln707/9 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="32" slack="0"/>
<pin id="226" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="228" dir="0" index="5" bw="32" slack="0"/>
<pin id="229" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="32" slack="1"/>
<pin id="236" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="3" bw="16" slack="2"/>
<pin id="238" dir="0" index="4" bw="14" slack="2"/>
<pin id="239" dir="0" index="5" bw="12" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="22" slack="1"/>
<pin id="241" dir="0" index="7" bw="12" slack="2147483647"/>
<pin id="242" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln740/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln662_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln662/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="i32_1_load_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="2"/>
<pin id="251" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i32_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln662_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln662/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln662_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln662/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln662_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln662/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln662_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="4" slack="2"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln662/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln687_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="12" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln687/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_s_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="14" slack="0"/>
<pin id="281" dir="0" index="1" bw="4" slack="2"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_38_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="2"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln664_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln664/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_ln664_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="14" slack="0"/>
<pin id="299" dir="0" index="1" bw="12" slack="0"/>
<pin id="300" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln664/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i33_1_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="12" slack="1"/>
<pin id="306" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i33_1/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="icmp_ln687_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="0" index="1" bw="12" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln687/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln687_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="12" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln687/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln687_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln687/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln687_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="12" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln687/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln732_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln732/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln732_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln732/7 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln732_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="12" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln732/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_39_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="22" slack="0"/>
<pin id="346" dir="0" index="1" bw="12" slack="1"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_39/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_40_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="20" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln689_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="20" slack="0"/>
<pin id="360" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln689/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln689_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="22" slack="0"/>
<pin id="364" dir="0" index="1" bw="20" slack="0"/>
<pin id="365" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln689/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="indvar_flatten30_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="2"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten30_load/12 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln732_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="16" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln732/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln732_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln732_1/12 "/>
</bind>
</comp>

<comp id="383" class="1004" name="j35_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="2"/>
<pin id="385" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j35_load/12 "/>
</bind>
</comp>

<comp id="386" class="1004" name="i36_load_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="2"/>
<pin id="388" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i36_load/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln732_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="4" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln732/12 "/>
</bind>
</comp>

<comp id="395" class="1004" name="icmp_ln733_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="12" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln733/12 "/>
</bind>
</comp>

<comp id="401" class="1004" name="select_ln732_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="12" slack="0"/>
<pin id="404" dir="0" index="2" bw="12" slack="0"/>
<pin id="405" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln732/12 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln732_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="4" slack="0"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln732_1/12 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln733_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln733/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln733_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="0"/>
<pin id="425" dir="0" index="1" bw="16" slack="2"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln733/12 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln733_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="2"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln733/12 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln733_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="12" slack="0"/>
<pin id="435" dir="0" index="1" bw="12" slack="2"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln733/12 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_41_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="14" slack="0"/>
<pin id="440" dir="0" index="1" bw="4" slack="1"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_41/13 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln735_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="14" slack="0"/>
<pin id="447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln735/13 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_42_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/13 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln735_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="12" slack="0"/>
<pin id="458" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln735_3/13 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln735_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="0"/>
<pin id="462" dir="0" index="1" bw="12" slack="0"/>
<pin id="463" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln735/13 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_43_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="1"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_43/13 "/>
</bind>
</comp>

<comp id="473" class="1004" name="empty_424_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="14" slack="0"/>
<pin id="476" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_424/13 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln736_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="1"/>
<pin id="481" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln736/13 "/>
</bind>
</comp>

<comp id="482" class="1004" name="empty_425_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="12" slack="0"/>
<pin id="485" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_425/13 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/13 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_44_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="22" slack="0"/>
<pin id="495" dir="0" index="1" bw="12" slack="2"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_44/14 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_45_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="20" slack="0"/>
<pin id="502" dir="0" index="1" bw="12" slack="2"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/14 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln736_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="20" slack="0"/>
<pin id="509" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln736_1/14 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sub_ln736_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="22" slack="0"/>
<pin id="513" dir="0" index="1" bw="20" slack="0"/>
<pin id="514" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln736/14 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i32_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i32 "/>
</bind>
</comp>

<comp id="524" class="1005" name="i32_1_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="2"/>
<pin id="526" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i32_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="max_inp2_addr_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="1"/>
<pin id="536" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="max_inp2_addr "/>
</bind>
</comp>

<comp id="539" class="1005" name="i33_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="0"/>
<pin id="541" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i33 "/>
</bind>
</comp>

<comp id="546" class="1005" name="max_inp2_load_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_inp2_load "/>
</bind>
</comp>

<comp id="551" class="1005" name="sub_ln664_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="14" slack="1"/>
<pin id="553" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln664 "/>
</bind>
</comp>

<comp id="556" class="1005" name="i33_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="1"/>
<pin id="558" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i33_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="max_W2_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="1"/>
<pin id="568" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="max_W2_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="j35_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="0"/>
<pin id="573" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j35 "/>
</bind>
</comp>

<comp id="578" class="1005" name="i36_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i36 "/>
</bind>
</comp>

<comp id="585" class="1005" name="indvar_flatten30_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="0"/>
<pin id="587" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten30 "/>
</bind>
</comp>

<comp id="592" class="1005" name="sub_ln689_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="22" slack="1"/>
<pin id="594" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln689 "/>
</bind>
</comp>

<comp id="597" class="1005" name="max_W2_load_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_W2_load "/>
</bind>
</comp>

<comp id="605" class="1005" name="select_ln732_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="12" slack="1"/>
<pin id="607" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln732 "/>
</bind>
</comp>

<comp id="612" class="1005" name="select_ln732_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="1"/>
<pin id="614" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln732_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="sub_ln735_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="14" slack="2"/>
<pin id="621" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln735 "/>
</bind>
</comp>

<comp id="624" class="1005" name="empty_425_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="2"/>
<pin id="626" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="empty_425 "/>
</bind>
</comp>

<comp id="629" class="1005" name="q_outp4_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="1"/>
<pin id="631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="q_outp4_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="sub_ln736_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="22" slack="1"/>
<pin id="636" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln736 "/>
</bind>
</comp>

<comp id="639" class="1005" name="q_outp4_load_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_outp4_load "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="646" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="647" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_27/3 tmp_33/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="650" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_30/3 tmp_36/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="654" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="655" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_31/3 tmp_37/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="grp_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="658" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="659" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v429/4 v458/14 "/>
</bind>
</comp>

<comp id="660" class="1004" name="grp_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="662" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="663" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v431/8 "/>
</bind>
</comp>

<comp id="664" class="1004" name="grp_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="666" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="667" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v436/5 v456/10 "/>
</bind>
</comp>

<comp id="668" class="1004" name="grp_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="670" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="671" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v438/9 v459/18 "/>
</bind>
</comp>

<comp id="672" class="1004" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="674" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="675" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v461/34 "/>
</bind>
</comp>

<comp id="676" class="1004" name="grp_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="678" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="v455/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="144" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="96" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="100" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="112" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="186" pin=5"/></net>

<net id="202"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="210"><net_src comp="64" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="2" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="220"><net_src comp="72" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="230"><net_src comp="80" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="222" pin=5"/></net>

<net id="243"><net_src comp="84" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="249" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="249" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="249" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="273"><net_src comp="258" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="286" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="279" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="297" pin="2"/><net_sink comp="186" pin=4"/></net>

<net id="311"><net_src comp="304" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="317"><net_src comp="304" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="60" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="304" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="328"><net_src comp="313" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="44" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="70" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="48" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="344" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="76" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="368" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="78" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="36" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="383" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="406"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="383" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="395" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="389" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="386" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="401" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="60" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="377" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="409" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="417" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="42" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="448"><net_src comp="438" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="438" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="456" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="82" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="40" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="477"><net_src comp="466" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="445" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="486"><net_src comp="473" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="482" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="498"><net_src comp="68" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="44" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="70" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="48" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="493" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="520"><net_src comp="92" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="527"><net_src comp="249" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="537"><net_src comp="132" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="542"><net_src comp="116" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="549"><net_src comp="138" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="554"><net_src comp="297" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="559"><net_src comp="304" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="562"><net_src comp="556" pin="1"/><net_sink comp="212" pin=3"/></net>

<net id="569"><net_src comp="144" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="574"><net_src comp="120" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="581"><net_src comp="124" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="588"><net_src comp="128" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="591"><net_src comp="585" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="595"><net_src comp="362" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="212" pin=4"/></net>

<net id="600"><net_src comp="150" pin="3"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="608"><net_src comp="401" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="611"><net_src comp="605" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="615"><net_src comp="409" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="622"><net_src comp="460" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="627"><net_src comp="482" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="233" pin=3"/></net>

<net id="632"><net_src comp="156" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="637"><net_src comp="511" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="233" pin=6"/></net>

<net id="642"><net_src comp="162" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="233" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v561 | {}
	Port: v562 | {}
	Port: v388 | {12 17 }
 - Input state : 
	Port: Linear_layer_ds1 : v385 | {5 6 7 11 }
	Port: Linear_layer_ds1 : v561 | {7 9 10 11 }
	Port: Linear_layer_ds1 : v562 | {12 17 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln662 : 1
	State 2
	State 3
		icmp_ln662 : 1
		add_ln662 : 1
		br_ln662 : 2
		zext_ln662 : 1
		max_inp2_addr : 2
		max_inp2_load : 3
		store_ln662 : 2
		store_ln687 : 1
	State 4
	State 5
		zext_ln664 : 1
		sub_ln664 : 2
		call_ln682 : 3
	State 6
	State 7
		icmp_ln687 : 1
		add_ln687 : 1
		br_ln687 : 2
		zext_ln687 : 1
		max_W2_addr : 2
		max_W2_load : 3
		store_ln687 : 2
		store_ln732 : 1
		store_ln732 : 1
		store_ln732 : 1
	State 8
		zext_ln689 : 1
		sub_ln689 : 2
	State 9
	State 10
	State 11
	State 12
		icmp_ln732 : 1
		add_ln732_1 : 1
		br_ln732 : 2
		add_ln732 : 1
		icmp_ln733 : 1
		select_ln732 : 2
		select_ln732_1 : 2
		add_ln733 : 3
		store_ln733 : 2
		store_ln733 : 3
		store_ln733 : 4
	State 13
		zext_ln735 : 1
		zext_ln735_3 : 1
		sub_ln735 : 2
		empty_424 : 2
		empty_425 : 3
		p_cast : 4
		q_outp4_addr : 5
		q_outp4_load : 6
	State 14
		zext_ln736_1 : 1
		sub_ln736 : 2
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |          grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_647_1_fu_168         |    0    |    0    |    4    |    22   |
|          |          grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_651_2_fu_174         |    0    |    0    |    12   |    24   |
|          | grp_Linear_layer_ds1_Pipeline_VITIS_LOOP_657_3_VITIS_LOOP_658_4_fu_180 |    0    |    0    |    48   |   121   |
|          |               grp_Linear_layer_ds1_Pipeline_l_j31_fu_186               |    0    |  6.352  |   237   |   295   |
|   call   |       grp_Linear_layer_ds1_Pipeline_l_inp_to_int_i34_l_j33_fu_196      |    3    |  3.176  |   488   |   707   |
|          |        grp_Linear_layer_ds1_Pipeline_l_W_to_int_i35_l_j34_fu_204       |    3    |  4.764  |   572   |   753   |
|          |               grp_Linear_layer_ds1_Pipeline_l_j32_fu_212               |    0    |  9.528  |   285   |   325   |
|          |   grp_Linear_layer_ds1_Pipeline_l_outp_to_float_bias_i37_l_j36_fu_222  |    8    |   7.94  |   1032  |   1198  |
|          |             grp_Linear_layer_ds1_Pipeline_l_S_k_4_k4_fu_233            |    1    |  6.4713 |   240   |   122   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                               grp_fu_656                               |    3    |    0    |   143   |   321   |
|          |                               grp_fu_664                               |    3    |    0    |   143   |   321   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                               grp_fu_672                               |    2    |    0    |   205   |   390   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            sub_ln664_fu_297                            |    0    |    0    |    0    |    17   |
|          |                            sub_ln689_fu_362                            |    0    |    0    |    0    |    29   |
|    sub   |                            sub_ln735_fu_460                            |    0    |    0    |    0    |    17   |
|          |                            empty_424_fu_473                            |    0    |    0    |    0    |    16   |
|          |                            sub_ln736_fu_511                            |    0    |    0    |    0    |    29   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            add_ln662_fu_258                            |    0    |    0    |    0    |    13   |
|          |                            add_ln687_fu_313                            |    0    |    0    |    0    |    12   |
|    add   |                           add_ln732_1_fu_377                           |    0    |    0    |    0    |    23   |
|          |                            add_ln732_fu_389                            |    0    |    0    |    0    |    13   |
|          |                            add_ln733_fu_417                            |    0    |    0    |    0    |    12   |
|          |                            empty_425_fu_482                            |    0    |    0    |    0    |    16   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            icmp_ln662_fu_252                           |    0    |    0    |    0    |    9    |
|   icmp   |                            icmp_ln687_fu_307                           |    0    |    0    |    0    |    12   |
|          |                            icmp_ln732_fu_371                           |    0    |    0    |    0    |    13   |
|          |                            icmp_ln733_fu_395                           |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           select_ln732_fu_401                          |    0    |    0    |    0    |    12   |
|          |                          select_ln732_1_fu_409                         |    0    |    0    |    0    |    4    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln662_fu_264                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln664_fu_293                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln687_fu_319                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln689_fu_358                           |    0    |    0    |    0    |    0    |
|   zext   |                            zext_ln735_fu_445                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln735_3_fu_456                          |    0    |    0    |    0    |    0    |
|          |                            zext_ln736_fu_479                           |    0    |    0    |    0    |    0    |
|          |                              p_cast_fu_488                             |    0    |    0    |    0    |    0    |
|          |                           zext_ln736_1_fu_507                          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              tmp_s_fu_279                              |    0    |    0    |    0    |    0    |
|          |                              tmp_38_fu_286                             |    0    |    0    |    0    |    0    |
|          |                              tmp_39_fu_344                             |    0    |    0    |    0    |    0    |
|          |                              tmp_40_fu_351                             |    0    |    0    |    0    |    0    |
|bitconcatenate|                              tmp_41_fu_438                             |    0    |    0    |    0    |    0    |
|          |                              tmp_42_fu_449                             |    0    |    0    |    0    |    0    |
|          |                              tmp_43_fu_466                             |    0    |    0    |    0    |    0    |
|          |                              tmp_44_fu_493                             |    0    |    0    |    0    |    0    |
|          |                              tmp_45_fu_500                             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               grp_fu_644                               |    0    |    0    |    0    |    0    |
|   fcmp   |                               grp_fu_648                               |    0    |    0    |    0    |    0    |
|          |                               grp_fu_652                               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   fdiv   |                               grp_fu_660                               |    0    |    0    |    0    |    0    |
|          |                               grp_fu_668                               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|  sitofp  |                               grp_fu_676                               |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                        |    23   | 38.2313 |   3409  |   4858  |
|----------|------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| max_W2 |    8   |    0   |    0   |    0   |
|max_inp2|    0   |   32   |    6   |    0   |
| q_W2_V |  3072  |    0   |    0   |    0   |
|q_inp2_V|   12   |    0   |    0   |    0   |
| q_outp4|   128  |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |  3220  |   32   |    6   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    empty_425_reg_624   |   16   |
|      i32_1_reg_524     |    4   |
|       i32_reg_517      |    4   |
|      i33_1_reg_556     |   12   |
|       i33_reg_539      |   12   |
|       i36_reg_578      |    4   |
|indvar_flatten30_reg_585|   16   |
|       j35_reg_571      |   12   |
|   max_W2_addr_reg_566  |   12   |
|   max_W2_load_reg_597  |   32   |
|  max_inp2_addr_reg_534 |    4   |
|  max_inp2_load_reg_546 |   32   |
|  q_outp4_addr_reg_629  |   16   |
|  q_outp4_load_reg_639  |   32   |
| select_ln732_1_reg_612 |    4   |
|  select_ln732_reg_605  |   12   |
|    sub_ln664_reg_551   |   14   |
|    sub_ln689_reg_592   |   22   |
|    sub_ln735_reg_619   |   14   |
|    sub_ln736_reg_634   |   22   |
+------------------------+--------+
|          Total         |   296  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_138             |  p0  |   2  |   4  |    8   ||    9    |
|              grp_access_fu_150             |  p0  |   2  |  12  |   24   ||    9    |
|              grp_access_fu_162             |  p0  |   2  |  16  |   32   ||    9    |
| grp_Linear_layer_ds1_Pipeline_l_j31_fu_186 |  p4  |   2  |  14  |   28   ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   92   ||  6.352  ||    36   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   23   |   38   |  3409  |  4858  |    -   |
|   Memory  |  3220  |    -   |    -   |   32   |    6   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   296  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |  3220  |   23   |   44   |  3737  |  4900  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
