M. Aldham , J. Anderson , S. Brown , A. Canis, Low-cost hardware profiling of run-time and energy in FPGA embedded processors, Proceedings of the ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors, p.61-68, September 11-14, 2011[doi>10.1109/ASAP.2011.6043237]
Altera, Corp. 2009. Nios II C2H Compiler User Guide. Altera, Corp., San Jose, CA.
Altera, Corp. 2010. Avalon interface specification. Altera, Corp., San Jose, CA.
Altera, Corp. 2011. Stratix IV FPGA family data sheet. Altera, Corp., San Jose, CA.
AutoESL. 2011. AutoESL Design Technologies, Inc. http://www.autoesl.com.
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Cadence. 2010. Cadence C-to-Silicon compiler. http://www.cadence.com/products/sd/silicon.
Andrew Canis , Jongsok Choi , Mark Aldham , Victor Zhang , Ahmed Kammoona , Jason H. Anderson , Stephen Brown , Tomasz Czajkowski, LegUp: high-level synthesis for FPGA-based processor/accelerator systems, Proceedings of the 19th ACM/SIGDA international symposium on Field programmable gate arrays, February 27-March 01, 2011, Monterey, CA, USA[doi>10.1145/1950413.1950423]
CebaTech. 2010. CebaTech The software to silicon company. http://www.cebatech.com.
Deming Chen , Jason Cong, Register binding and port assignment for multiplexer optimization, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Cong, J., Fan, Y., Han, G., Jiang, W., and Zhang, Z. 2006. Platform-based behavior-level and system-level synthesis. In Proceedings of the IEEE International System-on-Chip Conference. 199--202.
Jason Cong , Zhiru Zhang, An efficient and versatile scheduling algorithm based on SDC formulation, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147025]
Jason Cong , Yi Zou, FPGA-Based Hardware Acceleration of Lithographic Aerial Image Simulation, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.2 n.3, p.1-29, September 2009[doi>10.1145/1575774.1575776]
Philippe Coussy , Daniel D. Gajski , Michael Meredith , Andres Takach, An Introduction to High-Level Synthesis, IEEE Design & Test, v.26 n.4, p.8-17, July 2009[doi>10.1109/MDT.2009.69]
Coussy, P., Lhairech-Lebreton, G., Heller, D., and Martin, E. 2010. GAUT -- A free and open source high-level synthesis tool. In Proceedings of the IEEE Design Automation and Test in Europe. University Booth.
De2. 2010. DE2 development and education board. DE2, Altera Corp, San Jose, CA.
Forte. 2010. Forte design systems the high level design company. http://www.forteds.com/products/cynthesizer.asp.
Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
Hara, Y., Tomiyama, H., Honda, S., and Takada, H. 2009. Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis. J. Inf. Process. 17, 242--254.
JÃ¶rg Henkel, Closing the SoC Design Gap, Computer, v.36 n.9, p.119-121, September 2003[doi>10.1109/MC.2003.1231200]
Chu-Yi Huang , Yen-Shen Chen , Youn-Long Lin , Yu-Chin Hsu, Data path allocation based on bipartite weighted matching, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.499-504, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123350]
Shan Shan Huang , Amir Hormati , David F. Bacon , Rodric Rabbah, Liquid Metal: Object-Oriented Programming Across the Hardware/Software Boundary, Proceedings of the 22nd European conference on Object-Oriented Programming, July 07-11, 2008, Paphos, Cypress[doi>10.1007/978-3-540-70592-5_5]
Impulse. 2010. Impulse CoDeveloper -- Impulse accelerated technologies. http://www.impulseaccelerated.com.
Kuhn, H. 2010. The Hungarian method for the assignment problem. In 50 Years of Integer Programming 1958--2008, Springer, 29--47.
LLVM. 2010. The LLVM compiler infrastructure project. http://www.llvm.org.
Lp. 2011. Lp solve linear programming solver. http://lpsolve.sourceforge.net/5.5/.
Jason Luu , Keith Redmond , William Lo , Paul Chow , Lothar Lilge , Jonathan Rose, FPGA-based Monte Carlo Computation of Light Absorption for Photodynamic Cancer Therapy, Proceedings of the 2009 17th IEEE Symposium on Field Programmable Custom Computing Machines, p.157-164, April 05-07, 2009[doi>10.1109/FCCM.2009.24]
Mentor Graphics. 2010. http://www.mentor.com/products/esl/high-level_synthesis.
Alan Mishchenko , Satrajit Chatterjee , Robert Brayton, DAG-aware AIG rewriting a fresh look at combinational logic synthesis, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147048]
PLB. 2011. Xilinx Inc. processor local bus. http://www.xilinx.com/support/documentation/ip_documentation/plb_v46.pdf.
Nagaraju Pothineni , Philip Brisk , Paolo Ienne , Anshul Kumar , Kolin Paul, A high-level synthesis flow for custom instruction set extensions for application-specific processors, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
Putnam, A., Bennett, D., Dellinger, E., Mason, J., Sundararajan, P., and Eggers, S. 2008. CHiMPS: A C-level compilation flow for hybrid CPU-FPGA architectures. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications. 173--178.
Greg Stitt , Frank Vahid, Binary synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-30, August 2007[doi>10.1145/1255456.1255471]
Fei Sun , S. Ravi , A. Raghunathan , N. K. Jha, Custom-instruction synthesis for extensible-processor platforms, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.2, p.216-228, November 2006[doi>10.1109/TCAD.2003.822133]
Justin L. Tripp , Maya B. Gokhale , Kristopher D. Peterson, Trident: From High-Level Language to Hardware Circuitry, Computer, v.40 n.3, p.28-37, March 2007[doi>10.1109/MC.2007.107]
United States Bureau of Labor Statistics. 2010. Occupational Outlook Handbook 2010--2011 Edition. United States Bureau of Labor Statistics.
University of Cambridge. 2010. The tiger MIPS processor. http://www.cl.cam.ac.uk/teaching/0910/ECAD&plus;Arch/mips.html.
Frank Vahid , Greg Stitt , Roman Lysecky, Warp Processing: Dynamic Translation of Binaries to FPGA Circuits, Computer, v.41 n.7, p.40-46, July 2008[doi>10.1109/MC.2008.240]
Jason Villarreal , Adrian Park , Walid Najjar , Robert Halstead, Designing Modular Hardware Accelerators in C with ROCCC 2.0, Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, p.127-134, May 02-04, 2010[doi>10.1109/FCCM.2010.28]
VTR. 2011. VTR -- the Verilog-to-routing project for FPGAs. http://www.eecg.toronto.edu/vtr/.
Wayne Marx, V. A. 2008. FPGAs are everywhere. In design, test & control. RTC Mag (7/25/08).
Xilinx. 2011. CoreConnect, Xilinx, Inc. http://www.xilinx.com/support/documentation/ipembedprocesscoreconnect.htm.
Y Explorations (XYI). 2010. eXCite C to RTL Behavioral Synthesis 4.1(a). Y Explorations (XYI), San Jose, CA.
