Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun  7 14:51:20 2025
| Host         : korchamHoyoun24 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_FlagGame_timing_summary_routed.rpt -pb top_FlagGame_timing_summary_routed.pb -rpx top_FlagGame_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FlagGame
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1010)
5. checking no_input_delay (13)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 77 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: u_OV7670_SCCB_core/U_tick_gen_/tick_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1010)
---------------------------------------------------
 There are 1010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.230        0.000                      0                  617        0.078        0.000                      0                  617        4.500        0.000                       0                   371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.230        0.000                      0                  617        0.078        0.000                      0                  617        4.500        0.000                       0                   371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.785ns (46.394%)  route 4.373ns (53.606%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.945    13.284    u_game/u_color_find/target0_D_count
    SLICE_X43Y51         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[24]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y51         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.785ns (46.394%)  route 4.373ns (53.606%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.945    13.284    u_game/u_color_find/target0_D_count
    SLICE_X43Y51         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[25]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y51         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.785ns (46.394%)  route 4.373ns (53.606%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.945    13.284    u_game/u_color_find/target0_D_count
    SLICE_X43Y51         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[26]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y51         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 3.785ns (46.394%)  route 4.373ns (53.606%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.945    13.284    u_game/u_color_find/target0_D_count
    SLICE_X43Y51         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y51         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[27]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y51         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.284    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 3.785ns (46.477%)  route 4.359ns (53.523%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.931    13.270    u_game/u_color_find/target0_D_count
    SLICE_X43Y52         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[28]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y52         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 3.785ns (46.477%)  route 4.359ns (53.523%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.931    13.270    u_game/u_color_find/target0_D_count
    SLICE_X43Y52         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[29]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y52         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 3.785ns (46.477%)  route 4.359ns (53.523%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.931    13.270    u_game/u_color_find/target0_D_count
    SLICE_X43Y52         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[30]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y52         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.144ns  (logic 3.785ns (46.477%)  route 4.359ns (53.523%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.931    13.270    u_game/u_color_find/target0_D_count
    SLICE_X43Y52         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y52         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[31]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y52         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 3.785ns (46.808%)  route 4.301ns (53.192%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.873    13.212    u_game/u_color_find/target0_D_count
    SLICE_X43Y50         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[20]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y50         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 3.785ns (46.808%)  route 4.301ns (53.192%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.605     5.126    u_OV7670_VGA_Display/U_Frame_Buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     7.998 r  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.063    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_3_n_1
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.488 f  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3/DOBDO[0]
                         net (fo=1, routed)           1.376     9.864    u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_3_n_67
    SLICE_X42Y36         LUT5 (Prop_lut5_I1_O)        0.124     9.988 f  u_OV7670_VGA_Display/U_Frame_Buffer/vgaBlue_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           1.250    11.238    u_OV7670_VGA_Display/U_Frame_Buffer/ov7670_Blue[2]
    SLICE_X39Y39         LUT6 (Prop_lut6_I1_O)        0.124    11.362 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13/O
                         net (fo=1, routed)           0.312    11.674    u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_13_n_0
    SLICE_X42Y39         LUT6 (Prop_lut6_I5_O)        0.124    11.798 f  u_OV7670_VGA_Display/U_Frame_Buffer/target0_U_count[0]_i_3/O
                         net (fo=2, routed)           0.425    12.223    u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_U_count_reg[0]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.116    12.339 r  u_OV7670_VGA_Display/U_VGAController/U_Pix_counter/target0_D_count[0]_i_1/O
                         net (fo=32, routed)          0.873    13.212    u_game/u_color_find/target0_D_count
    SLICE_X43Y50         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         1.438    14.779    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[21]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X43Y50         FDCE (Setup_fdce_C_CE)      -0.409    14.514    u_game/u_color_find/target0_D_count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.212    
  -------------------------------------------------------------------
                         slack                                  1.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.211ns (43.820%)  route 0.271ns (56.180%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.561     1.444    u_OV7670_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[1]/Q
                         net (fo=8, routed)           0.271     1.879    u_OV7670_SCCB_core/U_tick_gen_/count[1]
    SLICE_X34Y49         LUT4 (Prop_lut4_I2_O)        0.047     1.926 r  u_OV7670_SCCB_core/U_tick_gen_/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.926    u_OV7670_SCCB_core/U_tick_gen_/count_0[7]
    SLICE_X34Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.832     1.959    u_OV7670_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.133     1.848    u_OV7670_SCCB_core/U_tick_gen_/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.254ns (53.704%)  route 0.219ns (46.296%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.561     1.444    u_OV7670_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X34Y50         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[2]/Q
                         net (fo=7, routed)           0.163     1.771    u_OV7670_SCCB_core/U_tick_gen_/count[2]
    SLICE_X34Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.816 r  u_OV7670_SCCB_core/U_tick_gen_/count[5]_i_3/O
                         net (fo=1, routed)           0.056     1.872    u_OV7670_SCCB_core/U_tick_gen_/count[5]_i_3_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.917 r  u_OV7670_SCCB_core/U_tick_gen_/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.917    u_OV7670_SCCB_core/U_tick_gen_/count_0[5]
    SLICE_X34Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.832     1.959    u_OV7670_SCCB_core/U_tick_gen_/clk_IBUF_BUFG
    SLICE_X34Y49         FDCE                                         r  u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X34Y49         FDCE (Hold_fdce_C_D)         0.120     1.835    u_OV7670_SCCB_core/U_tick_gen_/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.984%)  route 0.256ns (55.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.555     1.438    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDCE (Prop_fdce_C_Q)         0.164     1.602 r  u_game/u_FlagGame/FSM_onehot_game_state_reg[2]/Q
                         net (fo=3, routed)           0.256     1.858    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[2]
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.903 r  u_game/u_FlagGame/FSM_onehot_game_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.903    u_game/u_FlagGame/FSM_onehot_game_state[3]_i_1_n_0
    SLICE_X36Y18         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.823     1.950    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y18         FDCE (Hold_fdce_C_D)         0.091     1.792    u_game/u_FlagGame/FSM_onehot_game_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.560     1.443    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X35Y11         FDCE                                         r  u_game/u_xorshift128/x_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y11         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  u_game/u_xorshift128/x_reg[22]/Q
                         net (fo=2, routed)           0.068     1.652    u_game/u_xorshift128/x[22]
    SLICE_X34Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.697 r  u_game/u_xorshift128/w[14]_i_1/O
                         net (fo=1, routed)           0.000     1.697    u_game/u_xorshift128/w0[14]
    SLICE_X34Y11         FDPE                                         r  u_game/u_xorshift128/w_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.829     1.956    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X34Y11         FDPE                                         r  u_game/u_xorshift128/w_reg[14]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y11         FDPE (Hold_fdpe_C_D)         0.120     1.576    u_game/u_xorshift128/w_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.530%)  route 0.085ns (31.470%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.559     1.442    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X35Y12         FDCE                                         r  u_game/u_xorshift128/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_game/u_xorshift128/x_reg[8]/Q
                         net (fo=4, routed)           0.085     1.669    u_game/u_xorshift128/x[8]
    SLICE_X34Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.714 r  u_game/u_xorshift128/w[11]_i_1/O
                         net (fo=1, routed)           0.000     1.714    u_game/u_xorshift128/w0[11]
    SLICE_X34Y12         FDPE                                         r  u_game/u_xorshift128/w_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.827     1.954    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X34Y12         FDPE                                         r  u_game/u_xorshift128/w_reg[11]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X34Y12         FDPE (Hold_fdpe_C_D)         0.121     1.576    u_game/u_xorshift128/w_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/w_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.559     1.442    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X35Y12         FDCE                                         r  u_game/u_xorshift128/x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y12         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_game/u_xorshift128/x_reg[8]/Q
                         net (fo=4, routed)           0.087     1.671    u_game/u_xorshift128/x[8]
    SLICE_X34Y12         LUT4 (Prop_lut4_I1_O)        0.045     1.716 r  u_game/u_xorshift128/w[0]_i_1/O
                         net (fo=1, routed)           0.000     1.716    u_game/u_xorshift128/w0[0]
    SLICE_X34Y12         FDCE                                         r  u_game/u_xorshift128/w_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.827     1.954    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X34Y12         FDCE                                         r  u_game/u_xorshift128/w_reg[0]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X34Y12         FDCE (Hold_fdce_C_D)         0.121     1.576    u_game/u_xorshift128/w_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/z_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/y_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.441%)  route 0.113ns (44.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.561     1.444    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X29Y10         FDCE                                         r  u_game/u_xorshift128/z_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  u_game/u_xorshift128/z_reg[12]/Q
                         net (fo=1, routed)           0.113     1.698    u_game/u_xorshift128/z[12]
    SLICE_X30Y11         FDCE                                         r  u_game/u_xorshift128/y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.830     1.957    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X30Y11         FDCE                                         r  u_game/u_xorshift128/y_reg[12]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X30Y11         FDCE (Hold_fdce_C_D)         0.076     1.555    u_game/u_xorshift128/y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_FlagGame/temp_CMD_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.187ns (34.790%)  route 0.351ns (65.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.556     1.439    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X36Y18         FDCE                                         r  u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  u_game/u_FlagGame/FSM_onehot_game_state_reg[3]/Q
                         net (fo=7, routed)           0.351     1.931    u_game/u_FlagGame/FSM_onehot_game_state_reg_n_0_[3]
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.046     1.977 r  u_game/u_FlagGame/temp_CMD[1]_i_1/O
                         net (fo=1, routed)           0.000     1.977    u_game/u_FlagGame/temp_CMD[1]_i_1_n_0
    SLICE_X34Y19         FDCE                                         r  u_game/u_FlagGame/temp_CMD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.821     1.948    u_game/u_FlagGame/clk_IBUF_BUFG
    SLICE_X34Y19         FDCE                                         r  u_game/u_FlagGame/temp_CMD_reg[1]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y19         FDCE (Hold_fdce_C_D)         0.131     1.830    u_game/u_FlagGame/temp_CMD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 u_game/u_xorshift128/w_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_xorshift128/z_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.141ns (62.398%)  route 0.085ns (37.602%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.560     1.443    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X28Y12         FDPE                                         r  u_game/u_xorshift128/w_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  u_game/u_xorshift128/w_reg[7]/Q
                         net (fo=3, routed)           0.085     1.669    u_game/u_xorshift128/w_reg_n_0_[7]
    SLICE_X28Y12         FDCE                                         r  u_game/u_xorshift128/z_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.829     1.956    u_game/u_xorshift128/clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  u_game/u_xorshift128/z_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X28Y12         FDCE (Hold_fdce_C_D)         0.078     1.521    u_game/u_xorshift128/z_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_game/u_color_find/target0_D_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_game/u_color_find/target0_D_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.632%)  route 0.170ns (32.368%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.564     1.447    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y49         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  u_game/u_color_find/target0_D_count_reg[19]/Q
                         net (fo=3, routed)           0.169     1.757    u_game/u_color_find/target0_D_count_reg[19]
    SLICE_X43Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.802 r  u_game/u_color_find/target0_D_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.802    u_game/u_color_find/target0_D_count[16]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.917 r  u_game/u_color_find/target0_D_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.918    u_game/u_color_find/target0_D_count_reg[16]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.972 r  u_game/u_color_find/target0_D_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.972    u_game/u_color_find/target0_D_count_reg[20]_i_1_n_7
    SLICE_X43Y50         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=370, routed)         0.832     1.959    u_game/u_color_find/clk_IBUF_BUFG
    SLICE_X43Y50         FDCE                                         r  u_game/u_color_find/target0_D_count_reg[20]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y50         FDCE (Hold_fdce_C_D)         0.105     1.820    u_game/u_color_find/target0_D_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_9/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_15/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_1_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_2/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y13  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y13  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y13  u_OV7670_VGA_Display/U_VGAController/U_Pix_Clk_gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y59   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y57   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X4Y58   u_OV7670_SCCB_core/U_btn_detector/pulse_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__14/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y36  u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_mux_sel__46/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y20  u_OV7670_VGA_Display/U_Frame_Buffer/u_OV7670_VGA_Display/U_Frame_Buffer/mem_reg_0_1_cooolgate_en_gate_49_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y108  u_OV7670_VGA_Display/U_OV7670_Clk_Gen/pclk_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y15  u_Text_display/U_CNT_DISPLAY/state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y15  u_Text_display/U_CNT_DISPLAY/state_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y15  u_Text_display/U_CNT_DISPLAY/state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y58   u_OV7670_SCCB_core/U_btn_detector/counter_reg[0]/C



