// Seed: 1274657516
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  initial begin
    assume #1  (id_2)
    else $display(id_5);
    id_10(1);
    id_1 <= id_2;
    if (1 || 1) $display(1'd0, 1);
    else $display(1, id_5);
  end
  module_0(
      id_4, id_9, id_9, id_9, id_4, id_4, id_7, id_7, id_4
  );
  assign id_4 = id_9;
endmodule
