Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Thu Jul 26 16:14:45 2018
| Host         : Tung-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 128

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_00b/qadd_unit/res0__0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_00g/qadd_unit/res0__0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_00r/qadd_unit/res0__0 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_01b/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_01g/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_01r/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_02b/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_02g/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_02r/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10b/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10b/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10b/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10g/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10g/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10g/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10r/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10r/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10r/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11b/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11b/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11b/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11g/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11g/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11g/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11r/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11r/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11r/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12b/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12b/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12b/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12g/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12g/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12g/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12r/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12r/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12r/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20b/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20b/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20b/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20g/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20g/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20g/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20r/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20r/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20r/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21b/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21b/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21b/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21g/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21g/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21g/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21r/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21r/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21r/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22b/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22b/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22b/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22g/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22g/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22g/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22r/qadd_unit/res0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22r/qadd_unit/res0__0 input A B C is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22r/qmult_unit/ovr_reg1 input A B is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_00b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#2 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_00g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#3 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_00r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#4 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_01b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#5 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_01g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#6 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_01r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#7 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_02b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#8 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_02g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#9 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_02r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#10 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10b/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#11 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#12 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10b/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#13 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10g/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#14 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#15 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10g/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#16 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10r/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#17 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#18 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_10r/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#19 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11b/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#20 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#21 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11b/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#22 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11g/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#23 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#24 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11g/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#25 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11r/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#26 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#27 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_11r/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#28 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12b/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#29 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#30 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12b/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#31 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12g/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#32 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#33 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12g/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#34 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12r/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#35 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#36 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_12r/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#37 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20b/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#38 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#39 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20b/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#40 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20g/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#41 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#42 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20g/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#43 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20r/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#44 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#45 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_20r/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#46 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21b/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#47 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#48 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21b/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#49 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21g/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#50 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#51 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21g/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#52 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21r/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#53 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#54 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_21r/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#55 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22b/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#56 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22b/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#57 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22b/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#58 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22g/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#59 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22g/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#60 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22g/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#61 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22r/qadd_unit/res0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#62 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22r/qadd_unit/res0__0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

DPOP-1#63 Warning
Output pipelining  
DSP design_1_i/axi_conv_fp_3x3_0/inst/conv_unit/mac_22r/qmult_unit/ovr_reg1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
1 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/s2mm_cmnd_data[31].
Related violations: <none>


