INFO-FLOW: Workspace /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol opened at Thu Feb 27 14:43:44 CST 2025
Execute         send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       set_part xcvu19p-fsvb3824-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu19p-fsvb3824-2-e 
Execute         create_platform xcvu19p-fsvb3824-2-e -board  
Command         create_platform done; 0.14 sec.
Execute         source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.29 sec.
Execute       create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
Execute         ap_set_clock -name default -period 3.3 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
Execute       config_interface -clock_enable=true 
INFO: [HLS 200-1510] Running: config_interface -clock_enable=true 
Execute       csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute         ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute         elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.015 GB.
Execute           set_directive_top cnn_hls -name=cnn_hls 
INFO: [HLS 200-10] Analyzing design file '../tutorial_example/source/hls.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../tutorial_example/source/hls.cpp as C++
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang ../tutorial_example/source/hls.cpp -foptimization-record-file=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/all.directive.json -E -DTBCONFIG_CNN_HLS -DXMEM_ARRAY_LATENCY_3=1 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.cpp.clang.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/clang.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/clang.err.log
Execute           clang_tidy xilinx-systemc-detector -desc systemc-detector /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/.systemc_flag -fix-errors /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command           clang_tidy done; 0.57 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute           clang_tidy xilinx-directive2pragma -desc directive2pragma /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/all.directive.json -fix-errors /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command           clang_tidy done; 1.51 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute           clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.clang-tidy.loop-label.err.log
Command           clang_tidy done; 1.61 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp -DTBCONFIG_CNN_HLS -DXMEM_ARRAY_LATENCY_3=1 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=3.3 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.clang.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:11:28)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:11:45)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:11:62)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:16:36)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:16:53)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:16:70)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:25:24)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:25:41)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:25:58)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:34:25)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:34:42)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:34:59)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:44:25)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:44:42)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:44:59)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:62:47)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:62:64)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:62:81)
WARNING: [HLS 207-5292] unused parameter 'ap_core' (../tutorial_example/source/hls.cpp:117:64)
WARNING: [HLS 207-5292] unused parameter 'ap_part' (../tutorial_example/source/hls.cpp:117:81)
WARNING: [HLS 207-5292] unused parameter 'ap_parent' (../tutorial_example/source/hls.cpp:117:98)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.87 seconds. CPU system time: 2.18 seconds. Elapsed time: 6.05 seconds; current allocated memory: 1.015 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute           run_link_or_opt -out /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.0.bc -args  "/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/hls.g.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.0.bc > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute           run_link_or_opt -opt -out /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.1.lower.bc -args /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.1.lower.bc > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute           run_link_or_opt -out /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.2.m1.bc -args /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.2.m1.bc > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command           run_link_or_opt done; 1.6 sec.
Execute           run_link_or_opt -opt -out /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.3.fpc.bc -args /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_hls -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cnn_hls -reflow-float-conversion -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.3.fpc.bc > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command           run_link_or_opt done; 0.88 sec.
Execute           run_link_or_opt -out /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.4.m2.bc -args /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.4.m2.bc > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute           run_link_or_opt -opt -out /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.5.gdce.bc -args /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_hls 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cnn_hls -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.5.gdce.bc > /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute           send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute           is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cnn_hls -mllvm -hls-db-dir -mllvm /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=3.3 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=0.891 -x ir /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.5.gdce.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_3840.000000_FF_8171520.000000_LUT_4085760.000000_SLICE_510720.000000_SLR_4.000000_URAM_320.000000 -device-name-info=xcvu19p-fsvb3824-2-e 2> /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute           send_msg_by_id INFO @200-1995@%s%s%s 297 Compile/Link /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 297 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 238 Unroll/Inline (step 1) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 238 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 189 Unroll/Inline (step 2) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 195 Unroll/Inline (step 3) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 195 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 163 Unroll/Inline (step 4) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 163 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 1) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 2) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 3) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 4) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 164 Array/Struct (step 5) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 164 Performance (step 1) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 164 Performance (step 2) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 164 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 156 Performance (step 3) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 156 Performance (step 4) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 173 HW Transforms (step 1) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 173 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
Execute           send_msg_by_id INFO @200-1995@%s%s%s 180 HW Transforms (step 2) /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 180 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'cnnCore::shiftLeft()' into 'cnn_hls' (../tutorial_example/source/hls.cpp:147:18)
INFO: [HLS 214-131] Inlining function 'cnnCore::shiftDown()' into 'cnn_hls' (../tutorial_example/source/hls.cpp:152:18)
INFO: [HLS 214-131] Inlining function 'cnnCore::shiftUp()' into 'cnn_hls' (../tutorial_example/source/hls.cpp:149:18)
INFO: [HLS 214-178] Inlining function 'cnnCore::cnnCore()' into 'cnn_hls' (../tutorial_example/source/hls.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'cnnCore::config(int, int, int, char*, int*)' into 'cnn_hls' (../tutorial_example/source/hls.cpp:117:0)
INFO: [HLS 214-178] Inlining function 'cnnCore::scalar_matrix_multAdd(bool, char)' into 'cnn_hls' (../tutorial_example/source/hls.cpp:117:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_125_2> at ../tutorial_example/source/cnn.h:125:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_105_2> at ../tutorial_example/source/cnn.h:105:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_153_2> at ../tutorial_example/source/cnn.h:153:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_165_1> at ../tutorial_example/source/cnn.h:165:21 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_151_1'. (../tutorial_example/source/cnn.h:151:21)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_103_1'. (../tutorial_example/source/cnn.h:103:21)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_123_1'. (../tutorial_example/source/cnn.h:123:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.98 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.015 GB.
Execute           opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute             cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute             transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn_hls -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.0.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute             transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.1.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute             transform -syn-check /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.2.prechk.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.015 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.g.1.bc to /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute             transform -hls -tmp /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.1.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute             transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.1.tmp.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.036 GB.
Execute             transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.2.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute               auto_get_db
INFO-FLOW: Building ssdm...
Execute             transform -hls -cdfg-build /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.3.bc -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.065 GB.
INFO-FLOW: Finish building internal data model.
Command           opt_and_import_c done; 0.36 sec.
Command         elaborate done; 14.42 sec.
Execute         ap_eval exec zip -j /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute         autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn_hls' ...
Execute           ap_set_top_model cnn_hls 
Execute           get_model_list cnn_hls -filter all-wo-channel -topdown 
Execute           preproc_iomode -model cnn_hls 
Execute           preproc_iomode -model cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           preproc_iomode -model cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           preproc_iomode -model cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           preproc_iomode -model cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           get_model_list cnn_hls -filter all-wo-channel 
INFO-FLOW: Model list for configure: cnn_hls_Pipeline_VITIS_LOOP_165_1 cnn_hls_Pipeline_VITIS_LOOP_153_2 cnn_hls_Pipeline_VITIS_LOOP_105_2 cnn_hls_Pipeline_VITIS_LOOP_125_2 cnn_hls
INFO-FLOW: Configuring Module : cnn_hls_Pipeline_VITIS_LOOP_165_1 ...
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           apply_spec_resource_limit cnn_hls_Pipeline_VITIS_LOOP_165_1 
INFO-FLOW: Configuring Module : cnn_hls_Pipeline_VITIS_LOOP_153_2 ...
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           apply_spec_resource_limit cnn_hls_Pipeline_VITIS_LOOP_153_2 
INFO-FLOW: Configuring Module : cnn_hls_Pipeline_VITIS_LOOP_105_2 ...
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           apply_spec_resource_limit cnn_hls_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Configuring Module : cnn_hls_Pipeline_VITIS_LOOP_125_2 ...
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           apply_spec_resource_limit cnn_hls_Pipeline_VITIS_LOOP_125_2 
INFO-FLOW: Configuring Module : cnn_hls ...
Execute           set_default_model cnn_hls 
Execute           apply_spec_resource_limit cnn_hls 
INFO-FLOW: Model list for preprocess: cnn_hls_Pipeline_VITIS_LOOP_165_1 cnn_hls_Pipeline_VITIS_LOOP_153_2 cnn_hls_Pipeline_VITIS_LOOP_105_2 cnn_hls_Pipeline_VITIS_LOOP_125_2 cnn_hls
INFO-FLOW: Preprocessing Module: cnn_hls_Pipeline_VITIS_LOOP_165_1 ...
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           cdfg_preprocess -model cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           rtl_gen_preprocess cnn_hls_Pipeline_VITIS_LOOP_165_1 
INFO-FLOW: Preprocessing Module: cnn_hls_Pipeline_VITIS_LOOP_153_2 ...
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           cdfg_preprocess -model cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           rtl_gen_preprocess cnn_hls_Pipeline_VITIS_LOOP_153_2 
INFO-FLOW: Preprocessing Module: cnn_hls_Pipeline_VITIS_LOOP_105_2 ...
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           cdfg_preprocess -model cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           rtl_gen_preprocess cnn_hls_Pipeline_VITIS_LOOP_105_2 
INFO-FLOW: Preprocessing Module: cnn_hls_Pipeline_VITIS_LOOP_125_2 ...
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           cdfg_preprocess -model cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           rtl_gen_preprocess cnn_hls_Pipeline_VITIS_LOOP_125_2 
INFO-FLOW: Preprocessing Module: cnn_hls ...
Execute           set_default_model cnn_hls 
Execute           cdfg_preprocess -model cnn_hls 
Execute           rtl_gen_preprocess cnn_hls 
INFO-FLOW: Model list for synthesis: cnn_hls_Pipeline_VITIS_LOOP_165_1 cnn_hls_Pipeline_VITIS_LOOP_153_2 cnn_hls_Pipeline_VITIS_LOOP_105_2 cnn_hls_Pipeline_VITIS_LOOP_125_2 cnn_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           schedule -model cnn_hls_Pipeline_VITIS_LOOP_165_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln168_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln168) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_165_1'.
WARNING: [HLS 200-885] The II Violation in module 'cnn_hls_Pipeline_VITIS_LOOP_165_1' (loop 'VITIS_LOOP_165_1'): Unable to schedule 'load' operation 32 bit ('sum_load', ../tutorial_example/source/cnn.h:168->../tutorial_example/source/hls.cpp:141) on array 'sum' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 26, loop 'VITIS_LOOP_165_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.066 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_hls_Pipeline_VITIS_LOOP_165_1.
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           bind -model cnn_hls_Pipeline_VITIS_LOOP_165_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.066 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.bind.adb -f 
INFO-FLOW: Finish binding cnn_hls_Pipeline_VITIS_LOOP_165_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls_Pipeline_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           schedule -model cnn_hls_Pipeline_VITIS_LOOP_153_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln154_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_hls_Pipeline_VITIS_LOOP_153_2' (loop 'VITIS_LOOP_153_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation 0 bit ('pixel_addr_1_write_ln154', ../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152) of variable 'reuse_select', ../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152 on array 'pixel' and 'load' operation 8 bit ('pixel_load', ../tutorial_example/source/cnn.h:154->../tutorial_example/source/hls.cpp:152) on array 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, loop 'VITIS_LOOP_153_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.066 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_hls_Pipeline_VITIS_LOOP_153_2.
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           bind -model cnn_hls_Pipeline_VITIS_LOOP_153_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.066 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.bind.adb -f 
INFO-FLOW: Finish binding cnn_hls_Pipeline_VITIS_LOOP_153_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           schedule -model cnn_hls_Pipeline_VITIS_LOOP_105_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_105_2'.
WARNING: [HLS 200-880] The II Violation in module 'cnn_hls_Pipeline_VITIS_LOOP_105_2' (loop 'VITIS_LOOP_105_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation 0 bit ('pixel_addr_3_write_ln106', ../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149) of variable 'reuse_select', ../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149 on array 'pixel' and 'load' operation 8 bit ('pixel_load', ../tutorial_example/source/cnn.h:106->../tutorial_example/source/hls.cpp:149) on array 'pixel'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_105_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.066 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_hls_Pipeline_VITIS_LOOP_105_2.
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           bind -model cnn_hls_Pipeline_VITIS_LOOP_105_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.066 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.bind.adb -f 
INFO-FLOW: Finish binding cnn_hls_Pipeline_VITIS_LOOP_105_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls_Pipeline_VITIS_LOOP_125_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           schedule -model cnn_hls_Pipeline_VITIS_LOOP_125_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_125_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_125_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.066 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_hls_Pipeline_VITIS_LOOP_125_2.
Execute           set_default_model cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           bind -model cnn_hls_Pipeline_VITIS_LOOP_125_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.066 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.bind.adb -f 
INFO-FLOW: Finish binding cnn_hls_Pipeline_VITIS_LOOP_125_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           set_default_model cnn_hls 
Execute           schedule -model cnn_hls 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln141) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.067 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.verbose.sched.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.sched.adb -f 
INFO-FLOW: Finish scheduling cnn_hls.
Execute           set_default_model cnn_hls 
Execute           bind -model cnn_hls 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.067 GB.
Execute           syn_report -verbosereport -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.verbose.bind.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.bind.adb -f 
INFO-FLOW: Finish binding cnn_hls.
Execute           get_model_list cnn_hls -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute           rtl_gen_preprocess cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           rtl_gen_preprocess cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           rtl_gen_preprocess cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           rtl_gen_preprocess cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           rtl_gen_preprocess cnn_hls 
INFO-FLOW: Model list for RTL generation: cnn_hls_Pipeline_VITIS_LOOP_165_1 cnn_hls_Pipeline_VITIS_LOOP_153_2 cnn_hls_Pipeline_VITIS_LOOP_105_2 cnn_hls_Pipeline_VITIS_LOOP_125_2 cnn_hls
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls_Pipeline_VITIS_LOOP_165_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model cnn_hls_Pipeline_VITIS_LOOP_165_1 -top_prefix cnn_hls_ -sub_prefix cnn_hls_ -mg_file /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_hls_Pipeline_VITIS_LOOP_165_1' pipeline 'VITIS_LOOP_165_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_13s_13ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_13ns_32ns_13_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_13ns_32ns_13_17_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls_Pipeline_VITIS_LOOP_165_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.067 GB.
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.rtl_wrap.cfg.tcl 
Execute           gen_rtl cnn_hls_Pipeline_VITIS_LOOP_165_1 -style xilinx -f -lang vhdl -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/vhdl/cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           gen_rtl cnn_hls_Pipeline_VITIS_LOOP_165_1 -style xilinx -f -lang vlog -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/verilog/cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_165_1 
Execute           syn_report -csynth -model cnn_hls_Pipeline_VITIS_LOOP_165_1 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_Pipeline_VITIS_LOOP_165_1_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model cnn_hls_Pipeline_VITIS_LOOP_165_1 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_Pipeline_VITIS_LOOP_165_1_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model cnn_hls_Pipeline_VITIS_LOOP_165_1 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model cnn_hls_Pipeline_VITIS_LOOP_165_1 -f -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.adb 
Execute           db_write -model cnn_hls_Pipeline_VITIS_LOOP_165_1 -bindview -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info cnn_hls_Pipeline_VITIS_LOOP_165_1 -p /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls_Pipeline_VITIS_LOOP_153_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model cnn_hls_Pipeline_VITIS_LOOP_153_2 -top_prefix cnn_hls_ -sub_prefix cnn_hls_ -mg_file /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_hls_Pipeline_VITIS_LOOP_153_2' pipeline 'VITIS_LOOP_153_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_13s_13ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls_Pipeline_VITIS_LOOP_153_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.068 GB.
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.rtl_wrap.cfg.tcl 
Execute           gen_rtl cnn_hls_Pipeline_VITIS_LOOP_153_2 -style xilinx -f -lang vhdl -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/vhdl/cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           gen_rtl cnn_hls_Pipeline_VITIS_LOOP_153_2 -style xilinx -f -lang vlog -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/verilog/cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_153_2 
Execute           syn_report -csynth -model cnn_hls_Pipeline_VITIS_LOOP_153_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_Pipeline_VITIS_LOOP_153_2_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model cnn_hls_Pipeline_VITIS_LOOP_153_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_Pipeline_VITIS_LOOP_153_2_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model cnn_hls_Pipeline_VITIS_LOOP_153_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model cnn_hls_Pipeline_VITIS_LOOP_153_2 -f -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.adb 
Execute           db_write -model cnn_hls_Pipeline_VITIS_LOOP_153_2 -bindview -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info cnn_hls_Pipeline_VITIS_LOOP_153_2 -p /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls_Pipeline_VITIS_LOOP_105_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model cnn_hls_Pipeline_VITIS_LOOP_105_2 -top_prefix cnn_hls_ -sub_prefix cnn_hls_ -mg_file /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_hls_Pipeline_VITIS_LOOP_105_2' pipeline 'VITIS_LOOP_105_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_13s_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls_Pipeline_VITIS_LOOP_105_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.069 GB.
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.rtl_wrap.cfg.tcl 
Execute           gen_rtl cnn_hls_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vhdl -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/vhdl/cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           gen_rtl cnn_hls_Pipeline_VITIS_LOOP_105_2 -style xilinx -f -lang vlog -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/verilog/cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_105_2 
Execute           syn_report -csynth -model cnn_hls_Pipeline_VITIS_LOOP_105_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_Pipeline_VITIS_LOOP_105_2_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model cnn_hls_Pipeline_VITIS_LOOP_105_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_Pipeline_VITIS_LOOP_105_2_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model cnn_hls_Pipeline_VITIS_LOOP_105_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model cnn_hls_Pipeline_VITIS_LOOP_105_2 -f -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.adb 
Execute           db_write -model cnn_hls_Pipeline_VITIS_LOOP_105_2 -bindview -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info cnn_hls_Pipeline_VITIS_LOOP_105_2 -p /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls_Pipeline_VITIS_LOOP_125_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model cnn_hls_Pipeline_VITIS_LOOP_125_2 -top_prefix cnn_hls_ -sub_prefix cnn_hls_ -mg_file /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cnn_hls_Pipeline_VITIS_LOOP_125_2' pipeline 'VITIS_LOOP_125_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls_Pipeline_VITIS_LOOP_125_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.070 GB.
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.rtl_wrap.cfg.tcl 
Execute           gen_rtl cnn_hls_Pipeline_VITIS_LOOP_125_2 -style xilinx -f -lang vhdl -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/vhdl/cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           gen_rtl cnn_hls_Pipeline_VITIS_LOOP_125_2 -style xilinx -f -lang vlog -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/verilog/cnn_hls_cnn_hls_Pipeline_VITIS_LOOP_125_2 
Execute           syn_report -csynth -model cnn_hls_Pipeline_VITIS_LOOP_125_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_Pipeline_VITIS_LOOP_125_2_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model cnn_hls_Pipeline_VITIS_LOOP_125_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_Pipeline_VITIS_LOOP_125_2_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model cnn_hls_Pipeline_VITIS_LOOP_125_2 -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model cnn_hls_Pipeline_VITIS_LOOP_125_2 -f -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.adb 
Execute           db_write -model cnn_hls_Pipeline_VITIS_LOOP_125_2 -bindview -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info cnn_hls_Pipeline_VITIS_LOOP_125_2 -p /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute           create_rtl_model cnn_hls -top_prefix  -sub_prefix cnn_hls_ -mg_file /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/ap_core' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/ap_part' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/ap_parent' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/width' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/height' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/filter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/pixel' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/filter_map' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_hls/sum' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_hls' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'cnn_hls/ap_core' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cnn_hls/ap_part' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'cnn_hls/ap_parent' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6s_6ns_6_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_13s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.071 GB.
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.rtl_wrap.cfg.tcl 
Execute           gen_rtl cnn_hls -istop -style xilinx -f -lang vhdl -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/vhdl/cnn_hls 
Execute           gen_rtl cnn_hls -istop -style xilinx -f -lang vlog -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/verilog/cnn_hls 
Execute           syn_report -csynth -model cnn_hls -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_csynth.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -rtlxml -model cnn_hls -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/cnn_hls_csynth.xml 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -verbosereport -model cnn_hls -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.verbose.rpt 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           db_write -model cnn_hls -f -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.adb 
Execute           db_write -model cnn_hls -bindview -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/design.bindinfo.xml 
Execute           gen_tb_info cnn_hls -p /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls 
Execute           export_constraint_db -f -tool general -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.constraint.tcl 
Execute           syn_report -designview -model cnn_hls -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.design.xml 
Execute           syn_report -csynthDesign -model cnn_hls -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth.rpt -MHOut /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/kernel_module_hierarchy.tcl 
Execute             list_part -family xcvu19p-fsvb3824-2-e 
Execute               ap_family_info -name xcvu19p-fsvb3824-2-e -data names 
Execute               ap_part_info -quiet -name xcvu19p-fsvb3824-2-e -data family 
Execute           syn_report -wcfg -model cnn_hls -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_dataflow_ana.wcfg 
Execute           syn_report -protoinst -model cnn_hls -o /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.protoinst 
Execute           sc_get_clocks cnn_hls 
Execute           sc_get_portdomain cnn_hls 
INFO-FLOW: Model list for RTL component generation: cnn_hls_Pipeline_VITIS_LOOP_165_1 cnn_hls_Pipeline_VITIS_LOOP_153_2 cnn_hls_Pipeline_VITIS_LOOP_105_2 cnn_hls_Pipeline_VITIS_LOOP_125_2 cnn_hls
INFO-FLOW: Handling components in module [cnn_hls_Pipeline_VITIS_LOOP_165_1] ... 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.compgen.tcl 
INFO-FLOW: Found component cnn_hls_sdiv_13ns_32ns_13_17_1.
INFO-FLOW: Append model cnn_hls_sdiv_13ns_32ns_13_17_1
INFO-FLOW: Found component cnn_hls_srem_13ns_32ns_13_17_1.
INFO-FLOW: Append model cnn_hls_srem_13ns_32ns_13_17_1
INFO-FLOW: Found component cnn_hls_mac_muladd_13s_13s_13ns_13_4_1.
INFO-FLOW: Append model cnn_hls_mac_muladd_13s_13s_13ns_13_4_1
INFO-FLOW: Found component cnn_hls_mac_muladd_8s_8s_32s_32_4_1.
INFO-FLOW: Append model cnn_hls_mac_muladd_8s_8s_32s_32_4_1
INFO-FLOW: Found component cnn_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_hls_Pipeline_VITIS_LOOP_153_2] ... 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.compgen.tcl 
INFO-FLOW: Found component cnn_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_hls_Pipeline_VITIS_LOOP_105_2] ... 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
INFO-FLOW: Found component cnn_hls_mul_13s_13s_13_1_1.
INFO-FLOW: Append model cnn_hls_mul_13s_13s_13_1_1
INFO-FLOW: Found component cnn_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_hls_Pipeline_VITIS_LOOP_125_2] ... 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.compgen.tcl 
INFO-FLOW: Found component cnn_hls_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cnn_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cnn_hls] ... 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.compgen.tcl 
INFO-FLOW: Found component cnn_hls_mul_32s_32s_32_2_1.
INFO-FLOW: Append model cnn_hls_mul_32s_32s_32_2_1
INFO-FLOW: Found component cnn_hls_mac_muladd_6s_6s_6ns_6_4_1.
INFO-FLOW: Append model cnn_hls_mac_muladd_6s_6s_6ns_6_4_1
INFO-FLOW: Append model cnn_hls_Pipeline_VITIS_LOOP_165_1
INFO-FLOW: Append model cnn_hls_Pipeline_VITIS_LOOP_153_2
INFO-FLOW: Append model cnn_hls_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: Append model cnn_hls_Pipeline_VITIS_LOOP_125_2
INFO-FLOW: Append model cnn_hls
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_hls_sdiv_13ns_32ns_13_17_1 cnn_hls_srem_13ns_32ns_13_17_1 cnn_hls_mac_muladd_13s_13s_13ns_13_4_1 cnn_hls_mac_muladd_8s_8s_32s_32_4_1 cnn_hls_flow_control_loop_pipe_sequential_init cnn_hls_flow_control_loop_pipe_sequential_init cnn_hls_mul_13s_13s_13_1_1 cnn_hls_flow_control_loop_pipe_sequential_init cnn_hls_flow_control_loop_pipe_sequential_init cnn_hls_mul_32s_32s_32_2_1 cnn_hls_mac_muladd_6s_6s_6ns_6_4_1 cnn_hls_Pipeline_VITIS_LOOP_165_1 cnn_hls_Pipeline_VITIS_LOOP_153_2 cnn_hls_Pipeline_VITIS_LOOP_105_2 cnn_hls_Pipeline_VITIS_LOOP_125_2 cnn_hls
INFO-FLOW: Generating /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cnn_hls_sdiv_13ns_32ns_13_17_1
INFO-FLOW: To file: write model cnn_hls_srem_13ns_32ns_13_17_1
INFO-FLOW: To file: write model cnn_hls_mac_muladd_13s_13s_13ns_13_4_1
INFO-FLOW: To file: write model cnn_hls_mac_muladd_8s_8s_32s_32_4_1
INFO-FLOW: To file: write model cnn_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_hls_mul_13s_13s_13_1_1
INFO-FLOW: To file: write model cnn_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_hls_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cnn_hls_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model cnn_hls_mac_muladd_6s_6s_6ns_6_4_1
INFO-FLOW: To file: write model cnn_hls_Pipeline_VITIS_LOOP_165_1
INFO-FLOW: To file: write model cnn_hls_Pipeline_VITIS_LOOP_153_2
INFO-FLOW: To file: write model cnn_hls_Pipeline_VITIS_LOOP_105_2
INFO-FLOW: To file: write model cnn_hls_Pipeline_VITIS_LOOP_125_2
INFO-FLOW: To file: write model cnn_hls
INFO-FLOW: Generating /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/global.setting.tcl
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/global.setting.tcl 
Execute           source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/vhdl' dstVlogDir='/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/vlog' tclDir='/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db' modelList='cnn_hls_sdiv_13ns_32ns_13_17_1
cnn_hls_srem_13ns_32ns_13_17_1
cnn_hls_mac_muladd_13s_13s_13ns_13_4_1
cnn_hls_mac_muladd_8s_8s_32s_32_4_1
cnn_hls_flow_control_loop_pipe_sequential_init
cnn_hls_flow_control_loop_pipe_sequential_init
cnn_hls_mul_13s_13s_13_1_1
cnn_hls_flow_control_loop_pipe_sequential_init
cnn_hls_flow_control_loop_pipe_sequential_init
cnn_hls_mul_32s_32s_32_2_1
cnn_hls_mac_muladd_6s_6s_6ns_6_4_1
cnn_hls_Pipeline_VITIS_LOOP_165_1
cnn_hls_Pipeline_VITIS_LOOP_153_2
cnn_hls_Pipeline_VITIS_LOOP_105_2
cnn_hls_Pipeline_VITIS_LOOP_125_2
cnn_hls
' expOnly='0'
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.compgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.compgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.compgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.compgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.075 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cnn_hls_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cnn_hls_sdiv_13ns_32ns_13_17_1
cnn_hls_srem_13ns_32ns_13_17_1
cnn_hls_mac_muladd_13s_13s_13ns_13_4_1
cnn_hls_mac_muladd_8s_8s_32s_32_4_1
cnn_hls_flow_control_loop_pipe_sequential_init
cnn_hls_flow_control_loop_pipe_sequential_init
cnn_hls_mul_13s_13s_13_1_1
cnn_hls_flow_control_loop_pipe_sequential_init
cnn_hls_flow_control_loop_pipe_sequential_init
cnn_hls_mul_32s_32s_32_2_1
cnn_hls_mac_muladd_6s_6s_6ns_6_4_1
cnn_hls_Pipeline_VITIS_LOOP_165_1
cnn_hls_Pipeline_VITIS_LOOP_153_2
cnn_hls_Pipeline_VITIS_LOOP_105_2
cnn_hls_Pipeline_VITIS_LOOP_125_2
cnn_hls
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/global.setting.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/top-io-be.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.tbgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.rtl_wrap.cfg.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.compgen.dataonly.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_165_1.tbgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_153_2.tbgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_105_2.tbgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls_Pipeline_VITIS_LOOP_125_2.tbgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.tbgen.tcl 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/global.setting.tcl 
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data names -quiet 
Execute           ap_part_info -name xcvu19p-fsvb3824-2-e -data info -quiet 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/cnn_hls.constraint.tcl 
Execute           sc_get_clocks cnn_hls 
Execute           source /home/duludulu/Documents/vishare_tools/vitis_batch_generate_rtl/prj/cnn_hls_sol/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST cnn_hls MODULE2INSTS {cnn_hls cnn_hls cnn_hls_Pipeline_VITIS_LOOP_165_1 grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238 cnn_hls_Pipeline_VITIS_LOOP_153_2 grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253 cnn_hls_Pipeline_VITIS_LOOP_105_2 grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262 cnn_hls_Pipeline_VITIS_LOOP_125_2 grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272} INST2MODULE {cnn_hls cnn_hls grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238 cnn_hls_Pipeline_VITIS_LOOP_165_1 grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253 cnn_hls_Pipeline_VITIS_LOOP_153_2 grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262 cnn_hls_Pipeline_VITIS_LOOP_105_2 grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272 cnn_hls_Pipeline_VITIS_LOOP_125_2} INSTDATA {cnn_hls {DEPTH 1 CHILDREN {grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238 grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253 grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262 grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272}} grp_cnn_hls_Pipeline_VITIS_LOOP_165_1_fu_238 {DEPTH 2 CHILDREN {}} grp_cnn_hls_Pipeline_VITIS_LOOP_153_2_fu_253 {DEPTH 2 CHILDREN {}} grp_cnn_hls_Pipeline_VITIS_LOOP_105_2_fu_262 {DEPTH 2 CHILDREN {}} grp_cnn_hls_Pipeline_VITIS_LOOP_125_2_fu_272 {DEPTH 2 CHILDREN {}}} MODULEDATA {cnn_hls_Pipeline_VITIS_LOOP_165_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln165_fu_135_p2 SOURCE ../tutorial_example/source/cnn.h:165 VARIABLE icmp_ln165 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_155_p2 SOURCE ../tutorial_example/source/cnn.h:165 VARIABLE add_ln165 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 16 OPTYPE sdiv PRAGMA {} RTLNAME sdiv_13ns_32ns_13_17_1_U1 SOURCE ../tutorial_example/source/cnn.h:168 VARIABLE sdiv_ln168 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sdiv} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_13s_13ns_13_4_1_U3 SOURCE ../tutorial_example/source/cnn.h:168 VARIABLE mul_ln168 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 16 OPTYPE srem PRAGMA {} RTLNAME srem_13ns_32ns_13_17_1_U2 SOURCE ../tutorial_example/source/cnn.h:168 VARIABLE srem_ln168 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op srem} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_13s_13ns_13_4_1_U3 SOURCE ../tutorial_example/source/cnn.h:168 VARIABLE add_ln168 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U4 SOURCE ../tutorial_example/source/cnn.h:168 VARIABLE mul_ln168_1 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U4 SOURCE ../tutorial_example/source/cnn.h:168 VARIABLE sext_ln168_1 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_32s_32_4_1_U4 SOURCE ../tutorial_example/source/cnn.h:168 VARIABLE add_ln168_1 LOOP VITIS_LOOP_165_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} cnn_hls_Pipeline_VITIS_LOOP_153_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln153_fu_136_p2 SOURCE ../tutorial_example/source/cnn.h:153 VARIABLE icmp_ln153 LOOP VITIS_LOOP_153_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_142_p2 SOURCE ../tutorial_example/source/cnn.h:154 VARIABLE add_ln154 LOOP VITIS_LOOP_153_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_13s_13ns_13_4_1_U16 SOURCE ../tutorial_example/source/cnn.h:154 VARIABLE mul_ln154 LOOP VITIS_LOOP_153_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_13s_13ns_13_4_1_U16 SOURCE ../tutorial_example/source/cnn.h:154 VARIABLE add_ln154_1 LOOP VITIS_LOOP_153_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME addr_cmp_fu_167_p2 SOURCE ../tutorial_example/source/cnn.h:154 VARIABLE addr_cmp LOOP VITIS_LOOP_153_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME reuse_select_fu_172_p3 SOURCE ../tutorial_example/source/cnn.h:154 VARIABLE reuse_select LOOP VITIS_LOOP_153_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_3_fu_188_p2 SOURCE ../tutorial_example/source/cnn.h:154 VARIABLE add_ln154_3 LOOP VITIS_LOOP_153_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_2_fu_193_p2 SOURCE ../tutorial_example/source/cnn.h:154 VARIABLE add_ln154_2 LOOP VITIS_LOOP_153_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_hls_Pipeline_VITIS_LOOP_105_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_13s_13_1_1_U21 SOURCE ../tutorial_example/source/cnn.h:106 VARIABLE mul_ln106 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln106_fu_142_p2 SOURCE ../tutorial_example/source/cnn.h:106 VARIABLE add_ln106 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME addr_cmp_fu_176_p2 SOURCE ../tutorial_example/source/cnn.h:106 VARIABLE addr_cmp LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME reuse_select_fu_181_p3 SOURCE ../tutorial_example/source/cnn.h:106 VARIABLE reuse_select LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_160_p2 SOURCE ../tutorial_example/source/cnn.h:105 VARIABLE add_ln105 LOOP VITIS_LOOP_105_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} cnn_hls_Pipeline_VITIS_LOOP_125_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln125_fu_95_p2 SOURCE ../tutorial_example/source/cnn.h:125 VARIABLE icmp_ln125 LOOP VITIS_LOOP_125_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_105_p2 SOURCE ../tutorial_example/source/cnn.h:126 VARIABLE add_ln126 LOOP VITIS_LOOP_125_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_1_fu_116_p2 SOURCE ../tutorial_example/source/cnn.h:126 VARIABLE add_ln126_1 LOOP VITIS_LOOP_125_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_122_p2 SOURCE ../tutorial_example/source/cnn.h:125 VARIABLE add_ln125 LOOP VITIS_LOOP_125_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} cnn_hls {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME target_fu_304_p2 SOURCE ../tutorial_example/source/cnn.h:74 VARIABLE target LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME core_rwidth_fu_310_p2 SOURCE ../tutorial_example/source/cnn.h:74 VARIABLE core_rwidth LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_320_p2 SOURCE ../tutorial_example/source/cnn.h:75 VARIABLE add_ln75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME core_rheight_fu_356_p2 SOURCE ../tutorial_example/source/cnn.h:75 VARIABLE core_rheight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U30 SOURCE ../tutorial_example/source/hls.cpp:117 VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U31 SOURCE ../tutorial_example/source/hls.cpp:117 VARIABLE mul_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i11_fu_326_p2 SOURCE ../tutorial_example/source/cnn.h:75 VARIABLE sub_i11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_1_fu_361_p2 SOURCE ../tutorial_example/source/cnn.h:75 VARIABLE y_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_13s_13_1_1_U32 SOURCE ../tutorial_example/source/hls.cpp:139 VARIABLE mul_ln139 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_370_p2 SOURCE ../tutorial_example/source/cnn.h:128 VARIABLE add_ln128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln139_fu_385_p2 SOURCE ../tutorial_example/source/hls.cpp:139 VARIABLE icmp_ln139 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_390_p2 SOURCE ../tutorial_example/source/hls.cpp:139 VARIABLE add_ln139 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6s_6ns_6_4_1_U34 SOURCE ../tutorial_example/source/hls.cpp:141 VARIABLE mul_ln141 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6s_6ns_6_4_1_U34 SOURCE ../tutorial_example/source/hls.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_fu_400_p2 SOURCE ../tutorial_example/source/hls.cpp:144 VARIABLE icmp_ln144 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln146_fu_417_p2 SOURCE ../tutorial_example/source/hls.cpp:146 VARIABLE icmp_ln146 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln151_fu_438_p2 SOURCE ../tutorial_example/source/cnn.h:151 VARIABLE icmp_ln151 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_443_p2 SOURCE ../tutorial_example/source/cnn.h:151 VARIABLE add_ln151 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_550_p2 SOURCE ../tutorial_example/source/cnn.h:156 VARIABLE add_ln156 LOOP VITIS_LOOP_151_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r0_2_fu_458_p2 SOURCE ../tutorial_example/source/hls.cpp:153 VARIABLE r0_2 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln103_fu_473_p2 SOURCE ../tutorial_example/source/cnn.h:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_478_p2 SOURCE ../tutorial_example/source/cnn.h:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_484_p2 SOURCE ../tutorial_example/source/cnn.h:104 VARIABLE add_ln104 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r0_1_fu_494_p2 SOURCE ../tutorial_example/source/hls.cpp:150 VARIABLE r0_1 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME c0_1_fu_422_p2 SOURCE ../tutorial_example/source/hls.cpp:145 VARIABLE c0_1 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME target_3_fu_427_p3 SOURCE ../tutorial_example/source/hls.cpp:146 VARIABLE target_3 LOOP VITIS_LOOP_139_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln123_fu_514_p2 SOURCE ../tutorial_example/source/cnn.h:123 VARIABLE icmp_ln123 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_519_p2 SOURCE ../tutorial_example/source/cnn.h:123 VARIABLE add_ln123 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_13s_13_1_1_U33 SOURCE ../tutorial_example/source/cnn.h:124 VARIABLE mul_ln124 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_1_fu_567_p2 SOURCE ../tutorial_example/source/cnn.h:128 VARIABLE add_ln128_1 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 13 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.079 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_hls.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_hls.
Execute           syn_report -model cnn_hls -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 418.41 MHz
Command         autosyn done; 2.39 sec.
Command       csynth_design done; 16.97 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 66.305 MB.
Execute       close_solution 
INFO: [HLS 200-1510] Running: close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
