#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 20 23:57:05 2018
# Process ID: 6486
# Current directory: /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/synth_1
# Command line: vivado -log riscv_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl
# Log file: /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/synth_1/riscv_top.vds
# Journal file: /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source riscv_top.tcl -notrace
Command: synth_design -top riscv_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6493 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1317.230 ; gain = 87.879 ; free physical = 9531 ; free virtual = 14048
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [/home/wymt/code/system2018/Arch2018/riscv/src/riscv_top.v:4]
	Parameter SIM bound to: 0 - type: integer 
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter UART_BAUD_RATE bound to: 115200 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ram' [/home/wymt/code/system2018/Arch2018/riscv/src/ram.v:3]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [/home/wymt/code/system2018/Arch2018/riscv/src/common/block_ram/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (1#1) [/home/wymt/code/system2018/Arch2018/riscv/src/common/block_ram/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'ram' (2#1) [/home/wymt/code/system2018/Arch2018/riscv/src/ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/wymt/code/system2018/Arch2018/riscv/src/core.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/pc_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (3#1) [/home/wymt/code/system2018/Arch2018/riscv/src/pc_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_if' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stage_if' (5#1) [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:3]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/wymt/code/system2018/Arch2018/riscv/src/if_id.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (6#1) [/home/wymt/code/system2018/Arch2018/riscv/src/if_id.v:3]
INFO: [Synth 8-6157] synthesizing module 'stage_id' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:2]
INFO: [Synth 8-226] default block is never used [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:101]
INFO: [Synth 8-6155] done synthesizing module 'stage_id' (7#1) [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:2]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/wymt/code/system2018/Arch2018/riscv/src/id_ex.v:2]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (8#1) [/home/wymt/code/system2018/Arch2018/riscv/src/id_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_ex' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:2]
INFO: [Synth 8-226] default block is never used [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:79]
INFO: [Synth 8-6155] done synthesizing module 'stage_ex' (9#1) [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [/home/wymt/code/system2018/Arch2018/riscv/src/ex_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (10#1) [/home/wymt/code/system2018/Arch2018/riscv/src/ex_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_mem' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_mem' (11#1) [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [/home/wymt/code/system2018/Arch2018/riscv/src/mem_wb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (12#1) [/home/wymt/code/system2018/Arch2018/riscv/src/mem_wb.v:2]
INFO: [Synth 8-6157] synthesizing module 'mcu' [/home/wymt/code/system2018/Arch2018/riscv/src/mcu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mcu' (13#1) [/home/wymt/code/system2018/Arch2018/riscv/src/mcu.v:2]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/wymt/code/system2018/Arch2018/riscv/src/ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (14#1) [/home/wymt/code/system2018/Arch2018/riscv/src/ctrl.v:2]
WARNING: [Synth 8-3848] Net dbgreg_dout in module/entity cpu does not have driver. [/home/wymt/code/system2018/Arch2018/riscv/src/core.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (15#1) [/home/wymt/code/system2018/Arch2018/riscv/src/core.v:4]
INFO: [Synth 8-6157] synthesizing module 'hci' [/home/wymt/code/system2018/Arch2018/riscv/src/hci.v:30]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter RAM_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OP_ECHO bound to: 8'b00000000 
	Parameter OP_CPU_REG_RD bound to: 8'b00000001 
	Parameter OP_CPU_REG_WR bound to: 8'b00000010 
	Parameter OP_DBG_BRK bound to: 8'b00000011 
	Parameter OP_DBG_RUN bound to: 8'b00000100 
	Parameter OP_IO_IN bound to: 8'b00000101 
	Parameter OP_QUERY_DBG_BRK bound to: 8'b00000111 
	Parameter OP_QUERY_ERR_CODE bound to: 8'b00001000 
	Parameter OP_MEM_RD bound to: 8'b00001001 
	Parameter OP_MEM_WR bound to: 8'b00001010 
	Parameter OP_DISABLE bound to: 8'b00001011 
	Parameter DBG_UART_PARITY_ERR bound to: 0 - type: integer 
	Parameter DBG_UNKNOWN_OPCODE bound to: 1 - type: integer 
	Parameter S_DISABLED bound to: 5'b00000 
	Parameter S_DECODE bound to: 5'b00001 
	Parameter S_ECHO_STG_0 bound to: 5'b00010 
	Parameter S_ECHO_STG_1 bound to: 5'b00011 
	Parameter S_IO_IN_STG_0 bound to: 5'b00100 
	Parameter S_IO_IN_STG_1 bound to: 5'b00101 
	Parameter S_CPU_REG_RD_STG0 bound to: 5'b00110 
	Parameter S_CPU_REG_RD_STG1 bound to: 5'b00111 
	Parameter S_QUERY_ERR_CODE bound to: 5'b01000 
	Parameter S_MEM_RD_STG_0 bound to: 5'b01001 
	Parameter S_MEM_RD_STG_1 bound to: 5'b01010 
	Parameter S_MEM_WR_STG_0 bound to: 5'b01011 
	Parameter S_MEM_WR_STG_1 bound to: 5'b01100 
	Parameter S_DISABLE bound to: 5'b10000 
	Parameter IO_IN_BUF_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/wymt/code/system2018/Arch2018/riscv/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo' (16#1) [/home/wymt/code/system2018/Arch2018/riscv/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart.v:28]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_baud_clk' [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_baud_clk.v:29]
	Parameter SYS_CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter CLKS_PER_OVERSAMPLE_TICK bound to: 16'b0000000000110110 
INFO: [Synth 8-6155] done synthesizing module 'uart_baud_clk' (17#1) [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_baud_clk.v:29]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_rx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_rx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (18#1) [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_rx.v:28]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_tx.v:28]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter STOP_BITS bound to: 1 - type: integer 
	Parameter PARITY_MODE bound to: 1 - type: integer 
	Parameter BAUD_CLK_OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter STOP_OVERSAMPLE_TICKS bound to: 6'b010000 
	Parameter S_IDLE bound to: 5'b00001 
	Parameter S_START bound to: 5'b00010 
	Parameter S_DATA bound to: 5'b00100 
	Parameter S_PARITY bound to: 5'b01000 
	Parameter S_STOP bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_tx.v:101]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (19#1) [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart_tx.v:28]
INFO: [Synth 8-6157] synthesizing module 'fifo__parameterized0' [/home/wymt/code/system2018/Arch2018/riscv/src/common/fifo/fifo.v:27]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo__parameterized0' (19#1) [/home/wymt/code/system2018/Arch2018/riscv/src/common/fifo/fifo.v:27]
INFO: [Synth 8-6155] done synthesizing module 'uart' (20#1) [/home/wymt/code/system2018/Arch2018/riscv/src/common/uart/uart.v:28]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/riscv/src/hci.v:200]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/riscv/src/hci.v:234]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/riscv/src/hci.v:252]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wymt/code/system2018/Arch2018/riscv/src/hci.v:267]
INFO: [Synth 8-6155] done synthesizing module 'hci' (21#1) [/home/wymt/code/system2018/Arch2018/riscv/src/hci.v:30]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (22#1) [/home/wymt/code/system2018/Arch2018/riscv/src/riscv_top.v:4]
WARNING: [Synth 8-3331] design ctrl has unconnected port clk
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[31]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[30]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[29]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[28]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[27]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[26]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[25]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[24]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[23]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[22]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[21]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[20]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[19]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[18]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[17]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[16]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[15]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[14]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[13]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[12]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[11]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[10]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[9]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[8]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[7]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[6]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[5]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[4]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[3]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[2]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[1]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.855 ; gain = 195.504 ; free physical = 9517 ; free virtual = 14037
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.855 ; gain = 195.504 ; free physical = 9504 ; free virtual = 14024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1424.855 ; gain = 195.504 ; free physical = 9504 ; free virtual = 14024
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wymt/code/system2018/Arch2018/riscv/src/Basys-3-Master.xdc]
Finished Parsing XDC File [/home/wymt/code/system2018/Arch2018/riscv/src/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wymt/code/system2018/Arch2018/riscv/src/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1749.152 ; gain = 0.000 ; free physical = 9223 ; free virtual = 13778
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9316 ; free virtual = 13870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9316 ; free virtual = 13870
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9316 ; free virtual = 13871
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rdata1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdata2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:92]
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg1_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ls_offset_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:35]
INFO: [Synth 8-5544] ROM "wdata_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wdata_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_addr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wd_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wd_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wd_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wd_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_cnt_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_addr_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_block1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_data_bit_idx" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'q_state_reg' in module 'hci'
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_err_code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ram_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hci_io_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'rdata1_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'rdata2_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'mem_we_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'branch_sign_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'if_stall_req_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'pc_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'inst_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'if_cnt_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'inst_block1_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'inst_block2_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'inst_block3_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_read_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_read_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'opcode_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'funct3_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'funct7_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:278]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:296]
WARNING: [Synth 8-327] inferring latch for variable 'ls_offset_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:233]
WARNING: [Synth 8-327] inferring latch for variable 'wd_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'branch_enable_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'branch_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'opcode_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'funct3_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'wd_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'wdata_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'wd_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'wdata_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'stage_mem_busy_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'mem_cnt_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'mem_we_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'mem_data_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'data_block1_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'data_block2_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:123]
WARNING: [Synth 8-327] inferring latch for variable 'data_block3_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:124]
WARNING: [Synth 8-327] inferring latch for variable 'write_enable_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/mcu.v:19]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/mcu.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'stall_sign_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/ctrl.v:14]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'fsm1F6E37000'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'q_state_reg' in module 'fsm16A38E700'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_DECODE |                             0000 |                            00001
            S_ECHO_STG_0 |                             0001 |                            00010
            S_ECHO_STG_1 |                             0010 |                            00011
           S_IO_IN_STG_0 |                             0011 |                            00100
           S_IO_IN_STG_1 |                             0100 |                            00101
        S_QUERY_ERR_CODE |                             0101 |                            01000
          S_MEM_RD_STG_0 |                             0110 |                            01001
          S_MEM_RD_STG_1 |                             0111 |                            01010
          S_MEM_WR_STG_0 |                             1000 |                            01011
          S_MEM_WR_STG_1 |                             1001 |                            01100
       S_CPU_REG_RD_STG0 |                             1010 |                            00110
       S_CPU_REG_RD_STG1 |                             1011 |                            00111
                  iSTATE |                             1100 |                            10000
              S_DISABLED |                             1101 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'q_state_reg' using encoding 'sequential' in module 'hci'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9303 ; free virtual = 13859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 6     
	   3 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---RAMs : 
	            1024K Bit         RAMs := 1     
	               8K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 30    
	  10 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 10    
	   4 Input     17 Bit        Muxes := 2     
	   5 Input     17 Bit        Muxes := 1     
	  14 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 20    
	  10 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 3     
	   6 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 13    
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 2     
	  14 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 68    
	   3 Input      1 Bit        Muxes := 15    
	  10 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 14    
	   9 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module single_port_ram_sync 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
Module ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module pc_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module stage_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 3     
	  11 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 8     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module stage_id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 5     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module stage_ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module stage_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 5     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 5     
	   8 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   8 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 11    
	  12 Input      1 Bit        Muxes := 4     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mcu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   3 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module uart_baud_clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 7     
Module fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
Module uart 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module hci 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 10    
	   4 Input     17 Bit        Muxes := 2     
	   5 Input     17 Bit        Muxes := 1     
	  14 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 3     
	  14 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "reg1_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "reg2_read_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "ls_offset_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "wreg_o" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mem_addr_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "uart_baud_clk_blk/baud_clk_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d_execute_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[31]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[30]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[29]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[28]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[27]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[26]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[25]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[24]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[23]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[22]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[21]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[20]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[19]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[18]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[17]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[16]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[15]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[14]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[13]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[12]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[11]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[10]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[9]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[8]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM Pipeline Warning: Read Address Register Found For RAM ram0/ram_bram/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3886] merging instance 'cpu0/id0/ls_offset_o_reg[17]' (LD) to 'cpu0/id0/ls_offset_o_reg[11]'
INFO: [Synth 8-3886] merging instance 'cpu0/id0/ls_offset_o_reg[11]' (LD) to 'cpu0/id0/ls_offset_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'cpu0/id0/ls_offset_o_reg[12]' (LD) to 'cpu0/id0/ls_offset_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'cpu0/id0/ls_offset_o_reg[13]' (LD) to 'cpu0/id0/ls_offset_o_reg[14]'
INFO: [Synth 8-3886] merging instance 'cpu0/id0/ls_offset_o_reg[14]' (LD) to 'cpu0/id0/ls_offset_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'cpu0/id0/ls_offset_o_reg[15]' (LD) to 'cpu0/id0/ls_offset_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0/id0/opcode_o_reg[1]' (LDC) to 'cpu0/id0/opcode_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu0/id_ex0/ex_ls_offset_reg[17]' (FDRE) to 'cpu0/id_ex0/ex_ls_offset_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0/id_ex0/ex_ls_offset_reg[11]' (FDRE) to 'cpu0/id_ex0/ex_ls_offset_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0/id_ex0/ex_ls_offset_reg[12]' (FDRE) to 'cpu0/id_ex0/ex_ls_offset_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0/id_ex0/ex_ls_offset_reg[13]' (FDRE) to 'cpu0/id_ex0/ex_ls_offset_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0/id_ex0/ex_ls_offset_reg[14]' (FDRE) to 'cpu0/id_ex0/ex_ls_offset_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0/id_ex0/ex_ls_offset_reg[15]' (FDRE) to 'cpu0/id_ex0/ex_ls_offset_reg[16]'
INFO: [Synth 8-3886] merging instance 'cpu0/id_ex0/ex_opcode_reg[1]' (FDRE) to 'cpu0/id_ex0/ex_opcode_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu0/ctrl0/stall_sign_reg[0]' (LDC) to 'cpu0/ctrl0/stall_sign_reg[1]'
INFO: [Synth 8-3886] merging instance 'cpu0/ctrl0/stall_sign_reg[2]' (LDC) to 'cpu0/ctrl0/stall_sign_reg[3]'
INFO: [Synth 8-3886] merging instance 'cpu0/ex0/opcode_o_reg[1]' (LDC) to 'cpu0/ex0/opcode_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'cpu0/ctrl0/stall_sign_reg[5]' (LDC) to 'cpu0/if0/mem_we_o_reg'
INFO: [Synth 8-3886] merging instance 'cpu0/ctrl0/stall_sign_reg[3]' (LDC) to 'cpu0/ctrl0/stall_sign_reg[4]'
INFO: [Synth 8-3886] merging instance 'cpu0/ex_mem0/mem_opcode_reg[1]' (FDRE) to 'cpu0/ex_mem0/mem_opcode_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpu0/\if0/mem_we_o_reg )
INFO: [Synth 8-3886] merging instance 'i_0/ram0/ram_bram/ram_reg_mux_sel__6' (FD) to 'i_0/ram0/ram_bram/ram_reg_mux_sel__5'
INFO: [Synth 8-3886] merging instance 'i_0/ram0/ram_bram/ram_reg_mux_sel__5' (FD) to 'i_0/ram0/ram_bram/ram_reg_mux_sel__4'
INFO: [Synth 8-3886] merging instance 'i_0/ram0/ram_bram/ram_reg_mux_sel__4' (FD) to 'i_0/ram0/ram_bram/ram_reg_mux_sel__3'
INFO: [Synth 8-3886] merging instance 'i_0/ram0/ram_bram/ram_reg_mux_sel__3' (FD) to 'i_0/ram0/ram_bram/ram_reg_mux_sel__2'
INFO: [Synth 8-3886] merging instance 'i_0/ram0/ram_bram/ram_reg_mux_sel__2' (FD) to 'i_0/ram0/ram_bram/ram_reg_mux_sel__1'
INFO: [Synth 8-3886] merging instance 'i_0/ram0/ram_bram/ram_reg_mux_sel__1' (FD) to 'i_0/ram0/ram_bram/ram_reg_mux_sel__0'
INFO: [Synth 8-3886] merging instance 'i_0/ram0/ram_bram/ram_reg_mux_sel__0' (FD) to 'i_0/ram0/ram_bram/ram_reg_mux_sel'
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_addr_o_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id0/ls_offset_o_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex0/mem_addr_o_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mem0/mem_addr_o_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (mcu0/mem_addr_o_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (id_ex0/ex_ls_offset_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[31]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[30]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[29]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[28]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[27]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[26]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[25]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[24]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[23]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[22]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[21]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[20]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[19]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (ex_mem0/mem_mem_addr_reg[18]) is unused and will be removed from module cpu.
WARNING: [Synth 8-3332] Sequential element (if0/mem_we_o_reg) is unused and will be removed from module cpu.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9269 ; free virtual = 13834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_ram_sync: | ram_reg    | 128 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+----------------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                             | Inference | Size (Depth x Width) | Primitives                   | 
+------------+----------------------------------------+-----------+----------------------+------------------------------+
|cpu0        | regfile0/regs_reg                      | Implied   | 32 x 32              | RAM32M x 12                  | 
|hci0        | io_in_fifo/q_data_array_reg            | Implied   | 1 K x 8              | RAM64X1D x 32  RAM64M x 32   | 
|hci0        | uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 1 K x 8              | RAM64X1D x 32  RAM64M x 32   | 
|hci0        | uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2                   | 
+------------+----------------------------------------+-----------+----------------------+------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/ram0/ram_bram/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9137 ; free virtual = 13709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9124 ; free virtual = 13695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name           | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|single_port_ram_sync: | ram_reg    | 128 K x 8(WRITE_FIRST) | W | R |                        |   |   | Port A           | 0      | 32     | 
+----------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+----------------------------------------+-----------+----------------------+------------------------------+
|Module Name | RTL Object                             | Inference | Size (Depth x Width) | Primitives                   | 
+------------+----------------------------------------+-----------+----------------------+------------------------------+
|cpu0        | regfile0/regs_reg                      | Implied   | 32 x 32              | RAM32M x 12                  | 
|hci0        | io_in_fifo/q_data_array_reg            | Implied   | 1 K x 8              | RAM64X1D x 32  RAM64M x 32   | 
|hci0        | uart_blk/uart_tx_fifo/q_data_array_reg | Implied   | 1 K x 8              | RAM64X1D x 32  RAM64M x 32   | 
|hci0        | uart_blk/uart_rx_fifo/q_data_array_reg | Implied   | 8 x 8                | RAM32M x 2                   | 
+------------+----------------------------------------+-----------+----------------------+------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[0]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[1]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[2]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[3]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[4]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[5]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[6]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[6]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[7]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[8]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'hci0/io_in_fifo/q_rd_ptr_reg_rep[9]' (FDRE) to 'hci0/io_in_fifo/q_rd_ptr_reg[9]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[5]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[5]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[4]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[4]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[3]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[2]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[1]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[0]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[9]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[9]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[7]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[7]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[8]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[8]'
INFO: [Synth 8-3886] merging instance 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg_rep[6]' (FDRE) to 'hci0/uart_blk/uart_tx_fifo/q_rd_ptr_reg[6]'
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ram0/ram_bram/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9120 ; free virtual = 13691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_2078 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9120 ; free virtual = 13692
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9120 ; free virtual = 13692
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9120 ; free virtual = 13692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9120 ; free virtual = 13692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9120 ; free virtual = 13692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9120 ; free virtual = 13692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     6|
|2     |CARRY4     |   123|
|3     |LUT1       |    28|
|4     |LUT2       |   263|
|5     |LUT3       |   245|
|6     |LUT4       |   304|
|7     |LUT5       |   352|
|8     |LUT6       |   820|
|9     |MUXF7      |    33|
|10    |MUXF8      |    16|
|11    |RAM32M     |    14|
|12    |RAM64M     |    64|
|13    |RAM64X1D   |    64|
|14    |RAMB36E1   |    16|
|15    |RAMB36E1_1 |    16|
|16    |FDCE       |    59|
|17    |FDPE       |     6|
|18    |FDRE       |   449|
|19    |FDSE       |     3|
|20    |LD         |   104|
|21    |LDC        |   426|
|22    |LDP        |     1|
|23    |IBUF       |     3|
|24    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+---------------------+------+
|      |Instance                |Module               |Cells |
+------+------------------------+---------------------+------+
|1     |top                     |                     |  3417|
|2     |  cpu0                  |cpu                  |  2345|
|3     |    ctrl0               |ctrl                 |    11|
|4     |    ex0                 |stage_ex             |    84|
|5     |    ex_mem0             |ex_mem               |   224|
|6     |    id0                 |stage_id             |   546|
|7     |    id_ex0              |id_ex                |   518|
|8     |    if0                 |stage_if             |   186|
|9     |    if_id0              |if_id                |   398|
|10    |    mcu0                |mcu                  |    38|
|11    |    mem0                |stage_mem            |   103|
|12    |    mem_wb0             |mem_wb               |    99|
|13    |    pc_reg0             |pc_reg               |    62|
|14    |    regfile0            |regfile              |    76|
|15    |  hci0                  |hci                  |  1018|
|16    |    io_in_fifo          |fifo                 |   225|
|17    |    uart_blk            |uart                 |   592|
|18    |      uart_baud_clk_blk |uart_baud_clk        |    40|
|19    |      uart_rx_blk       |uart_rx              |    55|
|20    |      uart_rx_fifo      |fifo__parameterized0 |   207|
|21    |      uart_tx_blk       |uart_tx              |    56|
|22    |      uart_tx_fifo      |fifo_0               |   232|
|23    |  ram0                  |ram                  |    41|
|24    |    ram_bram            |single_port_ram_sync |    41|
+------+------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9120 ; free virtual = 13692
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 193 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1749.152 ; gain = 195.504 ; free physical = 9177 ; free virtual = 13749
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 1749.152 ; gain = 519.801 ; free physical = 9177 ; free virtual = 13749
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 673 instances were transformed.
  LD => LDCE: 104 instances
  LDC => LDCE: 426 instances
  LDP => LDPE: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
201 Infos, 247 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 1769.176 ; gain = 551.398 ; free physical = 9183 ; free virtual = 13756
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/synth_1/riscv_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_synth.rpt -pb riscv_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1793.188 ; gain = 0.000 ; free physical = 9183 ; free virtual = 13756
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 23:58:03 2018...
