{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687974198308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687974198315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 13:43:18 2023 " "Processing started: Wed Jun 28 13:43:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687974198315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974198315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974198316 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1687974200254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab5/add_sub/src/generic_adder_beh.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/generic_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_beh_pkg " "Found design unit 1: generic_adder_beh_pkg" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_adder_beh-beh " "Found design unit 2: generic_adder_beh-beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208516 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_beh " "Found entity 1: generic_adder_beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab5/add_sub/src/generic_subtractor_beh.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/generic_subtractor_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_subtractor_beh_pkg " "Found design unit 1: generic_subtractor_beh_pkg" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_subtractor_beh-beh " "Found design unit 2: generic_subtractor_beh-beh" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208531 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_subtractor_beh " "Found entity 1: generic_subtractor_beh" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab5/add_sub/src/edge_detect.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect_pkg " "Found design unit 1: edge_detect_pkg" {  } { { "../../src/edge_detect.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/edge_detect.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208545 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edge_detect-behave " "Found design unit 2: edge_detect-behave" {  } { { "../../src/edge_detect.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/edge_detect.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208545 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "../../src/edge_detect.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/edge_detect.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab5/add_sub/src/bcd2seven_seg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/bcd2seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2seven_seg_pkg " "Found design unit 1: bcd2seven_seg_pkg" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/bcd2seven_seg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208563 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd2seven_seg-convert " "Found design unit 2: bcd2seven_seg-convert" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/bcd2seven_seg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208563 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven_seg " "Found entity 1: bcd2seven_seg" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/bcd2seven_seg.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab5/add_sub/src/clock_synchronizer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/clock_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_synchronizer_pkg " "Found design unit 1: clock_synchronizer_pkg" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/clock_synchronizer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208578 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_synchronizer-behav " "Found design unit 2: clock_synchronizer-behav" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/clock_synchronizer.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208578 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_synchronizer " "Found entity 1: clock_synchronizer" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/clock_synchronizer.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab5/add_sub/src/add_sub.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_pkg " "Found design unit 1: add_sub_pkg" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208595 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_sub-count " "Found design unit 2: add_sub-count" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208595 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab5/add_sub/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab5/add_sub/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208611 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687974208611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208611 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687974208731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub add_sub:top_inst " "Elaborating entity \"add_sub\" for hierarchy \"add_sub:top_inst\"" {  } { { "../../src/top.vhd" "top_inst" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687974208763 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "add_hold add_sub.vhd(153) " "VHDL Process Statement warning at add_sub.vhd(153): inferring latch(es) for signal or variable \"add_hold\", which holds its previous value in one or more paths through the process" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687974208765 "|top|add_sub:top_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sub_hold add_sub.vhd(153) " "VHDL Process Statement warning at add_sub.vhd(153): inferring latch(es) for signal or variable \"sub_hold\", which holds its previous value in one or more paths through the process" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687974208765 "|top|add_sub:top_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_out add_sub.vhd(179) " "VHDL Process Statement warning at add_sub.vhd(179): signal \"add_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687974208765 "|top|add_sub:top_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_out add_sub.vhd(181) " "VHDL Process Statement warning at add_sub.vhd(181): signal \"sub_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687974208765 "|top|add_sub:top_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum add_sub.vhd(183) " "VHDL Process Statement warning at add_sub.vhd(183): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687974208765 "|top|add_sub:top_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sum add_sub.vhd(165) " "VHDL Process Statement warning at add_sub.vhd(165): inferring latch(es) for signal or variable \"sum\", which holds its previous value in one or more paths through the process" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687974208765 "|top|add_sub:top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[0\] add_sub.vhd(165) " "Inferred latch for \"sum\[0\]\" at add_sub.vhd(165)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208766 "|top|add_sub:top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[1\] add_sub.vhd(165) " "Inferred latch for \"sum\[1\]\" at add_sub.vhd(165)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208766 "|top|add_sub:top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[2\] add_sub.vhd(165) " "Inferred latch for \"sum\[2\]\" at add_sub.vhd(165)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208766 "|top|add_sub:top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum\[3\] add_sub.vhd(165) " "Inferred latch for \"sum\[3\]\" at add_sub.vhd(165)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208766 "|top|add_sub:top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sub_hold add_sub.vhd(153) " "Inferred latch for \"sub_hold\" at add_sub.vhd(153)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208766 "|top|add_sub:top_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "add_hold add_sub.vhd(153) " "Inferred latch for \"add_hold\" at add_sub.vhd(153)" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974208766 "|top|add_sub:top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_adder_beh add_sub:top_inst\|generic_adder_beh:gen_add " "Elaborating entity \"generic_adder_beh\" for hierarchy \"add_sub:top_inst\|generic_adder_beh:gen_add\"" {  } { { "../../src/add_sub.vhd" "gen_add" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687974208792 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin_guard generic_adder_beh.vhd(72) " "VHDL Signal Declaration warning at generic_adder_beh.vhd(72): used explicit default value for signal \"cin_guard\" because signal was never assigned a value" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_adder_beh.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687974208792 "|top|add_sub:top_inst|generic_adder_beh:gen_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_subtractor_beh add_sub:top_inst\|generic_subtractor_beh:gen_sub " "Elaborating entity \"generic_subtractor_beh\" for hierarchy \"add_sub:top_inst\|generic_subtractor_beh:gen_sub\"" {  } { { "../../src/add_sub.vhd" "gen_sub" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687974208808 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cin_guard generic_subtractor_beh.vhd(72) " "VHDL Signal Declaration warning at generic_subtractor_beh.vhd(72): used explicit default value for signal \"cin_guard\" because signal was never assigned a value" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/generic_subtractor_beh.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1687974208808 "|top|add_sub:top_inst|generic_subtractor_beh:gen_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seven_seg add_sub:top_inst\|bcd2seven_seg:hexOutput " "Elaborating entity \"bcd2seven_seg\" for hierarchy \"add_sub:top_inst\|bcd2seven_seg:hexOutput\"" {  } { { "../../src/add_sub.vhd" "hexOutput" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687974208824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect add_sub:top_inst\|edge_detect:resetEdge " "Elaborating entity \"edge_detect\" for hierarchy \"add_sub:top_inst\|edge_detect:resetEdge\"" {  } { { "../../src/add_sub.vhd" "resetEdge" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687974208850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_synchronizer add_sub:top_inst\|clock_synchronizer:ASync " "Elaborating entity \"clock_synchronizer\" for hierarchy \"add_sub:top_inst\|clock_synchronizer:ASync\"" {  } { { "../../src/add_sub.vhd" "ASync" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687974208866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_sub:top_inst\|sum\[0\] " "Latch add_sub:top_inst\|sum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_sub:top_inst\|add_hold " "Ports D and ENA on the latch are fed by the same signal add_sub:top_inst\|add_hold" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687974209464 ""}  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687974209464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_sub:top_inst\|sum\[1\] " "Latch add_sub:top_inst\|sum\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_sub:top_inst\|add_hold " "Ports D and ENA on the latch are fed by the same signal add_sub:top_inst\|add_hold" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687974209465 ""}  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687974209465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_sub:top_inst\|sum\[2\] " "Latch add_sub:top_inst\|sum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_sub:top_inst\|add_hold " "Ports D and ENA on the latch are fed by the same signal add_sub:top_inst\|add_hold" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687974209465 ""}  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687974209465 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "add_sub:top_inst\|sum\[3\] " "Latch add_sub:top_inst\|sum\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA add_sub:top_inst\|add_hold " "Ports D and ENA on the latch are fed by the same signal add_sub:top_inst\|add_hold" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687974209465 ""}  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/add_sub.vhd" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687974209465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687974209570 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687974209953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687974209953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687974210006 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687974210006 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/lab5/add_sub/src/top.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687974210006 "|top|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687974210006 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687974210006 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687974210006 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687974210006 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687974210006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687974210029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 13:43:30 2023 " "Processing ended: Wed Jun 28 13:43:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687974210029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687974210029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687974210029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687974210029 ""}
