$date
	Sun Oct 23 05:03:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#852619
b110 !
1"
#852622
b110 &
b110 %
1$
#852623
0"
#852626
b11 &
b11 %
#852630
b1010 &
b1010 %
#852634
b101 &
b101 %
#852638
b10000 &
b10000 %
#852642
b1000 &
b1000 %
#852646
b100 &
b100 %
#852650
b10 &
b10 %
#852654
b1 &
1#
b1 %
#852658
b0 &
b0 %
0#
0$
#1885173
b11110 !
1"
#1885174
b11110 &
b11110 %
1$
#1885175
0"
#1885178
b1111 &
b1111 %
#1885182
b101110 &
b101110 %
#1885186
b10111 &
b10111 %
#1885190
b1000110 &
b1000110 %
#1885194
b100011 &
b100011 %
#1885198
b1101010 &
b1101010 %
#1885202
b110101 &
b110101 %
#1885206
b10100000 &
b10100000 %
#1885210
b1010000 &
b1010000 %
#1885214
b101000 &
b101000 %
#1885218
b10100 &
b10100 %
#1885222
b1010 &
b1010 %
#1885226
b101 &
b101 %
#1885230
b10000 &
b10000 %
#1885234
b1000 &
b1000 %
#1885238
b100 &
b100 %
#1885242
b10 &
b10 %
#1885246
b1 &
1#
b1 %
#1885250
b0 &
b0 %
0#
0$
#2867341
b1100 !
1"
#2867342
b1100 &
b1100 %
1$
#2867343
0"
#2867346
b110 &
b110 %
#2867350
b11 &
b11 %
#2867354
b1010 &
b1010 %
#2867358
b101 &
b101 %
#2867362
b10000 &
b10000 %
#2867366
b1000 &
b1000 %
#2867370
b100 &
b100 %
#2867374
b10 &
b10 %
#2867378
b1 &
b1 %
1#
#2867382
b0 &
0#
b0 %
0$
#4500012
