// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
// Date        : Tue Aug 14 10:28:38 2018
// Host        : apple running 64-bit Ubuntu 16.04.5 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/brennan/Documents/pynq-copter/pynqcopter/pwm/pwm/pwm.srcs/sources_1/bd/pwm/ip/pwm_mixer_0_1/pwm_mixer_0_1_sim_netlist.v
// Design      : pwm_mixer_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "pwm_mixer_0_1,mixer,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "mixer,Vivado 2017.4" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module pwm_mixer_0_1
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RRESP,
    m_axi_m_V_RLAST,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [4:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [4:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:m_axi_m_V, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWADDR" *) output [31:0]m_axi_m_V_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLEN" *) output [7:0]m_axi_m_V_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWSIZE" *) output [2:0]m_axi_m_V_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWBURST" *) output [1:0]m_axi_m_V_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWLOCK" *) output [1:0]m_axi_m_V_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREGION" *) output [3:0]m_axi_m_V_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWCACHE" *) output [3:0]m_axi_m_V_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWPROT" *) output [2:0]m_axi_m_V_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWQOS" *) output [3:0]m_axi_m_V_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWVALID" *) output m_axi_m_V_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V AWREADY" *) input m_axi_m_V_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WDATA" *) output [31:0]m_axi_m_V_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WSTRB" *) output [3:0]m_axi_m_V_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WLAST" *) output m_axi_m_V_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WVALID" *) output m_axi_m_V_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V WREADY" *) input m_axi_m_V_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BRESP" *) input [1:0]m_axi_m_V_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BVALID" *) input m_axi_m_V_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V BREADY" *) output m_axi_m_V_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARADDR" *) output [31:0]m_axi_m_V_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLEN" *) output [7:0]m_axi_m_V_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARSIZE" *) output [2:0]m_axi_m_V_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARBURST" *) output [1:0]m_axi_m_V_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARLOCK" *) output [1:0]m_axi_m_V_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREGION" *) output [3:0]m_axi_m_V_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARCACHE" *) output [3:0]m_axi_m_V_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARPROT" *) output [2:0]m_axi_m_V_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARQOS" *) output [3:0]m_axi_m_V_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARVALID" *) output m_axi_m_V_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V ARREADY" *) input m_axi_m_V_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RDATA" *) input [31:0]m_axi_m_V_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RRESP" *) input [1:0]m_axi_m_V_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RLAST" *) input m_axi_m_V_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RVALID" *) input m_axi_m_V_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_m_V RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_m_V, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN pwm_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output m_axi_m_V_RREADY;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:0]m_axi_m_V_ARADDR;
  wire [1:0]m_axi_m_V_ARBURST;
  wire [3:0]m_axi_m_V_ARCACHE;
  wire [7:0]m_axi_m_V_ARLEN;
  wire [1:0]m_axi_m_V_ARLOCK;
  wire [2:0]m_axi_m_V_ARPROT;
  wire [3:0]m_axi_m_V_ARQOS;
  wire m_axi_m_V_ARREADY;
  wire [3:0]m_axi_m_V_ARREGION;
  wire [2:0]m_axi_m_V_ARSIZE;
  wire m_axi_m_V_ARVALID;
  wire [31:0]m_axi_m_V_AWADDR;
  wire [1:0]m_axi_m_V_AWBURST;
  wire [3:0]m_axi_m_V_AWCACHE;
  wire [7:0]m_axi_m_V_AWLEN;
  wire [1:0]m_axi_m_V_AWLOCK;
  wire [2:0]m_axi_m_V_AWPROT;
  wire [3:0]m_axi_m_V_AWQOS;
  wire m_axi_m_V_AWREADY;
  wire [3:0]m_axi_m_V_AWREGION;
  wire [2:0]m_axi_m_V_AWSIZE;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire [1:0]m_axi_m_V_BRESP;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_RDATA;
  wire m_axi_m_V_RLAST;
  wire m_axi_m_V_RREADY;
  wire [1:0]m_axi_m_V_RRESP;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [0:0]NLW_inst_m_axi_m_V_ARID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_m_V_WUSER_UNCONNECTED;

  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_M_V_DATA_WIDTH = "32" *) 
  (* C_M_AXI_M_V_ID_WIDTH = "1" *) 
  (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_M_V_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_M_V_TARGET_ADDR = "1073803312" *) 
  (* C_M_AXI_M_V_USER_VALUE = "0" *) 
  (* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_ST_fsm_pp0_stage0 = "6'b000001" *) 
  (* ap_ST_fsm_pp0_stage1 = "6'b000010" *) 
  (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) 
  (* ap_ST_fsm_pp0_stage3 = "6'b001000" *) 
  (* ap_ST_fsm_pp0_stage4 = "6'b010000" *) 
  (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) 
  pwm_mixer_0_1_mixer inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_m_V_ARADDR(m_axi_m_V_ARADDR),
        .m_axi_m_V_ARBURST(m_axi_m_V_ARBURST),
        .m_axi_m_V_ARCACHE(m_axi_m_V_ARCACHE),
        .m_axi_m_V_ARID(NLW_inst_m_axi_m_V_ARID_UNCONNECTED[0]),
        .m_axi_m_V_ARLEN(m_axi_m_V_ARLEN),
        .m_axi_m_V_ARLOCK(m_axi_m_V_ARLOCK),
        .m_axi_m_V_ARPROT(m_axi_m_V_ARPROT),
        .m_axi_m_V_ARQOS(m_axi_m_V_ARQOS),
        .m_axi_m_V_ARREADY(m_axi_m_V_ARREADY),
        .m_axi_m_V_ARREGION(m_axi_m_V_ARREGION),
        .m_axi_m_V_ARSIZE(m_axi_m_V_ARSIZE),
        .m_axi_m_V_ARUSER(NLW_inst_m_axi_m_V_ARUSER_UNCONNECTED[0]),
        .m_axi_m_V_ARVALID(m_axi_m_V_ARVALID),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .m_axi_m_V_AWBURST(m_axi_m_V_AWBURST),
        .m_axi_m_V_AWCACHE(m_axi_m_V_AWCACHE),
        .m_axi_m_V_AWID(NLW_inst_m_axi_m_V_AWID_UNCONNECTED[0]),
        .m_axi_m_V_AWLEN(m_axi_m_V_AWLEN),
        .m_axi_m_V_AWLOCK(m_axi_m_V_AWLOCK),
        .m_axi_m_V_AWPROT(m_axi_m_V_AWPROT),
        .m_axi_m_V_AWQOS(m_axi_m_V_AWQOS),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWREGION(m_axi_m_V_AWREGION),
        .m_axi_m_V_AWSIZE(m_axi_m_V_AWSIZE),
        .m_axi_m_V_AWUSER(NLW_inst_m_axi_m_V_AWUSER_UNCONNECTED[0]),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BID(1'b0),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BRESP(m_axi_m_V_BRESP),
        .m_axi_m_V_BUSER(1'b0),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RDATA(m_axi_m_V_RDATA),
        .m_axi_m_V_RID(1'b0),
        .m_axi_m_V_RLAST(m_axi_m_V_RLAST),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RRESP(m_axi_m_V_RRESP),
        .m_axi_m_V_RUSER(1'b0),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WID(NLW_inst_m_axi_m_V_WID_UNCONNECTED[0]),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WUSER(NLW_inst_m_axi_m_V_WUSER_UNCONNECTED[0]),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ADDR_WIDTH = "32" *) (* C_M_AXI_M_V_ARUSER_WIDTH = "1" *) 
(* C_M_AXI_M_V_AWUSER_WIDTH = "1" *) (* C_M_AXI_M_V_BUSER_WIDTH = "1" *) (* C_M_AXI_M_V_CACHE_VALUE = "4'b0011" *) 
(* C_M_AXI_M_V_DATA_WIDTH = "32" *) (* C_M_AXI_M_V_ID_WIDTH = "1" *) (* C_M_AXI_M_V_PROT_VALUE = "3'b000" *) 
(* C_M_AXI_M_V_RUSER_WIDTH = "1" *) (* C_M_AXI_M_V_TARGET_ADDR = "1073803312" *) (* C_M_AXI_M_V_USER_VALUE = "0" *) 
(* C_M_AXI_M_V_WSTRB_WIDTH = "4" *) (* C_M_AXI_M_V_WUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_AXILITES_ADDR_WIDTH = "5" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* ORIG_REF_NAME = "mixer" *) 
(* ap_ST_fsm_pp0_stage0 = "6'b000001" *) (* ap_ST_fsm_pp0_stage1 = "6'b000010" *) (* ap_ST_fsm_pp0_stage2 = "6'b000100" *) 
(* ap_ST_fsm_pp0_stage3 = "6'b001000" *) (* ap_ST_fsm_pp0_stage4 = "6'b010000" *) (* ap_ST_fsm_pp0_stage5 = "6'b100000" *) 
(* hls_module = "yes" *) 
module pwm_mixer_0_1_mixer
   (ap_clk,
    ap_rst_n,
    m_axi_m_V_AWVALID,
    m_axi_m_V_AWREADY,
    m_axi_m_V_AWADDR,
    m_axi_m_V_AWID,
    m_axi_m_V_AWLEN,
    m_axi_m_V_AWSIZE,
    m_axi_m_V_AWBURST,
    m_axi_m_V_AWLOCK,
    m_axi_m_V_AWCACHE,
    m_axi_m_V_AWPROT,
    m_axi_m_V_AWQOS,
    m_axi_m_V_AWREGION,
    m_axi_m_V_AWUSER,
    m_axi_m_V_WVALID,
    m_axi_m_V_WREADY,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_WLAST,
    m_axi_m_V_WID,
    m_axi_m_V_WUSER,
    m_axi_m_V_ARVALID,
    m_axi_m_V_ARREADY,
    m_axi_m_V_ARADDR,
    m_axi_m_V_ARID,
    m_axi_m_V_ARLEN,
    m_axi_m_V_ARSIZE,
    m_axi_m_V_ARBURST,
    m_axi_m_V_ARLOCK,
    m_axi_m_V_ARCACHE,
    m_axi_m_V_ARPROT,
    m_axi_m_V_ARQOS,
    m_axi_m_V_ARREGION,
    m_axi_m_V_ARUSER,
    m_axi_m_V_RVALID,
    m_axi_m_V_RREADY,
    m_axi_m_V_RDATA,
    m_axi_m_V_RLAST,
    m_axi_m_V_RID,
    m_axi_m_V_RUSER,
    m_axi_m_V_RRESP,
    m_axi_m_V_BVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_BRESP,
    m_axi_m_V_BID,
    m_axi_m_V_BUSER,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_m_V_AWVALID;
  input m_axi_m_V_AWREADY;
  output [31:0]m_axi_m_V_AWADDR;
  output [0:0]m_axi_m_V_AWID;
  output [7:0]m_axi_m_V_AWLEN;
  output [2:0]m_axi_m_V_AWSIZE;
  output [1:0]m_axi_m_V_AWBURST;
  output [1:0]m_axi_m_V_AWLOCK;
  output [3:0]m_axi_m_V_AWCACHE;
  output [2:0]m_axi_m_V_AWPROT;
  output [3:0]m_axi_m_V_AWQOS;
  output [3:0]m_axi_m_V_AWREGION;
  output [0:0]m_axi_m_V_AWUSER;
  output m_axi_m_V_WVALID;
  input m_axi_m_V_WREADY;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_WLAST;
  output [0:0]m_axi_m_V_WID;
  output [0:0]m_axi_m_V_WUSER;
  output m_axi_m_V_ARVALID;
  input m_axi_m_V_ARREADY;
  output [31:0]m_axi_m_V_ARADDR;
  output [0:0]m_axi_m_V_ARID;
  output [7:0]m_axi_m_V_ARLEN;
  output [2:0]m_axi_m_V_ARSIZE;
  output [1:0]m_axi_m_V_ARBURST;
  output [1:0]m_axi_m_V_ARLOCK;
  output [3:0]m_axi_m_V_ARCACHE;
  output [2:0]m_axi_m_V_ARPROT;
  output [3:0]m_axi_m_V_ARQOS;
  output [3:0]m_axi_m_V_ARREGION;
  output [0:0]m_axi_m_V_ARUSER;
  input m_axi_m_V_RVALID;
  output m_axi_m_V_RREADY;
  input [31:0]m_axi_m_V_RDATA;
  input m_axi_m_V_RLAST;
  input [0:0]m_axi_m_V_RID;
  input [0:0]m_axi_m_V_RUSER;
  input [1:0]m_axi_m_V_RRESP;
  input m_axi_m_V_BVALID;
  output m_axi_m_V_BREADY;
  input [1:0]m_axi_m_V_BRESP;
  input [0:0]m_axi_m_V_BID;
  input [0:0]m_axi_m_V_BUSER;
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [4:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY_reg_n_0;
  wire ap_reg_ioackin_m_V_WREADY_i_4_n_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_n_0;
  wire ap_reg_pp0_iter2_tmp_49_reg_1628;
  wire ap_reg_pp0_iter2_tmp_49_reg_16280;
  wire ap_reg_pp0_iter2_tmp_64_reg_1583;
  wire ap_reg_pp0_iter2_tmp_72_reg_1664;
  wire ap_reg_pp0_iter2_tmp_80_reg_1675;
  wire ap_reg_pp0_iter2_tmp_95_reg_1617;
  wire ap_reg_pp0_iter2_tmp_99_reg_1686;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [100:0]buff3;
  wire ce2;
  wire ce3;
  wire ce4;
  wire ce5;
  wire [100:68]grp_fu_1084_p2;
  wire grp_fu_1415_ce;
  wire [32:0]grp_fu_1415_p2;
  wire [32:0]grp_fu_1421_p2;
  wire grp_fu_235_p2;
  wire grp_fu_545_ce;
  wire [100:68]grp_fu_735_p2;
  wire grp_fu_760_ce;
  wire [100:68]grp_fu_760_p2;
  wire grp_fu_765_ce;
  wire [100:68]grp_fu_765_p2;
  wire grp_fu_857_ce;
  wire [100:68]grp_fu_857_p2;
  wire [100:68]grp_fu_935_p2;
  wire interrupt;
  wire m_V_WREADY;
  wire [31:2]\^m_axi_m_V_AWADDR ;
  wire [3:0]\^m_axi_m_V_AWLEN ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire mixer_AXILiteS_s_axi_U_n_0;
  wire mixer_AXILiteS_s_axi_U_n_1;
  wire mixer_AXILiteS_s_axi_U_n_10;
  wire mixer_AXILiteS_s_axi_U_n_11;
  wire mixer_AXILiteS_s_axi_U_n_12;
  wire mixer_AXILiteS_s_axi_U_n_13;
  wire mixer_AXILiteS_s_axi_U_n_14;
  wire mixer_AXILiteS_s_axi_U_n_15;
  wire mixer_AXILiteS_s_axi_U_n_16;
  wire mixer_AXILiteS_s_axi_U_n_17;
  wire mixer_AXILiteS_s_axi_U_n_18;
  wire mixer_AXILiteS_s_axi_U_n_19;
  wire mixer_AXILiteS_s_axi_U_n_2;
  wire mixer_AXILiteS_s_axi_U_n_20;
  wire mixer_AXILiteS_s_axi_U_n_21;
  wire mixer_AXILiteS_s_axi_U_n_22;
  wire mixer_AXILiteS_s_axi_U_n_23;
  wire mixer_AXILiteS_s_axi_U_n_24;
  wire mixer_AXILiteS_s_axi_U_n_25;
  wire mixer_AXILiteS_s_axi_U_n_26;
  wire mixer_AXILiteS_s_axi_U_n_27;
  wire mixer_AXILiteS_s_axi_U_n_28;
  wire mixer_AXILiteS_s_axi_U_n_29;
  wire mixer_AXILiteS_s_axi_U_n_3;
  wire mixer_AXILiteS_s_axi_U_n_30;
  wire mixer_AXILiteS_s_axi_U_n_31;
  wire mixer_AXILiteS_s_axi_U_n_32;
  wire mixer_AXILiteS_s_axi_U_n_33;
  wire mixer_AXILiteS_s_axi_U_n_34;
  wire mixer_AXILiteS_s_axi_U_n_35;
  wire mixer_AXILiteS_s_axi_U_n_36;
  wire mixer_AXILiteS_s_axi_U_n_37;
  wire mixer_AXILiteS_s_axi_U_n_38;
  wire mixer_AXILiteS_s_axi_U_n_39;
  wire mixer_AXILiteS_s_axi_U_n_4;
  wire mixer_AXILiteS_s_axi_U_n_40;
  wire mixer_AXILiteS_s_axi_U_n_41;
  wire mixer_AXILiteS_s_axi_U_n_42;
  wire mixer_AXILiteS_s_axi_U_n_43;
  wire mixer_AXILiteS_s_axi_U_n_44;
  wire mixer_AXILiteS_s_axi_U_n_45;
  wire mixer_AXILiteS_s_axi_U_n_46;
  wire mixer_AXILiteS_s_axi_U_n_47;
  wire mixer_AXILiteS_s_axi_U_n_48;
  wire mixer_AXILiteS_s_axi_U_n_49;
  wire mixer_AXILiteS_s_axi_U_n_5;
  wire mixer_AXILiteS_s_axi_U_n_50;
  wire mixer_AXILiteS_s_axi_U_n_51;
  wire mixer_AXILiteS_s_axi_U_n_52;
  wire mixer_AXILiteS_s_axi_U_n_53;
  wire mixer_AXILiteS_s_axi_U_n_54;
  wire mixer_AXILiteS_s_axi_U_n_55;
  wire mixer_AXILiteS_s_axi_U_n_56;
  wire mixer_AXILiteS_s_axi_U_n_57;
  wire mixer_AXILiteS_s_axi_U_n_58;
  wire mixer_AXILiteS_s_axi_U_n_59;
  wire mixer_AXILiteS_s_axi_U_n_6;
  wire mixer_AXILiteS_s_axi_U_n_60;
  wire mixer_AXILiteS_s_axi_U_n_61;
  wire mixer_AXILiteS_s_axi_U_n_62;
  wire mixer_AXILiteS_s_axi_U_n_63;
  wire mixer_AXILiteS_s_axi_U_n_64;
  wire mixer_AXILiteS_s_axi_U_n_65;
  wire mixer_AXILiteS_s_axi_U_n_68;
  wire mixer_AXILiteS_s_axi_U_n_7;
  wire mixer_AXILiteS_s_axi_U_n_70;
  wire mixer_AXILiteS_s_axi_U_n_71;
  wire mixer_AXILiteS_s_axi_U_n_8;
  wire mixer_AXILiteS_s_axi_U_n_88;
  wire mixer_AXILiteS_s_axi_U_n_9;
  wire mixer_m_V_m_axi_U_n_0;
  wire mixer_m_V_m_axi_U_n_100;
  wire mixer_m_V_m_axi_U_n_101;
  wire mixer_m_V_m_axi_U_n_102;
  wire mixer_m_V_m_axi_U_n_103;
  wire mixer_m_V_m_axi_U_n_104;
  wire mixer_m_V_m_axi_U_n_105;
  wire mixer_m_V_m_axi_U_n_106;
  wire mixer_m_V_m_axi_U_n_107;
  wire mixer_m_V_m_axi_U_n_108;
  wire mixer_m_V_m_axi_U_n_109;
  wire mixer_m_V_m_axi_U_n_116;
  wire mixer_m_V_m_axi_U_n_12;
  wire mixer_m_V_m_axi_U_n_13;
  wire mixer_m_V_m_axi_U_n_2;
  wire mixer_m_V_m_axi_U_n_23;
  wire mixer_m_V_m_axi_U_n_24;
  wire mixer_m_V_m_axi_U_n_4;
  wire mixer_m_V_m_axi_U_n_40;
  wire mixer_m_V_m_axi_U_n_5;
  wire mixer_m_V_m_axi_U_n_50;
  wire mixer_m_V_m_axi_U_n_51;
  wire mixer_m_V_m_axi_U_n_52;
  wire mixer_m_V_m_axi_U_n_6;
  wire mixer_m_V_m_axi_U_n_7;
  wire mixer_m_V_m_axi_U_n_8;
  wire mixer_m_V_m_axi_U_n_87;
  wire mixer_m_V_m_axi_U_n_88;
  wire mixer_m_V_m_axi_U_n_89;
  wire mixer_m_V_m_axi_U_n_90;
  wire mixer_m_V_m_axi_U_n_91;
  wire mixer_m_V_m_axi_U_n_92;
  wire mixer_m_V_m_axi_U_n_93;
  wire mixer_m_V_m_axi_U_n_94;
  wire mixer_m_V_m_axi_U_n_95;
  wire mixer_m_V_m_axi_U_n_96;
  wire mixer_m_V_m_axi_U_n_97;
  wire mixer_m_V_m_axi_U_n_98;
  wire mixer_m_V_m_axi_U_n_99;
  wire mixer_mul_53ns_49bkb_U2_n_0;
  wire mixer_mul_53ns_49bkb_U2_n_1;
  wire mixer_mul_53ns_49bkb_U2_n_10;
  wire mixer_mul_53ns_49bkb_U2_n_100;
  wire mixer_mul_53ns_49bkb_U2_n_11;
  wire mixer_mul_53ns_49bkb_U2_n_12;
  wire mixer_mul_53ns_49bkb_U2_n_13;
  wire mixer_mul_53ns_49bkb_U2_n_14;
  wire mixer_mul_53ns_49bkb_U2_n_15;
  wire mixer_mul_53ns_49bkb_U2_n_16;
  wire mixer_mul_53ns_49bkb_U2_n_17;
  wire mixer_mul_53ns_49bkb_U2_n_18;
  wire mixer_mul_53ns_49bkb_U2_n_19;
  wire mixer_mul_53ns_49bkb_U2_n_2;
  wire mixer_mul_53ns_49bkb_U2_n_20;
  wire mixer_mul_53ns_49bkb_U2_n_21;
  wire mixer_mul_53ns_49bkb_U2_n_22;
  wire mixer_mul_53ns_49bkb_U2_n_23;
  wire mixer_mul_53ns_49bkb_U2_n_24;
  wire mixer_mul_53ns_49bkb_U2_n_25;
  wire mixer_mul_53ns_49bkb_U2_n_26;
  wire mixer_mul_53ns_49bkb_U2_n_27;
  wire mixer_mul_53ns_49bkb_U2_n_28;
  wire mixer_mul_53ns_49bkb_U2_n_29;
  wire mixer_mul_53ns_49bkb_U2_n_3;
  wire mixer_mul_53ns_49bkb_U2_n_30;
  wire mixer_mul_53ns_49bkb_U2_n_31;
  wire mixer_mul_53ns_49bkb_U2_n_32;
  wire mixer_mul_53ns_49bkb_U2_n_33;
  wire mixer_mul_53ns_49bkb_U2_n_34;
  wire mixer_mul_53ns_49bkb_U2_n_35;
  wire mixer_mul_53ns_49bkb_U2_n_36;
  wire mixer_mul_53ns_49bkb_U2_n_37;
  wire mixer_mul_53ns_49bkb_U2_n_38;
  wire mixer_mul_53ns_49bkb_U2_n_39;
  wire mixer_mul_53ns_49bkb_U2_n_4;
  wire mixer_mul_53ns_49bkb_U2_n_40;
  wire mixer_mul_53ns_49bkb_U2_n_41;
  wire mixer_mul_53ns_49bkb_U2_n_42;
  wire mixer_mul_53ns_49bkb_U2_n_43;
  wire mixer_mul_53ns_49bkb_U2_n_44;
  wire mixer_mul_53ns_49bkb_U2_n_45;
  wire mixer_mul_53ns_49bkb_U2_n_46;
  wire mixer_mul_53ns_49bkb_U2_n_47;
  wire mixer_mul_53ns_49bkb_U2_n_48;
  wire mixer_mul_53ns_49bkb_U2_n_49;
  wire mixer_mul_53ns_49bkb_U2_n_5;
  wire mixer_mul_53ns_49bkb_U2_n_50;
  wire mixer_mul_53ns_49bkb_U2_n_51;
  wire mixer_mul_53ns_49bkb_U2_n_52;
  wire mixer_mul_53ns_49bkb_U2_n_53;
  wire mixer_mul_53ns_49bkb_U2_n_54;
  wire mixer_mul_53ns_49bkb_U2_n_55;
  wire mixer_mul_53ns_49bkb_U2_n_56;
  wire mixer_mul_53ns_49bkb_U2_n_57;
  wire mixer_mul_53ns_49bkb_U2_n_58;
  wire mixer_mul_53ns_49bkb_U2_n_59;
  wire mixer_mul_53ns_49bkb_U2_n_6;
  wire mixer_mul_53ns_49bkb_U2_n_60;
  wire mixer_mul_53ns_49bkb_U2_n_61;
  wire mixer_mul_53ns_49bkb_U2_n_62;
  wire mixer_mul_53ns_49bkb_U2_n_63;
  wire mixer_mul_53ns_49bkb_U2_n_64;
  wire mixer_mul_53ns_49bkb_U2_n_65;
  wire mixer_mul_53ns_49bkb_U2_n_66;
  wire mixer_mul_53ns_49bkb_U2_n_67;
  wire mixer_mul_53ns_49bkb_U2_n_68;
  wire mixer_mul_53ns_49bkb_U2_n_69;
  wire mixer_mul_53ns_49bkb_U2_n_7;
  wire mixer_mul_53ns_49bkb_U2_n_70;
  wire mixer_mul_53ns_49bkb_U2_n_71;
  wire mixer_mul_53ns_49bkb_U2_n_72;
  wire mixer_mul_53ns_49bkb_U2_n_73;
  wire mixer_mul_53ns_49bkb_U2_n_74;
  wire mixer_mul_53ns_49bkb_U2_n_75;
  wire mixer_mul_53ns_49bkb_U2_n_76;
  wire mixer_mul_53ns_49bkb_U2_n_77;
  wire mixer_mul_53ns_49bkb_U2_n_78;
  wire mixer_mul_53ns_49bkb_U2_n_79;
  wire mixer_mul_53ns_49bkb_U2_n_8;
  wire mixer_mul_53ns_49bkb_U2_n_80;
  wire mixer_mul_53ns_49bkb_U2_n_81;
  wire mixer_mul_53ns_49bkb_U2_n_82;
  wire mixer_mul_53ns_49bkb_U2_n_83;
  wire mixer_mul_53ns_49bkb_U2_n_84;
  wire mixer_mul_53ns_49bkb_U2_n_85;
  wire mixer_mul_53ns_49bkb_U2_n_86;
  wire mixer_mul_53ns_49bkb_U2_n_87;
  wire mixer_mul_53ns_49bkb_U2_n_88;
  wire mixer_mul_53ns_49bkb_U2_n_89;
  wire mixer_mul_53ns_49bkb_U2_n_9;
  wire mixer_mul_53ns_49bkb_U2_n_90;
  wire mixer_mul_53ns_49bkb_U2_n_91;
  wire mixer_mul_53ns_49bkb_U2_n_92;
  wire mixer_mul_53ns_49bkb_U2_n_93;
  wire mixer_mul_53ns_49bkb_U2_n_94;
  wire mixer_mul_53ns_49bkb_U2_n_95;
  wire mixer_mul_53ns_49bkb_U2_n_96;
  wire mixer_mul_53ns_49bkb_U2_n_97;
  wire mixer_mul_53ns_49bkb_U2_n_98;
  wire mixer_mul_53ns_49bkb_U2_n_99;
  wire mixer_mul_53ns_49bkb_U3_n_0;
  wire mixer_mul_53ns_49bkb_U3_n_1;
  wire mixer_mul_53ns_49bkb_U3_n_10;
  wire mixer_mul_53ns_49bkb_U3_n_100;
  wire mixer_mul_53ns_49bkb_U3_n_11;
  wire mixer_mul_53ns_49bkb_U3_n_12;
  wire mixer_mul_53ns_49bkb_U3_n_13;
  wire mixer_mul_53ns_49bkb_U3_n_14;
  wire mixer_mul_53ns_49bkb_U3_n_15;
  wire mixer_mul_53ns_49bkb_U3_n_16;
  wire mixer_mul_53ns_49bkb_U3_n_17;
  wire mixer_mul_53ns_49bkb_U3_n_18;
  wire mixer_mul_53ns_49bkb_U3_n_19;
  wire mixer_mul_53ns_49bkb_U3_n_2;
  wire mixer_mul_53ns_49bkb_U3_n_20;
  wire mixer_mul_53ns_49bkb_U3_n_21;
  wire mixer_mul_53ns_49bkb_U3_n_22;
  wire mixer_mul_53ns_49bkb_U3_n_23;
  wire mixer_mul_53ns_49bkb_U3_n_24;
  wire mixer_mul_53ns_49bkb_U3_n_25;
  wire mixer_mul_53ns_49bkb_U3_n_26;
  wire mixer_mul_53ns_49bkb_U3_n_27;
  wire mixer_mul_53ns_49bkb_U3_n_28;
  wire mixer_mul_53ns_49bkb_U3_n_29;
  wire mixer_mul_53ns_49bkb_U3_n_3;
  wire mixer_mul_53ns_49bkb_U3_n_30;
  wire mixer_mul_53ns_49bkb_U3_n_31;
  wire mixer_mul_53ns_49bkb_U3_n_32;
  wire mixer_mul_53ns_49bkb_U3_n_33;
  wire mixer_mul_53ns_49bkb_U3_n_34;
  wire mixer_mul_53ns_49bkb_U3_n_35;
  wire mixer_mul_53ns_49bkb_U3_n_36;
  wire mixer_mul_53ns_49bkb_U3_n_37;
  wire mixer_mul_53ns_49bkb_U3_n_38;
  wire mixer_mul_53ns_49bkb_U3_n_39;
  wire mixer_mul_53ns_49bkb_U3_n_4;
  wire mixer_mul_53ns_49bkb_U3_n_40;
  wire mixer_mul_53ns_49bkb_U3_n_41;
  wire mixer_mul_53ns_49bkb_U3_n_42;
  wire mixer_mul_53ns_49bkb_U3_n_43;
  wire mixer_mul_53ns_49bkb_U3_n_44;
  wire mixer_mul_53ns_49bkb_U3_n_45;
  wire mixer_mul_53ns_49bkb_U3_n_46;
  wire mixer_mul_53ns_49bkb_U3_n_47;
  wire mixer_mul_53ns_49bkb_U3_n_48;
  wire mixer_mul_53ns_49bkb_U3_n_49;
  wire mixer_mul_53ns_49bkb_U3_n_5;
  wire mixer_mul_53ns_49bkb_U3_n_50;
  wire mixer_mul_53ns_49bkb_U3_n_51;
  wire mixer_mul_53ns_49bkb_U3_n_52;
  wire mixer_mul_53ns_49bkb_U3_n_53;
  wire mixer_mul_53ns_49bkb_U3_n_54;
  wire mixer_mul_53ns_49bkb_U3_n_55;
  wire mixer_mul_53ns_49bkb_U3_n_56;
  wire mixer_mul_53ns_49bkb_U3_n_57;
  wire mixer_mul_53ns_49bkb_U3_n_58;
  wire mixer_mul_53ns_49bkb_U3_n_59;
  wire mixer_mul_53ns_49bkb_U3_n_6;
  wire mixer_mul_53ns_49bkb_U3_n_60;
  wire mixer_mul_53ns_49bkb_U3_n_61;
  wire mixer_mul_53ns_49bkb_U3_n_62;
  wire mixer_mul_53ns_49bkb_U3_n_63;
  wire mixer_mul_53ns_49bkb_U3_n_64;
  wire mixer_mul_53ns_49bkb_U3_n_65;
  wire mixer_mul_53ns_49bkb_U3_n_66;
  wire mixer_mul_53ns_49bkb_U3_n_67;
  wire mixer_mul_53ns_49bkb_U3_n_68;
  wire mixer_mul_53ns_49bkb_U3_n_69;
  wire mixer_mul_53ns_49bkb_U3_n_7;
  wire mixer_mul_53ns_49bkb_U3_n_70;
  wire mixer_mul_53ns_49bkb_U3_n_71;
  wire mixer_mul_53ns_49bkb_U3_n_72;
  wire mixer_mul_53ns_49bkb_U3_n_73;
  wire mixer_mul_53ns_49bkb_U3_n_74;
  wire mixer_mul_53ns_49bkb_U3_n_75;
  wire mixer_mul_53ns_49bkb_U3_n_76;
  wire mixer_mul_53ns_49bkb_U3_n_77;
  wire mixer_mul_53ns_49bkb_U3_n_78;
  wire mixer_mul_53ns_49bkb_U3_n_79;
  wire mixer_mul_53ns_49bkb_U3_n_8;
  wire mixer_mul_53ns_49bkb_U3_n_80;
  wire mixer_mul_53ns_49bkb_U3_n_81;
  wire mixer_mul_53ns_49bkb_U3_n_82;
  wire mixer_mul_53ns_49bkb_U3_n_83;
  wire mixer_mul_53ns_49bkb_U3_n_84;
  wire mixer_mul_53ns_49bkb_U3_n_85;
  wire mixer_mul_53ns_49bkb_U3_n_86;
  wire mixer_mul_53ns_49bkb_U3_n_87;
  wire mixer_mul_53ns_49bkb_U3_n_88;
  wire mixer_mul_53ns_49bkb_U3_n_89;
  wire mixer_mul_53ns_49bkb_U3_n_9;
  wire mixer_mul_53ns_49bkb_U3_n_90;
  wire mixer_mul_53ns_49bkb_U3_n_91;
  wire mixer_mul_53ns_49bkb_U3_n_92;
  wire mixer_mul_53ns_49bkb_U3_n_93;
  wire mixer_mul_53ns_49bkb_U3_n_94;
  wire mixer_mul_53ns_49bkb_U3_n_95;
  wire mixer_mul_53ns_49bkb_U3_n_96;
  wire mixer_mul_53ns_49bkb_U3_n_97;
  wire mixer_mul_53ns_49bkb_U3_n_98;
  wire mixer_mul_53ns_49bkb_U3_n_99;
  wire mixer_mul_53ns_49bkb_U4_n_0;
  wire mixer_mul_53ns_49bkb_U4_n_1;
  wire mixer_mul_53ns_49bkb_U4_n_10;
  wire mixer_mul_53ns_49bkb_U4_n_100;
  wire mixer_mul_53ns_49bkb_U4_n_11;
  wire mixer_mul_53ns_49bkb_U4_n_12;
  wire mixer_mul_53ns_49bkb_U4_n_13;
  wire mixer_mul_53ns_49bkb_U4_n_14;
  wire mixer_mul_53ns_49bkb_U4_n_15;
  wire mixer_mul_53ns_49bkb_U4_n_16;
  wire mixer_mul_53ns_49bkb_U4_n_17;
  wire mixer_mul_53ns_49bkb_U4_n_18;
  wire mixer_mul_53ns_49bkb_U4_n_19;
  wire mixer_mul_53ns_49bkb_U4_n_2;
  wire mixer_mul_53ns_49bkb_U4_n_20;
  wire mixer_mul_53ns_49bkb_U4_n_21;
  wire mixer_mul_53ns_49bkb_U4_n_22;
  wire mixer_mul_53ns_49bkb_U4_n_23;
  wire mixer_mul_53ns_49bkb_U4_n_24;
  wire mixer_mul_53ns_49bkb_U4_n_25;
  wire mixer_mul_53ns_49bkb_U4_n_26;
  wire mixer_mul_53ns_49bkb_U4_n_27;
  wire mixer_mul_53ns_49bkb_U4_n_28;
  wire mixer_mul_53ns_49bkb_U4_n_29;
  wire mixer_mul_53ns_49bkb_U4_n_3;
  wire mixer_mul_53ns_49bkb_U4_n_30;
  wire mixer_mul_53ns_49bkb_U4_n_31;
  wire mixer_mul_53ns_49bkb_U4_n_32;
  wire mixer_mul_53ns_49bkb_U4_n_33;
  wire mixer_mul_53ns_49bkb_U4_n_34;
  wire mixer_mul_53ns_49bkb_U4_n_35;
  wire mixer_mul_53ns_49bkb_U4_n_36;
  wire mixer_mul_53ns_49bkb_U4_n_37;
  wire mixer_mul_53ns_49bkb_U4_n_38;
  wire mixer_mul_53ns_49bkb_U4_n_39;
  wire mixer_mul_53ns_49bkb_U4_n_4;
  wire mixer_mul_53ns_49bkb_U4_n_40;
  wire mixer_mul_53ns_49bkb_U4_n_41;
  wire mixer_mul_53ns_49bkb_U4_n_42;
  wire mixer_mul_53ns_49bkb_U4_n_43;
  wire mixer_mul_53ns_49bkb_U4_n_44;
  wire mixer_mul_53ns_49bkb_U4_n_45;
  wire mixer_mul_53ns_49bkb_U4_n_46;
  wire mixer_mul_53ns_49bkb_U4_n_47;
  wire mixer_mul_53ns_49bkb_U4_n_48;
  wire mixer_mul_53ns_49bkb_U4_n_49;
  wire mixer_mul_53ns_49bkb_U4_n_5;
  wire mixer_mul_53ns_49bkb_U4_n_50;
  wire mixer_mul_53ns_49bkb_U4_n_51;
  wire mixer_mul_53ns_49bkb_U4_n_52;
  wire mixer_mul_53ns_49bkb_U4_n_53;
  wire mixer_mul_53ns_49bkb_U4_n_54;
  wire mixer_mul_53ns_49bkb_U4_n_55;
  wire mixer_mul_53ns_49bkb_U4_n_56;
  wire mixer_mul_53ns_49bkb_U4_n_57;
  wire mixer_mul_53ns_49bkb_U4_n_58;
  wire mixer_mul_53ns_49bkb_U4_n_59;
  wire mixer_mul_53ns_49bkb_U4_n_6;
  wire mixer_mul_53ns_49bkb_U4_n_60;
  wire mixer_mul_53ns_49bkb_U4_n_61;
  wire mixer_mul_53ns_49bkb_U4_n_62;
  wire mixer_mul_53ns_49bkb_U4_n_63;
  wire mixer_mul_53ns_49bkb_U4_n_64;
  wire mixer_mul_53ns_49bkb_U4_n_65;
  wire mixer_mul_53ns_49bkb_U4_n_66;
  wire mixer_mul_53ns_49bkb_U4_n_67;
  wire mixer_mul_53ns_49bkb_U4_n_68;
  wire mixer_mul_53ns_49bkb_U4_n_69;
  wire mixer_mul_53ns_49bkb_U4_n_7;
  wire mixer_mul_53ns_49bkb_U4_n_70;
  wire mixer_mul_53ns_49bkb_U4_n_71;
  wire mixer_mul_53ns_49bkb_U4_n_72;
  wire mixer_mul_53ns_49bkb_U4_n_73;
  wire mixer_mul_53ns_49bkb_U4_n_74;
  wire mixer_mul_53ns_49bkb_U4_n_75;
  wire mixer_mul_53ns_49bkb_U4_n_76;
  wire mixer_mul_53ns_49bkb_U4_n_77;
  wire mixer_mul_53ns_49bkb_U4_n_78;
  wire mixer_mul_53ns_49bkb_U4_n_79;
  wire mixer_mul_53ns_49bkb_U4_n_8;
  wire mixer_mul_53ns_49bkb_U4_n_80;
  wire mixer_mul_53ns_49bkb_U4_n_81;
  wire mixer_mul_53ns_49bkb_U4_n_82;
  wire mixer_mul_53ns_49bkb_U4_n_83;
  wire mixer_mul_53ns_49bkb_U4_n_84;
  wire mixer_mul_53ns_49bkb_U4_n_85;
  wire mixer_mul_53ns_49bkb_U4_n_86;
  wire mixer_mul_53ns_49bkb_U4_n_87;
  wire mixer_mul_53ns_49bkb_U4_n_88;
  wire mixer_mul_53ns_49bkb_U4_n_89;
  wire mixer_mul_53ns_49bkb_U4_n_9;
  wire mixer_mul_53ns_49bkb_U4_n_90;
  wire mixer_mul_53ns_49bkb_U4_n_91;
  wire mixer_mul_53ns_49bkb_U4_n_92;
  wire mixer_mul_53ns_49bkb_U4_n_93;
  wire mixer_mul_53ns_49bkb_U4_n_94;
  wire mixer_mul_53ns_49bkb_U4_n_95;
  wire mixer_mul_53ns_49bkb_U4_n_96;
  wire mixer_mul_53ns_49bkb_U4_n_97;
  wire mixer_mul_53ns_49bkb_U4_n_98;
  wire mixer_mul_53ns_49bkb_U4_n_99;
  wire mixer_mul_53ns_49bkb_U5_n_0;
  wire mixer_mul_53ns_49bkb_U5_n_1;
  wire mixer_mul_53ns_49bkb_U5_n_10;
  wire mixer_mul_53ns_49bkb_U5_n_100;
  wire mixer_mul_53ns_49bkb_U5_n_11;
  wire mixer_mul_53ns_49bkb_U5_n_12;
  wire mixer_mul_53ns_49bkb_U5_n_13;
  wire mixer_mul_53ns_49bkb_U5_n_14;
  wire mixer_mul_53ns_49bkb_U5_n_15;
  wire mixer_mul_53ns_49bkb_U5_n_16;
  wire mixer_mul_53ns_49bkb_U5_n_17;
  wire mixer_mul_53ns_49bkb_U5_n_18;
  wire mixer_mul_53ns_49bkb_U5_n_19;
  wire mixer_mul_53ns_49bkb_U5_n_2;
  wire mixer_mul_53ns_49bkb_U5_n_20;
  wire mixer_mul_53ns_49bkb_U5_n_21;
  wire mixer_mul_53ns_49bkb_U5_n_22;
  wire mixer_mul_53ns_49bkb_U5_n_23;
  wire mixer_mul_53ns_49bkb_U5_n_24;
  wire mixer_mul_53ns_49bkb_U5_n_25;
  wire mixer_mul_53ns_49bkb_U5_n_26;
  wire mixer_mul_53ns_49bkb_U5_n_27;
  wire mixer_mul_53ns_49bkb_U5_n_28;
  wire mixer_mul_53ns_49bkb_U5_n_29;
  wire mixer_mul_53ns_49bkb_U5_n_3;
  wire mixer_mul_53ns_49bkb_U5_n_30;
  wire mixer_mul_53ns_49bkb_U5_n_31;
  wire mixer_mul_53ns_49bkb_U5_n_32;
  wire mixer_mul_53ns_49bkb_U5_n_33;
  wire mixer_mul_53ns_49bkb_U5_n_34;
  wire mixer_mul_53ns_49bkb_U5_n_35;
  wire mixer_mul_53ns_49bkb_U5_n_36;
  wire mixer_mul_53ns_49bkb_U5_n_37;
  wire mixer_mul_53ns_49bkb_U5_n_38;
  wire mixer_mul_53ns_49bkb_U5_n_39;
  wire mixer_mul_53ns_49bkb_U5_n_4;
  wire mixer_mul_53ns_49bkb_U5_n_40;
  wire mixer_mul_53ns_49bkb_U5_n_41;
  wire mixer_mul_53ns_49bkb_U5_n_42;
  wire mixer_mul_53ns_49bkb_U5_n_43;
  wire mixer_mul_53ns_49bkb_U5_n_44;
  wire mixer_mul_53ns_49bkb_U5_n_45;
  wire mixer_mul_53ns_49bkb_U5_n_46;
  wire mixer_mul_53ns_49bkb_U5_n_47;
  wire mixer_mul_53ns_49bkb_U5_n_48;
  wire mixer_mul_53ns_49bkb_U5_n_49;
  wire mixer_mul_53ns_49bkb_U5_n_5;
  wire mixer_mul_53ns_49bkb_U5_n_50;
  wire mixer_mul_53ns_49bkb_U5_n_51;
  wire mixer_mul_53ns_49bkb_U5_n_52;
  wire mixer_mul_53ns_49bkb_U5_n_53;
  wire mixer_mul_53ns_49bkb_U5_n_54;
  wire mixer_mul_53ns_49bkb_U5_n_55;
  wire mixer_mul_53ns_49bkb_U5_n_56;
  wire mixer_mul_53ns_49bkb_U5_n_57;
  wire mixer_mul_53ns_49bkb_U5_n_58;
  wire mixer_mul_53ns_49bkb_U5_n_59;
  wire mixer_mul_53ns_49bkb_U5_n_6;
  wire mixer_mul_53ns_49bkb_U5_n_60;
  wire mixer_mul_53ns_49bkb_U5_n_61;
  wire mixer_mul_53ns_49bkb_U5_n_62;
  wire mixer_mul_53ns_49bkb_U5_n_63;
  wire mixer_mul_53ns_49bkb_U5_n_64;
  wire mixer_mul_53ns_49bkb_U5_n_65;
  wire mixer_mul_53ns_49bkb_U5_n_66;
  wire mixer_mul_53ns_49bkb_U5_n_67;
  wire mixer_mul_53ns_49bkb_U5_n_68;
  wire mixer_mul_53ns_49bkb_U5_n_69;
  wire mixer_mul_53ns_49bkb_U5_n_7;
  wire mixer_mul_53ns_49bkb_U5_n_70;
  wire mixer_mul_53ns_49bkb_U5_n_71;
  wire mixer_mul_53ns_49bkb_U5_n_72;
  wire mixer_mul_53ns_49bkb_U5_n_73;
  wire mixer_mul_53ns_49bkb_U5_n_74;
  wire mixer_mul_53ns_49bkb_U5_n_75;
  wire mixer_mul_53ns_49bkb_U5_n_76;
  wire mixer_mul_53ns_49bkb_U5_n_77;
  wire mixer_mul_53ns_49bkb_U5_n_78;
  wire mixer_mul_53ns_49bkb_U5_n_79;
  wire mixer_mul_53ns_49bkb_U5_n_8;
  wire mixer_mul_53ns_49bkb_U5_n_80;
  wire mixer_mul_53ns_49bkb_U5_n_81;
  wire mixer_mul_53ns_49bkb_U5_n_82;
  wire mixer_mul_53ns_49bkb_U5_n_83;
  wire mixer_mul_53ns_49bkb_U5_n_84;
  wire mixer_mul_53ns_49bkb_U5_n_85;
  wire mixer_mul_53ns_49bkb_U5_n_86;
  wire mixer_mul_53ns_49bkb_U5_n_87;
  wire mixer_mul_53ns_49bkb_U5_n_88;
  wire mixer_mul_53ns_49bkb_U5_n_89;
  wire mixer_mul_53ns_49bkb_U5_n_9;
  wire mixer_mul_53ns_49bkb_U5_n_90;
  wire mixer_mul_53ns_49bkb_U5_n_91;
  wire mixer_mul_53ns_49bkb_U5_n_92;
  wire mixer_mul_53ns_49bkb_U5_n_93;
  wire mixer_mul_53ns_49bkb_U5_n_94;
  wire mixer_mul_53ns_49bkb_U5_n_95;
  wire mixer_mul_53ns_49bkb_U5_n_96;
  wire mixer_mul_53ns_49bkb_U5_n_97;
  wire mixer_mul_53ns_49bkb_U5_n_98;
  wire mixer_mul_53ns_49bkb_U5_n_99;
  wire mixer_mul_53ns_49bkb_U6_n_0;
  wire mixer_mul_53ns_49bkb_U6_n_1;
  wire mixer_mul_53ns_49bkb_U6_n_10;
  wire mixer_mul_53ns_49bkb_U6_n_100;
  wire mixer_mul_53ns_49bkb_U6_n_11;
  wire mixer_mul_53ns_49bkb_U6_n_12;
  wire mixer_mul_53ns_49bkb_U6_n_13;
  wire mixer_mul_53ns_49bkb_U6_n_14;
  wire mixer_mul_53ns_49bkb_U6_n_15;
  wire mixer_mul_53ns_49bkb_U6_n_16;
  wire mixer_mul_53ns_49bkb_U6_n_17;
  wire mixer_mul_53ns_49bkb_U6_n_18;
  wire mixer_mul_53ns_49bkb_U6_n_19;
  wire mixer_mul_53ns_49bkb_U6_n_2;
  wire mixer_mul_53ns_49bkb_U6_n_20;
  wire mixer_mul_53ns_49bkb_U6_n_21;
  wire mixer_mul_53ns_49bkb_U6_n_22;
  wire mixer_mul_53ns_49bkb_U6_n_23;
  wire mixer_mul_53ns_49bkb_U6_n_24;
  wire mixer_mul_53ns_49bkb_U6_n_25;
  wire mixer_mul_53ns_49bkb_U6_n_26;
  wire mixer_mul_53ns_49bkb_U6_n_27;
  wire mixer_mul_53ns_49bkb_U6_n_28;
  wire mixer_mul_53ns_49bkb_U6_n_29;
  wire mixer_mul_53ns_49bkb_U6_n_3;
  wire mixer_mul_53ns_49bkb_U6_n_30;
  wire mixer_mul_53ns_49bkb_U6_n_31;
  wire mixer_mul_53ns_49bkb_U6_n_32;
  wire mixer_mul_53ns_49bkb_U6_n_33;
  wire mixer_mul_53ns_49bkb_U6_n_34;
  wire mixer_mul_53ns_49bkb_U6_n_35;
  wire mixer_mul_53ns_49bkb_U6_n_36;
  wire mixer_mul_53ns_49bkb_U6_n_37;
  wire mixer_mul_53ns_49bkb_U6_n_38;
  wire mixer_mul_53ns_49bkb_U6_n_39;
  wire mixer_mul_53ns_49bkb_U6_n_4;
  wire mixer_mul_53ns_49bkb_U6_n_40;
  wire mixer_mul_53ns_49bkb_U6_n_41;
  wire mixer_mul_53ns_49bkb_U6_n_42;
  wire mixer_mul_53ns_49bkb_U6_n_43;
  wire mixer_mul_53ns_49bkb_U6_n_44;
  wire mixer_mul_53ns_49bkb_U6_n_45;
  wire mixer_mul_53ns_49bkb_U6_n_46;
  wire mixer_mul_53ns_49bkb_U6_n_47;
  wire mixer_mul_53ns_49bkb_U6_n_48;
  wire mixer_mul_53ns_49bkb_U6_n_49;
  wire mixer_mul_53ns_49bkb_U6_n_5;
  wire mixer_mul_53ns_49bkb_U6_n_50;
  wire mixer_mul_53ns_49bkb_U6_n_51;
  wire mixer_mul_53ns_49bkb_U6_n_52;
  wire mixer_mul_53ns_49bkb_U6_n_53;
  wire mixer_mul_53ns_49bkb_U6_n_54;
  wire mixer_mul_53ns_49bkb_U6_n_55;
  wire mixer_mul_53ns_49bkb_U6_n_56;
  wire mixer_mul_53ns_49bkb_U6_n_57;
  wire mixer_mul_53ns_49bkb_U6_n_58;
  wire mixer_mul_53ns_49bkb_U6_n_59;
  wire mixer_mul_53ns_49bkb_U6_n_6;
  wire mixer_mul_53ns_49bkb_U6_n_60;
  wire mixer_mul_53ns_49bkb_U6_n_61;
  wire mixer_mul_53ns_49bkb_U6_n_62;
  wire mixer_mul_53ns_49bkb_U6_n_63;
  wire mixer_mul_53ns_49bkb_U6_n_64;
  wire mixer_mul_53ns_49bkb_U6_n_65;
  wire mixer_mul_53ns_49bkb_U6_n_66;
  wire mixer_mul_53ns_49bkb_U6_n_67;
  wire mixer_mul_53ns_49bkb_U6_n_68;
  wire mixer_mul_53ns_49bkb_U6_n_69;
  wire mixer_mul_53ns_49bkb_U6_n_7;
  wire mixer_mul_53ns_49bkb_U6_n_70;
  wire mixer_mul_53ns_49bkb_U6_n_71;
  wire mixer_mul_53ns_49bkb_U6_n_72;
  wire mixer_mul_53ns_49bkb_U6_n_73;
  wire mixer_mul_53ns_49bkb_U6_n_74;
  wire mixer_mul_53ns_49bkb_U6_n_75;
  wire mixer_mul_53ns_49bkb_U6_n_76;
  wire mixer_mul_53ns_49bkb_U6_n_77;
  wire mixer_mul_53ns_49bkb_U6_n_78;
  wire mixer_mul_53ns_49bkb_U6_n_79;
  wire mixer_mul_53ns_49bkb_U6_n_8;
  wire mixer_mul_53ns_49bkb_U6_n_80;
  wire mixer_mul_53ns_49bkb_U6_n_81;
  wire mixer_mul_53ns_49bkb_U6_n_82;
  wire mixer_mul_53ns_49bkb_U6_n_83;
  wire mixer_mul_53ns_49bkb_U6_n_84;
  wire mixer_mul_53ns_49bkb_U6_n_85;
  wire mixer_mul_53ns_49bkb_U6_n_86;
  wire mixer_mul_53ns_49bkb_U6_n_87;
  wire mixer_mul_53ns_49bkb_U6_n_88;
  wire mixer_mul_53ns_49bkb_U6_n_89;
  wire mixer_mul_53ns_49bkb_U6_n_9;
  wire mixer_mul_53ns_49bkb_U6_n_90;
  wire mixer_mul_53ns_49bkb_U6_n_91;
  wire mixer_mul_53ns_49bkb_U6_n_92;
  wire mixer_mul_53ns_49bkb_U6_n_93;
  wire mixer_mul_53ns_49bkb_U6_n_94;
  wire mixer_mul_53ns_49bkb_U6_n_95;
  wire mixer_mul_53ns_49bkb_U6_n_96;
  wire mixer_mul_53ns_49bkb_U6_n_97;
  wire mixer_mul_53ns_49bkb_U6_n_98;
  wire mixer_mul_53ns_49bkb_U6_n_99;
  wire [67:0]mul1_reg_1727;
  wire [67:0]mul2_reg_1702;
  wire [67:0]mul3_reg_1717;
  wire [67:0]mul4_reg_1752;
  wire [67:0]mul5_reg_1797;
  wire [67:0]mul_reg_1853;
  wire [100:68]neg_mul1_reg_1767;
  wire neg_mul1_reg_17670;
  wire [100:68]neg_mul2_reg_1737;
  wire neg_mul2_reg_17370;
  wire [100:68]neg_mul3_reg_1832;
  wire neg_mul3_reg_18320;
  wire [100:68]neg_mul4_reg_1762;
  wire neg_mul4_reg_17620;
  wire [100:68]neg_mul5_reg_1894;
  wire neg_mul5_reg_18940;
  wire [100:68]neg_mul_reg_1940;
  wire [33:15]neg_ti1_reg_1822;
  wire neg_ti1_reg_18220;
  wire \neg_ti1_reg_1822[15]_i_10_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_11_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_13_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_14_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_15_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_16_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_17_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_18_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_19_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_3_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_4_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_5_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_6_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_8_n_0 ;
  wire \neg_ti1_reg_1822[15]_i_9_n_0 ;
  wire \neg_ti1_reg_1822[19]_i_2_n_0 ;
  wire \neg_ti1_reg_1822[19]_i_3_n_0 ;
  wire \neg_ti1_reg_1822[19]_i_4_n_0 ;
  wire \neg_ti1_reg_1822[19]_i_5_n_0 ;
  wire \neg_ti1_reg_1822[23]_i_2_n_0 ;
  wire \neg_ti1_reg_1822[23]_i_3_n_0 ;
  wire \neg_ti1_reg_1822[23]_i_4_n_0 ;
  wire \neg_ti1_reg_1822[23]_i_5_n_0 ;
  wire \neg_ti1_reg_1822[27]_i_2_n_0 ;
  wire \neg_ti1_reg_1822[27]_i_3_n_0 ;
  wire \neg_ti1_reg_1822[27]_i_4_n_0 ;
  wire \neg_ti1_reg_1822[27]_i_5_n_0 ;
  wire \neg_ti1_reg_1822[31]_i_2_n_0 ;
  wire \neg_ti1_reg_1822[31]_i_3_n_0 ;
  wire \neg_ti1_reg_1822[31]_i_4_n_0 ;
  wire \neg_ti1_reg_1822[31]_i_5_n_0 ;
  wire \neg_ti1_reg_1822[33]_i_3_n_0 ;
  wire \neg_ti1_reg_1822[33]_i_4_n_0 ;
  wire \neg_ti1_reg_1822_reg[15]_i_12_n_0 ;
  wire \neg_ti1_reg_1822_reg[15]_i_12_n_1 ;
  wire \neg_ti1_reg_1822_reg[15]_i_12_n_2 ;
  wire \neg_ti1_reg_1822_reg[15]_i_12_n_3 ;
  wire \neg_ti1_reg_1822_reg[15]_i_1_n_0 ;
  wire \neg_ti1_reg_1822_reg[15]_i_1_n_1 ;
  wire \neg_ti1_reg_1822_reg[15]_i_1_n_2 ;
  wire \neg_ti1_reg_1822_reg[15]_i_1_n_3 ;
  wire \neg_ti1_reg_1822_reg[15]_i_1_n_4 ;
  wire \neg_ti1_reg_1822_reg[15]_i_2_n_0 ;
  wire \neg_ti1_reg_1822_reg[15]_i_2_n_1 ;
  wire \neg_ti1_reg_1822_reg[15]_i_2_n_2 ;
  wire \neg_ti1_reg_1822_reg[15]_i_2_n_3 ;
  wire \neg_ti1_reg_1822_reg[15]_i_7_n_0 ;
  wire \neg_ti1_reg_1822_reg[15]_i_7_n_1 ;
  wire \neg_ti1_reg_1822_reg[15]_i_7_n_2 ;
  wire \neg_ti1_reg_1822_reg[15]_i_7_n_3 ;
  wire \neg_ti1_reg_1822_reg[19]_i_1_n_0 ;
  wire \neg_ti1_reg_1822_reg[19]_i_1_n_1 ;
  wire \neg_ti1_reg_1822_reg[19]_i_1_n_2 ;
  wire \neg_ti1_reg_1822_reg[19]_i_1_n_3 ;
  wire \neg_ti1_reg_1822_reg[19]_i_1_n_4 ;
  wire \neg_ti1_reg_1822_reg[19]_i_1_n_5 ;
  wire \neg_ti1_reg_1822_reg[19]_i_1_n_6 ;
  wire \neg_ti1_reg_1822_reg[19]_i_1_n_7 ;
  wire \neg_ti1_reg_1822_reg[23]_i_1_n_0 ;
  wire \neg_ti1_reg_1822_reg[23]_i_1_n_1 ;
  wire \neg_ti1_reg_1822_reg[23]_i_1_n_2 ;
  wire \neg_ti1_reg_1822_reg[23]_i_1_n_3 ;
  wire \neg_ti1_reg_1822_reg[23]_i_1_n_4 ;
  wire \neg_ti1_reg_1822_reg[23]_i_1_n_5 ;
  wire \neg_ti1_reg_1822_reg[23]_i_1_n_6 ;
  wire \neg_ti1_reg_1822_reg[23]_i_1_n_7 ;
  wire \neg_ti1_reg_1822_reg[27]_i_1_n_0 ;
  wire \neg_ti1_reg_1822_reg[27]_i_1_n_1 ;
  wire \neg_ti1_reg_1822_reg[27]_i_1_n_2 ;
  wire \neg_ti1_reg_1822_reg[27]_i_1_n_3 ;
  wire \neg_ti1_reg_1822_reg[27]_i_1_n_4 ;
  wire \neg_ti1_reg_1822_reg[27]_i_1_n_5 ;
  wire \neg_ti1_reg_1822_reg[27]_i_1_n_6 ;
  wire \neg_ti1_reg_1822_reg[27]_i_1_n_7 ;
  wire \neg_ti1_reg_1822_reg[31]_i_1_n_0 ;
  wire \neg_ti1_reg_1822_reg[31]_i_1_n_1 ;
  wire \neg_ti1_reg_1822_reg[31]_i_1_n_2 ;
  wire \neg_ti1_reg_1822_reg[31]_i_1_n_3 ;
  wire \neg_ti1_reg_1822_reg[31]_i_1_n_4 ;
  wire \neg_ti1_reg_1822_reg[31]_i_1_n_5 ;
  wire \neg_ti1_reg_1822_reg[31]_i_1_n_6 ;
  wire \neg_ti1_reg_1822_reg[31]_i_1_n_7 ;
  wire \neg_ti1_reg_1822_reg[33]_i_2_n_3 ;
  wire \neg_ti1_reg_1822_reg[33]_i_2_n_6 ;
  wire \neg_ti1_reg_1822_reg[33]_i_2_n_7 ;
  wire [33:14]neg_ti2_reg_1747;
  wire neg_ti2_reg_17470;
  wire \neg_ti2_reg_1747[15]_i_10_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_11_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_13_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_14_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_15_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_16_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_17_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_18_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_19_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_3_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_4_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_5_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_6_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_8_n_0 ;
  wire \neg_ti2_reg_1747[15]_i_9_n_0 ;
  wire \neg_ti2_reg_1747[19]_i_2_n_0 ;
  wire \neg_ti2_reg_1747[19]_i_3_n_0 ;
  wire \neg_ti2_reg_1747[19]_i_4_n_0 ;
  wire \neg_ti2_reg_1747[19]_i_5_n_0 ;
  wire \neg_ti2_reg_1747[23]_i_2_n_0 ;
  wire \neg_ti2_reg_1747[23]_i_3_n_0 ;
  wire \neg_ti2_reg_1747[23]_i_4_n_0 ;
  wire \neg_ti2_reg_1747[23]_i_5_n_0 ;
  wire \neg_ti2_reg_1747[27]_i_2_n_0 ;
  wire \neg_ti2_reg_1747[27]_i_3_n_0 ;
  wire \neg_ti2_reg_1747[27]_i_4_n_0 ;
  wire \neg_ti2_reg_1747[27]_i_5_n_0 ;
  wire \neg_ti2_reg_1747[31]_i_2_n_0 ;
  wire \neg_ti2_reg_1747[31]_i_3_n_0 ;
  wire \neg_ti2_reg_1747[31]_i_4_n_0 ;
  wire \neg_ti2_reg_1747[31]_i_5_n_0 ;
  wire \neg_ti2_reg_1747[33]_i_3_n_0 ;
  wire \neg_ti2_reg_1747[33]_i_4_n_0 ;
  wire \neg_ti2_reg_1747_reg[15]_i_12_n_0 ;
  wire \neg_ti2_reg_1747_reg[15]_i_12_n_1 ;
  wire \neg_ti2_reg_1747_reg[15]_i_12_n_2 ;
  wire \neg_ti2_reg_1747_reg[15]_i_12_n_3 ;
  wire \neg_ti2_reg_1747_reg[15]_i_1_n_0 ;
  wire \neg_ti2_reg_1747_reg[15]_i_1_n_1 ;
  wire \neg_ti2_reg_1747_reg[15]_i_1_n_2 ;
  wire \neg_ti2_reg_1747_reg[15]_i_1_n_3 ;
  wire \neg_ti2_reg_1747_reg[15]_i_1_n_4 ;
  wire \neg_ti2_reg_1747_reg[15]_i_1_n_5 ;
  wire \neg_ti2_reg_1747_reg[15]_i_2_n_0 ;
  wire \neg_ti2_reg_1747_reg[15]_i_2_n_1 ;
  wire \neg_ti2_reg_1747_reg[15]_i_2_n_2 ;
  wire \neg_ti2_reg_1747_reg[15]_i_2_n_3 ;
  wire \neg_ti2_reg_1747_reg[15]_i_7_n_0 ;
  wire \neg_ti2_reg_1747_reg[15]_i_7_n_1 ;
  wire \neg_ti2_reg_1747_reg[15]_i_7_n_2 ;
  wire \neg_ti2_reg_1747_reg[15]_i_7_n_3 ;
  wire \neg_ti2_reg_1747_reg[19]_i_1_n_0 ;
  wire \neg_ti2_reg_1747_reg[19]_i_1_n_1 ;
  wire \neg_ti2_reg_1747_reg[19]_i_1_n_2 ;
  wire \neg_ti2_reg_1747_reg[19]_i_1_n_3 ;
  wire \neg_ti2_reg_1747_reg[19]_i_1_n_4 ;
  wire \neg_ti2_reg_1747_reg[19]_i_1_n_5 ;
  wire \neg_ti2_reg_1747_reg[19]_i_1_n_6 ;
  wire \neg_ti2_reg_1747_reg[19]_i_1_n_7 ;
  wire \neg_ti2_reg_1747_reg[23]_i_1_n_0 ;
  wire \neg_ti2_reg_1747_reg[23]_i_1_n_1 ;
  wire \neg_ti2_reg_1747_reg[23]_i_1_n_2 ;
  wire \neg_ti2_reg_1747_reg[23]_i_1_n_3 ;
  wire \neg_ti2_reg_1747_reg[23]_i_1_n_4 ;
  wire \neg_ti2_reg_1747_reg[23]_i_1_n_5 ;
  wire \neg_ti2_reg_1747_reg[23]_i_1_n_6 ;
  wire \neg_ti2_reg_1747_reg[23]_i_1_n_7 ;
  wire \neg_ti2_reg_1747_reg[27]_i_1_n_0 ;
  wire \neg_ti2_reg_1747_reg[27]_i_1_n_1 ;
  wire \neg_ti2_reg_1747_reg[27]_i_1_n_2 ;
  wire \neg_ti2_reg_1747_reg[27]_i_1_n_3 ;
  wire \neg_ti2_reg_1747_reg[27]_i_1_n_4 ;
  wire \neg_ti2_reg_1747_reg[27]_i_1_n_5 ;
  wire \neg_ti2_reg_1747_reg[27]_i_1_n_6 ;
  wire \neg_ti2_reg_1747_reg[27]_i_1_n_7 ;
  wire \neg_ti2_reg_1747_reg[31]_i_1_n_0 ;
  wire \neg_ti2_reg_1747_reg[31]_i_1_n_1 ;
  wire \neg_ti2_reg_1747_reg[31]_i_1_n_2 ;
  wire \neg_ti2_reg_1747_reg[31]_i_1_n_3 ;
  wire \neg_ti2_reg_1747_reg[31]_i_1_n_4 ;
  wire \neg_ti2_reg_1747_reg[31]_i_1_n_5 ;
  wire \neg_ti2_reg_1747_reg[31]_i_1_n_6 ;
  wire \neg_ti2_reg_1747_reg[31]_i_1_n_7 ;
  wire \neg_ti2_reg_1747_reg[33]_i_2_n_3 ;
  wire \neg_ti2_reg_1747_reg[33]_i_2_n_6 ;
  wire \neg_ti2_reg_1747_reg[33]_i_2_n_7 ;
  wire [33:15]neg_ti3_reg_1889;
  wire neg_ti3_reg_18890;
  wire \neg_ti3_reg_1889[15]_i_10_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_11_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_13_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_14_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_15_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_16_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_17_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_18_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_19_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_3_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_4_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_5_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_6_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_8_n_0 ;
  wire \neg_ti3_reg_1889[15]_i_9_n_0 ;
  wire \neg_ti3_reg_1889[19]_i_2_n_0 ;
  wire \neg_ti3_reg_1889[19]_i_3_n_0 ;
  wire \neg_ti3_reg_1889[19]_i_4_n_0 ;
  wire \neg_ti3_reg_1889[19]_i_5_n_0 ;
  wire \neg_ti3_reg_1889[23]_i_2_n_0 ;
  wire \neg_ti3_reg_1889[23]_i_3_n_0 ;
  wire \neg_ti3_reg_1889[23]_i_4_n_0 ;
  wire \neg_ti3_reg_1889[23]_i_5_n_0 ;
  wire \neg_ti3_reg_1889[27]_i_2_n_0 ;
  wire \neg_ti3_reg_1889[27]_i_3_n_0 ;
  wire \neg_ti3_reg_1889[27]_i_4_n_0 ;
  wire \neg_ti3_reg_1889[27]_i_5_n_0 ;
  wire \neg_ti3_reg_1889[31]_i_2_n_0 ;
  wire \neg_ti3_reg_1889[31]_i_3_n_0 ;
  wire \neg_ti3_reg_1889[31]_i_4_n_0 ;
  wire \neg_ti3_reg_1889[31]_i_5_n_0 ;
  wire \neg_ti3_reg_1889[33]_i_3_n_0 ;
  wire \neg_ti3_reg_1889[33]_i_4_n_0 ;
  wire \neg_ti3_reg_1889_reg[15]_i_12_n_0 ;
  wire \neg_ti3_reg_1889_reg[15]_i_12_n_1 ;
  wire \neg_ti3_reg_1889_reg[15]_i_12_n_2 ;
  wire \neg_ti3_reg_1889_reg[15]_i_12_n_3 ;
  wire \neg_ti3_reg_1889_reg[15]_i_1_n_0 ;
  wire \neg_ti3_reg_1889_reg[15]_i_1_n_1 ;
  wire \neg_ti3_reg_1889_reg[15]_i_1_n_2 ;
  wire \neg_ti3_reg_1889_reg[15]_i_1_n_3 ;
  wire \neg_ti3_reg_1889_reg[15]_i_1_n_4 ;
  wire \neg_ti3_reg_1889_reg[15]_i_2_n_0 ;
  wire \neg_ti3_reg_1889_reg[15]_i_2_n_1 ;
  wire \neg_ti3_reg_1889_reg[15]_i_2_n_2 ;
  wire \neg_ti3_reg_1889_reg[15]_i_2_n_3 ;
  wire \neg_ti3_reg_1889_reg[15]_i_7_n_0 ;
  wire \neg_ti3_reg_1889_reg[15]_i_7_n_1 ;
  wire \neg_ti3_reg_1889_reg[15]_i_7_n_2 ;
  wire \neg_ti3_reg_1889_reg[15]_i_7_n_3 ;
  wire \neg_ti3_reg_1889_reg[19]_i_1_n_0 ;
  wire \neg_ti3_reg_1889_reg[19]_i_1_n_1 ;
  wire \neg_ti3_reg_1889_reg[19]_i_1_n_2 ;
  wire \neg_ti3_reg_1889_reg[19]_i_1_n_3 ;
  wire \neg_ti3_reg_1889_reg[19]_i_1_n_4 ;
  wire \neg_ti3_reg_1889_reg[19]_i_1_n_5 ;
  wire \neg_ti3_reg_1889_reg[19]_i_1_n_6 ;
  wire \neg_ti3_reg_1889_reg[19]_i_1_n_7 ;
  wire \neg_ti3_reg_1889_reg[23]_i_1_n_0 ;
  wire \neg_ti3_reg_1889_reg[23]_i_1_n_1 ;
  wire \neg_ti3_reg_1889_reg[23]_i_1_n_2 ;
  wire \neg_ti3_reg_1889_reg[23]_i_1_n_3 ;
  wire \neg_ti3_reg_1889_reg[23]_i_1_n_4 ;
  wire \neg_ti3_reg_1889_reg[23]_i_1_n_5 ;
  wire \neg_ti3_reg_1889_reg[23]_i_1_n_6 ;
  wire \neg_ti3_reg_1889_reg[23]_i_1_n_7 ;
  wire \neg_ti3_reg_1889_reg[27]_i_1_n_0 ;
  wire \neg_ti3_reg_1889_reg[27]_i_1_n_1 ;
  wire \neg_ti3_reg_1889_reg[27]_i_1_n_2 ;
  wire \neg_ti3_reg_1889_reg[27]_i_1_n_3 ;
  wire \neg_ti3_reg_1889_reg[27]_i_1_n_4 ;
  wire \neg_ti3_reg_1889_reg[27]_i_1_n_5 ;
  wire \neg_ti3_reg_1889_reg[27]_i_1_n_6 ;
  wire \neg_ti3_reg_1889_reg[27]_i_1_n_7 ;
  wire \neg_ti3_reg_1889_reg[31]_i_1_n_0 ;
  wire \neg_ti3_reg_1889_reg[31]_i_1_n_1 ;
  wire \neg_ti3_reg_1889_reg[31]_i_1_n_2 ;
  wire \neg_ti3_reg_1889_reg[31]_i_1_n_3 ;
  wire \neg_ti3_reg_1889_reg[31]_i_1_n_4 ;
  wire \neg_ti3_reg_1889_reg[31]_i_1_n_5 ;
  wire \neg_ti3_reg_1889_reg[31]_i_1_n_6 ;
  wire \neg_ti3_reg_1889_reg[31]_i_1_n_7 ;
  wire \neg_ti3_reg_1889_reg[33]_i_2_n_3 ;
  wire \neg_ti3_reg_1889_reg[33]_i_2_n_6 ;
  wire \neg_ti3_reg_1889_reg[33]_i_2_n_7 ;
  wire [33:15]neg_ti4_reg_1930;
  wire \neg_ti4_reg_1930[15]_i_10_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_11_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_13_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_14_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_15_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_16_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_17_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_18_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_19_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_3_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_4_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_5_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_6_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_8_n_0 ;
  wire \neg_ti4_reg_1930[15]_i_9_n_0 ;
  wire \neg_ti4_reg_1930[19]_i_2_n_0 ;
  wire \neg_ti4_reg_1930[19]_i_3_n_0 ;
  wire \neg_ti4_reg_1930[19]_i_4_n_0 ;
  wire \neg_ti4_reg_1930[19]_i_5_n_0 ;
  wire \neg_ti4_reg_1930[23]_i_2_n_0 ;
  wire \neg_ti4_reg_1930[23]_i_3_n_0 ;
  wire \neg_ti4_reg_1930[23]_i_4_n_0 ;
  wire \neg_ti4_reg_1930[23]_i_5_n_0 ;
  wire \neg_ti4_reg_1930[27]_i_2_n_0 ;
  wire \neg_ti4_reg_1930[27]_i_3_n_0 ;
  wire \neg_ti4_reg_1930[27]_i_4_n_0 ;
  wire \neg_ti4_reg_1930[27]_i_5_n_0 ;
  wire \neg_ti4_reg_1930[31]_i_2_n_0 ;
  wire \neg_ti4_reg_1930[31]_i_3_n_0 ;
  wire \neg_ti4_reg_1930[31]_i_4_n_0 ;
  wire \neg_ti4_reg_1930[31]_i_5_n_0 ;
  wire \neg_ti4_reg_1930[33]_i_3_n_0 ;
  wire \neg_ti4_reg_1930[33]_i_4_n_0 ;
  wire \neg_ti4_reg_1930_reg[15]_i_12_n_0 ;
  wire \neg_ti4_reg_1930_reg[15]_i_12_n_1 ;
  wire \neg_ti4_reg_1930_reg[15]_i_12_n_2 ;
  wire \neg_ti4_reg_1930_reg[15]_i_12_n_3 ;
  wire \neg_ti4_reg_1930_reg[15]_i_1_n_0 ;
  wire \neg_ti4_reg_1930_reg[15]_i_1_n_1 ;
  wire \neg_ti4_reg_1930_reg[15]_i_1_n_2 ;
  wire \neg_ti4_reg_1930_reg[15]_i_1_n_3 ;
  wire \neg_ti4_reg_1930_reg[15]_i_1_n_4 ;
  wire \neg_ti4_reg_1930_reg[15]_i_2_n_0 ;
  wire \neg_ti4_reg_1930_reg[15]_i_2_n_1 ;
  wire \neg_ti4_reg_1930_reg[15]_i_2_n_2 ;
  wire \neg_ti4_reg_1930_reg[15]_i_2_n_3 ;
  wire \neg_ti4_reg_1930_reg[15]_i_7_n_0 ;
  wire \neg_ti4_reg_1930_reg[15]_i_7_n_1 ;
  wire \neg_ti4_reg_1930_reg[15]_i_7_n_2 ;
  wire \neg_ti4_reg_1930_reg[15]_i_7_n_3 ;
  wire \neg_ti4_reg_1930_reg[19]_i_1_n_0 ;
  wire \neg_ti4_reg_1930_reg[19]_i_1_n_1 ;
  wire \neg_ti4_reg_1930_reg[19]_i_1_n_2 ;
  wire \neg_ti4_reg_1930_reg[19]_i_1_n_3 ;
  wire \neg_ti4_reg_1930_reg[19]_i_1_n_4 ;
  wire \neg_ti4_reg_1930_reg[19]_i_1_n_5 ;
  wire \neg_ti4_reg_1930_reg[19]_i_1_n_6 ;
  wire \neg_ti4_reg_1930_reg[19]_i_1_n_7 ;
  wire \neg_ti4_reg_1930_reg[23]_i_1_n_0 ;
  wire \neg_ti4_reg_1930_reg[23]_i_1_n_1 ;
  wire \neg_ti4_reg_1930_reg[23]_i_1_n_2 ;
  wire \neg_ti4_reg_1930_reg[23]_i_1_n_3 ;
  wire \neg_ti4_reg_1930_reg[23]_i_1_n_4 ;
  wire \neg_ti4_reg_1930_reg[23]_i_1_n_5 ;
  wire \neg_ti4_reg_1930_reg[23]_i_1_n_6 ;
  wire \neg_ti4_reg_1930_reg[23]_i_1_n_7 ;
  wire \neg_ti4_reg_1930_reg[27]_i_1_n_0 ;
  wire \neg_ti4_reg_1930_reg[27]_i_1_n_1 ;
  wire \neg_ti4_reg_1930_reg[27]_i_1_n_2 ;
  wire \neg_ti4_reg_1930_reg[27]_i_1_n_3 ;
  wire \neg_ti4_reg_1930_reg[27]_i_1_n_4 ;
  wire \neg_ti4_reg_1930_reg[27]_i_1_n_5 ;
  wire \neg_ti4_reg_1930_reg[27]_i_1_n_6 ;
  wire \neg_ti4_reg_1930_reg[27]_i_1_n_7 ;
  wire \neg_ti4_reg_1930_reg[31]_i_1_n_0 ;
  wire \neg_ti4_reg_1930_reg[31]_i_1_n_1 ;
  wire \neg_ti4_reg_1930_reg[31]_i_1_n_2 ;
  wire \neg_ti4_reg_1930_reg[31]_i_1_n_3 ;
  wire \neg_ti4_reg_1930_reg[31]_i_1_n_4 ;
  wire \neg_ti4_reg_1930_reg[31]_i_1_n_5 ;
  wire \neg_ti4_reg_1930_reg[31]_i_1_n_6 ;
  wire \neg_ti4_reg_1930_reg[31]_i_1_n_7 ;
  wire \neg_ti4_reg_1930_reg[33]_i_2_n_3 ;
  wire \neg_ti4_reg_1930_reg[33]_i_2_n_6 ;
  wire \neg_ti4_reg_1930_reg[33]_i_2_n_7 ;
  wire [33:15]neg_ti9_reg_1812;
  wire neg_ti9_reg_18120;
  wire \neg_ti9_reg_1812[15]_i_10_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_11_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_13_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_14_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_15_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_16_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_17_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_18_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_19_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_3_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_4_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_5_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_6_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_8_n_0 ;
  wire \neg_ti9_reg_1812[15]_i_9_n_0 ;
  wire \neg_ti9_reg_1812[19]_i_2_n_0 ;
  wire \neg_ti9_reg_1812[19]_i_3_n_0 ;
  wire \neg_ti9_reg_1812[19]_i_4_n_0 ;
  wire \neg_ti9_reg_1812[19]_i_5_n_0 ;
  wire \neg_ti9_reg_1812[23]_i_2_n_0 ;
  wire \neg_ti9_reg_1812[23]_i_3_n_0 ;
  wire \neg_ti9_reg_1812[23]_i_4_n_0 ;
  wire \neg_ti9_reg_1812[23]_i_5_n_0 ;
  wire \neg_ti9_reg_1812[27]_i_2_n_0 ;
  wire \neg_ti9_reg_1812[27]_i_3_n_0 ;
  wire \neg_ti9_reg_1812[27]_i_4_n_0 ;
  wire \neg_ti9_reg_1812[27]_i_5_n_0 ;
  wire \neg_ti9_reg_1812[31]_i_2_n_0 ;
  wire \neg_ti9_reg_1812[31]_i_3_n_0 ;
  wire \neg_ti9_reg_1812[31]_i_4_n_0 ;
  wire \neg_ti9_reg_1812[31]_i_5_n_0 ;
  wire \neg_ti9_reg_1812[33]_i_3_n_0 ;
  wire \neg_ti9_reg_1812[33]_i_4_n_0 ;
  wire \neg_ti9_reg_1812_reg[15]_i_12_n_0 ;
  wire \neg_ti9_reg_1812_reg[15]_i_12_n_1 ;
  wire \neg_ti9_reg_1812_reg[15]_i_12_n_2 ;
  wire \neg_ti9_reg_1812_reg[15]_i_12_n_3 ;
  wire \neg_ti9_reg_1812_reg[15]_i_1_n_0 ;
  wire \neg_ti9_reg_1812_reg[15]_i_1_n_1 ;
  wire \neg_ti9_reg_1812_reg[15]_i_1_n_2 ;
  wire \neg_ti9_reg_1812_reg[15]_i_1_n_3 ;
  wire \neg_ti9_reg_1812_reg[15]_i_1_n_4 ;
  wire \neg_ti9_reg_1812_reg[15]_i_2_n_0 ;
  wire \neg_ti9_reg_1812_reg[15]_i_2_n_1 ;
  wire \neg_ti9_reg_1812_reg[15]_i_2_n_2 ;
  wire \neg_ti9_reg_1812_reg[15]_i_2_n_3 ;
  wire \neg_ti9_reg_1812_reg[15]_i_7_n_0 ;
  wire \neg_ti9_reg_1812_reg[15]_i_7_n_1 ;
  wire \neg_ti9_reg_1812_reg[15]_i_7_n_2 ;
  wire \neg_ti9_reg_1812_reg[15]_i_7_n_3 ;
  wire \neg_ti9_reg_1812_reg[19]_i_1_n_0 ;
  wire \neg_ti9_reg_1812_reg[19]_i_1_n_1 ;
  wire \neg_ti9_reg_1812_reg[19]_i_1_n_2 ;
  wire \neg_ti9_reg_1812_reg[19]_i_1_n_3 ;
  wire \neg_ti9_reg_1812_reg[19]_i_1_n_4 ;
  wire \neg_ti9_reg_1812_reg[19]_i_1_n_5 ;
  wire \neg_ti9_reg_1812_reg[19]_i_1_n_6 ;
  wire \neg_ti9_reg_1812_reg[19]_i_1_n_7 ;
  wire \neg_ti9_reg_1812_reg[23]_i_1_n_0 ;
  wire \neg_ti9_reg_1812_reg[23]_i_1_n_1 ;
  wire \neg_ti9_reg_1812_reg[23]_i_1_n_2 ;
  wire \neg_ti9_reg_1812_reg[23]_i_1_n_3 ;
  wire \neg_ti9_reg_1812_reg[23]_i_1_n_4 ;
  wire \neg_ti9_reg_1812_reg[23]_i_1_n_5 ;
  wire \neg_ti9_reg_1812_reg[23]_i_1_n_6 ;
  wire \neg_ti9_reg_1812_reg[23]_i_1_n_7 ;
  wire \neg_ti9_reg_1812_reg[27]_i_1_n_0 ;
  wire \neg_ti9_reg_1812_reg[27]_i_1_n_1 ;
  wire \neg_ti9_reg_1812_reg[27]_i_1_n_2 ;
  wire \neg_ti9_reg_1812_reg[27]_i_1_n_3 ;
  wire \neg_ti9_reg_1812_reg[27]_i_1_n_4 ;
  wire \neg_ti9_reg_1812_reg[27]_i_1_n_5 ;
  wire \neg_ti9_reg_1812_reg[27]_i_1_n_6 ;
  wire \neg_ti9_reg_1812_reg[27]_i_1_n_7 ;
  wire \neg_ti9_reg_1812_reg[31]_i_1_n_0 ;
  wire \neg_ti9_reg_1812_reg[31]_i_1_n_1 ;
  wire \neg_ti9_reg_1812_reg[31]_i_1_n_2 ;
  wire \neg_ti9_reg_1812_reg[31]_i_1_n_3 ;
  wire \neg_ti9_reg_1812_reg[31]_i_1_n_4 ;
  wire \neg_ti9_reg_1812_reg[31]_i_1_n_5 ;
  wire \neg_ti9_reg_1812_reg[31]_i_1_n_6 ;
  wire \neg_ti9_reg_1812_reg[31]_i_1_n_7 ;
  wire \neg_ti9_reg_1812_reg[33]_i_2_n_3 ;
  wire \neg_ti9_reg_1812_reg[33]_i_2_n_6 ;
  wire \neg_ti9_reg_1812_reg[33]_i_2_n_7 ;
  wire [33:15]neg_ti_reg_1976;
  wire neg_ti_reg_19760;
  wire \neg_ti_reg_1976[15]_i_10_n_0 ;
  wire \neg_ti_reg_1976[15]_i_11_n_0 ;
  wire \neg_ti_reg_1976[15]_i_13_n_0 ;
  wire \neg_ti_reg_1976[15]_i_14_n_0 ;
  wire \neg_ti_reg_1976[15]_i_15_n_0 ;
  wire \neg_ti_reg_1976[15]_i_16_n_0 ;
  wire \neg_ti_reg_1976[15]_i_17_n_0 ;
  wire \neg_ti_reg_1976[15]_i_18_n_0 ;
  wire \neg_ti_reg_1976[15]_i_19_n_0 ;
  wire \neg_ti_reg_1976[15]_i_3_n_0 ;
  wire \neg_ti_reg_1976[15]_i_4_n_0 ;
  wire \neg_ti_reg_1976[15]_i_5_n_0 ;
  wire \neg_ti_reg_1976[15]_i_6_n_0 ;
  wire \neg_ti_reg_1976[15]_i_8_n_0 ;
  wire \neg_ti_reg_1976[15]_i_9_n_0 ;
  wire \neg_ti_reg_1976[19]_i_2_n_0 ;
  wire \neg_ti_reg_1976[19]_i_3_n_0 ;
  wire \neg_ti_reg_1976[19]_i_4_n_0 ;
  wire \neg_ti_reg_1976[19]_i_5_n_0 ;
  wire \neg_ti_reg_1976[23]_i_2_n_0 ;
  wire \neg_ti_reg_1976[23]_i_3_n_0 ;
  wire \neg_ti_reg_1976[23]_i_4_n_0 ;
  wire \neg_ti_reg_1976[23]_i_5_n_0 ;
  wire \neg_ti_reg_1976[27]_i_2_n_0 ;
  wire \neg_ti_reg_1976[27]_i_3_n_0 ;
  wire \neg_ti_reg_1976[27]_i_4_n_0 ;
  wire \neg_ti_reg_1976[27]_i_5_n_0 ;
  wire \neg_ti_reg_1976[31]_i_2_n_0 ;
  wire \neg_ti_reg_1976[31]_i_3_n_0 ;
  wire \neg_ti_reg_1976[31]_i_4_n_0 ;
  wire \neg_ti_reg_1976[31]_i_5_n_0 ;
  wire \neg_ti_reg_1976[33]_i_3_n_0 ;
  wire \neg_ti_reg_1976[33]_i_4_n_0 ;
  wire \neg_ti_reg_1976_reg[15]_i_12_n_0 ;
  wire \neg_ti_reg_1976_reg[15]_i_12_n_1 ;
  wire \neg_ti_reg_1976_reg[15]_i_12_n_2 ;
  wire \neg_ti_reg_1976_reg[15]_i_12_n_3 ;
  wire \neg_ti_reg_1976_reg[15]_i_1_n_0 ;
  wire \neg_ti_reg_1976_reg[15]_i_1_n_1 ;
  wire \neg_ti_reg_1976_reg[15]_i_1_n_2 ;
  wire \neg_ti_reg_1976_reg[15]_i_1_n_3 ;
  wire \neg_ti_reg_1976_reg[15]_i_1_n_4 ;
  wire \neg_ti_reg_1976_reg[15]_i_2_n_0 ;
  wire \neg_ti_reg_1976_reg[15]_i_2_n_1 ;
  wire \neg_ti_reg_1976_reg[15]_i_2_n_2 ;
  wire \neg_ti_reg_1976_reg[15]_i_2_n_3 ;
  wire \neg_ti_reg_1976_reg[15]_i_7_n_0 ;
  wire \neg_ti_reg_1976_reg[15]_i_7_n_1 ;
  wire \neg_ti_reg_1976_reg[15]_i_7_n_2 ;
  wire \neg_ti_reg_1976_reg[15]_i_7_n_3 ;
  wire \neg_ti_reg_1976_reg[19]_i_1_n_0 ;
  wire \neg_ti_reg_1976_reg[19]_i_1_n_1 ;
  wire \neg_ti_reg_1976_reg[19]_i_1_n_2 ;
  wire \neg_ti_reg_1976_reg[19]_i_1_n_3 ;
  wire \neg_ti_reg_1976_reg[19]_i_1_n_4 ;
  wire \neg_ti_reg_1976_reg[19]_i_1_n_5 ;
  wire \neg_ti_reg_1976_reg[19]_i_1_n_6 ;
  wire \neg_ti_reg_1976_reg[19]_i_1_n_7 ;
  wire \neg_ti_reg_1976_reg[23]_i_1_n_0 ;
  wire \neg_ti_reg_1976_reg[23]_i_1_n_1 ;
  wire \neg_ti_reg_1976_reg[23]_i_1_n_2 ;
  wire \neg_ti_reg_1976_reg[23]_i_1_n_3 ;
  wire \neg_ti_reg_1976_reg[23]_i_1_n_4 ;
  wire \neg_ti_reg_1976_reg[23]_i_1_n_5 ;
  wire \neg_ti_reg_1976_reg[23]_i_1_n_6 ;
  wire \neg_ti_reg_1976_reg[23]_i_1_n_7 ;
  wire \neg_ti_reg_1976_reg[27]_i_1_n_0 ;
  wire \neg_ti_reg_1976_reg[27]_i_1_n_1 ;
  wire \neg_ti_reg_1976_reg[27]_i_1_n_2 ;
  wire \neg_ti_reg_1976_reg[27]_i_1_n_3 ;
  wire \neg_ti_reg_1976_reg[27]_i_1_n_4 ;
  wire \neg_ti_reg_1976_reg[27]_i_1_n_5 ;
  wire \neg_ti_reg_1976_reg[27]_i_1_n_6 ;
  wire \neg_ti_reg_1976_reg[27]_i_1_n_7 ;
  wire \neg_ti_reg_1976_reg[31]_i_1_n_0 ;
  wire \neg_ti_reg_1976_reg[31]_i_1_n_1 ;
  wire \neg_ti_reg_1976_reg[31]_i_1_n_2 ;
  wire \neg_ti_reg_1976_reg[31]_i_1_n_3 ;
  wire \neg_ti_reg_1976_reg[31]_i_1_n_4 ;
  wire \neg_ti_reg_1976_reg[31]_i_1_n_5 ;
  wire \neg_ti_reg_1976_reg[31]_i_1_n_6 ;
  wire \neg_ti_reg_1976_reg[31]_i_1_n_7 ;
  wire \neg_ti_reg_1976_reg[33]_i_2_n_3 ;
  wire \neg_ti_reg_1976_reg[33]_i_2_n_6 ;
  wire \neg_ti_reg_1976_reg[33]_i_2_n_7 ;
  wire [16:13]p_0_in;
  wire p_11_in;
  wire p_7_in;
  wire p_8_in;
  wire [33:16]p_Val2_11_1_fu_661_p2;
  wire \p_Val2_11_1_reg_1681[19]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1681[19]_i_3_n_0 ;
  wire \p_Val2_11_1_reg_1681[19]_i_4_n_0 ;
  wire \p_Val2_11_1_reg_1681[19]_i_5_n_0 ;
  wire \p_Val2_11_1_reg_1681[23]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1681[23]_i_3_n_0 ;
  wire \p_Val2_11_1_reg_1681[23]_i_4_n_0 ;
  wire \p_Val2_11_1_reg_1681[23]_i_5_n_0 ;
  wire \p_Val2_11_1_reg_1681[27]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1681[27]_i_3_n_0 ;
  wire \p_Val2_11_1_reg_1681[27]_i_4_n_0 ;
  wire \p_Val2_11_1_reg_1681[27]_i_5_n_0 ;
  wire \p_Val2_11_1_reg_1681[31]_i_2_n_0 ;
  wire \p_Val2_11_1_reg_1681[31]_i_3_n_0 ;
  wire \p_Val2_11_1_reg_1681[31]_i_4_n_0 ;
  wire \p_Val2_11_1_reg_1681[31]_i_5_n_0 ;
  wire \p_Val2_11_1_reg_1681_reg[19]_i_1_n_0 ;
  wire \p_Val2_11_1_reg_1681_reg[19]_i_1_n_1 ;
  wire \p_Val2_11_1_reg_1681_reg[19]_i_1_n_2 ;
  wire \p_Val2_11_1_reg_1681_reg[19]_i_1_n_3 ;
  wire \p_Val2_11_1_reg_1681_reg[23]_i_1_n_0 ;
  wire \p_Val2_11_1_reg_1681_reg[23]_i_1_n_1 ;
  wire \p_Val2_11_1_reg_1681_reg[23]_i_1_n_2 ;
  wire \p_Val2_11_1_reg_1681_reg[23]_i_1_n_3 ;
  wire \p_Val2_11_1_reg_1681_reg[27]_i_1_n_0 ;
  wire \p_Val2_11_1_reg_1681_reg[27]_i_1_n_1 ;
  wire \p_Val2_11_1_reg_1681_reg[27]_i_1_n_2 ;
  wire \p_Val2_11_1_reg_1681_reg[27]_i_1_n_3 ;
  wire \p_Val2_11_1_reg_1681_reg[31]_i_1_n_0 ;
  wire \p_Val2_11_1_reg_1681_reg[31]_i_1_n_1 ;
  wire \p_Val2_11_1_reg_1681_reg[31]_i_1_n_2 ;
  wire \p_Val2_11_1_reg_1681_reg[31]_i_1_n_3 ;
  wire [33:16]p_Val2_11_2_fu_501_p2;
  wire \p_Val2_11_2_reg_1578[19]_i_2_n_0 ;
  wire \p_Val2_11_2_reg_1578[19]_i_3_n_0 ;
  wire \p_Val2_11_2_reg_1578[19]_i_4_n_0 ;
  wire \p_Val2_11_2_reg_1578[19]_i_5_n_0 ;
  wire \p_Val2_11_2_reg_1578[23]_i_2_n_0 ;
  wire \p_Val2_11_2_reg_1578[23]_i_3_n_0 ;
  wire \p_Val2_11_2_reg_1578[23]_i_4_n_0 ;
  wire \p_Val2_11_2_reg_1578[23]_i_5_n_0 ;
  wire \p_Val2_11_2_reg_1578[27]_i_2_n_0 ;
  wire \p_Val2_11_2_reg_1578[27]_i_3_n_0 ;
  wire \p_Val2_11_2_reg_1578[27]_i_4_n_0 ;
  wire \p_Val2_11_2_reg_1578[27]_i_5_n_0 ;
  wire \p_Val2_11_2_reg_1578[31]_i_2_n_0 ;
  wire \p_Val2_11_2_reg_1578[31]_i_3_n_0 ;
  wire \p_Val2_11_2_reg_1578[31]_i_4_n_0 ;
  wire \p_Val2_11_2_reg_1578[31]_i_5_n_0 ;
  wire \p_Val2_11_2_reg_1578_reg[19]_i_1_n_0 ;
  wire \p_Val2_11_2_reg_1578_reg[19]_i_1_n_1 ;
  wire \p_Val2_11_2_reg_1578_reg[19]_i_1_n_2 ;
  wire \p_Val2_11_2_reg_1578_reg[19]_i_1_n_3 ;
  wire \p_Val2_11_2_reg_1578_reg[23]_i_1_n_0 ;
  wire \p_Val2_11_2_reg_1578_reg[23]_i_1_n_1 ;
  wire \p_Val2_11_2_reg_1578_reg[23]_i_1_n_2 ;
  wire \p_Val2_11_2_reg_1578_reg[23]_i_1_n_3 ;
  wire \p_Val2_11_2_reg_1578_reg[27]_i_1_n_0 ;
  wire \p_Val2_11_2_reg_1578_reg[27]_i_1_n_1 ;
  wire \p_Val2_11_2_reg_1578_reg[27]_i_1_n_2 ;
  wire \p_Val2_11_2_reg_1578_reg[27]_i_1_n_3 ;
  wire \p_Val2_11_2_reg_1578_reg[31]_i_1_n_0 ;
  wire \p_Val2_11_2_reg_1578_reg[31]_i_1_n_1 ;
  wire \p_Val2_11_2_reg_1578_reg[31]_i_1_n_2 ;
  wire \p_Val2_11_2_reg_1578_reg[31]_i_1_n_3 ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[16] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[17] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[18] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[19] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[20] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[21] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[22] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[23] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[24] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[25] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[26] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[27] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[28] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[29] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[30] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[31] ;
  wire \p_Val2_11_2_reg_1578_reg_n_0_[32] ;
  wire [33:0]p_Val2_11_4_fu_629_p2;
  wire \p_Val2_11_4_reg_1659[11]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1659[11]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1659[11]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1659[11]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1659[15]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1659[15]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1659[15]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1659[15]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1659[19]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1659[19]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1659[19]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1659[19]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1659[23]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1659[23]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1659[23]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1659[23]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1659[27]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1659[27]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1659[27]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1659[27]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1659[31]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1659[31]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1659[31]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1659[31]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1659[3]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1659[3]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1659[3]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1659[3]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1659[7]_i_2_n_0 ;
  wire \p_Val2_11_4_reg_1659[7]_i_3_n_0 ;
  wire \p_Val2_11_4_reg_1659[7]_i_4_n_0 ;
  wire \p_Val2_11_4_reg_1659[7]_i_5_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[11]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[11]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1659_reg[11]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1659_reg[11]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1659_reg[15]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[15]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1659_reg[15]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1659_reg[15]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1659_reg[19]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[19]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1659_reg[19]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1659_reg[19]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1659_reg[23]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[23]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1659_reg[23]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1659_reg[23]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1659_reg[27]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[27]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1659_reg[27]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1659_reg[27]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1659_reg[31]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[31]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1659_reg[31]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1659_reg[31]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1659_reg[3]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[3]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1659_reg[3]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1659_reg[3]_i_1_n_3 ;
  wire \p_Val2_11_4_reg_1659_reg[7]_i_1_n_0 ;
  wire \p_Val2_11_4_reg_1659_reg[7]_i_1_n_1 ;
  wire \p_Val2_11_4_reg_1659_reg[7]_i_1_n_2 ;
  wire \p_Val2_11_4_reg_1659_reg[7]_i_1_n_3 ;
  wire [33:16]p_Val2_11_6_fu_645_p2;
  wire \p_Val2_11_6_reg_1670[19]_i_2_n_0 ;
  wire \p_Val2_11_6_reg_1670[19]_i_3_n_0 ;
  wire \p_Val2_11_6_reg_1670[19]_i_4_n_0 ;
  wire \p_Val2_11_6_reg_1670[19]_i_5_n_0 ;
  wire \p_Val2_11_6_reg_1670[23]_i_2_n_0 ;
  wire \p_Val2_11_6_reg_1670[23]_i_3_n_0 ;
  wire \p_Val2_11_6_reg_1670[23]_i_4_n_0 ;
  wire \p_Val2_11_6_reg_1670[23]_i_5_n_0 ;
  wire \p_Val2_11_6_reg_1670[27]_i_2_n_0 ;
  wire \p_Val2_11_6_reg_1670[27]_i_3_n_0 ;
  wire \p_Val2_11_6_reg_1670[27]_i_4_n_0 ;
  wire \p_Val2_11_6_reg_1670[27]_i_5_n_0 ;
  wire \p_Val2_11_6_reg_1670[31]_i_2_n_0 ;
  wire \p_Val2_11_6_reg_1670[31]_i_3_n_0 ;
  wire \p_Val2_11_6_reg_1670[31]_i_4_n_0 ;
  wire \p_Val2_11_6_reg_1670[31]_i_5_n_0 ;
  wire \p_Val2_11_6_reg_1670_reg[19]_i_1_n_0 ;
  wire \p_Val2_11_6_reg_1670_reg[19]_i_1_n_1 ;
  wire \p_Val2_11_6_reg_1670_reg[19]_i_1_n_2 ;
  wire \p_Val2_11_6_reg_1670_reg[19]_i_1_n_3 ;
  wire \p_Val2_11_6_reg_1670_reg[23]_i_1_n_0 ;
  wire \p_Val2_11_6_reg_1670_reg[23]_i_1_n_1 ;
  wire \p_Val2_11_6_reg_1670_reg[23]_i_1_n_2 ;
  wire \p_Val2_11_6_reg_1670_reg[23]_i_1_n_3 ;
  wire \p_Val2_11_6_reg_1670_reg[27]_i_1_n_0 ;
  wire \p_Val2_11_6_reg_1670_reg[27]_i_1_n_1 ;
  wire \p_Val2_11_6_reg_1670_reg[27]_i_1_n_2 ;
  wire \p_Val2_11_6_reg_1670_reg[27]_i_1_n_3 ;
  wire \p_Val2_11_6_reg_1670_reg[31]_i_1_n_0 ;
  wire \p_Val2_11_6_reg_1670_reg[31]_i_1_n_1 ;
  wire \p_Val2_11_6_reg_1670_reg[31]_i_1_n_2 ;
  wire \p_Val2_11_6_reg_1670_reg[31]_i_1_n_3 ;
  wire [33:16]p_Val2_11_8_fu_551_p2;
  wire \p_Val2_11_8_reg_1612[18]_i_2_n_0 ;
  wire \p_Val2_11_8_reg_1612[18]_i_3_n_0 ;
  wire \p_Val2_11_8_reg_1612[18]_i_4_n_0 ;
  wire \p_Val2_11_8_reg_1612[22]_i_2_n_0 ;
  wire \p_Val2_11_8_reg_1612[22]_i_3_n_0 ;
  wire \p_Val2_11_8_reg_1612[22]_i_4_n_0 ;
  wire \p_Val2_11_8_reg_1612[22]_i_5_n_0 ;
  wire \p_Val2_11_8_reg_1612[26]_i_2_n_0 ;
  wire \p_Val2_11_8_reg_1612[26]_i_3_n_0 ;
  wire \p_Val2_11_8_reg_1612[26]_i_4_n_0 ;
  wire \p_Val2_11_8_reg_1612[26]_i_5_n_0 ;
  wire \p_Val2_11_8_reg_1612[30]_i_2_n_0 ;
  wire \p_Val2_11_8_reg_1612[30]_i_3_n_0 ;
  wire \p_Val2_11_8_reg_1612[30]_i_4_n_0 ;
  wire \p_Val2_11_8_reg_1612[30]_i_5_n_0 ;
  wire \p_Val2_11_8_reg_1612[32]_i_3_n_0 ;
  wire \p_Val2_11_8_reg_1612[32]_i_4_n_0 ;
  wire \p_Val2_11_8_reg_1612_reg[18]_i_1_n_0 ;
  wire \p_Val2_11_8_reg_1612_reg[18]_i_1_n_1 ;
  wire \p_Val2_11_8_reg_1612_reg[18]_i_1_n_2 ;
  wire \p_Val2_11_8_reg_1612_reg[18]_i_1_n_3 ;
  wire \p_Val2_11_8_reg_1612_reg[22]_i_1_n_0 ;
  wire \p_Val2_11_8_reg_1612_reg[22]_i_1_n_1 ;
  wire \p_Val2_11_8_reg_1612_reg[22]_i_1_n_2 ;
  wire \p_Val2_11_8_reg_1612_reg[22]_i_1_n_3 ;
  wire \p_Val2_11_8_reg_1612_reg[26]_i_1_n_0 ;
  wire \p_Val2_11_8_reg_1612_reg[26]_i_1_n_1 ;
  wire \p_Val2_11_8_reg_1612_reg[26]_i_1_n_2 ;
  wire \p_Val2_11_8_reg_1612_reg[26]_i_1_n_3 ;
  wire \p_Val2_11_8_reg_1612_reg[30]_i_1_n_0 ;
  wire \p_Val2_11_8_reg_1612_reg[30]_i_1_n_1 ;
  wire \p_Val2_11_8_reg_1612_reg[30]_i_1_n_2 ;
  wire \p_Val2_11_8_reg_1612_reg[30]_i_1_n_3 ;
  wire \p_Val2_11_8_reg_1612_reg[32]_i_2_n_2 ;
  wire \p_Val2_11_8_reg_1612_reg[32]_i_2_n_3 ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[16] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[17] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[18] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[19] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[20] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[21] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[22] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[23] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[24] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[25] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[26] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[27] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[28] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[29] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[30] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[31] ;
  wire \p_Val2_11_8_reg_1612_reg_n_0_[32] ;
  wire [33:0]p_Val2_11_s_fu_567_p2;
  wire \p_Val2_11_s_reg_1623[11]_i_2_n_0 ;
  wire \p_Val2_11_s_reg_1623[11]_i_3_n_0 ;
  wire \p_Val2_11_s_reg_1623[11]_i_4_n_0 ;
  wire \p_Val2_11_s_reg_1623[11]_i_5_n_0 ;
  wire \p_Val2_11_s_reg_1623[15]_i_2_n_0 ;
  wire \p_Val2_11_s_reg_1623[15]_i_3_n_0 ;
  wire \p_Val2_11_s_reg_1623[15]_i_4_n_0 ;
  wire \p_Val2_11_s_reg_1623[15]_i_5_n_0 ;
  wire \p_Val2_11_s_reg_1623[19]_i_2_n_0 ;
  wire \p_Val2_11_s_reg_1623[19]_i_3_n_0 ;
  wire \p_Val2_11_s_reg_1623[19]_i_4_n_0 ;
  wire \p_Val2_11_s_reg_1623[19]_i_5_n_0 ;
  wire \p_Val2_11_s_reg_1623[23]_i_2_n_0 ;
  wire \p_Val2_11_s_reg_1623[23]_i_3_n_0 ;
  wire \p_Val2_11_s_reg_1623[23]_i_4_n_0 ;
  wire \p_Val2_11_s_reg_1623[23]_i_5_n_0 ;
  wire \p_Val2_11_s_reg_1623[27]_i_2_n_0 ;
  wire \p_Val2_11_s_reg_1623[27]_i_3_n_0 ;
  wire \p_Val2_11_s_reg_1623[27]_i_4_n_0 ;
  wire \p_Val2_11_s_reg_1623[27]_i_5_n_0 ;
  wire \p_Val2_11_s_reg_1623[31]_i_2_n_0 ;
  wire \p_Val2_11_s_reg_1623[31]_i_3_n_0 ;
  wire \p_Val2_11_s_reg_1623[31]_i_4_n_0 ;
  wire \p_Val2_11_s_reg_1623[31]_i_5_n_0 ;
  wire \p_Val2_11_s_reg_1623[3]_i_2_n_0 ;
  wire \p_Val2_11_s_reg_1623[3]_i_3_n_0 ;
  wire \p_Val2_11_s_reg_1623[3]_i_4_n_0 ;
  wire \p_Val2_11_s_reg_1623[3]_i_5_n_0 ;
  wire \p_Val2_11_s_reg_1623[7]_i_2_n_0 ;
  wire \p_Val2_11_s_reg_1623[7]_i_3_n_0 ;
  wire \p_Val2_11_s_reg_1623[7]_i_4_n_0 ;
  wire \p_Val2_11_s_reg_1623[7]_i_5_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[11]_i_1_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[11]_i_1_n_1 ;
  wire \p_Val2_11_s_reg_1623_reg[11]_i_1_n_2 ;
  wire \p_Val2_11_s_reg_1623_reg[11]_i_1_n_3 ;
  wire \p_Val2_11_s_reg_1623_reg[15]_i_1_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[15]_i_1_n_1 ;
  wire \p_Val2_11_s_reg_1623_reg[15]_i_1_n_2 ;
  wire \p_Val2_11_s_reg_1623_reg[15]_i_1_n_3 ;
  wire \p_Val2_11_s_reg_1623_reg[19]_i_1_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[19]_i_1_n_1 ;
  wire \p_Val2_11_s_reg_1623_reg[19]_i_1_n_2 ;
  wire \p_Val2_11_s_reg_1623_reg[19]_i_1_n_3 ;
  wire \p_Val2_11_s_reg_1623_reg[23]_i_1_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[23]_i_1_n_1 ;
  wire \p_Val2_11_s_reg_1623_reg[23]_i_1_n_2 ;
  wire \p_Val2_11_s_reg_1623_reg[23]_i_1_n_3 ;
  wire \p_Val2_11_s_reg_1623_reg[27]_i_1_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[27]_i_1_n_1 ;
  wire \p_Val2_11_s_reg_1623_reg[27]_i_1_n_2 ;
  wire \p_Val2_11_s_reg_1623_reg[27]_i_1_n_3 ;
  wire \p_Val2_11_s_reg_1623_reg[31]_i_1_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[31]_i_1_n_1 ;
  wire \p_Val2_11_s_reg_1623_reg[31]_i_1_n_2 ;
  wire \p_Val2_11_s_reg_1623_reg[31]_i_1_n_3 ;
  wire \p_Val2_11_s_reg_1623_reg[3]_i_1_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[3]_i_1_n_1 ;
  wire \p_Val2_11_s_reg_1623_reg[3]_i_1_n_2 ;
  wire \p_Val2_11_s_reg_1623_reg[3]_i_1_n_3 ;
  wire \p_Val2_11_s_reg_1623_reg[7]_i_1_n_0 ;
  wire \p_Val2_11_s_reg_1623_reg[7]_i_1_n_1 ;
  wire \p_Val2_11_s_reg_1623_reg[7]_i_1_n_2 ;
  wire \p_Val2_11_s_reg_1623_reg[7]_i_1_n_3 ;
  wire \p_Val2_14_1_reg_1781[15]_i_2_n_0 ;
  wire \p_Val2_14_1_reg_1781[15]_i_3_n_0 ;
  wire \p_Val2_14_1_reg_1781[15]_i_4_n_0 ;
  wire \p_Val2_14_1_reg_1781[18]_i_2_n_0 ;
  wire \p_Val2_14_1_reg_1781[18]_i_3_n_0 ;
  wire \p_Val2_14_1_reg_1781[18]_i_4_n_0 ;
  wire \p_Val2_14_1_reg_1781[18]_i_5_n_0 ;
  wire \p_Val2_14_1_reg_1781[22]_i_2_n_0 ;
  wire \p_Val2_14_1_reg_1781[22]_i_3_n_0 ;
  wire \p_Val2_14_1_reg_1781[22]_i_4_n_0 ;
  wire \p_Val2_14_1_reg_1781[22]_i_5_n_0 ;
  wire \p_Val2_14_1_reg_1781[26]_i_2_n_0 ;
  wire \p_Val2_14_1_reg_1781[26]_i_3_n_0 ;
  wire \p_Val2_14_1_reg_1781[26]_i_4_n_0 ;
  wire \p_Val2_14_1_reg_1781[26]_i_5_n_0 ;
  wire \p_Val2_14_1_reg_1781_reg[15]_i_1_n_0 ;
  wire \p_Val2_14_1_reg_1781_reg[15]_i_1_n_1 ;
  wire \p_Val2_14_1_reg_1781_reg[15]_i_1_n_2 ;
  wire \p_Val2_14_1_reg_1781_reg[15]_i_1_n_3 ;
  wire \p_Val2_14_1_reg_1781_reg[15]_i_1_n_4 ;
  wire \p_Val2_14_1_reg_1781_reg[15]_i_1_n_5 ;
  wire \p_Val2_14_1_reg_1781_reg[15]_i_1_n_6 ;
  wire \p_Val2_14_1_reg_1781_reg[18]_i_1_n_0 ;
  wire \p_Val2_14_1_reg_1781_reg[18]_i_1_n_1 ;
  wire \p_Val2_14_1_reg_1781_reg[18]_i_1_n_2 ;
  wire \p_Val2_14_1_reg_1781_reg[18]_i_1_n_3 ;
  wire \p_Val2_14_1_reg_1781_reg[18]_i_1_n_4 ;
  wire \p_Val2_14_1_reg_1781_reg[18]_i_1_n_5 ;
  wire \p_Val2_14_1_reg_1781_reg[18]_i_1_n_6 ;
  wire \p_Val2_14_1_reg_1781_reg[18]_i_1_n_7 ;
  wire \p_Val2_14_1_reg_1781_reg[22]_i_1_n_0 ;
  wire \p_Val2_14_1_reg_1781_reg[22]_i_1_n_1 ;
  wire \p_Val2_14_1_reg_1781_reg[22]_i_1_n_2 ;
  wire \p_Val2_14_1_reg_1781_reg[22]_i_1_n_3 ;
  wire \p_Val2_14_1_reg_1781_reg[22]_i_1_n_4 ;
  wire \p_Val2_14_1_reg_1781_reg[22]_i_1_n_5 ;
  wire \p_Val2_14_1_reg_1781_reg[22]_i_1_n_6 ;
  wire \p_Val2_14_1_reg_1781_reg[22]_i_1_n_7 ;
  wire \p_Val2_14_1_reg_1781_reg[26]_i_1_n_0 ;
  wire \p_Val2_14_1_reg_1781_reg[26]_i_1_n_1 ;
  wire \p_Val2_14_1_reg_1781_reg[26]_i_1_n_2 ;
  wire \p_Val2_14_1_reg_1781_reg[26]_i_1_n_3 ;
  wire \p_Val2_14_1_reg_1781_reg[26]_i_1_n_4 ;
  wire \p_Val2_14_1_reg_1781_reg[26]_i_1_n_5 ;
  wire \p_Val2_14_1_reg_1781_reg[26]_i_1_n_6 ;
  wire \p_Val2_14_1_reg_1781_reg[26]_i_1_n_7 ;
  wire \p_Val2_14_2_reg_1909[15]_i_1_n_0 ;
  wire \p_Val2_14_2_reg_1909[16]_i_2_n_0 ;
  wire \p_Val2_14_2_reg_1909[16]_i_3_n_0 ;
  wire \p_Val2_14_2_reg_1909[16]_i_4_n_0 ;
  wire \p_Val2_14_2_reg_1909[16]_i_5_n_0 ;
  wire \p_Val2_14_2_reg_1909[19]_i_2_n_0 ;
  wire \p_Val2_14_2_reg_1909[19]_i_3_n_0 ;
  wire \p_Val2_14_2_reg_1909[19]_i_4_n_0 ;
  wire \p_Val2_14_2_reg_1909[19]_i_5_n_0 ;
  wire \p_Val2_14_2_reg_1909[23]_i_2_n_0 ;
  wire \p_Val2_14_2_reg_1909[23]_i_3_n_0 ;
  wire \p_Val2_14_2_reg_1909[23]_i_4_n_0 ;
  wire \p_Val2_14_2_reg_1909[23]_i_5_n_0 ;
  wire \p_Val2_14_2_reg_1909[27]_i_2_n_0 ;
  wire \p_Val2_14_2_reg_1909[27]_i_3_n_0 ;
  wire \p_Val2_14_2_reg_1909[27]_i_4_n_0 ;
  wire \p_Val2_14_2_reg_1909[27]_i_5_n_0 ;
  wire \p_Val2_14_2_reg_1909_reg[16]_i_1_n_0 ;
  wire \p_Val2_14_2_reg_1909_reg[16]_i_1_n_1 ;
  wire \p_Val2_14_2_reg_1909_reg[16]_i_1_n_2 ;
  wire \p_Val2_14_2_reg_1909_reg[16]_i_1_n_3 ;
  wire \p_Val2_14_2_reg_1909_reg[16]_i_1_n_4 ;
  wire \p_Val2_14_2_reg_1909_reg[16]_i_1_n_5 ;
  wire \p_Val2_14_2_reg_1909_reg[16]_i_1_n_6 ;
  wire \p_Val2_14_2_reg_1909_reg[19]_i_1_n_0 ;
  wire \p_Val2_14_2_reg_1909_reg[19]_i_1_n_1 ;
  wire \p_Val2_14_2_reg_1909_reg[19]_i_1_n_2 ;
  wire \p_Val2_14_2_reg_1909_reg[19]_i_1_n_3 ;
  wire \p_Val2_14_2_reg_1909_reg[19]_i_1_n_4 ;
  wire \p_Val2_14_2_reg_1909_reg[19]_i_1_n_5 ;
  wire \p_Val2_14_2_reg_1909_reg[19]_i_1_n_6 ;
  wire \p_Val2_14_2_reg_1909_reg[19]_i_1_n_7 ;
  wire \p_Val2_14_2_reg_1909_reg[23]_i_1_n_0 ;
  wire \p_Val2_14_2_reg_1909_reg[23]_i_1_n_1 ;
  wire \p_Val2_14_2_reg_1909_reg[23]_i_1_n_2 ;
  wire \p_Val2_14_2_reg_1909_reg[23]_i_1_n_3 ;
  wire \p_Val2_14_2_reg_1909_reg[23]_i_1_n_4 ;
  wire \p_Val2_14_2_reg_1909_reg[23]_i_1_n_5 ;
  wire \p_Val2_14_2_reg_1909_reg[23]_i_1_n_6 ;
  wire \p_Val2_14_2_reg_1909_reg[23]_i_1_n_7 ;
  wire \p_Val2_14_2_reg_1909_reg[27]_i_1_n_0 ;
  wire \p_Val2_14_2_reg_1909_reg[27]_i_1_n_1 ;
  wire \p_Val2_14_2_reg_1909_reg[27]_i_1_n_2 ;
  wire \p_Val2_14_2_reg_1909_reg[27]_i_1_n_3 ;
  wire \p_Val2_14_2_reg_1909_reg[27]_i_1_n_4 ;
  wire \p_Val2_14_2_reg_1909_reg[27]_i_1_n_5 ;
  wire \p_Val2_14_2_reg_1909_reg[27]_i_1_n_6 ;
  wire \p_Val2_14_2_reg_1909_reg[27]_i_1_n_7 ;
  wire \p_Val2_14_3_reg_1955[15]_i_1_n_0 ;
  wire \p_Val2_14_3_reg_1955[16]_i_2_n_0 ;
  wire \p_Val2_14_3_reg_1955[16]_i_3_n_0 ;
  wire \p_Val2_14_3_reg_1955[16]_i_4_n_0 ;
  wire \p_Val2_14_3_reg_1955[16]_i_5_n_0 ;
  wire \p_Val2_14_3_reg_1955[19]_i_2_n_0 ;
  wire \p_Val2_14_3_reg_1955[19]_i_3_n_0 ;
  wire \p_Val2_14_3_reg_1955[19]_i_4_n_0 ;
  wire \p_Val2_14_3_reg_1955[19]_i_5_n_0 ;
  wire \p_Val2_14_3_reg_1955[23]_i_2_n_0 ;
  wire \p_Val2_14_3_reg_1955[23]_i_3_n_0 ;
  wire \p_Val2_14_3_reg_1955[23]_i_4_n_0 ;
  wire \p_Val2_14_3_reg_1955[23]_i_5_n_0 ;
  wire \p_Val2_14_3_reg_1955[27]_i_2_n_0 ;
  wire \p_Val2_14_3_reg_1955[27]_i_3_n_0 ;
  wire \p_Val2_14_3_reg_1955[27]_i_4_n_0 ;
  wire \p_Val2_14_3_reg_1955[27]_i_5_n_0 ;
  wire \p_Val2_14_3_reg_1955_reg[16]_i_1_n_0 ;
  wire \p_Val2_14_3_reg_1955_reg[16]_i_1_n_1 ;
  wire \p_Val2_14_3_reg_1955_reg[16]_i_1_n_2 ;
  wire \p_Val2_14_3_reg_1955_reg[16]_i_1_n_3 ;
  wire \p_Val2_14_3_reg_1955_reg[16]_i_1_n_4 ;
  wire \p_Val2_14_3_reg_1955_reg[16]_i_1_n_5 ;
  wire \p_Val2_14_3_reg_1955_reg[16]_i_1_n_6 ;
  wire \p_Val2_14_3_reg_1955_reg[19]_i_1_n_0 ;
  wire \p_Val2_14_3_reg_1955_reg[19]_i_1_n_1 ;
  wire \p_Val2_14_3_reg_1955_reg[19]_i_1_n_2 ;
  wire \p_Val2_14_3_reg_1955_reg[19]_i_1_n_3 ;
  wire \p_Val2_14_3_reg_1955_reg[19]_i_1_n_4 ;
  wire \p_Val2_14_3_reg_1955_reg[19]_i_1_n_5 ;
  wire \p_Val2_14_3_reg_1955_reg[19]_i_1_n_6 ;
  wire \p_Val2_14_3_reg_1955_reg[19]_i_1_n_7 ;
  wire \p_Val2_14_3_reg_1955_reg[23]_i_1_n_0 ;
  wire \p_Val2_14_3_reg_1955_reg[23]_i_1_n_1 ;
  wire \p_Val2_14_3_reg_1955_reg[23]_i_1_n_2 ;
  wire \p_Val2_14_3_reg_1955_reg[23]_i_1_n_3 ;
  wire \p_Val2_14_3_reg_1955_reg[23]_i_1_n_4 ;
  wire \p_Val2_14_3_reg_1955_reg[23]_i_1_n_5 ;
  wire \p_Val2_14_3_reg_1955_reg[23]_i_1_n_6 ;
  wire \p_Val2_14_3_reg_1955_reg[23]_i_1_n_7 ;
  wire \p_Val2_14_3_reg_1955_reg[27]_i_1_n_0 ;
  wire \p_Val2_14_3_reg_1955_reg[27]_i_1_n_1 ;
  wire \p_Val2_14_3_reg_1955_reg[27]_i_1_n_2 ;
  wire \p_Val2_14_3_reg_1955_reg[27]_i_1_n_3 ;
  wire \p_Val2_14_3_reg_1955_reg[27]_i_1_n_4 ;
  wire \p_Val2_14_3_reg_1955_reg[27]_i_1_n_5 ;
  wire \p_Val2_14_3_reg_1955_reg[27]_i_1_n_6 ;
  wire \p_Val2_14_3_reg_1955_reg[27]_i_1_n_7 ;
  wire \p_Val2_14_4_reg_1837[15]_i_1_n_0 ;
  wire \p_Val2_14_4_reg_1837[16]_i_2_n_0 ;
  wire \p_Val2_14_4_reg_1837[16]_i_3_n_0 ;
  wire \p_Val2_14_4_reg_1837[16]_i_4_n_0 ;
  wire \p_Val2_14_4_reg_1837[16]_i_5_n_0 ;
  wire \p_Val2_14_4_reg_1837[19]_i_2_n_0 ;
  wire \p_Val2_14_4_reg_1837[19]_i_3_n_0 ;
  wire \p_Val2_14_4_reg_1837[19]_i_4_n_0 ;
  wire \p_Val2_14_4_reg_1837[19]_i_5_n_0 ;
  wire \p_Val2_14_4_reg_1837[23]_i_2_n_0 ;
  wire \p_Val2_14_4_reg_1837[23]_i_3_n_0 ;
  wire \p_Val2_14_4_reg_1837[23]_i_4_n_0 ;
  wire \p_Val2_14_4_reg_1837[23]_i_5_n_0 ;
  wire \p_Val2_14_4_reg_1837[27]_i_2_n_0 ;
  wire \p_Val2_14_4_reg_1837[27]_i_3_n_0 ;
  wire \p_Val2_14_4_reg_1837[27]_i_4_n_0 ;
  wire \p_Val2_14_4_reg_1837[27]_i_5_n_0 ;
  wire \p_Val2_14_4_reg_1837_reg[16]_i_1_n_0 ;
  wire \p_Val2_14_4_reg_1837_reg[16]_i_1_n_1 ;
  wire \p_Val2_14_4_reg_1837_reg[16]_i_1_n_2 ;
  wire \p_Val2_14_4_reg_1837_reg[16]_i_1_n_3 ;
  wire \p_Val2_14_4_reg_1837_reg[16]_i_1_n_4 ;
  wire \p_Val2_14_4_reg_1837_reg[16]_i_1_n_5 ;
  wire \p_Val2_14_4_reg_1837_reg[16]_i_1_n_6 ;
  wire \p_Val2_14_4_reg_1837_reg[19]_i_1_n_0 ;
  wire \p_Val2_14_4_reg_1837_reg[19]_i_1_n_1 ;
  wire \p_Val2_14_4_reg_1837_reg[19]_i_1_n_2 ;
  wire \p_Val2_14_4_reg_1837_reg[19]_i_1_n_3 ;
  wire \p_Val2_14_4_reg_1837_reg[19]_i_1_n_4 ;
  wire \p_Val2_14_4_reg_1837_reg[19]_i_1_n_5 ;
  wire \p_Val2_14_4_reg_1837_reg[19]_i_1_n_6 ;
  wire \p_Val2_14_4_reg_1837_reg[19]_i_1_n_7 ;
  wire \p_Val2_14_4_reg_1837_reg[23]_i_1_n_0 ;
  wire \p_Val2_14_4_reg_1837_reg[23]_i_1_n_1 ;
  wire \p_Val2_14_4_reg_1837_reg[23]_i_1_n_2 ;
  wire \p_Val2_14_4_reg_1837_reg[23]_i_1_n_3 ;
  wire \p_Val2_14_4_reg_1837_reg[23]_i_1_n_4 ;
  wire \p_Val2_14_4_reg_1837_reg[23]_i_1_n_5 ;
  wire \p_Val2_14_4_reg_1837_reg[23]_i_1_n_6 ;
  wire \p_Val2_14_4_reg_1837_reg[23]_i_1_n_7 ;
  wire \p_Val2_14_4_reg_1837_reg[27]_i_1_n_0 ;
  wire \p_Val2_14_4_reg_1837_reg[27]_i_1_n_1 ;
  wire \p_Val2_14_4_reg_1837_reg[27]_i_1_n_2 ;
  wire \p_Val2_14_4_reg_1837_reg[27]_i_1_n_3 ;
  wire \p_Val2_14_4_reg_1837_reg[27]_i_1_n_4 ;
  wire \p_Val2_14_4_reg_1837_reg[27]_i_1_n_5 ;
  wire \p_Val2_14_4_reg_1837_reg[27]_i_1_n_6 ;
  wire \p_Val2_14_4_reg_1837_reg[27]_i_1_n_7 ;
  wire \p_Val2_14_5_reg_1991[15]_i_1_n_0 ;
  wire \p_Val2_14_5_reg_1991[16]_i_2_n_0 ;
  wire \p_Val2_14_5_reg_1991[16]_i_3_n_0 ;
  wire \p_Val2_14_5_reg_1991[16]_i_4_n_0 ;
  wire \p_Val2_14_5_reg_1991[16]_i_5_n_0 ;
  wire \p_Val2_14_5_reg_1991[19]_i_2_n_0 ;
  wire \p_Val2_14_5_reg_1991[19]_i_3_n_0 ;
  wire \p_Val2_14_5_reg_1991[19]_i_4_n_0 ;
  wire \p_Val2_14_5_reg_1991[19]_i_5_n_0 ;
  wire \p_Val2_14_5_reg_1991[23]_i_2_n_0 ;
  wire \p_Val2_14_5_reg_1991[23]_i_3_n_0 ;
  wire \p_Val2_14_5_reg_1991[23]_i_4_n_0 ;
  wire \p_Val2_14_5_reg_1991[23]_i_5_n_0 ;
  wire \p_Val2_14_5_reg_1991[27]_i_2_n_0 ;
  wire \p_Val2_14_5_reg_1991[27]_i_3_n_0 ;
  wire \p_Val2_14_5_reg_1991[27]_i_4_n_0 ;
  wire \p_Val2_14_5_reg_1991[27]_i_5_n_0 ;
  wire \p_Val2_14_5_reg_1991_reg[16]_i_1_n_0 ;
  wire \p_Val2_14_5_reg_1991_reg[16]_i_1_n_1 ;
  wire \p_Val2_14_5_reg_1991_reg[16]_i_1_n_2 ;
  wire \p_Val2_14_5_reg_1991_reg[16]_i_1_n_3 ;
  wire \p_Val2_14_5_reg_1991_reg[16]_i_1_n_4 ;
  wire \p_Val2_14_5_reg_1991_reg[16]_i_1_n_5 ;
  wire \p_Val2_14_5_reg_1991_reg[16]_i_1_n_6 ;
  wire \p_Val2_14_5_reg_1991_reg[19]_i_1_n_0 ;
  wire \p_Val2_14_5_reg_1991_reg[19]_i_1_n_1 ;
  wire \p_Val2_14_5_reg_1991_reg[19]_i_1_n_2 ;
  wire \p_Val2_14_5_reg_1991_reg[19]_i_1_n_3 ;
  wire \p_Val2_14_5_reg_1991_reg[19]_i_1_n_4 ;
  wire \p_Val2_14_5_reg_1991_reg[19]_i_1_n_5 ;
  wire \p_Val2_14_5_reg_1991_reg[19]_i_1_n_6 ;
  wire \p_Val2_14_5_reg_1991_reg[19]_i_1_n_7 ;
  wire \p_Val2_14_5_reg_1991_reg[23]_i_1_n_0 ;
  wire \p_Val2_14_5_reg_1991_reg[23]_i_1_n_1 ;
  wire \p_Val2_14_5_reg_1991_reg[23]_i_1_n_2 ;
  wire \p_Val2_14_5_reg_1991_reg[23]_i_1_n_3 ;
  wire \p_Val2_14_5_reg_1991_reg[23]_i_1_n_4 ;
  wire \p_Val2_14_5_reg_1991_reg[23]_i_1_n_5 ;
  wire \p_Val2_14_5_reg_1991_reg[23]_i_1_n_6 ;
  wire \p_Val2_14_5_reg_1991_reg[23]_i_1_n_7 ;
  wire \p_Val2_14_5_reg_1991_reg[27]_i_1_n_0 ;
  wire \p_Val2_14_5_reg_1991_reg[27]_i_1_n_1 ;
  wire \p_Val2_14_5_reg_1991_reg[27]_i_1_n_2 ;
  wire \p_Val2_14_5_reg_1991_reg[27]_i_1_n_3 ;
  wire \p_Val2_14_5_reg_1991_reg[27]_i_1_n_4 ;
  wire \p_Val2_14_5_reg_1991_reg[27]_i_1_n_5 ;
  wire \p_Val2_14_5_reg_1991_reg[27]_i_1_n_6 ;
  wire \p_Val2_14_5_reg_1991_reg[27]_i_1_n_7 ;
  wire [15:14]p_Val2_15_1_reg_1879;
  wire \p_Val2_15_1_reg_1879[10]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879[11]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879[12]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879[13]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879[14]_i_3_n_0 ;
  wire \p_Val2_15_1_reg_1879[3]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879[4]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879[5]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879[7]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879[9]_i_1_n_0 ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[0] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[10] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[11] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[12] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[13] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[14] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[15] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[1] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[2] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[3] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[4] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[5] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[6] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[7] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[8] ;
  wire \p_Val2_15_1_reg_1879_reg_n_0_[9] ;
  wire [15:14]p_Val2_15_2_reg_19810_in;
  wire \p_Val2_15_2_reg_1981[10]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981[11]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981[12]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981[13]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981[14]_i_2_n_0 ;
  wire \p_Val2_15_2_reg_1981[3]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981[4]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981[5]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981[7]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981[9]_i_1_n_0 ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[0] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[10] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[11] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[12] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[13] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[14] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[15] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[1] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[2] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[3] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[4] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[5] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[6] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[7] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[8] ;
  wire \p_Val2_15_2_reg_1981_reg_n_0_[9] ;
  wire [15:14]p_Val2_15_3_reg_20070_in;
  wire \p_Val2_15_3_reg_2007[10]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007[11]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007[12]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007[13]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007[14]_i_2_n_0 ;
  wire \p_Val2_15_3_reg_2007[3]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007[4]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007[5]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007[7]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007[9]_i_1_n_0 ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[0] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[10] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[11] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[12] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[13] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[14] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[15] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[1] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[2] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[3] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[4] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[5] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[6] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[7] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[8] ;
  wire \p_Val2_15_3_reg_2007_reg_n_0_[9] ;
  wire [15:15]p_Val2_15_4_reg_19350_in;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[0] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[10] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[11] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[12] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[13] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[14] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[15] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[1] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[2] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[3] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[4] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[5] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[6] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[7] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[8] ;
  wire \p_Val2_15_4_reg_1935_reg_n_0_[9] ;
  wire [15:14]p_Val2_15_5_reg_20170_in;
  wire \p_Val2_15_5_reg_2017[10]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017[11]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017[12]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017[13]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017[14]_i_2_n_0 ;
  wire \p_Val2_15_5_reg_2017[3]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017[4]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017[5]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017[7]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017[9]_i_1_n_0 ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[0] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[10] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[11] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[12] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[13] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[14] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[15] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[1] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[2] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[3] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[4] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[5] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[6] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[7] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[8] ;
  wire \p_Val2_15_5_reg_2017_reg_n_0_[9] ;
  wire [15:14]p_Val2_3_reg_19450_in;
  wire \p_Val2_3_reg_1945_reg_n_0_[0] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[10] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[11] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[12] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[13] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[14] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[15] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[1] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[2] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[3] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[4] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[5] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[6] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[7] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[8] ;
  wire \p_Val2_3_reg_1945_reg_n_0_[9] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[15] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[16] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[17] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[18] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[19] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[20] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[21] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[22] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[23] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[24] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[25] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[26] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[27] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[28] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[29] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[30] ;
  wire \p_Val2_7_cast_reg_1589_reg_n_0_[31] ;
  wire \p_Val2_s_6_reg_1863[15]_i_1_n_0 ;
  wire \p_Val2_s_6_reg_1863[16]_i_2_n_0 ;
  wire \p_Val2_s_6_reg_1863[16]_i_3_n_0 ;
  wire \p_Val2_s_6_reg_1863[16]_i_4_n_0 ;
  wire \p_Val2_s_6_reg_1863[16]_i_5_n_0 ;
  wire \p_Val2_s_6_reg_1863[19]_i_2_n_0 ;
  wire \p_Val2_s_6_reg_1863[19]_i_3_n_0 ;
  wire \p_Val2_s_6_reg_1863[19]_i_4_n_0 ;
  wire \p_Val2_s_6_reg_1863[19]_i_5_n_0 ;
  wire \p_Val2_s_6_reg_1863[23]_i_2_n_0 ;
  wire \p_Val2_s_6_reg_1863[23]_i_3_n_0 ;
  wire \p_Val2_s_6_reg_1863[23]_i_4_n_0 ;
  wire \p_Val2_s_6_reg_1863[23]_i_5_n_0 ;
  wire \p_Val2_s_6_reg_1863[27]_i_2_n_0 ;
  wire \p_Val2_s_6_reg_1863[27]_i_3_n_0 ;
  wire \p_Val2_s_6_reg_1863[27]_i_4_n_0 ;
  wire \p_Val2_s_6_reg_1863[27]_i_5_n_0 ;
  wire \p_Val2_s_6_reg_1863_reg[16]_i_1_n_0 ;
  wire \p_Val2_s_6_reg_1863_reg[16]_i_1_n_1 ;
  wire \p_Val2_s_6_reg_1863_reg[16]_i_1_n_2 ;
  wire \p_Val2_s_6_reg_1863_reg[16]_i_1_n_3 ;
  wire \p_Val2_s_6_reg_1863_reg[16]_i_1_n_4 ;
  wire \p_Val2_s_6_reg_1863_reg[16]_i_1_n_5 ;
  wire \p_Val2_s_6_reg_1863_reg[16]_i_1_n_6 ;
  wire \p_Val2_s_6_reg_1863_reg[19]_i_1_n_0 ;
  wire \p_Val2_s_6_reg_1863_reg[19]_i_1_n_1 ;
  wire \p_Val2_s_6_reg_1863_reg[19]_i_1_n_2 ;
  wire \p_Val2_s_6_reg_1863_reg[19]_i_1_n_3 ;
  wire \p_Val2_s_6_reg_1863_reg[19]_i_1_n_4 ;
  wire \p_Val2_s_6_reg_1863_reg[19]_i_1_n_5 ;
  wire \p_Val2_s_6_reg_1863_reg[19]_i_1_n_6 ;
  wire \p_Val2_s_6_reg_1863_reg[19]_i_1_n_7 ;
  wire \p_Val2_s_6_reg_1863_reg[23]_i_1_n_0 ;
  wire \p_Val2_s_6_reg_1863_reg[23]_i_1_n_1 ;
  wire \p_Val2_s_6_reg_1863_reg[23]_i_1_n_2 ;
  wire \p_Val2_s_6_reg_1863_reg[23]_i_1_n_3 ;
  wire \p_Val2_s_6_reg_1863_reg[23]_i_1_n_4 ;
  wire \p_Val2_s_6_reg_1863_reg[23]_i_1_n_5 ;
  wire \p_Val2_s_6_reg_1863_reg[23]_i_1_n_6 ;
  wire \p_Val2_s_6_reg_1863_reg[23]_i_1_n_7 ;
  wire \p_Val2_s_6_reg_1863_reg[27]_i_1_n_0 ;
  wire \p_Val2_s_6_reg_1863_reg[27]_i_1_n_1 ;
  wire \p_Val2_s_6_reg_1863_reg[27]_i_1_n_2 ;
  wire \p_Val2_s_6_reg_1863_reg[27]_i_1_n_3 ;
  wire \p_Val2_s_6_reg_1863_reg[27]_i_1_n_4 ;
  wire \p_Val2_s_6_reg_1863_reg[27]_i_1_n_5 ;
  wire \p_Val2_s_6_reg_1863_reg[27]_i_1_n_6 ;
  wire \p_Val2_s_6_reg_1863_reg[27]_i_1_n_7 ;
  wire [17:14]p_c_V_fu_295_p2;
  wire [17:1]p_c_V_reg_1474;
  wire \p_c_V_reg_1474[10]_i_1_n_0 ;
  wire \p_c_V_reg_1474[11]_i_1_n_0 ;
  wire \p_c_V_reg_1474[12]_i_1_n_0 ;
  wire \p_c_V_reg_1474[13]_i_1_n_0 ;
  wire \p_c_V_reg_1474[17]_i_3_n_0 ;
  wire \p_c_V_reg_1474[17]_i_4_n_0 ;
  wire \p_c_V_reg_1474[4]_i_1_n_0 ;
  wire \p_c_V_reg_1474[5]_i_1_n_0 ;
  wire \p_c_V_reg_1474[6]_i_1_n_0 ;
  wire \p_c_V_reg_1474[8]_i_1_n_0 ;
  wire \p_c_V_reg_1474_reg[17]_i_2_n_1 ;
  wire \p_c_V_reg_1474_reg[17]_i_2_n_2 ;
  wire \p_c_V_reg_1474_reg[17]_i_2_n_3 ;
  wire \p_shl_cast_reg_1555_reg_n_0_[16] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[17] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[18] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[19] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[20] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[21] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[22] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[23] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[24] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[25] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[26] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[27] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[28] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[29] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[30] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[31] ;
  wire \p_shl_cast_reg_1555_reg_n_0_[32] ;
  wire [32:16]p_shl_fu_466_p3;
  wire \r_c_V_reg_1533[10]_i_1_n_0 ;
  wire \r_c_V_reg_1533[11]_i_1_n_0 ;
  wire \r_c_V_reg_1533[12]_i_1_n_0 ;
  wire \r_c_V_reg_1533[13]_i_1_n_0 ;
  wire \r_c_V_reg_1533[17]_i_2_n_0 ;
  wire \r_c_V_reg_1533[17]_i_3_n_0 ;
  wire \r_c_V_reg_1533[4]_i_1_n_0 ;
  wire \r_c_V_reg_1533[5]_i_1_n_0 ;
  wire \r_c_V_reg_1533[6]_i_1_n_0 ;
  wire \r_c_V_reg_1533[8]_i_1_n_0 ;
  wire [16:0]r_c_V_reg_1533_reg;
  wire \r_c_V_reg_1533_reg[17]_i_1_n_1 ;
  wire \r_c_V_reg_1533_reg[17]_i_1_n_2 ;
  wire \r_c_V_reg_1533_reg[17]_i_1_n_3 ;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[10]_i_2_n_0 ;
  wire \rdata_reg[11]_i_2_n_0 ;
  wire \rdata_reg[12]_i_2_n_0 ;
  wire \rdata_reg[13]_i_2_n_0 ;
  wire \rdata_reg[14]_i_2_n_0 ;
  wire \rdata_reg[15]_i_2_n_0 ;
  wire \rdata_reg[16]_i_2_n_0 ;
  wire \rdata_reg[17]_i_2_n_0 ;
  wire \rdata_reg[18]_i_2_n_0 ;
  wire \rdata_reg[19]_i_2_n_0 ;
  wire \rdata_reg[1]_i_3_n_0 ;
  wire \rdata_reg[20]_i_2_n_0 ;
  wire \rdata_reg[21]_i_2_n_0 ;
  wire \rdata_reg[22]_i_2_n_0 ;
  wire \rdata_reg[23]_i_2_n_0 ;
  wire \rdata_reg[24]_i_2_n_0 ;
  wire \rdata_reg[25]_i_2_n_0 ;
  wire \rdata_reg[26]_i_2_n_0 ;
  wire \rdata_reg[27]_i_2_n_0 ;
  wire \rdata_reg[28]_i_2_n_0 ;
  wire \rdata_reg[29]_i_2_n_0 ;
  wire \rdata_reg[2]_i_3_n_0 ;
  wire \rdata_reg[30]_i_2_n_0 ;
  wire \rdata_reg[31]_i_4_n_0 ;
  wire \rdata_reg[31]_i_5_n_0 ;
  wire \rdata_reg[3]_i_3_n_0 ;
  wire \rdata_reg[4]_i_2_n_0 ;
  wire \rdata_reg[5]_i_2_n_0 ;
  wire \rdata_reg[6]_i_2_n_0 ;
  wire \rdata_reg[7]_i_4_n_0 ;
  wire \rdata_reg[8]_i_2_n_0 ;
  wire \rdata_reg[9]_i_2_n_0 ;
  wire \reg_231_reg[0]_i_2_n_0 ;
  wire \reg_231_reg[0]_i_3_n_0 ;
  wire \reg_231_reg[10]_i_2_n_0 ;
  wire \reg_231_reg[10]_i_3_n_0 ;
  wire \reg_231_reg[11]_i_2_n_0 ;
  wire \reg_231_reg[11]_i_3_n_0 ;
  wire \reg_231_reg[12]_i_2_n_0 ;
  wire \reg_231_reg[12]_i_3_n_0 ;
  wire \reg_231_reg[13]_i_2_n_0 ;
  wire \reg_231_reg[13]_i_3_n_0 ;
  wire \reg_231_reg[14]_i_2_n_0 ;
  wire \reg_231_reg[14]_i_3_n_0 ;
  wire \reg_231_reg[15]_i_3_n_0 ;
  wire \reg_231_reg[15]_i_4_n_0 ;
  wire \reg_231_reg[15]_i_5_n_0 ;
  wire \reg_231_reg[1]_i_2_n_0 ;
  wire \reg_231_reg[1]_i_3_n_0 ;
  wire \reg_231_reg[2]_i_2_n_0 ;
  wire \reg_231_reg[2]_i_3_n_0 ;
  wire \reg_231_reg[3]_i_2_n_0 ;
  wire \reg_231_reg[3]_i_3_n_0 ;
  wire \reg_231_reg[4]_i_2_n_0 ;
  wire \reg_231_reg[4]_i_3_n_0 ;
  wire \reg_231_reg[5]_i_2_n_0 ;
  wire \reg_231_reg[5]_i_3_n_0 ;
  wire \reg_231_reg[6]_i_2_n_0 ;
  wire \reg_231_reg[6]_i_3_n_0 ;
  wire \reg_231_reg[7]_i_2_n_0 ;
  wire \reg_231_reg[7]_i_3_n_0 ;
  wire \reg_231_reg[8]_i_2_n_0 ;
  wire \reg_231_reg[8]_i_3_n_0 ;
  wire \reg_231_reg[9]_i_2_n_0 ;
  wire \reg_231_reg[9]_i_3_n_0 ;
  wire \reg_231_reg_n_0_[0] ;
  wire \reg_231_reg_n_0_[10] ;
  wire \reg_231_reg_n_0_[11] ;
  wire \reg_231_reg_n_0_[12] ;
  wire \reg_231_reg_n_0_[13] ;
  wire \reg_231_reg_n_0_[14] ;
  wire \reg_231_reg_n_0_[1] ;
  wire \reg_231_reg_n_0_[2] ;
  wire \reg_231_reg_n_0_[3] ;
  wire \reg_231_reg_n_0_[4] ;
  wire \reg_231_reg_n_0_[5] ;
  wire \reg_231_reg_n_0_[6] ;
  wire \reg_231_reg_n_0_[7] ;
  wire \reg_231_reg_n_0_[8] ;
  wire \reg_231_reg_n_0_[9] ;
  wire regs_in_V_ce0;
  wire regs_in_V_ce0210_in;
  wire regs_in_V_load_3_reg_15120;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[0] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[10] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[11] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[12] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[13] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[14] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[1] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[2] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[3] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[4] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[5] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[6] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[7] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[8] ;
  wire \regs_in_V_load_3_reg_1512_reg_n_0_[9] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[0] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[10] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[11] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[12] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[13] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[14] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[1] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[2] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[3] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[4] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[5] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[6] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[7] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[8] ;
  wire \regs_in_V_load_reg_1444_reg_n_0_[9] ;
  wire [15:0]regs_in_V_q0;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire [17:16]scaled_power_V_1_reg_1786;
  wire [17:16]scaled_power_V_2_reg_1914;
  wire [17:16]scaled_power_V_3_reg_1960;
  wire [17:16]scaled_power_V_4_reg_1842;
  wire [17:16]scaled_power_V_5_reg_1996;
  wire \scaled_power_V_5_reg_1996_reg[17]_i_1_n_2 ;
  wire \scaled_power_V_5_reg_1996_reg[17]_i_1_n_3 ;
  wire \scaled_power_V_5_reg_1996_reg[17]_i_1_n_5 ;
  wire \scaled_power_V_5_reg_1996_reg[17]_i_1_n_6 ;
  wire \scaled_power_V_5_reg_1996_reg[17]_i_1_n_7 ;
  wire [17:16]scaled_power_V_reg_1868;
  wire [32:0]tmp_101_reg_1858;
  wire tmp_102_reg_2001;
  wire tmp_10_reg_1436;
  wire [32:0]tmp_11_cast_reg_1549;
  wire [32:16]tmp_12_fu_477_p2;
  wire \tmp_12_reg_1563[18]_i_2_n_0 ;
  wire \tmp_12_reg_1563[18]_i_3_n_0 ;
  wire \tmp_12_reg_1563[18]_i_4_n_0 ;
  wire \tmp_12_reg_1563[22]_i_2_n_0 ;
  wire \tmp_12_reg_1563[22]_i_3_n_0 ;
  wire \tmp_12_reg_1563[22]_i_4_n_0 ;
  wire \tmp_12_reg_1563[22]_i_5_n_0 ;
  wire \tmp_12_reg_1563[26]_i_2_n_0 ;
  wire \tmp_12_reg_1563[26]_i_3_n_0 ;
  wire \tmp_12_reg_1563[26]_i_4_n_0 ;
  wire \tmp_12_reg_1563[26]_i_5_n_0 ;
  wire \tmp_12_reg_1563[30]_i_2_n_0 ;
  wire \tmp_12_reg_1563[30]_i_3_n_0 ;
  wire \tmp_12_reg_1563[30]_i_4_n_0 ;
  wire \tmp_12_reg_1563[30]_i_5_n_0 ;
  wire \tmp_12_reg_1563[32]_i_2_n_0 ;
  wire \tmp_12_reg_1563[32]_i_3_n_0 ;
  wire \tmp_12_reg_1563_reg[18]_i_1_n_0 ;
  wire \tmp_12_reg_1563_reg[18]_i_1_n_1 ;
  wire \tmp_12_reg_1563_reg[18]_i_1_n_2 ;
  wire \tmp_12_reg_1563_reg[18]_i_1_n_3 ;
  wire \tmp_12_reg_1563_reg[22]_i_1_n_0 ;
  wire \tmp_12_reg_1563_reg[22]_i_1_n_1 ;
  wire \tmp_12_reg_1563_reg[22]_i_1_n_2 ;
  wire \tmp_12_reg_1563_reg[22]_i_1_n_3 ;
  wire \tmp_12_reg_1563_reg[26]_i_1_n_0 ;
  wire \tmp_12_reg_1563_reg[26]_i_1_n_1 ;
  wire \tmp_12_reg_1563_reg[26]_i_1_n_2 ;
  wire \tmp_12_reg_1563_reg[26]_i_1_n_3 ;
  wire \tmp_12_reg_1563_reg[30]_i_1_n_0 ;
  wire \tmp_12_reg_1563_reg[30]_i_1_n_1 ;
  wire \tmp_12_reg_1563_reg[30]_i_1_n_2 ;
  wire \tmp_12_reg_1563_reg[30]_i_1_n_3 ;
  wire \tmp_12_reg_1563_reg[32]_i_1_n_3 ;
  wire [16:0]tmp_12_reg_1563_reg__0;
  wire [32:13]tmp_13_fu_529_p2;
  wire [32:0]tmp_13_reg_1596;
  wire \tmp_13_reg_1596[16]_i_2_n_0 ;
  wire \tmp_13_reg_1596[16]_i_3_n_0 ;
  wire \tmp_13_reg_1596[20]_i_2_n_0 ;
  wire \tmp_13_reg_1596[20]_i_3_n_0 ;
  wire \tmp_13_reg_1596[20]_i_4_n_0 ;
  wire \tmp_13_reg_1596[20]_i_5_n_0 ;
  wire \tmp_13_reg_1596[24]_i_2_n_0 ;
  wire \tmp_13_reg_1596[24]_i_3_n_0 ;
  wire \tmp_13_reg_1596[24]_i_4_n_0 ;
  wire \tmp_13_reg_1596[24]_i_5_n_0 ;
  wire \tmp_13_reg_1596[28]_i_2_n_0 ;
  wire \tmp_13_reg_1596[28]_i_3_n_0 ;
  wire \tmp_13_reg_1596[28]_i_4_n_0 ;
  wire \tmp_13_reg_1596[28]_i_5_n_0 ;
  wire \tmp_13_reg_1596[32]_i_2_n_0 ;
  wire \tmp_13_reg_1596[32]_i_3_n_0 ;
  wire \tmp_13_reg_1596[32]_i_4_n_0 ;
  wire \tmp_13_reg_1596[32]_i_5_n_0 ;
  wire \tmp_13_reg_1596_reg[16]_i_1_n_0 ;
  wire \tmp_13_reg_1596_reg[16]_i_1_n_1 ;
  wire \tmp_13_reg_1596_reg[16]_i_1_n_2 ;
  wire \tmp_13_reg_1596_reg[16]_i_1_n_3 ;
  wire \tmp_13_reg_1596_reg[20]_i_1_n_0 ;
  wire \tmp_13_reg_1596_reg[20]_i_1_n_1 ;
  wire \tmp_13_reg_1596_reg[20]_i_1_n_2 ;
  wire \tmp_13_reg_1596_reg[20]_i_1_n_3 ;
  wire \tmp_13_reg_1596_reg[24]_i_1_n_0 ;
  wire \tmp_13_reg_1596_reg[24]_i_1_n_1 ;
  wire \tmp_13_reg_1596_reg[24]_i_1_n_2 ;
  wire \tmp_13_reg_1596_reg[24]_i_1_n_3 ;
  wire \tmp_13_reg_1596_reg[28]_i_1_n_0 ;
  wire \tmp_13_reg_1596_reg[28]_i_1_n_1 ;
  wire \tmp_13_reg_1596_reg[28]_i_1_n_2 ;
  wire \tmp_13_reg_1596_reg[28]_i_1_n_3 ;
  wire \tmp_13_reg_1596_reg[32]_i_1_n_1 ;
  wire \tmp_13_reg_1596_reg[32]_i_1_n_2 ;
  wire \tmp_13_reg_1596_reg[32]_i_1_n_3 ;
  wire [15:0]tmp_15_fu_1187_p4;
  wire [14:14]tmp_16_fu_257_p2;
  wire \tmp_16_reg_1464_reg_n_0_[14] ;
  wire [16:0]tmp_18_cast_reg_1573_reg__0;
  wire tmp_1_fu_301_p2;
  wire tmp_1_reg_1492;
  wire \tmp_1_reg_1492[0]_i_10_n_0 ;
  wire \tmp_1_reg_1492[0]_i_11_n_0 ;
  wire \tmp_1_reg_1492[0]_i_12_n_0 ;
  wire \tmp_1_reg_1492[0]_i_13_n_0 ;
  wire \tmp_1_reg_1492[0]_i_14_n_0 ;
  wire \tmp_1_reg_1492[0]_i_3_n_0 ;
  wire \tmp_1_reg_1492[0]_i_4_n_0 ;
  wire \tmp_1_reg_1492[0]_i_5_n_0 ;
  wire \tmp_1_reg_1492[0]_i_6_n_0 ;
  wire \tmp_1_reg_1492[0]_i_7_n_0 ;
  wire \tmp_1_reg_1492[0]_i_8_n_0 ;
  wire \tmp_1_reg_1492[0]_i_9_n_0 ;
  wire \tmp_1_reg_1492_reg[0]_i_1_n_1 ;
  wire \tmp_1_reg_1492_reg[0]_i_1_n_2 ;
  wire \tmp_1_reg_1492_reg[0]_i_1_n_3 ;
  wire \tmp_1_reg_1492_reg[0]_i_2_n_0 ;
  wire \tmp_1_reg_1492_reg[0]_i_2_n_1 ;
  wire \tmp_1_reg_1492_reg[0]_i_2_n_2 ;
  wire \tmp_1_reg_1492_reg[0]_i_2_n_3 ;
  wire [30:15]tmp_21_cast_reg_1772;
  wire [30:15]tmp_21_fu_809_p3;
  wire [33:31]tmp_22_cast_fu_995_p1;
  wire tmp_23_fu_389_p3;
  wire [33:14]tmp_248_1_cast_fu_829_p1;
  wire [33:31]tmp_248_2_cast_fu_1103_p1;
  wire [33:31]tmp_248_3_cast_fu_1229_p1;
  wire [33:31]tmp_248_4_cast_fu_949_p1;
  wire [33:31]tmp_248_5_cast_fu_1327_p1;
  wire [15:0]tmp_24_fu_1022_p4;
  wire tmp_25_reg_1479;
  wire tmp_26_fu_1089_p2;
  wire tmp_26_reg_1904;
  wire \tmp_26_reg_1904[0]_i_10_n_0 ;
  wire \tmp_26_reg_1904[0]_i_11_n_0 ;
  wire \tmp_26_reg_1904[0]_i_12_n_0 ;
  wire \tmp_26_reg_1904[0]_i_13_n_0 ;
  wire \tmp_26_reg_1904[0]_i_14_n_0 ;
  wire \tmp_26_reg_1904[0]_i_15_n_0 ;
  wire \tmp_26_reg_1904[0]_i_16_n_0 ;
  wire \tmp_26_reg_1904[0]_i_17_n_0 ;
  wire \tmp_26_reg_1904[0]_i_3_n_0 ;
  wire \tmp_26_reg_1904[0]_i_5_n_0 ;
  wire \tmp_26_reg_1904[0]_i_6_n_0 ;
  wire \tmp_26_reg_1904[0]_i_7_n_0 ;
  wire \tmp_26_reg_1904[0]_i_8_n_0 ;
  wire \tmp_26_reg_1904[0]_i_9_n_0 ;
  wire \tmp_26_reg_1904_reg[0]_i_2_n_0 ;
  wire \tmp_26_reg_1904_reg[0]_i_2_n_1 ;
  wire \tmp_26_reg_1904_reg[0]_i_2_n_2 ;
  wire \tmp_26_reg_1904_reg[0]_i_2_n_3 ;
  wire \tmp_26_reg_1904_reg[0]_i_4_n_0 ;
  wire \tmp_26_reg_1904_reg[0]_i_4_n_1 ;
  wire \tmp_26_reg_1904_reg[0]_i_4_n_2 ;
  wire \tmp_26_reg_1904_reg[0]_i_4_n_3 ;
  wire tmp_27_1_fu_930_p2;
  wire tmp_27_1_reg_1827;
  wire \tmp_27_1_reg_1827[0]_i_10_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_11_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_12_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_13_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_14_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_15_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_16_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_17_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_3_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_5_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_6_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_7_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_8_n_0 ;
  wire \tmp_27_1_reg_1827[0]_i_9_n_0 ;
  wire \tmp_27_1_reg_1827_reg[0]_i_2_n_0 ;
  wire \tmp_27_1_reg_1827_reg[0]_i_2_n_1 ;
  wire \tmp_27_1_reg_1827_reg[0]_i_2_n_2 ;
  wire \tmp_27_1_reg_1827_reg[0]_i_2_n_3 ;
  wire \tmp_27_1_reg_1827_reg[0]_i_4_n_0 ;
  wire \tmp_27_1_reg_1827_reg[0]_i_4_n_1 ;
  wire \tmp_27_1_reg_1827_reg[0]_i_4_n_2 ;
  wire \tmp_27_1_reg_1827_reg[0]_i_4_n_3 ;
  wire tmp_27_2_fu_1215_p2;
  wire tmp_27_2_reg_1950;
  wire \tmp_27_2_reg_1950[0]_i_10_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_11_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_12_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_13_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_14_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_15_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_16_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_17_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_3_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_5_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_6_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_7_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_8_n_0 ;
  wire \tmp_27_2_reg_1950[0]_i_9_n_0 ;
  wire \tmp_27_2_reg_1950_reg[0]_i_2_n_0 ;
  wire \tmp_27_2_reg_1950_reg[0]_i_2_n_1 ;
  wire \tmp_27_2_reg_1950_reg[0]_i_2_n_2 ;
  wire \tmp_27_2_reg_1950_reg[0]_i_2_n_3 ;
  wire \tmp_27_2_reg_1950_reg[0]_i_4_n_0 ;
  wire \tmp_27_2_reg_1950_reg[0]_i_4_n_1 ;
  wire \tmp_27_2_reg_1950_reg[0]_i_4_n_2 ;
  wire \tmp_27_2_reg_1950_reg[0]_i_4_n_3 ;
  wire tmp_27_3_fu_1313_p2;
  wire tmp_27_3_reg_1986;
  wire \tmp_27_3_reg_1986[0]_i_10_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_11_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_12_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_13_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_14_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_15_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_16_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_17_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_3_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_5_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_6_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_7_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_8_n_0 ;
  wire \tmp_27_3_reg_1986[0]_i_9_n_0 ;
  wire \tmp_27_3_reg_1986_reg[0]_i_2_n_0 ;
  wire \tmp_27_3_reg_1986_reg[0]_i_2_n_1 ;
  wire \tmp_27_3_reg_1986_reg[0]_i_2_n_2 ;
  wire \tmp_27_3_reg_1986_reg[0]_i_2_n_3 ;
  wire \tmp_27_3_reg_1986_reg[0]_i_4_n_0 ;
  wire \tmp_27_3_reg_1986_reg[0]_i_4_n_1 ;
  wire \tmp_27_3_reg_1986_reg[0]_i_4_n_2 ;
  wire \tmp_27_3_reg_1986_reg[0]_i_4_n_3 ;
  wire tmp_27_4_fu_1079_p2;
  wire tmp_27_4_reg_1899;
  wire \tmp_27_4_reg_1899[0]_i_10_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_11_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_12_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_13_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_14_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_15_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_16_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_17_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_3_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_5_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_6_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_7_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_8_n_0 ;
  wire \tmp_27_4_reg_1899[0]_i_9_n_0 ;
  wire \tmp_27_4_reg_1899_reg[0]_i_2_n_0 ;
  wire \tmp_27_4_reg_1899_reg[0]_i_2_n_1 ;
  wire \tmp_27_4_reg_1899_reg[0]_i_2_n_2 ;
  wire \tmp_27_4_reg_1899_reg[0]_i_2_n_3 ;
  wire \tmp_27_4_reg_1899_reg[0]_i_4_n_0 ;
  wire \tmp_27_4_reg_1899_reg[0]_i_4_n_1 ;
  wire \tmp_27_4_reg_1899_reg[0]_i_4_n_2 ;
  wire \tmp_27_4_reg_1899_reg[0]_i_4_n_3 ;
  wire tmp_27_5_fu_1382_p2;
  wire tmp_27_5_reg_2012;
  wire \tmp_27_5_reg_2012[0]_i_10_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_11_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_12_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_13_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_14_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_15_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_16_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_17_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_3_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_5_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_6_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_7_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_8_n_0 ;
  wire \tmp_27_5_reg_2012[0]_i_9_n_0 ;
  wire \tmp_27_5_reg_2012_reg[0]_i_2_n_0 ;
  wire \tmp_27_5_reg_2012_reg[0]_i_2_n_1 ;
  wire \tmp_27_5_reg_2012_reg[0]_i_2_n_2 ;
  wire \tmp_27_5_reg_2012_reg[0]_i_2_n_3 ;
  wire \tmp_27_5_reg_2012_reg[0]_i_4_n_0 ;
  wire \tmp_27_5_reg_2012_reg[0]_i_4_n_1 ;
  wire \tmp_27_5_reg_2012_reg[0]_i_4_n_2 ;
  wire \tmp_27_5_reg_2012_reg[0]_i_4_n_3 ;
  wire [32:0]tmp_27_cast_reg_1606;
  wire [32:15]tmp_28_fu_580_p2;
  wire [32:0]tmp_28_reg_1634;
  wire \tmp_28_reg_1634[18]_i_2_n_0 ;
  wire \tmp_28_reg_1634[18]_i_3_n_0 ;
  wire \tmp_28_reg_1634[18]_i_4_n_0 ;
  wire \tmp_28_reg_1634[18]_i_5_n_0 ;
  wire \tmp_28_reg_1634[22]_i_2_n_0 ;
  wire \tmp_28_reg_1634[22]_i_3_n_0 ;
  wire \tmp_28_reg_1634[22]_i_4_n_0 ;
  wire \tmp_28_reg_1634[22]_i_5_n_0 ;
  wire \tmp_28_reg_1634[26]_i_2_n_0 ;
  wire \tmp_28_reg_1634[26]_i_3_n_0 ;
  wire \tmp_28_reg_1634[26]_i_4_n_0 ;
  wire \tmp_28_reg_1634[26]_i_5_n_0 ;
  wire \tmp_28_reg_1634[30]_i_2_n_0 ;
  wire \tmp_28_reg_1634[30]_i_3_n_0 ;
  wire \tmp_28_reg_1634[30]_i_4_n_0 ;
  wire \tmp_28_reg_1634[30]_i_5_n_0 ;
  wire \tmp_28_reg_1634[32]_i_2_n_0 ;
  wire \tmp_28_reg_1634[32]_i_3_n_0 ;
  wire \tmp_28_reg_1634[32]_i_4_n_0 ;
  wire \tmp_28_reg_1634_reg[18]_i_1_n_0 ;
  wire \tmp_28_reg_1634_reg[18]_i_1_n_1 ;
  wire \tmp_28_reg_1634_reg[18]_i_1_n_2 ;
  wire \tmp_28_reg_1634_reg[18]_i_1_n_3 ;
  wire \tmp_28_reg_1634_reg[22]_i_1_n_0 ;
  wire \tmp_28_reg_1634_reg[22]_i_1_n_1 ;
  wire \tmp_28_reg_1634_reg[22]_i_1_n_2 ;
  wire \tmp_28_reg_1634_reg[22]_i_1_n_3 ;
  wire \tmp_28_reg_1634_reg[26]_i_1_n_0 ;
  wire \tmp_28_reg_1634_reg[26]_i_1_n_1 ;
  wire \tmp_28_reg_1634_reg[26]_i_1_n_2 ;
  wire \tmp_28_reg_1634_reg[26]_i_1_n_3 ;
  wire \tmp_28_reg_1634_reg[30]_i_1_n_0 ;
  wire \tmp_28_reg_1634_reg[30]_i_1_n_1 ;
  wire \tmp_28_reg_1634_reg[30]_i_1_n_2 ;
  wire \tmp_28_reg_1634_reg[30]_i_1_n_3 ;
  wire \tmp_28_reg_1634_reg[32]_i_1_n_3 ;
  wire [15:0]tmp_30_fu_1285_p4;
  wire [32:0]tmp_31_fu_584_p2;
  wire [32:0]tmp_31_reg_1639;
  wire \tmp_31_reg_1639[11]_i_2_n_0 ;
  wire \tmp_31_reg_1639[11]_i_3_n_0 ;
  wire \tmp_31_reg_1639[11]_i_4_n_0 ;
  wire \tmp_31_reg_1639[11]_i_5_n_0 ;
  wire \tmp_31_reg_1639[15]_i_2_n_0 ;
  wire \tmp_31_reg_1639[15]_i_3_n_0 ;
  wire \tmp_31_reg_1639[15]_i_4_n_0 ;
  wire \tmp_31_reg_1639[15]_i_5_n_0 ;
  wire \tmp_31_reg_1639[19]_i_2_n_0 ;
  wire \tmp_31_reg_1639[19]_i_3_n_0 ;
  wire \tmp_31_reg_1639[19]_i_4_n_0 ;
  wire \tmp_31_reg_1639[19]_i_5_n_0 ;
  wire \tmp_31_reg_1639[23]_i_2_n_0 ;
  wire \tmp_31_reg_1639[23]_i_3_n_0 ;
  wire \tmp_31_reg_1639[23]_i_4_n_0 ;
  wire \tmp_31_reg_1639[23]_i_5_n_0 ;
  wire \tmp_31_reg_1639[27]_i_2_n_0 ;
  wire \tmp_31_reg_1639[27]_i_3_n_0 ;
  wire \tmp_31_reg_1639[27]_i_4_n_0 ;
  wire \tmp_31_reg_1639[27]_i_5_n_0 ;
  wire \tmp_31_reg_1639[31]_i_2_n_0 ;
  wire \tmp_31_reg_1639[31]_i_3_n_0 ;
  wire \tmp_31_reg_1639[31]_i_4_n_0 ;
  wire \tmp_31_reg_1639[31]_i_5_n_0 ;
  wire \tmp_31_reg_1639[32]_i_2_n_0 ;
  wire \tmp_31_reg_1639[3]_i_2_n_0 ;
  wire \tmp_31_reg_1639[3]_i_3_n_0 ;
  wire \tmp_31_reg_1639[3]_i_4_n_0 ;
  wire \tmp_31_reg_1639[3]_i_5_n_0 ;
  wire \tmp_31_reg_1639[7]_i_2_n_0 ;
  wire \tmp_31_reg_1639[7]_i_3_n_0 ;
  wire \tmp_31_reg_1639[7]_i_4_n_0 ;
  wire \tmp_31_reg_1639[7]_i_5_n_0 ;
  wire \tmp_31_reg_1639_reg[11]_i_1_n_0 ;
  wire \tmp_31_reg_1639_reg[11]_i_1_n_1 ;
  wire \tmp_31_reg_1639_reg[11]_i_1_n_2 ;
  wire \tmp_31_reg_1639_reg[11]_i_1_n_3 ;
  wire \tmp_31_reg_1639_reg[15]_i_1_n_0 ;
  wire \tmp_31_reg_1639_reg[15]_i_1_n_1 ;
  wire \tmp_31_reg_1639_reg[15]_i_1_n_2 ;
  wire \tmp_31_reg_1639_reg[15]_i_1_n_3 ;
  wire \tmp_31_reg_1639_reg[19]_i_1_n_0 ;
  wire \tmp_31_reg_1639_reg[19]_i_1_n_1 ;
  wire \tmp_31_reg_1639_reg[19]_i_1_n_2 ;
  wire \tmp_31_reg_1639_reg[19]_i_1_n_3 ;
  wire \tmp_31_reg_1639_reg[23]_i_1_n_0 ;
  wire \tmp_31_reg_1639_reg[23]_i_1_n_1 ;
  wire \tmp_31_reg_1639_reg[23]_i_1_n_2 ;
  wire \tmp_31_reg_1639_reg[23]_i_1_n_3 ;
  wire \tmp_31_reg_1639_reg[27]_i_1_n_0 ;
  wire \tmp_31_reg_1639_reg[27]_i_1_n_1 ;
  wire \tmp_31_reg_1639_reg[27]_i_1_n_2 ;
  wire \tmp_31_reg_1639_reg[27]_i_1_n_3 ;
  wire \tmp_31_reg_1639_reg[31]_i_1_n_0 ;
  wire \tmp_31_reg_1639_reg[31]_i_1_n_1 ;
  wire \tmp_31_reg_1639_reg[31]_i_1_n_2 ;
  wire \tmp_31_reg_1639_reg[31]_i_1_n_3 ;
  wire \tmp_31_reg_1639_reg[3]_i_1_n_0 ;
  wire \tmp_31_reg_1639_reg[3]_i_1_n_1 ;
  wire \tmp_31_reg_1639_reg[3]_i_1_n_2 ;
  wire \tmp_31_reg_1639_reg[3]_i_1_n_3 ;
  wire \tmp_31_reg_1639_reg[7]_i_1_n_0 ;
  wire \tmp_31_reg_1639_reg[7]_i_1_n_1 ;
  wire \tmp_31_reg_1639_reg[7]_i_1_n_2 ;
  wire \tmp_31_reg_1639_reg[7]_i_1_n_3 ;
  wire [15:0]tmp_33_fu_1354_p4;
  wire [15:0]tmp_35_fu_1159_p4;
  wire [32:0]tmp_36_fu_605_p2;
  wire [32:0]tmp_36_reg_1649;
  wire \tmp_36_reg_1649[11]_i_2_n_0 ;
  wire \tmp_36_reg_1649[11]_i_3_n_0 ;
  wire \tmp_36_reg_1649[11]_i_4_n_0 ;
  wire \tmp_36_reg_1649[11]_i_5_n_0 ;
  wire \tmp_36_reg_1649[15]_i_2_n_0 ;
  wire \tmp_36_reg_1649[15]_i_3_n_0 ;
  wire \tmp_36_reg_1649[15]_i_4_n_0 ;
  wire \tmp_36_reg_1649[15]_i_5_n_0 ;
  wire \tmp_36_reg_1649[19]_i_2_n_0 ;
  wire \tmp_36_reg_1649[19]_i_3_n_0 ;
  wire \tmp_36_reg_1649[19]_i_4_n_0 ;
  wire \tmp_36_reg_1649[19]_i_5_n_0 ;
  wire \tmp_36_reg_1649[23]_i_2_n_0 ;
  wire \tmp_36_reg_1649[23]_i_3_n_0 ;
  wire \tmp_36_reg_1649[23]_i_4_n_0 ;
  wire \tmp_36_reg_1649[23]_i_5_n_0 ;
  wire \tmp_36_reg_1649[27]_i_2_n_0 ;
  wire \tmp_36_reg_1649[27]_i_3_n_0 ;
  wire \tmp_36_reg_1649[27]_i_4_n_0 ;
  wire \tmp_36_reg_1649[27]_i_5_n_0 ;
  wire \tmp_36_reg_1649[31]_i_2_n_0 ;
  wire \tmp_36_reg_1649[31]_i_3_n_0 ;
  wire \tmp_36_reg_1649[31]_i_4_n_0 ;
  wire \tmp_36_reg_1649[31]_i_5_n_0 ;
  wire \tmp_36_reg_1649[32]_i_2_n_0 ;
  wire \tmp_36_reg_1649[3]_i_2_n_0 ;
  wire \tmp_36_reg_1649[3]_i_3_n_0 ;
  wire \tmp_36_reg_1649[3]_i_4_n_0 ;
  wire \tmp_36_reg_1649[3]_i_5_n_0 ;
  wire \tmp_36_reg_1649[7]_i_2_n_0 ;
  wire \tmp_36_reg_1649[7]_i_3_n_0 ;
  wire \tmp_36_reg_1649[7]_i_4_n_0 ;
  wire \tmp_36_reg_1649[7]_i_5_n_0 ;
  wire \tmp_36_reg_1649_reg[11]_i_1_n_0 ;
  wire \tmp_36_reg_1649_reg[11]_i_1_n_1 ;
  wire \tmp_36_reg_1649_reg[11]_i_1_n_2 ;
  wire \tmp_36_reg_1649_reg[11]_i_1_n_3 ;
  wire \tmp_36_reg_1649_reg[15]_i_1_n_0 ;
  wire \tmp_36_reg_1649_reg[15]_i_1_n_1 ;
  wire \tmp_36_reg_1649_reg[15]_i_1_n_2 ;
  wire \tmp_36_reg_1649_reg[15]_i_1_n_3 ;
  wire \tmp_36_reg_1649_reg[19]_i_1_n_0 ;
  wire \tmp_36_reg_1649_reg[19]_i_1_n_1 ;
  wire \tmp_36_reg_1649_reg[19]_i_1_n_2 ;
  wire \tmp_36_reg_1649_reg[19]_i_1_n_3 ;
  wire \tmp_36_reg_1649_reg[23]_i_1_n_0 ;
  wire \tmp_36_reg_1649_reg[23]_i_1_n_1 ;
  wire \tmp_36_reg_1649_reg[23]_i_1_n_2 ;
  wire \tmp_36_reg_1649_reg[23]_i_1_n_3 ;
  wire \tmp_36_reg_1649_reg[27]_i_1_n_0 ;
  wire \tmp_36_reg_1649_reg[27]_i_1_n_1 ;
  wire \tmp_36_reg_1649_reg[27]_i_1_n_2 ;
  wire \tmp_36_reg_1649_reg[27]_i_1_n_3 ;
  wire \tmp_36_reg_1649_reg[31]_i_1_n_0 ;
  wire \tmp_36_reg_1649_reg[31]_i_1_n_1 ;
  wire \tmp_36_reg_1649_reg[31]_i_1_n_2 ;
  wire \tmp_36_reg_1649_reg[31]_i_1_n_3 ;
  wire \tmp_36_reg_1649_reg[3]_i_1_n_0 ;
  wire \tmp_36_reg_1649_reg[3]_i_1_n_1 ;
  wire \tmp_36_reg_1649_reg[3]_i_1_n_2 ;
  wire \tmp_36_reg_1649_reg[3]_i_1_n_3 ;
  wire \tmp_36_reg_1649_reg[7]_i_1_n_0 ;
  wire \tmp_36_reg_1649_reg[7]_i_1_n_1 ;
  wire \tmp_36_reg_1649_reg[7]_i_1_n_2 ;
  wire \tmp_36_reg_1649_reg[7]_i_1_n_3 ;
  wire [15:0]tmp_38_fu_1387_p4;
  wire [14:14]tmp_39_fu_344_p2;
  wire [11:11]tmp_39_reg_1507_reg;
  wire [14:14]tmp_3_fu_322_p2;
  wire [11:11]tmp_3_reg_1497_reg;
  wire tmp_42_fu_432_p3;
  wire \tmp_47_reg_1527_reg_n_0_[10] ;
  wire \tmp_47_reg_1527_reg_n_0_[11] ;
  wire \tmp_47_reg_1527_reg_n_0_[12] ;
  wire \tmp_47_reg_1527_reg_n_0_[13] ;
  wire \tmp_47_reg_1527_reg_n_0_[14] ;
  wire \tmp_47_reg_1527_reg_n_0_[15] ;
  wire \tmp_47_reg_1527_reg_n_0_[16] ;
  wire \tmp_47_reg_1527_reg_n_0_[17] ;
  wire \tmp_47_reg_1527_reg_n_0_[1] ;
  wire \tmp_47_reg_1527_reg_n_0_[2] ;
  wire \tmp_47_reg_1527_reg_n_0_[3] ;
  wire \tmp_47_reg_1527_reg_n_0_[4] ;
  wire \tmp_47_reg_1527_reg_n_0_[5] ;
  wire \tmp_47_reg_1527_reg_n_0_[6] ;
  wire \tmp_47_reg_1527_reg_n_0_[7] ;
  wire \tmp_47_reg_1527_reg_n_0_[8] ;
  wire \tmp_47_reg_1527_reg_n_0_[9] ;
  wire [47:15]tmp_48_fu_609_p3;
  wire tmp_49_reg_1628;
  wire \tmp_49_reg_1628[0]_i_2_n_0 ;
  wire \tmp_49_reg_1628_reg[0]_i_1_n_3 ;
  wire [32:0]tmp_58_reg_1732;
  wire [32:15]tmp_59_reg_1817;
  wire tmp_5_fu_427_p2;
  wire tmp_5_reg_1544;
  wire \tmp_5_reg_1544[0]_i_10_n_0 ;
  wire \tmp_5_reg_1544[0]_i_11_n_0 ;
  wire \tmp_5_reg_1544[0]_i_12_n_0 ;
  wire \tmp_5_reg_1544[0]_i_13_n_0 ;
  wire \tmp_5_reg_1544[0]_i_14_n_0 ;
  wire \tmp_5_reg_1544[0]_i_3_n_0 ;
  wire \tmp_5_reg_1544[0]_i_4_n_0 ;
  wire \tmp_5_reg_1544[0]_i_5_n_0 ;
  wire \tmp_5_reg_1544[0]_i_6_n_0 ;
  wire \tmp_5_reg_1544[0]_i_7_n_0 ;
  wire \tmp_5_reg_1544[0]_i_8_n_0 ;
  wire \tmp_5_reg_1544[0]_i_9_n_0 ;
  wire \tmp_5_reg_1544_reg[0]_i_1_n_1 ;
  wire \tmp_5_reg_1544_reg[0]_i_1_n_2 ;
  wire \tmp_5_reg_1544_reg[0]_i_1_n_3 ;
  wire \tmp_5_reg_1544_reg[0]_i_2_n_0 ;
  wire \tmp_5_reg_1544_reg[0]_i_2_n_1 ;
  wire \tmp_5_reg_1544_reg[0]_i_2_n_2 ;
  wire \tmp_5_reg_1544_reg[0]_i_2_n_3 ;
  wire [0:0]tmp_60_fu_917_p3;
  wire [14:3]tmp_61_fu_483_p3;
  wire [15:0]tmp_61_reg_1568;
  wire tmp_62_reg_1873;
  wire \tmp_62_reg_1873_reg[0]_i_1_n_2 ;
  wire \tmp_62_reg_1873_reg[0]_i_1_n_3 ;
  wire \tmp_62_reg_1873_reg[0]_i_1_n_5 ;
  wire \tmp_62_reg_1873_reg[0]_i_1_n_6 ;
  wire \tmp_62_reg_1873_reg[0]_i_1_n_7 ;
  wire tmp_64_reg_1583;
  wire \tmp_64_reg_1583[0]_i_2_n_0 ;
  wire \tmp_64_reg_1583[0]_i_3_n_0 ;
  wire \tmp_64_reg_1583_reg[0]_i_1_n_3 ;
  wire [32:0]tmp_67_reg_1707;
  wire [32:14]tmp_68_reg_1742;
  wire [0:0]tmp_69_fu_786_p3;
  wire tmp_6_reg_1502;
  wire \tmp_6_reg_1502[0]_i_10_n_0 ;
  wire \tmp_6_reg_1502[0]_i_11_n_0 ;
  wire \tmp_6_reg_1502[0]_i_12_n_0 ;
  wire \tmp_6_reg_1502[0]_i_13_n_0 ;
  wire \tmp_6_reg_1502[0]_i_14_n_0 ;
  wire \tmp_6_reg_1502[0]_i_15_n_0 ;
  wire \tmp_6_reg_1502[0]_i_4_n_0 ;
  wire \tmp_6_reg_1502[0]_i_5_n_0 ;
  wire \tmp_6_reg_1502[0]_i_6_n_0 ;
  wire \tmp_6_reg_1502[0]_i_7_n_0 ;
  wire \tmp_6_reg_1502[0]_i_8_n_0 ;
  wire \tmp_6_reg_1502[0]_i_9_n_0 ;
  wire \tmp_6_reg_1502_reg[0]_i_2_n_1 ;
  wire \tmp_6_reg_1502_reg[0]_i_2_n_2 ;
  wire \tmp_6_reg_1502_reg[0]_i_2_n_3 ;
  wire \tmp_6_reg_1502_reg[0]_i_3_n_0 ;
  wire \tmp_6_reg_1502_reg[0]_i_3_n_1 ;
  wire \tmp_6_reg_1502_reg[0]_i_3_n_2 ;
  wire \tmp_6_reg_1502_reg[0]_i_3_n_3 ;
  wire tmp_70_reg_1791;
  wire \tmp_70_reg_1791[0]_i_5_n_0 ;
  wire \tmp_70_reg_1791_reg[0]_i_1_n_1 ;
  wire \tmp_70_reg_1791_reg[0]_i_1_n_2 ;
  wire \tmp_70_reg_1791_reg[0]_i_1_n_3 ;
  wire \tmp_70_reg_1791_reg[0]_i_1_n_4 ;
  wire \tmp_70_reg_1791_reg[0]_i_1_n_5 ;
  wire \tmp_70_reg_1791_reg[0]_i_1_n_6 ;
  wire \tmp_70_reg_1791_reg[0]_i_1_n_7 ;
  wire [47:15]tmp_71_fu_674_p3;
  wire tmp_72_reg_1664;
  wire \tmp_72_reg_1664[0]_i_2_n_0 ;
  wire \tmp_72_reg_1664_reg[0]_i_1_n_3 ;
  wire [32:0]tmp_75_reg_1757;
  wire [32:15]tmp_76_reg_1884;
  wire [0:0]tmp_77_fu_1066_p3;
  wire tmp_78_reg_1919;
  wire \tmp_78_reg_1919_reg[0]_i_1_n_2 ;
  wire \tmp_78_reg_1919_reg[0]_i_1_n_3 ;
  wire \tmp_78_reg_1919_reg[0]_i_1_n_5 ;
  wire \tmp_78_reg_1919_reg[0]_i_1_n_6 ;
  wire \tmp_78_reg_1919_reg[0]_i_1_n_7 ;
  wire [47:15]tmp_79_fu_691_p3;
  wire tmp_80_reg_1675;
  wire \tmp_80_reg_1675[0]_i_2_n_0 ;
  wire \tmp_80_reg_1675[0]_i_3_n_0 ;
  wire \tmp_80_reg_1675_reg[0]_i_1_n_3 ;
  wire [32:15]tmp_82_reg_1925;
  wire [0:0]tmp_83_fu_1146_p3;
  wire [32:15]tmp_86_reg_1807;
  wire [0:0]tmp_87_fu_888_p3;
  wire [47:15]tmp_88_fu_718_p3;
  wire [32:15]tmp_90_reg_1971;
  wire [0:0]tmp_91_fu_1272_p3;
  wire [32:0]tmp_93_reg_1802;
  wire tmp_94_reg_1965;
  wire \tmp_94_reg_1965_reg[0]_i_1_n_2 ;
  wire \tmp_94_reg_1965_reg[0]_i_1_n_3 ;
  wire \tmp_94_reg_1965_reg[0]_i_1_n_5 ;
  wire \tmp_94_reg_1965_reg[0]_i_1_n_6 ;
  wire \tmp_94_reg_1965_reg[0]_i_1_n_7 ;
  wire tmp_95_reg_1617;
  wire [32:0]tmp_97_reg_1722;
  wire tmp_98_reg_1847;
  wire \tmp_98_reg_1847_reg[0]_i_1_n_2 ;
  wire \tmp_98_reg_1847_reg[0]_i_1_n_3 ;
  wire \tmp_98_reg_1847_reg[0]_i_1_n_5 ;
  wire \tmp_98_reg_1847_reg[0]_i_1_n_6 ;
  wire \tmp_98_reg_1847_reg[0]_i_1_n_7 ;
  wire tmp_99_reg_1686;
  wire \tmp_99_reg_1686[0]_i_2_n_0 ;
  wire \tmp_99_reg_1686[0]_i_3_n_0 ;
  wire \tmp_99_reg_1686_reg[0]_i_1_n_3 ;
  wire tmp_9_reg_1459;
  wire tmp_fu_353_p3;
  wire [17:14]y_c_V_fu_421_p2;
  wire \y_c_V_reg_1539[10]_i_1_n_0 ;
  wire \y_c_V_reg_1539[11]_i_1_n_0 ;
  wire \y_c_V_reg_1539[12]_i_1_n_0 ;
  wire \y_c_V_reg_1539[13]_i_1_n_0 ;
  wire \y_c_V_reg_1539[17]_i_2_n_0 ;
  wire \y_c_V_reg_1539[17]_i_3_n_0 ;
  wire \y_c_V_reg_1539[4]_i_1_n_0 ;
  wire \y_c_V_reg_1539[5]_i_1_n_0 ;
  wire \y_c_V_reg_1539[6]_i_1_n_0 ;
  wire \y_c_V_reg_1539[8]_i_1_n_0 ;
  wire \y_c_V_reg_1539_reg[17]_i_1_n_1 ;
  wire \y_c_V_reg_1539_reg[17]_i_1_n_2 ;
  wire \y_c_V_reg_1539_reg[17]_i_1_n_3 ;
  wire [2:0]\NLW_neg_ti1_reg_1822_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1822_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1822_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti1_reg_1822_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti1_reg_1822_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti1_reg_1822_reg[33]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_ti2_reg_1747_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1747_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1747_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti2_reg_1747_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti2_reg_1747_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti2_reg_1747_reg[33]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti3_reg_1889_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1889_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1889_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti3_reg_1889_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti3_reg_1889_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti3_reg_1889_reg[33]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti4_reg_1930_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1930_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1930_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti4_reg_1930_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti4_reg_1930_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti4_reg_1930_reg[33]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti9_reg_1812_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1812_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1812_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti9_reg_1812_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti9_reg_1812_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti9_reg_1812_reg[33]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_neg_ti_reg_1976_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1976_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1976_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_ti_reg_1976_reg[15]_i_7_O_UNCONNECTED ;
  wire [3:1]\NLW_neg_ti_reg_1976_reg[33]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_neg_ti_reg_1976_reg[33]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_1_reg_1681_reg[19]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_2_reg_1578_reg[19]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_6_reg_1670_reg[19]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_11_8_reg_1612_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_p_Val2_11_8_reg_1612_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_11_8_reg_1612_reg[32]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_14_1_reg_1781_reg[15]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_14_2_reg_1909_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_14_3_reg_1955_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_14_4_reg_1837_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_14_5_reg_1991_reg[16]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_p_Val2_s_6_reg_1863_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_p_c_V_reg_1474_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_r_c_V_reg_1533_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_scaled_power_V_5_reg_1996_reg[17]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_scaled_power_V_5_reg_1996_reg[17]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_12_reg_1563_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_12_reg_1563_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_12_reg_1563_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_13_reg_1596_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_1_reg_1492_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_1_reg_1492_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_26_reg_1904_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_1904_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_1904_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_26_reg_1904_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_27_1_reg_1827_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_1_reg_1827_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_1_reg_1827_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_1_reg_1827_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_27_2_reg_1950_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_2_reg_1950_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_2_reg_1950_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_2_reg_1950_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_27_3_reg_1986_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_3_reg_1986_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_3_reg_1986_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_3_reg_1986_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_27_4_reg_1899_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_4_reg_1899_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_4_reg_1899_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_4_reg_1899_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_27_5_reg_2012_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_5_reg_2012_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_5_reg_2012_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_5_reg_2012_reg[0]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_28_reg_1634_reg[18]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_28_reg_1634_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_28_reg_1634_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_31_reg_1639_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_31_reg_1639_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_36_reg_1649_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_36_reg_1649_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_49_reg_1628_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_49_reg_1628_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1544_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_5_reg_1544_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_62_reg_1873_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_62_reg_1873_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_64_reg_1583_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_64_reg_1583_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_1502_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_6_reg_1502_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_70_reg_1791_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_72_reg_1664_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_72_reg_1664_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_78_reg_1919_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_78_reg_1919_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_80_reg_1675_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_80_reg_1675_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_94_reg_1965_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_94_reg_1965_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_98_reg_1847_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_98_reg_1847_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_99_reg_1686_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_99_reg_1686_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_y_c_V_reg_1539_reg[17]_i_1_CO_UNCONNECTED ;

  assign m_axi_m_V_ARADDR[31] = \<const0> ;
  assign m_axi_m_V_ARADDR[30] = \<const0> ;
  assign m_axi_m_V_ARADDR[29] = \<const0> ;
  assign m_axi_m_V_ARADDR[28] = \<const0> ;
  assign m_axi_m_V_ARADDR[27] = \<const0> ;
  assign m_axi_m_V_ARADDR[26] = \<const0> ;
  assign m_axi_m_V_ARADDR[25] = \<const0> ;
  assign m_axi_m_V_ARADDR[24] = \<const0> ;
  assign m_axi_m_V_ARADDR[23] = \<const0> ;
  assign m_axi_m_V_ARADDR[22] = \<const0> ;
  assign m_axi_m_V_ARADDR[21] = \<const0> ;
  assign m_axi_m_V_ARADDR[20] = \<const0> ;
  assign m_axi_m_V_ARADDR[19] = \<const0> ;
  assign m_axi_m_V_ARADDR[18] = \<const0> ;
  assign m_axi_m_V_ARADDR[17] = \<const0> ;
  assign m_axi_m_V_ARADDR[16] = \<const0> ;
  assign m_axi_m_V_ARADDR[15] = \<const0> ;
  assign m_axi_m_V_ARADDR[14] = \<const0> ;
  assign m_axi_m_V_ARADDR[13] = \<const0> ;
  assign m_axi_m_V_ARADDR[12] = \<const0> ;
  assign m_axi_m_V_ARADDR[11] = \<const0> ;
  assign m_axi_m_V_ARADDR[10] = \<const0> ;
  assign m_axi_m_V_ARADDR[9] = \<const0> ;
  assign m_axi_m_V_ARADDR[8] = \<const0> ;
  assign m_axi_m_V_ARADDR[7] = \<const0> ;
  assign m_axi_m_V_ARADDR[6] = \<const0> ;
  assign m_axi_m_V_ARADDR[5] = \<const0> ;
  assign m_axi_m_V_ARADDR[4] = \<const0> ;
  assign m_axi_m_V_ARADDR[3] = \<const0> ;
  assign m_axi_m_V_ARADDR[2] = \<const0> ;
  assign m_axi_m_V_ARADDR[1] = \<const0> ;
  assign m_axi_m_V_ARADDR[0] = \<const0> ;
  assign m_axi_m_V_ARBURST[1] = \<const0> ;
  assign m_axi_m_V_ARBURST[0] = \<const1> ;
  assign m_axi_m_V_ARCACHE[3] = \<const0> ;
  assign m_axi_m_V_ARCACHE[2] = \<const0> ;
  assign m_axi_m_V_ARCACHE[1] = \<const1> ;
  assign m_axi_m_V_ARCACHE[0] = \<const1> ;
  assign m_axi_m_V_ARID[0] = \<const0> ;
  assign m_axi_m_V_ARLEN[7] = \<const0> ;
  assign m_axi_m_V_ARLEN[6] = \<const0> ;
  assign m_axi_m_V_ARLEN[5] = \<const0> ;
  assign m_axi_m_V_ARLEN[4] = \<const0> ;
  assign m_axi_m_V_ARLEN[3] = \<const0> ;
  assign m_axi_m_V_ARLEN[2] = \<const0> ;
  assign m_axi_m_V_ARLEN[1] = \<const0> ;
  assign m_axi_m_V_ARLEN[0] = \<const0> ;
  assign m_axi_m_V_ARLOCK[1] = \<const0> ;
  assign m_axi_m_V_ARLOCK[0] = \<const0> ;
  assign m_axi_m_V_ARPROT[2] = \<const0> ;
  assign m_axi_m_V_ARPROT[1] = \<const0> ;
  assign m_axi_m_V_ARPROT[0] = \<const0> ;
  assign m_axi_m_V_ARQOS[3] = \<const0> ;
  assign m_axi_m_V_ARQOS[2] = \<const0> ;
  assign m_axi_m_V_ARQOS[1] = \<const0> ;
  assign m_axi_m_V_ARQOS[0] = \<const0> ;
  assign m_axi_m_V_ARREGION[3] = \<const0> ;
  assign m_axi_m_V_ARREGION[2] = \<const0> ;
  assign m_axi_m_V_ARREGION[1] = \<const0> ;
  assign m_axi_m_V_ARREGION[0] = \<const0> ;
  assign m_axi_m_V_ARSIZE[2] = \<const0> ;
  assign m_axi_m_V_ARSIZE[1] = \<const1> ;
  assign m_axi_m_V_ARSIZE[0] = \<const0> ;
  assign m_axi_m_V_ARUSER[0] = \<const0> ;
  assign m_axi_m_V_ARVALID = \<const0> ;
  assign m_axi_m_V_AWADDR[31:2] = \^m_axi_m_V_AWADDR [31:2];
  assign m_axi_m_V_AWADDR[1] = \<const0> ;
  assign m_axi_m_V_AWADDR[0] = \<const0> ;
  assign m_axi_m_V_AWBURST[1] = \<const0> ;
  assign m_axi_m_V_AWBURST[0] = \<const1> ;
  assign m_axi_m_V_AWCACHE[3] = \<const0> ;
  assign m_axi_m_V_AWCACHE[2] = \<const0> ;
  assign m_axi_m_V_AWCACHE[1] = \<const1> ;
  assign m_axi_m_V_AWCACHE[0] = \<const1> ;
  assign m_axi_m_V_AWID[0] = \<const0> ;
  assign m_axi_m_V_AWLEN[7] = \<const0> ;
  assign m_axi_m_V_AWLEN[6] = \<const0> ;
  assign m_axi_m_V_AWLEN[5] = \<const0> ;
  assign m_axi_m_V_AWLEN[4] = \<const0> ;
  assign m_axi_m_V_AWLEN[3:0] = \^m_axi_m_V_AWLEN [3:0];
  assign m_axi_m_V_AWLOCK[1] = \<const0> ;
  assign m_axi_m_V_AWLOCK[0] = \<const0> ;
  assign m_axi_m_V_AWPROT[2] = \<const0> ;
  assign m_axi_m_V_AWPROT[1] = \<const0> ;
  assign m_axi_m_V_AWPROT[0] = \<const0> ;
  assign m_axi_m_V_AWQOS[3] = \<const0> ;
  assign m_axi_m_V_AWQOS[2] = \<const0> ;
  assign m_axi_m_V_AWQOS[1] = \<const0> ;
  assign m_axi_m_V_AWQOS[0] = \<const0> ;
  assign m_axi_m_V_AWREGION[3] = \<const0> ;
  assign m_axi_m_V_AWREGION[2] = \<const0> ;
  assign m_axi_m_V_AWREGION[1] = \<const0> ;
  assign m_axi_m_V_AWREGION[0] = \<const0> ;
  assign m_axi_m_V_AWSIZE[2] = \<const0> ;
  assign m_axi_m_V_AWSIZE[1] = \<const1> ;
  assign m_axi_m_V_AWSIZE[0] = \<const0> ;
  assign m_axi_m_V_AWUSER[0] = \<const0> ;
  assign m_axi_m_V_WID[0] = \<const0> ;
  assign m_axi_m_V_WUSER[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter0_reg),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_7),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_AWREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_23),
        .Q(ap_reg_ioackin_m_V_AWREADY_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF0E0)) 
    ap_reg_ioackin_m_V_WREADY_i_4
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage3),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_CS_fsm_pp0_stage5),
        .O(ap_reg_ioackin_m_V_WREADY_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_reg_ioackin_m_V_WREADY_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_m_V_m_axi_U_n_12),
        .Q(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_49_reg_1628_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_49_reg_1628),
        .Q(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[0]),
        .Q(tmp_21_fu_809_p3[15]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[10]),
        .Q(tmp_21_fu_809_p3[25]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[11]),
        .Q(tmp_21_fu_809_p3[26]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[12]),
        .Q(tmp_21_fu_809_p3[27]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[13]),
        .Q(tmp_21_fu_809_p3[28]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[14]),
        .Q(tmp_21_fu_809_p3[29]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[15]),
        .Q(tmp_21_fu_809_p3[30]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[1]),
        .Q(tmp_21_fu_809_p3[16]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[2]),
        .Q(tmp_21_fu_809_p3[17]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[3]),
        .Q(tmp_21_fu_809_p3[18]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[4]),
        .Q(tmp_21_fu_809_p3[19]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[5]),
        .Q(tmp_21_fu_809_p3[20]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[6]),
        .Q(tmp_21_fu_809_p3[21]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[7]),
        .Q(tmp_21_fu_809_p3[22]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[8]),
        .Q(tmp_21_fu_809_p3[23]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_61_reg_1568_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_reg_1568[9]),
        .Q(tmp_21_fu_809_p3[24]),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_64_reg_1583_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_64_reg_1583),
        .Q(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_72_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_72_reg_1664),
        .Q(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_80_reg_1675_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_80_reg_1675),
        .Q(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_95_reg_1617_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_95_reg_1617),
        .Q(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .R(1'b0));
  FDRE \ap_reg_pp0_iter2_tmp_99_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_99_reg_1686),
        .Q(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .R(1'b0));
  pwm_mixer_0_1_mixer_AXILiteS_s_axi mixer_AXILiteS_s_axi_U
       (.DOADO({mixer_AXILiteS_s_axi_U_n_0,mixer_AXILiteS_s_axi_U_n_1,mixer_AXILiteS_s_axi_U_n_2,mixer_AXILiteS_s_axi_U_n_3,mixer_AXILiteS_s_axi_U_n_4,mixer_AXILiteS_s_axi_U_n_5,mixer_AXILiteS_s_axi_U_n_6,mixer_AXILiteS_s_axi_U_n_7,mixer_AXILiteS_s_axi_U_n_8,mixer_AXILiteS_s_axi_U_n_9,mixer_AXILiteS_s_axi_U_n_10,mixer_AXILiteS_s_axi_U_n_11,mixer_AXILiteS_s_axi_U_n_12,mixer_AXILiteS_s_axi_U_n_13,mixer_AXILiteS_s_axi_U_n_14,mixer_AXILiteS_s_axi_U_n_15,mixer_AXILiteS_s_axi_U_n_16,mixer_AXILiteS_s_axi_U_n_17,mixer_AXILiteS_s_axi_U_n_18,mixer_AXILiteS_s_axi_U_n_19,mixer_AXILiteS_s_axi_U_n_20,mixer_AXILiteS_s_axi_U_n_21,mixer_AXILiteS_s_axi_U_n_22,mixer_AXILiteS_s_axi_U_n_23,mixer_AXILiteS_s_axi_U_n_24,mixer_AXILiteS_s_axi_U_n_25,mixer_AXILiteS_s_axi_U_n_26,mixer_AXILiteS_s_axi_U_n_27,mixer_AXILiteS_s_axi_U_n_28,mixer_AXILiteS_s_axi_U_n_29,mixer_AXILiteS_s_axi_U_n_30,mixer_AXILiteS_s_axi_U_n_31}),
        .DOBDO({mixer_AXILiteS_s_axi_U_n_32,mixer_AXILiteS_s_axi_U_n_33,mixer_AXILiteS_s_axi_U_n_34,mixer_AXILiteS_s_axi_U_n_35,mixer_AXILiteS_s_axi_U_n_36,mixer_AXILiteS_s_axi_U_n_37,mixer_AXILiteS_s_axi_U_n_38,mixer_AXILiteS_s_axi_U_n_39,mixer_AXILiteS_s_axi_U_n_40,mixer_AXILiteS_s_axi_U_n_41,mixer_AXILiteS_s_axi_U_n_42,mixer_AXILiteS_s_axi_U_n_43,mixer_AXILiteS_s_axi_U_n_44,mixer_AXILiteS_s_axi_U_n_45,mixer_AXILiteS_s_axi_U_n_46,mixer_AXILiteS_s_axi_U_n_47,mixer_AXILiteS_s_axi_U_n_48,mixer_AXILiteS_s_axi_U_n_49,mixer_AXILiteS_s_axi_U_n_50,mixer_AXILiteS_s_axi_U_n_51,mixer_AXILiteS_s_axi_U_n_52,mixer_AXILiteS_s_axi_U_n_53,mixer_AXILiteS_s_axi_U_n_54,mixer_AXILiteS_s_axi_U_n_55,mixer_AXILiteS_s_axi_U_n_56,mixer_AXILiteS_s_axi_U_n_57,mixer_AXILiteS_s_axi_U_n_58,mixer_AXILiteS_s_axi_U_n_59,mixer_AXILiteS_s_axi_U_n_60,mixer_AXILiteS_s_axi_U_n_61,mixer_AXILiteS_s_axi_U_n_62,mixer_AXILiteS_s_axi_U_n_63}),
        .E(regs_in_V_ce0210_in),
        .Q({ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,\ap_CS_fsm_reg_n_0_[0] }),
        .\ap_CS_fsm_reg[0] (mixer_AXILiteS_s_axi_U_n_70),
        .\ap_CS_fsm_reg[1] (mixer_AXILiteS_s_axi_U_n_68),
        .\ap_CS_fsm_reg[2] (mixer_m_V_m_axi_U_n_0),
        .\ap_CS_fsm_reg[2]_0 (mixer_m_V_m_axi_U_n_24),
        .\ap_CS_fsm_reg[5] (mixer_m_V_m_axi_U_n_5),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_0),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg_n_0),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_WREADY_reg(mixer_m_V_m_axi_U_n_8),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ce2(ce2),
        .interrupt(interrupt),
        .m_V_WREADY(m_V_WREADY),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3_n_0 ),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2_n_0 ),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2_n_0 ),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2_n_0 ),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2_n_0 ),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2_n_0 ),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2_n_0 ),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2_n_0 ),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2_n_0 ),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2_n_0 ),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2_n_0 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3_n_0 ),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2_n_0 ),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2_n_0 ),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2_n_0 ),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2_n_0 ),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2_n_0 ),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2_n_0 ),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2_n_0 ),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2_n_0 ),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2_n_0 ),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2_n_0 ),
        .\rdata_reg[2]_i_3 (\rdata_reg[2]_i_3_n_0 ),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2_n_0 ),
        .\rdata_reg[31]_i_4 (mixer_AXILiteS_s_axi_U_n_65),
        .\rdata_reg[31]_i_4_0 (\rdata_reg[31]_i_4_n_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5_n_0 ),
        .\rdata_reg[3]_i_3 (\rdata_reg[3]_i_3_n_0 ),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2_n_0 ),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2_n_0 ),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2_n_0 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4_n_0 ),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2_n_0 ),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2_n_0 ),
        .\reg_231_reg[0]_i_2 (\reg_231_reg[0]_i_2_n_0 ),
        .\reg_231_reg[0]_i_3 (\reg_231_reg[0]_i_3_n_0 ),
        .\reg_231_reg[10]_i_2 (\reg_231_reg[10]_i_2_n_0 ),
        .\reg_231_reg[10]_i_3 (\reg_231_reg[10]_i_3_n_0 ),
        .\reg_231_reg[11]_i_2 (\reg_231_reg[11]_i_2_n_0 ),
        .\reg_231_reg[11]_i_3 (\reg_231_reg[11]_i_3_n_0 ),
        .\reg_231_reg[12]_i_2 (\reg_231_reg[12]_i_2_n_0 ),
        .\reg_231_reg[12]_i_3 (\reg_231_reg[12]_i_3_n_0 ),
        .\reg_231_reg[13]_i_2 (\reg_231_reg[13]_i_2_n_0 ),
        .\reg_231_reg[13]_i_3 (\reg_231_reg[13]_i_3_n_0 ),
        .\reg_231_reg[14]_i_2 (\reg_231_reg[14]_i_2_n_0 ),
        .\reg_231_reg[14]_i_3 (\reg_231_reg[14]_i_3_n_0 ),
        .\reg_231_reg[15]_i_3 (\reg_231_reg[15]_i_3_n_0 ),
        .\reg_231_reg[15]_i_4 (\reg_231_reg[15]_i_4_n_0 ),
        .\reg_231_reg[15]_i_5 (\reg_231_reg[15]_i_5_n_0 ),
        .\reg_231_reg[1]_i_2 (\reg_231_reg[1]_i_2_n_0 ),
        .\reg_231_reg[1]_i_3 (\reg_231_reg[1]_i_3_n_0 ),
        .\reg_231_reg[2]_i_2 (\reg_231_reg[2]_i_2_n_0 ),
        .\reg_231_reg[2]_i_3 (\reg_231_reg[2]_i_3_n_0 ),
        .\reg_231_reg[3]_i_2 (\reg_231_reg[3]_i_2_n_0 ),
        .\reg_231_reg[3]_i_3 (\reg_231_reg[3]_i_3_n_0 ),
        .\reg_231_reg[4]_i_2 (\reg_231_reg[4]_i_2_n_0 ),
        .\reg_231_reg[4]_i_3 (\reg_231_reg[4]_i_3_n_0 ),
        .\reg_231_reg[5]_i_2 (\reg_231_reg[5]_i_2_n_0 ),
        .\reg_231_reg[5]_i_3 (\reg_231_reg[5]_i_3_n_0 ),
        .\reg_231_reg[6]_i_2 (\reg_231_reg[6]_i_2_n_0 ),
        .\reg_231_reg[6]_i_3 (\reg_231_reg[6]_i_3_n_0 ),
        .\reg_231_reg[7]_i_2 (\reg_231_reg[7]_i_2_n_0 ),
        .\reg_231_reg[7]_i_3 (\reg_231_reg[7]_i_3_n_0 ),
        .\reg_231_reg[8]_i_2 (\reg_231_reg[8]_i_2_n_0 ),
        .\reg_231_reg[8]_i_3 (\reg_231_reg[8]_i_3_n_0 ),
        .\reg_231_reg[9]_i_2 (\reg_231_reg[9]_i_2_n_0 ),
        .\reg_231_reg[9]_i_3 (\reg_231_reg[9]_i_3_n_0 ),
        .\regs_in_V_load_3_reg_1512_reg[0] (mixer_AXILiteS_s_axi_U_n_64),
        .regs_in_V_q0(regs_in_V_q0),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .tmp_10_reg_1436(tmp_10_reg_1436),
        .\tmp_10_reg_1436_reg[0] (mixer_AXILiteS_s_axi_U_n_88),
        .tmp_25_reg_1479(tmp_25_reg_1479),
        .\tmp_25_reg_1479_reg[0] (mixer_AXILiteS_s_axi_U_n_71));
  pwm_mixer_0_1_mixer_m_V_m_axi mixer_m_V_m_axi_U
       (.AWLEN(\^m_axi_m_V_AWLEN ),
        .D(ap_NS_fsm),
        .E(p_11_in),
        .Q({ap_CS_fsm_pp0_stage5,ap_CS_fsm_pp0_stage4,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,\ap_CS_fsm_reg_n_0_[0] }),
        .SR(p_Val2_15_3_reg_20070_in),
        .\ap_CS_fsm_reg[4] (ap_reg_ioackin_m_V_WREADY_i_4_n_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(mixer_AXILiteS_s_axi_U_n_70),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg_n_0),
        .ap_enable_reg_pp0_iter5_reg(mixer_m_V_m_axi_U_n_7),
        .ap_enable_reg_pp0_iter5_reg_0(mixer_m_V_m_axi_U_n_8),
        .ap_enable_reg_pp0_iter5_reg_1(ap_enable_reg_pp0_iter5_reg_n_0),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY_reg(mixer_m_V_m_axi_U_n_23),
        .ap_reg_ioackin_m_V_AWREADY_reg_0(mixer_m_V_m_axi_U_n_24),
        .ap_reg_ioackin_m_V_AWREADY_reg_1(ap_reg_ioackin_m_V_AWREADY_reg_n_0),
        .ap_reg_ioackin_m_V_WREADY_reg(mixer_m_V_m_axi_U_n_12),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_n_0),
        .ap_reg_ioackin_m_V_WREADY_reg_1(mixer_AXILiteS_s_axi_U_n_68),
        .ap_reg_pp0_iter2_tmp_49_reg_1628(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .ap_reg_pp0_iter2_tmp_64_reg_1583(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .ap_reg_pp0_iter2_tmp_72_reg_1664(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .ap_reg_pp0_iter2_tmp_80_reg_1675(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .ap_reg_pp0_iter2_tmp_95_reg_1617(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .ap_reg_pp0_iter2_tmp_99_reg_1686(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (grp_fu_765_ce),
        .\bin_s1_reg[0]_0 (grp_fu_857_ce),
        .\bin_s1_reg[0]_1 (p_7_in),
        .\bin_s1_reg[0]_2 (grp_fu_760_ce),
        .carry_s1_reg(mixer_m_V_m_axi_U_n_13),
        .carry_s1_reg_0(mixer_m_V_m_axi_U_n_50),
        .ce2(ce2),
        .ce3(ce3),
        .ce5(ce5),
        .grp_fu_1415_ce(grp_fu_1415_ce),
        .grp_fu_545_ce(grp_fu_545_ce),
        .\int_regs_in_V_shift_reg[0] (mixer_m_V_m_axi_U_n_0),
        .\int_regs_in_V_shift_reg[0]_0 (mixer_AXILiteS_s_axi_U_n_64),
        .m_V_WREADY(m_V_WREADY),
        .m_axi_m_V_AWADDR(\^m_axi_m_V_AWADDR ),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .\mul1_reg_1727_reg[0] (ap_reg_pp0_iter2_tmp_49_reg_16280),
        .\mul3_reg_1717_reg[0] (ce4),
        .\neg_mul1_reg_1767_reg[68] (neg_mul1_reg_17670),
        .\neg_mul2_reg_1737_reg[68] (neg_mul2_reg_17370),
        .\neg_mul3_reg_1832_reg[68] (neg_mul3_reg_18320),
        .\neg_mul4_reg_1762_reg[68] (neg_mul4_reg_17620),
        .\neg_mul5_reg_1894_reg[68] (neg_mul5_reg_18940),
        .\neg_mul_reg_1940_reg[100] (mixer_m_V_m_axi_U_n_52),
        .\neg_ti1_reg_1822_reg[15] (neg_ti1_reg_18220),
        .\neg_ti2_reg_1747_reg[14] (neg_ti2_reg_17470),
        .\neg_ti3_reg_1889_reg[15] (neg_ti3_reg_18890),
        .\neg_ti4_reg_1930_reg[33] (mixer_m_V_m_axi_U_n_51),
        .\neg_ti9_reg_1812_reg[15] (neg_ti9_reg_18120),
        .\neg_ti_reg_1976_reg[15] (neg_ti_reg_19760),
        .p_8_in(p_8_in),
        .\p_Val2_15_1_reg_1879_reg[0] (p_Val2_15_1_reg_1879),
        .\p_Val2_15_1_reg_1879_reg[15] ({\p_Val2_15_1_reg_1879_reg_n_0_[15] ,\p_Val2_15_1_reg_1879_reg_n_0_[14] ,\p_Val2_15_1_reg_1879_reg_n_0_[13] ,\p_Val2_15_1_reg_1879_reg_n_0_[12] ,\p_Val2_15_1_reg_1879_reg_n_0_[11] ,\p_Val2_15_1_reg_1879_reg_n_0_[10] ,\p_Val2_15_1_reg_1879_reg_n_0_[9] ,\p_Val2_15_1_reg_1879_reg_n_0_[8] ,\p_Val2_15_1_reg_1879_reg_n_0_[7] ,\p_Val2_15_1_reg_1879_reg_n_0_[6] ,\p_Val2_15_1_reg_1879_reg_n_0_[5] ,\p_Val2_15_1_reg_1879_reg_n_0_[4] ,\p_Val2_15_1_reg_1879_reg_n_0_[3] ,\p_Val2_15_1_reg_1879_reg_n_0_[2] ,\p_Val2_15_1_reg_1879_reg_n_0_[1] ,\p_Val2_15_1_reg_1879_reg_n_0_[0] }),
        .\p_Val2_15_1_reg_1879_reg[3] (mixer_m_V_m_axi_U_n_109),
        .\p_Val2_15_2_reg_1981_reg[0] (p_Val2_15_2_reg_19810_in),
        .\p_Val2_15_2_reg_1981_reg[15] ({\p_Val2_15_2_reg_1981_reg_n_0_[15] ,\p_Val2_15_2_reg_1981_reg_n_0_[14] ,\p_Val2_15_2_reg_1981_reg_n_0_[13] ,\p_Val2_15_2_reg_1981_reg_n_0_[12] ,\p_Val2_15_2_reg_1981_reg_n_0_[11] ,\p_Val2_15_2_reg_1981_reg_n_0_[10] ,\p_Val2_15_2_reg_1981_reg_n_0_[9] ,\p_Val2_15_2_reg_1981_reg_n_0_[8] ,\p_Val2_15_2_reg_1981_reg_n_0_[7] ,\p_Val2_15_2_reg_1981_reg_n_0_[6] ,\p_Val2_15_2_reg_1981_reg_n_0_[5] ,\p_Val2_15_2_reg_1981_reg_n_0_[4] ,\p_Val2_15_2_reg_1981_reg_n_0_[3] ,\p_Val2_15_2_reg_1981_reg_n_0_[2] ,\p_Val2_15_2_reg_1981_reg_n_0_[1] ,\p_Val2_15_2_reg_1981_reg_n_0_[0] }),
        .\p_Val2_15_3_reg_2007_reg[15] ({\p_Val2_15_3_reg_2007_reg_n_0_[15] ,\p_Val2_15_3_reg_2007_reg_n_0_[14] ,\p_Val2_15_3_reg_2007_reg_n_0_[13] ,\p_Val2_15_3_reg_2007_reg_n_0_[12] ,\p_Val2_15_3_reg_2007_reg_n_0_[11] ,\p_Val2_15_3_reg_2007_reg_n_0_[10] ,\p_Val2_15_3_reg_2007_reg_n_0_[9] ,\p_Val2_15_3_reg_2007_reg_n_0_[8] ,\p_Val2_15_3_reg_2007_reg_n_0_[7] ,\p_Val2_15_3_reg_2007_reg_n_0_[6] ,\p_Val2_15_3_reg_2007_reg_n_0_[5] ,\p_Val2_15_3_reg_2007_reg_n_0_[4] ,\p_Val2_15_3_reg_2007_reg_n_0_[3] ,\p_Val2_15_3_reg_2007_reg_n_0_[2] ,\p_Val2_15_3_reg_2007_reg_n_0_[1] ,\p_Val2_15_3_reg_2007_reg_n_0_[0] }),
        .\p_Val2_15_4_reg_1935_reg[0] ({p_Val2_15_4_reg_19350_in,mixer_m_V_m_axi_U_n_40}),
        .\p_Val2_15_4_reg_1935_reg[10] (mixer_m_V_m_axi_U_n_94),
        .\p_Val2_15_4_reg_1935_reg[11] (mixer_m_V_m_axi_U_n_95),
        .\p_Val2_15_4_reg_1935_reg[12] (mixer_m_V_m_axi_U_n_96),
        .\p_Val2_15_4_reg_1935_reg[13] (mixer_m_V_m_axi_U_n_97),
        .\p_Val2_15_4_reg_1935_reg[14] (mixer_m_V_m_axi_U_n_87),
        .\p_Val2_15_4_reg_1935_reg[14]_0 (mixer_m_V_m_axi_U_n_98),
        .\p_Val2_15_4_reg_1935_reg[15] ({\p_Val2_15_4_reg_1935_reg_n_0_[15] ,\p_Val2_15_4_reg_1935_reg_n_0_[14] ,\p_Val2_15_4_reg_1935_reg_n_0_[13] ,\p_Val2_15_4_reg_1935_reg_n_0_[12] ,\p_Val2_15_4_reg_1935_reg_n_0_[11] ,\p_Val2_15_4_reg_1935_reg_n_0_[10] ,\p_Val2_15_4_reg_1935_reg_n_0_[9] ,\p_Val2_15_4_reg_1935_reg_n_0_[8] ,\p_Val2_15_4_reg_1935_reg_n_0_[7] ,\p_Val2_15_4_reg_1935_reg_n_0_[6] ,\p_Val2_15_4_reg_1935_reg_n_0_[5] ,\p_Val2_15_4_reg_1935_reg_n_0_[4] ,\p_Val2_15_4_reg_1935_reg_n_0_[3] ,\p_Val2_15_4_reg_1935_reg_n_0_[2] ,\p_Val2_15_4_reg_1935_reg_n_0_[1] ,\p_Val2_15_4_reg_1935_reg_n_0_[0] }),
        .\p_Val2_15_4_reg_1935_reg[3] (mixer_m_V_m_axi_U_n_89),
        .\p_Val2_15_4_reg_1935_reg[4] (mixer_m_V_m_axi_U_n_90),
        .\p_Val2_15_4_reg_1935_reg[5] (mixer_m_V_m_axi_U_n_91),
        .\p_Val2_15_4_reg_1935_reg[7] (mixer_m_V_m_axi_U_n_92),
        .\p_Val2_15_4_reg_1935_reg[9] (mixer_m_V_m_axi_U_n_93),
        .\p_Val2_15_5_reg_2017_reg[0] (p_Val2_15_5_reg_20170_in),
        .\p_Val2_15_5_reg_2017_reg[15] ({\p_Val2_15_5_reg_2017_reg_n_0_[15] ,\p_Val2_15_5_reg_2017_reg_n_0_[14] ,\p_Val2_15_5_reg_2017_reg_n_0_[13] ,\p_Val2_15_5_reg_2017_reg_n_0_[12] ,\p_Val2_15_5_reg_2017_reg_n_0_[11] ,\p_Val2_15_5_reg_2017_reg_n_0_[10] ,\p_Val2_15_5_reg_2017_reg_n_0_[9] ,\p_Val2_15_5_reg_2017_reg_n_0_[8] ,\p_Val2_15_5_reg_2017_reg_n_0_[7] ,\p_Val2_15_5_reg_2017_reg_n_0_[6] ,\p_Val2_15_5_reg_2017_reg_n_0_[5] ,\p_Val2_15_5_reg_2017_reg_n_0_[4] ,\p_Val2_15_5_reg_2017_reg_n_0_[3] ,\p_Val2_15_5_reg_2017_reg_n_0_[2] ,\p_Val2_15_5_reg_2017_reg_n_0_[1] ,\p_Val2_15_5_reg_2017_reg_n_0_[0] }),
        .\p_Val2_3_reg_1945_reg[0] (p_Val2_3_reg_19450_in),
        .\p_Val2_3_reg_1945_reg[10] (mixer_m_V_m_axi_U_n_104),
        .\p_Val2_3_reg_1945_reg[11] (mixer_m_V_m_axi_U_n_105),
        .\p_Val2_3_reg_1945_reg[12] (mixer_m_V_m_axi_U_n_106),
        .\p_Val2_3_reg_1945_reg[13] (mixer_m_V_m_axi_U_n_107),
        .\p_Val2_3_reg_1945_reg[14] (mixer_m_V_m_axi_U_n_88),
        .\p_Val2_3_reg_1945_reg[14]_0 (mixer_m_V_m_axi_U_n_108),
        .\p_Val2_3_reg_1945_reg[15] ({\p_Val2_3_reg_1945_reg_n_0_[15] ,\p_Val2_3_reg_1945_reg_n_0_[14] ,\p_Val2_3_reg_1945_reg_n_0_[13] ,\p_Val2_3_reg_1945_reg_n_0_[12] ,\p_Val2_3_reg_1945_reg_n_0_[11] ,\p_Val2_3_reg_1945_reg_n_0_[10] ,\p_Val2_3_reg_1945_reg_n_0_[9] ,\p_Val2_3_reg_1945_reg_n_0_[8] ,\p_Val2_3_reg_1945_reg_n_0_[7] ,\p_Val2_3_reg_1945_reg_n_0_[6] ,\p_Val2_3_reg_1945_reg_n_0_[5] ,\p_Val2_3_reg_1945_reg_n_0_[4] ,\p_Val2_3_reg_1945_reg_n_0_[3] ,\p_Val2_3_reg_1945_reg_n_0_[2] ,\p_Val2_3_reg_1945_reg_n_0_[1] ,\p_Val2_3_reg_1945_reg_n_0_[0] }),
        .\p_Val2_3_reg_1945_reg[3] (mixer_m_V_m_axi_U_n_99),
        .\p_Val2_3_reg_1945_reg[4] (mixer_m_V_m_axi_U_n_100),
        .\p_Val2_3_reg_1945_reg[5] (mixer_m_V_m_axi_U_n_101),
        .\p_Val2_3_reg_1945_reg[7] (mixer_m_V_m_axi_U_n_102),
        .\p_Val2_3_reg_1945_reg[9] (mixer_m_V_m_axi_U_n_103),
        .\p_c_V_reg_1474_reg[1] (mixer_m_V_m_axi_U_n_2),
        .\r_c_V_reg_1533_reg[17] (mixer_m_V_m_axi_U_n_5),
        .\r_c_V_reg_1533_reg[1] (mixer_m_V_m_axi_U_n_4),
        .\reg_231_reg[15] (tmp_23_fu_389_p3),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\regs_in_V_load_3_reg_1512_reg[0] (regs_in_V_load_3_reg_15120),
        .tmp_102_reg_2001(tmp_102_reg_2001),
        .tmp_15_fu_1187_p4({tmp_15_fu_1187_p4[14:9],tmp_15_fu_1187_p4[7],tmp_15_fu_1187_p4[5:3]}),
        .tmp_1_reg_1492(tmp_1_reg_1492),
        .tmp_26_reg_1904(tmp_26_reg_1904),
        .tmp_27_1_reg_1827(tmp_27_1_reg_1827),
        .tmp_27_2_reg_1950(tmp_27_2_reg_1950),
        .tmp_27_3_reg_1986(tmp_27_3_reg_1986),
        .tmp_27_4_reg_1899(tmp_27_4_reg_1899),
        .tmp_27_5_reg_2012(tmp_27_5_reg_2012),
        .tmp_35_fu_1159_p4({tmp_35_fu_1159_p4[14:9],tmp_35_fu_1159_p4[7],tmp_35_fu_1159_p4[5:3]}),
        .tmp_42_fu_432_p3(tmp_42_fu_432_p3),
        .tmp_5_reg_1544(tmp_5_reg_1544),
        .\tmp_61_reg_1568_reg[0] (mixer_m_V_m_axi_U_n_116),
        .tmp_62_reg_1873(tmp_62_reg_1873),
        .tmp_6_reg_1502(tmp_6_reg_1502),
        .tmp_70_reg_1791(tmp_70_reg_1791),
        .tmp_78_reg_1919(tmp_78_reg_1919),
        .tmp_94_reg_1965(tmp_94_reg_1965),
        .tmp_98_reg_1847(tmp_98_reg_1847),
        .tmp_9_reg_1459(tmp_9_reg_1459),
        .tmp_fu_353_p3(tmp_fu_353_p3),
        .\y_c_V_reg_1539_reg[1] (mixer_m_V_m_axi_U_n_6));
  pwm_mixer_0_1_mixer_mul_53ns_49bkb mixer_mul_53ns_49bkb_U1
       (.ap_clk(ap_clk),
        .buff3(buff3),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0({tmp_64_reg_1583,\p_Val2_11_2_reg_1578_reg_n_0_[32] ,\p_Val2_11_2_reg_1578_reg_n_0_[31] ,\p_Val2_11_2_reg_1578_reg_n_0_[30] ,\p_Val2_11_2_reg_1578_reg_n_0_[29] ,\p_Val2_11_2_reg_1578_reg_n_0_[28] ,\p_Val2_11_2_reg_1578_reg_n_0_[27] ,\p_Val2_11_2_reg_1578_reg_n_0_[26] ,\p_Val2_11_2_reg_1578_reg_n_0_[25] ,\p_Val2_11_2_reg_1578_reg_n_0_[24] ,\p_Val2_11_2_reg_1578_reg_n_0_[23] ,\p_Val2_11_2_reg_1578_reg_n_0_[22] ,\p_Val2_11_2_reg_1578_reg_n_0_[21] ,\p_Val2_11_2_reg_1578_reg_n_0_[20] ,\p_Val2_11_2_reg_1578_reg_n_0_[19] ,\p_Val2_11_2_reg_1578_reg_n_0_[18] ,\p_Val2_11_2_reg_1578_reg_n_0_[17] ,\p_Val2_11_2_reg_1578_reg_n_0_[16] }));
  pwm_mixer_0_1_mixer_mul_53ns_49bkb_0 mixer_mul_53ns_49bkb_U2
       (.D({mixer_mul_53ns_49bkb_U2_n_0,mixer_mul_53ns_49bkb_U2_n_1,mixer_mul_53ns_49bkb_U2_n_2,mixer_mul_53ns_49bkb_U2_n_3,mixer_mul_53ns_49bkb_U2_n_4,mixer_mul_53ns_49bkb_U2_n_5,mixer_mul_53ns_49bkb_U2_n_6,mixer_mul_53ns_49bkb_U2_n_7,mixer_mul_53ns_49bkb_U2_n_8,mixer_mul_53ns_49bkb_U2_n_9,mixer_mul_53ns_49bkb_U2_n_10,mixer_mul_53ns_49bkb_U2_n_11,mixer_mul_53ns_49bkb_U2_n_12,mixer_mul_53ns_49bkb_U2_n_13,mixer_mul_53ns_49bkb_U2_n_14,mixer_mul_53ns_49bkb_U2_n_15,mixer_mul_53ns_49bkb_U2_n_16,mixer_mul_53ns_49bkb_U2_n_17,mixer_mul_53ns_49bkb_U2_n_18,mixer_mul_53ns_49bkb_U2_n_19,mixer_mul_53ns_49bkb_U2_n_20,mixer_mul_53ns_49bkb_U2_n_21,mixer_mul_53ns_49bkb_U2_n_22,mixer_mul_53ns_49bkb_U2_n_23,mixer_mul_53ns_49bkb_U2_n_24,mixer_mul_53ns_49bkb_U2_n_25,mixer_mul_53ns_49bkb_U2_n_26,mixer_mul_53ns_49bkb_U2_n_27,mixer_mul_53ns_49bkb_U2_n_28,mixer_mul_53ns_49bkb_U2_n_29,mixer_mul_53ns_49bkb_U2_n_30,mixer_mul_53ns_49bkb_U2_n_31,mixer_mul_53ns_49bkb_U2_n_32,mixer_mul_53ns_49bkb_U2_n_33,mixer_mul_53ns_49bkb_U2_n_34,mixer_mul_53ns_49bkb_U2_n_35,mixer_mul_53ns_49bkb_U2_n_36,mixer_mul_53ns_49bkb_U2_n_37,mixer_mul_53ns_49bkb_U2_n_38,mixer_mul_53ns_49bkb_U2_n_39,mixer_mul_53ns_49bkb_U2_n_40,mixer_mul_53ns_49bkb_U2_n_41,mixer_mul_53ns_49bkb_U2_n_42,mixer_mul_53ns_49bkb_U2_n_43,mixer_mul_53ns_49bkb_U2_n_44,mixer_mul_53ns_49bkb_U2_n_45,mixer_mul_53ns_49bkb_U2_n_46,mixer_mul_53ns_49bkb_U2_n_47,mixer_mul_53ns_49bkb_U2_n_48,mixer_mul_53ns_49bkb_U2_n_49,mixer_mul_53ns_49bkb_U2_n_50,mixer_mul_53ns_49bkb_U2_n_51,mixer_mul_53ns_49bkb_U2_n_52,mixer_mul_53ns_49bkb_U2_n_53,mixer_mul_53ns_49bkb_U2_n_54,mixer_mul_53ns_49bkb_U2_n_55,mixer_mul_53ns_49bkb_U2_n_56,mixer_mul_53ns_49bkb_U2_n_57,mixer_mul_53ns_49bkb_U2_n_58,mixer_mul_53ns_49bkb_U2_n_59,mixer_mul_53ns_49bkb_U2_n_60,mixer_mul_53ns_49bkb_U2_n_61,mixer_mul_53ns_49bkb_U2_n_62,mixer_mul_53ns_49bkb_U2_n_63,mixer_mul_53ns_49bkb_U2_n_64,mixer_mul_53ns_49bkb_U2_n_65,mixer_mul_53ns_49bkb_U2_n_66,mixer_mul_53ns_49bkb_U2_n_67}),
        .Q({mixer_mul_53ns_49bkb_U2_n_68,mixer_mul_53ns_49bkb_U2_n_69,mixer_mul_53ns_49bkb_U2_n_70,mixer_mul_53ns_49bkb_U2_n_71,mixer_mul_53ns_49bkb_U2_n_72,mixer_mul_53ns_49bkb_U2_n_73,mixer_mul_53ns_49bkb_U2_n_74,mixer_mul_53ns_49bkb_U2_n_75,mixer_mul_53ns_49bkb_U2_n_76,mixer_mul_53ns_49bkb_U2_n_77,mixer_mul_53ns_49bkb_U2_n_78,mixer_mul_53ns_49bkb_U2_n_79,mixer_mul_53ns_49bkb_U2_n_80,mixer_mul_53ns_49bkb_U2_n_81,mixer_mul_53ns_49bkb_U2_n_82,mixer_mul_53ns_49bkb_U2_n_83,mixer_mul_53ns_49bkb_U2_n_84,mixer_mul_53ns_49bkb_U2_n_85,mixer_mul_53ns_49bkb_U2_n_86,mixer_mul_53ns_49bkb_U2_n_87,mixer_mul_53ns_49bkb_U2_n_88,mixer_mul_53ns_49bkb_U2_n_89,mixer_mul_53ns_49bkb_U2_n_90,mixer_mul_53ns_49bkb_U2_n_91,mixer_mul_53ns_49bkb_U2_n_92,mixer_mul_53ns_49bkb_U2_n_93,mixer_mul_53ns_49bkb_U2_n_94,mixer_mul_53ns_49bkb_U2_n_95,mixer_mul_53ns_49bkb_U2_n_96,mixer_mul_53ns_49bkb_U2_n_97,mixer_mul_53ns_49bkb_U2_n_98,mixer_mul_53ns_49bkb_U2_n_99,mixer_mul_53ns_49bkb_U2_n_100}),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0({tmp_95_reg_1617,\p_Val2_11_8_reg_1612_reg_n_0_[32] ,\p_Val2_11_8_reg_1612_reg_n_0_[31] ,\p_Val2_11_8_reg_1612_reg_n_0_[30] ,\p_Val2_11_8_reg_1612_reg_n_0_[29] ,\p_Val2_11_8_reg_1612_reg_n_0_[28] ,\p_Val2_11_8_reg_1612_reg_n_0_[27] ,\p_Val2_11_8_reg_1612_reg_n_0_[26] ,\p_Val2_11_8_reg_1612_reg_n_0_[25] ,\p_Val2_11_8_reg_1612_reg_n_0_[24] ,\p_Val2_11_8_reg_1612_reg_n_0_[23] ,\p_Val2_11_8_reg_1612_reg_n_0_[22] ,\p_Val2_11_8_reg_1612_reg_n_0_[21] ,\p_Val2_11_8_reg_1612_reg_n_0_[20] ,\p_Val2_11_8_reg_1612_reg_n_0_[19] ,\p_Val2_11_8_reg_1612_reg_n_0_[18] ,\p_Val2_11_8_reg_1612_reg_n_0_[17] ,\p_Val2_11_8_reg_1612_reg_n_0_[16] }));
  pwm_mixer_0_1_mixer_mul_53ns_49bkb_1 mixer_mul_53ns_49bkb_U3
       (.D({mixer_mul_53ns_49bkb_U3_n_0,mixer_mul_53ns_49bkb_U3_n_1,mixer_mul_53ns_49bkb_U3_n_2,mixer_mul_53ns_49bkb_U3_n_3,mixer_mul_53ns_49bkb_U3_n_4,mixer_mul_53ns_49bkb_U3_n_5,mixer_mul_53ns_49bkb_U3_n_6,mixer_mul_53ns_49bkb_U3_n_7,mixer_mul_53ns_49bkb_U3_n_8,mixer_mul_53ns_49bkb_U3_n_9,mixer_mul_53ns_49bkb_U3_n_10,mixer_mul_53ns_49bkb_U3_n_11,mixer_mul_53ns_49bkb_U3_n_12,mixer_mul_53ns_49bkb_U3_n_13,mixer_mul_53ns_49bkb_U3_n_14,mixer_mul_53ns_49bkb_U3_n_15,mixer_mul_53ns_49bkb_U3_n_16,mixer_mul_53ns_49bkb_U3_n_17,mixer_mul_53ns_49bkb_U3_n_18,mixer_mul_53ns_49bkb_U3_n_19,mixer_mul_53ns_49bkb_U3_n_20,mixer_mul_53ns_49bkb_U3_n_21,mixer_mul_53ns_49bkb_U3_n_22,mixer_mul_53ns_49bkb_U3_n_23,mixer_mul_53ns_49bkb_U3_n_24,mixer_mul_53ns_49bkb_U3_n_25,mixer_mul_53ns_49bkb_U3_n_26,mixer_mul_53ns_49bkb_U3_n_27,mixer_mul_53ns_49bkb_U3_n_28,mixer_mul_53ns_49bkb_U3_n_29,mixer_mul_53ns_49bkb_U3_n_30,mixer_mul_53ns_49bkb_U3_n_31,mixer_mul_53ns_49bkb_U3_n_32,mixer_mul_53ns_49bkb_U3_n_33,mixer_mul_53ns_49bkb_U3_n_34,mixer_mul_53ns_49bkb_U3_n_35,mixer_mul_53ns_49bkb_U3_n_36,mixer_mul_53ns_49bkb_U3_n_37,mixer_mul_53ns_49bkb_U3_n_38,mixer_mul_53ns_49bkb_U3_n_39,mixer_mul_53ns_49bkb_U3_n_40,mixer_mul_53ns_49bkb_U3_n_41,mixer_mul_53ns_49bkb_U3_n_42,mixer_mul_53ns_49bkb_U3_n_43,mixer_mul_53ns_49bkb_U3_n_44,mixer_mul_53ns_49bkb_U3_n_45,mixer_mul_53ns_49bkb_U3_n_46,mixer_mul_53ns_49bkb_U3_n_47,mixer_mul_53ns_49bkb_U3_n_48,mixer_mul_53ns_49bkb_U3_n_49,mixer_mul_53ns_49bkb_U3_n_50,mixer_mul_53ns_49bkb_U3_n_51,mixer_mul_53ns_49bkb_U3_n_52,mixer_mul_53ns_49bkb_U3_n_53,mixer_mul_53ns_49bkb_U3_n_54,mixer_mul_53ns_49bkb_U3_n_55,mixer_mul_53ns_49bkb_U3_n_56,mixer_mul_53ns_49bkb_U3_n_57,mixer_mul_53ns_49bkb_U3_n_58,mixer_mul_53ns_49bkb_U3_n_59,mixer_mul_53ns_49bkb_U3_n_60,mixer_mul_53ns_49bkb_U3_n_61,mixer_mul_53ns_49bkb_U3_n_62,mixer_mul_53ns_49bkb_U3_n_63,mixer_mul_53ns_49bkb_U3_n_64,mixer_mul_53ns_49bkb_U3_n_65,mixer_mul_53ns_49bkb_U3_n_66,mixer_mul_53ns_49bkb_U3_n_67}),
        .Q({mixer_mul_53ns_49bkb_U3_n_68,mixer_mul_53ns_49bkb_U3_n_69,mixer_mul_53ns_49bkb_U3_n_70,mixer_mul_53ns_49bkb_U3_n_71,mixer_mul_53ns_49bkb_U3_n_72,mixer_mul_53ns_49bkb_U3_n_73,mixer_mul_53ns_49bkb_U3_n_74,mixer_mul_53ns_49bkb_U3_n_75,mixer_mul_53ns_49bkb_U3_n_76,mixer_mul_53ns_49bkb_U3_n_77,mixer_mul_53ns_49bkb_U3_n_78,mixer_mul_53ns_49bkb_U3_n_79,mixer_mul_53ns_49bkb_U3_n_80,mixer_mul_53ns_49bkb_U3_n_81,mixer_mul_53ns_49bkb_U3_n_82,mixer_mul_53ns_49bkb_U3_n_83,mixer_mul_53ns_49bkb_U3_n_84,mixer_mul_53ns_49bkb_U3_n_85,mixer_mul_53ns_49bkb_U3_n_86,mixer_mul_53ns_49bkb_U3_n_87,mixer_mul_53ns_49bkb_U3_n_88,mixer_mul_53ns_49bkb_U3_n_89,mixer_mul_53ns_49bkb_U3_n_90,mixer_mul_53ns_49bkb_U3_n_91,mixer_mul_53ns_49bkb_U3_n_92,mixer_mul_53ns_49bkb_U3_n_93,mixer_mul_53ns_49bkb_U3_n_94,mixer_mul_53ns_49bkb_U3_n_95,mixer_mul_53ns_49bkb_U3_n_96,mixer_mul_53ns_49bkb_U3_n_97,mixer_mul_53ns_49bkb_U3_n_98,mixer_mul_53ns_49bkb_U3_n_99,mixer_mul_53ns_49bkb_U3_n_100}),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0({tmp_49_reg_1628,tmp_48_fu_609_p3}));
  pwm_mixer_0_1_mixer_mul_53ns_49bkb_2 mixer_mul_53ns_49bkb_U4
       (.D({mixer_mul_53ns_49bkb_U4_n_0,mixer_mul_53ns_49bkb_U4_n_1,mixer_mul_53ns_49bkb_U4_n_2,mixer_mul_53ns_49bkb_U4_n_3,mixer_mul_53ns_49bkb_U4_n_4,mixer_mul_53ns_49bkb_U4_n_5,mixer_mul_53ns_49bkb_U4_n_6,mixer_mul_53ns_49bkb_U4_n_7,mixer_mul_53ns_49bkb_U4_n_8,mixer_mul_53ns_49bkb_U4_n_9,mixer_mul_53ns_49bkb_U4_n_10,mixer_mul_53ns_49bkb_U4_n_11,mixer_mul_53ns_49bkb_U4_n_12,mixer_mul_53ns_49bkb_U4_n_13,mixer_mul_53ns_49bkb_U4_n_14,mixer_mul_53ns_49bkb_U4_n_15,mixer_mul_53ns_49bkb_U4_n_16,mixer_mul_53ns_49bkb_U4_n_17,mixer_mul_53ns_49bkb_U4_n_18,mixer_mul_53ns_49bkb_U4_n_19,mixer_mul_53ns_49bkb_U4_n_20,mixer_mul_53ns_49bkb_U4_n_21,mixer_mul_53ns_49bkb_U4_n_22,mixer_mul_53ns_49bkb_U4_n_23,mixer_mul_53ns_49bkb_U4_n_24,mixer_mul_53ns_49bkb_U4_n_25,mixer_mul_53ns_49bkb_U4_n_26,mixer_mul_53ns_49bkb_U4_n_27,mixer_mul_53ns_49bkb_U4_n_28,mixer_mul_53ns_49bkb_U4_n_29,mixer_mul_53ns_49bkb_U4_n_30,mixer_mul_53ns_49bkb_U4_n_31,mixer_mul_53ns_49bkb_U4_n_32,mixer_mul_53ns_49bkb_U4_n_33,mixer_mul_53ns_49bkb_U4_n_34,mixer_mul_53ns_49bkb_U4_n_35,mixer_mul_53ns_49bkb_U4_n_36,mixer_mul_53ns_49bkb_U4_n_37,mixer_mul_53ns_49bkb_U4_n_38,mixer_mul_53ns_49bkb_U4_n_39,mixer_mul_53ns_49bkb_U4_n_40,mixer_mul_53ns_49bkb_U4_n_41,mixer_mul_53ns_49bkb_U4_n_42,mixer_mul_53ns_49bkb_U4_n_43,mixer_mul_53ns_49bkb_U4_n_44,mixer_mul_53ns_49bkb_U4_n_45,mixer_mul_53ns_49bkb_U4_n_46,mixer_mul_53ns_49bkb_U4_n_47,mixer_mul_53ns_49bkb_U4_n_48,mixer_mul_53ns_49bkb_U4_n_49,mixer_mul_53ns_49bkb_U4_n_50,mixer_mul_53ns_49bkb_U4_n_51,mixer_mul_53ns_49bkb_U4_n_52,mixer_mul_53ns_49bkb_U4_n_53,mixer_mul_53ns_49bkb_U4_n_54,mixer_mul_53ns_49bkb_U4_n_55,mixer_mul_53ns_49bkb_U4_n_56,mixer_mul_53ns_49bkb_U4_n_57,mixer_mul_53ns_49bkb_U4_n_58,mixer_mul_53ns_49bkb_U4_n_59,mixer_mul_53ns_49bkb_U4_n_60,mixer_mul_53ns_49bkb_U4_n_61,mixer_mul_53ns_49bkb_U4_n_62,mixer_mul_53ns_49bkb_U4_n_63,mixer_mul_53ns_49bkb_U4_n_64,mixer_mul_53ns_49bkb_U4_n_65,mixer_mul_53ns_49bkb_U4_n_66,mixer_mul_53ns_49bkb_U4_n_67}),
        .Q({mixer_mul_53ns_49bkb_U4_n_68,mixer_mul_53ns_49bkb_U4_n_69,mixer_mul_53ns_49bkb_U4_n_70,mixer_mul_53ns_49bkb_U4_n_71,mixer_mul_53ns_49bkb_U4_n_72,mixer_mul_53ns_49bkb_U4_n_73,mixer_mul_53ns_49bkb_U4_n_74,mixer_mul_53ns_49bkb_U4_n_75,mixer_mul_53ns_49bkb_U4_n_76,mixer_mul_53ns_49bkb_U4_n_77,mixer_mul_53ns_49bkb_U4_n_78,mixer_mul_53ns_49bkb_U4_n_79,mixer_mul_53ns_49bkb_U4_n_80,mixer_mul_53ns_49bkb_U4_n_81,mixer_mul_53ns_49bkb_U4_n_82,mixer_mul_53ns_49bkb_U4_n_83,mixer_mul_53ns_49bkb_U4_n_84,mixer_mul_53ns_49bkb_U4_n_85,mixer_mul_53ns_49bkb_U4_n_86,mixer_mul_53ns_49bkb_U4_n_87,mixer_mul_53ns_49bkb_U4_n_88,mixer_mul_53ns_49bkb_U4_n_89,mixer_mul_53ns_49bkb_U4_n_90,mixer_mul_53ns_49bkb_U4_n_91,mixer_mul_53ns_49bkb_U4_n_92,mixer_mul_53ns_49bkb_U4_n_93,mixer_mul_53ns_49bkb_U4_n_94,mixer_mul_53ns_49bkb_U4_n_95,mixer_mul_53ns_49bkb_U4_n_96,mixer_mul_53ns_49bkb_U4_n_97,mixer_mul_53ns_49bkb_U4_n_98,mixer_mul_53ns_49bkb_U4_n_99,mixer_mul_53ns_49bkb_U4_n_100}),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0({tmp_72_reg_1664,tmp_71_fu_674_p3}));
  pwm_mixer_0_1_mixer_mul_53ns_49bkb_3 mixer_mul_53ns_49bkb_U5
       (.D({mixer_mul_53ns_49bkb_U5_n_0,mixer_mul_53ns_49bkb_U5_n_1,mixer_mul_53ns_49bkb_U5_n_2,mixer_mul_53ns_49bkb_U5_n_3,mixer_mul_53ns_49bkb_U5_n_4,mixer_mul_53ns_49bkb_U5_n_5,mixer_mul_53ns_49bkb_U5_n_6,mixer_mul_53ns_49bkb_U5_n_7,mixer_mul_53ns_49bkb_U5_n_8,mixer_mul_53ns_49bkb_U5_n_9,mixer_mul_53ns_49bkb_U5_n_10,mixer_mul_53ns_49bkb_U5_n_11,mixer_mul_53ns_49bkb_U5_n_12,mixer_mul_53ns_49bkb_U5_n_13,mixer_mul_53ns_49bkb_U5_n_14,mixer_mul_53ns_49bkb_U5_n_15,mixer_mul_53ns_49bkb_U5_n_16,mixer_mul_53ns_49bkb_U5_n_17,mixer_mul_53ns_49bkb_U5_n_18,mixer_mul_53ns_49bkb_U5_n_19,mixer_mul_53ns_49bkb_U5_n_20,mixer_mul_53ns_49bkb_U5_n_21,mixer_mul_53ns_49bkb_U5_n_22,mixer_mul_53ns_49bkb_U5_n_23,mixer_mul_53ns_49bkb_U5_n_24,mixer_mul_53ns_49bkb_U5_n_25,mixer_mul_53ns_49bkb_U5_n_26,mixer_mul_53ns_49bkb_U5_n_27,mixer_mul_53ns_49bkb_U5_n_28,mixer_mul_53ns_49bkb_U5_n_29,mixer_mul_53ns_49bkb_U5_n_30,mixer_mul_53ns_49bkb_U5_n_31,mixer_mul_53ns_49bkb_U5_n_32,mixer_mul_53ns_49bkb_U5_n_33,mixer_mul_53ns_49bkb_U5_n_34,mixer_mul_53ns_49bkb_U5_n_35,mixer_mul_53ns_49bkb_U5_n_36,mixer_mul_53ns_49bkb_U5_n_37,mixer_mul_53ns_49bkb_U5_n_38,mixer_mul_53ns_49bkb_U5_n_39,mixer_mul_53ns_49bkb_U5_n_40,mixer_mul_53ns_49bkb_U5_n_41,mixer_mul_53ns_49bkb_U5_n_42,mixer_mul_53ns_49bkb_U5_n_43,mixer_mul_53ns_49bkb_U5_n_44,mixer_mul_53ns_49bkb_U5_n_45,mixer_mul_53ns_49bkb_U5_n_46,mixer_mul_53ns_49bkb_U5_n_47,mixer_mul_53ns_49bkb_U5_n_48,mixer_mul_53ns_49bkb_U5_n_49,mixer_mul_53ns_49bkb_U5_n_50,mixer_mul_53ns_49bkb_U5_n_51,mixer_mul_53ns_49bkb_U5_n_52,mixer_mul_53ns_49bkb_U5_n_53,mixer_mul_53ns_49bkb_U5_n_54,mixer_mul_53ns_49bkb_U5_n_55,mixer_mul_53ns_49bkb_U5_n_56,mixer_mul_53ns_49bkb_U5_n_57,mixer_mul_53ns_49bkb_U5_n_58,mixer_mul_53ns_49bkb_U5_n_59,mixer_mul_53ns_49bkb_U5_n_60,mixer_mul_53ns_49bkb_U5_n_61,mixer_mul_53ns_49bkb_U5_n_62,mixer_mul_53ns_49bkb_U5_n_63,mixer_mul_53ns_49bkb_U5_n_64,mixer_mul_53ns_49bkb_U5_n_65,mixer_mul_53ns_49bkb_U5_n_66,mixer_mul_53ns_49bkb_U5_n_67}),
        .Q({mixer_mul_53ns_49bkb_U5_n_68,mixer_mul_53ns_49bkb_U5_n_69,mixer_mul_53ns_49bkb_U5_n_70,mixer_mul_53ns_49bkb_U5_n_71,mixer_mul_53ns_49bkb_U5_n_72,mixer_mul_53ns_49bkb_U5_n_73,mixer_mul_53ns_49bkb_U5_n_74,mixer_mul_53ns_49bkb_U5_n_75,mixer_mul_53ns_49bkb_U5_n_76,mixer_mul_53ns_49bkb_U5_n_77,mixer_mul_53ns_49bkb_U5_n_78,mixer_mul_53ns_49bkb_U5_n_79,mixer_mul_53ns_49bkb_U5_n_80,mixer_mul_53ns_49bkb_U5_n_81,mixer_mul_53ns_49bkb_U5_n_82,mixer_mul_53ns_49bkb_U5_n_83,mixer_mul_53ns_49bkb_U5_n_84,mixer_mul_53ns_49bkb_U5_n_85,mixer_mul_53ns_49bkb_U5_n_86,mixer_mul_53ns_49bkb_U5_n_87,mixer_mul_53ns_49bkb_U5_n_88,mixer_mul_53ns_49bkb_U5_n_89,mixer_mul_53ns_49bkb_U5_n_90,mixer_mul_53ns_49bkb_U5_n_91,mixer_mul_53ns_49bkb_U5_n_92,mixer_mul_53ns_49bkb_U5_n_93,mixer_mul_53ns_49bkb_U5_n_94,mixer_mul_53ns_49bkb_U5_n_95,mixer_mul_53ns_49bkb_U5_n_96,mixer_mul_53ns_49bkb_U5_n_97,mixer_mul_53ns_49bkb_U5_n_98,mixer_mul_53ns_49bkb_U5_n_99,mixer_mul_53ns_49bkb_U5_n_100}),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0({tmp_80_reg_1675,tmp_79_fu_691_p3}));
  pwm_mixer_0_1_mixer_mul_53ns_49bkb_4 mixer_mul_53ns_49bkb_U6
       (.D({mixer_mul_53ns_49bkb_U6_n_0,mixer_mul_53ns_49bkb_U6_n_1,mixer_mul_53ns_49bkb_U6_n_2,mixer_mul_53ns_49bkb_U6_n_3,mixer_mul_53ns_49bkb_U6_n_4,mixer_mul_53ns_49bkb_U6_n_5,mixer_mul_53ns_49bkb_U6_n_6,mixer_mul_53ns_49bkb_U6_n_7,mixer_mul_53ns_49bkb_U6_n_8,mixer_mul_53ns_49bkb_U6_n_9,mixer_mul_53ns_49bkb_U6_n_10,mixer_mul_53ns_49bkb_U6_n_11,mixer_mul_53ns_49bkb_U6_n_12,mixer_mul_53ns_49bkb_U6_n_13,mixer_mul_53ns_49bkb_U6_n_14,mixer_mul_53ns_49bkb_U6_n_15,mixer_mul_53ns_49bkb_U6_n_16,mixer_mul_53ns_49bkb_U6_n_17,mixer_mul_53ns_49bkb_U6_n_18,mixer_mul_53ns_49bkb_U6_n_19,mixer_mul_53ns_49bkb_U6_n_20,mixer_mul_53ns_49bkb_U6_n_21,mixer_mul_53ns_49bkb_U6_n_22,mixer_mul_53ns_49bkb_U6_n_23,mixer_mul_53ns_49bkb_U6_n_24,mixer_mul_53ns_49bkb_U6_n_25,mixer_mul_53ns_49bkb_U6_n_26,mixer_mul_53ns_49bkb_U6_n_27,mixer_mul_53ns_49bkb_U6_n_28,mixer_mul_53ns_49bkb_U6_n_29,mixer_mul_53ns_49bkb_U6_n_30,mixer_mul_53ns_49bkb_U6_n_31,mixer_mul_53ns_49bkb_U6_n_32,mixer_mul_53ns_49bkb_U6_n_33,mixer_mul_53ns_49bkb_U6_n_34,mixer_mul_53ns_49bkb_U6_n_35,mixer_mul_53ns_49bkb_U6_n_36,mixer_mul_53ns_49bkb_U6_n_37,mixer_mul_53ns_49bkb_U6_n_38,mixer_mul_53ns_49bkb_U6_n_39,mixer_mul_53ns_49bkb_U6_n_40,mixer_mul_53ns_49bkb_U6_n_41,mixer_mul_53ns_49bkb_U6_n_42,mixer_mul_53ns_49bkb_U6_n_43,mixer_mul_53ns_49bkb_U6_n_44,mixer_mul_53ns_49bkb_U6_n_45,mixer_mul_53ns_49bkb_U6_n_46,mixer_mul_53ns_49bkb_U6_n_47,mixer_mul_53ns_49bkb_U6_n_48,mixer_mul_53ns_49bkb_U6_n_49,mixer_mul_53ns_49bkb_U6_n_50,mixer_mul_53ns_49bkb_U6_n_51,mixer_mul_53ns_49bkb_U6_n_52,mixer_mul_53ns_49bkb_U6_n_53,mixer_mul_53ns_49bkb_U6_n_54,mixer_mul_53ns_49bkb_U6_n_55,mixer_mul_53ns_49bkb_U6_n_56,mixer_mul_53ns_49bkb_U6_n_57,mixer_mul_53ns_49bkb_U6_n_58,mixer_mul_53ns_49bkb_U6_n_59,mixer_mul_53ns_49bkb_U6_n_60,mixer_mul_53ns_49bkb_U6_n_61,mixer_mul_53ns_49bkb_U6_n_62,mixer_mul_53ns_49bkb_U6_n_63,mixer_mul_53ns_49bkb_U6_n_64,mixer_mul_53ns_49bkb_U6_n_65,mixer_mul_53ns_49bkb_U6_n_66,mixer_mul_53ns_49bkb_U6_n_67}),
        .Q({mixer_mul_53ns_49bkb_U6_n_68,mixer_mul_53ns_49bkb_U6_n_69,mixer_mul_53ns_49bkb_U6_n_70,mixer_mul_53ns_49bkb_U6_n_71,mixer_mul_53ns_49bkb_U6_n_72,mixer_mul_53ns_49bkb_U6_n_73,mixer_mul_53ns_49bkb_U6_n_74,mixer_mul_53ns_49bkb_U6_n_75,mixer_mul_53ns_49bkb_U6_n_76,mixer_mul_53ns_49bkb_U6_n_77,mixer_mul_53ns_49bkb_U6_n_78,mixer_mul_53ns_49bkb_U6_n_79,mixer_mul_53ns_49bkb_U6_n_80,mixer_mul_53ns_49bkb_U6_n_81,mixer_mul_53ns_49bkb_U6_n_82,mixer_mul_53ns_49bkb_U6_n_83,mixer_mul_53ns_49bkb_U6_n_84,mixer_mul_53ns_49bkb_U6_n_85,mixer_mul_53ns_49bkb_U6_n_86,mixer_mul_53ns_49bkb_U6_n_87,mixer_mul_53ns_49bkb_U6_n_88,mixer_mul_53ns_49bkb_U6_n_89,mixer_mul_53ns_49bkb_U6_n_90,mixer_mul_53ns_49bkb_U6_n_91,mixer_mul_53ns_49bkb_U6_n_92,mixer_mul_53ns_49bkb_U6_n_93,mixer_mul_53ns_49bkb_U6_n_94,mixer_mul_53ns_49bkb_U6_n_95,mixer_mul_53ns_49bkb_U6_n_96,mixer_mul_53ns_49bkb_U6_n_97,mixer_mul_53ns_49bkb_U6_n_98,mixer_mul_53ns_49bkb_U6_n_99,mixer_mul_53ns_49bkb_U6_n_100}),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0({tmp_99_reg_1686,tmp_88_fu_718_p3}));
  pwm_mixer_0_1_mixer_mul_mul_16neOg mixer_mul_mul_16neOg_U14
       (.D(grp_fu_1421_p2),
        .Q({\tmp_47_reg_1527_reg_n_0_[17] ,\tmp_47_reg_1527_reg_n_0_[16] ,\tmp_47_reg_1527_reg_n_0_[15] ,\tmp_47_reg_1527_reg_n_0_[14] ,\tmp_47_reg_1527_reg_n_0_[13] ,\tmp_47_reg_1527_reg_n_0_[12] ,\tmp_47_reg_1527_reg_n_0_[11] ,\tmp_47_reg_1527_reg_n_0_[10] ,\tmp_47_reg_1527_reg_n_0_[9] ,\tmp_47_reg_1527_reg_n_0_[8] ,\tmp_47_reg_1527_reg_n_0_[7] ,\tmp_47_reg_1527_reg_n_0_[6] ,\tmp_47_reg_1527_reg_n_0_[5] ,\tmp_47_reg_1527_reg_n_0_[4] ,\tmp_47_reg_1527_reg_n_0_[3] ,\tmp_47_reg_1527_reg_n_0_[2] ,\tmp_47_reg_1527_reg_n_0_[1] }),
        .ap_clk(ap_clk),
        .p_8_in(p_8_in));
  pwm_mixer_0_1_mixer_mul_mul_16sdEe mixer_mul_mul_16sdEe_U13
       (.D(p_c_V_reg_1474),
        .ap_clk(ap_clk),
        .grp_fu_1415_ce(grp_fu_1415_ce),
        .\tmp_11_cast_reg_1549_reg[32] (grp_fu_1415_p2));
  pwm_mixer_0_1_mixer_sub_101ns_1cud mixer_sub_101ns_1cud_U10
       (.E(grp_fu_857_ce),
        .Q(mul4_reg_1752),
        .ap_clk(ap_clk),
        .s(grp_fu_857_p2),
        .tmp_75_reg_1757(tmp_75_reg_1757));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_5 mixer_sub_101ns_1cud_U11
       (.E(p_7_in),
        .Q(mul5_reg_1797),
        .ap_clk(ap_clk),
        .s(grp_fu_935_p2),
        .tmp_93_reg_1802(tmp_93_reg_1802));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_6 mixer_sub_101ns_1cud_U12
       (.E(mixer_m_V_m_axi_U_n_13),
        .Q(mul_reg_1853),
        .ap_clk(ap_clk),
        .s(grp_fu_1084_p2),
        .tmp_101_reg_1858(tmp_101_reg_1858));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_7 mixer_sub_101ns_1cud_U7
       (.E(mixer_m_V_m_axi_U_n_50),
        .Q(mul2_reg_1702),
        .ap_clk(ap_clk),
        .s(grp_fu_735_p2),
        .tmp_67_reg_1707(tmp_67_reg_1707));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_8 mixer_sub_101ns_1cud_U8
       (.E(grp_fu_760_ce),
        .Q(mul3_reg_1717),
        .ap_clk(ap_clk),
        .s(grp_fu_760_p2),
        .tmp_97_reg_1722(tmp_97_reg_1722));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_9 mixer_sub_101ns_1cud_U9
       (.E(grp_fu_765_ce),
        .Q(mul1_reg_1727),
        .ap_clk(ap_clk),
        .s(grp_fu_765_p2),
        .tmp_58_reg_1732(tmp_58_reg_1732));
  FDRE \mul1_reg_1727_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_67),
        .Q(mul1_reg_1727[0]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_57),
        .Q(mul1_reg_1727[10]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_56),
        .Q(mul1_reg_1727[11]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_55),
        .Q(mul1_reg_1727[12]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_54),
        .Q(mul1_reg_1727[13]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_53),
        .Q(mul1_reg_1727[14]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_52),
        .Q(mul1_reg_1727[15]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_51),
        .Q(mul1_reg_1727[16]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_50),
        .Q(mul1_reg_1727[17]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_49),
        .Q(mul1_reg_1727[18]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_48),
        .Q(mul1_reg_1727[19]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_66),
        .Q(mul1_reg_1727[1]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_47),
        .Q(mul1_reg_1727[20]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_46),
        .Q(mul1_reg_1727[21]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_45),
        .Q(mul1_reg_1727[22]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_44),
        .Q(mul1_reg_1727[23]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_43),
        .Q(mul1_reg_1727[24]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_42),
        .Q(mul1_reg_1727[25]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_41),
        .Q(mul1_reg_1727[26]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_40),
        .Q(mul1_reg_1727[27]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_39),
        .Q(mul1_reg_1727[28]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_38),
        .Q(mul1_reg_1727[29]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_65),
        .Q(mul1_reg_1727[2]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_37),
        .Q(mul1_reg_1727[30]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_36),
        .Q(mul1_reg_1727[31]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[32] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_35),
        .Q(mul1_reg_1727[32]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[33] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_34),
        .Q(mul1_reg_1727[33]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[34] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_33),
        .Q(mul1_reg_1727[34]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[35] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_32),
        .Q(mul1_reg_1727[35]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[36] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_31),
        .Q(mul1_reg_1727[36]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[37] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_30),
        .Q(mul1_reg_1727[37]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[38] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_29),
        .Q(mul1_reg_1727[38]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[39] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_28),
        .Q(mul1_reg_1727[39]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_64),
        .Q(mul1_reg_1727[3]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[40] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_27),
        .Q(mul1_reg_1727[40]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[41] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_26),
        .Q(mul1_reg_1727[41]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[42] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_25),
        .Q(mul1_reg_1727[42]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[43] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_24),
        .Q(mul1_reg_1727[43]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[44] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_23),
        .Q(mul1_reg_1727[44]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[45] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_22),
        .Q(mul1_reg_1727[45]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[46] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_21),
        .Q(mul1_reg_1727[46]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[47] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_20),
        .Q(mul1_reg_1727[47]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[48] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_19),
        .Q(mul1_reg_1727[48]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[49] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_18),
        .Q(mul1_reg_1727[49]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_63),
        .Q(mul1_reg_1727[4]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[50] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_17),
        .Q(mul1_reg_1727[50]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[51] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_16),
        .Q(mul1_reg_1727[51]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[52] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_15),
        .Q(mul1_reg_1727[52]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[53] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_14),
        .Q(mul1_reg_1727[53]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[54] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_13),
        .Q(mul1_reg_1727[54]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[55] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_12),
        .Q(mul1_reg_1727[55]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[56] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_11),
        .Q(mul1_reg_1727[56]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[57] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_10),
        .Q(mul1_reg_1727[57]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[58] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_9),
        .Q(mul1_reg_1727[58]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[59] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_8),
        .Q(mul1_reg_1727[59]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_62),
        .Q(mul1_reg_1727[5]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[60] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_7),
        .Q(mul1_reg_1727[60]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[61] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_6),
        .Q(mul1_reg_1727[61]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[62] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_5),
        .Q(mul1_reg_1727[62]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[63] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_4),
        .Q(mul1_reg_1727[63]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[64] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_3),
        .Q(mul1_reg_1727[64]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[65] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_2),
        .Q(mul1_reg_1727[65]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[66] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_1),
        .Q(mul1_reg_1727[66]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[67] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_0),
        .Q(mul1_reg_1727[67]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_61),
        .Q(mul1_reg_1727[6]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_60),
        .Q(mul1_reg_1727[7]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_59),
        .Q(mul1_reg_1727[8]),
        .R(1'b0));
  FDRE \mul1_reg_1727_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_58),
        .Q(mul1_reg_1727[9]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[0]),
        .Q(mul2_reg_1702[0]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[10]),
        .Q(mul2_reg_1702[10]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[11]),
        .Q(mul2_reg_1702[11]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[12]),
        .Q(mul2_reg_1702[12]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[13]),
        .Q(mul2_reg_1702[13]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[14]),
        .Q(mul2_reg_1702[14]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[15]),
        .Q(mul2_reg_1702[15]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[16]),
        .Q(mul2_reg_1702[16]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[17]),
        .Q(mul2_reg_1702[17]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[18]),
        .Q(mul2_reg_1702[18]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[19]),
        .Q(mul2_reg_1702[19]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[1]),
        .Q(mul2_reg_1702[1]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[20]),
        .Q(mul2_reg_1702[20]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[21]),
        .Q(mul2_reg_1702[21]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[22]),
        .Q(mul2_reg_1702[22]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[23]),
        .Q(mul2_reg_1702[23]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[24]),
        .Q(mul2_reg_1702[24]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[25]),
        .Q(mul2_reg_1702[25]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[26]),
        .Q(mul2_reg_1702[26]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[27]),
        .Q(mul2_reg_1702[27]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[28]),
        .Q(mul2_reg_1702[28]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[29]),
        .Q(mul2_reg_1702[29]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[2]),
        .Q(mul2_reg_1702[2]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[30]),
        .Q(mul2_reg_1702[30]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[31]),
        .Q(mul2_reg_1702[31]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[32]),
        .Q(mul2_reg_1702[32]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[33] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[33]),
        .Q(mul2_reg_1702[33]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[34] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[34]),
        .Q(mul2_reg_1702[34]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[35] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[35]),
        .Q(mul2_reg_1702[35]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[36] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[36]),
        .Q(mul2_reg_1702[36]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[37] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[37]),
        .Q(mul2_reg_1702[37]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[38] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[38]),
        .Q(mul2_reg_1702[38]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[39] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[39]),
        .Q(mul2_reg_1702[39]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[3]),
        .Q(mul2_reg_1702[3]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[40] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[40]),
        .Q(mul2_reg_1702[40]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[41] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[41]),
        .Q(mul2_reg_1702[41]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[42] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[42]),
        .Q(mul2_reg_1702[42]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[43] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[43]),
        .Q(mul2_reg_1702[43]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[44] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[44]),
        .Q(mul2_reg_1702[44]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[45] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[45]),
        .Q(mul2_reg_1702[45]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[46] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[46]),
        .Q(mul2_reg_1702[46]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[47] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[47]),
        .Q(mul2_reg_1702[47]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[48] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[48]),
        .Q(mul2_reg_1702[48]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[49] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[49]),
        .Q(mul2_reg_1702[49]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[4]),
        .Q(mul2_reg_1702[4]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[50] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[50]),
        .Q(mul2_reg_1702[50]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[51] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[51]),
        .Q(mul2_reg_1702[51]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[52] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[52]),
        .Q(mul2_reg_1702[52]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[53] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[53]),
        .Q(mul2_reg_1702[53]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[54] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[54]),
        .Q(mul2_reg_1702[54]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[55] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[55]),
        .Q(mul2_reg_1702[55]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[56] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[56]),
        .Q(mul2_reg_1702[56]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[57] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[57]),
        .Q(mul2_reg_1702[57]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[58] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[58]),
        .Q(mul2_reg_1702[58]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[59] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[59]),
        .Q(mul2_reg_1702[59]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[5]),
        .Q(mul2_reg_1702[5]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[60] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[60]),
        .Q(mul2_reg_1702[60]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[61] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[61]),
        .Q(mul2_reg_1702[61]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[62] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[62]),
        .Q(mul2_reg_1702[62]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[63] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[63]),
        .Q(mul2_reg_1702[63]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[64] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[64]),
        .Q(mul2_reg_1702[64]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[65] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[65]),
        .Q(mul2_reg_1702[65]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[66] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[66]),
        .Q(mul2_reg_1702[66]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[67] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[67]),
        .Q(mul2_reg_1702[67]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[6]),
        .Q(mul2_reg_1702[6]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[7]),
        .Q(mul2_reg_1702[7]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[8]),
        .Q(mul2_reg_1702[8]),
        .R(1'b0));
  FDRE \mul2_reg_1702_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[9]),
        .Q(mul2_reg_1702[9]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_67),
        .Q(mul3_reg_1717[0]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_57),
        .Q(mul3_reg_1717[10]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_56),
        .Q(mul3_reg_1717[11]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_55),
        .Q(mul3_reg_1717[12]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_54),
        .Q(mul3_reg_1717[13]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_53),
        .Q(mul3_reg_1717[14]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_52),
        .Q(mul3_reg_1717[15]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_51),
        .Q(mul3_reg_1717[16]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_50),
        .Q(mul3_reg_1717[17]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_49),
        .Q(mul3_reg_1717[18]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_48),
        .Q(mul3_reg_1717[19]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_66),
        .Q(mul3_reg_1717[1]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_47),
        .Q(mul3_reg_1717[20]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_46),
        .Q(mul3_reg_1717[21]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_45),
        .Q(mul3_reg_1717[22]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_44),
        .Q(mul3_reg_1717[23]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_43),
        .Q(mul3_reg_1717[24]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_42),
        .Q(mul3_reg_1717[25]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_41),
        .Q(mul3_reg_1717[26]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_40),
        .Q(mul3_reg_1717[27]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_39),
        .Q(mul3_reg_1717[28]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_38),
        .Q(mul3_reg_1717[29]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_65),
        .Q(mul3_reg_1717[2]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_37),
        .Q(mul3_reg_1717[30]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_36),
        .Q(mul3_reg_1717[31]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[32] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_35),
        .Q(mul3_reg_1717[32]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[33] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_34),
        .Q(mul3_reg_1717[33]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[34] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_33),
        .Q(mul3_reg_1717[34]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[35] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_32),
        .Q(mul3_reg_1717[35]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[36] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_31),
        .Q(mul3_reg_1717[36]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[37] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_30),
        .Q(mul3_reg_1717[37]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[38] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_29),
        .Q(mul3_reg_1717[38]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[39] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_28),
        .Q(mul3_reg_1717[39]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_64),
        .Q(mul3_reg_1717[3]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[40] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_27),
        .Q(mul3_reg_1717[40]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[41] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_26),
        .Q(mul3_reg_1717[41]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[42] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_25),
        .Q(mul3_reg_1717[42]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[43] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_24),
        .Q(mul3_reg_1717[43]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[44] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_23),
        .Q(mul3_reg_1717[44]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[45] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_22),
        .Q(mul3_reg_1717[45]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[46] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_21),
        .Q(mul3_reg_1717[46]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[47] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_20),
        .Q(mul3_reg_1717[47]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[48] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_19),
        .Q(mul3_reg_1717[48]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[49] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_18),
        .Q(mul3_reg_1717[49]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_63),
        .Q(mul3_reg_1717[4]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[50] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_17),
        .Q(mul3_reg_1717[50]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[51] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_16),
        .Q(mul3_reg_1717[51]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[52] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_15),
        .Q(mul3_reg_1717[52]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[53] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_14),
        .Q(mul3_reg_1717[53]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[54] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_13),
        .Q(mul3_reg_1717[54]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[55] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_12),
        .Q(mul3_reg_1717[55]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[56] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_11),
        .Q(mul3_reg_1717[56]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[57] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_10),
        .Q(mul3_reg_1717[57]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[58] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_9),
        .Q(mul3_reg_1717[58]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[59] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_8),
        .Q(mul3_reg_1717[59]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_62),
        .Q(mul3_reg_1717[5]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[60] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_7),
        .Q(mul3_reg_1717[60]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[61] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_6),
        .Q(mul3_reg_1717[61]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[62] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_5),
        .Q(mul3_reg_1717[62]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[63] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_4),
        .Q(mul3_reg_1717[63]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[64] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_3),
        .Q(mul3_reg_1717[64]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[65] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_2),
        .Q(mul3_reg_1717[65]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[66] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_1),
        .Q(mul3_reg_1717[66]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[67] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_0),
        .Q(mul3_reg_1717[67]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_61),
        .Q(mul3_reg_1717[6]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_60),
        .Q(mul3_reg_1717[7]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_59),
        .Q(mul3_reg_1717[8]),
        .R(1'b0));
  FDRE \mul3_reg_1717_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_58),
        .Q(mul3_reg_1717[9]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_67),
        .Q(mul4_reg_1752[0]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_57),
        .Q(mul4_reg_1752[10]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_56),
        .Q(mul4_reg_1752[11]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_55),
        .Q(mul4_reg_1752[12]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_54),
        .Q(mul4_reg_1752[13]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_53),
        .Q(mul4_reg_1752[14]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_52),
        .Q(mul4_reg_1752[15]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_51),
        .Q(mul4_reg_1752[16]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_50),
        .Q(mul4_reg_1752[17]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_49),
        .Q(mul4_reg_1752[18]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_48),
        .Q(mul4_reg_1752[19]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_66),
        .Q(mul4_reg_1752[1]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_47),
        .Q(mul4_reg_1752[20]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_46),
        .Q(mul4_reg_1752[21]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_45),
        .Q(mul4_reg_1752[22]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_44),
        .Q(mul4_reg_1752[23]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_43),
        .Q(mul4_reg_1752[24]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_42),
        .Q(mul4_reg_1752[25]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_41),
        .Q(mul4_reg_1752[26]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_40),
        .Q(mul4_reg_1752[27]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_39),
        .Q(mul4_reg_1752[28]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_38),
        .Q(mul4_reg_1752[29]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_65),
        .Q(mul4_reg_1752[2]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_37),
        .Q(mul4_reg_1752[30]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_36),
        .Q(mul4_reg_1752[31]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_35),
        .Q(mul4_reg_1752[32]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[33] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_34),
        .Q(mul4_reg_1752[33]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[34] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_33),
        .Q(mul4_reg_1752[34]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[35] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_32),
        .Q(mul4_reg_1752[35]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[36] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_31),
        .Q(mul4_reg_1752[36]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[37] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_30),
        .Q(mul4_reg_1752[37]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[38] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_29),
        .Q(mul4_reg_1752[38]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[39] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_28),
        .Q(mul4_reg_1752[39]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_64),
        .Q(mul4_reg_1752[3]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[40] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_27),
        .Q(mul4_reg_1752[40]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[41] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_26),
        .Q(mul4_reg_1752[41]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[42] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_25),
        .Q(mul4_reg_1752[42]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[43] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_24),
        .Q(mul4_reg_1752[43]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[44] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_23),
        .Q(mul4_reg_1752[44]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[45] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_22),
        .Q(mul4_reg_1752[45]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[46] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_21),
        .Q(mul4_reg_1752[46]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[47] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_20),
        .Q(mul4_reg_1752[47]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[48] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_19),
        .Q(mul4_reg_1752[48]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[49] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_18),
        .Q(mul4_reg_1752[49]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_63),
        .Q(mul4_reg_1752[4]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[50] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_17),
        .Q(mul4_reg_1752[50]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[51] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_16),
        .Q(mul4_reg_1752[51]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[52] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_15),
        .Q(mul4_reg_1752[52]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[53] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_14),
        .Q(mul4_reg_1752[53]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[54] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_13),
        .Q(mul4_reg_1752[54]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[55] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_12),
        .Q(mul4_reg_1752[55]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[56] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_11),
        .Q(mul4_reg_1752[56]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[57] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_10),
        .Q(mul4_reg_1752[57]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[58] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_9),
        .Q(mul4_reg_1752[58]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[59] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_8),
        .Q(mul4_reg_1752[59]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_62),
        .Q(mul4_reg_1752[5]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[60] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_7),
        .Q(mul4_reg_1752[60]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[61] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_6),
        .Q(mul4_reg_1752[61]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[62] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_5),
        .Q(mul4_reg_1752[62]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[63] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_4),
        .Q(mul4_reg_1752[63]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[64] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_3),
        .Q(mul4_reg_1752[64]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[65] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_2),
        .Q(mul4_reg_1752[65]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[66] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_1),
        .Q(mul4_reg_1752[66]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[67] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_0),
        .Q(mul4_reg_1752[67]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_61),
        .Q(mul4_reg_1752[6]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_60),
        .Q(mul4_reg_1752[7]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_59),
        .Q(mul4_reg_1752[8]),
        .R(1'b0));
  FDRE \mul4_reg_1752_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_58),
        .Q(mul4_reg_1752[9]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_67),
        .Q(mul5_reg_1797[0]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_57),
        .Q(mul5_reg_1797[10]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_56),
        .Q(mul5_reg_1797[11]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_55),
        .Q(mul5_reg_1797[12]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_54),
        .Q(mul5_reg_1797[13]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_53),
        .Q(mul5_reg_1797[14]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_52),
        .Q(mul5_reg_1797[15]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_51),
        .Q(mul5_reg_1797[16]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_50),
        .Q(mul5_reg_1797[17]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_49),
        .Q(mul5_reg_1797[18]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_48),
        .Q(mul5_reg_1797[19]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[1] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_66),
        .Q(mul5_reg_1797[1]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_47),
        .Q(mul5_reg_1797[20]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_46),
        .Q(mul5_reg_1797[21]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_45),
        .Q(mul5_reg_1797[22]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_44),
        .Q(mul5_reg_1797[23]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_43),
        .Q(mul5_reg_1797[24]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_42),
        .Q(mul5_reg_1797[25]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_41),
        .Q(mul5_reg_1797[26]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_40),
        .Q(mul5_reg_1797[27]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_39),
        .Q(mul5_reg_1797[28]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[29] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_38),
        .Q(mul5_reg_1797[29]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_65),
        .Q(mul5_reg_1797[2]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[30] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_37),
        .Q(mul5_reg_1797[30]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[31] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_36),
        .Q(mul5_reg_1797[31]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[32] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_35),
        .Q(mul5_reg_1797[32]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[33] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_34),
        .Q(mul5_reg_1797[33]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[34] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_33),
        .Q(mul5_reg_1797[34]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[35] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_32),
        .Q(mul5_reg_1797[35]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[36] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_31),
        .Q(mul5_reg_1797[36]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[37] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_30),
        .Q(mul5_reg_1797[37]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[38] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_29),
        .Q(mul5_reg_1797[38]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[39] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_28),
        .Q(mul5_reg_1797[39]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_64),
        .Q(mul5_reg_1797[3]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[40] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_27),
        .Q(mul5_reg_1797[40]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[41] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_26),
        .Q(mul5_reg_1797[41]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[42] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_25),
        .Q(mul5_reg_1797[42]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[43] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_24),
        .Q(mul5_reg_1797[43]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[44] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_23),
        .Q(mul5_reg_1797[44]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[45] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_22),
        .Q(mul5_reg_1797[45]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[46] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_21),
        .Q(mul5_reg_1797[46]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[47] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_20),
        .Q(mul5_reg_1797[47]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[48] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_19),
        .Q(mul5_reg_1797[48]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[49] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_18),
        .Q(mul5_reg_1797[49]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_63),
        .Q(mul5_reg_1797[4]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[50] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_17),
        .Q(mul5_reg_1797[50]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[51] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_16),
        .Q(mul5_reg_1797[51]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[52] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_15),
        .Q(mul5_reg_1797[52]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[53] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_14),
        .Q(mul5_reg_1797[53]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[54] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_13),
        .Q(mul5_reg_1797[54]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[55] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_12),
        .Q(mul5_reg_1797[55]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[56] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_11),
        .Q(mul5_reg_1797[56]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[57] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_10),
        .Q(mul5_reg_1797[57]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[58] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_9),
        .Q(mul5_reg_1797[58]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[59] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_8),
        .Q(mul5_reg_1797[59]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_62),
        .Q(mul5_reg_1797[5]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[60] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_7),
        .Q(mul5_reg_1797[60]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[61] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_6),
        .Q(mul5_reg_1797[61]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[62] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_5),
        .Q(mul5_reg_1797[62]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[63] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_4),
        .Q(mul5_reg_1797[63]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[64] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_3),
        .Q(mul5_reg_1797[64]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[65] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_2),
        .Q(mul5_reg_1797[65]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[66] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_1),
        .Q(mul5_reg_1797[66]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[67] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_0),
        .Q(mul5_reg_1797[67]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_61),
        .Q(mul5_reg_1797[6]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_60),
        .Q(mul5_reg_1797[7]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_59),
        .Q(mul5_reg_1797[8]),
        .R(1'b0));
  FDRE \mul5_reg_1797_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_58),
        .Q(mul5_reg_1797[9]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_67),
        .Q(mul_reg_1853[0]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_57),
        .Q(mul_reg_1853[10]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_56),
        .Q(mul_reg_1853[11]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_55),
        .Q(mul_reg_1853[12]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_54),
        .Q(mul_reg_1853[13]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_53),
        .Q(mul_reg_1853[14]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_52),
        .Q(mul_reg_1853[15]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_51),
        .Q(mul_reg_1853[16]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_50),
        .Q(mul_reg_1853[17]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_49),
        .Q(mul_reg_1853[18]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_48),
        .Q(mul_reg_1853[19]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_66),
        .Q(mul_reg_1853[1]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_47),
        .Q(mul_reg_1853[20]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_46),
        .Q(mul_reg_1853[21]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_45),
        .Q(mul_reg_1853[22]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_44),
        .Q(mul_reg_1853[23]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_43),
        .Q(mul_reg_1853[24]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_42),
        .Q(mul_reg_1853[25]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_41),
        .Q(mul_reg_1853[26]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_40),
        .Q(mul_reg_1853[27]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_39),
        .Q(mul_reg_1853[28]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_38),
        .Q(mul_reg_1853[29]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_65),
        .Q(mul_reg_1853[2]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_37),
        .Q(mul_reg_1853[30]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_36),
        .Q(mul_reg_1853[31]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_35),
        .Q(mul_reg_1853[32]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_34),
        .Q(mul_reg_1853[33]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[34] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_33),
        .Q(mul_reg_1853[34]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[35] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_32),
        .Q(mul_reg_1853[35]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[36] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_31),
        .Q(mul_reg_1853[36]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[37] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_30),
        .Q(mul_reg_1853[37]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[38] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_29),
        .Q(mul_reg_1853[38]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[39] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_28),
        .Q(mul_reg_1853[39]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_64),
        .Q(mul_reg_1853[3]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[40] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_27),
        .Q(mul_reg_1853[40]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[41] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_26),
        .Q(mul_reg_1853[41]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[42] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_25),
        .Q(mul_reg_1853[42]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[43] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_24),
        .Q(mul_reg_1853[43]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[44] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_23),
        .Q(mul_reg_1853[44]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[45] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_22),
        .Q(mul_reg_1853[45]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[46] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_21),
        .Q(mul_reg_1853[46]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[47] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_20),
        .Q(mul_reg_1853[47]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[48] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_19),
        .Q(mul_reg_1853[48]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[49] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_18),
        .Q(mul_reg_1853[49]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_63),
        .Q(mul_reg_1853[4]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[50] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_17),
        .Q(mul_reg_1853[50]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[51] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_16),
        .Q(mul_reg_1853[51]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[52] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_15),
        .Q(mul_reg_1853[52]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[53] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_14),
        .Q(mul_reg_1853[53]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[54] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_13),
        .Q(mul_reg_1853[54]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[55] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_12),
        .Q(mul_reg_1853[55]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[56] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_11),
        .Q(mul_reg_1853[56]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[57] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_10),
        .Q(mul_reg_1853[57]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[58] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_9),
        .Q(mul_reg_1853[58]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[59] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_8),
        .Q(mul_reg_1853[59]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_62),
        .Q(mul_reg_1853[5]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[60] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_7),
        .Q(mul_reg_1853[60]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[61] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_6),
        .Q(mul_reg_1853[61]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[62] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_5),
        .Q(mul_reg_1853[62]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[63] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_4),
        .Q(mul_reg_1853[63]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[64] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_3),
        .Q(mul_reg_1853[64]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[65] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_2),
        .Q(mul_reg_1853[65]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[66] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_1),
        .Q(mul_reg_1853[66]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[67] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_0),
        .Q(mul_reg_1853[67]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_61),
        .Q(mul_reg_1853[6]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_60),
        .Q(mul_reg_1853[7]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_59),
        .Q(mul_reg_1853[8]),
        .R(1'b0));
  FDRE \mul_reg_1853_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_58),
        .Q(mul_reg_1853[9]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[100]),
        .Q(neg_mul1_reg_1767[100]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[68]),
        .Q(neg_mul1_reg_1767[68]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[69]),
        .Q(neg_mul1_reg_1767[69]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[70]),
        .Q(neg_mul1_reg_1767[70]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[71]),
        .Q(neg_mul1_reg_1767[71]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[72]),
        .Q(neg_mul1_reg_1767[72]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[73]),
        .Q(neg_mul1_reg_1767[73]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[74]),
        .Q(neg_mul1_reg_1767[74]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[75]),
        .Q(neg_mul1_reg_1767[75]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[76]),
        .Q(neg_mul1_reg_1767[76]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[77]),
        .Q(neg_mul1_reg_1767[77]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[78]),
        .Q(neg_mul1_reg_1767[78]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[79]),
        .Q(neg_mul1_reg_1767[79]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[80]),
        .Q(neg_mul1_reg_1767[80]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[81]),
        .Q(neg_mul1_reg_1767[81]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[82]),
        .Q(neg_mul1_reg_1767[82]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[83]),
        .Q(neg_mul1_reg_1767[83]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[84]),
        .Q(neg_mul1_reg_1767[84]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[85]),
        .Q(neg_mul1_reg_1767[85]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[86]),
        .Q(neg_mul1_reg_1767[86]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[87]),
        .Q(neg_mul1_reg_1767[87]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[88]),
        .Q(neg_mul1_reg_1767[88]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[89]),
        .Q(neg_mul1_reg_1767[89]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[90]),
        .Q(neg_mul1_reg_1767[90]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[91]),
        .Q(neg_mul1_reg_1767[91]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[92]),
        .Q(neg_mul1_reg_1767[92]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[93]),
        .Q(neg_mul1_reg_1767[93]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[94]),
        .Q(neg_mul1_reg_1767[94]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[95]),
        .Q(neg_mul1_reg_1767[95]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[96]),
        .Q(neg_mul1_reg_1767[96]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[97]),
        .Q(neg_mul1_reg_1767[97]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[98]),
        .Q(neg_mul1_reg_1767[98]),
        .R(1'b0));
  FDRE \neg_mul1_reg_1767_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul1_reg_17670),
        .D(grp_fu_765_p2[99]),
        .Q(neg_mul1_reg_1767[99]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[100]),
        .Q(neg_mul2_reg_1737[100]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[68]),
        .Q(neg_mul2_reg_1737[68]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[69]),
        .Q(neg_mul2_reg_1737[69]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[70]),
        .Q(neg_mul2_reg_1737[70]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[71]),
        .Q(neg_mul2_reg_1737[71]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[72]),
        .Q(neg_mul2_reg_1737[72]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[73]),
        .Q(neg_mul2_reg_1737[73]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[74]),
        .Q(neg_mul2_reg_1737[74]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[75]),
        .Q(neg_mul2_reg_1737[75]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[76]),
        .Q(neg_mul2_reg_1737[76]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[77]),
        .Q(neg_mul2_reg_1737[77]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[78]),
        .Q(neg_mul2_reg_1737[78]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[79]),
        .Q(neg_mul2_reg_1737[79]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[80]),
        .Q(neg_mul2_reg_1737[80]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[81]),
        .Q(neg_mul2_reg_1737[81]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[82]),
        .Q(neg_mul2_reg_1737[82]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[83]),
        .Q(neg_mul2_reg_1737[83]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[84]),
        .Q(neg_mul2_reg_1737[84]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[85]),
        .Q(neg_mul2_reg_1737[85]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[86]),
        .Q(neg_mul2_reg_1737[86]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[87]),
        .Q(neg_mul2_reg_1737[87]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[88]),
        .Q(neg_mul2_reg_1737[88]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[89]),
        .Q(neg_mul2_reg_1737[89]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[90]),
        .Q(neg_mul2_reg_1737[90]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[91]),
        .Q(neg_mul2_reg_1737[91]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[92]),
        .Q(neg_mul2_reg_1737[92]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[93]),
        .Q(neg_mul2_reg_1737[93]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[94]),
        .Q(neg_mul2_reg_1737[94]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[95]),
        .Q(neg_mul2_reg_1737[95]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[96]),
        .Q(neg_mul2_reg_1737[96]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[97]),
        .Q(neg_mul2_reg_1737[97]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[98]),
        .Q(neg_mul2_reg_1737[98]),
        .R(1'b0));
  FDRE \neg_mul2_reg_1737_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul2_reg_17370),
        .D(grp_fu_735_p2[99]),
        .Q(neg_mul2_reg_1737[99]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[100]),
        .Q(neg_mul3_reg_1832[100]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[68]),
        .Q(neg_mul3_reg_1832[68]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[69]),
        .Q(neg_mul3_reg_1832[69]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[70]),
        .Q(neg_mul3_reg_1832[70]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[71]),
        .Q(neg_mul3_reg_1832[71]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[72]),
        .Q(neg_mul3_reg_1832[72]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[73]),
        .Q(neg_mul3_reg_1832[73]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[74]),
        .Q(neg_mul3_reg_1832[74]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[75]),
        .Q(neg_mul3_reg_1832[75]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[76]),
        .Q(neg_mul3_reg_1832[76]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[77]),
        .Q(neg_mul3_reg_1832[77]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[78]),
        .Q(neg_mul3_reg_1832[78]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[79]),
        .Q(neg_mul3_reg_1832[79]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[80]),
        .Q(neg_mul3_reg_1832[80]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[81]),
        .Q(neg_mul3_reg_1832[81]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[82]),
        .Q(neg_mul3_reg_1832[82]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[83]),
        .Q(neg_mul3_reg_1832[83]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[84]),
        .Q(neg_mul3_reg_1832[84]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[85]),
        .Q(neg_mul3_reg_1832[85]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[86]),
        .Q(neg_mul3_reg_1832[86]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[87]),
        .Q(neg_mul3_reg_1832[87]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[88]),
        .Q(neg_mul3_reg_1832[88]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[89]),
        .Q(neg_mul3_reg_1832[89]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[90]),
        .Q(neg_mul3_reg_1832[90]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[91]),
        .Q(neg_mul3_reg_1832[91]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[92]),
        .Q(neg_mul3_reg_1832[92]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[93]),
        .Q(neg_mul3_reg_1832[93]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[94]),
        .Q(neg_mul3_reg_1832[94]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[95]),
        .Q(neg_mul3_reg_1832[95]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[96]),
        .Q(neg_mul3_reg_1832[96]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[97]),
        .Q(neg_mul3_reg_1832[97]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[98]),
        .Q(neg_mul3_reg_1832[98]),
        .R(1'b0));
  FDRE \neg_mul3_reg_1832_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul3_reg_18320),
        .D(grp_fu_857_p2[99]),
        .Q(neg_mul3_reg_1832[99]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[100]),
        .Q(neg_mul4_reg_1762[100]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[68]),
        .Q(neg_mul4_reg_1762[68]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[69]),
        .Q(neg_mul4_reg_1762[69]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[70]),
        .Q(neg_mul4_reg_1762[70]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[71]),
        .Q(neg_mul4_reg_1762[71]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[72]),
        .Q(neg_mul4_reg_1762[72]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[73]),
        .Q(neg_mul4_reg_1762[73]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[74]),
        .Q(neg_mul4_reg_1762[74]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[75]),
        .Q(neg_mul4_reg_1762[75]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[76]),
        .Q(neg_mul4_reg_1762[76]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[77]),
        .Q(neg_mul4_reg_1762[77]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[78]),
        .Q(neg_mul4_reg_1762[78]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[79]),
        .Q(neg_mul4_reg_1762[79]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[80]),
        .Q(neg_mul4_reg_1762[80]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[81]),
        .Q(neg_mul4_reg_1762[81]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[82]),
        .Q(neg_mul4_reg_1762[82]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[83]),
        .Q(neg_mul4_reg_1762[83]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[84]),
        .Q(neg_mul4_reg_1762[84]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[85]),
        .Q(neg_mul4_reg_1762[85]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[86]),
        .Q(neg_mul4_reg_1762[86]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[87]),
        .Q(neg_mul4_reg_1762[87]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[88]),
        .Q(neg_mul4_reg_1762[88]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[89]),
        .Q(neg_mul4_reg_1762[89]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[90]),
        .Q(neg_mul4_reg_1762[90]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[91]),
        .Q(neg_mul4_reg_1762[91]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[92]),
        .Q(neg_mul4_reg_1762[92]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[93]),
        .Q(neg_mul4_reg_1762[93]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[94]),
        .Q(neg_mul4_reg_1762[94]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[95]),
        .Q(neg_mul4_reg_1762[95]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[96]),
        .Q(neg_mul4_reg_1762[96]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[97]),
        .Q(neg_mul4_reg_1762[97]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[98]),
        .Q(neg_mul4_reg_1762[98]),
        .R(1'b0));
  FDRE \neg_mul4_reg_1762_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul4_reg_17620),
        .D(grp_fu_760_p2[99]),
        .Q(neg_mul4_reg_1762[99]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[100] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[100]),
        .Q(neg_mul5_reg_1894[100]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[68] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[68]),
        .Q(neg_mul5_reg_1894[68]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[69] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[69]),
        .Q(neg_mul5_reg_1894[69]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[70] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[70]),
        .Q(neg_mul5_reg_1894[70]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[71] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[71]),
        .Q(neg_mul5_reg_1894[71]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[72] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[72]),
        .Q(neg_mul5_reg_1894[72]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[73] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[73]),
        .Q(neg_mul5_reg_1894[73]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[74] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[74]),
        .Q(neg_mul5_reg_1894[74]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[75] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[75]),
        .Q(neg_mul5_reg_1894[75]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[76] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[76]),
        .Q(neg_mul5_reg_1894[76]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[77] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[77]),
        .Q(neg_mul5_reg_1894[77]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[78] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[78]),
        .Q(neg_mul5_reg_1894[78]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[79] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[79]),
        .Q(neg_mul5_reg_1894[79]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[80] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[80]),
        .Q(neg_mul5_reg_1894[80]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[81] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[81]),
        .Q(neg_mul5_reg_1894[81]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[82] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[82]),
        .Q(neg_mul5_reg_1894[82]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[83] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[83]),
        .Q(neg_mul5_reg_1894[83]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[84] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[84]),
        .Q(neg_mul5_reg_1894[84]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[85] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[85]),
        .Q(neg_mul5_reg_1894[85]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[86] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[86]),
        .Q(neg_mul5_reg_1894[86]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[87] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[87]),
        .Q(neg_mul5_reg_1894[87]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[88] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[88]),
        .Q(neg_mul5_reg_1894[88]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[89] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[89]),
        .Q(neg_mul5_reg_1894[89]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[90] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[90]),
        .Q(neg_mul5_reg_1894[90]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[91] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[91]),
        .Q(neg_mul5_reg_1894[91]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[92] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[92]),
        .Q(neg_mul5_reg_1894[92]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[93] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[93]),
        .Q(neg_mul5_reg_1894[93]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[94] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[94]),
        .Q(neg_mul5_reg_1894[94]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[95] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[95]),
        .Q(neg_mul5_reg_1894[95]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[96] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[96]),
        .Q(neg_mul5_reg_1894[96]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[97] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[97]),
        .Q(neg_mul5_reg_1894[97]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[98] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[98]),
        .Q(neg_mul5_reg_1894[98]),
        .R(1'b0));
  FDRE \neg_mul5_reg_1894_reg[99] 
       (.C(ap_clk),
        .CE(neg_mul5_reg_18940),
        .D(grp_fu_935_p2[99]),
        .Q(neg_mul5_reg_1894[99]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[100] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[100]),
        .Q(neg_mul_reg_1940[100]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[68] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[68]),
        .Q(neg_mul_reg_1940[68]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[69] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[69]),
        .Q(neg_mul_reg_1940[69]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[70] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[70]),
        .Q(neg_mul_reg_1940[70]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[71] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[71]),
        .Q(neg_mul_reg_1940[71]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[72] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[72]),
        .Q(neg_mul_reg_1940[72]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[73] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[73]),
        .Q(neg_mul_reg_1940[73]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[74] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[74]),
        .Q(neg_mul_reg_1940[74]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[75] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[75]),
        .Q(neg_mul_reg_1940[75]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[76] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[76]),
        .Q(neg_mul_reg_1940[76]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[77] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[77]),
        .Q(neg_mul_reg_1940[77]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[78] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[78]),
        .Q(neg_mul_reg_1940[78]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[79] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[79]),
        .Q(neg_mul_reg_1940[79]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[80] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[80]),
        .Q(neg_mul_reg_1940[80]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[81] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[81]),
        .Q(neg_mul_reg_1940[81]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[82] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[82]),
        .Q(neg_mul_reg_1940[82]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[83] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[83]),
        .Q(neg_mul_reg_1940[83]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[84] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[84]),
        .Q(neg_mul_reg_1940[84]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[85] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[85]),
        .Q(neg_mul_reg_1940[85]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[86] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[86]),
        .Q(neg_mul_reg_1940[86]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[87] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[87]),
        .Q(neg_mul_reg_1940[87]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[88] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[88]),
        .Q(neg_mul_reg_1940[88]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[89] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[89]),
        .Q(neg_mul_reg_1940[89]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[90] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[90]),
        .Q(neg_mul_reg_1940[90]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[91] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[91]),
        .Q(neg_mul_reg_1940[91]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[92] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[92]),
        .Q(neg_mul_reg_1940[92]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[93] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[93]),
        .Q(neg_mul_reg_1940[93]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[94] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[94]),
        .Q(neg_mul_reg_1940[94]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[95] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[95]),
        .Q(neg_mul_reg_1940[95]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[96] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[96]),
        .Q(neg_mul_reg_1940[96]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[97] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[97]),
        .Q(neg_mul_reg_1940[97]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[98] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[98]),
        .Q(neg_mul_reg_1940[98]),
        .R(1'b0));
  FDRE \neg_mul_reg_1940_reg[99] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_52),
        .D(grp_fu_1084_p2[99]),
        .Q(neg_mul_reg_1940[99]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_10 
       (.I0(neg_mul1_reg_1767[77]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[9]),
        .O(\neg_ti1_reg_1822[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_11 
       (.I0(neg_mul1_reg_1767[76]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[8]),
        .O(\neg_ti1_reg_1822[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_13 
       (.I0(neg_mul1_reg_1767[75]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[7]),
        .O(\neg_ti1_reg_1822[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_14 
       (.I0(neg_mul1_reg_1767[74]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[6]),
        .O(\neg_ti1_reg_1822[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_15 
       (.I0(neg_mul1_reg_1767[73]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[5]),
        .O(\neg_ti1_reg_1822[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_16 
       (.I0(neg_mul1_reg_1767[72]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[4]),
        .O(\neg_ti1_reg_1822[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_17 
       (.I0(neg_mul1_reg_1767[71]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[3]),
        .O(\neg_ti1_reg_1822[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_18 
       (.I0(neg_mul1_reg_1767[70]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[2]),
        .O(\neg_ti1_reg_1822[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_19 
       (.I0(neg_mul1_reg_1767[69]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[1]),
        .O(\neg_ti1_reg_1822[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti1_reg_1822[15]_i_20 
       (.I0(neg_mul1_reg_1767[68]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[0]),
        .O(tmp_60_fu_917_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_3 
       (.I0(neg_mul1_reg_1767[83]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[15]),
        .O(\neg_ti1_reg_1822[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_4 
       (.I0(neg_mul1_reg_1767[82]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[14]),
        .O(\neg_ti1_reg_1822[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_5 
       (.I0(neg_mul1_reg_1767[81]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[13]),
        .O(\neg_ti1_reg_1822[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_6 
       (.I0(neg_mul1_reg_1767[80]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[12]),
        .O(\neg_ti1_reg_1822[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_8 
       (.I0(neg_mul1_reg_1767[79]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[11]),
        .O(\neg_ti1_reg_1822[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[15]_i_9 
       (.I0(neg_mul1_reg_1767[78]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[10]),
        .O(\neg_ti1_reg_1822[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[19]_i_2 
       (.I0(neg_mul1_reg_1767[87]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[19]),
        .O(\neg_ti1_reg_1822[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[19]_i_3 
       (.I0(neg_mul1_reg_1767[86]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[18]),
        .O(\neg_ti1_reg_1822[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[19]_i_4 
       (.I0(neg_mul1_reg_1767[85]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[17]),
        .O(\neg_ti1_reg_1822[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[19]_i_5 
       (.I0(neg_mul1_reg_1767[84]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[16]),
        .O(\neg_ti1_reg_1822[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[23]_i_2 
       (.I0(neg_mul1_reg_1767[91]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[23]),
        .O(\neg_ti1_reg_1822[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[23]_i_3 
       (.I0(neg_mul1_reg_1767[90]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[22]),
        .O(\neg_ti1_reg_1822[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[23]_i_4 
       (.I0(neg_mul1_reg_1767[89]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[21]),
        .O(\neg_ti1_reg_1822[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[23]_i_5 
       (.I0(neg_mul1_reg_1767[88]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[20]),
        .O(\neg_ti1_reg_1822[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[27]_i_2 
       (.I0(neg_mul1_reg_1767[95]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[27]),
        .O(\neg_ti1_reg_1822[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[27]_i_3 
       (.I0(neg_mul1_reg_1767[94]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[26]),
        .O(\neg_ti1_reg_1822[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[27]_i_4 
       (.I0(neg_mul1_reg_1767[93]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[25]),
        .O(\neg_ti1_reg_1822[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[27]_i_5 
       (.I0(neg_mul1_reg_1767[92]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[24]),
        .O(\neg_ti1_reg_1822[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[31]_i_2 
       (.I0(neg_mul1_reg_1767[99]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[31]),
        .O(\neg_ti1_reg_1822[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[31]_i_3 
       (.I0(neg_mul1_reg_1767[98]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[30]),
        .O(\neg_ti1_reg_1822[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[31]_i_4 
       (.I0(neg_mul1_reg_1767[97]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[29]),
        .O(\neg_ti1_reg_1822[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[31]_i_5 
       (.I0(neg_mul1_reg_1767[96]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[28]),
        .O(\neg_ti1_reg_1822[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[33]_i_3 
       (.I0(neg_mul1_reg_1767[100]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[32]),
        .O(\neg_ti1_reg_1822[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti1_reg_1822[33]_i_4 
       (.I0(neg_mul1_reg_1767[100]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_58_reg_1732[32]),
        .O(\neg_ti1_reg_1822[33]_i_4_n_0 ));
  FDRE \neg_ti1_reg_1822_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[15]_i_1_n_4 ),
        .Q(neg_ti1_reg_1822[15]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1822_reg[15]_i_1 
       (.CI(\neg_ti1_reg_1822_reg[15]_i_2_n_0 ),
        .CO({\neg_ti1_reg_1822_reg[15]_i_1_n_0 ,\neg_ti1_reg_1822_reg[15]_i_1_n_1 ,\neg_ti1_reg_1822_reg[15]_i_1_n_2 ,\neg_ti1_reg_1822_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1822_reg[15]_i_1_n_4 ,\NLW_neg_ti1_reg_1822_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti1_reg_1822[15]_i_3_n_0 ,\neg_ti1_reg_1822[15]_i_4_n_0 ,\neg_ti1_reg_1822[15]_i_5_n_0 ,\neg_ti1_reg_1822[15]_i_6_n_0 }));
  CARRY4 \neg_ti1_reg_1822_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti1_reg_1822_reg[15]_i_12_n_0 ,\neg_ti1_reg_1822_reg[15]_i_12_n_1 ,\neg_ti1_reg_1822_reg[15]_i_12_n_2 ,\neg_ti1_reg_1822_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti1_reg_1822_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti1_reg_1822[15]_i_17_n_0 ,\neg_ti1_reg_1822[15]_i_18_n_0 ,\neg_ti1_reg_1822[15]_i_19_n_0 ,tmp_60_fu_917_p3}));
  CARRY4 \neg_ti1_reg_1822_reg[15]_i_2 
       (.CI(\neg_ti1_reg_1822_reg[15]_i_7_n_0 ),
        .CO({\neg_ti1_reg_1822_reg[15]_i_2_n_0 ,\neg_ti1_reg_1822_reg[15]_i_2_n_1 ,\neg_ti1_reg_1822_reg[15]_i_2_n_2 ,\neg_ti1_reg_1822_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti1_reg_1822_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti1_reg_1822[15]_i_8_n_0 ,\neg_ti1_reg_1822[15]_i_9_n_0 ,\neg_ti1_reg_1822[15]_i_10_n_0 ,\neg_ti1_reg_1822[15]_i_11_n_0 }));
  CARRY4 \neg_ti1_reg_1822_reg[15]_i_7 
       (.CI(\neg_ti1_reg_1822_reg[15]_i_12_n_0 ),
        .CO({\neg_ti1_reg_1822_reg[15]_i_7_n_0 ,\neg_ti1_reg_1822_reg[15]_i_7_n_1 ,\neg_ti1_reg_1822_reg[15]_i_7_n_2 ,\neg_ti1_reg_1822_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti1_reg_1822_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti1_reg_1822[15]_i_13_n_0 ,\neg_ti1_reg_1822[15]_i_14_n_0 ,\neg_ti1_reg_1822[15]_i_15_n_0 ,\neg_ti1_reg_1822[15]_i_16_n_0 }));
  FDRE \neg_ti1_reg_1822_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[19]_i_1_n_7 ),
        .Q(neg_ti1_reg_1822[16]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[19]_i_1_n_6 ),
        .Q(neg_ti1_reg_1822[17]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[19]_i_1_n_5 ),
        .Q(neg_ti1_reg_1822[18]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[19]_i_1_n_4 ),
        .Q(neg_ti1_reg_1822[19]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1822_reg[19]_i_1 
       (.CI(\neg_ti1_reg_1822_reg[15]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1822_reg[19]_i_1_n_0 ,\neg_ti1_reg_1822_reg[19]_i_1_n_1 ,\neg_ti1_reg_1822_reg[19]_i_1_n_2 ,\neg_ti1_reg_1822_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1822_reg[19]_i_1_n_4 ,\neg_ti1_reg_1822_reg[19]_i_1_n_5 ,\neg_ti1_reg_1822_reg[19]_i_1_n_6 ,\neg_ti1_reg_1822_reg[19]_i_1_n_7 }),
        .S({\neg_ti1_reg_1822[19]_i_2_n_0 ,\neg_ti1_reg_1822[19]_i_3_n_0 ,\neg_ti1_reg_1822[19]_i_4_n_0 ,\neg_ti1_reg_1822[19]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1822_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[23]_i_1_n_7 ),
        .Q(neg_ti1_reg_1822[20]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[23]_i_1_n_6 ),
        .Q(neg_ti1_reg_1822[21]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[23]_i_1_n_5 ),
        .Q(neg_ti1_reg_1822[22]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[23]_i_1_n_4 ),
        .Q(neg_ti1_reg_1822[23]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1822_reg[23]_i_1 
       (.CI(\neg_ti1_reg_1822_reg[19]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1822_reg[23]_i_1_n_0 ,\neg_ti1_reg_1822_reg[23]_i_1_n_1 ,\neg_ti1_reg_1822_reg[23]_i_1_n_2 ,\neg_ti1_reg_1822_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1822_reg[23]_i_1_n_4 ,\neg_ti1_reg_1822_reg[23]_i_1_n_5 ,\neg_ti1_reg_1822_reg[23]_i_1_n_6 ,\neg_ti1_reg_1822_reg[23]_i_1_n_7 }),
        .S({\neg_ti1_reg_1822[23]_i_2_n_0 ,\neg_ti1_reg_1822[23]_i_3_n_0 ,\neg_ti1_reg_1822[23]_i_4_n_0 ,\neg_ti1_reg_1822[23]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1822_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[27]_i_1_n_7 ),
        .Q(neg_ti1_reg_1822[24]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[27]_i_1_n_6 ),
        .Q(neg_ti1_reg_1822[25]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[27]_i_1_n_5 ),
        .Q(neg_ti1_reg_1822[26]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[27]_i_1_n_4 ),
        .Q(neg_ti1_reg_1822[27]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1822_reg[27]_i_1 
       (.CI(\neg_ti1_reg_1822_reg[23]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1822_reg[27]_i_1_n_0 ,\neg_ti1_reg_1822_reg[27]_i_1_n_1 ,\neg_ti1_reg_1822_reg[27]_i_1_n_2 ,\neg_ti1_reg_1822_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1822_reg[27]_i_1_n_4 ,\neg_ti1_reg_1822_reg[27]_i_1_n_5 ,\neg_ti1_reg_1822_reg[27]_i_1_n_6 ,\neg_ti1_reg_1822_reg[27]_i_1_n_7 }),
        .S({\neg_ti1_reg_1822[27]_i_2_n_0 ,\neg_ti1_reg_1822[27]_i_3_n_0 ,\neg_ti1_reg_1822[27]_i_4_n_0 ,\neg_ti1_reg_1822[27]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1822_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[31]_i_1_n_7 ),
        .Q(neg_ti1_reg_1822[28]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[31]_i_1_n_6 ),
        .Q(neg_ti1_reg_1822[29]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[31]_i_1_n_5 ),
        .Q(neg_ti1_reg_1822[30]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[31]_i_1_n_4 ),
        .Q(neg_ti1_reg_1822[31]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1822_reg[31]_i_1 
       (.CI(\neg_ti1_reg_1822_reg[27]_i_1_n_0 ),
        .CO({\neg_ti1_reg_1822_reg[31]_i_1_n_0 ,\neg_ti1_reg_1822_reg[31]_i_1_n_1 ,\neg_ti1_reg_1822_reg[31]_i_1_n_2 ,\neg_ti1_reg_1822_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti1_reg_1822_reg[31]_i_1_n_4 ,\neg_ti1_reg_1822_reg[31]_i_1_n_5 ,\neg_ti1_reg_1822_reg[31]_i_1_n_6 ,\neg_ti1_reg_1822_reg[31]_i_1_n_7 }),
        .S({\neg_ti1_reg_1822[31]_i_2_n_0 ,\neg_ti1_reg_1822[31]_i_3_n_0 ,\neg_ti1_reg_1822[31]_i_4_n_0 ,\neg_ti1_reg_1822[31]_i_5_n_0 }));
  FDRE \neg_ti1_reg_1822_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[33]_i_2_n_7 ),
        .Q(neg_ti1_reg_1822[32]),
        .R(1'b0));
  FDRE \neg_ti1_reg_1822_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti1_reg_18220),
        .D(\neg_ti1_reg_1822_reg[33]_i_2_n_6 ),
        .Q(neg_ti1_reg_1822[33]),
        .R(1'b0));
  CARRY4 \neg_ti1_reg_1822_reg[33]_i_2 
       (.CI(\neg_ti1_reg_1822_reg[31]_i_1_n_0 ),
        .CO({\NLW_neg_ti1_reg_1822_reg[33]_i_2_CO_UNCONNECTED [3:1],\neg_ti1_reg_1822_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti1_reg_1822_reg[33]_i_2_O_UNCONNECTED [3:2],\neg_ti1_reg_1822_reg[33]_i_2_n_6 ,\neg_ti1_reg_1822_reg[33]_i_2_n_7 }),
        .S({1'b0,1'b0,\neg_ti1_reg_1822[33]_i_3_n_0 ,\neg_ti1_reg_1822[33]_i_4_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_10 
       (.I0(neg_mul2_reg_1737[77]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[9]),
        .O(\neg_ti2_reg_1747[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_11 
       (.I0(neg_mul2_reg_1737[76]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[8]),
        .O(\neg_ti2_reg_1747[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_13 
       (.I0(neg_mul2_reg_1737[75]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[7]),
        .O(\neg_ti2_reg_1747[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_14 
       (.I0(neg_mul2_reg_1737[74]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[6]),
        .O(\neg_ti2_reg_1747[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_15 
       (.I0(neg_mul2_reg_1737[73]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[5]),
        .O(\neg_ti2_reg_1747[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_16 
       (.I0(neg_mul2_reg_1737[72]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[4]),
        .O(\neg_ti2_reg_1747[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_17 
       (.I0(neg_mul2_reg_1737[71]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[3]),
        .O(\neg_ti2_reg_1747[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_18 
       (.I0(neg_mul2_reg_1737[70]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[2]),
        .O(\neg_ti2_reg_1747[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_19 
       (.I0(neg_mul2_reg_1737[69]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[1]),
        .O(\neg_ti2_reg_1747[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti2_reg_1747[15]_i_20 
       (.I0(neg_mul2_reg_1737[68]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[0]),
        .O(tmp_69_fu_786_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_3 
       (.I0(neg_mul2_reg_1737[83]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[15]),
        .O(\neg_ti2_reg_1747[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_4 
       (.I0(neg_mul2_reg_1737[82]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[14]),
        .O(\neg_ti2_reg_1747[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_5 
       (.I0(neg_mul2_reg_1737[81]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[13]),
        .O(\neg_ti2_reg_1747[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_6 
       (.I0(neg_mul2_reg_1737[80]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[12]),
        .O(\neg_ti2_reg_1747[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_8 
       (.I0(neg_mul2_reg_1737[79]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[11]),
        .O(\neg_ti2_reg_1747[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[15]_i_9 
       (.I0(neg_mul2_reg_1737[78]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[10]),
        .O(\neg_ti2_reg_1747[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[19]_i_2 
       (.I0(neg_mul2_reg_1737[87]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[19]),
        .O(\neg_ti2_reg_1747[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[19]_i_3 
       (.I0(neg_mul2_reg_1737[86]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[18]),
        .O(\neg_ti2_reg_1747[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[19]_i_4 
       (.I0(neg_mul2_reg_1737[85]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[17]),
        .O(\neg_ti2_reg_1747[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[19]_i_5 
       (.I0(neg_mul2_reg_1737[84]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[16]),
        .O(\neg_ti2_reg_1747[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[23]_i_2 
       (.I0(neg_mul2_reg_1737[91]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[23]),
        .O(\neg_ti2_reg_1747[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[23]_i_3 
       (.I0(neg_mul2_reg_1737[90]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[22]),
        .O(\neg_ti2_reg_1747[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[23]_i_4 
       (.I0(neg_mul2_reg_1737[89]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[21]),
        .O(\neg_ti2_reg_1747[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[23]_i_5 
       (.I0(neg_mul2_reg_1737[88]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[20]),
        .O(\neg_ti2_reg_1747[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[27]_i_2 
       (.I0(neg_mul2_reg_1737[95]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[27]),
        .O(\neg_ti2_reg_1747[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[27]_i_3 
       (.I0(neg_mul2_reg_1737[94]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[26]),
        .O(\neg_ti2_reg_1747[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[27]_i_4 
       (.I0(neg_mul2_reg_1737[93]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[25]),
        .O(\neg_ti2_reg_1747[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[27]_i_5 
       (.I0(neg_mul2_reg_1737[92]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[24]),
        .O(\neg_ti2_reg_1747[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[31]_i_2 
       (.I0(neg_mul2_reg_1737[99]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[31]),
        .O(\neg_ti2_reg_1747[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[31]_i_3 
       (.I0(neg_mul2_reg_1737[98]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[30]),
        .O(\neg_ti2_reg_1747[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[31]_i_4 
       (.I0(neg_mul2_reg_1737[97]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[29]),
        .O(\neg_ti2_reg_1747[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[31]_i_5 
       (.I0(neg_mul2_reg_1737[96]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[28]),
        .O(\neg_ti2_reg_1747[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[33]_i_3 
       (.I0(neg_mul2_reg_1737[100]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[32]),
        .O(\neg_ti2_reg_1747[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti2_reg_1747[33]_i_4 
       (.I0(neg_mul2_reg_1737[100]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_67_reg_1707[32]),
        .O(\neg_ti2_reg_1747[33]_i_4_n_0 ));
  FDRE \neg_ti2_reg_1747_reg[14] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[15]_i_1_n_5 ),
        .Q(neg_ti2_reg_1747[14]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[15]_i_1_n_4 ),
        .Q(neg_ti2_reg_1747[15]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1747_reg[15]_i_1 
       (.CI(\neg_ti2_reg_1747_reg[15]_i_2_n_0 ),
        .CO({\neg_ti2_reg_1747_reg[15]_i_1_n_0 ,\neg_ti2_reg_1747_reg[15]_i_1_n_1 ,\neg_ti2_reg_1747_reg[15]_i_1_n_2 ,\neg_ti2_reg_1747_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1747_reg[15]_i_1_n_4 ,\neg_ti2_reg_1747_reg[15]_i_1_n_5 ,\NLW_neg_ti2_reg_1747_reg[15]_i_1_O_UNCONNECTED [1:0]}),
        .S({\neg_ti2_reg_1747[15]_i_3_n_0 ,\neg_ti2_reg_1747[15]_i_4_n_0 ,\neg_ti2_reg_1747[15]_i_5_n_0 ,\neg_ti2_reg_1747[15]_i_6_n_0 }));
  CARRY4 \neg_ti2_reg_1747_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti2_reg_1747_reg[15]_i_12_n_0 ,\neg_ti2_reg_1747_reg[15]_i_12_n_1 ,\neg_ti2_reg_1747_reg[15]_i_12_n_2 ,\neg_ti2_reg_1747_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti2_reg_1747_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti2_reg_1747[15]_i_17_n_0 ,\neg_ti2_reg_1747[15]_i_18_n_0 ,\neg_ti2_reg_1747[15]_i_19_n_0 ,tmp_69_fu_786_p3}));
  CARRY4 \neg_ti2_reg_1747_reg[15]_i_2 
       (.CI(\neg_ti2_reg_1747_reg[15]_i_7_n_0 ),
        .CO({\neg_ti2_reg_1747_reg[15]_i_2_n_0 ,\neg_ti2_reg_1747_reg[15]_i_2_n_1 ,\neg_ti2_reg_1747_reg[15]_i_2_n_2 ,\neg_ti2_reg_1747_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti2_reg_1747_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti2_reg_1747[15]_i_8_n_0 ,\neg_ti2_reg_1747[15]_i_9_n_0 ,\neg_ti2_reg_1747[15]_i_10_n_0 ,\neg_ti2_reg_1747[15]_i_11_n_0 }));
  CARRY4 \neg_ti2_reg_1747_reg[15]_i_7 
       (.CI(\neg_ti2_reg_1747_reg[15]_i_12_n_0 ),
        .CO({\neg_ti2_reg_1747_reg[15]_i_7_n_0 ,\neg_ti2_reg_1747_reg[15]_i_7_n_1 ,\neg_ti2_reg_1747_reg[15]_i_7_n_2 ,\neg_ti2_reg_1747_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti2_reg_1747_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti2_reg_1747[15]_i_13_n_0 ,\neg_ti2_reg_1747[15]_i_14_n_0 ,\neg_ti2_reg_1747[15]_i_15_n_0 ,\neg_ti2_reg_1747[15]_i_16_n_0 }));
  FDRE \neg_ti2_reg_1747_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[19]_i_1_n_7 ),
        .Q(neg_ti2_reg_1747[16]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[19]_i_1_n_6 ),
        .Q(neg_ti2_reg_1747[17]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[19]_i_1_n_5 ),
        .Q(neg_ti2_reg_1747[18]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[19]_i_1_n_4 ),
        .Q(neg_ti2_reg_1747[19]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1747_reg[19]_i_1 
       (.CI(\neg_ti2_reg_1747_reg[15]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1747_reg[19]_i_1_n_0 ,\neg_ti2_reg_1747_reg[19]_i_1_n_1 ,\neg_ti2_reg_1747_reg[19]_i_1_n_2 ,\neg_ti2_reg_1747_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1747_reg[19]_i_1_n_4 ,\neg_ti2_reg_1747_reg[19]_i_1_n_5 ,\neg_ti2_reg_1747_reg[19]_i_1_n_6 ,\neg_ti2_reg_1747_reg[19]_i_1_n_7 }),
        .S({\neg_ti2_reg_1747[19]_i_2_n_0 ,\neg_ti2_reg_1747[19]_i_3_n_0 ,\neg_ti2_reg_1747[19]_i_4_n_0 ,\neg_ti2_reg_1747[19]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1747_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[23]_i_1_n_7 ),
        .Q(neg_ti2_reg_1747[20]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[23]_i_1_n_6 ),
        .Q(neg_ti2_reg_1747[21]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[23]_i_1_n_5 ),
        .Q(neg_ti2_reg_1747[22]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[23]_i_1_n_4 ),
        .Q(neg_ti2_reg_1747[23]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1747_reg[23]_i_1 
       (.CI(\neg_ti2_reg_1747_reg[19]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1747_reg[23]_i_1_n_0 ,\neg_ti2_reg_1747_reg[23]_i_1_n_1 ,\neg_ti2_reg_1747_reg[23]_i_1_n_2 ,\neg_ti2_reg_1747_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1747_reg[23]_i_1_n_4 ,\neg_ti2_reg_1747_reg[23]_i_1_n_5 ,\neg_ti2_reg_1747_reg[23]_i_1_n_6 ,\neg_ti2_reg_1747_reg[23]_i_1_n_7 }),
        .S({\neg_ti2_reg_1747[23]_i_2_n_0 ,\neg_ti2_reg_1747[23]_i_3_n_0 ,\neg_ti2_reg_1747[23]_i_4_n_0 ,\neg_ti2_reg_1747[23]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1747_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[27]_i_1_n_7 ),
        .Q(neg_ti2_reg_1747[24]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[27]_i_1_n_6 ),
        .Q(neg_ti2_reg_1747[25]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[27]_i_1_n_5 ),
        .Q(neg_ti2_reg_1747[26]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[27]_i_1_n_4 ),
        .Q(neg_ti2_reg_1747[27]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1747_reg[27]_i_1 
       (.CI(\neg_ti2_reg_1747_reg[23]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1747_reg[27]_i_1_n_0 ,\neg_ti2_reg_1747_reg[27]_i_1_n_1 ,\neg_ti2_reg_1747_reg[27]_i_1_n_2 ,\neg_ti2_reg_1747_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1747_reg[27]_i_1_n_4 ,\neg_ti2_reg_1747_reg[27]_i_1_n_5 ,\neg_ti2_reg_1747_reg[27]_i_1_n_6 ,\neg_ti2_reg_1747_reg[27]_i_1_n_7 }),
        .S({\neg_ti2_reg_1747[27]_i_2_n_0 ,\neg_ti2_reg_1747[27]_i_3_n_0 ,\neg_ti2_reg_1747[27]_i_4_n_0 ,\neg_ti2_reg_1747[27]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1747_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[31]_i_1_n_7 ),
        .Q(neg_ti2_reg_1747[28]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[31]_i_1_n_6 ),
        .Q(neg_ti2_reg_1747[29]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[31]_i_1_n_5 ),
        .Q(neg_ti2_reg_1747[30]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[31]_i_1_n_4 ),
        .Q(neg_ti2_reg_1747[31]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1747_reg[31]_i_1 
       (.CI(\neg_ti2_reg_1747_reg[27]_i_1_n_0 ),
        .CO({\neg_ti2_reg_1747_reg[31]_i_1_n_0 ,\neg_ti2_reg_1747_reg[31]_i_1_n_1 ,\neg_ti2_reg_1747_reg[31]_i_1_n_2 ,\neg_ti2_reg_1747_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti2_reg_1747_reg[31]_i_1_n_4 ,\neg_ti2_reg_1747_reg[31]_i_1_n_5 ,\neg_ti2_reg_1747_reg[31]_i_1_n_6 ,\neg_ti2_reg_1747_reg[31]_i_1_n_7 }),
        .S({\neg_ti2_reg_1747[31]_i_2_n_0 ,\neg_ti2_reg_1747[31]_i_3_n_0 ,\neg_ti2_reg_1747[31]_i_4_n_0 ,\neg_ti2_reg_1747[31]_i_5_n_0 }));
  FDRE \neg_ti2_reg_1747_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[33]_i_2_n_7 ),
        .Q(neg_ti2_reg_1747[32]),
        .R(1'b0));
  FDRE \neg_ti2_reg_1747_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti2_reg_17470),
        .D(\neg_ti2_reg_1747_reg[33]_i_2_n_6 ),
        .Q(neg_ti2_reg_1747[33]),
        .R(1'b0));
  CARRY4 \neg_ti2_reg_1747_reg[33]_i_2 
       (.CI(\neg_ti2_reg_1747_reg[31]_i_1_n_0 ),
        .CO({\NLW_neg_ti2_reg_1747_reg[33]_i_2_CO_UNCONNECTED [3:1],\neg_ti2_reg_1747_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti2_reg_1747_reg[33]_i_2_O_UNCONNECTED [3:2],\neg_ti2_reg_1747_reg[33]_i_2_n_6 ,\neg_ti2_reg_1747_reg[33]_i_2_n_7 }),
        .S({1'b0,1'b0,\neg_ti2_reg_1747[33]_i_3_n_0 ,\neg_ti2_reg_1747[33]_i_4_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_10 
       (.I0(neg_mul3_reg_1832[77]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[9]),
        .O(\neg_ti3_reg_1889[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_11 
       (.I0(neg_mul3_reg_1832[76]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[8]),
        .O(\neg_ti3_reg_1889[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_13 
       (.I0(neg_mul3_reg_1832[75]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[7]),
        .O(\neg_ti3_reg_1889[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_14 
       (.I0(neg_mul3_reg_1832[74]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[6]),
        .O(\neg_ti3_reg_1889[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_15 
       (.I0(neg_mul3_reg_1832[73]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[5]),
        .O(\neg_ti3_reg_1889[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_16 
       (.I0(neg_mul3_reg_1832[72]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[4]),
        .O(\neg_ti3_reg_1889[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_17 
       (.I0(neg_mul3_reg_1832[71]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[3]),
        .O(\neg_ti3_reg_1889[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_18 
       (.I0(neg_mul3_reg_1832[70]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[2]),
        .O(\neg_ti3_reg_1889[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_19 
       (.I0(neg_mul3_reg_1832[69]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[1]),
        .O(\neg_ti3_reg_1889[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti3_reg_1889[15]_i_20 
       (.I0(neg_mul3_reg_1832[68]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[0]),
        .O(tmp_77_fu_1066_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_3 
       (.I0(neg_mul3_reg_1832[83]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[15]),
        .O(\neg_ti3_reg_1889[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_4 
       (.I0(neg_mul3_reg_1832[82]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[14]),
        .O(\neg_ti3_reg_1889[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_5 
       (.I0(neg_mul3_reg_1832[81]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[13]),
        .O(\neg_ti3_reg_1889[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_6 
       (.I0(neg_mul3_reg_1832[80]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[12]),
        .O(\neg_ti3_reg_1889[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_8 
       (.I0(neg_mul3_reg_1832[79]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[11]),
        .O(\neg_ti3_reg_1889[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[15]_i_9 
       (.I0(neg_mul3_reg_1832[78]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[10]),
        .O(\neg_ti3_reg_1889[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[19]_i_2 
       (.I0(neg_mul3_reg_1832[87]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[19]),
        .O(\neg_ti3_reg_1889[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[19]_i_3 
       (.I0(neg_mul3_reg_1832[86]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[18]),
        .O(\neg_ti3_reg_1889[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[19]_i_4 
       (.I0(neg_mul3_reg_1832[85]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[17]),
        .O(\neg_ti3_reg_1889[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[19]_i_5 
       (.I0(neg_mul3_reg_1832[84]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[16]),
        .O(\neg_ti3_reg_1889[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[23]_i_2 
       (.I0(neg_mul3_reg_1832[91]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[23]),
        .O(\neg_ti3_reg_1889[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[23]_i_3 
       (.I0(neg_mul3_reg_1832[90]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[22]),
        .O(\neg_ti3_reg_1889[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[23]_i_4 
       (.I0(neg_mul3_reg_1832[89]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[21]),
        .O(\neg_ti3_reg_1889[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[23]_i_5 
       (.I0(neg_mul3_reg_1832[88]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[20]),
        .O(\neg_ti3_reg_1889[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[27]_i_2 
       (.I0(neg_mul3_reg_1832[95]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[27]),
        .O(\neg_ti3_reg_1889[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[27]_i_3 
       (.I0(neg_mul3_reg_1832[94]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[26]),
        .O(\neg_ti3_reg_1889[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[27]_i_4 
       (.I0(neg_mul3_reg_1832[93]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[25]),
        .O(\neg_ti3_reg_1889[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[27]_i_5 
       (.I0(neg_mul3_reg_1832[92]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[24]),
        .O(\neg_ti3_reg_1889[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[31]_i_2 
       (.I0(neg_mul3_reg_1832[99]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[31]),
        .O(\neg_ti3_reg_1889[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[31]_i_3 
       (.I0(neg_mul3_reg_1832[98]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[30]),
        .O(\neg_ti3_reg_1889[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[31]_i_4 
       (.I0(neg_mul3_reg_1832[97]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[29]),
        .O(\neg_ti3_reg_1889[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[31]_i_5 
       (.I0(neg_mul3_reg_1832[96]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[28]),
        .O(\neg_ti3_reg_1889[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[33]_i_3 
       (.I0(neg_mul3_reg_1832[100]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[32]),
        .O(\neg_ti3_reg_1889[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti3_reg_1889[33]_i_4 
       (.I0(neg_mul3_reg_1832[100]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_75_reg_1757[32]),
        .O(\neg_ti3_reg_1889[33]_i_4_n_0 ));
  FDRE \neg_ti3_reg_1889_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[15]_i_1_n_4 ),
        .Q(neg_ti3_reg_1889[15]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1889_reg[15]_i_1 
       (.CI(\neg_ti3_reg_1889_reg[15]_i_2_n_0 ),
        .CO({\neg_ti3_reg_1889_reg[15]_i_1_n_0 ,\neg_ti3_reg_1889_reg[15]_i_1_n_1 ,\neg_ti3_reg_1889_reg[15]_i_1_n_2 ,\neg_ti3_reg_1889_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1889_reg[15]_i_1_n_4 ,\NLW_neg_ti3_reg_1889_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti3_reg_1889[15]_i_3_n_0 ,\neg_ti3_reg_1889[15]_i_4_n_0 ,\neg_ti3_reg_1889[15]_i_5_n_0 ,\neg_ti3_reg_1889[15]_i_6_n_0 }));
  CARRY4 \neg_ti3_reg_1889_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti3_reg_1889_reg[15]_i_12_n_0 ,\neg_ti3_reg_1889_reg[15]_i_12_n_1 ,\neg_ti3_reg_1889_reg[15]_i_12_n_2 ,\neg_ti3_reg_1889_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti3_reg_1889_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti3_reg_1889[15]_i_17_n_0 ,\neg_ti3_reg_1889[15]_i_18_n_0 ,\neg_ti3_reg_1889[15]_i_19_n_0 ,tmp_77_fu_1066_p3}));
  CARRY4 \neg_ti3_reg_1889_reg[15]_i_2 
       (.CI(\neg_ti3_reg_1889_reg[15]_i_7_n_0 ),
        .CO({\neg_ti3_reg_1889_reg[15]_i_2_n_0 ,\neg_ti3_reg_1889_reg[15]_i_2_n_1 ,\neg_ti3_reg_1889_reg[15]_i_2_n_2 ,\neg_ti3_reg_1889_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti3_reg_1889_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti3_reg_1889[15]_i_8_n_0 ,\neg_ti3_reg_1889[15]_i_9_n_0 ,\neg_ti3_reg_1889[15]_i_10_n_0 ,\neg_ti3_reg_1889[15]_i_11_n_0 }));
  CARRY4 \neg_ti3_reg_1889_reg[15]_i_7 
       (.CI(\neg_ti3_reg_1889_reg[15]_i_12_n_0 ),
        .CO({\neg_ti3_reg_1889_reg[15]_i_7_n_0 ,\neg_ti3_reg_1889_reg[15]_i_7_n_1 ,\neg_ti3_reg_1889_reg[15]_i_7_n_2 ,\neg_ti3_reg_1889_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti3_reg_1889_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti3_reg_1889[15]_i_13_n_0 ,\neg_ti3_reg_1889[15]_i_14_n_0 ,\neg_ti3_reg_1889[15]_i_15_n_0 ,\neg_ti3_reg_1889[15]_i_16_n_0 }));
  FDRE \neg_ti3_reg_1889_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[19]_i_1_n_7 ),
        .Q(neg_ti3_reg_1889[16]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[19]_i_1_n_6 ),
        .Q(neg_ti3_reg_1889[17]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[19]_i_1_n_5 ),
        .Q(neg_ti3_reg_1889[18]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[19]_i_1_n_4 ),
        .Q(neg_ti3_reg_1889[19]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1889_reg[19]_i_1 
       (.CI(\neg_ti3_reg_1889_reg[15]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1889_reg[19]_i_1_n_0 ,\neg_ti3_reg_1889_reg[19]_i_1_n_1 ,\neg_ti3_reg_1889_reg[19]_i_1_n_2 ,\neg_ti3_reg_1889_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1889_reg[19]_i_1_n_4 ,\neg_ti3_reg_1889_reg[19]_i_1_n_5 ,\neg_ti3_reg_1889_reg[19]_i_1_n_6 ,\neg_ti3_reg_1889_reg[19]_i_1_n_7 }),
        .S({\neg_ti3_reg_1889[19]_i_2_n_0 ,\neg_ti3_reg_1889[19]_i_3_n_0 ,\neg_ti3_reg_1889[19]_i_4_n_0 ,\neg_ti3_reg_1889[19]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1889_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[23]_i_1_n_7 ),
        .Q(neg_ti3_reg_1889[20]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[23]_i_1_n_6 ),
        .Q(neg_ti3_reg_1889[21]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[23]_i_1_n_5 ),
        .Q(neg_ti3_reg_1889[22]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[23]_i_1_n_4 ),
        .Q(neg_ti3_reg_1889[23]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1889_reg[23]_i_1 
       (.CI(\neg_ti3_reg_1889_reg[19]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1889_reg[23]_i_1_n_0 ,\neg_ti3_reg_1889_reg[23]_i_1_n_1 ,\neg_ti3_reg_1889_reg[23]_i_1_n_2 ,\neg_ti3_reg_1889_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1889_reg[23]_i_1_n_4 ,\neg_ti3_reg_1889_reg[23]_i_1_n_5 ,\neg_ti3_reg_1889_reg[23]_i_1_n_6 ,\neg_ti3_reg_1889_reg[23]_i_1_n_7 }),
        .S({\neg_ti3_reg_1889[23]_i_2_n_0 ,\neg_ti3_reg_1889[23]_i_3_n_0 ,\neg_ti3_reg_1889[23]_i_4_n_0 ,\neg_ti3_reg_1889[23]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1889_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[27]_i_1_n_7 ),
        .Q(neg_ti3_reg_1889[24]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[27]_i_1_n_6 ),
        .Q(neg_ti3_reg_1889[25]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[27]_i_1_n_5 ),
        .Q(neg_ti3_reg_1889[26]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[27]_i_1_n_4 ),
        .Q(neg_ti3_reg_1889[27]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1889_reg[27]_i_1 
       (.CI(\neg_ti3_reg_1889_reg[23]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1889_reg[27]_i_1_n_0 ,\neg_ti3_reg_1889_reg[27]_i_1_n_1 ,\neg_ti3_reg_1889_reg[27]_i_1_n_2 ,\neg_ti3_reg_1889_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1889_reg[27]_i_1_n_4 ,\neg_ti3_reg_1889_reg[27]_i_1_n_5 ,\neg_ti3_reg_1889_reg[27]_i_1_n_6 ,\neg_ti3_reg_1889_reg[27]_i_1_n_7 }),
        .S({\neg_ti3_reg_1889[27]_i_2_n_0 ,\neg_ti3_reg_1889[27]_i_3_n_0 ,\neg_ti3_reg_1889[27]_i_4_n_0 ,\neg_ti3_reg_1889[27]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1889_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[31]_i_1_n_7 ),
        .Q(neg_ti3_reg_1889[28]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[31]_i_1_n_6 ),
        .Q(neg_ti3_reg_1889[29]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[31]_i_1_n_5 ),
        .Q(neg_ti3_reg_1889[30]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[31]_i_1_n_4 ),
        .Q(neg_ti3_reg_1889[31]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1889_reg[31]_i_1 
       (.CI(\neg_ti3_reg_1889_reg[27]_i_1_n_0 ),
        .CO({\neg_ti3_reg_1889_reg[31]_i_1_n_0 ,\neg_ti3_reg_1889_reg[31]_i_1_n_1 ,\neg_ti3_reg_1889_reg[31]_i_1_n_2 ,\neg_ti3_reg_1889_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti3_reg_1889_reg[31]_i_1_n_4 ,\neg_ti3_reg_1889_reg[31]_i_1_n_5 ,\neg_ti3_reg_1889_reg[31]_i_1_n_6 ,\neg_ti3_reg_1889_reg[31]_i_1_n_7 }),
        .S({\neg_ti3_reg_1889[31]_i_2_n_0 ,\neg_ti3_reg_1889[31]_i_3_n_0 ,\neg_ti3_reg_1889[31]_i_4_n_0 ,\neg_ti3_reg_1889[31]_i_5_n_0 }));
  FDRE \neg_ti3_reg_1889_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[33]_i_2_n_7 ),
        .Q(neg_ti3_reg_1889[32]),
        .R(1'b0));
  FDRE \neg_ti3_reg_1889_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti3_reg_18890),
        .D(\neg_ti3_reg_1889_reg[33]_i_2_n_6 ),
        .Q(neg_ti3_reg_1889[33]),
        .R(1'b0));
  CARRY4 \neg_ti3_reg_1889_reg[33]_i_2 
       (.CI(\neg_ti3_reg_1889_reg[31]_i_1_n_0 ),
        .CO({\NLW_neg_ti3_reg_1889_reg[33]_i_2_CO_UNCONNECTED [3:1],\neg_ti3_reg_1889_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti3_reg_1889_reg[33]_i_2_O_UNCONNECTED [3:2],\neg_ti3_reg_1889_reg[33]_i_2_n_6 ,\neg_ti3_reg_1889_reg[33]_i_2_n_7 }),
        .S({1'b0,1'b0,\neg_ti3_reg_1889[33]_i_3_n_0 ,\neg_ti3_reg_1889[33]_i_4_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_10 
       (.I0(neg_mul5_reg_1894[77]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[9]),
        .O(\neg_ti4_reg_1930[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_11 
       (.I0(neg_mul5_reg_1894[76]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[8]),
        .O(\neg_ti4_reg_1930[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_13 
       (.I0(neg_mul5_reg_1894[75]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[7]),
        .O(\neg_ti4_reg_1930[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_14 
       (.I0(neg_mul5_reg_1894[74]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[6]),
        .O(\neg_ti4_reg_1930[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_15 
       (.I0(neg_mul5_reg_1894[73]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[5]),
        .O(\neg_ti4_reg_1930[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_16 
       (.I0(neg_mul5_reg_1894[72]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[4]),
        .O(\neg_ti4_reg_1930[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_17 
       (.I0(neg_mul5_reg_1894[71]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[3]),
        .O(\neg_ti4_reg_1930[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_18 
       (.I0(neg_mul5_reg_1894[70]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[2]),
        .O(\neg_ti4_reg_1930[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_19 
       (.I0(neg_mul5_reg_1894[69]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[1]),
        .O(\neg_ti4_reg_1930[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti4_reg_1930[15]_i_20 
       (.I0(neg_mul5_reg_1894[68]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[0]),
        .O(tmp_83_fu_1146_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_3 
       (.I0(neg_mul5_reg_1894[83]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[15]),
        .O(\neg_ti4_reg_1930[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_4 
       (.I0(neg_mul5_reg_1894[82]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[14]),
        .O(\neg_ti4_reg_1930[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_5 
       (.I0(neg_mul5_reg_1894[81]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[13]),
        .O(\neg_ti4_reg_1930[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_6 
       (.I0(neg_mul5_reg_1894[80]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[12]),
        .O(\neg_ti4_reg_1930[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_8 
       (.I0(neg_mul5_reg_1894[79]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[11]),
        .O(\neg_ti4_reg_1930[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[15]_i_9 
       (.I0(neg_mul5_reg_1894[78]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[10]),
        .O(\neg_ti4_reg_1930[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[19]_i_2 
       (.I0(neg_mul5_reg_1894[87]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[19]),
        .O(\neg_ti4_reg_1930[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[19]_i_3 
       (.I0(neg_mul5_reg_1894[86]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[18]),
        .O(\neg_ti4_reg_1930[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[19]_i_4 
       (.I0(neg_mul5_reg_1894[85]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[17]),
        .O(\neg_ti4_reg_1930[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[19]_i_5 
       (.I0(neg_mul5_reg_1894[84]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[16]),
        .O(\neg_ti4_reg_1930[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[23]_i_2 
       (.I0(neg_mul5_reg_1894[91]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[23]),
        .O(\neg_ti4_reg_1930[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[23]_i_3 
       (.I0(neg_mul5_reg_1894[90]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[22]),
        .O(\neg_ti4_reg_1930[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[23]_i_4 
       (.I0(neg_mul5_reg_1894[89]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[21]),
        .O(\neg_ti4_reg_1930[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[23]_i_5 
       (.I0(neg_mul5_reg_1894[88]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[20]),
        .O(\neg_ti4_reg_1930[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[27]_i_2 
       (.I0(neg_mul5_reg_1894[95]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[27]),
        .O(\neg_ti4_reg_1930[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[27]_i_3 
       (.I0(neg_mul5_reg_1894[94]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[26]),
        .O(\neg_ti4_reg_1930[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[27]_i_4 
       (.I0(neg_mul5_reg_1894[93]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[25]),
        .O(\neg_ti4_reg_1930[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[27]_i_5 
       (.I0(neg_mul5_reg_1894[92]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[24]),
        .O(\neg_ti4_reg_1930[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[31]_i_2 
       (.I0(neg_mul5_reg_1894[99]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[31]),
        .O(\neg_ti4_reg_1930[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[31]_i_3 
       (.I0(neg_mul5_reg_1894[98]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[30]),
        .O(\neg_ti4_reg_1930[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[31]_i_4 
       (.I0(neg_mul5_reg_1894[97]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[29]),
        .O(\neg_ti4_reg_1930[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[31]_i_5 
       (.I0(neg_mul5_reg_1894[96]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[28]),
        .O(\neg_ti4_reg_1930[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[33]_i_3 
       (.I0(neg_mul5_reg_1894[100]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[32]),
        .O(\neg_ti4_reg_1930[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti4_reg_1930[33]_i_4 
       (.I0(neg_mul5_reg_1894[100]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_93_reg_1802[32]),
        .O(\neg_ti4_reg_1930[33]_i_4_n_0 ));
  FDRE \neg_ti4_reg_1930_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[15]_i_1_n_4 ),
        .Q(neg_ti4_reg_1930[15]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1930_reg[15]_i_1 
       (.CI(\neg_ti4_reg_1930_reg[15]_i_2_n_0 ),
        .CO({\neg_ti4_reg_1930_reg[15]_i_1_n_0 ,\neg_ti4_reg_1930_reg[15]_i_1_n_1 ,\neg_ti4_reg_1930_reg[15]_i_1_n_2 ,\neg_ti4_reg_1930_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1930_reg[15]_i_1_n_4 ,\NLW_neg_ti4_reg_1930_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti4_reg_1930[15]_i_3_n_0 ,\neg_ti4_reg_1930[15]_i_4_n_0 ,\neg_ti4_reg_1930[15]_i_5_n_0 ,\neg_ti4_reg_1930[15]_i_6_n_0 }));
  CARRY4 \neg_ti4_reg_1930_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti4_reg_1930_reg[15]_i_12_n_0 ,\neg_ti4_reg_1930_reg[15]_i_12_n_1 ,\neg_ti4_reg_1930_reg[15]_i_12_n_2 ,\neg_ti4_reg_1930_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti4_reg_1930_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti4_reg_1930[15]_i_17_n_0 ,\neg_ti4_reg_1930[15]_i_18_n_0 ,\neg_ti4_reg_1930[15]_i_19_n_0 ,tmp_83_fu_1146_p3}));
  CARRY4 \neg_ti4_reg_1930_reg[15]_i_2 
       (.CI(\neg_ti4_reg_1930_reg[15]_i_7_n_0 ),
        .CO({\neg_ti4_reg_1930_reg[15]_i_2_n_0 ,\neg_ti4_reg_1930_reg[15]_i_2_n_1 ,\neg_ti4_reg_1930_reg[15]_i_2_n_2 ,\neg_ti4_reg_1930_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti4_reg_1930_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti4_reg_1930[15]_i_8_n_0 ,\neg_ti4_reg_1930[15]_i_9_n_0 ,\neg_ti4_reg_1930[15]_i_10_n_0 ,\neg_ti4_reg_1930[15]_i_11_n_0 }));
  CARRY4 \neg_ti4_reg_1930_reg[15]_i_7 
       (.CI(\neg_ti4_reg_1930_reg[15]_i_12_n_0 ),
        .CO({\neg_ti4_reg_1930_reg[15]_i_7_n_0 ,\neg_ti4_reg_1930_reg[15]_i_7_n_1 ,\neg_ti4_reg_1930_reg[15]_i_7_n_2 ,\neg_ti4_reg_1930_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti4_reg_1930_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti4_reg_1930[15]_i_13_n_0 ,\neg_ti4_reg_1930[15]_i_14_n_0 ,\neg_ti4_reg_1930[15]_i_15_n_0 ,\neg_ti4_reg_1930[15]_i_16_n_0 }));
  FDRE \neg_ti4_reg_1930_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[19]_i_1_n_7 ),
        .Q(neg_ti4_reg_1930[16]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[19]_i_1_n_6 ),
        .Q(neg_ti4_reg_1930[17]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[19]_i_1_n_5 ),
        .Q(neg_ti4_reg_1930[18]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[19]_i_1_n_4 ),
        .Q(neg_ti4_reg_1930[19]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1930_reg[19]_i_1 
       (.CI(\neg_ti4_reg_1930_reg[15]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1930_reg[19]_i_1_n_0 ,\neg_ti4_reg_1930_reg[19]_i_1_n_1 ,\neg_ti4_reg_1930_reg[19]_i_1_n_2 ,\neg_ti4_reg_1930_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1930_reg[19]_i_1_n_4 ,\neg_ti4_reg_1930_reg[19]_i_1_n_5 ,\neg_ti4_reg_1930_reg[19]_i_1_n_6 ,\neg_ti4_reg_1930_reg[19]_i_1_n_7 }),
        .S({\neg_ti4_reg_1930[19]_i_2_n_0 ,\neg_ti4_reg_1930[19]_i_3_n_0 ,\neg_ti4_reg_1930[19]_i_4_n_0 ,\neg_ti4_reg_1930[19]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1930_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[23]_i_1_n_7 ),
        .Q(neg_ti4_reg_1930[20]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[23]_i_1_n_6 ),
        .Q(neg_ti4_reg_1930[21]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[23]_i_1_n_5 ),
        .Q(neg_ti4_reg_1930[22]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[23]_i_1_n_4 ),
        .Q(neg_ti4_reg_1930[23]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1930_reg[23]_i_1 
       (.CI(\neg_ti4_reg_1930_reg[19]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1930_reg[23]_i_1_n_0 ,\neg_ti4_reg_1930_reg[23]_i_1_n_1 ,\neg_ti4_reg_1930_reg[23]_i_1_n_2 ,\neg_ti4_reg_1930_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1930_reg[23]_i_1_n_4 ,\neg_ti4_reg_1930_reg[23]_i_1_n_5 ,\neg_ti4_reg_1930_reg[23]_i_1_n_6 ,\neg_ti4_reg_1930_reg[23]_i_1_n_7 }),
        .S({\neg_ti4_reg_1930[23]_i_2_n_0 ,\neg_ti4_reg_1930[23]_i_3_n_0 ,\neg_ti4_reg_1930[23]_i_4_n_0 ,\neg_ti4_reg_1930[23]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1930_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[27]_i_1_n_7 ),
        .Q(neg_ti4_reg_1930[24]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[27]_i_1_n_6 ),
        .Q(neg_ti4_reg_1930[25]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[27]_i_1_n_5 ),
        .Q(neg_ti4_reg_1930[26]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[27]_i_1_n_4 ),
        .Q(neg_ti4_reg_1930[27]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1930_reg[27]_i_1 
       (.CI(\neg_ti4_reg_1930_reg[23]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1930_reg[27]_i_1_n_0 ,\neg_ti4_reg_1930_reg[27]_i_1_n_1 ,\neg_ti4_reg_1930_reg[27]_i_1_n_2 ,\neg_ti4_reg_1930_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1930_reg[27]_i_1_n_4 ,\neg_ti4_reg_1930_reg[27]_i_1_n_5 ,\neg_ti4_reg_1930_reg[27]_i_1_n_6 ,\neg_ti4_reg_1930_reg[27]_i_1_n_7 }),
        .S({\neg_ti4_reg_1930[27]_i_2_n_0 ,\neg_ti4_reg_1930[27]_i_3_n_0 ,\neg_ti4_reg_1930[27]_i_4_n_0 ,\neg_ti4_reg_1930[27]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1930_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[31]_i_1_n_7 ),
        .Q(neg_ti4_reg_1930[28]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[31]_i_1_n_6 ),
        .Q(neg_ti4_reg_1930[29]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[31]_i_1_n_5 ),
        .Q(neg_ti4_reg_1930[30]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[31]_i_1_n_4 ),
        .Q(neg_ti4_reg_1930[31]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1930_reg[31]_i_1 
       (.CI(\neg_ti4_reg_1930_reg[27]_i_1_n_0 ),
        .CO({\neg_ti4_reg_1930_reg[31]_i_1_n_0 ,\neg_ti4_reg_1930_reg[31]_i_1_n_1 ,\neg_ti4_reg_1930_reg[31]_i_1_n_2 ,\neg_ti4_reg_1930_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti4_reg_1930_reg[31]_i_1_n_4 ,\neg_ti4_reg_1930_reg[31]_i_1_n_5 ,\neg_ti4_reg_1930_reg[31]_i_1_n_6 ,\neg_ti4_reg_1930_reg[31]_i_1_n_7 }),
        .S({\neg_ti4_reg_1930[31]_i_2_n_0 ,\neg_ti4_reg_1930[31]_i_3_n_0 ,\neg_ti4_reg_1930[31]_i_4_n_0 ,\neg_ti4_reg_1930[31]_i_5_n_0 }));
  FDRE \neg_ti4_reg_1930_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[33]_i_2_n_7 ),
        .Q(neg_ti4_reg_1930[32]),
        .R(1'b0));
  FDRE \neg_ti4_reg_1930_reg[33] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_51),
        .D(\neg_ti4_reg_1930_reg[33]_i_2_n_6 ),
        .Q(neg_ti4_reg_1930[33]),
        .R(1'b0));
  CARRY4 \neg_ti4_reg_1930_reg[33]_i_2 
       (.CI(\neg_ti4_reg_1930_reg[31]_i_1_n_0 ),
        .CO({\NLW_neg_ti4_reg_1930_reg[33]_i_2_CO_UNCONNECTED [3:1],\neg_ti4_reg_1930_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti4_reg_1930_reg[33]_i_2_O_UNCONNECTED [3:2],\neg_ti4_reg_1930_reg[33]_i_2_n_6 ,\neg_ti4_reg_1930_reg[33]_i_2_n_7 }),
        .S({1'b0,1'b0,\neg_ti4_reg_1930[33]_i_3_n_0 ,\neg_ti4_reg_1930[33]_i_4_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_10 
       (.I0(neg_mul4_reg_1762[77]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[9]),
        .O(\neg_ti9_reg_1812[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_11 
       (.I0(neg_mul4_reg_1762[76]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[8]),
        .O(\neg_ti9_reg_1812[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_13 
       (.I0(neg_mul4_reg_1762[75]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[7]),
        .O(\neg_ti9_reg_1812[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_14 
       (.I0(neg_mul4_reg_1762[74]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[6]),
        .O(\neg_ti9_reg_1812[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_15 
       (.I0(neg_mul4_reg_1762[73]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[5]),
        .O(\neg_ti9_reg_1812[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_16 
       (.I0(neg_mul4_reg_1762[72]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[4]),
        .O(\neg_ti9_reg_1812[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_17 
       (.I0(neg_mul4_reg_1762[71]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[3]),
        .O(\neg_ti9_reg_1812[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_18 
       (.I0(neg_mul4_reg_1762[70]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[2]),
        .O(\neg_ti9_reg_1812[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_19 
       (.I0(neg_mul4_reg_1762[69]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[1]),
        .O(\neg_ti9_reg_1812[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti9_reg_1812[15]_i_20 
       (.I0(neg_mul4_reg_1762[68]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[0]),
        .O(tmp_87_fu_888_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_3 
       (.I0(neg_mul4_reg_1762[83]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[15]),
        .O(\neg_ti9_reg_1812[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_4 
       (.I0(neg_mul4_reg_1762[82]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[14]),
        .O(\neg_ti9_reg_1812[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_5 
       (.I0(neg_mul4_reg_1762[81]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[13]),
        .O(\neg_ti9_reg_1812[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_6 
       (.I0(neg_mul4_reg_1762[80]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[12]),
        .O(\neg_ti9_reg_1812[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_8 
       (.I0(neg_mul4_reg_1762[79]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[11]),
        .O(\neg_ti9_reg_1812[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[15]_i_9 
       (.I0(neg_mul4_reg_1762[78]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[10]),
        .O(\neg_ti9_reg_1812[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[19]_i_2 
       (.I0(neg_mul4_reg_1762[87]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[19]),
        .O(\neg_ti9_reg_1812[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[19]_i_3 
       (.I0(neg_mul4_reg_1762[86]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[18]),
        .O(\neg_ti9_reg_1812[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[19]_i_4 
       (.I0(neg_mul4_reg_1762[85]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[17]),
        .O(\neg_ti9_reg_1812[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[19]_i_5 
       (.I0(neg_mul4_reg_1762[84]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[16]),
        .O(\neg_ti9_reg_1812[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[23]_i_2 
       (.I0(neg_mul4_reg_1762[91]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[23]),
        .O(\neg_ti9_reg_1812[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[23]_i_3 
       (.I0(neg_mul4_reg_1762[90]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[22]),
        .O(\neg_ti9_reg_1812[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[23]_i_4 
       (.I0(neg_mul4_reg_1762[89]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[21]),
        .O(\neg_ti9_reg_1812[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[23]_i_5 
       (.I0(neg_mul4_reg_1762[88]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[20]),
        .O(\neg_ti9_reg_1812[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[27]_i_2 
       (.I0(neg_mul4_reg_1762[95]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[27]),
        .O(\neg_ti9_reg_1812[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[27]_i_3 
       (.I0(neg_mul4_reg_1762[94]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[26]),
        .O(\neg_ti9_reg_1812[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[27]_i_4 
       (.I0(neg_mul4_reg_1762[93]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[25]),
        .O(\neg_ti9_reg_1812[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[27]_i_5 
       (.I0(neg_mul4_reg_1762[92]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[24]),
        .O(\neg_ti9_reg_1812[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[31]_i_2 
       (.I0(neg_mul4_reg_1762[99]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[31]),
        .O(\neg_ti9_reg_1812[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[31]_i_3 
       (.I0(neg_mul4_reg_1762[98]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[30]),
        .O(\neg_ti9_reg_1812[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[31]_i_4 
       (.I0(neg_mul4_reg_1762[97]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[29]),
        .O(\neg_ti9_reg_1812[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[31]_i_5 
       (.I0(neg_mul4_reg_1762[96]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[28]),
        .O(\neg_ti9_reg_1812[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[33]_i_3 
       (.I0(neg_mul4_reg_1762[100]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[32]),
        .O(\neg_ti9_reg_1812[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti9_reg_1812[33]_i_4 
       (.I0(neg_mul4_reg_1762[100]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_97_reg_1722[32]),
        .O(\neg_ti9_reg_1812[33]_i_4_n_0 ));
  FDRE \neg_ti9_reg_1812_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[15]_i_1_n_4 ),
        .Q(neg_ti9_reg_1812[15]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1812_reg[15]_i_1 
       (.CI(\neg_ti9_reg_1812_reg[15]_i_2_n_0 ),
        .CO({\neg_ti9_reg_1812_reg[15]_i_1_n_0 ,\neg_ti9_reg_1812_reg[15]_i_1_n_1 ,\neg_ti9_reg_1812_reg[15]_i_1_n_2 ,\neg_ti9_reg_1812_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1812_reg[15]_i_1_n_4 ,\NLW_neg_ti9_reg_1812_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti9_reg_1812[15]_i_3_n_0 ,\neg_ti9_reg_1812[15]_i_4_n_0 ,\neg_ti9_reg_1812[15]_i_5_n_0 ,\neg_ti9_reg_1812[15]_i_6_n_0 }));
  CARRY4 \neg_ti9_reg_1812_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti9_reg_1812_reg[15]_i_12_n_0 ,\neg_ti9_reg_1812_reg[15]_i_12_n_1 ,\neg_ti9_reg_1812_reg[15]_i_12_n_2 ,\neg_ti9_reg_1812_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti9_reg_1812_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti9_reg_1812[15]_i_17_n_0 ,\neg_ti9_reg_1812[15]_i_18_n_0 ,\neg_ti9_reg_1812[15]_i_19_n_0 ,tmp_87_fu_888_p3}));
  CARRY4 \neg_ti9_reg_1812_reg[15]_i_2 
       (.CI(\neg_ti9_reg_1812_reg[15]_i_7_n_0 ),
        .CO({\neg_ti9_reg_1812_reg[15]_i_2_n_0 ,\neg_ti9_reg_1812_reg[15]_i_2_n_1 ,\neg_ti9_reg_1812_reg[15]_i_2_n_2 ,\neg_ti9_reg_1812_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti9_reg_1812_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti9_reg_1812[15]_i_8_n_0 ,\neg_ti9_reg_1812[15]_i_9_n_0 ,\neg_ti9_reg_1812[15]_i_10_n_0 ,\neg_ti9_reg_1812[15]_i_11_n_0 }));
  CARRY4 \neg_ti9_reg_1812_reg[15]_i_7 
       (.CI(\neg_ti9_reg_1812_reg[15]_i_12_n_0 ),
        .CO({\neg_ti9_reg_1812_reg[15]_i_7_n_0 ,\neg_ti9_reg_1812_reg[15]_i_7_n_1 ,\neg_ti9_reg_1812_reg[15]_i_7_n_2 ,\neg_ti9_reg_1812_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti9_reg_1812_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti9_reg_1812[15]_i_13_n_0 ,\neg_ti9_reg_1812[15]_i_14_n_0 ,\neg_ti9_reg_1812[15]_i_15_n_0 ,\neg_ti9_reg_1812[15]_i_16_n_0 }));
  FDRE \neg_ti9_reg_1812_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[19]_i_1_n_7 ),
        .Q(neg_ti9_reg_1812[16]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[19]_i_1_n_6 ),
        .Q(neg_ti9_reg_1812[17]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[19]_i_1_n_5 ),
        .Q(neg_ti9_reg_1812[18]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[19]_i_1_n_4 ),
        .Q(neg_ti9_reg_1812[19]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1812_reg[19]_i_1 
       (.CI(\neg_ti9_reg_1812_reg[15]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1812_reg[19]_i_1_n_0 ,\neg_ti9_reg_1812_reg[19]_i_1_n_1 ,\neg_ti9_reg_1812_reg[19]_i_1_n_2 ,\neg_ti9_reg_1812_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1812_reg[19]_i_1_n_4 ,\neg_ti9_reg_1812_reg[19]_i_1_n_5 ,\neg_ti9_reg_1812_reg[19]_i_1_n_6 ,\neg_ti9_reg_1812_reg[19]_i_1_n_7 }),
        .S({\neg_ti9_reg_1812[19]_i_2_n_0 ,\neg_ti9_reg_1812[19]_i_3_n_0 ,\neg_ti9_reg_1812[19]_i_4_n_0 ,\neg_ti9_reg_1812[19]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1812_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[23]_i_1_n_7 ),
        .Q(neg_ti9_reg_1812[20]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[23]_i_1_n_6 ),
        .Q(neg_ti9_reg_1812[21]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[23]_i_1_n_5 ),
        .Q(neg_ti9_reg_1812[22]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[23]_i_1_n_4 ),
        .Q(neg_ti9_reg_1812[23]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1812_reg[23]_i_1 
       (.CI(\neg_ti9_reg_1812_reg[19]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1812_reg[23]_i_1_n_0 ,\neg_ti9_reg_1812_reg[23]_i_1_n_1 ,\neg_ti9_reg_1812_reg[23]_i_1_n_2 ,\neg_ti9_reg_1812_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1812_reg[23]_i_1_n_4 ,\neg_ti9_reg_1812_reg[23]_i_1_n_5 ,\neg_ti9_reg_1812_reg[23]_i_1_n_6 ,\neg_ti9_reg_1812_reg[23]_i_1_n_7 }),
        .S({\neg_ti9_reg_1812[23]_i_2_n_0 ,\neg_ti9_reg_1812[23]_i_3_n_0 ,\neg_ti9_reg_1812[23]_i_4_n_0 ,\neg_ti9_reg_1812[23]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1812_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[27]_i_1_n_7 ),
        .Q(neg_ti9_reg_1812[24]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[27]_i_1_n_6 ),
        .Q(neg_ti9_reg_1812[25]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[27]_i_1_n_5 ),
        .Q(neg_ti9_reg_1812[26]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[27]_i_1_n_4 ),
        .Q(neg_ti9_reg_1812[27]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1812_reg[27]_i_1 
       (.CI(\neg_ti9_reg_1812_reg[23]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1812_reg[27]_i_1_n_0 ,\neg_ti9_reg_1812_reg[27]_i_1_n_1 ,\neg_ti9_reg_1812_reg[27]_i_1_n_2 ,\neg_ti9_reg_1812_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1812_reg[27]_i_1_n_4 ,\neg_ti9_reg_1812_reg[27]_i_1_n_5 ,\neg_ti9_reg_1812_reg[27]_i_1_n_6 ,\neg_ti9_reg_1812_reg[27]_i_1_n_7 }),
        .S({\neg_ti9_reg_1812[27]_i_2_n_0 ,\neg_ti9_reg_1812[27]_i_3_n_0 ,\neg_ti9_reg_1812[27]_i_4_n_0 ,\neg_ti9_reg_1812[27]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1812_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[31]_i_1_n_7 ),
        .Q(neg_ti9_reg_1812[28]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[31]_i_1_n_6 ),
        .Q(neg_ti9_reg_1812[29]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[31]_i_1_n_5 ),
        .Q(neg_ti9_reg_1812[30]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[31]_i_1_n_4 ),
        .Q(neg_ti9_reg_1812[31]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1812_reg[31]_i_1 
       (.CI(\neg_ti9_reg_1812_reg[27]_i_1_n_0 ),
        .CO({\neg_ti9_reg_1812_reg[31]_i_1_n_0 ,\neg_ti9_reg_1812_reg[31]_i_1_n_1 ,\neg_ti9_reg_1812_reg[31]_i_1_n_2 ,\neg_ti9_reg_1812_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti9_reg_1812_reg[31]_i_1_n_4 ,\neg_ti9_reg_1812_reg[31]_i_1_n_5 ,\neg_ti9_reg_1812_reg[31]_i_1_n_6 ,\neg_ti9_reg_1812_reg[31]_i_1_n_7 }),
        .S({\neg_ti9_reg_1812[31]_i_2_n_0 ,\neg_ti9_reg_1812[31]_i_3_n_0 ,\neg_ti9_reg_1812[31]_i_4_n_0 ,\neg_ti9_reg_1812[31]_i_5_n_0 }));
  FDRE \neg_ti9_reg_1812_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[33]_i_2_n_7 ),
        .Q(neg_ti9_reg_1812[32]),
        .R(1'b0));
  FDRE \neg_ti9_reg_1812_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti9_reg_18120),
        .D(\neg_ti9_reg_1812_reg[33]_i_2_n_6 ),
        .Q(neg_ti9_reg_1812[33]),
        .R(1'b0));
  CARRY4 \neg_ti9_reg_1812_reg[33]_i_2 
       (.CI(\neg_ti9_reg_1812_reg[31]_i_1_n_0 ),
        .CO({\NLW_neg_ti9_reg_1812_reg[33]_i_2_CO_UNCONNECTED [3:1],\neg_ti9_reg_1812_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti9_reg_1812_reg[33]_i_2_O_UNCONNECTED [3:2],\neg_ti9_reg_1812_reg[33]_i_2_n_6 ,\neg_ti9_reg_1812_reg[33]_i_2_n_7 }),
        .S({1'b0,1'b0,\neg_ti9_reg_1812[33]_i_3_n_0 ,\neg_ti9_reg_1812[33]_i_4_n_0 }));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_10 
       (.I0(neg_mul_reg_1940[77]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[9]),
        .O(\neg_ti_reg_1976[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_11 
       (.I0(neg_mul_reg_1940[76]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[8]),
        .O(\neg_ti_reg_1976[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_13 
       (.I0(neg_mul_reg_1940[75]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[7]),
        .O(\neg_ti_reg_1976[15]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_14 
       (.I0(neg_mul_reg_1940[74]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[6]),
        .O(\neg_ti_reg_1976[15]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_15 
       (.I0(neg_mul_reg_1940[73]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[5]),
        .O(\neg_ti_reg_1976[15]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_16 
       (.I0(neg_mul_reg_1940[72]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[4]),
        .O(\neg_ti_reg_1976[15]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_17 
       (.I0(neg_mul_reg_1940[71]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[3]),
        .O(\neg_ti_reg_1976[15]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_18 
       (.I0(neg_mul_reg_1940[70]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[2]),
        .O(\neg_ti_reg_1976[15]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_19 
       (.I0(neg_mul_reg_1940[69]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[1]),
        .O(\neg_ti_reg_1976[15]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \neg_ti_reg_1976[15]_i_20 
       (.I0(neg_mul_reg_1940[68]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[0]),
        .O(tmp_91_fu_1272_p3));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_3 
       (.I0(neg_mul_reg_1940[83]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[15]),
        .O(\neg_ti_reg_1976[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_4 
       (.I0(neg_mul_reg_1940[82]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[14]),
        .O(\neg_ti_reg_1976[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_5 
       (.I0(neg_mul_reg_1940[81]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[13]),
        .O(\neg_ti_reg_1976[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_6 
       (.I0(neg_mul_reg_1940[80]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[12]),
        .O(\neg_ti_reg_1976[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_8 
       (.I0(neg_mul_reg_1940[79]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[11]),
        .O(\neg_ti_reg_1976[15]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[15]_i_9 
       (.I0(neg_mul_reg_1940[78]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[10]),
        .O(\neg_ti_reg_1976[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[19]_i_2 
       (.I0(neg_mul_reg_1940[87]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[19]),
        .O(\neg_ti_reg_1976[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[19]_i_3 
       (.I0(neg_mul_reg_1940[86]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[18]),
        .O(\neg_ti_reg_1976[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[19]_i_4 
       (.I0(neg_mul_reg_1940[85]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[17]),
        .O(\neg_ti_reg_1976[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[19]_i_5 
       (.I0(neg_mul_reg_1940[84]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[16]),
        .O(\neg_ti_reg_1976[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[23]_i_2 
       (.I0(neg_mul_reg_1940[91]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[23]),
        .O(\neg_ti_reg_1976[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[23]_i_3 
       (.I0(neg_mul_reg_1940[90]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[22]),
        .O(\neg_ti_reg_1976[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[23]_i_4 
       (.I0(neg_mul_reg_1940[89]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[21]),
        .O(\neg_ti_reg_1976[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[23]_i_5 
       (.I0(neg_mul_reg_1940[88]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[20]),
        .O(\neg_ti_reg_1976[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[27]_i_2 
       (.I0(neg_mul_reg_1940[95]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[27]),
        .O(\neg_ti_reg_1976[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[27]_i_3 
       (.I0(neg_mul_reg_1940[94]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[26]),
        .O(\neg_ti_reg_1976[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[27]_i_4 
       (.I0(neg_mul_reg_1940[93]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[25]),
        .O(\neg_ti_reg_1976[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[27]_i_5 
       (.I0(neg_mul_reg_1940[92]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[24]),
        .O(\neg_ti_reg_1976[27]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[31]_i_2 
       (.I0(neg_mul_reg_1940[99]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[31]),
        .O(\neg_ti_reg_1976[31]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[31]_i_3 
       (.I0(neg_mul_reg_1940[98]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[30]),
        .O(\neg_ti_reg_1976[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[31]_i_4 
       (.I0(neg_mul_reg_1940[97]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[29]),
        .O(\neg_ti_reg_1976[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[31]_i_5 
       (.I0(neg_mul_reg_1940[96]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[28]),
        .O(\neg_ti_reg_1976[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[33]_i_3 
       (.I0(neg_mul_reg_1940[100]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[32]),
        .O(\neg_ti_reg_1976[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \neg_ti_reg_1976[33]_i_4 
       (.I0(neg_mul_reg_1940[100]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_101_reg_1858[32]),
        .O(\neg_ti_reg_1976[33]_i_4_n_0 ));
  FDRE \neg_ti_reg_1976_reg[15] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[15]_i_1_n_4 ),
        .Q(neg_ti_reg_1976[15]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1976_reg[15]_i_1 
       (.CI(\neg_ti_reg_1976_reg[15]_i_2_n_0 ),
        .CO({\neg_ti_reg_1976_reg[15]_i_1_n_0 ,\neg_ti_reg_1976_reg[15]_i_1_n_1 ,\neg_ti_reg_1976_reg[15]_i_1_n_2 ,\neg_ti_reg_1976_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1976_reg[15]_i_1_n_4 ,\NLW_neg_ti_reg_1976_reg[15]_i_1_O_UNCONNECTED [2:0]}),
        .S({\neg_ti_reg_1976[15]_i_3_n_0 ,\neg_ti_reg_1976[15]_i_4_n_0 ,\neg_ti_reg_1976[15]_i_5_n_0 ,\neg_ti_reg_1976[15]_i_6_n_0 }));
  CARRY4 \neg_ti_reg_1976_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\neg_ti_reg_1976_reg[15]_i_12_n_0 ,\neg_ti_reg_1976_reg[15]_i_12_n_1 ,\neg_ti_reg_1976_reg[15]_i_12_n_2 ,\neg_ti_reg_1976_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_neg_ti_reg_1976_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\neg_ti_reg_1976[15]_i_17_n_0 ,\neg_ti_reg_1976[15]_i_18_n_0 ,\neg_ti_reg_1976[15]_i_19_n_0 ,tmp_91_fu_1272_p3}));
  CARRY4 \neg_ti_reg_1976_reg[15]_i_2 
       (.CI(\neg_ti_reg_1976_reg[15]_i_7_n_0 ),
        .CO({\neg_ti_reg_1976_reg[15]_i_2_n_0 ,\neg_ti_reg_1976_reg[15]_i_2_n_1 ,\neg_ti_reg_1976_reg[15]_i_2_n_2 ,\neg_ti_reg_1976_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti_reg_1976_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({\neg_ti_reg_1976[15]_i_8_n_0 ,\neg_ti_reg_1976[15]_i_9_n_0 ,\neg_ti_reg_1976[15]_i_10_n_0 ,\neg_ti_reg_1976[15]_i_11_n_0 }));
  CARRY4 \neg_ti_reg_1976_reg[15]_i_7 
       (.CI(\neg_ti_reg_1976_reg[15]_i_12_n_0 ),
        .CO({\neg_ti_reg_1976_reg[15]_i_7_n_0 ,\neg_ti_reg_1976_reg[15]_i_7_n_1 ,\neg_ti_reg_1976_reg[15]_i_7_n_2 ,\neg_ti_reg_1976_reg[15]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_ti_reg_1976_reg[15]_i_7_O_UNCONNECTED [3:0]),
        .S({\neg_ti_reg_1976[15]_i_13_n_0 ,\neg_ti_reg_1976[15]_i_14_n_0 ,\neg_ti_reg_1976[15]_i_15_n_0 ,\neg_ti_reg_1976[15]_i_16_n_0 }));
  FDRE \neg_ti_reg_1976_reg[16] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[19]_i_1_n_7 ),
        .Q(neg_ti_reg_1976[16]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[17] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[19]_i_1_n_6 ),
        .Q(neg_ti_reg_1976[17]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[18] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[19]_i_1_n_5 ),
        .Q(neg_ti_reg_1976[18]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[19] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[19]_i_1_n_4 ),
        .Q(neg_ti_reg_1976[19]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1976_reg[19]_i_1 
       (.CI(\neg_ti_reg_1976_reg[15]_i_1_n_0 ),
        .CO({\neg_ti_reg_1976_reg[19]_i_1_n_0 ,\neg_ti_reg_1976_reg[19]_i_1_n_1 ,\neg_ti_reg_1976_reg[19]_i_1_n_2 ,\neg_ti_reg_1976_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1976_reg[19]_i_1_n_4 ,\neg_ti_reg_1976_reg[19]_i_1_n_5 ,\neg_ti_reg_1976_reg[19]_i_1_n_6 ,\neg_ti_reg_1976_reg[19]_i_1_n_7 }),
        .S({\neg_ti_reg_1976[19]_i_2_n_0 ,\neg_ti_reg_1976[19]_i_3_n_0 ,\neg_ti_reg_1976[19]_i_4_n_0 ,\neg_ti_reg_1976[19]_i_5_n_0 }));
  FDRE \neg_ti_reg_1976_reg[20] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[23]_i_1_n_7 ),
        .Q(neg_ti_reg_1976[20]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[21] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[23]_i_1_n_6 ),
        .Q(neg_ti_reg_1976[21]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[22] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[23]_i_1_n_5 ),
        .Q(neg_ti_reg_1976[22]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[23] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[23]_i_1_n_4 ),
        .Q(neg_ti_reg_1976[23]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1976_reg[23]_i_1 
       (.CI(\neg_ti_reg_1976_reg[19]_i_1_n_0 ),
        .CO({\neg_ti_reg_1976_reg[23]_i_1_n_0 ,\neg_ti_reg_1976_reg[23]_i_1_n_1 ,\neg_ti_reg_1976_reg[23]_i_1_n_2 ,\neg_ti_reg_1976_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1976_reg[23]_i_1_n_4 ,\neg_ti_reg_1976_reg[23]_i_1_n_5 ,\neg_ti_reg_1976_reg[23]_i_1_n_6 ,\neg_ti_reg_1976_reg[23]_i_1_n_7 }),
        .S({\neg_ti_reg_1976[23]_i_2_n_0 ,\neg_ti_reg_1976[23]_i_3_n_0 ,\neg_ti_reg_1976[23]_i_4_n_0 ,\neg_ti_reg_1976[23]_i_5_n_0 }));
  FDRE \neg_ti_reg_1976_reg[24] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[27]_i_1_n_7 ),
        .Q(neg_ti_reg_1976[24]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[25] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[27]_i_1_n_6 ),
        .Q(neg_ti_reg_1976[25]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[26] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[27]_i_1_n_5 ),
        .Q(neg_ti_reg_1976[26]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[27] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[27]_i_1_n_4 ),
        .Q(neg_ti_reg_1976[27]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1976_reg[27]_i_1 
       (.CI(\neg_ti_reg_1976_reg[23]_i_1_n_0 ),
        .CO({\neg_ti_reg_1976_reg[27]_i_1_n_0 ,\neg_ti_reg_1976_reg[27]_i_1_n_1 ,\neg_ti_reg_1976_reg[27]_i_1_n_2 ,\neg_ti_reg_1976_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1976_reg[27]_i_1_n_4 ,\neg_ti_reg_1976_reg[27]_i_1_n_5 ,\neg_ti_reg_1976_reg[27]_i_1_n_6 ,\neg_ti_reg_1976_reg[27]_i_1_n_7 }),
        .S({\neg_ti_reg_1976[27]_i_2_n_0 ,\neg_ti_reg_1976[27]_i_3_n_0 ,\neg_ti_reg_1976[27]_i_4_n_0 ,\neg_ti_reg_1976[27]_i_5_n_0 }));
  FDRE \neg_ti_reg_1976_reg[28] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[31]_i_1_n_7 ),
        .Q(neg_ti_reg_1976[28]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[29] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[31]_i_1_n_6 ),
        .Q(neg_ti_reg_1976[29]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[30] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[31]_i_1_n_5 ),
        .Q(neg_ti_reg_1976[30]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[31] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[31]_i_1_n_4 ),
        .Q(neg_ti_reg_1976[31]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1976_reg[31]_i_1 
       (.CI(\neg_ti_reg_1976_reg[27]_i_1_n_0 ),
        .CO({\neg_ti_reg_1976_reg[31]_i_1_n_0 ,\neg_ti_reg_1976_reg[31]_i_1_n_1 ,\neg_ti_reg_1976_reg[31]_i_1_n_2 ,\neg_ti_reg_1976_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\neg_ti_reg_1976_reg[31]_i_1_n_4 ,\neg_ti_reg_1976_reg[31]_i_1_n_5 ,\neg_ti_reg_1976_reg[31]_i_1_n_6 ,\neg_ti_reg_1976_reg[31]_i_1_n_7 }),
        .S({\neg_ti_reg_1976[31]_i_2_n_0 ,\neg_ti_reg_1976[31]_i_3_n_0 ,\neg_ti_reg_1976[31]_i_4_n_0 ,\neg_ti_reg_1976[31]_i_5_n_0 }));
  FDRE \neg_ti_reg_1976_reg[32] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[33]_i_2_n_7 ),
        .Q(neg_ti_reg_1976[32]),
        .R(1'b0));
  FDRE \neg_ti_reg_1976_reg[33] 
       (.C(ap_clk),
        .CE(neg_ti_reg_19760),
        .D(\neg_ti_reg_1976_reg[33]_i_2_n_6 ),
        .Q(neg_ti_reg_1976[33]),
        .R(1'b0));
  CARRY4 \neg_ti_reg_1976_reg[33]_i_2 
       (.CI(\neg_ti_reg_1976_reg[31]_i_1_n_0 ),
        .CO({\NLW_neg_ti_reg_1976_reg[33]_i_2_CO_UNCONNECTED [3:1],\neg_ti_reg_1976_reg[33]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_ti_reg_1976_reg[33]_i_2_O_UNCONNECTED [3:2],\neg_ti_reg_1976_reg[33]_i_2_n_6 ,\neg_ti_reg_1976_reg[33]_i_2_n_7 }),
        .S({1'b0,1'b0,\neg_ti_reg_1976[33]_i_3_n_0 ,\neg_ti_reg_1976[33]_i_4_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[16]_i_1 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[16] ),
        .I1(tmp_36_reg_1649[16]),
        .O(p_Val2_11_1_fu_661_p2[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[19]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[19] ),
        .I1(tmp_36_reg_1649[19]),
        .O(\p_Val2_11_1_reg_1681[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[19]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[18] ),
        .I1(tmp_36_reg_1649[18]),
        .O(\p_Val2_11_1_reg_1681[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[19]_i_4 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[17] ),
        .I1(tmp_36_reg_1649[17]),
        .O(\p_Val2_11_1_reg_1681[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[19]_i_5 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[16] ),
        .I1(tmp_36_reg_1649[16]),
        .O(\p_Val2_11_1_reg_1681[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[23]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[23] ),
        .I1(tmp_36_reg_1649[23]),
        .O(\p_Val2_11_1_reg_1681[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[23]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[22] ),
        .I1(tmp_36_reg_1649[22]),
        .O(\p_Val2_11_1_reg_1681[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[23]_i_4 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[21] ),
        .I1(tmp_36_reg_1649[21]),
        .O(\p_Val2_11_1_reg_1681[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[23]_i_5 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[20] ),
        .I1(tmp_36_reg_1649[20]),
        .O(\p_Val2_11_1_reg_1681[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[27]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[27] ),
        .I1(tmp_36_reg_1649[27]),
        .O(\p_Val2_11_1_reg_1681[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[27]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[26] ),
        .I1(tmp_36_reg_1649[26]),
        .O(\p_Val2_11_1_reg_1681[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[27]_i_4 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[25] ),
        .I1(tmp_36_reg_1649[25]),
        .O(\p_Val2_11_1_reg_1681[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[27]_i_5 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[24] ),
        .I1(tmp_36_reg_1649[24]),
        .O(\p_Val2_11_1_reg_1681[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[31]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[31] ),
        .I1(tmp_36_reg_1649[31]),
        .O(\p_Val2_11_1_reg_1681[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[31]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[30] ),
        .I1(tmp_36_reg_1649[30]),
        .O(\p_Val2_11_1_reg_1681[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[31]_i_4 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[29] ),
        .I1(tmp_36_reg_1649[29]),
        .O(\p_Val2_11_1_reg_1681[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_1_reg_1681[31]_i_5 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[28] ),
        .I1(tmp_36_reg_1649[28]),
        .O(\p_Val2_11_1_reg_1681[31]_i_5_n_0 ));
  FDRE \p_Val2_11_1_reg_1681_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[0]),
        .Q(tmp_88_fu_718_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[10]),
        .Q(tmp_88_fu_718_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[11]),
        .Q(tmp_88_fu_718_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[12]),
        .Q(tmp_88_fu_718_p3[27]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[13]),
        .Q(tmp_88_fu_718_p3[28]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[14]),
        .Q(tmp_88_fu_718_p3[29]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[15]),
        .Q(tmp_88_fu_718_p3[30]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[16]),
        .Q(tmp_88_fu_718_p3[31]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[17]),
        .Q(tmp_88_fu_718_p3[32]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[18]),
        .Q(tmp_88_fu_718_p3[33]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[19]),
        .Q(tmp_88_fu_718_p3[34]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1681_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_1_reg_1681_reg[19]_i_1_n_0 ,\p_Val2_11_1_reg_1681_reg[19]_i_1_n_1 ,\p_Val2_11_1_reg_1681_reg[19]_i_1_n_2 ,\p_Val2_11_1_reg_1681_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_1555_reg_n_0_[19] ,\p_shl_cast_reg_1555_reg_n_0_[18] ,\p_shl_cast_reg_1555_reg_n_0_[17] ,\p_shl_cast_reg_1555_reg_n_0_[16] }),
        .O({p_Val2_11_1_fu_661_p2[19:17],\NLW_p_Val2_11_1_reg_1681_reg[19]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_1_reg_1681[19]_i_2_n_0 ,\p_Val2_11_1_reg_1681[19]_i_3_n_0 ,\p_Val2_11_1_reg_1681[19]_i_4_n_0 ,\p_Val2_11_1_reg_1681[19]_i_5_n_0 }));
  FDRE \p_Val2_11_1_reg_1681_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[1]),
        .Q(tmp_88_fu_718_p3[16]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[20]),
        .Q(tmp_88_fu_718_p3[35]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[21]),
        .Q(tmp_88_fu_718_p3[36]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[22]),
        .Q(tmp_88_fu_718_p3[37]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[23]),
        .Q(tmp_88_fu_718_p3[38]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1681_reg[23]_i_1 
       (.CI(\p_Val2_11_1_reg_1681_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_11_1_reg_1681_reg[23]_i_1_n_0 ,\p_Val2_11_1_reg_1681_reg[23]_i_1_n_1 ,\p_Val2_11_1_reg_1681_reg[23]_i_1_n_2 ,\p_Val2_11_1_reg_1681_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_1555_reg_n_0_[23] ,\p_shl_cast_reg_1555_reg_n_0_[22] ,\p_shl_cast_reg_1555_reg_n_0_[21] ,\p_shl_cast_reg_1555_reg_n_0_[20] }),
        .O(p_Val2_11_1_fu_661_p2[23:20]),
        .S({\p_Val2_11_1_reg_1681[23]_i_2_n_0 ,\p_Val2_11_1_reg_1681[23]_i_3_n_0 ,\p_Val2_11_1_reg_1681[23]_i_4_n_0 ,\p_Val2_11_1_reg_1681[23]_i_5_n_0 }));
  FDRE \p_Val2_11_1_reg_1681_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[24]),
        .Q(tmp_88_fu_718_p3[39]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[25]),
        .Q(tmp_88_fu_718_p3[40]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[26]),
        .Q(tmp_88_fu_718_p3[41]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[27]),
        .Q(tmp_88_fu_718_p3[42]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1681_reg[27]_i_1 
       (.CI(\p_Val2_11_1_reg_1681_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_11_1_reg_1681_reg[27]_i_1_n_0 ,\p_Val2_11_1_reg_1681_reg[27]_i_1_n_1 ,\p_Val2_11_1_reg_1681_reg[27]_i_1_n_2 ,\p_Val2_11_1_reg_1681_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_1555_reg_n_0_[27] ,\p_shl_cast_reg_1555_reg_n_0_[26] ,\p_shl_cast_reg_1555_reg_n_0_[25] ,\p_shl_cast_reg_1555_reg_n_0_[24] }),
        .O(p_Val2_11_1_fu_661_p2[27:24]),
        .S({\p_Val2_11_1_reg_1681[27]_i_2_n_0 ,\p_Val2_11_1_reg_1681[27]_i_3_n_0 ,\p_Val2_11_1_reg_1681[27]_i_4_n_0 ,\p_Val2_11_1_reg_1681[27]_i_5_n_0 }));
  FDRE \p_Val2_11_1_reg_1681_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[28]),
        .Q(tmp_88_fu_718_p3[43]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[29]),
        .Q(tmp_88_fu_718_p3[44]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[2]),
        .Q(tmp_88_fu_718_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[30]),
        .Q(tmp_88_fu_718_p3[45]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[31]),
        .Q(tmp_88_fu_718_p3[46]),
        .R(1'b0));
  CARRY4 \p_Val2_11_1_reg_1681_reg[31]_i_1 
       (.CI(\p_Val2_11_1_reg_1681_reg[27]_i_1_n_0 ),
        .CO({\p_Val2_11_1_reg_1681_reg[31]_i_1_n_0 ,\p_Val2_11_1_reg_1681_reg[31]_i_1_n_1 ,\p_Val2_11_1_reg_1681_reg[31]_i_1_n_2 ,\p_Val2_11_1_reg_1681_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_1555_reg_n_0_[31] ,\p_shl_cast_reg_1555_reg_n_0_[30] ,\p_shl_cast_reg_1555_reg_n_0_[29] ,\p_shl_cast_reg_1555_reg_n_0_[28] }),
        .O(p_Val2_11_1_fu_661_p2[31:28]),
        .S({\p_Val2_11_1_reg_1681[31]_i_2_n_0 ,\p_Val2_11_1_reg_1681[31]_i_3_n_0 ,\p_Val2_11_1_reg_1681[31]_i_4_n_0 ,\p_Val2_11_1_reg_1681[31]_i_5_n_0 }));
  FDRE \p_Val2_11_1_reg_1681_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[32]),
        .Q(tmp_88_fu_718_p3[47]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[3]),
        .Q(tmp_88_fu_718_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[4]),
        .Q(tmp_88_fu_718_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[5]),
        .Q(tmp_88_fu_718_p3[20]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[6]),
        .Q(tmp_88_fu_718_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[7]),
        .Q(tmp_88_fu_718_p3[22]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[8]),
        .Q(tmp_88_fu_718_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_11_1_reg_1681_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_36_reg_1649[9]),
        .Q(tmp_88_fu_718_p3[24]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[16]_i_1 
       (.I0(p_shl_fu_466_p3[16]),
        .I1(r_c_V_reg_1533_reg[0]),
        .O(p_Val2_11_2_fu_501_p2[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[19]_i_2 
       (.I0(p_shl_fu_466_p3[19]),
        .I1(r_c_V_reg_1533_reg[3]),
        .O(\p_Val2_11_2_reg_1578[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[19]_i_3 
       (.I0(p_shl_fu_466_p3[18]),
        .I1(r_c_V_reg_1533_reg[2]),
        .O(\p_Val2_11_2_reg_1578[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[19]_i_4 
       (.I0(p_shl_fu_466_p3[17]),
        .I1(r_c_V_reg_1533_reg[1]),
        .O(\p_Val2_11_2_reg_1578[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[19]_i_5 
       (.I0(p_shl_fu_466_p3[16]),
        .I1(r_c_V_reg_1533_reg[0]),
        .O(\p_Val2_11_2_reg_1578[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[23]_i_2 
       (.I0(p_shl_fu_466_p3[23]),
        .I1(r_c_V_reg_1533_reg[7]),
        .O(\p_Val2_11_2_reg_1578[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[23]_i_3 
       (.I0(p_shl_fu_466_p3[22]),
        .I1(r_c_V_reg_1533_reg[6]),
        .O(\p_Val2_11_2_reg_1578[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[23]_i_4 
       (.I0(p_shl_fu_466_p3[21]),
        .I1(r_c_V_reg_1533_reg[5]),
        .O(\p_Val2_11_2_reg_1578[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[23]_i_5 
       (.I0(p_shl_fu_466_p3[20]),
        .I1(r_c_V_reg_1533_reg[4]),
        .O(\p_Val2_11_2_reg_1578[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[27]_i_2 
       (.I0(p_shl_fu_466_p3[27]),
        .I1(r_c_V_reg_1533_reg[11]),
        .O(\p_Val2_11_2_reg_1578[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[27]_i_3 
       (.I0(p_shl_fu_466_p3[26]),
        .I1(r_c_V_reg_1533_reg[10]),
        .O(\p_Val2_11_2_reg_1578[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[27]_i_4 
       (.I0(p_shl_fu_466_p3[25]),
        .I1(r_c_V_reg_1533_reg[9]),
        .O(\p_Val2_11_2_reg_1578[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[27]_i_5 
       (.I0(p_shl_fu_466_p3[24]),
        .I1(r_c_V_reg_1533_reg[8]),
        .O(\p_Val2_11_2_reg_1578[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[31]_i_2 
       (.I0(p_shl_fu_466_p3[31]),
        .I1(r_c_V_reg_1533_reg[15]),
        .O(\p_Val2_11_2_reg_1578[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[31]_i_3 
       (.I0(p_shl_fu_466_p3[30]),
        .I1(r_c_V_reg_1533_reg[14]),
        .O(\p_Val2_11_2_reg_1578[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[31]_i_4 
       (.I0(p_shl_fu_466_p3[29]),
        .I1(r_c_V_reg_1533_reg[13]),
        .O(\p_Val2_11_2_reg_1578[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_2_reg_1578[31]_i_5 
       (.I0(p_shl_fu_466_p3[28]),
        .I1(r_c_V_reg_1533_reg[12]),
        .O(\p_Val2_11_2_reg_1578[31]_i_5_n_0 ));
  FDRE \p_Val2_11_2_reg_1578_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[16]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[17]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[18]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[19]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[19] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_2_reg_1578_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_2_reg_1578_reg[19]_i_1_n_0 ,\p_Val2_11_2_reg_1578_reg[19]_i_1_n_1 ,\p_Val2_11_2_reg_1578_reg[19]_i_1_n_2 ,\p_Val2_11_2_reg_1578_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_fu_466_p3[19:16]),
        .O({p_Val2_11_2_fu_501_p2[19:17],\NLW_p_Val2_11_2_reg_1578_reg[19]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_2_reg_1578[19]_i_2_n_0 ,\p_Val2_11_2_reg_1578[19]_i_3_n_0 ,\p_Val2_11_2_reg_1578[19]_i_4_n_0 ,\p_Val2_11_2_reg_1578[19]_i_5_n_0 }));
  FDRE \p_Val2_11_2_reg_1578_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[20]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[21]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[22]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[23]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[23] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_2_reg_1578_reg[23]_i_1 
       (.CI(\p_Val2_11_2_reg_1578_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_11_2_reg_1578_reg[23]_i_1_n_0 ,\p_Val2_11_2_reg_1578_reg[23]_i_1_n_1 ,\p_Val2_11_2_reg_1578_reg[23]_i_1_n_2 ,\p_Val2_11_2_reg_1578_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_fu_466_p3[23:20]),
        .O(p_Val2_11_2_fu_501_p2[23:20]),
        .S({\p_Val2_11_2_reg_1578[23]_i_2_n_0 ,\p_Val2_11_2_reg_1578[23]_i_3_n_0 ,\p_Val2_11_2_reg_1578[23]_i_4_n_0 ,\p_Val2_11_2_reg_1578[23]_i_5_n_0 }));
  FDRE \p_Val2_11_2_reg_1578_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[24]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[25]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[26]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[27]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[27] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_2_reg_1578_reg[27]_i_1 
       (.CI(\p_Val2_11_2_reg_1578_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_11_2_reg_1578_reg[27]_i_1_n_0 ,\p_Val2_11_2_reg_1578_reg[27]_i_1_n_1 ,\p_Val2_11_2_reg_1578_reg[27]_i_1_n_2 ,\p_Val2_11_2_reg_1578_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_fu_466_p3[27:24]),
        .O(p_Val2_11_2_fu_501_p2[27:24]),
        .S({\p_Val2_11_2_reg_1578[27]_i_2_n_0 ,\p_Val2_11_2_reg_1578[27]_i_3_n_0 ,\p_Val2_11_2_reg_1578[27]_i_4_n_0 ,\p_Val2_11_2_reg_1578[27]_i_5_n_0 }));
  FDRE \p_Val2_11_2_reg_1578_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[28]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[29]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[30]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \p_Val2_11_2_reg_1578_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[31]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[31] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_2_reg_1578_reg[31]_i_1 
       (.CI(\p_Val2_11_2_reg_1578_reg[27]_i_1_n_0 ),
        .CO({\p_Val2_11_2_reg_1578_reg[31]_i_1_n_0 ,\p_Val2_11_2_reg_1578_reg[31]_i_1_n_1 ,\p_Val2_11_2_reg_1578_reg[31]_i_1_n_2 ,\p_Val2_11_2_reg_1578_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_fu_466_p3[31:28]),
        .O(p_Val2_11_2_fu_501_p2[31:28]),
        .S({\p_Val2_11_2_reg_1578[31]_i_2_n_0 ,\p_Val2_11_2_reg_1578[31]_i_3_n_0 ,\p_Val2_11_2_reg_1578[31]_i_4_n_0 ,\p_Val2_11_2_reg_1578[31]_i_5_n_0 }));
  FDRE \p_Val2_11_2_reg_1578_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[32]),
        .Q(\p_Val2_11_2_reg_1578_reg_n_0_[32] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[11]_i_2 
       (.I0(tmp_28_reg_1634[11]),
        .O(\p_Val2_11_4_reg_1659[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[11]_i_3 
       (.I0(tmp_28_reg_1634[10]),
        .O(\p_Val2_11_4_reg_1659[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[11]_i_4 
       (.I0(tmp_28_reg_1634[9]),
        .O(\p_Val2_11_4_reg_1659[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[11]_i_5 
       (.I0(tmp_28_reg_1634[8]),
        .O(\p_Val2_11_4_reg_1659[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[15]_i_2 
       (.I0(tmp_28_reg_1634[15]),
        .O(\p_Val2_11_4_reg_1659[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[15]_i_3 
       (.I0(tmp_28_reg_1634[14]),
        .O(\p_Val2_11_4_reg_1659[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[15]_i_4 
       (.I0(tmp_28_reg_1634[13]),
        .O(\p_Val2_11_4_reg_1659[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[15]_i_5 
       (.I0(tmp_28_reg_1634[12]),
        .O(\p_Val2_11_4_reg_1659[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[19]_i_2 
       (.I0(tmp_28_reg_1634[19]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[19] ),
        .O(\p_Val2_11_4_reg_1659[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[19]_i_3 
       (.I0(tmp_28_reg_1634[18]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[18] ),
        .O(\p_Val2_11_4_reg_1659[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[19]_i_4 
       (.I0(tmp_28_reg_1634[17]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[17] ),
        .O(\p_Val2_11_4_reg_1659[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[19]_i_5 
       (.I0(tmp_28_reg_1634[16]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[16] ),
        .O(\p_Val2_11_4_reg_1659[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[23]_i_2 
       (.I0(tmp_28_reg_1634[23]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[23] ),
        .O(\p_Val2_11_4_reg_1659[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[23]_i_3 
       (.I0(tmp_28_reg_1634[22]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[22] ),
        .O(\p_Val2_11_4_reg_1659[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[23]_i_4 
       (.I0(tmp_28_reg_1634[21]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[21] ),
        .O(\p_Val2_11_4_reg_1659[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[23]_i_5 
       (.I0(tmp_28_reg_1634[20]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[20] ),
        .O(\p_Val2_11_4_reg_1659[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[27]_i_2 
       (.I0(tmp_28_reg_1634[27]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[27] ),
        .O(\p_Val2_11_4_reg_1659[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[27]_i_3 
       (.I0(tmp_28_reg_1634[26]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[26] ),
        .O(\p_Val2_11_4_reg_1659[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[27]_i_4 
       (.I0(tmp_28_reg_1634[25]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[25] ),
        .O(\p_Val2_11_4_reg_1659[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[27]_i_5 
       (.I0(tmp_28_reg_1634[24]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[24] ),
        .O(\p_Val2_11_4_reg_1659[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[31]_i_2 
       (.I0(tmp_28_reg_1634[31]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[31] ),
        .O(\p_Val2_11_4_reg_1659[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[31]_i_3 
       (.I0(tmp_28_reg_1634[30]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[30] ),
        .O(\p_Val2_11_4_reg_1659[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[31]_i_4 
       (.I0(tmp_28_reg_1634[29]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[29] ),
        .O(\p_Val2_11_4_reg_1659[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_4_reg_1659[31]_i_5 
       (.I0(tmp_28_reg_1634[28]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[28] ),
        .O(\p_Val2_11_4_reg_1659[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[3]_i_2 
       (.I0(tmp_28_reg_1634[3]),
        .O(\p_Val2_11_4_reg_1659[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[3]_i_3 
       (.I0(tmp_28_reg_1634[2]),
        .O(\p_Val2_11_4_reg_1659[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[3]_i_4 
       (.I0(tmp_28_reg_1634[1]),
        .O(\p_Val2_11_4_reg_1659[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[3]_i_5 
       (.I0(tmp_28_reg_1634[0]),
        .O(\p_Val2_11_4_reg_1659[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[7]_i_2 
       (.I0(tmp_28_reg_1634[7]),
        .O(\p_Val2_11_4_reg_1659[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[7]_i_3 
       (.I0(tmp_28_reg_1634[6]),
        .O(\p_Val2_11_4_reg_1659[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[7]_i_4 
       (.I0(tmp_28_reg_1634[5]),
        .O(\p_Val2_11_4_reg_1659[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_4_reg_1659[7]_i_5 
       (.I0(tmp_28_reg_1634[4]),
        .O(\p_Val2_11_4_reg_1659[7]_i_5_n_0 ));
  FDRE \p_Val2_11_4_reg_1659_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[0]),
        .Q(tmp_71_fu_674_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[10]),
        .Q(tmp_71_fu_674_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[11]),
        .Q(tmp_71_fu_674_p3[26]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1659_reg[11]_i_1 
       (.CI(\p_Val2_11_4_reg_1659_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1659_reg[11]_i_1_n_0 ,\p_Val2_11_4_reg_1659_reg[11]_i_1_n_1 ,\p_Val2_11_4_reg_1659_reg[11]_i_1_n_2 ,\p_Val2_11_4_reg_1659_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_28_reg_1634[11:8]),
        .O(p_Val2_11_4_fu_629_p2[11:8]),
        .S({\p_Val2_11_4_reg_1659[11]_i_2_n_0 ,\p_Val2_11_4_reg_1659[11]_i_3_n_0 ,\p_Val2_11_4_reg_1659[11]_i_4_n_0 ,\p_Val2_11_4_reg_1659[11]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1659_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[12]),
        .Q(tmp_71_fu_674_p3[27]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[13]),
        .Q(tmp_71_fu_674_p3[28]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[14]),
        .Q(tmp_71_fu_674_p3[29]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[15]),
        .Q(tmp_71_fu_674_p3[30]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1659_reg[15]_i_1 
       (.CI(\p_Val2_11_4_reg_1659_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1659_reg[15]_i_1_n_0 ,\p_Val2_11_4_reg_1659_reg[15]_i_1_n_1 ,\p_Val2_11_4_reg_1659_reg[15]_i_1_n_2 ,\p_Val2_11_4_reg_1659_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_28_reg_1634[15:12]),
        .O(p_Val2_11_4_fu_629_p2[15:12]),
        .S({\p_Val2_11_4_reg_1659[15]_i_2_n_0 ,\p_Val2_11_4_reg_1659[15]_i_3_n_0 ,\p_Val2_11_4_reg_1659[15]_i_4_n_0 ,\p_Val2_11_4_reg_1659[15]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1659_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[16]),
        .Q(tmp_71_fu_674_p3[31]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[17]),
        .Q(tmp_71_fu_674_p3[32]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[18]),
        .Q(tmp_71_fu_674_p3[33]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[19]),
        .Q(tmp_71_fu_674_p3[34]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1659_reg[19]_i_1 
       (.CI(\p_Val2_11_4_reg_1659_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1659_reg[19]_i_1_n_0 ,\p_Val2_11_4_reg_1659_reg[19]_i_1_n_1 ,\p_Val2_11_4_reg_1659_reg[19]_i_1_n_2 ,\p_Val2_11_4_reg_1659_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_28_reg_1634[19:16]),
        .O(p_Val2_11_4_fu_629_p2[19:16]),
        .S({\p_Val2_11_4_reg_1659[19]_i_2_n_0 ,\p_Val2_11_4_reg_1659[19]_i_3_n_0 ,\p_Val2_11_4_reg_1659[19]_i_4_n_0 ,\p_Val2_11_4_reg_1659[19]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1659_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[1]),
        .Q(tmp_71_fu_674_p3[16]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[20]),
        .Q(tmp_71_fu_674_p3[35]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[21]),
        .Q(tmp_71_fu_674_p3[36]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[22]),
        .Q(tmp_71_fu_674_p3[37]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[23]),
        .Q(tmp_71_fu_674_p3[38]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1659_reg[23]_i_1 
       (.CI(\p_Val2_11_4_reg_1659_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1659_reg[23]_i_1_n_0 ,\p_Val2_11_4_reg_1659_reg[23]_i_1_n_1 ,\p_Val2_11_4_reg_1659_reg[23]_i_1_n_2 ,\p_Val2_11_4_reg_1659_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_28_reg_1634[23:20]),
        .O(p_Val2_11_4_fu_629_p2[23:20]),
        .S({\p_Val2_11_4_reg_1659[23]_i_2_n_0 ,\p_Val2_11_4_reg_1659[23]_i_3_n_0 ,\p_Val2_11_4_reg_1659[23]_i_4_n_0 ,\p_Val2_11_4_reg_1659[23]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1659_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[24]),
        .Q(tmp_71_fu_674_p3[39]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[25]),
        .Q(tmp_71_fu_674_p3[40]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[26]),
        .Q(tmp_71_fu_674_p3[41]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[27]),
        .Q(tmp_71_fu_674_p3[42]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1659_reg[27]_i_1 
       (.CI(\p_Val2_11_4_reg_1659_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1659_reg[27]_i_1_n_0 ,\p_Val2_11_4_reg_1659_reg[27]_i_1_n_1 ,\p_Val2_11_4_reg_1659_reg[27]_i_1_n_2 ,\p_Val2_11_4_reg_1659_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_28_reg_1634[27:24]),
        .O(p_Val2_11_4_fu_629_p2[27:24]),
        .S({\p_Val2_11_4_reg_1659[27]_i_2_n_0 ,\p_Val2_11_4_reg_1659[27]_i_3_n_0 ,\p_Val2_11_4_reg_1659[27]_i_4_n_0 ,\p_Val2_11_4_reg_1659[27]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1659_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[28]),
        .Q(tmp_71_fu_674_p3[43]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[29]),
        .Q(tmp_71_fu_674_p3[44]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[2]),
        .Q(tmp_71_fu_674_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[30]),
        .Q(tmp_71_fu_674_p3[45]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[31]),
        .Q(tmp_71_fu_674_p3[46]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1659_reg[31]_i_1 
       (.CI(\p_Val2_11_4_reg_1659_reg[27]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1659_reg[31]_i_1_n_0 ,\p_Val2_11_4_reg_1659_reg[31]_i_1_n_1 ,\p_Val2_11_4_reg_1659_reg[31]_i_1_n_2 ,\p_Val2_11_4_reg_1659_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_28_reg_1634[31:28]),
        .O(p_Val2_11_4_fu_629_p2[31:28]),
        .S({\p_Val2_11_4_reg_1659[31]_i_2_n_0 ,\p_Val2_11_4_reg_1659[31]_i_3_n_0 ,\p_Val2_11_4_reg_1659[31]_i_4_n_0 ,\p_Val2_11_4_reg_1659[31]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1659_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[32]),
        .Q(tmp_71_fu_674_p3[47]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[3]),
        .Q(tmp_71_fu_674_p3[18]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1659_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_4_reg_1659_reg[3]_i_1_n_0 ,\p_Val2_11_4_reg_1659_reg[3]_i_1_n_1 ,\p_Val2_11_4_reg_1659_reg[3]_i_1_n_2 ,\p_Val2_11_4_reg_1659_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(tmp_28_reg_1634[3:0]),
        .O(p_Val2_11_4_fu_629_p2[3:0]),
        .S({\p_Val2_11_4_reg_1659[3]_i_2_n_0 ,\p_Val2_11_4_reg_1659[3]_i_3_n_0 ,\p_Val2_11_4_reg_1659[3]_i_4_n_0 ,\p_Val2_11_4_reg_1659[3]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1659_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[4]),
        .Q(tmp_71_fu_674_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[5]),
        .Q(tmp_71_fu_674_p3[20]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[6]),
        .Q(tmp_71_fu_674_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[7]),
        .Q(tmp_71_fu_674_p3[22]),
        .R(1'b0));
  CARRY4 \p_Val2_11_4_reg_1659_reg[7]_i_1 
       (.CI(\p_Val2_11_4_reg_1659_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_11_4_reg_1659_reg[7]_i_1_n_0 ,\p_Val2_11_4_reg_1659_reg[7]_i_1_n_1 ,\p_Val2_11_4_reg_1659_reg[7]_i_1_n_2 ,\p_Val2_11_4_reg_1659_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_28_reg_1634[7:4]),
        .O(p_Val2_11_4_fu_629_p2[7:4]),
        .S({\p_Val2_11_4_reg_1659[7]_i_2_n_0 ,\p_Val2_11_4_reg_1659[7]_i_3_n_0 ,\p_Val2_11_4_reg_1659[7]_i_4_n_0 ,\p_Val2_11_4_reg_1659[7]_i_5_n_0 }));
  FDRE \p_Val2_11_4_reg_1659_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[8]),
        .Q(tmp_71_fu_674_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_11_4_reg_1659_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[9]),
        .Q(tmp_71_fu_674_p3[24]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[16]_i_1 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[16] ),
        .I1(tmp_31_reg_1639[16]),
        .O(p_Val2_11_6_fu_645_p2[16]));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[19]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[19] ),
        .I1(tmp_31_reg_1639[19]),
        .O(\p_Val2_11_6_reg_1670[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[19]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[18] ),
        .I1(tmp_31_reg_1639[18]),
        .O(\p_Val2_11_6_reg_1670[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[19]_i_4 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[17] ),
        .I1(tmp_31_reg_1639[17]),
        .O(\p_Val2_11_6_reg_1670[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[19]_i_5 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[16] ),
        .I1(tmp_31_reg_1639[16]),
        .O(\p_Val2_11_6_reg_1670[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[23]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[23] ),
        .I1(tmp_31_reg_1639[23]),
        .O(\p_Val2_11_6_reg_1670[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[23]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[22] ),
        .I1(tmp_31_reg_1639[22]),
        .O(\p_Val2_11_6_reg_1670[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[23]_i_4 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[21] ),
        .I1(tmp_31_reg_1639[21]),
        .O(\p_Val2_11_6_reg_1670[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[23]_i_5 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[20] ),
        .I1(tmp_31_reg_1639[20]),
        .O(\p_Val2_11_6_reg_1670[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[27]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[27] ),
        .I1(tmp_31_reg_1639[27]),
        .O(\p_Val2_11_6_reg_1670[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[27]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[26] ),
        .I1(tmp_31_reg_1639[26]),
        .O(\p_Val2_11_6_reg_1670[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[27]_i_4 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[25] ),
        .I1(tmp_31_reg_1639[25]),
        .O(\p_Val2_11_6_reg_1670[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[27]_i_5 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[24] ),
        .I1(tmp_31_reg_1639[24]),
        .O(\p_Val2_11_6_reg_1670[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[31]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[31] ),
        .I1(tmp_31_reg_1639[31]),
        .O(\p_Val2_11_6_reg_1670[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[31]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[30] ),
        .I1(tmp_31_reg_1639[30]),
        .O(\p_Val2_11_6_reg_1670[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[31]_i_4 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[29] ),
        .I1(tmp_31_reg_1639[29]),
        .O(\p_Val2_11_6_reg_1670[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_11_6_reg_1670[31]_i_5 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[28] ),
        .I1(tmp_31_reg_1639[28]),
        .O(\p_Val2_11_6_reg_1670[31]_i_5_n_0 ));
  FDRE \p_Val2_11_6_reg_1670_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[0]),
        .Q(tmp_79_fu_691_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[10]),
        .Q(tmp_79_fu_691_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[11]),
        .Q(tmp_79_fu_691_p3[26]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[12]),
        .Q(tmp_79_fu_691_p3[27]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[13]),
        .Q(tmp_79_fu_691_p3[28]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[14]),
        .Q(tmp_79_fu_691_p3[29]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[15]),
        .Q(tmp_79_fu_691_p3[30]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[16]),
        .Q(tmp_79_fu_691_p3[31]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[17]),
        .Q(tmp_79_fu_691_p3[32]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[18]),
        .Q(tmp_79_fu_691_p3[33]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[19]),
        .Q(tmp_79_fu_691_p3[34]),
        .R(1'b0));
  CARRY4 \p_Val2_11_6_reg_1670_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_6_reg_1670_reg[19]_i_1_n_0 ,\p_Val2_11_6_reg_1670_reg[19]_i_1_n_1 ,\p_Val2_11_6_reg_1670_reg[19]_i_1_n_2 ,\p_Val2_11_6_reg_1670_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_1555_reg_n_0_[19] ,\p_shl_cast_reg_1555_reg_n_0_[18] ,\p_shl_cast_reg_1555_reg_n_0_[17] ,\p_shl_cast_reg_1555_reg_n_0_[16] }),
        .O({p_Val2_11_6_fu_645_p2[19:17],\NLW_p_Val2_11_6_reg_1670_reg[19]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_6_reg_1670[19]_i_2_n_0 ,\p_Val2_11_6_reg_1670[19]_i_3_n_0 ,\p_Val2_11_6_reg_1670[19]_i_4_n_0 ,\p_Val2_11_6_reg_1670[19]_i_5_n_0 }));
  FDRE \p_Val2_11_6_reg_1670_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[1]),
        .Q(tmp_79_fu_691_p3[16]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[20]),
        .Q(tmp_79_fu_691_p3[35]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[21]),
        .Q(tmp_79_fu_691_p3[36]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[22]),
        .Q(tmp_79_fu_691_p3[37]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[23]),
        .Q(tmp_79_fu_691_p3[38]),
        .R(1'b0));
  CARRY4 \p_Val2_11_6_reg_1670_reg[23]_i_1 
       (.CI(\p_Val2_11_6_reg_1670_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_11_6_reg_1670_reg[23]_i_1_n_0 ,\p_Val2_11_6_reg_1670_reg[23]_i_1_n_1 ,\p_Val2_11_6_reg_1670_reg[23]_i_1_n_2 ,\p_Val2_11_6_reg_1670_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_1555_reg_n_0_[23] ,\p_shl_cast_reg_1555_reg_n_0_[22] ,\p_shl_cast_reg_1555_reg_n_0_[21] ,\p_shl_cast_reg_1555_reg_n_0_[20] }),
        .O(p_Val2_11_6_fu_645_p2[23:20]),
        .S({\p_Val2_11_6_reg_1670[23]_i_2_n_0 ,\p_Val2_11_6_reg_1670[23]_i_3_n_0 ,\p_Val2_11_6_reg_1670[23]_i_4_n_0 ,\p_Val2_11_6_reg_1670[23]_i_5_n_0 }));
  FDRE \p_Val2_11_6_reg_1670_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[24]),
        .Q(tmp_79_fu_691_p3[39]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[25]),
        .Q(tmp_79_fu_691_p3[40]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[26]),
        .Q(tmp_79_fu_691_p3[41]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[27]),
        .Q(tmp_79_fu_691_p3[42]),
        .R(1'b0));
  CARRY4 \p_Val2_11_6_reg_1670_reg[27]_i_1 
       (.CI(\p_Val2_11_6_reg_1670_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_11_6_reg_1670_reg[27]_i_1_n_0 ,\p_Val2_11_6_reg_1670_reg[27]_i_1_n_1 ,\p_Val2_11_6_reg_1670_reg[27]_i_1_n_2 ,\p_Val2_11_6_reg_1670_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_1555_reg_n_0_[27] ,\p_shl_cast_reg_1555_reg_n_0_[26] ,\p_shl_cast_reg_1555_reg_n_0_[25] ,\p_shl_cast_reg_1555_reg_n_0_[24] }),
        .O(p_Val2_11_6_fu_645_p2[27:24]),
        .S({\p_Val2_11_6_reg_1670[27]_i_2_n_0 ,\p_Val2_11_6_reg_1670[27]_i_3_n_0 ,\p_Val2_11_6_reg_1670[27]_i_4_n_0 ,\p_Val2_11_6_reg_1670[27]_i_5_n_0 }));
  FDRE \p_Val2_11_6_reg_1670_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[28]),
        .Q(tmp_79_fu_691_p3[43]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[29]),
        .Q(tmp_79_fu_691_p3[44]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[2]),
        .Q(tmp_79_fu_691_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[30]),
        .Q(tmp_79_fu_691_p3[45]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[31]),
        .Q(tmp_79_fu_691_p3[46]),
        .R(1'b0));
  CARRY4 \p_Val2_11_6_reg_1670_reg[31]_i_1 
       (.CI(\p_Val2_11_6_reg_1670_reg[27]_i_1_n_0 ),
        .CO({\p_Val2_11_6_reg_1670_reg[31]_i_1_n_0 ,\p_Val2_11_6_reg_1670_reg[31]_i_1_n_1 ,\p_Val2_11_6_reg_1670_reg[31]_i_1_n_2 ,\p_Val2_11_6_reg_1670_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_shl_cast_reg_1555_reg_n_0_[31] ,\p_shl_cast_reg_1555_reg_n_0_[30] ,\p_shl_cast_reg_1555_reg_n_0_[29] ,\p_shl_cast_reg_1555_reg_n_0_[28] }),
        .O(p_Val2_11_6_fu_645_p2[31:28]),
        .S({\p_Val2_11_6_reg_1670[31]_i_2_n_0 ,\p_Val2_11_6_reg_1670[31]_i_3_n_0 ,\p_Val2_11_6_reg_1670[31]_i_4_n_0 ,\p_Val2_11_6_reg_1670[31]_i_5_n_0 }));
  FDRE \p_Val2_11_6_reg_1670_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[32]),
        .Q(tmp_79_fu_691_p3[47]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[3]),
        .Q(tmp_79_fu_691_p3[18]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[4]),
        .Q(tmp_79_fu_691_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[5]),
        .Q(tmp_79_fu_691_p3[20]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[6]),
        .Q(tmp_79_fu_691_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[7]),
        .Q(tmp_79_fu_691_p3[22]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[8]),
        .Q(tmp_79_fu_691_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_11_6_reg_1670_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_31_reg_1639[9]),
        .Q(tmp_79_fu_691_p3[24]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[18]_i_2 
       (.I0(tmp_12_reg_1563_reg__0[2]),
        .I1(tmp_18_cast_reg_1573_reg__0[2]),
        .O(\p_Val2_11_8_reg_1612[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[18]_i_3 
       (.I0(tmp_12_reg_1563_reg__0[1]),
        .I1(tmp_18_cast_reg_1573_reg__0[1]),
        .O(\p_Val2_11_8_reg_1612[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[18]_i_4 
       (.I0(tmp_12_reg_1563_reg__0[0]),
        .I1(tmp_18_cast_reg_1573_reg__0[0]),
        .O(\p_Val2_11_8_reg_1612[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[22]_i_2 
       (.I0(tmp_12_reg_1563_reg__0[6]),
        .I1(tmp_18_cast_reg_1573_reg__0[6]),
        .O(\p_Val2_11_8_reg_1612[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[22]_i_3 
       (.I0(tmp_12_reg_1563_reg__0[5]),
        .I1(tmp_18_cast_reg_1573_reg__0[5]),
        .O(\p_Val2_11_8_reg_1612[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[22]_i_4 
       (.I0(tmp_12_reg_1563_reg__0[4]),
        .I1(tmp_18_cast_reg_1573_reg__0[4]),
        .O(\p_Val2_11_8_reg_1612[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[22]_i_5 
       (.I0(tmp_12_reg_1563_reg__0[3]),
        .I1(tmp_18_cast_reg_1573_reg__0[3]),
        .O(\p_Val2_11_8_reg_1612[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[26]_i_2 
       (.I0(tmp_12_reg_1563_reg__0[10]),
        .I1(tmp_18_cast_reg_1573_reg__0[10]),
        .O(\p_Val2_11_8_reg_1612[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[26]_i_3 
       (.I0(tmp_12_reg_1563_reg__0[9]),
        .I1(tmp_18_cast_reg_1573_reg__0[9]),
        .O(\p_Val2_11_8_reg_1612[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[26]_i_4 
       (.I0(tmp_12_reg_1563_reg__0[8]),
        .I1(tmp_18_cast_reg_1573_reg__0[8]),
        .O(\p_Val2_11_8_reg_1612[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[26]_i_5 
       (.I0(tmp_12_reg_1563_reg__0[7]),
        .I1(tmp_18_cast_reg_1573_reg__0[7]),
        .O(\p_Val2_11_8_reg_1612[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[30]_i_2 
       (.I0(tmp_12_reg_1563_reg__0[14]),
        .I1(tmp_18_cast_reg_1573_reg__0[14]),
        .O(\p_Val2_11_8_reg_1612[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[30]_i_3 
       (.I0(tmp_12_reg_1563_reg__0[13]),
        .I1(tmp_18_cast_reg_1573_reg__0[13]),
        .O(\p_Val2_11_8_reg_1612[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[30]_i_4 
       (.I0(tmp_12_reg_1563_reg__0[12]),
        .I1(tmp_18_cast_reg_1573_reg__0[12]),
        .O(\p_Val2_11_8_reg_1612[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[30]_i_5 
       (.I0(tmp_12_reg_1563_reg__0[11]),
        .I1(tmp_18_cast_reg_1573_reg__0[11]),
        .O(\p_Val2_11_8_reg_1612[30]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[32]_i_3 
       (.I0(tmp_18_cast_reg_1573_reg__0[16]),
        .I1(tmp_12_reg_1563_reg__0[16]),
        .O(\p_Val2_11_8_reg_1612[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_8_reg_1612[32]_i_4 
       (.I0(tmp_12_reg_1563_reg__0[15]),
        .I1(tmp_18_cast_reg_1573_reg__0[15]),
        .O(\p_Val2_11_8_reg_1612[32]_i_4_n_0 ));
  FDRE \p_Val2_11_8_reg_1612_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[16]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[17]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[18]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[18] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_8_reg_1612_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_8_reg_1612_reg[18]_i_1_n_0 ,\p_Val2_11_8_reg_1612_reg[18]_i_1_n_1 ,\p_Val2_11_8_reg_1612_reg[18]_i_1_n_2 ,\p_Val2_11_8_reg_1612_reg[18]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI({tmp_12_reg_1563_reg__0[2:0],1'b0}),
        .O({p_Val2_11_8_fu_551_p2[18:16],\NLW_p_Val2_11_8_reg_1612_reg[18]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_11_8_reg_1612[18]_i_2_n_0 ,\p_Val2_11_8_reg_1612[18]_i_3_n_0 ,\p_Val2_11_8_reg_1612[18]_i_4_n_0 ,1'b1}));
  FDRE \p_Val2_11_8_reg_1612_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[19]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[20]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[21]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[22]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[22] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_8_reg_1612_reg[22]_i_1 
       (.CI(\p_Val2_11_8_reg_1612_reg[18]_i_1_n_0 ),
        .CO({\p_Val2_11_8_reg_1612_reg[22]_i_1_n_0 ,\p_Val2_11_8_reg_1612_reg[22]_i_1_n_1 ,\p_Val2_11_8_reg_1612_reg[22]_i_1_n_2 ,\p_Val2_11_8_reg_1612_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_12_reg_1563_reg__0[6:3]),
        .O(p_Val2_11_8_fu_551_p2[22:19]),
        .S({\p_Val2_11_8_reg_1612[22]_i_2_n_0 ,\p_Val2_11_8_reg_1612[22]_i_3_n_0 ,\p_Val2_11_8_reg_1612[22]_i_4_n_0 ,\p_Val2_11_8_reg_1612[22]_i_5_n_0 }));
  FDRE \p_Val2_11_8_reg_1612_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[23]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[24]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[25]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[26]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[26] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_8_reg_1612_reg[26]_i_1 
       (.CI(\p_Val2_11_8_reg_1612_reg[22]_i_1_n_0 ),
        .CO({\p_Val2_11_8_reg_1612_reg[26]_i_1_n_0 ,\p_Val2_11_8_reg_1612_reg[26]_i_1_n_1 ,\p_Val2_11_8_reg_1612_reg[26]_i_1_n_2 ,\p_Val2_11_8_reg_1612_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_12_reg_1563_reg__0[10:7]),
        .O(p_Val2_11_8_fu_551_p2[26:23]),
        .S({\p_Val2_11_8_reg_1612[26]_i_2_n_0 ,\p_Val2_11_8_reg_1612[26]_i_3_n_0 ,\p_Val2_11_8_reg_1612[26]_i_4_n_0 ,\p_Val2_11_8_reg_1612[26]_i_5_n_0 }));
  FDRE \p_Val2_11_8_reg_1612_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[27]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[28]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[29]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[30]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[30] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_8_reg_1612_reg[30]_i_1 
       (.CI(\p_Val2_11_8_reg_1612_reg[26]_i_1_n_0 ),
        .CO({\p_Val2_11_8_reg_1612_reg[30]_i_1_n_0 ,\p_Val2_11_8_reg_1612_reg[30]_i_1_n_1 ,\p_Val2_11_8_reg_1612_reg[30]_i_1_n_2 ,\p_Val2_11_8_reg_1612_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_12_reg_1563_reg__0[14:11]),
        .O(p_Val2_11_8_fu_551_p2[30:27]),
        .S({\p_Val2_11_8_reg_1612[30]_i_2_n_0 ,\p_Val2_11_8_reg_1612[30]_i_3_n_0 ,\p_Val2_11_8_reg_1612[30]_i_4_n_0 ,\p_Val2_11_8_reg_1612[30]_i_5_n_0 }));
  FDRE \p_Val2_11_8_reg_1612_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[31]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \p_Val2_11_8_reg_1612_reg[32] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[32]),
        .Q(\p_Val2_11_8_reg_1612_reg_n_0_[32] ),
        .R(1'b0));
  CARRY4 \p_Val2_11_8_reg_1612_reg[32]_i_2 
       (.CI(\p_Val2_11_8_reg_1612_reg[30]_i_1_n_0 ),
        .CO({\NLW_p_Val2_11_8_reg_1612_reg[32]_i_2_CO_UNCONNECTED [3:2],\p_Val2_11_8_reg_1612_reg[32]_i_2_n_2 ,\p_Val2_11_8_reg_1612_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_18_cast_reg_1573_reg__0[16],tmp_12_reg_1563_reg__0[15]}),
        .O({\NLW_p_Val2_11_8_reg_1612_reg[32]_i_2_O_UNCONNECTED [3],p_Val2_11_8_fu_551_p2[33:31]}),
        .S({1'b0,1'b1,\p_Val2_11_8_reg_1612[32]_i_3_n_0 ,\p_Val2_11_8_reg_1612[32]_i_4_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[11]_i_2 
       (.I0(tmp_13_reg_1596[11]),
        .O(\p_Val2_11_s_reg_1623[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[11]_i_3 
       (.I0(tmp_13_reg_1596[10]),
        .O(\p_Val2_11_s_reg_1623[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[11]_i_4 
       (.I0(tmp_13_reg_1596[9]),
        .O(\p_Val2_11_s_reg_1623[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[11]_i_5 
       (.I0(tmp_13_reg_1596[8]),
        .O(\p_Val2_11_s_reg_1623[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[15]_i_2 
       (.I0(tmp_13_reg_1596[15]),
        .O(\p_Val2_11_s_reg_1623[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[15]_i_3 
       (.I0(tmp_13_reg_1596[14]),
        .O(\p_Val2_11_s_reg_1623[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[15]_i_4 
       (.I0(tmp_13_reg_1596[13]),
        .O(\p_Val2_11_s_reg_1623[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[15]_i_5 
       (.I0(tmp_13_reg_1596[12]),
        .O(\p_Val2_11_s_reg_1623[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[19]_i_2 
       (.I0(tmp_13_reg_1596[19]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[19] ),
        .O(\p_Val2_11_s_reg_1623[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[19]_i_3 
       (.I0(tmp_13_reg_1596[18]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[18] ),
        .O(\p_Val2_11_s_reg_1623[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[19]_i_4 
       (.I0(tmp_13_reg_1596[17]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[17] ),
        .O(\p_Val2_11_s_reg_1623[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[19]_i_5 
       (.I0(tmp_13_reg_1596[16]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[16] ),
        .O(\p_Val2_11_s_reg_1623[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[23]_i_2 
       (.I0(tmp_13_reg_1596[23]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[23] ),
        .O(\p_Val2_11_s_reg_1623[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[23]_i_3 
       (.I0(tmp_13_reg_1596[22]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[22] ),
        .O(\p_Val2_11_s_reg_1623[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[23]_i_4 
       (.I0(tmp_13_reg_1596[21]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[21] ),
        .O(\p_Val2_11_s_reg_1623[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[23]_i_5 
       (.I0(tmp_13_reg_1596[20]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[20] ),
        .O(\p_Val2_11_s_reg_1623[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[27]_i_2 
       (.I0(tmp_13_reg_1596[27]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[27] ),
        .O(\p_Val2_11_s_reg_1623[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[27]_i_3 
       (.I0(tmp_13_reg_1596[26]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[26] ),
        .O(\p_Val2_11_s_reg_1623[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[27]_i_4 
       (.I0(tmp_13_reg_1596[25]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[25] ),
        .O(\p_Val2_11_s_reg_1623[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[27]_i_5 
       (.I0(tmp_13_reg_1596[24]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[24] ),
        .O(\p_Val2_11_s_reg_1623[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[31]_i_2 
       (.I0(tmp_13_reg_1596[31]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[31] ),
        .O(\p_Val2_11_s_reg_1623[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[31]_i_3 
       (.I0(tmp_13_reg_1596[30]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[30] ),
        .O(\p_Val2_11_s_reg_1623[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[31]_i_4 
       (.I0(tmp_13_reg_1596[29]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[29] ),
        .O(\p_Val2_11_s_reg_1623[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \p_Val2_11_s_reg_1623[31]_i_5 
       (.I0(tmp_13_reg_1596[28]),
        .I1(\p_shl_cast_reg_1555_reg_n_0_[28] ),
        .O(\p_Val2_11_s_reg_1623[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[3]_i_2 
       (.I0(tmp_13_reg_1596[3]),
        .O(\p_Val2_11_s_reg_1623[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[3]_i_3 
       (.I0(tmp_13_reg_1596[2]),
        .O(\p_Val2_11_s_reg_1623[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[3]_i_4 
       (.I0(tmp_13_reg_1596[1]),
        .O(\p_Val2_11_s_reg_1623[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[3]_i_5 
       (.I0(tmp_13_reg_1596[0]),
        .O(\p_Val2_11_s_reg_1623[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[7]_i_2 
       (.I0(tmp_13_reg_1596[7]),
        .O(\p_Val2_11_s_reg_1623[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[7]_i_3 
       (.I0(tmp_13_reg_1596[6]),
        .O(\p_Val2_11_s_reg_1623[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[7]_i_4 
       (.I0(tmp_13_reg_1596[5]),
        .O(\p_Val2_11_s_reg_1623[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_11_s_reg_1623[7]_i_5 
       (.I0(tmp_13_reg_1596[4]),
        .O(\p_Val2_11_s_reg_1623[7]_i_5_n_0 ));
  FDRE \p_Val2_11_s_reg_1623_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[0]),
        .Q(tmp_48_fu_609_p3[15]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[10]),
        .Q(tmp_48_fu_609_p3[25]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[11]),
        .Q(tmp_48_fu_609_p3[26]),
        .R(1'b0));
  CARRY4 \p_Val2_11_s_reg_1623_reg[11]_i_1 
       (.CI(\p_Val2_11_s_reg_1623_reg[7]_i_1_n_0 ),
        .CO({\p_Val2_11_s_reg_1623_reg[11]_i_1_n_0 ,\p_Val2_11_s_reg_1623_reg[11]_i_1_n_1 ,\p_Val2_11_s_reg_1623_reg[11]_i_1_n_2 ,\p_Val2_11_s_reg_1623_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_13_reg_1596[11:8]),
        .O(p_Val2_11_s_fu_567_p2[11:8]),
        .S({\p_Val2_11_s_reg_1623[11]_i_2_n_0 ,\p_Val2_11_s_reg_1623[11]_i_3_n_0 ,\p_Val2_11_s_reg_1623[11]_i_4_n_0 ,\p_Val2_11_s_reg_1623[11]_i_5_n_0 }));
  FDRE \p_Val2_11_s_reg_1623_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[12]),
        .Q(tmp_48_fu_609_p3[27]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[13]),
        .Q(tmp_48_fu_609_p3[28]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[14]),
        .Q(tmp_48_fu_609_p3[29]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[15]),
        .Q(tmp_48_fu_609_p3[30]),
        .R(1'b0));
  CARRY4 \p_Val2_11_s_reg_1623_reg[15]_i_1 
       (.CI(\p_Val2_11_s_reg_1623_reg[11]_i_1_n_0 ),
        .CO({\p_Val2_11_s_reg_1623_reg[15]_i_1_n_0 ,\p_Val2_11_s_reg_1623_reg[15]_i_1_n_1 ,\p_Val2_11_s_reg_1623_reg[15]_i_1_n_2 ,\p_Val2_11_s_reg_1623_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_13_reg_1596[15:12]),
        .O(p_Val2_11_s_fu_567_p2[15:12]),
        .S({\p_Val2_11_s_reg_1623[15]_i_2_n_0 ,\p_Val2_11_s_reg_1623[15]_i_3_n_0 ,\p_Val2_11_s_reg_1623[15]_i_4_n_0 ,\p_Val2_11_s_reg_1623[15]_i_5_n_0 }));
  FDRE \p_Val2_11_s_reg_1623_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[16]),
        .Q(tmp_48_fu_609_p3[31]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[17]),
        .Q(tmp_48_fu_609_p3[32]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[18]),
        .Q(tmp_48_fu_609_p3[33]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[19]),
        .Q(tmp_48_fu_609_p3[34]),
        .R(1'b0));
  CARRY4 \p_Val2_11_s_reg_1623_reg[19]_i_1 
       (.CI(\p_Val2_11_s_reg_1623_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_11_s_reg_1623_reg[19]_i_1_n_0 ,\p_Val2_11_s_reg_1623_reg[19]_i_1_n_1 ,\p_Val2_11_s_reg_1623_reg[19]_i_1_n_2 ,\p_Val2_11_s_reg_1623_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_13_reg_1596[19:16]),
        .O(p_Val2_11_s_fu_567_p2[19:16]),
        .S({\p_Val2_11_s_reg_1623[19]_i_2_n_0 ,\p_Val2_11_s_reg_1623[19]_i_3_n_0 ,\p_Val2_11_s_reg_1623[19]_i_4_n_0 ,\p_Val2_11_s_reg_1623[19]_i_5_n_0 }));
  FDRE \p_Val2_11_s_reg_1623_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[1]),
        .Q(tmp_48_fu_609_p3[16]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[20]),
        .Q(tmp_48_fu_609_p3[35]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[21]),
        .Q(tmp_48_fu_609_p3[36]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[22]),
        .Q(tmp_48_fu_609_p3[37]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[23]),
        .Q(tmp_48_fu_609_p3[38]),
        .R(1'b0));
  CARRY4 \p_Val2_11_s_reg_1623_reg[23]_i_1 
       (.CI(\p_Val2_11_s_reg_1623_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_11_s_reg_1623_reg[23]_i_1_n_0 ,\p_Val2_11_s_reg_1623_reg[23]_i_1_n_1 ,\p_Val2_11_s_reg_1623_reg[23]_i_1_n_2 ,\p_Val2_11_s_reg_1623_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_13_reg_1596[23:20]),
        .O(p_Val2_11_s_fu_567_p2[23:20]),
        .S({\p_Val2_11_s_reg_1623[23]_i_2_n_0 ,\p_Val2_11_s_reg_1623[23]_i_3_n_0 ,\p_Val2_11_s_reg_1623[23]_i_4_n_0 ,\p_Val2_11_s_reg_1623[23]_i_5_n_0 }));
  FDRE \p_Val2_11_s_reg_1623_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[24]),
        .Q(tmp_48_fu_609_p3[39]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[25]),
        .Q(tmp_48_fu_609_p3[40]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[26]),
        .Q(tmp_48_fu_609_p3[41]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[27]),
        .Q(tmp_48_fu_609_p3[42]),
        .R(1'b0));
  CARRY4 \p_Val2_11_s_reg_1623_reg[27]_i_1 
       (.CI(\p_Val2_11_s_reg_1623_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_11_s_reg_1623_reg[27]_i_1_n_0 ,\p_Val2_11_s_reg_1623_reg[27]_i_1_n_1 ,\p_Val2_11_s_reg_1623_reg[27]_i_1_n_2 ,\p_Val2_11_s_reg_1623_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_13_reg_1596[27:24]),
        .O(p_Val2_11_s_fu_567_p2[27:24]),
        .S({\p_Val2_11_s_reg_1623[27]_i_2_n_0 ,\p_Val2_11_s_reg_1623[27]_i_3_n_0 ,\p_Val2_11_s_reg_1623[27]_i_4_n_0 ,\p_Val2_11_s_reg_1623[27]_i_5_n_0 }));
  FDRE \p_Val2_11_s_reg_1623_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[28]),
        .Q(tmp_48_fu_609_p3[43]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[29]),
        .Q(tmp_48_fu_609_p3[44]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[2]),
        .Q(tmp_48_fu_609_p3[17]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[30]),
        .Q(tmp_48_fu_609_p3[45]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[31]),
        .Q(tmp_48_fu_609_p3[46]),
        .R(1'b0));
  CARRY4 \p_Val2_11_s_reg_1623_reg[31]_i_1 
       (.CI(\p_Val2_11_s_reg_1623_reg[27]_i_1_n_0 ),
        .CO({\p_Val2_11_s_reg_1623_reg[31]_i_1_n_0 ,\p_Val2_11_s_reg_1623_reg[31]_i_1_n_1 ,\p_Val2_11_s_reg_1623_reg[31]_i_1_n_2 ,\p_Val2_11_s_reg_1623_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_13_reg_1596[31:28]),
        .O(p_Val2_11_s_fu_567_p2[31:28]),
        .S({\p_Val2_11_s_reg_1623[31]_i_2_n_0 ,\p_Val2_11_s_reg_1623[31]_i_3_n_0 ,\p_Val2_11_s_reg_1623[31]_i_4_n_0 ,\p_Val2_11_s_reg_1623[31]_i_5_n_0 }));
  FDRE \p_Val2_11_s_reg_1623_reg[32] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[32]),
        .Q(tmp_48_fu_609_p3[47]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[3]),
        .Q(tmp_48_fu_609_p3[18]),
        .R(1'b0));
  CARRY4 \p_Val2_11_s_reg_1623_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_11_s_reg_1623_reg[3]_i_1_n_0 ,\p_Val2_11_s_reg_1623_reg[3]_i_1_n_1 ,\p_Val2_11_s_reg_1623_reg[3]_i_1_n_2 ,\p_Val2_11_s_reg_1623_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(tmp_13_reg_1596[3:0]),
        .O(p_Val2_11_s_fu_567_p2[3:0]),
        .S({\p_Val2_11_s_reg_1623[3]_i_2_n_0 ,\p_Val2_11_s_reg_1623[3]_i_3_n_0 ,\p_Val2_11_s_reg_1623[3]_i_4_n_0 ,\p_Val2_11_s_reg_1623[3]_i_5_n_0 }));
  FDRE \p_Val2_11_s_reg_1623_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[4]),
        .Q(tmp_48_fu_609_p3[19]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[5]),
        .Q(tmp_48_fu_609_p3[20]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[6]),
        .Q(tmp_48_fu_609_p3[21]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[7]),
        .Q(tmp_48_fu_609_p3[22]),
        .R(1'b0));
  CARRY4 \p_Val2_11_s_reg_1623_reg[7]_i_1 
       (.CI(\p_Val2_11_s_reg_1623_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_11_s_reg_1623_reg[7]_i_1_n_0 ,\p_Val2_11_s_reg_1623_reg[7]_i_1_n_1 ,\p_Val2_11_s_reg_1623_reg[7]_i_1_n_2 ,\p_Val2_11_s_reg_1623_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_13_reg_1596[7:4]),
        .O(p_Val2_11_s_fu_567_p2[7:4]),
        .S({\p_Val2_11_s_reg_1623[7]_i_2_n_0 ,\p_Val2_11_s_reg_1623[7]_i_3_n_0 ,\p_Val2_11_s_reg_1623[7]_i_4_n_0 ,\p_Val2_11_s_reg_1623[7]_i_5_n_0 }));
  FDRE \p_Val2_11_s_reg_1623_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[8]),
        .Q(tmp_48_fu_609_p3[23]),
        .R(1'b0));
  FDRE \p_Val2_11_s_reg_1623_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[9]),
        .Q(tmp_48_fu_609_p3[24]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[15]_i_2 
       (.I0(tmp_21_fu_809_p3[17]),
        .I1(tmp_68_reg_1742[17]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[17]),
        .O(\p_Val2_14_1_reg_1781[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[15]_i_3 
       (.I0(tmp_21_fu_809_p3[16]),
        .I1(tmp_68_reg_1742[16]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[16]),
        .O(\p_Val2_14_1_reg_1781[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[15]_i_4 
       (.I0(tmp_21_fu_809_p3[15]),
        .I1(tmp_68_reg_1742[15]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[15]),
        .O(\p_Val2_14_1_reg_1781[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \p_Val2_14_1_reg_1781[15]_i_5 
       (.I0(neg_ti2_reg_1747[14]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_68_reg_1742[14]),
        .O(tmp_248_1_cast_fu_829_p1[14]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[18]_i_2 
       (.I0(tmp_21_fu_809_p3[21]),
        .I1(tmp_68_reg_1742[21]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[21]),
        .O(\p_Val2_14_1_reg_1781[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[18]_i_3 
       (.I0(tmp_21_fu_809_p3[20]),
        .I1(tmp_68_reg_1742[20]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[20]),
        .O(\p_Val2_14_1_reg_1781[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[18]_i_4 
       (.I0(tmp_21_fu_809_p3[19]),
        .I1(tmp_68_reg_1742[19]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[19]),
        .O(\p_Val2_14_1_reg_1781[18]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[18]_i_5 
       (.I0(tmp_21_fu_809_p3[18]),
        .I1(tmp_68_reg_1742[18]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[18]),
        .O(\p_Val2_14_1_reg_1781[18]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[22]_i_2 
       (.I0(tmp_21_fu_809_p3[25]),
        .I1(tmp_68_reg_1742[25]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[25]),
        .O(\p_Val2_14_1_reg_1781[22]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[22]_i_3 
       (.I0(tmp_21_fu_809_p3[24]),
        .I1(tmp_68_reg_1742[24]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[24]),
        .O(\p_Val2_14_1_reg_1781[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[22]_i_4 
       (.I0(tmp_21_fu_809_p3[23]),
        .I1(tmp_68_reg_1742[23]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[23]),
        .O(\p_Val2_14_1_reg_1781[22]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[22]_i_5 
       (.I0(tmp_21_fu_809_p3[22]),
        .I1(tmp_68_reg_1742[22]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[22]),
        .O(\p_Val2_14_1_reg_1781[22]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[26]_i_2 
       (.I0(tmp_21_fu_809_p3[29]),
        .I1(tmp_68_reg_1742[29]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[29]),
        .O(\p_Val2_14_1_reg_1781[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[26]_i_3 
       (.I0(tmp_21_fu_809_p3[28]),
        .I1(tmp_68_reg_1742[28]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[28]),
        .O(\p_Val2_14_1_reg_1781[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[26]_i_4 
       (.I0(tmp_21_fu_809_p3[27]),
        .I1(tmp_68_reg_1742[27]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[27]),
        .O(\p_Val2_14_1_reg_1781[26]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_1_reg_1781[26]_i_5 
       (.I0(tmp_21_fu_809_p3[26]),
        .I1(tmp_68_reg_1742[26]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[26]),
        .O(\p_Val2_14_1_reg_1781[26]_i_5_n_0 ));
  FDRE \p_Val2_14_1_reg_1781_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[15]_i_1_n_6 ),
        .Q(tmp_24_fu_1022_p4[0]),
        .R(1'b0));
  CARRY4 \p_Val2_14_1_reg_1781_reg[15]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_14_1_reg_1781_reg[15]_i_1_n_0 ,\p_Val2_14_1_reg_1781_reg[15]_i_1_n_1 ,\p_Val2_14_1_reg_1781_reg[15]_i_1_n_2 ,\p_Val2_14_1_reg_1781_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_21_fu_809_p3[17:15],1'b0}),
        .O({\p_Val2_14_1_reg_1781_reg[15]_i_1_n_4 ,\p_Val2_14_1_reg_1781_reg[15]_i_1_n_5 ,\p_Val2_14_1_reg_1781_reg[15]_i_1_n_6 ,\NLW_p_Val2_14_1_reg_1781_reg[15]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_14_1_reg_1781[15]_i_2_n_0 ,\p_Val2_14_1_reg_1781[15]_i_3_n_0 ,\p_Val2_14_1_reg_1781[15]_i_4_n_0 ,tmp_248_1_cast_fu_829_p1[14]}));
  FDRE \p_Val2_14_1_reg_1781_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[15]_i_1_n_5 ),
        .Q(tmp_24_fu_1022_p4[1]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[15]_i_1_n_4 ),
        .Q(tmp_24_fu_1022_p4[2]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[18]_i_1_n_7 ),
        .Q(tmp_24_fu_1022_p4[3]),
        .R(1'b0));
  CARRY4 \p_Val2_14_1_reg_1781_reg[18]_i_1 
       (.CI(\p_Val2_14_1_reg_1781_reg[15]_i_1_n_0 ),
        .CO({\p_Val2_14_1_reg_1781_reg[18]_i_1_n_0 ,\p_Val2_14_1_reg_1781_reg[18]_i_1_n_1 ,\p_Val2_14_1_reg_1781_reg[18]_i_1_n_2 ,\p_Val2_14_1_reg_1781_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_fu_809_p3[21:18]),
        .O({\p_Val2_14_1_reg_1781_reg[18]_i_1_n_4 ,\p_Val2_14_1_reg_1781_reg[18]_i_1_n_5 ,\p_Val2_14_1_reg_1781_reg[18]_i_1_n_6 ,\p_Val2_14_1_reg_1781_reg[18]_i_1_n_7 }),
        .S({\p_Val2_14_1_reg_1781[18]_i_2_n_0 ,\p_Val2_14_1_reg_1781[18]_i_3_n_0 ,\p_Val2_14_1_reg_1781[18]_i_4_n_0 ,\p_Val2_14_1_reg_1781[18]_i_5_n_0 }));
  FDRE \p_Val2_14_1_reg_1781_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[18]_i_1_n_6 ),
        .Q(tmp_24_fu_1022_p4[4]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[18]_i_1_n_5 ),
        .Q(tmp_24_fu_1022_p4[5]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[18]_i_1_n_4 ),
        .Q(tmp_24_fu_1022_p4[6]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[22]_i_1_n_7 ),
        .Q(tmp_24_fu_1022_p4[7]),
        .R(1'b0));
  CARRY4 \p_Val2_14_1_reg_1781_reg[22]_i_1 
       (.CI(\p_Val2_14_1_reg_1781_reg[18]_i_1_n_0 ),
        .CO({\p_Val2_14_1_reg_1781_reg[22]_i_1_n_0 ,\p_Val2_14_1_reg_1781_reg[22]_i_1_n_1 ,\p_Val2_14_1_reg_1781_reg[22]_i_1_n_2 ,\p_Val2_14_1_reg_1781_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_fu_809_p3[25:22]),
        .O({\p_Val2_14_1_reg_1781_reg[22]_i_1_n_4 ,\p_Val2_14_1_reg_1781_reg[22]_i_1_n_5 ,\p_Val2_14_1_reg_1781_reg[22]_i_1_n_6 ,\p_Val2_14_1_reg_1781_reg[22]_i_1_n_7 }),
        .S({\p_Val2_14_1_reg_1781[22]_i_2_n_0 ,\p_Val2_14_1_reg_1781[22]_i_3_n_0 ,\p_Val2_14_1_reg_1781[22]_i_4_n_0 ,\p_Val2_14_1_reg_1781[22]_i_5_n_0 }));
  FDRE \p_Val2_14_1_reg_1781_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[22]_i_1_n_6 ),
        .Q(tmp_24_fu_1022_p4[8]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[22]_i_1_n_5 ),
        .Q(tmp_24_fu_1022_p4[9]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[22]_i_1_n_4 ),
        .Q(tmp_24_fu_1022_p4[10]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[26]_i_1_n_7 ),
        .Q(tmp_24_fu_1022_p4[11]),
        .R(1'b0));
  CARRY4 \p_Val2_14_1_reg_1781_reg[26]_i_1 
       (.CI(\p_Val2_14_1_reg_1781_reg[22]_i_1_n_0 ),
        .CO({\p_Val2_14_1_reg_1781_reg[26]_i_1_n_0 ,\p_Val2_14_1_reg_1781_reg[26]_i_1_n_1 ,\p_Val2_14_1_reg_1781_reg[26]_i_1_n_2 ,\p_Val2_14_1_reg_1781_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_fu_809_p3[29:26]),
        .O({\p_Val2_14_1_reg_1781_reg[26]_i_1_n_4 ,\p_Val2_14_1_reg_1781_reg[26]_i_1_n_5 ,\p_Val2_14_1_reg_1781_reg[26]_i_1_n_6 ,\p_Val2_14_1_reg_1781_reg[26]_i_1_n_7 }),
        .S({\p_Val2_14_1_reg_1781[26]_i_2_n_0 ,\p_Val2_14_1_reg_1781[26]_i_3_n_0 ,\p_Val2_14_1_reg_1781[26]_i_4_n_0 ,\p_Val2_14_1_reg_1781[26]_i_5_n_0 }));
  FDRE \p_Val2_14_1_reg_1781_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[26]_i_1_n_6 ),
        .Q(tmp_24_fu_1022_p4[12]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[26]_i_1_n_5 ),
        .Q(tmp_24_fu_1022_p4[13]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[29] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_14_1_reg_1781_reg[26]_i_1_n_4 ),
        .Q(tmp_24_fu_1022_p4[14]),
        .R(1'b0));
  FDRE \p_Val2_14_1_reg_1781_reg[30] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\tmp_70_reg_1791_reg[0]_i_1_n_7 ),
        .Q(tmp_24_fu_1022_p4[15]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[15]_i_1 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_76_reg_1884[15]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[15]),
        .O(\p_Val2_14_2_reg_1909[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[16]_i_2 
       (.I0(tmp_21_cast_reg_1772[18]),
        .I1(tmp_76_reg_1884[18]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[18]),
        .O(\p_Val2_14_2_reg_1909[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[16]_i_3 
       (.I0(tmp_21_cast_reg_1772[17]),
        .I1(tmp_76_reg_1884[17]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[17]),
        .O(\p_Val2_14_2_reg_1909[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[16]_i_4 
       (.I0(tmp_21_cast_reg_1772[16]),
        .I1(tmp_76_reg_1884[16]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[16]),
        .O(\p_Val2_14_2_reg_1909[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[16]_i_5 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_76_reg_1884[15]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[15]),
        .O(\p_Val2_14_2_reg_1909[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[19]_i_2 
       (.I0(tmp_21_cast_reg_1772[22]),
        .I1(tmp_76_reg_1884[22]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[22]),
        .O(\p_Val2_14_2_reg_1909[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[19]_i_3 
       (.I0(tmp_21_cast_reg_1772[21]),
        .I1(tmp_76_reg_1884[21]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[21]),
        .O(\p_Val2_14_2_reg_1909[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[19]_i_4 
       (.I0(tmp_21_cast_reg_1772[20]),
        .I1(tmp_76_reg_1884[20]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[20]),
        .O(\p_Val2_14_2_reg_1909[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[19]_i_5 
       (.I0(tmp_21_cast_reg_1772[19]),
        .I1(tmp_76_reg_1884[19]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[19]),
        .O(\p_Val2_14_2_reg_1909[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[23]_i_2 
       (.I0(tmp_21_cast_reg_1772[26]),
        .I1(tmp_76_reg_1884[26]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[26]),
        .O(\p_Val2_14_2_reg_1909[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[23]_i_3 
       (.I0(tmp_21_cast_reg_1772[25]),
        .I1(tmp_76_reg_1884[25]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[25]),
        .O(\p_Val2_14_2_reg_1909[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[23]_i_4 
       (.I0(tmp_21_cast_reg_1772[24]),
        .I1(tmp_76_reg_1884[24]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[24]),
        .O(\p_Val2_14_2_reg_1909[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[23]_i_5 
       (.I0(tmp_21_cast_reg_1772[23]),
        .I1(tmp_76_reg_1884[23]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[23]),
        .O(\p_Val2_14_2_reg_1909[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[27]_i_2 
       (.I0(tmp_21_cast_reg_1772[30]),
        .I1(tmp_76_reg_1884[30]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[30]),
        .O(\p_Val2_14_2_reg_1909[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[27]_i_3 
       (.I0(tmp_21_cast_reg_1772[29]),
        .I1(tmp_76_reg_1884[29]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[29]),
        .O(\p_Val2_14_2_reg_1909[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[27]_i_4 
       (.I0(tmp_21_cast_reg_1772[28]),
        .I1(tmp_76_reg_1884[28]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[28]),
        .O(\p_Val2_14_2_reg_1909[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_2_reg_1909[27]_i_5 
       (.I0(tmp_21_cast_reg_1772[27]),
        .I1(tmp_76_reg_1884[27]),
        .I2(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I3(neg_ti3_reg_1889[27]),
        .O(\p_Val2_14_2_reg_1909[27]_i_5_n_0 ));
  FDRE \p_Val2_14_2_reg_1909_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909[15]_i_1_n_0 ),
        .Q(tmp_30_fu_1285_p4[0]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[16]_i_1_n_6 ),
        .Q(tmp_30_fu_1285_p4[1]),
        .R(1'b0));
  CARRY4 \p_Val2_14_2_reg_1909_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_14_2_reg_1909_reg[16]_i_1_n_0 ,\p_Val2_14_2_reg_1909_reg[16]_i_1_n_1 ,\p_Val2_14_2_reg_1909_reg[16]_i_1_n_2 ,\p_Val2_14_2_reg_1909_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[18:15]),
        .O({\p_Val2_14_2_reg_1909_reg[16]_i_1_n_4 ,\p_Val2_14_2_reg_1909_reg[16]_i_1_n_5 ,\p_Val2_14_2_reg_1909_reg[16]_i_1_n_6 ,\NLW_p_Val2_14_2_reg_1909_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_14_2_reg_1909[16]_i_2_n_0 ,\p_Val2_14_2_reg_1909[16]_i_3_n_0 ,\p_Val2_14_2_reg_1909[16]_i_4_n_0 ,\p_Val2_14_2_reg_1909[16]_i_5_n_0 }));
  FDRE \p_Val2_14_2_reg_1909_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[16]_i_1_n_5 ),
        .Q(tmp_30_fu_1285_p4[2]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[16]_i_1_n_4 ),
        .Q(tmp_30_fu_1285_p4[3]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[19]_i_1_n_7 ),
        .Q(tmp_30_fu_1285_p4[4]),
        .R(1'b0));
  CARRY4 \p_Val2_14_2_reg_1909_reg[19]_i_1 
       (.CI(\p_Val2_14_2_reg_1909_reg[16]_i_1_n_0 ),
        .CO({\p_Val2_14_2_reg_1909_reg[19]_i_1_n_0 ,\p_Val2_14_2_reg_1909_reg[19]_i_1_n_1 ,\p_Val2_14_2_reg_1909_reg[19]_i_1_n_2 ,\p_Val2_14_2_reg_1909_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[22:19]),
        .O({\p_Val2_14_2_reg_1909_reg[19]_i_1_n_4 ,\p_Val2_14_2_reg_1909_reg[19]_i_1_n_5 ,\p_Val2_14_2_reg_1909_reg[19]_i_1_n_6 ,\p_Val2_14_2_reg_1909_reg[19]_i_1_n_7 }),
        .S({\p_Val2_14_2_reg_1909[19]_i_2_n_0 ,\p_Val2_14_2_reg_1909[19]_i_3_n_0 ,\p_Val2_14_2_reg_1909[19]_i_4_n_0 ,\p_Val2_14_2_reg_1909[19]_i_5_n_0 }));
  FDRE \p_Val2_14_2_reg_1909_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[19]_i_1_n_6 ),
        .Q(tmp_30_fu_1285_p4[5]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[19]_i_1_n_5 ),
        .Q(tmp_30_fu_1285_p4[6]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[19]_i_1_n_4 ),
        .Q(tmp_30_fu_1285_p4[7]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[23]_i_1_n_7 ),
        .Q(tmp_30_fu_1285_p4[8]),
        .R(1'b0));
  CARRY4 \p_Val2_14_2_reg_1909_reg[23]_i_1 
       (.CI(\p_Val2_14_2_reg_1909_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_14_2_reg_1909_reg[23]_i_1_n_0 ,\p_Val2_14_2_reg_1909_reg[23]_i_1_n_1 ,\p_Val2_14_2_reg_1909_reg[23]_i_1_n_2 ,\p_Val2_14_2_reg_1909_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[26:23]),
        .O({\p_Val2_14_2_reg_1909_reg[23]_i_1_n_4 ,\p_Val2_14_2_reg_1909_reg[23]_i_1_n_5 ,\p_Val2_14_2_reg_1909_reg[23]_i_1_n_6 ,\p_Val2_14_2_reg_1909_reg[23]_i_1_n_7 }),
        .S({\p_Val2_14_2_reg_1909[23]_i_2_n_0 ,\p_Val2_14_2_reg_1909[23]_i_3_n_0 ,\p_Val2_14_2_reg_1909[23]_i_4_n_0 ,\p_Val2_14_2_reg_1909[23]_i_5_n_0 }));
  FDRE \p_Val2_14_2_reg_1909_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[23]_i_1_n_6 ),
        .Q(tmp_30_fu_1285_p4[9]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[23]_i_1_n_5 ),
        .Q(tmp_30_fu_1285_p4[10]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[23]_i_1_n_4 ),
        .Q(tmp_30_fu_1285_p4[11]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[27]_i_1_n_7 ),
        .Q(tmp_30_fu_1285_p4[12]),
        .R(1'b0));
  CARRY4 \p_Val2_14_2_reg_1909_reg[27]_i_1 
       (.CI(\p_Val2_14_2_reg_1909_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_14_2_reg_1909_reg[27]_i_1_n_0 ,\p_Val2_14_2_reg_1909_reg[27]_i_1_n_1 ,\p_Val2_14_2_reg_1909_reg[27]_i_1_n_2 ,\p_Val2_14_2_reg_1909_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[30:27]),
        .O({\p_Val2_14_2_reg_1909_reg[27]_i_1_n_4 ,\p_Val2_14_2_reg_1909_reg[27]_i_1_n_5 ,\p_Val2_14_2_reg_1909_reg[27]_i_1_n_6 ,\p_Val2_14_2_reg_1909_reg[27]_i_1_n_7 }),
        .S({\p_Val2_14_2_reg_1909[27]_i_2_n_0 ,\p_Val2_14_2_reg_1909[27]_i_3_n_0 ,\p_Val2_14_2_reg_1909[27]_i_4_n_0 ,\p_Val2_14_2_reg_1909[27]_i_5_n_0 }));
  FDRE \p_Val2_14_2_reg_1909_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[27]_i_1_n_6 ),
        .Q(tmp_30_fu_1285_p4[13]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[27]_i_1_n_5 ),
        .Q(tmp_30_fu_1285_p4[14]),
        .R(1'b0));
  FDRE \p_Val2_14_2_reg_1909_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\p_Val2_14_2_reg_1909_reg[27]_i_1_n_4 ),
        .Q(tmp_30_fu_1285_p4[15]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[15]_i_1 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_82_reg_1925[15]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[15]),
        .O(\p_Val2_14_3_reg_1955[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[16]_i_2 
       (.I0(tmp_21_cast_reg_1772[18]),
        .I1(tmp_82_reg_1925[18]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[18]),
        .O(\p_Val2_14_3_reg_1955[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[16]_i_3 
       (.I0(tmp_21_cast_reg_1772[17]),
        .I1(tmp_82_reg_1925[17]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[17]),
        .O(\p_Val2_14_3_reg_1955[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[16]_i_4 
       (.I0(tmp_21_cast_reg_1772[16]),
        .I1(tmp_82_reg_1925[16]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[16]),
        .O(\p_Val2_14_3_reg_1955[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[16]_i_5 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_82_reg_1925[15]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[15]),
        .O(\p_Val2_14_3_reg_1955[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[19]_i_2 
       (.I0(tmp_21_cast_reg_1772[22]),
        .I1(tmp_82_reg_1925[22]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[22]),
        .O(\p_Val2_14_3_reg_1955[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[19]_i_3 
       (.I0(tmp_21_cast_reg_1772[21]),
        .I1(tmp_82_reg_1925[21]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[21]),
        .O(\p_Val2_14_3_reg_1955[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[19]_i_4 
       (.I0(tmp_21_cast_reg_1772[20]),
        .I1(tmp_82_reg_1925[20]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[20]),
        .O(\p_Val2_14_3_reg_1955[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[19]_i_5 
       (.I0(tmp_21_cast_reg_1772[19]),
        .I1(tmp_82_reg_1925[19]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[19]),
        .O(\p_Val2_14_3_reg_1955[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[23]_i_2 
       (.I0(tmp_21_cast_reg_1772[26]),
        .I1(tmp_82_reg_1925[26]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[26]),
        .O(\p_Val2_14_3_reg_1955[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[23]_i_3 
       (.I0(tmp_21_cast_reg_1772[25]),
        .I1(tmp_82_reg_1925[25]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[25]),
        .O(\p_Val2_14_3_reg_1955[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[23]_i_4 
       (.I0(tmp_21_cast_reg_1772[24]),
        .I1(tmp_82_reg_1925[24]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[24]),
        .O(\p_Val2_14_3_reg_1955[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[23]_i_5 
       (.I0(tmp_21_cast_reg_1772[23]),
        .I1(tmp_82_reg_1925[23]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[23]),
        .O(\p_Val2_14_3_reg_1955[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[27]_i_2 
       (.I0(tmp_21_cast_reg_1772[30]),
        .I1(tmp_82_reg_1925[30]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[30]),
        .O(\p_Val2_14_3_reg_1955[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[27]_i_3 
       (.I0(tmp_21_cast_reg_1772[29]),
        .I1(tmp_82_reg_1925[29]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[29]),
        .O(\p_Val2_14_3_reg_1955[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[27]_i_4 
       (.I0(tmp_21_cast_reg_1772[28]),
        .I1(tmp_82_reg_1925[28]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[28]),
        .O(\p_Val2_14_3_reg_1955[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_3_reg_1955[27]_i_5 
       (.I0(tmp_21_cast_reg_1772[27]),
        .I1(tmp_82_reg_1925[27]),
        .I2(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I3(neg_ti4_reg_1930[27]),
        .O(\p_Val2_14_3_reg_1955[27]_i_5_n_0 ));
  FDRE \p_Val2_14_3_reg_1955_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955[15]_i_1_n_0 ),
        .Q(tmp_33_fu_1354_p4[0]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[16]_i_1_n_6 ),
        .Q(tmp_33_fu_1354_p4[1]),
        .R(1'b0));
  CARRY4 \p_Val2_14_3_reg_1955_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_14_3_reg_1955_reg[16]_i_1_n_0 ,\p_Val2_14_3_reg_1955_reg[16]_i_1_n_1 ,\p_Val2_14_3_reg_1955_reg[16]_i_1_n_2 ,\p_Val2_14_3_reg_1955_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[18:15]),
        .O({\p_Val2_14_3_reg_1955_reg[16]_i_1_n_4 ,\p_Val2_14_3_reg_1955_reg[16]_i_1_n_5 ,\p_Val2_14_3_reg_1955_reg[16]_i_1_n_6 ,\NLW_p_Val2_14_3_reg_1955_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_14_3_reg_1955[16]_i_2_n_0 ,\p_Val2_14_3_reg_1955[16]_i_3_n_0 ,\p_Val2_14_3_reg_1955[16]_i_4_n_0 ,\p_Val2_14_3_reg_1955[16]_i_5_n_0 }));
  FDRE \p_Val2_14_3_reg_1955_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[16]_i_1_n_5 ),
        .Q(tmp_33_fu_1354_p4[2]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[16]_i_1_n_4 ),
        .Q(tmp_33_fu_1354_p4[3]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[19]_i_1_n_7 ),
        .Q(tmp_33_fu_1354_p4[4]),
        .R(1'b0));
  CARRY4 \p_Val2_14_3_reg_1955_reg[19]_i_1 
       (.CI(\p_Val2_14_3_reg_1955_reg[16]_i_1_n_0 ),
        .CO({\p_Val2_14_3_reg_1955_reg[19]_i_1_n_0 ,\p_Val2_14_3_reg_1955_reg[19]_i_1_n_1 ,\p_Val2_14_3_reg_1955_reg[19]_i_1_n_2 ,\p_Val2_14_3_reg_1955_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[22:19]),
        .O({\p_Val2_14_3_reg_1955_reg[19]_i_1_n_4 ,\p_Val2_14_3_reg_1955_reg[19]_i_1_n_5 ,\p_Val2_14_3_reg_1955_reg[19]_i_1_n_6 ,\p_Val2_14_3_reg_1955_reg[19]_i_1_n_7 }),
        .S({\p_Val2_14_3_reg_1955[19]_i_2_n_0 ,\p_Val2_14_3_reg_1955[19]_i_3_n_0 ,\p_Val2_14_3_reg_1955[19]_i_4_n_0 ,\p_Val2_14_3_reg_1955[19]_i_5_n_0 }));
  FDRE \p_Val2_14_3_reg_1955_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[19]_i_1_n_6 ),
        .Q(tmp_33_fu_1354_p4[5]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[19]_i_1_n_5 ),
        .Q(tmp_33_fu_1354_p4[6]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[19]_i_1_n_4 ),
        .Q(tmp_33_fu_1354_p4[7]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[23]_i_1_n_7 ),
        .Q(tmp_33_fu_1354_p4[8]),
        .R(1'b0));
  CARRY4 \p_Val2_14_3_reg_1955_reg[23]_i_1 
       (.CI(\p_Val2_14_3_reg_1955_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_14_3_reg_1955_reg[23]_i_1_n_0 ,\p_Val2_14_3_reg_1955_reg[23]_i_1_n_1 ,\p_Val2_14_3_reg_1955_reg[23]_i_1_n_2 ,\p_Val2_14_3_reg_1955_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[26:23]),
        .O({\p_Val2_14_3_reg_1955_reg[23]_i_1_n_4 ,\p_Val2_14_3_reg_1955_reg[23]_i_1_n_5 ,\p_Val2_14_3_reg_1955_reg[23]_i_1_n_6 ,\p_Val2_14_3_reg_1955_reg[23]_i_1_n_7 }),
        .S({\p_Val2_14_3_reg_1955[23]_i_2_n_0 ,\p_Val2_14_3_reg_1955[23]_i_3_n_0 ,\p_Val2_14_3_reg_1955[23]_i_4_n_0 ,\p_Val2_14_3_reg_1955[23]_i_5_n_0 }));
  FDRE \p_Val2_14_3_reg_1955_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[23]_i_1_n_6 ),
        .Q(tmp_33_fu_1354_p4[9]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[23]_i_1_n_5 ),
        .Q(tmp_33_fu_1354_p4[10]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[23]_i_1_n_4 ),
        .Q(tmp_33_fu_1354_p4[11]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[27]_i_1_n_7 ),
        .Q(tmp_33_fu_1354_p4[12]),
        .R(1'b0));
  CARRY4 \p_Val2_14_3_reg_1955_reg[27]_i_1 
       (.CI(\p_Val2_14_3_reg_1955_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_14_3_reg_1955_reg[27]_i_1_n_0 ,\p_Val2_14_3_reg_1955_reg[27]_i_1_n_1 ,\p_Val2_14_3_reg_1955_reg[27]_i_1_n_2 ,\p_Val2_14_3_reg_1955_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[30:27]),
        .O({\p_Val2_14_3_reg_1955_reg[27]_i_1_n_4 ,\p_Val2_14_3_reg_1955_reg[27]_i_1_n_5 ,\p_Val2_14_3_reg_1955_reg[27]_i_1_n_6 ,\p_Val2_14_3_reg_1955_reg[27]_i_1_n_7 }),
        .S({\p_Val2_14_3_reg_1955[27]_i_2_n_0 ,\p_Val2_14_3_reg_1955[27]_i_3_n_0 ,\p_Val2_14_3_reg_1955[27]_i_4_n_0 ,\p_Val2_14_3_reg_1955[27]_i_5_n_0 }));
  FDRE \p_Val2_14_3_reg_1955_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[27]_i_1_n_6 ),
        .Q(tmp_33_fu_1354_p4[13]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[27]_i_1_n_5 ),
        .Q(tmp_33_fu_1354_p4[14]),
        .R(1'b0));
  FDRE \p_Val2_14_3_reg_1955_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\p_Val2_14_3_reg_1955_reg[27]_i_1_n_4 ),
        .Q(tmp_33_fu_1354_p4[15]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[15]_i_1 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_86_reg_1807[15]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[15]),
        .O(\p_Val2_14_4_reg_1837[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[16]_i_2 
       (.I0(tmp_21_cast_reg_1772[18]),
        .I1(tmp_86_reg_1807[18]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[18]),
        .O(\p_Val2_14_4_reg_1837[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[16]_i_3 
       (.I0(tmp_21_cast_reg_1772[17]),
        .I1(tmp_86_reg_1807[17]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[17]),
        .O(\p_Val2_14_4_reg_1837[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[16]_i_4 
       (.I0(tmp_21_cast_reg_1772[16]),
        .I1(tmp_86_reg_1807[16]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[16]),
        .O(\p_Val2_14_4_reg_1837[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[16]_i_5 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_86_reg_1807[15]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[15]),
        .O(\p_Val2_14_4_reg_1837[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[19]_i_2 
       (.I0(tmp_21_cast_reg_1772[22]),
        .I1(tmp_86_reg_1807[22]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[22]),
        .O(\p_Val2_14_4_reg_1837[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[19]_i_3 
       (.I0(tmp_21_cast_reg_1772[21]),
        .I1(tmp_86_reg_1807[21]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[21]),
        .O(\p_Val2_14_4_reg_1837[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[19]_i_4 
       (.I0(tmp_21_cast_reg_1772[20]),
        .I1(tmp_86_reg_1807[20]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[20]),
        .O(\p_Val2_14_4_reg_1837[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[19]_i_5 
       (.I0(tmp_21_cast_reg_1772[19]),
        .I1(tmp_86_reg_1807[19]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[19]),
        .O(\p_Val2_14_4_reg_1837[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[23]_i_2 
       (.I0(tmp_21_cast_reg_1772[26]),
        .I1(tmp_86_reg_1807[26]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[26]),
        .O(\p_Val2_14_4_reg_1837[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[23]_i_3 
       (.I0(tmp_21_cast_reg_1772[25]),
        .I1(tmp_86_reg_1807[25]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[25]),
        .O(\p_Val2_14_4_reg_1837[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[23]_i_4 
       (.I0(tmp_21_cast_reg_1772[24]),
        .I1(tmp_86_reg_1807[24]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[24]),
        .O(\p_Val2_14_4_reg_1837[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[23]_i_5 
       (.I0(tmp_21_cast_reg_1772[23]),
        .I1(tmp_86_reg_1807[23]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[23]),
        .O(\p_Val2_14_4_reg_1837[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[27]_i_2 
       (.I0(tmp_21_cast_reg_1772[30]),
        .I1(tmp_86_reg_1807[30]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[30]),
        .O(\p_Val2_14_4_reg_1837[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[27]_i_3 
       (.I0(tmp_21_cast_reg_1772[29]),
        .I1(tmp_86_reg_1807[29]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[29]),
        .O(\p_Val2_14_4_reg_1837[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[27]_i_4 
       (.I0(tmp_21_cast_reg_1772[28]),
        .I1(tmp_86_reg_1807[28]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[28]),
        .O(\p_Val2_14_4_reg_1837[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_4_reg_1837[27]_i_5 
       (.I0(tmp_21_cast_reg_1772[27]),
        .I1(tmp_86_reg_1807[27]),
        .I2(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I3(neg_ti9_reg_1812[27]),
        .O(\p_Val2_14_4_reg_1837[27]_i_5_n_0 ));
  FDRE \p_Val2_14_4_reg_1837_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837[15]_i_1_n_0 ),
        .Q(tmp_35_fu_1159_p4[0]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[16]_i_1_n_6 ),
        .Q(tmp_35_fu_1159_p4[1]),
        .R(1'b0));
  CARRY4 \p_Val2_14_4_reg_1837_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_14_4_reg_1837_reg[16]_i_1_n_0 ,\p_Val2_14_4_reg_1837_reg[16]_i_1_n_1 ,\p_Val2_14_4_reg_1837_reg[16]_i_1_n_2 ,\p_Val2_14_4_reg_1837_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[18:15]),
        .O({\p_Val2_14_4_reg_1837_reg[16]_i_1_n_4 ,\p_Val2_14_4_reg_1837_reg[16]_i_1_n_5 ,\p_Val2_14_4_reg_1837_reg[16]_i_1_n_6 ,\NLW_p_Val2_14_4_reg_1837_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_14_4_reg_1837[16]_i_2_n_0 ,\p_Val2_14_4_reg_1837[16]_i_3_n_0 ,\p_Val2_14_4_reg_1837[16]_i_4_n_0 ,\p_Val2_14_4_reg_1837[16]_i_5_n_0 }));
  FDRE \p_Val2_14_4_reg_1837_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[16]_i_1_n_5 ),
        .Q(tmp_35_fu_1159_p4[2]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[16]_i_1_n_4 ),
        .Q(tmp_35_fu_1159_p4[3]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[19]_i_1_n_7 ),
        .Q(tmp_35_fu_1159_p4[4]),
        .R(1'b0));
  CARRY4 \p_Val2_14_4_reg_1837_reg[19]_i_1 
       (.CI(\p_Val2_14_4_reg_1837_reg[16]_i_1_n_0 ),
        .CO({\p_Val2_14_4_reg_1837_reg[19]_i_1_n_0 ,\p_Val2_14_4_reg_1837_reg[19]_i_1_n_1 ,\p_Val2_14_4_reg_1837_reg[19]_i_1_n_2 ,\p_Val2_14_4_reg_1837_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[22:19]),
        .O({\p_Val2_14_4_reg_1837_reg[19]_i_1_n_4 ,\p_Val2_14_4_reg_1837_reg[19]_i_1_n_5 ,\p_Val2_14_4_reg_1837_reg[19]_i_1_n_6 ,\p_Val2_14_4_reg_1837_reg[19]_i_1_n_7 }),
        .S({\p_Val2_14_4_reg_1837[19]_i_2_n_0 ,\p_Val2_14_4_reg_1837[19]_i_3_n_0 ,\p_Val2_14_4_reg_1837[19]_i_4_n_0 ,\p_Val2_14_4_reg_1837[19]_i_5_n_0 }));
  FDRE \p_Val2_14_4_reg_1837_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[19]_i_1_n_6 ),
        .Q(tmp_35_fu_1159_p4[5]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[19]_i_1_n_5 ),
        .Q(tmp_35_fu_1159_p4[6]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[19]_i_1_n_4 ),
        .Q(tmp_35_fu_1159_p4[7]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[23]_i_1_n_7 ),
        .Q(tmp_35_fu_1159_p4[8]),
        .R(1'b0));
  CARRY4 \p_Val2_14_4_reg_1837_reg[23]_i_1 
       (.CI(\p_Val2_14_4_reg_1837_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_14_4_reg_1837_reg[23]_i_1_n_0 ,\p_Val2_14_4_reg_1837_reg[23]_i_1_n_1 ,\p_Val2_14_4_reg_1837_reg[23]_i_1_n_2 ,\p_Val2_14_4_reg_1837_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[26:23]),
        .O({\p_Val2_14_4_reg_1837_reg[23]_i_1_n_4 ,\p_Val2_14_4_reg_1837_reg[23]_i_1_n_5 ,\p_Val2_14_4_reg_1837_reg[23]_i_1_n_6 ,\p_Val2_14_4_reg_1837_reg[23]_i_1_n_7 }),
        .S({\p_Val2_14_4_reg_1837[23]_i_2_n_0 ,\p_Val2_14_4_reg_1837[23]_i_3_n_0 ,\p_Val2_14_4_reg_1837[23]_i_4_n_0 ,\p_Val2_14_4_reg_1837[23]_i_5_n_0 }));
  FDRE \p_Val2_14_4_reg_1837_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[23]_i_1_n_6 ),
        .Q(tmp_35_fu_1159_p4[9]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[23]_i_1_n_5 ),
        .Q(tmp_35_fu_1159_p4[10]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[23]_i_1_n_4 ),
        .Q(tmp_35_fu_1159_p4[11]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[27]_i_1_n_7 ),
        .Q(tmp_35_fu_1159_p4[12]),
        .R(1'b0));
  CARRY4 \p_Val2_14_4_reg_1837_reg[27]_i_1 
       (.CI(\p_Val2_14_4_reg_1837_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_14_4_reg_1837_reg[27]_i_1_n_0 ,\p_Val2_14_4_reg_1837_reg[27]_i_1_n_1 ,\p_Val2_14_4_reg_1837_reg[27]_i_1_n_2 ,\p_Val2_14_4_reg_1837_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[30:27]),
        .O({\p_Val2_14_4_reg_1837_reg[27]_i_1_n_4 ,\p_Val2_14_4_reg_1837_reg[27]_i_1_n_5 ,\p_Val2_14_4_reg_1837_reg[27]_i_1_n_6 ,\p_Val2_14_4_reg_1837_reg[27]_i_1_n_7 }),
        .S({\p_Val2_14_4_reg_1837[27]_i_2_n_0 ,\p_Val2_14_4_reg_1837[27]_i_3_n_0 ,\p_Val2_14_4_reg_1837[27]_i_4_n_0 ,\p_Val2_14_4_reg_1837[27]_i_5_n_0 }));
  FDRE \p_Val2_14_4_reg_1837_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[27]_i_1_n_6 ),
        .Q(tmp_35_fu_1159_p4[13]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[27]_i_1_n_5 ),
        .Q(tmp_35_fu_1159_p4[14]),
        .R(1'b0));
  FDRE \p_Val2_14_4_reg_1837_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_14_4_reg_1837_reg[27]_i_1_n_4 ),
        .Q(tmp_35_fu_1159_p4[15]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[15]_i_1 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_90_reg_1971[15]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[15]),
        .O(\p_Val2_14_5_reg_1991[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[16]_i_2 
       (.I0(tmp_21_cast_reg_1772[18]),
        .I1(tmp_90_reg_1971[18]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[18]),
        .O(\p_Val2_14_5_reg_1991[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[16]_i_3 
       (.I0(tmp_21_cast_reg_1772[17]),
        .I1(tmp_90_reg_1971[17]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[17]),
        .O(\p_Val2_14_5_reg_1991[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[16]_i_4 
       (.I0(tmp_21_cast_reg_1772[16]),
        .I1(tmp_90_reg_1971[16]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[16]),
        .O(\p_Val2_14_5_reg_1991[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[16]_i_5 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_90_reg_1971[15]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[15]),
        .O(\p_Val2_14_5_reg_1991[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[19]_i_2 
       (.I0(tmp_21_cast_reg_1772[22]),
        .I1(tmp_90_reg_1971[22]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[22]),
        .O(\p_Val2_14_5_reg_1991[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[19]_i_3 
       (.I0(tmp_21_cast_reg_1772[21]),
        .I1(tmp_90_reg_1971[21]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[21]),
        .O(\p_Val2_14_5_reg_1991[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[19]_i_4 
       (.I0(tmp_21_cast_reg_1772[20]),
        .I1(tmp_90_reg_1971[20]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[20]),
        .O(\p_Val2_14_5_reg_1991[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[19]_i_5 
       (.I0(tmp_21_cast_reg_1772[19]),
        .I1(tmp_90_reg_1971[19]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[19]),
        .O(\p_Val2_14_5_reg_1991[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[23]_i_2 
       (.I0(tmp_21_cast_reg_1772[26]),
        .I1(tmp_90_reg_1971[26]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[26]),
        .O(\p_Val2_14_5_reg_1991[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[23]_i_3 
       (.I0(tmp_21_cast_reg_1772[25]),
        .I1(tmp_90_reg_1971[25]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[25]),
        .O(\p_Val2_14_5_reg_1991[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[23]_i_4 
       (.I0(tmp_21_cast_reg_1772[24]),
        .I1(tmp_90_reg_1971[24]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[24]),
        .O(\p_Val2_14_5_reg_1991[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[23]_i_5 
       (.I0(tmp_21_cast_reg_1772[23]),
        .I1(tmp_90_reg_1971[23]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[23]),
        .O(\p_Val2_14_5_reg_1991[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[27]_i_2 
       (.I0(tmp_21_cast_reg_1772[30]),
        .I1(tmp_90_reg_1971[30]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[30]),
        .O(\p_Val2_14_5_reg_1991[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[27]_i_3 
       (.I0(tmp_21_cast_reg_1772[29]),
        .I1(tmp_90_reg_1971[29]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[29]),
        .O(\p_Val2_14_5_reg_1991[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[27]_i_4 
       (.I0(tmp_21_cast_reg_1772[28]),
        .I1(tmp_90_reg_1971[28]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[28]),
        .O(\p_Val2_14_5_reg_1991[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_14_5_reg_1991[27]_i_5 
       (.I0(tmp_21_cast_reg_1772[27]),
        .I1(tmp_90_reg_1971[27]),
        .I2(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I3(neg_ti_reg_1976[27]),
        .O(\p_Val2_14_5_reg_1991[27]_i_5_n_0 ));
  FDRE \p_Val2_14_5_reg_1991_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991[15]_i_1_n_0 ),
        .Q(tmp_38_fu_1387_p4[0]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[16]_i_1_n_6 ),
        .Q(tmp_38_fu_1387_p4[1]),
        .R(1'b0));
  CARRY4 \p_Val2_14_5_reg_1991_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_14_5_reg_1991_reg[16]_i_1_n_0 ,\p_Val2_14_5_reg_1991_reg[16]_i_1_n_1 ,\p_Val2_14_5_reg_1991_reg[16]_i_1_n_2 ,\p_Val2_14_5_reg_1991_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[18:15]),
        .O({\p_Val2_14_5_reg_1991_reg[16]_i_1_n_4 ,\p_Val2_14_5_reg_1991_reg[16]_i_1_n_5 ,\p_Val2_14_5_reg_1991_reg[16]_i_1_n_6 ,\NLW_p_Val2_14_5_reg_1991_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_14_5_reg_1991[16]_i_2_n_0 ,\p_Val2_14_5_reg_1991[16]_i_3_n_0 ,\p_Val2_14_5_reg_1991[16]_i_4_n_0 ,\p_Val2_14_5_reg_1991[16]_i_5_n_0 }));
  FDRE \p_Val2_14_5_reg_1991_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[16]_i_1_n_5 ),
        .Q(tmp_38_fu_1387_p4[2]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[16]_i_1_n_4 ),
        .Q(tmp_38_fu_1387_p4[3]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[19]_i_1_n_7 ),
        .Q(tmp_38_fu_1387_p4[4]),
        .R(1'b0));
  CARRY4 \p_Val2_14_5_reg_1991_reg[19]_i_1 
       (.CI(\p_Val2_14_5_reg_1991_reg[16]_i_1_n_0 ),
        .CO({\p_Val2_14_5_reg_1991_reg[19]_i_1_n_0 ,\p_Val2_14_5_reg_1991_reg[19]_i_1_n_1 ,\p_Val2_14_5_reg_1991_reg[19]_i_1_n_2 ,\p_Val2_14_5_reg_1991_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[22:19]),
        .O({\p_Val2_14_5_reg_1991_reg[19]_i_1_n_4 ,\p_Val2_14_5_reg_1991_reg[19]_i_1_n_5 ,\p_Val2_14_5_reg_1991_reg[19]_i_1_n_6 ,\p_Val2_14_5_reg_1991_reg[19]_i_1_n_7 }),
        .S({\p_Val2_14_5_reg_1991[19]_i_2_n_0 ,\p_Val2_14_5_reg_1991[19]_i_3_n_0 ,\p_Val2_14_5_reg_1991[19]_i_4_n_0 ,\p_Val2_14_5_reg_1991[19]_i_5_n_0 }));
  FDRE \p_Val2_14_5_reg_1991_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[19]_i_1_n_6 ),
        .Q(tmp_38_fu_1387_p4[5]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[19]_i_1_n_5 ),
        .Q(tmp_38_fu_1387_p4[6]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[19]_i_1_n_4 ),
        .Q(tmp_38_fu_1387_p4[7]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[23]_i_1_n_7 ),
        .Q(tmp_38_fu_1387_p4[8]),
        .R(1'b0));
  CARRY4 \p_Val2_14_5_reg_1991_reg[23]_i_1 
       (.CI(\p_Val2_14_5_reg_1991_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_14_5_reg_1991_reg[23]_i_1_n_0 ,\p_Val2_14_5_reg_1991_reg[23]_i_1_n_1 ,\p_Val2_14_5_reg_1991_reg[23]_i_1_n_2 ,\p_Val2_14_5_reg_1991_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[26:23]),
        .O({\p_Val2_14_5_reg_1991_reg[23]_i_1_n_4 ,\p_Val2_14_5_reg_1991_reg[23]_i_1_n_5 ,\p_Val2_14_5_reg_1991_reg[23]_i_1_n_6 ,\p_Val2_14_5_reg_1991_reg[23]_i_1_n_7 }),
        .S({\p_Val2_14_5_reg_1991[23]_i_2_n_0 ,\p_Val2_14_5_reg_1991[23]_i_3_n_0 ,\p_Val2_14_5_reg_1991[23]_i_4_n_0 ,\p_Val2_14_5_reg_1991[23]_i_5_n_0 }));
  FDRE \p_Val2_14_5_reg_1991_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[23]_i_1_n_6 ),
        .Q(tmp_38_fu_1387_p4[9]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[23]_i_1_n_5 ),
        .Q(tmp_38_fu_1387_p4[10]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[23]_i_1_n_4 ),
        .Q(tmp_38_fu_1387_p4[11]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[27]_i_1_n_7 ),
        .Q(tmp_38_fu_1387_p4[12]),
        .R(1'b0));
  CARRY4 \p_Val2_14_5_reg_1991_reg[27]_i_1 
       (.CI(\p_Val2_14_5_reg_1991_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_14_5_reg_1991_reg[27]_i_1_n_0 ,\p_Val2_14_5_reg_1991_reg[27]_i_1_n_1 ,\p_Val2_14_5_reg_1991_reg[27]_i_1_n_2 ,\p_Val2_14_5_reg_1991_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[30:27]),
        .O({\p_Val2_14_5_reg_1991_reg[27]_i_1_n_4 ,\p_Val2_14_5_reg_1991_reg[27]_i_1_n_5 ,\p_Val2_14_5_reg_1991_reg[27]_i_1_n_6 ,\p_Val2_14_5_reg_1991_reg[27]_i_1_n_7 }),
        .S({\p_Val2_14_5_reg_1991[27]_i_2_n_0 ,\p_Val2_14_5_reg_1991[27]_i_3_n_0 ,\p_Val2_14_5_reg_1991[27]_i_4_n_0 ,\p_Val2_14_5_reg_1991[27]_i_5_n_0 }));
  FDRE \p_Val2_14_5_reg_1991_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[27]_i_1_n_6 ),
        .Q(tmp_38_fu_1387_p4[13]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[27]_i_1_n_5 ),
        .Q(tmp_38_fu_1387_p4[14]),
        .R(1'b0));
  FDRE \p_Val2_14_5_reg_1991_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_14_5_reg_1991_reg[27]_i_1_n_4 ),
        .Q(tmp_38_fu_1387_p4[15]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[10]_i_1 
       (.I0(tmp_24_fu_1022_p4[10]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[11]_i_1 
       (.I0(tmp_24_fu_1022_p4[11]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[12]_i_1 
       (.I0(tmp_24_fu_1022_p4[12]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[13]_i_1 
       (.I0(tmp_24_fu_1022_p4[13]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[14]_i_3 
       (.I0(tmp_24_fu_1022_p4[14]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[14]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[3]_i_1 
       (.I0(tmp_24_fu_1022_p4[3]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[4]_i_1 
       (.I0(tmp_24_fu_1022_p4[4]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[5]_i_1 
       (.I0(tmp_24_fu_1022_p4[5]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[7]_i_1 
       (.I0(tmp_24_fu_1022_p4[7]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_1_reg_1879[9]_i_1 
       (.I0(tmp_24_fu_1022_p4[9]),
        .I1(tmp_70_reg_1791),
        .I2(tmp_27_1_reg_1827),
        .O(\p_Val2_15_1_reg_1879[9]_i_1_n_0 ));
  FDRE \p_Val2_15_1_reg_1879_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_24_fu_1022_p4[0]),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[0] ),
        .R(p_Val2_15_1_reg_1879[15]));
  FDRE \p_Val2_15_1_reg_1879_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[10]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[10] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[11]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[11] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[12]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[12] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[13]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[13] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[14]_i_3_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[14] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_24_fu_1022_p4[15]),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[15] ),
        .R(p_Val2_15_1_reg_1879[15]));
  FDRE \p_Val2_15_1_reg_1879_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_24_fu_1022_p4[1]),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[1] ),
        .R(p_Val2_15_1_reg_1879[15]));
  FDRE \p_Val2_15_1_reg_1879_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_24_fu_1022_p4[2]),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[2] ),
        .R(p_Val2_15_1_reg_1879[15]));
  FDRE \p_Val2_15_1_reg_1879_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[3]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[3] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[4]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[4] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[5]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[5] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_24_fu_1022_p4[6]),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[6] ),
        .R(p_Val2_15_1_reg_1879[15]));
  FDRE \p_Val2_15_1_reg_1879_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[7]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[7] ),
        .R(p_Val2_15_1_reg_1879[14]));
  FDRE \p_Val2_15_1_reg_1879_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_24_fu_1022_p4[8]),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[8] ),
        .R(p_Val2_15_1_reg_1879[15]));
  FDRE \p_Val2_15_1_reg_1879_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_109),
        .D(\p_Val2_15_1_reg_1879[9]_i_1_n_0 ),
        .Q(\p_Val2_15_1_reg_1879_reg_n_0_[9] ),
        .R(p_Val2_15_1_reg_1879[14]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[10]_i_1 
       (.I0(tmp_30_fu_1285_p4[10]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[11]_i_1 
       (.I0(tmp_30_fu_1285_p4[11]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[12]_i_1 
       (.I0(tmp_30_fu_1285_p4[12]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[13]_i_1 
       (.I0(tmp_30_fu_1285_p4[13]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[14]_i_2 
       (.I0(tmp_30_fu_1285_p4[14]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[3]_i_1 
       (.I0(tmp_30_fu_1285_p4[3]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[4]_i_1 
       (.I0(tmp_30_fu_1285_p4[4]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[5]_i_1 
       (.I0(tmp_30_fu_1285_p4[5]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[7]_i_1 
       (.I0(tmp_30_fu_1285_p4[7]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_2_reg_1981[9]_i_1 
       (.I0(tmp_30_fu_1285_p4[9]),
        .I1(tmp_78_reg_1919),
        .I2(tmp_27_2_reg_1950),
        .O(\p_Val2_15_2_reg_1981[9]_i_1_n_0 ));
  FDRE \p_Val2_15_2_reg_1981_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_30_fu_1285_p4[0]),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[0] ),
        .R(p_Val2_15_2_reg_19810_in[15]));
  FDRE \p_Val2_15_2_reg_1981_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[10]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[10] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[11]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[11] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[12]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[12] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[13]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[13] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[14]_i_2_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[14] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_30_fu_1285_p4[15]),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[15] ),
        .R(p_Val2_15_2_reg_19810_in[15]));
  FDRE \p_Val2_15_2_reg_1981_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_30_fu_1285_p4[1]),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[1] ),
        .R(p_Val2_15_2_reg_19810_in[15]));
  FDRE \p_Val2_15_2_reg_1981_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_30_fu_1285_p4[2]),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[2] ),
        .R(p_Val2_15_2_reg_19810_in[15]));
  FDRE \p_Val2_15_2_reg_1981_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[3]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[3] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[4]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[4] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[5]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[5] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_30_fu_1285_p4[6]),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[6] ),
        .R(p_Val2_15_2_reg_19810_in[15]));
  FDRE \p_Val2_15_2_reg_1981_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[7]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[7] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  FDRE \p_Val2_15_2_reg_1981_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_30_fu_1285_p4[8]),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[8] ),
        .R(p_Val2_15_2_reg_19810_in[15]));
  FDRE \p_Val2_15_2_reg_1981_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_Val2_15_2_reg_1981[9]_i_1_n_0 ),
        .Q(\p_Val2_15_2_reg_1981_reg_n_0_[9] ),
        .R(p_Val2_15_2_reg_19810_in[14]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[10]_i_1 
       (.I0(tmp_33_fu_1354_p4[10]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[11]_i_1 
       (.I0(tmp_33_fu_1354_p4[11]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[12]_i_1 
       (.I0(tmp_33_fu_1354_p4[12]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[13]_i_1 
       (.I0(tmp_33_fu_1354_p4[13]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[14]_i_2 
       (.I0(tmp_33_fu_1354_p4[14]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[3]_i_1 
       (.I0(tmp_33_fu_1354_p4[3]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[4]_i_1 
       (.I0(tmp_33_fu_1354_p4[4]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[5]_i_1 
       (.I0(tmp_33_fu_1354_p4[5]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[7]_i_1 
       (.I0(tmp_33_fu_1354_p4[7]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_3_reg_2007[9]_i_1 
       (.I0(tmp_33_fu_1354_p4[9]),
        .I1(tmp_94_reg_1965),
        .I2(tmp_27_3_reg_1986),
        .O(\p_Val2_15_3_reg_2007[9]_i_1_n_0 ));
  FDRE \p_Val2_15_3_reg_2007_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_33_fu_1354_p4[0]),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[0] ),
        .R(p_Val2_15_3_reg_20070_in[15]));
  FDRE \p_Val2_15_3_reg_2007_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[10]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[10] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[11]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[11] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[12]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[12] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[13]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[13] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[14]_i_2_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[14] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_33_fu_1354_p4[15]),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[15] ),
        .R(p_Val2_15_3_reg_20070_in[15]));
  FDRE \p_Val2_15_3_reg_2007_reg[1] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_33_fu_1354_p4[1]),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[1] ),
        .R(p_Val2_15_3_reg_20070_in[15]));
  FDRE \p_Val2_15_3_reg_2007_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_33_fu_1354_p4[2]),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[2] ),
        .R(p_Val2_15_3_reg_20070_in[15]));
  FDRE \p_Val2_15_3_reg_2007_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[3]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[3] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[4]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[4] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[5]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[5] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_33_fu_1354_p4[6]),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[6] ),
        .R(p_Val2_15_3_reg_20070_in[15]));
  FDRE \p_Val2_15_3_reg_2007_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[7]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[7] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_3_reg_2007_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_33_fu_1354_p4[8]),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[8] ),
        .R(p_Val2_15_3_reg_20070_in[15]));
  FDRE \p_Val2_15_3_reg_2007_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\p_Val2_15_3_reg_2007[9]_i_1_n_0 ),
        .Q(\p_Val2_15_3_reg_2007_reg_n_0_[9] ),
        .R(p_Val2_15_3_reg_20070_in[14]));
  FDRE \p_Val2_15_4_reg_1935_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_35_fu_1159_p4[0]),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[0] ),
        .R(p_Val2_15_4_reg_19350_in));
  FDRE \p_Val2_15_4_reg_1935_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_94),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[10] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_95),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[11] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_96),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[12] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_97),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[13] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_98),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[14] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_35_fu_1159_p4[15]),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[15] ),
        .R(p_Val2_15_4_reg_19350_in));
  FDRE \p_Val2_15_4_reg_1935_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_35_fu_1159_p4[1]),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[1] ),
        .R(p_Val2_15_4_reg_19350_in));
  FDRE \p_Val2_15_4_reg_1935_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_35_fu_1159_p4[2]),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[2] ),
        .R(p_Val2_15_4_reg_19350_in));
  FDRE \p_Val2_15_4_reg_1935_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_89),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[3] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_90),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[4] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_91),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[5] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_35_fu_1159_p4[6]),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[6] ),
        .R(p_Val2_15_4_reg_19350_in));
  FDRE \p_Val2_15_4_reg_1935_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_92),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[7] ),
        .R(mixer_m_V_m_axi_U_n_40));
  FDRE \p_Val2_15_4_reg_1935_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_35_fu_1159_p4[8]),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[8] ),
        .R(p_Val2_15_4_reg_19350_in));
  FDRE \p_Val2_15_4_reg_1935_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_87),
        .D(mixer_m_V_m_axi_U_n_93),
        .Q(\p_Val2_15_4_reg_1935_reg_n_0_[9] ),
        .R(mixer_m_V_m_axi_U_n_40));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[10]_i_1 
       (.I0(tmp_38_fu_1387_p4[10]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[11]_i_1 
       (.I0(tmp_38_fu_1387_p4[11]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[12]_i_1 
       (.I0(tmp_38_fu_1387_p4[12]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[13]_i_1 
       (.I0(tmp_38_fu_1387_p4[13]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[14]_i_2 
       (.I0(tmp_38_fu_1387_p4[14]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[3]_i_1 
       (.I0(tmp_38_fu_1387_p4[3]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[4]_i_1 
       (.I0(tmp_38_fu_1387_p4[4]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[5]_i_1 
       (.I0(tmp_38_fu_1387_p4[5]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[7]_i_1 
       (.I0(tmp_38_fu_1387_p4[7]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \p_Val2_15_5_reg_2017[9]_i_1 
       (.I0(tmp_38_fu_1387_p4[9]),
        .I1(tmp_27_5_reg_2012),
        .I2(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017[9]_i_1_n_0 ));
  FDRE \p_Val2_15_5_reg_2017_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_38_fu_1387_p4[0]),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[0] ),
        .R(p_Val2_15_5_reg_20170_in[15]));
  FDRE \p_Val2_15_5_reg_2017_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[10]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[10] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[11]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[11] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[12]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[12] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[13]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[13] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[14]_i_2_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[14] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_38_fu_1387_p4[15]),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[15] ),
        .R(p_Val2_15_5_reg_20170_in[15]));
  FDRE \p_Val2_15_5_reg_2017_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_38_fu_1387_p4[1]),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[1] ),
        .R(p_Val2_15_5_reg_20170_in[15]));
  FDRE \p_Val2_15_5_reg_2017_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_38_fu_1387_p4[2]),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[2] ),
        .R(p_Val2_15_5_reg_20170_in[15]));
  FDRE \p_Val2_15_5_reg_2017_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[3]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[3] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[4]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[4] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[5]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[5] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_38_fu_1387_p4[6]),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[6] ),
        .R(p_Val2_15_5_reg_20170_in[15]));
  FDRE \p_Val2_15_5_reg_2017_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[7]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[7] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_15_5_reg_2017_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_38_fu_1387_p4[8]),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[8] ),
        .R(p_Val2_15_5_reg_20170_in[15]));
  FDRE \p_Val2_15_5_reg_2017_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\p_Val2_15_5_reg_2017[9]_i_1_n_0 ),
        .Q(\p_Val2_15_5_reg_2017_reg_n_0_[9] ),
        .R(p_Val2_15_5_reg_20170_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_15_fu_1187_p4[0]),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[0] ),
        .R(p_Val2_3_reg_19450_in[15]));
  FDRE \p_Val2_3_reg_1945_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_104),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[10] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_105),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[11] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_106),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[12] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_107),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[13] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_108),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[14] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_15_fu_1187_p4[15]),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[15] ),
        .R(p_Val2_3_reg_19450_in[15]));
  FDRE \p_Val2_3_reg_1945_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_15_fu_1187_p4[1]),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[1] ),
        .R(p_Val2_3_reg_19450_in[15]));
  FDRE \p_Val2_3_reg_1945_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_15_fu_1187_p4[2]),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[2] ),
        .R(p_Val2_3_reg_19450_in[15]));
  FDRE \p_Val2_3_reg_1945_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_99),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[3] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_100),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[4] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_101),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[5] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_15_fu_1187_p4[6]),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[6] ),
        .R(p_Val2_3_reg_19450_in[15]));
  FDRE \p_Val2_3_reg_1945_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_102),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[7] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_3_reg_1945_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_15_fu_1187_p4[8]),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[8] ),
        .R(p_Val2_3_reg_19450_in[15]));
  FDRE \p_Val2_3_reg_1945_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_88),
        .D(mixer_m_V_m_axi_U_n_103),
        .Q(\p_Val2_3_reg_1945_reg_n_0_[9] ),
        .R(p_Val2_3_reg_19450_in[14]));
  FDRE \p_Val2_7_cast_reg_1589_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[0]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[1]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[2]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[3]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[4]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[5]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[6]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[7]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[8]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[9]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[10]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[11]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[12]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[13]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[14]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[15]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \p_Val2_7_cast_reg_1589_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(r_c_V_reg_1533_reg[16]),
        .Q(\p_Val2_7_cast_reg_1589_reg_n_0_[31] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[15]_i_1 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_59_reg_1817[15]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[15]),
        .O(\p_Val2_s_6_reg_1863[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[16]_i_2 
       (.I0(tmp_21_cast_reg_1772[18]),
        .I1(tmp_59_reg_1817[18]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[18]),
        .O(\p_Val2_s_6_reg_1863[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[16]_i_3 
       (.I0(tmp_21_cast_reg_1772[17]),
        .I1(tmp_59_reg_1817[17]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[17]),
        .O(\p_Val2_s_6_reg_1863[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[16]_i_4 
       (.I0(tmp_21_cast_reg_1772[16]),
        .I1(tmp_59_reg_1817[16]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[16]),
        .O(\p_Val2_s_6_reg_1863[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[16]_i_5 
       (.I0(tmp_21_cast_reg_1772[15]),
        .I1(tmp_59_reg_1817[15]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[15]),
        .O(\p_Val2_s_6_reg_1863[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[19]_i_2 
       (.I0(tmp_21_cast_reg_1772[22]),
        .I1(tmp_59_reg_1817[22]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[22]),
        .O(\p_Val2_s_6_reg_1863[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[19]_i_3 
       (.I0(tmp_21_cast_reg_1772[21]),
        .I1(tmp_59_reg_1817[21]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[21]),
        .O(\p_Val2_s_6_reg_1863[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[19]_i_4 
       (.I0(tmp_21_cast_reg_1772[20]),
        .I1(tmp_59_reg_1817[20]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[20]),
        .O(\p_Val2_s_6_reg_1863[19]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[19]_i_5 
       (.I0(tmp_21_cast_reg_1772[19]),
        .I1(tmp_59_reg_1817[19]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[19]),
        .O(\p_Val2_s_6_reg_1863[19]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[23]_i_2 
       (.I0(tmp_21_cast_reg_1772[26]),
        .I1(tmp_59_reg_1817[26]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[26]),
        .O(\p_Val2_s_6_reg_1863[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[23]_i_3 
       (.I0(tmp_21_cast_reg_1772[25]),
        .I1(tmp_59_reg_1817[25]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[25]),
        .O(\p_Val2_s_6_reg_1863[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[23]_i_4 
       (.I0(tmp_21_cast_reg_1772[24]),
        .I1(tmp_59_reg_1817[24]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[24]),
        .O(\p_Val2_s_6_reg_1863[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[23]_i_5 
       (.I0(tmp_21_cast_reg_1772[23]),
        .I1(tmp_59_reg_1817[23]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[23]),
        .O(\p_Val2_s_6_reg_1863[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[27]_i_2 
       (.I0(tmp_21_cast_reg_1772[30]),
        .I1(tmp_59_reg_1817[30]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[30]),
        .O(\p_Val2_s_6_reg_1863[27]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[27]_i_3 
       (.I0(tmp_21_cast_reg_1772[29]),
        .I1(tmp_59_reg_1817[29]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[29]),
        .O(\p_Val2_s_6_reg_1863[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[27]_i_4 
       (.I0(tmp_21_cast_reg_1772[28]),
        .I1(tmp_59_reg_1817[28]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[28]),
        .O(\p_Val2_s_6_reg_1863[27]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \p_Val2_s_6_reg_1863[27]_i_5 
       (.I0(tmp_21_cast_reg_1772[27]),
        .I1(tmp_59_reg_1817[27]),
        .I2(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I3(neg_ti1_reg_1822[27]),
        .O(\p_Val2_s_6_reg_1863[27]_i_5_n_0 ));
  FDRE \p_Val2_s_6_reg_1863_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863[15]_i_1_n_0 ),
        .Q(tmp_15_fu_1187_p4[0]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[16]_i_1_n_6 ),
        .Q(tmp_15_fu_1187_p4[1]),
        .R(1'b0));
  CARRY4 \p_Val2_s_6_reg_1863_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_s_6_reg_1863_reg[16]_i_1_n_0 ,\p_Val2_s_6_reg_1863_reg[16]_i_1_n_1 ,\p_Val2_s_6_reg_1863_reg[16]_i_1_n_2 ,\p_Val2_s_6_reg_1863_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[18:15]),
        .O({\p_Val2_s_6_reg_1863_reg[16]_i_1_n_4 ,\p_Val2_s_6_reg_1863_reg[16]_i_1_n_5 ,\p_Val2_s_6_reg_1863_reg[16]_i_1_n_6 ,\NLW_p_Val2_s_6_reg_1863_reg[16]_i_1_O_UNCONNECTED [0]}),
        .S({\p_Val2_s_6_reg_1863[16]_i_2_n_0 ,\p_Val2_s_6_reg_1863[16]_i_3_n_0 ,\p_Val2_s_6_reg_1863[16]_i_4_n_0 ,\p_Val2_s_6_reg_1863[16]_i_5_n_0 }));
  FDRE \p_Val2_s_6_reg_1863_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[16]_i_1_n_5 ),
        .Q(tmp_15_fu_1187_p4[2]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[16]_i_1_n_4 ),
        .Q(tmp_15_fu_1187_p4[3]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[19]_i_1_n_7 ),
        .Q(tmp_15_fu_1187_p4[4]),
        .R(1'b0));
  CARRY4 \p_Val2_s_6_reg_1863_reg[19]_i_1 
       (.CI(\p_Val2_s_6_reg_1863_reg[16]_i_1_n_0 ),
        .CO({\p_Val2_s_6_reg_1863_reg[19]_i_1_n_0 ,\p_Val2_s_6_reg_1863_reg[19]_i_1_n_1 ,\p_Val2_s_6_reg_1863_reg[19]_i_1_n_2 ,\p_Val2_s_6_reg_1863_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[22:19]),
        .O({\p_Val2_s_6_reg_1863_reg[19]_i_1_n_4 ,\p_Val2_s_6_reg_1863_reg[19]_i_1_n_5 ,\p_Val2_s_6_reg_1863_reg[19]_i_1_n_6 ,\p_Val2_s_6_reg_1863_reg[19]_i_1_n_7 }),
        .S({\p_Val2_s_6_reg_1863[19]_i_2_n_0 ,\p_Val2_s_6_reg_1863[19]_i_3_n_0 ,\p_Val2_s_6_reg_1863[19]_i_4_n_0 ,\p_Val2_s_6_reg_1863[19]_i_5_n_0 }));
  FDRE \p_Val2_s_6_reg_1863_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[19]_i_1_n_6 ),
        .Q(tmp_15_fu_1187_p4[5]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[19]_i_1_n_5 ),
        .Q(tmp_15_fu_1187_p4[6]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[19]_i_1_n_4 ),
        .Q(tmp_15_fu_1187_p4[7]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[23]_i_1_n_7 ),
        .Q(tmp_15_fu_1187_p4[8]),
        .R(1'b0));
  CARRY4 \p_Val2_s_6_reg_1863_reg[23]_i_1 
       (.CI(\p_Val2_s_6_reg_1863_reg[19]_i_1_n_0 ),
        .CO({\p_Val2_s_6_reg_1863_reg[23]_i_1_n_0 ,\p_Val2_s_6_reg_1863_reg[23]_i_1_n_1 ,\p_Val2_s_6_reg_1863_reg[23]_i_1_n_2 ,\p_Val2_s_6_reg_1863_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[26:23]),
        .O({\p_Val2_s_6_reg_1863_reg[23]_i_1_n_4 ,\p_Val2_s_6_reg_1863_reg[23]_i_1_n_5 ,\p_Val2_s_6_reg_1863_reg[23]_i_1_n_6 ,\p_Val2_s_6_reg_1863_reg[23]_i_1_n_7 }),
        .S({\p_Val2_s_6_reg_1863[23]_i_2_n_0 ,\p_Val2_s_6_reg_1863[23]_i_3_n_0 ,\p_Val2_s_6_reg_1863[23]_i_4_n_0 ,\p_Val2_s_6_reg_1863[23]_i_5_n_0 }));
  FDRE \p_Val2_s_6_reg_1863_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[23]_i_1_n_6 ),
        .Q(tmp_15_fu_1187_p4[9]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[23]_i_1_n_5 ),
        .Q(tmp_15_fu_1187_p4[10]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[23]_i_1_n_4 ),
        .Q(tmp_15_fu_1187_p4[11]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[27]_i_1_n_7 ),
        .Q(tmp_15_fu_1187_p4[12]),
        .R(1'b0));
  CARRY4 \p_Val2_s_6_reg_1863_reg[27]_i_1 
       (.CI(\p_Val2_s_6_reg_1863_reg[23]_i_1_n_0 ),
        .CO({\p_Val2_s_6_reg_1863_reg[27]_i_1_n_0 ,\p_Val2_s_6_reg_1863_reg[27]_i_1_n_1 ,\p_Val2_s_6_reg_1863_reg[27]_i_1_n_2 ,\p_Val2_s_6_reg_1863_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_21_cast_reg_1772[30:27]),
        .O({\p_Val2_s_6_reg_1863_reg[27]_i_1_n_4 ,\p_Val2_s_6_reg_1863_reg[27]_i_1_n_5 ,\p_Val2_s_6_reg_1863_reg[27]_i_1_n_6 ,\p_Val2_s_6_reg_1863_reg[27]_i_1_n_7 }),
        .S({\p_Val2_s_6_reg_1863[27]_i_2_n_0 ,\p_Val2_s_6_reg_1863[27]_i_3_n_0 ,\p_Val2_s_6_reg_1863[27]_i_4_n_0 ,\p_Val2_s_6_reg_1863[27]_i_5_n_0 }));
  FDRE \p_Val2_s_6_reg_1863_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[27]_i_1_n_6 ),
        .Q(tmp_15_fu_1187_p4[13]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[27]_i_1_n_5 ),
        .Q(tmp_15_fu_1187_p4[14]),
        .R(1'b0));
  FDRE \p_Val2_s_6_reg_1863_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\p_Val2_s_6_reg_1863_reg[27]_i_1_n_4 ),
        .Q(tmp_15_fu_1187_p4[15]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[10]_i_1 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[9] ),
        .O(\p_c_V_reg_1474[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[11]_i_1 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[10] ),
        .O(\p_c_V_reg_1474[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[12]_i_1 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[11] ),
        .O(\p_c_V_reg_1474[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[13]_i_1 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[12] ),
        .O(\p_c_V_reg_1474[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h01FD)) 
    \p_c_V_reg_1474[17]_i_3 
       (.I0(\reg_231_reg_n_0_[14] ),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_9_reg_1459),
        .I3(\tmp_16_reg_1464_reg_n_0_[14] ),
        .O(\p_c_V_reg_1474[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[17]_i_4 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[13] ),
        .O(\p_c_V_reg_1474[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[4]_i_1 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[3] ),
        .O(\p_c_V_reg_1474[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[5]_i_1 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[4] ),
        .O(\p_c_V_reg_1474[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[6]_i_1 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[5] ),
        .O(\p_c_V_reg_1474[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \p_c_V_reg_1474[8]_i_1 
       (.I0(\tmp_16_reg_1464_reg_n_0_[14] ),
        .I1(tmp_9_reg_1459),
        .I2(tmp_23_fu_389_p3),
        .I3(\reg_231_reg_n_0_[7] ),
        .O(\p_c_V_reg_1474[8]_i_1_n_0 ));
  FDRE \p_c_V_reg_1474_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_c_V_reg_1474[10]_i_1_n_0 ),
        .Q(p_c_V_reg_1474[10]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_c_V_reg_1474[11]_i_1_n_0 ),
        .Q(p_c_V_reg_1474[11]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_c_V_reg_1474[12]_i_1_n_0 ),
        .Q(p_c_V_reg_1474[12]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_c_V_reg_1474[13]_i_1_n_0 ),
        .Q(p_c_V_reg_1474[13]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_c_V_fu_295_p2[14]),
        .Q(p_c_V_reg_1474[14]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_c_V_fu_295_p2[15]),
        .Q(p_c_V_reg_1474[15]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_c_V_fu_295_p2[16]),
        .Q(p_c_V_reg_1474[16]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_c_V_fu_295_p2[17]),
        .Q(p_c_V_reg_1474[17]),
        .R(1'b0));
  CARRY4 \p_c_V_reg_1474_reg[17]_i_2 
       (.CI(1'b0),
        .CO({\NLW_p_c_V_reg_1474_reg[17]_i_2_CO_UNCONNECTED [3],\p_c_V_reg_1474_reg[17]_i_2_n_1 ,\p_c_V_reg_1474_reg[17]_i_2_n_2 ,\p_c_V_reg_1474_reg[17]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b0}),
        .O(p_c_V_fu_295_p2),
        .S({1'b1,1'b1,\p_c_V_reg_1474[17]_i_3_n_0 ,\p_c_V_reg_1474[17]_i_4_n_0 }));
  FDRE \p_c_V_reg_1474_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\reg_231_reg_n_0_[0] ),
        .Q(p_c_V_reg_1474[1]),
        .R(mixer_m_V_m_axi_U_n_2));
  FDRE \p_c_V_reg_1474_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\reg_231_reg_n_0_[1] ),
        .Q(p_c_V_reg_1474[2]),
        .R(mixer_m_V_m_axi_U_n_2));
  FDRE \p_c_V_reg_1474_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\reg_231_reg_n_0_[2] ),
        .Q(p_c_V_reg_1474[3]),
        .R(mixer_m_V_m_axi_U_n_2));
  FDRE \p_c_V_reg_1474_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_c_V_reg_1474[4]_i_1_n_0 ),
        .Q(p_c_V_reg_1474[4]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_c_V_reg_1474[5]_i_1_n_0 ),
        .Q(p_c_V_reg_1474[5]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_c_V_reg_1474[6]_i_1_n_0 ),
        .Q(p_c_V_reg_1474[6]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\reg_231_reg_n_0_[6] ),
        .Q(p_c_V_reg_1474[7]),
        .R(mixer_m_V_m_axi_U_n_2));
  FDRE \p_c_V_reg_1474_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\p_c_V_reg_1474[8]_i_1_n_0 ),
        .Q(p_c_V_reg_1474[8]),
        .R(1'b0));
  FDRE \p_c_V_reg_1474_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\reg_231_reg_n_0_[8] ),
        .Q(p_c_V_reg_1474[9]),
        .R(mixer_m_V_m_axi_U_n_2));
  FDRE \p_shl_cast_reg_1555_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[16]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[17]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[18]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[19]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[20]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[21]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[22]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[23]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[24]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[25]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[26]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[27]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[28]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[29]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[30]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[31]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \p_shl_cast_reg_1555_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_shl_fu_466_p3[32]),
        .Q(\p_shl_cast_reg_1555_reg_n_0_[32] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[10]_i_1 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[9] ),
        .O(\r_c_V_reg_1533[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[11]_i_1 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[10] ),
        .O(\r_c_V_reg_1533[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[12]_i_1 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[11] ),
        .O(\r_c_V_reg_1533[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[13]_i_1 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[12] ),
        .O(\r_c_V_reg_1533[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h01FD)) 
    \r_c_V_reg_1533[17]_i_2 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[14] ),
        .I1(tmp_fu_353_p3),
        .I2(tmp_1_reg_1492),
        .I3(tmp_3_reg_1497_reg),
        .O(\r_c_V_reg_1533[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[17]_i_3 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[13] ),
        .O(\r_c_V_reg_1533[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[4]_i_1 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[3] ),
        .O(\r_c_V_reg_1533[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[5]_i_1 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[4] ),
        .O(\r_c_V_reg_1533[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[6]_i_1 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[5] ),
        .O(\r_c_V_reg_1533[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \r_c_V_reg_1533[8]_i_1 
       (.I0(tmp_3_reg_1497_reg),
        .I1(tmp_1_reg_1492),
        .I2(tmp_fu_353_p3),
        .I3(\regs_in_V_load_reg_1444_reg_n_0_[7] ),
        .O(\r_c_V_reg_1533[8]_i_1_n_0 ));
  FDRE \r_c_V_reg_1533_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\r_c_V_reg_1533[10]_i_1_n_0 ),
        .Q(r_c_V_reg_1533_reg[9]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\r_c_V_reg_1533[11]_i_1_n_0 ),
        .Q(r_c_V_reg_1533_reg[10]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\r_c_V_reg_1533[12]_i_1_n_0 ),
        .Q(r_c_V_reg_1533_reg[11]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\r_c_V_reg_1533[13]_i_1_n_0 ),
        .Q(r_c_V_reg_1533_reg[12]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_0_in[13]),
        .Q(r_c_V_reg_1533_reg[13]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_0_in[14]),
        .Q(r_c_V_reg_1533_reg[14]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_0_in[15]),
        .Q(r_c_V_reg_1533_reg[15]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(p_0_in[16]),
        .Q(r_c_V_reg_1533_reg[16]),
        .R(1'b0));
  CARRY4 \r_c_V_reg_1533_reg[17]_i_1 
       (.CI(1'b0),
        .CO({\NLW_r_c_V_reg_1533_reg[17]_i_1_CO_UNCONNECTED [3],\r_c_V_reg_1533_reg[17]_i_1_n_1 ,\r_c_V_reg_1533_reg[17]_i_1_n_2 ,\r_c_V_reg_1533_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b0}),
        .O(p_0_in),
        .S({1'b1,1'b1,\r_c_V_reg_1533[17]_i_2_n_0 ,\r_c_V_reg_1533[17]_i_3_n_0 }));
  FDRE \r_c_V_reg_1533_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\regs_in_V_load_reg_1444_reg_n_0_[0] ),
        .Q(r_c_V_reg_1533_reg[0]),
        .R(mixer_m_V_m_axi_U_n_4));
  FDRE \r_c_V_reg_1533_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\regs_in_V_load_reg_1444_reg_n_0_[1] ),
        .Q(r_c_V_reg_1533_reg[1]),
        .R(mixer_m_V_m_axi_U_n_4));
  FDRE \r_c_V_reg_1533_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\regs_in_V_load_reg_1444_reg_n_0_[2] ),
        .Q(r_c_V_reg_1533_reg[2]),
        .R(mixer_m_V_m_axi_U_n_4));
  FDRE \r_c_V_reg_1533_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\r_c_V_reg_1533[4]_i_1_n_0 ),
        .Q(r_c_V_reg_1533_reg[3]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\r_c_V_reg_1533[5]_i_1_n_0 ),
        .Q(r_c_V_reg_1533_reg[4]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\r_c_V_reg_1533[6]_i_1_n_0 ),
        .Q(r_c_V_reg_1533_reg[5]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\regs_in_V_load_reg_1444_reg_n_0_[6] ),
        .Q(r_c_V_reg_1533_reg[6]),
        .R(mixer_m_V_m_axi_U_n_4));
  FDRE \r_c_V_reg_1533_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\r_c_V_reg_1533[8]_i_1_n_0 ),
        .Q(r_c_V_reg_1533_reg[7]),
        .R(1'b0));
  FDRE \r_c_V_reg_1533_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\regs_in_V_load_reg_1444_reg_n_0_[8] ),
        .Q(r_c_V_reg_1533_reg[8]),
        .R(mixer_m_V_m_axi_U_n_4));
  FDRE \rdata_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_63),
        .Q(\rdata_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_53),
        .Q(\rdata_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_52),
        .Q(\rdata_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_51),
        .Q(\rdata_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_50),
        .Q(\rdata_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_49),
        .Q(\rdata_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_48),
        .Q(\rdata_reg[15]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_47),
        .Q(\rdata_reg[16]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_46),
        .Q(\rdata_reg[17]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_45),
        .Q(\rdata_reg[18]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_44),
        .Q(\rdata_reg[19]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_62),
        .Q(\rdata_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_43),
        .Q(\rdata_reg[20]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_42),
        .Q(\rdata_reg[21]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_41),
        .Q(\rdata_reg[22]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_40),
        .Q(\rdata_reg[23]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_39),
        .Q(\rdata_reg[24]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_38),
        .Q(\rdata_reg[25]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_37),
        .Q(\rdata_reg[26]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_36),
        .Q(\rdata_reg[27]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_35),
        .Q(\rdata_reg[28]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_34),
        .Q(\rdata_reg[29]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_61),
        .Q(\rdata_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_33),
        .Q(\rdata_reg[30]_i_2_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_AXILiteS_s_axi_U_n_65),
        .Q(\rdata_reg[31]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[31]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_32),
        .Q(\rdata_reg[31]_i_5_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_60),
        .Q(\rdata_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_59),
        .Q(\rdata_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_58),
        .Q(\rdata_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_57),
        .Q(\rdata_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_56),
        .Q(\rdata_reg[7]_i_4_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_55),
        .Q(\rdata_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_54),
        .Q(\rdata_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[0]),
        .Q(\reg_231_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \reg_231_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_15),
        .Q(\reg_231_reg[0]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[0]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_31),
        .Q(\reg_231_reg[0]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[10] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[10]),
        .Q(\reg_231_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \reg_231_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_5),
        .Q(\reg_231_reg[10]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[10]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_21),
        .Q(\reg_231_reg[10]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[11] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[11]),
        .Q(\reg_231_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \reg_231_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_4),
        .Q(\reg_231_reg[11]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[11]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_20),
        .Q(\reg_231_reg[11]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[12] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[12]),
        .Q(\reg_231_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \reg_231_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_3),
        .Q(\reg_231_reg[12]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[12]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_19),
        .Q(\reg_231_reg[12]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[13] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[13]),
        .Q(\reg_231_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \reg_231_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_2),
        .Q(\reg_231_reg[13]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[13]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_18),
        .Q(\reg_231_reg[13]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[14] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[14]),
        .Q(\reg_231_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \reg_231_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_1),
        .Q(\reg_231_reg[14]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[14]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_17),
        .Q(\reg_231_reg[14]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[15] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[15]),
        .Q(tmp_23_fu_389_p3),
        .R(1'b0));
  FDRE \reg_231_reg[15]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_0),
        .Q(\reg_231_reg[15]_i_3_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \reg_231_reg[15]_i_4 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regs_in_V_ce0),
        .Q(\reg_231_reg[15]_i_4_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[15]_i_5 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_16),
        .Q(\reg_231_reg[15]_i_5_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[1]),
        .Q(\reg_231_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \reg_231_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_14),
        .Q(\reg_231_reg[1]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[1]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_30),
        .Q(\reg_231_reg[1]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[2]),
        .Q(\reg_231_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \reg_231_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_13),
        .Q(\reg_231_reg[2]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[2]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_29),
        .Q(\reg_231_reg[2]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[3]),
        .Q(\reg_231_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \reg_231_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_12),
        .Q(\reg_231_reg[3]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[3]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_28),
        .Q(\reg_231_reg[3]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[4]),
        .Q(\reg_231_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \reg_231_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_11),
        .Q(\reg_231_reg[4]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[4]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_27),
        .Q(\reg_231_reg[4]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[5]),
        .Q(\reg_231_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \reg_231_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_10),
        .Q(\reg_231_reg[5]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[5]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_26),
        .Q(\reg_231_reg[5]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[6]),
        .Q(\reg_231_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \reg_231_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_9),
        .Q(\reg_231_reg[6]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[6]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_25),
        .Q(\reg_231_reg[6]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[7]),
        .Q(\reg_231_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \reg_231_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_8),
        .Q(\reg_231_reg[7]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[7]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_24),
        .Q(\reg_231_reg[7]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[8] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[8]),
        .Q(\reg_231_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \reg_231_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_7),
        .Q(\reg_231_reg[8]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[8]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_23),
        .Q(\reg_231_reg[8]_i_3_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[9] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(regs_in_V_q0[9]),
        .Q(\reg_231_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \reg_231_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_6),
        .Q(\reg_231_reg[9]_i_2_n_0 ),
        .R(1'b0));
  FDRE \reg_231_reg[9]_i_3 
       (.C(ap_clk),
        .CE(\reg_231_reg[15]_i_4_n_0 ),
        .D(mixer_AXILiteS_s_axi_U_n_22),
        .Q(\reg_231_reg[9]_i_3_n_0 ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[0] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[0]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[10] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[10]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[11] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[11]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[12] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[12]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[13] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[13]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[14] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[14]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[15] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[15]),
        .Q(tmp_42_fu_432_p3),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[1] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[1]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[2] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[2]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[3] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[3]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[4] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[4]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[5] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[5]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[6] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[6]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[7] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[7]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[8] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[8]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \regs_in_V_load_3_reg_1512_reg[9] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(regs_in_V_q0[9]),
        .Q(\regs_in_V_load_3_reg_1512_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[0] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[0]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[10] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[10]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[11] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[11]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[12] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[12]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[13] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[13]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[14] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[14]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[15] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[15]),
        .Q(tmp_fu_353_p3),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[1] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[1]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[2] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[2]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[3] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[3]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[4] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[4]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[5] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[5]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[6] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[6]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[7] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[7]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[8] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[8]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \regs_in_V_load_reg_1444_reg[9] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(regs_in_V_q0[9]),
        .Q(\regs_in_V_load_reg_1444_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \scaled_power_V_1_reg_1786_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\tmp_70_reg_1791_reg[0]_i_1_n_6 ),
        .Q(scaled_power_V_1_reg_1786[16]),
        .R(1'b0));
  FDRE \scaled_power_V_1_reg_1786_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\tmp_70_reg_1791_reg[0]_i_1_n_5 ),
        .Q(scaled_power_V_1_reg_1786[17]),
        .R(1'b0));
  FDRE \scaled_power_V_2_reg_1914_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\tmp_78_reg_1919_reg[0]_i_1_n_7 ),
        .Q(scaled_power_V_2_reg_1914[16]),
        .R(1'b0));
  FDRE \scaled_power_V_2_reg_1914_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\tmp_78_reg_1919_reg[0]_i_1_n_6 ),
        .Q(scaled_power_V_2_reg_1914[17]),
        .R(1'b0));
  FDRE \scaled_power_V_3_reg_1960_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\tmp_94_reg_1965_reg[0]_i_1_n_7 ),
        .Q(scaled_power_V_3_reg_1960[16]),
        .R(1'b0));
  FDRE \scaled_power_V_3_reg_1960_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\tmp_94_reg_1965_reg[0]_i_1_n_6 ),
        .Q(scaled_power_V_3_reg_1960[17]),
        .R(1'b0));
  FDRE \scaled_power_V_4_reg_1842_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\tmp_98_reg_1847_reg[0]_i_1_n_7 ),
        .Q(scaled_power_V_4_reg_1842[16]),
        .R(1'b0));
  FDRE \scaled_power_V_4_reg_1842_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\tmp_98_reg_1847_reg[0]_i_1_n_6 ),
        .Q(scaled_power_V_4_reg_1842[17]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_5_reg_1996[17]_i_2 
       (.I0(neg_ti_reg_1976[33]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_90_reg_1971[32]),
        .O(tmp_248_5_cast_fu_1327_p1[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_5_reg_1996[17]_i_3 
       (.I0(neg_ti_reg_1976[32]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_90_reg_1971[32]),
        .O(tmp_248_5_cast_fu_1327_p1[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \scaled_power_V_5_reg_1996[17]_i_4 
       (.I0(neg_ti_reg_1976[31]),
        .I1(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I2(tmp_90_reg_1971[31]),
        .O(tmp_248_5_cast_fu_1327_p1[31]));
  FDRE \scaled_power_V_5_reg_1996_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\scaled_power_V_5_reg_1996_reg[17]_i_1_n_7 ),
        .Q(scaled_power_V_5_reg_1996[16]),
        .R(1'b0));
  FDRE \scaled_power_V_5_reg_1996_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\scaled_power_V_5_reg_1996_reg[17]_i_1_n_6 ),
        .Q(scaled_power_V_5_reg_1996[17]),
        .R(1'b0));
  CARRY4 \scaled_power_V_5_reg_1996_reg[17]_i_1 
       (.CI(\p_Val2_14_5_reg_1991_reg[27]_i_1_n_0 ),
        .CO({\NLW_scaled_power_V_5_reg_1996_reg[17]_i_1_CO_UNCONNECTED [3:2],\scaled_power_V_5_reg_1996_reg[17]_i_1_n_2 ,\scaled_power_V_5_reg_1996_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_scaled_power_V_5_reg_1996_reg[17]_i_1_O_UNCONNECTED [3],\scaled_power_V_5_reg_1996_reg[17]_i_1_n_5 ,\scaled_power_V_5_reg_1996_reg[17]_i_1_n_6 ,\scaled_power_V_5_reg_1996_reg[17]_i_1_n_7 }),
        .S({1'b0,tmp_248_5_cast_fu_1327_p1}));
  FDRE \scaled_power_V_reg_1868_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\tmp_62_reg_1873_reg[0]_i_1_n_7 ),
        .Q(scaled_power_V_reg_1868[16]),
        .R(1'b0));
  FDRE \scaled_power_V_reg_1868_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\tmp_62_reg_1873_reg[0]_i_1_n_6 ),
        .Q(scaled_power_V_reg_1868[17]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_100),
        .Q(tmp_101_reg_1858[0]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_90),
        .Q(tmp_101_reg_1858[10]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_89),
        .Q(tmp_101_reg_1858[11]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_88),
        .Q(tmp_101_reg_1858[12]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_87),
        .Q(tmp_101_reg_1858[13]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_86),
        .Q(tmp_101_reg_1858[14]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_85),
        .Q(tmp_101_reg_1858[15]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_84),
        .Q(tmp_101_reg_1858[16]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_83),
        .Q(tmp_101_reg_1858[17]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_82),
        .Q(tmp_101_reg_1858[18]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_81),
        .Q(tmp_101_reg_1858[19]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_99),
        .Q(tmp_101_reg_1858[1]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_80),
        .Q(tmp_101_reg_1858[20]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_79),
        .Q(tmp_101_reg_1858[21]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_78),
        .Q(tmp_101_reg_1858[22]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_77),
        .Q(tmp_101_reg_1858[23]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_76),
        .Q(tmp_101_reg_1858[24]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_75),
        .Q(tmp_101_reg_1858[25]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_74),
        .Q(tmp_101_reg_1858[26]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_73),
        .Q(tmp_101_reg_1858[27]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_72),
        .Q(tmp_101_reg_1858[28]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_71),
        .Q(tmp_101_reg_1858[29]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_98),
        .Q(tmp_101_reg_1858[2]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_70),
        .Q(tmp_101_reg_1858[30]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_69),
        .Q(tmp_101_reg_1858[31]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_68),
        .Q(tmp_101_reg_1858[32]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_97),
        .Q(tmp_101_reg_1858[3]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_96),
        .Q(tmp_101_reg_1858[4]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_95),
        .Q(tmp_101_reg_1858[5]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_94),
        .Q(tmp_101_reg_1858[6]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_93),
        .Q(tmp_101_reg_1858[7]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_92),
        .Q(tmp_101_reg_1858[8]),
        .R(1'b0));
  FDRE \tmp_101_reg_1858_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(mixer_mul_53ns_49bkb_U6_n_91),
        .Q(tmp_101_reg_1858[9]),
        .R(1'b0));
  FDRE \tmp_102_reg_2001_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(\scaled_power_V_5_reg_1996_reg[17]_i_1_n_5 ),
        .Q(tmp_102_reg_2001),
        .R(1'b0));
  FDRE \tmp_10_reg_1436_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_AXILiteS_s_axi_U_n_88),
        .Q(tmp_10_reg_1436),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[0]),
        .Q(tmp_11_cast_reg_1549[0]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[10]),
        .Q(tmp_11_cast_reg_1549[10]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[11]),
        .Q(tmp_11_cast_reg_1549[11]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[12]),
        .Q(tmp_11_cast_reg_1549[12]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[13]),
        .Q(tmp_11_cast_reg_1549[13]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[14]),
        .Q(tmp_11_cast_reg_1549[14]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[15]),
        .Q(tmp_11_cast_reg_1549[15]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[16]),
        .Q(tmp_11_cast_reg_1549[16]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[17]),
        .Q(tmp_11_cast_reg_1549[17]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[18]),
        .Q(tmp_11_cast_reg_1549[18]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[19]),
        .Q(tmp_11_cast_reg_1549[19]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[1]),
        .Q(tmp_11_cast_reg_1549[1]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[20]),
        .Q(tmp_11_cast_reg_1549[20]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[21]),
        .Q(tmp_11_cast_reg_1549[21]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[22]),
        .Q(tmp_11_cast_reg_1549[22]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[23]),
        .Q(tmp_11_cast_reg_1549[23]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[24]),
        .Q(tmp_11_cast_reg_1549[24]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[25]),
        .Q(tmp_11_cast_reg_1549[25]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[26]),
        .Q(tmp_11_cast_reg_1549[26]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[27]),
        .Q(tmp_11_cast_reg_1549[27]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[28]),
        .Q(tmp_11_cast_reg_1549[28]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[29]),
        .Q(tmp_11_cast_reg_1549[29]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[2]),
        .Q(tmp_11_cast_reg_1549[2]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[30]),
        .Q(tmp_11_cast_reg_1549[30]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[31]),
        .Q(tmp_11_cast_reg_1549[31]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[32]),
        .Q(tmp_11_cast_reg_1549[32]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[3]),
        .Q(tmp_11_cast_reg_1549[3]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[4]),
        .Q(tmp_11_cast_reg_1549[4]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[5]),
        .Q(tmp_11_cast_reg_1549[5]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[6]),
        .Q(tmp_11_cast_reg_1549[6]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[7]),
        .Q(tmp_11_cast_reg_1549[7]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[8]),
        .Q(tmp_11_cast_reg_1549[8]),
        .R(1'b0));
  FDRE \tmp_11_cast_reg_1549_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(grp_fu_1415_p2[9]),
        .Q(tmp_11_cast_reg_1549[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[18]_i_2 
       (.I0(p_shl_fu_466_p3[18]),
        .O(\tmp_12_reg_1563[18]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[18]_i_3 
       (.I0(p_shl_fu_466_p3[17]),
        .O(\tmp_12_reg_1563[18]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[18]_i_4 
       (.I0(p_shl_fu_466_p3[16]),
        .O(\tmp_12_reg_1563[18]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[22]_i_2 
       (.I0(p_shl_fu_466_p3[22]),
        .O(\tmp_12_reg_1563[22]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[22]_i_3 
       (.I0(p_shl_fu_466_p3[21]),
        .O(\tmp_12_reg_1563[22]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[22]_i_4 
       (.I0(p_shl_fu_466_p3[20]),
        .O(\tmp_12_reg_1563[22]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[22]_i_5 
       (.I0(p_shl_fu_466_p3[19]),
        .O(\tmp_12_reg_1563[22]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[26]_i_2 
       (.I0(p_shl_fu_466_p3[26]),
        .O(\tmp_12_reg_1563[26]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[26]_i_3 
       (.I0(p_shl_fu_466_p3[25]),
        .O(\tmp_12_reg_1563[26]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[26]_i_4 
       (.I0(p_shl_fu_466_p3[24]),
        .O(\tmp_12_reg_1563[26]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[26]_i_5 
       (.I0(p_shl_fu_466_p3[23]),
        .O(\tmp_12_reg_1563[26]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[30]_i_2 
       (.I0(p_shl_fu_466_p3[30]),
        .O(\tmp_12_reg_1563[30]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[30]_i_3 
       (.I0(p_shl_fu_466_p3[29]),
        .O(\tmp_12_reg_1563[30]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[30]_i_4 
       (.I0(p_shl_fu_466_p3[28]),
        .O(\tmp_12_reg_1563[30]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[30]_i_5 
       (.I0(p_shl_fu_466_p3[27]),
        .O(\tmp_12_reg_1563[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[32]_i_2 
       (.I0(p_shl_fu_466_p3[32]),
        .O(\tmp_12_reg_1563[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_12_reg_1563[32]_i_3 
       (.I0(p_shl_fu_466_p3[31]),
        .O(\tmp_12_reg_1563[32]_i_3_n_0 ));
  FDRE \tmp_12_reg_1563_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[16]),
        .Q(tmp_12_reg_1563_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[17]),
        .Q(tmp_12_reg_1563_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[18]),
        .Q(tmp_12_reg_1563_reg__0[2]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1563_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\tmp_12_reg_1563_reg[18]_i_1_n_0 ,\tmp_12_reg_1563_reg[18]_i_1_n_1 ,\tmp_12_reg_1563_reg[18]_i_1_n_2 ,\tmp_12_reg_1563_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({tmp_12_fu_477_p2[18:16],\NLW_tmp_12_reg_1563_reg[18]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_12_reg_1563[18]_i_2_n_0 ,\tmp_12_reg_1563[18]_i_3_n_0 ,\tmp_12_reg_1563[18]_i_4_n_0 ,1'b0}));
  FDRE \tmp_12_reg_1563_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[19]),
        .Q(tmp_12_reg_1563_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[20]),
        .Q(tmp_12_reg_1563_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[21]),
        .Q(tmp_12_reg_1563_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[22]),
        .Q(tmp_12_reg_1563_reg__0[6]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1563_reg[22]_i_1 
       (.CI(\tmp_12_reg_1563_reg[18]_i_1_n_0 ),
        .CO({\tmp_12_reg_1563_reg[22]_i_1_n_0 ,\tmp_12_reg_1563_reg[22]_i_1_n_1 ,\tmp_12_reg_1563_reg[22]_i_1_n_2 ,\tmp_12_reg_1563_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_477_p2[22:19]),
        .S({\tmp_12_reg_1563[22]_i_2_n_0 ,\tmp_12_reg_1563[22]_i_3_n_0 ,\tmp_12_reg_1563[22]_i_4_n_0 ,\tmp_12_reg_1563[22]_i_5_n_0 }));
  FDRE \tmp_12_reg_1563_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[23]),
        .Q(tmp_12_reg_1563_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[24]),
        .Q(tmp_12_reg_1563_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[25]),
        .Q(tmp_12_reg_1563_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[26]),
        .Q(tmp_12_reg_1563_reg__0[10]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1563_reg[26]_i_1 
       (.CI(\tmp_12_reg_1563_reg[22]_i_1_n_0 ),
        .CO({\tmp_12_reg_1563_reg[26]_i_1_n_0 ,\tmp_12_reg_1563_reg[26]_i_1_n_1 ,\tmp_12_reg_1563_reg[26]_i_1_n_2 ,\tmp_12_reg_1563_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_477_p2[26:23]),
        .S({\tmp_12_reg_1563[26]_i_2_n_0 ,\tmp_12_reg_1563[26]_i_3_n_0 ,\tmp_12_reg_1563[26]_i_4_n_0 ,\tmp_12_reg_1563[26]_i_5_n_0 }));
  FDRE \tmp_12_reg_1563_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[27]),
        .Q(tmp_12_reg_1563_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[28]),
        .Q(tmp_12_reg_1563_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[29]),
        .Q(tmp_12_reg_1563_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[30]),
        .Q(tmp_12_reg_1563_reg__0[14]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1563_reg[30]_i_1 
       (.CI(\tmp_12_reg_1563_reg[26]_i_1_n_0 ),
        .CO({\tmp_12_reg_1563_reg[30]_i_1_n_0 ,\tmp_12_reg_1563_reg[30]_i_1_n_1 ,\tmp_12_reg_1563_reg[30]_i_1_n_2 ,\tmp_12_reg_1563_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_12_fu_477_p2[30:27]),
        .S({\tmp_12_reg_1563[30]_i_2_n_0 ,\tmp_12_reg_1563[30]_i_3_n_0 ,\tmp_12_reg_1563[30]_i_4_n_0 ,\tmp_12_reg_1563[30]_i_5_n_0 }));
  FDRE \tmp_12_reg_1563_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[31]),
        .Q(tmp_12_reg_1563_reg__0[15]),
        .R(1'b0));
  FDRE \tmp_12_reg_1563_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_12_fu_477_p2[32]),
        .Q(tmp_12_reg_1563_reg__0[16]),
        .R(1'b0));
  CARRY4 \tmp_12_reg_1563_reg[32]_i_1 
       (.CI(\tmp_12_reg_1563_reg[30]_i_1_n_0 ),
        .CO({\NLW_tmp_12_reg_1563_reg[32]_i_1_CO_UNCONNECTED [3:1],\tmp_12_reg_1563_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_12_reg_1563_reg[32]_i_1_O_UNCONNECTED [3:2],tmp_12_fu_477_p2[32:31]}),
        .S({1'b0,1'b0,\tmp_12_reg_1563[32]_i_2_n_0 ,\tmp_12_reg_1563[32]_i_3_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[16]_i_2 
       (.I0(tmp_11_cast_reg_1549[16]),
        .I1(r_c_V_reg_1533_reg[1]),
        .O(\tmp_13_reg_1596[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[16]_i_3 
       (.I0(tmp_11_cast_reg_1549[15]),
        .I1(r_c_V_reg_1533_reg[0]),
        .O(\tmp_13_reg_1596[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[20]_i_2 
       (.I0(tmp_11_cast_reg_1549[20]),
        .I1(r_c_V_reg_1533_reg[5]),
        .O(\tmp_13_reg_1596[20]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[20]_i_3 
       (.I0(tmp_11_cast_reg_1549[19]),
        .I1(r_c_V_reg_1533_reg[4]),
        .O(\tmp_13_reg_1596[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[20]_i_4 
       (.I0(tmp_11_cast_reg_1549[18]),
        .I1(r_c_V_reg_1533_reg[3]),
        .O(\tmp_13_reg_1596[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[20]_i_5 
       (.I0(tmp_11_cast_reg_1549[17]),
        .I1(r_c_V_reg_1533_reg[2]),
        .O(\tmp_13_reg_1596[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[24]_i_2 
       (.I0(tmp_11_cast_reg_1549[24]),
        .I1(r_c_V_reg_1533_reg[9]),
        .O(\tmp_13_reg_1596[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[24]_i_3 
       (.I0(tmp_11_cast_reg_1549[23]),
        .I1(r_c_V_reg_1533_reg[8]),
        .O(\tmp_13_reg_1596[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[24]_i_4 
       (.I0(tmp_11_cast_reg_1549[22]),
        .I1(r_c_V_reg_1533_reg[7]),
        .O(\tmp_13_reg_1596[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[24]_i_5 
       (.I0(tmp_11_cast_reg_1549[21]),
        .I1(r_c_V_reg_1533_reg[6]),
        .O(\tmp_13_reg_1596[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[28]_i_2 
       (.I0(tmp_11_cast_reg_1549[28]),
        .I1(r_c_V_reg_1533_reg[13]),
        .O(\tmp_13_reg_1596[28]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[28]_i_3 
       (.I0(tmp_11_cast_reg_1549[27]),
        .I1(r_c_V_reg_1533_reg[12]),
        .O(\tmp_13_reg_1596[28]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[28]_i_4 
       (.I0(tmp_11_cast_reg_1549[26]),
        .I1(r_c_V_reg_1533_reg[11]),
        .O(\tmp_13_reg_1596[28]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[28]_i_5 
       (.I0(tmp_11_cast_reg_1549[25]),
        .I1(r_c_V_reg_1533_reg[10]),
        .O(\tmp_13_reg_1596[28]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[32]_i_2 
       (.I0(r_c_V_reg_1533_reg[16]),
        .I1(tmp_11_cast_reg_1549[32]),
        .O(\tmp_13_reg_1596[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[32]_i_3 
       (.I0(r_c_V_reg_1533_reg[16]),
        .I1(tmp_11_cast_reg_1549[31]),
        .O(\tmp_13_reg_1596[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[32]_i_4 
       (.I0(tmp_11_cast_reg_1549[30]),
        .I1(r_c_V_reg_1533_reg[15]),
        .O(\tmp_13_reg_1596[32]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_13_reg_1596[32]_i_5 
       (.I0(tmp_11_cast_reg_1549[29]),
        .I1(r_c_V_reg_1533_reg[14]),
        .O(\tmp_13_reg_1596[32]_i_5_n_0 ));
  FDRE \tmp_13_reg_1596_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[0]),
        .Q(tmp_13_reg_1596[0]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[10]),
        .Q(tmp_13_reg_1596[10]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[11]),
        .Q(tmp_13_reg_1596[11]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[12]),
        .Q(tmp_13_reg_1596[12]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[13]),
        .Q(tmp_13_reg_1596[13]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[14]),
        .Q(tmp_13_reg_1596[14]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[15]),
        .Q(tmp_13_reg_1596[15]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[16]),
        .Q(tmp_13_reg_1596[16]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1596_reg[16]_i_1 
       (.CI(1'b0),
        .CO({\tmp_13_reg_1596_reg[16]_i_1_n_0 ,\tmp_13_reg_1596_reg[16]_i_1_n_1 ,\tmp_13_reg_1596_reg[16]_i_1_n_2 ,\tmp_13_reg_1596_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp_11_cast_reg_1549[16:14],1'b0}),
        .O(tmp_13_fu_529_p2[16:13]),
        .S({\tmp_13_reg_1596[16]_i_2_n_0 ,\tmp_13_reg_1596[16]_i_3_n_0 ,tmp_11_cast_reg_1549[14:13]}));
  FDRE \tmp_13_reg_1596_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[17]),
        .Q(tmp_13_reg_1596[17]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[18]),
        .Q(tmp_13_reg_1596[18]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[19]),
        .Q(tmp_13_reg_1596[19]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[1]),
        .Q(tmp_13_reg_1596[1]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[20]),
        .Q(tmp_13_reg_1596[20]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1596_reg[20]_i_1 
       (.CI(\tmp_13_reg_1596_reg[16]_i_1_n_0 ),
        .CO({\tmp_13_reg_1596_reg[20]_i_1_n_0 ,\tmp_13_reg_1596_reg[20]_i_1_n_1 ,\tmp_13_reg_1596_reg[20]_i_1_n_2 ,\tmp_13_reg_1596_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[20:17]),
        .O(tmp_13_fu_529_p2[20:17]),
        .S({\tmp_13_reg_1596[20]_i_2_n_0 ,\tmp_13_reg_1596[20]_i_3_n_0 ,\tmp_13_reg_1596[20]_i_4_n_0 ,\tmp_13_reg_1596[20]_i_5_n_0 }));
  FDRE \tmp_13_reg_1596_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[21]),
        .Q(tmp_13_reg_1596[21]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[22]),
        .Q(tmp_13_reg_1596[22]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[23]),
        .Q(tmp_13_reg_1596[23]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[24]),
        .Q(tmp_13_reg_1596[24]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1596_reg[24]_i_1 
       (.CI(\tmp_13_reg_1596_reg[20]_i_1_n_0 ),
        .CO({\tmp_13_reg_1596_reg[24]_i_1_n_0 ,\tmp_13_reg_1596_reg[24]_i_1_n_1 ,\tmp_13_reg_1596_reg[24]_i_1_n_2 ,\tmp_13_reg_1596_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[24:21]),
        .O(tmp_13_fu_529_p2[24:21]),
        .S({\tmp_13_reg_1596[24]_i_2_n_0 ,\tmp_13_reg_1596[24]_i_3_n_0 ,\tmp_13_reg_1596[24]_i_4_n_0 ,\tmp_13_reg_1596[24]_i_5_n_0 }));
  FDRE \tmp_13_reg_1596_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[25]),
        .Q(tmp_13_reg_1596[25]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[26]),
        .Q(tmp_13_reg_1596[26]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[27]),
        .Q(tmp_13_reg_1596[27]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[28]),
        .Q(tmp_13_reg_1596[28]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1596_reg[28]_i_1 
       (.CI(\tmp_13_reg_1596_reg[24]_i_1_n_0 ),
        .CO({\tmp_13_reg_1596_reg[28]_i_1_n_0 ,\tmp_13_reg_1596_reg[28]_i_1_n_1 ,\tmp_13_reg_1596_reg[28]_i_1_n_2 ,\tmp_13_reg_1596_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[28:25]),
        .O(tmp_13_fu_529_p2[28:25]),
        .S({\tmp_13_reg_1596[28]_i_2_n_0 ,\tmp_13_reg_1596[28]_i_3_n_0 ,\tmp_13_reg_1596[28]_i_4_n_0 ,\tmp_13_reg_1596[28]_i_5_n_0 }));
  FDRE \tmp_13_reg_1596_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[29]),
        .Q(tmp_13_reg_1596[29]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[2]),
        .Q(tmp_13_reg_1596[2]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[30]),
        .Q(tmp_13_reg_1596[30]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[31]),
        .Q(tmp_13_reg_1596[31]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[32] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_13_fu_529_p2[32]),
        .Q(tmp_13_reg_1596[32]),
        .R(1'b0));
  CARRY4 \tmp_13_reg_1596_reg[32]_i_1 
       (.CI(\tmp_13_reg_1596_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_13_reg_1596_reg[32]_i_1_CO_UNCONNECTED [3],\tmp_13_reg_1596_reg[32]_i_1_n_1 ,\tmp_13_reg_1596_reg[32]_i_1_n_2 ,\tmp_13_reg_1596_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,r_c_V_reg_1533_reg[16],tmp_11_cast_reg_1549[30:29]}),
        .O(tmp_13_fu_529_p2[32:29]),
        .S({\tmp_13_reg_1596[32]_i_2_n_0 ,\tmp_13_reg_1596[32]_i_3_n_0 ,\tmp_13_reg_1596[32]_i_4_n_0 ,\tmp_13_reg_1596[32]_i_5_n_0 }));
  FDRE \tmp_13_reg_1596_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[3]),
        .Q(tmp_13_reg_1596[3]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[4]),
        .Q(tmp_13_reg_1596[4]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[5]),
        .Q(tmp_13_reg_1596[5]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[6]),
        .Q(tmp_13_reg_1596[6]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[7]),
        .Q(tmp_13_reg_1596[7]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[8]),
        .Q(tmp_13_reg_1596[8]),
        .R(1'b0));
  FDRE \tmp_13_reg_1596_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_11_cast_reg_1549[9]),
        .Q(tmp_13_reg_1596[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_16_reg_1464[14]_i_2 
       (.I0(tmp_10_reg_1436),
        .O(tmp_16_fu_257_p2));
  FDRE \tmp_16_reg_1464_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_16_fu_257_p2),
        .Q(\tmp_16_reg_1464_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[0]),
        .Q(tmp_18_cast_reg_1573_reg__0[0]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[1]),
        .Q(tmp_18_cast_reg_1573_reg__0[1]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[2]),
        .Q(tmp_18_cast_reg_1573_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[3]),
        .Q(tmp_18_cast_reg_1573_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[4]),
        .Q(tmp_18_cast_reg_1573_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[5]),
        .Q(tmp_18_cast_reg_1573_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[6]),
        .Q(tmp_18_cast_reg_1573_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[7]),
        .Q(tmp_18_cast_reg_1573_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[8]),
        .Q(tmp_18_cast_reg_1573_reg__0[8]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[9]),
        .Q(tmp_18_cast_reg_1573_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[10]),
        .Q(tmp_18_cast_reg_1573_reg__0[10]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[11]),
        .Q(tmp_18_cast_reg_1573_reg__0[11]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[12]),
        .Q(tmp_18_cast_reg_1573_reg__0[12]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[13]),
        .Q(tmp_18_cast_reg_1573_reg__0[13]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[14]),
        .Q(tmp_18_cast_reg_1573_reg__0[14]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[15]),
        .Q(tmp_18_cast_reg_1573_reg__0[15]),
        .R(1'b0));
  FDRE \tmp_18_cast_reg_1573_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(r_c_V_reg_1533_reg[16]),
        .Q(tmp_18_cast_reg_1573_reg__0[16]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_1_reg_1492[0]_i_10 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[0] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[1] ),
        .O(\tmp_1_reg_1492[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_1_reg_1492[0]_i_11 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[7] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[6] ),
        .O(\tmp_1_reg_1492[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1492[0]_i_12 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[4] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[5] ),
        .O(\tmp_1_reg_1492[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_1_reg_1492[0]_i_13 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[3] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[2] ),
        .O(\tmp_1_reg_1492[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_1_reg_1492[0]_i_14 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[0] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[1] ),
        .O(\tmp_1_reg_1492[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1492[0]_i_3 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[8] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[9] ),
        .O(\tmp_1_reg_1492[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_1_reg_1492[0]_i_4 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[14] ),
        .I1(tmp_fu_353_p3),
        .O(\tmp_1_reg_1492[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1492[0]_i_5 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[12] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[13] ),
        .O(\tmp_1_reg_1492[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1492[0]_i_6 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[10] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[11] ),
        .O(\tmp_1_reg_1492[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_1_reg_1492[0]_i_7 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[9] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[8] ),
        .O(\tmp_1_reg_1492[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1492[0]_i_8 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[6] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[7] ),
        .O(\tmp_1_reg_1492[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1492[0]_i_9 
       (.I0(\regs_in_V_load_reg_1444_reg_n_0_[2] ),
        .I1(\regs_in_V_load_reg_1444_reg_n_0_[3] ),
        .O(\tmp_1_reg_1492[0]_i_9_n_0 ));
  FDRE \tmp_1_reg_1492_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_1_fu_301_p2),
        .Q(tmp_1_reg_1492),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1492_reg[0]_i_1 
       (.CI(\tmp_1_reg_1492_reg[0]_i_2_n_0 ),
        .CO({tmp_1_fu_301_p2,\tmp_1_reg_1492_reg[0]_i_1_n_1 ,\tmp_1_reg_1492_reg[0]_i_1_n_2 ,\tmp_1_reg_1492_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_1_reg_1492[0]_i_3_n_0 }),
        .O(\NLW_tmp_1_reg_1492_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_1_reg_1492[0]_i_4_n_0 ,\tmp_1_reg_1492[0]_i_5_n_0 ,\tmp_1_reg_1492[0]_i_6_n_0 ,\tmp_1_reg_1492[0]_i_7_n_0 }));
  CARRY4 \tmp_1_reg_1492_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_1_reg_1492_reg[0]_i_2_n_0 ,\tmp_1_reg_1492_reg[0]_i_2_n_1 ,\tmp_1_reg_1492_reg[0]_i_2_n_2 ,\tmp_1_reg_1492_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_1492[0]_i_8_n_0 ,1'b0,\tmp_1_reg_1492[0]_i_9_n_0 ,\tmp_1_reg_1492[0]_i_10_n_0 }),
        .O(\NLW_tmp_1_reg_1492_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_1_reg_1492[0]_i_11_n_0 ,\tmp_1_reg_1492[0]_i_12_n_0 ,\tmp_1_reg_1492[0]_i_13_n_0 ,\tmp_1_reg_1492[0]_i_14_n_0 }));
  FDRE \tmp_21_cast_reg_1772_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[15]),
        .Q(tmp_21_cast_reg_1772[15]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[16]),
        .Q(tmp_21_cast_reg_1772[16]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[17]),
        .Q(tmp_21_cast_reg_1772[17]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[18]),
        .Q(tmp_21_cast_reg_1772[18]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[19]),
        .Q(tmp_21_cast_reg_1772[19]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[20]),
        .Q(tmp_21_cast_reg_1772[20]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[21]),
        .Q(tmp_21_cast_reg_1772[21]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[22]),
        .Q(tmp_21_cast_reg_1772[22]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[23]),
        .Q(tmp_21_cast_reg_1772[23]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[24]),
        .Q(tmp_21_cast_reg_1772[24]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[25]),
        .Q(tmp_21_cast_reg_1772[25]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[26]),
        .Q(tmp_21_cast_reg_1772[26]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[27]),
        .Q(tmp_21_cast_reg_1772[27]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[28]),
        .Q(tmp_21_cast_reg_1772[28]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[29] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[29]),
        .Q(tmp_21_cast_reg_1772[29]),
        .R(1'b0));
  FDRE \tmp_21_cast_reg_1772_reg[30] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_21_fu_809_p3[30]),
        .Q(tmp_21_cast_reg_1772[30]),
        .R(1'b0));
  FDRE \tmp_25_reg_1479_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(mixer_AXILiteS_s_axi_U_n_71),
        .Q(tmp_25_reg_1479),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_26_reg_1904[0]_i_10 
       (.I0(tmp_15_fu_1187_p4[1]),
        .I1(tmp_15_fu_1187_p4[0]),
        .O(\tmp_26_reg_1904[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_1904[0]_i_11 
       (.I0(tmp_15_fu_1187_p4[8]),
        .I1(tmp_15_fu_1187_p4[9]),
        .O(\tmp_26_reg_1904[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_1904[0]_i_12 
       (.I0(tmp_15_fu_1187_p4[6]),
        .I1(tmp_15_fu_1187_p4[7]),
        .O(\tmp_26_reg_1904[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_1904[0]_i_13 
       (.I0(tmp_15_fu_1187_p4[2]),
        .I1(tmp_15_fu_1187_p4[3]),
        .O(\tmp_26_reg_1904[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_26_reg_1904[0]_i_14 
       (.I0(tmp_15_fu_1187_p4[9]),
        .I1(tmp_15_fu_1187_p4[8]),
        .O(\tmp_26_reg_1904[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_26_reg_1904[0]_i_15 
       (.I0(tmp_15_fu_1187_p4[7]),
        .I1(tmp_15_fu_1187_p4[6]),
        .O(\tmp_26_reg_1904[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_1904[0]_i_16 
       (.I0(tmp_15_fu_1187_p4[4]),
        .I1(tmp_15_fu_1187_p4[5]),
        .O(\tmp_26_reg_1904[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_26_reg_1904[0]_i_17 
       (.I0(tmp_15_fu_1187_p4[3]),
        .I1(tmp_15_fu_1187_p4[2]),
        .O(\tmp_26_reg_1904[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_26_reg_1904[0]_i_3 
       (.I0(tmp_62_reg_1873),
        .O(\tmp_26_reg_1904[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_26_reg_1904[0]_i_5 
       (.I0(scaled_power_V_reg_1868[16]),
        .I1(scaled_power_V_reg_1868[17]),
        .O(\tmp_26_reg_1904[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_26_reg_1904[0]_i_6 
       (.I0(scaled_power_V_reg_1868[17]),
        .I1(scaled_power_V_reg_1868[16]),
        .O(\tmp_26_reg_1904[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_26_reg_1904[0]_i_7 
       (.I0(tmp_15_fu_1187_p4[14]),
        .I1(tmp_15_fu_1187_p4[15]),
        .O(\tmp_26_reg_1904[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_1904[0]_i_8 
       (.I0(tmp_15_fu_1187_p4[12]),
        .I1(tmp_15_fu_1187_p4[13]),
        .O(\tmp_26_reg_1904[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_26_reg_1904[0]_i_9 
       (.I0(tmp_15_fu_1187_p4[10]),
        .I1(tmp_15_fu_1187_p4[11]),
        .O(\tmp_26_reg_1904[0]_i_9_n_0 ));
  FDRE \tmp_26_reg_1904_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_26_fu_1089_p2),
        .Q(tmp_26_reg_1904),
        .R(1'b0));
  CARRY4 \tmp_26_reg_1904_reg[0]_i_1 
       (.CI(\tmp_26_reg_1904_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_26_reg_1904_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_26_fu_1089_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_26_reg_1904_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_26_reg_1904[0]_i_3_n_0 }));
  CARRY4 \tmp_26_reg_1904_reg[0]_i_2 
       (.CI(\tmp_26_reg_1904_reg[0]_i_4_n_0 ),
        .CO({\tmp_26_reg_1904_reg[0]_i_2_n_0 ,\tmp_26_reg_1904_reg[0]_i_2_n_1 ,\tmp_26_reg_1904_reg[0]_i_2_n_2 ,\tmp_26_reg_1904_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_26_reg_1904[0]_i_5_n_0 ,tmp_15_fu_1187_p4[15],1'b0,1'b0}),
        .O(\NLW_tmp_26_reg_1904_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_1904[0]_i_6_n_0 ,\tmp_26_reg_1904[0]_i_7_n_0 ,\tmp_26_reg_1904[0]_i_8_n_0 ,\tmp_26_reg_1904[0]_i_9_n_0 }));
  CARRY4 \tmp_26_reg_1904_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_26_reg_1904_reg[0]_i_4_n_0 ,\tmp_26_reg_1904_reg[0]_i_4_n_1 ,\tmp_26_reg_1904_reg[0]_i_4_n_2 ,\tmp_26_reg_1904_reg[0]_i_4_n_3 }),
        .CYINIT(\tmp_26_reg_1904[0]_i_10_n_0 ),
        .DI({\tmp_26_reg_1904[0]_i_11_n_0 ,\tmp_26_reg_1904[0]_i_12_n_0 ,1'b0,\tmp_26_reg_1904[0]_i_13_n_0 }),
        .O(\NLW_tmp_26_reg_1904_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_26_reg_1904[0]_i_14_n_0 ,\tmp_26_reg_1904[0]_i_15_n_0 ,\tmp_26_reg_1904[0]_i_16_n_0 ,\tmp_26_reg_1904[0]_i_17_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_1_reg_1827[0]_i_10 
       (.I0(tmp_24_fu_1022_p4[1]),
        .I1(tmp_24_fu_1022_p4[0]),
        .O(\tmp_27_1_reg_1827[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_1_reg_1827[0]_i_11 
       (.I0(tmp_24_fu_1022_p4[8]),
        .I1(tmp_24_fu_1022_p4[9]),
        .O(\tmp_27_1_reg_1827[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_1_reg_1827[0]_i_12 
       (.I0(tmp_24_fu_1022_p4[6]),
        .I1(tmp_24_fu_1022_p4[7]),
        .O(\tmp_27_1_reg_1827[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_1_reg_1827[0]_i_13 
       (.I0(tmp_24_fu_1022_p4[2]),
        .I1(tmp_24_fu_1022_p4[3]),
        .O(\tmp_27_1_reg_1827[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_1_reg_1827[0]_i_14 
       (.I0(tmp_24_fu_1022_p4[9]),
        .I1(tmp_24_fu_1022_p4[8]),
        .O(\tmp_27_1_reg_1827[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_1_reg_1827[0]_i_15 
       (.I0(tmp_24_fu_1022_p4[7]),
        .I1(tmp_24_fu_1022_p4[6]),
        .O(\tmp_27_1_reg_1827[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_1_reg_1827[0]_i_16 
       (.I0(tmp_24_fu_1022_p4[4]),
        .I1(tmp_24_fu_1022_p4[5]),
        .O(\tmp_27_1_reg_1827[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_1_reg_1827[0]_i_17 
       (.I0(tmp_24_fu_1022_p4[3]),
        .I1(tmp_24_fu_1022_p4[2]),
        .O(\tmp_27_1_reg_1827[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_1_reg_1827[0]_i_3 
       (.I0(tmp_70_reg_1791),
        .O(\tmp_27_1_reg_1827[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_1_reg_1827[0]_i_5 
       (.I0(scaled_power_V_1_reg_1786[16]),
        .I1(scaled_power_V_1_reg_1786[17]),
        .O(\tmp_27_1_reg_1827[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_1_reg_1827[0]_i_6 
       (.I0(scaled_power_V_1_reg_1786[17]),
        .I1(scaled_power_V_1_reg_1786[16]),
        .O(\tmp_27_1_reg_1827[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_1_reg_1827[0]_i_7 
       (.I0(tmp_24_fu_1022_p4[14]),
        .I1(tmp_24_fu_1022_p4[15]),
        .O(\tmp_27_1_reg_1827[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_1_reg_1827[0]_i_8 
       (.I0(tmp_24_fu_1022_p4[12]),
        .I1(tmp_24_fu_1022_p4[13]),
        .O(\tmp_27_1_reg_1827[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_1_reg_1827[0]_i_9 
       (.I0(tmp_24_fu_1022_p4[10]),
        .I1(tmp_24_fu_1022_p4[11]),
        .O(\tmp_27_1_reg_1827[0]_i_9_n_0 ));
  FDRE \tmp_27_1_reg_1827_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_27_1_fu_930_p2),
        .Q(tmp_27_1_reg_1827),
        .R(1'b0));
  CARRY4 \tmp_27_1_reg_1827_reg[0]_i_1 
       (.CI(\tmp_27_1_reg_1827_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_27_1_reg_1827_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_27_1_fu_930_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_27_1_reg_1827_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_27_1_reg_1827[0]_i_3_n_0 }));
  CARRY4 \tmp_27_1_reg_1827_reg[0]_i_2 
       (.CI(\tmp_27_1_reg_1827_reg[0]_i_4_n_0 ),
        .CO({\tmp_27_1_reg_1827_reg[0]_i_2_n_0 ,\tmp_27_1_reg_1827_reg[0]_i_2_n_1 ,\tmp_27_1_reg_1827_reg[0]_i_2_n_2 ,\tmp_27_1_reg_1827_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_27_1_reg_1827[0]_i_5_n_0 ,tmp_24_fu_1022_p4[15],1'b0,1'b0}),
        .O(\NLW_tmp_27_1_reg_1827_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_27_1_reg_1827[0]_i_6_n_0 ,\tmp_27_1_reg_1827[0]_i_7_n_0 ,\tmp_27_1_reg_1827[0]_i_8_n_0 ,\tmp_27_1_reg_1827[0]_i_9_n_0 }));
  CARRY4 \tmp_27_1_reg_1827_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_27_1_reg_1827_reg[0]_i_4_n_0 ,\tmp_27_1_reg_1827_reg[0]_i_4_n_1 ,\tmp_27_1_reg_1827_reg[0]_i_4_n_2 ,\tmp_27_1_reg_1827_reg[0]_i_4_n_3 }),
        .CYINIT(\tmp_27_1_reg_1827[0]_i_10_n_0 ),
        .DI({\tmp_27_1_reg_1827[0]_i_11_n_0 ,\tmp_27_1_reg_1827[0]_i_12_n_0 ,1'b0,\tmp_27_1_reg_1827[0]_i_13_n_0 }),
        .O(\NLW_tmp_27_1_reg_1827_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_27_1_reg_1827[0]_i_14_n_0 ,\tmp_27_1_reg_1827[0]_i_15_n_0 ,\tmp_27_1_reg_1827[0]_i_16_n_0 ,\tmp_27_1_reg_1827[0]_i_17_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_2_reg_1950[0]_i_10 
       (.I0(tmp_30_fu_1285_p4[1]),
        .I1(tmp_30_fu_1285_p4[0]),
        .O(\tmp_27_2_reg_1950[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_2_reg_1950[0]_i_11 
       (.I0(tmp_30_fu_1285_p4[8]),
        .I1(tmp_30_fu_1285_p4[9]),
        .O(\tmp_27_2_reg_1950[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_2_reg_1950[0]_i_12 
       (.I0(tmp_30_fu_1285_p4[6]),
        .I1(tmp_30_fu_1285_p4[7]),
        .O(\tmp_27_2_reg_1950[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_2_reg_1950[0]_i_13 
       (.I0(tmp_30_fu_1285_p4[2]),
        .I1(tmp_30_fu_1285_p4[3]),
        .O(\tmp_27_2_reg_1950[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_2_reg_1950[0]_i_14 
       (.I0(tmp_30_fu_1285_p4[9]),
        .I1(tmp_30_fu_1285_p4[8]),
        .O(\tmp_27_2_reg_1950[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_2_reg_1950[0]_i_15 
       (.I0(tmp_30_fu_1285_p4[7]),
        .I1(tmp_30_fu_1285_p4[6]),
        .O(\tmp_27_2_reg_1950[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_2_reg_1950[0]_i_16 
       (.I0(tmp_30_fu_1285_p4[4]),
        .I1(tmp_30_fu_1285_p4[5]),
        .O(\tmp_27_2_reg_1950[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_2_reg_1950[0]_i_17 
       (.I0(tmp_30_fu_1285_p4[3]),
        .I1(tmp_30_fu_1285_p4[2]),
        .O(\tmp_27_2_reg_1950[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_2_reg_1950[0]_i_3 
       (.I0(tmp_78_reg_1919),
        .O(\tmp_27_2_reg_1950[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_2_reg_1950[0]_i_5 
       (.I0(scaled_power_V_2_reg_1914[16]),
        .I1(scaled_power_V_2_reg_1914[17]),
        .O(\tmp_27_2_reg_1950[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_2_reg_1950[0]_i_6 
       (.I0(scaled_power_V_2_reg_1914[17]),
        .I1(scaled_power_V_2_reg_1914[16]),
        .O(\tmp_27_2_reg_1950[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_2_reg_1950[0]_i_7 
       (.I0(tmp_30_fu_1285_p4[14]),
        .I1(tmp_30_fu_1285_p4[15]),
        .O(\tmp_27_2_reg_1950[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_2_reg_1950[0]_i_8 
       (.I0(tmp_30_fu_1285_p4[12]),
        .I1(tmp_30_fu_1285_p4[13]),
        .O(\tmp_27_2_reg_1950[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_2_reg_1950[0]_i_9 
       (.I0(tmp_30_fu_1285_p4[10]),
        .I1(tmp_30_fu_1285_p4[11]),
        .O(\tmp_27_2_reg_1950[0]_i_9_n_0 ));
  FDRE \tmp_27_2_reg_1950_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_2_fu_1215_p2),
        .Q(tmp_27_2_reg_1950),
        .R(1'b0));
  CARRY4 \tmp_27_2_reg_1950_reg[0]_i_1 
       (.CI(\tmp_27_2_reg_1950_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_27_2_reg_1950_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_27_2_fu_1215_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_27_2_reg_1950_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_27_2_reg_1950[0]_i_3_n_0 }));
  CARRY4 \tmp_27_2_reg_1950_reg[0]_i_2 
       (.CI(\tmp_27_2_reg_1950_reg[0]_i_4_n_0 ),
        .CO({\tmp_27_2_reg_1950_reg[0]_i_2_n_0 ,\tmp_27_2_reg_1950_reg[0]_i_2_n_1 ,\tmp_27_2_reg_1950_reg[0]_i_2_n_2 ,\tmp_27_2_reg_1950_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_27_2_reg_1950[0]_i_5_n_0 ,tmp_30_fu_1285_p4[15],1'b0,1'b0}),
        .O(\NLW_tmp_27_2_reg_1950_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_27_2_reg_1950[0]_i_6_n_0 ,\tmp_27_2_reg_1950[0]_i_7_n_0 ,\tmp_27_2_reg_1950[0]_i_8_n_0 ,\tmp_27_2_reg_1950[0]_i_9_n_0 }));
  CARRY4 \tmp_27_2_reg_1950_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_27_2_reg_1950_reg[0]_i_4_n_0 ,\tmp_27_2_reg_1950_reg[0]_i_4_n_1 ,\tmp_27_2_reg_1950_reg[0]_i_4_n_2 ,\tmp_27_2_reg_1950_reg[0]_i_4_n_3 }),
        .CYINIT(\tmp_27_2_reg_1950[0]_i_10_n_0 ),
        .DI({\tmp_27_2_reg_1950[0]_i_11_n_0 ,\tmp_27_2_reg_1950[0]_i_12_n_0 ,1'b0,\tmp_27_2_reg_1950[0]_i_13_n_0 }),
        .O(\NLW_tmp_27_2_reg_1950_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_27_2_reg_1950[0]_i_14_n_0 ,\tmp_27_2_reg_1950[0]_i_15_n_0 ,\tmp_27_2_reg_1950[0]_i_16_n_0 ,\tmp_27_2_reg_1950[0]_i_17_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_3_reg_1986[0]_i_10 
       (.I0(tmp_33_fu_1354_p4[1]),
        .I1(tmp_33_fu_1354_p4[0]),
        .O(\tmp_27_3_reg_1986[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_3_reg_1986[0]_i_11 
       (.I0(tmp_33_fu_1354_p4[8]),
        .I1(tmp_33_fu_1354_p4[9]),
        .O(\tmp_27_3_reg_1986[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_3_reg_1986[0]_i_12 
       (.I0(tmp_33_fu_1354_p4[6]),
        .I1(tmp_33_fu_1354_p4[7]),
        .O(\tmp_27_3_reg_1986[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_3_reg_1986[0]_i_13 
       (.I0(tmp_33_fu_1354_p4[2]),
        .I1(tmp_33_fu_1354_p4[3]),
        .O(\tmp_27_3_reg_1986[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_3_reg_1986[0]_i_14 
       (.I0(tmp_33_fu_1354_p4[9]),
        .I1(tmp_33_fu_1354_p4[8]),
        .O(\tmp_27_3_reg_1986[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_3_reg_1986[0]_i_15 
       (.I0(tmp_33_fu_1354_p4[7]),
        .I1(tmp_33_fu_1354_p4[6]),
        .O(\tmp_27_3_reg_1986[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_3_reg_1986[0]_i_16 
       (.I0(tmp_33_fu_1354_p4[4]),
        .I1(tmp_33_fu_1354_p4[5]),
        .O(\tmp_27_3_reg_1986[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_3_reg_1986[0]_i_17 
       (.I0(tmp_33_fu_1354_p4[3]),
        .I1(tmp_33_fu_1354_p4[2]),
        .O(\tmp_27_3_reg_1986[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_3_reg_1986[0]_i_3 
       (.I0(tmp_94_reg_1965),
        .O(\tmp_27_3_reg_1986[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_3_reg_1986[0]_i_5 
       (.I0(scaled_power_V_3_reg_1960[16]),
        .I1(scaled_power_V_3_reg_1960[17]),
        .O(\tmp_27_3_reg_1986[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_3_reg_1986[0]_i_6 
       (.I0(scaled_power_V_3_reg_1960[17]),
        .I1(scaled_power_V_3_reg_1960[16]),
        .O(\tmp_27_3_reg_1986[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_3_reg_1986[0]_i_7 
       (.I0(tmp_33_fu_1354_p4[14]),
        .I1(tmp_33_fu_1354_p4[15]),
        .O(\tmp_27_3_reg_1986[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_3_reg_1986[0]_i_8 
       (.I0(tmp_33_fu_1354_p4[12]),
        .I1(tmp_33_fu_1354_p4[13]),
        .O(\tmp_27_3_reg_1986[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_3_reg_1986[0]_i_9 
       (.I0(tmp_33_fu_1354_p4[10]),
        .I1(tmp_33_fu_1354_p4[11]),
        .O(\tmp_27_3_reg_1986[0]_i_9_n_0 ));
  FDRE \tmp_27_3_reg_1986_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_27_3_fu_1313_p2),
        .Q(tmp_27_3_reg_1986),
        .R(1'b0));
  CARRY4 \tmp_27_3_reg_1986_reg[0]_i_1 
       (.CI(\tmp_27_3_reg_1986_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_27_3_reg_1986_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_27_3_fu_1313_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_27_3_reg_1986_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_27_3_reg_1986[0]_i_3_n_0 }));
  CARRY4 \tmp_27_3_reg_1986_reg[0]_i_2 
       (.CI(\tmp_27_3_reg_1986_reg[0]_i_4_n_0 ),
        .CO({\tmp_27_3_reg_1986_reg[0]_i_2_n_0 ,\tmp_27_3_reg_1986_reg[0]_i_2_n_1 ,\tmp_27_3_reg_1986_reg[0]_i_2_n_2 ,\tmp_27_3_reg_1986_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_27_3_reg_1986[0]_i_5_n_0 ,tmp_33_fu_1354_p4[15],1'b0,1'b0}),
        .O(\NLW_tmp_27_3_reg_1986_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_27_3_reg_1986[0]_i_6_n_0 ,\tmp_27_3_reg_1986[0]_i_7_n_0 ,\tmp_27_3_reg_1986[0]_i_8_n_0 ,\tmp_27_3_reg_1986[0]_i_9_n_0 }));
  CARRY4 \tmp_27_3_reg_1986_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_27_3_reg_1986_reg[0]_i_4_n_0 ,\tmp_27_3_reg_1986_reg[0]_i_4_n_1 ,\tmp_27_3_reg_1986_reg[0]_i_4_n_2 ,\tmp_27_3_reg_1986_reg[0]_i_4_n_3 }),
        .CYINIT(\tmp_27_3_reg_1986[0]_i_10_n_0 ),
        .DI({\tmp_27_3_reg_1986[0]_i_11_n_0 ,\tmp_27_3_reg_1986[0]_i_12_n_0 ,1'b0,\tmp_27_3_reg_1986[0]_i_13_n_0 }),
        .O(\NLW_tmp_27_3_reg_1986_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_27_3_reg_1986[0]_i_14_n_0 ,\tmp_27_3_reg_1986[0]_i_15_n_0 ,\tmp_27_3_reg_1986[0]_i_16_n_0 ,\tmp_27_3_reg_1986[0]_i_17_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_4_reg_1899[0]_i_10 
       (.I0(tmp_35_fu_1159_p4[1]),
        .I1(tmp_35_fu_1159_p4[0]),
        .O(\tmp_27_4_reg_1899[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_4_reg_1899[0]_i_11 
       (.I0(tmp_35_fu_1159_p4[8]),
        .I1(tmp_35_fu_1159_p4[9]),
        .O(\tmp_27_4_reg_1899[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_4_reg_1899[0]_i_12 
       (.I0(tmp_35_fu_1159_p4[6]),
        .I1(tmp_35_fu_1159_p4[7]),
        .O(\tmp_27_4_reg_1899[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_4_reg_1899[0]_i_13 
       (.I0(tmp_35_fu_1159_p4[2]),
        .I1(tmp_35_fu_1159_p4[3]),
        .O(\tmp_27_4_reg_1899[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_4_reg_1899[0]_i_14 
       (.I0(tmp_35_fu_1159_p4[9]),
        .I1(tmp_35_fu_1159_p4[8]),
        .O(\tmp_27_4_reg_1899[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_4_reg_1899[0]_i_15 
       (.I0(tmp_35_fu_1159_p4[7]),
        .I1(tmp_35_fu_1159_p4[6]),
        .O(\tmp_27_4_reg_1899[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_4_reg_1899[0]_i_16 
       (.I0(tmp_35_fu_1159_p4[4]),
        .I1(tmp_35_fu_1159_p4[5]),
        .O(\tmp_27_4_reg_1899[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_4_reg_1899[0]_i_17 
       (.I0(tmp_35_fu_1159_p4[3]),
        .I1(tmp_35_fu_1159_p4[2]),
        .O(\tmp_27_4_reg_1899[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_4_reg_1899[0]_i_3 
       (.I0(tmp_98_reg_1847),
        .O(\tmp_27_4_reg_1899[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_4_reg_1899[0]_i_5 
       (.I0(scaled_power_V_4_reg_1842[16]),
        .I1(scaled_power_V_4_reg_1842[17]),
        .O(\tmp_27_4_reg_1899[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_4_reg_1899[0]_i_6 
       (.I0(scaled_power_V_4_reg_1842[17]),
        .I1(scaled_power_V_4_reg_1842[16]),
        .O(\tmp_27_4_reg_1899[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_4_reg_1899[0]_i_7 
       (.I0(tmp_35_fu_1159_p4[14]),
        .I1(tmp_35_fu_1159_p4[15]),
        .O(\tmp_27_4_reg_1899[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_4_reg_1899[0]_i_8 
       (.I0(tmp_35_fu_1159_p4[12]),
        .I1(tmp_35_fu_1159_p4[13]),
        .O(\tmp_27_4_reg_1899[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_4_reg_1899[0]_i_9 
       (.I0(tmp_35_fu_1159_p4[10]),
        .I1(tmp_35_fu_1159_p4[11]),
        .O(\tmp_27_4_reg_1899[0]_i_9_n_0 ));
  FDRE \tmp_27_4_reg_1899_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_27_4_fu_1079_p2),
        .Q(tmp_27_4_reg_1899),
        .R(1'b0));
  CARRY4 \tmp_27_4_reg_1899_reg[0]_i_1 
       (.CI(\tmp_27_4_reg_1899_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_27_4_reg_1899_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_27_4_fu_1079_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_27_4_reg_1899_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_27_4_reg_1899[0]_i_3_n_0 }));
  CARRY4 \tmp_27_4_reg_1899_reg[0]_i_2 
       (.CI(\tmp_27_4_reg_1899_reg[0]_i_4_n_0 ),
        .CO({\tmp_27_4_reg_1899_reg[0]_i_2_n_0 ,\tmp_27_4_reg_1899_reg[0]_i_2_n_1 ,\tmp_27_4_reg_1899_reg[0]_i_2_n_2 ,\tmp_27_4_reg_1899_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_27_4_reg_1899[0]_i_5_n_0 ,tmp_35_fu_1159_p4[15],1'b0,1'b0}),
        .O(\NLW_tmp_27_4_reg_1899_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_27_4_reg_1899[0]_i_6_n_0 ,\tmp_27_4_reg_1899[0]_i_7_n_0 ,\tmp_27_4_reg_1899[0]_i_8_n_0 ,\tmp_27_4_reg_1899[0]_i_9_n_0 }));
  CARRY4 \tmp_27_4_reg_1899_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_27_4_reg_1899_reg[0]_i_4_n_0 ,\tmp_27_4_reg_1899_reg[0]_i_4_n_1 ,\tmp_27_4_reg_1899_reg[0]_i_4_n_2 ,\tmp_27_4_reg_1899_reg[0]_i_4_n_3 }),
        .CYINIT(\tmp_27_4_reg_1899[0]_i_10_n_0 ),
        .DI({\tmp_27_4_reg_1899[0]_i_11_n_0 ,\tmp_27_4_reg_1899[0]_i_12_n_0 ,1'b0,\tmp_27_4_reg_1899[0]_i_13_n_0 }),
        .O(\NLW_tmp_27_4_reg_1899_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_27_4_reg_1899[0]_i_14_n_0 ,\tmp_27_4_reg_1899[0]_i_15_n_0 ,\tmp_27_4_reg_1899[0]_i_16_n_0 ,\tmp_27_4_reg_1899[0]_i_17_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_5_reg_2012[0]_i_10 
       (.I0(tmp_38_fu_1387_p4[1]),
        .I1(tmp_38_fu_1387_p4[0]),
        .O(\tmp_27_5_reg_2012[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_5_reg_2012[0]_i_11 
       (.I0(tmp_38_fu_1387_p4[8]),
        .I1(tmp_38_fu_1387_p4[9]),
        .O(\tmp_27_5_reg_2012[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_5_reg_2012[0]_i_12 
       (.I0(tmp_38_fu_1387_p4[6]),
        .I1(tmp_38_fu_1387_p4[7]),
        .O(\tmp_27_5_reg_2012[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_5_reg_2012[0]_i_13 
       (.I0(tmp_38_fu_1387_p4[2]),
        .I1(tmp_38_fu_1387_p4[3]),
        .O(\tmp_27_5_reg_2012[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_5_reg_2012[0]_i_14 
       (.I0(tmp_38_fu_1387_p4[9]),
        .I1(tmp_38_fu_1387_p4[8]),
        .O(\tmp_27_5_reg_2012[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_5_reg_2012[0]_i_15 
       (.I0(tmp_38_fu_1387_p4[7]),
        .I1(tmp_38_fu_1387_p4[6]),
        .O(\tmp_27_5_reg_2012[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_5_reg_2012[0]_i_16 
       (.I0(tmp_38_fu_1387_p4[4]),
        .I1(tmp_38_fu_1387_p4[5]),
        .O(\tmp_27_5_reg_2012[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_5_reg_2012[0]_i_17 
       (.I0(tmp_38_fu_1387_p4[3]),
        .I1(tmp_38_fu_1387_p4[2]),
        .O(\tmp_27_5_reg_2012[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_27_5_reg_2012[0]_i_3 
       (.I0(tmp_102_reg_2001),
        .O(\tmp_27_5_reg_2012[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_5_reg_2012[0]_i_5 
       (.I0(scaled_power_V_5_reg_1996[16]),
        .I1(scaled_power_V_5_reg_1996[17]),
        .O(\tmp_27_5_reg_2012[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_5_reg_2012[0]_i_6 
       (.I0(scaled_power_V_5_reg_1996[17]),
        .I1(scaled_power_V_5_reg_1996[16]),
        .O(\tmp_27_5_reg_2012[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_27_5_reg_2012[0]_i_7 
       (.I0(tmp_38_fu_1387_p4[14]),
        .I1(tmp_38_fu_1387_p4[15]),
        .O(\tmp_27_5_reg_2012[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_5_reg_2012[0]_i_8 
       (.I0(tmp_38_fu_1387_p4[12]),
        .I1(tmp_38_fu_1387_p4[13]),
        .O(\tmp_27_5_reg_2012[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_27_5_reg_2012[0]_i_9 
       (.I0(tmp_38_fu_1387_p4[10]),
        .I1(tmp_38_fu_1387_p4[11]),
        .O(\tmp_27_5_reg_2012[0]_i_9_n_0 ));
  FDRE \tmp_27_5_reg_2012_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_27_5_fu_1382_p2),
        .Q(tmp_27_5_reg_2012),
        .R(1'b0));
  CARRY4 \tmp_27_5_reg_2012_reg[0]_i_1 
       (.CI(\tmp_27_5_reg_2012_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_27_5_reg_2012_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_27_5_fu_1382_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_27_5_reg_2012_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_27_5_reg_2012[0]_i_3_n_0 }));
  CARRY4 \tmp_27_5_reg_2012_reg[0]_i_2 
       (.CI(\tmp_27_5_reg_2012_reg[0]_i_4_n_0 ),
        .CO({\tmp_27_5_reg_2012_reg[0]_i_2_n_0 ,\tmp_27_5_reg_2012_reg[0]_i_2_n_1 ,\tmp_27_5_reg_2012_reg[0]_i_2_n_2 ,\tmp_27_5_reg_2012_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_27_5_reg_2012[0]_i_5_n_0 ,tmp_38_fu_1387_p4[15],1'b0,1'b0}),
        .O(\NLW_tmp_27_5_reg_2012_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_27_5_reg_2012[0]_i_6_n_0 ,\tmp_27_5_reg_2012[0]_i_7_n_0 ,\tmp_27_5_reg_2012[0]_i_8_n_0 ,\tmp_27_5_reg_2012[0]_i_9_n_0 }));
  CARRY4 \tmp_27_5_reg_2012_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\tmp_27_5_reg_2012_reg[0]_i_4_n_0 ,\tmp_27_5_reg_2012_reg[0]_i_4_n_1 ,\tmp_27_5_reg_2012_reg[0]_i_4_n_2 ,\tmp_27_5_reg_2012_reg[0]_i_4_n_3 }),
        .CYINIT(\tmp_27_5_reg_2012[0]_i_10_n_0 ),
        .DI({\tmp_27_5_reg_2012[0]_i_11_n_0 ,\tmp_27_5_reg_2012[0]_i_12_n_0 ,1'b0,\tmp_27_5_reg_2012[0]_i_13_n_0 }),
        .O(\NLW_tmp_27_5_reg_2012_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_27_5_reg_2012[0]_i_14_n_0 ,\tmp_27_5_reg_2012[0]_i_15_n_0 ,\tmp_27_5_reg_2012[0]_i_16_n_0 ,\tmp_27_5_reg_2012[0]_i_17_n_0 }));
  FDRE \tmp_27_cast_reg_1606_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[0]),
        .Q(tmp_27_cast_reg_1606[0]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[10]),
        .Q(tmp_27_cast_reg_1606[10]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[11]),
        .Q(tmp_27_cast_reg_1606[11]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[12]),
        .Q(tmp_27_cast_reg_1606[12]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[13]),
        .Q(tmp_27_cast_reg_1606[13]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[14]),
        .Q(tmp_27_cast_reg_1606[14]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[15]),
        .Q(tmp_27_cast_reg_1606[15]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[16]),
        .Q(tmp_27_cast_reg_1606[16]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[17]),
        .Q(tmp_27_cast_reg_1606[17]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[18]),
        .Q(tmp_27_cast_reg_1606[18]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[19]),
        .Q(tmp_27_cast_reg_1606[19]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[1]),
        .Q(tmp_27_cast_reg_1606[1]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[20]),
        .Q(tmp_27_cast_reg_1606[20]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[21]),
        .Q(tmp_27_cast_reg_1606[21]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[22]),
        .Q(tmp_27_cast_reg_1606[22]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[23]),
        .Q(tmp_27_cast_reg_1606[23]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[24]),
        .Q(tmp_27_cast_reg_1606[24]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[25]),
        .Q(tmp_27_cast_reg_1606[25]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[26]),
        .Q(tmp_27_cast_reg_1606[26]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[27]),
        .Q(tmp_27_cast_reg_1606[27]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[28]),
        .Q(tmp_27_cast_reg_1606[28]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[29]),
        .Q(tmp_27_cast_reg_1606[29]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[2]),
        .Q(tmp_27_cast_reg_1606[2]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[30]),
        .Q(tmp_27_cast_reg_1606[30]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[31]),
        .Q(tmp_27_cast_reg_1606[31]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[32] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[32]),
        .Q(tmp_27_cast_reg_1606[32]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[3]),
        .Q(tmp_27_cast_reg_1606[3]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[4]),
        .Q(tmp_27_cast_reg_1606[4]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[5]),
        .Q(tmp_27_cast_reg_1606[5]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[6]),
        .Q(tmp_27_cast_reg_1606[6]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[7]),
        .Q(tmp_27_cast_reg_1606[7]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[8]),
        .Q(tmp_27_cast_reg_1606[8]),
        .R(1'b0));
  FDRE \tmp_27_cast_reg_1606_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(grp_fu_1421_p2[9]),
        .Q(tmp_27_cast_reg_1606[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[15]_i_1 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[15] ),
        .I1(tmp_27_cast_reg_1606[15]),
        .O(tmp_28_fu_580_p2[15]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[18]_i_2 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[18] ),
        .I1(tmp_27_cast_reg_1606[18]),
        .O(\tmp_28_reg_1634[18]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[18]_i_3 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[17] ),
        .I1(tmp_27_cast_reg_1606[17]),
        .O(\tmp_28_reg_1634[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[18]_i_4 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[16] ),
        .I1(tmp_27_cast_reg_1606[16]),
        .O(\tmp_28_reg_1634[18]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[18]_i_5 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[15] ),
        .I1(tmp_27_cast_reg_1606[15]),
        .O(\tmp_28_reg_1634[18]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[22]_i_2 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[22] ),
        .I1(tmp_27_cast_reg_1606[22]),
        .O(\tmp_28_reg_1634[22]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[22]_i_3 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[21] ),
        .I1(tmp_27_cast_reg_1606[21]),
        .O(\tmp_28_reg_1634[22]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[22]_i_4 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[20] ),
        .I1(tmp_27_cast_reg_1606[20]),
        .O(\tmp_28_reg_1634[22]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[22]_i_5 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[19] ),
        .I1(tmp_27_cast_reg_1606[19]),
        .O(\tmp_28_reg_1634[22]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[26]_i_2 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[26] ),
        .I1(tmp_27_cast_reg_1606[26]),
        .O(\tmp_28_reg_1634[26]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[26]_i_3 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[25] ),
        .I1(tmp_27_cast_reg_1606[25]),
        .O(\tmp_28_reg_1634[26]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[26]_i_4 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[24] ),
        .I1(tmp_27_cast_reg_1606[24]),
        .O(\tmp_28_reg_1634[26]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[26]_i_5 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[23] ),
        .I1(tmp_27_cast_reg_1606[23]),
        .O(\tmp_28_reg_1634[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[30]_i_2 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[30] ),
        .I1(tmp_27_cast_reg_1606[30]),
        .O(\tmp_28_reg_1634[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[30]_i_3 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[29] ),
        .I1(tmp_27_cast_reg_1606[29]),
        .O(\tmp_28_reg_1634[30]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[30]_i_4 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[28] ),
        .I1(tmp_27_cast_reg_1606[28]),
        .O(\tmp_28_reg_1634[30]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[30]_i_5 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[27] ),
        .I1(tmp_27_cast_reg_1606[27]),
        .O(\tmp_28_reg_1634[30]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_28_reg_1634[32]_i_2 
       (.I0(tmp_27_cast_reg_1606[31]),
        .O(\tmp_28_reg_1634[32]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_28_reg_1634[32]_i_3 
       (.I0(tmp_27_cast_reg_1606[31]),
        .I1(tmp_27_cast_reg_1606[32]),
        .O(\tmp_28_reg_1634[32]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_1634[32]_i_4 
       (.I0(tmp_27_cast_reg_1606[31]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[31] ),
        .O(\tmp_28_reg_1634[32]_i_4_n_0 ));
  FDRE \tmp_28_reg_1634_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[0]),
        .Q(tmp_28_reg_1634[0]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[10]),
        .Q(tmp_28_reg_1634[10]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[11]),
        .Q(tmp_28_reg_1634[11]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[12]),
        .Q(tmp_28_reg_1634[12]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[13]),
        .Q(tmp_28_reg_1634[13]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[14]),
        .Q(tmp_28_reg_1634[14]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[15]),
        .Q(tmp_28_reg_1634[15]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[16]),
        .Q(tmp_28_reg_1634[16]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[17]),
        .Q(tmp_28_reg_1634[17]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[18]),
        .Q(tmp_28_reg_1634[18]),
        .R(1'b0));
  CARRY4 \tmp_28_reg_1634_reg[18]_i_1 
       (.CI(1'b0),
        .CO({\tmp_28_reg_1634_reg[18]_i_1_n_0 ,\tmp_28_reg_1634_reg[18]_i_1_n_1 ,\tmp_28_reg_1634_reg[18]_i_1_n_2 ,\tmp_28_reg_1634_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_cast_reg_1589_reg_n_0_[18] ,\p_Val2_7_cast_reg_1589_reg_n_0_[17] ,\p_Val2_7_cast_reg_1589_reg_n_0_[16] ,\p_Val2_7_cast_reg_1589_reg_n_0_[15] }),
        .O({tmp_28_fu_580_p2[18:16],\NLW_tmp_28_reg_1634_reg[18]_i_1_O_UNCONNECTED [0]}),
        .S({\tmp_28_reg_1634[18]_i_2_n_0 ,\tmp_28_reg_1634[18]_i_3_n_0 ,\tmp_28_reg_1634[18]_i_4_n_0 ,\tmp_28_reg_1634[18]_i_5_n_0 }));
  FDRE \tmp_28_reg_1634_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[19]),
        .Q(tmp_28_reg_1634[19]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[1]),
        .Q(tmp_28_reg_1634[1]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[20]),
        .Q(tmp_28_reg_1634[20]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[21]),
        .Q(tmp_28_reg_1634[21]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[22]),
        .Q(tmp_28_reg_1634[22]),
        .R(1'b0));
  CARRY4 \tmp_28_reg_1634_reg[22]_i_1 
       (.CI(\tmp_28_reg_1634_reg[18]_i_1_n_0 ),
        .CO({\tmp_28_reg_1634_reg[22]_i_1_n_0 ,\tmp_28_reg_1634_reg[22]_i_1_n_1 ,\tmp_28_reg_1634_reg[22]_i_1_n_2 ,\tmp_28_reg_1634_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_cast_reg_1589_reg_n_0_[22] ,\p_Val2_7_cast_reg_1589_reg_n_0_[21] ,\p_Val2_7_cast_reg_1589_reg_n_0_[20] ,\p_Val2_7_cast_reg_1589_reg_n_0_[19] }),
        .O(tmp_28_fu_580_p2[22:19]),
        .S({\tmp_28_reg_1634[22]_i_2_n_0 ,\tmp_28_reg_1634[22]_i_3_n_0 ,\tmp_28_reg_1634[22]_i_4_n_0 ,\tmp_28_reg_1634[22]_i_5_n_0 }));
  FDRE \tmp_28_reg_1634_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[23]),
        .Q(tmp_28_reg_1634[23]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[24]),
        .Q(tmp_28_reg_1634[24]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[25]),
        .Q(tmp_28_reg_1634[25]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[26]),
        .Q(tmp_28_reg_1634[26]),
        .R(1'b0));
  CARRY4 \tmp_28_reg_1634_reg[26]_i_1 
       (.CI(\tmp_28_reg_1634_reg[22]_i_1_n_0 ),
        .CO({\tmp_28_reg_1634_reg[26]_i_1_n_0 ,\tmp_28_reg_1634_reg[26]_i_1_n_1 ,\tmp_28_reg_1634_reg[26]_i_1_n_2 ,\tmp_28_reg_1634_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_cast_reg_1589_reg_n_0_[26] ,\p_Val2_7_cast_reg_1589_reg_n_0_[25] ,\p_Val2_7_cast_reg_1589_reg_n_0_[24] ,\p_Val2_7_cast_reg_1589_reg_n_0_[23] }),
        .O(tmp_28_fu_580_p2[26:23]),
        .S({\tmp_28_reg_1634[26]_i_2_n_0 ,\tmp_28_reg_1634[26]_i_3_n_0 ,\tmp_28_reg_1634[26]_i_4_n_0 ,\tmp_28_reg_1634[26]_i_5_n_0 }));
  FDRE \tmp_28_reg_1634_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[27]),
        .Q(tmp_28_reg_1634[27]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[28]),
        .Q(tmp_28_reg_1634[28]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[29]),
        .Q(tmp_28_reg_1634[29]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[2]),
        .Q(tmp_28_reg_1634[2]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[30]),
        .Q(tmp_28_reg_1634[30]),
        .R(1'b0));
  CARRY4 \tmp_28_reg_1634_reg[30]_i_1 
       (.CI(\tmp_28_reg_1634_reg[26]_i_1_n_0 ),
        .CO({\tmp_28_reg_1634_reg[30]_i_1_n_0 ,\tmp_28_reg_1634_reg[30]_i_1_n_1 ,\tmp_28_reg_1634_reg[30]_i_1_n_2 ,\tmp_28_reg_1634_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\p_Val2_7_cast_reg_1589_reg_n_0_[30] ,\p_Val2_7_cast_reg_1589_reg_n_0_[29] ,\p_Val2_7_cast_reg_1589_reg_n_0_[28] ,\p_Val2_7_cast_reg_1589_reg_n_0_[27] }),
        .O(tmp_28_fu_580_p2[30:27]),
        .S({\tmp_28_reg_1634[30]_i_2_n_0 ,\tmp_28_reg_1634[30]_i_3_n_0 ,\tmp_28_reg_1634[30]_i_4_n_0 ,\tmp_28_reg_1634[30]_i_5_n_0 }));
  FDRE \tmp_28_reg_1634_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[31]),
        .Q(tmp_28_reg_1634[31]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[32] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_28_fu_580_p2[32]),
        .Q(tmp_28_reg_1634[32]),
        .R(1'b0));
  CARRY4 \tmp_28_reg_1634_reg[32]_i_1 
       (.CI(\tmp_28_reg_1634_reg[30]_i_1_n_0 ),
        .CO({\NLW_tmp_28_reg_1634_reg[32]_i_1_CO_UNCONNECTED [3:1],\tmp_28_reg_1634_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_28_reg_1634[32]_i_2_n_0 }),
        .O({\NLW_tmp_28_reg_1634_reg[32]_i_1_O_UNCONNECTED [3:2],tmp_28_fu_580_p2[32:31]}),
        .S({1'b0,1'b0,\tmp_28_reg_1634[32]_i_3_n_0 ,\tmp_28_reg_1634[32]_i_4_n_0 }));
  FDRE \tmp_28_reg_1634_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[3]),
        .Q(tmp_28_reg_1634[3]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[4]),
        .Q(tmp_28_reg_1634[4]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[5]),
        .Q(tmp_28_reg_1634[5]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[6]),
        .Q(tmp_28_reg_1634[6]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[7]),
        .Q(tmp_28_reg_1634[7]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[8]),
        .Q(tmp_28_reg_1634[8]),
        .R(1'b0));
  FDRE \tmp_28_reg_1634_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_27_cast_reg_1606[9]),
        .Q(tmp_28_reg_1634[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[11]_i_2 
       (.I0(tmp_11_cast_reg_1549[11]),
        .O(\tmp_31_reg_1639[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[11]_i_3 
       (.I0(tmp_11_cast_reg_1549[10]),
        .O(\tmp_31_reg_1639[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[11]_i_4 
       (.I0(tmp_11_cast_reg_1549[9]),
        .O(\tmp_31_reg_1639[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[11]_i_5 
       (.I0(tmp_11_cast_reg_1549[8]),
        .O(\tmp_31_reg_1639[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[15]_i_2 
       (.I0(tmp_11_cast_reg_1549[15]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[15] ),
        .O(\tmp_31_reg_1639[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[15]_i_3 
       (.I0(tmp_11_cast_reg_1549[14]),
        .O(\tmp_31_reg_1639[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[15]_i_4 
       (.I0(tmp_11_cast_reg_1549[13]),
        .O(\tmp_31_reg_1639[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[15]_i_5 
       (.I0(tmp_11_cast_reg_1549[12]),
        .O(\tmp_31_reg_1639[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[19]_i_2 
       (.I0(tmp_11_cast_reg_1549[19]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[19] ),
        .O(\tmp_31_reg_1639[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[19]_i_3 
       (.I0(tmp_11_cast_reg_1549[18]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[18] ),
        .O(\tmp_31_reg_1639[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[19]_i_4 
       (.I0(tmp_11_cast_reg_1549[17]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[17] ),
        .O(\tmp_31_reg_1639[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[19]_i_5 
       (.I0(tmp_11_cast_reg_1549[16]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[16] ),
        .O(\tmp_31_reg_1639[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[23]_i_2 
       (.I0(tmp_11_cast_reg_1549[23]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[23] ),
        .O(\tmp_31_reg_1639[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[23]_i_3 
       (.I0(tmp_11_cast_reg_1549[22]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[22] ),
        .O(\tmp_31_reg_1639[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[23]_i_4 
       (.I0(tmp_11_cast_reg_1549[21]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[21] ),
        .O(\tmp_31_reg_1639[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[23]_i_5 
       (.I0(tmp_11_cast_reg_1549[20]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[20] ),
        .O(\tmp_31_reg_1639[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[27]_i_2 
       (.I0(tmp_11_cast_reg_1549[27]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[27] ),
        .O(\tmp_31_reg_1639[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[27]_i_3 
       (.I0(tmp_11_cast_reg_1549[26]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[26] ),
        .O(\tmp_31_reg_1639[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[27]_i_4 
       (.I0(tmp_11_cast_reg_1549[25]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[25] ),
        .O(\tmp_31_reg_1639[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[27]_i_5 
       (.I0(tmp_11_cast_reg_1549[24]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[24] ),
        .O(\tmp_31_reg_1639[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[31]_i_2 
       (.I0(tmp_11_cast_reg_1549[31]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[31] ),
        .O(\tmp_31_reg_1639[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[31]_i_3 
       (.I0(tmp_11_cast_reg_1549[30]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[30] ),
        .O(\tmp_31_reg_1639[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[31]_i_4 
       (.I0(tmp_11_cast_reg_1549[29]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[29] ),
        .O(\tmp_31_reg_1639[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[31]_i_5 
       (.I0(tmp_11_cast_reg_1549[28]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[28] ),
        .O(\tmp_31_reg_1639[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_31_reg_1639[32]_i_2 
       (.I0(tmp_11_cast_reg_1549[32]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[31] ),
        .O(\tmp_31_reg_1639[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[3]_i_2 
       (.I0(tmp_11_cast_reg_1549[3]),
        .O(\tmp_31_reg_1639[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[3]_i_3 
       (.I0(tmp_11_cast_reg_1549[2]),
        .O(\tmp_31_reg_1639[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[3]_i_4 
       (.I0(tmp_11_cast_reg_1549[1]),
        .O(\tmp_31_reg_1639[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[3]_i_5 
       (.I0(tmp_11_cast_reg_1549[0]),
        .O(\tmp_31_reg_1639[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[7]_i_2 
       (.I0(tmp_11_cast_reg_1549[7]),
        .O(\tmp_31_reg_1639[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[7]_i_3 
       (.I0(tmp_11_cast_reg_1549[6]),
        .O(\tmp_31_reg_1639[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[7]_i_4 
       (.I0(tmp_11_cast_reg_1549[5]),
        .O(\tmp_31_reg_1639[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_31_reg_1639[7]_i_5 
       (.I0(tmp_11_cast_reg_1549[4]),
        .O(\tmp_31_reg_1639[7]_i_5_n_0 ));
  FDRE \tmp_31_reg_1639_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[0]),
        .Q(tmp_31_reg_1639[0]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[10]),
        .Q(tmp_31_reg_1639[10]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[11]),
        .Q(tmp_31_reg_1639[11]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[11]_i_1 
       (.CI(\tmp_31_reg_1639_reg[7]_i_1_n_0 ),
        .CO({\tmp_31_reg_1639_reg[11]_i_1_n_0 ,\tmp_31_reg_1639_reg[11]_i_1_n_1 ,\tmp_31_reg_1639_reg[11]_i_1_n_2 ,\tmp_31_reg_1639_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[11:8]),
        .O(tmp_31_fu_584_p2[11:8]),
        .S({\tmp_31_reg_1639[11]_i_2_n_0 ,\tmp_31_reg_1639[11]_i_3_n_0 ,\tmp_31_reg_1639[11]_i_4_n_0 ,\tmp_31_reg_1639[11]_i_5_n_0 }));
  FDRE \tmp_31_reg_1639_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[12]),
        .Q(tmp_31_reg_1639[12]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[13]),
        .Q(tmp_31_reg_1639[13]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[14]),
        .Q(tmp_31_reg_1639[14]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[15]),
        .Q(tmp_31_reg_1639[15]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[15]_i_1 
       (.CI(\tmp_31_reg_1639_reg[11]_i_1_n_0 ),
        .CO({\tmp_31_reg_1639_reg[15]_i_1_n_0 ,\tmp_31_reg_1639_reg[15]_i_1_n_1 ,\tmp_31_reg_1639_reg[15]_i_1_n_2 ,\tmp_31_reg_1639_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[15:12]),
        .O(tmp_31_fu_584_p2[15:12]),
        .S({\tmp_31_reg_1639[15]_i_2_n_0 ,\tmp_31_reg_1639[15]_i_3_n_0 ,\tmp_31_reg_1639[15]_i_4_n_0 ,\tmp_31_reg_1639[15]_i_5_n_0 }));
  FDRE \tmp_31_reg_1639_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[16]),
        .Q(tmp_31_reg_1639[16]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[17]),
        .Q(tmp_31_reg_1639[17]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[18]),
        .Q(tmp_31_reg_1639[18]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[19]),
        .Q(tmp_31_reg_1639[19]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[19]_i_1 
       (.CI(\tmp_31_reg_1639_reg[15]_i_1_n_0 ),
        .CO({\tmp_31_reg_1639_reg[19]_i_1_n_0 ,\tmp_31_reg_1639_reg[19]_i_1_n_1 ,\tmp_31_reg_1639_reg[19]_i_1_n_2 ,\tmp_31_reg_1639_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[19:16]),
        .O(tmp_31_fu_584_p2[19:16]),
        .S({\tmp_31_reg_1639[19]_i_2_n_0 ,\tmp_31_reg_1639[19]_i_3_n_0 ,\tmp_31_reg_1639[19]_i_4_n_0 ,\tmp_31_reg_1639[19]_i_5_n_0 }));
  FDRE \tmp_31_reg_1639_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[1]),
        .Q(tmp_31_reg_1639[1]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[20]),
        .Q(tmp_31_reg_1639[20]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[21]),
        .Q(tmp_31_reg_1639[21]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[22]),
        .Q(tmp_31_reg_1639[22]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[23]),
        .Q(tmp_31_reg_1639[23]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[23]_i_1 
       (.CI(\tmp_31_reg_1639_reg[19]_i_1_n_0 ),
        .CO({\tmp_31_reg_1639_reg[23]_i_1_n_0 ,\tmp_31_reg_1639_reg[23]_i_1_n_1 ,\tmp_31_reg_1639_reg[23]_i_1_n_2 ,\tmp_31_reg_1639_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[23:20]),
        .O(tmp_31_fu_584_p2[23:20]),
        .S({\tmp_31_reg_1639[23]_i_2_n_0 ,\tmp_31_reg_1639[23]_i_3_n_0 ,\tmp_31_reg_1639[23]_i_4_n_0 ,\tmp_31_reg_1639[23]_i_5_n_0 }));
  FDRE \tmp_31_reg_1639_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[24]),
        .Q(tmp_31_reg_1639[24]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[25]),
        .Q(tmp_31_reg_1639[25]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[26]),
        .Q(tmp_31_reg_1639[26]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[27]),
        .Q(tmp_31_reg_1639[27]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[27]_i_1 
       (.CI(\tmp_31_reg_1639_reg[23]_i_1_n_0 ),
        .CO({\tmp_31_reg_1639_reg[27]_i_1_n_0 ,\tmp_31_reg_1639_reg[27]_i_1_n_1 ,\tmp_31_reg_1639_reg[27]_i_1_n_2 ,\tmp_31_reg_1639_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[27:24]),
        .O(tmp_31_fu_584_p2[27:24]),
        .S({\tmp_31_reg_1639[27]_i_2_n_0 ,\tmp_31_reg_1639[27]_i_3_n_0 ,\tmp_31_reg_1639[27]_i_4_n_0 ,\tmp_31_reg_1639[27]_i_5_n_0 }));
  FDRE \tmp_31_reg_1639_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[28]),
        .Q(tmp_31_reg_1639[28]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[29]),
        .Q(tmp_31_reg_1639[29]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[2]),
        .Q(tmp_31_reg_1639[2]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[30]),
        .Q(tmp_31_reg_1639[30]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[31]),
        .Q(tmp_31_reg_1639[31]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[31]_i_1 
       (.CI(\tmp_31_reg_1639_reg[27]_i_1_n_0 ),
        .CO({\tmp_31_reg_1639_reg[31]_i_1_n_0 ,\tmp_31_reg_1639_reg[31]_i_1_n_1 ,\tmp_31_reg_1639_reg[31]_i_1_n_2 ,\tmp_31_reg_1639_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[31:28]),
        .O(tmp_31_fu_584_p2[31:28]),
        .S({\tmp_31_reg_1639[31]_i_2_n_0 ,\tmp_31_reg_1639[31]_i_3_n_0 ,\tmp_31_reg_1639[31]_i_4_n_0 ,\tmp_31_reg_1639[31]_i_5_n_0 }));
  FDRE \tmp_31_reg_1639_reg[32] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[32]),
        .Q(tmp_31_reg_1639[32]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[32]_i_1 
       (.CI(\tmp_31_reg_1639_reg[31]_i_1_n_0 ),
        .CO(\NLW_tmp_31_reg_1639_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_31_reg_1639_reg[32]_i_1_O_UNCONNECTED [3:1],tmp_31_fu_584_p2[32]}),
        .S({1'b0,1'b0,1'b0,\tmp_31_reg_1639[32]_i_2_n_0 }));
  FDRE \tmp_31_reg_1639_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[3]),
        .Q(tmp_31_reg_1639[3]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_31_reg_1639_reg[3]_i_1_n_0 ,\tmp_31_reg_1639_reg[3]_i_1_n_1 ,\tmp_31_reg_1639_reg[3]_i_1_n_2 ,\tmp_31_reg_1639_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(tmp_11_cast_reg_1549[3:0]),
        .O(tmp_31_fu_584_p2[3:0]),
        .S({\tmp_31_reg_1639[3]_i_2_n_0 ,\tmp_31_reg_1639[3]_i_3_n_0 ,\tmp_31_reg_1639[3]_i_4_n_0 ,\tmp_31_reg_1639[3]_i_5_n_0 }));
  FDRE \tmp_31_reg_1639_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[4]),
        .Q(tmp_31_reg_1639[4]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[5]),
        .Q(tmp_31_reg_1639[5]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[6]),
        .Q(tmp_31_reg_1639[6]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[7]),
        .Q(tmp_31_reg_1639[7]),
        .R(1'b0));
  CARRY4 \tmp_31_reg_1639_reg[7]_i_1 
       (.CI(\tmp_31_reg_1639_reg[3]_i_1_n_0 ),
        .CO({\tmp_31_reg_1639_reg[7]_i_1_n_0 ,\tmp_31_reg_1639_reg[7]_i_1_n_1 ,\tmp_31_reg_1639_reg[7]_i_1_n_2 ,\tmp_31_reg_1639_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_11_cast_reg_1549[7:4]),
        .O(tmp_31_fu_584_p2[7:4]),
        .S({\tmp_31_reg_1639[7]_i_2_n_0 ,\tmp_31_reg_1639[7]_i_3_n_0 ,\tmp_31_reg_1639[7]_i_4_n_0 ,\tmp_31_reg_1639[7]_i_5_n_0 }));
  FDRE \tmp_31_reg_1639_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[8]),
        .Q(tmp_31_reg_1639[8]),
        .R(1'b0));
  FDRE \tmp_31_reg_1639_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_31_fu_584_p2[9]),
        .Q(tmp_31_reg_1639[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[11]_i_2 
       (.I0(tmp_27_cast_reg_1606[11]),
        .O(\tmp_36_reg_1649[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[11]_i_3 
       (.I0(tmp_27_cast_reg_1606[10]),
        .O(\tmp_36_reg_1649[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[11]_i_4 
       (.I0(tmp_27_cast_reg_1606[9]),
        .O(\tmp_36_reg_1649[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[11]_i_5 
       (.I0(tmp_27_cast_reg_1606[8]),
        .O(\tmp_36_reg_1649[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[15]_i_2 
       (.I0(tmp_27_cast_reg_1606[15]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[15] ),
        .O(\tmp_36_reg_1649[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[15]_i_3 
       (.I0(tmp_27_cast_reg_1606[14]),
        .O(\tmp_36_reg_1649[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[15]_i_4 
       (.I0(tmp_27_cast_reg_1606[13]),
        .O(\tmp_36_reg_1649[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[15]_i_5 
       (.I0(tmp_27_cast_reg_1606[12]),
        .O(\tmp_36_reg_1649[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[19]_i_2 
       (.I0(tmp_27_cast_reg_1606[19]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[19] ),
        .O(\tmp_36_reg_1649[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[19]_i_3 
       (.I0(tmp_27_cast_reg_1606[18]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[18] ),
        .O(\tmp_36_reg_1649[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[19]_i_4 
       (.I0(tmp_27_cast_reg_1606[17]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[17] ),
        .O(\tmp_36_reg_1649[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[19]_i_5 
       (.I0(tmp_27_cast_reg_1606[16]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[16] ),
        .O(\tmp_36_reg_1649[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[23]_i_2 
       (.I0(tmp_27_cast_reg_1606[23]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[23] ),
        .O(\tmp_36_reg_1649[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[23]_i_3 
       (.I0(tmp_27_cast_reg_1606[22]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[22] ),
        .O(\tmp_36_reg_1649[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[23]_i_4 
       (.I0(tmp_27_cast_reg_1606[21]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[21] ),
        .O(\tmp_36_reg_1649[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[23]_i_5 
       (.I0(tmp_27_cast_reg_1606[20]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[20] ),
        .O(\tmp_36_reg_1649[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[27]_i_2 
       (.I0(tmp_27_cast_reg_1606[27]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[27] ),
        .O(\tmp_36_reg_1649[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[27]_i_3 
       (.I0(tmp_27_cast_reg_1606[26]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[26] ),
        .O(\tmp_36_reg_1649[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[27]_i_4 
       (.I0(tmp_27_cast_reg_1606[25]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[25] ),
        .O(\tmp_36_reg_1649[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[27]_i_5 
       (.I0(tmp_27_cast_reg_1606[24]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[24] ),
        .O(\tmp_36_reg_1649[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[31]_i_2 
       (.I0(\p_Val2_7_cast_reg_1589_reg_n_0_[31] ),
        .I1(tmp_27_cast_reg_1606[31]),
        .O(\tmp_36_reg_1649[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[31]_i_3 
       (.I0(tmp_27_cast_reg_1606[30]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[30] ),
        .O(\tmp_36_reg_1649[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[31]_i_4 
       (.I0(tmp_27_cast_reg_1606[29]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[29] ),
        .O(\tmp_36_reg_1649[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[31]_i_5 
       (.I0(tmp_27_cast_reg_1606[28]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[28] ),
        .O(\tmp_36_reg_1649[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_36_reg_1649[32]_i_2 
       (.I0(tmp_27_cast_reg_1606[32]),
        .I1(\p_Val2_7_cast_reg_1589_reg_n_0_[31] ),
        .O(\tmp_36_reg_1649[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[3]_i_2 
       (.I0(tmp_27_cast_reg_1606[3]),
        .O(\tmp_36_reg_1649[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[3]_i_3 
       (.I0(tmp_27_cast_reg_1606[2]),
        .O(\tmp_36_reg_1649[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[3]_i_4 
       (.I0(tmp_27_cast_reg_1606[1]),
        .O(\tmp_36_reg_1649[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[3]_i_5 
       (.I0(tmp_27_cast_reg_1606[0]),
        .O(\tmp_36_reg_1649[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[7]_i_2 
       (.I0(tmp_27_cast_reg_1606[7]),
        .O(\tmp_36_reg_1649[7]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[7]_i_3 
       (.I0(tmp_27_cast_reg_1606[6]),
        .O(\tmp_36_reg_1649[7]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[7]_i_4 
       (.I0(tmp_27_cast_reg_1606[5]),
        .O(\tmp_36_reg_1649[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_36_reg_1649[7]_i_5 
       (.I0(tmp_27_cast_reg_1606[4]),
        .O(\tmp_36_reg_1649[7]_i_5_n_0 ));
  FDRE \tmp_36_reg_1649_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[0]),
        .Q(tmp_36_reg_1649[0]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[10]),
        .Q(tmp_36_reg_1649[10]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[11]),
        .Q(tmp_36_reg_1649[11]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[11]_i_1 
       (.CI(\tmp_36_reg_1649_reg[7]_i_1_n_0 ),
        .CO({\tmp_36_reg_1649_reg[11]_i_1_n_0 ,\tmp_36_reg_1649_reg[11]_i_1_n_1 ,\tmp_36_reg_1649_reg[11]_i_1_n_2 ,\tmp_36_reg_1649_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1606[11:8]),
        .O(tmp_36_fu_605_p2[11:8]),
        .S({\tmp_36_reg_1649[11]_i_2_n_0 ,\tmp_36_reg_1649[11]_i_3_n_0 ,\tmp_36_reg_1649[11]_i_4_n_0 ,\tmp_36_reg_1649[11]_i_5_n_0 }));
  FDRE \tmp_36_reg_1649_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[12]),
        .Q(tmp_36_reg_1649[12]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[13]),
        .Q(tmp_36_reg_1649[13]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[14]),
        .Q(tmp_36_reg_1649[14]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[15]),
        .Q(tmp_36_reg_1649[15]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[15]_i_1 
       (.CI(\tmp_36_reg_1649_reg[11]_i_1_n_0 ),
        .CO({\tmp_36_reg_1649_reg[15]_i_1_n_0 ,\tmp_36_reg_1649_reg[15]_i_1_n_1 ,\tmp_36_reg_1649_reg[15]_i_1_n_2 ,\tmp_36_reg_1649_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1606[15:12]),
        .O(tmp_36_fu_605_p2[15:12]),
        .S({\tmp_36_reg_1649[15]_i_2_n_0 ,\tmp_36_reg_1649[15]_i_3_n_0 ,\tmp_36_reg_1649[15]_i_4_n_0 ,\tmp_36_reg_1649[15]_i_5_n_0 }));
  FDRE \tmp_36_reg_1649_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[16]),
        .Q(tmp_36_reg_1649[16]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[17]),
        .Q(tmp_36_reg_1649[17]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[18]),
        .Q(tmp_36_reg_1649[18]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[19]),
        .Q(tmp_36_reg_1649[19]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[19]_i_1 
       (.CI(\tmp_36_reg_1649_reg[15]_i_1_n_0 ),
        .CO({\tmp_36_reg_1649_reg[19]_i_1_n_0 ,\tmp_36_reg_1649_reg[19]_i_1_n_1 ,\tmp_36_reg_1649_reg[19]_i_1_n_2 ,\tmp_36_reg_1649_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1606[19:16]),
        .O(tmp_36_fu_605_p2[19:16]),
        .S({\tmp_36_reg_1649[19]_i_2_n_0 ,\tmp_36_reg_1649[19]_i_3_n_0 ,\tmp_36_reg_1649[19]_i_4_n_0 ,\tmp_36_reg_1649[19]_i_5_n_0 }));
  FDRE \tmp_36_reg_1649_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[1]),
        .Q(tmp_36_reg_1649[1]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[20]),
        .Q(tmp_36_reg_1649[20]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[21]),
        .Q(tmp_36_reg_1649[21]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[22]),
        .Q(tmp_36_reg_1649[22]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[23]),
        .Q(tmp_36_reg_1649[23]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[23]_i_1 
       (.CI(\tmp_36_reg_1649_reg[19]_i_1_n_0 ),
        .CO({\tmp_36_reg_1649_reg[23]_i_1_n_0 ,\tmp_36_reg_1649_reg[23]_i_1_n_1 ,\tmp_36_reg_1649_reg[23]_i_1_n_2 ,\tmp_36_reg_1649_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1606[23:20]),
        .O(tmp_36_fu_605_p2[23:20]),
        .S({\tmp_36_reg_1649[23]_i_2_n_0 ,\tmp_36_reg_1649[23]_i_3_n_0 ,\tmp_36_reg_1649[23]_i_4_n_0 ,\tmp_36_reg_1649[23]_i_5_n_0 }));
  FDRE \tmp_36_reg_1649_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[24]),
        .Q(tmp_36_reg_1649[24]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[25]),
        .Q(tmp_36_reg_1649[25]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[26]),
        .Q(tmp_36_reg_1649[26]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[27]),
        .Q(tmp_36_reg_1649[27]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[27]_i_1 
       (.CI(\tmp_36_reg_1649_reg[23]_i_1_n_0 ),
        .CO({\tmp_36_reg_1649_reg[27]_i_1_n_0 ,\tmp_36_reg_1649_reg[27]_i_1_n_1 ,\tmp_36_reg_1649_reg[27]_i_1_n_2 ,\tmp_36_reg_1649_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1606[27:24]),
        .O(tmp_36_fu_605_p2[27:24]),
        .S({\tmp_36_reg_1649[27]_i_2_n_0 ,\tmp_36_reg_1649[27]_i_3_n_0 ,\tmp_36_reg_1649[27]_i_4_n_0 ,\tmp_36_reg_1649[27]_i_5_n_0 }));
  FDRE \tmp_36_reg_1649_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[28]),
        .Q(tmp_36_reg_1649[28]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[29]),
        .Q(tmp_36_reg_1649[29]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[2]),
        .Q(tmp_36_reg_1649[2]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[30]),
        .Q(tmp_36_reg_1649[30]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[31]),
        .Q(tmp_36_reg_1649[31]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[31]_i_1 
       (.CI(\tmp_36_reg_1649_reg[27]_i_1_n_0 ),
        .CO({\tmp_36_reg_1649_reg[31]_i_1_n_0 ,\tmp_36_reg_1649_reg[31]_i_1_n_1 ,\tmp_36_reg_1649_reg[31]_i_1_n_2 ,\tmp_36_reg_1649_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1606[31:28]),
        .O(tmp_36_fu_605_p2[31:28]),
        .S({\tmp_36_reg_1649[31]_i_2_n_0 ,\tmp_36_reg_1649[31]_i_3_n_0 ,\tmp_36_reg_1649[31]_i_4_n_0 ,\tmp_36_reg_1649[31]_i_5_n_0 }));
  FDRE \tmp_36_reg_1649_reg[32] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[32]),
        .Q(tmp_36_reg_1649[32]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[32]_i_1 
       (.CI(\tmp_36_reg_1649_reg[31]_i_1_n_0 ),
        .CO(\NLW_tmp_36_reg_1649_reg[32]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_36_reg_1649_reg[32]_i_1_O_UNCONNECTED [3:1],tmp_36_fu_605_p2[32]}),
        .S({1'b0,1'b0,1'b0,\tmp_36_reg_1649[32]_i_2_n_0 }));
  FDRE \tmp_36_reg_1649_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[3]),
        .Q(tmp_36_reg_1649[3]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_36_reg_1649_reg[3]_i_1_n_0 ,\tmp_36_reg_1649_reg[3]_i_1_n_1 ,\tmp_36_reg_1649_reg[3]_i_1_n_2 ,\tmp_36_reg_1649_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(tmp_27_cast_reg_1606[3:0]),
        .O(tmp_36_fu_605_p2[3:0]),
        .S({\tmp_36_reg_1649[3]_i_2_n_0 ,\tmp_36_reg_1649[3]_i_3_n_0 ,\tmp_36_reg_1649[3]_i_4_n_0 ,\tmp_36_reg_1649[3]_i_5_n_0 }));
  FDRE \tmp_36_reg_1649_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[4]),
        .Q(tmp_36_reg_1649[4]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[5]),
        .Q(tmp_36_reg_1649[5]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[6]),
        .Q(tmp_36_reg_1649[6]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[7]),
        .Q(tmp_36_reg_1649[7]),
        .R(1'b0));
  CARRY4 \tmp_36_reg_1649_reg[7]_i_1 
       (.CI(\tmp_36_reg_1649_reg[3]_i_1_n_0 ),
        .CO({\tmp_36_reg_1649_reg[7]_i_1_n_0 ,\tmp_36_reg_1649_reg[7]_i_1_n_1 ,\tmp_36_reg_1649_reg[7]_i_1_n_2 ,\tmp_36_reg_1649_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_27_cast_reg_1606[7:4]),
        .O(tmp_36_fu_605_p2[7:4]),
        .S({\tmp_36_reg_1649[7]_i_2_n_0 ,\tmp_36_reg_1649[7]_i_3_n_0 ,\tmp_36_reg_1649[7]_i_4_n_0 ,\tmp_36_reg_1649[7]_i_5_n_0 }));
  FDRE \tmp_36_reg_1649_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[8]),
        .Q(tmp_36_reg_1649[8]),
        .R(1'b0));
  FDRE \tmp_36_reg_1649_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_36_fu_605_p2[9]),
        .Q(tmp_36_reg_1649[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_39_reg_1507[14]_i_1 
       (.I0(tmp_25_reg_1479),
        .O(tmp_39_fu_344_p2));
  FDRE \tmp_39_reg_1507_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_39_fu_344_p2),
        .Q(tmp_39_reg_1507_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_3_reg_1497[14]_i_1 
       (.I0(tmp_fu_353_p3),
        .O(tmp_3_fu_322_p2));
  FDRE \tmp_3_reg_1497_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_3_fu_322_p2),
        .Q(tmp_3_reg_1497_reg),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[10]),
        .Q(\tmp_47_reg_1527_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[11]),
        .Q(\tmp_47_reg_1527_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[12]),
        .Q(\tmp_47_reg_1527_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[13]),
        .Q(\tmp_47_reg_1527_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[14]),
        .Q(\tmp_47_reg_1527_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[15]),
        .Q(\tmp_47_reg_1527_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[16]),
        .Q(\tmp_47_reg_1527_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[17]),
        .Q(\tmp_47_reg_1527_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[1] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[1]),
        .Q(\tmp_47_reg_1527_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[2]),
        .Q(\tmp_47_reg_1527_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[3]),
        .Q(\tmp_47_reg_1527_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[4]),
        .Q(\tmp_47_reg_1527_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[5]),
        .Q(\tmp_47_reg_1527_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[6]),
        .Q(\tmp_47_reg_1527_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[7]),
        .Q(\tmp_47_reg_1527_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[8]),
        .Q(\tmp_47_reg_1527_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_47_reg_1527_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(p_c_V_reg_1474[9]),
        .Q(\tmp_47_reg_1527_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_49_reg_1628[0]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[32] ),
        .I1(tmp_13_reg_1596[32]),
        .O(\tmp_49_reg_1628[0]_i_2_n_0 ));
  FDRE \tmp_49_reg_1628_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(p_Val2_11_s_fu_567_p2[33]),
        .Q(tmp_49_reg_1628),
        .R(1'b0));
  CARRY4 \tmp_49_reg_1628_reg[0]_i_1 
       (.CI(\p_Val2_11_s_reg_1623_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp_49_reg_1628_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_49_reg_1628_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_shl_cast_reg_1555_reg_n_0_[32] }),
        .O({\NLW_tmp_49_reg_1628_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_11_s_fu_567_p2[33:32]}),
        .S({1'b0,1'b0,1'b1,\tmp_49_reg_1628[0]_i_2_n_0 }));
  FDRE \tmp_58_reg_1732_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_100),
        .Q(tmp_58_reg_1732[0]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[10] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_90),
        .Q(tmp_58_reg_1732[10]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[11] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_89),
        .Q(tmp_58_reg_1732[11]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[12] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_88),
        .Q(tmp_58_reg_1732[12]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[13] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_87),
        .Q(tmp_58_reg_1732[13]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[14] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_86),
        .Q(tmp_58_reg_1732[14]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_85),
        .Q(tmp_58_reg_1732[15]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_84),
        .Q(tmp_58_reg_1732[16]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_83),
        .Q(tmp_58_reg_1732[17]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_82),
        .Q(tmp_58_reg_1732[18]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_81),
        .Q(tmp_58_reg_1732[19]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[1] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_99),
        .Q(tmp_58_reg_1732[1]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_80),
        .Q(tmp_58_reg_1732[20]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_79),
        .Q(tmp_58_reg_1732[21]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_78),
        .Q(tmp_58_reg_1732[22]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_77),
        .Q(tmp_58_reg_1732[23]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_76),
        .Q(tmp_58_reg_1732[24]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_75),
        .Q(tmp_58_reg_1732[25]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_74),
        .Q(tmp_58_reg_1732[26]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_73),
        .Q(tmp_58_reg_1732[27]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_72),
        .Q(tmp_58_reg_1732[28]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_71),
        .Q(tmp_58_reg_1732[29]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[2] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_98),
        .Q(tmp_58_reg_1732[2]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_70),
        .Q(tmp_58_reg_1732[30]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_69),
        .Q(tmp_58_reg_1732[31]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[32] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_68),
        .Q(tmp_58_reg_1732[32]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[3] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_97),
        .Q(tmp_58_reg_1732[3]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[4] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_96),
        .Q(tmp_58_reg_1732[4]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[5] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_95),
        .Q(tmp_58_reg_1732[5]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[6] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_94),
        .Q(tmp_58_reg_1732[6]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[7] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_93),
        .Q(tmp_58_reg_1732[7]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[8] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_92),
        .Q(tmp_58_reg_1732[8]),
        .R(1'b0));
  FDRE \tmp_58_reg_1732_reg[9] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(mixer_mul_53ns_49bkb_U3_n_91),
        .Q(tmp_58_reg_1732[9]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[15]),
        .Q(tmp_59_reg_1817[15]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[16]),
        .Q(tmp_59_reg_1817[16]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[17]),
        .Q(tmp_59_reg_1817[17]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[18] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[18]),
        .Q(tmp_59_reg_1817[18]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[19] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[19]),
        .Q(tmp_59_reg_1817[19]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[20] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[20]),
        .Q(tmp_59_reg_1817[20]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[21] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[21]),
        .Q(tmp_59_reg_1817[21]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[22] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[22]),
        .Q(tmp_59_reg_1817[22]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[23] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[23]),
        .Q(tmp_59_reg_1817[23]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[24] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[24]),
        .Q(tmp_59_reg_1817[24]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[25] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[25]),
        .Q(tmp_59_reg_1817[25]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[26] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[26]),
        .Q(tmp_59_reg_1817[26]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[27] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[27]),
        .Q(tmp_59_reg_1817[27]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[28] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[28]),
        .Q(tmp_59_reg_1817[28]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[29] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[29]),
        .Q(tmp_59_reg_1817[29]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[30] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[30]),
        .Q(tmp_59_reg_1817[30]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[31] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[31]),
        .Q(tmp_59_reg_1817[31]),
        .R(1'b0));
  FDRE \tmp_59_reg_1817_reg[32] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_58_reg_1732[32]),
        .Q(tmp_59_reg_1817[32]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_5_reg_1544[0]_i_10 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[0] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[1] ),
        .O(\tmp_5_reg_1544[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1544[0]_i_11 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[7] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[6] ),
        .O(\tmp_5_reg_1544[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_reg_1544[0]_i_12 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[4] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[5] ),
        .O(\tmp_5_reg_1544[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1544[0]_i_13 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[3] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[2] ),
        .O(\tmp_5_reg_1544[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_5_reg_1544[0]_i_14 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[0] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[1] ),
        .O(\tmp_5_reg_1544[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_reg_1544[0]_i_3 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[8] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[9] ),
        .O(\tmp_5_reg_1544[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1544[0]_i_4 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[14] ),
        .I1(tmp_42_fu_432_p3),
        .O(\tmp_5_reg_1544[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_reg_1544[0]_i_5 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[12] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[13] ),
        .O(\tmp_5_reg_1544[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_reg_1544[0]_i_6 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[10] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[11] ),
        .O(\tmp_5_reg_1544[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_5_reg_1544[0]_i_7 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[9] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[8] ),
        .O(\tmp_5_reg_1544[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_reg_1544[0]_i_8 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[6] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[7] ),
        .O(\tmp_5_reg_1544[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_5_reg_1544[0]_i_9 
       (.I0(\regs_in_V_load_3_reg_1512_reg_n_0_[2] ),
        .I1(\regs_in_V_load_3_reg_1512_reg_n_0_[3] ),
        .O(\tmp_5_reg_1544[0]_i_9_n_0 ));
  FDRE \tmp_5_reg_1544_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(tmp_5_fu_427_p2),
        .Q(tmp_5_reg_1544),
        .R(1'b0));
  CARRY4 \tmp_5_reg_1544_reg[0]_i_1 
       (.CI(\tmp_5_reg_1544_reg[0]_i_2_n_0 ),
        .CO({tmp_5_fu_427_p2,\tmp_5_reg_1544_reg[0]_i_1_n_1 ,\tmp_5_reg_1544_reg[0]_i_1_n_2 ,\tmp_5_reg_1544_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_5_reg_1544[0]_i_3_n_0 }),
        .O(\NLW_tmp_5_reg_1544_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1544[0]_i_4_n_0 ,\tmp_5_reg_1544[0]_i_5_n_0 ,\tmp_5_reg_1544[0]_i_6_n_0 ,\tmp_5_reg_1544[0]_i_7_n_0 }));
  CARRY4 \tmp_5_reg_1544_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_5_reg_1544_reg[0]_i_2_n_0 ,\tmp_5_reg_1544_reg[0]_i_2_n_1 ,\tmp_5_reg_1544_reg[0]_i_2_n_2 ,\tmp_5_reg_1544_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_5_reg_1544[0]_i_8_n_0 ,1'b0,\tmp_5_reg_1544[0]_i_9_n_0 ,\tmp_5_reg_1544[0]_i_10_n_0 }),
        .O(\NLW_tmp_5_reg_1544_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_5_reg_1544[0]_i_11_n_0 ,\tmp_5_reg_1544[0]_i_12_n_0 ,\tmp_5_reg_1544[0]_i_13_n_0 ,\tmp_5_reg_1544[0]_i_14_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[10]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[10] ),
        .O(tmp_61_fu_483_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[11]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[11] ),
        .O(tmp_61_fu_483_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[12]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[12] ),
        .O(tmp_61_fu_483_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[13]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[13] ),
        .O(tmp_61_fu_483_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[14]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[14] ),
        .O(tmp_61_fu_483_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[3]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[3] ),
        .O(tmp_61_fu_483_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[4]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[4] ),
        .O(tmp_61_fu_483_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[5]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[5] ),
        .O(tmp_61_fu_483_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[7]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[7] ),
        .O(tmp_61_fu_483_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \tmp_61_reg_1568[9]_i_1 
       (.I0(tmp_42_fu_432_p3),
        .I1(tmp_5_reg_1544),
        .I2(\regs_in_V_load_3_reg_1512_reg_n_0_[9] ),
        .O(tmp_61_fu_483_p3[9]));
  FDRE \tmp_61_reg_1568_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\regs_in_V_load_3_reg_1512_reg_n_0_[0] ),
        .Q(tmp_61_reg_1568[0]),
        .R(mixer_m_V_m_axi_U_n_116));
  FDRE \tmp_61_reg_1568_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[10]),
        .Q(tmp_61_reg_1568[10]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[11]),
        .Q(tmp_61_reg_1568[11]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[12]),
        .Q(tmp_61_reg_1568[12]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[13]),
        .Q(tmp_61_reg_1568[13]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[14]),
        .Q(tmp_61_reg_1568[14]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_42_fu_432_p3),
        .Q(tmp_61_reg_1568[15]),
        .R(mixer_m_V_m_axi_U_n_116));
  FDRE \tmp_61_reg_1568_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\regs_in_V_load_3_reg_1512_reg_n_0_[1] ),
        .Q(tmp_61_reg_1568[1]),
        .R(mixer_m_V_m_axi_U_n_116));
  FDRE \tmp_61_reg_1568_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\regs_in_V_load_3_reg_1512_reg_n_0_[2] ),
        .Q(tmp_61_reg_1568[2]),
        .R(mixer_m_V_m_axi_U_n_116));
  FDRE \tmp_61_reg_1568_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[3]),
        .Q(tmp_61_reg_1568[3]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[4]),
        .Q(tmp_61_reg_1568[4]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[5]),
        .Q(tmp_61_reg_1568[5]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\regs_in_V_load_3_reg_1512_reg_n_0_[6] ),
        .Q(tmp_61_reg_1568[6]),
        .R(mixer_m_V_m_axi_U_n_116));
  FDRE \tmp_61_reg_1568_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[7]),
        .Q(tmp_61_reg_1568[7]),
        .R(1'b0));
  FDRE \tmp_61_reg_1568_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\regs_in_V_load_3_reg_1512_reg_n_0_[8] ),
        .Q(tmp_61_reg_1568[8]),
        .R(mixer_m_V_m_axi_U_n_116));
  FDRE \tmp_61_reg_1568_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_61_fu_483_p3[9]),
        .Q(tmp_61_reg_1568[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_62_reg_1873[0]_i_2 
       (.I0(neg_ti1_reg_1822[33]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_59_reg_1817[32]),
        .O(tmp_22_cast_fu_995_p1[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_62_reg_1873[0]_i_3 
       (.I0(neg_ti1_reg_1822[32]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_59_reg_1817[32]),
        .O(tmp_22_cast_fu_995_p1[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_62_reg_1873[0]_i_4 
       (.I0(neg_ti1_reg_1822[31]),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .I2(tmp_59_reg_1817[31]),
        .O(tmp_22_cast_fu_995_p1[31]));
  FDRE \tmp_62_reg_1873_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(\tmp_62_reg_1873_reg[0]_i_1_n_5 ),
        .Q(tmp_62_reg_1873),
        .R(1'b0));
  CARRY4 \tmp_62_reg_1873_reg[0]_i_1 
       (.CI(\p_Val2_s_6_reg_1863_reg[27]_i_1_n_0 ),
        .CO({\NLW_tmp_62_reg_1873_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_62_reg_1873_reg[0]_i_1_n_2 ,\tmp_62_reg_1873_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_62_reg_1873_reg[0]_i_1_O_UNCONNECTED [3],\tmp_62_reg_1873_reg[0]_i_1_n_5 ,\tmp_62_reg_1873_reg[0]_i_1_n_6 ,\tmp_62_reg_1873_reg[0]_i_1_n_7 }),
        .S({1'b0,tmp_22_cast_fu_995_p1}));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_64_reg_1583[0]_i_2 
       (.I0(p_shl_fu_466_p3[32]),
        .O(\tmp_64_reg_1583[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_64_reg_1583[0]_i_3 
       (.I0(p_shl_fu_466_p3[32]),
        .I1(r_c_V_reg_1533_reg[16]),
        .O(\tmp_64_reg_1583[0]_i_3_n_0 ));
  FDRE \tmp_64_reg_1583_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(p_Val2_11_2_fu_501_p2[33]),
        .Q(tmp_64_reg_1583),
        .R(1'b0));
  CARRY4 \tmp_64_reg_1583_reg[0]_i_1 
       (.CI(\p_Val2_11_2_reg_1578_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp_64_reg_1583_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_64_reg_1583_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_64_reg_1583[0]_i_2_n_0 }),
        .O({\NLW_tmp_64_reg_1583_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_11_2_fu_501_p2[33:32]}),
        .S({1'b0,1'b0,1'b1,\tmp_64_reg_1583[0]_i_3_n_0 }));
  FDRE \tmp_67_reg_1707_reg[0] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[68]),
        .Q(tmp_67_reg_1707[0]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[10] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[78]),
        .Q(tmp_67_reg_1707[10]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[11] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[79]),
        .Q(tmp_67_reg_1707[11]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[12] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[80]),
        .Q(tmp_67_reg_1707[12]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[13] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[81]),
        .Q(tmp_67_reg_1707[13]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[14] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[82]),
        .Q(tmp_67_reg_1707[14]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[83]),
        .Q(tmp_67_reg_1707[15]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[84]),
        .Q(tmp_67_reg_1707[16]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[85]),
        .Q(tmp_67_reg_1707[17]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[86]),
        .Q(tmp_67_reg_1707[18]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[87]),
        .Q(tmp_67_reg_1707[19]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[1] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[69]),
        .Q(tmp_67_reg_1707[1]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[88]),
        .Q(tmp_67_reg_1707[20]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[89]),
        .Q(tmp_67_reg_1707[21]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[90]),
        .Q(tmp_67_reg_1707[22]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[91]),
        .Q(tmp_67_reg_1707[23]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[92]),
        .Q(tmp_67_reg_1707[24]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[93]),
        .Q(tmp_67_reg_1707[25]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[94]),
        .Q(tmp_67_reg_1707[26]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[95]),
        .Q(tmp_67_reg_1707[27]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[96]),
        .Q(tmp_67_reg_1707[28]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[97]),
        .Q(tmp_67_reg_1707[29]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[2] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[70]),
        .Q(tmp_67_reg_1707[2]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[98]),
        .Q(tmp_67_reg_1707[30]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[99]),
        .Q(tmp_67_reg_1707[31]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[100]),
        .Q(tmp_67_reg_1707[32]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[3] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[71]),
        .Q(tmp_67_reg_1707[3]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[4] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[72]),
        .Q(tmp_67_reg_1707[4]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[5] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[73]),
        .Q(tmp_67_reg_1707[5]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[6] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[74]),
        .Q(tmp_67_reg_1707[6]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[7] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[75]),
        .Q(tmp_67_reg_1707[7]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[8] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[76]),
        .Q(tmp_67_reg_1707[8]),
        .R(1'b0));
  FDRE \tmp_67_reg_1707_reg[9] 
       (.C(ap_clk),
        .CE(ce5),
        .D(buff3[77]),
        .Q(tmp_67_reg_1707[9]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[14]),
        .Q(tmp_68_reg_1742[14]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[15]),
        .Q(tmp_68_reg_1742[15]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[16]),
        .Q(tmp_68_reg_1742[16]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[17]),
        .Q(tmp_68_reg_1742[17]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[18]),
        .Q(tmp_68_reg_1742[18]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[19]),
        .Q(tmp_68_reg_1742[19]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[20]),
        .Q(tmp_68_reg_1742[20]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[21]),
        .Q(tmp_68_reg_1742[21]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[22]),
        .Q(tmp_68_reg_1742[22]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[23]),
        .Q(tmp_68_reg_1742[23]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[24]),
        .Q(tmp_68_reg_1742[24]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[25]),
        .Q(tmp_68_reg_1742[25]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[26]),
        .Q(tmp_68_reg_1742[26]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[27]),
        .Q(tmp_68_reg_1742[27]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[28]),
        .Q(tmp_68_reg_1742[28]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[29]),
        .Q(tmp_68_reg_1742[29]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[30]),
        .Q(tmp_68_reg_1742[30]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[31]),
        .Q(tmp_68_reg_1742[31]),
        .R(1'b0));
  FDRE \tmp_68_reg_1742_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(tmp_67_reg_1707[32]),
        .Q(tmp_68_reg_1742[32]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_6_reg_1502[0]_i_10 
       (.I0(\reg_231_reg_n_0_[2] ),
        .I1(\reg_231_reg_n_0_[3] ),
        .O(\tmp_6_reg_1502[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_6_reg_1502[0]_i_11 
       (.I0(\reg_231_reg_n_0_[0] ),
        .I1(\reg_231_reg_n_0_[1] ),
        .O(\tmp_6_reg_1502[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_6_reg_1502[0]_i_12 
       (.I0(\reg_231_reg_n_0_[7] ),
        .I1(\reg_231_reg_n_0_[6] ),
        .O(\tmp_6_reg_1502[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_6_reg_1502[0]_i_13 
       (.I0(\reg_231_reg_n_0_[4] ),
        .I1(\reg_231_reg_n_0_[5] ),
        .O(\tmp_6_reg_1502[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_6_reg_1502[0]_i_14 
       (.I0(\reg_231_reg_n_0_[3] ),
        .I1(\reg_231_reg_n_0_[2] ),
        .O(\tmp_6_reg_1502[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_6_reg_1502[0]_i_15 
       (.I0(\reg_231_reg_n_0_[0] ),
        .I1(\reg_231_reg_n_0_[1] ),
        .O(\tmp_6_reg_1502[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_6_reg_1502[0]_i_4 
       (.I0(\reg_231_reg_n_0_[8] ),
        .I1(\reg_231_reg_n_0_[9] ),
        .O(\tmp_6_reg_1502[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_6_reg_1502[0]_i_5 
       (.I0(\reg_231_reg_n_0_[14] ),
        .I1(tmp_23_fu_389_p3),
        .O(\tmp_6_reg_1502[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_6_reg_1502[0]_i_6 
       (.I0(\reg_231_reg_n_0_[12] ),
        .I1(\reg_231_reg_n_0_[13] ),
        .O(\tmp_6_reg_1502[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_6_reg_1502[0]_i_7 
       (.I0(\reg_231_reg_n_0_[10] ),
        .I1(\reg_231_reg_n_0_[11] ),
        .O(\tmp_6_reg_1502[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_6_reg_1502[0]_i_8 
       (.I0(\reg_231_reg_n_0_[9] ),
        .I1(\reg_231_reg_n_0_[8] ),
        .O(\tmp_6_reg_1502[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_6_reg_1502[0]_i_9 
       (.I0(\reg_231_reg_n_0_[6] ),
        .I1(\reg_231_reg_n_0_[7] ),
        .O(\tmp_6_reg_1502[0]_i_9_n_0 ));
  FDRE \tmp_6_reg_1502_reg[0] 
       (.C(ap_clk),
        .CE(regs_in_V_load_3_reg_15120),
        .D(grp_fu_235_p2),
        .Q(tmp_6_reg_1502),
        .R(1'b0));
  CARRY4 \tmp_6_reg_1502_reg[0]_i_2 
       (.CI(\tmp_6_reg_1502_reg[0]_i_3_n_0 ),
        .CO({grp_fu_235_p2,\tmp_6_reg_1502_reg[0]_i_2_n_1 ,\tmp_6_reg_1502_reg[0]_i_2_n_2 ,\tmp_6_reg_1502_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_6_reg_1502[0]_i_4_n_0 }),
        .O(\NLW_tmp_6_reg_1502_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_1502[0]_i_5_n_0 ,\tmp_6_reg_1502[0]_i_6_n_0 ,\tmp_6_reg_1502[0]_i_7_n_0 ,\tmp_6_reg_1502[0]_i_8_n_0 }));
  CARRY4 \tmp_6_reg_1502_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_6_reg_1502_reg[0]_i_3_n_0 ,\tmp_6_reg_1502_reg[0]_i_3_n_1 ,\tmp_6_reg_1502_reg[0]_i_3_n_2 ,\tmp_6_reg_1502_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_6_reg_1502[0]_i_9_n_0 ,1'b0,\tmp_6_reg_1502[0]_i_10_n_0 ,\tmp_6_reg_1502[0]_i_11_n_0 }),
        .O(\NLW_tmp_6_reg_1502_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_6_reg_1502[0]_i_12_n_0 ,\tmp_6_reg_1502[0]_i_13_n_0 ,\tmp_6_reg_1502[0]_i_14_n_0 ,\tmp_6_reg_1502[0]_i_15_n_0 }));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_70_reg_1791[0]_i_2 
       (.I0(neg_ti2_reg_1747[33]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_68_reg_1742[32]),
        .O(tmp_248_1_cast_fu_829_p1[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_70_reg_1791[0]_i_3 
       (.I0(neg_ti2_reg_1747[32]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_68_reg_1742[32]),
        .O(tmp_248_1_cast_fu_829_p1[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_70_reg_1791[0]_i_4 
       (.I0(neg_ti2_reg_1747[31]),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I2(tmp_68_reg_1742[31]),
        .O(tmp_248_1_cast_fu_829_p1[31]));
  LUT4 #(
    .INIT(16'h56A6)) 
    \tmp_70_reg_1791[0]_i_5 
       (.I0(tmp_21_fu_809_p3[30]),
        .I1(tmp_68_reg_1742[30]),
        .I2(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I3(neg_ti2_reg_1747[30]),
        .O(\tmp_70_reg_1791[0]_i_5_n_0 ));
  FDRE \tmp_70_reg_1791_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(\tmp_70_reg_1791_reg[0]_i_1_n_4 ),
        .Q(tmp_70_reg_1791),
        .R(1'b0));
  CARRY4 \tmp_70_reg_1791_reg[0]_i_1 
       (.CI(\p_Val2_14_1_reg_1781_reg[26]_i_1_n_0 ),
        .CO({\NLW_tmp_70_reg_1791_reg[0]_i_1_CO_UNCONNECTED [3],\tmp_70_reg_1791_reg[0]_i_1_n_1 ,\tmp_70_reg_1791_reg[0]_i_1_n_2 ,\tmp_70_reg_1791_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_21_fu_809_p3[30]}),
        .O({\tmp_70_reg_1791_reg[0]_i_1_n_4 ,\tmp_70_reg_1791_reg[0]_i_1_n_5 ,\tmp_70_reg_1791_reg[0]_i_1_n_6 ,\tmp_70_reg_1791_reg[0]_i_1_n_7 }),
        .S({tmp_248_1_cast_fu_829_p1[33:31],\tmp_70_reg_1791[0]_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_72_reg_1664[0]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[32] ),
        .I1(tmp_28_reg_1634[32]),
        .O(\tmp_72_reg_1664[0]_i_2_n_0 ));
  FDRE \tmp_72_reg_1664_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_4_fu_629_p2[33]),
        .Q(tmp_72_reg_1664),
        .R(1'b0));
  CARRY4 \tmp_72_reg_1664_reg[0]_i_1 
       (.CI(\p_Val2_11_4_reg_1659_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp_72_reg_1664_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_72_reg_1664_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\p_shl_cast_reg_1555_reg_n_0_[32] }),
        .O({\NLW_tmp_72_reg_1664_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_11_4_fu_629_p2[33:32]}),
        .S({1'b0,1'b0,1'b1,\tmp_72_reg_1664[0]_i_2_n_0 }));
  FDRE \tmp_75_reg_1757_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_100),
        .Q(tmp_75_reg_1757[0]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[10] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_90),
        .Q(tmp_75_reg_1757[10]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[11] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_89),
        .Q(tmp_75_reg_1757[11]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[12] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_88),
        .Q(tmp_75_reg_1757[12]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[13] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_87),
        .Q(tmp_75_reg_1757[13]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[14] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_86),
        .Q(tmp_75_reg_1757[14]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[15] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_85),
        .Q(tmp_75_reg_1757[15]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[16] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_84),
        .Q(tmp_75_reg_1757[16]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[17] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_83),
        .Q(tmp_75_reg_1757[17]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[18] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_82),
        .Q(tmp_75_reg_1757[18]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[19] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_81),
        .Q(tmp_75_reg_1757[19]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[1] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_99),
        .Q(tmp_75_reg_1757[1]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[20] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_80),
        .Q(tmp_75_reg_1757[20]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[21] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_79),
        .Q(tmp_75_reg_1757[21]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[22] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_78),
        .Q(tmp_75_reg_1757[22]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[23] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_77),
        .Q(tmp_75_reg_1757[23]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[24] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_76),
        .Q(tmp_75_reg_1757[24]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[25] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_75),
        .Q(tmp_75_reg_1757[25]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[26] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_74),
        .Q(tmp_75_reg_1757[26]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[27] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_73),
        .Q(tmp_75_reg_1757[27]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[28] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_72),
        .Q(tmp_75_reg_1757[28]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[29] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_71),
        .Q(tmp_75_reg_1757[29]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[2] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_98),
        .Q(tmp_75_reg_1757[2]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[30] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_70),
        .Q(tmp_75_reg_1757[30]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[31] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_69),
        .Q(tmp_75_reg_1757[31]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[32] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_68),
        .Q(tmp_75_reg_1757[32]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[3] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_97),
        .Q(tmp_75_reg_1757[3]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[4] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_96),
        .Q(tmp_75_reg_1757[4]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[5] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_95),
        .Q(tmp_75_reg_1757[5]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[6] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_94),
        .Q(tmp_75_reg_1757[6]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[7] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_93),
        .Q(tmp_75_reg_1757[7]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[8] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_92),
        .Q(tmp_75_reg_1757[8]),
        .R(1'b0));
  FDRE \tmp_75_reg_1757_reg[9] 
       (.C(ap_clk),
        .CE(ce2),
        .D(mixer_mul_53ns_49bkb_U4_n_91),
        .Q(tmp_75_reg_1757[9]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[15] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[15]),
        .Q(tmp_76_reg_1884[15]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[16] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[16]),
        .Q(tmp_76_reg_1884[16]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[17] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[17]),
        .Q(tmp_76_reg_1884[17]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[18] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[18]),
        .Q(tmp_76_reg_1884[18]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[19] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[19]),
        .Q(tmp_76_reg_1884[19]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[20] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[20]),
        .Q(tmp_76_reg_1884[20]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[21] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[21]),
        .Q(tmp_76_reg_1884[21]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[22] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[22]),
        .Q(tmp_76_reg_1884[22]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[23] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[23]),
        .Q(tmp_76_reg_1884[23]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[24] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[24]),
        .Q(tmp_76_reg_1884[24]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[25] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[25]),
        .Q(tmp_76_reg_1884[25]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[26] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[26]),
        .Q(tmp_76_reg_1884[26]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[27] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[27]),
        .Q(tmp_76_reg_1884[27]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[28] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[28]),
        .Q(tmp_76_reg_1884[28]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[29] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[29]),
        .Q(tmp_76_reg_1884[29]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[30] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[30]),
        .Q(tmp_76_reg_1884[30]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[31] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[31]),
        .Q(tmp_76_reg_1884[31]),
        .R(1'b0));
  FDRE \tmp_76_reg_1884_reg[32] 
       (.C(ap_clk),
        .CE(ce5),
        .D(tmp_75_reg_1757[32]),
        .Q(tmp_76_reg_1884[32]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_1919[0]_i_2 
       (.I0(neg_ti3_reg_1889[33]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_76_reg_1884[32]),
        .O(tmp_248_2_cast_fu_1103_p1[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_1919[0]_i_3 
       (.I0(neg_ti3_reg_1889[32]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_76_reg_1884[32]),
        .O(tmp_248_2_cast_fu_1103_p1[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_78_reg_1919[0]_i_4 
       (.I0(neg_ti3_reg_1889[31]),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .I2(tmp_76_reg_1884[31]),
        .O(tmp_248_2_cast_fu_1103_p1[31]));
  FDRE \tmp_78_reg_1919_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(\tmp_78_reg_1919_reg[0]_i_1_n_5 ),
        .Q(tmp_78_reg_1919),
        .R(1'b0));
  CARRY4 \tmp_78_reg_1919_reg[0]_i_1 
       (.CI(\p_Val2_14_2_reg_1909_reg[27]_i_1_n_0 ),
        .CO({\NLW_tmp_78_reg_1919_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_78_reg_1919_reg[0]_i_1_n_2 ,\tmp_78_reg_1919_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_78_reg_1919_reg[0]_i_1_O_UNCONNECTED [3],\tmp_78_reg_1919_reg[0]_i_1_n_5 ,\tmp_78_reg_1919_reg[0]_i_1_n_6 ,\tmp_78_reg_1919_reg[0]_i_1_n_7 }),
        .S({1'b0,tmp_248_2_cast_fu_1103_p1}));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_80_reg_1675[0]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[32] ),
        .O(\tmp_80_reg_1675[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_80_reg_1675[0]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[32] ),
        .I1(tmp_31_reg_1639[32]),
        .O(\tmp_80_reg_1675[0]_i_3_n_0 ));
  FDRE \tmp_80_reg_1675_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_6_fu_645_p2[33]),
        .Q(tmp_80_reg_1675),
        .R(1'b0));
  CARRY4 \tmp_80_reg_1675_reg[0]_i_1 
       (.CI(\p_Val2_11_6_reg_1670_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp_80_reg_1675_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_80_reg_1675_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_80_reg_1675[0]_i_2_n_0 }),
        .O({\NLW_tmp_80_reg_1675_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_11_6_fu_645_p2[33:32]}),
        .S({1'b0,1'b0,1'b1,\tmp_80_reg_1675[0]_i_3_n_0 }));
  FDRE \tmp_82_reg_1925_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[15]),
        .Q(tmp_82_reg_1925[15]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[16]),
        .Q(tmp_82_reg_1925[16]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[17]),
        .Q(tmp_82_reg_1925[17]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[18]),
        .Q(tmp_82_reg_1925[18]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[19]),
        .Q(tmp_82_reg_1925[19]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[20]),
        .Q(tmp_82_reg_1925[20]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[21]),
        .Q(tmp_82_reg_1925[21]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[22]),
        .Q(tmp_82_reg_1925[22]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[23]),
        .Q(tmp_82_reg_1925[23]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[24]),
        .Q(tmp_82_reg_1925[24]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[25]),
        .Q(tmp_82_reg_1925[25]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[26]),
        .Q(tmp_82_reg_1925[26]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[27]),
        .Q(tmp_82_reg_1925[27]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[28]),
        .Q(tmp_82_reg_1925[28]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[29]),
        .Q(tmp_82_reg_1925[29]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[30]),
        .Q(tmp_82_reg_1925[30]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[31]),
        .Q(tmp_82_reg_1925[31]),
        .R(1'b0));
  FDRE \tmp_82_reg_1925_reg[32] 
       (.C(ap_clk),
        .CE(ce4),
        .D(tmp_93_reg_1802[32]),
        .Q(tmp_82_reg_1925[32]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[15]),
        .Q(tmp_86_reg_1807[15]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[16]),
        .Q(tmp_86_reg_1807[16]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[17]),
        .Q(tmp_86_reg_1807[17]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[18]),
        .Q(tmp_86_reg_1807[18]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[19]),
        .Q(tmp_86_reg_1807[19]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[20]),
        .Q(tmp_86_reg_1807[20]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[21]),
        .Q(tmp_86_reg_1807[21]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[22]),
        .Q(tmp_86_reg_1807[22]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[23]),
        .Q(tmp_86_reg_1807[23]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[24]),
        .Q(tmp_86_reg_1807[24]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[25]),
        .Q(tmp_86_reg_1807[25]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[26]),
        .Q(tmp_86_reg_1807[26]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[27]),
        .Q(tmp_86_reg_1807[27]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[28]),
        .Q(tmp_86_reg_1807[28]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[29] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[29]),
        .Q(tmp_86_reg_1807[29]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[30] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[30]),
        .Q(tmp_86_reg_1807[30]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[31] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[31]),
        .Q(tmp_86_reg_1807[31]),
        .R(1'b0));
  FDRE \tmp_86_reg_1807_reg[32] 
       (.C(ap_clk),
        .CE(ce3),
        .D(tmp_97_reg_1722[32]),
        .Q(tmp_86_reg_1807[32]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[15] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[15]),
        .Q(tmp_90_reg_1971[15]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[16] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[16]),
        .Q(tmp_90_reg_1971[16]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[17] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[17]),
        .Q(tmp_90_reg_1971[17]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[18] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[18]),
        .Q(tmp_90_reg_1971[18]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[19] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[19]),
        .Q(tmp_90_reg_1971[19]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[20] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[20]),
        .Q(tmp_90_reg_1971[20]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[21] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[21]),
        .Q(tmp_90_reg_1971[21]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[22] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[22]),
        .Q(tmp_90_reg_1971[22]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[23] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[23]),
        .Q(tmp_90_reg_1971[23]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[24] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[24]),
        .Q(tmp_90_reg_1971[24]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[25] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[25]),
        .Q(tmp_90_reg_1971[25]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[26] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[26]),
        .Q(tmp_90_reg_1971[26]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[27] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[27]),
        .Q(tmp_90_reg_1971[27]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[28] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[28]),
        .Q(tmp_90_reg_1971[28]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[29] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[29]),
        .Q(tmp_90_reg_1971[29]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[30] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[30]),
        .Q(tmp_90_reg_1971[30]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[31] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[31]),
        .Q(tmp_90_reg_1971[31]),
        .R(1'b0));
  FDRE \tmp_90_reg_1971_reg[32] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(tmp_101_reg_1858[32]),
        .Q(tmp_90_reg_1971[32]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[0] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_100),
        .Q(tmp_93_reg_1802[0]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[10] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_90),
        .Q(tmp_93_reg_1802[10]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[11] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_89),
        .Q(tmp_93_reg_1802[11]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[12] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_88),
        .Q(tmp_93_reg_1802[12]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[13] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_87),
        .Q(tmp_93_reg_1802[13]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[14] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_86),
        .Q(tmp_93_reg_1802[14]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[15] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_85),
        .Q(tmp_93_reg_1802[15]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[16] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_84),
        .Q(tmp_93_reg_1802[16]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[17] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_83),
        .Q(tmp_93_reg_1802[17]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[18] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_82),
        .Q(tmp_93_reg_1802[18]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[19] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_81),
        .Q(tmp_93_reg_1802[19]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[1] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_99),
        .Q(tmp_93_reg_1802[1]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[20] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_80),
        .Q(tmp_93_reg_1802[20]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[21] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_79),
        .Q(tmp_93_reg_1802[21]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[22] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_78),
        .Q(tmp_93_reg_1802[22]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[23] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_77),
        .Q(tmp_93_reg_1802[23]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[24] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_76),
        .Q(tmp_93_reg_1802[24]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[25] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_75),
        .Q(tmp_93_reg_1802[25]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[26] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_74),
        .Q(tmp_93_reg_1802[26]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[27] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_73),
        .Q(tmp_93_reg_1802[27]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[28] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_72),
        .Q(tmp_93_reg_1802[28]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[29] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_71),
        .Q(tmp_93_reg_1802[29]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[2] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_98),
        .Q(tmp_93_reg_1802[2]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[30] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_70),
        .Q(tmp_93_reg_1802[30]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[31] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_69),
        .Q(tmp_93_reg_1802[31]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[32] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_68),
        .Q(tmp_93_reg_1802[32]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[3] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_97),
        .Q(tmp_93_reg_1802[3]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[4] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_96),
        .Q(tmp_93_reg_1802[4]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[5] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_95),
        .Q(tmp_93_reg_1802[5]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[6] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_94),
        .Q(tmp_93_reg_1802[6]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[7] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_93),
        .Q(tmp_93_reg_1802[7]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[8] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_92),
        .Q(tmp_93_reg_1802[8]),
        .R(1'b0));
  FDRE \tmp_93_reg_1802_reg[9] 
       (.C(ap_clk),
        .CE(ce3),
        .D(mixer_mul_53ns_49bkb_U5_n_91),
        .Q(tmp_93_reg_1802[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_94_reg_1965[0]_i_2 
       (.I0(neg_ti4_reg_1930[33]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_82_reg_1925[32]),
        .O(tmp_248_3_cast_fu_1229_p1[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_94_reg_1965[0]_i_3 
       (.I0(neg_ti4_reg_1930[32]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_82_reg_1925[32]),
        .O(tmp_248_3_cast_fu_1229_p1[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_94_reg_1965[0]_i_4 
       (.I0(neg_ti4_reg_1930[31]),
        .I1(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I2(tmp_82_reg_1925[31]),
        .O(tmp_248_3_cast_fu_1229_p1[31]));
  FDRE \tmp_94_reg_1965_reg[0] 
       (.C(ap_clk),
        .CE(ap_reg_pp0_iter2_tmp_49_reg_16280),
        .D(\tmp_94_reg_1965_reg[0]_i_1_n_5 ),
        .Q(tmp_94_reg_1965),
        .R(1'b0));
  CARRY4 \tmp_94_reg_1965_reg[0]_i_1 
       (.CI(\p_Val2_14_3_reg_1955_reg[27]_i_1_n_0 ),
        .CO({\NLW_tmp_94_reg_1965_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_94_reg_1965_reg[0]_i_1_n_2 ,\tmp_94_reg_1965_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_94_reg_1965_reg[0]_i_1_O_UNCONNECTED [3],\tmp_94_reg_1965_reg[0]_i_1_n_5 ,\tmp_94_reg_1965_reg[0]_i_1_n_6 ,\tmp_94_reg_1965_reg[0]_i_1_n_7 }),
        .S({1'b0,tmp_248_3_cast_fu_1229_p1}));
  FDRE \tmp_95_reg_1617_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(p_Val2_11_8_fu_551_p2[33]),
        .Q(tmp_95_reg_1617),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[0] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_100),
        .Q(tmp_97_reg_1722[0]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[10] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_90),
        .Q(tmp_97_reg_1722[10]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[11] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_89),
        .Q(tmp_97_reg_1722[11]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[12] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_88),
        .Q(tmp_97_reg_1722[12]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[13] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_87),
        .Q(tmp_97_reg_1722[13]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[14] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_86),
        .Q(tmp_97_reg_1722[14]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[15] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_85),
        .Q(tmp_97_reg_1722[15]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[16] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_84),
        .Q(tmp_97_reg_1722[16]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[17] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_83),
        .Q(tmp_97_reg_1722[17]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[18] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_82),
        .Q(tmp_97_reg_1722[18]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[19] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_81),
        .Q(tmp_97_reg_1722[19]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[1] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_99),
        .Q(tmp_97_reg_1722[1]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[20] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_80),
        .Q(tmp_97_reg_1722[20]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[21] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_79),
        .Q(tmp_97_reg_1722[21]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[22] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_78),
        .Q(tmp_97_reg_1722[22]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[23] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_77),
        .Q(tmp_97_reg_1722[23]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[24] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_76),
        .Q(tmp_97_reg_1722[24]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[25] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_75),
        .Q(tmp_97_reg_1722[25]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[26] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_74),
        .Q(tmp_97_reg_1722[26]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[27] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_73),
        .Q(tmp_97_reg_1722[27]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[28] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_72),
        .Q(tmp_97_reg_1722[28]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[29] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_71),
        .Q(tmp_97_reg_1722[29]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[2] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_98),
        .Q(tmp_97_reg_1722[2]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[30] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_70),
        .Q(tmp_97_reg_1722[30]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[31] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_69),
        .Q(tmp_97_reg_1722[31]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[32] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_68),
        .Q(tmp_97_reg_1722[32]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[3] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_97),
        .Q(tmp_97_reg_1722[3]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[4] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_96),
        .Q(tmp_97_reg_1722[4]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[5] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_95),
        .Q(tmp_97_reg_1722[5]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[6] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_94),
        .Q(tmp_97_reg_1722[6]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[7] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_93),
        .Q(tmp_97_reg_1722[7]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[8] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_92),
        .Q(tmp_97_reg_1722[8]),
        .R(1'b0));
  FDRE \tmp_97_reg_1722_reg[9] 
       (.C(ap_clk),
        .CE(ce4),
        .D(mixer_mul_53ns_49bkb_U2_n_91),
        .Q(tmp_97_reg_1722[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_98_reg_1847[0]_i_2 
       (.I0(neg_ti9_reg_1812[33]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_86_reg_1807[32]),
        .O(tmp_248_4_cast_fu_949_p1[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_98_reg_1847[0]_i_3 
       (.I0(neg_ti9_reg_1812[32]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_86_reg_1807[32]),
        .O(tmp_248_4_cast_fu_949_p1[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_98_reg_1847[0]_i_4 
       (.I0(neg_ti9_reg_1812[31]),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .I2(tmp_86_reg_1807[31]),
        .O(tmp_248_4_cast_fu_949_p1[31]));
  FDRE \tmp_98_reg_1847_reg[0] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\tmp_98_reg_1847_reg[0]_i_1_n_5 ),
        .Q(tmp_98_reg_1847),
        .R(1'b0));
  CARRY4 \tmp_98_reg_1847_reg[0]_i_1 
       (.CI(\p_Val2_14_4_reg_1837_reg[27]_i_1_n_0 ),
        .CO({\NLW_tmp_98_reg_1847_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_98_reg_1847_reg[0]_i_1_n_2 ,\tmp_98_reg_1847_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_98_reg_1847_reg[0]_i_1_O_UNCONNECTED [3],\tmp_98_reg_1847_reg[0]_i_1_n_5 ,\tmp_98_reg_1847_reg[0]_i_1_n_6 ,\tmp_98_reg_1847_reg[0]_i_1_n_7 }),
        .S({1'b0,tmp_248_4_cast_fu_949_p1}));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_99_reg_1686[0]_i_2 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[32] ),
        .O(\tmp_99_reg_1686[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_99_reg_1686[0]_i_3 
       (.I0(\p_shl_cast_reg_1555_reg_n_0_[32] ),
        .I1(tmp_36_reg_1649[32]),
        .O(\tmp_99_reg_1686[0]_i_3_n_0 ));
  FDRE \tmp_99_reg_1686_reg[0] 
       (.C(ap_clk),
        .CE(ce2),
        .D(p_Val2_11_1_fu_661_p2[33]),
        .Q(tmp_99_reg_1686),
        .R(1'b0));
  CARRY4 \tmp_99_reg_1686_reg[0]_i_1 
       (.CI(\p_Val2_11_1_reg_1681_reg[31]_i_1_n_0 ),
        .CO({\NLW_tmp_99_reg_1686_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_99_reg_1686_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_99_reg_1686[0]_i_2_n_0 }),
        .O({\NLW_tmp_99_reg_1686_reg[0]_i_1_O_UNCONNECTED [3:2],p_Val2_11_1_fu_661_p2[33:32]}),
        .S({1'b0,1'b0,1'b1,\tmp_99_reg_1686[0]_i_3_n_0 }));
  FDRE \tmp_9_reg_1459_reg[0] 
       (.C(ap_clk),
        .CE(regs_in_V_ce0210_in),
        .D(grp_fu_235_p2),
        .Q(tmp_9_reg_1459),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[10]_i_1 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[9] ),
        .O(\y_c_V_reg_1539[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[11]_i_1 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[10] ),
        .O(\y_c_V_reg_1539[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[12]_i_1 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[11] ),
        .O(\y_c_V_reg_1539[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[13]_i_1 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[12] ),
        .O(\y_c_V_reg_1539[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h01FD)) 
    \y_c_V_reg_1539[17]_i_2 
       (.I0(\reg_231_reg_n_0_[14] ),
        .I1(tmp_6_reg_1502),
        .I2(tmp_23_fu_389_p3),
        .I3(tmp_39_reg_1507_reg),
        .O(\y_c_V_reg_1539[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[17]_i_3 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[13] ),
        .O(\y_c_V_reg_1539[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[4]_i_1 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[3] ),
        .O(\y_c_V_reg_1539[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[5]_i_1 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[4] ),
        .O(\y_c_V_reg_1539[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[6]_i_1 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[5] ),
        .O(\y_c_V_reg_1539[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \y_c_V_reg_1539[8]_i_1 
       (.I0(tmp_39_reg_1507_reg),
        .I1(tmp_23_fu_389_p3),
        .I2(tmp_6_reg_1502),
        .I3(\reg_231_reg_n_0_[7] ),
        .O(\y_c_V_reg_1539[8]_i_1_n_0 ));
  FDRE \y_c_V_reg_1539_reg[10] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\y_c_V_reg_1539[10]_i_1_n_0 ),
        .Q(p_shl_fu_466_p3[25]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[11] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\y_c_V_reg_1539[11]_i_1_n_0 ),
        .Q(p_shl_fu_466_p3[26]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[12] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\y_c_V_reg_1539[12]_i_1_n_0 ),
        .Q(p_shl_fu_466_p3[27]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[13] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\y_c_V_reg_1539[13]_i_1_n_0 ),
        .Q(p_shl_fu_466_p3[28]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[14] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(y_c_V_fu_421_p2[14]),
        .Q(p_shl_fu_466_p3[29]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[15] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(y_c_V_fu_421_p2[15]),
        .Q(p_shl_fu_466_p3[30]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[16] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(y_c_V_fu_421_p2[16]),
        .Q(p_shl_fu_466_p3[31]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[17] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(y_c_V_fu_421_p2[17]),
        .Q(p_shl_fu_466_p3[32]),
        .R(1'b0));
  CARRY4 \y_c_V_reg_1539_reg[17]_i_1 
       (.CI(1'b0),
        .CO({\NLW_y_c_V_reg_1539_reg[17]_i_1_CO_UNCONNECTED [3],\y_c_V_reg_1539_reg[17]_i_1_n_1 ,\y_c_V_reg_1539_reg[17]_i_1_n_2 ,\y_c_V_reg_1539_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b0}),
        .O(y_c_V_fu_421_p2),
        .S({1'b1,1'b1,\y_c_V_reg_1539[17]_i_2_n_0 ,\y_c_V_reg_1539[17]_i_3_n_0 }));
  FDRE \y_c_V_reg_1539_reg[1] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\reg_231_reg_n_0_[0] ),
        .Q(p_shl_fu_466_p3[16]),
        .R(mixer_m_V_m_axi_U_n_6));
  FDRE \y_c_V_reg_1539_reg[2] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\reg_231_reg_n_0_[1] ),
        .Q(p_shl_fu_466_p3[17]),
        .R(mixer_m_V_m_axi_U_n_6));
  FDRE \y_c_V_reg_1539_reg[3] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\reg_231_reg_n_0_[2] ),
        .Q(p_shl_fu_466_p3[18]),
        .R(mixer_m_V_m_axi_U_n_6));
  FDRE \y_c_V_reg_1539_reg[4] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\y_c_V_reg_1539[4]_i_1_n_0 ),
        .Q(p_shl_fu_466_p3[19]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[5] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\y_c_V_reg_1539[5]_i_1_n_0 ),
        .Q(p_shl_fu_466_p3[20]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[6] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\y_c_V_reg_1539[6]_i_1_n_0 ),
        .Q(p_shl_fu_466_p3[21]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[7] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\reg_231_reg_n_0_[6] ),
        .Q(p_shl_fu_466_p3[22]),
        .R(mixer_m_V_m_axi_U_n_6));
  FDRE \y_c_V_reg_1539_reg[8] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\y_c_V_reg_1539[8]_i_1_n_0 ),
        .Q(p_shl_fu_466_p3[23]),
        .R(1'b0));
  FDRE \y_c_V_reg_1539_reg[9] 
       (.C(ap_clk),
        .CE(mixer_m_V_m_axi_U_n_5),
        .D(\reg_231_reg_n_0_[8] ),
        .Q(p_shl_fu_466_p3[24]),
        .R(mixer_m_V_m_axi_U_n_6));
endmodule

(* ORIG_REF_NAME = "mixer_AXILiteS_s_axi" *) 
module pwm_mixer_0_1_mixer_AXILiteS_s_axi
   (DOADO,
    DOBDO,
    \regs_in_V_load_3_reg_1512_reg[0] ,
    \rdata_reg[31]_i_4 ,
    E,
    ap_start,
    \ap_CS_fsm_reg[1] ,
    ap_enable_reg_pp0_iter0,
    \ap_CS_fsm_reg[0] ,
    \tmp_25_reg_1479_reg[0] ,
    regs_in_V_q0,
    \tmp_10_reg_1436_reg[0] ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RVALID,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    ap_rst_n_inv,
    ap_ready,
    \ap_CS_fsm_reg[2] ,
    \rdata_reg[31]_i_4_0 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_WSTRB,
    ap_reg_ioackin_m_V_WREADY_reg,
    ap_enable_reg_pp0_iter5_reg,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWADDR,
    ap_enable_reg_pp0_iter0_reg,
    Q,
    \ap_CS_fsm_reg[2]_0 ,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_enable_reg_pp0_iter4_reg,
    m_V_WREADY,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    ce2,
    tmp_25_reg_1479,
    tmp_10_reg_1436,
    s_axi_AXILiteS_RREADY,
    \ap_CS_fsm_reg[5] ,
    \reg_231_reg[0]_i_2 ,
    \reg_231_reg[15]_i_4 ,
    \reg_231_reg[0]_i_3 ,
    \reg_231_reg[1]_i_2 ,
    \reg_231_reg[1]_i_3 ,
    \reg_231_reg[2]_i_2 ,
    \reg_231_reg[2]_i_3 ,
    \reg_231_reg[3]_i_2 ,
    \reg_231_reg[3]_i_3 ,
    \reg_231_reg[4]_i_2 ,
    \reg_231_reg[4]_i_3 ,
    \reg_231_reg[5]_i_2 ,
    \reg_231_reg[5]_i_3 ,
    \reg_231_reg[6]_i_2 ,
    \reg_231_reg[6]_i_3 ,
    \reg_231_reg[7]_i_2 ,
    \reg_231_reg[7]_i_3 ,
    \reg_231_reg[8]_i_2 ,
    \reg_231_reg[8]_i_3 ,
    \reg_231_reg[9]_i_2 ,
    \reg_231_reg[9]_i_3 ,
    \reg_231_reg[10]_i_2 ,
    \reg_231_reg[10]_i_3 ,
    \reg_231_reg[11]_i_2 ,
    \reg_231_reg[11]_i_3 ,
    \reg_231_reg[12]_i_2 ,
    \reg_231_reg[12]_i_3 ,
    \reg_231_reg[13]_i_2 ,
    \reg_231_reg[13]_i_3 ,
    \reg_231_reg[14]_i_2 ,
    \reg_231_reg[14]_i_3 ,
    \reg_231_reg[15]_i_3 ,
    \reg_231_reg[15]_i_5 ,
    \rdata_reg[0]_i_3 ,
    \rdata_reg[1]_i_3 ,
    \rdata_reg[2]_i_3 ,
    \rdata_reg[3]_i_3 ,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_BREADY);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \regs_in_V_load_3_reg_1512_reg[0] ;
  output \rdata_reg[31]_i_4 ;
  output [0:0]E;
  output ap_start;
  output \ap_CS_fsm_reg[1] ;
  output ap_enable_reg_pp0_iter0;
  output \ap_CS_fsm_reg[0] ;
  output \tmp_25_reg_1479_reg[0] ;
  output [15:0]regs_in_V_q0;
  output \tmp_10_reg_1436_reg[0] ;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  output s_axi_AXILiteS_AWREADY;
  output s_axi_AXILiteS_WREADY;
  output s_axi_AXILiteS_BVALID;
  output s_axi_AXILiteS_ARREADY;
  output s_axi_AXILiteS_RVALID;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input ap_rst_n_inv;
  input ap_ready;
  input \ap_CS_fsm_reg[2] ;
  input \rdata_reg[31]_i_4_0 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_ARVALID;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input ap_enable_reg_pp0_iter5_reg;
  input [4:0]s_axi_AXILiteS_ARADDR;
  input [4:0]s_axi_AXILiteS_AWADDR;
  input ap_enable_reg_pp0_iter0_reg;
  input [2:0]Q;
  input \ap_CS_fsm_reg[2]_0 ;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_enable_reg_pp0_iter4_reg;
  input m_V_WREADY;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input ce2;
  input tmp_25_reg_1479;
  input tmp_10_reg_1436;
  input s_axi_AXILiteS_RREADY;
  input [0:0]\ap_CS_fsm_reg[5] ;
  input \reg_231_reg[0]_i_2 ;
  input \reg_231_reg[15]_i_4 ;
  input \reg_231_reg[0]_i_3 ;
  input \reg_231_reg[1]_i_2 ;
  input \reg_231_reg[1]_i_3 ;
  input \reg_231_reg[2]_i_2 ;
  input \reg_231_reg[2]_i_3 ;
  input \reg_231_reg[3]_i_2 ;
  input \reg_231_reg[3]_i_3 ;
  input \reg_231_reg[4]_i_2 ;
  input \reg_231_reg[4]_i_3 ;
  input \reg_231_reg[5]_i_2 ;
  input \reg_231_reg[5]_i_3 ;
  input \reg_231_reg[6]_i_2 ;
  input \reg_231_reg[6]_i_3 ;
  input \reg_231_reg[7]_i_2 ;
  input \reg_231_reg[7]_i_3 ;
  input \reg_231_reg[8]_i_2 ;
  input \reg_231_reg[8]_i_3 ;
  input \reg_231_reg[9]_i_2 ;
  input \reg_231_reg[9]_i_3 ;
  input \reg_231_reg[10]_i_2 ;
  input \reg_231_reg[10]_i_3 ;
  input \reg_231_reg[11]_i_2 ;
  input \reg_231_reg[11]_i_3 ;
  input \reg_231_reg[12]_i_2 ;
  input \reg_231_reg[12]_i_3 ;
  input \reg_231_reg[13]_i_2 ;
  input \reg_231_reg[13]_i_3 ;
  input \reg_231_reg[14]_i_2 ;
  input \reg_231_reg[14]_i_3 ;
  input \reg_231_reg[15]_i_3 ;
  input \reg_231_reg[15]_i_5 ;
  input \rdata_reg[0]_i_3 ;
  input \rdata_reg[1]_i_3 ;
  input \rdata_reg[2]_i_3 ;
  input \rdata_reg[3]_i_3 ;
  input \rdata_reg[7]_i_4 ;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_BREADY;

  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [0:0]E;
  wire [2:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_idle;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire aw_hs;
  wire ce2;
  wire [7:7]data0;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_idle;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_ready;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire \int_ier_reg_n_0_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire \int_isr_reg_n_0_[1] ;
  wire int_regs_in_V_n_64;
  wire int_regs_in_V_n_65;
  wire int_regs_in_V_n_66;
  wire int_regs_in_V_n_67;
  wire int_regs_in_V_n_68;
  wire int_regs_in_V_n_69;
  wire int_regs_in_V_n_70;
  wire int_regs_in_V_n_71;
  wire int_regs_in_V_n_72;
  wire int_regs_in_V_n_73;
  wire int_regs_in_V_n_74;
  wire int_regs_in_V_n_75;
  wire int_regs_in_V_n_76;
  wire int_regs_in_V_n_77;
  wire int_regs_in_V_n_78;
  wire int_regs_in_V_n_79;
  wire int_regs_in_V_n_80;
  wire int_regs_in_V_n_81;
  wire int_regs_in_V_n_82;
  wire int_regs_in_V_n_83;
  wire int_regs_in_V_n_84;
  wire int_regs_in_V_n_85;
  wire int_regs_in_V_n_86;
  wire int_regs_in_V_n_87;
  wire int_regs_in_V_n_88;
  wire int_regs_in_V_n_89;
  wire int_regs_in_V_n_90;
  wire int_regs_in_V_n_93;
  wire int_regs_in_V_n_94;
  wire int_regs_in_V_n_95;
  wire int_regs_in_V_n_96;
  wire int_regs_in_V_n_97;
  wire int_regs_in_V_read;
  wire int_regs_in_V_read0;
  wire int_regs_in_V_write_i_1_n_0;
  wire int_regs_in_V_write_reg_n_0;
  wire interrupt;
  wire m_V_WREADY;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_3 ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_4_0 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_3 ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9]_i_2 ;
  wire \reg_231_reg[0]_i_2 ;
  wire \reg_231_reg[0]_i_3 ;
  wire \reg_231_reg[10]_i_2 ;
  wire \reg_231_reg[10]_i_3 ;
  wire \reg_231_reg[11]_i_2 ;
  wire \reg_231_reg[11]_i_3 ;
  wire \reg_231_reg[12]_i_2 ;
  wire \reg_231_reg[12]_i_3 ;
  wire \reg_231_reg[13]_i_2 ;
  wire \reg_231_reg[13]_i_3 ;
  wire \reg_231_reg[14]_i_2 ;
  wire \reg_231_reg[14]_i_3 ;
  wire \reg_231_reg[15]_i_3 ;
  wire \reg_231_reg[15]_i_4 ;
  wire \reg_231_reg[15]_i_5 ;
  wire \reg_231_reg[1]_i_2 ;
  wire \reg_231_reg[1]_i_3 ;
  wire \reg_231_reg[2]_i_2 ;
  wire \reg_231_reg[2]_i_3 ;
  wire \reg_231_reg[3]_i_2 ;
  wire \reg_231_reg[3]_i_3 ;
  wire \reg_231_reg[4]_i_2 ;
  wire \reg_231_reg[4]_i_3 ;
  wire \reg_231_reg[5]_i_2 ;
  wire \reg_231_reg[5]_i_3 ;
  wire \reg_231_reg[6]_i_2 ;
  wire \reg_231_reg[6]_i_3 ;
  wire \reg_231_reg[7]_i_2 ;
  wire \reg_231_reg[7]_i_3 ;
  wire \reg_231_reg[8]_i_2 ;
  wire \reg_231_reg[8]_i_3 ;
  wire \reg_231_reg[9]_i_2 ;
  wire \reg_231_reg[9]_i_3 ;
  wire \regs_in_V_load_3_reg_1512_reg[0] ;
  wire [15:0]regs_in_V_q0;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_0 ;
  wire [4:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [4:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire tmp_10_reg_1436;
  wire \tmp_10_reg_1436_reg[0] ;
  wire tmp_25_reg_1479;
  wire \tmp_25_reg_1479_reg[0] ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;

  LUT6 #(
    .INIT(64'h0404FF04FFFFFFFF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(m_V_WREADY),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_start),
        .I5(int_ap_idle_i_2_n_0),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_start),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter0_reg_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT6 #(
    .INIT(64'hFFFFFFF444444444)) 
    int_ap_done_i_1
       (.I0(ap_reg_ioackin_m_V_WREADY_reg),
        .I1(ap_enable_reg_pp0_iter5_reg),
        .I2(int_ap_done_i_2_n_0),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[2]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(s_axi_AXILiteS_ARADDR[1]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h04)) 
    int_ap_idle_i_1
       (.I0(ap_start),
        .I1(Q[0]),
        .I2(int_ap_idle_i_2_n_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_idle_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_start),
        .I5(ap_enable_reg_pp0_iter5_reg),
        .O(int_ap_idle_i_2_n_0));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(int_ap_idle),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_ready),
        .Q(int_ap_ready),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A8CCCCC)) 
    int_ap_start_i_1
       (.I0(data0),
        .I1(ap_start),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(int_ap_start3_out),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(data0),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(\int_ier_reg_n_0_[1] ),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7777F7778888F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter5_reg),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(int_isr6_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg[5] ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  pwm_mixer_0_1_mixer_AXILiteS_s_axi_ram int_regs_in_V
       (.D({int_regs_in_V_n_93,int_regs_in_V_n_94,int_regs_in_V_n_95,int_regs_in_V_n_96,int_regs_in_V_n_97}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ar_hs(ar_hs),
        .ce2(ce2),
        .int_ap_done_reg(\rdata[1]_i_2_n_0 ),
        .int_ap_idle_reg(\rdata[2]_i_2_n_0 ),
        .int_ap_ready_reg(\rdata[3]_i_2_n_0 ),
        .int_ap_start_reg(ap_start),
        .int_auto_restart_reg(\rdata[7]_i_2_n_0 ),
        .\int_isr_reg[0] (\rdata[0]_i_2_n_0 ),
        .int_regs_in_V_write_reg(int_regs_in_V_write_reg_n_0),
        .\rdata_reg[0]_i_3 (\rdata_reg[0]_i_3 ),
        .\rdata_reg[10] (int_regs_in_V_n_69),
        .\rdata_reg[10]_i_2 (\rdata_reg[10]_i_2 ),
        .\rdata_reg[11] (int_regs_in_V_n_70),
        .\rdata_reg[11]_i_2 (\rdata_reg[11]_i_2 ),
        .\rdata_reg[12] (int_regs_in_V_n_71),
        .\rdata_reg[12]_i_2 (\rdata_reg[12]_i_2 ),
        .\rdata_reg[13] (int_regs_in_V_n_72),
        .\rdata_reg[13]_i_2 (\rdata_reg[13]_i_2 ),
        .\rdata_reg[14] (int_regs_in_V_n_73),
        .\rdata_reg[14]_i_2 (\rdata_reg[14]_i_2 ),
        .\rdata_reg[15] (int_regs_in_V_n_74),
        .\rdata_reg[15]_i_2 (\rdata_reg[15]_i_2 ),
        .\rdata_reg[16] (int_regs_in_V_n_75),
        .\rdata_reg[16]_i_2 (\rdata_reg[16]_i_2 ),
        .\rdata_reg[17] (int_regs_in_V_n_76),
        .\rdata_reg[17]_i_2 (\rdata_reg[17]_i_2 ),
        .\rdata_reg[18] (int_regs_in_V_n_77),
        .\rdata_reg[18]_i_2 (\rdata_reg[18]_i_2 ),
        .\rdata_reg[19] (int_regs_in_V_n_78),
        .\rdata_reg[19]_i_2 (\rdata_reg[19]_i_2 ),
        .\rdata_reg[1]_i_3 (\rdata_reg[1]_i_3 ),
        .\rdata_reg[20] (int_regs_in_V_n_79),
        .\rdata_reg[20]_i_2 (\rdata_reg[20]_i_2 ),
        .\rdata_reg[21] (int_regs_in_V_n_80),
        .\rdata_reg[21]_i_2 (\rdata_reg[21]_i_2 ),
        .\rdata_reg[22] (int_regs_in_V_n_81),
        .\rdata_reg[22]_i_2 (\rdata_reg[22]_i_2 ),
        .\rdata_reg[23] (int_regs_in_V_n_82),
        .\rdata_reg[23]_i_2 (\rdata_reg[23]_i_2 ),
        .\rdata_reg[24] (int_regs_in_V_n_83),
        .\rdata_reg[24]_i_2 (\rdata_reg[24]_i_2 ),
        .\rdata_reg[25] (int_regs_in_V_n_84),
        .\rdata_reg[25]_i_2 (\rdata_reg[25]_i_2 ),
        .\rdata_reg[26] (int_regs_in_V_n_85),
        .\rdata_reg[26]_i_2 (\rdata_reg[26]_i_2 ),
        .\rdata_reg[27] (int_regs_in_V_n_86),
        .\rdata_reg[27]_i_2 (\rdata_reg[27]_i_2 ),
        .\rdata_reg[28] (int_regs_in_V_n_87),
        .\rdata_reg[28]_i_2 (\rdata_reg[28]_i_2 ),
        .\rdata_reg[29] (int_regs_in_V_n_88),
        .\rdata_reg[29]_i_2 (\rdata_reg[29]_i_2 ),
        .\rdata_reg[2]_i_3 (\rdata_reg[2]_i_3 ),
        .\rdata_reg[30] (int_regs_in_V_n_89),
        .\rdata_reg[30]_i_2 (\rdata_reg[30]_i_2 ),
        .\rdata_reg[31] (int_regs_in_V_n_90),
        .\rdata_reg[31]_i_4 (\rdata_reg[31]_i_4_0 ),
        .\rdata_reg[31]_i_5 (\rdata_reg[31]_i_5 ),
        .\rdata_reg[3]_i_3 (\rdata_reg[3]_i_3 ),
        .\rdata_reg[4] (int_regs_in_V_n_64),
        .\rdata_reg[4]_i_2 (\rdata_reg[4]_i_2 ),
        .\rdata_reg[5] (int_regs_in_V_n_65),
        .\rdata_reg[5]_i_2 (\rdata_reg[5]_i_2 ),
        .\rdata_reg[6] (int_regs_in_V_n_66),
        .\rdata_reg[6]_i_2 (\rdata_reg[6]_i_2 ),
        .\rdata_reg[7]_i_4 (\rdata_reg[7]_i_4 ),
        .\rdata_reg[8] (int_regs_in_V_n_67),
        .\rdata_reg[8]_i_2 (\rdata_reg[8]_i_2 ),
        .\rdata_reg[9] (int_regs_in_V_n_68),
        .\rdata_reg[9]_i_2 (\rdata_reg[9]_i_2 ),
        .regs_in_V_q0(regs_in_V_q0[15]),
        .rstate(rstate),
        .s_axi_AXILiteS_ARADDR({s_axi_AXILiteS_ARADDR[4],s_axi_AXILiteS_ARADDR[2]}),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .tmp_10_reg_1436(tmp_10_reg_1436),
        .\tmp_10_reg_1436_reg[0] (\tmp_10_reg_1436_reg[0] ),
        .tmp_25_reg_1479(tmp_25_reg_1479),
        .\tmp_25_reg_1479_reg[0] (\tmp_25_reg_1479_reg[0] ),
        .\waddr_reg[2] (\waddr_reg_n_0_[2] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    int_regs_in_V_read_i_1
       (.I0(s_axi_AXILiteS_ARADDR[3]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .O(int_regs_in_V_read0));
  FDRE int_regs_in_V_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_read0),
        .Q(int_regs_in_V_read),
        .R(ap_rst_n_inv));
  FDRE \int_regs_in_V_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[2] ),
        .Q(\regs_in_V_load_3_reg_1512_reg[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_regs_in_V_write_i_1
       (.I0(s_axi_AXILiteS_AWADDR[4]),
        .I1(aw_hs),
        .I2(s_axi_AXILiteS_AWADDR[3]),
        .I3(s_axi_AXILiteS_WVALID),
        .I4(int_regs_in_V_write_reg_n_0),
        .O(int_regs_in_V_write_i_1_n_0));
  FDRE int_regs_in_V_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_regs_in_V_write_i_1_n_0),
        .Q(int_regs_in_V_write_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_0),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(\int_isr_reg_n_0_[1] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \rdata[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[0]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_4 
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(int_gie_reg_n_0),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\int_ier_reg_n_0_[0] ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2 
       (.I0(\rdata[1]_i_4_n_0 ),
        .I1(int_ap_done),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_ier_reg_n_0_[1] ),
        .I4(s_axi_AXILiteS_ARADDR[2]),
        .I5(\int_isr_reg_n_0_[1] ),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[2]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_idle),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFF10)) 
    \rdata[31]_i_2 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_ARVALID),
        .I3(int_regs_in_V_read),
        .O(\rdata[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h888F8888)) 
    \rdata[31]_i_6 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(int_regs_in_V_write_reg_n_0),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_AXILiteS_ARVALID),
        .O(\rdata_reg[31]_i_4 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[3]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(int_ap_ready),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARADDR[3]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[2]),
        .I4(data0),
        .I5(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[7]_i_3 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(ar_hs));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_97),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_69),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_70),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_71),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_72),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_73),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_74),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_75),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_76),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_77),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_78),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_96),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_79),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_80),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_81),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_82),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_83),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_84),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_85),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_86),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_87),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_88),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_95),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_89),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_90),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_94),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_64),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_65),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_66),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_93),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_67),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(int_regs_in_V_n_68),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[0]_i_1 
       (.I0(DOADO[16]),
        .I1(\reg_231_reg[0]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[0]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[0]_i_3 ),
        .O(regs_in_V_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[10]_i_1 
       (.I0(DOADO[26]),
        .I1(\reg_231_reg[10]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[10]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[10]_i_3 ),
        .O(regs_in_V_q0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[11]_i_1 
       (.I0(DOADO[27]),
        .I1(\reg_231_reg[11]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[11]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[11]_i_3 ),
        .O(regs_in_V_q0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[12]_i_1 
       (.I0(DOADO[28]),
        .I1(\reg_231_reg[12]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[12]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[12]_i_3 ),
        .O(regs_in_V_q0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[13]_i_1 
       (.I0(DOADO[29]),
        .I1(\reg_231_reg[13]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[13]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[13]_i_3 ),
        .O(regs_in_V_q0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[14]_i_1 
       (.I0(DOADO[30]),
        .I1(\reg_231_reg[14]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[14]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[14]_i_3 ),
        .O(regs_in_V_q0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[15]_i_2 
       (.I0(DOADO[31]),
        .I1(\reg_231_reg[15]_i_3 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[15]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[15]_i_5 ),
        .O(regs_in_V_q0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[1]_i_1 
       (.I0(DOADO[17]),
        .I1(\reg_231_reg[1]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[1]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[1]_i_3 ),
        .O(regs_in_V_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[2]_i_1 
       (.I0(DOADO[18]),
        .I1(\reg_231_reg[2]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[2]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[2]_i_3 ),
        .O(regs_in_V_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[3]_i_1 
       (.I0(DOADO[19]),
        .I1(\reg_231_reg[3]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[3]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[3]_i_3 ),
        .O(regs_in_V_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[4]_i_1 
       (.I0(DOADO[20]),
        .I1(\reg_231_reg[4]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[4]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[4]_i_3 ),
        .O(regs_in_V_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[5]_i_1 
       (.I0(DOADO[21]),
        .I1(\reg_231_reg[5]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[5]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[5]_i_3 ),
        .O(regs_in_V_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[6]_i_1 
       (.I0(DOADO[22]),
        .I1(\reg_231_reg[6]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[6]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[6]_i_3 ),
        .O(regs_in_V_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[7]_i_1 
       (.I0(DOADO[23]),
        .I1(\reg_231_reg[7]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[7]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[7]_i_3 ),
        .O(regs_in_V_q0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[8]_i_1 
       (.I0(DOADO[24]),
        .I1(\reg_231_reg[8]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[8]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[8]_i_3 ),
        .O(regs_in_V_q0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \reg_231[9]_i_1 
       (.I0(DOADO[25]),
        .I1(\reg_231_reg[9]_i_2 ),
        .I2(\regs_in_V_load_3_reg_1512_reg[0] ),
        .I3(DOADO[9]),
        .I4(\reg_231_reg[15]_i_4 ),
        .I5(\reg_231_reg[9]_i_3 ),
        .O(regs_in_V_q0[9]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \regs_in_V_load_reg_1444[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg),
        .I1(Q[0]),
        .I2(ap_start),
        .I3(\ap_CS_fsm_reg[2]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h0000EE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_AXILiteS_RREADY),
        .I3(int_regs_in_V_read),
        .I4(rstate[1]),
        .O(\rstate[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_0 ),
        .Q(rstate[0]),
        .R(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_AXILiteS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_AXILiteS_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_AWREADY));
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_AXILiteS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h02)) 
    s_axi_AXILiteS_RVALID_INST_0
       (.I0(rstate[0]),
        .I1(int_regs_in_V_read),
        .I2(rstate[1]),
        .O(s_axi_AXILiteS_RVALID));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_AXILiteS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_AXILiteS_WREADY));
  LUT3 #(
    .INIT(8'h02)) 
    \waddr[4]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    \wstate[0]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_AXILiteS_AWVALID),
        .I2(wstate[0]),
        .I3(s_axi_AXILiteS_WVALID),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0838)) 
    \wstate[1]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(wstate[0]),
        .I2(wstate[1]),
        .I3(s_axi_AXILiteS_BREADY),
        .O(\wstate[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "mixer_AXILiteS_s_axi_ram" *) 
module pwm_mixer_0_1_mixer_AXILiteS_s_axi_ram
   (DOADO,
    DOBDO,
    \rdata_reg[4] ,
    \rdata_reg[5] ,
    \rdata_reg[6] ,
    \rdata_reg[8] ,
    \rdata_reg[9] ,
    \rdata_reg[10] ,
    \rdata_reg[11] ,
    \rdata_reg[12] ,
    \rdata_reg[13] ,
    \rdata_reg[14] ,
    \rdata_reg[15] ,
    \rdata_reg[16] ,
    \rdata_reg[17] ,
    \rdata_reg[18] ,
    \rdata_reg[19] ,
    \rdata_reg[20] ,
    \rdata_reg[21] ,
    \rdata_reg[22] ,
    \rdata_reg[23] ,
    \rdata_reg[24] ,
    \rdata_reg[25] ,
    \rdata_reg[26] ,
    \rdata_reg[27] ,
    \rdata_reg[28] ,
    \rdata_reg[29] ,
    \rdata_reg[30] ,
    \rdata_reg[31] ,
    \tmp_25_reg_1479_reg[0] ,
    \tmp_10_reg_1436_reg[0] ,
    D,
    ap_clk,
    s_axi_AXILiteS_WDATA,
    \rdata_reg[31]_i_4 ,
    \rdata_reg[4]_i_2 ,
    \rdata_reg[5]_i_2 ,
    \rdata_reg[6]_i_2 ,
    \rdata_reg[8]_i_2 ,
    \rdata_reg[9]_i_2 ,
    \rdata_reg[10]_i_2 ,
    \rdata_reg[11]_i_2 ,
    \rdata_reg[12]_i_2 ,
    \rdata_reg[13]_i_2 ,
    \rdata_reg[14]_i_2 ,
    \rdata_reg[15]_i_2 ,
    \rdata_reg[16]_i_2 ,
    \rdata_reg[17]_i_2 ,
    \rdata_reg[18]_i_2 ,
    \rdata_reg[19]_i_2 ,
    \rdata_reg[20]_i_2 ,
    \rdata_reg[21]_i_2 ,
    \rdata_reg[22]_i_2 ,
    \rdata_reg[23]_i_2 ,
    \rdata_reg[24]_i_2 ,
    \rdata_reg[25]_i_2 ,
    \rdata_reg[26]_i_2 ,
    \rdata_reg[27]_i_2 ,
    \rdata_reg[28]_i_2 ,
    \rdata_reg[29]_i_2 ,
    \rdata_reg[30]_i_2 ,
    \rdata_reg[31]_i_5 ,
    Q,
    regs_in_V_q0,
    ce2,
    ap_enable_reg_pp0_iter0_reg,
    int_ap_start_reg,
    tmp_25_reg_1479,
    ap_reg_ioackin_m_V_WREADY_reg,
    tmp_10_reg_1436,
    \int_isr_reg[0] ,
    ar_hs,
    \rdata_reg[0]_i_3 ,
    int_ap_done_reg,
    s_axi_AXILiteS_ARADDR,
    \rdata_reg[1]_i_3 ,
    int_ap_idle_reg,
    \rdata_reg[2]_i_3 ,
    int_ap_ready_reg,
    \rdata_reg[3]_i_3 ,
    int_auto_restart_reg,
    \rdata_reg[7]_i_4 ,
    s_axi_AXILiteS_ARVALID,
    rstate,
    \waddr_reg[2] ,
    s_axi_AXILiteS_WSTRB,
    int_regs_in_V_write_reg,
    s_axi_AXILiteS_WVALID);
  output [31:0]DOADO;
  output [31:0]DOBDO;
  output \rdata_reg[4] ;
  output \rdata_reg[5] ;
  output \rdata_reg[6] ;
  output \rdata_reg[8] ;
  output \rdata_reg[9] ;
  output \rdata_reg[10] ;
  output \rdata_reg[11] ;
  output \rdata_reg[12] ;
  output \rdata_reg[13] ;
  output \rdata_reg[14] ;
  output \rdata_reg[15] ;
  output \rdata_reg[16] ;
  output \rdata_reg[17] ;
  output \rdata_reg[18] ;
  output \rdata_reg[19] ;
  output \rdata_reg[20] ;
  output \rdata_reg[21] ;
  output \rdata_reg[22] ;
  output \rdata_reg[23] ;
  output \rdata_reg[24] ;
  output \rdata_reg[25] ;
  output \rdata_reg[26] ;
  output \rdata_reg[27] ;
  output \rdata_reg[28] ;
  output \rdata_reg[29] ;
  output \rdata_reg[30] ;
  output \rdata_reg[31] ;
  output \tmp_25_reg_1479_reg[0] ;
  output \tmp_10_reg_1436_reg[0] ;
  output [4:0]D;
  input ap_clk;
  input [31:0]s_axi_AXILiteS_WDATA;
  input \rdata_reg[31]_i_4 ;
  input \rdata_reg[4]_i_2 ;
  input \rdata_reg[5]_i_2 ;
  input \rdata_reg[6]_i_2 ;
  input \rdata_reg[8]_i_2 ;
  input \rdata_reg[9]_i_2 ;
  input \rdata_reg[10]_i_2 ;
  input \rdata_reg[11]_i_2 ;
  input \rdata_reg[12]_i_2 ;
  input \rdata_reg[13]_i_2 ;
  input \rdata_reg[14]_i_2 ;
  input \rdata_reg[15]_i_2 ;
  input \rdata_reg[16]_i_2 ;
  input \rdata_reg[17]_i_2 ;
  input \rdata_reg[18]_i_2 ;
  input \rdata_reg[19]_i_2 ;
  input \rdata_reg[20]_i_2 ;
  input \rdata_reg[21]_i_2 ;
  input \rdata_reg[22]_i_2 ;
  input \rdata_reg[23]_i_2 ;
  input \rdata_reg[24]_i_2 ;
  input \rdata_reg[25]_i_2 ;
  input \rdata_reg[26]_i_2 ;
  input \rdata_reg[27]_i_2 ;
  input \rdata_reg[28]_i_2 ;
  input \rdata_reg[29]_i_2 ;
  input \rdata_reg[30]_i_2 ;
  input \rdata_reg[31]_i_5 ;
  input [2:0]Q;
  input [0:0]regs_in_V_q0;
  input ce2;
  input ap_enable_reg_pp0_iter0_reg;
  input int_ap_start_reg;
  input tmp_25_reg_1479;
  input ap_reg_ioackin_m_V_WREADY_reg;
  input tmp_10_reg_1436;
  input \int_isr_reg[0] ;
  input ar_hs;
  input \rdata_reg[0]_i_3 ;
  input int_ap_done_reg;
  input [1:0]s_axi_AXILiteS_ARADDR;
  input \rdata_reg[1]_i_3 ;
  input int_ap_idle_reg;
  input \rdata_reg[2]_i_3 ;
  input int_ap_ready_reg;
  input \rdata_reg[3]_i_3 ;
  input int_auto_restart_reg;
  input \rdata_reg[7]_i_4 ;
  input s_axi_AXILiteS_ARVALID;
  input [1:0]rstate;
  input [0:0]\waddr_reg[2] ;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input int_regs_in_V_write_reg;
  input s_axi_AXILiteS_WVALID;

  wire [4:0]D;
  wire [31:0]DOADO;
  wire [31:0]DOBDO;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ar_hs;
  wire ce2;
  wire \gen_write[1].mem_reg_i_1_n_0 ;
  wire \gen_write[1].mem_reg_i_3_n_0 ;
  wire \gen_write[1].mem_reg_i_4_n_0 ;
  wire \gen_write[1].mem_reg_i_5_n_0 ;
  wire \gen_write[1].mem_reg_i_6_n_0 ;
  wire int_ap_done_reg;
  wire int_ap_idle_reg;
  wire int_ap_ready_reg;
  wire int_ap_start_reg;
  wire int_auto_restart_reg;
  wire \int_isr_reg[0] ;
  wire int_regs_in_V_address1;
  wire int_regs_in_V_write_reg;
  wire \rdata_reg[0]_i_3 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_i_2 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_i_2 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_i_2 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_i_2 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_i_2 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_i_2 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_i_2 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_i_2 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_i_2 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_i_2 ;
  wire \rdata_reg[1]_i_3 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_i_2 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_i_2 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_i_2 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_i_2 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_i_2 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_i_2 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_i_2 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_i_2 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_i_2 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_i_2 ;
  wire \rdata_reg[2]_i_3 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_i_2 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_i_4 ;
  wire \rdata_reg[31]_i_5 ;
  wire \rdata_reg[3]_i_3 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_i_2 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_i_2 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_i_2 ;
  wire \rdata_reg[7]_i_4 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_i_2 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_i_2 ;
  wire [0:0]regs_in_V_q0;
  wire [1:0]rstate;
  wire [1:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire tmp_10_reg_1436;
  wire \tmp_10_reg_1436_reg[0] ;
  wire tmp_25_reg_1479;
  wire \tmp_25_reg_1479_reg[0] ;
  wire [0:0]\waddr_reg[2] ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "64" *) 
  (* RTL_RAM_NAME = "gen_write[1].mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,\gen_write[1].mem_reg_i_1_n_0 ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,int_regs_in_V_address1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_gen_write[1].mem_reg_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_write[1].mem_reg_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI(s_axi_AXILiteS_WDATA),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(DOADO),
        .DOBDO(DOBDO),
        .DOPADOP(\NLW_gen_write[1].mem_reg_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_gen_write[1].mem_reg_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(\NLW_gen_write[1].mem_reg_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_gen_write[1].mem_reg_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,\gen_write[1].mem_reg_i_3_n_0 ,\gen_write[1].mem_reg_i_4_n_0 ,\gen_write[1].mem_reg_i_5_n_0 ,\gen_write[1].mem_reg_i_6_n_0 }));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .O(\gen_write[1].mem_reg_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_AXILiteS_ARADDR[0]),
        .I1(s_axi_AXILiteS_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(\waddr_reg[2] ),
        .O(int_regs_in_V_address1));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_AXILiteS_WSTRB[3]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_AXILiteS_WSTRB[2]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_AXILiteS_WSTRB[1]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(int_regs_in_V_write_reg),
        .I2(s_axi_AXILiteS_WVALID),
        .O(\gen_write[1].mem_reg_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[0]_i_1 
       (.I0(\int_isr_reg[0] ),
        .I1(ar_hs),
        .I2(DOBDO[0]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[0]_i_3 ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_1 
       (.I0(DOBDO[10]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[10]_i_2 ),
        .O(\rdata_reg[10] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_1 
       (.I0(DOBDO[11]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[11]_i_2 ),
        .O(\rdata_reg[11] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_1 
       (.I0(DOBDO[12]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[12]_i_2 ),
        .O(\rdata_reg[12] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_1 
       (.I0(DOBDO[13]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[13]_i_2 ),
        .O(\rdata_reg[13] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_1 
       (.I0(DOBDO[14]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[14]_i_2 ),
        .O(\rdata_reg[14] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_1 
       (.I0(DOBDO[15]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[15]_i_2 ),
        .O(\rdata_reg[15] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_1 
       (.I0(DOBDO[16]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[16]_i_2 ),
        .O(\rdata_reg[16] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_1 
       (.I0(DOBDO[17]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[17]_i_2 ),
        .O(\rdata_reg[17] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_1 
       (.I0(DOBDO[18]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[18]_i_2 ),
        .O(\rdata_reg[18] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_1 
       (.I0(DOBDO[19]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[19]_i_2 ),
        .O(\rdata_reg[19] ));
  LUT6 #(
    .INIT(64'h2F202F2F2F202020)) 
    \rdata[1]_i_1 
       (.I0(int_ap_done_reg),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(ar_hs),
        .I3(DOBDO[1]),
        .I4(\rdata_reg[31]_i_4 ),
        .I5(\rdata_reg[1]_i_3 ),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_1 
       (.I0(DOBDO[20]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[20]_i_2 ),
        .O(\rdata_reg[20] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_1 
       (.I0(DOBDO[21]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[21]_i_2 ),
        .O(\rdata_reg[21] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_1 
       (.I0(DOBDO[22]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[22]_i_2 ),
        .O(\rdata_reg[22] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_1 
       (.I0(DOBDO[23]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[23]_i_2 ),
        .O(\rdata_reg[23] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_1 
       (.I0(DOBDO[24]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[24]_i_2 ),
        .O(\rdata_reg[24] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_1 
       (.I0(DOBDO[25]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[25]_i_2 ),
        .O(\rdata_reg[25] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_1 
       (.I0(DOBDO[26]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[26]_i_2 ),
        .O(\rdata_reg[26] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_1 
       (.I0(DOBDO[27]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[27]_i_2 ),
        .O(\rdata_reg[27] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_1 
       (.I0(DOBDO[28]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[28]_i_2 ),
        .O(\rdata_reg[28] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_1 
       (.I0(DOBDO[29]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[29]_i_2 ),
        .O(\rdata_reg[29] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[2]_i_1 
       (.I0(int_ap_idle_reg),
        .I1(ar_hs),
        .I2(DOBDO[2]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[2]_i_3 ),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_1 
       (.I0(DOBDO[30]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[30]_i_2 ),
        .O(\rdata_reg[30] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_3 
       (.I0(DOBDO[31]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[31]_i_5 ),
        .O(\rdata_reg[31] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[3]_i_1 
       (.I0(int_ap_ready_reg),
        .I1(ar_hs),
        .I2(DOBDO[3]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[3]_i_3 ),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[4]_i_2 ),
        .O(\rdata_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[5]_i_2 ),
        .O(\rdata_reg[5] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[6]_i_2 ),
        .O(\rdata_reg[6] ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \rdata[7]_i_1 
       (.I0(int_auto_restart_reg),
        .I1(ar_hs),
        .I2(DOBDO[7]),
        .I3(\rdata_reg[31]_i_4 ),
        .I4(\rdata_reg[7]_i_4 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_1 
       (.I0(DOBDO[8]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[8]_i_2 ),
        .O(\rdata_reg[8] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_1 
       (.I0(DOBDO[9]),
        .I1(\rdata_reg[31]_i_4 ),
        .I2(\rdata_reg[9]_i_2 ),
        .O(\rdata_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFABFB0000A808)) 
    \tmp_10_reg_1436[0]_i_1 
       (.I0(regs_in_V_q0),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(int_ap_start_reg),
        .I4(ap_reg_ioackin_m_V_WREADY_reg),
        .I5(tmp_10_reg_1436),
        .O(\tmp_10_reg_1436_reg[0] ));
  LUT6 #(
    .INIT(64'hBBBFFFBF88800080)) 
    \tmp_25_reg_1479[0]_i_1 
       (.I0(regs_in_V_q0),
        .I1(ce2),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(Q[0]),
        .I4(int_ap_start_reg),
        .I5(tmp_25_reg_1479),
        .O(\tmp_25_reg_1479_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi
   (\int_regs_in_V_shift_reg[0] ,
    regs_in_V_ce0,
    \p_c_V_reg_1474_reg[1] ,
    ce2,
    \r_c_V_reg_1533_reg[1] ,
    \r_c_V_reg_1533_reg[17] ,
    \y_c_V_reg_1539_reg[1] ,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter5_reg_0,
    E,
    \regs_in_V_load_3_reg_1512_reg[0] ,
    ce3,
    ap_reg_ioackin_m_V_WREADY_reg,
    carry_s1_reg,
    m_V_WREADY,
    D,
    ap_ready,
    ap_rst_n_inv,
    ap_reg_ioackin_m_V_AWREADY_reg,
    ap_reg_ioackin_m_V_AWREADY_reg_0,
    \neg_ti9_reg_1812_reg[15] ,
    \neg_mul1_reg_1767_reg[68] ,
    \bin_s1_reg[0] ,
    \bin_s1_reg[0]_0 ,
    SR,
    \neg_mul3_reg_1832_reg[68] ,
    \neg_ti1_reg_1822_reg[15] ,
    \p_Val2_15_5_reg_2017_reg[0] ,
    \neg_mul4_reg_1762_reg[68] ,
    \neg_ti2_reg_1747_reg[14] ,
    \p_Val2_15_2_reg_1981_reg[0] ,
    \p_Val2_15_4_reg_1935_reg[0] ,
    \mul3_reg_1717_reg[0] ,
    \p_Val2_3_reg_1945_reg[0] ,
    \neg_mul2_reg_1737_reg[68] ,
    \neg_ti_reg_1976_reg[15] ,
    \mul1_reg_1727_reg[0] ,
    ce5,
    m_axi_m_V_WVALID,
    m_axi_m_V_RREADY,
    carry_s1_reg_0,
    \neg_ti4_reg_1930_reg[33] ,
    \neg_mul_reg_1940_reg[100] ,
    m_axi_m_V_AWADDR,
    AWLEN,
    \p_Val2_15_4_reg_1935_reg[14] ,
    \p_Val2_3_reg_1945_reg[14] ,
    \p_Val2_15_4_reg_1935_reg[3] ,
    \p_Val2_15_4_reg_1935_reg[4] ,
    \p_Val2_15_4_reg_1935_reg[5] ,
    \p_Val2_15_4_reg_1935_reg[7] ,
    \p_Val2_15_4_reg_1935_reg[9] ,
    \p_Val2_15_4_reg_1935_reg[10] ,
    \p_Val2_15_4_reg_1935_reg[11] ,
    \p_Val2_15_4_reg_1935_reg[12] ,
    \p_Val2_15_4_reg_1935_reg[13] ,
    \p_Val2_15_4_reg_1935_reg[14]_0 ,
    \p_Val2_3_reg_1945_reg[3] ,
    \p_Val2_3_reg_1945_reg[4] ,
    \p_Val2_3_reg_1945_reg[5] ,
    \p_Val2_3_reg_1945_reg[7] ,
    \p_Val2_3_reg_1945_reg[9] ,
    \p_Val2_3_reg_1945_reg[10] ,
    \p_Val2_3_reg_1945_reg[11] ,
    \p_Val2_3_reg_1945_reg[12] ,
    \p_Val2_3_reg_1945_reg[13] ,
    \p_Val2_3_reg_1945_reg[14]_0 ,
    \p_Val2_15_1_reg_1879_reg[3] ,
    \p_Val2_15_1_reg_1879_reg[0] ,
    grp_fu_1415_ce,
    \bin_s1_reg[0]_1 ,
    \neg_ti3_reg_1889_reg[15] ,
    \neg_mul5_reg_1894_reg[68] ,
    \tmp_61_reg_1568_reg[0] ,
    \bin_s1_reg[0]_2 ,
    grp_fu_545_ce,
    p_8_in,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    m_axi_m_V_AWVALID,
    m_axi_m_V_BREADY,
    m_axi_m_V_WLAST,
    Q,
    \int_regs_in_V_shift_reg[0]_0 ,
    \reg_231_reg[15] ,
    tmp_9_reg_1459,
    tmp_fu_353_p3,
    tmp_1_reg_1492,
    tmp_6_reg_1502,
    ap_rst_n,
    ap_enable_reg_pp0_iter5_reg_1,
    ap_enable_reg_pp0_iter4_reg,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    \p_Val2_15_5_reg_2017_reg[15] ,
    \p_Val2_15_2_reg_1981_reg[15] ,
    \p_Val2_15_4_reg_1935_reg[15] ,
    \p_Val2_15_3_reg_2007_reg[15] ,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_enable_reg_pp0_iter3,
    \ap_CS_fsm_reg[4] ,
    \p_Val2_15_1_reg_1879_reg[15] ,
    \p_Val2_3_reg_1945_reg[15] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_m_V_WREADY_reg_1,
    ap_reg_ioackin_m_V_AWREADY_reg_1,
    ap_reg_pp0_iter2_tmp_95_reg_1617,
    ap_reg_pp0_iter2_tmp_49_reg_1628,
    tmp_27_3_reg_1986,
    tmp_94_reg_1965,
    ap_reg_pp0_iter2_tmp_72_reg_1664,
    tmp_102_reg_2001,
    tmp_27_5_reg_2012,
    ap_reg_pp0_iter2_tmp_64_reg_1583,
    tmp_27_2_reg_1950,
    tmp_78_reg_1919,
    tmp_27_4_reg_1899,
    tmp_98_reg_1847,
    tmp_26_reg_1904,
    tmp_62_reg_1873,
    ap_reg_pp0_iter2_tmp_99_reg_1686,
    m_axi_m_V_WREADY,
    m_axi_m_V_RVALID,
    ap_reg_pp0_iter2_tmp_80_reg_1675,
    tmp_35_fu_1159_p4,
    tmp_15_fu_1187_p4,
    tmp_70_reg_1791,
    tmp_27_1_reg_1827,
    tmp_5_reg_1544,
    tmp_42_fu_432_p3,
    ap_clk,
    m_axi_m_V_AWREADY,
    m_axi_m_V_BVALID);
  output \int_regs_in_V_shift_reg[0] ;
  output regs_in_V_ce0;
  output \p_c_V_reg_1474_reg[1] ;
  output ce2;
  output \r_c_V_reg_1533_reg[1] ;
  output [0:0]\r_c_V_reg_1533_reg[17] ;
  output \y_c_V_reg_1539_reg[1] ;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter5_reg_0;
  output [0:0]E;
  output [0:0]\regs_in_V_load_3_reg_1512_reg[0] ;
  output ce3;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output carry_s1_reg;
  output m_V_WREADY;
  output [5:0]D;
  output ap_ready;
  output ap_rst_n_inv;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output ap_reg_ioackin_m_V_AWREADY_reg_0;
  output [0:0]\neg_ti9_reg_1812_reg[15] ;
  output [0:0]\neg_mul1_reg_1767_reg[68] ;
  output [0:0]\bin_s1_reg[0] ;
  output [0:0]\bin_s1_reg[0]_0 ;
  output [1:0]SR;
  output [0:0]\neg_mul3_reg_1832_reg[68] ;
  output [0:0]\neg_ti1_reg_1822_reg[15] ;
  output [1:0]\p_Val2_15_5_reg_2017_reg[0] ;
  output [0:0]\neg_mul4_reg_1762_reg[68] ;
  output [0:0]\neg_ti2_reg_1747_reg[14] ;
  output [1:0]\p_Val2_15_2_reg_1981_reg[0] ;
  output [1:0]\p_Val2_15_4_reg_1935_reg[0] ;
  output [0:0]\mul3_reg_1717_reg[0] ;
  output [1:0]\p_Val2_3_reg_1945_reg[0] ;
  output [0:0]\neg_mul2_reg_1737_reg[68] ;
  output [0:0]\neg_ti_reg_1976_reg[15] ;
  output [0:0]\mul1_reg_1727_reg[0] ;
  output ce5;
  output m_axi_m_V_WVALID;
  output m_axi_m_V_RREADY;
  output [0:0]carry_s1_reg_0;
  output [0:0]\neg_ti4_reg_1930_reg[33] ;
  output [0:0]\neg_mul_reg_1940_reg[100] ;
  output [29:0]m_axi_m_V_AWADDR;
  output [3:0]AWLEN;
  output \p_Val2_15_4_reg_1935_reg[14] ;
  output \p_Val2_3_reg_1945_reg[14] ;
  output \p_Val2_15_4_reg_1935_reg[3] ;
  output \p_Val2_15_4_reg_1935_reg[4] ;
  output \p_Val2_15_4_reg_1935_reg[5] ;
  output \p_Val2_15_4_reg_1935_reg[7] ;
  output \p_Val2_15_4_reg_1935_reg[9] ;
  output \p_Val2_15_4_reg_1935_reg[10] ;
  output \p_Val2_15_4_reg_1935_reg[11] ;
  output \p_Val2_15_4_reg_1935_reg[12] ;
  output \p_Val2_15_4_reg_1935_reg[13] ;
  output \p_Val2_15_4_reg_1935_reg[14]_0 ;
  output \p_Val2_3_reg_1945_reg[3] ;
  output \p_Val2_3_reg_1945_reg[4] ;
  output \p_Val2_3_reg_1945_reg[5] ;
  output \p_Val2_3_reg_1945_reg[7] ;
  output \p_Val2_3_reg_1945_reg[9] ;
  output \p_Val2_3_reg_1945_reg[10] ;
  output \p_Val2_3_reg_1945_reg[11] ;
  output \p_Val2_3_reg_1945_reg[12] ;
  output \p_Val2_3_reg_1945_reg[13] ;
  output \p_Val2_3_reg_1945_reg[14]_0 ;
  output \p_Val2_15_1_reg_1879_reg[3] ;
  output [1:0]\p_Val2_15_1_reg_1879_reg[0] ;
  output grp_fu_1415_ce;
  output [0:0]\bin_s1_reg[0]_1 ;
  output [0:0]\neg_ti3_reg_1889_reg[15] ;
  output [0:0]\neg_mul5_reg_1894_reg[68] ;
  output \tmp_61_reg_1568_reg[0] ;
  output [0:0]\bin_s1_reg[0]_2 ;
  output grp_fu_545_ce;
  output p_8_in;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  output m_axi_m_V_AWVALID;
  output m_axi_m_V_BREADY;
  output m_axi_m_V_WLAST;
  input [5:0]Q;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input [0:0]\reg_231_reg[15] ;
  input tmp_9_reg_1459;
  input tmp_fu_353_p3;
  input tmp_1_reg_1492;
  input tmp_6_reg_1502;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter5_reg_1;
  input ap_enable_reg_pp0_iter4_reg;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input [15:0]\p_Val2_15_5_reg_2017_reg[15] ;
  input [15:0]\p_Val2_15_2_reg_1981_reg[15] ;
  input [15:0]\p_Val2_15_4_reg_1935_reg[15] ;
  input [15:0]\p_Val2_15_3_reg_2007_reg[15] ;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_enable_reg_pp0_iter3;
  input \ap_CS_fsm_reg[4] ;
  input [15:0]\p_Val2_15_1_reg_1879_reg[15] ;
  input [15:0]\p_Val2_3_reg_1945_reg[15] ;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_ioackin_m_V_WREADY_reg_1;
  input ap_reg_ioackin_m_V_AWREADY_reg_1;
  input ap_reg_pp0_iter2_tmp_95_reg_1617;
  input ap_reg_pp0_iter2_tmp_49_reg_1628;
  input tmp_27_3_reg_1986;
  input tmp_94_reg_1965;
  input ap_reg_pp0_iter2_tmp_72_reg_1664;
  input tmp_102_reg_2001;
  input tmp_27_5_reg_2012;
  input ap_reg_pp0_iter2_tmp_64_reg_1583;
  input tmp_27_2_reg_1950;
  input tmp_78_reg_1919;
  input tmp_27_4_reg_1899;
  input tmp_98_reg_1847;
  input tmp_26_reg_1904;
  input tmp_62_reg_1873;
  input ap_reg_pp0_iter2_tmp_99_reg_1686;
  input m_axi_m_V_WREADY;
  input m_axi_m_V_RVALID;
  input ap_reg_pp0_iter2_tmp_80_reg_1675;
  input [9:0]tmp_35_fu_1159_p4;
  input [9:0]tmp_15_fu_1187_p4;
  input tmp_70_reg_1791;
  input tmp_27_1_reg_1827;
  input tmp_5_reg_1544;
  input tmp_42_fu_432_p3;
  input ap_clk;
  input m_axi_m_V_AWREADY;
  input m_axi_m_V_BVALID;

  wire [3:0]AWLEN;
  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [1:0]SR;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp0_iter5_reg_1;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY_reg_1;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_1;
  wire ap_reg_pp0_iter2_tmp_49_reg_1628;
  wire ap_reg_pp0_iter2_tmp_64_reg_1583;
  wire ap_reg_pp0_iter2_tmp_72_reg_1664;
  wire ap_reg_pp0_iter2_tmp_80_reg_1675;
  wire ap_reg_pp0_iter2_tmp_95_reg_1617;
  wire ap_reg_pp0_iter2_tmp_99_reg_1686;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[0]_0 ;
  wire [0:0]\bin_s1_reg[0]_1 ;
  wire [0:0]\bin_s1_reg[0]_2 ;
  wire bus_write_n_123;
  wire bus_write_n_124;
  wire carry_s1_reg;
  wire [0:0]carry_s1_reg_0;
  wire ce2;
  wire ce3;
  wire ce5;
  wire grp_fu_1415_ce;
  wire grp_fu_545_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire m_V_WREADY;
  wire [29:0]m_axi_m_V_AWADDR;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire [0:0]\mul1_reg_1727_reg[0] ;
  wire [0:0]\mul3_reg_1717_reg[0] ;
  wire [0:0]\neg_mul1_reg_1767_reg[68] ;
  wire [0:0]\neg_mul2_reg_1737_reg[68] ;
  wire [0:0]\neg_mul3_reg_1832_reg[68] ;
  wire [0:0]\neg_mul4_reg_1762_reg[68] ;
  wire [0:0]\neg_mul5_reg_1894_reg[68] ;
  wire [0:0]\neg_mul_reg_1940_reg[100] ;
  wire [0:0]\neg_ti1_reg_1822_reg[15] ;
  wire [0:0]\neg_ti2_reg_1747_reg[14] ;
  wire [0:0]\neg_ti3_reg_1889_reg[15] ;
  wire [0:0]\neg_ti4_reg_1930_reg[33] ;
  wire [0:0]\neg_ti9_reg_1812_reg[15] ;
  wire [0:0]\neg_ti_reg_1976_reg[15] ;
  wire [0:0]p_0_in__1;
  wire p_8_in;
  wire [1:0]\p_Val2_15_1_reg_1879_reg[0] ;
  wire [15:0]\p_Val2_15_1_reg_1879_reg[15] ;
  wire \p_Val2_15_1_reg_1879_reg[3] ;
  wire [1:0]\p_Val2_15_2_reg_1981_reg[0] ;
  wire [15:0]\p_Val2_15_2_reg_1981_reg[15] ;
  wire [15:0]\p_Val2_15_3_reg_2007_reg[15] ;
  wire [1:0]\p_Val2_15_4_reg_1935_reg[0] ;
  wire \p_Val2_15_4_reg_1935_reg[10] ;
  wire \p_Val2_15_4_reg_1935_reg[11] ;
  wire \p_Val2_15_4_reg_1935_reg[12] ;
  wire \p_Val2_15_4_reg_1935_reg[13] ;
  wire \p_Val2_15_4_reg_1935_reg[14] ;
  wire \p_Val2_15_4_reg_1935_reg[14]_0 ;
  wire [15:0]\p_Val2_15_4_reg_1935_reg[15] ;
  wire \p_Val2_15_4_reg_1935_reg[3] ;
  wire \p_Val2_15_4_reg_1935_reg[4] ;
  wire \p_Val2_15_4_reg_1935_reg[5] ;
  wire \p_Val2_15_4_reg_1935_reg[7] ;
  wire \p_Val2_15_4_reg_1935_reg[9] ;
  wire [1:0]\p_Val2_15_5_reg_2017_reg[0] ;
  wire [15:0]\p_Val2_15_5_reg_2017_reg[15] ;
  wire [1:0]\p_Val2_3_reg_1945_reg[0] ;
  wire \p_Val2_3_reg_1945_reg[10] ;
  wire \p_Val2_3_reg_1945_reg[11] ;
  wire \p_Val2_3_reg_1945_reg[12] ;
  wire \p_Val2_3_reg_1945_reg[13] ;
  wire \p_Val2_3_reg_1945_reg[14] ;
  wire \p_Val2_3_reg_1945_reg[14]_0 ;
  wire [15:0]\p_Val2_3_reg_1945_reg[15] ;
  wire \p_Val2_3_reg_1945_reg[3] ;
  wire \p_Val2_3_reg_1945_reg[4] ;
  wire \p_Val2_3_reg_1945_reg[5] ;
  wire \p_Val2_3_reg_1945_reg[7] ;
  wire \p_Val2_3_reg_1945_reg[9] ;
  wire \p_c_V_reg_1474_reg[1] ;
  wire [0:0]\r_c_V_reg_1533_reg[17] ;
  wire \r_c_V_reg_1533_reg[1] ;
  wire [0:0]\reg_231_reg[15] ;
  wire regs_in_V_ce0;
  wire [0:0]\regs_in_V_load_3_reg_1512_reg[0] ;
  wire [0:0]throttl_cnt_reg;
  wire tmp_102_reg_2001;
  wire [9:0]tmp_15_fu_1187_p4;
  wire tmp_1_reg_1492;
  wire tmp_26_reg_1904;
  wire tmp_27_1_reg_1827;
  wire tmp_27_2_reg_1950;
  wire tmp_27_3_reg_1986;
  wire tmp_27_4_reg_1899;
  wire tmp_27_5_reg_2012;
  wire [9:0]tmp_35_fu_1159_p4;
  wire tmp_42_fu_432_p3;
  wire tmp_5_reg_1544;
  wire \tmp_61_reg_1568_reg[0] ;
  wire tmp_62_reg_1873;
  wire tmp_6_reg_1502;
  wire tmp_70_reg_1791;
  wire tmp_78_reg_1919;
  wire tmp_94_reg_1965;
  wire tmp_98_reg_1847;
  wire tmp_9_reg_1459;
  wire tmp_fu_353_p3;
  wire wreq_throttl_n_1;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_4;
  wire \y_c_V_reg_1539_reg[1] ;

  pwm_mixer_0_1_mixer_m_V_m_axi_read bus_read
       (.SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID));
  pwm_mixer_0_1_mixer_m_V_m_axi_write bus_write
       (.AWVALID_Dummy(AWVALID_Dummy),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg_0),
        .ap_enable_reg_pp0_iter5_reg_1(ap_enable_reg_pp0_iter5_reg_1),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_AWREADY_reg_0(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .ap_reg_ioackin_m_V_AWREADY_reg_1(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_ioackin_m_V_WREADY_reg_1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .ap_reg_pp0_iter2_tmp_49_reg_1628(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .ap_reg_pp0_iter2_tmp_64_reg_1583(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .ap_reg_pp0_iter2_tmp_72_reg_1664(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .ap_reg_pp0_iter2_tmp_80_reg_1675(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .ap_reg_pp0_iter2_tmp_95_reg_1617(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .ap_reg_pp0_iter2_tmp_99_reg_1686(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (\bin_s1_reg[0] ),
        .\bin_s1_reg[0]_0 (\bin_s1_reg[0]_0 ),
        .\bin_s1_reg[0]_1 (\bin_s1_reg[0]_1 ),
        .\bin_s1_reg[0]_2 (\bin_s1_reg[0]_2 ),
        .carry_s1_reg(carry_s1_reg),
        .carry_s1_reg_0(carry_s1_reg_0),
        .ce5(ce5),
        .grp_fu_1415_ce(grp_fu_1415_ce),
        .grp_fu_545_ce(grp_fu_545_ce),
        .\int_regs_in_V_shift_reg[0] (\int_regs_in_V_shift_reg[0] ),
        .\int_regs_in_V_shift_reg[0]_0 (\int_regs_in_V_shift_reg[0]_0 ),
        .m_axi_m_V_AWADDR(m_axi_m_V_AWADDR),
        .\m_axi_m_V_AWLEN[3] (AWLEN),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .m_axi_m_V_WDATA(m_axi_m_V_WDATA),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .m_axi_m_V_WVALID(m_axi_m_V_WVALID),
        .mem_reg(m_V_WREADY),
        .\mul1_reg_1727_reg[0] (\mul1_reg_1727_reg[0] ),
        .\mul3_reg_1717_reg[0] (\mul3_reg_1717_reg[0] ),
        .\neg_mul1_reg_1767_reg[68] (\neg_mul1_reg_1767_reg[68] ),
        .\neg_mul2_reg_1737_reg[68] (\neg_mul2_reg_1737_reg[68] ),
        .\neg_mul3_reg_1832_reg[68] (\neg_mul3_reg_1832_reg[68] ),
        .\neg_mul4_reg_1762_reg[68] (\neg_mul4_reg_1762_reg[68] ),
        .\neg_mul5_reg_1894_reg[68] (\neg_mul5_reg_1894_reg[68] ),
        .\neg_mul_reg_1940_reg[100] (\neg_mul_reg_1940_reg[100] ),
        .\neg_ti1_reg_1822_reg[15] (\neg_ti1_reg_1822_reg[15] ),
        .\neg_ti2_reg_1747_reg[14] (\neg_ti2_reg_1747_reg[14] ),
        .\neg_ti3_reg_1889_reg[15] (\neg_ti3_reg_1889_reg[15] ),
        .\neg_ti4_reg_1930_reg[33] (\neg_ti4_reg_1930_reg[33] ),
        .\neg_ti9_reg_1812_reg[15] (\neg_ti9_reg_1812_reg[15] ),
        .\neg_ti_reg_1976_reg[15] (\neg_ti_reg_1976_reg[15] ),
        .p_8_in(p_8_in),
        .\p_Val2_15_1_reg_1879_reg[0] (\p_Val2_15_1_reg_1879_reg[0] ),
        .\p_Val2_15_1_reg_1879_reg[15] (\p_Val2_15_1_reg_1879_reg[15] ),
        .\p_Val2_15_1_reg_1879_reg[3] (\p_Val2_15_1_reg_1879_reg[3] ),
        .\p_Val2_15_2_reg_1981_reg[0] (\p_Val2_15_2_reg_1981_reg[0] ),
        .\p_Val2_15_2_reg_1981_reg[14] (ce2),
        .\p_Val2_15_2_reg_1981_reg[15] (\p_Val2_15_2_reg_1981_reg[15] ),
        .\p_Val2_15_3_reg_2007_reg[0] (SR),
        .\p_Val2_15_3_reg_2007_reg[14] (ce3),
        .\p_Val2_15_3_reg_2007_reg[15] (\p_Val2_15_3_reg_2007_reg[15] ),
        .\p_Val2_15_4_reg_1935_reg[0] (\p_Val2_15_4_reg_1935_reg[0] ),
        .\p_Val2_15_4_reg_1935_reg[10] (\p_Val2_15_4_reg_1935_reg[10] ),
        .\p_Val2_15_4_reg_1935_reg[11] (\p_Val2_15_4_reg_1935_reg[11] ),
        .\p_Val2_15_4_reg_1935_reg[12] (\p_Val2_15_4_reg_1935_reg[12] ),
        .\p_Val2_15_4_reg_1935_reg[13] (\p_Val2_15_4_reg_1935_reg[13] ),
        .\p_Val2_15_4_reg_1935_reg[14] (\p_Val2_15_4_reg_1935_reg[14] ),
        .\p_Val2_15_4_reg_1935_reg[14]_0 (\p_Val2_15_4_reg_1935_reg[14]_0 ),
        .\p_Val2_15_4_reg_1935_reg[15] (\p_Val2_15_4_reg_1935_reg[15] ),
        .\p_Val2_15_4_reg_1935_reg[3] (\p_Val2_15_4_reg_1935_reg[3] ),
        .\p_Val2_15_4_reg_1935_reg[4] (\p_Val2_15_4_reg_1935_reg[4] ),
        .\p_Val2_15_4_reg_1935_reg[5] (\p_Val2_15_4_reg_1935_reg[5] ),
        .\p_Val2_15_4_reg_1935_reg[7] (\p_Val2_15_4_reg_1935_reg[7] ),
        .\p_Val2_15_4_reg_1935_reg[9] (\p_Val2_15_4_reg_1935_reg[9] ),
        .\p_Val2_15_5_reg_2017_reg[0] (\p_Val2_15_5_reg_2017_reg[0] ),
        .\p_Val2_15_5_reg_2017_reg[15] (\p_Val2_15_5_reg_2017_reg[15] ),
        .\p_Val2_3_reg_1945_reg[0] (\p_Val2_3_reg_1945_reg[0] ),
        .\p_Val2_3_reg_1945_reg[10] (\p_Val2_3_reg_1945_reg[10] ),
        .\p_Val2_3_reg_1945_reg[11] (\p_Val2_3_reg_1945_reg[11] ),
        .\p_Val2_3_reg_1945_reg[12] (\p_Val2_3_reg_1945_reg[12] ),
        .\p_Val2_3_reg_1945_reg[13] (\p_Val2_3_reg_1945_reg[13] ),
        .\p_Val2_3_reg_1945_reg[14] (\p_Val2_3_reg_1945_reg[14] ),
        .\p_Val2_3_reg_1945_reg[14]_0 (\p_Val2_3_reg_1945_reg[14]_0 ),
        .\p_Val2_3_reg_1945_reg[15] (\p_Val2_3_reg_1945_reg[15] ),
        .\p_Val2_3_reg_1945_reg[3] (\p_Val2_3_reg_1945_reg[3] ),
        .\p_Val2_3_reg_1945_reg[4] (\p_Val2_3_reg_1945_reg[4] ),
        .\p_Val2_3_reg_1945_reg[5] (\p_Val2_3_reg_1945_reg[5] ),
        .\p_Val2_3_reg_1945_reg[7] (\p_Val2_3_reg_1945_reg[7] ),
        .\p_Val2_3_reg_1945_reg[9] (\p_Val2_3_reg_1945_reg[9] ),
        .\p_c_V_reg_1474_reg[1] (\p_c_V_reg_1474_reg[1] ),
        .\r_c_V_reg_1533_reg[17] (\r_c_V_reg_1533_reg[17] ),
        .\r_c_V_reg_1533_reg[1] (\r_c_V_reg_1533_reg[1] ),
        .\reg_231_reg[15] (\reg_231_reg[15] ),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\regs_in_V_load_3_reg_1512_reg[0] (\regs_in_V_load_3_reg_1512_reg[0] ),
        .\throttl_cnt_reg[0] (p_0_in__1),
        .\throttl_cnt_reg[0]_0 (bus_write_n_123),
        .\throttl_cnt_reg[0]_1 (throttl_cnt_reg),
        .\throttl_cnt_reg[1] (wreq_throttl_n_1),
        .\throttl_cnt_reg[4] (wreq_throttl_n_3),
        .\throttl_cnt_reg[7] (bus_write_n_124),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_4),
        .tmp_102_reg_2001(tmp_102_reg_2001),
        .tmp_15_fu_1187_p4(tmp_15_fu_1187_p4),
        .tmp_1_reg_1492(tmp_1_reg_1492),
        .tmp_26_reg_1904(tmp_26_reg_1904),
        .tmp_27_1_reg_1827(tmp_27_1_reg_1827),
        .tmp_27_2_reg_1950(tmp_27_2_reg_1950),
        .tmp_27_3_reg_1986(tmp_27_3_reg_1986),
        .tmp_27_4_reg_1899(tmp_27_4_reg_1899),
        .tmp_27_5_reg_2012(tmp_27_5_reg_2012),
        .tmp_35_fu_1159_p4(tmp_35_fu_1159_p4),
        .tmp_42_fu_432_p3(tmp_42_fu_432_p3),
        .tmp_5_reg_1544(tmp_5_reg_1544),
        .\tmp_61_reg_1568_reg[0] (\tmp_61_reg_1568_reg[0] ),
        .tmp_62_reg_1873(tmp_62_reg_1873),
        .tmp_6_reg_1502(tmp_6_reg_1502),
        .tmp_70_reg_1791(tmp_70_reg_1791),
        .tmp_78_reg_1919(tmp_78_reg_1919),
        .tmp_94_reg_1965(tmp_94_reg_1965),
        .tmp_98_reg_1847(tmp_98_reg_1847),
        .tmp_9_reg_1459(tmp_9_reg_1459),
        .tmp_fu_353_p3(tmp_fu_353_p3),
        .\y_c_V_reg_1539_reg[1] (\y_c_V_reg_1539_reg[1] ));
  pwm_mixer_0_1_mixer_m_V_m_axi_throttl wreq_throttl
       (.AWLEN(AWLEN[3:1]),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in__1),
        .E(bus_write_n_124),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .\could_multi_bursts.AWVALID_Dummy_reg (wreq_throttl_n_3),
        .\could_multi_bursts.awlen_buf_reg[3] (bus_write_n_123),
        .\could_multi_bursts.loop_cnt_reg[5] (wreq_throttl_n_4),
        .m_axi_m_V_AWVALID(m_axi_m_V_AWVALID),
        .\throttl_cnt_reg[5]_0 (wreq_throttl_n_1));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_buffer" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_buffer
   (mem_reg_0,
    data_valid,
    \q_tmp_reg[0]_0 ,
    \int_regs_in_V_shift_reg[0] ,
    regs_in_V_ce0,
    \p_c_V_reg_1474_reg[1] ,
    \p_Val2_15_2_reg_1981_reg[14] ,
    \r_c_V_reg_1533_reg[1] ,
    \r_c_V_reg_1533_reg[17] ,
    \y_c_V_reg_1539_reg[1] ,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter5_reg_0,
    E,
    \regs_in_V_load_3_reg_1512_reg[0] ,
    \p_Val2_15_3_reg_2007_reg[14] ,
    ap_reg_ioackin_m_V_WREADY_reg,
    carry_s1_reg,
    \ap_CS_fsm_reg[5] ,
    ap_ready,
    \neg_ti9_reg_1812_reg[15] ,
    \neg_mul1_reg_1767_reg[68] ,
    \bin_s1_reg[0] ,
    \bin_s1_reg[0]_0 ,
    \p_Val2_15_3_reg_2007_reg[0] ,
    \neg_mul3_reg_1832_reg[68] ,
    \neg_ti1_reg_1822_reg[15] ,
    \p_Val2_15_5_reg_2017_reg[0] ,
    \neg_mul4_reg_1762_reg[68] ,
    \neg_ti2_reg_1747_reg[14] ,
    \p_Val2_15_2_reg_1981_reg[0] ,
    \p_Val2_15_4_reg_1935_reg[0] ,
    ap_block_pp0_stage1_110011,
    ce5,
    \bus_wide_gen.len_cnt_reg[7] ,
    \neg_ti4_reg_1930_reg[33] ,
    \neg_mul_reg_1940_reg[100] ,
    S,
    \usedw_reg[7]_0 ,
    \usedw_reg[4]_0 ,
    \p_Val2_15_4_reg_1935_reg[14] ,
    \p_Val2_15_4_reg_1935_reg[3] ,
    \p_Val2_15_4_reg_1935_reg[4] ,
    \p_Val2_15_4_reg_1935_reg[5] ,
    \p_Val2_15_4_reg_1935_reg[7] ,
    \p_Val2_15_4_reg_1935_reg[9] ,
    \p_Val2_15_4_reg_1935_reg[10] ,
    \p_Val2_15_4_reg_1935_reg[11] ,
    \p_Val2_15_4_reg_1935_reg[12] ,
    \p_Val2_15_4_reg_1935_reg[13] ,
    \p_Val2_15_4_reg_1935_reg[14]_0 ,
    \p_Val2_15_1_reg_1879_reg[3] ,
    \p_Val2_15_1_reg_1879_reg[0] ,
    grp_fu_1415_ce,
    \bin_s1_reg[0]_1 ,
    \neg_ti3_reg_1889_reg[15] ,
    \neg_mul5_reg_1894_reg[68] ,
    \tmp_61_reg_1568_reg[0] ,
    grp_fu_545_ce,
    \q_tmp_reg[0]_1 ,
    p_8_in,
    empty_n_reg_0,
    pop0,
    DI,
    \bus_wide_gen.strb_buf_reg[1] ,
    ap_clk,
    D,
    WEA,
    Q,
    \int_regs_in_V_shift_reg[0]_0 ,
    \reg_231_reg[15] ,
    tmp_9_reg_1459,
    tmp_fu_353_p3,
    tmp_1_reg_1492,
    tmp_6_reg_1502,
    ap_rst_n,
    ap_enable_reg_pp0_iter5_reg_1,
    ap_enable_reg_pp0_iter4_reg,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter4_reg_0,
    \ap_CS_fsm_reg[4] ,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter3_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_m_V_WREADY_reg_1,
    ap_enable_reg_pp0_iter3_reg_0,
    \ap_CS_fsm_reg[2] ,
    ap_reg_pp0_iter2_tmp_95_reg_1617,
    ap_reg_pp0_iter2_tmp_49_reg_1628,
    tmp_27_3_reg_1986,
    tmp_94_reg_1965,
    ap_reg_pp0_iter2_tmp_72_reg_1664,
    tmp_102_reg_2001,
    tmp_27_5_reg_2012,
    ap_reg_pp0_iter2_tmp_64_reg_1583,
    tmp_27_2_reg_1950,
    tmp_78_reg_1919,
    tmp_27_4_reg_1899,
    tmp_98_reg_1847,
    m_V_BVALID,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.first_pad_reg ,
    ap_reg_pp0_iter2_tmp_80_reg_1675,
    ap_reg_pp0_iter2_tmp_99_reg_1686,
    tmp_35_fu_1159_p4,
    tmp_70_reg_1791,
    tmp_27_1_reg_1827,
    tmp_5_reg_1544,
    tmp_42_fu_432_p3,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_m_V_WREADY,
    burst_valid,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    \bus_wide_gen.len_cnt_reg[1] ,
    \usedw_reg[5]_0 );
  output mem_reg_0;
  output data_valid;
  output \q_tmp_reg[0]_0 ;
  output \int_regs_in_V_shift_reg[0] ;
  output regs_in_V_ce0;
  output \p_c_V_reg_1474_reg[1] ;
  output \p_Val2_15_2_reg_1981_reg[14] ;
  output \r_c_V_reg_1533_reg[1] ;
  output \r_c_V_reg_1533_reg[17] ;
  output \y_c_V_reg_1539_reg[1] ;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter5_reg_0;
  output [0:0]E;
  output [0:0]\regs_in_V_load_3_reg_1512_reg[0] ;
  output \p_Val2_15_3_reg_2007_reg[14] ;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output carry_s1_reg;
  output [4:0]\ap_CS_fsm_reg[5] ;
  output ap_ready;
  output [0:0]\neg_ti9_reg_1812_reg[15] ;
  output [0:0]\neg_mul1_reg_1767_reg[68] ;
  output [0:0]\bin_s1_reg[0] ;
  output [0:0]\bin_s1_reg[0]_0 ;
  output [1:0]\p_Val2_15_3_reg_2007_reg[0] ;
  output [0:0]\neg_mul3_reg_1832_reg[68] ;
  output [0:0]\neg_ti1_reg_1822_reg[15] ;
  output [1:0]\p_Val2_15_5_reg_2017_reg[0] ;
  output [0:0]\neg_mul4_reg_1762_reg[68] ;
  output [0:0]\neg_ti2_reg_1747_reg[14] ;
  output [1:0]\p_Val2_15_2_reg_1981_reg[0] ;
  output [1:0]\p_Val2_15_4_reg_1935_reg[0] ;
  output ap_block_pp0_stage1_110011;
  output ce5;
  output \bus_wide_gen.len_cnt_reg[7] ;
  output [0:0]\neg_ti4_reg_1930_reg[33] ;
  output [0:0]\neg_mul_reg_1940_reg[100] ;
  output [2:0]S;
  output [5:0]\usedw_reg[7]_0 ;
  output [3:0]\usedw_reg[4]_0 ;
  output \p_Val2_15_4_reg_1935_reg[14] ;
  output \p_Val2_15_4_reg_1935_reg[3] ;
  output \p_Val2_15_4_reg_1935_reg[4] ;
  output \p_Val2_15_4_reg_1935_reg[5] ;
  output \p_Val2_15_4_reg_1935_reg[7] ;
  output \p_Val2_15_4_reg_1935_reg[9] ;
  output \p_Val2_15_4_reg_1935_reg[10] ;
  output \p_Val2_15_4_reg_1935_reg[11] ;
  output \p_Val2_15_4_reg_1935_reg[12] ;
  output \p_Val2_15_4_reg_1935_reg[13] ;
  output \p_Val2_15_4_reg_1935_reg[14]_0 ;
  output \p_Val2_15_1_reg_1879_reg[3] ;
  output [1:0]\p_Val2_15_1_reg_1879_reg[0] ;
  output grp_fu_1415_ce;
  output [0:0]\bin_s1_reg[0]_1 ;
  output [0:0]\neg_ti3_reg_1889_reg[15] ;
  output [0:0]\neg_mul5_reg_1894_reg[68] ;
  output \tmp_61_reg_1568_reg[0] ;
  output grp_fu_545_ce;
  output \q_tmp_reg[0]_1 ;
  output p_8_in;
  output empty_n_reg_0;
  output pop0;
  output [0:0]DI;
  output [17:0]\bus_wide_gen.strb_buf_reg[1] ;
  input ap_clk;
  input [15:0]D;
  input [0:0]WEA;
  input [5:0]Q;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input [0:0]\reg_231_reg[15] ;
  input tmp_9_reg_1459;
  input tmp_fu_353_p3;
  input tmp_1_reg_1492;
  input tmp_6_reg_1502;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter5_reg_1;
  input ap_enable_reg_pp0_iter4_reg;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input ap_enable_reg_pp0_iter4_reg_0;
  input \ap_CS_fsm_reg[4] ;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter3_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_ioackin_m_V_WREADY_reg_1;
  input ap_enable_reg_pp0_iter3_reg_0;
  input \ap_CS_fsm_reg[2] ;
  input ap_reg_pp0_iter2_tmp_95_reg_1617;
  input ap_reg_pp0_iter2_tmp_49_reg_1628;
  input tmp_27_3_reg_1986;
  input tmp_94_reg_1965;
  input ap_reg_pp0_iter2_tmp_72_reg_1664;
  input tmp_102_reg_2001;
  input tmp_27_5_reg_2012;
  input ap_reg_pp0_iter2_tmp_64_reg_1583;
  input tmp_27_2_reg_1950;
  input tmp_78_reg_1919;
  input tmp_27_4_reg_1899;
  input tmp_98_reg_1847;
  input m_V_BVALID;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.first_pad_reg ;
  input ap_reg_pp0_iter2_tmp_80_reg_1675;
  input ap_reg_pp0_iter2_tmp_99_reg_1686;
  input [9:0]tmp_35_fu_1159_p4;
  input tmp_70_reg_1791;
  input tmp_27_1_reg_1827;
  input tmp_5_reg_1544;
  input tmp_42_fu_432_p3;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input m_axi_m_V_WREADY;
  input burst_valid;
  input \bus_wide_gen.len_cnt_reg[7]_0 ;
  input \bus_wide_gen.len_cnt_reg[1] ;
  input [6:0]\usedw_reg[5]_0 ;

  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[4] ;
  wire [4:0]\ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage1_110011;
  wire ap_block_pp0_stage3_11001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp0_iter5_reg_1;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_WREADY_i_2_n_0;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_1;
  wire ap_reg_pp0_iter2_tmp_49_reg_1628;
  wire ap_reg_pp0_iter2_tmp_64_reg_1583;
  wire ap_reg_pp0_iter2_tmp_72_reg_1664;
  wire ap_reg_pp0_iter2_tmp_80_reg_1675;
  wire ap_reg_pp0_iter2_tmp_95_reg_1617;
  wire ap_reg_pp0_iter2_tmp_99_reg_1686;
  wire ap_rst_n;
  wire ap_start;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[0]_0 ;
  wire [0:0]\bin_s1_reg[0]_1 ;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire \bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.len_cnt_reg[7]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire [17:0]\bus_wide_gen.strb_buf_reg[1] ;
  wire carry_s1_reg;
  wire ce5;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_2__2_n_0;
  wire full_n_i_3__1_n_0;
  wire grp_fu_1415_ce;
  wire grp_fu_545_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire m_V_BVALID;
  wire m_axi_m_V_WREADY;
  wire mem_reg_0;
  wire mem_reg_i_26_n_0;
  wire mem_reg_i_27_n_0;
  wire [0:0]\neg_mul1_reg_1767_reg[68] ;
  wire [0:0]\neg_mul3_reg_1832_reg[68] ;
  wire [0:0]\neg_mul4_reg_1762_reg[68] ;
  wire [0:0]\neg_mul5_reg_1894_reg[68] ;
  wire [0:0]\neg_mul_reg_1940_reg[100] ;
  wire [0:0]\neg_ti1_reg_1822_reg[15] ;
  wire [0:0]\neg_ti2_reg_1747_reg[14] ;
  wire [0:0]\neg_ti3_reg_1889_reg[15] ;
  wire [0:0]\neg_ti4_reg_1930_reg[33] ;
  wire [0:0]\neg_ti9_reg_1812_reg[15] ;
  wire p_8_in;
  wire [1:0]\p_Val2_15_1_reg_1879_reg[0] ;
  wire \p_Val2_15_1_reg_1879_reg[3] ;
  wire [1:0]\p_Val2_15_2_reg_1981_reg[0] ;
  wire \p_Val2_15_2_reg_1981_reg[14] ;
  wire [1:0]\p_Val2_15_3_reg_2007_reg[0] ;
  wire \p_Val2_15_3_reg_2007_reg[14] ;
  wire [1:0]\p_Val2_15_4_reg_1935_reg[0] ;
  wire \p_Val2_15_4_reg_1935_reg[10] ;
  wire \p_Val2_15_4_reg_1935_reg[11] ;
  wire \p_Val2_15_4_reg_1935_reg[12] ;
  wire \p_Val2_15_4_reg_1935_reg[13] ;
  wire \p_Val2_15_4_reg_1935_reg[14] ;
  wire \p_Val2_15_4_reg_1935_reg[14]_0 ;
  wire \p_Val2_15_4_reg_1935_reg[3] ;
  wire \p_Val2_15_4_reg_1935_reg[4] ;
  wire \p_Val2_15_4_reg_1935_reg[5] ;
  wire \p_Val2_15_4_reg_1935_reg[7] ;
  wire \p_Val2_15_4_reg_1935_reg[9] ;
  wire [1:0]\p_Val2_15_5_reg_2017_reg[0] ;
  wire \p_c_V_reg_1474_reg[1] ;
  wire pop;
  wire pop0;
  wire push;
  wire [17:0]q_buf;
  wire [17:0]q_tmp;
  wire \q_tmp_reg[0]_0 ;
  wire \q_tmp_reg[0]_1 ;
  wire \r_c_V_reg_1533_reg[17] ;
  wire \r_c_V_reg_1533_reg[1] ;
  wire [7:0]raddr;
  wire \raddr[1]_i_1_n_0 ;
  wire \raddr[3]_i_1_n_0 ;
  wire \raddr[4]_i_1_n_0 ;
  wire \raddr[7]_i_2_n_0 ;
  wire [0:0]\reg_231_reg[15] ;
  wire regs_in_V_ce0;
  wire [0:0]\regs_in_V_load_3_reg_1512_reg[0] ;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire tmp_102_reg_2001;
  wire tmp_1_reg_1492;
  wire tmp_27_1_reg_1827;
  wire tmp_27_2_reg_1950;
  wire tmp_27_3_reg_1986;
  wire tmp_27_4_reg_1899;
  wire tmp_27_5_reg_2012;
  wire [9:0]tmp_35_fu_1159_p4;
  wire tmp_42_fu_432_p3;
  wire tmp_5_reg_1544;
  wire \tmp_61_reg_1568_reg[0] ;
  wire tmp_6_reg_1502;
  wire tmp_70_reg_1791;
  wire tmp_78_reg_1919;
  wire tmp_94_reg_1965;
  wire tmp_98_reg_1847;
  wire tmp_9_reg_1459;
  wire tmp_fu_353_p3;
  wire \usedw[0]_i_1_n_0 ;
  wire \usedw[7]_i_1_n_0 ;
  wire [3:0]\usedw_reg[4]_0 ;
  wire [6:0]\usedw_reg[5]_0 ;
  wire [5:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire \y_c_V_reg_1539_reg[1] ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFABABAB)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\r_c_V_reg_1533_reg[17] ),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_0),
        .I3(Q[0]),
        .I4(ap_reg_ioackin_m_V_WREADY_reg_1),
        .O(\ap_CS_fsm_reg[5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .O(ap_block_pp0_stage1_110011));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter5_reg_0),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .O(\ap_CS_fsm_reg[5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0),
        .I3(Q[3]),
        .I4(\ap_CS_fsm_reg[2] ),
        .O(\ap_CS_fsm_reg[5] [2]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0),
        .I3(Q[4]),
        .I4(\p_Val2_15_2_reg_1981_reg[14] ),
        .O(\ap_CS_fsm_reg[5] [3]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFF0400)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0),
        .I3(Q[5]),
        .I4(\p_Val2_15_3_reg_2007_reg[14] ),
        .O(\ap_CS_fsm_reg[5] [4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(Q[5]),
        .I1(mem_reg_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(\r_c_V_reg_1533_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hAA880080)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter5_reg_1),
        .I2(ap_enable_reg_pp0_iter5_reg_0),
        .I3(\r_c_V_reg_1533_reg[17] ),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .O(ap_enable_reg_pp0_iter5_reg));
  LUT6 #(
    .INIT(64'h2A002A0000002A00)) 
    ap_reg_ioackin_m_V_WREADY_i_1
       (.I0(ap_reg_ioackin_m_V_WREADY_i_2_n_0),
        .I1(carry_s1_reg),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(ap_enable_reg_pp0_iter4_reg_0),
        .I4(\ap_CS_fsm_reg[4] ),
        .I5(ap_block_pp0_stage3_11001),
        .O(ap_reg_ioackin_m_V_WREADY_reg));
  LUT6 #(
    .INIT(64'hFFAAEAAA00000000)) 
    ap_reg_ioackin_m_V_WREADY_i_2
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[5]),
        .I3(mem_reg_0),
        .I4(ap_enable_reg_pp0_iter3_reg),
        .I5(ap_rst_n),
        .O(ap_reg_ioackin_m_V_WREADY_i_2_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    ap_reg_ioackin_m_V_WREADY_i_5
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(mem_reg_0),
        .O(ap_block_pp0_stage3_11001));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[50]_i_1 
       (.I0(\p_Val2_15_3_reg_2007_reg[14] ),
        .I1(\p_Val2_15_2_reg_1981_reg[14] ),
        .O(\bin_s1_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bin_s1[50]_i_1__0 
       (.I0(\p_Val2_15_3_reg_2007_reg[14] ),
        .I1(\r_c_V_reg_1533_reg[17] ),
        .O(\bin_s1_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFFFFB00)) 
    \bin_s1[50]_i_1__2 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(\r_c_V_reg_1533_reg[17] ),
        .O(\bin_s1_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFB00FFFF)) 
    \bin_s1[50]_i_1__3 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter5_reg_0),
        .O(carry_s1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    buff2_reg_i_1
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(Q[2]),
        .I2(\p_Val2_15_2_reg_1981_reg[14] ),
        .I3(carry_s1_reg),
        .I4(\r_c_V_reg_1533_reg[17] ),
        .I5(\p_Val2_15_3_reg_2007_reg[14] ),
        .O(grp_fu_545_ce));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \bus_wide_gen.WLAST_Dummy_i_3 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I1(\bus_wide_gen.first_pad_reg ),
        .I2(data_valid),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(\q_tmp_reg[0]_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [16]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\bus_wide_gen.strb_buf_reg[1] [9]),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_m_V_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(data_valid),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFFDF0FD0)) 
    empty_n_i_1
       (.I0(\usedw_reg[7]_0 [0]),
        .I1(empty_n_i_2__0_n_0),
        .I2(pop),
        .I3(push),
        .I4(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hF7F757F7)) 
    empty_n_i_2
       (.I0(data_valid),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(\bus_wide_gen.first_pad_reg ),
        .I3(\bus_wide_gen.len_cnt_reg[7]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[1] ),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__0
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(\usedw_reg[7]_0 [3]),
        .I2(\usedw_reg[7]_0 [2]),
        .I3(empty_n_i_3__0_n_0),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__0
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[7]_0 [1]),
        .I3(\usedw_reg[7]_0 [4]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFDF5FD5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(full_n_i_2__2_n_0),
        .I2(push),
        .I3(pop),
        .I4(mem_reg_0),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [3]),
        .I2(\usedw_reg[7]_0 [5]),
        .I3(\usedw_reg[7]_0 [2]),
        .I4(full_n_i_3__1_n_0),
        .O(full_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(\usedw_reg[7]_0 [1]),
        .I3(\usedw_reg[7]_0 [0]),
        .O(full_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(mem_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    int_ap_ready_i_1
       (.I0(\r_c_V_reg_1533_reg[17] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(ap_ready));
  LUT6 #(
    .INIT(64'h04FF0404FFFFFFFF)) 
    \int_isr[0]_i_3 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(m_V_BVALID),
        .I4(ap_enable_reg_pp0_iter5_reg_1),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter5_reg_0));
  LUT5 #(
    .INIT(32'h23FF2300)) 
    \int_regs_in_V_shift[0]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(regs_in_V_ce0),
        .I4(\int_regs_in_V_shift_reg[0]_0 ),
        .O(\int_regs_in_V_shift_reg[0] ));
  LUT6 #(
    .INIT(64'hFBFBFB000000FB00)) 
    \int_regs_in_V_shift[0]_i_2 
       (.I0(\p_Val2_15_2_reg_1981_reg[14] ),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(carry_s1_reg),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(Q[0]),
        .I5(ap_start),
        .O(regs_in_V_ce0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4608" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(q_buf[15:0]),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(q_buf[17:16]),
        .ENARDEN(mem_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF40)) 
    mem_reg_i_1
       (.I0(mem_reg_i_26_n_0),
        .I1(raddr[6]),
        .I2(pop),
        .I3(raddr[7]),
        .O(rnext[7]));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_2
       (.I0(raddr[6]),
        .I1(mem_reg_i_26_n_0),
        .I2(pop),
        .O(rnext[6]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    mem_reg_i_26
       (.I0(raddr[4]),
        .I1(raddr[3]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[5]),
        .O(mem_reg_i_26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    mem_reg_i_27
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(raddr[4]),
        .O(mem_reg_i_27_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_29
       (.I0(ap_enable_reg_pp0_iter4_reg),
        .I1(Q[2]),
        .O(\q_tmp_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h9A)) 
    mem_reg_i_3
       (.I0(raddr[5]),
        .I1(mem_reg_i_27_n_0),
        .I2(pop),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_4
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(raddr[3]),
        .I4(pop),
        .I5(raddr[4]),
        .O(rnext[4]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_5
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .I2(raddr[2]),
        .I3(pop),
        .I4(raddr[3]),
        .O(rnext[3]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    mem_reg_i_6
       (.I0(raddr[2]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(pop),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_7
       (.I0(raddr[0]),
        .I1(pop),
        .I2(raddr[1]),
        .O(rnext[1]));
  LUT6 #(
    .INIT(64'h55959999AAAAAAAA)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(data_valid),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(m_axi_m_V_WREADY),
        .I4(burst_valid),
        .I5(empty_n_reg_n_0),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul1_reg_1767[100]_i_1 
       (.I0(\p_Val2_15_3_reg_2007_reg[14] ),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .O(\neg_mul1_reg_1767_reg[68] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul3_reg_1832[100]_i_1 
       (.I0(\r_c_V_reg_1533_reg[17] ),
        .I1(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .O(\neg_mul3_reg_1832_reg[68] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_mul4_reg_1762[100]_i_1 
       (.I0(\p_Val2_15_2_reg_1981_reg[14] ),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .O(\neg_mul4_reg_1762_reg[68] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFB000000)) 
    \neg_mul5_reg_1894[100]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .O(\neg_mul5_reg_1894_reg[68] ));
  LUT2 #(
    .INIT(4'h2)) 
    \neg_mul_reg_1940[100]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .O(\neg_mul_reg_1940_reg[100] ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti1_reg_1822[33]_i_1 
       (.I0(\r_c_V_reg_1533_reg[17] ),
        .I1(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .O(\neg_ti1_reg_1822_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti2_reg_1747[33]_i_1 
       (.I0(\p_Val2_15_2_reg_1981_reg[14] ),
        .I1(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .O(\neg_ti2_reg_1747_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFB000000)) 
    \neg_ti3_reg_1889[33]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .O(\neg_ti3_reg_1889_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \neg_ti4_reg_1930[33]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .O(\neg_ti4_reg_1930_reg[33] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \neg_ti9_reg_1812[33]_i_1 
       (.I0(\p_Val2_15_3_reg_2007_reg[14] ),
        .I1(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .O(\neg_ti9_reg_1812_reg[15] ));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(\usedw_reg[7]_0 [5]),
        .I1(usedw_reg__0[6]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(\usedw_reg[7]_0 [4]),
        .I1(\usedw_reg[7]_0 [5]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(\usedw_reg[7]_0 [1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(\usedw_reg[7]_0 [3]),
        .I1(\usedw_reg[7]_0 [4]),
        .O(\usedw_reg[4]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(\usedw_reg[7]_0 [2]),
        .I1(\usedw_reg[7]_0 [3]),
        .O(\usedw_reg[4]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(\usedw_reg[7]_0 [1]),
        .I1(\usedw_reg[7]_0 [2]),
        .O(\usedw_reg[4]_0 [1]));
  LUT4 #(
    .INIT(16'h0F87)) 
    p_0_out_carry_i_5__0
       (.I0(mem_reg_0),
        .I1(WEA),
        .I2(\usedw_reg[7]_0 [1]),
        .I3(pop),
        .O(\usedw_reg[4]_0 [0]));
  LUT5 #(
    .INIT(32'hFB000000)) 
    \p_Val2_15_1_reg_1879[14]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(tmp_70_reg_1791),
        .O(\p_Val2_15_1_reg_1879_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \p_Val2_15_1_reg_1879[14]_i_2 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .O(\p_Val2_15_1_reg_1879_reg[3] ));
  LUT6 #(
    .INIT(64'hFB00FB00FB000000)) 
    \p_Val2_15_1_reg_1879[15]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(tmp_27_1_reg_1827),
        .I5(tmp_70_reg_1791),
        .O(\p_Val2_15_1_reg_1879_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_15_2_reg_1981[14]_i_1 
       (.I0(\p_Val2_15_2_reg_1981_reg[14] ),
        .I1(tmp_78_reg_1919),
        .O(\p_Val2_15_2_reg_1981_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_15_2_reg_1981[15]_i_1 
       (.I0(tmp_27_2_reg_1950),
        .I1(tmp_78_reg_1919),
        .I2(\p_Val2_15_2_reg_1981_reg[14] ),
        .O(\p_Val2_15_2_reg_1981_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_15_3_reg_2007[14]_i_1 
       (.I0(\p_Val2_15_3_reg_2007_reg[14] ),
        .I1(tmp_94_reg_1965),
        .O(\p_Val2_15_3_reg_2007_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_15_3_reg_2007[15]_i_1 
       (.I0(tmp_27_3_reg_1986),
        .I1(tmp_94_reg_1965),
        .I2(\p_Val2_15_3_reg_2007_reg[14] ),
        .O(\p_Val2_15_3_reg_2007_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[10]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[5]),
        .O(\p_Val2_15_4_reg_1935_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[11]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[6]),
        .O(\p_Val2_15_4_reg_1935_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[12]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[7]),
        .O(\p_Val2_15_4_reg_1935_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[13]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[8]),
        .O(\p_Val2_15_4_reg_1935_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_15_4_reg_1935[14]_i_1 
       (.I0(tmp_98_reg_1847),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .O(\p_Val2_15_4_reg_1935_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_15_4_reg_1935[14]_i_2 
       (.I0(ap_enable_reg_pp0_iter5_reg_0),
        .O(\p_Val2_15_4_reg_1935_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[14]_i_3 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[9]),
        .O(\p_Val2_15_4_reg_1935_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \p_Val2_15_4_reg_1935[15]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .O(\p_Val2_15_4_reg_1935_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[3]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[0]),
        .O(\p_Val2_15_4_reg_1935_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[4]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[1]),
        .O(\p_Val2_15_4_reg_1935_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[5]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[2]),
        .O(\p_Val2_15_4_reg_1935_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[7]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[3]),
        .O(\p_Val2_15_4_reg_1935_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_15_4_reg_1935[9]_i_1 
       (.I0(tmp_27_4_reg_1899),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(tmp_98_reg_1847),
        .I3(tmp_35_fu_1159_p4[4]),
        .O(\p_Val2_15_4_reg_1935_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_15_5_reg_2017[14]_i_1 
       (.I0(\r_c_V_reg_1533_reg[17] ),
        .I1(tmp_102_reg_2001),
        .O(\p_Val2_15_5_reg_2017_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_Val2_15_5_reg_2017[15]_i_1 
       (.I0(tmp_102_reg_2001),
        .I1(tmp_27_5_reg_2012),
        .I2(\r_c_V_reg_1533_reg[17] ),
        .O(\p_Val2_15_5_reg_2017_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \p_c_V_reg_1474[17]_i_1 
       (.I0(Q[3]),
        .I1(mem_reg_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(\p_Val2_15_2_reg_1981_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \p_c_V_reg_1474[9]_i_1 
       (.I0(\reg_231_reg[15] ),
        .I1(tmp_9_reg_1459),
        .I2(\p_Val2_15_2_reg_1981_reg[14] ),
        .O(\p_c_V_reg_1474_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFB00)) 
    p_reg_reg_i_1
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(\r_c_V_reg_1533_reg[17] ),
        .I5(\p_Val2_15_3_reg_2007_reg[14] ),
        .O(grp_fu_1415_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FFFF)) 
    p_reg_reg_i_1__0
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter5_reg_0),
        .I5(\r_c_V_reg_1533_reg[17] ),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hFB000000FFFFFFFF)) 
    \pout[2]_i_3 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(ap_enable_reg_pp0_iter5_reg_1),
        .I4(Q[1]),
        .I5(m_V_BVALID),
        .O(pop0));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[17]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \r_c_V_reg_1533[9]_i_1 
       (.I0(tmp_fu_353_p3),
        .I1(tmp_1_reg_1492),
        .I2(\r_c_V_reg_1533_reg[17] ),
        .O(\r_c_V_reg_1533_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \raddr[1]_i_1 
       (.I0(raddr[0]),
        .I1(raddr[1]),
        .O(\raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \raddr[3]_i_1 
       (.I0(raddr[3]),
        .I1(raddr[0]),
        .I2(raddr[1]),
        .I3(raddr[2]),
        .O(\raddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \raddr[4]_i_1 
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[3]),
        .O(\raddr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    \raddr[7]_i_1 
       (.I0(empty_n_reg_n_0),
        .I1(burst_valid),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg ),
        .I4(data_valid),
        .O(pop));
  LUT3 #(
    .INIT(8'h9A)) 
    \raddr[7]_i_2 
       (.I0(raddr[7]),
        .I1(mem_reg_i_26_n_0),
        .I2(raddr[6]),
        .O(\raddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[3]_i_1_n_0 ),
        .Q(raddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[4]_i_1_n_0 ),
        .Q(raddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\raddr[7]_i_2_n_0 ),
        .Q(raddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hB0BBB000)) 
    \reg_231[15]_i_1 
       (.I0(\p_Val2_15_2_reg_1981_reg[14] ),
        .I1(ap_enable_reg_pp0_iter5_reg_0),
        .I2(ap_start),
        .I3(Q[0]),
        .I4(ap_enable_reg_pp0_iter0_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h0900)) 
    show_ahead_i_1
       (.I0(\usedw_reg[7]_0 [0]),
        .I1(pop),
        .I2(empty_n_i_2__0_n_0),
        .I3(push),
        .O(show_ahead0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFB00)) 
    \tmp_18_cast_reg_1573[32]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .O(ce5));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \tmp_21_cast_reg_1772[30]_i_1 
       (.I0(Q[4]),
        .I1(mem_reg_0),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(\p_Val2_15_3_reg_2007_reg[14] ));
  LUT6 #(
    .INIT(64'hFB00FB00FB000000)) 
    \tmp_61_reg_1568[15]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(mem_reg_0),
        .I3(Q[0]),
        .I4(tmp_5_reg_1544),
        .I5(tmp_42_fu_432_p3),
        .O(\tmp_61_reg_1568_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \tmp_6_reg_1502[0]_i_1 
       (.I0(\p_Val2_15_3_reg_2007_reg[14] ),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(Q[0]),
        .I3(ap_start),
        .O(\regs_in_V_load_3_reg_1512_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(\usedw_reg[7]_0 [0]),
        .O(\usedw[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h08AAFFFFF7550000)) 
    \usedw[7]_i_1 
       (.I0(data_valid),
        .I1(\bus_wide_gen.WVALID_Dummy_reg ),
        .I2(m_axi_m_V_WREADY),
        .I3(burst_valid),
        .I4(empty_n_reg_n_0),
        .I5(push),
        .O(\usedw[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw[0]_i_1_n_0 ),
        .Q(\usedw_reg[7]_0 [0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [0]),
        .Q(\usedw_reg[7]_0 [1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [1]),
        .Q(\usedw_reg[7]_0 [2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [2]),
        .Q(\usedw_reg[7]_0 [3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [3]),
        .Q(\usedw_reg[7]_0 [4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [4]),
        .Q(\usedw_reg[7]_0 [5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [5]),
        .Q(usedw_reg__0[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_0 ),
        .D(\usedw_reg[5]_0 [6]),
        .Q(usedw_reg__0[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(mem_reg_0),
        .I1(WEA),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_0 ),
        .Q(waddr[3]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_0 ),
        .Q(waddr[5]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(\q_tmp_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(\q_tmp_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \y_c_V_reg_1539[9]_i_1 
       (.I0(tmp_6_reg_1502),
        .I1(\reg_231_reg[15] ),
        .I2(\r_c_V_reg_1533_reg[17] ),
        .O(\y_c_V_reg_1539_reg[1] ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_buffer" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_buffer__parameterized0
   (m_axi_m_V_RREADY,
    S,
    Q,
    \usedw_reg[7]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    DI,
    \bus_wide_gen.rdata_valid_t_reg ,
    SR,
    ap_clk,
    m_axi_m_V_RVALID,
    ap_rst_n,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    rdata_ack_t,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    D);
  output m_axi_m_V_RREADY;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[7]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [0:0]DI;
  output \bus_wide_gen.rdata_valid_t_reg ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input rdata_ack_t;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__1_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2__3_n_0;
  wire full_n_i_3__2_n_0;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire pop;
  wire rdata_ack_t;
  wire \usedw[0]_i_1__0_n_0 ;
  wire \usedw[7]_i_1__0_n_0 ;
  wire [2:0]\usedw_reg[7]_0 ;
  wire [7:6]usedw_reg__0;

  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF22)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00A08808)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(beat_valid),
        .I2(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I3(rdata_ack_t),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFF08AA)) 
    dout_valid_i_1__0
       (.I0(beat_valid),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(empty_n_reg_n_0),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_0),
        .I1(empty_n_i_3__1_n_0),
        .I2(pop),
        .I3(m_axi_m_V_RREADY),
        .I4(m_axi_m_V_RVALID),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_2__1
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(empty_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_3__1
       (.I0(Q[0]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .O(empty_n_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(full_n_i_3__2_n_0),
        .I3(m_axi_m_V_RVALID),
        .I4(m_axi_m_V_RREADY),
        .I5(pop),
        .O(full_n_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__3
       (.I0(Q[5]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(full_n_i_2__3_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__2
       (.I0(usedw_reg__0[7]),
        .I1(usedw_reg__0[6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(full_n_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h8088AAAA)) 
    full_n_i_4
       (.I0(empty_n_reg_n_0),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I4(beat_valid),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(m_axi_m_V_RREADY),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg__0[6]),
        .I1(usedw_reg__0[7]),
        .O(\usedw_reg[7]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg__0[6]),
        .O(\usedw_reg[7]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[7]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(m_axi_m_V_RREADY),
        .I3(m_axi_m_V_RVALID),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \usedw[7]_i_1__0 
       (.I0(pop),
        .I1(m_axi_m_V_RVALID),
        .I2(m_axi_m_V_RREADY),
        .O(\usedw[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(\usedw[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[5]),
        .Q(usedw_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_0 ),
        .D(D[6]),
        .Q(usedw_reg__0[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_fifo
   (burst_valid,
    E,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.len_cnt_reg[7] ,
    empty_n_reg_0,
    empty_n_reg_1,
    \could_multi_bursts.loop_cnt_reg[5] ,
    \sect_addr_buf_reg[5] ,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \sect_len_buf_reg[0] ,
    \sect_len_buf_reg[1] ,
    \sect_len_buf_reg[2] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[4] ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[6] ,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[9] ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    in,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    D,
    \sect_len_buf_reg[3]_0 ,
    p_47_in,
    \align_len_reg[31] ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.len_cnt_reg[7]_0 ,
    \q_reg[34] ,
    next_wreq,
    \could_multi_bursts.awaddr_buf_reg[31] ,
    wreq_handling_reg,
    invalid_len_event_reg2_reg,
    \bus_wide_gen.WLAST_Dummy_reg ,
    \start_addr_reg[30] ,
    \sect_addr_buf_reg[5]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.strb_buf_reg[1] ,
    \bus_wide_gen.strb_buf_reg[0] ,
    \bus_wide_gen.strb_buf_reg[3] ,
    \bus_wide_gen.strb_buf_reg[2] ,
    \sect_end_buf_reg[1] ,
    SR,
    ap_clk,
    m_axi_m_V_WREADY,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.first_pad_reg_0 ,
    data_valid,
    ap_rst_n,
    CO,
    \end_addr_buf_reg[31] ,
    \end_addr_buf_reg[2] ,
    \end_addr_buf_reg[3] ,
    Q,
    beat_len_buf,
    p_0_in_0,
    \sect_end_buf_reg[1]_0 ,
    \sect_len_buf_reg[9]_0 ,
    \could_multi_bursts.sect_handling_reg_0 ,
    wreq_handling_reg_0,
    fifo_wreq_valid_buf_reg,
    fifo_wreq_valid,
    sect_cnt0,
    invalid_len_event_reg2,
    \throttl_cnt_reg[4] ,
    m_axi_m_V_AWREADY,
    AWVALID_Dummy,
    dout_valid_reg,
    \bus_wide_gen.pad_oh_reg_reg[1]_1 ,
    \bus_wide_gen.len_cnt_reg[7]_1 ,
    \start_addr_reg[30]_0 ,
    \sect_cnt_reg[0] ,
    \throttl_cnt_reg[7] ,
    \throttl_cnt_reg[1] ,
    fifo_resp_ready,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    O,
    invalid_len_event_reg1,
    m_axi_m_V_WLAST,
    \sect_addr_buf_reg[5]_1 ,
    m_axi_m_V_WSTRB,
    \dout_buf_reg[17] );
  output burst_valid;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_buf_reg[15] ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  output \sect_addr_buf_reg[5] ;
  output \bus_wide_gen.first_pad_reg ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output \sect_len_buf_reg[0] ;
  output \sect_len_buf_reg[1] ;
  output \sect_len_buf_reg[2] ;
  output \sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[4] ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[6] ;
  output \sect_len_buf_reg[7] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[9] ;
  output \could_multi_bursts.awlen_buf_reg[3] ;
  output \could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [3:0]in;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output [19:0]D;
  output \sect_len_buf_reg[3]_0 ;
  output p_47_in;
  output \align_len_reg[31] ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output [0:0]\bus_wide_gen.data_buf_reg[16] ;
  output [0:0]\bus_wide_gen.data_buf_reg[0] ;
  output [0:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  output [0:0]\q_reg[34] ;
  output next_wreq;
  output \could_multi_bursts.awaddr_buf_reg[31] ;
  output wreq_handling_reg;
  output invalid_len_event_reg2_reg;
  output \bus_wide_gen.WLAST_Dummy_reg ;
  output \start_addr_reg[30] ;
  output \sect_addr_buf_reg[5]_0 ;
  output \bus_wide_gen.pad_oh_reg_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[1] ;
  output \bus_wide_gen.strb_buf_reg[0] ;
  output \bus_wide_gen.strb_buf_reg[3] ;
  output \bus_wide_gen.strb_buf_reg[2] ;
  output \sect_end_buf_reg[1] ;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_WREADY;
  input \bus_wide_gen.WVALID_Dummy_reg_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input data_valid;
  input ap_rst_n;
  input [0:0]CO;
  input [0:0]\end_addr_buf_reg[31] ;
  input \end_addr_buf_reg[2] ;
  input \end_addr_buf_reg[3] ;
  input [8:0]Q;
  input [0:0]beat_len_buf;
  input [0:0]p_0_in_0;
  input \sect_end_buf_reg[1]_0 ;
  input [9:0]\sect_len_buf_reg[9]_0 ;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input wreq_handling_reg_0;
  input fifo_wreq_valid_buf_reg;
  input fifo_wreq_valid;
  input [18:0]sect_cnt0;
  input invalid_len_event_reg2;
  input \throttl_cnt_reg[4] ;
  input m_axi_m_V_AWREADY;
  input AWVALID_Dummy;
  input dout_valid_reg;
  input \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7]_1 ;
  input \start_addr_reg[30]_0 ;
  input [0:0]\sect_cnt_reg[0] ;
  input \throttl_cnt_reg[7] ;
  input \throttl_cnt_reg[1] ;
  input fifo_resp_ready;
  input [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  input [0:0]O;
  input invalid_len_event_reg1;
  input m_axi_m_V_WLAST;
  input \sect_addr_buf_reg[5]_1 ;
  input [3:0]m_axi_m_V_WSTRB;
  input [1:0]\dout_buf_reg[17] ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [19:0]D;
  wire [0:0]E;
  wire [0:0]O;
  wire [8:0]Q;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]beat_len_buf;
  wire burst_valid;
  wire \bus_wide_gen.WLAST_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_i_2_n_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_0 ;
  wire [0:0]\bus_wide_gen.data_buf_reg[0] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[15] ;
  wire [0:0]\bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire [0:0]\bus_wide_gen.len_cnt_reg[7]_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7]_1 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_1 ;
  wire \bus_wide_gen.strb_buf_reg[0] ;
  wire \bus_wide_gen.strb_buf_reg[1] ;
  wire \bus_wide_gen.strb_buf_reg[2] ;
  wire \bus_wide_gen.strb_buf_reg[3] ;
  wire [9:8]\bus_wide_gen.tmp_burst_info ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[31] ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire [0:0]\could_multi_bursts.loop_cnt_reg[5] ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_valid;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\dout_buf_reg[17] ;
  wire dout_valid_reg;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire empty_n_i_5_n_0;
  wire empty_n_i_6_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire \end_addr_buf_reg[2] ;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire \end_addr_buf_reg[3] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2_n_0;
  wire [3:0]in;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire invalid_len_event_reg2_reg;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_burst;
  wire next_wreq;
  wire [0:0]p_0_in_0;
  wire p_47_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [3:0]q;
  wire [0:0]\q_reg[34] ;
  wire \sect_addr_buf_reg[5] ;
  wire \sect_addr_buf_reg[5]_0 ;
  wire \sect_addr_buf_reg[5]_1 ;
  wire [18:0]sect_cnt0;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[0] ;
  wire \sect_len_buf_reg[1] ;
  wire \sect_len_buf_reg[2] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[6] ;
  wire \sect_len_buf_reg[7] ;
  wire \sect_len_buf_reg[8] ;
  wire \sect_len_buf_reg[9] ;
  wire [9:0]\sect_len_buf_reg[9]_0 ;
  wire \start_addr_reg[30] ;
  wire \start_addr_reg[30]_0 ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[4] ;
  wire \throttl_cnt_reg[7] ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;

  LUT6 #(
    .INIT(64'h10FFFFFF0000FFFF)) 
    \align_len[31]_i_3 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .I5(\end_addr_buf_reg[31] ),
        .O(\align_len_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(m_axi_m_V_WLAST),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_m_V_WREADY),
        .I3(next_burst),
        .O(\bus_wide_gen.WLAST_Dummy_reg ));
  LUT6 #(
    .INIT(64'h0000008880008000)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I1(empty_n_i_4_n_0),
        .I2(data_valid),
        .I3(empty_n_i_3_n_0),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1]_1 ),
        .I5(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .O(next_burst));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_m_V_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'hAAFF57FFFFFFFFFF)) 
    \bus_wide_gen.WVALID_Dummy_i_2 
       (.I0(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(data_valid),
        .I4(empty_n_i_3_n_0),
        .I5(empty_n_i_4_n_0),
        .O(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_3_n_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[0] ));
  LUT3 #(
    .INIT(8'h0B)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(m_axi_m_V_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .O(\bus_wide_gen.data_buf_reg[15] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_1 [4]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_1 [5]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_1 [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_1 [7]),
        .I4(empty_n_reg_1),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(\bus_wide_gen.first_pad_reg_0 ),
        .I1(empty_n_reg_0),
        .I2(empty_n_reg_1),
        .I3(data_valid),
        .O(\bus_wide_gen.data_buf[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I2(m_axi_m_V_WREADY),
        .I3(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.data_buf_reg[16] ));
  LUT6 #(
    .INIT(64'hB0B0B00000000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(m_axi_m_V_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(\bus_wide_gen.data_buf[31]_i_4_n_0 ),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(data_valid),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000040040000)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\bus_wide_gen.data_buf[31]_i_5_n_0 ),
        .I1(empty_n_reg_0),
        .I2(\bus_wide_gen.len_cnt_reg[7]_1 [1]),
        .I3(q[1]),
        .I4(burst_valid),
        .I5(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(empty_n_reg_1),
        .I1(\bus_wide_gen.len_cnt_reg[7]_1 [7]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_1 [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_1 [5]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_1 [4]),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.data_buf[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_1 [2]),
        .I1(q[2]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_1 [7]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_1 [6]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_1 [5]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_1 [4]),
        .O(empty_n_reg_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(q[3]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_1 [3]),
        .I2(q[0]),
        .I3(\bus_wide_gen.len_cnt_reg[7]_1 [0]),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(\bus_wide_gen.len_cnt_reg[7]_1 [1]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_1 [0]),
        .I2(burst_valid),
        .I3(\bus_wide_gen.burst_pack [9]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_1 [2]),
        .I5(\bus_wide_gen.len_cnt_reg[7]_1 [3]),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'h5DFFFFFF51000000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_m_V_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.first_pad_reg_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(next_burst),
        .I1(ap_rst_n),
        .O(\bus_wide_gen.len_cnt_reg[7] ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.WVALID_Dummy_i_2_n_0 ),
        .O(\bus_wide_gen.len_cnt_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h5DFFFFFF51000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I2(m_axi_m_V_WREADY),
        .I3(burst_valid),
        .I4(data_valid),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(m_axi_m_V_WSTRB[0]),
        .I1(\bus_wide_gen.data_buf_reg[15] ),
        .I2(\dout_buf_reg[17] [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .O(\bus_wide_gen.strb_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(m_axi_m_V_WSTRB[1]),
        .I1(\bus_wide_gen.data_buf_reg[15] ),
        .I2(\dout_buf_reg[17] [1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[0] ),
        .O(\bus_wide_gen.strb_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(m_axi_m_V_WSTRB[2]),
        .I1(E),
        .I2(\dout_buf_reg[17] [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.strb_buf_reg[2] ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(m_axi_m_V_WSTRB[3]),
        .I1(E),
        .I2(\dout_buf_reg[17] [1]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_buf_reg[16] ),
        .O(\bus_wide_gen.strb_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h55CF550000000000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(invalid_len_event_reg2),
        .I1(\throttl_cnt_reg[4] ),
        .I2(m_axi_m_V_AWREADY),
        .I3(\could_multi_bursts.next_loop ),
        .I4(AWVALID_Dummy),
        .I5(ap_rst_n),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h0000555D)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(AWVALID_Dummy),
        .I1(m_axi_m_V_AWREADY),
        .I2(\throttl_cnt_reg[7] ),
        .I3(\throttl_cnt_reg[1] ),
        .I4(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ),
        .O(\could_multi_bursts.next_loop ));
  LUT3 #(
    .INIT(8'h7F)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(fifo_burst_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I5(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .O(\could_multi_bursts.awaddr_buf_reg[31] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9]_0 [0]),
        .O(in[0]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9]_0 [1]),
        .O(in[1]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9]_0 [2]),
        .O(in[2]));
  LUT3 #(
    .INIT(8'hFE)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[9]_0 [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[9]_0 [7]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [5]),
        .I3(\sect_len_buf_reg[9]_0 [9]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [4]),
        .I5(\sect_len_buf_reg[9]_0 [8]),
        .O(\could_multi_bursts.awlen_buf_reg[3] ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(\sect_len_buf_reg[9]_0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg[5]_0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg[5]_0 [1]),
        .I3(\sect_len_buf_reg[9]_0 [5]),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_0 [2]),
        .I5(\sect_len_buf_reg[9]_0 [6]),
        .O(\could_multi_bursts.awlen_buf_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(ap_rst_n),
        .I1(\sect_addr_buf_reg[5] ),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT5 #(
    .INIT(32'hFFE0FFF0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(wreq_handling_reg_0),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hAAAAAAA2FFFFFFFF)) 
    data_vld_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(\pout_reg_n_0_[2] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(\pout_reg_n_0_[1] ),
        .I5(\pout[2]_i_2_n_0 ),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h1D000000FFFFFFFF)) 
    empty_n_i_1
       (.I0(dout_valid_reg),
        .I1(empty_n_i_3_n_0),
        .I2(\bus_wide_gen.data_buf[15]_i_4_n_0 ),
        .I3(empty_n_i_4_n_0),
        .I4(\bus_wide_gen.data_buf[31]_i_3_n_0 ),
        .I5(burst_valid),
        .O(pop0));
  LUT5 #(
    .INIT(32'h00000009)) 
    empty_n_i_3
       (.I0(q[0]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_1 [0]),
        .I2(empty_n_i_5_n_0),
        .I3(empty_n_i_6_n_0),
        .I4(\bus_wide_gen.burst_pack [8]),
        .O(empty_n_i_3_n_0));
  LUT4 #(
    .INIT(16'hD000)) 
    empty_n_i_4
       (.I0(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(burst_valid),
        .I3(data_valid),
        .O(empty_n_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_5
       (.I0(\bus_wide_gen.len_cnt_reg[7]_1 [6]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_1 [7]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_1 [4]),
        .I3(burst_valid),
        .I4(\bus_wide_gen.len_cnt_reg[7]_1 [5]),
        .O(empty_n_i_5_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    empty_n_i_6
       (.I0(q[2]),
        .I1(\bus_wide_gen.len_cnt_reg[7]_1 [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7]_1 [1]),
        .I3(q[1]),
        .I4(\bus_wide_gen.len_cnt_reg[7]_1 [3]),
        .I5(q[3]),
        .O(empty_n_i_6_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'h5D5D5D00)) 
    fifo_wreq_valid_buf_i_1
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hFF8FFF8FFF8F8F8F)) 
    full_n_i_1__4
       (.I0(data_vld_reg_n_0),
        .I1(pop0),
        .I2(ap_rst_n),
        .I3(fifo_burst_ready),
        .I4(full_n_i_2_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'hFFDFFFFFFFFFFFFF)) 
    full_n_i_2
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .I2(data_vld_reg_n_0),
        .I3(pop0),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(full_n_i_2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0F0A8F8)) 
    invalid_len_event_reg2_i_1
       (.I0(invalid_len_event_reg1),
        .I1(\end_addr_buf_reg[31] ),
        .I2(invalid_len_event_reg2),
        .I3(CO),
        .I4(\sect_addr_buf_reg[5] ),
        .O(invalid_len_event_reg2_reg));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(invalid_len_event_reg2),
        .O(push));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\sect_end_buf_reg[1]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(O),
        .I1(\could_multi_bursts.awaddr_buf_reg[31] ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h5A58F0F0A5A5F0F0)) 
    \pout[0]_i_1__0 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hC6C4CCCC9C9CCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFD00FF00BF40FF00)) 
    \pout[2]_i_1 
       (.I0(\pout[2]_i_2_n_0 ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(\pout[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \pout[2]_i_2 
       (.I0(invalid_len_event_reg2),
        .I1(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_2_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  LUT4 #(
    .INIT(16'h4FFF)) 
    \q[34]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(wreq_handling_reg_0),
        .I3(fifo_wreq_valid),
        .O(\q_reg[34] ));
  LUT5 #(
    .INIT(32'hEF00FFFF)) 
    \q[34]_i_2 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(\sect_addr_buf_reg[5] ));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(q[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(q[1]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(q[2]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(q[3]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h10FF0000)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(p_47_in));
  LUT5 #(
    .INIT(32'hA0A0C000)) 
    \sect_addr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg[5]_1 ),
        .I1(p_0_in_0),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(\sect_addr_buf_reg[5] ),
        .O(\sect_addr_buf_reg[5]_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(\start_addr_reg[30]_0 ),
        .I1(next_wreq),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[10]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[9]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[11]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[10]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[12]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[11]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[13]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[12]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[14]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[13]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[15]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[14]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[16]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[15]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[17]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[16]),
        .O(D[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(\start_addr_reg[30]_0 ),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[19]_i_2 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[18]),
        .O(D[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(\start_addr_reg[30]_0 ),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(\start_addr_reg[30]_0 ),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(\start_addr_reg[30]_0 ),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[4]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[3]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[5]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[4]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[6]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[5]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[7]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[6]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[8]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[7]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hA2A2A2FF00000000)) 
    \sect_cnt[9]_i_1 
       (.I0(wreq_handling_reg_0),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(fifo_wreq_valid_buf_reg),
        .I4(fifo_wreq_valid),
        .I5(sect_cnt0[8]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hFB0B)) 
    \sect_end_buf[1]_i_1 
       (.I0(Q[0]),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\sect_addr_buf_reg[5] ),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\sect_end_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF0D)) 
    \sect_len_buf[0]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[2] ),
        .O(\sect_len_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFF0D)) 
    \sect_len_buf[1]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\end_addr_buf_reg[3] ),
        .O(\sect_len_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hF3C13301FFCD3F0D)) 
    \sect_len_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(Q[1]),
        .I4(beat_len_buf),
        .I5(p_0_in_0),
        .O(\sect_len_buf_reg[2] ));
  LUT6 #(
    .INIT(64'hF333FF3FC101CD0D)) 
    \sect_len_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(beat_len_buf),
        .I4(p_0_in_0),
        .I5(Q[2]),
        .O(\sect_len_buf_reg[3] ));
  LUT5 #(
    .INIT(32'hFFCD3F0D)) 
    \sect_len_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(Q[3]),
        .I4(beat_len_buf),
        .O(\sect_len_buf_reg[4] ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(beat_len_buf),
        .I4(Q[4]),
        .O(\sect_len_buf_reg[5] ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(beat_len_buf),
        .I4(Q[5]),
        .O(\sect_len_buf_reg[6] ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(beat_len_buf),
        .I4(Q[6]),
        .O(\sect_len_buf_reg[7] ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(beat_len_buf),
        .I4(Q[7]),
        .O(\sect_len_buf_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h10FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .I4(wreq_handling_reg_0),
        .O(\sect_len_buf_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFF3FCD0D)) 
    \sect_len_buf[9]_i_2 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(CO),
        .I2(\end_addr_buf_reg[31] ),
        .I3(beat_len_buf),
        .I4(Q[8]),
        .O(\sect_len_buf_reg[9] ));
  LUT5 #(
    .INIT(32'hFFFF4F00)) 
    \start_addr[30]_i_1 
       (.I0(\sect_addr_buf_reg[5] ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(wreq_handling_reg_0),
        .I3(fifo_wreq_valid),
        .I4(\start_addr_reg[30]_0 ),
        .O(\start_addr_reg[30] ));
  LUT4 #(
    .INIT(16'hEECE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\sect_addr_buf_reg[5] ),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_fifo__parameterized0
   (rs2f_wreq_ack,
    fifo_wreq_valid,
    SR,
    Q,
    invalid_len_event_reg,
    E,
    S,
    \could_multi_bursts.last_sect_buf_reg ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_cnt_reg[0] ,
    ap_clk,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg ,
    ap_rst_n,
    \could_multi_bursts.sect_handling_reg_0 ,
    \end_addr_buf_reg[31] ,
    wreq_handling_reg,
    push,
    \sect_cnt_reg[19] ,
    \end_addr_buf_reg[31]_0 ,
    fifo_wreq_valid_buf_reg,
    wreq_handling_reg_0);
  output rs2f_wreq_ack;
  output fifo_wreq_valid;
  output [0:0]SR;
  output [1:0]Q;
  output invalid_len_event_reg;
  output [0:0]E;
  output [1:0]S;
  output [3:0]\could_multi_bursts.last_sect_buf_reg ;
  output [2:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  output [0:0]\sect_cnt_reg[0] ;
  input ap_clk;
  input ap_rst_n_0;
  input \could_multi_bursts.sect_handling_reg ;
  input ap_rst_n;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [0:0]\end_addr_buf_reg[31] ;
  input wreq_handling_reg;
  input push;
  input [19:0]\sect_cnt_reg[19] ;
  input [19:0]\end_addr_buf_reg[31]_0 ;
  input fifo_wreq_valid_buf_reg;
  input [0:0]wreq_handling_reg_0;

  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [3:0]\could_multi_bursts.last_sect_buf_reg ;
  wire [2:0]\could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__1_n_0;
  wire [0:0]\end_addr_buf_reg[31] ;
  wire [19:0]\end_addr_buf_reg[31]_0 ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__0_n_0;
  wire full_n_i_3_n_0;
  wire full_n_i_4__0_n_0;
  wire invalid_len_event_reg;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[2]_i_2__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire rs2f_wreq_ack;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [19:0]\sect_cnt_reg[19] ;
  wire wreq_handling_reg;
  wire [0:0]wreq_handling_reg_0;

  LUT5 #(
    .INIT(32'h0400FFFF)) 
    \align_len[31]_i_1 
       (.I0(Q[0]),
        .I1(fifo_wreq_valid),
        .I2(Q[1]),
        .I3(\could_multi_bursts.sect_handling_reg ),
        .I4(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'h22A2)) 
    \align_len[31]_i_2 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(full_n_i_2__0_n_0),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'hEFAAAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .I4(fifo_wreq_valid),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBBBFBFBFB)) 
    full_n_i_1__1
       (.I0(full_n_i_2__0_n_0),
        .I1(ap_rst_n),
        .I2(rs2f_wreq_ack),
        .I3(full_n_i_3_n_0),
        .I4(full_n_i_4__0_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__1_n_0));
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_0),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\end_addr_buf_reg[31] ),
        .I3(wreq_handling_reg),
        .I4(fifo_wreq_valid),
        .O(full_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    full_n_i_3
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(wreq_handling_reg),
        .I3(fifo_wreq_valid),
        .I4(push),
        .I5(data_vld_reg_n_0),
        .O(full_n_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    full_n_i_4__0
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_4__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(Q[1]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(Q[0]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h04)) 
    invalid_len_event_i_1
       (.I0(Q[0]),
        .I1(fifo_wreq_valid),
        .I2(Q[1]),
        .O(invalid_len_event_reg));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(\end_addr_buf_reg[31]_0 [19]),
        .I1(\sect_cnt_reg[19] [19]),
        .I2(\end_addr_buf_reg[31]_0 [18]),
        .I3(\sect_cnt_reg[19] [18]),
        .O(\could_multi_bursts.last_sect_buf_reg_0 [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\end_addr_buf_reg[31]_0 [17]),
        .I1(\sect_cnt_reg[19] [17]),
        .I2(\sect_cnt_reg[19] [15]),
        .I3(\end_addr_buf_reg[31]_0 [15]),
        .I4(\sect_cnt_reg[19] [16]),
        .I5(\end_addr_buf_reg[31]_0 [16]),
        .O(\could_multi_bursts.last_sect_buf_reg_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\end_addr_buf_reg[31]_0 [14]),
        .I1(\sect_cnt_reg[19] [14]),
        .I2(\sect_cnt_reg[19] [12]),
        .I3(\end_addr_buf_reg[31]_0 [12]),
        .I4(\sect_cnt_reg[19] [13]),
        .I5(\end_addr_buf_reg[31]_0 [13]),
        .O(\could_multi_bursts.last_sect_buf_reg_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\end_addr_buf_reg[31]_0 [11]),
        .I1(\sect_cnt_reg[19] [11]),
        .I2(\sect_cnt_reg[19] [9]),
        .I3(\end_addr_buf_reg[31]_0 [9]),
        .I4(\sect_cnt_reg[19] [10]),
        .I5(\end_addr_buf_reg[31]_0 [10]),
        .O(\could_multi_bursts.last_sect_buf_reg [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\end_addr_buf_reg[31]_0 [8]),
        .I1(\sect_cnt_reg[19] [8]),
        .I2(\sect_cnt_reg[19] [6]),
        .I3(\end_addr_buf_reg[31]_0 [6]),
        .I4(\sect_cnt_reg[19] [7]),
        .I5(\end_addr_buf_reg[31]_0 [7]),
        .O(\could_multi_bursts.last_sect_buf_reg [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg[19] [5]),
        .I1(\end_addr_buf_reg[31]_0 [5]),
        .I2(\sect_cnt_reg[19] [3]),
        .I3(\end_addr_buf_reg[31]_0 [3]),
        .I4(\end_addr_buf_reg[31]_0 [4]),
        .I5(\sect_cnt_reg[19] [4]),
        .O(\could_multi_bursts.last_sect_buf_reg [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg[19] [1]),
        .I1(\end_addr_buf_reg[31]_0 [1]),
        .I2(\sect_cnt_reg[19] [0]),
        .I3(\end_addr_buf_reg[31]_0 [0]),
        .I4(\end_addr_buf_reg[31]_0 [2]),
        .I5(\sect_cnt_reg[19] [2]),
        .O(\could_multi_bursts.last_sect_buf_reg [0]));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h7777BBBB88884440)) 
    \pout[0]_i_1 
       (.I0(\pout[2]_i_2__0_n_0 ),
        .I1(data_vld_reg_n_0),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[2] ),
        .I4(push),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5AF0F0F0F0A4F0F0)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6CCCCCCCCCC8CCCC)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[1] ),
        .I3(\pout_reg_n_0_[0] ),
        .I4(data_vld_reg_n_0),
        .I5(\pout[2]_i_2__0_n_0 ),
        .O(\pout[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \pout[2]_i_2__0 
       (.I0(fifo_wreq_valid),
        .I1(wreq_handling_reg),
        .I2(\end_addr_buf_reg[31] ),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\pout[2]_i_2__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_0));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(wreq_handling_reg_0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(Q[1]),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h0EFF)) 
    \sect_cnt[19]_i_1 
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(wreq_handling_reg),
        .I3(\could_multi_bursts.sect_handling_reg_0 ),
        .O(\sect_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    next_resp0,
    push,
    ap_clk,
    SR,
    \sect_len_buf_reg[7] ,
    \sect_len_buf_reg[4] ,
    \could_multi_bursts.last_sect_buf_reg ,
    next_resp,
    \could_multi_bursts.next_loop ,
    ap_rst_n,
    m_axi_m_V_BVALID,
    full_n_reg_0,
    in);
  output fifo_resp_ready;
  output next_resp0;
  output push;
  input ap_clk;
  input [0:0]SR;
  input \sect_len_buf_reg[7] ;
  input \sect_len_buf_reg[4] ;
  input \could_multi_bursts.last_sect_buf_reg ;
  input next_resp;
  input \could_multi_bursts.next_loop ;
  input ap_rst_n;
  input m_axi_m_V_BVALID;
  input full_n_reg_0;
  input [0:0]in;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__2_n_0;
  wire fifo_resp_ready;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__4_n_0;
  wire full_n_reg_0;
  wire [0:0]in;
  wire m_axi_m_V_BVALID;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire \pout[3]_i_3_n_0 ;
  wire \pout[3]_i_4_n_0 ;
  wire [3:0]pout_reg__0;
  wire push;
  wire \sect_len_buf_reg[4] ;
  wire \sect_len_buf_reg[7] ;

  LUT5 #(
    .INIT(32'hBABAFABA)) 
    data_vld_i_1__0
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\pout[3]_i_3_n_0 ),
        .I2(data_vld_reg_n_0),
        .I3(need_wrsp),
        .I4(next_resp),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__2
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__2_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_0),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFB0FF)) 
    full_n_i_1__2
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(data_vld_reg_n_0),
        .I3(ap_rst_n),
        .I4(full_n_i_2__4_n_0),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'hAA8AAAAAAAAAAAAA)) 
    full_n_i_2__4
       (.I0(fifo_resp_ready),
        .I1(\pout[3]_i_4_n_0 ),
        .I2(pout_reg__0[0]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[3]),
        .I5(pout_reg__0[2]),
        .O(full_n_i_2__4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\mixer_m_V_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg__0[0]),
        .A1(pout_reg__0[1]),
        .A2(pout_reg__0[2]),
        .A3(pout_reg__0[3]),
        .CE(\could_multi_bursts.next_loop ),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[7] ),
        .I1(\sect_len_buf_reg[4] ),
        .I2(\could_multi_bursts.last_sect_buf_reg ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_m_V_BVALID),
        .I4(full_n_reg_0),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg__0[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \pout[1]_i_1 
       (.I0(need_wrsp),
        .I1(next_resp),
        .I2(\could_multi_bursts.next_loop ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB4F0F04BF0F0F00F)) 
    \pout[2]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(pout_reg__0[2]),
        .I3(pout_reg__0[1]),
        .I4(pout_reg__0[0]),
        .I5(\could_multi_bursts.next_loop ),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \pout[2]_i_2__1 
       (.I0(aw2b_bdata[1]),
        .I1(aw2b_bdata[0]),
        .I2(full_n_reg_0),
        .I3(next_resp),
        .I4(need_wrsp),
        .O(push));
  LUT5 #(
    .INIT(32'h20006500)) 
    \pout[3]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .I4(\pout[3]_i_3_n_0 ),
        .O(\pout[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA6AAAA9A)) 
    \pout[3]_i_2 
       (.I0(pout_reg__0[3]),
        .I1(pout_reg__0[2]),
        .I2(\pout[3]_i_4_n_0 ),
        .I3(pout_reg__0[0]),
        .I4(pout_reg__0[1]),
        .O(\pout[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg__0[0]),
        .I1(pout_reg__0[1]),
        .I2(pout_reg__0[3]),
        .I3(pout_reg__0[2]),
        .O(\pout[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDFFF)) 
    \pout[3]_i_4 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(data_vld_reg_n_0),
        .O(\pout[3]_i_4_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg__0[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg__0[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg__0[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg__0[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_fifo" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_fifo__parameterized2
   (m_axi_m_V_BREADY,
    m_V_BVALID,
    D,
    WEA,
    ap_reg_ioackin_m_V_WREADY_reg,
    \ap_CS_fsm_reg[1] ,
    \mul3_reg_1717_reg[0] ,
    ap_clk,
    ap_rst_n_0,
    \p_Val2_15_5_reg_2017_reg[15] ,
    ap_enable_reg_pp0_iter4_reg,
    \p_Val2_15_2_reg_1981_reg[15] ,
    \p_Val2_15_4_reg_1935_reg[15] ,
    \p_Val2_15_3_reg_2007_reg[15] ,
    Q,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_enable_reg_pp0_iter3,
    \p_Val2_15_1_reg_1879_reg[15] ,
    \p_Val2_3_reg_1945_reg[15] ,
    ap_reg_ioackin_m_V_WREADY_reg_1,
    ap_enable_reg_pp0_iter5_reg,
    ap_block_pp0_stage1_110011,
    full_n_reg_0,
    ap_enable_reg_pp0_iter4_reg_0,
    push,
    pop0,
    ap_rst_n,
    ap_reg_ioackin_m_V_WREADY_reg_2);
  output m_axi_m_V_BREADY;
  output m_V_BVALID;
  output [15:0]D;
  output [0:0]WEA;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\mul3_reg_1717_reg[0] ;
  input ap_clk;
  input ap_rst_n_0;
  input [15:0]\p_Val2_15_5_reg_2017_reg[15] ;
  input ap_enable_reg_pp0_iter4_reg;
  input [15:0]\p_Val2_15_2_reg_1981_reg[15] ;
  input [15:0]\p_Val2_15_4_reg_1935_reg[15] ;
  input [15:0]\p_Val2_15_3_reg_2007_reg[15] ;
  input [5:0]Q;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_enable_reg_pp0_iter3;
  input [15:0]\p_Val2_15_1_reg_1879_reg[15] ;
  input [15:0]\p_Val2_3_reg_1945_reg[15] ;
  input ap_reg_ioackin_m_V_WREADY_reg_1;
  input ap_enable_reg_pp0_iter5_reg;
  input ap_block_pp0_stage1_110011;
  input full_n_reg_0;
  input ap_enable_reg_pp0_iter4_reg_0;
  input push;
  input pop0;
  input ap_rst_n;
  input ap_reg_ioackin_m_V_WREADY_reg_2;

  wire [15:0]D;
  wire [5:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage1_110011;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter4_reg_0;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_1;
  wire ap_reg_ioackin_m_V_WREADY_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__0_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_2__1_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_i_4__1_n_0;
  wire full_n_reg_0;
  wire m_V_BVALID;
  wire m_axi_m_V_BREADY;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_30_n_0;
  wire mem_reg_i_31_n_0;
  wire mem_reg_i_32_n_0;
  wire mem_reg_i_33_n_0;
  wire mem_reg_i_34_n_0;
  wire mem_reg_i_35_n_0;
  wire mem_reg_i_36_n_0;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_39_n_0;
  wire mem_reg_i_40_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_n_0;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire [0:0]\mul3_reg_1717_reg[0] ;
  wire [15:0]\p_Val2_15_1_reg_1879_reg[15] ;
  wire [15:0]\p_Val2_15_2_reg_1981_reg[15] ;
  wire [15:0]\p_Val2_15_3_reg_2007_reg[15] ;
  wire [15:0]\p_Val2_15_4_reg_1935_reg[15] ;
  wire [15:0]\p_Val2_15_5_reg_2017_reg[15] ;
  wire [15:0]\p_Val2_3_reg_1945_reg[15] ;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hFFFF44F444444444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_reg_ioackin_m_V_WREADY_reg_1),
        .I1(Q[0]),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(m_V_BVALID),
        .I4(ap_block_pp0_stage1_110011),
        .I5(Q[1]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT4 #(
    .INIT(16'hFFA8)) 
    ap_reg_ioackin_m_V_WREADY_i_6
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(mem_reg_i_62_n_0),
        .O(ap_reg_ioackin_m_V_WREADY_reg));
  LUT6 #(
    .INIT(64'hFFFEAAAAFFFFAAAA)) 
    data_vld_i_1__1
       (.I0(push),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(data_vld_reg_n_0),
        .I5(pop0),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hEFAA)) 
    empty_n_i_1__0
       (.I0(data_vld_reg_n_0),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_2),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(m_V_BVALID),
        .O(empty_n_i_1__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(m_V_BVALID),
        .R(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFBFBBB)) 
    full_n_i_1__3
       (.I0(full_n_i_2__1_n_0),
        .I1(ap_rst_n),
        .I2(m_axi_m_V_BREADY),
        .I3(full_n_i_3__0_n_0),
        .I4(full_n_i_4__1_n_0),
        .I5(\pout_reg_n_0_[2] ),
        .O(full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h22A2)) 
    full_n_i_2__1
       (.I0(data_vld_reg_n_0),
        .I1(m_V_BVALID),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_2),
        .O(full_n_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h75FFFFFF)) 
    full_n_i_3__0
       (.I0(push),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_2),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(m_V_BVALID),
        .I4(data_vld_reg_n_0),
        .O(full_n_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    full_n_i_4__1
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .O(full_n_i_4__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(m_axi_m_V_BREADY),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_10
       (.I0(mem_reg_i_32_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [14]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [14]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_33_n_0),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_11
       (.I0(mem_reg_i_34_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [13]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [13]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_35_n_0),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_12
       (.I0(mem_reg_i_36_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [12]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [12]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_37_n_0),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_13
       (.I0(mem_reg_i_38_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [11]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [11]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_39_n_0),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_14
       (.I0(mem_reg_i_40_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [10]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [10]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_41_n_0),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_15
       (.I0(mem_reg_i_42_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [9]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [9]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_43_n_0),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_16
       (.I0(mem_reg_i_44_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [8]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [8]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_45_n_0),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_17
       (.I0(mem_reg_i_46_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [7]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [7]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_47_n_0),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_18
       (.I0(mem_reg_i_48_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [6]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [6]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_49_n_0),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_19
       (.I0(mem_reg_i_50_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [5]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [5]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_51_n_0),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_20
       (.I0(mem_reg_i_52_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [4]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [4]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_53_n_0),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_21
       (.I0(mem_reg_i_54_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [3]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [3]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_55_n_0),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_22
       (.I0(mem_reg_i_56_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [2]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [2]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_57_n_0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_23
       (.I0(mem_reg_i_58_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [1]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [1]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_59_n_0),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_24
       (.I0(mem_reg_i_60_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [0]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [0]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_61_n_0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00FF00FE00F000F0)) 
    mem_reg_i_25
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(mem_reg_i_62_n_0),
        .I3(ap_reg_ioackin_m_V_WREADY_reg_0),
        .I4(Q[5]),
        .I5(ap_enable_reg_pp0_iter3),
        .O(WEA));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_28
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [15]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [15]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_28_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    mem_reg_i_30
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(Q[5]),
        .I2(mem_reg_i_62_n_0),
        .O(mem_reg_i_30_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_31
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [15]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [15]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_31_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_32
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [14]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [14]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_32_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_33
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [14]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [14]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_33_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_34
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [13]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [13]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_34_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_35
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [13]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [13]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_35_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_36
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [12]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [12]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_36_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_37
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [12]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [12]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_37_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_38
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [11]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [11]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_38_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_39
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [11]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [11]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_39_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_40
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [10]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [10]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_40_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_41
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [10]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [10]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_41_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_42
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [9]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [9]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_42_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_43
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [9]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [9]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_43_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_44
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [8]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [8]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_44_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_45
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [8]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [8]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_45_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_46
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [7]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [7]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_46_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_47
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [7]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [7]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_47_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_48
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [6]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [6]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_48_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_49
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [6]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [6]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_49_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_50
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [5]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [5]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_50_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_51
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [5]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [5]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_51_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_52
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [4]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [4]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_52_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_53
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [4]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [4]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_53_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_54
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [3]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [3]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_54_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_55
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [3]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [3]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_55_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_56
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [2]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [2]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_56_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_57
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [2]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [2]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_57_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_58
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [1]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [1]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_58_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_59
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [1]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [1]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_59_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_60
       (.I0(\p_Val2_15_1_reg_1879_reg[15] [0]),
        .I1(mem_reg_i_63_n_0),
        .I2(\p_Val2_3_reg_1945_reg[15] [0]),
        .I3(mem_reg_i_64_n_0),
        .O(mem_reg_i_60_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    mem_reg_i_61
       (.I0(\p_Val2_15_4_reg_1935_reg[15] [0]),
        .I1(mem_reg_i_65_n_0),
        .I2(\p_Val2_15_3_reg_2007_reg[15] [0]),
        .I3(mem_reg_i_66_n_0),
        .O(mem_reg_i_61_n_0));
  LUT6 #(
    .INIT(64'hCCCCCCCCCCCC8808)) 
    mem_reg_i_62
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(m_V_BVALID),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mem_reg_i_62_n_0));
  LUT4 #(
    .INIT(16'h1000)) 
    mem_reg_i_63
       (.I0(Q[5]),
        .I1(mem_reg_i_62_n_0),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(mem_reg_i_63_n_0));
  LUT4 #(
    .INIT(16'h0133)) 
    mem_reg_i_64
       (.I0(Q[5]),
        .I1(mem_reg_i_62_n_0),
        .I2(Q[4]),
        .I3(ap_enable_reg_pp0_iter3),
        .O(mem_reg_i_64_n_0));
  LUT5 #(
    .INIT(32'h00008808)) 
    mem_reg_i_65
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(m_V_BVALID),
        .I4(Q[2]),
        .O(mem_reg_i_65_n_0));
  LUT6 #(
    .INIT(64'h000044C400000000)) 
    mem_reg_i_66
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter4_reg_0),
        .I2(ap_enable_reg_pp0_iter5_reg),
        .I3(m_V_BVALID),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(mem_reg_i_66_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    mem_reg_i_9
       (.I0(mem_reg_i_28_n_0),
        .I1(\p_Val2_15_5_reg_2017_reg[15] [15]),
        .I2(ap_enable_reg_pp0_iter4_reg),
        .I3(\p_Val2_15_2_reg_1981_reg[15] [15]),
        .I4(mem_reg_i_30_n_0),
        .I5(mem_reg_i_31_n_0),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \p_Val2_11_8_reg_1612[32]_i_1 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter5_reg),
        .I2(m_V_BVALID),
        .I3(full_n_reg_0),
        .I4(ap_enable_reg_pp0_iter4_reg_0),
        .I5(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(\mul3_reg_1717_reg[0] ));
  LUT6 #(
    .INIT(64'h9F9F60609F9F6020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hDF20BF40DF20BF00)) 
    \pout[1]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFBF20000000)) 
    \pout[2]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[2] ),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_read" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_read
   (m_axi_m_V_RREADY,
    SR,
    ap_clk,
    m_axi_m_V_RVALID,
    ap_rst_n);
  output m_axi_m_V_RREADY;
  input [0:0]SR;
  input ap_clk;
  input m_axi_m_V_RVALID;
  input ap_rst_n;

  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire buff_rdata_n_1;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_2;
  wire buff_rdata_n_3;
  wire buff_rdata_n_4;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire m_axi_m_V_RREADY;
  wire m_axi_m_V_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire [5:0]usedw_reg;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  pwm_mixer_0_1_mixer_m_V_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_rdata_n_15),
        .Q(usedw_reg),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.rdata_valid_t_reg (buff_rdata_n_16),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (buff_rdata_n_14),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .m_axi_m_V_RREADY(m_axi_m_V_RREADY),
        .m_axi_m_V_RVALID(m_axi_m_V_RVALID),
        .rdata_ack_t(rdata_ack_t),
        .\usedw_reg[7]_0 ({buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_rdata_n_15}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_1,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13}));
  pwm_mixer_0_1_mixer_m_V_m_axi_reg_slice__parameterized0 rs_rdata
       (.SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .rdata_ack_t(rdata_ack_t));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_reg_slice" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_reg_slice
   (ap_reg_ioackin_m_V_AWREADY_reg,
    ap_reg_ioackin_m_V_AWREADY_reg_0,
    ap_reg_ioackin_m_V_WREADY_reg,
    \bin_s1_reg[0] ,
    \p_Val2_3_reg_1945_reg[0] ,
    \neg_mul2_reg_1737_reg[68] ,
    \neg_ti_reg_1976_reg[15] ,
    \mul1_reg_1727_reg[0] ,
    carry_s1_reg,
    \p_Val2_3_reg_1945_reg[14] ,
    \p_Val2_3_reg_1945_reg[3] ,
    \p_Val2_3_reg_1945_reg[4] ,
    \p_Val2_3_reg_1945_reg[5] ,
    \p_Val2_3_reg_1945_reg[7] ,
    \p_Val2_3_reg_1945_reg[9] ,
    \p_Val2_3_reg_1945_reg[10] ,
    \p_Val2_3_reg_1945_reg[11] ,
    \p_Val2_3_reg_1945_reg[12] ,
    \p_Val2_3_reg_1945_reg[13] ,
    \p_Val2_3_reg_1945_reg[14]_0 ,
    \bin_s1_reg[0]_0 ,
    push,
    ap_rst_n_0,
    ap_clk,
    ap_rst_n,
    Q,
    ap_reg_ioackin_m_V_AWREADY_reg_1,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter4_reg,
    tmp_26_reg_1904,
    tmp_62_reg_1873,
    ap_reg_pp0_iter2_tmp_64_reg_1583,
    ap_reg_pp0_iter2_tmp_99_reg_1686,
    full_n_reg,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_reg_ioackin_m_V_WREADY_reg_1,
    tmp_15_fu_1187_p4,
    rs2f_wreq_ack);
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output ap_reg_ioackin_m_V_AWREADY_reg_0;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output \bin_s1_reg[0] ;
  output [1:0]\p_Val2_3_reg_1945_reg[0] ;
  output [0:0]\neg_mul2_reg_1737_reg[68] ;
  output [0:0]\neg_ti_reg_1976_reg[15] ;
  output [0:0]\mul1_reg_1727_reg[0] ;
  output [0:0]carry_s1_reg;
  output \p_Val2_3_reg_1945_reg[14] ;
  output \p_Val2_3_reg_1945_reg[3] ;
  output \p_Val2_3_reg_1945_reg[4] ;
  output \p_Val2_3_reg_1945_reg[5] ;
  output \p_Val2_3_reg_1945_reg[7] ;
  output \p_Val2_3_reg_1945_reg[9] ;
  output \p_Val2_3_reg_1945_reg[10] ;
  output \p_Val2_3_reg_1945_reg[11] ;
  output \p_Val2_3_reg_1945_reg[12] ;
  output \p_Val2_3_reg_1945_reg[13] ;
  output \p_Val2_3_reg_1945_reg[14]_0 ;
  output [0:0]\bin_s1_reg[0]_0 ;
  output push;
  input ap_rst_n_0;
  input ap_clk;
  input ap_rst_n;
  input [1:0]Q;
  input ap_reg_ioackin_m_V_AWREADY_reg_1;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter4_reg;
  input tmp_26_reg_1904;
  input tmp_62_reg_1873;
  input ap_reg_pp0_iter2_tmp_64_reg_1583;
  input ap_reg_pp0_iter2_tmp_99_reg_1686;
  input full_n_reg;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_reg_ioackin_m_V_WREADY_reg_1;
  input [9:0]tmp_15_fu_1187_p4;
  input rs2f_wreq_ack;

  wire [1:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY_reg_1;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_1;
  wire ap_reg_pp0_iter2_tmp_64_reg_1583;
  wire ap_reg_pp0_iter2_tmp_99_reg_1686;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[0]_0 ;
  wire [0:0]carry_s1_reg;
  wire full_n_reg;
  wire m_V_AWREADY;
  wire [0:0]\mul1_reg_1727_reg[0] ;
  wire [0:0]\neg_mul2_reg_1737_reg[68] ;
  wire [0:0]\neg_ti_reg_1976_reg[15] ;
  wire [1:0]\p_Val2_3_reg_1945_reg[0] ;
  wire \p_Val2_3_reg_1945_reg[10] ;
  wire \p_Val2_3_reg_1945_reg[11] ;
  wire \p_Val2_3_reg_1945_reg[12] ;
  wire \p_Val2_3_reg_1945_reg[13] ;
  wire \p_Val2_3_reg_1945_reg[14] ;
  wire \p_Val2_3_reg_1945_reg[14]_0 ;
  wire \p_Val2_3_reg_1945_reg[3] ;
  wire \p_Val2_3_reg_1945_reg[4] ;
  wire \p_Val2_3_reg_1945_reg[5] ;
  wire \p_Val2_3_reg_1945_reg[7] ;
  wire \p_Val2_3_reg_1945_reg[9] ;
  wire push;
  wire rs2f_wreq_ack;
  wire rs2f_wreq_valid;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_i_2_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [9:0]tmp_15_fu_1187_p4;
  wire tmp_26_reg_1904;
  wire tmp_62_reg_1873;

  LUT6 #(
    .INIT(64'hAA80AA000000AA00)) 
    ap_reg_ioackin_m_V_AWREADY_i_1
       (.I0(ap_rst_n),
        .I1(m_V_AWREADY),
        .I2(Q[0]),
        .I3(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .O(ap_reg_ioackin_m_V_AWREADY_reg));
  LUT3 #(
    .INIT(8'hBF)) 
    ap_reg_ioackin_m_V_WREADY_i_3
       (.I0(\bin_s1_reg[0] ),
        .I1(ap_enable_reg_pp0_iter4_reg),
        .I2(Q[0]),
        .O(ap_reg_ioackin_m_V_WREADY_reg));
  LUT2 #(
    .INIT(4'h7)) 
    \bin_s1[50]_i_1__1 
       (.I0(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .O(carry_s1_reg));
  LUT6 #(
    .INIT(64'hF4F4F4F4F444F4F4)) 
    \bin_s1[50]_i_1__4 
       (.I0(\bin_s1_reg[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(full_n_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(\bin_s1_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \bin_s1[50]_i_3 
       (.I0(\bin_s1_reg[0] ),
        .I1(Q[0]),
        .O(ap_reg_ioackin_m_V_AWREADY_reg_0));
  LUT6 #(
    .INIT(64'h0202020202FF0202)) 
    \bin_s1[50]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .I2(m_V_AWREADY),
        .I3(full_n_reg),
        .I4(ap_enable_reg_pp0_iter4_reg),
        .I5(ap_reg_ioackin_m_V_WREADY_reg_0),
        .O(\bin_s1_reg[0] ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][33]_srl5_i_1 
       (.I0(rs2f_wreq_valid),
        .I1(rs2f_wreq_ack),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \neg_mul2_reg_1737[100]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .O(\neg_mul2_reg_1737_reg[68] ));
  LUT2 #(
    .INIT(4'h2)) 
    \neg_ti_reg_1976[33]_i_1 
       (.I0(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .O(\neg_ti_reg_1976_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[10]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[5]),
        .O(\p_Val2_3_reg_1945_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[11]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[6]),
        .O(\p_Val2_3_reg_1945_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[12]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[7]),
        .O(\p_Val2_3_reg_1945_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[13]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[8]),
        .O(\p_Val2_3_reg_1945_reg[13] ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_3_reg_1945[14]_i_1 
       (.I0(tmp_62_reg_1873),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .O(\p_Val2_3_reg_1945_reg[0] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \p_Val2_3_reg_1945[14]_i_2 
       (.I0(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .O(\p_Val2_3_reg_1945_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[14]_i_3 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[9]),
        .O(\p_Val2_3_reg_1945_reg[14]_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \p_Val2_3_reg_1945[15]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .O(\p_Val2_3_reg_1945_reg[0] [1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[3]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[0]),
        .O(\p_Val2_3_reg_1945_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[4]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[1]),
        .O(\p_Val2_3_reg_1945_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[5]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[2]),
        .O(\p_Val2_3_reg_1945_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[7]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[3]),
        .O(\p_Val2_3_reg_1945_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFF32)) 
    \p_Val2_3_reg_1945[9]_i_1 
       (.I0(tmp_26_reg_1904),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .I2(tmp_62_reg_1873),
        .I3(tmp_15_fu_1187_p4[4]),
        .O(\p_Val2_3_reg_1945_reg[9] ));
  LUT5 #(
    .INIT(32'hDFFF55C0)) 
    s_ready_t_i_1
       (.I0(rs2f_wreq_valid),
        .I1(rs2f_wreq_ack),
        .I2(s_ready_t_i_2_n_0),
        .I3(state),
        .I4(m_V_AWREADY),
        .O(s_ready_t_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h2000AAAA)) 
    s_ready_t_i_2
       (.I0(rs2f_wreq_valid),
        .I1(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(state),
        .O(s_ready_t_i_2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_V_AWREADY),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h00F0F8F8)) 
    \state[0]_i_1__0 
       (.I0(m_V_AWREADY),
        .I1(state),
        .I2(rs2f_wreq_valid),
        .I3(rs2f_wreq_ack),
        .I4(\state[0]_i_2_n_0 ),
        .O(\state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hAA2A)) 
    \state[0]_i_2 
       (.I0(state),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(Q[0]),
        .I3(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .O(\state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEAEEEFFFFFFFF)) 
    \state[1]_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(state),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(Q[0]),
        .I4(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .I5(rs2f_wreq_valid),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(rs2f_wreq_valid),
        .R(ap_rst_n_0));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_16_reg_1464[14]_i_1 
       (.I0(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .O(\mul1_reg_1727_reg[0] ));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_reg_slice" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    SR,
    ap_clk,
    \bus_wide_gen.rdata_valid_t_reg );
  output rdata_ack_t;
  input [0:0]SR;
  input ap_clk;
  input \bus_wide_gen.rdata_valid_t_reg ;

  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire \state_reg_n_0_[0] ;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F30)) 
    s_ready_t_i_1__0
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(\state_reg_n_0_[0] ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(\bus_wide_gen.rdata_valid_t_reg ),
        .I2(state),
        .I3(rdata_ack_t),
        .O(\state[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h5D)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[0] ),
        .I1(state),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(\state_reg_n_0_[0] ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_throttl" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_throttl
   (Q,
    \throttl_cnt_reg[5]_0 ,
    m_axi_m_V_AWVALID,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    D,
    \could_multi_bursts.awlen_buf_reg[3] ,
    AWLEN,
    AWVALID_Dummy,
    SR,
    E,
    ap_clk);
  output [0:0]Q;
  output \throttl_cnt_reg[5]_0 ;
  output m_axi_m_V_AWVALID;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output \could_multi_bursts.loop_cnt_reg[5] ;
  input [0:0]D;
  input \could_multi_bursts.awlen_buf_reg[3] ;
  input [2:0]AWLEN;
  input AWVALID_Dummy;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;

  wire [2:0]AWLEN;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire m_axi_m_V_AWVALID;
  wire [7:1]p_0_in__1;
  wire [7:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[5]_0 ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(\could_multi_bursts.loop_cnt_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    m_axi_m_V_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .I4(throttl_cnt_reg[4]),
        .I5(\throttl_cnt_reg[5]_0 ),
        .O(m_axi_m_V_AWVALID));
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_m_V_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .O(\throttl_cnt_reg[5]_0 ));
  LUT4 #(
    .INIT(16'h9099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(AWLEN[0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] ),
        .O(p_0_in__1[1]));
  LUT5 #(
    .INIT(32'hDDD0000D)) 
    \throttl_cnt[2]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] ),
        .I1(AWLEN[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[1]),
        .I4(throttl_cnt_reg[2]),
        .O(p_0_in__1[2]));
  LUT6 #(
    .INIT(64'hFE010000FE01FE01)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[3]),
        .I4(AWLEN[2]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] ),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(throttl_cnt_reg[3]),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt_reg[4]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] ),
        .O(p_0_in__1[4]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(\throttl_cnt_reg[5]_0 ),
        .I2(throttl_cnt_reg[5]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] ),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \throttl_cnt[6]_i_1 
       (.I0(\throttl_cnt_reg[5]_0 ),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(\could_multi_bursts.awlen_buf_reg[3] ),
        .O(p_0_in__1[6]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt_reg[4]),
        .I2(\throttl_cnt_reg[5]_0 ),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] ),
        .O(p_0_in__1[7]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_4 
       (.I0(\throttl_cnt_reg[5]_0 ),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[1]),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in__1[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_m_V_m_axi_write" *) 
module pwm_mixer_0_1_mixer_m_V_m_axi_write
   (mem_reg,
    SR,
    m_axi_m_V_BREADY,
    AWVALID_Dummy,
    m_axi_m_V_WVALID,
    m_axi_m_V_WLAST,
    \int_regs_in_V_shift_reg[0] ,
    regs_in_V_ce0,
    \p_c_V_reg_1474_reg[1] ,
    \p_Val2_15_2_reg_1981_reg[14] ,
    \r_c_V_reg_1533_reg[1] ,
    \r_c_V_reg_1533_reg[17] ,
    \y_c_V_reg_1539_reg[1] ,
    ap_enable_reg_pp0_iter5_reg,
    ap_enable_reg_pp0_iter5_reg_0,
    E,
    \regs_in_V_load_3_reg_1512_reg[0] ,
    \p_Val2_15_3_reg_2007_reg[14] ,
    ap_reg_ioackin_m_V_WREADY_reg,
    carry_s1_reg,
    D,
    ap_ready,
    ap_reg_ioackin_m_V_AWREADY_reg,
    ap_reg_ioackin_m_V_AWREADY_reg_0,
    \neg_ti9_reg_1812_reg[15] ,
    \neg_mul1_reg_1767_reg[68] ,
    \bin_s1_reg[0] ,
    \bin_s1_reg[0]_0 ,
    \p_Val2_15_3_reg_2007_reg[0] ,
    \neg_mul3_reg_1832_reg[68] ,
    \neg_ti1_reg_1822_reg[15] ,
    \p_Val2_15_5_reg_2017_reg[0] ,
    \neg_mul4_reg_1762_reg[68] ,
    \neg_ti2_reg_1747_reg[14] ,
    \p_Val2_15_2_reg_1981_reg[0] ,
    \p_Val2_15_4_reg_1935_reg[0] ,
    \mul3_reg_1717_reg[0] ,
    \p_Val2_3_reg_1945_reg[0] ,
    \neg_mul2_reg_1737_reg[68] ,
    \neg_ti_reg_1976_reg[15] ,
    \mul1_reg_1727_reg[0] ,
    ce5,
    carry_s1_reg_0,
    \neg_ti4_reg_1930_reg[33] ,
    \neg_mul_reg_1940_reg[100] ,
    m_axi_m_V_AWADDR,
    \m_axi_m_V_AWLEN[3] ,
    \p_Val2_15_4_reg_1935_reg[14] ,
    \p_Val2_3_reg_1945_reg[14] ,
    \p_Val2_15_4_reg_1935_reg[3] ,
    \p_Val2_15_4_reg_1935_reg[4] ,
    \p_Val2_15_4_reg_1935_reg[5] ,
    \p_Val2_15_4_reg_1935_reg[7] ,
    \p_Val2_15_4_reg_1935_reg[9] ,
    \p_Val2_15_4_reg_1935_reg[10] ,
    \p_Val2_15_4_reg_1935_reg[11] ,
    \p_Val2_15_4_reg_1935_reg[12] ,
    \p_Val2_15_4_reg_1935_reg[13] ,
    \p_Val2_15_4_reg_1935_reg[14]_0 ,
    \p_Val2_3_reg_1945_reg[3] ,
    \p_Val2_3_reg_1945_reg[4] ,
    \p_Val2_3_reg_1945_reg[5] ,
    \p_Val2_3_reg_1945_reg[7] ,
    \p_Val2_3_reg_1945_reg[9] ,
    \p_Val2_3_reg_1945_reg[10] ,
    \p_Val2_3_reg_1945_reg[11] ,
    \p_Val2_3_reg_1945_reg[12] ,
    \p_Val2_3_reg_1945_reg[13] ,
    \p_Val2_3_reg_1945_reg[14]_0 ,
    \p_Val2_15_1_reg_1879_reg[3] ,
    \p_Val2_15_1_reg_1879_reg[0] ,
    grp_fu_1415_ce,
    \bin_s1_reg[0]_1 ,
    \neg_ti3_reg_1889_reg[15] ,
    \neg_mul5_reg_1894_reg[68] ,
    \tmp_61_reg_1568_reg[0] ,
    \bin_s1_reg[0]_2 ,
    grp_fu_545_ce,
    p_8_in,
    \throttl_cnt_reg[0] ,
    \throttl_cnt_reg[0]_0 ,
    \throttl_cnt_reg[7] ,
    m_axi_m_V_WDATA,
    m_axi_m_V_WSTRB,
    ap_clk,
    Q,
    \int_regs_in_V_shift_reg[0]_0 ,
    \reg_231_reg[15] ,
    tmp_9_reg_1459,
    tmp_fu_353_p3,
    tmp_1_reg_1492,
    tmp_6_reg_1502,
    ap_rst_n,
    ap_enable_reg_pp0_iter5_reg_1,
    ap_enable_reg_pp0_iter4_reg,
    ap_start,
    ap_enable_reg_pp0_iter0_reg,
    \p_Val2_15_5_reg_2017_reg[15] ,
    \p_Val2_15_2_reg_1981_reg[15] ,
    \p_Val2_15_4_reg_1935_reg[15] ,
    \p_Val2_15_3_reg_2007_reg[15] ,
    ap_reg_ioackin_m_V_WREADY_reg_0,
    ap_enable_reg_pp0_iter3,
    \ap_CS_fsm_reg[4] ,
    \p_Val2_15_1_reg_1879_reg[15] ,
    \p_Val2_3_reg_1945_reg[15] ,
    ap_enable_reg_pp0_iter1_reg,
    ap_reg_ioackin_m_V_WREADY_reg_1,
    ap_reg_ioackin_m_V_AWREADY_reg_1,
    ap_reg_pp0_iter2_tmp_95_reg_1617,
    ap_reg_pp0_iter2_tmp_49_reg_1628,
    tmp_27_3_reg_1986,
    tmp_94_reg_1965,
    ap_reg_pp0_iter2_tmp_72_reg_1664,
    tmp_102_reg_2001,
    tmp_27_5_reg_2012,
    ap_reg_pp0_iter2_tmp_64_reg_1583,
    tmp_27_2_reg_1950,
    tmp_78_reg_1919,
    tmp_27_4_reg_1899,
    tmp_98_reg_1847,
    tmp_26_reg_1904,
    tmp_62_reg_1873,
    ap_reg_pp0_iter2_tmp_99_reg_1686,
    m_axi_m_V_WREADY,
    ap_reg_pp0_iter2_tmp_80_reg_1675,
    tmp_35_fu_1159_p4,
    tmp_15_fu_1187_p4,
    tmp_70_reg_1791,
    tmp_27_1_reg_1827,
    tmp_5_reg_1544,
    tmp_42_fu_432_p3,
    \throttl_cnt_reg[4] ,
    m_axi_m_V_AWREADY,
    \throttl_cnt_reg[7]_0 ,
    \throttl_cnt_reg[1] ,
    \throttl_cnt_reg[0]_1 ,
    m_axi_m_V_AWVALID,
    m_axi_m_V_BVALID);
  output mem_reg;
  output [0:0]SR;
  output m_axi_m_V_BREADY;
  output AWVALID_Dummy;
  output m_axi_m_V_WVALID;
  output m_axi_m_V_WLAST;
  output \int_regs_in_V_shift_reg[0] ;
  output regs_in_V_ce0;
  output \p_c_V_reg_1474_reg[1] ;
  output \p_Val2_15_2_reg_1981_reg[14] ;
  output \r_c_V_reg_1533_reg[1] ;
  output \r_c_V_reg_1533_reg[17] ;
  output \y_c_V_reg_1539_reg[1] ;
  output ap_enable_reg_pp0_iter5_reg;
  output ap_enable_reg_pp0_iter5_reg_0;
  output [0:0]E;
  output [0:0]\regs_in_V_load_3_reg_1512_reg[0] ;
  output \p_Val2_15_3_reg_2007_reg[14] ;
  output ap_reg_ioackin_m_V_WREADY_reg;
  output carry_s1_reg;
  output [5:0]D;
  output ap_ready;
  output ap_reg_ioackin_m_V_AWREADY_reg;
  output ap_reg_ioackin_m_V_AWREADY_reg_0;
  output [0:0]\neg_ti9_reg_1812_reg[15] ;
  output [0:0]\neg_mul1_reg_1767_reg[68] ;
  output [0:0]\bin_s1_reg[0] ;
  output [0:0]\bin_s1_reg[0]_0 ;
  output [1:0]\p_Val2_15_3_reg_2007_reg[0] ;
  output [0:0]\neg_mul3_reg_1832_reg[68] ;
  output [0:0]\neg_ti1_reg_1822_reg[15] ;
  output [1:0]\p_Val2_15_5_reg_2017_reg[0] ;
  output [0:0]\neg_mul4_reg_1762_reg[68] ;
  output [0:0]\neg_ti2_reg_1747_reg[14] ;
  output [1:0]\p_Val2_15_2_reg_1981_reg[0] ;
  output [1:0]\p_Val2_15_4_reg_1935_reg[0] ;
  output [0:0]\mul3_reg_1717_reg[0] ;
  output [1:0]\p_Val2_3_reg_1945_reg[0] ;
  output [0:0]\neg_mul2_reg_1737_reg[68] ;
  output [0:0]\neg_ti_reg_1976_reg[15] ;
  output [0:0]\mul1_reg_1727_reg[0] ;
  output ce5;
  output [0:0]carry_s1_reg_0;
  output [0:0]\neg_ti4_reg_1930_reg[33] ;
  output [0:0]\neg_mul_reg_1940_reg[100] ;
  output [29:0]m_axi_m_V_AWADDR;
  output [3:0]\m_axi_m_V_AWLEN[3] ;
  output \p_Val2_15_4_reg_1935_reg[14] ;
  output \p_Val2_3_reg_1945_reg[14] ;
  output \p_Val2_15_4_reg_1935_reg[3] ;
  output \p_Val2_15_4_reg_1935_reg[4] ;
  output \p_Val2_15_4_reg_1935_reg[5] ;
  output \p_Val2_15_4_reg_1935_reg[7] ;
  output \p_Val2_15_4_reg_1935_reg[9] ;
  output \p_Val2_15_4_reg_1935_reg[10] ;
  output \p_Val2_15_4_reg_1935_reg[11] ;
  output \p_Val2_15_4_reg_1935_reg[12] ;
  output \p_Val2_15_4_reg_1935_reg[13] ;
  output \p_Val2_15_4_reg_1935_reg[14]_0 ;
  output \p_Val2_3_reg_1945_reg[3] ;
  output \p_Val2_3_reg_1945_reg[4] ;
  output \p_Val2_3_reg_1945_reg[5] ;
  output \p_Val2_3_reg_1945_reg[7] ;
  output \p_Val2_3_reg_1945_reg[9] ;
  output \p_Val2_3_reg_1945_reg[10] ;
  output \p_Val2_3_reg_1945_reg[11] ;
  output \p_Val2_3_reg_1945_reg[12] ;
  output \p_Val2_3_reg_1945_reg[13] ;
  output \p_Val2_3_reg_1945_reg[14]_0 ;
  output \p_Val2_15_1_reg_1879_reg[3] ;
  output [1:0]\p_Val2_15_1_reg_1879_reg[0] ;
  output grp_fu_1415_ce;
  output [0:0]\bin_s1_reg[0]_1 ;
  output [0:0]\neg_ti3_reg_1889_reg[15] ;
  output [0:0]\neg_mul5_reg_1894_reg[68] ;
  output \tmp_61_reg_1568_reg[0] ;
  output [0:0]\bin_s1_reg[0]_2 ;
  output grp_fu_545_ce;
  output p_8_in;
  output [0:0]\throttl_cnt_reg[0] ;
  output \throttl_cnt_reg[0]_0 ;
  output [0:0]\throttl_cnt_reg[7] ;
  output [31:0]m_axi_m_V_WDATA;
  output [3:0]m_axi_m_V_WSTRB;
  input ap_clk;
  input [5:0]Q;
  input \int_regs_in_V_shift_reg[0]_0 ;
  input [0:0]\reg_231_reg[15] ;
  input tmp_9_reg_1459;
  input tmp_fu_353_p3;
  input tmp_1_reg_1492;
  input tmp_6_reg_1502;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter5_reg_1;
  input ap_enable_reg_pp0_iter4_reg;
  input ap_start;
  input ap_enable_reg_pp0_iter0_reg;
  input [15:0]\p_Val2_15_5_reg_2017_reg[15] ;
  input [15:0]\p_Val2_15_2_reg_1981_reg[15] ;
  input [15:0]\p_Val2_15_4_reg_1935_reg[15] ;
  input [15:0]\p_Val2_15_3_reg_2007_reg[15] ;
  input ap_reg_ioackin_m_V_WREADY_reg_0;
  input ap_enable_reg_pp0_iter3;
  input \ap_CS_fsm_reg[4] ;
  input [15:0]\p_Val2_15_1_reg_1879_reg[15] ;
  input [15:0]\p_Val2_3_reg_1945_reg[15] ;
  input ap_enable_reg_pp0_iter1_reg;
  input ap_reg_ioackin_m_V_WREADY_reg_1;
  input ap_reg_ioackin_m_V_AWREADY_reg_1;
  input ap_reg_pp0_iter2_tmp_95_reg_1617;
  input ap_reg_pp0_iter2_tmp_49_reg_1628;
  input tmp_27_3_reg_1986;
  input tmp_94_reg_1965;
  input ap_reg_pp0_iter2_tmp_72_reg_1664;
  input tmp_102_reg_2001;
  input tmp_27_5_reg_2012;
  input ap_reg_pp0_iter2_tmp_64_reg_1583;
  input tmp_27_2_reg_1950;
  input tmp_78_reg_1919;
  input tmp_27_4_reg_1899;
  input tmp_98_reg_1847;
  input tmp_26_reg_1904;
  input tmp_62_reg_1873;
  input ap_reg_pp0_iter2_tmp_99_reg_1686;
  input m_axi_m_V_WREADY;
  input ap_reg_pp0_iter2_tmp_80_reg_1675;
  input [9:0]tmp_35_fu_1159_p4;
  input [9:0]tmp_15_fu_1187_p4;
  input tmp_70_reg_1791;
  input tmp_27_1_reg_1827;
  input tmp_5_reg_1544;
  input tmp_42_fu_432_p3;
  input \throttl_cnt_reg[4] ;
  input m_axi_m_V_AWREADY;
  input \throttl_cnt_reg[7]_0 ;
  input \throttl_cnt_reg[1] ;
  input [0:0]\throttl_cnt_reg[0]_1 ;
  input m_axi_m_V_AWVALID;
  input m_axi_m_V_BVALID;

  wire AWVALID_Dummy;
  wire [5:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SR;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp0_stage1_110011;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4_reg;
  wire ap_enable_reg_pp0_iter5_reg;
  wire ap_enable_reg_pp0_iter5_reg_0;
  wire ap_enable_reg_pp0_iter5_reg_1;
  wire ap_ready;
  wire ap_reg_ioackin_m_V_AWREADY_reg;
  wire ap_reg_ioackin_m_V_AWREADY_reg_0;
  wire ap_reg_ioackin_m_V_AWREADY_reg_1;
  wire ap_reg_ioackin_m_V_WREADY_reg;
  wire ap_reg_ioackin_m_V_WREADY_reg_0;
  wire ap_reg_ioackin_m_V_WREADY_reg_1;
  wire ap_reg_pp0_iter2_tmp_49_reg_1628;
  wire ap_reg_pp0_iter2_tmp_64_reg_1583;
  wire ap_reg_pp0_iter2_tmp_72_reg_1664;
  wire ap_reg_pp0_iter2_tmp_80_reg_1675;
  wire ap_reg_pp0_iter2_tmp_95_reg_1617;
  wire ap_reg_pp0_iter2_tmp_99_reg_1686;
  wire ap_rst_n;
  wire ap_start;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [3:3]beat_len_buf;
  wire [0:0]\bin_s1_reg[0] ;
  wire [0:0]\bin_s1_reg[0]_0 ;
  wire [0:0]\bin_s1_reg[0]_1 ;
  wire [0:0]\bin_s1_reg[0]_2 ;
  wire buff_wdata_n_41;
  wire buff_wdata_n_44;
  wire buff_wdata_n_45;
  wire buff_wdata_n_46;
  wire buff_wdata_n_53;
  wire buff_wdata_n_54;
  wire buff_wdata_n_55;
  wire buff_wdata_n_56;
  wire buff_wdata_n_77;
  wire buff_wdata_n_79;
  wire buff_wdata_n_81;
  wire buff_wdata_n_84;
  wire buff_wdata_n_85;
  wire buff_wdata_n_86;
  wire buff_wdata_n_87;
  wire buff_wdata_n_88;
  wire buff_wdata_n_89;
  wire buff_wdata_n_90;
  wire buff_wdata_n_91;
  wire buff_wdata_n_92;
  wire buff_wdata_n_93;
  wire buff_wdata_n_94;
  wire buff_wdata_n_95;
  wire buff_wdata_n_96;
  wire buff_wdata_n_97;
  wire buff_wdata_n_98;
  wire buff_wdata_n_99;
  wire burst_valid;
  wire \bus_wide_gen.data_buf2_out ;
  wire \bus_wide_gen.data_buf5_out ;
  wire \bus_wide_gen.fifo_burst_n_1 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_30 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_45 ;
  wire \bus_wide_gen.fifo_burst_n_46 ;
  wire \bus_wide_gen.fifo_burst_n_47 ;
  wire \bus_wide_gen.fifo_burst_n_48 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_50 ;
  wire \bus_wide_gen.fifo_burst_n_51 ;
  wire \bus_wide_gen.fifo_burst_n_57 ;
  wire \bus_wide_gen.fifo_burst_n_58 ;
  wire \bus_wide_gen.fifo_burst_n_59 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_60 ;
  wire \bus_wide_gen.fifo_burst_n_61 ;
  wire \bus_wide_gen.fifo_burst_n_62 ;
  wire \bus_wide_gen.fifo_burst_n_63 ;
  wire \bus_wide_gen.fifo_burst_n_64 ;
  wire \bus_wide_gen.fifo_burst_n_65 ;
  wire \bus_wide_gen.fifo_burst_n_66 ;
  wire \bus_wide_gen.fifo_burst_n_67 ;
  wire \bus_wide_gen.fifo_burst_n_68 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg__0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire carry_s1_reg;
  wire [0:0]carry_s1_reg_0;
  wire ce5;
  wire \could_multi_bursts.awaddr_buf[3]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[6]_i_1_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg__0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [31:1]data1;
  wire data_valid;
  wire [31:4]end_addr;
  wire \end_addr_buf[15]_i_2_n_0 ;
  wire \end_addr_buf[15]_i_3_n_0 ;
  wire \end_addr_buf[15]_i_4_n_0 ;
  wire \end_addr_buf[15]_i_5_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[7]_i_2_n_0 ;
  wire \end_addr_buf[7]_i_3_n_0 ;
  wire \end_addr_buf_reg[11]_i_1_n_0 ;
  wire \end_addr_buf_reg[11]_i_1_n_1 ;
  wire \end_addr_buf_reg[11]_i_1_n_2 ;
  wire \end_addr_buf_reg[11]_i_1_n_3 ;
  wire \end_addr_buf_reg[15]_i_1_n_0 ;
  wire \end_addr_buf_reg[15]_i_1_n_1 ;
  wire \end_addr_buf_reg[15]_i_1_n_2 ;
  wire \end_addr_buf_reg[15]_i_1_n_3 ;
  wire \end_addr_buf_reg[19]_i_1_n_0 ;
  wire \end_addr_buf_reg[19]_i_1_n_1 ;
  wire \end_addr_buf_reg[19]_i_1_n_2 ;
  wire \end_addr_buf_reg[19]_i_1_n_3 ;
  wire \end_addr_buf_reg[23]_i_1_n_0 ;
  wire \end_addr_buf_reg[23]_i_1_n_1 ;
  wire \end_addr_buf_reg[23]_i_1_n_2 ;
  wire \end_addr_buf_reg[23]_i_1_n_3 ;
  wire \end_addr_buf_reg[27]_i_1_n_0 ;
  wire \end_addr_buf_reg[27]_i_1_n_1 ;
  wire \end_addr_buf_reg[27]_i_1_n_2 ;
  wire \end_addr_buf_reg[27]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_1 ;
  wire \end_addr_buf_reg[31]_i_1_n_2 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[7]_i_1_n_0 ;
  wire \end_addr_buf_reg[7]_i_1_n_1 ;
  wire \end_addr_buf_reg[7]_i_1_n_2 ;
  wire \end_addr_buf_reg[7]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_resp_ready;
  wire fifo_resp_to_user_n_10;
  wire fifo_resp_to_user_n_11;
  wire fifo_resp_to_user_n_12;
  wire fifo_resp_to_user_n_13;
  wire fifo_resp_to_user_n_14;
  wire fifo_resp_to_user_n_15;
  wire fifo_resp_to_user_n_16;
  wire fifo_resp_to_user_n_17;
  wire fifo_resp_to_user_n_19;
  wire fifo_resp_to_user_n_2;
  wire fifo_resp_to_user_n_3;
  wire fifo_resp_to_user_n_4;
  wire fifo_resp_to_user_n_5;
  wire fifo_resp_to_user_n_6;
  wire fifo_resp_to_user_n_7;
  wire fifo_resp_to_user_n_8;
  wire fifo_resp_to_user_n_9;
  wire [34:33]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_2;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire grp_fu_1415_ce;
  wire grp_fu_545_ce;
  wire \int_regs_in_V_shift_reg[0] ;
  wire \int_regs_in_V_shift_reg[0]_0 ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire m_V_BVALID;
  wire m_V_WVALID;
  wire [29:0]m_axi_m_V_AWADDR;
  wire [3:0]\m_axi_m_V_AWLEN[3] ;
  wire m_axi_m_V_AWREADY;
  wire m_axi_m_V_AWVALID;
  wire m_axi_m_V_BREADY;
  wire m_axi_m_V_BVALID;
  wire [31:0]m_axi_m_V_WDATA;
  wire m_axi_m_V_WLAST;
  wire m_axi_m_V_WREADY;
  wire [3:0]m_axi_m_V_WSTRB;
  wire m_axi_m_V_WVALID;
  wire mem_reg;
  wire [0:0]\mul1_reg_1727_reg[0] ;
  wire [0:0]\mul3_reg_1717_reg[0] ;
  wire [0:0]\neg_mul1_reg_1767_reg[68] ;
  wire [0:0]\neg_mul2_reg_1737_reg[68] ;
  wire [0:0]\neg_mul3_reg_1832_reg[68] ;
  wire [0:0]\neg_mul4_reg_1762_reg[68] ;
  wire [0:0]\neg_mul5_reg_1894_reg[68] ;
  wire [0:0]\neg_mul_reg_1940_reg[100] ;
  wire [0:0]\neg_ti1_reg_1822_reg[15] ;
  wire [0:0]\neg_ti2_reg_1747_reg[14] ;
  wire [0:0]\neg_ti3_reg_1889_reg[15] ;
  wire [0:0]\neg_ti4_reg_1930_reg[33] ;
  wire [0:0]\neg_ti9_reg_1812_reg[15] ;
  wire [0:0]\neg_ti_reg_1976_reg[15] ;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [5:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [18:18]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_47_in;
  wire p_51_in;
  wire p_8_in;
  wire [1:0]\p_Val2_15_1_reg_1879_reg[0] ;
  wire [15:0]\p_Val2_15_1_reg_1879_reg[15] ;
  wire \p_Val2_15_1_reg_1879_reg[3] ;
  wire [1:0]\p_Val2_15_2_reg_1981_reg[0] ;
  wire \p_Val2_15_2_reg_1981_reg[14] ;
  wire [15:0]\p_Val2_15_2_reg_1981_reg[15] ;
  wire [1:0]\p_Val2_15_3_reg_2007_reg[0] ;
  wire \p_Val2_15_3_reg_2007_reg[14] ;
  wire [15:0]\p_Val2_15_3_reg_2007_reg[15] ;
  wire [1:0]\p_Val2_15_4_reg_1935_reg[0] ;
  wire \p_Val2_15_4_reg_1935_reg[10] ;
  wire \p_Val2_15_4_reg_1935_reg[11] ;
  wire \p_Val2_15_4_reg_1935_reg[12] ;
  wire \p_Val2_15_4_reg_1935_reg[13] ;
  wire \p_Val2_15_4_reg_1935_reg[14] ;
  wire \p_Val2_15_4_reg_1935_reg[14]_0 ;
  wire [15:0]\p_Val2_15_4_reg_1935_reg[15] ;
  wire \p_Val2_15_4_reg_1935_reg[3] ;
  wire \p_Val2_15_4_reg_1935_reg[4] ;
  wire \p_Val2_15_4_reg_1935_reg[5] ;
  wire \p_Val2_15_4_reg_1935_reg[7] ;
  wire \p_Val2_15_4_reg_1935_reg[9] ;
  wire [1:0]\p_Val2_15_5_reg_2017_reg[0] ;
  wire [15:0]\p_Val2_15_5_reg_2017_reg[15] ;
  wire [1:0]\p_Val2_3_reg_1945_reg[0] ;
  wire \p_Val2_3_reg_1945_reg[10] ;
  wire \p_Val2_3_reg_1945_reg[11] ;
  wire \p_Val2_3_reg_1945_reg[12] ;
  wire \p_Val2_3_reg_1945_reg[13] ;
  wire \p_Val2_3_reg_1945_reg[14] ;
  wire \p_Val2_3_reg_1945_reg[14]_0 ;
  wire [15:0]\p_Val2_3_reg_1945_reg[15] ;
  wire \p_Val2_3_reg_1945_reg[3] ;
  wire \p_Val2_3_reg_1945_reg[4] ;
  wire \p_Val2_3_reg_1945_reg[5] ;
  wire \p_Val2_3_reg_1945_reg[7] ;
  wire \p_Val2_3_reg_1945_reg[9] ;
  wire \p_c_V_reg_1474_reg[1] ;
  wire pop0;
  wire pop0_0;
  wire push;
  wire push_1;
  wire \r_c_V_reg_1533_reg[17] ;
  wire \r_c_V_reg_1533_reg[1] ;
  wire [0:0]\reg_231_reg[15] ;
  wire regs_in_V_ce0;
  wire [0:0]\regs_in_V_load_3_reg_1512_reg[0] ;
  wire rs2f_wreq_ack;
  wire rs_wreq_n_2;
  wire rs_wreq_n_3;
  wire [31:12]sect_addr;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire [19:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[30] ;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire \throttl_cnt_reg[0]_0 ;
  wire [0:0]\throttl_cnt_reg[0]_1 ;
  wire \throttl_cnt_reg[1] ;
  wire \throttl_cnt_reg[4] ;
  wire [0:0]\throttl_cnt_reg[7] ;
  wire \throttl_cnt_reg[7]_0 ;
  wire tmp_102_reg_2001;
  wire [9:0]tmp_15_fu_1187_p4;
  wire tmp_1_reg_1492;
  wire tmp_26_reg_1904;
  wire tmp_27_1_reg_1827;
  wire tmp_27_2_reg_1950;
  wire tmp_27_3_reg_1986;
  wire tmp_27_4_reg_1899;
  wire tmp_27_5_reg_2012;
  wire [9:0]tmp_35_fu_1159_p4;
  wire tmp_42_fu_432_p3;
  wire tmp_5_reg_1544;
  wire \tmp_61_reg_1568_reg[0] ;
  wire tmp_62_reg_1873;
  wire tmp_6_reg_1502;
  wire tmp_70_reg_1791;
  wire tmp_78_reg_1919;
  wire tmp_94_reg_1965;
  wire tmp_98_reg_1847;
  wire tmp_9_reg_1459;
  wire tmp_fu_353_p3;
  wire [1:0]tmp_strb;
  wire [5:0]usedw_reg;
  wire wreq_handling_reg_n_0;
  wire \y_c_V_reg_1539_reg[1] ;
  wire [0:0]\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:0]\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_end_addr_buf_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({fifo_wreq_data,1'b0,1'b0}),
        .O({align_len0__0[3:1],\NLW_align_len0_inferred__1/i__carry_O_UNCONNECTED [0]}),
        .S({fifo_wreq_n_7,fifo_wreq_n_8,1'b1,1'b1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO(\NLW_align_len0_inferred__1/i__carry__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_align_len0_inferred__1/i__carry__0_O_UNCONNECTED [3:1],align_len0__0[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_2));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_2));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[31] ),
        .Q(beat_len_buf),
        .R(SR));
  pwm_mixer_0_1_mixer_m_V_m_axi_buffer buff_wdata
       (.D({fifo_resp_to_user_n_2,fifo_resp_to_user_n_3,fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17}),
        .DI(buff_wdata_n_81),
        .E(E),
        .Q(Q),
        .S({buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46}),
        .WEA(m_V_WVALID),
        .\ap_CS_fsm_reg[2] (ap_reg_ioackin_m_V_AWREADY_reg_0),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4] ),
        .\ap_CS_fsm_reg[5] ({D[5:2],D[0]}),
        .ap_block_pp0_stage1_110011(ap_block_pp0_stage1_110011),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter3_reg(fifo_resp_to_user_n_19),
        .ap_enable_reg_pp0_iter3_reg_0(rs_wreq_n_3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .ap_enable_reg_pp0_iter4_reg_0(rs_wreq_n_2),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg),
        .ap_enable_reg_pp0_iter5_reg_0(ap_enable_reg_pp0_iter5_reg_0),
        .ap_enable_reg_pp0_iter5_reg_1(ap_enable_reg_pp0_iter5_reg_1),
        .ap_ready(ap_ready),
        .ap_reg_ioackin_m_V_WREADY_reg(ap_reg_ioackin_m_V_WREADY_reg),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_ioackin_m_V_WREADY_reg_1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .ap_reg_pp0_iter2_tmp_49_reg_1628(ap_reg_pp0_iter2_tmp_49_reg_1628),
        .ap_reg_pp0_iter2_tmp_64_reg_1583(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .ap_reg_pp0_iter2_tmp_72_reg_1664(ap_reg_pp0_iter2_tmp_72_reg_1664),
        .ap_reg_pp0_iter2_tmp_80_reg_1675(ap_reg_pp0_iter2_tmp_80_reg_1675),
        .ap_reg_pp0_iter2_tmp_95_reg_1617(ap_reg_pp0_iter2_tmp_95_reg_1617),
        .ap_reg_pp0_iter2_tmp_99_reg_1686(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bin_s1_reg[0] (\bin_s1_reg[0] ),
        .\bin_s1_reg[0]_0 (\bin_s1_reg[0]_0 ),
        .\bin_s1_reg[0]_1 (\bin_s1_reg[0]_1 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_m_V_WVALID),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[1] (\bus_wide_gen.fifo_burst_n_5 ),
        .\bus_wide_gen.len_cnt_reg[7] (buff_wdata_n_41),
        .\bus_wide_gen.len_cnt_reg[7]_0 (\bus_wide_gen.fifo_burst_n_4 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.strb_buf_reg[1] ({tmp_strb,buff_wdata_n_84,buff_wdata_n_85,buff_wdata_n_86,buff_wdata_n_87,buff_wdata_n_88,buff_wdata_n_89,buff_wdata_n_90,buff_wdata_n_91,buff_wdata_n_92,buff_wdata_n_93,buff_wdata_n_94,buff_wdata_n_95,buff_wdata_n_96,buff_wdata_n_97,buff_wdata_n_98,buff_wdata_n_99}),
        .carry_s1_reg(carry_s1_reg),
        .ce5(ce5),
        .data_valid(data_valid),
        .empty_n_reg_0(buff_wdata_n_79),
        .grp_fu_1415_ce(grp_fu_1415_ce),
        .grp_fu_545_ce(grp_fu_545_ce),
        .\int_regs_in_V_shift_reg[0] (\int_regs_in_V_shift_reg[0] ),
        .\int_regs_in_V_shift_reg[0]_0 (\int_regs_in_V_shift_reg[0]_0 ),
        .m_V_BVALID(m_V_BVALID),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .mem_reg_0(mem_reg),
        .\neg_mul1_reg_1767_reg[68] (\neg_mul1_reg_1767_reg[68] ),
        .\neg_mul3_reg_1832_reg[68] (\neg_mul3_reg_1832_reg[68] ),
        .\neg_mul4_reg_1762_reg[68] (\neg_mul4_reg_1762_reg[68] ),
        .\neg_mul5_reg_1894_reg[68] (\neg_mul5_reg_1894_reg[68] ),
        .\neg_mul_reg_1940_reg[100] (\neg_mul_reg_1940_reg[100] ),
        .\neg_ti1_reg_1822_reg[15] (\neg_ti1_reg_1822_reg[15] ),
        .\neg_ti2_reg_1747_reg[14] (\neg_ti2_reg_1747_reg[14] ),
        .\neg_ti3_reg_1889_reg[15] (\neg_ti3_reg_1889_reg[15] ),
        .\neg_ti4_reg_1930_reg[33] (\neg_ti4_reg_1930_reg[33] ),
        .\neg_ti9_reg_1812_reg[15] (\neg_ti9_reg_1812_reg[15] ),
        .p_8_in(p_8_in),
        .\p_Val2_15_1_reg_1879_reg[0] (\p_Val2_15_1_reg_1879_reg[0] ),
        .\p_Val2_15_1_reg_1879_reg[3] (\p_Val2_15_1_reg_1879_reg[3] ),
        .\p_Val2_15_2_reg_1981_reg[0] (\p_Val2_15_2_reg_1981_reg[0] ),
        .\p_Val2_15_2_reg_1981_reg[14] (\p_Val2_15_2_reg_1981_reg[14] ),
        .\p_Val2_15_3_reg_2007_reg[0] (\p_Val2_15_3_reg_2007_reg[0] ),
        .\p_Val2_15_3_reg_2007_reg[14] (\p_Val2_15_3_reg_2007_reg[14] ),
        .\p_Val2_15_4_reg_1935_reg[0] (\p_Val2_15_4_reg_1935_reg[0] ),
        .\p_Val2_15_4_reg_1935_reg[10] (\p_Val2_15_4_reg_1935_reg[10] ),
        .\p_Val2_15_4_reg_1935_reg[11] (\p_Val2_15_4_reg_1935_reg[11] ),
        .\p_Val2_15_4_reg_1935_reg[12] (\p_Val2_15_4_reg_1935_reg[12] ),
        .\p_Val2_15_4_reg_1935_reg[13] (\p_Val2_15_4_reg_1935_reg[13] ),
        .\p_Val2_15_4_reg_1935_reg[14] (\p_Val2_15_4_reg_1935_reg[14] ),
        .\p_Val2_15_4_reg_1935_reg[14]_0 (\p_Val2_15_4_reg_1935_reg[14]_0 ),
        .\p_Val2_15_4_reg_1935_reg[3] (\p_Val2_15_4_reg_1935_reg[3] ),
        .\p_Val2_15_4_reg_1935_reg[4] (\p_Val2_15_4_reg_1935_reg[4] ),
        .\p_Val2_15_4_reg_1935_reg[5] (\p_Val2_15_4_reg_1935_reg[5] ),
        .\p_Val2_15_4_reg_1935_reg[7] (\p_Val2_15_4_reg_1935_reg[7] ),
        .\p_Val2_15_4_reg_1935_reg[9] (\p_Val2_15_4_reg_1935_reg[9] ),
        .\p_Val2_15_5_reg_2017_reg[0] (\p_Val2_15_5_reg_2017_reg[0] ),
        .\p_c_V_reg_1474_reg[1] (\p_c_V_reg_1474_reg[1] ),
        .pop0(pop0),
        .\q_tmp_reg[0]_0 (SR),
        .\q_tmp_reg[0]_1 (buff_wdata_n_77),
        .\r_c_V_reg_1533_reg[17] (\r_c_V_reg_1533_reg[17] ),
        .\r_c_V_reg_1533_reg[1] (\r_c_V_reg_1533_reg[1] ),
        .\reg_231_reg[15] (\reg_231_reg[15] ),
        .regs_in_V_ce0(regs_in_V_ce0),
        .\regs_in_V_load_3_reg_1512_reg[0] (\regs_in_V_load_3_reg_1512_reg[0] ),
        .tmp_102_reg_2001(tmp_102_reg_2001),
        .tmp_1_reg_1492(tmp_1_reg_1492),
        .tmp_27_1_reg_1827(tmp_27_1_reg_1827),
        .tmp_27_2_reg_1950(tmp_27_2_reg_1950),
        .tmp_27_3_reg_1986(tmp_27_3_reg_1986),
        .tmp_27_4_reg_1899(tmp_27_4_reg_1899),
        .tmp_27_5_reg_2012(tmp_27_5_reg_2012),
        .tmp_35_fu_1159_p4(tmp_35_fu_1159_p4),
        .tmp_42_fu_432_p3(tmp_42_fu_432_p3),
        .tmp_5_reg_1544(tmp_5_reg_1544),
        .\tmp_61_reg_1568_reg[0] (\tmp_61_reg_1568_reg[0] ),
        .tmp_6_reg_1502(tmp_6_reg_1502),
        .tmp_70_reg_1791(tmp_70_reg_1791),
        .tmp_78_reg_1919(tmp_78_reg_1919),
        .tmp_94_reg_1965(tmp_94_reg_1965),
        .tmp_98_reg_1847(tmp_98_reg_1847),
        .tmp_9_reg_1459(tmp_9_reg_1459),
        .tmp_fu_353_p3(tmp_fu_353_p3),
        .\usedw_reg[4]_0 ({buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56}),
        .\usedw_reg[5]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .\usedw_reg[7]_0 (usedw_reg),
        .\y_c_V_reg_1539_reg[1] (\y_c_V_reg_1539_reg[1] ));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_60 ),
        .Q(m_axi_m_V_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(m_axi_m_V_WVALID),
        .R(SR));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_99),
        .Q(m_axi_m_V_WDATA[0]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_89),
        .Q(m_axi_m_V_WDATA[10]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_88),
        .Q(m_axi_m_V_WDATA[11]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_87),
        .Q(m_axi_m_V_WDATA[12]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_86),
        .Q(m_axi_m_V_WDATA[13]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_85),
        .Q(m_axi_m_V_WDATA[14]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_84),
        .Q(m_axi_m_V_WDATA[15]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_99),
        .Q(m_axi_m_V_WDATA[16]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_98),
        .Q(m_axi_m_V_WDATA[17]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_97),
        .Q(m_axi_m_V_WDATA[18]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_96),
        .Q(m_axi_m_V_WDATA[19]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_98),
        .Q(m_axi_m_V_WDATA[1]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_95),
        .Q(m_axi_m_V_WDATA[20]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_94),
        .Q(m_axi_m_V_WDATA[21]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_93),
        .Q(m_axi_m_V_WDATA[22]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_92),
        .Q(m_axi_m_V_WDATA[23]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_91),
        .Q(m_axi_m_V_WDATA[24]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_90),
        .Q(m_axi_m_V_WDATA[25]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_89),
        .Q(m_axi_m_V_WDATA[26]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_88),
        .Q(m_axi_m_V_WDATA[27]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_87),
        .Q(m_axi_m_V_WDATA[28]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_86),
        .Q(m_axi_m_V_WDATA[29]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_97),
        .Q(m_axi_m_V_WDATA[2]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_85),
        .Q(m_axi_m_V_WDATA[30]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_1 ),
        .D(buff_wdata_n_84),
        .Q(m_axi_m_V_WDATA[31]),
        .R(\bus_wide_gen.data_buf2_out ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_96),
        .Q(m_axi_m_V_WDATA[3]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_95),
        .Q(m_axi_m_V_WDATA[4]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_94),
        .Q(m_axi_m_V_WDATA[5]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_93),
        .Q(m_axi_m_V_WDATA[6]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_92),
        .Q(m_axi_m_V_WDATA[7]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_91),
        .Q(m_axi_m_V_WDATA[8]),
        .R(\bus_wide_gen.data_buf5_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_2 ),
        .D(buff_wdata_n_90),
        .Q(m_axi_m_V_WDATA[9]),
        .R(\bus_wide_gen.data_buf5_out ));
  pwm_mixer_0_1_mixer_m_V_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(first_sect),
        .D({\bus_wide_gen.fifo_burst_n_28 ,\bus_wide_gen.fifo_burst_n_29 ,\bus_wide_gen.fifo_burst_n_30 ,\bus_wide_gen.fifo_burst_n_31 ,\bus_wide_gen.fifo_burst_n_32 ,\bus_wide_gen.fifo_burst_n_33 ,\bus_wide_gen.fifo_burst_n_34 ,\bus_wide_gen.fifo_burst_n_35 ,\bus_wide_gen.fifo_burst_n_36 ,\bus_wide_gen.fifo_burst_n_37 ,\bus_wide_gen.fifo_burst_n_38 ,\bus_wide_gen.fifo_burst_n_39 ,\bus_wide_gen.fifo_burst_n_40 ,\bus_wide_gen.fifo_burst_n_41 ,\bus_wide_gen.fifo_burst_n_42 ,\bus_wide_gen.fifo_burst_n_43 ,\bus_wide_gen.fifo_burst_n_44 ,\bus_wide_gen.fifo_burst_n_45 ,\bus_wide_gen.fifo_burst_n_46 ,\bus_wide_gen.fifo_burst_n_47 }),
        .E(\bus_wide_gen.fifo_burst_n_1 ),
        .O(data1[1]),
        .Q({\end_addr_buf_reg_n_0_[11] ,\end_addr_buf_reg_n_0_[10] ,\end_addr_buf_reg_n_0_[9] ,\end_addr_buf_reg_n_0_[8] ,\end_addr_buf_reg_n_0_[7] ,\end_addr_buf_reg_n_0_[6] ,\end_addr_buf_reg_n_0_[5] ,\end_addr_buf_reg_n_0_[4] ,\end_addr_buf_reg_n_0_[1] }),
        .SR(SR),
        .\align_len_reg[31] (\bus_wide_gen.fifo_burst_n_50 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_len_buf(beat_len_buf),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WLAST_Dummy_reg (\bus_wide_gen.fifo_burst_n_60 ),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_9 ),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (m_axi_m_V_WVALID),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.data_buf5_out ),
        .\bus_wide_gen.data_buf_reg[15] (\bus_wide_gen.fifo_burst_n_2 ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf2_out ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_8 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.fifo_burst_n_3 ),
        .\bus_wide_gen.len_cnt_reg[7]_0 (p_51_in),
        .\bus_wide_gen.len_cnt_reg[7]_1 (\bus_wide_gen.len_cnt_reg__0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.fifo_burst_n_63 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_1 (buff_wdata_n_41),
        .\bus_wide_gen.strb_buf_reg[0] (\bus_wide_gen.fifo_burst_n_65 ),
        .\bus_wide_gen.strb_buf_reg[1] (\bus_wide_gen.fifo_burst_n_64 ),
        .\bus_wide_gen.strb_buf_reg[2] (\bus_wide_gen.fifo_burst_n_67 ),
        .\bus_wide_gen.strb_buf_reg[3] (\bus_wide_gen.fifo_burst_n_66 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (\bus_wide_gen.fifo_burst_n_51 ),
        .\could_multi_bursts.awaddr_buf_reg[31] (\bus_wide_gen.fifo_burst_n_57 ),
        .\could_multi_bursts.awlen_buf_reg[3] (\bus_wide_gen.fifo_burst_n_20 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_21 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\bus_wide_gen.fifo_burst_n_6 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg__0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_27 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .data_valid(data_valid),
        .\dout_buf_reg[17] (tmp_strb),
        .dout_valid_reg(buff_wdata_n_79),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_4 ),
        .empty_n_reg_1(\bus_wide_gen.fifo_burst_n_5 ),
        .\end_addr_buf_reg[2] (\end_addr_buf_reg_n_0_[2] ),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[3] (\end_addr_buf_reg_n_0_[3] ),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .in(awlen_tmp),
        .invalid_len_event_reg1(invalid_len_event_reg1),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .invalid_len_event_reg2_reg(\bus_wide_gen.fifo_burst_n_59 ),
        .m_axi_m_V_AWREADY(m_axi_m_V_AWREADY),
        .m_axi_m_V_WLAST(m_axi_m_V_WLAST),
        .m_axi_m_V_WREADY(m_axi_m_V_WREADY),
        .m_axi_m_V_WSTRB(m_axi_m_V_WSTRB),
        .next_wreq(next_wreq),
        .p_0_in_0(p_0_in_0),
        .p_47_in(p_47_in),
        .\q_reg[34] (pop0_0),
        .\sect_addr_buf_reg[5] (\bus_wide_gen.fifo_burst_n_7 ),
        .\sect_addr_buf_reg[5]_0 (\bus_wide_gen.fifo_burst_n_62 ),
        .\sect_addr_buf_reg[5]_1 (\sect_addr_buf_reg_n_0_[5] ),
        .sect_cnt0(sect_cnt0),
        .\sect_cnt_reg[0] (\sect_cnt_reg_n_0_[0] ),
        .\sect_end_buf_reg[1] (\bus_wide_gen.fifo_burst_n_68 ),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[0] (\bus_wide_gen.fifo_burst_n_10 ),
        .\sect_len_buf_reg[1] (\bus_wide_gen.fifo_burst_n_11 ),
        .\sect_len_buf_reg[2] (\bus_wide_gen.fifo_burst_n_12 ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_13 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_48 ),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_14 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_15 ),
        .\sect_len_buf_reg[6] (\bus_wide_gen.fifo_burst_n_16 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_17 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_18 ),
        .\sect_len_buf_reg[9] (\bus_wide_gen.fifo_burst_n_19 ),
        .\sect_len_buf_reg[9]_0 ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\start_addr_reg[30] (\bus_wide_gen.fifo_burst_n_61 ),
        .\start_addr_reg[30]_0 (\start_addr_reg_n_0_[30] ),
        .\throttl_cnt_reg[1] (\throttl_cnt_reg[1] ),
        .\throttl_cnt_reg[4] (\throttl_cnt_reg[4] ),
        .\throttl_cnt_reg[7] (\throttl_cnt_reg[7]_0 ),
        .wreq_handling_reg(\bus_wide_gen.fifo_burst_n_58 ),
        .wreq_handling_reg_0(wreq_handling_reg_n_0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [4]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [3]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [6]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [7]),
        .I1(\bus_wide_gen.len_cnt[7]_i_4_n_0 ),
        .I2(\bus_wide_gen.len_cnt_reg__0 [6]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.len_cnt_reg__0 [5]),
        .I1(\bus_wide_gen.len_cnt_reg__0 [3]),
        .I2(\bus_wide_gen.len_cnt_reg__0 [0]),
        .I3(\bus_wide_gen.len_cnt_reg__0 [1]),
        .I4(\bus_wide_gen.len_cnt_reg__0 [2]),
        .I5(\bus_wide_gen.len_cnt_reg__0 [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [6]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_51_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg__0 [7]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_63 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_65 ),
        .Q(m_axi_m_V_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_64 ),
        .Q(m_axi_m_V_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_67 ),
        .Q(m_axi_m_V_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_66 ),
        .Q(m_axi_m_V_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_51 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(data1[10]),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .O(awaddr_tmp[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(data1[11]),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .O(awaddr_tmp[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(data1[2]),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .O(awaddr_tmp[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(data1[3]),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .O(\could_multi_bursts.awaddr_buf[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h956A)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_m_V_AWADDR[2]),
        .I1(\m_axi_m_V_AWLEN[3] [0]),
        .I2(\m_axi_m_V_AWLEN[3] [1]),
        .I3(\m_axi_m_V_AWLEN[3] [2]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_m_V_AWADDR[1]),
        .I1(\m_axi_m_V_AWLEN[3] [1]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_m_V_AWADDR[0]),
        .I1(\m_axi_m_V_AWLEN[3] [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(data1[6]),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .O(\could_multi_bursts.awaddr_buf[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(data1[7]),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .O(awaddr_tmp[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(data1[8]),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_m_V_AWADDR[4]),
        .I1(\m_axi_m_V_AWLEN[3] [1]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .I3(\m_axi_m_V_AWLEN[3] [2]),
        .I4(\m_axi_m_V_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_m_V_AWADDR[3]),
        .I1(\m_axi_m_V_AWLEN[3] [1]),
        .I2(\m_axi_m_V_AWLEN[3] [0]),
        .I3(\m_axi_m_V_AWLEN[3] [2]),
        .I4(\m_axi_m_V_AWLEN[3] [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(data1[9]),
        .I1(\bus_wide_gen.fifo_burst_n_57 ),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_m_V_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_m_V_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_m_V_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_m_V_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_m_V_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_m_V_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_m_V_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_m_V_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_m_V_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_m_V_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_m_V_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_m_V_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_m_V_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_m_V_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_m_V_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_m_V_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_m_V_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_m_V_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_m_V_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_m_V_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_m_V_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_m_V_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_m_V_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_m_V_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_m_V_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_m_V_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_m_V_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_m_V_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_m_V_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_2 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_m_V_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[3]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_m_V_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_m_V_AWADDR[2:0],1'b0}),
        .O(data1[4:1]),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_m_V_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(\could_multi_bursts.awaddr_buf[6]_i_1_n_0 ),
        .Q(m_axi_m_V_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_m_V_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_m_V_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_m_V_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_m_V_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_m_V_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\m_axi_m_V_AWLEN[3] [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\m_axi_m_V_AWLEN[3] [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\m_axi_m_V_AWLEN[3] [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\m_axi_m_V_AWLEN[3] [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(last_sect),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .I1(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .I2(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .I3(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .I4(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .I5(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [0]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [1]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [2]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [3]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [4]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg__0 [5]),
        .R(\bus_wide_gen.fifo_burst_n_6 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_4 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_5 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[4]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(end_addr[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_2 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[7]_i_3_n_0 ));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[11]_i_1 
       (.CI(\end_addr_buf_reg[7]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[11]_i_1_n_0 ,\end_addr_buf_reg[11]_i_1_n_1 ,\end_addr_buf_reg[11]_i_1_n_2 ,\end_addr_buf_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[11:8]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[15]_i_1 
       (.CI(\end_addr_buf_reg[11]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[15]_i_1_n_0 ,\end_addr_buf_reg[15]_i_1_n_1 ,\end_addr_buf_reg[15]_i_1_n_2 ,\end_addr_buf_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[30] }),
        .O(end_addr[15:12]),
        .S({\end_addr_buf[15]_i_2_n_0 ,\end_addr_buf[15]_i_3_n_0 ,\end_addr_buf[15]_i_4_n_0 ,\end_addr_buf[15]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[19]_i_1 
       (.CI(\end_addr_buf_reg[15]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[19]_i_1_n_0 ,\end_addr_buf_reg[19]_i_1_n_1 ,\end_addr_buf_reg[19]_i_1_n_2 ,\end_addr_buf_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[19:16]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[1] ),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[23]_i_1 
       (.CI(\end_addr_buf_reg[19]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[23]_i_1_n_0 ,\end_addr_buf_reg[23]_i_1_n_1 ,\end_addr_buf_reg[23]_i_1_n_2 ,\end_addr_buf_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[23:20]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[27]_i_1 
       (.CI(\end_addr_buf_reg[23]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[27]_i_1_n_0 ,\end_addr_buf_reg[27]_i_1_n_1 ,\end_addr_buf_reg[27]_i_1_n_2 ,\end_addr_buf_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[27:24]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[2] ),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[27]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[31]_i_1_CO_UNCONNECTED [3],\end_addr_buf_reg[31]_i_1_n_1 ,\end_addr_buf_reg[31]_i_1_n_2 ,\end_addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_0_[30] ,1'b0,1'b0}),
        .O(end_addr[31:28]),
        .S({\align_len_reg_n_0_[31] ,\end_addr_buf[31]_i_2_n_0 ,\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\align_len_reg_n_0_[3] ),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[7]_i_1_n_0 ,\end_addr_buf_reg[7]_i_1_n_1 ,\end_addr_buf_reg[7]_i_1_n_2 ,\end_addr_buf_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[30] }),
        .O({end_addr[7:5],\NLW_end_addr_buf_reg[7]_i_1_O_UNCONNECTED [0]}),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[31] ,\end_addr_buf[7]_i_2_n_0 ,\end_addr_buf[7]_i_3_n_0 }));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  pwm_mixer_0_1_mixer_m_V_m_axi_fifo__parameterized1 fifo_resp
       (.SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.last_sect_buf_reg (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_resp_ready(fifo_resp_ready),
        .full_n_reg_0(m_axi_m_V_BREADY),
        .in(invalid_len_event_reg2),
        .m_axi_m_V_BVALID(m_axi_m_V_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .push(push),
        .\sect_len_buf_reg[4] (\bus_wide_gen.fifo_burst_n_21 ),
        .\sect_len_buf_reg[7] (\bus_wide_gen.fifo_burst_n_20 ));
  pwm_mixer_0_1_mixer_m_V_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D({fifo_resp_to_user_n_2,fifo_resp_to_user_n_3,fifo_resp_to_user_n_4,fifo_resp_to_user_n_5,fifo_resp_to_user_n_6,fifo_resp_to_user_n_7,fifo_resp_to_user_n_8,fifo_resp_to_user_n_9,fifo_resp_to_user_n_10,fifo_resp_to_user_n_11,fifo_resp_to_user_n_12,fifo_resp_to_user_n_13,fifo_resp_to_user_n_14,fifo_resp_to_user_n_15,fifo_resp_to_user_n_16,fifo_resp_to_user_n_17}),
        .Q(Q),
        .WEA(m_V_WVALID),
        .\ap_CS_fsm_reg[1] (D[1]),
        .ap_block_pp0_stage1_110011(ap_block_pp0_stage1_110011),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(buff_wdata_n_77),
        .ap_enable_reg_pp0_iter4_reg_0(ap_enable_reg_pp0_iter4_reg),
        .ap_enable_reg_pp0_iter5_reg(ap_enable_reg_pp0_iter5_reg_1),
        .ap_reg_ioackin_m_V_WREADY_reg(fifo_resp_to_user_n_19),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_ioackin_m_V_WREADY_reg_1(ap_reg_ioackin_m_V_WREADY_reg_1),
        .ap_reg_ioackin_m_V_WREADY_reg_2(ap_enable_reg_pp0_iter5_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .full_n_reg_0(mem_reg),
        .m_V_BVALID(m_V_BVALID),
        .m_axi_m_V_BREADY(m_axi_m_V_BREADY),
        .\mul3_reg_1717_reg[0] (\mul3_reg_1717_reg[0] ),
        .\p_Val2_15_1_reg_1879_reg[15] (\p_Val2_15_1_reg_1879_reg[15] ),
        .\p_Val2_15_2_reg_1981_reg[15] (\p_Val2_15_2_reg_1981_reg[15] ),
        .\p_Val2_15_3_reg_2007_reg[15] (\p_Val2_15_3_reg_2007_reg[15] ),
        .\p_Val2_15_4_reg_1935_reg[15] (\p_Val2_15_4_reg_1935_reg[15] ),
        .\p_Val2_15_5_reg_2017_reg[15] (\p_Val2_15_5_reg_2017_reg[15] ),
        .\p_Val2_3_reg_1945_reg[15] (\p_Val2_3_reg_1945_reg[15] ),
        .pop0(pop0),
        .push(push));
  pwm_mixer_0_1_mixer_m_V_m_axi_fifo__parameterized0 fifo_wreq
       (.E(align_len0),
        .Q(fifo_wreq_data),
        .S({fifo_wreq_n_7,fifo_wreq_n_8}),
        .SR(fifo_wreq_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\could_multi_bursts.last_sect_buf_reg ({fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}),
        .\could_multi_bursts.last_sect_buf_reg_0 ({fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15}),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_50 ),
        .\could_multi_bursts.sect_handling_reg_0 (\bus_wide_gen.fifo_burst_n_7 ),
        .\end_addr_buf_reg[31] (last_sect),
        .\end_addr_buf_reg[31]_0 (p_0_in0_in),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .invalid_len_event_reg(fifo_wreq_n_5),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .\sect_cnt_reg[0] (fifo_wreq_n_16),
        .\sect_cnt_reg[19] ({\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] ,\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] ,\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] ,\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] ,\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] ,\sect_cnt_reg_n_0_[0] }),
        .wreq_handling_reg(wreq_handling_reg_n_0),
        .wreq_handling_reg_0(pop0_0));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0}));
  LUT3 #(
    .INIT(8'h41)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(first_sect_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(\sect_cnt_reg_n_0_[16] ),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(first_sect_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(\sect_cnt_reg_n_0_[13] ),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(first_sect_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(\sect_cnt_reg_n_0_[10] ),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(first_sect_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(\sect_cnt_reg_n_0_[7] ),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(first_sect_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h1001)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(\sect_cnt_reg_n_0_[4] ),
        .I2(p_0_in_0),
        .I3(\sect_cnt_reg_n_0_[3] ),
        .O(first_sect_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h8001)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(\sect_cnt_reg_n_0_[2] ),
        .I2(p_0_in_0),
        .I3(\sect_cnt_reg_n_0_[0] ),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_5),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_59 ),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15}));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],buff_wdata_n_81}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_53,buff_wdata_n_54,buff_wdata_n_55,buff_wdata_n_56}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_44,buff_wdata_n_45,buff_wdata_n_46}));
  pwm_mixer_0_1_mixer_m_V_m_axi_reg_slice rs_wreq
       (.Q(Q[3:2]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4_reg(ap_enable_reg_pp0_iter4_reg),
        .ap_reg_ioackin_m_V_AWREADY_reg(ap_reg_ioackin_m_V_AWREADY_reg),
        .ap_reg_ioackin_m_V_AWREADY_reg_0(ap_reg_ioackin_m_V_AWREADY_reg_0),
        .ap_reg_ioackin_m_V_AWREADY_reg_1(ap_reg_ioackin_m_V_AWREADY_reg_1),
        .ap_reg_ioackin_m_V_WREADY_reg(rs_wreq_n_2),
        .ap_reg_ioackin_m_V_WREADY_reg_0(ap_reg_ioackin_m_V_WREADY_reg_0),
        .ap_reg_ioackin_m_V_WREADY_reg_1(ap_enable_reg_pp0_iter5_reg_0),
        .ap_reg_pp0_iter2_tmp_64_reg_1583(ap_reg_pp0_iter2_tmp_64_reg_1583),
        .ap_reg_pp0_iter2_tmp_99_reg_1686(ap_reg_pp0_iter2_tmp_99_reg_1686),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(SR),
        .\bin_s1_reg[0] (rs_wreq_n_3),
        .\bin_s1_reg[0]_0 (\bin_s1_reg[0]_2 ),
        .carry_s1_reg(carry_s1_reg_0),
        .full_n_reg(mem_reg),
        .\mul1_reg_1727_reg[0] (\mul1_reg_1727_reg[0] ),
        .\neg_mul2_reg_1737_reg[68] (\neg_mul2_reg_1737_reg[68] ),
        .\neg_ti_reg_1976_reg[15] (\neg_ti_reg_1976_reg[15] ),
        .\p_Val2_3_reg_1945_reg[0] (\p_Val2_3_reg_1945_reg[0] ),
        .\p_Val2_3_reg_1945_reg[10] (\p_Val2_3_reg_1945_reg[10] ),
        .\p_Val2_3_reg_1945_reg[11] (\p_Val2_3_reg_1945_reg[11] ),
        .\p_Val2_3_reg_1945_reg[12] (\p_Val2_3_reg_1945_reg[12] ),
        .\p_Val2_3_reg_1945_reg[13] (\p_Val2_3_reg_1945_reg[13] ),
        .\p_Val2_3_reg_1945_reg[14] (\p_Val2_3_reg_1945_reg[14] ),
        .\p_Val2_3_reg_1945_reg[14]_0 (\p_Val2_3_reg_1945_reg[14]_0 ),
        .\p_Val2_3_reg_1945_reg[3] (\p_Val2_3_reg_1945_reg[3] ),
        .\p_Val2_3_reg_1945_reg[4] (\p_Val2_3_reg_1945_reg[4] ),
        .\p_Val2_3_reg_1945_reg[5] (\p_Val2_3_reg_1945_reg[5] ),
        .\p_Val2_3_reg_1945_reg[7] (\p_Val2_3_reg_1945_reg[7] ),
        .\p_Val2_3_reg_1945_reg[9] (\p_Val2_3_reg_1945_reg[9] ),
        .push(push_1),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .tmp_15_fu_1187_p4(tmp_15_fu_1187_p4),
        .tmp_26_reg_1904(tmp_26_reg_1904),
        .tmp_62_reg_1873(tmp_62_reg_1873));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(first_sect),
        .O(sect_addr[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\sect_cnt_reg_n_0_[5] ),
        .I1(first_sect),
        .O(sect_addr[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\sect_cnt_reg_n_0_[6] ),
        .I1(first_sect),
        .O(sect_addr[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(first_sect),
        .O(sect_addr[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\sect_cnt_reg_n_0_[8] ),
        .I1(first_sect),
        .O(sect_addr[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\sect_cnt_reg_n_0_[9] ),
        .I1(first_sect),
        .O(sect_addr[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(first_sect),
        .O(sect_addr[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\sect_cnt_reg_n_0_[11] ),
        .I1(first_sect),
        .O(sect_addr[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\sect_cnt_reg_n_0_[12] ),
        .I1(first_sect),
        .O(sect_addr[24]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(first_sect),
        .O(sect_addr[25]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\sect_cnt_reg_n_0_[14] ),
        .I1(first_sect),
        .O(sect_addr[26]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\sect_cnt_reg_n_0_[15] ),
        .I1(first_sect),
        .O(sect_addr[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(first_sect),
        .O(sect_addr[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\sect_cnt_reg_n_0_[17] ),
        .I1(first_sect),
        .O(sect_addr[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \sect_addr_buf[31]_i_2 
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(first_sect),
        .O(sect_addr[31]));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_47_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_62 ),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_47 ),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_32 ),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_30 ),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_46 ),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_45 ),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_41 ),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_16),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_68 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_48 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_61 ),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\m_axi_m_V_AWLEN[3] [0]),
        .I1(\throttl_cnt_reg[0]_0 ),
        .I2(\throttl_cnt_reg[0]_1 ),
        .O(\throttl_cnt_reg[0] ));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \throttl_cnt[7]_i_1 
       (.I0(\throttl_cnt_reg[0]_0 ),
        .I1(m_axi_m_V_WREADY),
        .I2(m_axi_m_V_WVALID),
        .I3(\throttl_cnt_reg[4] ),
        .O(\throttl_cnt_reg[7] ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \throttl_cnt[7]_i_3 
       (.I0(m_axi_m_V_AWVALID),
        .I1(\m_axi_m_V_AWLEN[3] [3]),
        .I2(\m_axi_m_V_AWLEN[3] [2]),
        .I3(\m_axi_m_V_AWLEN[3] [1]),
        .I4(\m_axi_m_V_AWLEN[3] [0]),
        .I5(m_axi_m_V_AWREADY),
        .O(\throttl_cnt_reg[0]_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_58 ),
        .Q(wreq_handling_reg_n_0),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb
   (buff3,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [100:0]buff3;
  input [17:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire ap_clk;
  wire [100:0]buff3;
  wire grp_fu_545_ce;
  wire [17:0]in0;

  pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_24 mixer_mul_53ns_49bkb_Mul6S_0_U
       (.ap_clk(ap_clk),
        .buff3(buff3),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_0
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [17:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire grp_fu_545_ce;
  wire [17:0]in0;

  pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_23 mixer_mul_53ns_49bkb_Mul6S_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_1
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [33:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire grp_fu_545_ce;
  wire [33:0]in0;

  pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_22 mixer_mul_53ns_49bkb_Mul6S_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_2
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [33:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire grp_fu_545_ce;
  wire [33:0]in0;

  pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_21 mixer_mul_53ns_49bkb_Mul6S_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_3
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [33:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire grp_fu_545_ce;
  wire [33:0]in0;

  pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_20 mixer_mul_53ns_49bkb_Mul6S_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_4
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [33:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire grp_fu_545_ce;
  wire [33:0]in0;

  pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0 mixer_mul_53ns_49bkb_Mul6S_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .grp_fu_545_ce(grp_fu_545_ce),
        .in0(in0));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb_Mul6S_0" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [33:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_113;
  wire buff1_reg__1_n_114;
  wire buff1_reg__1_n_115;
  wire buff1_reg__1_n_116;
  wire buff1_reg__1_n_117;
  wire buff1_reg__1_n_118;
  wire buff1_reg__1_n_119;
  wire buff1_reg__1_n_120;
  wire buff1_reg__1_n_121;
  wire buff1_reg__1_n_122;
  wire buff1_reg__1_n_123;
  wire buff1_reg__1_n_124;
  wire buff1_reg__1_n_125;
  wire buff1_reg__1_n_126;
  wire buff1_reg__1_n_127;
  wire buff1_reg__1_n_128;
  wire buff1_reg__1_n_129;
  wire buff1_reg__1_n_130;
  wire buff1_reg__1_n_131;
  wire buff1_reg__1_n_132;
  wire buff1_reg__1_n_133;
  wire buff1_reg__1_n_134;
  wire buff1_reg__1_n_135;
  wire buff1_reg__1_n_136;
  wire buff1_reg__1_n_137;
  wire buff1_reg__1_n_138;
  wire buff1_reg__1_n_139;
  wire buff1_reg__1_n_140;
  wire buff1_reg__1_n_141;
  wire buff1_reg__1_n_142;
  wire buff1_reg__1_n_143;
  wire buff1_reg__1_n_144;
  wire buff1_reg__1_n_145;
  wire buff1_reg__1_n_146;
  wire buff1_reg__1_n_147;
  wire buff1_reg__1_n_148;
  wire buff1_reg__1_n_149;
  wire buff1_reg__1_n_150;
  wire buff1_reg__1_n_151;
  wire buff1_reg__1_n_152;
  wire buff1_reg__1_n_153;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [100:33]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__1_n_0 ;
  wire \buff2_reg[15]__1_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire buff2_reg__1_n_100;
  wire buff2_reg__1_n_101;
  wire buff2_reg__1_n_102;
  wire buff2_reg__1_n_103;
  wire buff2_reg__1_n_104;
  wire buff2_reg__1_n_105;
  wire buff2_reg__1_n_58;
  wire buff2_reg__1_n_59;
  wire buff2_reg__1_n_60;
  wire buff2_reg__1_n_61;
  wire buff2_reg__1_n_62;
  wire buff2_reg__1_n_63;
  wire buff2_reg__1_n_64;
  wire buff2_reg__1_n_65;
  wire buff2_reg__1_n_66;
  wire buff2_reg__1_n_67;
  wire buff2_reg__1_n_68;
  wire buff2_reg__1_n_69;
  wire buff2_reg__1_n_70;
  wire buff2_reg__1_n_71;
  wire buff2_reg__1_n_72;
  wire buff2_reg__1_n_73;
  wire buff2_reg__1_n_74;
  wire buff2_reg__1_n_75;
  wire buff2_reg__1_n_76;
  wire buff2_reg__1_n_77;
  wire buff2_reg__1_n_78;
  wire buff2_reg__1_n_79;
  wire buff2_reg__1_n_80;
  wire buff2_reg__1_n_81;
  wire buff2_reg__1_n_82;
  wire buff2_reg__1_n_83;
  wire buff2_reg__1_n_84;
  wire buff2_reg__1_n_85;
  wire buff2_reg__1_n_86;
  wire buff2_reg__1_n_87;
  wire buff2_reg__1_n_88;
  wire buff2_reg__1_n_89;
  wire buff2_reg__1_n_90;
  wire buff2_reg__1_n_91;
  wire buff2_reg__1_n_92;
  wire buff2_reg__1_n_93;
  wire buff2_reg__1_n_94;
  wire buff2_reg__1_n_95;
  wire buff2_reg__1_n_96;
  wire buff2_reg__1_n_97;
  wire buff2_reg__1_n_98;
  wire buff2_reg__1_n_99;
  wire buff2_reg__3_n_100;
  wire buff2_reg__3_n_101;
  wire buff2_reg__3_n_102;
  wire buff2_reg__3_n_103;
  wire buff2_reg__3_n_104;
  wire buff2_reg__3_n_105;
  wire buff2_reg__3_n_58;
  wire buff2_reg__3_n_59;
  wire buff2_reg__3_n_60;
  wire buff2_reg__3_n_61;
  wire buff2_reg__3_n_62;
  wire buff2_reg__3_n_63;
  wire buff2_reg__3_n_64;
  wire buff2_reg__3_n_65;
  wire buff2_reg__3_n_66;
  wire buff2_reg__3_n_67;
  wire buff2_reg__3_n_68;
  wire buff2_reg__3_n_69;
  wire buff2_reg__3_n_70;
  wire buff2_reg__3_n_71;
  wire buff2_reg__3_n_72;
  wire buff2_reg__3_n_73;
  wire buff2_reg__3_n_74;
  wire buff2_reg__3_n_75;
  wire buff2_reg__3_n_76;
  wire buff2_reg__3_n_77;
  wire buff2_reg__3_n_78;
  wire buff2_reg__3_n_79;
  wire buff2_reg__3_n_80;
  wire buff2_reg__3_n_81;
  wire buff2_reg__3_n_82;
  wire buff2_reg__3_n_83;
  wire buff2_reg__3_n_84;
  wire buff2_reg__3_n_85;
  wire buff2_reg__3_n_86;
  wire buff2_reg__3_n_87;
  wire buff2_reg__3_n_88;
  wire buff2_reg__3_n_89;
  wire buff2_reg__3_n_90;
  wire buff2_reg__3_n_91;
  wire buff2_reg__3_n_92;
  wire buff2_reg__3_n_93;
  wire buff2_reg__3_n_94;
  wire buff2_reg__3_n_95;
  wire buff2_reg__3_n_96;
  wire buff2_reg__3_n_97;
  wire buff2_reg__3_n_98;
  wire buff2_reg__3_n_99;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire \buff3[100]_i_2_n_0 ;
  wire \buff3[100]_i_3_n_0 ;
  wire \buff3[100]_i_4_n_0 ;
  wire \buff3[100]_i_5_n_0 ;
  wire \buff3[100]_i_6_n_0 ;
  wire \buff3[100]_i_7_n_0 ;
  wire \buff3[100]_i_8_n_0 ;
  wire \buff3[36]_i_2_n_0 ;
  wire \buff3[36]_i_3_n_0 ;
  wire \buff3[36]_i_4_n_0 ;
  wire \buff3[40]_i_2_n_0 ;
  wire \buff3[40]_i_3_n_0 ;
  wire \buff3[40]_i_4_n_0 ;
  wire \buff3[40]_i_5_n_0 ;
  wire \buff3[44]_i_2_n_0 ;
  wire \buff3[44]_i_3_n_0 ;
  wire \buff3[44]_i_4_n_0 ;
  wire \buff3[44]_i_5_n_0 ;
  wire \buff3[48]_i_2_n_0 ;
  wire \buff3[48]_i_3_n_0 ;
  wire \buff3[48]_i_4_n_0 ;
  wire \buff3[48]_i_5_n_0 ;
  wire \buff3[52]_i_2_n_0 ;
  wire \buff3[52]_i_3_n_0 ;
  wire \buff3[52]_i_4_n_0 ;
  wire \buff3[52]_i_5_n_0 ;
  wire \buff3[56]_i_2_n_0 ;
  wire \buff3[56]_i_3_n_0 ;
  wire \buff3[56]_i_4_n_0 ;
  wire \buff3[56]_i_5_n_0 ;
  wire \buff3[60]_i_2_n_0 ;
  wire \buff3[60]_i_3_n_0 ;
  wire \buff3[60]_i_4_n_0 ;
  wire \buff3[60]_i_5_n_0 ;
  wire \buff3[64]_i_2_n_0 ;
  wire \buff3[64]_i_3_n_0 ;
  wire \buff3[64]_i_4_n_0 ;
  wire \buff3[64]_i_5_n_0 ;
  wire \buff3[68]_i_2_n_0 ;
  wire \buff3[68]_i_3_n_0 ;
  wire \buff3[68]_i_4_n_0 ;
  wire \buff3[68]_i_5_n_0 ;
  wire \buff3[72]_i_2_n_0 ;
  wire \buff3[72]_i_3_n_0 ;
  wire \buff3[72]_i_4_n_0 ;
  wire \buff3[72]_i_5_n_0 ;
  wire \buff3[72]_i_6_n_0 ;
  wire \buff3[72]_i_7_n_0 ;
  wire \buff3[72]_i_8_n_0 ;
  wire \buff3[72]_i_9_n_0 ;
  wire \buff3[76]_i_2_n_0 ;
  wire \buff3[76]_i_3_n_0 ;
  wire \buff3[76]_i_4_n_0 ;
  wire \buff3[76]_i_5_n_0 ;
  wire \buff3[76]_i_6_n_0 ;
  wire \buff3[76]_i_7_n_0 ;
  wire \buff3[76]_i_8_n_0 ;
  wire \buff3[76]_i_9_n_0 ;
  wire \buff3[80]_i_2_n_0 ;
  wire \buff3[80]_i_3_n_0 ;
  wire \buff3[80]_i_4_n_0 ;
  wire \buff3[80]_i_5_n_0 ;
  wire \buff3[80]_i_6_n_0 ;
  wire \buff3[80]_i_7_n_0 ;
  wire \buff3[80]_i_8_n_0 ;
  wire \buff3[80]_i_9_n_0 ;
  wire \buff3[84]_i_2_n_0 ;
  wire \buff3[84]_i_3_n_0 ;
  wire \buff3[84]_i_4_n_0 ;
  wire \buff3[84]_i_5_n_0 ;
  wire \buff3[84]_i_6_n_0 ;
  wire \buff3[84]_i_7_n_0 ;
  wire \buff3[84]_i_8_n_0 ;
  wire \buff3[84]_i_9_n_0 ;
  wire \buff3[88]_i_2_n_0 ;
  wire \buff3[88]_i_3_n_0 ;
  wire \buff3[88]_i_4_n_0 ;
  wire \buff3[88]_i_5_n_0 ;
  wire \buff3[88]_i_6_n_0 ;
  wire \buff3[88]_i_7_n_0 ;
  wire \buff3[88]_i_8_n_0 ;
  wire \buff3[88]_i_9_n_0 ;
  wire \buff3[92]_i_2_n_0 ;
  wire \buff3[92]_i_3_n_0 ;
  wire \buff3[92]_i_4_n_0 ;
  wire \buff3[92]_i_5_n_0 ;
  wire \buff3[92]_i_6_n_0 ;
  wire \buff3[92]_i_7_n_0 ;
  wire \buff3[92]_i_8_n_0 ;
  wire \buff3[92]_i_9_n_0 ;
  wire \buff3[96]_i_2_n_0 ;
  wire \buff3[96]_i_3_n_0 ;
  wire \buff3[96]_i_4_n_0 ;
  wire \buff3[96]_i_5_n_0 ;
  wire \buff3[96]_i_6_n_0 ;
  wire \buff3[96]_i_7_n_0 ;
  wire \buff3[96]_i_8_n_0 ;
  wire \buff3[96]_i_9_n_0 ;
  wire \buff3_reg[100]_i_1_n_1 ;
  wire \buff3_reg[100]_i_1_n_2 ;
  wire \buff3_reg[100]_i_1_n_3 ;
  wire \buff3_reg[36]_i_1_n_0 ;
  wire \buff3_reg[36]_i_1_n_1 ;
  wire \buff3_reg[36]_i_1_n_2 ;
  wire \buff3_reg[36]_i_1_n_3 ;
  wire \buff3_reg[40]_i_1_n_0 ;
  wire \buff3_reg[40]_i_1_n_1 ;
  wire \buff3_reg[40]_i_1_n_2 ;
  wire \buff3_reg[40]_i_1_n_3 ;
  wire \buff3_reg[44]_i_1_n_0 ;
  wire \buff3_reg[44]_i_1_n_1 ;
  wire \buff3_reg[44]_i_1_n_2 ;
  wire \buff3_reg[44]_i_1_n_3 ;
  wire \buff3_reg[48]_i_1_n_0 ;
  wire \buff3_reg[48]_i_1_n_1 ;
  wire \buff3_reg[48]_i_1_n_2 ;
  wire \buff3_reg[48]_i_1_n_3 ;
  wire \buff3_reg[52]_i_1_n_0 ;
  wire \buff3_reg[52]_i_1_n_1 ;
  wire \buff3_reg[52]_i_1_n_2 ;
  wire \buff3_reg[52]_i_1_n_3 ;
  wire \buff3_reg[56]_i_1_n_0 ;
  wire \buff3_reg[56]_i_1_n_1 ;
  wire \buff3_reg[56]_i_1_n_2 ;
  wire \buff3_reg[56]_i_1_n_3 ;
  wire \buff3_reg[60]_i_1_n_0 ;
  wire \buff3_reg[60]_i_1_n_1 ;
  wire \buff3_reg[60]_i_1_n_2 ;
  wire \buff3_reg[60]_i_1_n_3 ;
  wire \buff3_reg[64]_i_1_n_0 ;
  wire \buff3_reg[64]_i_1_n_1 ;
  wire \buff3_reg[64]_i_1_n_2 ;
  wire \buff3_reg[64]_i_1_n_3 ;
  wire \buff3_reg[68]_i_1_n_0 ;
  wire \buff3_reg[68]_i_1_n_1 ;
  wire \buff3_reg[68]_i_1_n_2 ;
  wire \buff3_reg[68]_i_1_n_3 ;
  wire \buff3_reg[72]_i_1_n_0 ;
  wire \buff3_reg[72]_i_1_n_1 ;
  wire \buff3_reg[72]_i_1_n_2 ;
  wire \buff3_reg[72]_i_1_n_3 ;
  wire \buff3_reg[76]_i_1_n_0 ;
  wire \buff3_reg[76]_i_1_n_1 ;
  wire \buff3_reg[76]_i_1_n_2 ;
  wire \buff3_reg[76]_i_1_n_3 ;
  wire \buff3_reg[80]_i_1_n_0 ;
  wire \buff3_reg[80]_i_1_n_1 ;
  wire \buff3_reg[80]_i_1_n_2 ;
  wire \buff3_reg[80]_i_1_n_3 ;
  wire \buff3_reg[84]_i_1_n_0 ;
  wire \buff3_reg[84]_i_1_n_1 ;
  wire \buff3_reg[84]_i_1_n_2 ;
  wire \buff3_reg[84]_i_1_n_3 ;
  wire \buff3_reg[88]_i_1_n_0 ;
  wire \buff3_reg[88]_i_1_n_1 ;
  wire \buff3_reg[88]_i_1_n_2 ;
  wire \buff3_reg[88]_i_1_n_3 ;
  wire \buff3_reg[92]_i_1_n_0 ;
  wire \buff3_reg[92]_i_1_n_1 ;
  wire \buff3_reg[92]_i_1_n_2 ;
  wire \buff3_reg[92]_i_1_n_3 ;
  wire \buff3_reg[96]_i_1_n_0 ;
  wire \buff3_reg[96]_i_1_n_1 ;
  wire \buff3_reg[96]_i_1_n_2 ;
  wire \buff3_reg[96]_i_1_n_3 ;
  wire grp_fu_545_ce;
  (* RTL_KEEP = "true" *) wire [33:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__1_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_105),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_95),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_94),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_93),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_92),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_91),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_90),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_89),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_104),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_103),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_102),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_101),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_100),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_99),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_98),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_97),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_96),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__1_n_58,buff2_reg__1_n_59,buff2_reg__1_n_60,buff2_reg__1_n_61,buff2_reg__1_n_62,buff2_reg__1_n_63,buff2_reg__1_n_64,buff2_reg__1_n_65,buff2_reg__1_n_66,buff2_reg__1_n_67,buff2_reg__1_n_68,buff2_reg__1_n_69,buff2_reg__1_n_70,buff2_reg__1_n_71,buff2_reg__1_n_72,buff2_reg__1_n_73,buff2_reg__1_n_74,buff2_reg__1_n_75,buff2_reg__1_n_76,buff2_reg__1_n_77,buff2_reg__1_n_78,buff2_reg__1_n_79,buff2_reg__1_n_80,buff2_reg__1_n_81,buff2_reg__1_n_82,buff2_reg__1_n_83,buff2_reg__1_n_84,buff2_reg__1_n_85,buff2_reg__1_n_86,buff2_reg__1_n_87,buff2_reg__1_n_88,buff2_reg__1_n_89,buff2_reg__1_n_90,buff2_reg__1_n_91,buff2_reg__1_n_92,buff2_reg__1_n_93,buff2_reg__1_n_94,buff2_reg__1_n_95,buff2_reg__1_n_96,buff2_reg__1_n_97,buff2_reg__1_n_98,buff2_reg__1_n_99,buff2_reg__1_n_100,buff2_reg__1_n_101,buff2_reg__1_n_102,buff2_reg__1_n_103,buff2_reg__1_n_104,buff2_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff2_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__3_n_58,buff2_reg__3_n_59,buff2_reg__3_n_60,buff2_reg__3_n_61,buff2_reg__3_n_62,buff2_reg__3_n_63,buff2_reg__3_n_64,buff2_reg__3_n_65,buff2_reg__3_n_66,buff2_reg__3_n_67,buff2_reg__3_n_68,buff2_reg__3_n_69,buff2_reg__3_n_70,buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74,buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78,buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82,buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86,buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90,buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94,buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98,buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102,buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff2_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff3[100]_i_2 
       (.I0(buff2_reg__1_n_58),
        .I1(buff2_reg_n_75),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_3 
       (.I0(buff2_reg_n_77),
        .I1(buff2_reg__1_n_60),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_4 
       (.I0(buff2_reg_n_78),
        .I1(buff2_reg__1_n_61),
        .I2(buff2_reg_n_77),
        .I3(buff2_reg__1_n_60),
        .O(\buff3[100]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff3[100]_i_5 
       (.I0(buff2_reg_n_74),
        .I1(buff2_reg_n_73),
        .O(\buff3[100]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff3[100]_i_6 
       (.I0(buff2_reg__1_n_59),
        .I1(buff2_reg_n_76),
        .I2(buff2_reg_n_75),
        .I3(buff2_reg__1_n_58),
        .I4(buff2_reg_n_74),
        .O(\buff3[100]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_7 
       (.I0(buff2_reg__1_n_60),
        .I1(buff2_reg_n_77),
        .I2(buff2_reg__1_n_58),
        .I3(buff2_reg_n_75),
        .I4(buff2_reg__1_n_59),
        .I5(buff2_reg_n_76),
        .O(\buff3[100]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_8 
       (.I0(buff2_reg__1_n_61),
        .I1(buff2_reg_n_78),
        .I2(buff2_reg__1_n_59),
        .I3(buff2_reg_n_76),
        .I4(buff2_reg__1_n_60),
        .I5(buff2_reg_n_77),
        .O(\buff3[100]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_2 
       (.I0(buff2_reg__3_n_103),
        .I1(\buff2_reg_n_0_[2] ),
        .O(\buff3[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_3 
       (.I0(buff2_reg__3_n_104),
        .I1(\buff2_reg_n_0_[1] ),
        .O(\buff3[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_4 
       (.I0(buff2_reg__3_n_105),
        .I1(\buff2_reg_n_0_[0] ),
        .O(\buff3[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_2 
       (.I0(buff2_reg__3_n_99),
        .I1(\buff2_reg_n_0_[6] ),
        .O(\buff3[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_3 
       (.I0(buff2_reg__3_n_100),
        .I1(\buff2_reg_n_0_[5] ),
        .O(\buff3[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_4 
       (.I0(buff2_reg__3_n_101),
        .I1(\buff2_reg_n_0_[4] ),
        .O(\buff3[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_5 
       (.I0(buff2_reg__3_n_102),
        .I1(\buff2_reg_n_0_[3] ),
        .O(\buff3[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_2 
       (.I0(buff2_reg__3_n_95),
        .I1(\buff2_reg_n_0_[10] ),
        .O(\buff3[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_3 
       (.I0(buff2_reg__3_n_96),
        .I1(\buff2_reg_n_0_[9] ),
        .O(\buff3[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_4 
       (.I0(buff2_reg__3_n_97),
        .I1(\buff2_reg_n_0_[8] ),
        .O(\buff3[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_5 
       (.I0(buff2_reg__3_n_98),
        .I1(\buff2_reg_n_0_[7] ),
        .O(\buff3[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_2 
       (.I0(buff2_reg__3_n_91),
        .I1(\buff2_reg_n_0_[14] ),
        .O(\buff3[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_3 
       (.I0(buff2_reg__3_n_92),
        .I1(\buff2_reg_n_0_[13] ),
        .O(\buff3[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_4 
       (.I0(buff2_reg__3_n_93),
        .I1(\buff2_reg_n_0_[12] ),
        .O(\buff3[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_5 
       (.I0(buff2_reg__3_n_94),
        .I1(\buff2_reg_n_0_[11] ),
        .O(\buff3[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_2 
       (.I0(buff2_reg__3_n_87),
        .I1(buff2_reg__1_n_104),
        .O(\buff3[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_3 
       (.I0(buff2_reg__3_n_88),
        .I1(buff2_reg__1_n_105),
        .O(\buff3[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_4 
       (.I0(buff2_reg__3_n_89),
        .I1(\buff2_reg_n_0_[16] ),
        .O(\buff3[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_5 
       (.I0(buff2_reg__3_n_90),
        .I1(\buff2_reg_n_0_[15] ),
        .O(\buff3[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_2 
       (.I0(buff2_reg__3_n_83),
        .I1(buff2_reg__1_n_100),
        .O(\buff3[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_3 
       (.I0(buff2_reg__3_n_84),
        .I1(buff2_reg__1_n_101),
        .O(\buff3[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_4 
       (.I0(buff2_reg__3_n_85),
        .I1(buff2_reg__1_n_102),
        .O(\buff3[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_5 
       (.I0(buff2_reg__3_n_86),
        .I1(buff2_reg__1_n_103),
        .O(\buff3[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_2 
       (.I0(buff2_reg__3_n_79),
        .I1(buff2_reg__1_n_96),
        .O(\buff3[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_3 
       (.I0(buff2_reg__3_n_80),
        .I1(buff2_reg__1_n_97),
        .O(\buff3[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_4 
       (.I0(buff2_reg__3_n_81),
        .I1(buff2_reg__1_n_98),
        .O(\buff3[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_5 
       (.I0(buff2_reg__3_n_82),
        .I1(buff2_reg__1_n_99),
        .O(\buff3[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_2 
       (.I0(buff2_reg__3_n_75),
        .I1(buff2_reg__1_n_92),
        .O(\buff3[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_3 
       (.I0(buff2_reg__3_n_76),
        .I1(buff2_reg__1_n_93),
        .O(\buff3[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_4 
       (.I0(buff2_reg__3_n_77),
        .I1(buff2_reg__1_n_94),
        .O(\buff3[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_5 
       (.I0(buff2_reg__3_n_78),
        .I1(buff2_reg__1_n_95),
        .O(\buff3[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[68]_i_2 
       (.I0(buff2_reg_n_105),
        .I1(buff2_reg__1_n_88),
        .I2(buff2_reg__3_n_71),
        .O(\buff3[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_3 
       (.I0(buff2_reg__3_n_72),
        .I1(buff2_reg__1_n_89),
        .O(\buff3[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_4 
       (.I0(buff2_reg__3_n_73),
        .I1(buff2_reg__1_n_90),
        .O(\buff3[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_5 
       (.I0(buff2_reg__3_n_74),
        .I1(buff2_reg__1_n_91),
        .O(\buff3[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_2 
       (.I0(buff2_reg_n_102),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg__3_n_68),
        .O(\buff3[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_3 
       (.I0(buff2_reg_n_103),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg__3_n_69),
        .O(\buff3[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_4 
       (.I0(buff2_reg_n_104),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg__3_n_70),
        .O(\buff3[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[72]_i_5 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__1_n_87),
        .O(\buff3[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_6 
       (.I0(buff2_reg__3_n_68),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg_n_102),
        .I3(buff2_reg__1_n_84),
        .I4(buff2_reg_n_101),
        .I5(buff2_reg__3_n_67),
        .O(\buff3[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_7 
       (.I0(buff2_reg__3_n_69),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg_n_103),
        .I3(buff2_reg__1_n_85),
        .I4(buff2_reg_n_102),
        .I5(buff2_reg__3_n_68),
        .O(\buff3[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_8 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg_n_104),
        .I3(buff2_reg__1_n_86),
        .I4(buff2_reg_n_103),
        .I5(buff2_reg__3_n_69),
        .O(\buff3[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff3[72]_i_9 
       (.I0(buff2_reg__1_n_87),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__3_n_70),
        .I3(buff2_reg__1_n_88),
        .I4(buff2_reg_n_105),
        .O(\buff3[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_2 
       (.I0(buff2_reg_n_98),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg__3_n_64),
        .O(\buff3[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_3 
       (.I0(buff2_reg_n_99),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg__3_n_65),
        .O(\buff3[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_4 
       (.I0(buff2_reg_n_100),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg__3_n_66),
        .O(\buff3[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_5 
       (.I0(buff2_reg_n_101),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg__3_n_67),
        .O(\buff3[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_6 
       (.I0(buff2_reg__3_n_64),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg_n_98),
        .I3(buff2_reg__1_n_80),
        .I4(buff2_reg_n_97),
        .I5(buff2_reg__3_n_63),
        .O(\buff3[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_7 
       (.I0(buff2_reg__3_n_65),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg_n_99),
        .I3(buff2_reg__1_n_81),
        .I4(buff2_reg_n_98),
        .I5(buff2_reg__3_n_64),
        .O(\buff3[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_8 
       (.I0(buff2_reg__3_n_66),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg_n_100),
        .I3(buff2_reg__1_n_82),
        .I4(buff2_reg_n_99),
        .I5(buff2_reg__3_n_65),
        .O(\buff3[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_9 
       (.I0(buff2_reg__3_n_67),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg_n_101),
        .I3(buff2_reg__1_n_83),
        .I4(buff2_reg_n_100),
        .I5(buff2_reg__3_n_66),
        .O(\buff3[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_2 
       (.I0(buff2_reg_n_94),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg__3_n_60),
        .O(\buff3[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_3 
       (.I0(buff2_reg_n_95),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg__3_n_61),
        .O(\buff3[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_4 
       (.I0(buff2_reg_n_96),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg__3_n_62),
        .O(\buff3[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_5 
       (.I0(buff2_reg_n_97),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg__3_n_63),
        .O(\buff3[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_6 
       (.I0(buff2_reg__3_n_60),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg_n_94),
        .I3(buff2_reg__1_n_76),
        .I4(buff2_reg_n_93),
        .I5(buff2_reg__3_n_59),
        .O(\buff3[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_7 
       (.I0(buff2_reg__3_n_61),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg_n_95),
        .I3(buff2_reg__1_n_77),
        .I4(buff2_reg_n_94),
        .I5(buff2_reg__3_n_60),
        .O(\buff3[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_8 
       (.I0(buff2_reg__3_n_62),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg_n_96),
        .I3(buff2_reg__1_n_78),
        .I4(buff2_reg_n_95),
        .I5(buff2_reg__3_n_61),
        .O(\buff3[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_9 
       (.I0(buff2_reg__3_n_63),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg_n_97),
        .I3(buff2_reg__1_n_79),
        .I4(buff2_reg_n_96),
        .I5(buff2_reg__3_n_62),
        .O(\buff3[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_2 
       (.I0(buff2_reg_n_91),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_90),
        .I3(buff2_reg__1_n_73),
        .O(\buff3[84]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_3 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_74),
        .O(\buff3[84]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff3[84]_i_4 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg__3_n_58),
        .O(\buff3[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[84]_i_5 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .O(\buff3[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_6 
       (.I0(buff2_reg__1_n_74),
        .I1(buff2_reg_n_91),
        .I2(buff2_reg__1_n_72),
        .I3(buff2_reg_n_89),
        .I4(buff2_reg__1_n_73),
        .I5(buff2_reg_n_90),
        .O(\buff3[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_7 
       (.I0(buff2_reg__1_n_75),
        .I1(buff2_reg_n_92),
        .I2(buff2_reg__1_n_73),
        .I3(buff2_reg_n_90),
        .I4(buff2_reg__1_n_74),
        .I5(buff2_reg_n_91),
        .O(\buff3[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff3[84]_i_8 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_75),
        .I4(buff2_reg_n_92),
        .O(\buff3[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff3[84]_i_9 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .I3(buff2_reg__3_n_59),
        .I4(buff2_reg__1_n_76),
        .I5(buff2_reg_n_93),
        .O(\buff3[84]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_2 
       (.I0(buff2_reg_n_87),
        .I1(buff2_reg__1_n_70),
        .I2(buff2_reg_n_86),
        .I3(buff2_reg__1_n_69),
        .O(\buff3[88]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_3 
       (.I0(buff2_reg_n_88),
        .I1(buff2_reg__1_n_71),
        .I2(buff2_reg_n_87),
        .I3(buff2_reg__1_n_70),
        .O(\buff3[88]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_4 
       (.I0(buff2_reg_n_89),
        .I1(buff2_reg__1_n_72),
        .I2(buff2_reg_n_88),
        .I3(buff2_reg__1_n_71),
        .O(\buff3[88]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_5 
       (.I0(buff2_reg_n_90),
        .I1(buff2_reg__1_n_73),
        .I2(buff2_reg_n_89),
        .I3(buff2_reg__1_n_72),
        .O(\buff3[88]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_6 
       (.I0(buff2_reg__1_n_70),
        .I1(buff2_reg_n_87),
        .I2(buff2_reg__1_n_68),
        .I3(buff2_reg_n_85),
        .I4(buff2_reg__1_n_69),
        .I5(buff2_reg_n_86),
        .O(\buff3[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_7 
       (.I0(buff2_reg__1_n_71),
        .I1(buff2_reg_n_88),
        .I2(buff2_reg__1_n_69),
        .I3(buff2_reg_n_86),
        .I4(buff2_reg__1_n_70),
        .I5(buff2_reg_n_87),
        .O(\buff3[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_8 
       (.I0(buff2_reg__1_n_72),
        .I1(buff2_reg_n_89),
        .I2(buff2_reg__1_n_70),
        .I3(buff2_reg_n_87),
        .I4(buff2_reg__1_n_71),
        .I5(buff2_reg_n_88),
        .O(\buff3[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_9 
       (.I0(buff2_reg__1_n_73),
        .I1(buff2_reg_n_90),
        .I2(buff2_reg__1_n_71),
        .I3(buff2_reg_n_88),
        .I4(buff2_reg__1_n_72),
        .I5(buff2_reg_n_89),
        .O(\buff3[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_2 
       (.I0(buff2_reg_n_83),
        .I1(buff2_reg__1_n_66),
        .I2(buff2_reg_n_82),
        .I3(buff2_reg__1_n_65),
        .O(\buff3[92]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_3 
       (.I0(buff2_reg_n_84),
        .I1(buff2_reg__1_n_67),
        .I2(buff2_reg_n_83),
        .I3(buff2_reg__1_n_66),
        .O(\buff3[92]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_4 
       (.I0(buff2_reg_n_85),
        .I1(buff2_reg__1_n_68),
        .I2(buff2_reg_n_84),
        .I3(buff2_reg__1_n_67),
        .O(\buff3[92]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_5 
       (.I0(buff2_reg_n_86),
        .I1(buff2_reg__1_n_69),
        .I2(buff2_reg_n_85),
        .I3(buff2_reg__1_n_68),
        .O(\buff3[92]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_6 
       (.I0(buff2_reg__1_n_66),
        .I1(buff2_reg_n_83),
        .I2(buff2_reg__1_n_64),
        .I3(buff2_reg_n_81),
        .I4(buff2_reg__1_n_65),
        .I5(buff2_reg_n_82),
        .O(\buff3[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_7 
       (.I0(buff2_reg__1_n_67),
        .I1(buff2_reg_n_84),
        .I2(buff2_reg__1_n_65),
        .I3(buff2_reg_n_82),
        .I4(buff2_reg__1_n_66),
        .I5(buff2_reg_n_83),
        .O(\buff3[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_8 
       (.I0(buff2_reg__1_n_68),
        .I1(buff2_reg_n_85),
        .I2(buff2_reg__1_n_66),
        .I3(buff2_reg_n_83),
        .I4(buff2_reg__1_n_67),
        .I5(buff2_reg_n_84),
        .O(\buff3[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_9 
       (.I0(buff2_reg__1_n_69),
        .I1(buff2_reg_n_86),
        .I2(buff2_reg__1_n_67),
        .I3(buff2_reg_n_84),
        .I4(buff2_reg__1_n_68),
        .I5(buff2_reg_n_85),
        .O(\buff3[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_2 
       (.I0(buff2_reg_n_79),
        .I1(buff2_reg__1_n_62),
        .I2(buff2_reg_n_78),
        .I3(buff2_reg__1_n_61),
        .O(\buff3[96]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_3 
       (.I0(buff2_reg_n_80),
        .I1(buff2_reg__1_n_63),
        .I2(buff2_reg_n_79),
        .I3(buff2_reg__1_n_62),
        .O(\buff3[96]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_4 
       (.I0(buff2_reg_n_81),
        .I1(buff2_reg__1_n_64),
        .I2(buff2_reg_n_80),
        .I3(buff2_reg__1_n_63),
        .O(\buff3[96]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_5 
       (.I0(buff2_reg_n_82),
        .I1(buff2_reg__1_n_65),
        .I2(buff2_reg_n_81),
        .I3(buff2_reg__1_n_64),
        .O(\buff3[96]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_6 
       (.I0(buff2_reg__1_n_62),
        .I1(buff2_reg_n_79),
        .I2(buff2_reg__1_n_60),
        .I3(buff2_reg_n_77),
        .I4(buff2_reg__1_n_61),
        .I5(buff2_reg_n_78),
        .O(\buff3[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_7 
       (.I0(buff2_reg__1_n_63),
        .I1(buff2_reg_n_80),
        .I2(buff2_reg__1_n_61),
        .I3(buff2_reg_n_78),
        .I4(buff2_reg__1_n_62),
        .I5(buff2_reg_n_79),
        .O(\buff3[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_8 
       (.I0(buff2_reg__1_n_64),
        .I1(buff2_reg_n_81),
        .I2(buff2_reg__1_n_62),
        .I3(buff2_reg_n_79),
        .I4(buff2_reg__1_n_63),
        .I5(buff2_reg_n_80),
        .O(\buff3[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_9 
       (.I0(buff2_reg__1_n_65),
        .I1(buff2_reg_n_82),
        .I2(buff2_reg__1_n_63),
        .I3(buff2_reg_n_80),
        .I4(buff2_reg__1_n_64),
        .I5(buff2_reg_n_81),
        .O(\buff3[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[0]_srl2 " *) 
  SRL16E \buff3_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0_n_0 ),
        .Q(D[0]));
  FDRE \buff3_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [100]),
        .Q(Q[32]),
        .R(1'b0));
  CARRY4 \buff3_reg[100]_i_1 
       (.CI(\buff3_reg[96]_i_1_n_0 ),
        .CO({\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED [3],\buff3_reg[100]_i_1_n_1 ,\buff3_reg[100]_i_1_n_2 ,\buff3_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buff3[100]_i_2_n_0 ,\buff3[100]_i_3_n_0 ,\buff3[100]_i_4_n_0 }),
        .O(\^buff2_reg [100:97]),
        .S({\buff3[100]_i_5_n_0 ,\buff3[100]_i_6_n_0 ,\buff3[100]_i_7_n_0 ,\buff3[100]_i_8_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[10]_srl2 " *) 
  SRL16E \buff3_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0_n_0 ),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[11]_srl2 " *) 
  SRL16E \buff3_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0_n_0 ),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[12]_srl2 " *) 
  SRL16E \buff3_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0_n_0 ),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[13]_srl2 " *) 
  SRL16E \buff3_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0_n_0 ),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[14]_srl2 " *) 
  SRL16E \buff3_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0_n_0 ),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[15]_srl2 " *) 
  SRL16E \buff3_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0_n_0 ),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[16]_srl2 " *) 
  SRL16E \buff3_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0_n_0 ),
        .Q(D[16]));
  FDRE \buff3_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \buff3_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \buff3_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[1]_srl2 " *) 
  SRL16E \buff3_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0_n_0 ),
        .Q(D[1]));
  FDRE \buff3_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \buff3_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \buff3_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \buff3_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \buff3_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \buff3_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \buff3_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \buff3_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(D[27]),
        .R(1'b0));
  FDRE \buff3_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(D[28]),
        .R(1'b0));
  FDRE \buff3_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[2]_srl2 " *) 
  SRL16E \buff3_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0_n_0 ),
        .Q(D[2]));
  FDRE \buff3_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(D[30]),
        .R(1'b0));
  FDRE \buff3_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[14]__1_n_0 ),
        .Q(D[31]),
        .R(1'b0));
  FDRE \buff3_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[15]__1_n_0 ),
        .Q(D[32]),
        .R(1'b0));
  FDRE \buff3_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \buff3_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \buff3_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \buff3_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [36]),
        .Q(D[36]),
        .R(1'b0));
  CARRY4 \buff3_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff3_reg[36]_i_1_n_0 ,\buff3_reg[36]_i_1_n_1 ,\buff3_reg[36]_i_1_n_2 ,\buff3_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105,1'b0}),
        .O(\^buff2_reg [36:33]),
        .S({\buff3[36]_i_2_n_0 ,\buff3[36]_i_3_n_0 ,\buff3[36]_i_4_n_0 ,\buff2_reg[16]__1_n_0 }));
  FDRE \buff3_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \buff3_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \buff3_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [39]),
        .Q(D[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[3]_srl2 " *) 
  SRL16E \buff3_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0_n_0 ),
        .Q(D[3]));
  FDRE \buff3_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [40]),
        .Q(D[40]),
        .R(1'b0));
  CARRY4 \buff3_reg[40]_i_1 
       (.CI(\buff3_reg[36]_i_1_n_0 ),
        .CO({\buff3_reg[40]_i_1_n_0 ,\buff3_reg[40]_i_1_n_1 ,\buff3_reg[40]_i_1_n_2 ,\buff3_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102}),
        .O(\^buff2_reg [40:37]),
        .S({\buff3[40]_i_2_n_0 ,\buff3[40]_i_3_n_0 ,\buff3[40]_i_4_n_0 ,\buff3[40]_i_5_n_0 }));
  FDRE \buff3_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \buff3_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \buff3_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \buff3_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [44]),
        .Q(D[44]),
        .R(1'b0));
  CARRY4 \buff3_reg[44]_i_1 
       (.CI(\buff3_reg[40]_i_1_n_0 ),
        .CO({\buff3_reg[44]_i_1_n_0 ,\buff3_reg[44]_i_1_n_1 ,\buff3_reg[44]_i_1_n_2 ,\buff3_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98}),
        .O(\^buff2_reg [44:41]),
        .S({\buff3[44]_i_2_n_0 ,\buff3[44]_i_3_n_0 ,\buff3[44]_i_4_n_0 ,\buff3[44]_i_5_n_0 }));
  FDRE \buff3_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \buff3_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \buff3_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \buff3_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [48]),
        .Q(D[48]),
        .R(1'b0));
  CARRY4 \buff3_reg[48]_i_1 
       (.CI(\buff3_reg[44]_i_1_n_0 ),
        .CO({\buff3_reg[48]_i_1_n_0 ,\buff3_reg[48]_i_1_n_1 ,\buff3_reg[48]_i_1_n_2 ,\buff3_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94}),
        .O(\^buff2_reg [48:45]),
        .S({\buff3[48]_i_2_n_0 ,\buff3[48]_i_3_n_0 ,\buff3[48]_i_4_n_0 ,\buff3[48]_i_5_n_0 }));
  FDRE \buff3_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [49]),
        .Q(D[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[4]_srl2 " *) 
  SRL16E \buff3_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0_n_0 ),
        .Q(D[4]));
  FDRE \buff3_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [50]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \buff3_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [51]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff3_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [52]),
        .Q(D[52]),
        .R(1'b0));
  CARRY4 \buff3_reg[52]_i_1 
       (.CI(\buff3_reg[48]_i_1_n_0 ),
        .CO({\buff3_reg[52]_i_1_n_0 ,\buff3_reg[52]_i_1_n_1 ,\buff3_reg[52]_i_1_n_2 ,\buff3_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90}),
        .O(\^buff2_reg [52:49]),
        .S({\buff3[52]_i_2_n_0 ,\buff3[52]_i_3_n_0 ,\buff3[52]_i_4_n_0 ,\buff3[52]_i_5_n_0 }));
  FDRE \buff3_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [53]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff3_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [54]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff3_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [55]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff3_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [56]),
        .Q(D[56]),
        .R(1'b0));
  CARRY4 \buff3_reg[56]_i_1 
       (.CI(\buff3_reg[52]_i_1_n_0 ),
        .CO({\buff3_reg[56]_i_1_n_0 ,\buff3_reg[56]_i_1_n_1 ,\buff3_reg[56]_i_1_n_2 ,\buff3_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86}),
        .O(\^buff2_reg [56:53]),
        .S({\buff3[56]_i_2_n_0 ,\buff3[56]_i_3_n_0 ,\buff3[56]_i_4_n_0 ,\buff3[56]_i_5_n_0 }));
  FDRE \buff3_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [57]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff3_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [58]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff3_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [59]),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[5]_srl2 " *) 
  SRL16E \buff3_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0_n_0 ),
        .Q(D[5]));
  FDRE \buff3_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [60]),
        .Q(D[60]),
        .R(1'b0));
  CARRY4 \buff3_reg[60]_i_1 
       (.CI(\buff3_reg[56]_i_1_n_0 ),
        .CO({\buff3_reg[60]_i_1_n_0 ,\buff3_reg[60]_i_1_n_1 ,\buff3_reg[60]_i_1_n_2 ,\buff3_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82}),
        .O(\^buff2_reg [60:57]),
        .S({\buff3[60]_i_2_n_0 ,\buff3[60]_i_3_n_0 ,\buff3[60]_i_4_n_0 ,\buff3[60]_i_5_n_0 }));
  FDRE \buff3_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [61]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \buff3_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [62]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \buff3_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [63]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \buff3_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [64]),
        .Q(D[64]),
        .R(1'b0));
  CARRY4 \buff3_reg[64]_i_1 
       (.CI(\buff3_reg[60]_i_1_n_0 ),
        .CO({\buff3_reg[64]_i_1_n_0 ,\buff3_reg[64]_i_1_n_1 ,\buff3_reg[64]_i_1_n_2 ,\buff3_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78}),
        .O(\^buff2_reg [64:61]),
        .S({\buff3[64]_i_2_n_0 ,\buff3[64]_i_3_n_0 ,\buff3[64]_i_4_n_0 ,\buff3[64]_i_5_n_0 }));
  FDRE \buff3_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [65]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \buff3_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [66]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \buff3_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [67]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \buff3_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [68]),
        .Q(Q[0]),
        .R(1'b0));
  CARRY4 \buff3_reg[68]_i_1 
       (.CI(\buff3_reg[64]_i_1_n_0 ),
        .CO({\buff3_reg[68]_i_1_n_0 ,\buff3_reg[68]_i_1_n_1 ,\buff3_reg[68]_i_1_n_2 ,\buff3_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74}),
        .O(\^buff2_reg [68:65]),
        .S({\buff3[68]_i_2_n_0 ,\buff3[68]_i_3_n_0 ,\buff3[68]_i_4_n_0 ,\buff3[68]_i_5_n_0 }));
  FDRE \buff3_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [69]),
        .Q(Q[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[6]_srl2 " *) 
  SRL16E \buff3_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0_n_0 ),
        .Q(D[6]));
  FDRE \buff3_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [70]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff3_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [71]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff3_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [72]),
        .Q(Q[4]),
        .R(1'b0));
  CARRY4 \buff3_reg[72]_i_1 
       (.CI(\buff3_reg[68]_i_1_n_0 ),
        .CO({\buff3_reg[72]_i_1_n_0 ,\buff3_reg[72]_i_1_n_1 ,\buff3_reg[72]_i_1_n_2 ,\buff3_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[72]_i_2_n_0 ,\buff3[72]_i_3_n_0 ,\buff3[72]_i_4_n_0 ,\buff3[72]_i_5_n_0 }),
        .O(\^buff2_reg [72:69]),
        .S({\buff3[72]_i_6_n_0 ,\buff3[72]_i_7_n_0 ,\buff3[72]_i_8_n_0 ,\buff3[72]_i_9_n_0 }));
  FDRE \buff3_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [73]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff3_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [74]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff3_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [75]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff3_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [76]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \buff3_reg[76]_i_1 
       (.CI(\buff3_reg[72]_i_1_n_0 ),
        .CO({\buff3_reg[76]_i_1_n_0 ,\buff3_reg[76]_i_1_n_1 ,\buff3_reg[76]_i_1_n_2 ,\buff3_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[76]_i_2_n_0 ,\buff3[76]_i_3_n_0 ,\buff3[76]_i_4_n_0 ,\buff3[76]_i_5_n_0 }),
        .O(\^buff2_reg [76:73]),
        .S({\buff3[76]_i_6_n_0 ,\buff3[76]_i_7_n_0 ,\buff3[76]_i_8_n_0 ,\buff3[76]_i_9_n_0 }));
  FDRE \buff3_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [77]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \buff3_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [78]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff3_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [79]),
        .Q(Q[11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2 " *) 
  SRL16E \buff3_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0_n_0 ),
        .Q(D[7]));
  FDRE \buff3_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [80]),
        .Q(Q[12]),
        .R(1'b0));
  CARRY4 \buff3_reg[80]_i_1 
       (.CI(\buff3_reg[76]_i_1_n_0 ),
        .CO({\buff3_reg[80]_i_1_n_0 ,\buff3_reg[80]_i_1_n_1 ,\buff3_reg[80]_i_1_n_2 ,\buff3_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[80]_i_2_n_0 ,\buff3[80]_i_3_n_0 ,\buff3[80]_i_4_n_0 ,\buff3[80]_i_5_n_0 }),
        .O(\^buff2_reg [80:77]),
        .S({\buff3[80]_i_6_n_0 ,\buff3[80]_i_7_n_0 ,\buff3[80]_i_8_n_0 ,\buff3[80]_i_9_n_0 }));
  FDRE \buff3_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [81]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff3_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [82]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff3_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [83]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff3_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [84]),
        .Q(Q[16]),
        .R(1'b0));
  CARRY4 \buff3_reg[84]_i_1 
       (.CI(\buff3_reg[80]_i_1_n_0 ),
        .CO({\buff3_reg[84]_i_1_n_0 ,\buff3_reg[84]_i_1_n_1 ,\buff3_reg[84]_i_1_n_2 ,\buff3_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[84]_i_2_n_0 ,\buff3[84]_i_3_n_0 ,\buff3[84]_i_4_n_0 ,\buff3[84]_i_5_n_0 }),
        .O(\^buff2_reg [84:81]),
        .S({\buff3[84]_i_6_n_0 ,\buff3[84]_i_7_n_0 ,\buff3[84]_i_8_n_0 ,\buff3[84]_i_9_n_0 }));
  FDRE \buff3_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [85]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff3_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [86]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff3_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [87]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \buff3_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [88]),
        .Q(Q[20]),
        .R(1'b0));
  CARRY4 \buff3_reg[88]_i_1 
       (.CI(\buff3_reg[84]_i_1_n_0 ),
        .CO({\buff3_reg[88]_i_1_n_0 ,\buff3_reg[88]_i_1_n_1 ,\buff3_reg[88]_i_1_n_2 ,\buff3_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[88]_i_2_n_0 ,\buff3[88]_i_3_n_0 ,\buff3[88]_i_4_n_0 ,\buff3[88]_i_5_n_0 }),
        .O(\^buff2_reg [88:85]),
        .S({\buff3[88]_i_6_n_0 ,\buff3[88]_i_7_n_0 ,\buff3[88]_i_8_n_0 ,\buff3[88]_i_9_n_0 }));
  FDRE \buff3_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [89]),
        .Q(Q[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[8]_srl2 " *) 
  SRL16E \buff3_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0_n_0 ),
        .Q(D[8]));
  FDRE \buff3_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [90]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff3_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [91]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff3_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [92]),
        .Q(Q[24]),
        .R(1'b0));
  CARRY4 \buff3_reg[92]_i_1 
       (.CI(\buff3_reg[88]_i_1_n_0 ),
        .CO({\buff3_reg[92]_i_1_n_0 ,\buff3_reg[92]_i_1_n_1 ,\buff3_reg[92]_i_1_n_2 ,\buff3_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[92]_i_2_n_0 ,\buff3[92]_i_3_n_0 ,\buff3[92]_i_4_n_0 ,\buff3[92]_i_5_n_0 }),
        .O(\^buff2_reg [92:89]),
        .S({\buff3[92]_i_6_n_0 ,\buff3[92]_i_7_n_0 ,\buff3[92]_i_8_n_0 ,\buff3[92]_i_9_n_0 }));
  FDRE \buff3_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [93]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff3_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [94]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff3_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [95]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \buff3_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [96]),
        .Q(Q[28]),
        .R(1'b0));
  CARRY4 \buff3_reg[96]_i_1 
       (.CI(\buff3_reg[92]_i_1_n_0 ),
        .CO({\buff3_reg[96]_i_1_n_0 ,\buff3_reg[96]_i_1_n_1 ,\buff3_reg[96]_i_1_n_2 ,\buff3_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[96]_i_2_n_0 ,\buff3[96]_i_3_n_0 ,\buff3[96]_i_4_n_0 ,\buff3[96]_i_5_n_0 }),
        .O(\^buff2_reg [96:93]),
        .S({\buff3[96]_i_6_n_0 ,\buff3[96]_i_7_n_0 ,\buff3[96]_i_8_n_0 ,\buff3[96]_i_9_n_0 }));
  FDRE \buff3_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [97]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \buff3_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [98]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \buff3_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [99]),
        .Q(Q[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U6/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[9]_srl2 " *) 
  SRL16E \buff3_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0_n_0 ),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b1),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b1),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b1),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b1),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb_Mul6S_0" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_20
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [33:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_113;
  wire buff1_reg__1_n_114;
  wire buff1_reg__1_n_115;
  wire buff1_reg__1_n_116;
  wire buff1_reg__1_n_117;
  wire buff1_reg__1_n_118;
  wire buff1_reg__1_n_119;
  wire buff1_reg__1_n_120;
  wire buff1_reg__1_n_121;
  wire buff1_reg__1_n_122;
  wire buff1_reg__1_n_123;
  wire buff1_reg__1_n_124;
  wire buff1_reg__1_n_125;
  wire buff1_reg__1_n_126;
  wire buff1_reg__1_n_127;
  wire buff1_reg__1_n_128;
  wire buff1_reg__1_n_129;
  wire buff1_reg__1_n_130;
  wire buff1_reg__1_n_131;
  wire buff1_reg__1_n_132;
  wire buff1_reg__1_n_133;
  wire buff1_reg__1_n_134;
  wire buff1_reg__1_n_135;
  wire buff1_reg__1_n_136;
  wire buff1_reg__1_n_137;
  wire buff1_reg__1_n_138;
  wire buff1_reg__1_n_139;
  wire buff1_reg__1_n_140;
  wire buff1_reg__1_n_141;
  wire buff1_reg__1_n_142;
  wire buff1_reg__1_n_143;
  wire buff1_reg__1_n_144;
  wire buff1_reg__1_n_145;
  wire buff1_reg__1_n_146;
  wire buff1_reg__1_n_147;
  wire buff1_reg__1_n_148;
  wire buff1_reg__1_n_149;
  wire buff1_reg__1_n_150;
  wire buff1_reg__1_n_151;
  wire buff1_reg__1_n_152;
  wire buff1_reg__1_n_153;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [100:33]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__1_n_0 ;
  wire \buff2_reg[15]__1_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire buff2_reg__1_n_100;
  wire buff2_reg__1_n_101;
  wire buff2_reg__1_n_102;
  wire buff2_reg__1_n_103;
  wire buff2_reg__1_n_104;
  wire buff2_reg__1_n_105;
  wire buff2_reg__1_n_58;
  wire buff2_reg__1_n_59;
  wire buff2_reg__1_n_60;
  wire buff2_reg__1_n_61;
  wire buff2_reg__1_n_62;
  wire buff2_reg__1_n_63;
  wire buff2_reg__1_n_64;
  wire buff2_reg__1_n_65;
  wire buff2_reg__1_n_66;
  wire buff2_reg__1_n_67;
  wire buff2_reg__1_n_68;
  wire buff2_reg__1_n_69;
  wire buff2_reg__1_n_70;
  wire buff2_reg__1_n_71;
  wire buff2_reg__1_n_72;
  wire buff2_reg__1_n_73;
  wire buff2_reg__1_n_74;
  wire buff2_reg__1_n_75;
  wire buff2_reg__1_n_76;
  wire buff2_reg__1_n_77;
  wire buff2_reg__1_n_78;
  wire buff2_reg__1_n_79;
  wire buff2_reg__1_n_80;
  wire buff2_reg__1_n_81;
  wire buff2_reg__1_n_82;
  wire buff2_reg__1_n_83;
  wire buff2_reg__1_n_84;
  wire buff2_reg__1_n_85;
  wire buff2_reg__1_n_86;
  wire buff2_reg__1_n_87;
  wire buff2_reg__1_n_88;
  wire buff2_reg__1_n_89;
  wire buff2_reg__1_n_90;
  wire buff2_reg__1_n_91;
  wire buff2_reg__1_n_92;
  wire buff2_reg__1_n_93;
  wire buff2_reg__1_n_94;
  wire buff2_reg__1_n_95;
  wire buff2_reg__1_n_96;
  wire buff2_reg__1_n_97;
  wire buff2_reg__1_n_98;
  wire buff2_reg__1_n_99;
  wire buff2_reg__3_n_100;
  wire buff2_reg__3_n_101;
  wire buff2_reg__3_n_102;
  wire buff2_reg__3_n_103;
  wire buff2_reg__3_n_104;
  wire buff2_reg__3_n_105;
  wire buff2_reg__3_n_58;
  wire buff2_reg__3_n_59;
  wire buff2_reg__3_n_60;
  wire buff2_reg__3_n_61;
  wire buff2_reg__3_n_62;
  wire buff2_reg__3_n_63;
  wire buff2_reg__3_n_64;
  wire buff2_reg__3_n_65;
  wire buff2_reg__3_n_66;
  wire buff2_reg__3_n_67;
  wire buff2_reg__3_n_68;
  wire buff2_reg__3_n_69;
  wire buff2_reg__3_n_70;
  wire buff2_reg__3_n_71;
  wire buff2_reg__3_n_72;
  wire buff2_reg__3_n_73;
  wire buff2_reg__3_n_74;
  wire buff2_reg__3_n_75;
  wire buff2_reg__3_n_76;
  wire buff2_reg__3_n_77;
  wire buff2_reg__3_n_78;
  wire buff2_reg__3_n_79;
  wire buff2_reg__3_n_80;
  wire buff2_reg__3_n_81;
  wire buff2_reg__3_n_82;
  wire buff2_reg__3_n_83;
  wire buff2_reg__3_n_84;
  wire buff2_reg__3_n_85;
  wire buff2_reg__3_n_86;
  wire buff2_reg__3_n_87;
  wire buff2_reg__3_n_88;
  wire buff2_reg__3_n_89;
  wire buff2_reg__3_n_90;
  wire buff2_reg__3_n_91;
  wire buff2_reg__3_n_92;
  wire buff2_reg__3_n_93;
  wire buff2_reg__3_n_94;
  wire buff2_reg__3_n_95;
  wire buff2_reg__3_n_96;
  wire buff2_reg__3_n_97;
  wire buff2_reg__3_n_98;
  wire buff2_reg__3_n_99;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire \buff3[100]_i_2_n_0 ;
  wire \buff3[100]_i_3__1_n_0 ;
  wire \buff3[100]_i_4__1_n_0 ;
  wire \buff3[100]_i_5__1_n_0 ;
  wire \buff3[100]_i_6__1_n_0 ;
  wire \buff3[100]_i_7__1_n_0 ;
  wire \buff3[100]_i_8_n_0 ;
  wire \buff3[36]_i_2_n_0 ;
  wire \buff3[36]_i_3_n_0 ;
  wire \buff3[36]_i_4_n_0 ;
  wire \buff3[40]_i_2_n_0 ;
  wire \buff3[40]_i_3_n_0 ;
  wire \buff3[40]_i_4_n_0 ;
  wire \buff3[40]_i_5_n_0 ;
  wire \buff3[44]_i_2_n_0 ;
  wire \buff3[44]_i_3_n_0 ;
  wire \buff3[44]_i_4_n_0 ;
  wire \buff3[44]_i_5_n_0 ;
  wire \buff3[48]_i_2_n_0 ;
  wire \buff3[48]_i_3_n_0 ;
  wire \buff3[48]_i_4_n_0 ;
  wire \buff3[48]_i_5_n_0 ;
  wire \buff3[52]_i_2_n_0 ;
  wire \buff3[52]_i_3_n_0 ;
  wire \buff3[52]_i_4_n_0 ;
  wire \buff3[52]_i_5_n_0 ;
  wire \buff3[56]_i_2_n_0 ;
  wire \buff3[56]_i_3_n_0 ;
  wire \buff3[56]_i_4_n_0 ;
  wire \buff3[56]_i_5_n_0 ;
  wire \buff3[60]_i_2_n_0 ;
  wire \buff3[60]_i_3_n_0 ;
  wire \buff3[60]_i_4_n_0 ;
  wire \buff3[60]_i_5_n_0 ;
  wire \buff3[64]_i_2_n_0 ;
  wire \buff3[64]_i_3_n_0 ;
  wire \buff3[64]_i_4_n_0 ;
  wire \buff3[64]_i_5_n_0 ;
  wire \buff3[68]_i_2_n_0 ;
  wire \buff3[68]_i_3_n_0 ;
  wire \buff3[68]_i_4_n_0 ;
  wire \buff3[68]_i_5_n_0 ;
  wire \buff3[72]_i_2_n_0 ;
  wire \buff3[72]_i_3_n_0 ;
  wire \buff3[72]_i_4_n_0 ;
  wire \buff3[72]_i_5_n_0 ;
  wire \buff3[72]_i_6_n_0 ;
  wire \buff3[72]_i_7_n_0 ;
  wire \buff3[72]_i_8_n_0 ;
  wire \buff3[72]_i_9_n_0 ;
  wire \buff3[76]_i_2_n_0 ;
  wire \buff3[76]_i_3_n_0 ;
  wire \buff3[76]_i_4_n_0 ;
  wire \buff3[76]_i_5_n_0 ;
  wire \buff3[76]_i_6_n_0 ;
  wire \buff3[76]_i_7_n_0 ;
  wire \buff3[76]_i_8_n_0 ;
  wire \buff3[76]_i_9_n_0 ;
  wire \buff3[80]_i_2_n_0 ;
  wire \buff3[80]_i_3_n_0 ;
  wire \buff3[80]_i_4_n_0 ;
  wire \buff3[80]_i_5_n_0 ;
  wire \buff3[80]_i_6_n_0 ;
  wire \buff3[80]_i_7_n_0 ;
  wire \buff3[80]_i_8_n_0 ;
  wire \buff3[80]_i_9_n_0 ;
  wire \buff3[84]_i_2__1_n_0 ;
  wire \buff3[84]_i_3__1_n_0 ;
  wire \buff3[84]_i_4_n_0 ;
  wire \buff3[84]_i_5_n_0 ;
  wire \buff3[84]_i_6_n_0 ;
  wire \buff3[84]_i_7_n_0 ;
  wire \buff3[84]_i_8_n_0 ;
  wire \buff3[84]_i_9__1_n_0 ;
  wire \buff3[88]_i_2__1_n_0 ;
  wire \buff3[88]_i_3__1_n_0 ;
  wire \buff3[88]_i_4__1_n_0 ;
  wire \buff3[88]_i_5__1_n_0 ;
  wire \buff3[88]_i_6_n_0 ;
  wire \buff3[88]_i_7_n_0 ;
  wire \buff3[88]_i_8_n_0 ;
  wire \buff3[88]_i_9_n_0 ;
  wire \buff3[92]_i_2__1_n_0 ;
  wire \buff3[92]_i_3__1_n_0 ;
  wire \buff3[92]_i_4__1_n_0 ;
  wire \buff3[92]_i_5__1_n_0 ;
  wire \buff3[92]_i_6_n_0 ;
  wire \buff3[92]_i_7_n_0 ;
  wire \buff3[92]_i_8_n_0 ;
  wire \buff3[92]_i_9_n_0 ;
  wire \buff3[96]_i_2__1_n_0 ;
  wire \buff3[96]_i_3__1_n_0 ;
  wire \buff3[96]_i_4__1_n_0 ;
  wire \buff3[96]_i_5__1_n_0 ;
  wire \buff3[96]_i_6_n_0 ;
  wire \buff3[96]_i_7_n_0 ;
  wire \buff3[96]_i_8_n_0 ;
  wire \buff3[96]_i_9_n_0 ;
  wire \buff3_reg[100]_i_1_n_1 ;
  wire \buff3_reg[100]_i_1_n_2 ;
  wire \buff3_reg[100]_i_1_n_3 ;
  wire \buff3_reg[36]_i_1_n_0 ;
  wire \buff3_reg[36]_i_1_n_1 ;
  wire \buff3_reg[36]_i_1_n_2 ;
  wire \buff3_reg[36]_i_1_n_3 ;
  wire \buff3_reg[40]_i_1_n_0 ;
  wire \buff3_reg[40]_i_1_n_1 ;
  wire \buff3_reg[40]_i_1_n_2 ;
  wire \buff3_reg[40]_i_1_n_3 ;
  wire \buff3_reg[44]_i_1_n_0 ;
  wire \buff3_reg[44]_i_1_n_1 ;
  wire \buff3_reg[44]_i_1_n_2 ;
  wire \buff3_reg[44]_i_1_n_3 ;
  wire \buff3_reg[48]_i_1_n_0 ;
  wire \buff3_reg[48]_i_1_n_1 ;
  wire \buff3_reg[48]_i_1_n_2 ;
  wire \buff3_reg[48]_i_1_n_3 ;
  wire \buff3_reg[52]_i_1_n_0 ;
  wire \buff3_reg[52]_i_1_n_1 ;
  wire \buff3_reg[52]_i_1_n_2 ;
  wire \buff3_reg[52]_i_1_n_3 ;
  wire \buff3_reg[56]_i_1_n_0 ;
  wire \buff3_reg[56]_i_1_n_1 ;
  wire \buff3_reg[56]_i_1_n_2 ;
  wire \buff3_reg[56]_i_1_n_3 ;
  wire \buff3_reg[60]_i_1_n_0 ;
  wire \buff3_reg[60]_i_1_n_1 ;
  wire \buff3_reg[60]_i_1_n_2 ;
  wire \buff3_reg[60]_i_1_n_3 ;
  wire \buff3_reg[64]_i_1_n_0 ;
  wire \buff3_reg[64]_i_1_n_1 ;
  wire \buff3_reg[64]_i_1_n_2 ;
  wire \buff3_reg[64]_i_1_n_3 ;
  wire \buff3_reg[68]_i_1_n_0 ;
  wire \buff3_reg[68]_i_1_n_1 ;
  wire \buff3_reg[68]_i_1_n_2 ;
  wire \buff3_reg[68]_i_1_n_3 ;
  wire \buff3_reg[72]_i_1_n_0 ;
  wire \buff3_reg[72]_i_1_n_1 ;
  wire \buff3_reg[72]_i_1_n_2 ;
  wire \buff3_reg[72]_i_1_n_3 ;
  wire \buff3_reg[76]_i_1_n_0 ;
  wire \buff3_reg[76]_i_1_n_1 ;
  wire \buff3_reg[76]_i_1_n_2 ;
  wire \buff3_reg[76]_i_1_n_3 ;
  wire \buff3_reg[80]_i_1_n_0 ;
  wire \buff3_reg[80]_i_1_n_1 ;
  wire \buff3_reg[80]_i_1_n_2 ;
  wire \buff3_reg[80]_i_1_n_3 ;
  wire \buff3_reg[84]_i_1_n_0 ;
  wire \buff3_reg[84]_i_1_n_1 ;
  wire \buff3_reg[84]_i_1_n_2 ;
  wire \buff3_reg[84]_i_1_n_3 ;
  wire \buff3_reg[88]_i_1_n_0 ;
  wire \buff3_reg[88]_i_1_n_1 ;
  wire \buff3_reg[88]_i_1_n_2 ;
  wire \buff3_reg[88]_i_1_n_3 ;
  wire \buff3_reg[92]_i_1_n_0 ;
  wire \buff3_reg[92]_i_1_n_1 ;
  wire \buff3_reg[92]_i_1_n_2 ;
  wire \buff3_reg[92]_i_1_n_3 ;
  wire \buff3_reg[96]_i_1_n_0 ;
  wire \buff3_reg[96]_i_1_n_1 ;
  wire \buff3_reg[96]_i_1_n_2 ;
  wire \buff3_reg[96]_i_1_n_3 ;
  wire grp_fu_545_ce;
  (* RTL_KEEP = "true" *) wire [33:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__1_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_105),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_95),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_94),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_93),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_92),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_91),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_90),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_89),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_104),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_103),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_102),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_101),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_100),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_99),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_98),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_97),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_96),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__1_n_58,buff2_reg__1_n_59,buff2_reg__1_n_60,buff2_reg__1_n_61,buff2_reg__1_n_62,buff2_reg__1_n_63,buff2_reg__1_n_64,buff2_reg__1_n_65,buff2_reg__1_n_66,buff2_reg__1_n_67,buff2_reg__1_n_68,buff2_reg__1_n_69,buff2_reg__1_n_70,buff2_reg__1_n_71,buff2_reg__1_n_72,buff2_reg__1_n_73,buff2_reg__1_n_74,buff2_reg__1_n_75,buff2_reg__1_n_76,buff2_reg__1_n_77,buff2_reg__1_n_78,buff2_reg__1_n_79,buff2_reg__1_n_80,buff2_reg__1_n_81,buff2_reg__1_n_82,buff2_reg__1_n_83,buff2_reg__1_n_84,buff2_reg__1_n_85,buff2_reg__1_n_86,buff2_reg__1_n_87,buff2_reg__1_n_88,buff2_reg__1_n_89,buff2_reg__1_n_90,buff2_reg__1_n_91,buff2_reg__1_n_92,buff2_reg__1_n_93,buff2_reg__1_n_94,buff2_reg__1_n_95,buff2_reg__1_n_96,buff2_reg__1_n_97,buff2_reg__1_n_98,buff2_reg__1_n_99,buff2_reg__1_n_100,buff2_reg__1_n_101,buff2_reg__1_n_102,buff2_reg__1_n_103,buff2_reg__1_n_104,buff2_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff2_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__3_n_58,buff2_reg__3_n_59,buff2_reg__3_n_60,buff2_reg__3_n_61,buff2_reg__3_n_62,buff2_reg__3_n_63,buff2_reg__3_n_64,buff2_reg__3_n_65,buff2_reg__3_n_66,buff2_reg__3_n_67,buff2_reg__3_n_68,buff2_reg__3_n_69,buff2_reg__3_n_70,buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74,buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78,buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82,buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86,buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90,buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94,buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98,buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102,buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff2_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff3[100]_i_2 
       (.I0(buff2_reg__1_n_58),
        .I1(buff2_reg_n_75),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_3__1 
       (.I0(buff2_reg_n_77),
        .I1(buff2_reg__1_n_60),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_4__1 
       (.I0(buff2_reg_n_78),
        .I1(buff2_reg__1_n_61),
        .I2(buff2_reg_n_77),
        .I3(buff2_reg__1_n_60),
        .O(\buff3[100]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff3[100]_i_5__1 
       (.I0(buff2_reg_n_74),
        .I1(buff2_reg_n_73),
        .O(\buff3[100]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff3[100]_i_6__1 
       (.I0(buff2_reg__1_n_59),
        .I1(buff2_reg_n_76),
        .I2(buff2_reg_n_75),
        .I3(buff2_reg__1_n_58),
        .I4(buff2_reg_n_74),
        .O(\buff3[100]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_7__1 
       (.I0(buff2_reg__1_n_60),
        .I1(buff2_reg_n_77),
        .I2(buff2_reg__1_n_58),
        .I3(buff2_reg_n_75),
        .I4(buff2_reg__1_n_59),
        .I5(buff2_reg_n_76),
        .O(\buff3[100]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_8 
       (.I0(buff2_reg__1_n_61),
        .I1(buff2_reg_n_78),
        .I2(buff2_reg__1_n_59),
        .I3(buff2_reg_n_76),
        .I4(buff2_reg__1_n_60),
        .I5(buff2_reg_n_77),
        .O(\buff3[100]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_2 
       (.I0(buff2_reg__3_n_103),
        .I1(\buff2_reg_n_0_[2] ),
        .O(\buff3[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_3 
       (.I0(buff2_reg__3_n_104),
        .I1(\buff2_reg_n_0_[1] ),
        .O(\buff3[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_4 
       (.I0(buff2_reg__3_n_105),
        .I1(\buff2_reg_n_0_[0] ),
        .O(\buff3[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_2 
       (.I0(buff2_reg__3_n_99),
        .I1(\buff2_reg_n_0_[6] ),
        .O(\buff3[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_3 
       (.I0(buff2_reg__3_n_100),
        .I1(\buff2_reg_n_0_[5] ),
        .O(\buff3[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_4 
       (.I0(buff2_reg__3_n_101),
        .I1(\buff2_reg_n_0_[4] ),
        .O(\buff3[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_5 
       (.I0(buff2_reg__3_n_102),
        .I1(\buff2_reg_n_0_[3] ),
        .O(\buff3[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_2 
       (.I0(buff2_reg__3_n_95),
        .I1(\buff2_reg_n_0_[10] ),
        .O(\buff3[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_3 
       (.I0(buff2_reg__3_n_96),
        .I1(\buff2_reg_n_0_[9] ),
        .O(\buff3[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_4 
       (.I0(buff2_reg__3_n_97),
        .I1(\buff2_reg_n_0_[8] ),
        .O(\buff3[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_5 
       (.I0(buff2_reg__3_n_98),
        .I1(\buff2_reg_n_0_[7] ),
        .O(\buff3[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_2 
       (.I0(buff2_reg__3_n_91),
        .I1(\buff2_reg_n_0_[14] ),
        .O(\buff3[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_3 
       (.I0(buff2_reg__3_n_92),
        .I1(\buff2_reg_n_0_[13] ),
        .O(\buff3[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_4 
       (.I0(buff2_reg__3_n_93),
        .I1(\buff2_reg_n_0_[12] ),
        .O(\buff3[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_5 
       (.I0(buff2_reg__3_n_94),
        .I1(\buff2_reg_n_0_[11] ),
        .O(\buff3[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_2 
       (.I0(buff2_reg__3_n_87),
        .I1(buff2_reg__1_n_104),
        .O(\buff3[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_3 
       (.I0(buff2_reg__3_n_88),
        .I1(buff2_reg__1_n_105),
        .O(\buff3[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_4 
       (.I0(buff2_reg__3_n_89),
        .I1(\buff2_reg_n_0_[16] ),
        .O(\buff3[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_5 
       (.I0(buff2_reg__3_n_90),
        .I1(\buff2_reg_n_0_[15] ),
        .O(\buff3[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_2 
       (.I0(buff2_reg__3_n_83),
        .I1(buff2_reg__1_n_100),
        .O(\buff3[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_3 
       (.I0(buff2_reg__3_n_84),
        .I1(buff2_reg__1_n_101),
        .O(\buff3[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_4 
       (.I0(buff2_reg__3_n_85),
        .I1(buff2_reg__1_n_102),
        .O(\buff3[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_5 
       (.I0(buff2_reg__3_n_86),
        .I1(buff2_reg__1_n_103),
        .O(\buff3[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_2 
       (.I0(buff2_reg__3_n_79),
        .I1(buff2_reg__1_n_96),
        .O(\buff3[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_3 
       (.I0(buff2_reg__3_n_80),
        .I1(buff2_reg__1_n_97),
        .O(\buff3[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_4 
       (.I0(buff2_reg__3_n_81),
        .I1(buff2_reg__1_n_98),
        .O(\buff3[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_5 
       (.I0(buff2_reg__3_n_82),
        .I1(buff2_reg__1_n_99),
        .O(\buff3[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_2 
       (.I0(buff2_reg__3_n_75),
        .I1(buff2_reg__1_n_92),
        .O(\buff3[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_3 
       (.I0(buff2_reg__3_n_76),
        .I1(buff2_reg__1_n_93),
        .O(\buff3[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_4 
       (.I0(buff2_reg__3_n_77),
        .I1(buff2_reg__1_n_94),
        .O(\buff3[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_5 
       (.I0(buff2_reg__3_n_78),
        .I1(buff2_reg__1_n_95),
        .O(\buff3[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[68]_i_2 
       (.I0(buff2_reg_n_105),
        .I1(buff2_reg__1_n_88),
        .I2(buff2_reg__3_n_71),
        .O(\buff3[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_3 
       (.I0(buff2_reg__3_n_72),
        .I1(buff2_reg__1_n_89),
        .O(\buff3[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_4 
       (.I0(buff2_reg__3_n_73),
        .I1(buff2_reg__1_n_90),
        .O(\buff3[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_5 
       (.I0(buff2_reg__3_n_74),
        .I1(buff2_reg__1_n_91),
        .O(\buff3[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_2 
       (.I0(buff2_reg_n_102),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg__3_n_68),
        .O(\buff3[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_3 
       (.I0(buff2_reg_n_103),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg__3_n_69),
        .O(\buff3[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_4 
       (.I0(buff2_reg_n_104),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg__3_n_70),
        .O(\buff3[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[72]_i_5 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__1_n_87),
        .O(\buff3[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_6 
       (.I0(buff2_reg__3_n_68),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg_n_102),
        .I3(buff2_reg__1_n_84),
        .I4(buff2_reg_n_101),
        .I5(buff2_reg__3_n_67),
        .O(\buff3[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_7 
       (.I0(buff2_reg__3_n_69),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg_n_103),
        .I3(buff2_reg__1_n_85),
        .I4(buff2_reg_n_102),
        .I5(buff2_reg__3_n_68),
        .O(\buff3[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_8 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg_n_104),
        .I3(buff2_reg__1_n_86),
        .I4(buff2_reg_n_103),
        .I5(buff2_reg__3_n_69),
        .O(\buff3[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff3[72]_i_9 
       (.I0(buff2_reg__1_n_87),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__3_n_70),
        .I3(buff2_reg__1_n_88),
        .I4(buff2_reg_n_105),
        .O(\buff3[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_2 
       (.I0(buff2_reg_n_98),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg__3_n_64),
        .O(\buff3[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_3 
       (.I0(buff2_reg_n_99),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg__3_n_65),
        .O(\buff3[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_4 
       (.I0(buff2_reg_n_100),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg__3_n_66),
        .O(\buff3[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_5 
       (.I0(buff2_reg_n_101),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg__3_n_67),
        .O(\buff3[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_6 
       (.I0(buff2_reg__3_n_64),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg_n_98),
        .I3(buff2_reg__1_n_80),
        .I4(buff2_reg_n_97),
        .I5(buff2_reg__3_n_63),
        .O(\buff3[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_7 
       (.I0(buff2_reg__3_n_65),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg_n_99),
        .I3(buff2_reg__1_n_81),
        .I4(buff2_reg_n_98),
        .I5(buff2_reg__3_n_64),
        .O(\buff3[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_8 
       (.I0(buff2_reg__3_n_66),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg_n_100),
        .I3(buff2_reg__1_n_82),
        .I4(buff2_reg_n_99),
        .I5(buff2_reg__3_n_65),
        .O(\buff3[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_9 
       (.I0(buff2_reg__3_n_67),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg_n_101),
        .I3(buff2_reg__1_n_83),
        .I4(buff2_reg_n_100),
        .I5(buff2_reg__3_n_66),
        .O(\buff3[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_2 
       (.I0(buff2_reg_n_94),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg__3_n_60),
        .O(\buff3[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_3 
       (.I0(buff2_reg_n_95),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg__3_n_61),
        .O(\buff3[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_4 
       (.I0(buff2_reg_n_96),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg__3_n_62),
        .O(\buff3[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_5 
       (.I0(buff2_reg_n_97),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg__3_n_63),
        .O(\buff3[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_6 
       (.I0(buff2_reg__3_n_60),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg_n_94),
        .I3(buff2_reg__1_n_76),
        .I4(buff2_reg_n_93),
        .I5(buff2_reg__3_n_59),
        .O(\buff3[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_7 
       (.I0(buff2_reg__3_n_61),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg_n_95),
        .I3(buff2_reg__1_n_77),
        .I4(buff2_reg_n_94),
        .I5(buff2_reg__3_n_60),
        .O(\buff3[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_8 
       (.I0(buff2_reg__3_n_62),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg_n_96),
        .I3(buff2_reg__1_n_78),
        .I4(buff2_reg_n_95),
        .I5(buff2_reg__3_n_61),
        .O(\buff3[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_9 
       (.I0(buff2_reg__3_n_63),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg_n_97),
        .I3(buff2_reg__1_n_79),
        .I4(buff2_reg_n_96),
        .I5(buff2_reg__3_n_62),
        .O(\buff3[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_2__1 
       (.I0(buff2_reg_n_91),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_90),
        .I3(buff2_reg__1_n_73),
        .O(\buff3[84]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_3__1 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_74),
        .O(\buff3[84]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff3[84]_i_4 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg__3_n_58),
        .O(\buff3[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[84]_i_5 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .O(\buff3[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_6 
       (.I0(buff2_reg__1_n_74),
        .I1(buff2_reg_n_91),
        .I2(buff2_reg__1_n_72),
        .I3(buff2_reg_n_89),
        .I4(buff2_reg__1_n_73),
        .I5(buff2_reg_n_90),
        .O(\buff3[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_7 
       (.I0(buff2_reg__1_n_75),
        .I1(buff2_reg_n_92),
        .I2(buff2_reg__1_n_73),
        .I3(buff2_reg_n_90),
        .I4(buff2_reg__1_n_74),
        .I5(buff2_reg_n_91),
        .O(\buff3[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff3[84]_i_8 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_75),
        .I4(buff2_reg_n_92),
        .O(\buff3[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff3[84]_i_9__1 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .I3(buff2_reg__3_n_59),
        .I4(buff2_reg__1_n_76),
        .I5(buff2_reg_n_93),
        .O(\buff3[84]_i_9__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_2__1 
       (.I0(buff2_reg_n_87),
        .I1(buff2_reg__1_n_70),
        .I2(buff2_reg_n_86),
        .I3(buff2_reg__1_n_69),
        .O(\buff3[88]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_3__1 
       (.I0(buff2_reg_n_88),
        .I1(buff2_reg__1_n_71),
        .I2(buff2_reg_n_87),
        .I3(buff2_reg__1_n_70),
        .O(\buff3[88]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_4__1 
       (.I0(buff2_reg_n_89),
        .I1(buff2_reg__1_n_72),
        .I2(buff2_reg_n_88),
        .I3(buff2_reg__1_n_71),
        .O(\buff3[88]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_5__1 
       (.I0(buff2_reg_n_90),
        .I1(buff2_reg__1_n_73),
        .I2(buff2_reg_n_89),
        .I3(buff2_reg__1_n_72),
        .O(\buff3[88]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_6 
       (.I0(buff2_reg__1_n_70),
        .I1(buff2_reg_n_87),
        .I2(buff2_reg__1_n_68),
        .I3(buff2_reg_n_85),
        .I4(buff2_reg__1_n_69),
        .I5(buff2_reg_n_86),
        .O(\buff3[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_7 
       (.I0(buff2_reg__1_n_71),
        .I1(buff2_reg_n_88),
        .I2(buff2_reg__1_n_69),
        .I3(buff2_reg_n_86),
        .I4(buff2_reg__1_n_70),
        .I5(buff2_reg_n_87),
        .O(\buff3[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_8 
       (.I0(buff2_reg__1_n_72),
        .I1(buff2_reg_n_89),
        .I2(buff2_reg__1_n_70),
        .I3(buff2_reg_n_87),
        .I4(buff2_reg__1_n_71),
        .I5(buff2_reg_n_88),
        .O(\buff3[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_9 
       (.I0(buff2_reg__1_n_73),
        .I1(buff2_reg_n_90),
        .I2(buff2_reg__1_n_71),
        .I3(buff2_reg_n_88),
        .I4(buff2_reg__1_n_72),
        .I5(buff2_reg_n_89),
        .O(\buff3[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_2__1 
       (.I0(buff2_reg_n_83),
        .I1(buff2_reg__1_n_66),
        .I2(buff2_reg_n_82),
        .I3(buff2_reg__1_n_65),
        .O(\buff3[92]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_3__1 
       (.I0(buff2_reg_n_84),
        .I1(buff2_reg__1_n_67),
        .I2(buff2_reg_n_83),
        .I3(buff2_reg__1_n_66),
        .O(\buff3[92]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_4__1 
       (.I0(buff2_reg_n_85),
        .I1(buff2_reg__1_n_68),
        .I2(buff2_reg_n_84),
        .I3(buff2_reg__1_n_67),
        .O(\buff3[92]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_5__1 
       (.I0(buff2_reg_n_86),
        .I1(buff2_reg__1_n_69),
        .I2(buff2_reg_n_85),
        .I3(buff2_reg__1_n_68),
        .O(\buff3[92]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_6 
       (.I0(buff2_reg__1_n_66),
        .I1(buff2_reg_n_83),
        .I2(buff2_reg__1_n_64),
        .I3(buff2_reg_n_81),
        .I4(buff2_reg__1_n_65),
        .I5(buff2_reg_n_82),
        .O(\buff3[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_7 
       (.I0(buff2_reg__1_n_67),
        .I1(buff2_reg_n_84),
        .I2(buff2_reg__1_n_65),
        .I3(buff2_reg_n_82),
        .I4(buff2_reg__1_n_66),
        .I5(buff2_reg_n_83),
        .O(\buff3[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_8 
       (.I0(buff2_reg__1_n_68),
        .I1(buff2_reg_n_85),
        .I2(buff2_reg__1_n_66),
        .I3(buff2_reg_n_83),
        .I4(buff2_reg__1_n_67),
        .I5(buff2_reg_n_84),
        .O(\buff3[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_9 
       (.I0(buff2_reg__1_n_69),
        .I1(buff2_reg_n_86),
        .I2(buff2_reg__1_n_67),
        .I3(buff2_reg_n_84),
        .I4(buff2_reg__1_n_68),
        .I5(buff2_reg_n_85),
        .O(\buff3[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_2__1 
       (.I0(buff2_reg_n_79),
        .I1(buff2_reg__1_n_62),
        .I2(buff2_reg_n_78),
        .I3(buff2_reg__1_n_61),
        .O(\buff3[96]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_3__1 
       (.I0(buff2_reg_n_80),
        .I1(buff2_reg__1_n_63),
        .I2(buff2_reg_n_79),
        .I3(buff2_reg__1_n_62),
        .O(\buff3[96]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_4__1 
       (.I0(buff2_reg_n_81),
        .I1(buff2_reg__1_n_64),
        .I2(buff2_reg_n_80),
        .I3(buff2_reg__1_n_63),
        .O(\buff3[96]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_5__1 
       (.I0(buff2_reg_n_82),
        .I1(buff2_reg__1_n_65),
        .I2(buff2_reg_n_81),
        .I3(buff2_reg__1_n_64),
        .O(\buff3[96]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_6 
       (.I0(buff2_reg__1_n_62),
        .I1(buff2_reg_n_79),
        .I2(buff2_reg__1_n_60),
        .I3(buff2_reg_n_77),
        .I4(buff2_reg__1_n_61),
        .I5(buff2_reg_n_78),
        .O(\buff3[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_7 
       (.I0(buff2_reg__1_n_63),
        .I1(buff2_reg_n_80),
        .I2(buff2_reg__1_n_61),
        .I3(buff2_reg_n_78),
        .I4(buff2_reg__1_n_62),
        .I5(buff2_reg_n_79),
        .O(\buff3[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_8 
       (.I0(buff2_reg__1_n_64),
        .I1(buff2_reg_n_81),
        .I2(buff2_reg__1_n_62),
        .I3(buff2_reg_n_79),
        .I4(buff2_reg__1_n_63),
        .I5(buff2_reg_n_80),
        .O(\buff3[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_9 
       (.I0(buff2_reg__1_n_65),
        .I1(buff2_reg_n_82),
        .I2(buff2_reg__1_n_63),
        .I3(buff2_reg_n_80),
        .I4(buff2_reg__1_n_64),
        .I5(buff2_reg_n_81),
        .O(\buff3[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[0]_srl2 " *) 
  SRL16E \buff3_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0_n_0 ),
        .Q(D[0]));
  FDRE \buff3_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [100]),
        .Q(Q[32]),
        .R(1'b0));
  CARRY4 \buff3_reg[100]_i_1 
       (.CI(\buff3_reg[96]_i_1_n_0 ),
        .CO({\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED [3],\buff3_reg[100]_i_1_n_1 ,\buff3_reg[100]_i_1_n_2 ,\buff3_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buff3[100]_i_2_n_0 ,\buff3[100]_i_3__1_n_0 ,\buff3[100]_i_4__1_n_0 }),
        .O(\^buff2_reg [100:97]),
        .S({\buff3[100]_i_5__1_n_0 ,\buff3[100]_i_6__1_n_0 ,\buff3[100]_i_7__1_n_0 ,\buff3[100]_i_8_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[10]_srl2 " *) 
  SRL16E \buff3_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0_n_0 ),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[11]_srl2 " *) 
  SRL16E \buff3_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0_n_0 ),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[12]_srl2 " *) 
  SRL16E \buff3_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0_n_0 ),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[13]_srl2 " *) 
  SRL16E \buff3_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0_n_0 ),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[14]_srl2 " *) 
  SRL16E \buff3_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0_n_0 ),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[15]_srl2 " *) 
  SRL16E \buff3_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0_n_0 ),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[16]_srl2 " *) 
  SRL16E \buff3_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0_n_0 ),
        .Q(D[16]));
  FDRE \buff3_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \buff3_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \buff3_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[1]_srl2 " *) 
  SRL16E \buff3_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0_n_0 ),
        .Q(D[1]));
  FDRE \buff3_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \buff3_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \buff3_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \buff3_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \buff3_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \buff3_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \buff3_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \buff3_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(D[27]),
        .R(1'b0));
  FDRE \buff3_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(D[28]),
        .R(1'b0));
  FDRE \buff3_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[2]_srl2 " *) 
  SRL16E \buff3_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0_n_0 ),
        .Q(D[2]));
  FDRE \buff3_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(D[30]),
        .R(1'b0));
  FDRE \buff3_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[14]__1_n_0 ),
        .Q(D[31]),
        .R(1'b0));
  FDRE \buff3_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[15]__1_n_0 ),
        .Q(D[32]),
        .R(1'b0));
  FDRE \buff3_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \buff3_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \buff3_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \buff3_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [36]),
        .Q(D[36]),
        .R(1'b0));
  CARRY4 \buff3_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff3_reg[36]_i_1_n_0 ,\buff3_reg[36]_i_1_n_1 ,\buff3_reg[36]_i_1_n_2 ,\buff3_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105,1'b0}),
        .O(\^buff2_reg [36:33]),
        .S({\buff3[36]_i_2_n_0 ,\buff3[36]_i_3_n_0 ,\buff3[36]_i_4_n_0 ,\buff2_reg[16]__1_n_0 }));
  FDRE \buff3_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \buff3_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \buff3_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [39]),
        .Q(D[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[3]_srl2 " *) 
  SRL16E \buff3_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0_n_0 ),
        .Q(D[3]));
  FDRE \buff3_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [40]),
        .Q(D[40]),
        .R(1'b0));
  CARRY4 \buff3_reg[40]_i_1 
       (.CI(\buff3_reg[36]_i_1_n_0 ),
        .CO({\buff3_reg[40]_i_1_n_0 ,\buff3_reg[40]_i_1_n_1 ,\buff3_reg[40]_i_1_n_2 ,\buff3_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102}),
        .O(\^buff2_reg [40:37]),
        .S({\buff3[40]_i_2_n_0 ,\buff3[40]_i_3_n_0 ,\buff3[40]_i_4_n_0 ,\buff3[40]_i_5_n_0 }));
  FDRE \buff3_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \buff3_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \buff3_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \buff3_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [44]),
        .Q(D[44]),
        .R(1'b0));
  CARRY4 \buff3_reg[44]_i_1 
       (.CI(\buff3_reg[40]_i_1_n_0 ),
        .CO({\buff3_reg[44]_i_1_n_0 ,\buff3_reg[44]_i_1_n_1 ,\buff3_reg[44]_i_1_n_2 ,\buff3_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98}),
        .O(\^buff2_reg [44:41]),
        .S({\buff3[44]_i_2_n_0 ,\buff3[44]_i_3_n_0 ,\buff3[44]_i_4_n_0 ,\buff3[44]_i_5_n_0 }));
  FDRE \buff3_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \buff3_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \buff3_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \buff3_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [48]),
        .Q(D[48]),
        .R(1'b0));
  CARRY4 \buff3_reg[48]_i_1 
       (.CI(\buff3_reg[44]_i_1_n_0 ),
        .CO({\buff3_reg[48]_i_1_n_0 ,\buff3_reg[48]_i_1_n_1 ,\buff3_reg[48]_i_1_n_2 ,\buff3_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94}),
        .O(\^buff2_reg [48:45]),
        .S({\buff3[48]_i_2_n_0 ,\buff3[48]_i_3_n_0 ,\buff3[48]_i_4_n_0 ,\buff3[48]_i_5_n_0 }));
  FDRE \buff3_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [49]),
        .Q(D[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[4]_srl2 " *) 
  SRL16E \buff3_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0_n_0 ),
        .Q(D[4]));
  FDRE \buff3_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [50]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \buff3_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [51]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff3_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [52]),
        .Q(D[52]),
        .R(1'b0));
  CARRY4 \buff3_reg[52]_i_1 
       (.CI(\buff3_reg[48]_i_1_n_0 ),
        .CO({\buff3_reg[52]_i_1_n_0 ,\buff3_reg[52]_i_1_n_1 ,\buff3_reg[52]_i_1_n_2 ,\buff3_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90}),
        .O(\^buff2_reg [52:49]),
        .S({\buff3[52]_i_2_n_0 ,\buff3[52]_i_3_n_0 ,\buff3[52]_i_4_n_0 ,\buff3[52]_i_5_n_0 }));
  FDRE \buff3_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [53]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff3_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [54]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff3_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [55]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff3_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [56]),
        .Q(D[56]),
        .R(1'b0));
  CARRY4 \buff3_reg[56]_i_1 
       (.CI(\buff3_reg[52]_i_1_n_0 ),
        .CO({\buff3_reg[56]_i_1_n_0 ,\buff3_reg[56]_i_1_n_1 ,\buff3_reg[56]_i_1_n_2 ,\buff3_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86}),
        .O(\^buff2_reg [56:53]),
        .S({\buff3[56]_i_2_n_0 ,\buff3[56]_i_3_n_0 ,\buff3[56]_i_4_n_0 ,\buff3[56]_i_5_n_0 }));
  FDRE \buff3_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [57]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff3_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [58]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff3_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [59]),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[5]_srl2 " *) 
  SRL16E \buff3_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0_n_0 ),
        .Q(D[5]));
  FDRE \buff3_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [60]),
        .Q(D[60]),
        .R(1'b0));
  CARRY4 \buff3_reg[60]_i_1 
       (.CI(\buff3_reg[56]_i_1_n_0 ),
        .CO({\buff3_reg[60]_i_1_n_0 ,\buff3_reg[60]_i_1_n_1 ,\buff3_reg[60]_i_1_n_2 ,\buff3_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82}),
        .O(\^buff2_reg [60:57]),
        .S({\buff3[60]_i_2_n_0 ,\buff3[60]_i_3_n_0 ,\buff3[60]_i_4_n_0 ,\buff3[60]_i_5_n_0 }));
  FDRE \buff3_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [61]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \buff3_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [62]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \buff3_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [63]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \buff3_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [64]),
        .Q(D[64]),
        .R(1'b0));
  CARRY4 \buff3_reg[64]_i_1 
       (.CI(\buff3_reg[60]_i_1_n_0 ),
        .CO({\buff3_reg[64]_i_1_n_0 ,\buff3_reg[64]_i_1_n_1 ,\buff3_reg[64]_i_1_n_2 ,\buff3_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78}),
        .O(\^buff2_reg [64:61]),
        .S({\buff3[64]_i_2_n_0 ,\buff3[64]_i_3_n_0 ,\buff3[64]_i_4_n_0 ,\buff3[64]_i_5_n_0 }));
  FDRE \buff3_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [65]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \buff3_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [66]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \buff3_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [67]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \buff3_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [68]),
        .Q(Q[0]),
        .R(1'b0));
  CARRY4 \buff3_reg[68]_i_1 
       (.CI(\buff3_reg[64]_i_1_n_0 ),
        .CO({\buff3_reg[68]_i_1_n_0 ,\buff3_reg[68]_i_1_n_1 ,\buff3_reg[68]_i_1_n_2 ,\buff3_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74}),
        .O(\^buff2_reg [68:65]),
        .S({\buff3[68]_i_2_n_0 ,\buff3[68]_i_3_n_0 ,\buff3[68]_i_4_n_0 ,\buff3[68]_i_5_n_0 }));
  FDRE \buff3_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [69]),
        .Q(Q[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[6]_srl2 " *) 
  SRL16E \buff3_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0_n_0 ),
        .Q(D[6]));
  FDRE \buff3_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [70]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff3_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [71]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff3_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [72]),
        .Q(Q[4]),
        .R(1'b0));
  CARRY4 \buff3_reg[72]_i_1 
       (.CI(\buff3_reg[68]_i_1_n_0 ),
        .CO({\buff3_reg[72]_i_1_n_0 ,\buff3_reg[72]_i_1_n_1 ,\buff3_reg[72]_i_1_n_2 ,\buff3_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[72]_i_2_n_0 ,\buff3[72]_i_3_n_0 ,\buff3[72]_i_4_n_0 ,\buff3[72]_i_5_n_0 }),
        .O(\^buff2_reg [72:69]),
        .S({\buff3[72]_i_6_n_0 ,\buff3[72]_i_7_n_0 ,\buff3[72]_i_8_n_0 ,\buff3[72]_i_9_n_0 }));
  FDRE \buff3_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [73]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff3_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [74]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff3_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [75]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff3_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [76]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \buff3_reg[76]_i_1 
       (.CI(\buff3_reg[72]_i_1_n_0 ),
        .CO({\buff3_reg[76]_i_1_n_0 ,\buff3_reg[76]_i_1_n_1 ,\buff3_reg[76]_i_1_n_2 ,\buff3_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[76]_i_2_n_0 ,\buff3[76]_i_3_n_0 ,\buff3[76]_i_4_n_0 ,\buff3[76]_i_5_n_0 }),
        .O(\^buff2_reg [76:73]),
        .S({\buff3[76]_i_6_n_0 ,\buff3[76]_i_7_n_0 ,\buff3[76]_i_8_n_0 ,\buff3[76]_i_9_n_0 }));
  FDRE \buff3_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [77]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \buff3_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [78]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff3_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [79]),
        .Q(Q[11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2 " *) 
  SRL16E \buff3_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0_n_0 ),
        .Q(D[7]));
  FDRE \buff3_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [80]),
        .Q(Q[12]),
        .R(1'b0));
  CARRY4 \buff3_reg[80]_i_1 
       (.CI(\buff3_reg[76]_i_1_n_0 ),
        .CO({\buff3_reg[80]_i_1_n_0 ,\buff3_reg[80]_i_1_n_1 ,\buff3_reg[80]_i_1_n_2 ,\buff3_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[80]_i_2_n_0 ,\buff3[80]_i_3_n_0 ,\buff3[80]_i_4_n_0 ,\buff3[80]_i_5_n_0 }),
        .O(\^buff2_reg [80:77]),
        .S({\buff3[80]_i_6_n_0 ,\buff3[80]_i_7_n_0 ,\buff3[80]_i_8_n_0 ,\buff3[80]_i_9_n_0 }));
  FDRE \buff3_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [81]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff3_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [82]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff3_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [83]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff3_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [84]),
        .Q(Q[16]),
        .R(1'b0));
  CARRY4 \buff3_reg[84]_i_1 
       (.CI(\buff3_reg[80]_i_1_n_0 ),
        .CO({\buff3_reg[84]_i_1_n_0 ,\buff3_reg[84]_i_1_n_1 ,\buff3_reg[84]_i_1_n_2 ,\buff3_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[84]_i_2__1_n_0 ,\buff3[84]_i_3__1_n_0 ,\buff3[84]_i_4_n_0 ,\buff3[84]_i_5_n_0 }),
        .O(\^buff2_reg [84:81]),
        .S({\buff3[84]_i_6_n_0 ,\buff3[84]_i_7_n_0 ,\buff3[84]_i_8_n_0 ,\buff3[84]_i_9__1_n_0 }));
  FDRE \buff3_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [85]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff3_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [86]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff3_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [87]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \buff3_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [88]),
        .Q(Q[20]),
        .R(1'b0));
  CARRY4 \buff3_reg[88]_i_1 
       (.CI(\buff3_reg[84]_i_1_n_0 ),
        .CO({\buff3_reg[88]_i_1_n_0 ,\buff3_reg[88]_i_1_n_1 ,\buff3_reg[88]_i_1_n_2 ,\buff3_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[88]_i_2__1_n_0 ,\buff3[88]_i_3__1_n_0 ,\buff3[88]_i_4__1_n_0 ,\buff3[88]_i_5__1_n_0 }),
        .O(\^buff2_reg [88:85]),
        .S({\buff3[88]_i_6_n_0 ,\buff3[88]_i_7_n_0 ,\buff3[88]_i_8_n_0 ,\buff3[88]_i_9_n_0 }));
  FDRE \buff3_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [89]),
        .Q(Q[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[8]_srl2 " *) 
  SRL16E \buff3_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0_n_0 ),
        .Q(D[8]));
  FDRE \buff3_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [90]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff3_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [91]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff3_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [92]),
        .Q(Q[24]),
        .R(1'b0));
  CARRY4 \buff3_reg[92]_i_1 
       (.CI(\buff3_reg[88]_i_1_n_0 ),
        .CO({\buff3_reg[92]_i_1_n_0 ,\buff3_reg[92]_i_1_n_1 ,\buff3_reg[92]_i_1_n_2 ,\buff3_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[92]_i_2__1_n_0 ,\buff3[92]_i_3__1_n_0 ,\buff3[92]_i_4__1_n_0 ,\buff3[92]_i_5__1_n_0 }),
        .O(\^buff2_reg [92:89]),
        .S({\buff3[92]_i_6_n_0 ,\buff3[92]_i_7_n_0 ,\buff3[92]_i_8_n_0 ,\buff3[92]_i_9_n_0 }));
  FDRE \buff3_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [93]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff3_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [94]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff3_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [95]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \buff3_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [96]),
        .Q(Q[28]),
        .R(1'b0));
  CARRY4 \buff3_reg[96]_i_1 
       (.CI(\buff3_reg[92]_i_1_n_0 ),
        .CO({\buff3_reg[96]_i_1_n_0 ,\buff3_reg[96]_i_1_n_1 ,\buff3_reg[96]_i_1_n_2 ,\buff3_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[96]_i_2__1_n_0 ,\buff3[96]_i_3__1_n_0 ,\buff3[96]_i_4__1_n_0 ,\buff3[96]_i_5__1_n_0 }),
        .O(\^buff2_reg [96:93]),
        .S({\buff3[96]_i_6_n_0 ,\buff3[96]_i_7_n_0 ,\buff3[96]_i_8_n_0 ,\buff3[96]_i_9_n_0 }));
  FDRE \buff3_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [97]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \buff3_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [98]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \buff3_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [99]),
        .Q(Q[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U5/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[9]_srl2 " *) 
  SRL16E \buff3_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0_n_0 ),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b1),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b1),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b1),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b1),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb_Mul6S_0" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_21
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [33:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_113;
  wire buff1_reg__1_n_114;
  wire buff1_reg__1_n_115;
  wire buff1_reg__1_n_116;
  wire buff1_reg__1_n_117;
  wire buff1_reg__1_n_118;
  wire buff1_reg__1_n_119;
  wire buff1_reg__1_n_120;
  wire buff1_reg__1_n_121;
  wire buff1_reg__1_n_122;
  wire buff1_reg__1_n_123;
  wire buff1_reg__1_n_124;
  wire buff1_reg__1_n_125;
  wire buff1_reg__1_n_126;
  wire buff1_reg__1_n_127;
  wire buff1_reg__1_n_128;
  wire buff1_reg__1_n_129;
  wire buff1_reg__1_n_130;
  wire buff1_reg__1_n_131;
  wire buff1_reg__1_n_132;
  wire buff1_reg__1_n_133;
  wire buff1_reg__1_n_134;
  wire buff1_reg__1_n_135;
  wire buff1_reg__1_n_136;
  wire buff1_reg__1_n_137;
  wire buff1_reg__1_n_138;
  wire buff1_reg__1_n_139;
  wire buff1_reg__1_n_140;
  wire buff1_reg__1_n_141;
  wire buff1_reg__1_n_142;
  wire buff1_reg__1_n_143;
  wire buff1_reg__1_n_144;
  wire buff1_reg__1_n_145;
  wire buff1_reg__1_n_146;
  wire buff1_reg__1_n_147;
  wire buff1_reg__1_n_148;
  wire buff1_reg__1_n_149;
  wire buff1_reg__1_n_150;
  wire buff1_reg__1_n_151;
  wire buff1_reg__1_n_152;
  wire buff1_reg__1_n_153;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [100:33]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__1_n_0 ;
  wire \buff2_reg[15]__1_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire buff2_reg__1_n_100;
  wire buff2_reg__1_n_101;
  wire buff2_reg__1_n_102;
  wire buff2_reg__1_n_103;
  wire buff2_reg__1_n_104;
  wire buff2_reg__1_n_105;
  wire buff2_reg__1_n_58;
  wire buff2_reg__1_n_59;
  wire buff2_reg__1_n_60;
  wire buff2_reg__1_n_61;
  wire buff2_reg__1_n_62;
  wire buff2_reg__1_n_63;
  wire buff2_reg__1_n_64;
  wire buff2_reg__1_n_65;
  wire buff2_reg__1_n_66;
  wire buff2_reg__1_n_67;
  wire buff2_reg__1_n_68;
  wire buff2_reg__1_n_69;
  wire buff2_reg__1_n_70;
  wire buff2_reg__1_n_71;
  wire buff2_reg__1_n_72;
  wire buff2_reg__1_n_73;
  wire buff2_reg__1_n_74;
  wire buff2_reg__1_n_75;
  wire buff2_reg__1_n_76;
  wire buff2_reg__1_n_77;
  wire buff2_reg__1_n_78;
  wire buff2_reg__1_n_79;
  wire buff2_reg__1_n_80;
  wire buff2_reg__1_n_81;
  wire buff2_reg__1_n_82;
  wire buff2_reg__1_n_83;
  wire buff2_reg__1_n_84;
  wire buff2_reg__1_n_85;
  wire buff2_reg__1_n_86;
  wire buff2_reg__1_n_87;
  wire buff2_reg__1_n_88;
  wire buff2_reg__1_n_89;
  wire buff2_reg__1_n_90;
  wire buff2_reg__1_n_91;
  wire buff2_reg__1_n_92;
  wire buff2_reg__1_n_93;
  wire buff2_reg__1_n_94;
  wire buff2_reg__1_n_95;
  wire buff2_reg__1_n_96;
  wire buff2_reg__1_n_97;
  wire buff2_reg__1_n_98;
  wire buff2_reg__1_n_99;
  wire buff2_reg__3_n_100;
  wire buff2_reg__3_n_101;
  wire buff2_reg__3_n_102;
  wire buff2_reg__3_n_103;
  wire buff2_reg__3_n_104;
  wire buff2_reg__3_n_105;
  wire buff2_reg__3_n_58;
  wire buff2_reg__3_n_59;
  wire buff2_reg__3_n_60;
  wire buff2_reg__3_n_61;
  wire buff2_reg__3_n_62;
  wire buff2_reg__3_n_63;
  wire buff2_reg__3_n_64;
  wire buff2_reg__3_n_65;
  wire buff2_reg__3_n_66;
  wire buff2_reg__3_n_67;
  wire buff2_reg__3_n_68;
  wire buff2_reg__3_n_69;
  wire buff2_reg__3_n_70;
  wire buff2_reg__3_n_71;
  wire buff2_reg__3_n_72;
  wire buff2_reg__3_n_73;
  wire buff2_reg__3_n_74;
  wire buff2_reg__3_n_75;
  wire buff2_reg__3_n_76;
  wire buff2_reg__3_n_77;
  wire buff2_reg__3_n_78;
  wire buff2_reg__3_n_79;
  wire buff2_reg__3_n_80;
  wire buff2_reg__3_n_81;
  wire buff2_reg__3_n_82;
  wire buff2_reg__3_n_83;
  wire buff2_reg__3_n_84;
  wire buff2_reg__3_n_85;
  wire buff2_reg__3_n_86;
  wire buff2_reg__3_n_87;
  wire buff2_reg__3_n_88;
  wire buff2_reg__3_n_89;
  wire buff2_reg__3_n_90;
  wire buff2_reg__3_n_91;
  wire buff2_reg__3_n_92;
  wire buff2_reg__3_n_93;
  wire buff2_reg__3_n_94;
  wire buff2_reg__3_n_95;
  wire buff2_reg__3_n_96;
  wire buff2_reg__3_n_97;
  wire buff2_reg__3_n_98;
  wire buff2_reg__3_n_99;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire \buff3[100]_i_2_n_0 ;
  wire \buff3[100]_i_3__2_n_0 ;
  wire \buff3[100]_i_4__2_n_0 ;
  wire \buff3[100]_i_5__2_n_0 ;
  wire \buff3[100]_i_6__2_n_0 ;
  wire \buff3[100]_i_7__2_n_0 ;
  wire \buff3[100]_i_8_n_0 ;
  wire \buff3[36]_i_2_n_0 ;
  wire \buff3[36]_i_3_n_0 ;
  wire \buff3[36]_i_4_n_0 ;
  wire \buff3[40]_i_2_n_0 ;
  wire \buff3[40]_i_3_n_0 ;
  wire \buff3[40]_i_4_n_0 ;
  wire \buff3[40]_i_5_n_0 ;
  wire \buff3[44]_i_2_n_0 ;
  wire \buff3[44]_i_3_n_0 ;
  wire \buff3[44]_i_4_n_0 ;
  wire \buff3[44]_i_5_n_0 ;
  wire \buff3[48]_i_2_n_0 ;
  wire \buff3[48]_i_3_n_0 ;
  wire \buff3[48]_i_4_n_0 ;
  wire \buff3[48]_i_5_n_0 ;
  wire \buff3[52]_i_2_n_0 ;
  wire \buff3[52]_i_3_n_0 ;
  wire \buff3[52]_i_4_n_0 ;
  wire \buff3[52]_i_5_n_0 ;
  wire \buff3[56]_i_2_n_0 ;
  wire \buff3[56]_i_3_n_0 ;
  wire \buff3[56]_i_4_n_0 ;
  wire \buff3[56]_i_5_n_0 ;
  wire \buff3[60]_i_2_n_0 ;
  wire \buff3[60]_i_3_n_0 ;
  wire \buff3[60]_i_4_n_0 ;
  wire \buff3[60]_i_5_n_0 ;
  wire \buff3[64]_i_2_n_0 ;
  wire \buff3[64]_i_3_n_0 ;
  wire \buff3[64]_i_4_n_0 ;
  wire \buff3[64]_i_5_n_0 ;
  wire \buff3[68]_i_2_n_0 ;
  wire \buff3[68]_i_3_n_0 ;
  wire \buff3[68]_i_4_n_0 ;
  wire \buff3[68]_i_5_n_0 ;
  wire \buff3[72]_i_2_n_0 ;
  wire \buff3[72]_i_3_n_0 ;
  wire \buff3[72]_i_4_n_0 ;
  wire \buff3[72]_i_5_n_0 ;
  wire \buff3[72]_i_6_n_0 ;
  wire \buff3[72]_i_7_n_0 ;
  wire \buff3[72]_i_8_n_0 ;
  wire \buff3[72]_i_9_n_0 ;
  wire \buff3[76]_i_2_n_0 ;
  wire \buff3[76]_i_3_n_0 ;
  wire \buff3[76]_i_4_n_0 ;
  wire \buff3[76]_i_5_n_0 ;
  wire \buff3[76]_i_6_n_0 ;
  wire \buff3[76]_i_7_n_0 ;
  wire \buff3[76]_i_8_n_0 ;
  wire \buff3[76]_i_9_n_0 ;
  wire \buff3[80]_i_2_n_0 ;
  wire \buff3[80]_i_3_n_0 ;
  wire \buff3[80]_i_4_n_0 ;
  wire \buff3[80]_i_5_n_0 ;
  wire \buff3[80]_i_6_n_0 ;
  wire \buff3[80]_i_7_n_0 ;
  wire \buff3[80]_i_8_n_0 ;
  wire \buff3[80]_i_9_n_0 ;
  wire \buff3[84]_i_2__2_n_0 ;
  wire \buff3[84]_i_3__2_n_0 ;
  wire \buff3[84]_i_4_n_0 ;
  wire \buff3[84]_i_5_n_0 ;
  wire \buff3[84]_i_6_n_0 ;
  wire \buff3[84]_i_7_n_0 ;
  wire \buff3[84]_i_8_n_0 ;
  wire \buff3[84]_i_9__2_n_0 ;
  wire \buff3[88]_i_2__2_n_0 ;
  wire \buff3[88]_i_3__2_n_0 ;
  wire \buff3[88]_i_4__2_n_0 ;
  wire \buff3[88]_i_5__2_n_0 ;
  wire \buff3[88]_i_6_n_0 ;
  wire \buff3[88]_i_7_n_0 ;
  wire \buff3[88]_i_8_n_0 ;
  wire \buff3[88]_i_9_n_0 ;
  wire \buff3[92]_i_2__2_n_0 ;
  wire \buff3[92]_i_3__2_n_0 ;
  wire \buff3[92]_i_4__2_n_0 ;
  wire \buff3[92]_i_5__2_n_0 ;
  wire \buff3[92]_i_6_n_0 ;
  wire \buff3[92]_i_7_n_0 ;
  wire \buff3[92]_i_8_n_0 ;
  wire \buff3[92]_i_9_n_0 ;
  wire \buff3[96]_i_2__2_n_0 ;
  wire \buff3[96]_i_3__2_n_0 ;
  wire \buff3[96]_i_4__2_n_0 ;
  wire \buff3[96]_i_5__2_n_0 ;
  wire \buff3[96]_i_6_n_0 ;
  wire \buff3[96]_i_7_n_0 ;
  wire \buff3[96]_i_8_n_0 ;
  wire \buff3[96]_i_9_n_0 ;
  wire \buff3_reg[100]_i_1_n_1 ;
  wire \buff3_reg[100]_i_1_n_2 ;
  wire \buff3_reg[100]_i_1_n_3 ;
  wire \buff3_reg[36]_i_1_n_0 ;
  wire \buff3_reg[36]_i_1_n_1 ;
  wire \buff3_reg[36]_i_1_n_2 ;
  wire \buff3_reg[36]_i_1_n_3 ;
  wire \buff3_reg[40]_i_1_n_0 ;
  wire \buff3_reg[40]_i_1_n_1 ;
  wire \buff3_reg[40]_i_1_n_2 ;
  wire \buff3_reg[40]_i_1_n_3 ;
  wire \buff3_reg[44]_i_1_n_0 ;
  wire \buff3_reg[44]_i_1_n_1 ;
  wire \buff3_reg[44]_i_1_n_2 ;
  wire \buff3_reg[44]_i_1_n_3 ;
  wire \buff3_reg[48]_i_1_n_0 ;
  wire \buff3_reg[48]_i_1_n_1 ;
  wire \buff3_reg[48]_i_1_n_2 ;
  wire \buff3_reg[48]_i_1_n_3 ;
  wire \buff3_reg[52]_i_1_n_0 ;
  wire \buff3_reg[52]_i_1_n_1 ;
  wire \buff3_reg[52]_i_1_n_2 ;
  wire \buff3_reg[52]_i_1_n_3 ;
  wire \buff3_reg[56]_i_1_n_0 ;
  wire \buff3_reg[56]_i_1_n_1 ;
  wire \buff3_reg[56]_i_1_n_2 ;
  wire \buff3_reg[56]_i_1_n_3 ;
  wire \buff3_reg[60]_i_1_n_0 ;
  wire \buff3_reg[60]_i_1_n_1 ;
  wire \buff3_reg[60]_i_1_n_2 ;
  wire \buff3_reg[60]_i_1_n_3 ;
  wire \buff3_reg[64]_i_1_n_0 ;
  wire \buff3_reg[64]_i_1_n_1 ;
  wire \buff3_reg[64]_i_1_n_2 ;
  wire \buff3_reg[64]_i_1_n_3 ;
  wire \buff3_reg[68]_i_1_n_0 ;
  wire \buff3_reg[68]_i_1_n_1 ;
  wire \buff3_reg[68]_i_1_n_2 ;
  wire \buff3_reg[68]_i_1_n_3 ;
  wire \buff3_reg[72]_i_1_n_0 ;
  wire \buff3_reg[72]_i_1_n_1 ;
  wire \buff3_reg[72]_i_1_n_2 ;
  wire \buff3_reg[72]_i_1_n_3 ;
  wire \buff3_reg[76]_i_1_n_0 ;
  wire \buff3_reg[76]_i_1_n_1 ;
  wire \buff3_reg[76]_i_1_n_2 ;
  wire \buff3_reg[76]_i_1_n_3 ;
  wire \buff3_reg[80]_i_1_n_0 ;
  wire \buff3_reg[80]_i_1_n_1 ;
  wire \buff3_reg[80]_i_1_n_2 ;
  wire \buff3_reg[80]_i_1_n_3 ;
  wire \buff3_reg[84]_i_1_n_0 ;
  wire \buff3_reg[84]_i_1_n_1 ;
  wire \buff3_reg[84]_i_1_n_2 ;
  wire \buff3_reg[84]_i_1_n_3 ;
  wire \buff3_reg[88]_i_1_n_0 ;
  wire \buff3_reg[88]_i_1_n_1 ;
  wire \buff3_reg[88]_i_1_n_2 ;
  wire \buff3_reg[88]_i_1_n_3 ;
  wire \buff3_reg[92]_i_1_n_0 ;
  wire \buff3_reg[92]_i_1_n_1 ;
  wire \buff3_reg[92]_i_1_n_2 ;
  wire \buff3_reg[92]_i_1_n_3 ;
  wire \buff3_reg[96]_i_1_n_0 ;
  wire \buff3_reg[96]_i_1_n_1 ;
  wire \buff3_reg[96]_i_1_n_2 ;
  wire \buff3_reg[96]_i_1_n_3 ;
  wire grp_fu_545_ce;
  (* RTL_KEEP = "true" *) wire [33:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__1_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_105),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_95),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_94),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_93),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_92),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_91),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_90),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_89),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_104),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_103),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_102),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_101),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_100),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_99),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_98),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_97),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_96),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__1_n_58,buff2_reg__1_n_59,buff2_reg__1_n_60,buff2_reg__1_n_61,buff2_reg__1_n_62,buff2_reg__1_n_63,buff2_reg__1_n_64,buff2_reg__1_n_65,buff2_reg__1_n_66,buff2_reg__1_n_67,buff2_reg__1_n_68,buff2_reg__1_n_69,buff2_reg__1_n_70,buff2_reg__1_n_71,buff2_reg__1_n_72,buff2_reg__1_n_73,buff2_reg__1_n_74,buff2_reg__1_n_75,buff2_reg__1_n_76,buff2_reg__1_n_77,buff2_reg__1_n_78,buff2_reg__1_n_79,buff2_reg__1_n_80,buff2_reg__1_n_81,buff2_reg__1_n_82,buff2_reg__1_n_83,buff2_reg__1_n_84,buff2_reg__1_n_85,buff2_reg__1_n_86,buff2_reg__1_n_87,buff2_reg__1_n_88,buff2_reg__1_n_89,buff2_reg__1_n_90,buff2_reg__1_n_91,buff2_reg__1_n_92,buff2_reg__1_n_93,buff2_reg__1_n_94,buff2_reg__1_n_95,buff2_reg__1_n_96,buff2_reg__1_n_97,buff2_reg__1_n_98,buff2_reg__1_n_99,buff2_reg__1_n_100,buff2_reg__1_n_101,buff2_reg__1_n_102,buff2_reg__1_n_103,buff2_reg__1_n_104,buff2_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff2_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__3_n_58,buff2_reg__3_n_59,buff2_reg__3_n_60,buff2_reg__3_n_61,buff2_reg__3_n_62,buff2_reg__3_n_63,buff2_reg__3_n_64,buff2_reg__3_n_65,buff2_reg__3_n_66,buff2_reg__3_n_67,buff2_reg__3_n_68,buff2_reg__3_n_69,buff2_reg__3_n_70,buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74,buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78,buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82,buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86,buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90,buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94,buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98,buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102,buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff2_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff3[100]_i_2 
       (.I0(buff2_reg__1_n_58),
        .I1(buff2_reg_n_75),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_3__2 
       (.I0(buff2_reg_n_77),
        .I1(buff2_reg__1_n_60),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_4__2 
       (.I0(buff2_reg_n_78),
        .I1(buff2_reg__1_n_61),
        .I2(buff2_reg_n_77),
        .I3(buff2_reg__1_n_60),
        .O(\buff3[100]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff3[100]_i_5__2 
       (.I0(buff2_reg_n_74),
        .I1(buff2_reg_n_73),
        .O(\buff3[100]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff3[100]_i_6__2 
       (.I0(buff2_reg__1_n_59),
        .I1(buff2_reg_n_76),
        .I2(buff2_reg_n_75),
        .I3(buff2_reg__1_n_58),
        .I4(buff2_reg_n_74),
        .O(\buff3[100]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_7__2 
       (.I0(buff2_reg__1_n_60),
        .I1(buff2_reg_n_77),
        .I2(buff2_reg__1_n_58),
        .I3(buff2_reg_n_75),
        .I4(buff2_reg__1_n_59),
        .I5(buff2_reg_n_76),
        .O(\buff3[100]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_8 
       (.I0(buff2_reg__1_n_61),
        .I1(buff2_reg_n_78),
        .I2(buff2_reg__1_n_59),
        .I3(buff2_reg_n_76),
        .I4(buff2_reg__1_n_60),
        .I5(buff2_reg_n_77),
        .O(\buff3[100]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_2 
       (.I0(buff2_reg__3_n_103),
        .I1(\buff2_reg_n_0_[2] ),
        .O(\buff3[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_3 
       (.I0(buff2_reg__3_n_104),
        .I1(\buff2_reg_n_0_[1] ),
        .O(\buff3[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_4 
       (.I0(buff2_reg__3_n_105),
        .I1(\buff2_reg_n_0_[0] ),
        .O(\buff3[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_2 
       (.I0(buff2_reg__3_n_99),
        .I1(\buff2_reg_n_0_[6] ),
        .O(\buff3[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_3 
       (.I0(buff2_reg__3_n_100),
        .I1(\buff2_reg_n_0_[5] ),
        .O(\buff3[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_4 
       (.I0(buff2_reg__3_n_101),
        .I1(\buff2_reg_n_0_[4] ),
        .O(\buff3[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_5 
       (.I0(buff2_reg__3_n_102),
        .I1(\buff2_reg_n_0_[3] ),
        .O(\buff3[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_2 
       (.I0(buff2_reg__3_n_95),
        .I1(\buff2_reg_n_0_[10] ),
        .O(\buff3[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_3 
       (.I0(buff2_reg__3_n_96),
        .I1(\buff2_reg_n_0_[9] ),
        .O(\buff3[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_4 
       (.I0(buff2_reg__3_n_97),
        .I1(\buff2_reg_n_0_[8] ),
        .O(\buff3[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_5 
       (.I0(buff2_reg__3_n_98),
        .I1(\buff2_reg_n_0_[7] ),
        .O(\buff3[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_2 
       (.I0(buff2_reg__3_n_91),
        .I1(\buff2_reg_n_0_[14] ),
        .O(\buff3[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_3 
       (.I0(buff2_reg__3_n_92),
        .I1(\buff2_reg_n_0_[13] ),
        .O(\buff3[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_4 
       (.I0(buff2_reg__3_n_93),
        .I1(\buff2_reg_n_0_[12] ),
        .O(\buff3[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_5 
       (.I0(buff2_reg__3_n_94),
        .I1(\buff2_reg_n_0_[11] ),
        .O(\buff3[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_2 
       (.I0(buff2_reg__3_n_87),
        .I1(buff2_reg__1_n_104),
        .O(\buff3[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_3 
       (.I0(buff2_reg__3_n_88),
        .I1(buff2_reg__1_n_105),
        .O(\buff3[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_4 
       (.I0(buff2_reg__3_n_89),
        .I1(\buff2_reg_n_0_[16] ),
        .O(\buff3[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_5 
       (.I0(buff2_reg__3_n_90),
        .I1(\buff2_reg_n_0_[15] ),
        .O(\buff3[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_2 
       (.I0(buff2_reg__3_n_83),
        .I1(buff2_reg__1_n_100),
        .O(\buff3[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_3 
       (.I0(buff2_reg__3_n_84),
        .I1(buff2_reg__1_n_101),
        .O(\buff3[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_4 
       (.I0(buff2_reg__3_n_85),
        .I1(buff2_reg__1_n_102),
        .O(\buff3[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_5 
       (.I0(buff2_reg__3_n_86),
        .I1(buff2_reg__1_n_103),
        .O(\buff3[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_2 
       (.I0(buff2_reg__3_n_79),
        .I1(buff2_reg__1_n_96),
        .O(\buff3[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_3 
       (.I0(buff2_reg__3_n_80),
        .I1(buff2_reg__1_n_97),
        .O(\buff3[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_4 
       (.I0(buff2_reg__3_n_81),
        .I1(buff2_reg__1_n_98),
        .O(\buff3[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_5 
       (.I0(buff2_reg__3_n_82),
        .I1(buff2_reg__1_n_99),
        .O(\buff3[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_2 
       (.I0(buff2_reg__3_n_75),
        .I1(buff2_reg__1_n_92),
        .O(\buff3[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_3 
       (.I0(buff2_reg__3_n_76),
        .I1(buff2_reg__1_n_93),
        .O(\buff3[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_4 
       (.I0(buff2_reg__3_n_77),
        .I1(buff2_reg__1_n_94),
        .O(\buff3[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_5 
       (.I0(buff2_reg__3_n_78),
        .I1(buff2_reg__1_n_95),
        .O(\buff3[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[68]_i_2 
       (.I0(buff2_reg_n_105),
        .I1(buff2_reg__1_n_88),
        .I2(buff2_reg__3_n_71),
        .O(\buff3[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_3 
       (.I0(buff2_reg__3_n_72),
        .I1(buff2_reg__1_n_89),
        .O(\buff3[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_4 
       (.I0(buff2_reg__3_n_73),
        .I1(buff2_reg__1_n_90),
        .O(\buff3[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_5 
       (.I0(buff2_reg__3_n_74),
        .I1(buff2_reg__1_n_91),
        .O(\buff3[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_2 
       (.I0(buff2_reg_n_102),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg__3_n_68),
        .O(\buff3[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_3 
       (.I0(buff2_reg_n_103),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg__3_n_69),
        .O(\buff3[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_4 
       (.I0(buff2_reg_n_104),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg__3_n_70),
        .O(\buff3[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[72]_i_5 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__1_n_87),
        .O(\buff3[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_6 
       (.I0(buff2_reg__3_n_68),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg_n_102),
        .I3(buff2_reg__1_n_84),
        .I4(buff2_reg_n_101),
        .I5(buff2_reg__3_n_67),
        .O(\buff3[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_7 
       (.I0(buff2_reg__3_n_69),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg_n_103),
        .I3(buff2_reg__1_n_85),
        .I4(buff2_reg_n_102),
        .I5(buff2_reg__3_n_68),
        .O(\buff3[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_8 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg_n_104),
        .I3(buff2_reg__1_n_86),
        .I4(buff2_reg_n_103),
        .I5(buff2_reg__3_n_69),
        .O(\buff3[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff3[72]_i_9 
       (.I0(buff2_reg__1_n_87),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__3_n_70),
        .I3(buff2_reg__1_n_88),
        .I4(buff2_reg_n_105),
        .O(\buff3[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_2 
       (.I0(buff2_reg_n_98),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg__3_n_64),
        .O(\buff3[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_3 
       (.I0(buff2_reg_n_99),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg__3_n_65),
        .O(\buff3[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_4 
       (.I0(buff2_reg_n_100),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg__3_n_66),
        .O(\buff3[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_5 
       (.I0(buff2_reg_n_101),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg__3_n_67),
        .O(\buff3[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_6 
       (.I0(buff2_reg__3_n_64),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg_n_98),
        .I3(buff2_reg__1_n_80),
        .I4(buff2_reg_n_97),
        .I5(buff2_reg__3_n_63),
        .O(\buff3[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_7 
       (.I0(buff2_reg__3_n_65),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg_n_99),
        .I3(buff2_reg__1_n_81),
        .I4(buff2_reg_n_98),
        .I5(buff2_reg__3_n_64),
        .O(\buff3[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_8 
       (.I0(buff2_reg__3_n_66),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg_n_100),
        .I3(buff2_reg__1_n_82),
        .I4(buff2_reg_n_99),
        .I5(buff2_reg__3_n_65),
        .O(\buff3[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_9 
       (.I0(buff2_reg__3_n_67),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg_n_101),
        .I3(buff2_reg__1_n_83),
        .I4(buff2_reg_n_100),
        .I5(buff2_reg__3_n_66),
        .O(\buff3[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_2 
       (.I0(buff2_reg_n_94),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg__3_n_60),
        .O(\buff3[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_3 
       (.I0(buff2_reg_n_95),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg__3_n_61),
        .O(\buff3[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_4 
       (.I0(buff2_reg_n_96),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg__3_n_62),
        .O(\buff3[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_5 
       (.I0(buff2_reg_n_97),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg__3_n_63),
        .O(\buff3[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_6 
       (.I0(buff2_reg__3_n_60),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg_n_94),
        .I3(buff2_reg__1_n_76),
        .I4(buff2_reg_n_93),
        .I5(buff2_reg__3_n_59),
        .O(\buff3[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_7 
       (.I0(buff2_reg__3_n_61),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg_n_95),
        .I3(buff2_reg__1_n_77),
        .I4(buff2_reg_n_94),
        .I5(buff2_reg__3_n_60),
        .O(\buff3[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_8 
       (.I0(buff2_reg__3_n_62),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg_n_96),
        .I3(buff2_reg__1_n_78),
        .I4(buff2_reg_n_95),
        .I5(buff2_reg__3_n_61),
        .O(\buff3[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_9 
       (.I0(buff2_reg__3_n_63),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg_n_97),
        .I3(buff2_reg__1_n_79),
        .I4(buff2_reg_n_96),
        .I5(buff2_reg__3_n_62),
        .O(\buff3[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_2__2 
       (.I0(buff2_reg_n_91),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_90),
        .I3(buff2_reg__1_n_73),
        .O(\buff3[84]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_3__2 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_74),
        .O(\buff3[84]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff3[84]_i_4 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg__3_n_58),
        .O(\buff3[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[84]_i_5 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .O(\buff3[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_6 
       (.I0(buff2_reg__1_n_74),
        .I1(buff2_reg_n_91),
        .I2(buff2_reg__1_n_72),
        .I3(buff2_reg_n_89),
        .I4(buff2_reg__1_n_73),
        .I5(buff2_reg_n_90),
        .O(\buff3[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_7 
       (.I0(buff2_reg__1_n_75),
        .I1(buff2_reg_n_92),
        .I2(buff2_reg__1_n_73),
        .I3(buff2_reg_n_90),
        .I4(buff2_reg__1_n_74),
        .I5(buff2_reg_n_91),
        .O(\buff3[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff3[84]_i_8 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_75),
        .I4(buff2_reg_n_92),
        .O(\buff3[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff3[84]_i_9__2 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .I3(buff2_reg__3_n_59),
        .I4(buff2_reg__1_n_76),
        .I5(buff2_reg_n_93),
        .O(\buff3[84]_i_9__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_2__2 
       (.I0(buff2_reg_n_87),
        .I1(buff2_reg__1_n_70),
        .I2(buff2_reg_n_86),
        .I3(buff2_reg__1_n_69),
        .O(\buff3[88]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_3__2 
       (.I0(buff2_reg_n_88),
        .I1(buff2_reg__1_n_71),
        .I2(buff2_reg_n_87),
        .I3(buff2_reg__1_n_70),
        .O(\buff3[88]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_4__2 
       (.I0(buff2_reg_n_89),
        .I1(buff2_reg__1_n_72),
        .I2(buff2_reg_n_88),
        .I3(buff2_reg__1_n_71),
        .O(\buff3[88]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_5__2 
       (.I0(buff2_reg_n_90),
        .I1(buff2_reg__1_n_73),
        .I2(buff2_reg_n_89),
        .I3(buff2_reg__1_n_72),
        .O(\buff3[88]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_6 
       (.I0(buff2_reg__1_n_70),
        .I1(buff2_reg_n_87),
        .I2(buff2_reg__1_n_68),
        .I3(buff2_reg_n_85),
        .I4(buff2_reg__1_n_69),
        .I5(buff2_reg_n_86),
        .O(\buff3[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_7 
       (.I0(buff2_reg__1_n_71),
        .I1(buff2_reg_n_88),
        .I2(buff2_reg__1_n_69),
        .I3(buff2_reg_n_86),
        .I4(buff2_reg__1_n_70),
        .I5(buff2_reg_n_87),
        .O(\buff3[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_8 
       (.I0(buff2_reg__1_n_72),
        .I1(buff2_reg_n_89),
        .I2(buff2_reg__1_n_70),
        .I3(buff2_reg_n_87),
        .I4(buff2_reg__1_n_71),
        .I5(buff2_reg_n_88),
        .O(\buff3[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_9 
       (.I0(buff2_reg__1_n_73),
        .I1(buff2_reg_n_90),
        .I2(buff2_reg__1_n_71),
        .I3(buff2_reg_n_88),
        .I4(buff2_reg__1_n_72),
        .I5(buff2_reg_n_89),
        .O(\buff3[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_2__2 
       (.I0(buff2_reg_n_83),
        .I1(buff2_reg__1_n_66),
        .I2(buff2_reg_n_82),
        .I3(buff2_reg__1_n_65),
        .O(\buff3[92]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_3__2 
       (.I0(buff2_reg_n_84),
        .I1(buff2_reg__1_n_67),
        .I2(buff2_reg_n_83),
        .I3(buff2_reg__1_n_66),
        .O(\buff3[92]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_4__2 
       (.I0(buff2_reg_n_85),
        .I1(buff2_reg__1_n_68),
        .I2(buff2_reg_n_84),
        .I3(buff2_reg__1_n_67),
        .O(\buff3[92]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_5__2 
       (.I0(buff2_reg_n_86),
        .I1(buff2_reg__1_n_69),
        .I2(buff2_reg_n_85),
        .I3(buff2_reg__1_n_68),
        .O(\buff3[92]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_6 
       (.I0(buff2_reg__1_n_66),
        .I1(buff2_reg_n_83),
        .I2(buff2_reg__1_n_64),
        .I3(buff2_reg_n_81),
        .I4(buff2_reg__1_n_65),
        .I5(buff2_reg_n_82),
        .O(\buff3[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_7 
       (.I0(buff2_reg__1_n_67),
        .I1(buff2_reg_n_84),
        .I2(buff2_reg__1_n_65),
        .I3(buff2_reg_n_82),
        .I4(buff2_reg__1_n_66),
        .I5(buff2_reg_n_83),
        .O(\buff3[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_8 
       (.I0(buff2_reg__1_n_68),
        .I1(buff2_reg_n_85),
        .I2(buff2_reg__1_n_66),
        .I3(buff2_reg_n_83),
        .I4(buff2_reg__1_n_67),
        .I5(buff2_reg_n_84),
        .O(\buff3[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_9 
       (.I0(buff2_reg__1_n_69),
        .I1(buff2_reg_n_86),
        .I2(buff2_reg__1_n_67),
        .I3(buff2_reg_n_84),
        .I4(buff2_reg__1_n_68),
        .I5(buff2_reg_n_85),
        .O(\buff3[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_2__2 
       (.I0(buff2_reg_n_79),
        .I1(buff2_reg__1_n_62),
        .I2(buff2_reg_n_78),
        .I3(buff2_reg__1_n_61),
        .O(\buff3[96]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_3__2 
       (.I0(buff2_reg_n_80),
        .I1(buff2_reg__1_n_63),
        .I2(buff2_reg_n_79),
        .I3(buff2_reg__1_n_62),
        .O(\buff3[96]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_4__2 
       (.I0(buff2_reg_n_81),
        .I1(buff2_reg__1_n_64),
        .I2(buff2_reg_n_80),
        .I3(buff2_reg__1_n_63),
        .O(\buff3[96]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_5__2 
       (.I0(buff2_reg_n_82),
        .I1(buff2_reg__1_n_65),
        .I2(buff2_reg_n_81),
        .I3(buff2_reg__1_n_64),
        .O(\buff3[96]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_6 
       (.I0(buff2_reg__1_n_62),
        .I1(buff2_reg_n_79),
        .I2(buff2_reg__1_n_60),
        .I3(buff2_reg_n_77),
        .I4(buff2_reg__1_n_61),
        .I5(buff2_reg_n_78),
        .O(\buff3[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_7 
       (.I0(buff2_reg__1_n_63),
        .I1(buff2_reg_n_80),
        .I2(buff2_reg__1_n_61),
        .I3(buff2_reg_n_78),
        .I4(buff2_reg__1_n_62),
        .I5(buff2_reg_n_79),
        .O(\buff3[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_8 
       (.I0(buff2_reg__1_n_64),
        .I1(buff2_reg_n_81),
        .I2(buff2_reg__1_n_62),
        .I3(buff2_reg_n_79),
        .I4(buff2_reg__1_n_63),
        .I5(buff2_reg_n_80),
        .O(\buff3[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_9 
       (.I0(buff2_reg__1_n_65),
        .I1(buff2_reg_n_82),
        .I2(buff2_reg__1_n_63),
        .I3(buff2_reg_n_80),
        .I4(buff2_reg__1_n_64),
        .I5(buff2_reg_n_81),
        .O(\buff3[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[0]_srl2 " *) 
  SRL16E \buff3_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0_n_0 ),
        .Q(D[0]));
  FDRE \buff3_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [100]),
        .Q(Q[32]),
        .R(1'b0));
  CARRY4 \buff3_reg[100]_i_1 
       (.CI(\buff3_reg[96]_i_1_n_0 ),
        .CO({\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED [3],\buff3_reg[100]_i_1_n_1 ,\buff3_reg[100]_i_1_n_2 ,\buff3_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buff3[100]_i_2_n_0 ,\buff3[100]_i_3__2_n_0 ,\buff3[100]_i_4__2_n_0 }),
        .O(\^buff2_reg [100:97]),
        .S({\buff3[100]_i_5__2_n_0 ,\buff3[100]_i_6__2_n_0 ,\buff3[100]_i_7__2_n_0 ,\buff3[100]_i_8_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[10]_srl2 " *) 
  SRL16E \buff3_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0_n_0 ),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[11]_srl2 " *) 
  SRL16E \buff3_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0_n_0 ),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[12]_srl2 " *) 
  SRL16E \buff3_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0_n_0 ),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[13]_srl2 " *) 
  SRL16E \buff3_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0_n_0 ),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[14]_srl2 " *) 
  SRL16E \buff3_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0_n_0 ),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[15]_srl2 " *) 
  SRL16E \buff3_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0_n_0 ),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[16]_srl2 " *) 
  SRL16E \buff3_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0_n_0 ),
        .Q(D[16]));
  FDRE \buff3_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \buff3_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \buff3_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[1]_srl2 " *) 
  SRL16E \buff3_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0_n_0 ),
        .Q(D[1]));
  FDRE \buff3_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \buff3_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \buff3_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \buff3_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \buff3_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \buff3_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \buff3_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \buff3_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(D[27]),
        .R(1'b0));
  FDRE \buff3_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(D[28]),
        .R(1'b0));
  FDRE \buff3_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[2]_srl2 " *) 
  SRL16E \buff3_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0_n_0 ),
        .Q(D[2]));
  FDRE \buff3_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(D[30]),
        .R(1'b0));
  FDRE \buff3_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[14]__1_n_0 ),
        .Q(D[31]),
        .R(1'b0));
  FDRE \buff3_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[15]__1_n_0 ),
        .Q(D[32]),
        .R(1'b0));
  FDRE \buff3_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \buff3_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \buff3_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \buff3_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [36]),
        .Q(D[36]),
        .R(1'b0));
  CARRY4 \buff3_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff3_reg[36]_i_1_n_0 ,\buff3_reg[36]_i_1_n_1 ,\buff3_reg[36]_i_1_n_2 ,\buff3_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105,1'b0}),
        .O(\^buff2_reg [36:33]),
        .S({\buff3[36]_i_2_n_0 ,\buff3[36]_i_3_n_0 ,\buff3[36]_i_4_n_0 ,\buff2_reg[16]__1_n_0 }));
  FDRE \buff3_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \buff3_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \buff3_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [39]),
        .Q(D[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[3]_srl2 " *) 
  SRL16E \buff3_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0_n_0 ),
        .Q(D[3]));
  FDRE \buff3_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [40]),
        .Q(D[40]),
        .R(1'b0));
  CARRY4 \buff3_reg[40]_i_1 
       (.CI(\buff3_reg[36]_i_1_n_0 ),
        .CO({\buff3_reg[40]_i_1_n_0 ,\buff3_reg[40]_i_1_n_1 ,\buff3_reg[40]_i_1_n_2 ,\buff3_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102}),
        .O(\^buff2_reg [40:37]),
        .S({\buff3[40]_i_2_n_0 ,\buff3[40]_i_3_n_0 ,\buff3[40]_i_4_n_0 ,\buff3[40]_i_5_n_0 }));
  FDRE \buff3_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \buff3_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \buff3_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \buff3_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [44]),
        .Q(D[44]),
        .R(1'b0));
  CARRY4 \buff3_reg[44]_i_1 
       (.CI(\buff3_reg[40]_i_1_n_0 ),
        .CO({\buff3_reg[44]_i_1_n_0 ,\buff3_reg[44]_i_1_n_1 ,\buff3_reg[44]_i_1_n_2 ,\buff3_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98}),
        .O(\^buff2_reg [44:41]),
        .S({\buff3[44]_i_2_n_0 ,\buff3[44]_i_3_n_0 ,\buff3[44]_i_4_n_0 ,\buff3[44]_i_5_n_0 }));
  FDRE \buff3_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \buff3_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \buff3_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \buff3_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [48]),
        .Q(D[48]),
        .R(1'b0));
  CARRY4 \buff3_reg[48]_i_1 
       (.CI(\buff3_reg[44]_i_1_n_0 ),
        .CO({\buff3_reg[48]_i_1_n_0 ,\buff3_reg[48]_i_1_n_1 ,\buff3_reg[48]_i_1_n_2 ,\buff3_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94}),
        .O(\^buff2_reg [48:45]),
        .S({\buff3[48]_i_2_n_0 ,\buff3[48]_i_3_n_0 ,\buff3[48]_i_4_n_0 ,\buff3[48]_i_5_n_0 }));
  FDRE \buff3_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [49]),
        .Q(D[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[4]_srl2 " *) 
  SRL16E \buff3_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0_n_0 ),
        .Q(D[4]));
  FDRE \buff3_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [50]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \buff3_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [51]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff3_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [52]),
        .Q(D[52]),
        .R(1'b0));
  CARRY4 \buff3_reg[52]_i_1 
       (.CI(\buff3_reg[48]_i_1_n_0 ),
        .CO({\buff3_reg[52]_i_1_n_0 ,\buff3_reg[52]_i_1_n_1 ,\buff3_reg[52]_i_1_n_2 ,\buff3_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90}),
        .O(\^buff2_reg [52:49]),
        .S({\buff3[52]_i_2_n_0 ,\buff3[52]_i_3_n_0 ,\buff3[52]_i_4_n_0 ,\buff3[52]_i_5_n_0 }));
  FDRE \buff3_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [53]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff3_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [54]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff3_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [55]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff3_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [56]),
        .Q(D[56]),
        .R(1'b0));
  CARRY4 \buff3_reg[56]_i_1 
       (.CI(\buff3_reg[52]_i_1_n_0 ),
        .CO({\buff3_reg[56]_i_1_n_0 ,\buff3_reg[56]_i_1_n_1 ,\buff3_reg[56]_i_1_n_2 ,\buff3_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86}),
        .O(\^buff2_reg [56:53]),
        .S({\buff3[56]_i_2_n_0 ,\buff3[56]_i_3_n_0 ,\buff3[56]_i_4_n_0 ,\buff3[56]_i_5_n_0 }));
  FDRE \buff3_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [57]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff3_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [58]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff3_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [59]),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[5]_srl2 " *) 
  SRL16E \buff3_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0_n_0 ),
        .Q(D[5]));
  FDRE \buff3_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [60]),
        .Q(D[60]),
        .R(1'b0));
  CARRY4 \buff3_reg[60]_i_1 
       (.CI(\buff3_reg[56]_i_1_n_0 ),
        .CO({\buff3_reg[60]_i_1_n_0 ,\buff3_reg[60]_i_1_n_1 ,\buff3_reg[60]_i_1_n_2 ,\buff3_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82}),
        .O(\^buff2_reg [60:57]),
        .S({\buff3[60]_i_2_n_0 ,\buff3[60]_i_3_n_0 ,\buff3[60]_i_4_n_0 ,\buff3[60]_i_5_n_0 }));
  FDRE \buff3_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [61]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \buff3_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [62]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \buff3_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [63]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \buff3_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [64]),
        .Q(D[64]),
        .R(1'b0));
  CARRY4 \buff3_reg[64]_i_1 
       (.CI(\buff3_reg[60]_i_1_n_0 ),
        .CO({\buff3_reg[64]_i_1_n_0 ,\buff3_reg[64]_i_1_n_1 ,\buff3_reg[64]_i_1_n_2 ,\buff3_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78}),
        .O(\^buff2_reg [64:61]),
        .S({\buff3[64]_i_2_n_0 ,\buff3[64]_i_3_n_0 ,\buff3[64]_i_4_n_0 ,\buff3[64]_i_5_n_0 }));
  FDRE \buff3_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [65]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \buff3_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [66]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \buff3_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [67]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \buff3_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [68]),
        .Q(Q[0]),
        .R(1'b0));
  CARRY4 \buff3_reg[68]_i_1 
       (.CI(\buff3_reg[64]_i_1_n_0 ),
        .CO({\buff3_reg[68]_i_1_n_0 ,\buff3_reg[68]_i_1_n_1 ,\buff3_reg[68]_i_1_n_2 ,\buff3_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74}),
        .O(\^buff2_reg [68:65]),
        .S({\buff3[68]_i_2_n_0 ,\buff3[68]_i_3_n_0 ,\buff3[68]_i_4_n_0 ,\buff3[68]_i_5_n_0 }));
  FDRE \buff3_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [69]),
        .Q(Q[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[6]_srl2 " *) 
  SRL16E \buff3_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0_n_0 ),
        .Q(D[6]));
  FDRE \buff3_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [70]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff3_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [71]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff3_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [72]),
        .Q(Q[4]),
        .R(1'b0));
  CARRY4 \buff3_reg[72]_i_1 
       (.CI(\buff3_reg[68]_i_1_n_0 ),
        .CO({\buff3_reg[72]_i_1_n_0 ,\buff3_reg[72]_i_1_n_1 ,\buff3_reg[72]_i_1_n_2 ,\buff3_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[72]_i_2_n_0 ,\buff3[72]_i_3_n_0 ,\buff3[72]_i_4_n_0 ,\buff3[72]_i_5_n_0 }),
        .O(\^buff2_reg [72:69]),
        .S({\buff3[72]_i_6_n_0 ,\buff3[72]_i_7_n_0 ,\buff3[72]_i_8_n_0 ,\buff3[72]_i_9_n_0 }));
  FDRE \buff3_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [73]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff3_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [74]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff3_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [75]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff3_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [76]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \buff3_reg[76]_i_1 
       (.CI(\buff3_reg[72]_i_1_n_0 ),
        .CO({\buff3_reg[76]_i_1_n_0 ,\buff3_reg[76]_i_1_n_1 ,\buff3_reg[76]_i_1_n_2 ,\buff3_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[76]_i_2_n_0 ,\buff3[76]_i_3_n_0 ,\buff3[76]_i_4_n_0 ,\buff3[76]_i_5_n_0 }),
        .O(\^buff2_reg [76:73]),
        .S({\buff3[76]_i_6_n_0 ,\buff3[76]_i_7_n_0 ,\buff3[76]_i_8_n_0 ,\buff3[76]_i_9_n_0 }));
  FDRE \buff3_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [77]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \buff3_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [78]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff3_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [79]),
        .Q(Q[11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2 " *) 
  SRL16E \buff3_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0_n_0 ),
        .Q(D[7]));
  FDRE \buff3_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [80]),
        .Q(Q[12]),
        .R(1'b0));
  CARRY4 \buff3_reg[80]_i_1 
       (.CI(\buff3_reg[76]_i_1_n_0 ),
        .CO({\buff3_reg[80]_i_1_n_0 ,\buff3_reg[80]_i_1_n_1 ,\buff3_reg[80]_i_1_n_2 ,\buff3_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[80]_i_2_n_0 ,\buff3[80]_i_3_n_0 ,\buff3[80]_i_4_n_0 ,\buff3[80]_i_5_n_0 }),
        .O(\^buff2_reg [80:77]),
        .S({\buff3[80]_i_6_n_0 ,\buff3[80]_i_7_n_0 ,\buff3[80]_i_8_n_0 ,\buff3[80]_i_9_n_0 }));
  FDRE \buff3_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [81]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff3_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [82]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff3_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [83]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff3_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [84]),
        .Q(Q[16]),
        .R(1'b0));
  CARRY4 \buff3_reg[84]_i_1 
       (.CI(\buff3_reg[80]_i_1_n_0 ),
        .CO({\buff3_reg[84]_i_1_n_0 ,\buff3_reg[84]_i_1_n_1 ,\buff3_reg[84]_i_1_n_2 ,\buff3_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[84]_i_2__2_n_0 ,\buff3[84]_i_3__2_n_0 ,\buff3[84]_i_4_n_0 ,\buff3[84]_i_5_n_0 }),
        .O(\^buff2_reg [84:81]),
        .S({\buff3[84]_i_6_n_0 ,\buff3[84]_i_7_n_0 ,\buff3[84]_i_8_n_0 ,\buff3[84]_i_9__2_n_0 }));
  FDRE \buff3_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [85]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff3_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [86]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff3_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [87]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \buff3_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [88]),
        .Q(Q[20]),
        .R(1'b0));
  CARRY4 \buff3_reg[88]_i_1 
       (.CI(\buff3_reg[84]_i_1_n_0 ),
        .CO({\buff3_reg[88]_i_1_n_0 ,\buff3_reg[88]_i_1_n_1 ,\buff3_reg[88]_i_1_n_2 ,\buff3_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[88]_i_2__2_n_0 ,\buff3[88]_i_3__2_n_0 ,\buff3[88]_i_4__2_n_0 ,\buff3[88]_i_5__2_n_0 }),
        .O(\^buff2_reg [88:85]),
        .S({\buff3[88]_i_6_n_0 ,\buff3[88]_i_7_n_0 ,\buff3[88]_i_8_n_0 ,\buff3[88]_i_9_n_0 }));
  FDRE \buff3_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [89]),
        .Q(Q[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[8]_srl2 " *) 
  SRL16E \buff3_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0_n_0 ),
        .Q(D[8]));
  FDRE \buff3_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [90]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff3_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [91]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff3_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [92]),
        .Q(Q[24]),
        .R(1'b0));
  CARRY4 \buff3_reg[92]_i_1 
       (.CI(\buff3_reg[88]_i_1_n_0 ),
        .CO({\buff3_reg[92]_i_1_n_0 ,\buff3_reg[92]_i_1_n_1 ,\buff3_reg[92]_i_1_n_2 ,\buff3_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[92]_i_2__2_n_0 ,\buff3[92]_i_3__2_n_0 ,\buff3[92]_i_4__2_n_0 ,\buff3[92]_i_5__2_n_0 }),
        .O(\^buff2_reg [92:89]),
        .S({\buff3[92]_i_6_n_0 ,\buff3[92]_i_7_n_0 ,\buff3[92]_i_8_n_0 ,\buff3[92]_i_9_n_0 }));
  FDRE \buff3_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [93]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff3_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [94]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff3_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [95]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \buff3_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [96]),
        .Q(Q[28]),
        .R(1'b0));
  CARRY4 \buff3_reg[96]_i_1 
       (.CI(\buff3_reg[92]_i_1_n_0 ),
        .CO({\buff3_reg[96]_i_1_n_0 ,\buff3_reg[96]_i_1_n_1 ,\buff3_reg[96]_i_1_n_2 ,\buff3_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[96]_i_2__2_n_0 ,\buff3[96]_i_3__2_n_0 ,\buff3[96]_i_4__2_n_0 ,\buff3[96]_i_5__2_n_0 }),
        .O(\^buff2_reg [96:93]),
        .S({\buff3[96]_i_6_n_0 ,\buff3[96]_i_7_n_0 ,\buff3[96]_i_8_n_0 ,\buff3[96]_i_9_n_0 }));
  FDRE \buff3_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [97]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \buff3_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [98]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \buff3_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [99]),
        .Q(Q[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U4/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[9]_srl2 " *) 
  SRL16E \buff3_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0_n_0 ),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b1),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b1),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b1),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b1),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb_Mul6S_0" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_22
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [33:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_113;
  wire buff1_reg__1_n_114;
  wire buff1_reg__1_n_115;
  wire buff1_reg__1_n_116;
  wire buff1_reg__1_n_117;
  wire buff1_reg__1_n_118;
  wire buff1_reg__1_n_119;
  wire buff1_reg__1_n_120;
  wire buff1_reg__1_n_121;
  wire buff1_reg__1_n_122;
  wire buff1_reg__1_n_123;
  wire buff1_reg__1_n_124;
  wire buff1_reg__1_n_125;
  wire buff1_reg__1_n_126;
  wire buff1_reg__1_n_127;
  wire buff1_reg__1_n_128;
  wire buff1_reg__1_n_129;
  wire buff1_reg__1_n_130;
  wire buff1_reg__1_n_131;
  wire buff1_reg__1_n_132;
  wire buff1_reg__1_n_133;
  wire buff1_reg__1_n_134;
  wire buff1_reg__1_n_135;
  wire buff1_reg__1_n_136;
  wire buff1_reg__1_n_137;
  wire buff1_reg__1_n_138;
  wire buff1_reg__1_n_139;
  wire buff1_reg__1_n_140;
  wire buff1_reg__1_n_141;
  wire buff1_reg__1_n_142;
  wire buff1_reg__1_n_143;
  wire buff1_reg__1_n_144;
  wire buff1_reg__1_n_145;
  wire buff1_reg__1_n_146;
  wire buff1_reg__1_n_147;
  wire buff1_reg__1_n_148;
  wire buff1_reg__1_n_149;
  wire buff1_reg__1_n_150;
  wire buff1_reg__1_n_151;
  wire buff1_reg__1_n_152;
  wire buff1_reg__1_n_153;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [100:33]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__1_n_0 ;
  wire \buff2_reg[15]__1_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire buff2_reg__1_n_100;
  wire buff2_reg__1_n_101;
  wire buff2_reg__1_n_102;
  wire buff2_reg__1_n_103;
  wire buff2_reg__1_n_104;
  wire buff2_reg__1_n_105;
  wire buff2_reg__1_n_58;
  wire buff2_reg__1_n_59;
  wire buff2_reg__1_n_60;
  wire buff2_reg__1_n_61;
  wire buff2_reg__1_n_62;
  wire buff2_reg__1_n_63;
  wire buff2_reg__1_n_64;
  wire buff2_reg__1_n_65;
  wire buff2_reg__1_n_66;
  wire buff2_reg__1_n_67;
  wire buff2_reg__1_n_68;
  wire buff2_reg__1_n_69;
  wire buff2_reg__1_n_70;
  wire buff2_reg__1_n_71;
  wire buff2_reg__1_n_72;
  wire buff2_reg__1_n_73;
  wire buff2_reg__1_n_74;
  wire buff2_reg__1_n_75;
  wire buff2_reg__1_n_76;
  wire buff2_reg__1_n_77;
  wire buff2_reg__1_n_78;
  wire buff2_reg__1_n_79;
  wire buff2_reg__1_n_80;
  wire buff2_reg__1_n_81;
  wire buff2_reg__1_n_82;
  wire buff2_reg__1_n_83;
  wire buff2_reg__1_n_84;
  wire buff2_reg__1_n_85;
  wire buff2_reg__1_n_86;
  wire buff2_reg__1_n_87;
  wire buff2_reg__1_n_88;
  wire buff2_reg__1_n_89;
  wire buff2_reg__1_n_90;
  wire buff2_reg__1_n_91;
  wire buff2_reg__1_n_92;
  wire buff2_reg__1_n_93;
  wire buff2_reg__1_n_94;
  wire buff2_reg__1_n_95;
  wire buff2_reg__1_n_96;
  wire buff2_reg__1_n_97;
  wire buff2_reg__1_n_98;
  wire buff2_reg__1_n_99;
  wire buff2_reg__3_n_100;
  wire buff2_reg__3_n_101;
  wire buff2_reg__3_n_102;
  wire buff2_reg__3_n_103;
  wire buff2_reg__3_n_104;
  wire buff2_reg__3_n_105;
  wire buff2_reg__3_n_58;
  wire buff2_reg__3_n_59;
  wire buff2_reg__3_n_60;
  wire buff2_reg__3_n_61;
  wire buff2_reg__3_n_62;
  wire buff2_reg__3_n_63;
  wire buff2_reg__3_n_64;
  wire buff2_reg__3_n_65;
  wire buff2_reg__3_n_66;
  wire buff2_reg__3_n_67;
  wire buff2_reg__3_n_68;
  wire buff2_reg__3_n_69;
  wire buff2_reg__3_n_70;
  wire buff2_reg__3_n_71;
  wire buff2_reg__3_n_72;
  wire buff2_reg__3_n_73;
  wire buff2_reg__3_n_74;
  wire buff2_reg__3_n_75;
  wire buff2_reg__3_n_76;
  wire buff2_reg__3_n_77;
  wire buff2_reg__3_n_78;
  wire buff2_reg__3_n_79;
  wire buff2_reg__3_n_80;
  wire buff2_reg__3_n_81;
  wire buff2_reg__3_n_82;
  wire buff2_reg__3_n_83;
  wire buff2_reg__3_n_84;
  wire buff2_reg__3_n_85;
  wire buff2_reg__3_n_86;
  wire buff2_reg__3_n_87;
  wire buff2_reg__3_n_88;
  wire buff2_reg__3_n_89;
  wire buff2_reg__3_n_90;
  wire buff2_reg__3_n_91;
  wire buff2_reg__3_n_92;
  wire buff2_reg__3_n_93;
  wire buff2_reg__3_n_94;
  wire buff2_reg__3_n_95;
  wire buff2_reg__3_n_96;
  wire buff2_reg__3_n_97;
  wire buff2_reg__3_n_98;
  wire buff2_reg__3_n_99;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire \buff3[100]_i_2_n_0 ;
  wire \buff3[100]_i_3__4_n_0 ;
  wire \buff3[100]_i_4__4_n_0 ;
  wire \buff3[100]_i_5__4_n_0 ;
  wire \buff3[100]_i_6__4_n_0 ;
  wire \buff3[100]_i_7__4_n_0 ;
  wire \buff3[100]_i_8_n_0 ;
  wire \buff3[36]_i_2_n_0 ;
  wire \buff3[36]_i_3_n_0 ;
  wire \buff3[36]_i_4_n_0 ;
  wire \buff3[40]_i_2_n_0 ;
  wire \buff3[40]_i_3_n_0 ;
  wire \buff3[40]_i_4_n_0 ;
  wire \buff3[40]_i_5_n_0 ;
  wire \buff3[44]_i_2_n_0 ;
  wire \buff3[44]_i_3_n_0 ;
  wire \buff3[44]_i_4_n_0 ;
  wire \buff3[44]_i_5_n_0 ;
  wire \buff3[48]_i_2_n_0 ;
  wire \buff3[48]_i_3_n_0 ;
  wire \buff3[48]_i_4_n_0 ;
  wire \buff3[48]_i_5_n_0 ;
  wire \buff3[52]_i_2_n_0 ;
  wire \buff3[52]_i_3_n_0 ;
  wire \buff3[52]_i_4_n_0 ;
  wire \buff3[52]_i_5_n_0 ;
  wire \buff3[56]_i_2_n_0 ;
  wire \buff3[56]_i_3_n_0 ;
  wire \buff3[56]_i_4_n_0 ;
  wire \buff3[56]_i_5_n_0 ;
  wire \buff3[60]_i_2_n_0 ;
  wire \buff3[60]_i_3_n_0 ;
  wire \buff3[60]_i_4_n_0 ;
  wire \buff3[60]_i_5_n_0 ;
  wire \buff3[64]_i_2_n_0 ;
  wire \buff3[64]_i_3_n_0 ;
  wire \buff3[64]_i_4_n_0 ;
  wire \buff3[64]_i_5_n_0 ;
  wire \buff3[68]_i_2_n_0 ;
  wire \buff3[68]_i_3_n_0 ;
  wire \buff3[68]_i_4_n_0 ;
  wire \buff3[68]_i_5_n_0 ;
  wire \buff3[72]_i_2_n_0 ;
  wire \buff3[72]_i_3_n_0 ;
  wire \buff3[72]_i_4_n_0 ;
  wire \buff3[72]_i_5_n_0 ;
  wire \buff3[72]_i_6_n_0 ;
  wire \buff3[72]_i_7_n_0 ;
  wire \buff3[72]_i_8_n_0 ;
  wire \buff3[72]_i_9_n_0 ;
  wire \buff3[76]_i_2_n_0 ;
  wire \buff3[76]_i_3_n_0 ;
  wire \buff3[76]_i_4_n_0 ;
  wire \buff3[76]_i_5_n_0 ;
  wire \buff3[76]_i_6_n_0 ;
  wire \buff3[76]_i_7_n_0 ;
  wire \buff3[76]_i_8_n_0 ;
  wire \buff3[76]_i_9_n_0 ;
  wire \buff3[80]_i_2_n_0 ;
  wire \buff3[80]_i_3_n_0 ;
  wire \buff3[80]_i_4_n_0 ;
  wire \buff3[80]_i_5_n_0 ;
  wire \buff3[80]_i_6_n_0 ;
  wire \buff3[80]_i_7_n_0 ;
  wire \buff3[80]_i_8_n_0 ;
  wire \buff3[80]_i_9_n_0 ;
  wire \buff3[84]_i_2__4_n_0 ;
  wire \buff3[84]_i_3__4_n_0 ;
  wire \buff3[84]_i_4_n_0 ;
  wire \buff3[84]_i_5_n_0 ;
  wire \buff3[84]_i_6_n_0 ;
  wire \buff3[84]_i_7_n_0 ;
  wire \buff3[84]_i_8_n_0 ;
  wire \buff3[84]_i_9__4_n_0 ;
  wire \buff3[88]_i_2__4_n_0 ;
  wire \buff3[88]_i_3__4_n_0 ;
  wire \buff3[88]_i_4__4_n_0 ;
  wire \buff3[88]_i_5__4_n_0 ;
  wire \buff3[88]_i_6_n_0 ;
  wire \buff3[88]_i_7_n_0 ;
  wire \buff3[88]_i_8_n_0 ;
  wire \buff3[88]_i_9_n_0 ;
  wire \buff3[92]_i_2__4_n_0 ;
  wire \buff3[92]_i_3__4_n_0 ;
  wire \buff3[92]_i_4__4_n_0 ;
  wire \buff3[92]_i_5__4_n_0 ;
  wire \buff3[92]_i_6_n_0 ;
  wire \buff3[92]_i_7_n_0 ;
  wire \buff3[92]_i_8_n_0 ;
  wire \buff3[92]_i_9_n_0 ;
  wire \buff3[96]_i_2__4_n_0 ;
  wire \buff3[96]_i_3__4_n_0 ;
  wire \buff3[96]_i_4__4_n_0 ;
  wire \buff3[96]_i_5__4_n_0 ;
  wire \buff3[96]_i_6_n_0 ;
  wire \buff3[96]_i_7_n_0 ;
  wire \buff3[96]_i_8_n_0 ;
  wire \buff3[96]_i_9_n_0 ;
  wire \buff3_reg[100]_i_1_n_1 ;
  wire \buff3_reg[100]_i_1_n_2 ;
  wire \buff3_reg[100]_i_1_n_3 ;
  wire \buff3_reg[36]_i_1_n_0 ;
  wire \buff3_reg[36]_i_1_n_1 ;
  wire \buff3_reg[36]_i_1_n_2 ;
  wire \buff3_reg[36]_i_1_n_3 ;
  wire \buff3_reg[40]_i_1_n_0 ;
  wire \buff3_reg[40]_i_1_n_1 ;
  wire \buff3_reg[40]_i_1_n_2 ;
  wire \buff3_reg[40]_i_1_n_3 ;
  wire \buff3_reg[44]_i_1_n_0 ;
  wire \buff3_reg[44]_i_1_n_1 ;
  wire \buff3_reg[44]_i_1_n_2 ;
  wire \buff3_reg[44]_i_1_n_3 ;
  wire \buff3_reg[48]_i_1_n_0 ;
  wire \buff3_reg[48]_i_1_n_1 ;
  wire \buff3_reg[48]_i_1_n_2 ;
  wire \buff3_reg[48]_i_1_n_3 ;
  wire \buff3_reg[52]_i_1_n_0 ;
  wire \buff3_reg[52]_i_1_n_1 ;
  wire \buff3_reg[52]_i_1_n_2 ;
  wire \buff3_reg[52]_i_1_n_3 ;
  wire \buff3_reg[56]_i_1_n_0 ;
  wire \buff3_reg[56]_i_1_n_1 ;
  wire \buff3_reg[56]_i_1_n_2 ;
  wire \buff3_reg[56]_i_1_n_3 ;
  wire \buff3_reg[60]_i_1_n_0 ;
  wire \buff3_reg[60]_i_1_n_1 ;
  wire \buff3_reg[60]_i_1_n_2 ;
  wire \buff3_reg[60]_i_1_n_3 ;
  wire \buff3_reg[64]_i_1_n_0 ;
  wire \buff3_reg[64]_i_1_n_1 ;
  wire \buff3_reg[64]_i_1_n_2 ;
  wire \buff3_reg[64]_i_1_n_3 ;
  wire \buff3_reg[68]_i_1_n_0 ;
  wire \buff3_reg[68]_i_1_n_1 ;
  wire \buff3_reg[68]_i_1_n_2 ;
  wire \buff3_reg[68]_i_1_n_3 ;
  wire \buff3_reg[72]_i_1_n_0 ;
  wire \buff3_reg[72]_i_1_n_1 ;
  wire \buff3_reg[72]_i_1_n_2 ;
  wire \buff3_reg[72]_i_1_n_3 ;
  wire \buff3_reg[76]_i_1_n_0 ;
  wire \buff3_reg[76]_i_1_n_1 ;
  wire \buff3_reg[76]_i_1_n_2 ;
  wire \buff3_reg[76]_i_1_n_3 ;
  wire \buff3_reg[80]_i_1_n_0 ;
  wire \buff3_reg[80]_i_1_n_1 ;
  wire \buff3_reg[80]_i_1_n_2 ;
  wire \buff3_reg[80]_i_1_n_3 ;
  wire \buff3_reg[84]_i_1_n_0 ;
  wire \buff3_reg[84]_i_1_n_1 ;
  wire \buff3_reg[84]_i_1_n_2 ;
  wire \buff3_reg[84]_i_1_n_3 ;
  wire \buff3_reg[88]_i_1_n_0 ;
  wire \buff3_reg[88]_i_1_n_1 ;
  wire \buff3_reg[88]_i_1_n_2 ;
  wire \buff3_reg[88]_i_1_n_3 ;
  wire \buff3_reg[92]_i_1_n_0 ;
  wire \buff3_reg[92]_i_1_n_1 ;
  wire \buff3_reg[92]_i_1_n_2 ;
  wire \buff3_reg[92]_i_1_n_3 ;
  wire \buff3_reg[96]_i_1_n_0 ;
  wire \buff3_reg[96]_i_1_n_1 ;
  wire \buff3_reg[96]_i_1_n_2 ;
  wire \buff3_reg[96]_i_1_n_3 ;
  wire grp_fu_545_ce;
  (* RTL_KEEP = "true" *) wire [33:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__1_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_105),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_95),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_94),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_93),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_92),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_91),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_90),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_89),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_104),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_103),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_102),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_101),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_100),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_99),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_98),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_97),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_96),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30,n_0_31,n_0_32,n_0_33}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[18:2]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__1_n_58,buff2_reg__1_n_59,buff2_reg__1_n_60,buff2_reg__1_n_61,buff2_reg__1_n_62,buff2_reg__1_n_63,buff2_reg__1_n_64,buff2_reg__1_n_65,buff2_reg__1_n_66,buff2_reg__1_n_67,buff2_reg__1_n_68,buff2_reg__1_n_69,buff2_reg__1_n_70,buff2_reg__1_n_71,buff2_reg__1_n_72,buff2_reg__1_n_73,buff2_reg__1_n_74,buff2_reg__1_n_75,buff2_reg__1_n_76,buff2_reg__1_n_77,buff2_reg__1_n_78,buff2_reg__1_n_79,buff2_reg__1_n_80,buff2_reg__1_n_81,buff2_reg__1_n_82,buff2_reg__1_n_83,buff2_reg__1_n_84,buff2_reg__1_n_85,buff2_reg__1_n_86,buff2_reg__1_n_87,buff2_reg__1_n_88,buff2_reg__1_n_89,buff2_reg__1_n_90,buff2_reg__1_n_91,buff2_reg__1_n_92,buff2_reg__1_n_93,buff2_reg__1_n_94,buff2_reg__1_n_95,buff2_reg__1_n_96,buff2_reg__1_n_97,buff2_reg__1_n_98,buff2_reg__1_n_99,buff2_reg__1_n_100,buff2_reg__1_n_101,buff2_reg__1_n_102,buff2_reg__1_n_103,buff2_reg__1_n_104,buff2_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff2_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66,n_0_67}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__3_n_58,buff2_reg__3_n_59,buff2_reg__3_n_60,buff2_reg__3_n_61,buff2_reg__3_n_62,buff2_reg__3_n_63,buff2_reg__3_n_64,buff2_reg__3_n_65,buff2_reg__3_n_66,buff2_reg__3_n_67,buff2_reg__3_n_68,buff2_reg__3_n_69,buff2_reg__3_n_70,buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74,buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78,buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82,buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86,buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90,buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94,buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98,buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102,buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff2_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff3[100]_i_2 
       (.I0(buff2_reg__1_n_58),
        .I1(buff2_reg_n_75),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_3__4 
       (.I0(buff2_reg_n_77),
        .I1(buff2_reg__1_n_60),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_4__4 
       (.I0(buff2_reg_n_78),
        .I1(buff2_reg__1_n_61),
        .I2(buff2_reg_n_77),
        .I3(buff2_reg__1_n_60),
        .O(\buff3[100]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff3[100]_i_5__4 
       (.I0(buff2_reg_n_74),
        .I1(buff2_reg_n_73),
        .O(\buff3[100]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff3[100]_i_6__4 
       (.I0(buff2_reg__1_n_59),
        .I1(buff2_reg_n_76),
        .I2(buff2_reg_n_75),
        .I3(buff2_reg__1_n_58),
        .I4(buff2_reg_n_74),
        .O(\buff3[100]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_7__4 
       (.I0(buff2_reg__1_n_60),
        .I1(buff2_reg_n_77),
        .I2(buff2_reg__1_n_58),
        .I3(buff2_reg_n_75),
        .I4(buff2_reg__1_n_59),
        .I5(buff2_reg_n_76),
        .O(\buff3[100]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_8 
       (.I0(buff2_reg__1_n_61),
        .I1(buff2_reg_n_78),
        .I2(buff2_reg__1_n_59),
        .I3(buff2_reg_n_76),
        .I4(buff2_reg__1_n_60),
        .I5(buff2_reg_n_77),
        .O(\buff3[100]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_2 
       (.I0(buff2_reg__3_n_103),
        .I1(\buff2_reg_n_0_[2] ),
        .O(\buff3[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_3 
       (.I0(buff2_reg__3_n_104),
        .I1(\buff2_reg_n_0_[1] ),
        .O(\buff3[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_4 
       (.I0(buff2_reg__3_n_105),
        .I1(\buff2_reg_n_0_[0] ),
        .O(\buff3[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_2 
       (.I0(buff2_reg__3_n_99),
        .I1(\buff2_reg_n_0_[6] ),
        .O(\buff3[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_3 
       (.I0(buff2_reg__3_n_100),
        .I1(\buff2_reg_n_0_[5] ),
        .O(\buff3[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_4 
       (.I0(buff2_reg__3_n_101),
        .I1(\buff2_reg_n_0_[4] ),
        .O(\buff3[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_5 
       (.I0(buff2_reg__3_n_102),
        .I1(\buff2_reg_n_0_[3] ),
        .O(\buff3[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_2 
       (.I0(buff2_reg__3_n_95),
        .I1(\buff2_reg_n_0_[10] ),
        .O(\buff3[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_3 
       (.I0(buff2_reg__3_n_96),
        .I1(\buff2_reg_n_0_[9] ),
        .O(\buff3[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_4 
       (.I0(buff2_reg__3_n_97),
        .I1(\buff2_reg_n_0_[8] ),
        .O(\buff3[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_5 
       (.I0(buff2_reg__3_n_98),
        .I1(\buff2_reg_n_0_[7] ),
        .O(\buff3[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_2 
       (.I0(buff2_reg__3_n_91),
        .I1(\buff2_reg_n_0_[14] ),
        .O(\buff3[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_3 
       (.I0(buff2_reg__3_n_92),
        .I1(\buff2_reg_n_0_[13] ),
        .O(\buff3[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_4 
       (.I0(buff2_reg__3_n_93),
        .I1(\buff2_reg_n_0_[12] ),
        .O(\buff3[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_5 
       (.I0(buff2_reg__3_n_94),
        .I1(\buff2_reg_n_0_[11] ),
        .O(\buff3[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_2 
       (.I0(buff2_reg__3_n_87),
        .I1(buff2_reg__1_n_104),
        .O(\buff3[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_3 
       (.I0(buff2_reg__3_n_88),
        .I1(buff2_reg__1_n_105),
        .O(\buff3[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_4 
       (.I0(buff2_reg__3_n_89),
        .I1(\buff2_reg_n_0_[16] ),
        .O(\buff3[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_5 
       (.I0(buff2_reg__3_n_90),
        .I1(\buff2_reg_n_0_[15] ),
        .O(\buff3[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_2 
       (.I0(buff2_reg__3_n_83),
        .I1(buff2_reg__1_n_100),
        .O(\buff3[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_3 
       (.I0(buff2_reg__3_n_84),
        .I1(buff2_reg__1_n_101),
        .O(\buff3[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_4 
       (.I0(buff2_reg__3_n_85),
        .I1(buff2_reg__1_n_102),
        .O(\buff3[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_5 
       (.I0(buff2_reg__3_n_86),
        .I1(buff2_reg__1_n_103),
        .O(\buff3[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_2 
       (.I0(buff2_reg__3_n_79),
        .I1(buff2_reg__1_n_96),
        .O(\buff3[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_3 
       (.I0(buff2_reg__3_n_80),
        .I1(buff2_reg__1_n_97),
        .O(\buff3[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_4 
       (.I0(buff2_reg__3_n_81),
        .I1(buff2_reg__1_n_98),
        .O(\buff3[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_5 
       (.I0(buff2_reg__3_n_82),
        .I1(buff2_reg__1_n_99),
        .O(\buff3[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_2 
       (.I0(buff2_reg__3_n_75),
        .I1(buff2_reg__1_n_92),
        .O(\buff3[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_3 
       (.I0(buff2_reg__3_n_76),
        .I1(buff2_reg__1_n_93),
        .O(\buff3[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_4 
       (.I0(buff2_reg__3_n_77),
        .I1(buff2_reg__1_n_94),
        .O(\buff3[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_5 
       (.I0(buff2_reg__3_n_78),
        .I1(buff2_reg__1_n_95),
        .O(\buff3[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[68]_i_2 
       (.I0(buff2_reg_n_105),
        .I1(buff2_reg__1_n_88),
        .I2(buff2_reg__3_n_71),
        .O(\buff3[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_3 
       (.I0(buff2_reg__3_n_72),
        .I1(buff2_reg__1_n_89),
        .O(\buff3[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_4 
       (.I0(buff2_reg__3_n_73),
        .I1(buff2_reg__1_n_90),
        .O(\buff3[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_5 
       (.I0(buff2_reg__3_n_74),
        .I1(buff2_reg__1_n_91),
        .O(\buff3[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_2 
       (.I0(buff2_reg_n_102),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg__3_n_68),
        .O(\buff3[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_3 
       (.I0(buff2_reg_n_103),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg__3_n_69),
        .O(\buff3[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_4 
       (.I0(buff2_reg_n_104),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg__3_n_70),
        .O(\buff3[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[72]_i_5 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__1_n_87),
        .O(\buff3[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_6 
       (.I0(buff2_reg__3_n_68),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg_n_102),
        .I3(buff2_reg__1_n_84),
        .I4(buff2_reg_n_101),
        .I5(buff2_reg__3_n_67),
        .O(\buff3[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_7 
       (.I0(buff2_reg__3_n_69),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg_n_103),
        .I3(buff2_reg__1_n_85),
        .I4(buff2_reg_n_102),
        .I5(buff2_reg__3_n_68),
        .O(\buff3[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_8 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg_n_104),
        .I3(buff2_reg__1_n_86),
        .I4(buff2_reg_n_103),
        .I5(buff2_reg__3_n_69),
        .O(\buff3[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff3[72]_i_9 
       (.I0(buff2_reg__1_n_87),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__3_n_70),
        .I3(buff2_reg__1_n_88),
        .I4(buff2_reg_n_105),
        .O(\buff3[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_2 
       (.I0(buff2_reg_n_98),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg__3_n_64),
        .O(\buff3[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_3 
       (.I0(buff2_reg_n_99),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg__3_n_65),
        .O(\buff3[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_4 
       (.I0(buff2_reg_n_100),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg__3_n_66),
        .O(\buff3[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_5 
       (.I0(buff2_reg_n_101),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg__3_n_67),
        .O(\buff3[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_6 
       (.I0(buff2_reg__3_n_64),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg_n_98),
        .I3(buff2_reg__1_n_80),
        .I4(buff2_reg_n_97),
        .I5(buff2_reg__3_n_63),
        .O(\buff3[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_7 
       (.I0(buff2_reg__3_n_65),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg_n_99),
        .I3(buff2_reg__1_n_81),
        .I4(buff2_reg_n_98),
        .I5(buff2_reg__3_n_64),
        .O(\buff3[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_8 
       (.I0(buff2_reg__3_n_66),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg_n_100),
        .I3(buff2_reg__1_n_82),
        .I4(buff2_reg_n_99),
        .I5(buff2_reg__3_n_65),
        .O(\buff3[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_9 
       (.I0(buff2_reg__3_n_67),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg_n_101),
        .I3(buff2_reg__1_n_83),
        .I4(buff2_reg_n_100),
        .I5(buff2_reg__3_n_66),
        .O(\buff3[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_2 
       (.I0(buff2_reg_n_94),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg__3_n_60),
        .O(\buff3[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_3 
       (.I0(buff2_reg_n_95),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg__3_n_61),
        .O(\buff3[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_4 
       (.I0(buff2_reg_n_96),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg__3_n_62),
        .O(\buff3[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_5 
       (.I0(buff2_reg_n_97),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg__3_n_63),
        .O(\buff3[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_6 
       (.I0(buff2_reg__3_n_60),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg_n_94),
        .I3(buff2_reg__1_n_76),
        .I4(buff2_reg_n_93),
        .I5(buff2_reg__3_n_59),
        .O(\buff3[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_7 
       (.I0(buff2_reg__3_n_61),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg_n_95),
        .I3(buff2_reg__1_n_77),
        .I4(buff2_reg_n_94),
        .I5(buff2_reg__3_n_60),
        .O(\buff3[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_8 
       (.I0(buff2_reg__3_n_62),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg_n_96),
        .I3(buff2_reg__1_n_78),
        .I4(buff2_reg_n_95),
        .I5(buff2_reg__3_n_61),
        .O(\buff3[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_9 
       (.I0(buff2_reg__3_n_63),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg_n_97),
        .I3(buff2_reg__1_n_79),
        .I4(buff2_reg_n_96),
        .I5(buff2_reg__3_n_62),
        .O(\buff3[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_2__4 
       (.I0(buff2_reg_n_91),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_90),
        .I3(buff2_reg__1_n_73),
        .O(\buff3[84]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_3__4 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_74),
        .O(\buff3[84]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff3[84]_i_4 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg__3_n_58),
        .O(\buff3[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[84]_i_5 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .O(\buff3[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_6 
       (.I0(buff2_reg__1_n_74),
        .I1(buff2_reg_n_91),
        .I2(buff2_reg__1_n_72),
        .I3(buff2_reg_n_89),
        .I4(buff2_reg__1_n_73),
        .I5(buff2_reg_n_90),
        .O(\buff3[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_7 
       (.I0(buff2_reg__1_n_75),
        .I1(buff2_reg_n_92),
        .I2(buff2_reg__1_n_73),
        .I3(buff2_reg_n_90),
        .I4(buff2_reg__1_n_74),
        .I5(buff2_reg_n_91),
        .O(\buff3[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff3[84]_i_8 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_75),
        .I4(buff2_reg_n_92),
        .O(\buff3[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff3[84]_i_9__4 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .I3(buff2_reg__3_n_59),
        .I4(buff2_reg__1_n_76),
        .I5(buff2_reg_n_93),
        .O(\buff3[84]_i_9__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_2__4 
       (.I0(buff2_reg_n_87),
        .I1(buff2_reg__1_n_70),
        .I2(buff2_reg_n_86),
        .I3(buff2_reg__1_n_69),
        .O(\buff3[88]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_3__4 
       (.I0(buff2_reg_n_88),
        .I1(buff2_reg__1_n_71),
        .I2(buff2_reg_n_87),
        .I3(buff2_reg__1_n_70),
        .O(\buff3[88]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_4__4 
       (.I0(buff2_reg_n_89),
        .I1(buff2_reg__1_n_72),
        .I2(buff2_reg_n_88),
        .I3(buff2_reg__1_n_71),
        .O(\buff3[88]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_5__4 
       (.I0(buff2_reg_n_90),
        .I1(buff2_reg__1_n_73),
        .I2(buff2_reg_n_89),
        .I3(buff2_reg__1_n_72),
        .O(\buff3[88]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_6 
       (.I0(buff2_reg__1_n_70),
        .I1(buff2_reg_n_87),
        .I2(buff2_reg__1_n_68),
        .I3(buff2_reg_n_85),
        .I4(buff2_reg__1_n_69),
        .I5(buff2_reg_n_86),
        .O(\buff3[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_7 
       (.I0(buff2_reg__1_n_71),
        .I1(buff2_reg_n_88),
        .I2(buff2_reg__1_n_69),
        .I3(buff2_reg_n_86),
        .I4(buff2_reg__1_n_70),
        .I5(buff2_reg_n_87),
        .O(\buff3[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_8 
       (.I0(buff2_reg__1_n_72),
        .I1(buff2_reg_n_89),
        .I2(buff2_reg__1_n_70),
        .I3(buff2_reg_n_87),
        .I4(buff2_reg__1_n_71),
        .I5(buff2_reg_n_88),
        .O(\buff3[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_9 
       (.I0(buff2_reg__1_n_73),
        .I1(buff2_reg_n_90),
        .I2(buff2_reg__1_n_71),
        .I3(buff2_reg_n_88),
        .I4(buff2_reg__1_n_72),
        .I5(buff2_reg_n_89),
        .O(\buff3[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_2__4 
       (.I0(buff2_reg_n_83),
        .I1(buff2_reg__1_n_66),
        .I2(buff2_reg_n_82),
        .I3(buff2_reg__1_n_65),
        .O(\buff3[92]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_3__4 
       (.I0(buff2_reg_n_84),
        .I1(buff2_reg__1_n_67),
        .I2(buff2_reg_n_83),
        .I3(buff2_reg__1_n_66),
        .O(\buff3[92]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_4__4 
       (.I0(buff2_reg_n_85),
        .I1(buff2_reg__1_n_68),
        .I2(buff2_reg_n_84),
        .I3(buff2_reg__1_n_67),
        .O(\buff3[92]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_5__4 
       (.I0(buff2_reg_n_86),
        .I1(buff2_reg__1_n_69),
        .I2(buff2_reg_n_85),
        .I3(buff2_reg__1_n_68),
        .O(\buff3[92]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_6 
       (.I0(buff2_reg__1_n_66),
        .I1(buff2_reg_n_83),
        .I2(buff2_reg__1_n_64),
        .I3(buff2_reg_n_81),
        .I4(buff2_reg__1_n_65),
        .I5(buff2_reg_n_82),
        .O(\buff3[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_7 
       (.I0(buff2_reg__1_n_67),
        .I1(buff2_reg_n_84),
        .I2(buff2_reg__1_n_65),
        .I3(buff2_reg_n_82),
        .I4(buff2_reg__1_n_66),
        .I5(buff2_reg_n_83),
        .O(\buff3[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_8 
       (.I0(buff2_reg__1_n_68),
        .I1(buff2_reg_n_85),
        .I2(buff2_reg__1_n_66),
        .I3(buff2_reg_n_83),
        .I4(buff2_reg__1_n_67),
        .I5(buff2_reg_n_84),
        .O(\buff3[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_9 
       (.I0(buff2_reg__1_n_69),
        .I1(buff2_reg_n_86),
        .I2(buff2_reg__1_n_67),
        .I3(buff2_reg_n_84),
        .I4(buff2_reg__1_n_68),
        .I5(buff2_reg_n_85),
        .O(\buff3[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_2__4 
       (.I0(buff2_reg_n_79),
        .I1(buff2_reg__1_n_62),
        .I2(buff2_reg_n_78),
        .I3(buff2_reg__1_n_61),
        .O(\buff3[96]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_3__4 
       (.I0(buff2_reg_n_80),
        .I1(buff2_reg__1_n_63),
        .I2(buff2_reg_n_79),
        .I3(buff2_reg__1_n_62),
        .O(\buff3[96]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_4__4 
       (.I0(buff2_reg_n_81),
        .I1(buff2_reg__1_n_64),
        .I2(buff2_reg_n_80),
        .I3(buff2_reg__1_n_63),
        .O(\buff3[96]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_5__4 
       (.I0(buff2_reg_n_82),
        .I1(buff2_reg__1_n_65),
        .I2(buff2_reg_n_81),
        .I3(buff2_reg__1_n_64),
        .O(\buff3[96]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_6 
       (.I0(buff2_reg__1_n_62),
        .I1(buff2_reg_n_79),
        .I2(buff2_reg__1_n_60),
        .I3(buff2_reg_n_77),
        .I4(buff2_reg__1_n_61),
        .I5(buff2_reg_n_78),
        .O(\buff3[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_7 
       (.I0(buff2_reg__1_n_63),
        .I1(buff2_reg_n_80),
        .I2(buff2_reg__1_n_61),
        .I3(buff2_reg_n_78),
        .I4(buff2_reg__1_n_62),
        .I5(buff2_reg_n_79),
        .O(\buff3[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_8 
       (.I0(buff2_reg__1_n_64),
        .I1(buff2_reg_n_81),
        .I2(buff2_reg__1_n_62),
        .I3(buff2_reg_n_79),
        .I4(buff2_reg__1_n_63),
        .I5(buff2_reg_n_80),
        .O(\buff3[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_9 
       (.I0(buff2_reg__1_n_65),
        .I1(buff2_reg_n_82),
        .I2(buff2_reg__1_n_63),
        .I3(buff2_reg_n_80),
        .I4(buff2_reg__1_n_64),
        .I5(buff2_reg_n_81),
        .O(\buff3[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[0]_srl2 " *) 
  SRL16E \buff3_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0_n_0 ),
        .Q(D[0]));
  FDRE \buff3_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [100]),
        .Q(Q[32]),
        .R(1'b0));
  CARRY4 \buff3_reg[100]_i_1 
       (.CI(\buff3_reg[96]_i_1_n_0 ),
        .CO({\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED [3],\buff3_reg[100]_i_1_n_1 ,\buff3_reg[100]_i_1_n_2 ,\buff3_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buff3[100]_i_2_n_0 ,\buff3[100]_i_3__4_n_0 ,\buff3[100]_i_4__4_n_0 }),
        .O(\^buff2_reg [100:97]),
        .S({\buff3[100]_i_5__4_n_0 ,\buff3[100]_i_6__4_n_0 ,\buff3[100]_i_7__4_n_0 ,\buff3[100]_i_8_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[10]_srl2 " *) 
  SRL16E \buff3_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0_n_0 ),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[11]_srl2 " *) 
  SRL16E \buff3_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0_n_0 ),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[12]_srl2 " *) 
  SRL16E \buff3_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0_n_0 ),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[13]_srl2 " *) 
  SRL16E \buff3_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0_n_0 ),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[14]_srl2 " *) 
  SRL16E \buff3_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0_n_0 ),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[15]_srl2 " *) 
  SRL16E \buff3_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0_n_0 ),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[16]_srl2 " *) 
  SRL16E \buff3_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0_n_0 ),
        .Q(D[16]));
  FDRE \buff3_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \buff3_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \buff3_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[1]_srl2 " *) 
  SRL16E \buff3_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0_n_0 ),
        .Q(D[1]));
  FDRE \buff3_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \buff3_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \buff3_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \buff3_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \buff3_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \buff3_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \buff3_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \buff3_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(D[27]),
        .R(1'b0));
  FDRE \buff3_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(D[28]),
        .R(1'b0));
  FDRE \buff3_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[2]_srl2 " *) 
  SRL16E \buff3_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0_n_0 ),
        .Q(D[2]));
  FDRE \buff3_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(D[30]),
        .R(1'b0));
  FDRE \buff3_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[14]__1_n_0 ),
        .Q(D[31]),
        .R(1'b0));
  FDRE \buff3_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[15]__1_n_0 ),
        .Q(D[32]),
        .R(1'b0));
  FDRE \buff3_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \buff3_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \buff3_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \buff3_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [36]),
        .Q(D[36]),
        .R(1'b0));
  CARRY4 \buff3_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff3_reg[36]_i_1_n_0 ,\buff3_reg[36]_i_1_n_1 ,\buff3_reg[36]_i_1_n_2 ,\buff3_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105,1'b0}),
        .O(\^buff2_reg [36:33]),
        .S({\buff3[36]_i_2_n_0 ,\buff3[36]_i_3_n_0 ,\buff3[36]_i_4_n_0 ,\buff2_reg[16]__1_n_0 }));
  FDRE \buff3_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \buff3_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \buff3_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [39]),
        .Q(D[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[3]_srl2 " *) 
  SRL16E \buff3_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0_n_0 ),
        .Q(D[3]));
  FDRE \buff3_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [40]),
        .Q(D[40]),
        .R(1'b0));
  CARRY4 \buff3_reg[40]_i_1 
       (.CI(\buff3_reg[36]_i_1_n_0 ),
        .CO({\buff3_reg[40]_i_1_n_0 ,\buff3_reg[40]_i_1_n_1 ,\buff3_reg[40]_i_1_n_2 ,\buff3_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102}),
        .O(\^buff2_reg [40:37]),
        .S({\buff3[40]_i_2_n_0 ,\buff3[40]_i_3_n_0 ,\buff3[40]_i_4_n_0 ,\buff3[40]_i_5_n_0 }));
  FDRE \buff3_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \buff3_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \buff3_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \buff3_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [44]),
        .Q(D[44]),
        .R(1'b0));
  CARRY4 \buff3_reg[44]_i_1 
       (.CI(\buff3_reg[40]_i_1_n_0 ),
        .CO({\buff3_reg[44]_i_1_n_0 ,\buff3_reg[44]_i_1_n_1 ,\buff3_reg[44]_i_1_n_2 ,\buff3_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98}),
        .O(\^buff2_reg [44:41]),
        .S({\buff3[44]_i_2_n_0 ,\buff3[44]_i_3_n_0 ,\buff3[44]_i_4_n_0 ,\buff3[44]_i_5_n_0 }));
  FDRE \buff3_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \buff3_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \buff3_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \buff3_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [48]),
        .Q(D[48]),
        .R(1'b0));
  CARRY4 \buff3_reg[48]_i_1 
       (.CI(\buff3_reg[44]_i_1_n_0 ),
        .CO({\buff3_reg[48]_i_1_n_0 ,\buff3_reg[48]_i_1_n_1 ,\buff3_reg[48]_i_1_n_2 ,\buff3_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94}),
        .O(\^buff2_reg [48:45]),
        .S({\buff3[48]_i_2_n_0 ,\buff3[48]_i_3_n_0 ,\buff3[48]_i_4_n_0 ,\buff3[48]_i_5_n_0 }));
  FDRE \buff3_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [49]),
        .Q(D[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[4]_srl2 " *) 
  SRL16E \buff3_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0_n_0 ),
        .Q(D[4]));
  FDRE \buff3_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [50]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \buff3_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [51]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff3_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [52]),
        .Q(D[52]),
        .R(1'b0));
  CARRY4 \buff3_reg[52]_i_1 
       (.CI(\buff3_reg[48]_i_1_n_0 ),
        .CO({\buff3_reg[52]_i_1_n_0 ,\buff3_reg[52]_i_1_n_1 ,\buff3_reg[52]_i_1_n_2 ,\buff3_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90}),
        .O(\^buff2_reg [52:49]),
        .S({\buff3[52]_i_2_n_0 ,\buff3[52]_i_3_n_0 ,\buff3[52]_i_4_n_0 ,\buff3[52]_i_5_n_0 }));
  FDRE \buff3_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [53]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff3_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [54]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff3_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [55]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff3_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [56]),
        .Q(D[56]),
        .R(1'b0));
  CARRY4 \buff3_reg[56]_i_1 
       (.CI(\buff3_reg[52]_i_1_n_0 ),
        .CO({\buff3_reg[56]_i_1_n_0 ,\buff3_reg[56]_i_1_n_1 ,\buff3_reg[56]_i_1_n_2 ,\buff3_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86}),
        .O(\^buff2_reg [56:53]),
        .S({\buff3[56]_i_2_n_0 ,\buff3[56]_i_3_n_0 ,\buff3[56]_i_4_n_0 ,\buff3[56]_i_5_n_0 }));
  FDRE \buff3_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [57]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff3_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [58]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff3_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [59]),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[5]_srl2 " *) 
  SRL16E \buff3_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0_n_0 ),
        .Q(D[5]));
  FDRE \buff3_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [60]),
        .Q(D[60]),
        .R(1'b0));
  CARRY4 \buff3_reg[60]_i_1 
       (.CI(\buff3_reg[56]_i_1_n_0 ),
        .CO({\buff3_reg[60]_i_1_n_0 ,\buff3_reg[60]_i_1_n_1 ,\buff3_reg[60]_i_1_n_2 ,\buff3_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82}),
        .O(\^buff2_reg [60:57]),
        .S({\buff3[60]_i_2_n_0 ,\buff3[60]_i_3_n_0 ,\buff3[60]_i_4_n_0 ,\buff3[60]_i_5_n_0 }));
  FDRE \buff3_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [61]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \buff3_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [62]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \buff3_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [63]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \buff3_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [64]),
        .Q(D[64]),
        .R(1'b0));
  CARRY4 \buff3_reg[64]_i_1 
       (.CI(\buff3_reg[60]_i_1_n_0 ),
        .CO({\buff3_reg[64]_i_1_n_0 ,\buff3_reg[64]_i_1_n_1 ,\buff3_reg[64]_i_1_n_2 ,\buff3_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78}),
        .O(\^buff2_reg [64:61]),
        .S({\buff3[64]_i_2_n_0 ,\buff3[64]_i_3_n_0 ,\buff3[64]_i_4_n_0 ,\buff3[64]_i_5_n_0 }));
  FDRE \buff3_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [65]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \buff3_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [66]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \buff3_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [67]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \buff3_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [68]),
        .Q(Q[0]),
        .R(1'b0));
  CARRY4 \buff3_reg[68]_i_1 
       (.CI(\buff3_reg[64]_i_1_n_0 ),
        .CO({\buff3_reg[68]_i_1_n_0 ,\buff3_reg[68]_i_1_n_1 ,\buff3_reg[68]_i_1_n_2 ,\buff3_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74}),
        .O(\^buff2_reg [68:65]),
        .S({\buff3[68]_i_2_n_0 ,\buff3[68]_i_3_n_0 ,\buff3[68]_i_4_n_0 ,\buff3[68]_i_5_n_0 }));
  FDRE \buff3_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [69]),
        .Q(Q[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[6]_srl2 " *) 
  SRL16E \buff3_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0_n_0 ),
        .Q(D[6]));
  FDRE \buff3_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [70]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff3_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [71]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff3_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [72]),
        .Q(Q[4]),
        .R(1'b0));
  CARRY4 \buff3_reg[72]_i_1 
       (.CI(\buff3_reg[68]_i_1_n_0 ),
        .CO({\buff3_reg[72]_i_1_n_0 ,\buff3_reg[72]_i_1_n_1 ,\buff3_reg[72]_i_1_n_2 ,\buff3_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[72]_i_2_n_0 ,\buff3[72]_i_3_n_0 ,\buff3[72]_i_4_n_0 ,\buff3[72]_i_5_n_0 }),
        .O(\^buff2_reg [72:69]),
        .S({\buff3[72]_i_6_n_0 ,\buff3[72]_i_7_n_0 ,\buff3[72]_i_8_n_0 ,\buff3[72]_i_9_n_0 }));
  FDRE \buff3_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [73]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff3_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [74]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff3_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [75]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff3_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [76]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \buff3_reg[76]_i_1 
       (.CI(\buff3_reg[72]_i_1_n_0 ),
        .CO({\buff3_reg[76]_i_1_n_0 ,\buff3_reg[76]_i_1_n_1 ,\buff3_reg[76]_i_1_n_2 ,\buff3_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[76]_i_2_n_0 ,\buff3[76]_i_3_n_0 ,\buff3[76]_i_4_n_0 ,\buff3[76]_i_5_n_0 }),
        .O(\^buff2_reg [76:73]),
        .S({\buff3[76]_i_6_n_0 ,\buff3[76]_i_7_n_0 ,\buff3[76]_i_8_n_0 ,\buff3[76]_i_9_n_0 }));
  FDRE \buff3_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [77]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \buff3_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [78]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff3_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [79]),
        .Q(Q[11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2 " *) 
  SRL16E \buff3_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0_n_0 ),
        .Q(D[7]));
  FDRE \buff3_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [80]),
        .Q(Q[12]),
        .R(1'b0));
  CARRY4 \buff3_reg[80]_i_1 
       (.CI(\buff3_reg[76]_i_1_n_0 ),
        .CO({\buff3_reg[80]_i_1_n_0 ,\buff3_reg[80]_i_1_n_1 ,\buff3_reg[80]_i_1_n_2 ,\buff3_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[80]_i_2_n_0 ,\buff3[80]_i_3_n_0 ,\buff3[80]_i_4_n_0 ,\buff3[80]_i_5_n_0 }),
        .O(\^buff2_reg [80:77]),
        .S({\buff3[80]_i_6_n_0 ,\buff3[80]_i_7_n_0 ,\buff3[80]_i_8_n_0 ,\buff3[80]_i_9_n_0 }));
  FDRE \buff3_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [81]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff3_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [82]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff3_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [83]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff3_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [84]),
        .Q(Q[16]),
        .R(1'b0));
  CARRY4 \buff3_reg[84]_i_1 
       (.CI(\buff3_reg[80]_i_1_n_0 ),
        .CO({\buff3_reg[84]_i_1_n_0 ,\buff3_reg[84]_i_1_n_1 ,\buff3_reg[84]_i_1_n_2 ,\buff3_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[84]_i_2__4_n_0 ,\buff3[84]_i_3__4_n_0 ,\buff3[84]_i_4_n_0 ,\buff3[84]_i_5_n_0 }),
        .O(\^buff2_reg [84:81]),
        .S({\buff3[84]_i_6_n_0 ,\buff3[84]_i_7_n_0 ,\buff3[84]_i_8_n_0 ,\buff3[84]_i_9__4_n_0 }));
  FDRE \buff3_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [85]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff3_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [86]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff3_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [87]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \buff3_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [88]),
        .Q(Q[20]),
        .R(1'b0));
  CARRY4 \buff3_reg[88]_i_1 
       (.CI(\buff3_reg[84]_i_1_n_0 ),
        .CO({\buff3_reg[88]_i_1_n_0 ,\buff3_reg[88]_i_1_n_1 ,\buff3_reg[88]_i_1_n_2 ,\buff3_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[88]_i_2__4_n_0 ,\buff3[88]_i_3__4_n_0 ,\buff3[88]_i_4__4_n_0 ,\buff3[88]_i_5__4_n_0 }),
        .O(\^buff2_reg [88:85]),
        .S({\buff3[88]_i_6_n_0 ,\buff3[88]_i_7_n_0 ,\buff3[88]_i_8_n_0 ,\buff3[88]_i_9_n_0 }));
  FDRE \buff3_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [89]),
        .Q(Q[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[8]_srl2 " *) 
  SRL16E \buff3_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0_n_0 ),
        .Q(D[8]));
  FDRE \buff3_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [90]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff3_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [91]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff3_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [92]),
        .Q(Q[24]),
        .R(1'b0));
  CARRY4 \buff3_reg[92]_i_1 
       (.CI(\buff3_reg[88]_i_1_n_0 ),
        .CO({\buff3_reg[92]_i_1_n_0 ,\buff3_reg[92]_i_1_n_1 ,\buff3_reg[92]_i_1_n_2 ,\buff3_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[92]_i_2__4_n_0 ,\buff3[92]_i_3__4_n_0 ,\buff3[92]_i_4__4_n_0 ,\buff3[92]_i_5__4_n_0 }),
        .O(\^buff2_reg [92:89]),
        .S({\buff3[92]_i_6_n_0 ,\buff3[92]_i_7_n_0 ,\buff3[92]_i_8_n_0 ,\buff3[92]_i_9_n_0 }));
  FDRE \buff3_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [93]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff3_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [94]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff3_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [95]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \buff3_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [96]),
        .Q(Q[28]),
        .R(1'b0));
  CARRY4 \buff3_reg[96]_i_1 
       (.CI(\buff3_reg[92]_i_1_n_0 ),
        .CO({\buff3_reg[96]_i_1_n_0 ,\buff3_reg[96]_i_1_n_1 ,\buff3_reg[96]_i_1_n_2 ,\buff3_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[96]_i_2__4_n_0 ,\buff3[96]_i_3__4_n_0 ,\buff3[96]_i_4__4_n_0 ,\buff3[96]_i_5__4_n_0 }),
        .O(\^buff2_reg [96:93]),
        .S({\buff3[96]_i_6_n_0 ,\buff3[96]_i_7_n_0 ,\buff3[96]_i_8_n_0 ,\buff3[96]_i_9_n_0 }));
  FDRE \buff3_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [97]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \buff3_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [98]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \buff3_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [99]),
        .Q(Q[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U3/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[9]_srl2 " *) 
  SRL16E \buff3_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0_n_0 ),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b1),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b1),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b1),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b1),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b1),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b1),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b1),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b1),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b1),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b1),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b1),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[33],in0[33],in0[33],in0[33:19]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49,n_0_50}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[1:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb_Mul6S_0" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_23
   (D,
    Q,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [67:0]D;
  output [32:0]Q;
  input [17:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire [67:0]D;
  wire [32:0]Q;
  wire ap_clk;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_113;
  wire buff1_reg__1_n_114;
  wire buff1_reg__1_n_115;
  wire buff1_reg__1_n_116;
  wire buff1_reg__1_n_117;
  wire buff1_reg__1_n_118;
  wire buff1_reg__1_n_119;
  wire buff1_reg__1_n_120;
  wire buff1_reg__1_n_121;
  wire buff1_reg__1_n_122;
  wire buff1_reg__1_n_123;
  wire buff1_reg__1_n_124;
  wire buff1_reg__1_n_125;
  wire buff1_reg__1_n_126;
  wire buff1_reg__1_n_127;
  wire buff1_reg__1_n_128;
  wire buff1_reg__1_n_129;
  wire buff1_reg__1_n_130;
  wire buff1_reg__1_n_131;
  wire buff1_reg__1_n_132;
  wire buff1_reg__1_n_133;
  wire buff1_reg__1_n_134;
  wire buff1_reg__1_n_135;
  wire buff1_reg__1_n_136;
  wire buff1_reg__1_n_137;
  wire buff1_reg__1_n_138;
  wire buff1_reg__1_n_139;
  wire buff1_reg__1_n_140;
  wire buff1_reg__1_n_141;
  wire buff1_reg__1_n_142;
  wire buff1_reg__1_n_143;
  wire buff1_reg__1_n_144;
  wire buff1_reg__1_n_145;
  wire buff1_reg__1_n_146;
  wire buff1_reg__1_n_147;
  wire buff1_reg__1_n_148;
  wire buff1_reg__1_n_149;
  wire buff1_reg__1_n_150;
  wire buff1_reg__1_n_151;
  wire buff1_reg__1_n_152;
  wire buff1_reg__1_n_153;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [100:33]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__1_n_0 ;
  wire \buff2_reg[15]__1_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire buff2_reg__1_n_100;
  wire buff2_reg__1_n_101;
  wire buff2_reg__1_n_102;
  wire buff2_reg__1_n_103;
  wire buff2_reg__1_n_104;
  wire buff2_reg__1_n_105;
  wire buff2_reg__1_n_58;
  wire buff2_reg__1_n_59;
  wire buff2_reg__1_n_60;
  wire buff2_reg__1_n_61;
  wire buff2_reg__1_n_62;
  wire buff2_reg__1_n_63;
  wire buff2_reg__1_n_64;
  wire buff2_reg__1_n_65;
  wire buff2_reg__1_n_66;
  wire buff2_reg__1_n_67;
  wire buff2_reg__1_n_68;
  wire buff2_reg__1_n_69;
  wire buff2_reg__1_n_70;
  wire buff2_reg__1_n_71;
  wire buff2_reg__1_n_72;
  wire buff2_reg__1_n_73;
  wire buff2_reg__1_n_74;
  wire buff2_reg__1_n_75;
  wire buff2_reg__1_n_76;
  wire buff2_reg__1_n_77;
  wire buff2_reg__1_n_78;
  wire buff2_reg__1_n_79;
  wire buff2_reg__1_n_80;
  wire buff2_reg__1_n_81;
  wire buff2_reg__1_n_82;
  wire buff2_reg__1_n_83;
  wire buff2_reg__1_n_84;
  wire buff2_reg__1_n_85;
  wire buff2_reg__1_n_86;
  wire buff2_reg__1_n_87;
  wire buff2_reg__1_n_88;
  wire buff2_reg__1_n_89;
  wire buff2_reg__1_n_90;
  wire buff2_reg__1_n_91;
  wire buff2_reg__1_n_92;
  wire buff2_reg__1_n_93;
  wire buff2_reg__1_n_94;
  wire buff2_reg__1_n_95;
  wire buff2_reg__1_n_96;
  wire buff2_reg__1_n_97;
  wire buff2_reg__1_n_98;
  wire buff2_reg__1_n_99;
  wire buff2_reg__3_n_100;
  wire buff2_reg__3_n_101;
  wire buff2_reg__3_n_102;
  wire buff2_reg__3_n_103;
  wire buff2_reg__3_n_104;
  wire buff2_reg__3_n_105;
  wire buff2_reg__3_n_58;
  wire buff2_reg__3_n_59;
  wire buff2_reg__3_n_60;
  wire buff2_reg__3_n_61;
  wire buff2_reg__3_n_62;
  wire buff2_reg__3_n_63;
  wire buff2_reg__3_n_64;
  wire buff2_reg__3_n_65;
  wire buff2_reg__3_n_66;
  wire buff2_reg__3_n_67;
  wire buff2_reg__3_n_68;
  wire buff2_reg__3_n_69;
  wire buff2_reg__3_n_70;
  wire buff2_reg__3_n_71;
  wire buff2_reg__3_n_72;
  wire buff2_reg__3_n_73;
  wire buff2_reg__3_n_74;
  wire buff2_reg__3_n_75;
  wire buff2_reg__3_n_76;
  wire buff2_reg__3_n_77;
  wire buff2_reg__3_n_78;
  wire buff2_reg__3_n_79;
  wire buff2_reg__3_n_80;
  wire buff2_reg__3_n_81;
  wire buff2_reg__3_n_82;
  wire buff2_reg__3_n_83;
  wire buff2_reg__3_n_84;
  wire buff2_reg__3_n_85;
  wire buff2_reg__3_n_86;
  wire buff2_reg__3_n_87;
  wire buff2_reg__3_n_88;
  wire buff2_reg__3_n_89;
  wire buff2_reg__3_n_90;
  wire buff2_reg__3_n_91;
  wire buff2_reg__3_n_92;
  wire buff2_reg__3_n_93;
  wire buff2_reg__3_n_94;
  wire buff2_reg__3_n_95;
  wire buff2_reg__3_n_96;
  wire buff2_reg__3_n_97;
  wire buff2_reg__3_n_98;
  wire buff2_reg__3_n_99;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire \buff3[100]_i_2_n_0 ;
  wire \buff3[100]_i_3__0_n_0 ;
  wire \buff3[100]_i_4__0_n_0 ;
  wire \buff3[100]_i_5__0_n_0 ;
  wire \buff3[100]_i_6__0_n_0 ;
  wire \buff3[100]_i_7__0_n_0 ;
  wire \buff3[100]_i_8_n_0 ;
  wire \buff3[36]_i_2_n_0 ;
  wire \buff3[36]_i_3_n_0 ;
  wire \buff3[36]_i_4_n_0 ;
  wire \buff3[40]_i_2_n_0 ;
  wire \buff3[40]_i_3_n_0 ;
  wire \buff3[40]_i_4_n_0 ;
  wire \buff3[40]_i_5_n_0 ;
  wire \buff3[44]_i_2_n_0 ;
  wire \buff3[44]_i_3_n_0 ;
  wire \buff3[44]_i_4_n_0 ;
  wire \buff3[44]_i_5_n_0 ;
  wire \buff3[48]_i_2_n_0 ;
  wire \buff3[48]_i_3_n_0 ;
  wire \buff3[48]_i_4_n_0 ;
  wire \buff3[48]_i_5_n_0 ;
  wire \buff3[52]_i_2_n_0 ;
  wire \buff3[52]_i_3_n_0 ;
  wire \buff3[52]_i_4_n_0 ;
  wire \buff3[52]_i_5_n_0 ;
  wire \buff3[56]_i_2_n_0 ;
  wire \buff3[56]_i_3_n_0 ;
  wire \buff3[56]_i_4_n_0 ;
  wire \buff3[56]_i_5_n_0 ;
  wire \buff3[60]_i_2_n_0 ;
  wire \buff3[60]_i_3_n_0 ;
  wire \buff3[60]_i_4_n_0 ;
  wire \buff3[60]_i_5_n_0 ;
  wire \buff3[64]_i_2_n_0 ;
  wire \buff3[64]_i_3_n_0 ;
  wire \buff3[64]_i_4_n_0 ;
  wire \buff3[64]_i_5_n_0 ;
  wire \buff3[68]_i_2_n_0 ;
  wire \buff3[68]_i_3_n_0 ;
  wire \buff3[68]_i_4_n_0 ;
  wire \buff3[68]_i_5_n_0 ;
  wire \buff3[72]_i_2_n_0 ;
  wire \buff3[72]_i_3_n_0 ;
  wire \buff3[72]_i_4_n_0 ;
  wire \buff3[72]_i_5_n_0 ;
  wire \buff3[72]_i_6_n_0 ;
  wire \buff3[72]_i_7_n_0 ;
  wire \buff3[72]_i_8_n_0 ;
  wire \buff3[72]_i_9_n_0 ;
  wire \buff3[76]_i_2_n_0 ;
  wire \buff3[76]_i_3_n_0 ;
  wire \buff3[76]_i_4_n_0 ;
  wire \buff3[76]_i_5_n_0 ;
  wire \buff3[76]_i_6_n_0 ;
  wire \buff3[76]_i_7_n_0 ;
  wire \buff3[76]_i_8_n_0 ;
  wire \buff3[76]_i_9_n_0 ;
  wire \buff3[80]_i_2_n_0 ;
  wire \buff3[80]_i_3_n_0 ;
  wire \buff3[80]_i_4_n_0 ;
  wire \buff3[80]_i_5_n_0 ;
  wire \buff3[80]_i_6_n_0 ;
  wire \buff3[80]_i_7_n_0 ;
  wire \buff3[80]_i_8_n_0 ;
  wire \buff3[80]_i_9_n_0 ;
  wire \buff3[84]_i_2__0_n_0 ;
  wire \buff3[84]_i_3__0_n_0 ;
  wire \buff3[84]_i_4_n_0 ;
  wire \buff3[84]_i_5_n_0 ;
  wire \buff3[84]_i_6_n_0 ;
  wire \buff3[84]_i_7_n_0 ;
  wire \buff3[84]_i_8_n_0 ;
  wire \buff3[84]_i_9__0_n_0 ;
  wire \buff3[88]_i_2__0_n_0 ;
  wire \buff3[88]_i_3__0_n_0 ;
  wire \buff3[88]_i_4__0_n_0 ;
  wire \buff3[88]_i_5__0_n_0 ;
  wire \buff3[88]_i_6_n_0 ;
  wire \buff3[88]_i_7_n_0 ;
  wire \buff3[88]_i_8_n_0 ;
  wire \buff3[88]_i_9_n_0 ;
  wire \buff3[92]_i_2__0_n_0 ;
  wire \buff3[92]_i_3__0_n_0 ;
  wire \buff3[92]_i_4__0_n_0 ;
  wire \buff3[92]_i_5__0_n_0 ;
  wire \buff3[92]_i_6_n_0 ;
  wire \buff3[92]_i_7_n_0 ;
  wire \buff3[92]_i_8_n_0 ;
  wire \buff3[92]_i_9_n_0 ;
  wire \buff3[96]_i_2__0_n_0 ;
  wire \buff3[96]_i_3__0_n_0 ;
  wire \buff3[96]_i_4__0_n_0 ;
  wire \buff3[96]_i_5__0_n_0 ;
  wire \buff3[96]_i_6_n_0 ;
  wire \buff3[96]_i_7_n_0 ;
  wire \buff3[96]_i_8_n_0 ;
  wire \buff3[96]_i_9_n_0 ;
  wire \buff3_reg[100]_i_1_n_1 ;
  wire \buff3_reg[100]_i_1_n_2 ;
  wire \buff3_reg[100]_i_1_n_3 ;
  wire \buff3_reg[36]_i_1_n_0 ;
  wire \buff3_reg[36]_i_1_n_1 ;
  wire \buff3_reg[36]_i_1_n_2 ;
  wire \buff3_reg[36]_i_1_n_3 ;
  wire \buff3_reg[40]_i_1_n_0 ;
  wire \buff3_reg[40]_i_1_n_1 ;
  wire \buff3_reg[40]_i_1_n_2 ;
  wire \buff3_reg[40]_i_1_n_3 ;
  wire \buff3_reg[44]_i_1_n_0 ;
  wire \buff3_reg[44]_i_1_n_1 ;
  wire \buff3_reg[44]_i_1_n_2 ;
  wire \buff3_reg[44]_i_1_n_3 ;
  wire \buff3_reg[48]_i_1_n_0 ;
  wire \buff3_reg[48]_i_1_n_1 ;
  wire \buff3_reg[48]_i_1_n_2 ;
  wire \buff3_reg[48]_i_1_n_3 ;
  wire \buff3_reg[52]_i_1_n_0 ;
  wire \buff3_reg[52]_i_1_n_1 ;
  wire \buff3_reg[52]_i_1_n_2 ;
  wire \buff3_reg[52]_i_1_n_3 ;
  wire \buff3_reg[56]_i_1_n_0 ;
  wire \buff3_reg[56]_i_1_n_1 ;
  wire \buff3_reg[56]_i_1_n_2 ;
  wire \buff3_reg[56]_i_1_n_3 ;
  wire \buff3_reg[60]_i_1_n_0 ;
  wire \buff3_reg[60]_i_1_n_1 ;
  wire \buff3_reg[60]_i_1_n_2 ;
  wire \buff3_reg[60]_i_1_n_3 ;
  wire \buff3_reg[64]_i_1_n_0 ;
  wire \buff3_reg[64]_i_1_n_1 ;
  wire \buff3_reg[64]_i_1_n_2 ;
  wire \buff3_reg[64]_i_1_n_3 ;
  wire \buff3_reg[68]_i_1_n_0 ;
  wire \buff3_reg[68]_i_1_n_1 ;
  wire \buff3_reg[68]_i_1_n_2 ;
  wire \buff3_reg[68]_i_1_n_3 ;
  wire \buff3_reg[72]_i_1_n_0 ;
  wire \buff3_reg[72]_i_1_n_1 ;
  wire \buff3_reg[72]_i_1_n_2 ;
  wire \buff3_reg[72]_i_1_n_3 ;
  wire \buff3_reg[76]_i_1_n_0 ;
  wire \buff3_reg[76]_i_1_n_1 ;
  wire \buff3_reg[76]_i_1_n_2 ;
  wire \buff3_reg[76]_i_1_n_3 ;
  wire \buff3_reg[80]_i_1_n_0 ;
  wire \buff3_reg[80]_i_1_n_1 ;
  wire \buff3_reg[80]_i_1_n_2 ;
  wire \buff3_reg[80]_i_1_n_3 ;
  wire \buff3_reg[84]_i_1_n_0 ;
  wire \buff3_reg[84]_i_1_n_1 ;
  wire \buff3_reg[84]_i_1_n_2 ;
  wire \buff3_reg[84]_i_1_n_3 ;
  wire \buff3_reg[88]_i_1_n_0 ;
  wire \buff3_reg[88]_i_1_n_1 ;
  wire \buff3_reg[88]_i_1_n_2 ;
  wire \buff3_reg[88]_i_1_n_3 ;
  wire \buff3_reg[92]_i_1_n_0 ;
  wire \buff3_reg[92]_i_1_n_1 ;
  wire \buff3_reg[92]_i_1_n_2 ;
  wire \buff3_reg[92]_i_1_n_3 ;
  wire \buff3_reg[96]_i_1_n_0 ;
  wire \buff3_reg[96]_i_1_n_1 ;
  wire \buff3_reg[96]_i_1_n_2 ;
  wire \buff3_reg[96]_i_1_n_3 ;
  wire grp_fu_545_ce;
  (* RTL_KEEP = "true" *) wire [17:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_68;
  (* RTL_KEEP = "true" *) wire n_0_69;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_70;
  (* RTL_KEEP = "true" *) wire n_0_71;
  (* RTL_KEEP = "true" *) wire n_0_72;
  (* RTL_KEEP = "true" *) wire n_0_73;
  (* RTL_KEEP = "true" *) wire n_0_74;
  (* RTL_KEEP = "true" *) wire n_0_75;
  (* RTL_KEEP = "true" *) wire n_0_76;
  (* RTL_KEEP = "true" *) wire n_0_77;
  (* RTL_KEEP = "true" *) wire n_0_78;
  (* RTL_KEEP = "true" *) wire n_0_79;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_80;
  (* RTL_KEEP = "true" *) wire n_0_81;
  (* RTL_KEEP = "true" *) wire n_0_82;
  (* RTL_KEEP = "true" *) wire n_0_83;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__1_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[2:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_67,n_0_68,n_0_69,n_0_70,n_0_71,n_0_72,n_0_73,n_0_74,n_0_75,n_0_76,n_0_77,n_0_78,n_0_79,n_0_80,n_0_81,n_0_82,n_0_83}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_67,n_0_68,n_0_69,n_0_70,n_0_71,n_0_72,n_0_73,n_0_74,n_0_75,n_0_76,n_0_77,n_0_78,n_0_79,n_0_80,n_0_81,n_0_82,n_0_83}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[2:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[17],in0[17],in0[17],in0[17:3]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_105),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_95),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_94),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_93),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_92),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_91),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_90),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_89),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_104),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_103),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_102),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_101),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_100),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_99),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_98),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_97),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_96),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[2:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__1_n_58,buff2_reg__1_n_59,buff2_reg__1_n_60,buff2_reg__1_n_61,buff2_reg__1_n_62,buff2_reg__1_n_63,buff2_reg__1_n_64,buff2_reg__1_n_65,buff2_reg__1_n_66,buff2_reg__1_n_67,buff2_reg__1_n_68,buff2_reg__1_n_69,buff2_reg__1_n_70,buff2_reg__1_n_71,buff2_reg__1_n_72,buff2_reg__1_n_73,buff2_reg__1_n_74,buff2_reg__1_n_75,buff2_reg__1_n_76,buff2_reg__1_n_77,buff2_reg__1_n_78,buff2_reg__1_n_79,buff2_reg__1_n_80,buff2_reg__1_n_81,buff2_reg__1_n_82,buff2_reg__1_n_83,buff2_reg__1_n_84,buff2_reg__1_n_85,buff2_reg__1_n_86,buff2_reg__1_n_87,buff2_reg__1_n_88,buff2_reg__1_n_89,buff2_reg__1_n_90,buff2_reg__1_n_91,buff2_reg__1_n_92,buff2_reg__1_n_93,buff2_reg__1_n_94,buff2_reg__1_n_95,buff2_reg__1_n_96,buff2_reg__1_n_97,buff2_reg__1_n_98,buff2_reg__1_n_99,buff2_reg__1_n_100,buff2_reg__1_n_101,buff2_reg__1_n_102,buff2_reg__1_n_103,buff2_reg__1_n_104,buff2_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff2_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_67,n_0_68,n_0_69,n_0_70,n_0_71,n_0_72,n_0_73,n_0_74,n_0_75,n_0_76,n_0_77,n_0_78,n_0_79,n_0_80,n_0_81,n_0_82,n_0_83}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[17],in0[17],in0[17],in0[17:3]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__3_n_58,buff2_reg__3_n_59,buff2_reg__3_n_60,buff2_reg__3_n_61,buff2_reg__3_n_62,buff2_reg__3_n_63,buff2_reg__3_n_64,buff2_reg__3_n_65,buff2_reg__3_n_66,buff2_reg__3_n_67,buff2_reg__3_n_68,buff2_reg__3_n_69,buff2_reg__3_n_70,buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74,buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78,buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82,buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86,buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90,buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94,buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98,buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102,buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff2_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff3[100]_i_2 
       (.I0(buff2_reg__1_n_58),
        .I1(buff2_reg_n_75),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_3__0 
       (.I0(buff2_reg_n_77),
        .I1(buff2_reg__1_n_60),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_4__0 
       (.I0(buff2_reg_n_78),
        .I1(buff2_reg__1_n_61),
        .I2(buff2_reg_n_77),
        .I3(buff2_reg__1_n_60),
        .O(\buff3[100]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff3[100]_i_5__0 
       (.I0(buff2_reg_n_74),
        .I1(buff2_reg_n_73),
        .O(\buff3[100]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff3[100]_i_6__0 
       (.I0(buff2_reg__1_n_59),
        .I1(buff2_reg_n_76),
        .I2(buff2_reg_n_75),
        .I3(buff2_reg__1_n_58),
        .I4(buff2_reg_n_74),
        .O(\buff3[100]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_7__0 
       (.I0(buff2_reg__1_n_60),
        .I1(buff2_reg_n_77),
        .I2(buff2_reg__1_n_58),
        .I3(buff2_reg_n_75),
        .I4(buff2_reg__1_n_59),
        .I5(buff2_reg_n_76),
        .O(\buff3[100]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_8 
       (.I0(buff2_reg__1_n_61),
        .I1(buff2_reg_n_78),
        .I2(buff2_reg__1_n_59),
        .I3(buff2_reg_n_76),
        .I4(buff2_reg__1_n_60),
        .I5(buff2_reg_n_77),
        .O(\buff3[100]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_2 
       (.I0(buff2_reg__3_n_103),
        .I1(\buff2_reg_n_0_[2] ),
        .O(\buff3[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_3 
       (.I0(buff2_reg__3_n_104),
        .I1(\buff2_reg_n_0_[1] ),
        .O(\buff3[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_4 
       (.I0(buff2_reg__3_n_105),
        .I1(\buff2_reg_n_0_[0] ),
        .O(\buff3[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_2 
       (.I0(buff2_reg__3_n_99),
        .I1(\buff2_reg_n_0_[6] ),
        .O(\buff3[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_3 
       (.I0(buff2_reg__3_n_100),
        .I1(\buff2_reg_n_0_[5] ),
        .O(\buff3[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_4 
       (.I0(buff2_reg__3_n_101),
        .I1(\buff2_reg_n_0_[4] ),
        .O(\buff3[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_5 
       (.I0(buff2_reg__3_n_102),
        .I1(\buff2_reg_n_0_[3] ),
        .O(\buff3[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_2 
       (.I0(buff2_reg__3_n_95),
        .I1(\buff2_reg_n_0_[10] ),
        .O(\buff3[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_3 
       (.I0(buff2_reg__3_n_96),
        .I1(\buff2_reg_n_0_[9] ),
        .O(\buff3[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_4 
       (.I0(buff2_reg__3_n_97),
        .I1(\buff2_reg_n_0_[8] ),
        .O(\buff3[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_5 
       (.I0(buff2_reg__3_n_98),
        .I1(\buff2_reg_n_0_[7] ),
        .O(\buff3[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_2 
       (.I0(buff2_reg__3_n_91),
        .I1(\buff2_reg_n_0_[14] ),
        .O(\buff3[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_3 
       (.I0(buff2_reg__3_n_92),
        .I1(\buff2_reg_n_0_[13] ),
        .O(\buff3[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_4 
       (.I0(buff2_reg__3_n_93),
        .I1(\buff2_reg_n_0_[12] ),
        .O(\buff3[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_5 
       (.I0(buff2_reg__3_n_94),
        .I1(\buff2_reg_n_0_[11] ),
        .O(\buff3[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_2 
       (.I0(buff2_reg__3_n_87),
        .I1(buff2_reg__1_n_104),
        .O(\buff3[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_3 
       (.I0(buff2_reg__3_n_88),
        .I1(buff2_reg__1_n_105),
        .O(\buff3[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_4 
       (.I0(buff2_reg__3_n_89),
        .I1(\buff2_reg_n_0_[16] ),
        .O(\buff3[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_5 
       (.I0(buff2_reg__3_n_90),
        .I1(\buff2_reg_n_0_[15] ),
        .O(\buff3[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_2 
       (.I0(buff2_reg__3_n_83),
        .I1(buff2_reg__1_n_100),
        .O(\buff3[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_3 
       (.I0(buff2_reg__3_n_84),
        .I1(buff2_reg__1_n_101),
        .O(\buff3[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_4 
       (.I0(buff2_reg__3_n_85),
        .I1(buff2_reg__1_n_102),
        .O(\buff3[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_5 
       (.I0(buff2_reg__3_n_86),
        .I1(buff2_reg__1_n_103),
        .O(\buff3[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_2 
       (.I0(buff2_reg__3_n_79),
        .I1(buff2_reg__1_n_96),
        .O(\buff3[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_3 
       (.I0(buff2_reg__3_n_80),
        .I1(buff2_reg__1_n_97),
        .O(\buff3[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_4 
       (.I0(buff2_reg__3_n_81),
        .I1(buff2_reg__1_n_98),
        .O(\buff3[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_5 
       (.I0(buff2_reg__3_n_82),
        .I1(buff2_reg__1_n_99),
        .O(\buff3[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_2 
       (.I0(buff2_reg__3_n_75),
        .I1(buff2_reg__1_n_92),
        .O(\buff3[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_3 
       (.I0(buff2_reg__3_n_76),
        .I1(buff2_reg__1_n_93),
        .O(\buff3[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_4 
       (.I0(buff2_reg__3_n_77),
        .I1(buff2_reg__1_n_94),
        .O(\buff3[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_5 
       (.I0(buff2_reg__3_n_78),
        .I1(buff2_reg__1_n_95),
        .O(\buff3[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[68]_i_2 
       (.I0(buff2_reg_n_105),
        .I1(buff2_reg__1_n_88),
        .I2(buff2_reg__3_n_71),
        .O(\buff3[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_3 
       (.I0(buff2_reg__3_n_72),
        .I1(buff2_reg__1_n_89),
        .O(\buff3[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_4 
       (.I0(buff2_reg__3_n_73),
        .I1(buff2_reg__1_n_90),
        .O(\buff3[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_5 
       (.I0(buff2_reg__3_n_74),
        .I1(buff2_reg__1_n_91),
        .O(\buff3[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_2 
       (.I0(buff2_reg_n_102),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg__3_n_68),
        .O(\buff3[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_3 
       (.I0(buff2_reg_n_103),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg__3_n_69),
        .O(\buff3[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_4 
       (.I0(buff2_reg_n_104),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg__3_n_70),
        .O(\buff3[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[72]_i_5 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__1_n_87),
        .O(\buff3[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_6 
       (.I0(buff2_reg__3_n_68),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg_n_102),
        .I3(buff2_reg__1_n_84),
        .I4(buff2_reg_n_101),
        .I5(buff2_reg__3_n_67),
        .O(\buff3[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_7 
       (.I0(buff2_reg__3_n_69),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg_n_103),
        .I3(buff2_reg__1_n_85),
        .I4(buff2_reg_n_102),
        .I5(buff2_reg__3_n_68),
        .O(\buff3[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_8 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg_n_104),
        .I3(buff2_reg__1_n_86),
        .I4(buff2_reg_n_103),
        .I5(buff2_reg__3_n_69),
        .O(\buff3[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff3[72]_i_9 
       (.I0(buff2_reg__1_n_87),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__3_n_70),
        .I3(buff2_reg__1_n_88),
        .I4(buff2_reg_n_105),
        .O(\buff3[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_2 
       (.I0(buff2_reg_n_98),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg__3_n_64),
        .O(\buff3[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_3 
       (.I0(buff2_reg_n_99),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg__3_n_65),
        .O(\buff3[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_4 
       (.I0(buff2_reg_n_100),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg__3_n_66),
        .O(\buff3[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_5 
       (.I0(buff2_reg_n_101),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg__3_n_67),
        .O(\buff3[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_6 
       (.I0(buff2_reg__3_n_64),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg_n_98),
        .I3(buff2_reg__1_n_80),
        .I4(buff2_reg_n_97),
        .I5(buff2_reg__3_n_63),
        .O(\buff3[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_7 
       (.I0(buff2_reg__3_n_65),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg_n_99),
        .I3(buff2_reg__1_n_81),
        .I4(buff2_reg_n_98),
        .I5(buff2_reg__3_n_64),
        .O(\buff3[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_8 
       (.I0(buff2_reg__3_n_66),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg_n_100),
        .I3(buff2_reg__1_n_82),
        .I4(buff2_reg_n_99),
        .I5(buff2_reg__3_n_65),
        .O(\buff3[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_9 
       (.I0(buff2_reg__3_n_67),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg_n_101),
        .I3(buff2_reg__1_n_83),
        .I4(buff2_reg_n_100),
        .I5(buff2_reg__3_n_66),
        .O(\buff3[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_2 
       (.I0(buff2_reg_n_94),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg__3_n_60),
        .O(\buff3[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_3 
       (.I0(buff2_reg_n_95),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg__3_n_61),
        .O(\buff3[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_4 
       (.I0(buff2_reg_n_96),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg__3_n_62),
        .O(\buff3[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_5 
       (.I0(buff2_reg_n_97),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg__3_n_63),
        .O(\buff3[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_6 
       (.I0(buff2_reg__3_n_60),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg_n_94),
        .I3(buff2_reg__1_n_76),
        .I4(buff2_reg_n_93),
        .I5(buff2_reg__3_n_59),
        .O(\buff3[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_7 
       (.I0(buff2_reg__3_n_61),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg_n_95),
        .I3(buff2_reg__1_n_77),
        .I4(buff2_reg_n_94),
        .I5(buff2_reg__3_n_60),
        .O(\buff3[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_8 
       (.I0(buff2_reg__3_n_62),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg_n_96),
        .I3(buff2_reg__1_n_78),
        .I4(buff2_reg_n_95),
        .I5(buff2_reg__3_n_61),
        .O(\buff3[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_9 
       (.I0(buff2_reg__3_n_63),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg_n_97),
        .I3(buff2_reg__1_n_79),
        .I4(buff2_reg_n_96),
        .I5(buff2_reg__3_n_62),
        .O(\buff3[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_2__0 
       (.I0(buff2_reg_n_91),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_90),
        .I3(buff2_reg__1_n_73),
        .O(\buff3[84]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_3__0 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_74),
        .O(\buff3[84]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff3[84]_i_4 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg__3_n_58),
        .O(\buff3[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[84]_i_5 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .O(\buff3[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_6 
       (.I0(buff2_reg__1_n_74),
        .I1(buff2_reg_n_91),
        .I2(buff2_reg__1_n_72),
        .I3(buff2_reg_n_89),
        .I4(buff2_reg__1_n_73),
        .I5(buff2_reg_n_90),
        .O(\buff3[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_7 
       (.I0(buff2_reg__1_n_75),
        .I1(buff2_reg_n_92),
        .I2(buff2_reg__1_n_73),
        .I3(buff2_reg_n_90),
        .I4(buff2_reg__1_n_74),
        .I5(buff2_reg_n_91),
        .O(\buff3[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff3[84]_i_8 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_75),
        .I4(buff2_reg_n_92),
        .O(\buff3[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff3[84]_i_9__0 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .I3(buff2_reg__3_n_59),
        .I4(buff2_reg__1_n_76),
        .I5(buff2_reg_n_93),
        .O(\buff3[84]_i_9__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_2__0 
       (.I0(buff2_reg_n_87),
        .I1(buff2_reg__1_n_70),
        .I2(buff2_reg_n_86),
        .I3(buff2_reg__1_n_69),
        .O(\buff3[88]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_3__0 
       (.I0(buff2_reg_n_88),
        .I1(buff2_reg__1_n_71),
        .I2(buff2_reg_n_87),
        .I3(buff2_reg__1_n_70),
        .O(\buff3[88]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_4__0 
       (.I0(buff2_reg_n_89),
        .I1(buff2_reg__1_n_72),
        .I2(buff2_reg_n_88),
        .I3(buff2_reg__1_n_71),
        .O(\buff3[88]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_5__0 
       (.I0(buff2_reg_n_90),
        .I1(buff2_reg__1_n_73),
        .I2(buff2_reg_n_89),
        .I3(buff2_reg__1_n_72),
        .O(\buff3[88]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_6 
       (.I0(buff2_reg__1_n_70),
        .I1(buff2_reg_n_87),
        .I2(buff2_reg__1_n_68),
        .I3(buff2_reg_n_85),
        .I4(buff2_reg__1_n_69),
        .I5(buff2_reg_n_86),
        .O(\buff3[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_7 
       (.I0(buff2_reg__1_n_71),
        .I1(buff2_reg_n_88),
        .I2(buff2_reg__1_n_69),
        .I3(buff2_reg_n_86),
        .I4(buff2_reg__1_n_70),
        .I5(buff2_reg_n_87),
        .O(\buff3[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_8 
       (.I0(buff2_reg__1_n_72),
        .I1(buff2_reg_n_89),
        .I2(buff2_reg__1_n_70),
        .I3(buff2_reg_n_87),
        .I4(buff2_reg__1_n_71),
        .I5(buff2_reg_n_88),
        .O(\buff3[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_9 
       (.I0(buff2_reg__1_n_73),
        .I1(buff2_reg_n_90),
        .I2(buff2_reg__1_n_71),
        .I3(buff2_reg_n_88),
        .I4(buff2_reg__1_n_72),
        .I5(buff2_reg_n_89),
        .O(\buff3[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_2__0 
       (.I0(buff2_reg_n_83),
        .I1(buff2_reg__1_n_66),
        .I2(buff2_reg_n_82),
        .I3(buff2_reg__1_n_65),
        .O(\buff3[92]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_3__0 
       (.I0(buff2_reg_n_84),
        .I1(buff2_reg__1_n_67),
        .I2(buff2_reg_n_83),
        .I3(buff2_reg__1_n_66),
        .O(\buff3[92]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_4__0 
       (.I0(buff2_reg_n_85),
        .I1(buff2_reg__1_n_68),
        .I2(buff2_reg_n_84),
        .I3(buff2_reg__1_n_67),
        .O(\buff3[92]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_5__0 
       (.I0(buff2_reg_n_86),
        .I1(buff2_reg__1_n_69),
        .I2(buff2_reg_n_85),
        .I3(buff2_reg__1_n_68),
        .O(\buff3[92]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_6 
       (.I0(buff2_reg__1_n_66),
        .I1(buff2_reg_n_83),
        .I2(buff2_reg__1_n_64),
        .I3(buff2_reg_n_81),
        .I4(buff2_reg__1_n_65),
        .I5(buff2_reg_n_82),
        .O(\buff3[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_7 
       (.I0(buff2_reg__1_n_67),
        .I1(buff2_reg_n_84),
        .I2(buff2_reg__1_n_65),
        .I3(buff2_reg_n_82),
        .I4(buff2_reg__1_n_66),
        .I5(buff2_reg_n_83),
        .O(\buff3[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_8 
       (.I0(buff2_reg__1_n_68),
        .I1(buff2_reg_n_85),
        .I2(buff2_reg__1_n_66),
        .I3(buff2_reg_n_83),
        .I4(buff2_reg__1_n_67),
        .I5(buff2_reg_n_84),
        .O(\buff3[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_9 
       (.I0(buff2_reg__1_n_69),
        .I1(buff2_reg_n_86),
        .I2(buff2_reg__1_n_67),
        .I3(buff2_reg_n_84),
        .I4(buff2_reg__1_n_68),
        .I5(buff2_reg_n_85),
        .O(\buff3[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_2__0 
       (.I0(buff2_reg_n_79),
        .I1(buff2_reg__1_n_62),
        .I2(buff2_reg_n_78),
        .I3(buff2_reg__1_n_61),
        .O(\buff3[96]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_3__0 
       (.I0(buff2_reg_n_80),
        .I1(buff2_reg__1_n_63),
        .I2(buff2_reg_n_79),
        .I3(buff2_reg__1_n_62),
        .O(\buff3[96]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_4__0 
       (.I0(buff2_reg_n_81),
        .I1(buff2_reg__1_n_64),
        .I2(buff2_reg_n_80),
        .I3(buff2_reg__1_n_63),
        .O(\buff3[96]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_5__0 
       (.I0(buff2_reg_n_82),
        .I1(buff2_reg__1_n_65),
        .I2(buff2_reg_n_81),
        .I3(buff2_reg__1_n_64),
        .O(\buff3[96]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_6 
       (.I0(buff2_reg__1_n_62),
        .I1(buff2_reg_n_79),
        .I2(buff2_reg__1_n_60),
        .I3(buff2_reg_n_77),
        .I4(buff2_reg__1_n_61),
        .I5(buff2_reg_n_78),
        .O(\buff3[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_7 
       (.I0(buff2_reg__1_n_63),
        .I1(buff2_reg_n_80),
        .I2(buff2_reg__1_n_61),
        .I3(buff2_reg_n_78),
        .I4(buff2_reg__1_n_62),
        .I5(buff2_reg_n_79),
        .O(\buff3[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_8 
       (.I0(buff2_reg__1_n_64),
        .I1(buff2_reg_n_81),
        .I2(buff2_reg__1_n_62),
        .I3(buff2_reg_n_79),
        .I4(buff2_reg__1_n_63),
        .I5(buff2_reg_n_80),
        .O(\buff3[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_9 
       (.I0(buff2_reg__1_n_65),
        .I1(buff2_reg_n_82),
        .I2(buff2_reg__1_n_63),
        .I3(buff2_reg_n_80),
        .I4(buff2_reg__1_n_64),
        .I5(buff2_reg_n_81),
        .O(\buff3[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[0]_srl2 " *) 
  SRL16E \buff3_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0_n_0 ),
        .Q(D[0]));
  FDRE \buff3_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [100]),
        .Q(Q[32]),
        .R(1'b0));
  CARRY4 \buff3_reg[100]_i_1 
       (.CI(\buff3_reg[96]_i_1_n_0 ),
        .CO({\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED [3],\buff3_reg[100]_i_1_n_1 ,\buff3_reg[100]_i_1_n_2 ,\buff3_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buff3[100]_i_2_n_0 ,\buff3[100]_i_3__0_n_0 ,\buff3[100]_i_4__0_n_0 }),
        .O(\^buff2_reg [100:97]),
        .S({\buff3[100]_i_5__0_n_0 ,\buff3[100]_i_6__0_n_0 ,\buff3[100]_i_7__0_n_0 ,\buff3[100]_i_8_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[10]_srl2 " *) 
  SRL16E \buff3_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0_n_0 ),
        .Q(D[10]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[11]_srl2 " *) 
  SRL16E \buff3_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0_n_0 ),
        .Q(D[11]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[12]_srl2 " *) 
  SRL16E \buff3_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0_n_0 ),
        .Q(D[12]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[13]_srl2 " *) 
  SRL16E \buff3_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0_n_0 ),
        .Q(D[13]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[14]_srl2 " *) 
  SRL16E \buff3_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0_n_0 ),
        .Q(D[14]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[15]_srl2 " *) 
  SRL16E \buff3_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0_n_0 ),
        .Q(D[15]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[16]_srl2 " *) 
  SRL16E \buff3_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0_n_0 ),
        .Q(D[16]));
  FDRE \buff3_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \buff3_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \buff3_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(D[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[1]_srl2 " *) 
  SRL16E \buff3_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0_n_0 ),
        .Q(D[1]));
  FDRE \buff3_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \buff3_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \buff3_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \buff3_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \buff3_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(D[24]),
        .R(1'b0));
  FDRE \buff3_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(D[25]),
        .R(1'b0));
  FDRE \buff3_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(D[26]),
        .R(1'b0));
  FDRE \buff3_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(D[27]),
        .R(1'b0));
  FDRE \buff3_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(D[28]),
        .R(1'b0));
  FDRE \buff3_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(D[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[2]_srl2 " *) 
  SRL16E \buff3_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0_n_0 ),
        .Q(D[2]));
  FDRE \buff3_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(D[30]),
        .R(1'b0));
  FDRE \buff3_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[14]__1_n_0 ),
        .Q(D[31]),
        .R(1'b0));
  FDRE \buff3_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[15]__1_n_0 ),
        .Q(D[32]),
        .R(1'b0));
  FDRE \buff3_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [33]),
        .Q(D[33]),
        .R(1'b0));
  FDRE \buff3_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [34]),
        .Q(D[34]),
        .R(1'b0));
  FDRE \buff3_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [35]),
        .Q(D[35]),
        .R(1'b0));
  FDRE \buff3_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [36]),
        .Q(D[36]),
        .R(1'b0));
  CARRY4 \buff3_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff3_reg[36]_i_1_n_0 ,\buff3_reg[36]_i_1_n_1 ,\buff3_reg[36]_i_1_n_2 ,\buff3_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105,1'b0}),
        .O(\^buff2_reg [36:33]),
        .S({\buff3[36]_i_2_n_0 ,\buff3[36]_i_3_n_0 ,\buff3[36]_i_4_n_0 ,\buff2_reg[16]__1_n_0 }));
  FDRE \buff3_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [37]),
        .Q(D[37]),
        .R(1'b0));
  FDRE \buff3_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [38]),
        .Q(D[38]),
        .R(1'b0));
  FDRE \buff3_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [39]),
        .Q(D[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[3]_srl2 " *) 
  SRL16E \buff3_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0_n_0 ),
        .Q(D[3]));
  FDRE \buff3_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [40]),
        .Q(D[40]),
        .R(1'b0));
  CARRY4 \buff3_reg[40]_i_1 
       (.CI(\buff3_reg[36]_i_1_n_0 ),
        .CO({\buff3_reg[40]_i_1_n_0 ,\buff3_reg[40]_i_1_n_1 ,\buff3_reg[40]_i_1_n_2 ,\buff3_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102}),
        .O(\^buff2_reg [40:37]),
        .S({\buff3[40]_i_2_n_0 ,\buff3[40]_i_3_n_0 ,\buff3[40]_i_4_n_0 ,\buff3[40]_i_5_n_0 }));
  FDRE \buff3_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [41]),
        .Q(D[41]),
        .R(1'b0));
  FDRE \buff3_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [42]),
        .Q(D[42]),
        .R(1'b0));
  FDRE \buff3_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [43]),
        .Q(D[43]),
        .R(1'b0));
  FDRE \buff3_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [44]),
        .Q(D[44]),
        .R(1'b0));
  CARRY4 \buff3_reg[44]_i_1 
       (.CI(\buff3_reg[40]_i_1_n_0 ),
        .CO({\buff3_reg[44]_i_1_n_0 ,\buff3_reg[44]_i_1_n_1 ,\buff3_reg[44]_i_1_n_2 ,\buff3_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98}),
        .O(\^buff2_reg [44:41]),
        .S({\buff3[44]_i_2_n_0 ,\buff3[44]_i_3_n_0 ,\buff3[44]_i_4_n_0 ,\buff3[44]_i_5_n_0 }));
  FDRE \buff3_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [45]),
        .Q(D[45]),
        .R(1'b0));
  FDRE \buff3_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [46]),
        .Q(D[46]),
        .R(1'b0));
  FDRE \buff3_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [47]),
        .Q(D[47]),
        .R(1'b0));
  FDRE \buff3_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [48]),
        .Q(D[48]),
        .R(1'b0));
  CARRY4 \buff3_reg[48]_i_1 
       (.CI(\buff3_reg[44]_i_1_n_0 ),
        .CO({\buff3_reg[48]_i_1_n_0 ,\buff3_reg[48]_i_1_n_1 ,\buff3_reg[48]_i_1_n_2 ,\buff3_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94}),
        .O(\^buff2_reg [48:45]),
        .S({\buff3[48]_i_2_n_0 ,\buff3[48]_i_3_n_0 ,\buff3[48]_i_4_n_0 ,\buff3[48]_i_5_n_0 }));
  FDRE \buff3_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [49]),
        .Q(D[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[4]_srl2 " *) 
  SRL16E \buff3_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0_n_0 ),
        .Q(D[4]));
  FDRE \buff3_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [50]),
        .Q(D[50]),
        .R(1'b0));
  FDRE \buff3_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [51]),
        .Q(D[51]),
        .R(1'b0));
  FDRE \buff3_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [52]),
        .Q(D[52]),
        .R(1'b0));
  CARRY4 \buff3_reg[52]_i_1 
       (.CI(\buff3_reg[48]_i_1_n_0 ),
        .CO({\buff3_reg[52]_i_1_n_0 ,\buff3_reg[52]_i_1_n_1 ,\buff3_reg[52]_i_1_n_2 ,\buff3_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90}),
        .O(\^buff2_reg [52:49]),
        .S({\buff3[52]_i_2_n_0 ,\buff3[52]_i_3_n_0 ,\buff3[52]_i_4_n_0 ,\buff3[52]_i_5_n_0 }));
  FDRE \buff3_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [53]),
        .Q(D[53]),
        .R(1'b0));
  FDRE \buff3_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [54]),
        .Q(D[54]),
        .R(1'b0));
  FDRE \buff3_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [55]),
        .Q(D[55]),
        .R(1'b0));
  FDRE \buff3_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [56]),
        .Q(D[56]),
        .R(1'b0));
  CARRY4 \buff3_reg[56]_i_1 
       (.CI(\buff3_reg[52]_i_1_n_0 ),
        .CO({\buff3_reg[56]_i_1_n_0 ,\buff3_reg[56]_i_1_n_1 ,\buff3_reg[56]_i_1_n_2 ,\buff3_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86}),
        .O(\^buff2_reg [56:53]),
        .S({\buff3[56]_i_2_n_0 ,\buff3[56]_i_3_n_0 ,\buff3[56]_i_4_n_0 ,\buff3[56]_i_5_n_0 }));
  FDRE \buff3_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [57]),
        .Q(D[57]),
        .R(1'b0));
  FDRE \buff3_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [58]),
        .Q(D[58]),
        .R(1'b0));
  FDRE \buff3_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [59]),
        .Q(D[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[5]_srl2 " *) 
  SRL16E \buff3_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0_n_0 ),
        .Q(D[5]));
  FDRE \buff3_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [60]),
        .Q(D[60]),
        .R(1'b0));
  CARRY4 \buff3_reg[60]_i_1 
       (.CI(\buff3_reg[56]_i_1_n_0 ),
        .CO({\buff3_reg[60]_i_1_n_0 ,\buff3_reg[60]_i_1_n_1 ,\buff3_reg[60]_i_1_n_2 ,\buff3_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82}),
        .O(\^buff2_reg [60:57]),
        .S({\buff3[60]_i_2_n_0 ,\buff3[60]_i_3_n_0 ,\buff3[60]_i_4_n_0 ,\buff3[60]_i_5_n_0 }));
  FDRE \buff3_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [61]),
        .Q(D[61]),
        .R(1'b0));
  FDRE \buff3_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [62]),
        .Q(D[62]),
        .R(1'b0));
  FDRE \buff3_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [63]),
        .Q(D[63]),
        .R(1'b0));
  FDRE \buff3_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [64]),
        .Q(D[64]),
        .R(1'b0));
  CARRY4 \buff3_reg[64]_i_1 
       (.CI(\buff3_reg[60]_i_1_n_0 ),
        .CO({\buff3_reg[64]_i_1_n_0 ,\buff3_reg[64]_i_1_n_1 ,\buff3_reg[64]_i_1_n_2 ,\buff3_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78}),
        .O(\^buff2_reg [64:61]),
        .S({\buff3[64]_i_2_n_0 ,\buff3[64]_i_3_n_0 ,\buff3[64]_i_4_n_0 ,\buff3[64]_i_5_n_0 }));
  FDRE \buff3_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [65]),
        .Q(D[65]),
        .R(1'b0));
  FDRE \buff3_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [66]),
        .Q(D[66]),
        .R(1'b0));
  FDRE \buff3_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [67]),
        .Q(D[67]),
        .R(1'b0));
  FDRE \buff3_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [68]),
        .Q(Q[0]),
        .R(1'b0));
  CARRY4 \buff3_reg[68]_i_1 
       (.CI(\buff3_reg[64]_i_1_n_0 ),
        .CO({\buff3_reg[68]_i_1_n_0 ,\buff3_reg[68]_i_1_n_1 ,\buff3_reg[68]_i_1_n_2 ,\buff3_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74}),
        .O(\^buff2_reg [68:65]),
        .S({\buff3[68]_i_2_n_0 ,\buff3[68]_i_3_n_0 ,\buff3[68]_i_4_n_0 ,\buff3[68]_i_5_n_0 }));
  FDRE \buff3_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [69]),
        .Q(Q[1]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[6]_srl2 " *) 
  SRL16E \buff3_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0_n_0 ),
        .Q(D[6]));
  FDRE \buff3_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [70]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \buff3_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [71]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \buff3_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [72]),
        .Q(Q[4]),
        .R(1'b0));
  CARRY4 \buff3_reg[72]_i_1 
       (.CI(\buff3_reg[68]_i_1_n_0 ),
        .CO({\buff3_reg[72]_i_1_n_0 ,\buff3_reg[72]_i_1_n_1 ,\buff3_reg[72]_i_1_n_2 ,\buff3_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[72]_i_2_n_0 ,\buff3[72]_i_3_n_0 ,\buff3[72]_i_4_n_0 ,\buff3[72]_i_5_n_0 }),
        .O(\^buff2_reg [72:69]),
        .S({\buff3[72]_i_6_n_0 ,\buff3[72]_i_7_n_0 ,\buff3[72]_i_8_n_0 ,\buff3[72]_i_9_n_0 }));
  FDRE \buff3_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [73]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \buff3_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [74]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \buff3_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [75]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \buff3_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [76]),
        .Q(Q[8]),
        .R(1'b0));
  CARRY4 \buff3_reg[76]_i_1 
       (.CI(\buff3_reg[72]_i_1_n_0 ),
        .CO({\buff3_reg[76]_i_1_n_0 ,\buff3_reg[76]_i_1_n_1 ,\buff3_reg[76]_i_1_n_2 ,\buff3_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[76]_i_2_n_0 ,\buff3[76]_i_3_n_0 ,\buff3[76]_i_4_n_0 ,\buff3[76]_i_5_n_0 }),
        .O(\^buff2_reg [76:73]),
        .S({\buff3[76]_i_6_n_0 ,\buff3[76]_i_7_n_0 ,\buff3[76]_i_8_n_0 ,\buff3[76]_i_9_n_0 }));
  FDRE \buff3_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [77]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \buff3_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [78]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \buff3_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [79]),
        .Q(Q[11]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2 " *) 
  SRL16E \buff3_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0_n_0 ),
        .Q(D[7]));
  FDRE \buff3_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [80]),
        .Q(Q[12]),
        .R(1'b0));
  CARRY4 \buff3_reg[80]_i_1 
       (.CI(\buff3_reg[76]_i_1_n_0 ),
        .CO({\buff3_reg[80]_i_1_n_0 ,\buff3_reg[80]_i_1_n_1 ,\buff3_reg[80]_i_1_n_2 ,\buff3_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[80]_i_2_n_0 ,\buff3[80]_i_3_n_0 ,\buff3[80]_i_4_n_0 ,\buff3[80]_i_5_n_0 }),
        .O(\^buff2_reg [80:77]),
        .S({\buff3[80]_i_6_n_0 ,\buff3[80]_i_7_n_0 ,\buff3[80]_i_8_n_0 ,\buff3[80]_i_9_n_0 }));
  FDRE \buff3_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [81]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \buff3_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [82]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \buff3_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [83]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \buff3_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [84]),
        .Q(Q[16]),
        .R(1'b0));
  CARRY4 \buff3_reg[84]_i_1 
       (.CI(\buff3_reg[80]_i_1_n_0 ),
        .CO({\buff3_reg[84]_i_1_n_0 ,\buff3_reg[84]_i_1_n_1 ,\buff3_reg[84]_i_1_n_2 ,\buff3_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[84]_i_2__0_n_0 ,\buff3[84]_i_3__0_n_0 ,\buff3[84]_i_4_n_0 ,\buff3[84]_i_5_n_0 }),
        .O(\^buff2_reg [84:81]),
        .S({\buff3[84]_i_6_n_0 ,\buff3[84]_i_7_n_0 ,\buff3[84]_i_8_n_0 ,\buff3[84]_i_9__0_n_0 }));
  FDRE \buff3_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [85]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \buff3_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [86]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \buff3_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [87]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \buff3_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [88]),
        .Q(Q[20]),
        .R(1'b0));
  CARRY4 \buff3_reg[88]_i_1 
       (.CI(\buff3_reg[84]_i_1_n_0 ),
        .CO({\buff3_reg[88]_i_1_n_0 ,\buff3_reg[88]_i_1_n_1 ,\buff3_reg[88]_i_1_n_2 ,\buff3_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[88]_i_2__0_n_0 ,\buff3[88]_i_3__0_n_0 ,\buff3[88]_i_4__0_n_0 ,\buff3[88]_i_5__0_n_0 }),
        .O(\^buff2_reg [88:85]),
        .S({\buff3[88]_i_6_n_0 ,\buff3[88]_i_7_n_0 ,\buff3[88]_i_8_n_0 ,\buff3[88]_i_9_n_0 }));
  FDRE \buff3_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [89]),
        .Q(Q[21]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[8]_srl2 " *) 
  SRL16E \buff3_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0_n_0 ),
        .Q(D[8]));
  FDRE \buff3_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [90]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \buff3_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [91]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \buff3_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [92]),
        .Q(Q[24]),
        .R(1'b0));
  CARRY4 \buff3_reg[92]_i_1 
       (.CI(\buff3_reg[88]_i_1_n_0 ),
        .CO({\buff3_reg[92]_i_1_n_0 ,\buff3_reg[92]_i_1_n_1 ,\buff3_reg[92]_i_1_n_2 ,\buff3_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[92]_i_2__0_n_0 ,\buff3[92]_i_3__0_n_0 ,\buff3[92]_i_4__0_n_0 ,\buff3[92]_i_5__0_n_0 }),
        .O(\^buff2_reg [92:89]),
        .S({\buff3[92]_i_6_n_0 ,\buff3[92]_i_7_n_0 ,\buff3[92]_i_8_n_0 ,\buff3[92]_i_9_n_0 }));
  FDRE \buff3_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [93]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \buff3_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [94]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \buff3_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [95]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \buff3_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [96]),
        .Q(Q[28]),
        .R(1'b0));
  CARRY4 \buff3_reg[96]_i_1 
       (.CI(\buff3_reg[92]_i_1_n_0 ),
        .CO({\buff3_reg[96]_i_1_n_0 ,\buff3_reg[96]_i_1_n_1 ,\buff3_reg[96]_i_1_n_2 ,\buff3_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[96]_i_2__0_n_0 ,\buff3[96]_i_3__0_n_0 ,\buff3[96]_i_4__0_n_0 ,\buff3[96]_i_5__0_n_0 }),
        .O(\^buff2_reg [96:93]),
        .S({\buff3[96]_i_6_n_0 ,\buff3[96]_i_7_n_0 ,\buff3[96]_i_8_n_0 ,\buff3[96]_i_9_n_0 }));
  FDRE \buff3_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [97]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \buff3_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [98]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \buff3_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [99]),
        .Q(Q[31]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U2/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[9]_srl2 " *) 
  SRL16E \buff3_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0_n_0 ),
        .Q(D[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b1),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b1),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b1),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b1),
        .O(n_0_68));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(n_0_69));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b1),
        .O(n_0_70));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(n_0_71));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b1),
        .O(n_0_72));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(n_0_73));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b1),
        .O(n_0_74));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(n_0_75));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b1),
        .O(n_0_76));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(n_0_77));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b1),
        .O(n_0_78));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(n_0_79));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b1),
        .O(n_0_80));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(n_0_81));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b1),
        .O(n_0_82));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b1),
        .O(n_0_83));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[17],in0[17],in0[17],in0[17:3]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_53ns_49bkb_Mul6S_0" *) 
module pwm_mixer_0_1_mixer_mul_53ns_49bkb_Mul6S_0_24
   (buff3,
    in0,
    grp_fu_545_ce,
    ap_clk);
  output [100:0]buff3;
  input [17:0]in0;
  input grp_fu_545_ce;
  input ap_clk;

  wire ap_clk;
  wire buff0_reg__0_n_100;
  wire buff0_reg__0_n_101;
  wire buff0_reg__0_n_102;
  wire buff0_reg__0_n_103;
  wire buff0_reg__0_n_104;
  wire buff0_reg__0_n_105;
  wire buff0_reg__0_n_106;
  wire buff0_reg__0_n_107;
  wire buff0_reg__0_n_108;
  wire buff0_reg__0_n_109;
  wire buff0_reg__0_n_110;
  wire buff0_reg__0_n_111;
  wire buff0_reg__0_n_112;
  wire buff0_reg__0_n_113;
  wire buff0_reg__0_n_114;
  wire buff0_reg__0_n_115;
  wire buff0_reg__0_n_116;
  wire buff0_reg__0_n_117;
  wire buff0_reg__0_n_118;
  wire buff0_reg__0_n_119;
  wire buff0_reg__0_n_120;
  wire buff0_reg__0_n_121;
  wire buff0_reg__0_n_122;
  wire buff0_reg__0_n_123;
  wire buff0_reg__0_n_124;
  wire buff0_reg__0_n_125;
  wire buff0_reg__0_n_126;
  wire buff0_reg__0_n_127;
  wire buff0_reg__0_n_128;
  wire buff0_reg__0_n_129;
  wire buff0_reg__0_n_130;
  wire buff0_reg__0_n_131;
  wire buff0_reg__0_n_132;
  wire buff0_reg__0_n_133;
  wire buff0_reg__0_n_134;
  wire buff0_reg__0_n_135;
  wire buff0_reg__0_n_136;
  wire buff0_reg__0_n_137;
  wire buff0_reg__0_n_138;
  wire buff0_reg__0_n_139;
  wire buff0_reg__0_n_140;
  wire buff0_reg__0_n_141;
  wire buff0_reg__0_n_142;
  wire buff0_reg__0_n_143;
  wire buff0_reg__0_n_144;
  wire buff0_reg__0_n_145;
  wire buff0_reg__0_n_146;
  wire buff0_reg__0_n_147;
  wire buff0_reg__0_n_148;
  wire buff0_reg__0_n_149;
  wire buff0_reg__0_n_150;
  wire buff0_reg__0_n_151;
  wire buff0_reg__0_n_152;
  wire buff0_reg__0_n_153;
  wire buff0_reg__0_n_58;
  wire buff0_reg__0_n_59;
  wire buff0_reg__0_n_60;
  wire buff0_reg__0_n_61;
  wire buff0_reg__0_n_62;
  wire buff0_reg__0_n_63;
  wire buff0_reg__0_n_64;
  wire buff0_reg__0_n_65;
  wire buff0_reg__0_n_66;
  wire buff0_reg__0_n_67;
  wire buff0_reg__0_n_68;
  wire buff0_reg__0_n_69;
  wire buff0_reg__0_n_70;
  wire buff0_reg__0_n_71;
  wire buff0_reg__0_n_72;
  wire buff0_reg__0_n_73;
  wire buff0_reg__0_n_74;
  wire buff0_reg__0_n_75;
  wire buff0_reg__0_n_76;
  wire buff0_reg__0_n_77;
  wire buff0_reg__0_n_78;
  wire buff0_reg__0_n_79;
  wire buff0_reg__0_n_80;
  wire buff0_reg__0_n_81;
  wire buff0_reg__0_n_82;
  wire buff0_reg__0_n_83;
  wire buff0_reg__0_n_84;
  wire buff0_reg__0_n_85;
  wire buff0_reg__0_n_86;
  wire buff0_reg__0_n_87;
  wire buff0_reg__0_n_88;
  wire buff0_reg__0_n_89;
  wire buff0_reg__0_n_90;
  wire buff0_reg__0_n_91;
  wire buff0_reg__0_n_92;
  wire buff0_reg__0_n_93;
  wire buff0_reg__0_n_94;
  wire buff0_reg__0_n_95;
  wire buff0_reg__0_n_96;
  wire buff0_reg__0_n_97;
  wire buff0_reg__0_n_98;
  wire buff0_reg__0_n_99;
  wire buff0_reg_n_106;
  wire buff0_reg_n_107;
  wire buff0_reg_n_108;
  wire buff0_reg_n_109;
  wire buff0_reg_n_110;
  wire buff0_reg_n_111;
  wire buff0_reg_n_112;
  wire buff0_reg_n_113;
  wire buff0_reg_n_114;
  wire buff0_reg_n_115;
  wire buff0_reg_n_116;
  wire buff0_reg_n_117;
  wire buff0_reg_n_118;
  wire buff0_reg_n_119;
  wire buff0_reg_n_120;
  wire buff0_reg_n_121;
  wire buff0_reg_n_122;
  wire buff0_reg_n_123;
  wire buff0_reg_n_124;
  wire buff0_reg_n_125;
  wire buff0_reg_n_126;
  wire buff0_reg_n_127;
  wire buff0_reg_n_128;
  wire buff0_reg_n_129;
  wire buff0_reg_n_130;
  wire buff0_reg_n_131;
  wire buff0_reg_n_132;
  wire buff0_reg_n_133;
  wire buff0_reg_n_134;
  wire buff0_reg_n_135;
  wire buff0_reg_n_136;
  wire buff0_reg_n_137;
  wire buff0_reg_n_138;
  wire buff0_reg_n_139;
  wire buff0_reg_n_140;
  wire buff0_reg_n_141;
  wire buff0_reg_n_142;
  wire buff0_reg_n_143;
  wire buff0_reg_n_144;
  wire buff0_reg_n_145;
  wire buff0_reg_n_146;
  wire buff0_reg_n_147;
  wire buff0_reg_n_148;
  wire buff0_reg_n_149;
  wire buff0_reg_n_150;
  wire buff0_reg_n_151;
  wire buff0_reg_n_152;
  wire buff0_reg_n_153;
  wire \buff1_reg[0]__0_n_0 ;
  wire \buff1_reg[10]__0_n_0 ;
  wire \buff1_reg[11]__0_n_0 ;
  wire \buff1_reg[12]__0_n_0 ;
  wire \buff1_reg[13]__0_n_0 ;
  wire \buff1_reg[14]__0_n_0 ;
  wire \buff1_reg[15]__0_n_0 ;
  wire \buff1_reg[16]__0_n_0 ;
  wire \buff1_reg[1]__0_n_0 ;
  wire \buff1_reg[2]__0_n_0 ;
  wire \buff1_reg[3]__0_n_0 ;
  wire \buff1_reg[4]__0_n_0 ;
  wire \buff1_reg[5]__0_n_0 ;
  wire \buff1_reg[6]__0_n_0 ;
  wire \buff1_reg[7]__0_n_0 ;
  wire \buff1_reg[8]__0_n_0 ;
  wire \buff1_reg[9]__0_n_0 ;
  wire buff1_reg__1_n_106;
  wire buff1_reg__1_n_107;
  wire buff1_reg__1_n_108;
  wire buff1_reg__1_n_109;
  wire buff1_reg__1_n_110;
  wire buff1_reg__1_n_111;
  wire buff1_reg__1_n_112;
  wire buff1_reg__1_n_113;
  wire buff1_reg__1_n_114;
  wire buff1_reg__1_n_115;
  wire buff1_reg__1_n_116;
  wire buff1_reg__1_n_117;
  wire buff1_reg__1_n_118;
  wire buff1_reg__1_n_119;
  wire buff1_reg__1_n_120;
  wire buff1_reg__1_n_121;
  wire buff1_reg__1_n_122;
  wire buff1_reg__1_n_123;
  wire buff1_reg__1_n_124;
  wire buff1_reg__1_n_125;
  wire buff1_reg__1_n_126;
  wire buff1_reg__1_n_127;
  wire buff1_reg__1_n_128;
  wire buff1_reg__1_n_129;
  wire buff1_reg__1_n_130;
  wire buff1_reg__1_n_131;
  wire buff1_reg__1_n_132;
  wire buff1_reg__1_n_133;
  wire buff1_reg__1_n_134;
  wire buff1_reg__1_n_135;
  wire buff1_reg__1_n_136;
  wire buff1_reg__1_n_137;
  wire buff1_reg__1_n_138;
  wire buff1_reg__1_n_139;
  wire buff1_reg__1_n_140;
  wire buff1_reg__1_n_141;
  wire buff1_reg__1_n_142;
  wire buff1_reg__1_n_143;
  wire buff1_reg__1_n_144;
  wire buff1_reg__1_n_145;
  wire buff1_reg__1_n_146;
  wire buff1_reg__1_n_147;
  wire buff1_reg__1_n_148;
  wire buff1_reg__1_n_149;
  wire buff1_reg__1_n_150;
  wire buff1_reg__1_n_151;
  wire buff1_reg__1_n_152;
  wire buff1_reg__1_n_153;
  wire buff1_reg_n_100;
  wire buff1_reg_n_101;
  wire buff1_reg_n_102;
  wire buff1_reg_n_103;
  wire buff1_reg_n_104;
  wire buff1_reg_n_105;
  wire buff1_reg_n_106;
  wire buff1_reg_n_107;
  wire buff1_reg_n_108;
  wire buff1_reg_n_109;
  wire buff1_reg_n_110;
  wire buff1_reg_n_111;
  wire buff1_reg_n_112;
  wire buff1_reg_n_113;
  wire buff1_reg_n_114;
  wire buff1_reg_n_115;
  wire buff1_reg_n_116;
  wire buff1_reg_n_117;
  wire buff1_reg_n_118;
  wire buff1_reg_n_119;
  wire buff1_reg_n_120;
  wire buff1_reg_n_121;
  wire buff1_reg_n_122;
  wire buff1_reg_n_123;
  wire buff1_reg_n_124;
  wire buff1_reg_n_125;
  wire buff1_reg_n_126;
  wire buff1_reg_n_127;
  wire buff1_reg_n_128;
  wire buff1_reg_n_129;
  wire buff1_reg_n_130;
  wire buff1_reg_n_131;
  wire buff1_reg_n_132;
  wire buff1_reg_n_133;
  wire buff1_reg_n_134;
  wire buff1_reg_n_135;
  wire buff1_reg_n_136;
  wire buff1_reg_n_137;
  wire buff1_reg_n_138;
  wire buff1_reg_n_139;
  wire buff1_reg_n_140;
  wire buff1_reg_n_141;
  wire buff1_reg_n_142;
  wire buff1_reg_n_143;
  wire buff1_reg_n_144;
  wire buff1_reg_n_145;
  wire buff1_reg_n_146;
  wire buff1_reg_n_147;
  wire buff1_reg_n_148;
  wire buff1_reg_n_149;
  wire buff1_reg_n_150;
  wire buff1_reg_n_151;
  wire buff1_reg_n_152;
  wire buff1_reg_n_153;
  wire buff1_reg_n_58;
  wire buff1_reg_n_59;
  wire buff1_reg_n_60;
  wire buff1_reg_n_61;
  wire buff1_reg_n_62;
  wire buff1_reg_n_63;
  wire buff1_reg_n_64;
  wire buff1_reg_n_65;
  wire buff1_reg_n_66;
  wire buff1_reg_n_67;
  wire buff1_reg_n_68;
  wire buff1_reg_n_69;
  wire buff1_reg_n_70;
  wire buff1_reg_n_71;
  wire buff1_reg_n_72;
  wire buff1_reg_n_73;
  wire buff1_reg_n_74;
  wire buff1_reg_n_75;
  wire buff1_reg_n_76;
  wire buff1_reg_n_77;
  wire buff1_reg_n_78;
  wire buff1_reg_n_79;
  wire buff1_reg_n_80;
  wire buff1_reg_n_81;
  wire buff1_reg_n_82;
  wire buff1_reg_n_83;
  wire buff1_reg_n_84;
  wire buff1_reg_n_85;
  wire buff1_reg_n_86;
  wire buff1_reg_n_87;
  wire buff1_reg_n_88;
  wire buff1_reg_n_89;
  wire buff1_reg_n_90;
  wire buff1_reg_n_91;
  wire buff1_reg_n_92;
  wire buff1_reg_n_93;
  wire buff1_reg_n_94;
  wire buff1_reg_n_95;
  wire buff1_reg_n_96;
  wire buff1_reg_n_97;
  wire buff1_reg_n_98;
  wire buff1_reg_n_99;
  wire [100:33]\^buff2_reg ;
  wire \buff2_reg[0]__1_n_0 ;
  wire \buff2_reg[10]__1_n_0 ;
  wire \buff2_reg[11]__1_n_0 ;
  wire \buff2_reg[12]__1_n_0 ;
  wire \buff2_reg[13]__1_n_0 ;
  wire \buff2_reg[14]__1_n_0 ;
  wire \buff2_reg[15]__1_n_0 ;
  wire \buff2_reg[16]__1_n_0 ;
  wire \buff2_reg[1]__1_n_0 ;
  wire \buff2_reg[2]__1_n_0 ;
  wire \buff2_reg[3]__1_n_0 ;
  wire \buff2_reg[4]__1_n_0 ;
  wire \buff2_reg[5]__1_n_0 ;
  wire \buff2_reg[6]__1_n_0 ;
  wire \buff2_reg[7]__1_n_0 ;
  wire \buff2_reg[8]__1_n_0 ;
  wire \buff2_reg[9]__1_n_0 ;
  wire buff2_reg__1_n_100;
  wire buff2_reg__1_n_101;
  wire buff2_reg__1_n_102;
  wire buff2_reg__1_n_103;
  wire buff2_reg__1_n_104;
  wire buff2_reg__1_n_105;
  wire buff2_reg__1_n_58;
  wire buff2_reg__1_n_59;
  wire buff2_reg__1_n_60;
  wire buff2_reg__1_n_61;
  wire buff2_reg__1_n_62;
  wire buff2_reg__1_n_63;
  wire buff2_reg__1_n_64;
  wire buff2_reg__1_n_65;
  wire buff2_reg__1_n_66;
  wire buff2_reg__1_n_67;
  wire buff2_reg__1_n_68;
  wire buff2_reg__1_n_69;
  wire buff2_reg__1_n_70;
  wire buff2_reg__1_n_71;
  wire buff2_reg__1_n_72;
  wire buff2_reg__1_n_73;
  wire buff2_reg__1_n_74;
  wire buff2_reg__1_n_75;
  wire buff2_reg__1_n_76;
  wire buff2_reg__1_n_77;
  wire buff2_reg__1_n_78;
  wire buff2_reg__1_n_79;
  wire buff2_reg__1_n_80;
  wire buff2_reg__1_n_81;
  wire buff2_reg__1_n_82;
  wire buff2_reg__1_n_83;
  wire buff2_reg__1_n_84;
  wire buff2_reg__1_n_85;
  wire buff2_reg__1_n_86;
  wire buff2_reg__1_n_87;
  wire buff2_reg__1_n_88;
  wire buff2_reg__1_n_89;
  wire buff2_reg__1_n_90;
  wire buff2_reg__1_n_91;
  wire buff2_reg__1_n_92;
  wire buff2_reg__1_n_93;
  wire buff2_reg__1_n_94;
  wire buff2_reg__1_n_95;
  wire buff2_reg__1_n_96;
  wire buff2_reg__1_n_97;
  wire buff2_reg__1_n_98;
  wire buff2_reg__1_n_99;
  wire buff2_reg__3_n_100;
  wire buff2_reg__3_n_101;
  wire buff2_reg__3_n_102;
  wire buff2_reg__3_n_103;
  wire buff2_reg__3_n_104;
  wire buff2_reg__3_n_105;
  wire buff2_reg__3_n_58;
  wire buff2_reg__3_n_59;
  wire buff2_reg__3_n_60;
  wire buff2_reg__3_n_61;
  wire buff2_reg__3_n_62;
  wire buff2_reg__3_n_63;
  wire buff2_reg__3_n_64;
  wire buff2_reg__3_n_65;
  wire buff2_reg__3_n_66;
  wire buff2_reg__3_n_67;
  wire buff2_reg__3_n_68;
  wire buff2_reg__3_n_69;
  wire buff2_reg__3_n_70;
  wire buff2_reg__3_n_71;
  wire buff2_reg__3_n_72;
  wire buff2_reg__3_n_73;
  wire buff2_reg__3_n_74;
  wire buff2_reg__3_n_75;
  wire buff2_reg__3_n_76;
  wire buff2_reg__3_n_77;
  wire buff2_reg__3_n_78;
  wire buff2_reg__3_n_79;
  wire buff2_reg__3_n_80;
  wire buff2_reg__3_n_81;
  wire buff2_reg__3_n_82;
  wire buff2_reg__3_n_83;
  wire buff2_reg__3_n_84;
  wire buff2_reg__3_n_85;
  wire buff2_reg__3_n_86;
  wire buff2_reg__3_n_87;
  wire buff2_reg__3_n_88;
  wire buff2_reg__3_n_89;
  wire buff2_reg__3_n_90;
  wire buff2_reg__3_n_91;
  wire buff2_reg__3_n_92;
  wire buff2_reg__3_n_93;
  wire buff2_reg__3_n_94;
  wire buff2_reg__3_n_95;
  wire buff2_reg__3_n_96;
  wire buff2_reg__3_n_97;
  wire buff2_reg__3_n_98;
  wire buff2_reg__3_n_99;
  wire \buff2_reg_n_0_[0] ;
  wire \buff2_reg_n_0_[10] ;
  wire \buff2_reg_n_0_[11] ;
  wire \buff2_reg_n_0_[12] ;
  wire \buff2_reg_n_0_[13] ;
  wire \buff2_reg_n_0_[14] ;
  wire \buff2_reg_n_0_[15] ;
  wire \buff2_reg_n_0_[16] ;
  wire \buff2_reg_n_0_[1] ;
  wire \buff2_reg_n_0_[2] ;
  wire \buff2_reg_n_0_[3] ;
  wire \buff2_reg_n_0_[4] ;
  wire \buff2_reg_n_0_[5] ;
  wire \buff2_reg_n_0_[6] ;
  wire \buff2_reg_n_0_[7] ;
  wire \buff2_reg_n_0_[8] ;
  wire \buff2_reg_n_0_[9] ;
  wire buff2_reg_n_100;
  wire buff2_reg_n_101;
  wire buff2_reg_n_102;
  wire buff2_reg_n_103;
  wire buff2_reg_n_104;
  wire buff2_reg_n_105;
  wire buff2_reg_n_58;
  wire buff2_reg_n_59;
  wire buff2_reg_n_60;
  wire buff2_reg_n_61;
  wire buff2_reg_n_62;
  wire buff2_reg_n_63;
  wire buff2_reg_n_64;
  wire buff2_reg_n_65;
  wire buff2_reg_n_66;
  wire buff2_reg_n_67;
  wire buff2_reg_n_68;
  wire buff2_reg_n_69;
  wire buff2_reg_n_70;
  wire buff2_reg_n_71;
  wire buff2_reg_n_72;
  wire buff2_reg_n_73;
  wire buff2_reg_n_74;
  wire buff2_reg_n_75;
  wire buff2_reg_n_76;
  wire buff2_reg_n_77;
  wire buff2_reg_n_78;
  wire buff2_reg_n_79;
  wire buff2_reg_n_80;
  wire buff2_reg_n_81;
  wire buff2_reg_n_82;
  wire buff2_reg_n_83;
  wire buff2_reg_n_84;
  wire buff2_reg_n_85;
  wire buff2_reg_n_86;
  wire buff2_reg_n_87;
  wire buff2_reg_n_88;
  wire buff2_reg_n_89;
  wire buff2_reg_n_90;
  wire buff2_reg_n_91;
  wire buff2_reg_n_92;
  wire buff2_reg_n_93;
  wire buff2_reg_n_94;
  wire buff2_reg_n_95;
  wire buff2_reg_n_96;
  wire buff2_reg_n_97;
  wire buff2_reg_n_98;
  wire buff2_reg_n_99;
  wire [100:0]buff3;
  wire \buff3[100]_i_2_n_0 ;
  wire \buff3[100]_i_3__3_n_0 ;
  wire \buff3[100]_i_4__3_n_0 ;
  wire \buff3[100]_i_5__3_n_0 ;
  wire \buff3[100]_i_6__3_n_0 ;
  wire \buff3[100]_i_7__3_n_0 ;
  wire \buff3[100]_i_8_n_0 ;
  wire \buff3[36]_i_2_n_0 ;
  wire \buff3[36]_i_3_n_0 ;
  wire \buff3[36]_i_4_n_0 ;
  wire \buff3[40]_i_2_n_0 ;
  wire \buff3[40]_i_3_n_0 ;
  wire \buff3[40]_i_4_n_0 ;
  wire \buff3[40]_i_5_n_0 ;
  wire \buff3[44]_i_2_n_0 ;
  wire \buff3[44]_i_3_n_0 ;
  wire \buff3[44]_i_4_n_0 ;
  wire \buff3[44]_i_5_n_0 ;
  wire \buff3[48]_i_2_n_0 ;
  wire \buff3[48]_i_3_n_0 ;
  wire \buff3[48]_i_4_n_0 ;
  wire \buff3[48]_i_5_n_0 ;
  wire \buff3[52]_i_2_n_0 ;
  wire \buff3[52]_i_3_n_0 ;
  wire \buff3[52]_i_4_n_0 ;
  wire \buff3[52]_i_5_n_0 ;
  wire \buff3[56]_i_2_n_0 ;
  wire \buff3[56]_i_3_n_0 ;
  wire \buff3[56]_i_4_n_0 ;
  wire \buff3[56]_i_5_n_0 ;
  wire \buff3[60]_i_2_n_0 ;
  wire \buff3[60]_i_3_n_0 ;
  wire \buff3[60]_i_4_n_0 ;
  wire \buff3[60]_i_5_n_0 ;
  wire \buff3[64]_i_2_n_0 ;
  wire \buff3[64]_i_3_n_0 ;
  wire \buff3[64]_i_4_n_0 ;
  wire \buff3[64]_i_5_n_0 ;
  wire \buff3[68]_i_2_n_0 ;
  wire \buff3[68]_i_3_n_0 ;
  wire \buff3[68]_i_4_n_0 ;
  wire \buff3[68]_i_5_n_0 ;
  wire \buff3[72]_i_2_n_0 ;
  wire \buff3[72]_i_3_n_0 ;
  wire \buff3[72]_i_4_n_0 ;
  wire \buff3[72]_i_5_n_0 ;
  wire \buff3[72]_i_6_n_0 ;
  wire \buff3[72]_i_7_n_0 ;
  wire \buff3[72]_i_8_n_0 ;
  wire \buff3[72]_i_9_n_0 ;
  wire \buff3[76]_i_2_n_0 ;
  wire \buff3[76]_i_3_n_0 ;
  wire \buff3[76]_i_4_n_0 ;
  wire \buff3[76]_i_5_n_0 ;
  wire \buff3[76]_i_6_n_0 ;
  wire \buff3[76]_i_7_n_0 ;
  wire \buff3[76]_i_8_n_0 ;
  wire \buff3[76]_i_9_n_0 ;
  wire \buff3[80]_i_2_n_0 ;
  wire \buff3[80]_i_3_n_0 ;
  wire \buff3[80]_i_4_n_0 ;
  wire \buff3[80]_i_5_n_0 ;
  wire \buff3[80]_i_6_n_0 ;
  wire \buff3[80]_i_7_n_0 ;
  wire \buff3[80]_i_8_n_0 ;
  wire \buff3[80]_i_9_n_0 ;
  wire \buff3[84]_i_2__3_n_0 ;
  wire \buff3[84]_i_3__3_n_0 ;
  wire \buff3[84]_i_4_n_0 ;
  wire \buff3[84]_i_5_n_0 ;
  wire \buff3[84]_i_6_n_0 ;
  wire \buff3[84]_i_7_n_0 ;
  wire \buff3[84]_i_8_n_0 ;
  wire \buff3[84]_i_9__3_n_0 ;
  wire \buff3[88]_i_2__3_n_0 ;
  wire \buff3[88]_i_3__3_n_0 ;
  wire \buff3[88]_i_4__3_n_0 ;
  wire \buff3[88]_i_5__3_n_0 ;
  wire \buff3[88]_i_6_n_0 ;
  wire \buff3[88]_i_7_n_0 ;
  wire \buff3[88]_i_8_n_0 ;
  wire \buff3[88]_i_9_n_0 ;
  wire \buff3[92]_i_2__3_n_0 ;
  wire \buff3[92]_i_3__3_n_0 ;
  wire \buff3[92]_i_4__3_n_0 ;
  wire \buff3[92]_i_5__3_n_0 ;
  wire \buff3[92]_i_6_n_0 ;
  wire \buff3[92]_i_7_n_0 ;
  wire \buff3[92]_i_8_n_0 ;
  wire \buff3[92]_i_9_n_0 ;
  wire \buff3[96]_i_2__3_n_0 ;
  wire \buff3[96]_i_3__3_n_0 ;
  wire \buff3[96]_i_4__3_n_0 ;
  wire \buff3[96]_i_5__3_n_0 ;
  wire \buff3[96]_i_6_n_0 ;
  wire \buff3[96]_i_7_n_0 ;
  wire \buff3[96]_i_8_n_0 ;
  wire \buff3[96]_i_9_n_0 ;
  wire \buff3_reg[100]_i_1_n_1 ;
  wire \buff3_reg[100]_i_1_n_2 ;
  wire \buff3_reg[100]_i_1_n_3 ;
  wire \buff3_reg[36]_i_1_n_0 ;
  wire \buff3_reg[36]_i_1_n_1 ;
  wire \buff3_reg[36]_i_1_n_2 ;
  wire \buff3_reg[36]_i_1_n_3 ;
  wire \buff3_reg[40]_i_1_n_0 ;
  wire \buff3_reg[40]_i_1_n_1 ;
  wire \buff3_reg[40]_i_1_n_2 ;
  wire \buff3_reg[40]_i_1_n_3 ;
  wire \buff3_reg[44]_i_1_n_0 ;
  wire \buff3_reg[44]_i_1_n_1 ;
  wire \buff3_reg[44]_i_1_n_2 ;
  wire \buff3_reg[44]_i_1_n_3 ;
  wire \buff3_reg[48]_i_1_n_0 ;
  wire \buff3_reg[48]_i_1_n_1 ;
  wire \buff3_reg[48]_i_1_n_2 ;
  wire \buff3_reg[48]_i_1_n_3 ;
  wire \buff3_reg[52]_i_1_n_0 ;
  wire \buff3_reg[52]_i_1_n_1 ;
  wire \buff3_reg[52]_i_1_n_2 ;
  wire \buff3_reg[52]_i_1_n_3 ;
  wire \buff3_reg[56]_i_1_n_0 ;
  wire \buff3_reg[56]_i_1_n_1 ;
  wire \buff3_reg[56]_i_1_n_2 ;
  wire \buff3_reg[56]_i_1_n_3 ;
  wire \buff3_reg[60]_i_1_n_0 ;
  wire \buff3_reg[60]_i_1_n_1 ;
  wire \buff3_reg[60]_i_1_n_2 ;
  wire \buff3_reg[60]_i_1_n_3 ;
  wire \buff3_reg[64]_i_1_n_0 ;
  wire \buff3_reg[64]_i_1_n_1 ;
  wire \buff3_reg[64]_i_1_n_2 ;
  wire \buff3_reg[64]_i_1_n_3 ;
  wire \buff3_reg[68]_i_1_n_0 ;
  wire \buff3_reg[68]_i_1_n_1 ;
  wire \buff3_reg[68]_i_1_n_2 ;
  wire \buff3_reg[68]_i_1_n_3 ;
  wire \buff3_reg[72]_i_1_n_0 ;
  wire \buff3_reg[72]_i_1_n_1 ;
  wire \buff3_reg[72]_i_1_n_2 ;
  wire \buff3_reg[72]_i_1_n_3 ;
  wire \buff3_reg[76]_i_1_n_0 ;
  wire \buff3_reg[76]_i_1_n_1 ;
  wire \buff3_reg[76]_i_1_n_2 ;
  wire \buff3_reg[76]_i_1_n_3 ;
  wire \buff3_reg[80]_i_1_n_0 ;
  wire \buff3_reg[80]_i_1_n_1 ;
  wire \buff3_reg[80]_i_1_n_2 ;
  wire \buff3_reg[80]_i_1_n_3 ;
  wire \buff3_reg[84]_i_1_n_0 ;
  wire \buff3_reg[84]_i_1_n_1 ;
  wire \buff3_reg[84]_i_1_n_2 ;
  wire \buff3_reg[84]_i_1_n_3 ;
  wire \buff3_reg[88]_i_1_n_0 ;
  wire \buff3_reg[88]_i_1_n_1 ;
  wire \buff3_reg[88]_i_1_n_2 ;
  wire \buff3_reg[88]_i_1_n_3 ;
  wire \buff3_reg[92]_i_1_n_0 ;
  wire \buff3_reg[92]_i_1_n_1 ;
  wire \buff3_reg[92]_i_1_n_2 ;
  wire \buff3_reg[92]_i_1_n_3 ;
  wire \buff3_reg[96]_i_1_n_0 ;
  wire \buff3_reg[96]_i_1_n_1 ;
  wire \buff3_reg[96]_i_1_n_2 ;
  wire \buff3_reg[96]_i_1_n_3 ;
  wire grp_fu_545_ce;
  (* RTL_KEEP = "true" *) wire [17:0]in0;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_17;
  (* RTL_KEEP = "true" *) wire n_0_18;
  (* RTL_KEEP = "true" *) wire n_0_19;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_20;
  (* RTL_KEEP = "true" *) wire n_0_21;
  (* RTL_KEEP = "true" *) wire n_0_22;
  (* RTL_KEEP = "true" *) wire n_0_23;
  (* RTL_KEEP = "true" *) wire n_0_24;
  (* RTL_KEEP = "true" *) wire n_0_25;
  (* RTL_KEEP = "true" *) wire n_0_26;
  (* RTL_KEEP = "true" *) wire n_0_27;
  (* RTL_KEEP = "true" *) wire n_0_28;
  (* RTL_KEEP = "true" *) wire n_0_29;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_30;
  (* RTL_KEEP = "true" *) wire n_0_31;
  (* RTL_KEEP = "true" *) wire n_0_32;
  (* RTL_KEEP = "true" *) wire n_0_33;
  (* RTL_KEEP = "true" *) wire n_0_34;
  (* RTL_KEEP = "true" *) wire n_0_35;
  (* RTL_KEEP = "true" *) wire n_0_36;
  (* RTL_KEEP = "true" *) wire n_0_37;
  (* RTL_KEEP = "true" *) wire n_0_38;
  (* RTL_KEEP = "true" *) wire n_0_39;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_40;
  (* RTL_KEEP = "true" *) wire n_0_41;
  (* RTL_KEEP = "true" *) wire n_0_42;
  (* RTL_KEEP = "true" *) wire n_0_43;
  (* RTL_KEEP = "true" *) wire n_0_44;
  (* RTL_KEEP = "true" *) wire n_0_45;
  (* RTL_KEEP = "true" *) wire n_0_46;
  (* RTL_KEEP = "true" *) wire n_0_47;
  (* RTL_KEEP = "true" *) wire n_0_48;
  (* RTL_KEEP = "true" *) wire n_0_49;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_50;
  (* RTL_KEEP = "true" *) wire n_0_51;
  (* RTL_KEEP = "true" *) wire n_0_52;
  (* RTL_KEEP = "true" *) wire n_0_53;
  (* RTL_KEEP = "true" *) wire n_0_54;
  (* RTL_KEEP = "true" *) wire n_0_55;
  (* RTL_KEEP = "true" *) wire n_0_56;
  (* RTL_KEEP = "true" *) wire n_0_57;
  (* RTL_KEEP = "true" *) wire n_0_58;
  (* RTL_KEEP = "true" *) wire n_0_59;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_60;
  (* RTL_KEEP = "true" *) wire n_0_61;
  (* RTL_KEEP = "true" *) wire n_0_62;
  (* RTL_KEEP = "true" *) wire n_0_63;
  (* RTL_KEEP = "true" *) wire n_0_64;
  (* RTL_KEEP = "true" *) wire n_0_65;
  (* RTL_KEEP = "true" *) wire n_0_66;
  (* RTL_KEEP = "true" *) wire n_0_67;
  (* RTL_KEEP = "true" *) wire n_0_68;
  (* RTL_KEEP = "true" *) wire n_0_69;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_70;
  (* RTL_KEEP = "true" *) wire n_0_71;
  (* RTL_KEEP = "true" *) wire n_0_72;
  (* RTL_KEEP = "true" *) wire n_0_73;
  (* RTL_KEEP = "true" *) wire n_0_74;
  (* RTL_KEEP = "true" *) wire n_0_75;
  (* RTL_KEEP = "true" *) wire n_0_76;
  (* RTL_KEEP = "true" *) wire n_0_77;
  (* RTL_KEEP = "true" *) wire n_0_78;
  (* RTL_KEEP = "true" *) wire n_0_79;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_80;
  (* RTL_KEEP = "true" *) wire n_0_81;
  (* RTL_KEEP = "true" *) wire n_0_82;
  (* RTL_KEEP = "true" *) wire n_0_83;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff0_reg_P_UNCONNECTED;
  wire NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff0_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff0_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff0_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff0_reg__0_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg_CARRYOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff1_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff1_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff1_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff1_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff1_reg__1_P_UNCONNECTED;
  wire NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__1_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__1_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__1_PCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED;
  wire NLW_buff2_reg__3_OVERFLOW_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED;
  wire NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_buff2_reg__3_ACOUT_UNCONNECTED;
  wire [17:0]NLW_buff2_reg__3_BCOUT_UNCONNECTED;
  wire [3:0]NLW_buff2_reg__3_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_buff2_reg__3_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_product_P_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[2:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_buff0_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff0_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_67,n_0_68,n_0_69,n_0_70,n_0_71,n_0_72,n_0_73,n_0_74,n_0_75,n_0_76,n_0_77,n_0_78,n_0_79,n_0_80,n_0_81,n_0_82,n_0_83}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff0_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff0_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff0_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff0_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff0_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff0_reg__0_OVERFLOW_UNCONNECTED),
        .P({buff0_reg__0_n_58,buff0_reg__0_n_59,buff0_reg__0_n_60,buff0_reg__0_n_61,buff0_reg__0_n_62,buff0_reg__0_n_63,buff0_reg__0_n_64,buff0_reg__0_n_65,buff0_reg__0_n_66,buff0_reg__0_n_67,buff0_reg__0_n_68,buff0_reg__0_n_69,buff0_reg__0_n_70,buff0_reg__0_n_71,buff0_reg__0_n_72,buff0_reg__0_n_73,buff0_reg__0_n_74,buff0_reg__0_n_75,buff0_reg__0_n_76,buff0_reg__0_n_77,buff0_reg__0_n_78,buff0_reg__0_n_79,buff0_reg__0_n_80,buff0_reg__0_n_81,buff0_reg__0_n_82,buff0_reg__0_n_83,buff0_reg__0_n_84,buff0_reg__0_n_85,buff0_reg__0_n_86,buff0_reg__0_n_87,buff0_reg__0_n_88,buff0_reg__0_n_89,buff0_reg__0_n_90,buff0_reg__0_n_91,buff0_reg__0_n_92,buff0_reg__0_n_93,buff0_reg__0_n_94,buff0_reg__0_n_95,buff0_reg__0_n_96,buff0_reg__0_n_97,buff0_reg__0_n_98,buff0_reg__0_n_99,buff0_reg__0_n_100,buff0_reg__0_n_101,buff0_reg__0_n_102,buff0_reg__0_n_103,buff0_reg__0_n_104,buff0_reg__0_n_105}),
        .PATTERNBDETECT(NLW_buff0_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff0_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff0_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg_OVERFLOW_UNCONNECTED),
        .P({buff1_reg_n_58,buff1_reg_n_59,buff1_reg_n_60,buff1_reg_n_61,buff1_reg_n_62,buff1_reg_n_63,buff1_reg_n_64,buff1_reg_n_65,buff1_reg_n_66,buff1_reg_n_67,buff1_reg_n_68,buff1_reg_n_69,buff1_reg_n_70,buff1_reg_n_71,buff1_reg_n_72,buff1_reg_n_73,buff1_reg_n_74,buff1_reg_n_75,buff1_reg_n_76,buff1_reg_n_77,buff1_reg_n_78,buff1_reg_n_79,buff1_reg_n_80,buff1_reg_n_81,buff1_reg_n_82,buff1_reg_n_83,buff1_reg_n_84,buff1_reg_n_85,buff1_reg_n_86,buff1_reg_n_87,buff1_reg_n_88,buff1_reg_n_89,buff1_reg_n_90,buff1_reg_n_91,buff1_reg_n_92,buff1_reg_n_93,buff1_reg_n_94,buff1_reg_n_95,buff1_reg_n_96,buff1_reg_n_97,buff1_reg_n_98,buff1_reg_n_99,buff1_reg_n_100,buff1_reg_n_101,buff1_reg_n_102,buff1_reg_n_103,buff1_reg_n_104,buff1_reg_n_105}),
        .PATTERNBDETECT(NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg_n_106,buff0_reg_n_107,buff0_reg_n_108,buff0_reg_n_109,buff0_reg_n_110,buff0_reg_n_111,buff0_reg_n_112,buff0_reg_n_113,buff0_reg_n_114,buff0_reg_n_115,buff0_reg_n_116,buff0_reg_n_117,buff0_reg_n_118,buff0_reg_n_119,buff0_reg_n_120,buff0_reg_n_121,buff0_reg_n_122,buff0_reg_n_123,buff0_reg_n_124,buff0_reg_n_125,buff0_reg_n_126,buff0_reg_n_127,buff0_reg_n_128,buff0_reg_n_129,buff0_reg_n_130,buff0_reg_n_131,buff0_reg_n_132,buff0_reg_n_133,buff0_reg_n_134,buff0_reg_n_135,buff0_reg_n_136,buff0_reg_n_137,buff0_reg_n_138,buff0_reg_n_139,buff0_reg_n_140,buff0_reg_n_141,buff0_reg_n_142,buff0_reg_n_143,buff0_reg_n_144,buff0_reg_n_145,buff0_reg_n_146,buff0_reg_n_147,buff0_reg_n_148,buff0_reg_n_149,buff0_reg_n_150,buff0_reg_n_151,buff0_reg_n_152,buff0_reg_n_153}),
        .PCOUT({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff1_reg[0]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_105),
        .Q(\buff1_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[10]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_95),
        .Q(\buff1_reg[10]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[11]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_94),
        .Q(\buff1_reg[11]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[12]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_93),
        .Q(\buff1_reg[12]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[13]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_92),
        .Q(\buff1_reg[13]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[14]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_91),
        .Q(\buff1_reg[14]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[15]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_90),
        .Q(\buff1_reg[15]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[16]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_89),
        .Q(\buff1_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[1]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_104),
        .Q(\buff1_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[2]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_103),
        .Q(\buff1_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[3]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_102),
        .Q(\buff1_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[4]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_101),
        .Q(\buff1_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[5]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_100),
        .Q(\buff1_reg[5]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[6]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_99),
        .Q(\buff1_reg[6]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[7]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_98),
        .Q(\buff1_reg[7]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[8]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_97),
        .Q(\buff1_reg[8]__0_n_0 ),
        .R(1'b0));
  FDRE \buff1_reg[9]__0 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff0_reg__0_n_96),
        .Q(\buff1_reg[9]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff1_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_67,n_0_68,n_0_69,n_0_70,n_0_71,n_0_72,n_0_73,n_0_74,n_0_75,n_0_76,n_0_77,n_0_78,n_0_79,n_0_80,n_0_81,n_0_82,n_0_83}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff1_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[2:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff1_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff1_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff1_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff1_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff1_reg__1_OVERFLOW_UNCONNECTED),
        .P(NLW_buff1_reg__1_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_buff1_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff1_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff0_reg__0_n_106,buff0_reg__0_n_107,buff0_reg__0_n_108,buff0_reg__0_n_109,buff0_reg__0_n_110,buff0_reg__0_n_111,buff0_reg__0_n_112,buff0_reg__0_n_113,buff0_reg__0_n_114,buff0_reg__0_n_115,buff0_reg__0_n_116,buff0_reg__0_n_117,buff0_reg__0_n_118,buff0_reg__0_n_119,buff0_reg__0_n_120,buff0_reg__0_n_121,buff0_reg__0_n_122,buff0_reg__0_n_123,buff0_reg__0_n_124,buff0_reg__0_n_125,buff0_reg__0_n_126,buff0_reg__0_n_127,buff0_reg__0_n_128,buff0_reg__0_n_129,buff0_reg__0_n_130,buff0_reg__0_n_131,buff0_reg__0_n_132,buff0_reg__0_n_133,buff0_reg__0_n_134,buff0_reg__0_n_135,buff0_reg__0_n_136,buff0_reg__0_n_137,buff0_reg__0_n_138,buff0_reg__0_n_139,buff0_reg__0_n_140,buff0_reg__0_n_141,buff0_reg__0_n_142,buff0_reg__0_n_143,buff0_reg__0_n_144,buff0_reg__0_n_145,buff0_reg__0_n_146,buff0_reg__0_n_147,buff0_reg__0_n_148,buff0_reg__0_n_149,buff0_reg__0_n_150,buff0_reg__0_n_151,buff0_reg__0_n_152,buff0_reg__0_n_153}),
        .PCOUT({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff1_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[17],in0[17],in0[17],in0[17:3]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg_OVERFLOW_UNCONNECTED),
        .P({buff2_reg_n_58,buff2_reg_n_59,buff2_reg_n_60,buff2_reg_n_61,buff2_reg_n_62,buff2_reg_n_63,buff2_reg_n_64,buff2_reg_n_65,buff2_reg_n_66,buff2_reg_n_67,buff2_reg_n_68,buff2_reg_n_69,buff2_reg_n_70,buff2_reg_n_71,buff2_reg_n_72,buff2_reg_n_73,buff2_reg_n_74,buff2_reg_n_75,buff2_reg_n_76,buff2_reg_n_77,buff2_reg_n_78,buff2_reg_n_79,buff2_reg_n_80,buff2_reg_n_81,buff2_reg_n_82,buff2_reg_n_83,buff2_reg_n_84,buff2_reg_n_85,buff2_reg_n_86,buff2_reg_n_87,buff2_reg_n_88,buff2_reg_n_89,buff2_reg_n_90,buff2_reg_n_91,buff2_reg_n_92,buff2_reg_n_93,buff2_reg_n_94,buff2_reg_n_95,buff2_reg_n_96,buff2_reg_n_97,buff2_reg_n_98,buff2_reg_n_99,buff2_reg_n_100,buff2_reg_n_101,buff2_reg_n_102,buff2_reg_n_103,buff2_reg_n_104,buff2_reg_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_buff2_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg_UNDERFLOW_UNCONNECTED));
  FDRE \buff2_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_105),
        .Q(\buff2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \buff2_reg[0]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_105),
        .Q(\buff2_reg[0]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_95),
        .Q(\buff2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \buff2_reg[10]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_95),
        .Q(\buff2_reg[10]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_94),
        .Q(\buff2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \buff2_reg[11]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_94),
        .Q(\buff2_reg[11]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_93),
        .Q(\buff2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \buff2_reg[12]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_93),
        .Q(\buff2_reg[12]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[13] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_92),
        .Q(\buff2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \buff2_reg[13]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_92),
        .Q(\buff2_reg[13]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[14] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_91),
        .Q(\buff2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \buff2_reg[14]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_91),
        .Q(\buff2_reg[14]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[15] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_90),
        .Q(\buff2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \buff2_reg[15]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_90),
        .Q(\buff2_reg[15]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[16] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_89),
        .Q(\buff2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \buff2_reg[16]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_89),
        .Q(\buff2_reg[16]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_104),
        .Q(\buff2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \buff2_reg[1]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_104),
        .Q(\buff2_reg[1]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_103),
        .Q(\buff2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \buff2_reg[2]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_103),
        .Q(\buff2_reg[2]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_102),
        .Q(\buff2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \buff2_reg[3]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_102),
        .Q(\buff2_reg[3]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_101),
        .Q(\buff2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \buff2_reg[4]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_101),
        .Q(\buff2_reg[4]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_100),
        .Q(\buff2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \buff2_reg[5]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_100),
        .Q(\buff2_reg[5]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_99),
        .Q(\buff2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \buff2_reg[6]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_99),
        .Q(\buff2_reg[6]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_98),
        .Q(\buff2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \buff2_reg[7]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_98),
        .Q(\buff2_reg[7]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_97),
        .Q(\buff2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \buff2_reg[8]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_97),
        .Q(\buff2_reg[8]__1_n_0 ),
        .R(1'b0));
  FDRE \buff2_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(buff1_reg_n_96),
        .Q(\buff2_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \buff2_reg[9]__1 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(tmp_product__0_n_96),
        .Q(\buff2_reg[9]__1_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 20x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_31,n_0_32,n_0_33,n_0_34,n_0_35,n_0_36,n_0_37,n_0_38,n_0_39,n_0_40,n_0_41,n_0_42,n_0_43,n_0_44,n_0_45,n_0_46,n_0_47,n_0_48,n_0_49}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,in0[2:0],n_0_0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__1_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__1_n_58,buff2_reg__1_n_59,buff2_reg__1_n_60,buff2_reg__1_n_61,buff2_reg__1_n_62,buff2_reg__1_n_63,buff2_reg__1_n_64,buff2_reg__1_n_65,buff2_reg__1_n_66,buff2_reg__1_n_67,buff2_reg__1_n_68,buff2_reg__1_n_69,buff2_reg__1_n_70,buff2_reg__1_n_71,buff2_reg__1_n_72,buff2_reg__1_n_73,buff2_reg__1_n_74,buff2_reg__1_n_75,buff2_reg__1_n_76,buff2_reg__1_n_77,buff2_reg__1_n_78,buff2_reg__1_n_79,buff2_reg__1_n_80,buff2_reg__1_n_81,buff2_reg__1_n_82,buff2_reg__1_n_83,buff2_reg__1_n_84,buff2_reg__1_n_85,buff2_reg__1_n_86,buff2_reg__1_n_87,buff2_reg__1_n_88,buff2_reg__1_n_89,buff2_reg__1_n_90,buff2_reg__1_n_91,buff2_reg__1_n_92,buff2_reg__1_n_93,buff2_reg__1_n_94,buff2_reg__1_n_95,buff2_reg__1_n_96,buff2_reg__1_n_97,buff2_reg__1_n_98,buff2_reg__1_n_99,buff2_reg__1_n_100,buff2_reg__1_n_101,buff2_reg__1_n_102,buff2_reg__1_n_103,buff2_reg__1_n_104,buff2_reg__1_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_buff2_reg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    buff2_reg__3
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_67,n_0_68,n_0_69,n_0_70,n_0_71,n_0_72,n_0_73,n_0_74,n_0_75,n_0_76,n_0_77,n_0_78,n_0_79,n_0_80,n_0_81,n_0_82,n_0_83}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_buff2_reg__3_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[17],in0[17],in0[17],in0[17:3]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_buff2_reg__3_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_buff2_reg__3_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_buff2_reg__3_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(grp_fu_545_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_buff2_reg__3_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_buff2_reg__3_OVERFLOW_UNCONNECTED),
        .P({buff2_reg__3_n_58,buff2_reg__3_n_59,buff2_reg__3_n_60,buff2_reg__3_n_61,buff2_reg__3_n_62,buff2_reg__3_n_63,buff2_reg__3_n_64,buff2_reg__3_n_65,buff2_reg__3_n_66,buff2_reg__3_n_67,buff2_reg__3_n_68,buff2_reg__3_n_69,buff2_reg__3_n_70,buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74,buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78,buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82,buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86,buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90,buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94,buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98,buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102,buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105}),
        .PATTERNBDETECT(NLW_buff2_reg__3_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_buff2_reg__3_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_buff2_reg__3_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_buff2_reg__3_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'hDDD4)) 
    \buff3[100]_i_2 
       (.I0(buff2_reg__1_n_58),
        .I1(buff2_reg_n_75),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_3__3 
       (.I0(buff2_reg_n_77),
        .I1(buff2_reg__1_n_60),
        .I2(buff2_reg_n_76),
        .I3(buff2_reg__1_n_59),
        .O(\buff3[100]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[100]_i_4__3 
       (.I0(buff2_reg_n_78),
        .I1(buff2_reg__1_n_61),
        .I2(buff2_reg_n_77),
        .I3(buff2_reg__1_n_60),
        .O(\buff3[100]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \buff3[100]_i_5__3 
       (.I0(buff2_reg_n_74),
        .I1(buff2_reg_n_73),
        .O(\buff3[100]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'hE0FE1F01)) 
    \buff3[100]_i_6__3 
       (.I0(buff2_reg__1_n_59),
        .I1(buff2_reg_n_76),
        .I2(buff2_reg_n_75),
        .I3(buff2_reg__1_n_58),
        .I4(buff2_reg_n_74),
        .O(\buff3[100]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_7__3 
       (.I0(buff2_reg__1_n_60),
        .I1(buff2_reg_n_77),
        .I2(buff2_reg__1_n_58),
        .I3(buff2_reg_n_75),
        .I4(buff2_reg__1_n_59),
        .I5(buff2_reg_n_76),
        .O(\buff3[100]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[100]_i_8 
       (.I0(buff2_reg__1_n_61),
        .I1(buff2_reg_n_78),
        .I2(buff2_reg__1_n_59),
        .I3(buff2_reg_n_76),
        .I4(buff2_reg__1_n_60),
        .I5(buff2_reg_n_77),
        .O(\buff3[100]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_2 
       (.I0(buff2_reg__3_n_103),
        .I1(\buff2_reg_n_0_[2] ),
        .O(\buff3[36]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_3 
       (.I0(buff2_reg__3_n_104),
        .I1(\buff2_reg_n_0_[1] ),
        .O(\buff3[36]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[36]_i_4 
       (.I0(buff2_reg__3_n_105),
        .I1(\buff2_reg_n_0_[0] ),
        .O(\buff3[36]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_2 
       (.I0(buff2_reg__3_n_99),
        .I1(\buff2_reg_n_0_[6] ),
        .O(\buff3[40]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_3 
       (.I0(buff2_reg__3_n_100),
        .I1(\buff2_reg_n_0_[5] ),
        .O(\buff3[40]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_4 
       (.I0(buff2_reg__3_n_101),
        .I1(\buff2_reg_n_0_[4] ),
        .O(\buff3[40]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[40]_i_5 
       (.I0(buff2_reg__3_n_102),
        .I1(\buff2_reg_n_0_[3] ),
        .O(\buff3[40]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_2 
       (.I0(buff2_reg__3_n_95),
        .I1(\buff2_reg_n_0_[10] ),
        .O(\buff3[44]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_3 
       (.I0(buff2_reg__3_n_96),
        .I1(\buff2_reg_n_0_[9] ),
        .O(\buff3[44]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_4 
       (.I0(buff2_reg__3_n_97),
        .I1(\buff2_reg_n_0_[8] ),
        .O(\buff3[44]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[44]_i_5 
       (.I0(buff2_reg__3_n_98),
        .I1(\buff2_reg_n_0_[7] ),
        .O(\buff3[44]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_2 
       (.I0(buff2_reg__3_n_91),
        .I1(\buff2_reg_n_0_[14] ),
        .O(\buff3[48]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_3 
       (.I0(buff2_reg__3_n_92),
        .I1(\buff2_reg_n_0_[13] ),
        .O(\buff3[48]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_4 
       (.I0(buff2_reg__3_n_93),
        .I1(\buff2_reg_n_0_[12] ),
        .O(\buff3[48]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[48]_i_5 
       (.I0(buff2_reg__3_n_94),
        .I1(\buff2_reg_n_0_[11] ),
        .O(\buff3[48]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_2 
       (.I0(buff2_reg__3_n_87),
        .I1(buff2_reg__1_n_104),
        .O(\buff3[52]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_3 
       (.I0(buff2_reg__3_n_88),
        .I1(buff2_reg__1_n_105),
        .O(\buff3[52]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_4 
       (.I0(buff2_reg__3_n_89),
        .I1(\buff2_reg_n_0_[16] ),
        .O(\buff3[52]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[52]_i_5 
       (.I0(buff2_reg__3_n_90),
        .I1(\buff2_reg_n_0_[15] ),
        .O(\buff3[52]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_2 
       (.I0(buff2_reg__3_n_83),
        .I1(buff2_reg__1_n_100),
        .O(\buff3[56]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_3 
       (.I0(buff2_reg__3_n_84),
        .I1(buff2_reg__1_n_101),
        .O(\buff3[56]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_4 
       (.I0(buff2_reg__3_n_85),
        .I1(buff2_reg__1_n_102),
        .O(\buff3[56]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[56]_i_5 
       (.I0(buff2_reg__3_n_86),
        .I1(buff2_reg__1_n_103),
        .O(\buff3[56]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_2 
       (.I0(buff2_reg__3_n_79),
        .I1(buff2_reg__1_n_96),
        .O(\buff3[60]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_3 
       (.I0(buff2_reg__3_n_80),
        .I1(buff2_reg__1_n_97),
        .O(\buff3[60]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_4 
       (.I0(buff2_reg__3_n_81),
        .I1(buff2_reg__1_n_98),
        .O(\buff3[60]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[60]_i_5 
       (.I0(buff2_reg__3_n_82),
        .I1(buff2_reg__1_n_99),
        .O(\buff3[60]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_2 
       (.I0(buff2_reg__3_n_75),
        .I1(buff2_reg__1_n_92),
        .O(\buff3[64]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_3 
       (.I0(buff2_reg__3_n_76),
        .I1(buff2_reg__1_n_93),
        .O(\buff3[64]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_4 
       (.I0(buff2_reg__3_n_77),
        .I1(buff2_reg__1_n_94),
        .O(\buff3[64]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[64]_i_5 
       (.I0(buff2_reg__3_n_78),
        .I1(buff2_reg__1_n_95),
        .O(\buff3[64]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[68]_i_2 
       (.I0(buff2_reg_n_105),
        .I1(buff2_reg__1_n_88),
        .I2(buff2_reg__3_n_71),
        .O(\buff3[68]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_3 
       (.I0(buff2_reg__3_n_72),
        .I1(buff2_reg__1_n_89),
        .O(\buff3[68]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_4 
       (.I0(buff2_reg__3_n_73),
        .I1(buff2_reg__1_n_90),
        .O(\buff3[68]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \buff3[68]_i_5 
       (.I0(buff2_reg__3_n_74),
        .I1(buff2_reg__1_n_91),
        .O(\buff3[68]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_2 
       (.I0(buff2_reg_n_102),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg__3_n_68),
        .O(\buff3[72]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_3 
       (.I0(buff2_reg_n_103),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg__3_n_69),
        .O(\buff3[72]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[72]_i_4 
       (.I0(buff2_reg_n_104),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg__3_n_70),
        .O(\buff3[72]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[72]_i_5 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__1_n_87),
        .O(\buff3[72]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_6 
       (.I0(buff2_reg__3_n_68),
        .I1(buff2_reg__1_n_85),
        .I2(buff2_reg_n_102),
        .I3(buff2_reg__1_n_84),
        .I4(buff2_reg_n_101),
        .I5(buff2_reg__3_n_67),
        .O(\buff3[72]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_7 
       (.I0(buff2_reg__3_n_69),
        .I1(buff2_reg__1_n_86),
        .I2(buff2_reg_n_103),
        .I3(buff2_reg__1_n_85),
        .I4(buff2_reg_n_102),
        .I5(buff2_reg__3_n_68),
        .O(\buff3[72]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[72]_i_8 
       (.I0(buff2_reg__3_n_70),
        .I1(buff2_reg__1_n_87),
        .I2(buff2_reg_n_104),
        .I3(buff2_reg__1_n_86),
        .I4(buff2_reg_n_103),
        .I5(buff2_reg__3_n_69),
        .O(\buff3[72]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h69969696)) 
    \buff3[72]_i_9 
       (.I0(buff2_reg__1_n_87),
        .I1(buff2_reg_n_104),
        .I2(buff2_reg__3_n_70),
        .I3(buff2_reg__1_n_88),
        .I4(buff2_reg_n_105),
        .O(\buff3[72]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_2 
       (.I0(buff2_reg_n_98),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg__3_n_64),
        .O(\buff3[76]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_3 
       (.I0(buff2_reg_n_99),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg__3_n_65),
        .O(\buff3[76]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_4 
       (.I0(buff2_reg_n_100),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg__3_n_66),
        .O(\buff3[76]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[76]_i_5 
       (.I0(buff2_reg_n_101),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg__3_n_67),
        .O(\buff3[76]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_6 
       (.I0(buff2_reg__3_n_64),
        .I1(buff2_reg__1_n_81),
        .I2(buff2_reg_n_98),
        .I3(buff2_reg__1_n_80),
        .I4(buff2_reg_n_97),
        .I5(buff2_reg__3_n_63),
        .O(\buff3[76]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_7 
       (.I0(buff2_reg__3_n_65),
        .I1(buff2_reg__1_n_82),
        .I2(buff2_reg_n_99),
        .I3(buff2_reg__1_n_81),
        .I4(buff2_reg_n_98),
        .I5(buff2_reg__3_n_64),
        .O(\buff3[76]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_8 
       (.I0(buff2_reg__3_n_66),
        .I1(buff2_reg__1_n_83),
        .I2(buff2_reg_n_100),
        .I3(buff2_reg__1_n_82),
        .I4(buff2_reg_n_99),
        .I5(buff2_reg__3_n_65),
        .O(\buff3[76]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[76]_i_9 
       (.I0(buff2_reg__3_n_67),
        .I1(buff2_reg__1_n_84),
        .I2(buff2_reg_n_101),
        .I3(buff2_reg__1_n_83),
        .I4(buff2_reg_n_100),
        .I5(buff2_reg__3_n_66),
        .O(\buff3[76]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_2 
       (.I0(buff2_reg_n_94),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg__3_n_60),
        .O(\buff3[80]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_3 
       (.I0(buff2_reg_n_95),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg__3_n_61),
        .O(\buff3[80]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_4 
       (.I0(buff2_reg_n_96),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg__3_n_62),
        .O(\buff3[80]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \buff3[80]_i_5 
       (.I0(buff2_reg_n_97),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg__3_n_63),
        .O(\buff3[80]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_6 
       (.I0(buff2_reg__3_n_60),
        .I1(buff2_reg__1_n_77),
        .I2(buff2_reg_n_94),
        .I3(buff2_reg__1_n_76),
        .I4(buff2_reg_n_93),
        .I5(buff2_reg__3_n_59),
        .O(\buff3[80]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_7 
       (.I0(buff2_reg__3_n_61),
        .I1(buff2_reg__1_n_78),
        .I2(buff2_reg_n_95),
        .I3(buff2_reg__1_n_77),
        .I4(buff2_reg_n_94),
        .I5(buff2_reg__3_n_60),
        .O(\buff3[80]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_8 
       (.I0(buff2_reg__3_n_62),
        .I1(buff2_reg__1_n_79),
        .I2(buff2_reg_n_96),
        .I3(buff2_reg__1_n_78),
        .I4(buff2_reg_n_95),
        .I5(buff2_reg__3_n_61),
        .O(\buff3[80]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \buff3[80]_i_9 
       (.I0(buff2_reg__3_n_63),
        .I1(buff2_reg__1_n_80),
        .I2(buff2_reg_n_97),
        .I3(buff2_reg__1_n_79),
        .I4(buff2_reg_n_96),
        .I5(buff2_reg__3_n_62),
        .O(\buff3[80]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_2__3 
       (.I0(buff2_reg_n_91),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_90),
        .I3(buff2_reg__1_n_73),
        .O(\buff3[84]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[84]_i_3__3 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_74),
        .O(\buff3[84]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \buff3[84]_i_4 
       (.I0(buff2_reg_n_92),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg__3_n_58),
        .O(\buff3[84]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \buff3[84]_i_5 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .O(\buff3[84]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_6 
       (.I0(buff2_reg__1_n_74),
        .I1(buff2_reg_n_91),
        .I2(buff2_reg__1_n_72),
        .I3(buff2_reg_n_89),
        .I4(buff2_reg__1_n_73),
        .I5(buff2_reg_n_90),
        .O(\buff3[84]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[84]_i_7 
       (.I0(buff2_reg__1_n_75),
        .I1(buff2_reg_n_92),
        .I2(buff2_reg__1_n_73),
        .I3(buff2_reg_n_90),
        .I4(buff2_reg__1_n_74),
        .I5(buff2_reg_n_91),
        .O(\buff3[84]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h693C3C96)) 
    \buff3[84]_i_8 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_74),
        .I2(buff2_reg_n_91),
        .I3(buff2_reg__1_n_75),
        .I4(buff2_reg_n_92),
        .O(\buff3[84]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \buff3[84]_i_9__3 
       (.I0(buff2_reg__3_n_58),
        .I1(buff2_reg__1_n_75),
        .I2(buff2_reg_n_92),
        .I3(buff2_reg__3_n_59),
        .I4(buff2_reg__1_n_76),
        .I5(buff2_reg_n_93),
        .O(\buff3[84]_i_9__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_2__3 
       (.I0(buff2_reg_n_87),
        .I1(buff2_reg__1_n_70),
        .I2(buff2_reg_n_86),
        .I3(buff2_reg__1_n_69),
        .O(\buff3[88]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_3__3 
       (.I0(buff2_reg_n_88),
        .I1(buff2_reg__1_n_71),
        .I2(buff2_reg_n_87),
        .I3(buff2_reg__1_n_70),
        .O(\buff3[88]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_4__3 
       (.I0(buff2_reg_n_89),
        .I1(buff2_reg__1_n_72),
        .I2(buff2_reg_n_88),
        .I3(buff2_reg__1_n_71),
        .O(\buff3[88]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[88]_i_5__3 
       (.I0(buff2_reg_n_90),
        .I1(buff2_reg__1_n_73),
        .I2(buff2_reg_n_89),
        .I3(buff2_reg__1_n_72),
        .O(\buff3[88]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_6 
       (.I0(buff2_reg__1_n_70),
        .I1(buff2_reg_n_87),
        .I2(buff2_reg__1_n_68),
        .I3(buff2_reg_n_85),
        .I4(buff2_reg__1_n_69),
        .I5(buff2_reg_n_86),
        .O(\buff3[88]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_7 
       (.I0(buff2_reg__1_n_71),
        .I1(buff2_reg_n_88),
        .I2(buff2_reg__1_n_69),
        .I3(buff2_reg_n_86),
        .I4(buff2_reg__1_n_70),
        .I5(buff2_reg_n_87),
        .O(\buff3[88]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_8 
       (.I0(buff2_reg__1_n_72),
        .I1(buff2_reg_n_89),
        .I2(buff2_reg__1_n_70),
        .I3(buff2_reg_n_87),
        .I4(buff2_reg__1_n_71),
        .I5(buff2_reg_n_88),
        .O(\buff3[88]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[88]_i_9 
       (.I0(buff2_reg__1_n_73),
        .I1(buff2_reg_n_90),
        .I2(buff2_reg__1_n_71),
        .I3(buff2_reg_n_88),
        .I4(buff2_reg__1_n_72),
        .I5(buff2_reg_n_89),
        .O(\buff3[88]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_2__3 
       (.I0(buff2_reg_n_83),
        .I1(buff2_reg__1_n_66),
        .I2(buff2_reg_n_82),
        .I3(buff2_reg__1_n_65),
        .O(\buff3[92]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_3__3 
       (.I0(buff2_reg_n_84),
        .I1(buff2_reg__1_n_67),
        .I2(buff2_reg_n_83),
        .I3(buff2_reg__1_n_66),
        .O(\buff3[92]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_4__3 
       (.I0(buff2_reg_n_85),
        .I1(buff2_reg__1_n_68),
        .I2(buff2_reg_n_84),
        .I3(buff2_reg__1_n_67),
        .O(\buff3[92]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[92]_i_5__3 
       (.I0(buff2_reg_n_86),
        .I1(buff2_reg__1_n_69),
        .I2(buff2_reg_n_85),
        .I3(buff2_reg__1_n_68),
        .O(\buff3[92]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_6 
       (.I0(buff2_reg__1_n_66),
        .I1(buff2_reg_n_83),
        .I2(buff2_reg__1_n_64),
        .I3(buff2_reg_n_81),
        .I4(buff2_reg__1_n_65),
        .I5(buff2_reg_n_82),
        .O(\buff3[92]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_7 
       (.I0(buff2_reg__1_n_67),
        .I1(buff2_reg_n_84),
        .I2(buff2_reg__1_n_65),
        .I3(buff2_reg_n_82),
        .I4(buff2_reg__1_n_66),
        .I5(buff2_reg_n_83),
        .O(\buff3[92]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_8 
       (.I0(buff2_reg__1_n_68),
        .I1(buff2_reg_n_85),
        .I2(buff2_reg__1_n_66),
        .I3(buff2_reg_n_83),
        .I4(buff2_reg__1_n_67),
        .I5(buff2_reg_n_84),
        .O(\buff3[92]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[92]_i_9 
       (.I0(buff2_reg__1_n_69),
        .I1(buff2_reg_n_86),
        .I2(buff2_reg__1_n_67),
        .I3(buff2_reg_n_84),
        .I4(buff2_reg__1_n_68),
        .I5(buff2_reg_n_85),
        .O(\buff3[92]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_2__3 
       (.I0(buff2_reg_n_79),
        .I1(buff2_reg__1_n_62),
        .I2(buff2_reg_n_78),
        .I3(buff2_reg__1_n_61),
        .O(\buff3[96]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_3__3 
       (.I0(buff2_reg_n_80),
        .I1(buff2_reg__1_n_63),
        .I2(buff2_reg_n_79),
        .I3(buff2_reg__1_n_62),
        .O(\buff3[96]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_4__3 
       (.I0(buff2_reg_n_81),
        .I1(buff2_reg__1_n_64),
        .I2(buff2_reg_n_80),
        .I3(buff2_reg__1_n_63),
        .O(\buff3[96]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'hE00E)) 
    \buff3[96]_i_5__3 
       (.I0(buff2_reg_n_82),
        .I1(buff2_reg__1_n_65),
        .I2(buff2_reg_n_81),
        .I3(buff2_reg__1_n_64),
        .O(\buff3[96]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_6 
       (.I0(buff2_reg__1_n_62),
        .I1(buff2_reg_n_79),
        .I2(buff2_reg__1_n_60),
        .I3(buff2_reg_n_77),
        .I4(buff2_reg__1_n_61),
        .I5(buff2_reg_n_78),
        .O(\buff3[96]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_7 
       (.I0(buff2_reg__1_n_63),
        .I1(buff2_reg_n_80),
        .I2(buff2_reg__1_n_61),
        .I3(buff2_reg_n_78),
        .I4(buff2_reg__1_n_62),
        .I5(buff2_reg_n_79),
        .O(\buff3[96]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_8 
       (.I0(buff2_reg__1_n_64),
        .I1(buff2_reg_n_81),
        .I2(buff2_reg__1_n_62),
        .I3(buff2_reg_n_79),
        .I4(buff2_reg__1_n_63),
        .I5(buff2_reg_n_80),
        .O(\buff3[96]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE11E0FF00FF01EE1)) 
    \buff3[96]_i_9 
       (.I0(buff2_reg__1_n_65),
        .I1(buff2_reg_n_82),
        .I2(buff2_reg__1_n_63),
        .I3(buff2_reg_n_80),
        .I4(buff2_reg__1_n_64),
        .I5(buff2_reg_n_81),
        .O(\buff3[96]_i_9_n_0 ));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[0]_srl2 " *) 
  SRL16E \buff3_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[0]__0_n_0 ),
        .Q(buff3[0]));
  FDRE \buff3_reg[100] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [100]),
        .Q(buff3[100]),
        .R(1'b0));
  CARRY4 \buff3_reg[100]_i_1 
       (.CI(\buff3_reg[96]_i_1_n_0 ),
        .CO({\NLW_buff3_reg[100]_i_1_CO_UNCONNECTED [3],\buff3_reg[100]_i_1_n_1 ,\buff3_reg[100]_i_1_n_2 ,\buff3_reg[100]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\buff3[100]_i_2_n_0 ,\buff3[100]_i_3__3_n_0 ,\buff3[100]_i_4__3_n_0 }),
        .O(\^buff2_reg [100:97]),
        .S({\buff3[100]_i_5__3_n_0 ,\buff3[100]_i_6__3_n_0 ,\buff3[100]_i_7__3_n_0 ,\buff3[100]_i_8_n_0 }));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[10]_srl2 " *) 
  SRL16E \buff3_reg[10]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[10]__0_n_0 ),
        .Q(buff3[10]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[11]_srl2 " *) 
  SRL16E \buff3_reg[11]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[11]__0_n_0 ),
        .Q(buff3[11]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[12]_srl2 " *) 
  SRL16E \buff3_reg[12]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[12]__0_n_0 ),
        .Q(buff3[12]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[13]_srl2 " *) 
  SRL16E \buff3_reg[13]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[13]__0_n_0 ),
        .Q(buff3[13]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[14]_srl2 " *) 
  SRL16E \buff3_reg[14]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[14]__0_n_0 ),
        .Q(buff3[14]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[15]_srl2 " *) 
  SRL16E \buff3_reg[15]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[15]__0_n_0 ),
        .Q(buff3[15]));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[16]_srl2 " *) 
  SRL16E \buff3_reg[16]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[16]__0_n_0 ),
        .Q(buff3[16]));
  FDRE \buff3_reg[17] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[0]__1_n_0 ),
        .Q(buff3[17]),
        .R(1'b0));
  FDRE \buff3_reg[18] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[1]__1_n_0 ),
        .Q(buff3[18]),
        .R(1'b0));
  FDRE \buff3_reg[19] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[2]__1_n_0 ),
        .Q(buff3[19]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[1]_srl2 " *) 
  SRL16E \buff3_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[1]__0_n_0 ),
        .Q(buff3[1]));
  FDRE \buff3_reg[20] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[3]__1_n_0 ),
        .Q(buff3[20]),
        .R(1'b0));
  FDRE \buff3_reg[21] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[4]__1_n_0 ),
        .Q(buff3[21]),
        .R(1'b0));
  FDRE \buff3_reg[22] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[5]__1_n_0 ),
        .Q(buff3[22]),
        .R(1'b0));
  FDRE \buff3_reg[23] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[6]__1_n_0 ),
        .Q(buff3[23]),
        .R(1'b0));
  FDRE \buff3_reg[24] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[7]__1_n_0 ),
        .Q(buff3[24]),
        .R(1'b0));
  FDRE \buff3_reg[25] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[8]__1_n_0 ),
        .Q(buff3[25]),
        .R(1'b0));
  FDRE \buff3_reg[26] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[9]__1_n_0 ),
        .Q(buff3[26]),
        .R(1'b0));
  FDRE \buff3_reg[27] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[10]__1_n_0 ),
        .Q(buff3[27]),
        .R(1'b0));
  FDRE \buff3_reg[28] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[11]__1_n_0 ),
        .Q(buff3[28]),
        .R(1'b0));
  FDRE \buff3_reg[29] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[12]__1_n_0 ),
        .Q(buff3[29]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[2]_srl2 " *) 
  SRL16E \buff3_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[2]__0_n_0 ),
        .Q(buff3[2]));
  FDRE \buff3_reg[30] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[13]__1_n_0 ),
        .Q(buff3[30]),
        .R(1'b0));
  FDRE \buff3_reg[31] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[14]__1_n_0 ),
        .Q(buff3[31]),
        .R(1'b0));
  FDRE \buff3_reg[32] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\buff2_reg[15]__1_n_0 ),
        .Q(buff3[32]),
        .R(1'b0));
  FDRE \buff3_reg[33] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [33]),
        .Q(buff3[33]),
        .R(1'b0));
  FDRE \buff3_reg[34] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [34]),
        .Q(buff3[34]),
        .R(1'b0));
  FDRE \buff3_reg[35] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [35]),
        .Q(buff3[35]),
        .R(1'b0));
  FDRE \buff3_reg[36] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [36]),
        .Q(buff3[36]),
        .R(1'b0));
  CARRY4 \buff3_reg[36]_i_1 
       (.CI(1'b0),
        .CO({\buff3_reg[36]_i_1_n_0 ,\buff3_reg[36]_i_1_n_1 ,\buff3_reg[36]_i_1_n_2 ,\buff3_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_103,buff2_reg__3_n_104,buff2_reg__3_n_105,1'b0}),
        .O(\^buff2_reg [36:33]),
        .S({\buff3[36]_i_2_n_0 ,\buff3[36]_i_3_n_0 ,\buff3[36]_i_4_n_0 ,\buff2_reg[16]__1_n_0 }));
  FDRE \buff3_reg[37] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [37]),
        .Q(buff3[37]),
        .R(1'b0));
  FDRE \buff3_reg[38] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [38]),
        .Q(buff3[38]),
        .R(1'b0));
  FDRE \buff3_reg[39] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [39]),
        .Q(buff3[39]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[3]_srl2 " *) 
  SRL16E \buff3_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[3]__0_n_0 ),
        .Q(buff3[3]));
  FDRE \buff3_reg[40] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [40]),
        .Q(buff3[40]),
        .R(1'b0));
  CARRY4 \buff3_reg[40]_i_1 
       (.CI(\buff3_reg[36]_i_1_n_0 ),
        .CO({\buff3_reg[40]_i_1_n_0 ,\buff3_reg[40]_i_1_n_1 ,\buff3_reg[40]_i_1_n_2 ,\buff3_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_99,buff2_reg__3_n_100,buff2_reg__3_n_101,buff2_reg__3_n_102}),
        .O(\^buff2_reg [40:37]),
        .S({\buff3[40]_i_2_n_0 ,\buff3[40]_i_3_n_0 ,\buff3[40]_i_4_n_0 ,\buff3[40]_i_5_n_0 }));
  FDRE \buff3_reg[41] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [41]),
        .Q(buff3[41]),
        .R(1'b0));
  FDRE \buff3_reg[42] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [42]),
        .Q(buff3[42]),
        .R(1'b0));
  FDRE \buff3_reg[43] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [43]),
        .Q(buff3[43]),
        .R(1'b0));
  FDRE \buff3_reg[44] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [44]),
        .Q(buff3[44]),
        .R(1'b0));
  CARRY4 \buff3_reg[44]_i_1 
       (.CI(\buff3_reg[40]_i_1_n_0 ),
        .CO({\buff3_reg[44]_i_1_n_0 ,\buff3_reg[44]_i_1_n_1 ,\buff3_reg[44]_i_1_n_2 ,\buff3_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_95,buff2_reg__3_n_96,buff2_reg__3_n_97,buff2_reg__3_n_98}),
        .O(\^buff2_reg [44:41]),
        .S({\buff3[44]_i_2_n_0 ,\buff3[44]_i_3_n_0 ,\buff3[44]_i_4_n_0 ,\buff3[44]_i_5_n_0 }));
  FDRE \buff3_reg[45] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [45]),
        .Q(buff3[45]),
        .R(1'b0));
  FDRE \buff3_reg[46] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [46]),
        .Q(buff3[46]),
        .R(1'b0));
  FDRE \buff3_reg[47] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [47]),
        .Q(buff3[47]),
        .R(1'b0));
  FDRE \buff3_reg[48] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [48]),
        .Q(buff3[48]),
        .R(1'b0));
  CARRY4 \buff3_reg[48]_i_1 
       (.CI(\buff3_reg[44]_i_1_n_0 ),
        .CO({\buff3_reg[48]_i_1_n_0 ,\buff3_reg[48]_i_1_n_1 ,\buff3_reg[48]_i_1_n_2 ,\buff3_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_91,buff2_reg__3_n_92,buff2_reg__3_n_93,buff2_reg__3_n_94}),
        .O(\^buff2_reg [48:45]),
        .S({\buff3[48]_i_2_n_0 ,\buff3[48]_i_3_n_0 ,\buff3[48]_i_4_n_0 ,\buff3[48]_i_5_n_0 }));
  FDRE \buff3_reg[49] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [49]),
        .Q(buff3[49]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[4]_srl2 " *) 
  SRL16E \buff3_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[4]__0_n_0 ),
        .Q(buff3[4]));
  FDRE \buff3_reg[50] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [50]),
        .Q(buff3[50]),
        .R(1'b0));
  FDRE \buff3_reg[51] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [51]),
        .Q(buff3[51]),
        .R(1'b0));
  FDRE \buff3_reg[52] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [52]),
        .Q(buff3[52]),
        .R(1'b0));
  CARRY4 \buff3_reg[52]_i_1 
       (.CI(\buff3_reg[48]_i_1_n_0 ),
        .CO({\buff3_reg[52]_i_1_n_0 ,\buff3_reg[52]_i_1_n_1 ,\buff3_reg[52]_i_1_n_2 ,\buff3_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_87,buff2_reg__3_n_88,buff2_reg__3_n_89,buff2_reg__3_n_90}),
        .O(\^buff2_reg [52:49]),
        .S({\buff3[52]_i_2_n_0 ,\buff3[52]_i_3_n_0 ,\buff3[52]_i_4_n_0 ,\buff3[52]_i_5_n_0 }));
  FDRE \buff3_reg[53] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [53]),
        .Q(buff3[53]),
        .R(1'b0));
  FDRE \buff3_reg[54] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [54]),
        .Q(buff3[54]),
        .R(1'b0));
  FDRE \buff3_reg[55] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [55]),
        .Q(buff3[55]),
        .R(1'b0));
  FDRE \buff3_reg[56] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [56]),
        .Q(buff3[56]),
        .R(1'b0));
  CARRY4 \buff3_reg[56]_i_1 
       (.CI(\buff3_reg[52]_i_1_n_0 ),
        .CO({\buff3_reg[56]_i_1_n_0 ,\buff3_reg[56]_i_1_n_1 ,\buff3_reg[56]_i_1_n_2 ,\buff3_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_83,buff2_reg__3_n_84,buff2_reg__3_n_85,buff2_reg__3_n_86}),
        .O(\^buff2_reg [56:53]),
        .S({\buff3[56]_i_2_n_0 ,\buff3[56]_i_3_n_0 ,\buff3[56]_i_4_n_0 ,\buff3[56]_i_5_n_0 }));
  FDRE \buff3_reg[57] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [57]),
        .Q(buff3[57]),
        .R(1'b0));
  FDRE \buff3_reg[58] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [58]),
        .Q(buff3[58]),
        .R(1'b0));
  FDRE \buff3_reg[59] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [59]),
        .Q(buff3[59]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[5]_srl2 " *) 
  SRL16E \buff3_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[5]__0_n_0 ),
        .Q(buff3[5]));
  FDRE \buff3_reg[60] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [60]),
        .Q(buff3[60]),
        .R(1'b0));
  CARRY4 \buff3_reg[60]_i_1 
       (.CI(\buff3_reg[56]_i_1_n_0 ),
        .CO({\buff3_reg[60]_i_1_n_0 ,\buff3_reg[60]_i_1_n_1 ,\buff3_reg[60]_i_1_n_2 ,\buff3_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_79,buff2_reg__3_n_80,buff2_reg__3_n_81,buff2_reg__3_n_82}),
        .O(\^buff2_reg [60:57]),
        .S({\buff3[60]_i_2_n_0 ,\buff3[60]_i_3_n_0 ,\buff3[60]_i_4_n_0 ,\buff3[60]_i_5_n_0 }));
  FDRE \buff3_reg[61] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [61]),
        .Q(buff3[61]),
        .R(1'b0));
  FDRE \buff3_reg[62] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [62]),
        .Q(buff3[62]),
        .R(1'b0));
  FDRE \buff3_reg[63] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [63]),
        .Q(buff3[63]),
        .R(1'b0));
  FDRE \buff3_reg[64] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [64]),
        .Q(buff3[64]),
        .R(1'b0));
  CARRY4 \buff3_reg[64]_i_1 
       (.CI(\buff3_reg[60]_i_1_n_0 ),
        .CO({\buff3_reg[64]_i_1_n_0 ,\buff3_reg[64]_i_1_n_1 ,\buff3_reg[64]_i_1_n_2 ,\buff3_reg[64]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_75,buff2_reg__3_n_76,buff2_reg__3_n_77,buff2_reg__3_n_78}),
        .O(\^buff2_reg [64:61]),
        .S({\buff3[64]_i_2_n_0 ,\buff3[64]_i_3_n_0 ,\buff3[64]_i_4_n_0 ,\buff3[64]_i_5_n_0 }));
  FDRE \buff3_reg[65] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [65]),
        .Q(buff3[65]),
        .R(1'b0));
  FDRE \buff3_reg[66] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [66]),
        .Q(buff3[66]),
        .R(1'b0));
  FDRE \buff3_reg[67] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [67]),
        .Q(buff3[67]),
        .R(1'b0));
  FDRE \buff3_reg[68] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [68]),
        .Q(buff3[68]),
        .R(1'b0));
  CARRY4 \buff3_reg[68]_i_1 
       (.CI(\buff3_reg[64]_i_1_n_0 ),
        .CO({\buff3_reg[68]_i_1_n_0 ,\buff3_reg[68]_i_1_n_1 ,\buff3_reg[68]_i_1_n_2 ,\buff3_reg[68]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({buff2_reg__3_n_71,buff2_reg__3_n_72,buff2_reg__3_n_73,buff2_reg__3_n_74}),
        .O(\^buff2_reg [68:65]),
        .S({\buff3[68]_i_2_n_0 ,\buff3[68]_i_3_n_0 ,\buff3[68]_i_4_n_0 ,\buff3[68]_i_5_n_0 }));
  FDRE \buff3_reg[69] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [69]),
        .Q(buff3[69]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[6]_srl2 " *) 
  SRL16E \buff3_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[6]__0_n_0 ),
        .Q(buff3[6]));
  FDRE \buff3_reg[70] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [70]),
        .Q(buff3[70]),
        .R(1'b0));
  FDRE \buff3_reg[71] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [71]),
        .Q(buff3[71]),
        .R(1'b0));
  FDRE \buff3_reg[72] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [72]),
        .Q(buff3[72]),
        .R(1'b0));
  CARRY4 \buff3_reg[72]_i_1 
       (.CI(\buff3_reg[68]_i_1_n_0 ),
        .CO({\buff3_reg[72]_i_1_n_0 ,\buff3_reg[72]_i_1_n_1 ,\buff3_reg[72]_i_1_n_2 ,\buff3_reg[72]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[72]_i_2_n_0 ,\buff3[72]_i_3_n_0 ,\buff3[72]_i_4_n_0 ,\buff3[72]_i_5_n_0 }),
        .O(\^buff2_reg [72:69]),
        .S({\buff3[72]_i_6_n_0 ,\buff3[72]_i_7_n_0 ,\buff3[72]_i_8_n_0 ,\buff3[72]_i_9_n_0 }));
  FDRE \buff3_reg[73] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [73]),
        .Q(buff3[73]),
        .R(1'b0));
  FDRE \buff3_reg[74] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [74]),
        .Q(buff3[74]),
        .R(1'b0));
  FDRE \buff3_reg[75] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [75]),
        .Q(buff3[75]),
        .R(1'b0));
  FDRE \buff3_reg[76] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [76]),
        .Q(buff3[76]),
        .R(1'b0));
  CARRY4 \buff3_reg[76]_i_1 
       (.CI(\buff3_reg[72]_i_1_n_0 ),
        .CO({\buff3_reg[76]_i_1_n_0 ,\buff3_reg[76]_i_1_n_1 ,\buff3_reg[76]_i_1_n_2 ,\buff3_reg[76]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[76]_i_2_n_0 ,\buff3[76]_i_3_n_0 ,\buff3[76]_i_4_n_0 ,\buff3[76]_i_5_n_0 }),
        .O(\^buff2_reg [76:73]),
        .S({\buff3[76]_i_6_n_0 ,\buff3[76]_i_7_n_0 ,\buff3[76]_i_8_n_0 ,\buff3[76]_i_9_n_0 }));
  FDRE \buff3_reg[77] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [77]),
        .Q(buff3[77]),
        .R(1'b0));
  FDRE \buff3_reg[78] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [78]),
        .Q(buff3[78]),
        .R(1'b0));
  FDRE \buff3_reg[79] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [79]),
        .Q(buff3[79]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[7]_srl2 " *) 
  SRL16E \buff3_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[7]__0_n_0 ),
        .Q(buff3[7]));
  FDRE \buff3_reg[80] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [80]),
        .Q(buff3[80]),
        .R(1'b0));
  CARRY4 \buff3_reg[80]_i_1 
       (.CI(\buff3_reg[76]_i_1_n_0 ),
        .CO({\buff3_reg[80]_i_1_n_0 ,\buff3_reg[80]_i_1_n_1 ,\buff3_reg[80]_i_1_n_2 ,\buff3_reg[80]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[80]_i_2_n_0 ,\buff3[80]_i_3_n_0 ,\buff3[80]_i_4_n_0 ,\buff3[80]_i_5_n_0 }),
        .O(\^buff2_reg [80:77]),
        .S({\buff3[80]_i_6_n_0 ,\buff3[80]_i_7_n_0 ,\buff3[80]_i_8_n_0 ,\buff3[80]_i_9_n_0 }));
  FDRE \buff3_reg[81] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [81]),
        .Q(buff3[81]),
        .R(1'b0));
  FDRE \buff3_reg[82] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [82]),
        .Q(buff3[82]),
        .R(1'b0));
  FDRE \buff3_reg[83] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [83]),
        .Q(buff3[83]),
        .R(1'b0));
  FDRE \buff3_reg[84] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [84]),
        .Q(buff3[84]),
        .R(1'b0));
  CARRY4 \buff3_reg[84]_i_1 
       (.CI(\buff3_reg[80]_i_1_n_0 ),
        .CO({\buff3_reg[84]_i_1_n_0 ,\buff3_reg[84]_i_1_n_1 ,\buff3_reg[84]_i_1_n_2 ,\buff3_reg[84]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[84]_i_2__3_n_0 ,\buff3[84]_i_3__3_n_0 ,\buff3[84]_i_4_n_0 ,\buff3[84]_i_5_n_0 }),
        .O(\^buff2_reg [84:81]),
        .S({\buff3[84]_i_6_n_0 ,\buff3[84]_i_7_n_0 ,\buff3[84]_i_8_n_0 ,\buff3[84]_i_9__3_n_0 }));
  FDRE \buff3_reg[85] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [85]),
        .Q(buff3[85]),
        .R(1'b0));
  FDRE \buff3_reg[86] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [86]),
        .Q(buff3[86]),
        .R(1'b0));
  FDRE \buff3_reg[87] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [87]),
        .Q(buff3[87]),
        .R(1'b0));
  FDRE \buff3_reg[88] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [88]),
        .Q(buff3[88]),
        .R(1'b0));
  CARRY4 \buff3_reg[88]_i_1 
       (.CI(\buff3_reg[84]_i_1_n_0 ),
        .CO({\buff3_reg[88]_i_1_n_0 ,\buff3_reg[88]_i_1_n_1 ,\buff3_reg[88]_i_1_n_2 ,\buff3_reg[88]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[88]_i_2__3_n_0 ,\buff3[88]_i_3__3_n_0 ,\buff3[88]_i_4__3_n_0 ,\buff3[88]_i_5__3_n_0 }),
        .O(\^buff2_reg [88:85]),
        .S({\buff3[88]_i_6_n_0 ,\buff3[88]_i_7_n_0 ,\buff3[88]_i_8_n_0 ,\buff3[88]_i_9_n_0 }));
  FDRE \buff3_reg[89] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [89]),
        .Q(buff3[89]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[8]_srl2 " *) 
  SRL16E \buff3_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[8]__0_n_0 ),
        .Q(buff3[8]));
  FDRE \buff3_reg[90] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [90]),
        .Q(buff3[90]),
        .R(1'b0));
  FDRE \buff3_reg[91] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [91]),
        .Q(buff3[91]),
        .R(1'b0));
  FDRE \buff3_reg[92] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [92]),
        .Q(buff3[92]),
        .R(1'b0));
  CARRY4 \buff3_reg[92]_i_1 
       (.CI(\buff3_reg[88]_i_1_n_0 ),
        .CO({\buff3_reg[92]_i_1_n_0 ,\buff3_reg[92]_i_1_n_1 ,\buff3_reg[92]_i_1_n_2 ,\buff3_reg[92]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[92]_i_2__3_n_0 ,\buff3[92]_i_3__3_n_0 ,\buff3[92]_i_4__3_n_0 ,\buff3[92]_i_5__3_n_0 }),
        .O(\^buff2_reg [92:89]),
        .S({\buff3[92]_i_6_n_0 ,\buff3[92]_i_7_n_0 ,\buff3[92]_i_8_n_0 ,\buff3[92]_i_9_n_0 }));
  FDRE \buff3_reg[93] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [93]),
        .Q(buff3[93]),
        .R(1'b0));
  FDRE \buff3_reg[94] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [94]),
        .Q(buff3[94]),
        .R(1'b0));
  FDRE \buff3_reg[95] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [95]),
        .Q(buff3[95]),
        .R(1'b0));
  FDRE \buff3_reg[96] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [96]),
        .Q(buff3[96]),
        .R(1'b0));
  CARRY4 \buff3_reg[96]_i_1 
       (.CI(\buff3_reg[92]_i_1_n_0 ),
        .CO({\buff3_reg[96]_i_1_n_0 ,\buff3_reg[96]_i_1_n_1 ,\buff3_reg[96]_i_1_n_2 ,\buff3_reg[96]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\buff3[96]_i_2__3_n_0 ,\buff3[96]_i_3__3_n_0 ,\buff3[96]_i_4__3_n_0 ,\buff3[96]_i_5__3_n_0 }),
        .O(\^buff2_reg [96:93]),
        .S({\buff3[96]_i_6_n_0 ,\buff3[96]_i_7_n_0 ,\buff3[96]_i_8_n_0 ,\buff3[96]_i_9_n_0 }));
  FDRE \buff3_reg[97] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [97]),
        .Q(buff3[97]),
        .R(1'b0));
  FDRE \buff3_reg[98] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [98]),
        .Q(buff3[98]),
        .R(1'b0));
  FDRE \buff3_reg[99] 
       (.C(ap_clk),
        .CE(grp_fu_545_ce),
        .D(\^buff2_reg [99]),
        .Q(buff3[99]),
        .R(1'b0));
  (* srl_bus_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg " *) 
  (* srl_name = "inst/\mixer_mul_53ns_49bkb_U1/mixer_mul_53ns_49bkb_Mul6S_0_U/buff3_reg[9]_srl2 " *) 
  SRL16E \buff3_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(grp_fu_545_ce),
        .CLK(ap_clk),
        .D(\buff1_reg[9]__0_n_0 ),
        .Q(buff3[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(n_0_17));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(n_0_18));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(n_0_19));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(n_0_20));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(n_0_21));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(n_0_22));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(n_0_23));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(n_0_24));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(n_0_25));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(n_0_26));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(n_0_27));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(n_0_28));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(n_0_29));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(n_0_30));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(n_0_31));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b1),
        .O(n_0_32));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(n_0_33));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b1),
        .O(n_0_34));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(n_0_35));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b1),
        .O(n_0_36));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(n_0_37));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b1),
        .O(n_0_38));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(n_0_39));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b1),
        .O(n_0_40));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(n_0_41));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b1),
        .O(n_0_42));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(n_0_43));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b1),
        .O(n_0_44));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(n_0_45));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b1),
        .O(n_0_46));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(n_0_47));
  LUT1 #(
    .INIT(2'h2)) 
    i_48
       (.I0(1'b1),
        .O(n_0_48));
  LUT1 #(
    .INIT(2'h2)) 
    i_49
       (.I0(1'b0),
        .O(n_0_49));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_50
       (.I0(1'b1),
        .O(n_0_50));
  LUT1 #(
    .INIT(2'h2)) 
    i_51
       (.I0(1'b0),
        .O(n_0_51));
  LUT1 #(
    .INIT(2'h2)) 
    i_52
       (.I0(1'b1),
        .O(n_0_52));
  LUT1 #(
    .INIT(2'h2)) 
    i_53
       (.I0(1'b0),
        .O(n_0_53));
  LUT1 #(
    .INIT(2'h2)) 
    i_54
       (.I0(1'b1),
        .O(n_0_54));
  LUT1 #(
    .INIT(2'h2)) 
    i_55
       (.I0(1'b0),
        .O(n_0_55));
  LUT1 #(
    .INIT(2'h2)) 
    i_56
       (.I0(1'b1),
        .O(n_0_56));
  LUT1 #(
    .INIT(2'h2)) 
    i_57
       (.I0(1'b0),
        .O(n_0_57));
  LUT1 #(
    .INIT(2'h2)) 
    i_58
       (.I0(1'b1),
        .O(n_0_58));
  LUT1 #(
    .INIT(2'h2)) 
    i_59
       (.I0(1'b0),
        .O(n_0_59));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_60
       (.I0(1'b1),
        .O(n_0_60));
  LUT1 #(
    .INIT(2'h2)) 
    i_61
       (.I0(1'b0),
        .O(n_0_61));
  LUT1 #(
    .INIT(2'h2)) 
    i_62
       (.I0(1'b1),
        .O(n_0_62));
  LUT1 #(
    .INIT(2'h2)) 
    i_63
       (.I0(1'b0),
        .O(n_0_63));
  LUT1 #(
    .INIT(2'h2)) 
    i_64
       (.I0(1'b1),
        .O(n_0_64));
  LUT1 #(
    .INIT(2'h2)) 
    i_65
       (.I0(1'b0),
        .O(n_0_65));
  LUT1 #(
    .INIT(2'h2)) 
    i_66
       (.I0(1'b1),
        .O(n_0_66));
  LUT1 #(
    .INIT(2'h2)) 
    i_67
       (.I0(1'b0),
        .O(n_0_67));
  LUT1 #(
    .INIT(2'h2)) 
    i_68
       (.I0(1'b1),
        .O(n_0_68));
  LUT1 #(
    .INIT(2'h2)) 
    i_69
       (.I0(1'b0),
        .O(n_0_69));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_70
       (.I0(1'b1),
        .O(n_0_70));
  LUT1 #(
    .INIT(2'h2)) 
    i_71
       (.I0(1'b0),
        .O(n_0_71));
  LUT1 #(
    .INIT(2'h2)) 
    i_72
       (.I0(1'b1),
        .O(n_0_72));
  LUT1 #(
    .INIT(2'h2)) 
    i_73
       (.I0(1'b0),
        .O(n_0_73));
  LUT1 #(
    .INIT(2'h2)) 
    i_74
       (.I0(1'b1),
        .O(n_0_74));
  LUT1 #(
    .INIT(2'h2)) 
    i_75
       (.I0(1'b0),
        .O(n_0_75));
  LUT1 #(
    .INIT(2'h2)) 
    i_76
       (.I0(1'b1),
        .O(n_0_76));
  LUT1 #(
    .INIT(2'h2)) 
    i_77
       (.I0(1'b0),
        .O(n_0_77));
  LUT1 #(
    .INIT(2'h2)) 
    i_78
       (.I0(1'b1),
        .O(n_0_78));
  LUT1 #(
    .INIT(2'h2)) 
    i_79
       (.I0(1'b0),
        .O(n_0_79));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_80
       (.I0(1'b1),
        .O(n_0_80));
  LUT1 #(
    .INIT(2'h2)) 
    i_81
       (.I0(1'b0),
        .O(n_0_81));
  LUT1 #(
    .INIT(2'h2)) 
    i_82
       (.I0(1'b1),
        .O(n_0_82));
  LUT1 #(
    .INIT(2'h2)) 
    i_83
       (.I0(1'b1),
        .O(n_0_83));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in0[17],in0[17],in0[17],in0[17:3]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_product_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg_n_106,buff1_reg_n_107,buff1_reg_n_108,buff1_reg_n_109,buff1_reg_n_110,buff1_reg_n_111,buff1_reg_n_112,buff1_reg_n_113,buff1_reg_n_114,buff1_reg_n_115,buff1_reg_n_116,buff1_reg_n_117,buff1_reg_n_118,buff1_reg_n_119,buff1_reg_n_120,buff1_reg_n_121,buff1_reg_n_122,buff1_reg_n_123,buff1_reg_n_124,buff1_reg_n_125,buff1_reg_n_126,buff1_reg_n_127,buff1_reg_n_128,buff1_reg_n_129,buff1_reg_n_130,buff1_reg_n_131,buff1_reg_n_132,buff1_reg_n_133,buff1_reg_n_134,buff1_reg_n_135,buff1_reg_n_136,buff1_reg_n_137,buff1_reg_n_138,buff1_reg_n_139,buff1_reg_n_140,buff1_reg_n_141,buff1_reg_n_142,buff1_reg_n_143,buff1_reg_n_144,buff1_reg_n_145,buff1_reg_n_146,buff1_reg_n_147,buff1_reg_n_148,buff1_reg_n_149,buff1_reg_n_150,buff1_reg_n_151,buff1_reg_n_152,buff1_reg_n_153}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 9}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,n_0_50,n_0_51,n_0_52,n_0_53,n_0_54,n_0_55,n_0_56,n_0_57,n_0_58,n_0_59,n_0_60,n_0_61,n_0_62,n_0_63,n_0_64,n_0_65,n_0_66}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,n_0_14,n_0_15,n_0_16,n_0_17,n_0_18,n_0_19,n_0_20,n_0_21,n_0_22,n_0_23,n_0_24,n_0_25,n_0_26,n_0_27,n_0_28,n_0_29,n_0_30}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(grp_fu_545_ce),
        .CEA2(grp_fu_545_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(grp_fu_545_ce),
        .CEB2(grp_fu_545_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_545_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({buff1_reg__1_n_106,buff1_reg__1_n_107,buff1_reg__1_n_108,buff1_reg__1_n_109,buff1_reg__1_n_110,buff1_reg__1_n_111,buff1_reg__1_n_112,buff1_reg__1_n_113,buff1_reg__1_n_114,buff1_reg__1_n_115,buff1_reg__1_n_116,buff1_reg__1_n_117,buff1_reg__1_n_118,buff1_reg__1_n_119,buff1_reg__1_n_120,buff1_reg__1_n_121,buff1_reg__1_n_122,buff1_reg__1_n_123,buff1_reg__1_n_124,buff1_reg__1_n_125,buff1_reg__1_n_126,buff1_reg__1_n_127,buff1_reg__1_n_128,buff1_reg__1_n_129,buff1_reg__1_n_130,buff1_reg__1_n_131,buff1_reg__1_n_132,buff1_reg__1_n_133,buff1_reg__1_n_134,buff1_reg__1_n_135,buff1_reg__1_n_136,buff1_reg__1_n_137,buff1_reg__1_n_138,buff1_reg__1_n_139,buff1_reg__1_n_140,buff1_reg__1_n_141,buff1_reg__1_n_142,buff1_reg__1_n_143,buff1_reg__1_n_144,buff1_reg__1_n_145,buff1_reg__1_n_146,buff1_reg__1_n_147,buff1_reg__1_n_148,buff1_reg__1_n_149,buff1_reg__1_n_150,buff1_reg__1_n_151,buff1_reg__1_n_152,buff1_reg__1_n_153}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_mul_16neOg" *) 
module pwm_mixer_0_1_mixer_mul_mul_16neOg
   (D,
    Q,
    p_8_in,
    ap_clk);
  output [32:0]D;
  input [16:0]Q;
  input p_8_in;
  input ap_clk;

  wire [32:0]D;
  wire [16:0]Q;
  wire ap_clk;
  wire p_8_in;

  pwm_mixer_0_1_mixer_mul_mul_16neOg_DSP48_1 mixer_mul_mul_16neOg_DSP48_1_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_8_in(p_8_in));
endmodule

(* ORIG_REF_NAME = "mixer_mul_mul_16neOg_DSP48_1" *) 
module pwm_mixer_0_1_mixer_mul_mul_16neOg_DSP48_1
   (D,
    Q,
    p_8_in,
    ap_clk);
  output [32:0]D;
  input [16:0]Q;
  input p_8_in;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [32:0]D;
  (* RTL_KEEP = "true" *) wire [16:0]Q;
  wire ap_clk;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  wire p_8_in;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b1),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b1),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b1),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b1),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b1),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b1),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b1),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b1),
        .O(n_0_9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({Q[16],Q[16],Q[16],Q[16],Q[16],Q[16],Q[16],Q[16],Q[16],Q[16],Q[16],Q[16],Q,n_0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_8_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_8_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_8_in),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],D}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_mul_mul_16sdEe" *) 
module pwm_mixer_0_1_mixer_mul_mul_16sdEe
   (\tmp_11_cast_reg_1549_reg[32] ,
    D,
    grp_fu_1415_ce,
    ap_clk);
  output [32:0]\tmp_11_cast_reg_1549_reg[32] ;
  input [16:0]D;
  input grp_fu_1415_ce;
  input ap_clk;

  wire [16:0]D;
  wire ap_clk;
  wire grp_fu_1415_ce;
  wire [32:0]\tmp_11_cast_reg_1549_reg[32] ;

  pwm_mixer_0_1_mixer_mul_mul_16sdEe_DSP48_0 mixer_mul_mul_16sdEe_DSP48_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .grp_fu_1415_ce(grp_fu_1415_ce),
        .\tmp_11_cast_reg_1549_reg[32] (\tmp_11_cast_reg_1549_reg[32] ));
endmodule

(* ORIG_REF_NAME = "mixer_mul_mul_16sdEe_DSP48_0" *) 
module pwm_mixer_0_1_mixer_mul_mul_16sdEe_DSP48_0
   (\tmp_11_cast_reg_1549_reg[32] ,
    D,
    grp_fu_1415_ce,
    ap_clk);
  output [32:0]\tmp_11_cast_reg_1549_reg[32] ;
  input [16:0]D;
  input grp_fu_1415_ce;
  input ap_clk;

  (* RTL_KEEP = "true" *) wire [16:0]D;
  wire ap_clk;
  wire grp_fu_1415_ce;
  (* RTL_KEEP = "true" *) wire n_0_0;
  (* RTL_KEEP = "true" *) wire n_0_1;
  (* RTL_KEEP = "true" *) wire n_0_10;
  (* RTL_KEEP = "true" *) wire n_0_11;
  (* RTL_KEEP = "true" *) wire n_0_12;
  (* RTL_KEEP = "true" *) wire n_0_13;
  (* RTL_KEEP = "true" *) wire n_0_14;
  (* RTL_KEEP = "true" *) wire n_0_15;
  (* RTL_KEEP = "true" *) wire n_0_16;
  (* RTL_KEEP = "true" *) wire n_0_2;
  (* RTL_KEEP = "true" *) wire n_0_3;
  (* RTL_KEEP = "true" *) wire n_0_4;
  (* RTL_KEEP = "true" *) wire n_0_5;
  (* RTL_KEEP = "true" *) wire n_0_6;
  (* RTL_KEEP = "true" *) wire n_0_7;
  (* RTL_KEEP = "true" *) wire n_0_8;
  (* RTL_KEEP = "true" *) wire n_0_9;
  (* RTL_KEEP = "true" *) wire [32:0]\tmp_11_cast_reg_1549_reg[32] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:33]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(n_0_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b1),
        .O(n_0_1));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(n_0_10));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(n_0_11));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b1),
        .O(n_0_12));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b1),
        .O(n_0_13));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(n_0_14));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(n_0_15));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b1),
        .O(n_0_16));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(n_0_2));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b1),
        .O(n_0_3));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b1),
        .O(n_0_4));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(n_0_5));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b1),
        .O(n_0_6));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b1),
        .O(n_0_7));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(n_0_8));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(n_0_9));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D[16],D,n_0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({n_0_1,n_0_1,n_0_1,n_0_2,n_0_3,n_0_4,n_0_5,n_0_6,n_0_7,n_0_8,n_0_9,n_0_10,n_0_11,n_0_12,n_0_13,n_0_14,n_0_15,n_0_16}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_1415_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(grp_fu_1415_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_1415_ce),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:33],\tmp_11_cast_reg_1549_reg[32] }),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud
   (s,
    E,
    ap_clk,
    Q,
    tmp_75_reg_1757);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_75_reg_1757;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [32:0]s;
  wire [32:0]tmp_75_reg_1757;

  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_18 mixer_sub_101ns_1cud_AddSubnS_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_75_reg_1757(tmp_75_reg_1757));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_5
   (s,
    E,
    ap_clk,
    Q,
    tmp_93_reg_1802);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_93_reg_1802;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [32:0]s;
  wire [32:0]tmp_93_reg_1802;

  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_16 mixer_sub_101ns_1cud_AddSubnS_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_93_reg_1802(tmp_93_reg_1802));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_6
   (s,
    E,
    ap_clk,
    Q,
    tmp_101_reg_1858);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_101_reg_1858;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [32:0]s;
  wire [32:0]tmp_101_reg_1858;

  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_14 mixer_sub_101ns_1cud_AddSubnS_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_101_reg_1858(tmp_101_reg_1858));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_7
   (s,
    E,
    ap_clk,
    Q,
    tmp_67_reg_1707);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_67_reg_1707;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [32:0]s;
  wire [32:0]tmp_67_reg_1707;

  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_12 mixer_sub_101ns_1cud_AddSubnS_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_67_reg_1707(tmp_67_reg_1707));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_8
   (s,
    E,
    ap_clk,
    Q,
    tmp_97_reg_1722);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_97_reg_1722;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [32:0]s;
  wire [32:0]tmp_97_reg_1722;

  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_10 mixer_sub_101ns_1cud_AddSubnS_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_97_reg_1722(tmp_97_reg_1722));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_9
   (s,
    E,
    ap_clk,
    Q,
    tmp_58_reg_1732);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_58_reg_1732;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [32:0]s;
  wire [32:0]tmp_58_reg_1732;

  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0 mixer_sub_101ns_1cud_AddSubnS_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .s(s),
        .tmp_58_reg_1732(tmp_58_reg_1732));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0
   (s,
    E,
    ap_clk,
    Q,
    tmp_58_reg_1732);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_58_reg_1732;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [50:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_11__1_n_0;
  wire carry_s1_i_12__1_n_0;
  wire carry_s1_i_13__1_n_0;
  wire carry_s1_i_14__1_n_0;
  wire carry_s1_i_16__1_n_0;
  wire carry_s1_i_17__1_n_0;
  wire carry_s1_i_18__1_n_0;
  wire carry_s1_i_19__1_n_0;
  wire carry_s1_i_21__1_n_0;
  wire carry_s1_i_22__1_n_0;
  wire carry_s1_i_23__1_n_0;
  wire carry_s1_i_24__1_n_0;
  wire carry_s1_i_26__1_n_0;
  wire carry_s1_i_27__1_n_0;
  wire carry_s1_i_28__1_n_0;
  wire carry_s1_i_29__1_n_0;
  wire carry_s1_i_31__1_n_0;
  wire carry_s1_i_32__1_n_0;
  wire carry_s1_i_33__1_n_0;
  wire carry_s1_i_34__1_n_0;
  wire carry_s1_i_36__1_n_0;
  wire carry_s1_i_37__1_n_0;
  wire carry_s1_i_38__1_n_0;
  wire carry_s1_i_39__1_n_0;
  wire carry_s1_i_3__1_n_0;
  wire carry_s1_i_41__1_n_0;
  wire carry_s1_i_42__1_n_0;
  wire carry_s1_i_43__1_n_0;
  wire carry_s1_i_44__1_n_0;
  wire carry_s1_i_46__1_n_0;
  wire carry_s1_i_47__1_n_0;
  wire carry_s1_i_48__1_n_0;
  wire carry_s1_i_49__1_n_0;
  wire carry_s1_i_4__1_n_0;
  wire carry_s1_i_51__1_n_0;
  wire carry_s1_i_52__1_n_0;
  wire carry_s1_i_53__1_n_0;
  wire carry_s1_i_54__1_n_0;
  wire carry_s1_i_56__1_n_0;
  wire carry_s1_i_57__1_n_0;
  wire carry_s1_i_58__1_n_0;
  wire carry_s1_i_59__1_n_0;
  wire carry_s1_i_60__1_n_0;
  wire carry_s1_i_61__1_n_0;
  wire carry_s1_i_62__1_n_0;
  wire carry_s1_i_63__1_n_0;
  wire carry_s1_i_6__1_n_0;
  wire carry_s1_i_7__1_n_0;
  wire carry_s1_i_8__1_n_0;
  wire carry_s1_i_9__1_n_0;
  wire carry_s1_reg_i_10__1_n_0;
  wire carry_s1_reg_i_10__1_n_1;
  wire carry_s1_reg_i_10__1_n_2;
  wire carry_s1_reg_i_10__1_n_3;
  wire carry_s1_reg_i_15__1_n_0;
  wire carry_s1_reg_i_15__1_n_1;
  wire carry_s1_reg_i_15__1_n_2;
  wire carry_s1_reg_i_15__1_n_3;
  wire carry_s1_reg_i_1__1_n_3;
  wire carry_s1_reg_i_20__1_n_0;
  wire carry_s1_reg_i_20__1_n_1;
  wire carry_s1_reg_i_20__1_n_2;
  wire carry_s1_reg_i_20__1_n_3;
  wire carry_s1_reg_i_25__1_n_0;
  wire carry_s1_reg_i_25__1_n_1;
  wire carry_s1_reg_i_25__1_n_2;
  wire carry_s1_reg_i_25__1_n_3;
  wire carry_s1_reg_i_2__1_n_0;
  wire carry_s1_reg_i_2__1_n_1;
  wire carry_s1_reg_i_2__1_n_2;
  wire carry_s1_reg_i_2__1_n_3;
  wire carry_s1_reg_i_30__1_n_0;
  wire carry_s1_reg_i_30__1_n_1;
  wire carry_s1_reg_i_30__1_n_2;
  wire carry_s1_reg_i_30__1_n_3;
  wire carry_s1_reg_i_35__1_n_0;
  wire carry_s1_reg_i_35__1_n_1;
  wire carry_s1_reg_i_35__1_n_2;
  wire carry_s1_reg_i_35__1_n_3;
  wire carry_s1_reg_i_40__1_n_0;
  wire carry_s1_reg_i_40__1_n_1;
  wire carry_s1_reg_i_40__1_n_2;
  wire carry_s1_reg_i_40__1_n_3;
  wire carry_s1_reg_i_45__1_n_0;
  wire carry_s1_reg_i_45__1_n_1;
  wire carry_s1_reg_i_45__1_n_2;
  wire carry_s1_reg_i_45__1_n_3;
  wire carry_s1_reg_i_50__1_n_0;
  wire carry_s1_reg_i_50__1_n_1;
  wire carry_s1_reg_i_50__1_n_2;
  wire carry_s1_reg_i_50__1_n_3;
  wire carry_s1_reg_i_55__1_n_0;
  wire carry_s1_reg_i_55__1_n_1;
  wire carry_s1_reg_i_55__1_n_2;
  wire carry_s1_reg_i_55__1_n_3;
  wire carry_s1_reg_i_5__1_n_0;
  wire carry_s1_reg_i_5__1_n_1;
  wire carry_s1_reg_i_5__1_n_2;
  wire carry_s1_reg_i_5__1_n_3;
  wire facout_s1;
  wire [50:0]p_0_in;
  wire [32:0]s;
  wire [32:0]tmp_58_reg_1732;
  wire [3:0]NLW_carry_s1_reg_i_10__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_15__1_O_UNCONNECTED;
  wire [3:2]NLW_carry_s1_reg_i_1__1_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_20__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_25__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_30__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_35__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_40__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_45__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_50__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_55__1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_5__1_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__1 
       (.I0(Q[50]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__1 
       (.I0(Q[60]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__1 
       (.I0(Q[61]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__1 
       (.I0(Q[62]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__1 
       (.I0(Q[63]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__1 
       (.I0(Q[64]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__1 
       (.I0(Q[65]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__1 
       (.I0(Q[66]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__1 
       (.I0(Q[67]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__1 
       (.I0(tmp_58_reg_1732[0]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__1 
       (.I0(tmp_58_reg_1732[1]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__1 
       (.I0(Q[51]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__1 
       (.I0(tmp_58_reg_1732[2]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__1 
       (.I0(tmp_58_reg_1732[3]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__1 
       (.I0(tmp_58_reg_1732[4]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__1 
       (.I0(tmp_58_reg_1732[5]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__1 
       (.I0(tmp_58_reg_1732[6]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__1 
       (.I0(tmp_58_reg_1732[7]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__1 
       (.I0(tmp_58_reg_1732[8]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__1 
       (.I0(tmp_58_reg_1732[9]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__1 
       (.I0(tmp_58_reg_1732[10]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__1 
       (.I0(tmp_58_reg_1732[11]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__1 
       (.I0(Q[52]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__1 
       (.I0(tmp_58_reg_1732[12]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__1 
       (.I0(tmp_58_reg_1732[13]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__1 
       (.I0(tmp_58_reg_1732[14]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__1 
       (.I0(tmp_58_reg_1732[15]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__1 
       (.I0(tmp_58_reg_1732[16]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__1 
       (.I0(tmp_58_reg_1732[17]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__1 
       (.I0(tmp_58_reg_1732[18]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__1 
       (.I0(tmp_58_reg_1732[19]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__1 
       (.I0(tmp_58_reg_1732[20]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__1 
       (.I0(tmp_58_reg_1732[21]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__1 
       (.I0(Q[53]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__1 
       (.I0(tmp_58_reg_1732[22]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__1 
       (.I0(tmp_58_reg_1732[23]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__1 
       (.I0(tmp_58_reg_1732[24]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1__1 
       (.I0(tmp_58_reg_1732[25]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1__1 
       (.I0(tmp_58_reg_1732[26]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1__1 
       (.I0(tmp_58_reg_1732[27]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1__1 
       (.I0(tmp_58_reg_1732[28]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1__1 
       (.I0(tmp_58_reg_1732[29]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1__1 
       (.I0(tmp_58_reg_1732[30]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1__1 
       (.I0(tmp_58_reg_1732[31]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__1 
       (.I0(Q[54]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_2__1 
       (.I0(tmp_58_reg_1732[32]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__1 
       (.I0(Q[55]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__1 
       (.I0(Q[56]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__1 
       (.I0(Q[57]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__1 
       (.I0(Q[58]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__1 
       (.I0(Q[59]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__1
       (.I0(Q[43]),
        .O(carry_s1_i_11__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12__1
       (.I0(Q[42]),
        .O(carry_s1_i_12__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__1
       (.I0(Q[41]),
        .O(carry_s1_i_13__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__1
       (.I0(Q[40]),
        .O(carry_s1_i_14__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__1
       (.I0(Q[39]),
        .O(carry_s1_i_16__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17__1
       (.I0(Q[38]),
        .O(carry_s1_i_17__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__1
       (.I0(Q[37]),
        .O(carry_s1_i_18__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__1
       (.I0(Q[36]),
        .O(carry_s1_i_19__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__1
       (.I0(Q[35]),
        .O(carry_s1_i_21__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22__1
       (.I0(Q[34]),
        .O(carry_s1_i_22__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__1
       (.I0(Q[33]),
        .O(carry_s1_i_23__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__1
       (.I0(Q[32]),
        .O(carry_s1_i_24__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__1
       (.I0(Q[31]),
        .O(carry_s1_i_26__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27__1
       (.I0(Q[30]),
        .O(carry_s1_i_27__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__1
       (.I0(Q[29]),
        .O(carry_s1_i_28__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__1
       (.I0(Q[28]),
        .O(carry_s1_i_29__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__1
       (.I0(Q[27]),
        .O(carry_s1_i_31__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32__1
       (.I0(Q[26]),
        .O(carry_s1_i_32__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__1
       (.I0(Q[25]),
        .O(carry_s1_i_33__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__1
       (.I0(Q[24]),
        .O(carry_s1_i_34__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__1
       (.I0(Q[23]),
        .O(carry_s1_i_36__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37__1
       (.I0(Q[22]),
        .O(carry_s1_i_37__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__1
       (.I0(Q[21]),
        .O(carry_s1_i_38__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__1
       (.I0(Q[20]),
        .O(carry_s1_i_39__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__1
       (.I0(Q[49]),
        .O(carry_s1_i_3__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__1
       (.I0(Q[19]),
        .O(carry_s1_i_41__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42__1
       (.I0(Q[18]),
        .O(carry_s1_i_42__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__1
       (.I0(Q[17]),
        .O(carry_s1_i_43__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__1
       (.I0(Q[16]),
        .O(carry_s1_i_44__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__1
       (.I0(Q[15]),
        .O(carry_s1_i_46__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47__1
       (.I0(Q[14]),
        .O(carry_s1_i_47__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__1
       (.I0(Q[13]),
        .O(carry_s1_i_48__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__1
       (.I0(Q[12]),
        .O(carry_s1_i_49__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__1
       (.I0(Q[48]),
        .O(carry_s1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__1
       (.I0(Q[11]),
        .O(carry_s1_i_51__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__1
       (.I0(Q[10]),
        .O(carry_s1_i_52__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__1
       (.I0(Q[9]),
        .O(carry_s1_i_53__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__1
       (.I0(Q[8]),
        .O(carry_s1_i_54__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_56__1
       (.I0(Q[7]),
        .O(carry_s1_i_56__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57__1
       (.I0(Q[6]),
        .O(carry_s1_i_57__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58__1
       (.I0(Q[5]),
        .O(carry_s1_i_58__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59__1
       (.I0(Q[4]),
        .O(carry_s1_i_59__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60__1
       (.I0(Q[3]),
        .O(carry_s1_i_60__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_61__1
       (.I0(Q[2]),
        .O(carry_s1_i_61__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62__1
       (.I0(Q[1]),
        .O(carry_s1_i_62__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63__1
       (.I0(Q[0]),
        .O(carry_s1_i_63__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__1
       (.I0(Q[47]),
        .O(carry_s1_i_6__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7__1
       (.I0(Q[46]),
        .O(carry_s1_i_7__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__1
       (.I0(Q[45]),
        .O(carry_s1_i_8__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__1
       (.I0(Q[44]),
        .O(carry_s1_i_9__1_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_10__1
       (.CI(carry_s1_reg_i_15__1_n_0),
        .CO({carry_s1_reg_i_10__1_n_0,carry_s1_reg_i_10__1_n_1,carry_s1_reg_i_10__1_n_2,carry_s1_reg_i_10__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_10__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_16__1_n_0,carry_s1_i_17__1_n_0,carry_s1_i_18__1_n_0,carry_s1_i_19__1_n_0}));
  CARRY4 carry_s1_reg_i_15__1
       (.CI(carry_s1_reg_i_20__1_n_0),
        .CO({carry_s1_reg_i_15__1_n_0,carry_s1_reg_i_15__1_n_1,carry_s1_reg_i_15__1_n_2,carry_s1_reg_i_15__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_15__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_21__1_n_0,carry_s1_i_22__1_n_0,carry_s1_i_23__1_n_0,carry_s1_i_24__1_n_0}));
  CARRY4 carry_s1_reg_i_1__1
       (.CI(carry_s1_reg_i_2__1_n_0),
        .CO({NLW_carry_s1_reg_i_1__1_CO_UNCONNECTED[3:2],facout_s1,carry_s1_reg_i_1__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,carry_s1_i_3__1_n_0,carry_s1_i_4__1_n_0}));
  CARRY4 carry_s1_reg_i_20__1
       (.CI(carry_s1_reg_i_25__1_n_0),
        .CO({carry_s1_reg_i_20__1_n_0,carry_s1_reg_i_20__1_n_1,carry_s1_reg_i_20__1_n_2,carry_s1_reg_i_20__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_20__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_26__1_n_0,carry_s1_i_27__1_n_0,carry_s1_i_28__1_n_0,carry_s1_i_29__1_n_0}));
  CARRY4 carry_s1_reg_i_25__1
       (.CI(carry_s1_reg_i_30__1_n_0),
        .CO({carry_s1_reg_i_25__1_n_0,carry_s1_reg_i_25__1_n_1,carry_s1_reg_i_25__1_n_2,carry_s1_reg_i_25__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_25__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_31__1_n_0,carry_s1_i_32__1_n_0,carry_s1_i_33__1_n_0,carry_s1_i_34__1_n_0}));
  CARRY4 carry_s1_reg_i_2__1
       (.CI(carry_s1_reg_i_5__1_n_0),
        .CO({carry_s1_reg_i_2__1_n_0,carry_s1_reg_i_2__1_n_1,carry_s1_reg_i_2__1_n_2,carry_s1_reg_i_2__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_6__1_n_0,carry_s1_i_7__1_n_0,carry_s1_i_8__1_n_0,carry_s1_i_9__1_n_0}));
  CARRY4 carry_s1_reg_i_30__1
       (.CI(carry_s1_reg_i_35__1_n_0),
        .CO({carry_s1_reg_i_30__1_n_0,carry_s1_reg_i_30__1_n_1,carry_s1_reg_i_30__1_n_2,carry_s1_reg_i_30__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_30__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_36__1_n_0,carry_s1_i_37__1_n_0,carry_s1_i_38__1_n_0,carry_s1_i_39__1_n_0}));
  CARRY4 carry_s1_reg_i_35__1
       (.CI(carry_s1_reg_i_40__1_n_0),
        .CO({carry_s1_reg_i_35__1_n_0,carry_s1_reg_i_35__1_n_1,carry_s1_reg_i_35__1_n_2,carry_s1_reg_i_35__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_35__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_41__1_n_0,carry_s1_i_42__1_n_0,carry_s1_i_43__1_n_0,carry_s1_i_44__1_n_0}));
  CARRY4 carry_s1_reg_i_40__1
       (.CI(carry_s1_reg_i_45__1_n_0),
        .CO({carry_s1_reg_i_40__1_n_0,carry_s1_reg_i_40__1_n_1,carry_s1_reg_i_40__1_n_2,carry_s1_reg_i_40__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_40__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_46__1_n_0,carry_s1_i_47__1_n_0,carry_s1_i_48__1_n_0,carry_s1_i_49__1_n_0}));
  CARRY4 carry_s1_reg_i_45__1
       (.CI(carry_s1_reg_i_50__1_n_0),
        .CO({carry_s1_reg_i_45__1_n_0,carry_s1_reg_i_45__1_n_1,carry_s1_reg_i_45__1_n_2,carry_s1_reg_i_45__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_45__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_51__1_n_0,carry_s1_i_52__1_n_0,carry_s1_i_53__1_n_0,carry_s1_i_54__1_n_0}));
  CARRY4 carry_s1_reg_i_50__1
       (.CI(carry_s1_reg_i_55__1_n_0),
        .CO({carry_s1_reg_i_50__1_n_0,carry_s1_reg_i_50__1_n_1,carry_s1_reg_i_50__1_n_2,carry_s1_reg_i_50__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_50__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_56__1_n_0,carry_s1_i_57__1_n_0,carry_s1_i_58__1_n_0,carry_s1_i_59__1_n_0}));
  CARRY4 carry_s1_reg_i_55__1
       (.CI(1'b0),
        .CO({carry_s1_reg_i_55__1_n_0,carry_s1_reg_i_55__1_n_1,carry_s1_reg_i_55__1_n_2,carry_s1_reg_i_55__1_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_55__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_60__1_n_0,carry_s1_i_61__1_n_0,carry_s1_i_62__1_n_0,carry_s1_i_63__1_n_0}));
  CARRY4 carry_s1_reg_i_5__1
       (.CI(carry_s1_reg_i_10__1_n_0),
        .CO({carry_s1_reg_i_5__1_n_0,carry_s1_reg_i_5__1_n_1,carry_s1_reg_i_5__1_n_2,carry_s1_reg_i_5__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_5__1_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_11__1_n_0,carry_s1_i_12__1_n_0,carry_s1_i_13__1_n_0,carry_s1_i_14__1_n_0}));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_10
   (s,
    E,
    ap_clk,
    Q,
    tmp_97_reg_1722);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_97_reg_1722;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [50:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_11__0_n_0;
  wire carry_s1_i_12__0_n_0;
  wire carry_s1_i_13__0_n_0;
  wire carry_s1_i_14__0_n_0;
  wire carry_s1_i_16__0_n_0;
  wire carry_s1_i_17__0_n_0;
  wire carry_s1_i_18__0_n_0;
  wire carry_s1_i_19__0_n_0;
  wire carry_s1_i_21__0_n_0;
  wire carry_s1_i_22__0_n_0;
  wire carry_s1_i_23__0_n_0;
  wire carry_s1_i_24__0_n_0;
  wire carry_s1_i_26__0_n_0;
  wire carry_s1_i_27__0_n_0;
  wire carry_s1_i_28__0_n_0;
  wire carry_s1_i_29__0_n_0;
  wire carry_s1_i_31__0_n_0;
  wire carry_s1_i_32__0_n_0;
  wire carry_s1_i_33__0_n_0;
  wire carry_s1_i_34__0_n_0;
  wire carry_s1_i_36__0_n_0;
  wire carry_s1_i_37__0_n_0;
  wire carry_s1_i_38__0_n_0;
  wire carry_s1_i_39__0_n_0;
  wire carry_s1_i_3__0_n_0;
  wire carry_s1_i_41__0_n_0;
  wire carry_s1_i_42__0_n_0;
  wire carry_s1_i_43__0_n_0;
  wire carry_s1_i_44__0_n_0;
  wire carry_s1_i_46__0_n_0;
  wire carry_s1_i_47__0_n_0;
  wire carry_s1_i_48__0_n_0;
  wire carry_s1_i_49__0_n_0;
  wire carry_s1_i_4__0_n_0;
  wire carry_s1_i_51__0_n_0;
  wire carry_s1_i_52__0_n_0;
  wire carry_s1_i_53__0_n_0;
  wire carry_s1_i_54__0_n_0;
  wire carry_s1_i_56__0_n_0;
  wire carry_s1_i_57__0_n_0;
  wire carry_s1_i_58__0_n_0;
  wire carry_s1_i_59__0_n_0;
  wire carry_s1_i_60__0_n_0;
  wire carry_s1_i_61__0_n_0;
  wire carry_s1_i_62__0_n_0;
  wire carry_s1_i_63__0_n_0;
  wire carry_s1_i_6__0_n_0;
  wire carry_s1_i_7__0_n_0;
  wire carry_s1_i_8__0_n_0;
  wire carry_s1_i_9__0_n_0;
  wire carry_s1_reg_i_10__0_n_0;
  wire carry_s1_reg_i_10__0_n_1;
  wire carry_s1_reg_i_10__0_n_2;
  wire carry_s1_reg_i_10__0_n_3;
  wire carry_s1_reg_i_15__0_n_0;
  wire carry_s1_reg_i_15__0_n_1;
  wire carry_s1_reg_i_15__0_n_2;
  wire carry_s1_reg_i_15__0_n_3;
  wire carry_s1_reg_i_1__0_n_3;
  wire carry_s1_reg_i_20__0_n_0;
  wire carry_s1_reg_i_20__0_n_1;
  wire carry_s1_reg_i_20__0_n_2;
  wire carry_s1_reg_i_20__0_n_3;
  wire carry_s1_reg_i_25__0_n_0;
  wire carry_s1_reg_i_25__0_n_1;
  wire carry_s1_reg_i_25__0_n_2;
  wire carry_s1_reg_i_25__0_n_3;
  wire carry_s1_reg_i_2__0_n_0;
  wire carry_s1_reg_i_2__0_n_1;
  wire carry_s1_reg_i_2__0_n_2;
  wire carry_s1_reg_i_2__0_n_3;
  wire carry_s1_reg_i_30__0_n_0;
  wire carry_s1_reg_i_30__0_n_1;
  wire carry_s1_reg_i_30__0_n_2;
  wire carry_s1_reg_i_30__0_n_3;
  wire carry_s1_reg_i_35__0_n_0;
  wire carry_s1_reg_i_35__0_n_1;
  wire carry_s1_reg_i_35__0_n_2;
  wire carry_s1_reg_i_35__0_n_3;
  wire carry_s1_reg_i_40__0_n_0;
  wire carry_s1_reg_i_40__0_n_1;
  wire carry_s1_reg_i_40__0_n_2;
  wire carry_s1_reg_i_40__0_n_3;
  wire carry_s1_reg_i_45__0_n_0;
  wire carry_s1_reg_i_45__0_n_1;
  wire carry_s1_reg_i_45__0_n_2;
  wire carry_s1_reg_i_45__0_n_3;
  wire carry_s1_reg_i_50__0_n_0;
  wire carry_s1_reg_i_50__0_n_1;
  wire carry_s1_reg_i_50__0_n_2;
  wire carry_s1_reg_i_50__0_n_3;
  wire carry_s1_reg_i_55__0_n_0;
  wire carry_s1_reg_i_55__0_n_1;
  wire carry_s1_reg_i_55__0_n_2;
  wire carry_s1_reg_i_55__0_n_3;
  wire carry_s1_reg_i_5__0_n_0;
  wire carry_s1_reg_i_5__0_n_1;
  wire carry_s1_reg_i_5__0_n_2;
  wire carry_s1_reg_i_5__0_n_3;
  wire facout_s1;
  wire [50:0]p_0_in;
  wire [32:0]s;
  wire [32:0]tmp_97_reg_1722;
  wire [3:0]NLW_carry_s1_reg_i_10__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_15__0_O_UNCONNECTED;
  wire [3:2]NLW_carry_s1_reg_i_1__0_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_20__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_25__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_30__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_35__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_40__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_45__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_50__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_55__0_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_5__0_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__0 
       (.I0(Q[50]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__0 
       (.I0(Q[60]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__0 
       (.I0(Q[61]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__0 
       (.I0(Q[62]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__0 
       (.I0(Q[63]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__0 
       (.I0(Q[64]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__0 
       (.I0(Q[65]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__0 
       (.I0(Q[66]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__0 
       (.I0(Q[67]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__0 
       (.I0(tmp_97_reg_1722[0]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__0 
       (.I0(tmp_97_reg_1722[1]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__0 
       (.I0(Q[51]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__0 
       (.I0(tmp_97_reg_1722[2]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__0 
       (.I0(tmp_97_reg_1722[3]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__0 
       (.I0(tmp_97_reg_1722[4]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__0 
       (.I0(tmp_97_reg_1722[5]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__0 
       (.I0(tmp_97_reg_1722[6]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__0 
       (.I0(tmp_97_reg_1722[7]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__0 
       (.I0(tmp_97_reg_1722[8]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__0 
       (.I0(tmp_97_reg_1722[9]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__0 
       (.I0(tmp_97_reg_1722[10]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__0 
       (.I0(tmp_97_reg_1722[11]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__0 
       (.I0(Q[52]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__0 
       (.I0(tmp_97_reg_1722[12]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__0 
       (.I0(tmp_97_reg_1722[13]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__0 
       (.I0(tmp_97_reg_1722[14]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__0 
       (.I0(tmp_97_reg_1722[15]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__0 
       (.I0(tmp_97_reg_1722[16]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__0 
       (.I0(tmp_97_reg_1722[17]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__0 
       (.I0(tmp_97_reg_1722[18]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__0 
       (.I0(tmp_97_reg_1722[19]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__0 
       (.I0(tmp_97_reg_1722[20]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__0 
       (.I0(tmp_97_reg_1722[21]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__0 
       (.I0(Q[53]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__0 
       (.I0(tmp_97_reg_1722[22]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__0 
       (.I0(tmp_97_reg_1722[23]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__0 
       (.I0(tmp_97_reg_1722[24]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1__0 
       (.I0(tmp_97_reg_1722[25]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1__0 
       (.I0(tmp_97_reg_1722[26]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1__0 
       (.I0(tmp_97_reg_1722[27]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1__0 
       (.I0(tmp_97_reg_1722[28]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1__0 
       (.I0(tmp_97_reg_1722[29]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1__0 
       (.I0(tmp_97_reg_1722[30]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1__0 
       (.I0(tmp_97_reg_1722[31]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__0 
       (.I0(Q[54]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_2__0 
       (.I0(tmp_97_reg_1722[32]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__0 
       (.I0(Q[55]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__0 
       (.I0(Q[56]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__0 
       (.I0(Q[57]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__0 
       (.I0(Q[58]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__0 
       (.I0(Q[59]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__0
       (.I0(Q[43]),
        .O(carry_s1_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12__0
       (.I0(Q[42]),
        .O(carry_s1_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__0
       (.I0(Q[41]),
        .O(carry_s1_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__0
       (.I0(Q[40]),
        .O(carry_s1_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__0
       (.I0(Q[39]),
        .O(carry_s1_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17__0
       (.I0(Q[38]),
        .O(carry_s1_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__0
       (.I0(Q[37]),
        .O(carry_s1_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__0
       (.I0(Q[36]),
        .O(carry_s1_i_19__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__0
       (.I0(Q[35]),
        .O(carry_s1_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22__0
       (.I0(Q[34]),
        .O(carry_s1_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__0
       (.I0(Q[33]),
        .O(carry_s1_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__0
       (.I0(Q[32]),
        .O(carry_s1_i_24__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__0
       (.I0(Q[31]),
        .O(carry_s1_i_26__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27__0
       (.I0(Q[30]),
        .O(carry_s1_i_27__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__0
       (.I0(Q[29]),
        .O(carry_s1_i_28__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__0
       (.I0(Q[28]),
        .O(carry_s1_i_29__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__0
       (.I0(Q[27]),
        .O(carry_s1_i_31__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32__0
       (.I0(Q[26]),
        .O(carry_s1_i_32__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__0
       (.I0(Q[25]),
        .O(carry_s1_i_33__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__0
       (.I0(Q[24]),
        .O(carry_s1_i_34__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__0
       (.I0(Q[23]),
        .O(carry_s1_i_36__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37__0
       (.I0(Q[22]),
        .O(carry_s1_i_37__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__0
       (.I0(Q[21]),
        .O(carry_s1_i_38__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__0
       (.I0(Q[20]),
        .O(carry_s1_i_39__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__0
       (.I0(Q[49]),
        .O(carry_s1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__0
       (.I0(Q[19]),
        .O(carry_s1_i_41__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42__0
       (.I0(Q[18]),
        .O(carry_s1_i_42__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__0
       (.I0(Q[17]),
        .O(carry_s1_i_43__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__0
       (.I0(Q[16]),
        .O(carry_s1_i_44__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__0
       (.I0(Q[15]),
        .O(carry_s1_i_46__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47__0
       (.I0(Q[14]),
        .O(carry_s1_i_47__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__0
       (.I0(Q[13]),
        .O(carry_s1_i_48__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__0
       (.I0(Q[12]),
        .O(carry_s1_i_49__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__0
       (.I0(Q[48]),
        .O(carry_s1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__0
       (.I0(Q[11]),
        .O(carry_s1_i_51__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__0
       (.I0(Q[10]),
        .O(carry_s1_i_52__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__0
       (.I0(Q[9]),
        .O(carry_s1_i_53__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__0
       (.I0(Q[8]),
        .O(carry_s1_i_54__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_56__0
       (.I0(Q[7]),
        .O(carry_s1_i_56__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57__0
       (.I0(Q[6]),
        .O(carry_s1_i_57__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58__0
       (.I0(Q[5]),
        .O(carry_s1_i_58__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59__0
       (.I0(Q[4]),
        .O(carry_s1_i_59__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60__0
       (.I0(Q[3]),
        .O(carry_s1_i_60__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_61__0
       (.I0(Q[2]),
        .O(carry_s1_i_61__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62__0
       (.I0(Q[1]),
        .O(carry_s1_i_62__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63__0
       (.I0(Q[0]),
        .O(carry_s1_i_63__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__0
       (.I0(Q[47]),
        .O(carry_s1_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7__0
       (.I0(Q[46]),
        .O(carry_s1_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__0
       (.I0(Q[45]),
        .O(carry_s1_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__0
       (.I0(Q[44]),
        .O(carry_s1_i_9__0_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_10__0
       (.CI(carry_s1_reg_i_15__0_n_0),
        .CO({carry_s1_reg_i_10__0_n_0,carry_s1_reg_i_10__0_n_1,carry_s1_reg_i_10__0_n_2,carry_s1_reg_i_10__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_10__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_16__0_n_0,carry_s1_i_17__0_n_0,carry_s1_i_18__0_n_0,carry_s1_i_19__0_n_0}));
  CARRY4 carry_s1_reg_i_15__0
       (.CI(carry_s1_reg_i_20__0_n_0),
        .CO({carry_s1_reg_i_15__0_n_0,carry_s1_reg_i_15__0_n_1,carry_s1_reg_i_15__0_n_2,carry_s1_reg_i_15__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_15__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_21__0_n_0,carry_s1_i_22__0_n_0,carry_s1_i_23__0_n_0,carry_s1_i_24__0_n_0}));
  CARRY4 carry_s1_reg_i_1__0
       (.CI(carry_s1_reg_i_2__0_n_0),
        .CO({NLW_carry_s1_reg_i_1__0_CO_UNCONNECTED[3:2],facout_s1,carry_s1_reg_i_1__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,carry_s1_i_3__0_n_0,carry_s1_i_4__0_n_0}));
  CARRY4 carry_s1_reg_i_20__0
       (.CI(carry_s1_reg_i_25__0_n_0),
        .CO({carry_s1_reg_i_20__0_n_0,carry_s1_reg_i_20__0_n_1,carry_s1_reg_i_20__0_n_2,carry_s1_reg_i_20__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_20__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_26__0_n_0,carry_s1_i_27__0_n_0,carry_s1_i_28__0_n_0,carry_s1_i_29__0_n_0}));
  CARRY4 carry_s1_reg_i_25__0
       (.CI(carry_s1_reg_i_30__0_n_0),
        .CO({carry_s1_reg_i_25__0_n_0,carry_s1_reg_i_25__0_n_1,carry_s1_reg_i_25__0_n_2,carry_s1_reg_i_25__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_25__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_31__0_n_0,carry_s1_i_32__0_n_0,carry_s1_i_33__0_n_0,carry_s1_i_34__0_n_0}));
  CARRY4 carry_s1_reg_i_2__0
       (.CI(carry_s1_reg_i_5__0_n_0),
        .CO({carry_s1_reg_i_2__0_n_0,carry_s1_reg_i_2__0_n_1,carry_s1_reg_i_2__0_n_2,carry_s1_reg_i_2__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_6__0_n_0,carry_s1_i_7__0_n_0,carry_s1_i_8__0_n_0,carry_s1_i_9__0_n_0}));
  CARRY4 carry_s1_reg_i_30__0
       (.CI(carry_s1_reg_i_35__0_n_0),
        .CO({carry_s1_reg_i_30__0_n_0,carry_s1_reg_i_30__0_n_1,carry_s1_reg_i_30__0_n_2,carry_s1_reg_i_30__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_30__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_36__0_n_0,carry_s1_i_37__0_n_0,carry_s1_i_38__0_n_0,carry_s1_i_39__0_n_0}));
  CARRY4 carry_s1_reg_i_35__0
       (.CI(carry_s1_reg_i_40__0_n_0),
        .CO({carry_s1_reg_i_35__0_n_0,carry_s1_reg_i_35__0_n_1,carry_s1_reg_i_35__0_n_2,carry_s1_reg_i_35__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_35__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_41__0_n_0,carry_s1_i_42__0_n_0,carry_s1_i_43__0_n_0,carry_s1_i_44__0_n_0}));
  CARRY4 carry_s1_reg_i_40__0
       (.CI(carry_s1_reg_i_45__0_n_0),
        .CO({carry_s1_reg_i_40__0_n_0,carry_s1_reg_i_40__0_n_1,carry_s1_reg_i_40__0_n_2,carry_s1_reg_i_40__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_40__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_46__0_n_0,carry_s1_i_47__0_n_0,carry_s1_i_48__0_n_0,carry_s1_i_49__0_n_0}));
  CARRY4 carry_s1_reg_i_45__0
       (.CI(carry_s1_reg_i_50__0_n_0),
        .CO({carry_s1_reg_i_45__0_n_0,carry_s1_reg_i_45__0_n_1,carry_s1_reg_i_45__0_n_2,carry_s1_reg_i_45__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_45__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_51__0_n_0,carry_s1_i_52__0_n_0,carry_s1_i_53__0_n_0,carry_s1_i_54__0_n_0}));
  CARRY4 carry_s1_reg_i_50__0
       (.CI(carry_s1_reg_i_55__0_n_0),
        .CO({carry_s1_reg_i_50__0_n_0,carry_s1_reg_i_50__0_n_1,carry_s1_reg_i_50__0_n_2,carry_s1_reg_i_50__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_50__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_56__0_n_0,carry_s1_i_57__0_n_0,carry_s1_i_58__0_n_0,carry_s1_i_59__0_n_0}));
  CARRY4 carry_s1_reg_i_55__0
       (.CI(1'b0),
        .CO({carry_s1_reg_i_55__0_n_0,carry_s1_reg_i_55__0_n_1,carry_s1_reg_i_55__0_n_2,carry_s1_reg_i_55__0_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_55__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_60__0_n_0,carry_s1_i_61__0_n_0,carry_s1_i_62__0_n_0,carry_s1_i_63__0_n_0}));
  CARRY4 carry_s1_reg_i_5__0
       (.CI(carry_s1_reg_i_10__0_n_0),
        .CO({carry_s1_reg_i_5__0_n_0,carry_s1_reg_i_5__0_n_1,carry_s1_reg_i_5__0_n_2,carry_s1_reg_i_5__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_5__0_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_11__0_n_0,carry_s1_i_12__0_n_0,carry_s1_i_13__0_n_0,carry_s1_i_14__0_n_0}));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_11 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_12
   (s,
    E,
    ap_clk,
    Q,
    tmp_67_reg_1707);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_67_reg_1707;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [50:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_11_n_0;
  wire carry_s1_i_12_n_0;
  wire carry_s1_i_13_n_0;
  wire carry_s1_i_14_n_0;
  wire carry_s1_i_16_n_0;
  wire carry_s1_i_17_n_0;
  wire carry_s1_i_18_n_0;
  wire carry_s1_i_19_n_0;
  wire carry_s1_i_21_n_0;
  wire carry_s1_i_22_n_0;
  wire carry_s1_i_23_n_0;
  wire carry_s1_i_24_n_0;
  wire carry_s1_i_26_n_0;
  wire carry_s1_i_27_n_0;
  wire carry_s1_i_28_n_0;
  wire carry_s1_i_29_n_0;
  wire carry_s1_i_31_n_0;
  wire carry_s1_i_32_n_0;
  wire carry_s1_i_33_n_0;
  wire carry_s1_i_34_n_0;
  wire carry_s1_i_36_n_0;
  wire carry_s1_i_37_n_0;
  wire carry_s1_i_38_n_0;
  wire carry_s1_i_39_n_0;
  wire carry_s1_i_3_n_0;
  wire carry_s1_i_41_n_0;
  wire carry_s1_i_42_n_0;
  wire carry_s1_i_43_n_0;
  wire carry_s1_i_44_n_0;
  wire carry_s1_i_46_n_0;
  wire carry_s1_i_47_n_0;
  wire carry_s1_i_48_n_0;
  wire carry_s1_i_49_n_0;
  wire carry_s1_i_4_n_0;
  wire carry_s1_i_51_n_0;
  wire carry_s1_i_52_n_0;
  wire carry_s1_i_53_n_0;
  wire carry_s1_i_54_n_0;
  wire carry_s1_i_56_n_0;
  wire carry_s1_i_57_n_0;
  wire carry_s1_i_58_n_0;
  wire carry_s1_i_59_n_0;
  wire carry_s1_i_60_n_0;
  wire carry_s1_i_61_n_0;
  wire carry_s1_i_62_n_0;
  wire carry_s1_i_63_n_0;
  wire carry_s1_i_6_n_0;
  wire carry_s1_i_7_n_0;
  wire carry_s1_i_8_n_0;
  wire carry_s1_i_9_n_0;
  wire carry_s1_reg_i_10_n_0;
  wire carry_s1_reg_i_10_n_1;
  wire carry_s1_reg_i_10_n_2;
  wire carry_s1_reg_i_10_n_3;
  wire carry_s1_reg_i_15_n_0;
  wire carry_s1_reg_i_15_n_1;
  wire carry_s1_reg_i_15_n_2;
  wire carry_s1_reg_i_15_n_3;
  wire carry_s1_reg_i_1_n_3;
  wire carry_s1_reg_i_20_n_0;
  wire carry_s1_reg_i_20_n_1;
  wire carry_s1_reg_i_20_n_2;
  wire carry_s1_reg_i_20_n_3;
  wire carry_s1_reg_i_25_n_0;
  wire carry_s1_reg_i_25_n_1;
  wire carry_s1_reg_i_25_n_2;
  wire carry_s1_reg_i_25_n_3;
  wire carry_s1_reg_i_2_n_0;
  wire carry_s1_reg_i_2_n_1;
  wire carry_s1_reg_i_2_n_2;
  wire carry_s1_reg_i_2_n_3;
  wire carry_s1_reg_i_30_n_0;
  wire carry_s1_reg_i_30_n_1;
  wire carry_s1_reg_i_30_n_2;
  wire carry_s1_reg_i_30_n_3;
  wire carry_s1_reg_i_35_n_0;
  wire carry_s1_reg_i_35_n_1;
  wire carry_s1_reg_i_35_n_2;
  wire carry_s1_reg_i_35_n_3;
  wire carry_s1_reg_i_40_n_0;
  wire carry_s1_reg_i_40_n_1;
  wire carry_s1_reg_i_40_n_2;
  wire carry_s1_reg_i_40_n_3;
  wire carry_s1_reg_i_45_n_0;
  wire carry_s1_reg_i_45_n_1;
  wire carry_s1_reg_i_45_n_2;
  wire carry_s1_reg_i_45_n_3;
  wire carry_s1_reg_i_50_n_0;
  wire carry_s1_reg_i_50_n_1;
  wire carry_s1_reg_i_50_n_2;
  wire carry_s1_reg_i_50_n_3;
  wire carry_s1_reg_i_55_n_0;
  wire carry_s1_reg_i_55_n_1;
  wire carry_s1_reg_i_55_n_2;
  wire carry_s1_reg_i_55_n_3;
  wire carry_s1_reg_i_5_n_0;
  wire carry_s1_reg_i_5_n_1;
  wire carry_s1_reg_i_5_n_2;
  wire carry_s1_reg_i_5_n_3;
  wire facout_s1;
  wire [50:0]p_0_in;
  wire [32:0]s;
  wire [32:0]tmp_67_reg_1707;
  wire [3:2]NLW_carry_s1_reg_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_10_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_15_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_20_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_25_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_30_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_35_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_40_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_45_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_5_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_50_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_55_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1 
       (.I0(Q[50]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1 
       (.I0(Q[60]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1 
       (.I0(Q[61]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1 
       (.I0(Q[62]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1 
       (.I0(Q[63]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1 
       (.I0(Q[64]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1 
       (.I0(Q[65]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1 
       (.I0(Q[66]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1 
       (.I0(Q[67]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1 
       (.I0(tmp_67_reg_1707[0]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1 
       (.I0(tmp_67_reg_1707[1]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1 
       (.I0(Q[51]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1 
       (.I0(tmp_67_reg_1707[2]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1 
       (.I0(tmp_67_reg_1707[3]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1 
       (.I0(tmp_67_reg_1707[4]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1 
       (.I0(tmp_67_reg_1707[5]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1 
       (.I0(tmp_67_reg_1707[6]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1 
       (.I0(tmp_67_reg_1707[7]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1 
       (.I0(tmp_67_reg_1707[8]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1 
       (.I0(tmp_67_reg_1707[9]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1 
       (.I0(tmp_67_reg_1707[10]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1 
       (.I0(tmp_67_reg_1707[11]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1 
       (.I0(Q[52]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1 
       (.I0(tmp_67_reg_1707[12]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1 
       (.I0(tmp_67_reg_1707[13]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1 
       (.I0(tmp_67_reg_1707[14]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1 
       (.I0(tmp_67_reg_1707[15]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1 
       (.I0(tmp_67_reg_1707[16]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1 
       (.I0(tmp_67_reg_1707[17]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1 
       (.I0(tmp_67_reg_1707[18]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1 
       (.I0(tmp_67_reg_1707[19]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1 
       (.I0(tmp_67_reg_1707[20]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1 
       (.I0(tmp_67_reg_1707[21]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1 
       (.I0(Q[53]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1 
       (.I0(tmp_67_reg_1707[22]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1 
       (.I0(tmp_67_reg_1707[23]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1 
       (.I0(tmp_67_reg_1707[24]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1 
       (.I0(tmp_67_reg_1707[25]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1 
       (.I0(tmp_67_reg_1707[26]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1 
       (.I0(tmp_67_reg_1707[27]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1 
       (.I0(tmp_67_reg_1707[28]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1 
       (.I0(tmp_67_reg_1707[29]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1 
       (.I0(tmp_67_reg_1707[30]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1 
       (.I0(tmp_67_reg_1707[31]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1 
       (.I0(Q[54]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_2 
       (.I0(tmp_67_reg_1707[32]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1 
       (.I0(Q[55]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1 
       (.I0(Q[56]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1 
       (.I0(Q[57]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1 
       (.I0(Q[58]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1 
       (.I0(Q[59]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11
       (.I0(Q[43]),
        .O(carry_s1_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12
       (.I0(Q[42]),
        .O(carry_s1_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13
       (.I0(Q[41]),
        .O(carry_s1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14
       (.I0(Q[40]),
        .O(carry_s1_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16
       (.I0(Q[39]),
        .O(carry_s1_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17
       (.I0(Q[38]),
        .O(carry_s1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18
       (.I0(Q[37]),
        .O(carry_s1_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19
       (.I0(Q[36]),
        .O(carry_s1_i_19_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21
       (.I0(Q[35]),
        .O(carry_s1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22
       (.I0(Q[34]),
        .O(carry_s1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23
       (.I0(Q[33]),
        .O(carry_s1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24
       (.I0(Q[32]),
        .O(carry_s1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26
       (.I0(Q[31]),
        .O(carry_s1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27
       (.I0(Q[30]),
        .O(carry_s1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28
       (.I0(Q[29]),
        .O(carry_s1_i_28_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29
       (.I0(Q[28]),
        .O(carry_s1_i_29_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3
       (.I0(Q[49]),
        .O(carry_s1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31
       (.I0(Q[27]),
        .O(carry_s1_i_31_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32
       (.I0(Q[26]),
        .O(carry_s1_i_32_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33
       (.I0(Q[25]),
        .O(carry_s1_i_33_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34
       (.I0(Q[24]),
        .O(carry_s1_i_34_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36
       (.I0(Q[23]),
        .O(carry_s1_i_36_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37
       (.I0(Q[22]),
        .O(carry_s1_i_37_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38
       (.I0(Q[21]),
        .O(carry_s1_i_38_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39
       (.I0(Q[20]),
        .O(carry_s1_i_39_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4
       (.I0(Q[48]),
        .O(carry_s1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41
       (.I0(Q[19]),
        .O(carry_s1_i_41_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42
       (.I0(Q[18]),
        .O(carry_s1_i_42_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43
       (.I0(Q[17]),
        .O(carry_s1_i_43_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44
       (.I0(Q[16]),
        .O(carry_s1_i_44_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46
       (.I0(Q[15]),
        .O(carry_s1_i_46_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47
       (.I0(Q[14]),
        .O(carry_s1_i_47_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48
       (.I0(Q[13]),
        .O(carry_s1_i_48_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49
       (.I0(Q[12]),
        .O(carry_s1_i_49_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51
       (.I0(Q[11]),
        .O(carry_s1_i_51_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52
       (.I0(Q[10]),
        .O(carry_s1_i_52_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53
       (.I0(Q[9]),
        .O(carry_s1_i_53_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54
       (.I0(Q[8]),
        .O(carry_s1_i_54_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_56
       (.I0(Q[7]),
        .O(carry_s1_i_56_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57
       (.I0(Q[6]),
        .O(carry_s1_i_57_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58
       (.I0(Q[5]),
        .O(carry_s1_i_58_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59
       (.I0(Q[4]),
        .O(carry_s1_i_59_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6
       (.I0(Q[47]),
        .O(carry_s1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60
       (.I0(Q[3]),
        .O(carry_s1_i_60_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_61
       (.I0(Q[2]),
        .O(carry_s1_i_61_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62
       (.I0(Q[1]),
        .O(carry_s1_i_62_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63
       (.I0(Q[0]),
        .O(carry_s1_i_63_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7
       (.I0(Q[46]),
        .O(carry_s1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8
       (.I0(Q[45]),
        .O(carry_s1_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9
       (.I0(Q[44]),
        .O(carry_s1_i_9_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_1
       (.CI(carry_s1_reg_i_2_n_0),
        .CO({NLW_carry_s1_reg_i_1_CO_UNCONNECTED[3:2],facout_s1,carry_s1_reg_i_1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,carry_s1_i_3_n_0,carry_s1_i_4_n_0}));
  CARRY4 carry_s1_reg_i_10
       (.CI(carry_s1_reg_i_15_n_0),
        .CO({carry_s1_reg_i_10_n_0,carry_s1_reg_i_10_n_1,carry_s1_reg_i_10_n_2,carry_s1_reg_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_10_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_16_n_0,carry_s1_i_17_n_0,carry_s1_i_18_n_0,carry_s1_i_19_n_0}));
  CARRY4 carry_s1_reg_i_15
       (.CI(carry_s1_reg_i_20_n_0),
        .CO({carry_s1_reg_i_15_n_0,carry_s1_reg_i_15_n_1,carry_s1_reg_i_15_n_2,carry_s1_reg_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_15_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_21_n_0,carry_s1_i_22_n_0,carry_s1_i_23_n_0,carry_s1_i_24_n_0}));
  CARRY4 carry_s1_reg_i_2
       (.CI(carry_s1_reg_i_5_n_0),
        .CO({carry_s1_reg_i_2_n_0,carry_s1_reg_i_2_n_1,carry_s1_reg_i_2_n_2,carry_s1_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_6_n_0,carry_s1_i_7_n_0,carry_s1_i_8_n_0,carry_s1_i_9_n_0}));
  CARRY4 carry_s1_reg_i_20
       (.CI(carry_s1_reg_i_25_n_0),
        .CO({carry_s1_reg_i_20_n_0,carry_s1_reg_i_20_n_1,carry_s1_reg_i_20_n_2,carry_s1_reg_i_20_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_20_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_26_n_0,carry_s1_i_27_n_0,carry_s1_i_28_n_0,carry_s1_i_29_n_0}));
  CARRY4 carry_s1_reg_i_25
       (.CI(carry_s1_reg_i_30_n_0),
        .CO({carry_s1_reg_i_25_n_0,carry_s1_reg_i_25_n_1,carry_s1_reg_i_25_n_2,carry_s1_reg_i_25_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_25_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_31_n_0,carry_s1_i_32_n_0,carry_s1_i_33_n_0,carry_s1_i_34_n_0}));
  CARRY4 carry_s1_reg_i_30
       (.CI(carry_s1_reg_i_35_n_0),
        .CO({carry_s1_reg_i_30_n_0,carry_s1_reg_i_30_n_1,carry_s1_reg_i_30_n_2,carry_s1_reg_i_30_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_30_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_36_n_0,carry_s1_i_37_n_0,carry_s1_i_38_n_0,carry_s1_i_39_n_0}));
  CARRY4 carry_s1_reg_i_35
       (.CI(carry_s1_reg_i_40_n_0),
        .CO({carry_s1_reg_i_35_n_0,carry_s1_reg_i_35_n_1,carry_s1_reg_i_35_n_2,carry_s1_reg_i_35_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_35_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_41_n_0,carry_s1_i_42_n_0,carry_s1_i_43_n_0,carry_s1_i_44_n_0}));
  CARRY4 carry_s1_reg_i_40
       (.CI(carry_s1_reg_i_45_n_0),
        .CO({carry_s1_reg_i_40_n_0,carry_s1_reg_i_40_n_1,carry_s1_reg_i_40_n_2,carry_s1_reg_i_40_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_40_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_46_n_0,carry_s1_i_47_n_0,carry_s1_i_48_n_0,carry_s1_i_49_n_0}));
  CARRY4 carry_s1_reg_i_45
       (.CI(carry_s1_reg_i_50_n_0),
        .CO({carry_s1_reg_i_45_n_0,carry_s1_reg_i_45_n_1,carry_s1_reg_i_45_n_2,carry_s1_reg_i_45_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_45_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_51_n_0,carry_s1_i_52_n_0,carry_s1_i_53_n_0,carry_s1_i_54_n_0}));
  CARRY4 carry_s1_reg_i_5
       (.CI(carry_s1_reg_i_10_n_0),
        .CO({carry_s1_reg_i_5_n_0,carry_s1_reg_i_5_n_1,carry_s1_reg_i_5_n_2,carry_s1_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_5_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_11_n_0,carry_s1_i_12_n_0,carry_s1_i_13_n_0,carry_s1_i_14_n_0}));
  CARRY4 carry_s1_reg_i_50
       (.CI(carry_s1_reg_i_55_n_0),
        .CO({carry_s1_reg_i_50_n_0,carry_s1_reg_i_50_n_1,carry_s1_reg_i_50_n_2,carry_s1_reg_i_50_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_50_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_56_n_0,carry_s1_i_57_n_0,carry_s1_i_58_n_0,carry_s1_i_59_n_0}));
  CARRY4 carry_s1_reg_i_55
       (.CI(1'b0),
        .CO({carry_s1_reg_i_55_n_0,carry_s1_reg_i_55_n_1,carry_s1_reg_i_55_n_2,carry_s1_reg_i_55_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_55_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_60_n_0,carry_s1_i_61_n_0,carry_s1_i_62_n_0,carry_s1_i_63_n_0}));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_13 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_14
   (s,
    E,
    ap_clk,
    Q,
    tmp_101_reg_1858);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_101_reg_1858;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [50:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_11__4_n_0;
  wire carry_s1_i_12__4_n_0;
  wire carry_s1_i_13__4_n_0;
  wire carry_s1_i_14__4_n_0;
  wire carry_s1_i_16__4_n_0;
  wire carry_s1_i_17__4_n_0;
  wire carry_s1_i_18__4_n_0;
  wire carry_s1_i_19__4_n_0;
  wire carry_s1_i_21__4_n_0;
  wire carry_s1_i_22__4_n_0;
  wire carry_s1_i_23__4_n_0;
  wire carry_s1_i_24__4_n_0;
  wire carry_s1_i_26__4_n_0;
  wire carry_s1_i_27__4_n_0;
  wire carry_s1_i_28__4_n_0;
  wire carry_s1_i_29__4_n_0;
  wire carry_s1_i_31__4_n_0;
  wire carry_s1_i_32__4_n_0;
  wire carry_s1_i_33__4_n_0;
  wire carry_s1_i_34__4_n_0;
  wire carry_s1_i_36__4_n_0;
  wire carry_s1_i_37__4_n_0;
  wire carry_s1_i_38__4_n_0;
  wire carry_s1_i_39__4_n_0;
  wire carry_s1_i_3__4_n_0;
  wire carry_s1_i_41__4_n_0;
  wire carry_s1_i_42__4_n_0;
  wire carry_s1_i_43__4_n_0;
  wire carry_s1_i_44__4_n_0;
  wire carry_s1_i_46__4_n_0;
  wire carry_s1_i_47__4_n_0;
  wire carry_s1_i_48__4_n_0;
  wire carry_s1_i_49__4_n_0;
  wire carry_s1_i_4__4_n_0;
  wire carry_s1_i_51__4_n_0;
  wire carry_s1_i_52__4_n_0;
  wire carry_s1_i_53__4_n_0;
  wire carry_s1_i_54__4_n_0;
  wire carry_s1_i_56__4_n_0;
  wire carry_s1_i_57__4_n_0;
  wire carry_s1_i_58__4_n_0;
  wire carry_s1_i_59__4_n_0;
  wire carry_s1_i_60__4_n_0;
  wire carry_s1_i_61__4_n_0;
  wire carry_s1_i_62__4_n_0;
  wire carry_s1_i_63__4_n_0;
  wire carry_s1_i_6__4_n_0;
  wire carry_s1_i_7__4_n_0;
  wire carry_s1_i_8__4_n_0;
  wire carry_s1_i_9__4_n_0;
  wire carry_s1_reg_i_10__4_n_0;
  wire carry_s1_reg_i_10__4_n_1;
  wire carry_s1_reg_i_10__4_n_2;
  wire carry_s1_reg_i_10__4_n_3;
  wire carry_s1_reg_i_15__4_n_0;
  wire carry_s1_reg_i_15__4_n_1;
  wire carry_s1_reg_i_15__4_n_2;
  wire carry_s1_reg_i_15__4_n_3;
  wire carry_s1_reg_i_1__4_n_3;
  wire carry_s1_reg_i_20__4_n_0;
  wire carry_s1_reg_i_20__4_n_1;
  wire carry_s1_reg_i_20__4_n_2;
  wire carry_s1_reg_i_20__4_n_3;
  wire carry_s1_reg_i_25__4_n_0;
  wire carry_s1_reg_i_25__4_n_1;
  wire carry_s1_reg_i_25__4_n_2;
  wire carry_s1_reg_i_25__4_n_3;
  wire carry_s1_reg_i_2__4_n_0;
  wire carry_s1_reg_i_2__4_n_1;
  wire carry_s1_reg_i_2__4_n_2;
  wire carry_s1_reg_i_2__4_n_3;
  wire carry_s1_reg_i_30__4_n_0;
  wire carry_s1_reg_i_30__4_n_1;
  wire carry_s1_reg_i_30__4_n_2;
  wire carry_s1_reg_i_30__4_n_3;
  wire carry_s1_reg_i_35__4_n_0;
  wire carry_s1_reg_i_35__4_n_1;
  wire carry_s1_reg_i_35__4_n_2;
  wire carry_s1_reg_i_35__4_n_3;
  wire carry_s1_reg_i_40__4_n_0;
  wire carry_s1_reg_i_40__4_n_1;
  wire carry_s1_reg_i_40__4_n_2;
  wire carry_s1_reg_i_40__4_n_3;
  wire carry_s1_reg_i_45__4_n_0;
  wire carry_s1_reg_i_45__4_n_1;
  wire carry_s1_reg_i_45__4_n_2;
  wire carry_s1_reg_i_45__4_n_3;
  wire carry_s1_reg_i_50__4_n_0;
  wire carry_s1_reg_i_50__4_n_1;
  wire carry_s1_reg_i_50__4_n_2;
  wire carry_s1_reg_i_50__4_n_3;
  wire carry_s1_reg_i_55__4_n_0;
  wire carry_s1_reg_i_55__4_n_1;
  wire carry_s1_reg_i_55__4_n_2;
  wire carry_s1_reg_i_55__4_n_3;
  wire carry_s1_reg_i_5__4_n_0;
  wire carry_s1_reg_i_5__4_n_1;
  wire carry_s1_reg_i_5__4_n_2;
  wire carry_s1_reg_i_5__4_n_3;
  wire facout_s1;
  wire [50:0]p_0_in;
  wire [32:0]s;
  wire [32:0]tmp_101_reg_1858;
  wire [3:0]NLW_carry_s1_reg_i_10__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_15__4_O_UNCONNECTED;
  wire [3:2]NLW_carry_s1_reg_i_1__4_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_20__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_25__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_30__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_35__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_40__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_45__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_50__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_55__4_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_5__4_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__4 
       (.I0(Q[50]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__4 
       (.I0(Q[60]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__4 
       (.I0(Q[61]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__4 
       (.I0(Q[62]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__4 
       (.I0(Q[63]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__4 
       (.I0(Q[64]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__4 
       (.I0(Q[65]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__4 
       (.I0(Q[66]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__4 
       (.I0(Q[67]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__4 
       (.I0(tmp_101_reg_1858[0]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__4 
       (.I0(tmp_101_reg_1858[1]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__4 
       (.I0(Q[51]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__4 
       (.I0(tmp_101_reg_1858[2]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__4 
       (.I0(tmp_101_reg_1858[3]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__4 
       (.I0(tmp_101_reg_1858[4]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__4 
       (.I0(tmp_101_reg_1858[5]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__4 
       (.I0(tmp_101_reg_1858[6]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__4 
       (.I0(tmp_101_reg_1858[7]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__4 
       (.I0(tmp_101_reg_1858[8]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__4 
       (.I0(tmp_101_reg_1858[9]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__4 
       (.I0(tmp_101_reg_1858[10]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__4 
       (.I0(tmp_101_reg_1858[11]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__4 
       (.I0(Q[52]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__4 
       (.I0(tmp_101_reg_1858[12]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__4 
       (.I0(tmp_101_reg_1858[13]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__4 
       (.I0(tmp_101_reg_1858[14]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__4 
       (.I0(tmp_101_reg_1858[15]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__4 
       (.I0(tmp_101_reg_1858[16]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__4 
       (.I0(tmp_101_reg_1858[17]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__4 
       (.I0(tmp_101_reg_1858[18]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__4 
       (.I0(tmp_101_reg_1858[19]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__4 
       (.I0(tmp_101_reg_1858[20]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__4 
       (.I0(tmp_101_reg_1858[21]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__4 
       (.I0(Q[53]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__4 
       (.I0(tmp_101_reg_1858[22]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__4 
       (.I0(tmp_101_reg_1858[23]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__4 
       (.I0(tmp_101_reg_1858[24]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1__4 
       (.I0(tmp_101_reg_1858[25]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1__4 
       (.I0(tmp_101_reg_1858[26]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1__4 
       (.I0(tmp_101_reg_1858[27]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1__4 
       (.I0(tmp_101_reg_1858[28]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1__4 
       (.I0(tmp_101_reg_1858[29]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1__4 
       (.I0(tmp_101_reg_1858[30]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1__4 
       (.I0(tmp_101_reg_1858[31]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__4 
       (.I0(Q[54]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_2__4 
       (.I0(tmp_101_reg_1858[32]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__4 
       (.I0(Q[55]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__4 
       (.I0(Q[56]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__4 
       (.I0(Q[57]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__4 
       (.I0(Q[58]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__4 
       (.I0(Q[59]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__4
       (.I0(Q[43]),
        .O(carry_s1_i_11__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12__4
       (.I0(Q[42]),
        .O(carry_s1_i_12__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__4
       (.I0(Q[41]),
        .O(carry_s1_i_13__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__4
       (.I0(Q[40]),
        .O(carry_s1_i_14__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__4
       (.I0(Q[39]),
        .O(carry_s1_i_16__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17__4
       (.I0(Q[38]),
        .O(carry_s1_i_17__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__4
       (.I0(Q[37]),
        .O(carry_s1_i_18__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__4
       (.I0(Q[36]),
        .O(carry_s1_i_19__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__4
       (.I0(Q[35]),
        .O(carry_s1_i_21__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22__4
       (.I0(Q[34]),
        .O(carry_s1_i_22__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__4
       (.I0(Q[33]),
        .O(carry_s1_i_23__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__4
       (.I0(Q[32]),
        .O(carry_s1_i_24__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__4
       (.I0(Q[31]),
        .O(carry_s1_i_26__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27__4
       (.I0(Q[30]),
        .O(carry_s1_i_27__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__4
       (.I0(Q[29]),
        .O(carry_s1_i_28__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__4
       (.I0(Q[28]),
        .O(carry_s1_i_29__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__4
       (.I0(Q[27]),
        .O(carry_s1_i_31__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32__4
       (.I0(Q[26]),
        .O(carry_s1_i_32__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__4
       (.I0(Q[25]),
        .O(carry_s1_i_33__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__4
       (.I0(Q[24]),
        .O(carry_s1_i_34__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__4
       (.I0(Q[23]),
        .O(carry_s1_i_36__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37__4
       (.I0(Q[22]),
        .O(carry_s1_i_37__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__4
       (.I0(Q[21]),
        .O(carry_s1_i_38__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__4
       (.I0(Q[20]),
        .O(carry_s1_i_39__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__4
       (.I0(Q[49]),
        .O(carry_s1_i_3__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__4
       (.I0(Q[19]),
        .O(carry_s1_i_41__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42__4
       (.I0(Q[18]),
        .O(carry_s1_i_42__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__4
       (.I0(Q[17]),
        .O(carry_s1_i_43__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__4
       (.I0(Q[16]),
        .O(carry_s1_i_44__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__4
       (.I0(Q[15]),
        .O(carry_s1_i_46__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47__4
       (.I0(Q[14]),
        .O(carry_s1_i_47__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__4
       (.I0(Q[13]),
        .O(carry_s1_i_48__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__4
       (.I0(Q[12]),
        .O(carry_s1_i_49__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__4
       (.I0(Q[48]),
        .O(carry_s1_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__4
       (.I0(Q[11]),
        .O(carry_s1_i_51__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__4
       (.I0(Q[10]),
        .O(carry_s1_i_52__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__4
       (.I0(Q[9]),
        .O(carry_s1_i_53__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__4
       (.I0(Q[8]),
        .O(carry_s1_i_54__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_56__4
       (.I0(Q[7]),
        .O(carry_s1_i_56__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57__4
       (.I0(Q[6]),
        .O(carry_s1_i_57__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58__4
       (.I0(Q[5]),
        .O(carry_s1_i_58__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59__4
       (.I0(Q[4]),
        .O(carry_s1_i_59__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60__4
       (.I0(Q[3]),
        .O(carry_s1_i_60__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_61__4
       (.I0(Q[2]),
        .O(carry_s1_i_61__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62__4
       (.I0(Q[1]),
        .O(carry_s1_i_62__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63__4
       (.I0(Q[0]),
        .O(carry_s1_i_63__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__4
       (.I0(Q[47]),
        .O(carry_s1_i_6__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7__4
       (.I0(Q[46]),
        .O(carry_s1_i_7__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__4
       (.I0(Q[45]),
        .O(carry_s1_i_8__4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__4
       (.I0(Q[44]),
        .O(carry_s1_i_9__4_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_10__4
       (.CI(carry_s1_reg_i_15__4_n_0),
        .CO({carry_s1_reg_i_10__4_n_0,carry_s1_reg_i_10__4_n_1,carry_s1_reg_i_10__4_n_2,carry_s1_reg_i_10__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_10__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_16__4_n_0,carry_s1_i_17__4_n_0,carry_s1_i_18__4_n_0,carry_s1_i_19__4_n_0}));
  CARRY4 carry_s1_reg_i_15__4
       (.CI(carry_s1_reg_i_20__4_n_0),
        .CO({carry_s1_reg_i_15__4_n_0,carry_s1_reg_i_15__4_n_1,carry_s1_reg_i_15__4_n_2,carry_s1_reg_i_15__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_15__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_21__4_n_0,carry_s1_i_22__4_n_0,carry_s1_i_23__4_n_0,carry_s1_i_24__4_n_0}));
  CARRY4 carry_s1_reg_i_1__4
       (.CI(carry_s1_reg_i_2__4_n_0),
        .CO({NLW_carry_s1_reg_i_1__4_CO_UNCONNECTED[3:2],facout_s1,carry_s1_reg_i_1__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,carry_s1_i_3__4_n_0,carry_s1_i_4__4_n_0}));
  CARRY4 carry_s1_reg_i_20__4
       (.CI(carry_s1_reg_i_25__4_n_0),
        .CO({carry_s1_reg_i_20__4_n_0,carry_s1_reg_i_20__4_n_1,carry_s1_reg_i_20__4_n_2,carry_s1_reg_i_20__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_20__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_26__4_n_0,carry_s1_i_27__4_n_0,carry_s1_i_28__4_n_0,carry_s1_i_29__4_n_0}));
  CARRY4 carry_s1_reg_i_25__4
       (.CI(carry_s1_reg_i_30__4_n_0),
        .CO({carry_s1_reg_i_25__4_n_0,carry_s1_reg_i_25__4_n_1,carry_s1_reg_i_25__4_n_2,carry_s1_reg_i_25__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_25__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_31__4_n_0,carry_s1_i_32__4_n_0,carry_s1_i_33__4_n_0,carry_s1_i_34__4_n_0}));
  CARRY4 carry_s1_reg_i_2__4
       (.CI(carry_s1_reg_i_5__4_n_0),
        .CO({carry_s1_reg_i_2__4_n_0,carry_s1_reg_i_2__4_n_1,carry_s1_reg_i_2__4_n_2,carry_s1_reg_i_2__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_6__4_n_0,carry_s1_i_7__4_n_0,carry_s1_i_8__4_n_0,carry_s1_i_9__4_n_0}));
  CARRY4 carry_s1_reg_i_30__4
       (.CI(carry_s1_reg_i_35__4_n_0),
        .CO({carry_s1_reg_i_30__4_n_0,carry_s1_reg_i_30__4_n_1,carry_s1_reg_i_30__4_n_2,carry_s1_reg_i_30__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_30__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_36__4_n_0,carry_s1_i_37__4_n_0,carry_s1_i_38__4_n_0,carry_s1_i_39__4_n_0}));
  CARRY4 carry_s1_reg_i_35__4
       (.CI(carry_s1_reg_i_40__4_n_0),
        .CO({carry_s1_reg_i_35__4_n_0,carry_s1_reg_i_35__4_n_1,carry_s1_reg_i_35__4_n_2,carry_s1_reg_i_35__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_35__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_41__4_n_0,carry_s1_i_42__4_n_0,carry_s1_i_43__4_n_0,carry_s1_i_44__4_n_0}));
  CARRY4 carry_s1_reg_i_40__4
       (.CI(carry_s1_reg_i_45__4_n_0),
        .CO({carry_s1_reg_i_40__4_n_0,carry_s1_reg_i_40__4_n_1,carry_s1_reg_i_40__4_n_2,carry_s1_reg_i_40__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_40__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_46__4_n_0,carry_s1_i_47__4_n_0,carry_s1_i_48__4_n_0,carry_s1_i_49__4_n_0}));
  CARRY4 carry_s1_reg_i_45__4
       (.CI(carry_s1_reg_i_50__4_n_0),
        .CO({carry_s1_reg_i_45__4_n_0,carry_s1_reg_i_45__4_n_1,carry_s1_reg_i_45__4_n_2,carry_s1_reg_i_45__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_45__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_51__4_n_0,carry_s1_i_52__4_n_0,carry_s1_i_53__4_n_0,carry_s1_i_54__4_n_0}));
  CARRY4 carry_s1_reg_i_50__4
       (.CI(carry_s1_reg_i_55__4_n_0),
        .CO({carry_s1_reg_i_50__4_n_0,carry_s1_reg_i_50__4_n_1,carry_s1_reg_i_50__4_n_2,carry_s1_reg_i_50__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_50__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_56__4_n_0,carry_s1_i_57__4_n_0,carry_s1_i_58__4_n_0,carry_s1_i_59__4_n_0}));
  CARRY4 carry_s1_reg_i_55__4
       (.CI(1'b0),
        .CO({carry_s1_reg_i_55__4_n_0,carry_s1_reg_i_55__4_n_1,carry_s1_reg_i_55__4_n_2,carry_s1_reg_i_55__4_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_55__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_60__4_n_0,carry_s1_i_61__4_n_0,carry_s1_i_62__4_n_0,carry_s1_i_63__4_n_0}));
  CARRY4 carry_s1_reg_i_5__4
       (.CI(carry_s1_reg_i_10__4_n_0),
        .CO({carry_s1_reg_i_5__4_n_0,carry_s1_reg_i_5__4_n_1,carry_s1_reg_i_5__4_n_2,carry_s1_reg_i_5__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_5__4_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_11__4_n_0,carry_s1_i_12__4_n_0,carry_s1_i_13__4_n_0,carry_s1_i_14__4_n_0}));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_15 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_16
   (s,
    E,
    ap_clk,
    Q,
    tmp_93_reg_1802);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_93_reg_1802;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [50:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_11__3_n_0;
  wire carry_s1_i_12__3_n_0;
  wire carry_s1_i_13__3_n_0;
  wire carry_s1_i_14__3_n_0;
  wire carry_s1_i_16__3_n_0;
  wire carry_s1_i_17__3_n_0;
  wire carry_s1_i_18__3_n_0;
  wire carry_s1_i_19__3_n_0;
  wire carry_s1_i_21__3_n_0;
  wire carry_s1_i_22__3_n_0;
  wire carry_s1_i_23__3_n_0;
  wire carry_s1_i_24__3_n_0;
  wire carry_s1_i_26__3_n_0;
  wire carry_s1_i_27__3_n_0;
  wire carry_s1_i_28__3_n_0;
  wire carry_s1_i_29__3_n_0;
  wire carry_s1_i_31__3_n_0;
  wire carry_s1_i_32__3_n_0;
  wire carry_s1_i_33__3_n_0;
  wire carry_s1_i_34__3_n_0;
  wire carry_s1_i_36__3_n_0;
  wire carry_s1_i_37__3_n_0;
  wire carry_s1_i_38__3_n_0;
  wire carry_s1_i_39__3_n_0;
  wire carry_s1_i_3__3_n_0;
  wire carry_s1_i_41__3_n_0;
  wire carry_s1_i_42__3_n_0;
  wire carry_s1_i_43__3_n_0;
  wire carry_s1_i_44__3_n_0;
  wire carry_s1_i_46__3_n_0;
  wire carry_s1_i_47__3_n_0;
  wire carry_s1_i_48__3_n_0;
  wire carry_s1_i_49__3_n_0;
  wire carry_s1_i_4__3_n_0;
  wire carry_s1_i_51__3_n_0;
  wire carry_s1_i_52__3_n_0;
  wire carry_s1_i_53__3_n_0;
  wire carry_s1_i_54__3_n_0;
  wire carry_s1_i_56__3_n_0;
  wire carry_s1_i_57__3_n_0;
  wire carry_s1_i_58__3_n_0;
  wire carry_s1_i_59__3_n_0;
  wire carry_s1_i_60__3_n_0;
  wire carry_s1_i_61__3_n_0;
  wire carry_s1_i_62__3_n_0;
  wire carry_s1_i_63__3_n_0;
  wire carry_s1_i_6__3_n_0;
  wire carry_s1_i_7__3_n_0;
  wire carry_s1_i_8__3_n_0;
  wire carry_s1_i_9__3_n_0;
  wire carry_s1_reg_i_10__3_n_0;
  wire carry_s1_reg_i_10__3_n_1;
  wire carry_s1_reg_i_10__3_n_2;
  wire carry_s1_reg_i_10__3_n_3;
  wire carry_s1_reg_i_15__3_n_0;
  wire carry_s1_reg_i_15__3_n_1;
  wire carry_s1_reg_i_15__3_n_2;
  wire carry_s1_reg_i_15__3_n_3;
  wire carry_s1_reg_i_1__3_n_3;
  wire carry_s1_reg_i_20__3_n_0;
  wire carry_s1_reg_i_20__3_n_1;
  wire carry_s1_reg_i_20__3_n_2;
  wire carry_s1_reg_i_20__3_n_3;
  wire carry_s1_reg_i_25__3_n_0;
  wire carry_s1_reg_i_25__3_n_1;
  wire carry_s1_reg_i_25__3_n_2;
  wire carry_s1_reg_i_25__3_n_3;
  wire carry_s1_reg_i_2__3_n_0;
  wire carry_s1_reg_i_2__3_n_1;
  wire carry_s1_reg_i_2__3_n_2;
  wire carry_s1_reg_i_2__3_n_3;
  wire carry_s1_reg_i_30__3_n_0;
  wire carry_s1_reg_i_30__3_n_1;
  wire carry_s1_reg_i_30__3_n_2;
  wire carry_s1_reg_i_30__3_n_3;
  wire carry_s1_reg_i_35__3_n_0;
  wire carry_s1_reg_i_35__3_n_1;
  wire carry_s1_reg_i_35__3_n_2;
  wire carry_s1_reg_i_35__3_n_3;
  wire carry_s1_reg_i_40__3_n_0;
  wire carry_s1_reg_i_40__3_n_1;
  wire carry_s1_reg_i_40__3_n_2;
  wire carry_s1_reg_i_40__3_n_3;
  wire carry_s1_reg_i_45__3_n_0;
  wire carry_s1_reg_i_45__3_n_1;
  wire carry_s1_reg_i_45__3_n_2;
  wire carry_s1_reg_i_45__3_n_3;
  wire carry_s1_reg_i_50__3_n_0;
  wire carry_s1_reg_i_50__3_n_1;
  wire carry_s1_reg_i_50__3_n_2;
  wire carry_s1_reg_i_50__3_n_3;
  wire carry_s1_reg_i_55__3_n_0;
  wire carry_s1_reg_i_55__3_n_1;
  wire carry_s1_reg_i_55__3_n_2;
  wire carry_s1_reg_i_55__3_n_3;
  wire carry_s1_reg_i_5__3_n_0;
  wire carry_s1_reg_i_5__3_n_1;
  wire carry_s1_reg_i_5__3_n_2;
  wire carry_s1_reg_i_5__3_n_3;
  wire facout_s1;
  wire [50:0]p_0_in;
  wire [32:0]s;
  wire [32:0]tmp_93_reg_1802;
  wire [3:0]NLW_carry_s1_reg_i_10__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_15__3_O_UNCONNECTED;
  wire [3:2]NLW_carry_s1_reg_i_1__3_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_20__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_25__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_30__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_35__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_40__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_45__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_50__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_55__3_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_5__3_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__3 
       (.I0(Q[50]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__3 
       (.I0(Q[60]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__3 
       (.I0(Q[61]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__3 
       (.I0(Q[62]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__3 
       (.I0(Q[63]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__3 
       (.I0(Q[64]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__3 
       (.I0(Q[65]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__3 
       (.I0(Q[66]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__3 
       (.I0(Q[67]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__3 
       (.I0(tmp_93_reg_1802[0]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__3 
       (.I0(tmp_93_reg_1802[1]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__3 
       (.I0(Q[51]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__3 
       (.I0(tmp_93_reg_1802[2]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__3 
       (.I0(tmp_93_reg_1802[3]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__3 
       (.I0(tmp_93_reg_1802[4]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__3 
       (.I0(tmp_93_reg_1802[5]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__3 
       (.I0(tmp_93_reg_1802[6]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__3 
       (.I0(tmp_93_reg_1802[7]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__3 
       (.I0(tmp_93_reg_1802[8]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__3 
       (.I0(tmp_93_reg_1802[9]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__3 
       (.I0(tmp_93_reg_1802[10]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__3 
       (.I0(tmp_93_reg_1802[11]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__3 
       (.I0(Q[52]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__3 
       (.I0(tmp_93_reg_1802[12]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__3 
       (.I0(tmp_93_reg_1802[13]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__3 
       (.I0(tmp_93_reg_1802[14]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__3 
       (.I0(tmp_93_reg_1802[15]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__3 
       (.I0(tmp_93_reg_1802[16]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__3 
       (.I0(tmp_93_reg_1802[17]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__3 
       (.I0(tmp_93_reg_1802[18]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__3 
       (.I0(tmp_93_reg_1802[19]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__3 
       (.I0(tmp_93_reg_1802[20]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__3 
       (.I0(tmp_93_reg_1802[21]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__3 
       (.I0(Q[53]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__3 
       (.I0(tmp_93_reg_1802[22]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__3 
       (.I0(tmp_93_reg_1802[23]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__3 
       (.I0(tmp_93_reg_1802[24]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1__3 
       (.I0(tmp_93_reg_1802[25]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1__3 
       (.I0(tmp_93_reg_1802[26]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1__3 
       (.I0(tmp_93_reg_1802[27]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1__3 
       (.I0(tmp_93_reg_1802[28]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1__3 
       (.I0(tmp_93_reg_1802[29]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1__3 
       (.I0(tmp_93_reg_1802[30]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1__3 
       (.I0(tmp_93_reg_1802[31]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__3 
       (.I0(Q[54]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_2__3 
       (.I0(tmp_93_reg_1802[32]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__3 
       (.I0(Q[55]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__3 
       (.I0(Q[56]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__3 
       (.I0(Q[57]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__3 
       (.I0(Q[58]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__3 
       (.I0(Q[59]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__3
       (.I0(Q[43]),
        .O(carry_s1_i_11__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12__3
       (.I0(Q[42]),
        .O(carry_s1_i_12__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__3
       (.I0(Q[41]),
        .O(carry_s1_i_13__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__3
       (.I0(Q[40]),
        .O(carry_s1_i_14__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__3
       (.I0(Q[39]),
        .O(carry_s1_i_16__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17__3
       (.I0(Q[38]),
        .O(carry_s1_i_17__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__3
       (.I0(Q[37]),
        .O(carry_s1_i_18__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__3
       (.I0(Q[36]),
        .O(carry_s1_i_19__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__3
       (.I0(Q[35]),
        .O(carry_s1_i_21__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22__3
       (.I0(Q[34]),
        .O(carry_s1_i_22__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__3
       (.I0(Q[33]),
        .O(carry_s1_i_23__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__3
       (.I0(Q[32]),
        .O(carry_s1_i_24__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__3
       (.I0(Q[31]),
        .O(carry_s1_i_26__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27__3
       (.I0(Q[30]),
        .O(carry_s1_i_27__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__3
       (.I0(Q[29]),
        .O(carry_s1_i_28__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__3
       (.I0(Q[28]),
        .O(carry_s1_i_29__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__3
       (.I0(Q[27]),
        .O(carry_s1_i_31__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32__3
       (.I0(Q[26]),
        .O(carry_s1_i_32__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__3
       (.I0(Q[25]),
        .O(carry_s1_i_33__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__3
       (.I0(Q[24]),
        .O(carry_s1_i_34__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__3
       (.I0(Q[23]),
        .O(carry_s1_i_36__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37__3
       (.I0(Q[22]),
        .O(carry_s1_i_37__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__3
       (.I0(Q[21]),
        .O(carry_s1_i_38__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__3
       (.I0(Q[20]),
        .O(carry_s1_i_39__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__3
       (.I0(Q[49]),
        .O(carry_s1_i_3__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__3
       (.I0(Q[19]),
        .O(carry_s1_i_41__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42__3
       (.I0(Q[18]),
        .O(carry_s1_i_42__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__3
       (.I0(Q[17]),
        .O(carry_s1_i_43__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__3
       (.I0(Q[16]),
        .O(carry_s1_i_44__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__3
       (.I0(Q[15]),
        .O(carry_s1_i_46__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47__3
       (.I0(Q[14]),
        .O(carry_s1_i_47__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__3
       (.I0(Q[13]),
        .O(carry_s1_i_48__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__3
       (.I0(Q[12]),
        .O(carry_s1_i_49__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__3
       (.I0(Q[48]),
        .O(carry_s1_i_4__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__3
       (.I0(Q[11]),
        .O(carry_s1_i_51__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__3
       (.I0(Q[10]),
        .O(carry_s1_i_52__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__3
       (.I0(Q[9]),
        .O(carry_s1_i_53__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__3
       (.I0(Q[8]),
        .O(carry_s1_i_54__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_56__3
       (.I0(Q[7]),
        .O(carry_s1_i_56__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57__3
       (.I0(Q[6]),
        .O(carry_s1_i_57__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58__3
       (.I0(Q[5]),
        .O(carry_s1_i_58__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59__3
       (.I0(Q[4]),
        .O(carry_s1_i_59__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60__3
       (.I0(Q[3]),
        .O(carry_s1_i_60__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_61__3
       (.I0(Q[2]),
        .O(carry_s1_i_61__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62__3
       (.I0(Q[1]),
        .O(carry_s1_i_62__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63__3
       (.I0(Q[0]),
        .O(carry_s1_i_63__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__3
       (.I0(Q[47]),
        .O(carry_s1_i_6__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7__3
       (.I0(Q[46]),
        .O(carry_s1_i_7__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__3
       (.I0(Q[45]),
        .O(carry_s1_i_8__3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__3
       (.I0(Q[44]),
        .O(carry_s1_i_9__3_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_10__3
       (.CI(carry_s1_reg_i_15__3_n_0),
        .CO({carry_s1_reg_i_10__3_n_0,carry_s1_reg_i_10__3_n_1,carry_s1_reg_i_10__3_n_2,carry_s1_reg_i_10__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_10__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_16__3_n_0,carry_s1_i_17__3_n_0,carry_s1_i_18__3_n_0,carry_s1_i_19__3_n_0}));
  CARRY4 carry_s1_reg_i_15__3
       (.CI(carry_s1_reg_i_20__3_n_0),
        .CO({carry_s1_reg_i_15__3_n_0,carry_s1_reg_i_15__3_n_1,carry_s1_reg_i_15__3_n_2,carry_s1_reg_i_15__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_15__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_21__3_n_0,carry_s1_i_22__3_n_0,carry_s1_i_23__3_n_0,carry_s1_i_24__3_n_0}));
  CARRY4 carry_s1_reg_i_1__3
       (.CI(carry_s1_reg_i_2__3_n_0),
        .CO({NLW_carry_s1_reg_i_1__3_CO_UNCONNECTED[3:2],facout_s1,carry_s1_reg_i_1__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,carry_s1_i_3__3_n_0,carry_s1_i_4__3_n_0}));
  CARRY4 carry_s1_reg_i_20__3
       (.CI(carry_s1_reg_i_25__3_n_0),
        .CO({carry_s1_reg_i_20__3_n_0,carry_s1_reg_i_20__3_n_1,carry_s1_reg_i_20__3_n_2,carry_s1_reg_i_20__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_20__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_26__3_n_0,carry_s1_i_27__3_n_0,carry_s1_i_28__3_n_0,carry_s1_i_29__3_n_0}));
  CARRY4 carry_s1_reg_i_25__3
       (.CI(carry_s1_reg_i_30__3_n_0),
        .CO({carry_s1_reg_i_25__3_n_0,carry_s1_reg_i_25__3_n_1,carry_s1_reg_i_25__3_n_2,carry_s1_reg_i_25__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_25__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_31__3_n_0,carry_s1_i_32__3_n_0,carry_s1_i_33__3_n_0,carry_s1_i_34__3_n_0}));
  CARRY4 carry_s1_reg_i_2__3
       (.CI(carry_s1_reg_i_5__3_n_0),
        .CO({carry_s1_reg_i_2__3_n_0,carry_s1_reg_i_2__3_n_1,carry_s1_reg_i_2__3_n_2,carry_s1_reg_i_2__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_6__3_n_0,carry_s1_i_7__3_n_0,carry_s1_i_8__3_n_0,carry_s1_i_9__3_n_0}));
  CARRY4 carry_s1_reg_i_30__3
       (.CI(carry_s1_reg_i_35__3_n_0),
        .CO({carry_s1_reg_i_30__3_n_0,carry_s1_reg_i_30__3_n_1,carry_s1_reg_i_30__3_n_2,carry_s1_reg_i_30__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_30__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_36__3_n_0,carry_s1_i_37__3_n_0,carry_s1_i_38__3_n_0,carry_s1_i_39__3_n_0}));
  CARRY4 carry_s1_reg_i_35__3
       (.CI(carry_s1_reg_i_40__3_n_0),
        .CO({carry_s1_reg_i_35__3_n_0,carry_s1_reg_i_35__3_n_1,carry_s1_reg_i_35__3_n_2,carry_s1_reg_i_35__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_35__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_41__3_n_0,carry_s1_i_42__3_n_0,carry_s1_i_43__3_n_0,carry_s1_i_44__3_n_0}));
  CARRY4 carry_s1_reg_i_40__3
       (.CI(carry_s1_reg_i_45__3_n_0),
        .CO({carry_s1_reg_i_40__3_n_0,carry_s1_reg_i_40__3_n_1,carry_s1_reg_i_40__3_n_2,carry_s1_reg_i_40__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_40__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_46__3_n_0,carry_s1_i_47__3_n_0,carry_s1_i_48__3_n_0,carry_s1_i_49__3_n_0}));
  CARRY4 carry_s1_reg_i_45__3
       (.CI(carry_s1_reg_i_50__3_n_0),
        .CO({carry_s1_reg_i_45__3_n_0,carry_s1_reg_i_45__3_n_1,carry_s1_reg_i_45__3_n_2,carry_s1_reg_i_45__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_45__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_51__3_n_0,carry_s1_i_52__3_n_0,carry_s1_i_53__3_n_0,carry_s1_i_54__3_n_0}));
  CARRY4 carry_s1_reg_i_50__3
       (.CI(carry_s1_reg_i_55__3_n_0),
        .CO({carry_s1_reg_i_50__3_n_0,carry_s1_reg_i_50__3_n_1,carry_s1_reg_i_50__3_n_2,carry_s1_reg_i_50__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_50__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_56__3_n_0,carry_s1_i_57__3_n_0,carry_s1_i_58__3_n_0,carry_s1_i_59__3_n_0}));
  CARRY4 carry_s1_reg_i_55__3
       (.CI(1'b0),
        .CO({carry_s1_reg_i_55__3_n_0,carry_s1_reg_i_55__3_n_1,carry_s1_reg_i_55__3_n_2,carry_s1_reg_i_55__3_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_55__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_60__3_n_0,carry_s1_i_61__3_n_0,carry_s1_i_62__3_n_0,carry_s1_i_63__3_n_0}));
  CARRY4 carry_s1_reg_i_5__3
       (.CI(carry_s1_reg_i_10__3_n_0),
        .CO({carry_s1_reg_i_5__3_n_0,carry_s1_reg_i_5__3_n_1,carry_s1_reg_i_5__3_n_2,carry_s1_reg_i_5__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_5__3_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_11__3_n_0,carry_s1_i_12__3_n_0,carry_s1_i_13__3_n_0,carry_s1_i_14__3_n_0}));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_17 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_18
   (s,
    E,
    ap_clk,
    Q,
    tmp_75_reg_1757);
  output [32:0]s;
  input [0:0]E;
  input ap_clk;
  input [67:0]Q;
  input [32:0]tmp_75_reg_1757;

  wire [0:0]E;
  wire [67:0]Q;
  wire ap_clk;
  wire [50:0]bin_s1;
  wire carry_s1;
  wire carry_s1_i_11__2_n_0;
  wire carry_s1_i_12__2_n_0;
  wire carry_s1_i_13__2_n_0;
  wire carry_s1_i_14__2_n_0;
  wire carry_s1_i_16__2_n_0;
  wire carry_s1_i_17__2_n_0;
  wire carry_s1_i_18__2_n_0;
  wire carry_s1_i_19__2_n_0;
  wire carry_s1_i_21__2_n_0;
  wire carry_s1_i_22__2_n_0;
  wire carry_s1_i_23__2_n_0;
  wire carry_s1_i_24__2_n_0;
  wire carry_s1_i_26__2_n_0;
  wire carry_s1_i_27__2_n_0;
  wire carry_s1_i_28__2_n_0;
  wire carry_s1_i_29__2_n_0;
  wire carry_s1_i_31__2_n_0;
  wire carry_s1_i_32__2_n_0;
  wire carry_s1_i_33__2_n_0;
  wire carry_s1_i_34__2_n_0;
  wire carry_s1_i_36__2_n_0;
  wire carry_s1_i_37__2_n_0;
  wire carry_s1_i_38__2_n_0;
  wire carry_s1_i_39__2_n_0;
  wire carry_s1_i_3__2_n_0;
  wire carry_s1_i_41__2_n_0;
  wire carry_s1_i_42__2_n_0;
  wire carry_s1_i_43__2_n_0;
  wire carry_s1_i_44__2_n_0;
  wire carry_s1_i_46__2_n_0;
  wire carry_s1_i_47__2_n_0;
  wire carry_s1_i_48__2_n_0;
  wire carry_s1_i_49__2_n_0;
  wire carry_s1_i_4__2_n_0;
  wire carry_s1_i_51__2_n_0;
  wire carry_s1_i_52__2_n_0;
  wire carry_s1_i_53__2_n_0;
  wire carry_s1_i_54__2_n_0;
  wire carry_s1_i_56__2_n_0;
  wire carry_s1_i_57__2_n_0;
  wire carry_s1_i_58__2_n_0;
  wire carry_s1_i_59__2_n_0;
  wire carry_s1_i_60__2_n_0;
  wire carry_s1_i_61__2_n_0;
  wire carry_s1_i_62__2_n_0;
  wire carry_s1_i_63__2_n_0;
  wire carry_s1_i_6__2_n_0;
  wire carry_s1_i_7__2_n_0;
  wire carry_s1_i_8__2_n_0;
  wire carry_s1_i_9__2_n_0;
  wire carry_s1_reg_i_10__2_n_0;
  wire carry_s1_reg_i_10__2_n_1;
  wire carry_s1_reg_i_10__2_n_2;
  wire carry_s1_reg_i_10__2_n_3;
  wire carry_s1_reg_i_15__2_n_0;
  wire carry_s1_reg_i_15__2_n_1;
  wire carry_s1_reg_i_15__2_n_2;
  wire carry_s1_reg_i_15__2_n_3;
  wire carry_s1_reg_i_1__2_n_3;
  wire carry_s1_reg_i_20__2_n_0;
  wire carry_s1_reg_i_20__2_n_1;
  wire carry_s1_reg_i_20__2_n_2;
  wire carry_s1_reg_i_20__2_n_3;
  wire carry_s1_reg_i_25__2_n_0;
  wire carry_s1_reg_i_25__2_n_1;
  wire carry_s1_reg_i_25__2_n_2;
  wire carry_s1_reg_i_25__2_n_3;
  wire carry_s1_reg_i_2__2_n_0;
  wire carry_s1_reg_i_2__2_n_1;
  wire carry_s1_reg_i_2__2_n_2;
  wire carry_s1_reg_i_2__2_n_3;
  wire carry_s1_reg_i_30__2_n_0;
  wire carry_s1_reg_i_30__2_n_1;
  wire carry_s1_reg_i_30__2_n_2;
  wire carry_s1_reg_i_30__2_n_3;
  wire carry_s1_reg_i_35__2_n_0;
  wire carry_s1_reg_i_35__2_n_1;
  wire carry_s1_reg_i_35__2_n_2;
  wire carry_s1_reg_i_35__2_n_3;
  wire carry_s1_reg_i_40__2_n_0;
  wire carry_s1_reg_i_40__2_n_1;
  wire carry_s1_reg_i_40__2_n_2;
  wire carry_s1_reg_i_40__2_n_3;
  wire carry_s1_reg_i_45__2_n_0;
  wire carry_s1_reg_i_45__2_n_1;
  wire carry_s1_reg_i_45__2_n_2;
  wire carry_s1_reg_i_45__2_n_3;
  wire carry_s1_reg_i_50__2_n_0;
  wire carry_s1_reg_i_50__2_n_1;
  wire carry_s1_reg_i_50__2_n_2;
  wire carry_s1_reg_i_50__2_n_3;
  wire carry_s1_reg_i_55__2_n_0;
  wire carry_s1_reg_i_55__2_n_1;
  wire carry_s1_reg_i_55__2_n_2;
  wire carry_s1_reg_i_55__2_n_3;
  wire carry_s1_reg_i_5__2_n_0;
  wire carry_s1_reg_i_5__2_n_1;
  wire carry_s1_reg_i_5__2_n_2;
  wire carry_s1_reg_i_5__2_n_3;
  wire facout_s1;
  wire [50:0]p_0_in;
  wire [32:0]s;
  wire [32:0]tmp_75_reg_1757;
  wire [3:0]NLW_carry_s1_reg_i_10__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_15__2_O_UNCONNECTED;
  wire [3:2]NLW_carry_s1_reg_i_1__2_CO_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_1__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_20__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_25__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_2__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_30__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_35__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_40__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_45__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_50__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_55__2_O_UNCONNECTED;
  wire [3:0]NLW_carry_s1_reg_i_5__2_O_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[0]_i_1__2 
       (.I0(Q[50]),
        .O(p_0_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[10]_i_1__2 
       (.I0(Q[60]),
        .O(p_0_in[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[11]_i_1__2 
       (.I0(Q[61]),
        .O(p_0_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[12]_i_1__2 
       (.I0(Q[62]),
        .O(p_0_in[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[13]_i_1__2 
       (.I0(Q[63]),
        .O(p_0_in[13]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[14]_i_1__2 
       (.I0(Q[64]),
        .O(p_0_in[14]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[15]_i_1__2 
       (.I0(Q[65]),
        .O(p_0_in[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[16]_i_1__2 
       (.I0(Q[66]),
        .O(p_0_in[16]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[17]_i_1__2 
       (.I0(Q[67]),
        .O(p_0_in[17]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[18]_i_1__2 
       (.I0(tmp_75_reg_1757[0]),
        .O(p_0_in[18]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[19]_i_1__2 
       (.I0(tmp_75_reg_1757[1]),
        .O(p_0_in[19]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[1]_i_1__2 
       (.I0(Q[51]),
        .O(p_0_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[20]_i_1__2 
       (.I0(tmp_75_reg_1757[2]),
        .O(p_0_in[20]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[21]_i_1__2 
       (.I0(tmp_75_reg_1757[3]),
        .O(p_0_in[21]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[22]_i_1__2 
       (.I0(tmp_75_reg_1757[4]),
        .O(p_0_in[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[23]_i_1__2 
       (.I0(tmp_75_reg_1757[5]),
        .O(p_0_in[23]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[24]_i_1__2 
       (.I0(tmp_75_reg_1757[6]),
        .O(p_0_in[24]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[25]_i_1__2 
       (.I0(tmp_75_reg_1757[7]),
        .O(p_0_in[25]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[26]_i_1__2 
       (.I0(tmp_75_reg_1757[8]),
        .O(p_0_in[26]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[27]_i_1__2 
       (.I0(tmp_75_reg_1757[9]),
        .O(p_0_in[27]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[28]_i_1__2 
       (.I0(tmp_75_reg_1757[10]),
        .O(p_0_in[28]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[29]_i_1__2 
       (.I0(tmp_75_reg_1757[11]),
        .O(p_0_in[29]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[2]_i_1__2 
       (.I0(Q[52]),
        .O(p_0_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[30]_i_1__2 
       (.I0(tmp_75_reg_1757[12]),
        .O(p_0_in[30]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[31]_i_1__2 
       (.I0(tmp_75_reg_1757[13]),
        .O(p_0_in[31]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[32]_i_1__2 
       (.I0(tmp_75_reg_1757[14]),
        .O(p_0_in[32]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[33]_i_1__2 
       (.I0(tmp_75_reg_1757[15]),
        .O(p_0_in[33]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[34]_i_1__2 
       (.I0(tmp_75_reg_1757[16]),
        .O(p_0_in[34]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[35]_i_1__2 
       (.I0(tmp_75_reg_1757[17]),
        .O(p_0_in[35]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[36]_i_1__2 
       (.I0(tmp_75_reg_1757[18]),
        .O(p_0_in[36]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[37]_i_1__2 
       (.I0(tmp_75_reg_1757[19]),
        .O(p_0_in[37]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[38]_i_1__2 
       (.I0(tmp_75_reg_1757[20]),
        .O(p_0_in[38]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[39]_i_1__2 
       (.I0(tmp_75_reg_1757[21]),
        .O(p_0_in[39]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[3]_i_1__2 
       (.I0(Q[53]),
        .O(p_0_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[40]_i_1__2 
       (.I0(tmp_75_reg_1757[22]),
        .O(p_0_in[40]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[41]_i_1__2 
       (.I0(tmp_75_reg_1757[23]),
        .O(p_0_in[41]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[42]_i_1__2 
       (.I0(tmp_75_reg_1757[24]),
        .O(p_0_in[42]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[43]_i_1__2 
       (.I0(tmp_75_reg_1757[25]),
        .O(p_0_in[43]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[44]_i_1__2 
       (.I0(tmp_75_reg_1757[26]),
        .O(p_0_in[44]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[45]_i_1__2 
       (.I0(tmp_75_reg_1757[27]),
        .O(p_0_in[45]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[46]_i_1__2 
       (.I0(tmp_75_reg_1757[28]),
        .O(p_0_in[46]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[47]_i_1__2 
       (.I0(tmp_75_reg_1757[29]),
        .O(p_0_in[47]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[48]_i_1__2 
       (.I0(tmp_75_reg_1757[30]),
        .O(p_0_in[48]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[49]_i_1__2 
       (.I0(tmp_75_reg_1757[31]),
        .O(p_0_in[49]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[4]_i_1__2 
       (.I0(Q[54]),
        .O(p_0_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[50]_i_2__2 
       (.I0(tmp_75_reg_1757[32]),
        .O(p_0_in[50]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[5]_i_1__2 
       (.I0(Q[55]),
        .O(p_0_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[6]_i_1__2 
       (.I0(Q[56]),
        .O(p_0_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[7]_i_1__2 
       (.I0(Q[57]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[8]_i_1__2 
       (.I0(Q[58]),
        .O(p_0_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_s1[9]_i_1__2 
       (.I0(Q[59]),
        .O(p_0_in[9]));
  FDRE \bin_s1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(bin_s1[0]),
        .R(1'b0));
  FDRE \bin_s1_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[10]),
        .Q(bin_s1[10]),
        .R(1'b0));
  FDRE \bin_s1_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[11]),
        .Q(bin_s1[11]),
        .R(1'b0));
  FDRE \bin_s1_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[12]),
        .Q(bin_s1[12]),
        .R(1'b0));
  FDRE \bin_s1_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[13]),
        .Q(bin_s1[13]),
        .R(1'b0));
  FDRE \bin_s1_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[14]),
        .Q(bin_s1[14]),
        .R(1'b0));
  FDRE \bin_s1_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[15]),
        .Q(bin_s1[15]),
        .R(1'b0));
  FDRE \bin_s1_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[16]),
        .Q(bin_s1[16]),
        .R(1'b0));
  FDRE \bin_s1_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[17]),
        .Q(bin_s1[17]),
        .R(1'b0));
  FDRE \bin_s1_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[18]),
        .Q(bin_s1[18]),
        .R(1'b0));
  FDRE \bin_s1_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[19]),
        .Q(bin_s1[19]),
        .R(1'b0));
  FDRE \bin_s1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(bin_s1[1]),
        .R(1'b0));
  FDRE \bin_s1_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[20]),
        .Q(bin_s1[20]),
        .R(1'b0));
  FDRE \bin_s1_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[21]),
        .Q(bin_s1[21]),
        .R(1'b0));
  FDRE \bin_s1_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[22]),
        .Q(bin_s1[22]),
        .R(1'b0));
  FDRE \bin_s1_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[23]),
        .Q(bin_s1[23]),
        .R(1'b0));
  FDRE \bin_s1_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[24]),
        .Q(bin_s1[24]),
        .R(1'b0));
  FDRE \bin_s1_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[25]),
        .Q(bin_s1[25]),
        .R(1'b0));
  FDRE \bin_s1_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[26]),
        .Q(bin_s1[26]),
        .R(1'b0));
  FDRE \bin_s1_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[27]),
        .Q(bin_s1[27]),
        .R(1'b0));
  FDRE \bin_s1_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[28]),
        .Q(bin_s1[28]),
        .R(1'b0));
  FDRE \bin_s1_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[29]),
        .Q(bin_s1[29]),
        .R(1'b0));
  FDRE \bin_s1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(bin_s1[2]),
        .R(1'b0));
  FDRE \bin_s1_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[30]),
        .Q(bin_s1[30]),
        .R(1'b0));
  FDRE \bin_s1_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[31]),
        .Q(bin_s1[31]),
        .R(1'b0));
  FDRE \bin_s1_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[32]),
        .Q(bin_s1[32]),
        .R(1'b0));
  FDRE \bin_s1_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[33]),
        .Q(bin_s1[33]),
        .R(1'b0));
  FDRE \bin_s1_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[34]),
        .Q(bin_s1[34]),
        .R(1'b0));
  FDRE \bin_s1_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[35]),
        .Q(bin_s1[35]),
        .R(1'b0));
  FDRE \bin_s1_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[36]),
        .Q(bin_s1[36]),
        .R(1'b0));
  FDRE \bin_s1_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[37]),
        .Q(bin_s1[37]),
        .R(1'b0));
  FDRE \bin_s1_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[38]),
        .Q(bin_s1[38]),
        .R(1'b0));
  FDRE \bin_s1_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[39]),
        .Q(bin_s1[39]),
        .R(1'b0));
  FDRE \bin_s1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(bin_s1[3]),
        .R(1'b0));
  FDRE \bin_s1_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[40]),
        .Q(bin_s1[40]),
        .R(1'b0));
  FDRE \bin_s1_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[41]),
        .Q(bin_s1[41]),
        .R(1'b0));
  FDRE \bin_s1_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[42]),
        .Q(bin_s1[42]),
        .R(1'b0));
  FDRE \bin_s1_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[43]),
        .Q(bin_s1[43]),
        .R(1'b0));
  FDRE \bin_s1_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[44]),
        .Q(bin_s1[44]),
        .R(1'b0));
  FDRE \bin_s1_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[45]),
        .Q(bin_s1[45]),
        .R(1'b0));
  FDRE \bin_s1_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[46]),
        .Q(bin_s1[46]),
        .R(1'b0));
  FDRE \bin_s1_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[47]),
        .Q(bin_s1[47]),
        .R(1'b0));
  FDRE \bin_s1_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[48]),
        .Q(bin_s1[48]),
        .R(1'b0));
  FDRE \bin_s1_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[49]),
        .Q(bin_s1[49]),
        .R(1'b0));
  FDRE \bin_s1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(bin_s1[4]),
        .R(1'b0));
  FDRE \bin_s1_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[50]),
        .Q(bin_s1[50]),
        .R(1'b0));
  FDRE \bin_s1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[5]),
        .Q(bin_s1[5]),
        .R(1'b0));
  FDRE \bin_s1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[6]),
        .Q(bin_s1[6]),
        .R(1'b0));
  FDRE \bin_s1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[7]),
        .Q(bin_s1[7]),
        .R(1'b0));
  FDRE \bin_s1_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[8]),
        .Q(bin_s1[8]),
        .R(1'b0));
  FDRE \bin_s1_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in[9]),
        .Q(bin_s1[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_11__2
       (.I0(Q[43]),
        .O(carry_s1_i_11__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_12__2
       (.I0(Q[42]),
        .O(carry_s1_i_12__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_13__2
       (.I0(Q[41]),
        .O(carry_s1_i_13__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_14__2
       (.I0(Q[40]),
        .O(carry_s1_i_14__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_16__2
       (.I0(Q[39]),
        .O(carry_s1_i_16__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_17__2
       (.I0(Q[38]),
        .O(carry_s1_i_17__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_18__2
       (.I0(Q[37]),
        .O(carry_s1_i_18__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_19__2
       (.I0(Q[36]),
        .O(carry_s1_i_19__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_21__2
       (.I0(Q[35]),
        .O(carry_s1_i_21__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_22__2
       (.I0(Q[34]),
        .O(carry_s1_i_22__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_23__2
       (.I0(Q[33]),
        .O(carry_s1_i_23__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_24__2
       (.I0(Q[32]),
        .O(carry_s1_i_24__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_26__2
       (.I0(Q[31]),
        .O(carry_s1_i_26__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_27__2
       (.I0(Q[30]),
        .O(carry_s1_i_27__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_28__2
       (.I0(Q[29]),
        .O(carry_s1_i_28__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_29__2
       (.I0(Q[28]),
        .O(carry_s1_i_29__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_31__2
       (.I0(Q[27]),
        .O(carry_s1_i_31__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_32__2
       (.I0(Q[26]),
        .O(carry_s1_i_32__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_33__2
       (.I0(Q[25]),
        .O(carry_s1_i_33__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_34__2
       (.I0(Q[24]),
        .O(carry_s1_i_34__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_36__2
       (.I0(Q[23]),
        .O(carry_s1_i_36__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_37__2
       (.I0(Q[22]),
        .O(carry_s1_i_37__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_38__2
       (.I0(Q[21]),
        .O(carry_s1_i_38__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_39__2
       (.I0(Q[20]),
        .O(carry_s1_i_39__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_3__2
       (.I0(Q[49]),
        .O(carry_s1_i_3__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_41__2
       (.I0(Q[19]),
        .O(carry_s1_i_41__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_42__2
       (.I0(Q[18]),
        .O(carry_s1_i_42__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_43__2
       (.I0(Q[17]),
        .O(carry_s1_i_43__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_44__2
       (.I0(Q[16]),
        .O(carry_s1_i_44__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_46__2
       (.I0(Q[15]),
        .O(carry_s1_i_46__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_47__2
       (.I0(Q[14]),
        .O(carry_s1_i_47__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_48__2
       (.I0(Q[13]),
        .O(carry_s1_i_48__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_49__2
       (.I0(Q[12]),
        .O(carry_s1_i_49__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_4__2
       (.I0(Q[48]),
        .O(carry_s1_i_4__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_51__2
       (.I0(Q[11]),
        .O(carry_s1_i_51__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_52__2
       (.I0(Q[10]),
        .O(carry_s1_i_52__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_53__2
       (.I0(Q[9]),
        .O(carry_s1_i_53__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_54__2
       (.I0(Q[8]),
        .O(carry_s1_i_54__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_56__2
       (.I0(Q[7]),
        .O(carry_s1_i_56__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_57__2
       (.I0(Q[6]),
        .O(carry_s1_i_57__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_58__2
       (.I0(Q[5]),
        .O(carry_s1_i_58__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_59__2
       (.I0(Q[4]),
        .O(carry_s1_i_59__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_60__2
       (.I0(Q[3]),
        .O(carry_s1_i_60__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_61__2
       (.I0(Q[2]),
        .O(carry_s1_i_61__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_62__2
       (.I0(Q[1]),
        .O(carry_s1_i_62__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_63__2
       (.I0(Q[0]),
        .O(carry_s1_i_63__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_6__2
       (.I0(Q[47]),
        .O(carry_s1_i_6__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_7__2
       (.I0(Q[46]),
        .O(carry_s1_i_7__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_8__2
       (.I0(Q[45]),
        .O(carry_s1_i_8__2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    carry_s1_i_9__2
       (.I0(Q[44]),
        .O(carry_s1_i_9__2_n_0));
  FDRE carry_s1_reg
       (.C(ap_clk),
        .CE(E),
        .D(facout_s1),
        .Q(carry_s1),
        .R(1'b0));
  CARRY4 carry_s1_reg_i_10__2
       (.CI(carry_s1_reg_i_15__2_n_0),
        .CO({carry_s1_reg_i_10__2_n_0,carry_s1_reg_i_10__2_n_1,carry_s1_reg_i_10__2_n_2,carry_s1_reg_i_10__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_10__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_16__2_n_0,carry_s1_i_17__2_n_0,carry_s1_i_18__2_n_0,carry_s1_i_19__2_n_0}));
  CARRY4 carry_s1_reg_i_15__2
       (.CI(carry_s1_reg_i_20__2_n_0),
        .CO({carry_s1_reg_i_15__2_n_0,carry_s1_reg_i_15__2_n_1,carry_s1_reg_i_15__2_n_2,carry_s1_reg_i_15__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_15__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_21__2_n_0,carry_s1_i_22__2_n_0,carry_s1_i_23__2_n_0,carry_s1_i_24__2_n_0}));
  CARRY4 carry_s1_reg_i_1__2
       (.CI(carry_s1_reg_i_2__2_n_0),
        .CO({NLW_carry_s1_reg_i_1__2_CO_UNCONNECTED[3:2],facout_s1,carry_s1_reg_i_1__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_1__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,carry_s1_i_3__2_n_0,carry_s1_i_4__2_n_0}));
  CARRY4 carry_s1_reg_i_20__2
       (.CI(carry_s1_reg_i_25__2_n_0),
        .CO({carry_s1_reg_i_20__2_n_0,carry_s1_reg_i_20__2_n_1,carry_s1_reg_i_20__2_n_2,carry_s1_reg_i_20__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_20__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_26__2_n_0,carry_s1_i_27__2_n_0,carry_s1_i_28__2_n_0,carry_s1_i_29__2_n_0}));
  CARRY4 carry_s1_reg_i_25__2
       (.CI(carry_s1_reg_i_30__2_n_0),
        .CO({carry_s1_reg_i_25__2_n_0,carry_s1_reg_i_25__2_n_1,carry_s1_reg_i_25__2_n_2,carry_s1_reg_i_25__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_25__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_31__2_n_0,carry_s1_i_32__2_n_0,carry_s1_i_33__2_n_0,carry_s1_i_34__2_n_0}));
  CARRY4 carry_s1_reg_i_2__2
       (.CI(carry_s1_reg_i_5__2_n_0),
        .CO({carry_s1_reg_i_2__2_n_0,carry_s1_reg_i_2__2_n_1,carry_s1_reg_i_2__2_n_2,carry_s1_reg_i_2__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_2__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_6__2_n_0,carry_s1_i_7__2_n_0,carry_s1_i_8__2_n_0,carry_s1_i_9__2_n_0}));
  CARRY4 carry_s1_reg_i_30__2
       (.CI(carry_s1_reg_i_35__2_n_0),
        .CO({carry_s1_reg_i_30__2_n_0,carry_s1_reg_i_30__2_n_1,carry_s1_reg_i_30__2_n_2,carry_s1_reg_i_30__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_30__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_36__2_n_0,carry_s1_i_37__2_n_0,carry_s1_i_38__2_n_0,carry_s1_i_39__2_n_0}));
  CARRY4 carry_s1_reg_i_35__2
       (.CI(carry_s1_reg_i_40__2_n_0),
        .CO({carry_s1_reg_i_35__2_n_0,carry_s1_reg_i_35__2_n_1,carry_s1_reg_i_35__2_n_2,carry_s1_reg_i_35__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_35__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_41__2_n_0,carry_s1_i_42__2_n_0,carry_s1_i_43__2_n_0,carry_s1_i_44__2_n_0}));
  CARRY4 carry_s1_reg_i_40__2
       (.CI(carry_s1_reg_i_45__2_n_0),
        .CO({carry_s1_reg_i_40__2_n_0,carry_s1_reg_i_40__2_n_1,carry_s1_reg_i_40__2_n_2,carry_s1_reg_i_40__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_40__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_46__2_n_0,carry_s1_i_47__2_n_0,carry_s1_i_48__2_n_0,carry_s1_i_49__2_n_0}));
  CARRY4 carry_s1_reg_i_45__2
       (.CI(carry_s1_reg_i_50__2_n_0),
        .CO({carry_s1_reg_i_45__2_n_0,carry_s1_reg_i_45__2_n_1,carry_s1_reg_i_45__2_n_2,carry_s1_reg_i_45__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_45__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_51__2_n_0,carry_s1_i_52__2_n_0,carry_s1_i_53__2_n_0,carry_s1_i_54__2_n_0}));
  CARRY4 carry_s1_reg_i_50__2
       (.CI(carry_s1_reg_i_55__2_n_0),
        .CO({carry_s1_reg_i_50__2_n_0,carry_s1_reg_i_50__2_n_1,carry_s1_reg_i_50__2_n_2,carry_s1_reg_i_50__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_50__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_56__2_n_0,carry_s1_i_57__2_n_0,carry_s1_i_58__2_n_0,carry_s1_i_59__2_n_0}));
  CARRY4 carry_s1_reg_i_55__2
       (.CI(1'b0),
        .CO({carry_s1_reg_i_55__2_n_0,carry_s1_reg_i_55__2_n_1,carry_s1_reg_i_55__2_n_2,carry_s1_reg_i_55__2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_55__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_60__2_n_0,carry_s1_i_61__2_n_0,carry_s1_i_62__2_n_0,carry_s1_i_63__2_n_0}));
  CARRY4 carry_s1_reg_i_5__2
       (.CI(carry_s1_reg_i_10__2_n_0),
        .CO({carry_s1_reg_i_5__2_n_0,carry_s1_reg_i_5__2_n_1,carry_s1_reg_i_5__2_n_2,carry_s1_reg_i_5__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_carry_s1_reg_i_5__2_O_UNCONNECTED[3:0]),
        .S({carry_s1_i_11__2_n_0,carry_s1_i_12__2_n_0,carry_s1_i_13__2_n_0,carry_s1_i_14__2_n_0}));
  pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_19 u2
       (.Q(bin_s1),
        .carry_s1(carry_s1),
        .s(s));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0_comb_adder" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0
   (s,
    Q,
    carry_s1);
  output [32:0]s;
  input [50:0]Q;
  input carry_s1;

  wire [50:0]Q;
  wire carry_s1;
  wire \neg_mul1_reg_1767_reg[100]_i_2_n_2 ;
  wire \neg_mul1_reg_1767_reg[100]_i_2_n_3 ;
  wire \neg_mul1_reg_1767_reg[69]_i_1_n_0 ;
  wire \neg_mul1_reg_1767_reg[69]_i_1_n_1 ;
  wire \neg_mul1_reg_1767_reg[69]_i_1_n_2 ;
  wire \neg_mul1_reg_1767_reg[69]_i_1_n_3 ;
  wire \neg_mul1_reg_1767_reg[69]_i_2_n_0 ;
  wire \neg_mul1_reg_1767_reg[69]_i_2_n_1 ;
  wire \neg_mul1_reg_1767_reg[69]_i_2_n_2 ;
  wire \neg_mul1_reg_1767_reg[69]_i_2_n_3 ;
  wire \neg_mul1_reg_1767_reg[69]_i_3_n_0 ;
  wire \neg_mul1_reg_1767_reg[69]_i_3_n_1 ;
  wire \neg_mul1_reg_1767_reg[69]_i_3_n_2 ;
  wire \neg_mul1_reg_1767_reg[69]_i_3_n_3 ;
  wire \neg_mul1_reg_1767_reg[69]_i_4_n_0 ;
  wire \neg_mul1_reg_1767_reg[69]_i_4_n_1 ;
  wire \neg_mul1_reg_1767_reg[69]_i_4_n_2 ;
  wire \neg_mul1_reg_1767_reg[69]_i_4_n_3 ;
  wire \neg_mul1_reg_1767_reg[69]_i_5_n_0 ;
  wire \neg_mul1_reg_1767_reg[69]_i_5_n_1 ;
  wire \neg_mul1_reg_1767_reg[69]_i_5_n_2 ;
  wire \neg_mul1_reg_1767_reg[69]_i_5_n_3 ;
  wire \neg_mul1_reg_1767_reg[73]_i_1_n_0 ;
  wire \neg_mul1_reg_1767_reg[73]_i_1_n_1 ;
  wire \neg_mul1_reg_1767_reg[73]_i_1_n_2 ;
  wire \neg_mul1_reg_1767_reg[73]_i_1_n_3 ;
  wire \neg_mul1_reg_1767_reg[77]_i_1_n_0 ;
  wire \neg_mul1_reg_1767_reg[77]_i_1_n_1 ;
  wire \neg_mul1_reg_1767_reg[77]_i_1_n_2 ;
  wire \neg_mul1_reg_1767_reg[77]_i_1_n_3 ;
  wire \neg_mul1_reg_1767_reg[81]_i_1_n_0 ;
  wire \neg_mul1_reg_1767_reg[81]_i_1_n_1 ;
  wire \neg_mul1_reg_1767_reg[81]_i_1_n_2 ;
  wire \neg_mul1_reg_1767_reg[81]_i_1_n_3 ;
  wire \neg_mul1_reg_1767_reg[85]_i_1_n_0 ;
  wire \neg_mul1_reg_1767_reg[85]_i_1_n_1 ;
  wire \neg_mul1_reg_1767_reg[85]_i_1_n_2 ;
  wire \neg_mul1_reg_1767_reg[85]_i_1_n_3 ;
  wire \neg_mul1_reg_1767_reg[89]_i_1_n_0 ;
  wire \neg_mul1_reg_1767_reg[89]_i_1_n_1 ;
  wire \neg_mul1_reg_1767_reg[89]_i_1_n_2 ;
  wire \neg_mul1_reg_1767_reg[89]_i_1_n_3 ;
  wire \neg_mul1_reg_1767_reg[93]_i_1_n_0 ;
  wire \neg_mul1_reg_1767_reg[93]_i_1_n_1 ;
  wire \neg_mul1_reg_1767_reg[93]_i_1_n_2 ;
  wire \neg_mul1_reg_1767_reg[93]_i_1_n_3 ;
  wire \neg_mul1_reg_1767_reg[97]_i_1_n_0 ;
  wire \neg_mul1_reg_1767_reg[97]_i_1_n_1 ;
  wire \neg_mul1_reg_1767_reg[97]_i_1_n_2 ;
  wire \neg_mul1_reg_1767_reg[97]_i_1_n_3 ;
  wire [32:0]s;
  wire [3:2]\NLW_neg_mul1_reg_1767_reg[100]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul1_reg_1767_reg[100]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul1_reg_1767_reg[69]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul1_reg_1767_reg[69]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul1_reg_1767_reg[69]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul1_reg_1767_reg[69]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul1_reg_1767_reg[69]_i_5_O_UNCONNECTED ;

  CARRY4 \neg_mul1_reg_1767_reg[100]_i_2 
       (.CI(\neg_mul1_reg_1767_reg[97]_i_1_n_0 ),
        .CO({\NLW_neg_mul1_reg_1767_reg[100]_i_2_CO_UNCONNECTED [3:2],\neg_mul1_reg_1767_reg[100]_i_2_n_2 ,\neg_mul1_reg_1767_reg[100]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_mul1_reg_1767_reg[100]_i_2_O_UNCONNECTED [3],s[32:30]}),
        .S({1'b0,Q[50:48]}));
  CARRY4 \neg_mul1_reg_1767_reg[69]_i_1 
       (.CI(\neg_mul1_reg_1767_reg[69]_i_2_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[69]_i_1_n_0 ,\neg_mul1_reg_1767_reg[69]_i_1_n_1 ,\neg_mul1_reg_1767_reg[69]_i_1_n_2 ,\neg_mul1_reg_1767_reg[69]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul1_reg_1767_reg[69]_i_1_O_UNCONNECTED [1:0]}),
        .S(Q[19:16]));
  CARRY4 \neg_mul1_reg_1767_reg[69]_i_2 
       (.CI(\neg_mul1_reg_1767_reg[69]_i_3_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[69]_i_2_n_0 ,\neg_mul1_reg_1767_reg[69]_i_2_n_1 ,\neg_mul1_reg_1767_reg[69]_i_2_n_2 ,\neg_mul1_reg_1767_reg[69]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul1_reg_1767_reg[69]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul1_reg_1767_reg[69]_i_3 
       (.CI(\neg_mul1_reg_1767_reg[69]_i_4_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[69]_i_3_n_0 ,\neg_mul1_reg_1767_reg[69]_i_3_n_1 ,\neg_mul1_reg_1767_reg[69]_i_3_n_2 ,\neg_mul1_reg_1767_reg[69]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul1_reg_1767_reg[69]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul1_reg_1767_reg[69]_i_4 
       (.CI(\neg_mul1_reg_1767_reg[69]_i_5_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[69]_i_4_n_0 ,\neg_mul1_reg_1767_reg[69]_i_4_n_1 ,\neg_mul1_reg_1767_reg[69]_i_4_n_2 ,\neg_mul1_reg_1767_reg[69]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul1_reg_1767_reg[69]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul1_reg_1767_reg[69]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul1_reg_1767_reg[69]_i_5_n_0 ,\neg_mul1_reg_1767_reg[69]_i_5_n_1 ,\neg_mul1_reg_1767_reg[69]_i_5_n_2 ,\neg_mul1_reg_1767_reg[69]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul1_reg_1767_reg[69]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul1_reg_1767_reg[73]_i_1 
       (.CI(\neg_mul1_reg_1767_reg[69]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[73]_i_1_n_0 ,\neg_mul1_reg_1767_reg[73]_i_1_n_1 ,\neg_mul1_reg_1767_reg[73]_i_1_n_2 ,\neg_mul1_reg_1767_reg[73]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[23:20]));
  CARRY4 \neg_mul1_reg_1767_reg[77]_i_1 
       (.CI(\neg_mul1_reg_1767_reg[73]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[77]_i_1_n_0 ,\neg_mul1_reg_1767_reg[77]_i_1_n_1 ,\neg_mul1_reg_1767_reg[77]_i_1_n_2 ,\neg_mul1_reg_1767_reg[77]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[27:24]));
  CARRY4 \neg_mul1_reg_1767_reg[81]_i_1 
       (.CI(\neg_mul1_reg_1767_reg[77]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[81]_i_1_n_0 ,\neg_mul1_reg_1767_reg[81]_i_1_n_1 ,\neg_mul1_reg_1767_reg[81]_i_1_n_2 ,\neg_mul1_reg_1767_reg[81]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[31:28]));
  CARRY4 \neg_mul1_reg_1767_reg[85]_i_1 
       (.CI(\neg_mul1_reg_1767_reg[81]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[85]_i_1_n_0 ,\neg_mul1_reg_1767_reg[85]_i_1_n_1 ,\neg_mul1_reg_1767_reg[85]_i_1_n_2 ,\neg_mul1_reg_1767_reg[85]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[35:32]));
  CARRY4 \neg_mul1_reg_1767_reg[89]_i_1 
       (.CI(\neg_mul1_reg_1767_reg[85]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[89]_i_1_n_0 ,\neg_mul1_reg_1767_reg[89]_i_1_n_1 ,\neg_mul1_reg_1767_reg[89]_i_1_n_2 ,\neg_mul1_reg_1767_reg[89]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[39:36]));
  CARRY4 \neg_mul1_reg_1767_reg[93]_i_1 
       (.CI(\neg_mul1_reg_1767_reg[89]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[93]_i_1_n_0 ,\neg_mul1_reg_1767_reg[93]_i_1_n_1 ,\neg_mul1_reg_1767_reg[93]_i_1_n_2 ,\neg_mul1_reg_1767_reg[93]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[43:40]));
  CARRY4 \neg_mul1_reg_1767_reg[97]_i_1 
       (.CI(\neg_mul1_reg_1767_reg[93]_i_1_n_0 ),
        .CO({\neg_mul1_reg_1767_reg[97]_i_1_n_0 ,\neg_mul1_reg_1767_reg[97]_i_1_n_1 ,\neg_mul1_reg_1767_reg[97]_i_1_n_2 ,\neg_mul1_reg_1767_reg[97]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[47:44]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0_comb_adder" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_11
   (s,
    Q,
    carry_s1);
  output [32:0]s;
  input [50:0]Q;
  input carry_s1;

  wire [50:0]Q;
  wire carry_s1;
  wire \neg_mul4_reg_1762_reg[100]_i_2_n_2 ;
  wire \neg_mul4_reg_1762_reg[100]_i_2_n_3 ;
  wire \neg_mul4_reg_1762_reg[69]_i_1_n_0 ;
  wire \neg_mul4_reg_1762_reg[69]_i_1_n_1 ;
  wire \neg_mul4_reg_1762_reg[69]_i_1_n_2 ;
  wire \neg_mul4_reg_1762_reg[69]_i_1_n_3 ;
  wire \neg_mul4_reg_1762_reg[69]_i_2_n_0 ;
  wire \neg_mul4_reg_1762_reg[69]_i_2_n_1 ;
  wire \neg_mul4_reg_1762_reg[69]_i_2_n_2 ;
  wire \neg_mul4_reg_1762_reg[69]_i_2_n_3 ;
  wire \neg_mul4_reg_1762_reg[69]_i_3_n_0 ;
  wire \neg_mul4_reg_1762_reg[69]_i_3_n_1 ;
  wire \neg_mul4_reg_1762_reg[69]_i_3_n_2 ;
  wire \neg_mul4_reg_1762_reg[69]_i_3_n_3 ;
  wire \neg_mul4_reg_1762_reg[69]_i_4_n_0 ;
  wire \neg_mul4_reg_1762_reg[69]_i_4_n_1 ;
  wire \neg_mul4_reg_1762_reg[69]_i_4_n_2 ;
  wire \neg_mul4_reg_1762_reg[69]_i_4_n_3 ;
  wire \neg_mul4_reg_1762_reg[69]_i_5_n_0 ;
  wire \neg_mul4_reg_1762_reg[69]_i_5_n_1 ;
  wire \neg_mul4_reg_1762_reg[69]_i_5_n_2 ;
  wire \neg_mul4_reg_1762_reg[69]_i_5_n_3 ;
  wire \neg_mul4_reg_1762_reg[73]_i_1_n_0 ;
  wire \neg_mul4_reg_1762_reg[73]_i_1_n_1 ;
  wire \neg_mul4_reg_1762_reg[73]_i_1_n_2 ;
  wire \neg_mul4_reg_1762_reg[73]_i_1_n_3 ;
  wire \neg_mul4_reg_1762_reg[77]_i_1_n_0 ;
  wire \neg_mul4_reg_1762_reg[77]_i_1_n_1 ;
  wire \neg_mul4_reg_1762_reg[77]_i_1_n_2 ;
  wire \neg_mul4_reg_1762_reg[77]_i_1_n_3 ;
  wire \neg_mul4_reg_1762_reg[81]_i_1_n_0 ;
  wire \neg_mul4_reg_1762_reg[81]_i_1_n_1 ;
  wire \neg_mul4_reg_1762_reg[81]_i_1_n_2 ;
  wire \neg_mul4_reg_1762_reg[81]_i_1_n_3 ;
  wire \neg_mul4_reg_1762_reg[85]_i_1_n_0 ;
  wire \neg_mul4_reg_1762_reg[85]_i_1_n_1 ;
  wire \neg_mul4_reg_1762_reg[85]_i_1_n_2 ;
  wire \neg_mul4_reg_1762_reg[85]_i_1_n_3 ;
  wire \neg_mul4_reg_1762_reg[89]_i_1_n_0 ;
  wire \neg_mul4_reg_1762_reg[89]_i_1_n_1 ;
  wire \neg_mul4_reg_1762_reg[89]_i_1_n_2 ;
  wire \neg_mul4_reg_1762_reg[89]_i_1_n_3 ;
  wire \neg_mul4_reg_1762_reg[93]_i_1_n_0 ;
  wire \neg_mul4_reg_1762_reg[93]_i_1_n_1 ;
  wire \neg_mul4_reg_1762_reg[93]_i_1_n_2 ;
  wire \neg_mul4_reg_1762_reg[93]_i_1_n_3 ;
  wire \neg_mul4_reg_1762_reg[97]_i_1_n_0 ;
  wire \neg_mul4_reg_1762_reg[97]_i_1_n_1 ;
  wire \neg_mul4_reg_1762_reg[97]_i_1_n_2 ;
  wire \neg_mul4_reg_1762_reg[97]_i_1_n_3 ;
  wire [32:0]s;
  wire [3:2]\NLW_neg_mul4_reg_1762_reg[100]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul4_reg_1762_reg[100]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul4_reg_1762_reg[69]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul4_reg_1762_reg[69]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul4_reg_1762_reg[69]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul4_reg_1762_reg[69]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul4_reg_1762_reg[69]_i_5_O_UNCONNECTED ;

  CARRY4 \neg_mul4_reg_1762_reg[100]_i_2 
       (.CI(\neg_mul4_reg_1762_reg[97]_i_1_n_0 ),
        .CO({\NLW_neg_mul4_reg_1762_reg[100]_i_2_CO_UNCONNECTED [3:2],\neg_mul4_reg_1762_reg[100]_i_2_n_2 ,\neg_mul4_reg_1762_reg[100]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_mul4_reg_1762_reg[100]_i_2_O_UNCONNECTED [3],s[32:30]}),
        .S({1'b0,Q[50:48]}));
  CARRY4 \neg_mul4_reg_1762_reg[69]_i_1 
       (.CI(\neg_mul4_reg_1762_reg[69]_i_2_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[69]_i_1_n_0 ,\neg_mul4_reg_1762_reg[69]_i_1_n_1 ,\neg_mul4_reg_1762_reg[69]_i_1_n_2 ,\neg_mul4_reg_1762_reg[69]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul4_reg_1762_reg[69]_i_1_O_UNCONNECTED [1:0]}),
        .S(Q[19:16]));
  CARRY4 \neg_mul4_reg_1762_reg[69]_i_2 
       (.CI(\neg_mul4_reg_1762_reg[69]_i_3_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[69]_i_2_n_0 ,\neg_mul4_reg_1762_reg[69]_i_2_n_1 ,\neg_mul4_reg_1762_reg[69]_i_2_n_2 ,\neg_mul4_reg_1762_reg[69]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul4_reg_1762_reg[69]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul4_reg_1762_reg[69]_i_3 
       (.CI(\neg_mul4_reg_1762_reg[69]_i_4_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[69]_i_3_n_0 ,\neg_mul4_reg_1762_reg[69]_i_3_n_1 ,\neg_mul4_reg_1762_reg[69]_i_3_n_2 ,\neg_mul4_reg_1762_reg[69]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul4_reg_1762_reg[69]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul4_reg_1762_reg[69]_i_4 
       (.CI(\neg_mul4_reg_1762_reg[69]_i_5_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[69]_i_4_n_0 ,\neg_mul4_reg_1762_reg[69]_i_4_n_1 ,\neg_mul4_reg_1762_reg[69]_i_4_n_2 ,\neg_mul4_reg_1762_reg[69]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul4_reg_1762_reg[69]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul4_reg_1762_reg[69]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul4_reg_1762_reg[69]_i_5_n_0 ,\neg_mul4_reg_1762_reg[69]_i_5_n_1 ,\neg_mul4_reg_1762_reg[69]_i_5_n_2 ,\neg_mul4_reg_1762_reg[69]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul4_reg_1762_reg[69]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul4_reg_1762_reg[73]_i_1 
       (.CI(\neg_mul4_reg_1762_reg[69]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[73]_i_1_n_0 ,\neg_mul4_reg_1762_reg[73]_i_1_n_1 ,\neg_mul4_reg_1762_reg[73]_i_1_n_2 ,\neg_mul4_reg_1762_reg[73]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[23:20]));
  CARRY4 \neg_mul4_reg_1762_reg[77]_i_1 
       (.CI(\neg_mul4_reg_1762_reg[73]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[77]_i_1_n_0 ,\neg_mul4_reg_1762_reg[77]_i_1_n_1 ,\neg_mul4_reg_1762_reg[77]_i_1_n_2 ,\neg_mul4_reg_1762_reg[77]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[27:24]));
  CARRY4 \neg_mul4_reg_1762_reg[81]_i_1 
       (.CI(\neg_mul4_reg_1762_reg[77]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[81]_i_1_n_0 ,\neg_mul4_reg_1762_reg[81]_i_1_n_1 ,\neg_mul4_reg_1762_reg[81]_i_1_n_2 ,\neg_mul4_reg_1762_reg[81]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[31:28]));
  CARRY4 \neg_mul4_reg_1762_reg[85]_i_1 
       (.CI(\neg_mul4_reg_1762_reg[81]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[85]_i_1_n_0 ,\neg_mul4_reg_1762_reg[85]_i_1_n_1 ,\neg_mul4_reg_1762_reg[85]_i_1_n_2 ,\neg_mul4_reg_1762_reg[85]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[35:32]));
  CARRY4 \neg_mul4_reg_1762_reg[89]_i_1 
       (.CI(\neg_mul4_reg_1762_reg[85]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[89]_i_1_n_0 ,\neg_mul4_reg_1762_reg[89]_i_1_n_1 ,\neg_mul4_reg_1762_reg[89]_i_1_n_2 ,\neg_mul4_reg_1762_reg[89]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[39:36]));
  CARRY4 \neg_mul4_reg_1762_reg[93]_i_1 
       (.CI(\neg_mul4_reg_1762_reg[89]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[93]_i_1_n_0 ,\neg_mul4_reg_1762_reg[93]_i_1_n_1 ,\neg_mul4_reg_1762_reg[93]_i_1_n_2 ,\neg_mul4_reg_1762_reg[93]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[43:40]));
  CARRY4 \neg_mul4_reg_1762_reg[97]_i_1 
       (.CI(\neg_mul4_reg_1762_reg[93]_i_1_n_0 ),
        .CO({\neg_mul4_reg_1762_reg[97]_i_1_n_0 ,\neg_mul4_reg_1762_reg[97]_i_1_n_1 ,\neg_mul4_reg_1762_reg[97]_i_1_n_2 ,\neg_mul4_reg_1762_reg[97]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[47:44]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0_comb_adder" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_13
   (s,
    Q,
    carry_s1);
  output [32:0]s;
  input [50:0]Q;
  input carry_s1;

  wire [50:0]Q;
  wire carry_s1;
  wire \neg_mul2_reg_1737_reg[100]_i_2_n_2 ;
  wire \neg_mul2_reg_1737_reg[100]_i_2_n_3 ;
  wire \neg_mul2_reg_1737_reg[69]_i_1_n_0 ;
  wire \neg_mul2_reg_1737_reg[69]_i_1_n_1 ;
  wire \neg_mul2_reg_1737_reg[69]_i_1_n_2 ;
  wire \neg_mul2_reg_1737_reg[69]_i_1_n_3 ;
  wire \neg_mul2_reg_1737_reg[69]_i_2_n_0 ;
  wire \neg_mul2_reg_1737_reg[69]_i_2_n_1 ;
  wire \neg_mul2_reg_1737_reg[69]_i_2_n_2 ;
  wire \neg_mul2_reg_1737_reg[69]_i_2_n_3 ;
  wire \neg_mul2_reg_1737_reg[69]_i_3_n_0 ;
  wire \neg_mul2_reg_1737_reg[69]_i_3_n_1 ;
  wire \neg_mul2_reg_1737_reg[69]_i_3_n_2 ;
  wire \neg_mul2_reg_1737_reg[69]_i_3_n_3 ;
  wire \neg_mul2_reg_1737_reg[69]_i_4_n_0 ;
  wire \neg_mul2_reg_1737_reg[69]_i_4_n_1 ;
  wire \neg_mul2_reg_1737_reg[69]_i_4_n_2 ;
  wire \neg_mul2_reg_1737_reg[69]_i_4_n_3 ;
  wire \neg_mul2_reg_1737_reg[69]_i_5_n_0 ;
  wire \neg_mul2_reg_1737_reg[69]_i_5_n_1 ;
  wire \neg_mul2_reg_1737_reg[69]_i_5_n_2 ;
  wire \neg_mul2_reg_1737_reg[69]_i_5_n_3 ;
  wire \neg_mul2_reg_1737_reg[73]_i_1_n_0 ;
  wire \neg_mul2_reg_1737_reg[73]_i_1_n_1 ;
  wire \neg_mul2_reg_1737_reg[73]_i_1_n_2 ;
  wire \neg_mul2_reg_1737_reg[73]_i_1_n_3 ;
  wire \neg_mul2_reg_1737_reg[77]_i_1_n_0 ;
  wire \neg_mul2_reg_1737_reg[77]_i_1_n_1 ;
  wire \neg_mul2_reg_1737_reg[77]_i_1_n_2 ;
  wire \neg_mul2_reg_1737_reg[77]_i_1_n_3 ;
  wire \neg_mul2_reg_1737_reg[81]_i_1_n_0 ;
  wire \neg_mul2_reg_1737_reg[81]_i_1_n_1 ;
  wire \neg_mul2_reg_1737_reg[81]_i_1_n_2 ;
  wire \neg_mul2_reg_1737_reg[81]_i_1_n_3 ;
  wire \neg_mul2_reg_1737_reg[85]_i_1_n_0 ;
  wire \neg_mul2_reg_1737_reg[85]_i_1_n_1 ;
  wire \neg_mul2_reg_1737_reg[85]_i_1_n_2 ;
  wire \neg_mul2_reg_1737_reg[85]_i_1_n_3 ;
  wire \neg_mul2_reg_1737_reg[89]_i_1_n_0 ;
  wire \neg_mul2_reg_1737_reg[89]_i_1_n_1 ;
  wire \neg_mul2_reg_1737_reg[89]_i_1_n_2 ;
  wire \neg_mul2_reg_1737_reg[89]_i_1_n_3 ;
  wire \neg_mul2_reg_1737_reg[93]_i_1_n_0 ;
  wire \neg_mul2_reg_1737_reg[93]_i_1_n_1 ;
  wire \neg_mul2_reg_1737_reg[93]_i_1_n_2 ;
  wire \neg_mul2_reg_1737_reg[93]_i_1_n_3 ;
  wire \neg_mul2_reg_1737_reg[97]_i_1_n_0 ;
  wire \neg_mul2_reg_1737_reg[97]_i_1_n_1 ;
  wire \neg_mul2_reg_1737_reg[97]_i_1_n_2 ;
  wire \neg_mul2_reg_1737_reg[97]_i_1_n_3 ;
  wire [32:0]s;
  wire [3:2]\NLW_neg_mul2_reg_1737_reg[100]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul2_reg_1737_reg[100]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul2_reg_1737_reg[69]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul2_reg_1737_reg[69]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul2_reg_1737_reg[69]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul2_reg_1737_reg[69]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul2_reg_1737_reg[69]_i_5_O_UNCONNECTED ;

  CARRY4 \neg_mul2_reg_1737_reg[100]_i_2 
       (.CI(\neg_mul2_reg_1737_reg[97]_i_1_n_0 ),
        .CO({\NLW_neg_mul2_reg_1737_reg[100]_i_2_CO_UNCONNECTED [3:2],\neg_mul2_reg_1737_reg[100]_i_2_n_2 ,\neg_mul2_reg_1737_reg[100]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_mul2_reg_1737_reg[100]_i_2_O_UNCONNECTED [3],s[32:30]}),
        .S({1'b0,Q[50:48]}));
  CARRY4 \neg_mul2_reg_1737_reg[69]_i_1 
       (.CI(\neg_mul2_reg_1737_reg[69]_i_2_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[69]_i_1_n_0 ,\neg_mul2_reg_1737_reg[69]_i_1_n_1 ,\neg_mul2_reg_1737_reg[69]_i_1_n_2 ,\neg_mul2_reg_1737_reg[69]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul2_reg_1737_reg[69]_i_1_O_UNCONNECTED [1:0]}),
        .S(Q[19:16]));
  CARRY4 \neg_mul2_reg_1737_reg[69]_i_2 
       (.CI(\neg_mul2_reg_1737_reg[69]_i_3_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[69]_i_2_n_0 ,\neg_mul2_reg_1737_reg[69]_i_2_n_1 ,\neg_mul2_reg_1737_reg[69]_i_2_n_2 ,\neg_mul2_reg_1737_reg[69]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul2_reg_1737_reg[69]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul2_reg_1737_reg[69]_i_3 
       (.CI(\neg_mul2_reg_1737_reg[69]_i_4_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[69]_i_3_n_0 ,\neg_mul2_reg_1737_reg[69]_i_3_n_1 ,\neg_mul2_reg_1737_reg[69]_i_3_n_2 ,\neg_mul2_reg_1737_reg[69]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul2_reg_1737_reg[69]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul2_reg_1737_reg[69]_i_4 
       (.CI(\neg_mul2_reg_1737_reg[69]_i_5_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[69]_i_4_n_0 ,\neg_mul2_reg_1737_reg[69]_i_4_n_1 ,\neg_mul2_reg_1737_reg[69]_i_4_n_2 ,\neg_mul2_reg_1737_reg[69]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul2_reg_1737_reg[69]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul2_reg_1737_reg[69]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul2_reg_1737_reg[69]_i_5_n_0 ,\neg_mul2_reg_1737_reg[69]_i_5_n_1 ,\neg_mul2_reg_1737_reg[69]_i_5_n_2 ,\neg_mul2_reg_1737_reg[69]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul2_reg_1737_reg[69]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul2_reg_1737_reg[73]_i_1 
       (.CI(\neg_mul2_reg_1737_reg[69]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[73]_i_1_n_0 ,\neg_mul2_reg_1737_reg[73]_i_1_n_1 ,\neg_mul2_reg_1737_reg[73]_i_1_n_2 ,\neg_mul2_reg_1737_reg[73]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[23:20]));
  CARRY4 \neg_mul2_reg_1737_reg[77]_i_1 
       (.CI(\neg_mul2_reg_1737_reg[73]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[77]_i_1_n_0 ,\neg_mul2_reg_1737_reg[77]_i_1_n_1 ,\neg_mul2_reg_1737_reg[77]_i_1_n_2 ,\neg_mul2_reg_1737_reg[77]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[27:24]));
  CARRY4 \neg_mul2_reg_1737_reg[81]_i_1 
       (.CI(\neg_mul2_reg_1737_reg[77]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[81]_i_1_n_0 ,\neg_mul2_reg_1737_reg[81]_i_1_n_1 ,\neg_mul2_reg_1737_reg[81]_i_1_n_2 ,\neg_mul2_reg_1737_reg[81]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[31:28]));
  CARRY4 \neg_mul2_reg_1737_reg[85]_i_1 
       (.CI(\neg_mul2_reg_1737_reg[81]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[85]_i_1_n_0 ,\neg_mul2_reg_1737_reg[85]_i_1_n_1 ,\neg_mul2_reg_1737_reg[85]_i_1_n_2 ,\neg_mul2_reg_1737_reg[85]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[35:32]));
  CARRY4 \neg_mul2_reg_1737_reg[89]_i_1 
       (.CI(\neg_mul2_reg_1737_reg[85]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[89]_i_1_n_0 ,\neg_mul2_reg_1737_reg[89]_i_1_n_1 ,\neg_mul2_reg_1737_reg[89]_i_1_n_2 ,\neg_mul2_reg_1737_reg[89]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[39:36]));
  CARRY4 \neg_mul2_reg_1737_reg[93]_i_1 
       (.CI(\neg_mul2_reg_1737_reg[89]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[93]_i_1_n_0 ,\neg_mul2_reg_1737_reg[93]_i_1_n_1 ,\neg_mul2_reg_1737_reg[93]_i_1_n_2 ,\neg_mul2_reg_1737_reg[93]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[43:40]));
  CARRY4 \neg_mul2_reg_1737_reg[97]_i_1 
       (.CI(\neg_mul2_reg_1737_reg[93]_i_1_n_0 ),
        .CO({\neg_mul2_reg_1737_reg[97]_i_1_n_0 ,\neg_mul2_reg_1737_reg[97]_i_1_n_1 ,\neg_mul2_reg_1737_reg[97]_i_1_n_2 ,\neg_mul2_reg_1737_reg[97]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[47:44]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0_comb_adder" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_15
   (s,
    Q,
    carry_s1);
  output [32:0]s;
  input [50:0]Q;
  input carry_s1;

  wire [50:0]Q;
  wire carry_s1;
  wire \neg_mul_reg_1940_reg[100]_i_2_n_2 ;
  wire \neg_mul_reg_1940_reg[100]_i_2_n_3 ;
  wire \neg_mul_reg_1940_reg[69]_i_1_n_0 ;
  wire \neg_mul_reg_1940_reg[69]_i_1_n_1 ;
  wire \neg_mul_reg_1940_reg[69]_i_1_n_2 ;
  wire \neg_mul_reg_1940_reg[69]_i_1_n_3 ;
  wire \neg_mul_reg_1940_reg[69]_i_2_n_0 ;
  wire \neg_mul_reg_1940_reg[69]_i_2_n_1 ;
  wire \neg_mul_reg_1940_reg[69]_i_2_n_2 ;
  wire \neg_mul_reg_1940_reg[69]_i_2_n_3 ;
  wire \neg_mul_reg_1940_reg[69]_i_3_n_0 ;
  wire \neg_mul_reg_1940_reg[69]_i_3_n_1 ;
  wire \neg_mul_reg_1940_reg[69]_i_3_n_2 ;
  wire \neg_mul_reg_1940_reg[69]_i_3_n_3 ;
  wire \neg_mul_reg_1940_reg[69]_i_4_n_0 ;
  wire \neg_mul_reg_1940_reg[69]_i_4_n_1 ;
  wire \neg_mul_reg_1940_reg[69]_i_4_n_2 ;
  wire \neg_mul_reg_1940_reg[69]_i_4_n_3 ;
  wire \neg_mul_reg_1940_reg[69]_i_5_n_0 ;
  wire \neg_mul_reg_1940_reg[69]_i_5_n_1 ;
  wire \neg_mul_reg_1940_reg[69]_i_5_n_2 ;
  wire \neg_mul_reg_1940_reg[69]_i_5_n_3 ;
  wire \neg_mul_reg_1940_reg[73]_i_1_n_0 ;
  wire \neg_mul_reg_1940_reg[73]_i_1_n_1 ;
  wire \neg_mul_reg_1940_reg[73]_i_1_n_2 ;
  wire \neg_mul_reg_1940_reg[73]_i_1_n_3 ;
  wire \neg_mul_reg_1940_reg[77]_i_1_n_0 ;
  wire \neg_mul_reg_1940_reg[77]_i_1_n_1 ;
  wire \neg_mul_reg_1940_reg[77]_i_1_n_2 ;
  wire \neg_mul_reg_1940_reg[77]_i_1_n_3 ;
  wire \neg_mul_reg_1940_reg[81]_i_1_n_0 ;
  wire \neg_mul_reg_1940_reg[81]_i_1_n_1 ;
  wire \neg_mul_reg_1940_reg[81]_i_1_n_2 ;
  wire \neg_mul_reg_1940_reg[81]_i_1_n_3 ;
  wire \neg_mul_reg_1940_reg[85]_i_1_n_0 ;
  wire \neg_mul_reg_1940_reg[85]_i_1_n_1 ;
  wire \neg_mul_reg_1940_reg[85]_i_1_n_2 ;
  wire \neg_mul_reg_1940_reg[85]_i_1_n_3 ;
  wire \neg_mul_reg_1940_reg[89]_i_1_n_0 ;
  wire \neg_mul_reg_1940_reg[89]_i_1_n_1 ;
  wire \neg_mul_reg_1940_reg[89]_i_1_n_2 ;
  wire \neg_mul_reg_1940_reg[89]_i_1_n_3 ;
  wire \neg_mul_reg_1940_reg[93]_i_1_n_0 ;
  wire \neg_mul_reg_1940_reg[93]_i_1_n_1 ;
  wire \neg_mul_reg_1940_reg[93]_i_1_n_2 ;
  wire \neg_mul_reg_1940_reg[93]_i_1_n_3 ;
  wire \neg_mul_reg_1940_reg[97]_i_1_n_0 ;
  wire \neg_mul_reg_1940_reg[97]_i_1_n_1 ;
  wire \neg_mul_reg_1940_reg[97]_i_1_n_2 ;
  wire \neg_mul_reg_1940_reg[97]_i_1_n_3 ;
  wire [32:0]s;
  wire [3:2]\NLW_neg_mul_reg_1940_reg[100]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul_reg_1940_reg[100]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul_reg_1940_reg[69]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul_reg_1940_reg[69]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul_reg_1940_reg[69]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul_reg_1940_reg[69]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul_reg_1940_reg[69]_i_5_O_UNCONNECTED ;

  CARRY4 \neg_mul_reg_1940_reg[100]_i_2 
       (.CI(\neg_mul_reg_1940_reg[97]_i_1_n_0 ),
        .CO({\NLW_neg_mul_reg_1940_reg[100]_i_2_CO_UNCONNECTED [3:2],\neg_mul_reg_1940_reg[100]_i_2_n_2 ,\neg_mul_reg_1940_reg[100]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_mul_reg_1940_reg[100]_i_2_O_UNCONNECTED [3],s[32:30]}),
        .S({1'b0,Q[50:48]}));
  CARRY4 \neg_mul_reg_1940_reg[69]_i_1 
       (.CI(\neg_mul_reg_1940_reg[69]_i_2_n_0 ),
        .CO({\neg_mul_reg_1940_reg[69]_i_1_n_0 ,\neg_mul_reg_1940_reg[69]_i_1_n_1 ,\neg_mul_reg_1940_reg[69]_i_1_n_2 ,\neg_mul_reg_1940_reg[69]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul_reg_1940_reg[69]_i_1_O_UNCONNECTED [1:0]}),
        .S(Q[19:16]));
  CARRY4 \neg_mul_reg_1940_reg[69]_i_2 
       (.CI(\neg_mul_reg_1940_reg[69]_i_3_n_0 ),
        .CO({\neg_mul_reg_1940_reg[69]_i_2_n_0 ,\neg_mul_reg_1940_reg[69]_i_2_n_1 ,\neg_mul_reg_1940_reg[69]_i_2_n_2 ,\neg_mul_reg_1940_reg[69]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul_reg_1940_reg[69]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul_reg_1940_reg[69]_i_3 
       (.CI(\neg_mul_reg_1940_reg[69]_i_4_n_0 ),
        .CO({\neg_mul_reg_1940_reg[69]_i_3_n_0 ,\neg_mul_reg_1940_reg[69]_i_3_n_1 ,\neg_mul_reg_1940_reg[69]_i_3_n_2 ,\neg_mul_reg_1940_reg[69]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul_reg_1940_reg[69]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul_reg_1940_reg[69]_i_4 
       (.CI(\neg_mul_reg_1940_reg[69]_i_5_n_0 ),
        .CO({\neg_mul_reg_1940_reg[69]_i_4_n_0 ,\neg_mul_reg_1940_reg[69]_i_4_n_1 ,\neg_mul_reg_1940_reg[69]_i_4_n_2 ,\neg_mul_reg_1940_reg[69]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul_reg_1940_reg[69]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul_reg_1940_reg[69]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul_reg_1940_reg[69]_i_5_n_0 ,\neg_mul_reg_1940_reg[69]_i_5_n_1 ,\neg_mul_reg_1940_reg[69]_i_5_n_2 ,\neg_mul_reg_1940_reg[69]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul_reg_1940_reg[69]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul_reg_1940_reg[73]_i_1 
       (.CI(\neg_mul_reg_1940_reg[69]_i_1_n_0 ),
        .CO({\neg_mul_reg_1940_reg[73]_i_1_n_0 ,\neg_mul_reg_1940_reg[73]_i_1_n_1 ,\neg_mul_reg_1940_reg[73]_i_1_n_2 ,\neg_mul_reg_1940_reg[73]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[23:20]));
  CARRY4 \neg_mul_reg_1940_reg[77]_i_1 
       (.CI(\neg_mul_reg_1940_reg[73]_i_1_n_0 ),
        .CO({\neg_mul_reg_1940_reg[77]_i_1_n_0 ,\neg_mul_reg_1940_reg[77]_i_1_n_1 ,\neg_mul_reg_1940_reg[77]_i_1_n_2 ,\neg_mul_reg_1940_reg[77]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[27:24]));
  CARRY4 \neg_mul_reg_1940_reg[81]_i_1 
       (.CI(\neg_mul_reg_1940_reg[77]_i_1_n_0 ),
        .CO({\neg_mul_reg_1940_reg[81]_i_1_n_0 ,\neg_mul_reg_1940_reg[81]_i_1_n_1 ,\neg_mul_reg_1940_reg[81]_i_1_n_2 ,\neg_mul_reg_1940_reg[81]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[31:28]));
  CARRY4 \neg_mul_reg_1940_reg[85]_i_1 
       (.CI(\neg_mul_reg_1940_reg[81]_i_1_n_0 ),
        .CO({\neg_mul_reg_1940_reg[85]_i_1_n_0 ,\neg_mul_reg_1940_reg[85]_i_1_n_1 ,\neg_mul_reg_1940_reg[85]_i_1_n_2 ,\neg_mul_reg_1940_reg[85]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[35:32]));
  CARRY4 \neg_mul_reg_1940_reg[89]_i_1 
       (.CI(\neg_mul_reg_1940_reg[85]_i_1_n_0 ),
        .CO({\neg_mul_reg_1940_reg[89]_i_1_n_0 ,\neg_mul_reg_1940_reg[89]_i_1_n_1 ,\neg_mul_reg_1940_reg[89]_i_1_n_2 ,\neg_mul_reg_1940_reg[89]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[39:36]));
  CARRY4 \neg_mul_reg_1940_reg[93]_i_1 
       (.CI(\neg_mul_reg_1940_reg[89]_i_1_n_0 ),
        .CO({\neg_mul_reg_1940_reg[93]_i_1_n_0 ,\neg_mul_reg_1940_reg[93]_i_1_n_1 ,\neg_mul_reg_1940_reg[93]_i_1_n_2 ,\neg_mul_reg_1940_reg[93]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[43:40]));
  CARRY4 \neg_mul_reg_1940_reg[97]_i_1 
       (.CI(\neg_mul_reg_1940_reg[93]_i_1_n_0 ),
        .CO({\neg_mul_reg_1940_reg[97]_i_1_n_0 ,\neg_mul_reg_1940_reg[97]_i_1_n_1 ,\neg_mul_reg_1940_reg[97]_i_1_n_2 ,\neg_mul_reg_1940_reg[97]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[47:44]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0_comb_adder" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_17
   (s,
    Q,
    carry_s1);
  output [32:0]s;
  input [50:0]Q;
  input carry_s1;

  wire [50:0]Q;
  wire carry_s1;
  wire \neg_mul5_reg_1894_reg[100]_i_2_n_2 ;
  wire \neg_mul5_reg_1894_reg[100]_i_2_n_3 ;
  wire \neg_mul5_reg_1894_reg[69]_i_1_n_0 ;
  wire \neg_mul5_reg_1894_reg[69]_i_1_n_1 ;
  wire \neg_mul5_reg_1894_reg[69]_i_1_n_2 ;
  wire \neg_mul5_reg_1894_reg[69]_i_1_n_3 ;
  wire \neg_mul5_reg_1894_reg[69]_i_2_n_0 ;
  wire \neg_mul5_reg_1894_reg[69]_i_2_n_1 ;
  wire \neg_mul5_reg_1894_reg[69]_i_2_n_2 ;
  wire \neg_mul5_reg_1894_reg[69]_i_2_n_3 ;
  wire \neg_mul5_reg_1894_reg[69]_i_3_n_0 ;
  wire \neg_mul5_reg_1894_reg[69]_i_3_n_1 ;
  wire \neg_mul5_reg_1894_reg[69]_i_3_n_2 ;
  wire \neg_mul5_reg_1894_reg[69]_i_3_n_3 ;
  wire \neg_mul5_reg_1894_reg[69]_i_4_n_0 ;
  wire \neg_mul5_reg_1894_reg[69]_i_4_n_1 ;
  wire \neg_mul5_reg_1894_reg[69]_i_4_n_2 ;
  wire \neg_mul5_reg_1894_reg[69]_i_4_n_3 ;
  wire \neg_mul5_reg_1894_reg[69]_i_5_n_0 ;
  wire \neg_mul5_reg_1894_reg[69]_i_5_n_1 ;
  wire \neg_mul5_reg_1894_reg[69]_i_5_n_2 ;
  wire \neg_mul5_reg_1894_reg[69]_i_5_n_3 ;
  wire \neg_mul5_reg_1894_reg[73]_i_1_n_0 ;
  wire \neg_mul5_reg_1894_reg[73]_i_1_n_1 ;
  wire \neg_mul5_reg_1894_reg[73]_i_1_n_2 ;
  wire \neg_mul5_reg_1894_reg[73]_i_1_n_3 ;
  wire \neg_mul5_reg_1894_reg[77]_i_1_n_0 ;
  wire \neg_mul5_reg_1894_reg[77]_i_1_n_1 ;
  wire \neg_mul5_reg_1894_reg[77]_i_1_n_2 ;
  wire \neg_mul5_reg_1894_reg[77]_i_1_n_3 ;
  wire \neg_mul5_reg_1894_reg[81]_i_1_n_0 ;
  wire \neg_mul5_reg_1894_reg[81]_i_1_n_1 ;
  wire \neg_mul5_reg_1894_reg[81]_i_1_n_2 ;
  wire \neg_mul5_reg_1894_reg[81]_i_1_n_3 ;
  wire \neg_mul5_reg_1894_reg[85]_i_1_n_0 ;
  wire \neg_mul5_reg_1894_reg[85]_i_1_n_1 ;
  wire \neg_mul5_reg_1894_reg[85]_i_1_n_2 ;
  wire \neg_mul5_reg_1894_reg[85]_i_1_n_3 ;
  wire \neg_mul5_reg_1894_reg[89]_i_1_n_0 ;
  wire \neg_mul5_reg_1894_reg[89]_i_1_n_1 ;
  wire \neg_mul5_reg_1894_reg[89]_i_1_n_2 ;
  wire \neg_mul5_reg_1894_reg[89]_i_1_n_3 ;
  wire \neg_mul5_reg_1894_reg[93]_i_1_n_0 ;
  wire \neg_mul5_reg_1894_reg[93]_i_1_n_1 ;
  wire \neg_mul5_reg_1894_reg[93]_i_1_n_2 ;
  wire \neg_mul5_reg_1894_reg[93]_i_1_n_3 ;
  wire \neg_mul5_reg_1894_reg[97]_i_1_n_0 ;
  wire \neg_mul5_reg_1894_reg[97]_i_1_n_1 ;
  wire \neg_mul5_reg_1894_reg[97]_i_1_n_2 ;
  wire \neg_mul5_reg_1894_reg[97]_i_1_n_3 ;
  wire [32:0]s;
  wire [3:2]\NLW_neg_mul5_reg_1894_reg[100]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul5_reg_1894_reg[100]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul5_reg_1894_reg[69]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul5_reg_1894_reg[69]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul5_reg_1894_reg[69]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul5_reg_1894_reg[69]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul5_reg_1894_reg[69]_i_5_O_UNCONNECTED ;

  CARRY4 \neg_mul5_reg_1894_reg[100]_i_2 
       (.CI(\neg_mul5_reg_1894_reg[97]_i_1_n_0 ),
        .CO({\NLW_neg_mul5_reg_1894_reg[100]_i_2_CO_UNCONNECTED [3:2],\neg_mul5_reg_1894_reg[100]_i_2_n_2 ,\neg_mul5_reg_1894_reg[100]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_mul5_reg_1894_reg[100]_i_2_O_UNCONNECTED [3],s[32:30]}),
        .S({1'b0,Q[50:48]}));
  CARRY4 \neg_mul5_reg_1894_reg[69]_i_1 
       (.CI(\neg_mul5_reg_1894_reg[69]_i_2_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[69]_i_1_n_0 ,\neg_mul5_reg_1894_reg[69]_i_1_n_1 ,\neg_mul5_reg_1894_reg[69]_i_1_n_2 ,\neg_mul5_reg_1894_reg[69]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul5_reg_1894_reg[69]_i_1_O_UNCONNECTED [1:0]}),
        .S(Q[19:16]));
  CARRY4 \neg_mul5_reg_1894_reg[69]_i_2 
       (.CI(\neg_mul5_reg_1894_reg[69]_i_3_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[69]_i_2_n_0 ,\neg_mul5_reg_1894_reg[69]_i_2_n_1 ,\neg_mul5_reg_1894_reg[69]_i_2_n_2 ,\neg_mul5_reg_1894_reg[69]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul5_reg_1894_reg[69]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul5_reg_1894_reg[69]_i_3 
       (.CI(\neg_mul5_reg_1894_reg[69]_i_4_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[69]_i_3_n_0 ,\neg_mul5_reg_1894_reg[69]_i_3_n_1 ,\neg_mul5_reg_1894_reg[69]_i_3_n_2 ,\neg_mul5_reg_1894_reg[69]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul5_reg_1894_reg[69]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul5_reg_1894_reg[69]_i_4 
       (.CI(\neg_mul5_reg_1894_reg[69]_i_5_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[69]_i_4_n_0 ,\neg_mul5_reg_1894_reg[69]_i_4_n_1 ,\neg_mul5_reg_1894_reg[69]_i_4_n_2 ,\neg_mul5_reg_1894_reg[69]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul5_reg_1894_reg[69]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul5_reg_1894_reg[69]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul5_reg_1894_reg[69]_i_5_n_0 ,\neg_mul5_reg_1894_reg[69]_i_5_n_1 ,\neg_mul5_reg_1894_reg[69]_i_5_n_2 ,\neg_mul5_reg_1894_reg[69]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul5_reg_1894_reg[69]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul5_reg_1894_reg[73]_i_1 
       (.CI(\neg_mul5_reg_1894_reg[69]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[73]_i_1_n_0 ,\neg_mul5_reg_1894_reg[73]_i_1_n_1 ,\neg_mul5_reg_1894_reg[73]_i_1_n_2 ,\neg_mul5_reg_1894_reg[73]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[23:20]));
  CARRY4 \neg_mul5_reg_1894_reg[77]_i_1 
       (.CI(\neg_mul5_reg_1894_reg[73]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[77]_i_1_n_0 ,\neg_mul5_reg_1894_reg[77]_i_1_n_1 ,\neg_mul5_reg_1894_reg[77]_i_1_n_2 ,\neg_mul5_reg_1894_reg[77]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[27:24]));
  CARRY4 \neg_mul5_reg_1894_reg[81]_i_1 
       (.CI(\neg_mul5_reg_1894_reg[77]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[81]_i_1_n_0 ,\neg_mul5_reg_1894_reg[81]_i_1_n_1 ,\neg_mul5_reg_1894_reg[81]_i_1_n_2 ,\neg_mul5_reg_1894_reg[81]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[31:28]));
  CARRY4 \neg_mul5_reg_1894_reg[85]_i_1 
       (.CI(\neg_mul5_reg_1894_reg[81]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[85]_i_1_n_0 ,\neg_mul5_reg_1894_reg[85]_i_1_n_1 ,\neg_mul5_reg_1894_reg[85]_i_1_n_2 ,\neg_mul5_reg_1894_reg[85]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[35:32]));
  CARRY4 \neg_mul5_reg_1894_reg[89]_i_1 
       (.CI(\neg_mul5_reg_1894_reg[85]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[89]_i_1_n_0 ,\neg_mul5_reg_1894_reg[89]_i_1_n_1 ,\neg_mul5_reg_1894_reg[89]_i_1_n_2 ,\neg_mul5_reg_1894_reg[89]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[39:36]));
  CARRY4 \neg_mul5_reg_1894_reg[93]_i_1 
       (.CI(\neg_mul5_reg_1894_reg[89]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[93]_i_1_n_0 ,\neg_mul5_reg_1894_reg[93]_i_1_n_1 ,\neg_mul5_reg_1894_reg[93]_i_1_n_2 ,\neg_mul5_reg_1894_reg[93]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[43:40]));
  CARRY4 \neg_mul5_reg_1894_reg[97]_i_1 
       (.CI(\neg_mul5_reg_1894_reg[93]_i_1_n_0 ),
        .CO({\neg_mul5_reg_1894_reg[97]_i_1_n_0 ,\neg_mul5_reg_1894_reg[97]_i_1_n_1 ,\neg_mul5_reg_1894_reg[97]_i_1_n_2 ,\neg_mul5_reg_1894_reg[97]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[47:44]));
endmodule

(* ORIG_REF_NAME = "mixer_sub_101ns_1cud_AddSubnS_0_comb_adder" *) 
module pwm_mixer_0_1_mixer_sub_101ns_1cud_AddSubnS_0_comb_adder__parameterized0_19
   (s,
    Q,
    carry_s1);
  output [32:0]s;
  input [50:0]Q;
  input carry_s1;

  wire [50:0]Q;
  wire carry_s1;
  wire \neg_mul3_reg_1832_reg[100]_i_2_n_2 ;
  wire \neg_mul3_reg_1832_reg[100]_i_2_n_3 ;
  wire \neg_mul3_reg_1832_reg[69]_i_1_n_0 ;
  wire \neg_mul3_reg_1832_reg[69]_i_1_n_1 ;
  wire \neg_mul3_reg_1832_reg[69]_i_1_n_2 ;
  wire \neg_mul3_reg_1832_reg[69]_i_1_n_3 ;
  wire \neg_mul3_reg_1832_reg[69]_i_2_n_0 ;
  wire \neg_mul3_reg_1832_reg[69]_i_2_n_1 ;
  wire \neg_mul3_reg_1832_reg[69]_i_2_n_2 ;
  wire \neg_mul3_reg_1832_reg[69]_i_2_n_3 ;
  wire \neg_mul3_reg_1832_reg[69]_i_3_n_0 ;
  wire \neg_mul3_reg_1832_reg[69]_i_3_n_1 ;
  wire \neg_mul3_reg_1832_reg[69]_i_3_n_2 ;
  wire \neg_mul3_reg_1832_reg[69]_i_3_n_3 ;
  wire \neg_mul3_reg_1832_reg[69]_i_4_n_0 ;
  wire \neg_mul3_reg_1832_reg[69]_i_4_n_1 ;
  wire \neg_mul3_reg_1832_reg[69]_i_4_n_2 ;
  wire \neg_mul3_reg_1832_reg[69]_i_4_n_3 ;
  wire \neg_mul3_reg_1832_reg[69]_i_5_n_0 ;
  wire \neg_mul3_reg_1832_reg[69]_i_5_n_1 ;
  wire \neg_mul3_reg_1832_reg[69]_i_5_n_2 ;
  wire \neg_mul3_reg_1832_reg[69]_i_5_n_3 ;
  wire \neg_mul3_reg_1832_reg[73]_i_1_n_0 ;
  wire \neg_mul3_reg_1832_reg[73]_i_1_n_1 ;
  wire \neg_mul3_reg_1832_reg[73]_i_1_n_2 ;
  wire \neg_mul3_reg_1832_reg[73]_i_1_n_3 ;
  wire \neg_mul3_reg_1832_reg[77]_i_1_n_0 ;
  wire \neg_mul3_reg_1832_reg[77]_i_1_n_1 ;
  wire \neg_mul3_reg_1832_reg[77]_i_1_n_2 ;
  wire \neg_mul3_reg_1832_reg[77]_i_1_n_3 ;
  wire \neg_mul3_reg_1832_reg[81]_i_1_n_0 ;
  wire \neg_mul3_reg_1832_reg[81]_i_1_n_1 ;
  wire \neg_mul3_reg_1832_reg[81]_i_1_n_2 ;
  wire \neg_mul3_reg_1832_reg[81]_i_1_n_3 ;
  wire \neg_mul3_reg_1832_reg[85]_i_1_n_0 ;
  wire \neg_mul3_reg_1832_reg[85]_i_1_n_1 ;
  wire \neg_mul3_reg_1832_reg[85]_i_1_n_2 ;
  wire \neg_mul3_reg_1832_reg[85]_i_1_n_3 ;
  wire \neg_mul3_reg_1832_reg[89]_i_1_n_0 ;
  wire \neg_mul3_reg_1832_reg[89]_i_1_n_1 ;
  wire \neg_mul3_reg_1832_reg[89]_i_1_n_2 ;
  wire \neg_mul3_reg_1832_reg[89]_i_1_n_3 ;
  wire \neg_mul3_reg_1832_reg[93]_i_1_n_0 ;
  wire \neg_mul3_reg_1832_reg[93]_i_1_n_1 ;
  wire \neg_mul3_reg_1832_reg[93]_i_1_n_2 ;
  wire \neg_mul3_reg_1832_reg[93]_i_1_n_3 ;
  wire \neg_mul3_reg_1832_reg[97]_i_1_n_0 ;
  wire \neg_mul3_reg_1832_reg[97]_i_1_n_1 ;
  wire \neg_mul3_reg_1832_reg[97]_i_1_n_2 ;
  wire \neg_mul3_reg_1832_reg[97]_i_1_n_3 ;
  wire [32:0]s;
  wire [3:2]\NLW_neg_mul3_reg_1832_reg[100]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_neg_mul3_reg_1832_reg[100]_i_2_O_UNCONNECTED ;
  wire [1:0]\NLW_neg_mul3_reg_1832_reg[69]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul3_reg_1832_reg[69]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul3_reg_1832_reg[69]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul3_reg_1832_reg[69]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_neg_mul3_reg_1832_reg[69]_i_5_O_UNCONNECTED ;

  CARRY4 \neg_mul3_reg_1832_reg[100]_i_2 
       (.CI(\neg_mul3_reg_1832_reg[97]_i_1_n_0 ),
        .CO({\NLW_neg_mul3_reg_1832_reg[100]_i_2_CO_UNCONNECTED [3:2],\neg_mul3_reg_1832_reg[100]_i_2_n_2 ,\neg_mul3_reg_1832_reg[100]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_neg_mul3_reg_1832_reg[100]_i_2_O_UNCONNECTED [3],s[32:30]}),
        .S({1'b0,Q[50:48]}));
  CARRY4 \neg_mul3_reg_1832_reg[69]_i_1 
       (.CI(\neg_mul3_reg_1832_reg[69]_i_2_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[69]_i_1_n_0 ,\neg_mul3_reg_1832_reg[69]_i_1_n_1 ,\neg_mul3_reg_1832_reg[69]_i_1_n_2 ,\neg_mul3_reg_1832_reg[69]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({s[1:0],\NLW_neg_mul3_reg_1832_reg[69]_i_1_O_UNCONNECTED [1:0]}),
        .S(Q[19:16]));
  CARRY4 \neg_mul3_reg_1832_reg[69]_i_2 
       (.CI(\neg_mul3_reg_1832_reg[69]_i_3_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[69]_i_2_n_0 ,\neg_mul3_reg_1832_reg[69]_i_2_n_1 ,\neg_mul3_reg_1832_reg[69]_i_2_n_2 ,\neg_mul3_reg_1832_reg[69]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul3_reg_1832_reg[69]_i_2_O_UNCONNECTED [3:0]),
        .S(Q[15:12]));
  CARRY4 \neg_mul3_reg_1832_reg[69]_i_3 
       (.CI(\neg_mul3_reg_1832_reg[69]_i_4_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[69]_i_3_n_0 ,\neg_mul3_reg_1832_reg[69]_i_3_n_1 ,\neg_mul3_reg_1832_reg[69]_i_3_n_2 ,\neg_mul3_reg_1832_reg[69]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul3_reg_1832_reg[69]_i_3_O_UNCONNECTED [3:0]),
        .S(Q[11:8]));
  CARRY4 \neg_mul3_reg_1832_reg[69]_i_4 
       (.CI(\neg_mul3_reg_1832_reg[69]_i_5_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[69]_i_4_n_0 ,\neg_mul3_reg_1832_reg[69]_i_4_n_1 ,\neg_mul3_reg_1832_reg[69]_i_4_n_2 ,\neg_mul3_reg_1832_reg[69]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul3_reg_1832_reg[69]_i_4_O_UNCONNECTED [3:0]),
        .S(Q[7:4]));
  CARRY4 \neg_mul3_reg_1832_reg[69]_i_5 
       (.CI(1'b0),
        .CO({\neg_mul3_reg_1832_reg[69]_i_5_n_0 ,\neg_mul3_reg_1832_reg[69]_i_5_n_1 ,\neg_mul3_reg_1832_reg[69]_i_5_n_2 ,\neg_mul3_reg_1832_reg[69]_i_5_n_3 }),
        .CYINIT(Q[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_neg_mul3_reg_1832_reg[69]_i_5_O_UNCONNECTED [3:0]),
        .S({Q[3:1],carry_s1}));
  CARRY4 \neg_mul3_reg_1832_reg[73]_i_1 
       (.CI(\neg_mul3_reg_1832_reg[69]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[73]_i_1_n_0 ,\neg_mul3_reg_1832_reg[73]_i_1_n_1 ,\neg_mul3_reg_1832_reg[73]_i_1_n_2 ,\neg_mul3_reg_1832_reg[73]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[5:2]),
        .S(Q[23:20]));
  CARRY4 \neg_mul3_reg_1832_reg[77]_i_1 
       (.CI(\neg_mul3_reg_1832_reg[73]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[77]_i_1_n_0 ,\neg_mul3_reg_1832_reg[77]_i_1_n_1 ,\neg_mul3_reg_1832_reg[77]_i_1_n_2 ,\neg_mul3_reg_1832_reg[77]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[9:6]),
        .S(Q[27:24]));
  CARRY4 \neg_mul3_reg_1832_reg[81]_i_1 
       (.CI(\neg_mul3_reg_1832_reg[77]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[81]_i_1_n_0 ,\neg_mul3_reg_1832_reg[81]_i_1_n_1 ,\neg_mul3_reg_1832_reg[81]_i_1_n_2 ,\neg_mul3_reg_1832_reg[81]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[13:10]),
        .S(Q[31:28]));
  CARRY4 \neg_mul3_reg_1832_reg[85]_i_1 
       (.CI(\neg_mul3_reg_1832_reg[81]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[85]_i_1_n_0 ,\neg_mul3_reg_1832_reg[85]_i_1_n_1 ,\neg_mul3_reg_1832_reg[85]_i_1_n_2 ,\neg_mul3_reg_1832_reg[85]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[17:14]),
        .S(Q[35:32]));
  CARRY4 \neg_mul3_reg_1832_reg[89]_i_1 
       (.CI(\neg_mul3_reg_1832_reg[85]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[89]_i_1_n_0 ,\neg_mul3_reg_1832_reg[89]_i_1_n_1 ,\neg_mul3_reg_1832_reg[89]_i_1_n_2 ,\neg_mul3_reg_1832_reg[89]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[21:18]),
        .S(Q[39:36]));
  CARRY4 \neg_mul3_reg_1832_reg[93]_i_1 
       (.CI(\neg_mul3_reg_1832_reg[89]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[93]_i_1_n_0 ,\neg_mul3_reg_1832_reg[93]_i_1_n_1 ,\neg_mul3_reg_1832_reg[93]_i_1_n_2 ,\neg_mul3_reg_1832_reg[93]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[25:22]),
        .S(Q[43:40]));
  CARRY4 \neg_mul3_reg_1832_reg[97]_i_1 
       (.CI(\neg_mul3_reg_1832_reg[93]_i_1_n_0 ),
        .CO({\neg_mul3_reg_1832_reg[97]_i_1_n_0 ,\neg_mul3_reg_1832_reg[97]_i_1_n_1 ,\neg_mul3_reg_1832_reg[97]_i_1_n_2 ,\neg_mul3_reg_1832_reg[97]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(s[29:26]),
        .S(Q[47:44]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
