

================================================================
== Vitis HLS Report for 'object_detect_nnbw_Pipeline_VITIS_LOOP_54_3'
================================================================
* Date:           Thu May  1 18:22:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        object_detect_nnbw
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       40|       40|  0.400 us|  0.400 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_3  |       38|       38|        36|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 1
  Pipeline-0 : II = 1, D = 36, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.82>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../nn.cpp:54]   --->   Operation 39 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%local_output = alloca i32 1" [../nn.cpp:26]   --->   Operation 40 'alloca' 'local_output' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_output_1 = alloca i32 1" [../nn.cpp:26]   --->   Operation 41 'alloca' 'local_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_output_2 = alloca i32 1" [../nn.cpp:26]   --->   Operation 42 'alloca' 'local_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%local_output_3 = alloca i32 1" [../nn.cpp:26]   --->   Operation 43 'alloca' 'local_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln60_56_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_56"   --->   Operation 44 'read' 'sext_ln60_56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln60_54_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_54"   --->   Operation 45 'read' 'sext_ln60_54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln60_53_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_53"   --->   Operation 46 'read' 'sext_ln60_53_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln60_52_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_52"   --->   Operation 47 'read' 'sext_ln60_52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln60_50_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_50"   --->   Operation 48 'read' 'sext_ln60_50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln60_48_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_48"   --->   Operation 49 'read' 'sext_ln60_48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln60_46_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_46"   --->   Operation 50 'read' 'sext_ln60_46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln60_44_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_44"   --->   Operation 51 'read' 'sext_ln60_44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln60_43_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_43"   --->   Operation 52 'read' 'sext_ln60_43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln60_41_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_41"   --->   Operation 53 'read' 'sext_ln60_41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln60_39_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_39"   --->   Operation 54 'read' 'sext_ln60_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln60_37_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_37"   --->   Operation 55 'read' 'sext_ln60_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln60_35_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_35"   --->   Operation 56 'read' 'sext_ln60_35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln60_33_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_33"   --->   Operation 57 'read' 'sext_ln60_33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln60_31_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_31"   --->   Operation 58 'read' 'sext_ln60_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln60_29_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_29"   --->   Operation 59 'read' 'sext_ln60_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln60_27_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_27"   --->   Operation 60 'read' 'sext_ln60_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln60_25_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_25"   --->   Operation 61 'read' 'sext_ln60_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln60_23_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_23"   --->   Operation 62 'read' 'sext_ln60_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln60_21_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_21"   --->   Operation 63 'read' 'sext_ln60_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln60_20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_20"   --->   Operation 64 'read' 'sext_ln60_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln60_19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_19"   --->   Operation 65 'read' 'sext_ln60_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln60_18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_18"   --->   Operation 66 'read' 'sext_ln60_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln60_16_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_16"   --->   Operation 67 'read' 'sext_ln60_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln60_14_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_14"   --->   Operation 68 'read' 'sext_ln60_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln60_12_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_12"   --->   Operation 69 'read' 'sext_ln60_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln60_11_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_11"   --->   Operation 70 'read' 'sext_ln60_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln60_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_9"   --->   Operation 71 'read' 'sext_ln60_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln60_7_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_7"   --->   Operation 72 'read' 'sext_ln60_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln60_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_5"   --->   Operation 73 'read' 'sext_ln60_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln60_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_3"   --->   Operation 74 'read' 'sext_ln60_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln60_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln60_1"   --->   Operation 75 'read' 'sext_ln60_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln60_56_cast = sext i16 %sext_ln60_56_read"   --->   Operation 76 'sext' 'sext_ln60_56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln60_54_cast = sext i16 %sext_ln60_54_read"   --->   Operation 77 'sext' 'sext_ln60_54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln60_53_cast = sext i16 %sext_ln60_53_read"   --->   Operation 78 'sext' 'sext_ln60_53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln60_52_cast = sext i16 %sext_ln60_52_read"   --->   Operation 79 'sext' 'sext_ln60_52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln60_50_cast = sext i16 %sext_ln60_50_read"   --->   Operation 80 'sext' 'sext_ln60_50_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln60_48_cast = sext i16 %sext_ln60_48_read"   --->   Operation 81 'sext' 'sext_ln60_48_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln60_46_cast = sext i16 %sext_ln60_46_read"   --->   Operation 82 'sext' 'sext_ln60_46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln60_44_cast = sext i16 %sext_ln60_44_read"   --->   Operation 83 'sext' 'sext_ln60_44_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln60_43_cast = sext i16 %sext_ln60_43_read"   --->   Operation 84 'sext' 'sext_ln60_43_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln60_41_cast = sext i16 %sext_ln60_41_read"   --->   Operation 85 'sext' 'sext_ln60_41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln60_39_cast = sext i16 %sext_ln60_39_read"   --->   Operation 86 'sext' 'sext_ln60_39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln60_37_cast = sext i16 %sext_ln60_37_read"   --->   Operation 87 'sext' 'sext_ln60_37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln60_35_cast = sext i16 %sext_ln60_35_read"   --->   Operation 88 'sext' 'sext_ln60_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln60_33_cast = sext i16 %sext_ln60_33_read"   --->   Operation 89 'sext' 'sext_ln60_33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln60_31_cast = sext i16 %sext_ln60_31_read"   --->   Operation 90 'sext' 'sext_ln60_31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln60_29_cast = sext i16 %sext_ln60_29_read"   --->   Operation 91 'sext' 'sext_ln60_29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln60_27_cast = sext i16 %sext_ln60_27_read"   --->   Operation 92 'sext' 'sext_ln60_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln60_25_cast = sext i16 %sext_ln60_25_read"   --->   Operation 93 'sext' 'sext_ln60_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln60_23_cast = sext i16 %sext_ln60_23_read"   --->   Operation 94 'sext' 'sext_ln60_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln60_21_cast = sext i16 %sext_ln60_21_read"   --->   Operation 95 'sext' 'sext_ln60_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln60_20_cast = sext i16 %sext_ln60_20_read"   --->   Operation 96 'sext' 'sext_ln60_20_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln60_19_cast = sext i16 %sext_ln60_19_read"   --->   Operation 97 'sext' 'sext_ln60_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln60_18_cast = sext i16 %sext_ln60_18_read"   --->   Operation 98 'sext' 'sext_ln60_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln60_16_cast = sext i16 %sext_ln60_16_read"   --->   Operation 99 'sext' 'sext_ln60_16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln60_14_cast = sext i16 %sext_ln60_14_read"   --->   Operation 100 'sext' 'sext_ln60_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln60_12_cast = sext i16 %sext_ln60_12_read"   --->   Operation 101 'sext' 'sext_ln60_12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln60_11_cast = sext i16 %sext_ln60_11_read"   --->   Operation 102 'sext' 'sext_ln60_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln60_9_cast = sext i16 %sext_ln60_9_read"   --->   Operation 103 'sext' 'sext_ln60_9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln60_7_cast = sext i16 %sext_ln60_7_read"   --->   Operation 104 'sext' 'sext_ln60_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln60_5_cast = sext i16 %sext_ln60_5_read"   --->   Operation 105 'sext' 'sext_ln60_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln60_3_cast = sext i16 %sext_ln60_3_read"   --->   Operation 106 'sext' 'sext_ln60_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln60_1_cast = sext i16 %sext_ln60_1_read"   --->   Operation 107 'sext' 'sext_ln60_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln54 = store i3 0, i3 %i" [../nn.cpp:54]   --->   Operation 108 'store' 'store_ln54' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_58_4"   --->   Operation 109 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [../nn.cpp:54]   --->   Operation 110 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.65ns)   --->   "%icmp_ln54 = icmp_eq  i3 %i_1, i3 4" [../nn.cpp:54]   --->   Operation 111 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.65ns)   --->   "%add_ln54 = add i3 %i_1, i3 1" [../nn.cpp:54]   --->   Operation 112 'add' 'add_ln54' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %VITIS_LOOP_58_4.split, void %for.end45.exitStub" [../nn.cpp:54]   --->   Operation 113 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i3 %i_1" [../nn.cpp:54]   --->   Operation 114 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i3 %i_1" [../nn.cpp:54]   --->   Operation 115 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%w2_0_addr = getelementptr i16 %w2_0, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 116 'getelementptr' 'w2_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (2.32ns)   --->   "%w2_0_load = load i2 %w2_0_addr" [../nn.cpp:60]   --->   Operation 117 'load' 'w2_0_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_1 : Operation 118 [1/1] (1.56ns)   --->   "%switch_ln64 = switch i2 %trunc_ln54, void %arrayidx42.case.3, i2 0, void %arrayidx42.case.0, i2 1, void %arrayidx42.case.1, i2 2, void %VITIS_LOOP_58_4.split.arrayidx42.exit_crit_edge" [../nn.cpp:64]   --->   Operation 118 'switch' 'switch_ln64' <Predicate = (!icmp_ln54)> <Delay = 1.56>
ST_1 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln54 = store i3 %add_ln54, i3 %i" [../nn.cpp:54]   --->   Operation 119 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln54 = br void %VITIS_LOOP_58_4" [../nn.cpp:54]   --->   Operation 120 'br' 'br_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 121 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_0_load = load i2 %w2_0_addr" [../nn.cpp:60]   --->   Operation 121 'load' 'w2_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i16 %w2_0_load" [../nn.cpp:60]   --->   Operation 122 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [3/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i26 %sext_ln60, i26 %sext_ln60_1_cast" [../nn.cpp:60]   --->   Operation 123 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%w2_1_addr = getelementptr i16 %w2_1, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 124 'getelementptr' 'w2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%w2_1_load = load i2 %w2_1_addr" [../nn.cpp:60]   --->   Operation 125 'load' 'w2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 126 [2/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i26 %sext_ln60, i26 %sext_ln60_1_cast" [../nn.cpp:60]   --->   Operation 126 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_1_load = load i2 %w2_1_addr" [../nn.cpp:60]   --->   Operation 127 'load' 'w2_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i16 %w2_1_load" [../nn.cpp:60]   --->   Operation 128 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i26 %sext_ln60_2, i26 %sext_ln60_3_cast" [../nn.cpp:60]   --->   Operation 129 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%w2_2_addr = getelementptr i16 %w2_2, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 130 'getelementptr' 'w2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (2.32ns)   --->   "%w2_2_load = load i2 %w2_2_addr" [../nn.cpp:60]   --->   Operation 131 'load' 'w2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 4 <SV = 3> <Delay = 3.92>
ST_4 : Operation 132 [1/1] (1.82ns)   --->   "%sum = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 64512, i2 1, i16 11264, i2 2, i16 38912, i2 3, i16 59392, i16 0, i2 %trunc_ln54" [../nn.cpp:56]   --->   Operation 132 'sparsemux' 'sum' <Predicate = true> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i26 %sext_ln60, i26 %sext_ln60_1_cast" [../nn.cpp:60]   --->   Operation 133 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %sum, i10 0" [../nn.cpp:60]   --->   Operation 134 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i26 %shl_ln1, i26 %mul_ln60" [../nn.cpp:60]   --->   Operation 135 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i26 %sext_ln60_2, i26 %sext_ln60_3_cast" [../nn.cpp:60]   --->   Operation 136 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_2_load = load i2 %w2_2_addr" [../nn.cpp:60]   --->   Operation 137 'load' 'w2_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i16 %w2_2_load" [../nn.cpp:60]   --->   Operation 138 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_2 = mul i26 %sext_ln60_4, i26 %sext_ln60_5_cast" [../nn.cpp:60]   --->   Operation 139 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%w2_3_addr = getelementptr i16 %w2_3, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 140 'getelementptr' 'w2_3_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [2/2] (2.32ns)   --->   "%w2_3_load = load i2 %w2_3_addr" [../nn.cpp:60]   --->   Operation 141 'load' 'w2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 142 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i26 %shl_ln1, i26 %mul_ln60" [../nn.cpp:60]   --->   Operation 142 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 143 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i26 %sext_ln60_2, i26 %sext_ln60_3_cast" [../nn.cpp:60]   --->   Operation 143 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 144 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln60_1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_3, i10 0" [../nn.cpp:60]   --->   Operation 145 'bitconcatenate' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i26 %shl_ln60_1, i26 %mul_ln60_1" [../nn.cpp:60]   --->   Operation 146 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_2 = mul i26 %sext_ln60_4, i26 %sext_ln60_5_cast" [../nn.cpp:60]   --->   Operation 147 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_3_load = load i2 %w2_3_addr" [../nn.cpp:60]   --->   Operation 148 'load' 'w2_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i16 %w2_3_load" [../nn.cpp:60]   --->   Operation 149 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 150 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_3 = mul i26 %sext_ln60_6, i26 %sext_ln60_7_cast" [../nn.cpp:60]   --->   Operation 150 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%w2_4_addr = getelementptr i16 %w2_4, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 151 'getelementptr' 'w2_4_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [2/2] (2.32ns)   --->   "%w2_4_load = load i2 %w2_4_addr" [../nn.cpp:60]   --->   Operation 152 'load' 'w2_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 153 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_1 = add i26 %shl_ln60_1, i26 %mul_ln60_1" [../nn.cpp:60]   --->   Operation 153 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_2 = mul i26 %sext_ln60_4, i26 %sext_ln60_5_cast" [../nn.cpp:60]   --->   Operation 154 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_1, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 155 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln60_2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_4, i10 0" [../nn.cpp:60]   --->   Operation 156 'bitconcatenate' 'shl_ln60_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_2 = add i26 %shl_ln60_2, i26 %mul_ln60_2" [../nn.cpp:60]   --->   Operation 157 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_3 = mul i26 %sext_ln60_6, i26 %sext_ln60_7_cast" [../nn.cpp:60]   --->   Operation 158 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_4_load = load i2 %w2_4_addr" [../nn.cpp:60]   --->   Operation 159 'load' 'w2_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i16 %w2_4_load" [../nn.cpp:60]   --->   Operation 160 'sext' 'sext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_4 = mul i26 %sext_ln60_8, i26 %sext_ln60_9_cast" [../nn.cpp:60]   --->   Operation 161 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%w2_5_addr = getelementptr i16 %w2_5, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 162 'getelementptr' 'w2_5_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [2/2] (2.32ns)   --->   "%w2_5_load = load i2 %w2_5_addr" [../nn.cpp:60]   --->   Operation 163 'load' 'w2_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 164 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_2 = add i26 %shl_ln60_2, i26 %mul_ln60_2" [../nn.cpp:60]   --->   Operation 164 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 165 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_3 = mul i26 %sext_ln60_6, i26 %sext_ln60_7_cast" [../nn.cpp:60]   --->   Operation 165 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_2, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 166 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%shl_ln60_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_5, i10 0" [../nn.cpp:60]   --->   Operation 167 'bitconcatenate' 'shl_ln60_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_3 = add i26 %shl_ln60_3, i26 %mul_ln60_3" [../nn.cpp:60]   --->   Operation 168 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 169 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_4 = mul i26 %sext_ln60_8, i26 %sext_ln60_9_cast" [../nn.cpp:60]   --->   Operation 169 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 170 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_5_load = load i2 %w2_5_addr" [../nn.cpp:60]   --->   Operation 170 'load' 'w2_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i16 %w2_5_load" [../nn.cpp:60]   --->   Operation 171 'sext' 'sext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 172 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_5 = mul i26 %sext_ln60_10, i26 %sext_ln60_11_cast" [../nn.cpp:60]   --->   Operation 172 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%w2_6_addr = getelementptr i15 %w2_6, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 173 'getelementptr' 'w2_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [2/2] (2.32ns)   --->   "%w2_6_load = load i2 %w2_6_addr" [../nn.cpp:60]   --->   Operation 174 'load' 'w2_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>

State 8 <SV = 7> <Delay = 4.20>
ST_8 : Operation 175 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_3 = add i26 %shl_ln60_3, i26 %mul_ln60_3" [../nn.cpp:60]   --->   Operation 175 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 176 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_4 = mul i26 %sext_ln60_8, i26 %sext_ln60_9_cast" [../nn.cpp:60]   --->   Operation 176 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_3, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 177 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln60_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_6, i10 0" [../nn.cpp:60]   --->   Operation 178 'bitconcatenate' 'shl_ln60_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_4 = add i26 %shl_ln60_4, i26 %mul_ln60_4" [../nn.cpp:60]   --->   Operation 179 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 180 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_5 = mul i26 %sext_ln60_10, i26 %sext_ln60_11_cast" [../nn.cpp:60]   --->   Operation 180 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 181 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_6_load = load i2 %w2_6_addr" [../nn.cpp:60]   --->   Operation 181 'load' 'w2_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i15 %w2_6_load" [../nn.cpp:60]   --->   Operation 182 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_6 = mul i26 %zext_ln60, i26 %sext_ln60_12_cast" [../nn.cpp:60]   --->   Operation 183 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%w2_7_addr = getelementptr i16 %w2_7, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 184 'getelementptr' 'w2_7_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (2.32ns)   --->   "%w2_7_load = load i2 %w2_7_addr" [../nn.cpp:60]   --->   Operation 185 'load' 'w2_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 186 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_4 = add i26 %shl_ln60_4, i26 %mul_ln60_4" [../nn.cpp:60]   --->   Operation 186 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_5 = mul i26 %sext_ln60_10, i26 %sext_ln60_11_cast" [../nn.cpp:60]   --->   Operation 187 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_4, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 188 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln60_5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_7, i10 0" [../nn.cpp:60]   --->   Operation 189 'bitconcatenate' 'shl_ln60_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 190 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_5 = add i26 %shl_ln60_5, i26 %mul_ln60_5" [../nn.cpp:60]   --->   Operation 190 'add' 'add_ln60_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 191 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_6 = mul i26 %zext_ln60, i26 %sext_ln60_12_cast" [../nn.cpp:60]   --->   Operation 191 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 192 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_7_load = load i2 %w2_7_addr" [../nn.cpp:60]   --->   Operation 192 'load' 'w2_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i16 %w2_7_load" [../nn.cpp:60]   --->   Operation 193 'sext' 'sext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_7 = mul i26 %sext_ln60_13, i26 %sext_ln60_14_cast" [../nn.cpp:60]   --->   Operation 194 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%w2_8_addr = getelementptr i16 %w2_8, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 195 'getelementptr' 'w2_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [2/2] (2.32ns)   --->   "%w2_8_load = load i2 %w2_8_addr" [../nn.cpp:60]   --->   Operation 196 'load' 'w2_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 10 <SV = 9> <Delay = 4.20>
ST_10 : Operation 197 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_5 = add i26 %shl_ln60_5, i26 %mul_ln60_5" [../nn.cpp:60]   --->   Operation 197 'add' 'add_ln60_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 198 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_6 = mul i26 %zext_ln60, i26 %sext_ln60_12_cast" [../nn.cpp:60]   --->   Operation 198 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_5, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 199 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln60_6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_8, i10 0" [../nn.cpp:60]   --->   Operation 200 'bitconcatenate' 'shl_ln60_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_6 = add i26 %shl_ln60_6, i26 %mul_ln60_6" [../nn.cpp:60]   --->   Operation 201 'add' 'add_ln60_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 202 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_7 = mul i26 %sext_ln60_13, i26 %sext_ln60_14_cast" [../nn.cpp:60]   --->   Operation 202 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 203 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_8_load = load i2 %w2_8_addr" [../nn.cpp:60]   --->   Operation 203 'load' 'w2_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i16 %w2_8_load" [../nn.cpp:60]   --->   Operation 204 'sext' 'sext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_8 = mul i26 %sext_ln60_15, i26 %sext_ln60_16_cast" [../nn.cpp:60]   --->   Operation 205 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%w2_9_addr = getelementptr i16 %w2_9, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 206 'getelementptr' 'w2_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [2/2] (2.32ns)   --->   "%w2_9_load = load i2 %w2_9_addr" [../nn.cpp:60]   --->   Operation 207 'load' 'w2_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 11 <SV = 10> <Delay = 4.20>
ST_11 : Operation 208 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_6 = add i26 %shl_ln60_6, i26 %mul_ln60_6" [../nn.cpp:60]   --->   Operation 208 'add' 'add_ln60_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_7 = mul i26 %sext_ln60_13, i26 %sext_ln60_14_cast" [../nn.cpp:60]   --->   Operation 209 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_6, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 210 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%shl_ln60_7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_9, i10 0" [../nn.cpp:60]   --->   Operation 211 'bitconcatenate' 'shl_ln60_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 212 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_7 = add i26 %shl_ln60_7, i26 %mul_ln60_7" [../nn.cpp:60]   --->   Operation 212 'add' 'add_ln60_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 213 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_8 = mul i26 %sext_ln60_15, i26 %sext_ln60_16_cast" [../nn.cpp:60]   --->   Operation 213 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 214 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_9_load = load i2 %w2_9_addr" [../nn.cpp:60]   --->   Operation 214 'load' 'w2_9_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i16 %w2_9_load" [../nn.cpp:60]   --->   Operation 215 'sext' 'sext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_9 = mul i26 %sext_ln60_17, i26 %sext_ln60_18_cast" [../nn.cpp:60]   --->   Operation 216 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%w2_10_addr = getelementptr i15 %w2_10, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 217 'getelementptr' 'w2_10_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [2/2] (2.32ns)   --->   "%w2_10_load = load i2 %w2_10_addr" [../nn.cpp:60]   --->   Operation 218 'load' 'w2_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>

State 12 <SV = 11> <Delay = 4.20>
ST_12 : Operation 219 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_7 = add i26 %shl_ln60_7, i26 %mul_ln60_7" [../nn.cpp:60]   --->   Operation 219 'add' 'add_ln60_7' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 220 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_8 = mul i26 %sext_ln60_15, i26 %sext_ln60_16_cast" [../nn.cpp:60]   --->   Operation 220 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_7, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 221 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%shl_ln60_8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_s, i10 0" [../nn.cpp:60]   --->   Operation 222 'bitconcatenate' 'shl_ln60_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_8 = add i26 %shl_ln60_8, i26 %mul_ln60_8" [../nn.cpp:60]   --->   Operation 223 'add' 'add_ln60_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 224 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_9 = mul i26 %sext_ln60_17, i26 %sext_ln60_18_cast" [../nn.cpp:60]   --->   Operation 224 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 225 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_10_load = load i2 %w2_10_addr" [../nn.cpp:60]   --->   Operation 225 'load' 'w2_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i15 %w2_10_load" [../nn.cpp:60]   --->   Operation 226 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_10 = mul i26 %zext_ln60_1, i26 %sext_ln60_19_cast" [../nn.cpp:60]   --->   Operation 227 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%w2_11_addr = getelementptr i15 %w2_11, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 228 'getelementptr' 'w2_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 229 [2/2] (2.32ns)   --->   "%w2_11_load = load i2 %w2_11_addr" [../nn.cpp:60]   --->   Operation 229 'load' 'w2_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>

State 13 <SV = 12> <Delay = 4.20>
ST_13 : Operation 230 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_8 = add i26 %shl_ln60_8, i26 %mul_ln60_8" [../nn.cpp:60]   --->   Operation 230 'add' 'add_ln60_8' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 231 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_9 = mul i26 %sext_ln60_17, i26 %sext_ln60_18_cast" [../nn.cpp:60]   --->   Operation 231 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_8, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 232 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln60_9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_1, i10 0" [../nn.cpp:60]   --->   Operation 233 'bitconcatenate' 'shl_ln60_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_9 = add i26 %shl_ln60_9, i26 %mul_ln60_9" [../nn.cpp:60]   --->   Operation 234 'add' 'add_ln60_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 235 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_10 = mul i26 %zext_ln60_1, i26 %sext_ln60_19_cast" [../nn.cpp:60]   --->   Operation 235 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 236 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_11_load = load i2 %w2_11_addr" [../nn.cpp:60]   --->   Operation 236 'load' 'w2_11_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln60_58 = sext i15 %w2_11_load" [../nn.cpp:60]   --->   Operation 237 'sext' 'sext_ln60_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_11 = mul i26 %sext_ln60_58, i26 %sext_ln60_20_cast" [../nn.cpp:60]   --->   Operation 238 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%w2_12_addr = getelementptr i16 %w2_12, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 239 'getelementptr' 'w2_12_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [2/2] (2.32ns)   --->   "%w2_12_load = load i2 %w2_12_addr" [../nn.cpp:60]   --->   Operation 240 'load' 'w2_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 14 <SV = 13> <Delay = 4.20>
ST_14 : Operation 241 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_9 = add i26 %shl_ln60_9, i26 %mul_ln60_9" [../nn.cpp:60]   --->   Operation 241 'add' 'add_ln60_9' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_10 = mul i26 %zext_ln60_1, i26 %sext_ln60_19_cast" [../nn.cpp:60]   --->   Operation 242 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_9, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 243 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln60_s = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_2, i10 0" [../nn.cpp:60]   --->   Operation 244 'bitconcatenate' 'shl_ln60_s' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_10 = add i26 %shl_ln60_s, i26 %mul_ln60_10" [../nn.cpp:60]   --->   Operation 245 'add' 'add_ln60_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 246 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_11 = mul i26 %sext_ln60_58, i26 %sext_ln60_20_cast" [../nn.cpp:60]   --->   Operation 246 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 247 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_12_load = load i2 %w2_12_addr" [../nn.cpp:60]   --->   Operation 247 'load' 'w2_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln60_22 = sext i16 %w2_12_load" [../nn.cpp:60]   --->   Operation 248 'sext' 'sext_ln60_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_12 = mul i26 %sext_ln60_22, i26 %sext_ln60_21_cast" [../nn.cpp:60]   --->   Operation 249 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%w2_13_addr = getelementptr i16 %w2_13, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 250 'getelementptr' 'w2_13_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [2/2] (2.32ns)   --->   "%w2_13_load = load i2 %w2_13_addr" [../nn.cpp:60]   --->   Operation 251 'load' 'w2_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 15 <SV = 14> <Delay = 4.20>
ST_15 : Operation 252 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_10 = add i26 %shl_ln60_s, i26 %mul_ln60_10" [../nn.cpp:60]   --->   Operation 252 'add' 'add_ln60_10' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 253 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_11 = mul i26 %sext_ln60_58, i26 %sext_ln60_20_cast" [../nn.cpp:60]   --->   Operation 253 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_10, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 254 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%shl_ln60_10 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_10, i10 0" [../nn.cpp:60]   --->   Operation 255 'bitconcatenate' 'shl_ln60_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_11 = add i26 %shl_ln60_10, i26 %mul_ln60_11" [../nn.cpp:60]   --->   Operation 256 'add' 'add_ln60_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 257 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_12 = mul i26 %sext_ln60_22, i26 %sext_ln60_21_cast" [../nn.cpp:60]   --->   Operation 257 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 258 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_13_load = load i2 %w2_13_addr" [../nn.cpp:60]   --->   Operation 258 'load' 'w2_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_15 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln60_24 = sext i16 %w2_13_load" [../nn.cpp:60]   --->   Operation 259 'sext' 'sext_ln60_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_13 = mul i26 %sext_ln60_24, i26 %sext_ln60_23_cast" [../nn.cpp:60]   --->   Operation 260 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%w2_14_addr = getelementptr i16 %w2_14, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 261 'getelementptr' 'w2_14_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [2/2] (2.32ns)   --->   "%w2_14_load = load i2 %w2_14_addr" [../nn.cpp:60]   --->   Operation 262 'load' 'w2_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 16 <SV = 15> <Delay = 4.20>
ST_16 : Operation 263 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_11 = add i26 %shl_ln60_10, i26 %mul_ln60_11" [../nn.cpp:60]   --->   Operation 263 'add' 'add_ln60_11' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 264 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_12 = mul i26 %sext_ln60_22, i26 %sext_ln60_21_cast" [../nn.cpp:60]   --->   Operation 264 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_11, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 265 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%shl_ln60_11 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_11, i10 0" [../nn.cpp:60]   --->   Operation 266 'bitconcatenate' 'shl_ln60_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_12 = add i26 %shl_ln60_11, i26 %mul_ln60_12" [../nn.cpp:60]   --->   Operation 267 'add' 'add_ln60_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 268 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_13 = mul i26 %sext_ln60_24, i26 %sext_ln60_23_cast" [../nn.cpp:60]   --->   Operation 268 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 269 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_14_load = load i2 %w2_14_addr" [../nn.cpp:60]   --->   Operation 269 'load' 'w2_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln60_26 = sext i16 %w2_14_load" [../nn.cpp:60]   --->   Operation 270 'sext' 'sext_ln60_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 271 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_14 = mul i26 %sext_ln60_26, i26 %sext_ln60_25_cast" [../nn.cpp:60]   --->   Operation 271 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%w2_15_addr = getelementptr i16 %w2_15, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 272 'getelementptr' 'w2_15_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [2/2] (2.32ns)   --->   "%w2_15_load = load i2 %w2_15_addr" [../nn.cpp:60]   --->   Operation 273 'load' 'w2_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 17 <SV = 16> <Delay = 4.20>
ST_17 : Operation 274 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_12 = add i26 %shl_ln60_11, i26 %mul_ln60_12" [../nn.cpp:60]   --->   Operation 274 'add' 'add_ln60_12' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 275 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_13 = mul i26 %sext_ln60_24, i26 %sext_ln60_23_cast" [../nn.cpp:60]   --->   Operation 275 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_12, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 276 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln60_12 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_12, i10 0" [../nn.cpp:60]   --->   Operation 277 'bitconcatenate' 'shl_ln60_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 278 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_13 = add i26 %shl_ln60_12, i26 %mul_ln60_13" [../nn.cpp:60]   --->   Operation 278 'add' 'add_ln60_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 279 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_14 = mul i26 %sext_ln60_26, i26 %sext_ln60_25_cast" [../nn.cpp:60]   --->   Operation 279 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 280 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_15_load = load i2 %w2_15_addr" [../nn.cpp:60]   --->   Operation 280 'load' 'w2_15_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln60_28 = sext i16 %w2_15_load" [../nn.cpp:60]   --->   Operation 281 'sext' 'sext_ln60_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 282 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_15 = mul i26 %sext_ln60_28, i26 %sext_ln60_27_cast" [../nn.cpp:60]   --->   Operation 282 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "%w2_16_addr = getelementptr i16 %w2_16, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 283 'getelementptr' 'w2_16_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 284 [2/2] (2.32ns)   --->   "%w2_16_load = load i2 %w2_16_addr" [../nn.cpp:60]   --->   Operation 284 'load' 'w2_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 18 <SV = 17> <Delay = 4.20>
ST_18 : Operation 285 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_13 = add i26 %shl_ln60_12, i26 %mul_ln60_13" [../nn.cpp:60]   --->   Operation 285 'add' 'add_ln60_13' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 286 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_14 = mul i26 %sext_ln60_26, i26 %sext_ln60_25_cast" [../nn.cpp:60]   --->   Operation 286 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_13, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 287 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 288 [1/1] (0.00ns)   --->   "%shl_ln60_13 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_13, i10 0" [../nn.cpp:60]   --->   Operation 288 'bitconcatenate' 'shl_ln60_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 289 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_14 = add i26 %shl_ln60_13, i26 %mul_ln60_14" [../nn.cpp:60]   --->   Operation 289 'add' 'add_ln60_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 290 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_15 = mul i26 %sext_ln60_28, i26 %sext_ln60_27_cast" [../nn.cpp:60]   --->   Operation 290 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 291 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_16_load = load i2 %w2_16_addr" [../nn.cpp:60]   --->   Operation 291 'load' 'w2_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln60_30 = sext i16 %w2_16_load" [../nn.cpp:60]   --->   Operation 292 'sext' 'sext_ln60_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 293 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_16 = mul i26 %sext_ln60_30, i26 %sext_ln60_29_cast" [../nn.cpp:60]   --->   Operation 293 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "%w2_17_addr = getelementptr i16 %w2_17, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 294 'getelementptr' 'w2_17_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 295 [2/2] (2.32ns)   --->   "%w2_17_load = load i2 %w2_17_addr" [../nn.cpp:60]   --->   Operation 295 'load' 'w2_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 19 <SV = 18> <Delay = 4.20>
ST_19 : Operation 296 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_14 = add i26 %shl_ln60_13, i26 %mul_ln60_14" [../nn.cpp:60]   --->   Operation 296 'add' 'add_ln60_14' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 297 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_15 = mul i26 %sext_ln60_28, i26 %sext_ln60_27_cast" [../nn.cpp:60]   --->   Operation 297 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_14, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 298 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%shl_ln60_14 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_14, i10 0" [../nn.cpp:60]   --->   Operation 299 'bitconcatenate' 'shl_ln60_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_15 = add i26 %shl_ln60_14, i26 %mul_ln60_15" [../nn.cpp:60]   --->   Operation 300 'add' 'add_ln60_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 301 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_16 = mul i26 %sext_ln60_30, i26 %sext_ln60_29_cast" [../nn.cpp:60]   --->   Operation 301 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 302 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_17_load = load i2 %w2_17_addr" [../nn.cpp:60]   --->   Operation 302 'load' 'w2_17_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln60_32 = sext i16 %w2_17_load" [../nn.cpp:60]   --->   Operation 303 'sext' 'sext_ln60_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_17 = mul i26 %sext_ln60_32, i26 %sext_ln60_31_cast" [../nn.cpp:60]   --->   Operation 304 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%w2_18_addr = getelementptr i16 %w2_18, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 305 'getelementptr' 'w2_18_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [2/2] (2.32ns)   --->   "%w2_18_load = load i2 %w2_18_addr" [../nn.cpp:60]   --->   Operation 306 'load' 'w2_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 20 <SV = 19> <Delay = 4.20>
ST_20 : Operation 307 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_15 = add i26 %shl_ln60_14, i26 %mul_ln60_15" [../nn.cpp:60]   --->   Operation 307 'add' 'add_ln60_15' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 308 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_16 = mul i26 %sext_ln60_30, i26 %sext_ln60_29_cast" [../nn.cpp:60]   --->   Operation 308 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_15, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 309 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln60_15 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_15, i10 0" [../nn.cpp:60]   --->   Operation 310 'bitconcatenate' 'shl_ln60_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_16 = add i26 %shl_ln60_15, i26 %mul_ln60_16" [../nn.cpp:60]   --->   Operation 311 'add' 'add_ln60_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 312 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_17 = mul i26 %sext_ln60_32, i26 %sext_ln60_31_cast" [../nn.cpp:60]   --->   Operation 312 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 313 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_18_load = load i2 %w2_18_addr" [../nn.cpp:60]   --->   Operation 313 'load' 'w2_18_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln60_34 = sext i16 %w2_18_load" [../nn.cpp:60]   --->   Operation 314 'sext' 'sext_ln60_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_18)   --->   "%mul_ln60_18 = mul i26 %sext_ln60_34, i26 %sext_ln60_33_cast" [../nn.cpp:60]   --->   Operation 315 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%w2_19_addr = getelementptr i16 %w2_19, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 316 'getelementptr' 'w2_19_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 317 [2/2] (2.32ns)   --->   "%w2_19_load = load i2 %w2_19_addr" [../nn.cpp:60]   --->   Operation 317 'load' 'w2_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 21 <SV = 20> <Delay = 4.20>
ST_21 : Operation 318 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_16 = add i26 %shl_ln60_15, i26 %mul_ln60_16" [../nn.cpp:60]   --->   Operation 318 'add' 'add_ln60_16' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 319 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_17 = mul i26 %sext_ln60_32, i26 %sext_ln60_31_cast" [../nn.cpp:60]   --->   Operation 319 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_16, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 320 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns)   --->   "%shl_ln60_16 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_16, i10 0" [../nn.cpp:60]   --->   Operation 321 'bitconcatenate' 'shl_ln60_16' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_17 = add i26 %shl_ln60_16, i26 %mul_ln60_17" [../nn.cpp:60]   --->   Operation 322 'add' 'add_ln60_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 323 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_18)   --->   "%mul_ln60_18 = mul i26 %sext_ln60_34, i26 %sext_ln60_33_cast" [../nn.cpp:60]   --->   Operation 323 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 324 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_19_load = load i2 %w2_19_addr" [../nn.cpp:60]   --->   Operation 324 'load' 'w2_19_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_21 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln60_36 = sext i16 %w2_19_load" [../nn.cpp:60]   --->   Operation 325 'sext' 'sext_ln60_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 326 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_19)   --->   "%mul_ln60_19 = mul i26 %sext_ln60_36, i26 %sext_ln60_35_cast" [../nn.cpp:60]   --->   Operation 326 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%w2_20_addr = getelementptr i16 %w2_20, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 327 'getelementptr' 'w2_20_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [2/2] (2.32ns)   --->   "%w2_20_load = load i2 %w2_20_addr" [../nn.cpp:60]   --->   Operation 328 'load' 'w2_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 22 <SV = 21> <Delay = 4.20>
ST_22 : Operation 329 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_17 = add i26 %shl_ln60_16, i26 %mul_ln60_17" [../nn.cpp:60]   --->   Operation 329 'add' 'add_ln60_17' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 330 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_18)   --->   "%mul_ln60_18 = mul i26 %sext_ln60_34, i26 %sext_ln60_33_cast" [../nn.cpp:60]   --->   Operation 330 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_17, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 331 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%shl_ln60_17 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_17, i10 0" [../nn.cpp:60]   --->   Operation 332 'bitconcatenate' 'shl_ln60_17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 333 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_18 = add i26 %shl_ln60_17, i26 %mul_ln60_18" [../nn.cpp:60]   --->   Operation 333 'add' 'add_ln60_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 334 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_19)   --->   "%mul_ln60_19 = mul i26 %sext_ln60_36, i26 %sext_ln60_35_cast" [../nn.cpp:60]   --->   Operation 334 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 335 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_20_load = load i2 %w2_20_addr" [../nn.cpp:60]   --->   Operation 335 'load' 'w2_20_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln60_38 = sext i16 %w2_20_load" [../nn.cpp:60]   --->   Operation 336 'sext' 'sext_ln60_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_20)   --->   "%mul_ln60_20 = mul i26 %sext_ln60_38, i26 %sext_ln60_37_cast" [../nn.cpp:60]   --->   Operation 337 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%w2_21_addr = getelementptr i16 %w2_21, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 338 'getelementptr' 'w2_21_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [2/2] (2.32ns)   --->   "%w2_21_load = load i2 %w2_21_addr" [../nn.cpp:60]   --->   Operation 339 'load' 'w2_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 23 <SV = 22> <Delay = 4.20>
ST_23 : Operation 340 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_18 = add i26 %shl_ln60_17, i26 %mul_ln60_18" [../nn.cpp:60]   --->   Operation 340 'add' 'add_ln60_18' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 341 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_19)   --->   "%mul_ln60_19 = mul i26 %sext_ln60_36, i26 %sext_ln60_35_cast" [../nn.cpp:60]   --->   Operation 341 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_18, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 342 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 343 [1/1] (0.00ns)   --->   "%shl_ln60_18 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_18, i10 0" [../nn.cpp:60]   --->   Operation 343 'bitconcatenate' 'shl_ln60_18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 344 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_19 = add i26 %shl_ln60_18, i26 %mul_ln60_19" [../nn.cpp:60]   --->   Operation 344 'add' 'add_ln60_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 345 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_20)   --->   "%mul_ln60_20 = mul i26 %sext_ln60_38, i26 %sext_ln60_37_cast" [../nn.cpp:60]   --->   Operation 345 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 346 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_21_load = load i2 %w2_21_addr" [../nn.cpp:60]   --->   Operation 346 'load' 'w2_21_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_23 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln60_40 = sext i16 %w2_21_load" [../nn.cpp:60]   --->   Operation 347 'sext' 'sext_ln60_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 348 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_21)   --->   "%mul_ln60_21 = mul i26 %sext_ln60_40, i26 %sext_ln60_39_cast" [../nn.cpp:60]   --->   Operation 348 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 349 [1/1] (0.00ns)   --->   "%w2_22_addr = getelementptr i16 %w2_22, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 349 'getelementptr' 'w2_22_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 350 [2/2] (2.32ns)   --->   "%w2_22_load = load i2 %w2_22_addr" [../nn.cpp:60]   --->   Operation 350 'load' 'w2_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 24 <SV = 23> <Delay = 4.20>
ST_24 : Operation 351 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_19 = add i26 %shl_ln60_18, i26 %mul_ln60_19" [../nn.cpp:60]   --->   Operation 351 'add' 'add_ln60_19' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 352 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_20)   --->   "%mul_ln60_20 = mul i26 %sext_ln60_38, i26 %sext_ln60_37_cast" [../nn.cpp:60]   --->   Operation 352 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_19, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 353 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%shl_ln60_19 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_19, i10 0" [../nn.cpp:60]   --->   Operation 354 'bitconcatenate' 'shl_ln60_19' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 355 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_20 = add i26 %shl_ln60_19, i26 %mul_ln60_20" [../nn.cpp:60]   --->   Operation 355 'add' 'add_ln60_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 356 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_21)   --->   "%mul_ln60_21 = mul i26 %sext_ln60_40, i26 %sext_ln60_39_cast" [../nn.cpp:60]   --->   Operation 356 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 357 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_22_load = load i2 %w2_22_addr" [../nn.cpp:60]   --->   Operation 357 'load' 'w2_22_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln60_42 = sext i16 %w2_22_load" [../nn.cpp:60]   --->   Operation 358 'sext' 'sext_ln60_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 359 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_22)   --->   "%mul_ln60_22 = mul i26 %sext_ln60_42, i26 %sext_ln60_41_cast" [../nn.cpp:60]   --->   Operation 359 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%w2_23_addr = getelementptr i15 %w2_23, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 360 'getelementptr' 'w2_23_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 361 [2/2] (2.32ns)   --->   "%w2_23_load = load i2 %w2_23_addr" [../nn.cpp:60]   --->   Operation 361 'load' 'w2_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>

State 25 <SV = 24> <Delay = 4.20>
ST_25 : Operation 362 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_20 = add i26 %shl_ln60_19, i26 %mul_ln60_20" [../nn.cpp:60]   --->   Operation 362 'add' 'add_ln60_20' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 363 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_21)   --->   "%mul_ln60_21 = mul i26 %sext_ln60_40, i26 %sext_ln60_39_cast" [../nn.cpp:60]   --->   Operation 363 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_20, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 364 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 365 [1/1] (0.00ns)   --->   "%shl_ln60_20 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_20, i10 0" [../nn.cpp:60]   --->   Operation 365 'bitconcatenate' 'shl_ln60_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 366 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_21 = add i26 %shl_ln60_20, i26 %mul_ln60_21" [../nn.cpp:60]   --->   Operation 366 'add' 'add_ln60_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 367 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_22)   --->   "%mul_ln60_22 = mul i26 %sext_ln60_42, i26 %sext_ln60_41_cast" [../nn.cpp:60]   --->   Operation 367 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 368 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_23_load = load i2 %w2_23_addr" [../nn.cpp:60]   --->   Operation 368 'load' 'w2_23_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>
ST_25 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i15 %w2_23_load" [../nn.cpp:60]   --->   Operation 369 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 370 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_23)   --->   "%mul_ln60_23 = mul i26 %zext_ln60_2, i26 %sext_ln60_43_cast" [../nn.cpp:60]   --->   Operation 370 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 371 [1/1] (0.00ns)   --->   "%w2_24_addr = getelementptr i16 %w2_24, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 371 'getelementptr' 'w2_24_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 372 [2/2] (2.32ns)   --->   "%w2_24_load = load i2 %w2_24_addr" [../nn.cpp:60]   --->   Operation 372 'load' 'w2_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 26 <SV = 25> <Delay = 4.20>
ST_26 : Operation 373 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_21 = add i26 %shl_ln60_20, i26 %mul_ln60_21" [../nn.cpp:60]   --->   Operation 373 'add' 'add_ln60_21' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 374 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_22)   --->   "%mul_ln60_22 = mul i26 %sext_ln60_42, i26 %sext_ln60_41_cast" [../nn.cpp:60]   --->   Operation 374 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_21, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 375 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln60_21 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_21, i10 0" [../nn.cpp:60]   --->   Operation 376 'bitconcatenate' 'shl_ln60_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 377 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_22 = add i26 %shl_ln60_21, i26 %mul_ln60_22" [../nn.cpp:60]   --->   Operation 377 'add' 'add_ln60_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 378 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_23)   --->   "%mul_ln60_23 = mul i26 %zext_ln60_2, i26 %sext_ln60_43_cast" [../nn.cpp:60]   --->   Operation 378 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 379 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_24_load = load i2 %w2_24_addr" [../nn.cpp:60]   --->   Operation 379 'load' 'w2_24_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_26 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln60_45 = sext i16 %w2_24_load" [../nn.cpp:60]   --->   Operation 380 'sext' 'sext_ln60_45' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 381 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_24)   --->   "%mul_ln60_24 = mul i26 %sext_ln60_45, i26 %sext_ln60_44_cast" [../nn.cpp:60]   --->   Operation 381 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 382 [1/1] (0.00ns)   --->   "%w2_25_addr = getelementptr i16 %w2_25, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 382 'getelementptr' 'w2_25_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 383 [2/2] (2.32ns)   --->   "%w2_25_load = load i2 %w2_25_addr" [../nn.cpp:60]   --->   Operation 383 'load' 'w2_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 27 <SV = 26> <Delay = 4.20>
ST_27 : Operation 384 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_22 = add i26 %shl_ln60_21, i26 %mul_ln60_22" [../nn.cpp:60]   --->   Operation 384 'add' 'add_ln60_22' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 385 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_23)   --->   "%mul_ln60_23 = mul i26 %zext_ln60_2, i26 %sext_ln60_43_cast" [../nn.cpp:60]   --->   Operation 385 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_22, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 386 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 387 [1/1] (0.00ns)   --->   "%shl_ln60_22 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_22, i10 0" [../nn.cpp:60]   --->   Operation 387 'bitconcatenate' 'shl_ln60_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 388 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_23 = add i26 %shl_ln60_22, i26 %mul_ln60_23" [../nn.cpp:60]   --->   Operation 388 'add' 'add_ln60_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 389 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_24)   --->   "%mul_ln60_24 = mul i26 %sext_ln60_45, i26 %sext_ln60_44_cast" [../nn.cpp:60]   --->   Operation 389 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 390 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_25_load = load i2 %w2_25_addr" [../nn.cpp:60]   --->   Operation 390 'load' 'w2_25_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_27 : Operation 391 [1/1] (0.00ns)   --->   "%sext_ln60_47 = sext i16 %w2_25_load" [../nn.cpp:60]   --->   Operation 391 'sext' 'sext_ln60_47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 392 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_25)   --->   "%mul_ln60_25 = mul i26 %sext_ln60_47, i26 %sext_ln60_46_cast" [../nn.cpp:60]   --->   Operation 392 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 393 [1/1] (0.00ns)   --->   "%w2_26_addr = getelementptr i16 %w2_26, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 393 'getelementptr' 'w2_26_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 394 [2/2] (2.32ns)   --->   "%w2_26_load = load i2 %w2_26_addr" [../nn.cpp:60]   --->   Operation 394 'load' 'w2_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 28 <SV = 27> <Delay = 4.20>
ST_28 : Operation 395 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_23 = add i26 %shl_ln60_22, i26 %mul_ln60_23" [../nn.cpp:60]   --->   Operation 395 'add' 'add_ln60_23' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 396 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_24)   --->   "%mul_ln60_24 = mul i26 %sext_ln60_45, i26 %sext_ln60_44_cast" [../nn.cpp:60]   --->   Operation 396 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_23, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 397 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 398 [1/1] (0.00ns)   --->   "%shl_ln60_23 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_23, i10 0" [../nn.cpp:60]   --->   Operation 398 'bitconcatenate' 'shl_ln60_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 399 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_24 = add i26 %shl_ln60_23, i26 %mul_ln60_24" [../nn.cpp:60]   --->   Operation 399 'add' 'add_ln60_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 400 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_25)   --->   "%mul_ln60_25 = mul i26 %sext_ln60_47, i26 %sext_ln60_46_cast" [../nn.cpp:60]   --->   Operation 400 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 401 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_26_load = load i2 %w2_26_addr" [../nn.cpp:60]   --->   Operation 401 'load' 'w2_26_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_28 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln60_49 = sext i16 %w2_26_load" [../nn.cpp:60]   --->   Operation 402 'sext' 'sext_ln60_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 403 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_26)   --->   "%mul_ln60_26 = mul i26 %sext_ln60_49, i26 %sext_ln60_48_cast" [../nn.cpp:60]   --->   Operation 403 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 404 [1/1] (0.00ns)   --->   "%w2_27_addr = getelementptr i16 %w2_27, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 404 'getelementptr' 'w2_27_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 405 [2/2] (2.32ns)   --->   "%w2_27_load = load i2 %w2_27_addr" [../nn.cpp:60]   --->   Operation 405 'load' 'w2_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_28 : Operation 406 [1/1] (0.00ns)   --->   "%w2_28_addr = getelementptr i15 %w2_28, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 406 'getelementptr' 'w2_28_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 407 [2/2] (2.32ns)   --->   "%w2_28_load = load i2 %w2_28_addr" [../nn.cpp:60]   --->   Operation 407 'load' 'w2_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>
ST_28 : Operation 408 [1/1] (0.00ns)   --->   "%w2_29_addr = getelementptr i16 %w2_29, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 408 'getelementptr' 'w2_29_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 409 [2/2] (2.32ns)   --->   "%w2_29_load = load i2 %w2_29_addr" [../nn.cpp:60]   --->   Operation 409 'load' 'w2_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_28 : Operation 410 [1/1] (0.00ns)   --->   "%w2_30_addr = getelementptr i16 %w2_30, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 410 'getelementptr' 'w2_30_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 411 [2/2] (2.32ns)   --->   "%w2_30_load = load i2 %w2_30_addr" [../nn.cpp:60]   --->   Operation 411 'load' 'w2_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_28 : Operation 412 [1/1] (0.00ns)   --->   "%w2_31_addr = getelementptr i16 %w2_31, i64 0, i64 %zext_ln54" [../nn.cpp:60]   --->   Operation 412 'getelementptr' 'w2_31_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 413 [2/2] (2.32ns)   --->   "%w2_31_load = load i2 %w2_31_addr" [../nn.cpp:60]   --->   Operation 413 'load' 'w2_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 29 <SV = 28> <Delay = 4.20>
ST_29 : Operation 414 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_24 = add i26 %shl_ln60_23, i26 %mul_ln60_24" [../nn.cpp:60]   --->   Operation 414 'add' 'add_ln60_24' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 415 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_25)   --->   "%mul_ln60_25 = mul i26 %sext_ln60_47, i26 %sext_ln60_46_cast" [../nn.cpp:60]   --->   Operation 415 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 416 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_24, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 416 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln60_24 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_24, i10 0" [../nn.cpp:60]   --->   Operation 417 'bitconcatenate' 'shl_ln60_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 418 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_25 = add i26 %shl_ln60_24, i26 %mul_ln60_25" [../nn.cpp:60]   --->   Operation 418 'add' 'add_ln60_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 419 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_26)   --->   "%mul_ln60_26 = mul i26 %sext_ln60_49, i26 %sext_ln60_48_cast" [../nn.cpp:60]   --->   Operation 419 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 420 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_27_load = load i2 %w2_27_addr" [../nn.cpp:60]   --->   Operation 420 'load' 'w2_27_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_29 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln60_51 = sext i16 %w2_27_load" [../nn.cpp:60]   --->   Operation 421 'sext' 'sext_ln60_51' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 422 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_27)   --->   "%mul_ln60_27 = mul i26 %sext_ln60_51, i26 %sext_ln60_50_cast" [../nn.cpp:60]   --->   Operation 422 'mul' 'mul_ln60_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 423 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_28_load = load i2 %w2_28_addr" [../nn.cpp:60]   --->   Operation 423 'load' 'w2_28_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 4> <ROM>
ST_29 : Operation 424 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_29_load = load i2 %w2_29_addr" [../nn.cpp:60]   --->   Operation 424 'load' 'w2_29_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_29 : Operation 425 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_30_load = load i2 %w2_30_addr" [../nn.cpp:60]   --->   Operation 425 'load' 'w2_30_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>
ST_29 : Operation 426 [1/2] ( I:2.32ns O:2.32ns )   --->   "%w2_31_load = load i2 %w2_31_addr" [../nn.cpp:60]   --->   Operation 426 'load' 'w2_31_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 4> <ROM>

State 30 <SV = 29> <Delay = 4.20>
ST_30 : Operation 427 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_25 = add i26 %shl_ln60_24, i26 %mul_ln60_25" [../nn.cpp:60]   --->   Operation 427 'add' 'add_ln60_25' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 428 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_26)   --->   "%mul_ln60_26 = mul i26 %sext_ln60_49, i26 %sext_ln60_48_cast" [../nn.cpp:60]   --->   Operation 428 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_25, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 429 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln60_25 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_25, i10 0" [../nn.cpp:60]   --->   Operation 430 'bitconcatenate' 'shl_ln60_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 431 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_26 = add i26 %shl_ln60_25, i26 %mul_ln60_26" [../nn.cpp:60]   --->   Operation 431 'add' 'add_ln60_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 432 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_27)   --->   "%mul_ln60_27 = mul i26 %sext_ln60_51, i26 %sext_ln60_50_cast" [../nn.cpp:60]   --->   Operation 432 'mul' 'mul_ln60_27' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln60_60 = sext i15 %w2_28_load" [../nn.cpp:60]   --->   Operation 433 'sext' 'sext_ln60_60' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 434 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_28)   --->   "%mul_ln60_28 = mul i26 %sext_ln60_60, i26 %sext_ln60_52_cast" [../nn.cpp:60]   --->   Operation 434 'mul' 'mul_ln60_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 4.20>
ST_31 : Operation 435 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_26 = add i26 %shl_ln60_25, i26 %mul_ln60_26" [../nn.cpp:60]   --->   Operation 435 'add' 'add_ln60_26' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 436 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_27)   --->   "%mul_ln60_27 = mul i26 %sext_ln60_51, i26 %sext_ln60_50_cast" [../nn.cpp:60]   --->   Operation 436 'mul' 'mul_ln60_27' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_26, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 437 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln60_26 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_26, i10 0" [../nn.cpp:60]   --->   Operation 438 'bitconcatenate' 'shl_ln60_26' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 439 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_27 = add i26 %shl_ln60_26, i26 %mul_ln60_27" [../nn.cpp:60]   --->   Operation 439 'add' 'add_ln60_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 440 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_28)   --->   "%mul_ln60_28 = mul i26 %sext_ln60_60, i26 %sext_ln60_52_cast" [../nn.cpp:60]   --->   Operation 440 'mul' 'mul_ln60_28' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln60_55 = sext i16 %w2_29_load" [../nn.cpp:60]   --->   Operation 441 'sext' 'sext_ln60_55' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 442 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_29)   --->   "%mul_ln60_29 = mul i26 %sext_ln60_55, i26 %sext_ln60_53_cast" [../nn.cpp:60]   --->   Operation 442 'mul' 'mul_ln60_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 4.20>
ST_32 : Operation 443 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_27 = add i26 %shl_ln60_26, i26 %mul_ln60_27" [../nn.cpp:60]   --->   Operation 443 'add' 'add_ln60_27' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 444 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_28)   --->   "%mul_ln60_28 = mul i26 %sext_ln60_60, i26 %sext_ln60_52_cast" [../nn.cpp:60]   --->   Operation 444 'mul' 'mul_ln60_28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_27, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 445 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln60_27 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_27, i10 0" [../nn.cpp:60]   --->   Operation 446 'bitconcatenate' 'shl_ln60_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 447 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_28 = add i26 %shl_ln60_27, i26 %mul_ln60_28" [../nn.cpp:60]   --->   Operation 447 'add' 'add_ln60_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 448 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_29)   --->   "%mul_ln60_29 = mul i26 %sext_ln60_55, i26 %sext_ln60_53_cast" [../nn.cpp:60]   --->   Operation 448 'mul' 'mul_ln60_29' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln60_57 = sext i16 %w2_30_load" [../nn.cpp:60]   --->   Operation 449 'sext' 'sext_ln60_57' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 450 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_30)   --->   "%mul_ln60_30 = mul i26 %sext_ln60_57, i26 %sext_ln60_54_cast" [../nn.cpp:60]   --->   Operation 450 'mul' 'mul_ln60_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 4.20>
ST_33 : Operation 451 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_28 = add i26 %shl_ln60_27, i26 %mul_ln60_28" [../nn.cpp:60]   --->   Operation 451 'add' 'add_ln60_28' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 452 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_29)   --->   "%mul_ln60_29 = mul i26 %sext_ln60_55, i26 %sext_ln60_53_cast" [../nn.cpp:60]   --->   Operation 452 'mul' 'mul_ln60_29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_28, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 453 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 454 [1/1] (0.00ns)   --->   "%shl_ln60_28 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_28, i10 0" [../nn.cpp:60]   --->   Operation 454 'bitconcatenate' 'shl_ln60_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 455 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_29 = add i26 %shl_ln60_28, i26 %mul_ln60_29" [../nn.cpp:60]   --->   Operation 455 'add' 'add_ln60_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 456 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_30)   --->   "%mul_ln60_30 = mul i26 %sext_ln60_57, i26 %sext_ln60_54_cast" [../nn.cpp:60]   --->   Operation 456 'mul' 'mul_ln60_30' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln60_59 = sext i16 %w2_31_load" [../nn.cpp:60]   --->   Operation 457 'sext' 'sext_ln60_59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 458 [3/3] (1.05ns) (grouped into DSP with root node add_ln60_31)   --->   "%mul_ln60_31 = mul i26 %sext_ln60_59, i26 %sext_ln60_56_cast" [../nn.cpp:60]   --->   Operation 458 'mul' 'mul_ln60_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 4.20>
ST_34 : Operation 459 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_29 = add i26 %shl_ln60_28, i26 %mul_ln60_29" [../nn.cpp:60]   --->   Operation 459 'add' 'add_ln60_29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 460 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_30)   --->   "%mul_ln60_30 = mul i26 %sext_ln60_57, i26 %sext_ln60_54_cast" [../nn.cpp:60]   --->   Operation 460 'mul' 'mul_ln60_30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_29, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 461 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 462 [1/1] (0.00ns)   --->   "%shl_ln60_29 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_29, i10 0" [../nn.cpp:60]   --->   Operation 462 'bitconcatenate' 'shl_ln60_29' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 463 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_30 = add i26 %shl_ln60_29, i26 %mul_ln60_30" [../nn.cpp:60]   --->   Operation 463 'add' 'add_ln60_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 464 [2/3] (1.05ns) (grouped into DSP with root node add_ln60_31)   --->   "%mul_ln60_31 = mul i26 %sext_ln60_59, i26 %sext_ln60_56_cast" [../nn.cpp:60]   --->   Operation 464 'mul' 'mul_ln60_31' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 4.20>
ST_35 : Operation 465 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_30 = add i26 %shl_ln60_29, i26 %mul_ln60_30" [../nn.cpp:60]   --->   Operation 465 'add' 'add_ln60_30' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 466 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_31)   --->   "%mul_ln60_31 = mul i26 %sext_ln60_59, i26 %sext_ln60_56_cast" [../nn.cpp:60]   --->   Operation 466 'mul' 'mul_ln60_31' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_30, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 467 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln60_30 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i16.i10, i16 %tmp_30, i10 0" [../nn.cpp:60]   --->   Operation 468 'bitconcatenate' 'shl_ln60_30' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 469 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_31 = add i26 %shl_ln60_30, i26 %mul_ln60_31" [../nn.cpp:60]   --->   Operation 469 'add' 'add_ln60_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 483 [1/1] (0.00ns)   --->   "%local_output_load = load i16 %local_output"   --->   Operation 483 'load' 'local_output_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 484 [1/1] (0.00ns)   --->   "%local_output_1_load = load i16 %local_output_1"   --->   Operation 484 'load' 'local_output_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 485 [1/1] (0.00ns)   --->   "%local_output_2_load = load i16 %local_output_2"   --->   Operation 485 'load' 'local_output_2_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 486 [1/1] (0.00ns)   --->   "%local_output_3_load = load i16 %local_output_3"   --->   Operation 486 'load' 'local_output_3_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 487 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %local_output_3_out, i16 %local_output_3_load"   --->   Operation 487 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 488 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %local_output_2_out, i16 %local_output_2_load"   --->   Operation 488 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 489 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %local_output_1_out, i16 %local_output_1_load"   --->   Operation 489 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 490 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %local_output_out, i16 %local_output_load"   --->   Operation 490 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_35 : Operation 491 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 491 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 1.58>

State 36 <SV = 35> <Delay = 2.10>
ST_36 : Operation 470 [1/1] (0.00ns)   --->   "%specpipeline_ln26 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [../nn.cpp:26]   --->   Operation 470 'specpipeline' 'specpipeline_ln26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 471 [1/1] (0.00ns)   --->   "%speclooptripcount_ln26 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../nn.cpp:26]   --->   Operation 471 'speclooptripcount' 'speclooptripcount_ln26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 472 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../nn.cpp:54]   --->   Operation 472 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 473 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60_31 = add i26 %shl_ln60_30, i26 %mul_ln60_31" [../nn.cpp:60]   --->   Operation 473 'add' 'add_ln60_31' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 474 [1/1] (0.00ns)   --->   "%local_output_4 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %add_ln60_31, i32 10, i32 25" [../nn.cpp:60]   --->   Operation 474 'partselect' 'local_output_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 475 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %local_output_4, i16 %local_output_2" [../nn.cpp:26]   --->   Operation 475 'store' 'store_ln26' <Predicate = (trunc_ln54 == 2)> <Delay = 0.00>
ST_36 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx42.exit" [../nn.cpp:64]   --->   Operation 476 'br' 'br_ln64' <Predicate = (trunc_ln54 == 2)> <Delay = 0.00>
ST_36 : Operation 477 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %local_output_4, i16 %local_output_1" [../nn.cpp:26]   --->   Operation 477 'store' 'store_ln26' <Predicate = (trunc_ln54 == 1)> <Delay = 0.00>
ST_36 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx42.exit" [../nn.cpp:64]   --->   Operation 478 'br' 'br_ln64' <Predicate = (trunc_ln54 == 1)> <Delay = 0.00>
ST_36 : Operation 479 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %local_output_4, i16 %local_output" [../nn.cpp:26]   --->   Operation 479 'store' 'store_ln26' <Predicate = (trunc_ln54 == 0)> <Delay = 0.00>
ST_36 : Operation 480 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx42.exit" [../nn.cpp:64]   --->   Operation 480 'br' 'br_ln64' <Predicate = (trunc_ln54 == 0)> <Delay = 0.00>
ST_36 : Operation 481 [1/1] (0.00ns)   --->   "%store_ln26 = store i16 %local_output_4, i16 %local_output_3" [../nn.cpp:26]   --->   Operation 481 'store' 'store_ln26' <Predicate = (trunc_ln54 == 3)> <Delay = 0.00>
ST_36 : Operation 482 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx42.exit" [../nn.cpp:64]   --->   Operation 482 'br' 'br_ln64' <Predicate = (trunc_ln54 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.826ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln54', ../nn.cpp:54) of constant 0 on local variable 'i', ../nn.cpp:54 [138]  (1.588 ns)
	'load' operation 3 bit ('i', ../nn.cpp:54) on local variable 'i', ../nn.cpp:54 [141]  (0.000 ns)
	'add' operation 3 bit ('add_ln54', ../nn.cpp:54) [143]  (1.650 ns)
	'store' operation 0 bit ('store_ln54', ../nn.cpp:54) of variable 'add_ln54', ../nn.cpp:54 on local variable 'i', ../nn.cpp:54 [390]  (1.588 ns)

 <State 2>: 3.372ns
The critical path consists of the following:
	'load' operation 16 bit ('w2_0_load', ../nn.cpp:60) on array 'w2_0' [153]  (2.322 ns)
	'mul' operation 26 bit of DSP[157] ('mul_ln60', ../nn.cpp:60) [155]  (1.050 ns)

 <State 3>: 3.372ns
The critical path consists of the following:
	'load' operation 16 bit ('w2_1_load', ../nn.cpp:60) on array 'w2_1' [159]  (2.322 ns)
	'mul' operation 26 bit of DSP[164] ('mul_ln60_1', ../nn.cpp:60) [161]  (1.050 ns)

 <State 4>: 3.927ns
The critical path consists of the following:
	'sparsemux' operation 16 bit ('sum', ../nn.cpp:56) [151]  (1.827 ns)
	'add' operation 26 bit of DSP[157] ('add_ln60', ../nn.cpp:60) [157]  (2.100 ns)

 <State 5>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[157] ('add_ln60', ../nn.cpp:60) [157]  (2.100 ns)
	'add' operation 26 bit of DSP[164] ('add_ln60_1', ../nn.cpp:60) [164]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[164] ('add_ln60_1', ../nn.cpp:60) [164]  (2.100 ns)
	'add' operation 26 bit of DSP[171] ('add_ln60_2', ../nn.cpp:60) [171]  (2.100 ns)

 <State 7>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[171] ('add_ln60_2', ../nn.cpp:60) [171]  (2.100 ns)
	'add' operation 26 bit of DSP[178] ('add_ln60_3', ../nn.cpp:60) [178]  (2.100 ns)

 <State 8>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[178] ('add_ln60_3', ../nn.cpp:60) [178]  (2.100 ns)
	'add' operation 26 bit of DSP[185] ('add_ln60_4', ../nn.cpp:60) [185]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[185] ('add_ln60_4', ../nn.cpp:60) [185]  (2.100 ns)
	'add' operation 26 bit of DSP[192] ('add_ln60_5', ../nn.cpp:60) [192]  (2.100 ns)

 <State 10>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[192] ('add_ln60_5', ../nn.cpp:60) [192]  (2.100 ns)
	'add' operation 26 bit of DSP[199] ('add_ln60_6', ../nn.cpp:60) [199]  (2.100 ns)

 <State 11>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[199] ('add_ln60_6', ../nn.cpp:60) [199]  (2.100 ns)
	'add' operation 26 bit of DSP[206] ('add_ln60_7', ../nn.cpp:60) [206]  (2.100 ns)

 <State 12>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[206] ('add_ln60_7', ../nn.cpp:60) [206]  (2.100 ns)
	'add' operation 26 bit of DSP[213] ('add_ln60_8', ../nn.cpp:60) [213]  (2.100 ns)

 <State 13>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[213] ('add_ln60_8', ../nn.cpp:60) [213]  (2.100 ns)
	'add' operation 26 bit of DSP[220] ('add_ln60_9', ../nn.cpp:60) [220]  (2.100 ns)

 <State 14>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[220] ('add_ln60_9', ../nn.cpp:60) [220]  (2.100 ns)
	'add' operation 26 bit of DSP[227] ('add_ln60_10', ../nn.cpp:60) [227]  (2.100 ns)

 <State 15>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[227] ('add_ln60_10', ../nn.cpp:60) [227]  (2.100 ns)
	'add' operation 26 bit of DSP[234] ('add_ln60_11', ../nn.cpp:60) [234]  (2.100 ns)

 <State 16>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[234] ('add_ln60_11', ../nn.cpp:60) [234]  (2.100 ns)
	'add' operation 26 bit of DSP[241] ('add_ln60_12', ../nn.cpp:60) [241]  (2.100 ns)

 <State 17>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[241] ('add_ln60_12', ../nn.cpp:60) [241]  (2.100 ns)
	'add' operation 26 bit of DSP[248] ('add_ln60_13', ../nn.cpp:60) [248]  (2.100 ns)

 <State 18>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[248] ('add_ln60_13', ../nn.cpp:60) [248]  (2.100 ns)
	'add' operation 26 bit of DSP[255] ('add_ln60_14', ../nn.cpp:60) [255]  (2.100 ns)

 <State 19>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[255] ('add_ln60_14', ../nn.cpp:60) [255]  (2.100 ns)
	'add' operation 26 bit of DSP[262] ('add_ln60_15', ../nn.cpp:60) [262]  (2.100 ns)

 <State 20>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[262] ('add_ln60_15', ../nn.cpp:60) [262]  (2.100 ns)
	'add' operation 26 bit of DSP[269] ('add_ln60_16', ../nn.cpp:60) [269]  (2.100 ns)

 <State 21>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[269] ('add_ln60_16', ../nn.cpp:60) [269]  (2.100 ns)
	'add' operation 26 bit of DSP[276] ('add_ln60_17', ../nn.cpp:60) [276]  (2.100 ns)

 <State 22>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[276] ('add_ln60_17', ../nn.cpp:60) [276]  (2.100 ns)
	'add' operation 26 bit of DSP[283] ('add_ln60_18', ../nn.cpp:60) [283]  (2.100 ns)

 <State 23>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[283] ('add_ln60_18', ../nn.cpp:60) [283]  (2.100 ns)
	'add' operation 26 bit of DSP[290] ('add_ln60_19', ../nn.cpp:60) [290]  (2.100 ns)

 <State 24>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[290] ('add_ln60_19', ../nn.cpp:60) [290]  (2.100 ns)
	'add' operation 26 bit of DSP[297] ('add_ln60_20', ../nn.cpp:60) [297]  (2.100 ns)

 <State 25>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[297] ('add_ln60_20', ../nn.cpp:60) [297]  (2.100 ns)
	'add' operation 26 bit of DSP[304] ('add_ln60_21', ../nn.cpp:60) [304]  (2.100 ns)

 <State 26>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[304] ('add_ln60_21', ../nn.cpp:60) [304]  (2.100 ns)
	'add' operation 26 bit of DSP[311] ('add_ln60_22', ../nn.cpp:60) [311]  (2.100 ns)

 <State 27>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[311] ('add_ln60_22', ../nn.cpp:60) [311]  (2.100 ns)
	'add' operation 26 bit of DSP[318] ('add_ln60_23', ../nn.cpp:60) [318]  (2.100 ns)

 <State 28>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[318] ('add_ln60_23', ../nn.cpp:60) [318]  (2.100 ns)
	'add' operation 26 bit of DSP[325] ('add_ln60_24', ../nn.cpp:60) [325]  (2.100 ns)

 <State 29>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[325] ('add_ln60_24', ../nn.cpp:60) [325]  (2.100 ns)
	'add' operation 26 bit of DSP[332] ('add_ln60_25', ../nn.cpp:60) [332]  (2.100 ns)

 <State 30>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[332] ('add_ln60_25', ../nn.cpp:60) [332]  (2.100 ns)
	'add' operation 26 bit of DSP[339] ('add_ln60_26', ../nn.cpp:60) [339]  (2.100 ns)

 <State 31>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[339] ('add_ln60_26', ../nn.cpp:60) [339]  (2.100 ns)
	'add' operation 26 bit of DSP[346] ('add_ln60_27', ../nn.cpp:60) [346]  (2.100 ns)

 <State 32>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[346] ('add_ln60_27', ../nn.cpp:60) [346]  (2.100 ns)
	'add' operation 26 bit of DSP[353] ('add_ln60_28', ../nn.cpp:60) [353]  (2.100 ns)

 <State 33>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[353] ('add_ln60_28', ../nn.cpp:60) [353]  (2.100 ns)
	'add' operation 26 bit of DSP[360] ('add_ln60_29', ../nn.cpp:60) [360]  (2.100 ns)

 <State 34>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[360] ('add_ln60_29', ../nn.cpp:60) [360]  (2.100 ns)
	'add' operation 26 bit of DSP[367] ('add_ln60_30', ../nn.cpp:60) [367]  (2.100 ns)

 <State 35>: 4.200ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[367] ('add_ln60_30', ../nn.cpp:60) [367]  (2.100 ns)
	'add' operation 26 bit of DSP[374] ('add_ln60_31', ../nn.cpp:60) [374]  (2.100 ns)

 <State 36>: 2.100ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[374] ('add_ln60_31', ../nn.cpp:60) [374]  (2.100 ns)
	'store' operation 0 bit ('store_ln26', ../nn.cpp:26) of variable 'local_output', ../nn.cpp:60 on local variable 'local_output', ../nn.cpp:26 [381]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
