[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 134 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0127] Reading DEF file: cells_not_placed.def
[INFO ODB-0128] Design: gcd
[INFO ODB-0130]     Created 54 pins.
[INFO ODB-0131]     Created 295 components and 1600 component-terminals.
[INFO ODB-0133]     Created 54 nets and 164 connections.
[INFO ODB-0134] Finished DEF file: cells_not_placed.def
Restrict INPUT pins to region 0.0u-100.13u, in the top edge.
Restrict OUTPUT pins to region 0.0u-100.13u, in the bottom edge.
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to setup sections
[INFO PPL-0001]  * Num of slots          1232
[INFO PPL-0002]  * Num of I/O            54
[INFO PPL-0003]  * Num of I/O w/sink     54
[INFO PPL-0004]  * Num of I/O w/o sink   0
[INFO PPL-0005]  * Slots Per Section     200
[INFO PPL-0006]  * Slots Increase Factor 0.01
[INFO PPL-0008]  * Usage Increase Factor 0.01
[INFO PPL-0009]  * Force Pin Spread      true
Successfully assigned I/O pins
No differences found.
