Information: Updating design information... (UID-85)
Warning: Design 'pipeline' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : design
Design : pipeline
Version: O-2018.06
Date   : Mon Mar 29 01:27:39 2021
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    lec25dscc25_TT (File: /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db)

Local Link Library:

    {lec25dscc25_TT.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : nom_pvt
    Library : lec25dscc25_TT
    Process :   1.00
    Temperature :  25.00
    Voltage :   2.50
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected manually by the user.

Name           :   tsmcwire
Location       :   lec25dscc25_TT
Resistance     :   0.2642
Capacitance    :   0.000132782
Area           :   0.27
Slope          :   0.74
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1     0.89
     2     1.48
     3     2.44
     4     3.18
     5     3.92



Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : area
Design : pipeline
Version: O-2018.06
Date   : Mon Mar 29 01:27:39 2021
****************************************

Library(s) Used:

    lec25dscc25_TT (File: /afs/umich.edu/class/eecs470/lib/synopsys/lec25dscc25_TT.db)

Number of ports:                        72641
Number of nets:                        277593
Number of cells:                       230335
Number of combinational cells:         197661
Number of sequential cells:             32643
Number of macros/black boxes:               0
Number of buf/inv:                      54837
Number of references:                     128

Combinational area:           13251519.200962
Buf/Inv area:                  1918843.144718
Noncombinational area:         5575883.809219
Macro/Black Box area:                0.000000
Net Interconnect area:          169114.569234

Total cell area:              18827403.010181
Total area:                   18996517.579416
1
 
****************************************
Report : timing
        -path full
        -delay max
        -input_pins
        -nets
        -max_paths 2
        -transition_time
Design : pipeline
Version: O-2018.06
Date   : Mon Mar 29 01:27:39 2021
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: lec25dscc25_TT
Wire Load Model Mode: top

  Startpoint: is_packet_in_reg[2][reg1_pr][0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: fu_finish_reg[alu_3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  is_packet_in_reg[2][reg1_pr][0]/CLK (dffcs2)            0.00      0.00 #     0.00 r
  is_packet_in_reg[2][reg1_pr][0]/QN (dffcs2)             0.00      0.15       0.15 f
  is_packet_in_reg[2][reg1_pr][0]/Q (dffcs2)              0.35      0.15       0.30 r
  is_pr1_idx[2][0] (net)                        4                   0.00       0.30 r
  pr_0/rda_idx[2][0] (physical_regfile)                             0.00       0.30 r
  pr_0/N245 (net)                                                   0.00       0.30 r
  pr_0/U18612/DIN (ib1s1)                                 0.35      0.00       0.30 r
  pr_0/U18612/Q (ib1s1)                                   0.18      0.09       0.39 f
  pr_0/n18394 (net)                             2                   0.00       0.39 f
  pr_0/U24465/DIN1 (nor2s1)                               0.18      0.00       0.39 f
  pr_0/U24465/Q (nor2s1)                                  0.56      0.23       0.62 r
  pr_0/n16984 (net)                             4                   0.00       0.62 r
  pr_0/U8673/DIN2 (nnd2s2)                                0.56      0.00       0.62 r
  pr_0/U8673/Q (nnd2s2)                                   0.36      0.15       0.77 f
  pr_0/n7641 (net)                              6                   0.00       0.77 f
  pr_0/U11698/DIN (ib1s1)                                 0.36      0.00       0.77 f
  pr_0/U11698/Q (ib1s1)                                   0.93      0.40       1.17 r
  pr_0/n18440 (net)                            22                   0.00       1.17 r
  pr_0/U24504/DIN4 (aoi22s1)                              0.93      0.00       1.17 r
  pr_0/U24504/Q (aoi22s1)                                 0.58      0.21       1.38 f
  pr_0/n17012 (net)                             1                   0.00       1.38 f
  pr_0/U24505/DIN4 (nnd4s1)                               0.58      0.00       1.38 f
  pr_0/U24505/Q (nnd4s1)                                  0.42      0.24       1.62 r
  pr_0/n17021 (net)                             1                   0.00       1.62 r
  pr_0/U24511/DIN1 (oai21s1)                              0.42      0.00       1.62 r
  pr_0/U24511/Q (oai21s1)                                 0.50      0.18       1.80 f
  pr_0/n17022 (net)                             1                   0.00       1.80 f
  pr_0/U24512/DIN4 (nnd4s1)                               0.50      0.00       1.81 f
  pr_0/U24512/Q (nnd4s1)                                  0.46      0.26       2.07 r
  pr_0/rda_out[2][0] (net)                      2                   0.00       2.07 r
  pr_0/rda_out[2][0] (physical_regfile)                             0.00       2.07 r
  pr1_read[2][0] (net)                                              0.00       2.07 r
  U7915/DIN2 (and2s2)                                     0.46      0.00       2.07 r
  U7915/Q (and2s2)                                        0.11      0.12       2.18 r
  issue_0/alu_fifo_in[2][r1_value][0] (net)     1                   0.00       2.18 r
  issue_0/alu_fifo/fu_pckt_in[2][r1_value][0] (fu_FIFO_3)           0.00       2.18 r
  issue_0/alu_fifo/fu_pckt_in[2][r1_value][0] (net)                 0.00       2.18 r
  issue_0/alu_fifo/U48015/DIN3 (aoi22s2)                  0.11      0.00       2.19 r
  issue_0/alu_fifo/U48015/Q (aoi22s2)                     0.40      0.12       2.31 f
  issue_0/alu_fifo/n18704 (net)                 1                   0.00       2.31 f
  issue_0/alu_fifo/U48014/DIN3 (oai21s2)                  0.40      0.00       2.31 f
  issue_0/alu_fifo/U48014/Q (oai21s2)                     1.85      0.74       3.05 r
  issue_0/alu_fifo/n8397 (net)                 14                   0.00       3.05 r
  issue_0/alu_fifo/U33042/DIN3 (aoi22s2)                  1.85      0.00       3.05 r
  issue_0/alu_fifo/U33042/Q (aoi22s2)                     0.87      0.38       3.44 f
  issue_0/alu_fifo/n6496 (net)                  4                   0.00       3.44 f
  issue_0/alu_fifo/U30527/DIN1 (nor2s1)                   0.87      0.00       3.44 f
  issue_0/alu_fifo/U30527/Q (nor2s1)                      0.36      0.13       3.57 r
  issue_0/alu_fifo/fu_pckt_out[0][r1_value][0] (net)     1          0.00       3.57 r
  issue_0/alu_fifo/fu_pckt_out[0][r1_value][0] (fu_FIFO_3)          0.00       3.57 r
  is_fu_packet[2][r1_value][0] (net)                                0.00       3.57 r
  U7142/DIN (i1s2)                                        0.36      0.00       3.57 r
  U7142/Q (i1s2)                                          0.15      0.07       3.64 f
  n6206 (net)                                   2                   0.00       3.64 f
  U13592/DIN4 (oai222s1)                                  0.15      0.00       3.64 f
  U13592/Q (oai222s1)                                     0.49      0.17       3.81 r
  alus/opa_mux_out[2][0] (net)                  1                   0.00       3.81 r
  U13527/DIN (i1s8)                                       0.49      0.00       3.81 r
  U13527/Q (i1s8)                                         0.07      0.17       3.98 f
  n5999 (net)                                   3                   0.00       3.98 f
  U8360/DIN (ib1s6)                                       0.07      0.01       3.99 f
  U8360/Q (ib1s6)                                         0.09      0.06       4.05 r
  n5998 (net)                                  11                   0.00       4.05 r
  alus/fu_alu_2/mult_38/A[0] (pipeline_DW02_mult_1)                 0.00       4.05 r
  alus/fu_alu_2/mult_38/A[0] (net)                                  0.00       4.05 r
  alus/fu_alu_2/mult_38/U845/DIN (ib1s6)                  0.09      0.01       4.06 r
  alus/fu_alu_2/mult_38/U845/Q (ib1s6)                    0.04      0.03       4.09 f
  alus/fu_alu_2/mult_38/n604 (net)              4                   0.00       4.09 f
  alus/fu_alu_2/mult_38/U779/DIN2 (and2s3)                0.04      0.00       4.10 f
  alus/fu_alu_2/mult_38/U779/Q (and2s3)                   0.10      0.14       4.24 f
  alus/fu_alu_2/mult_38/ab[0][31] (net)         2                   0.00       4.24 f
  alus/fu_alu_2/mult_38/U289/DIN1 (nnd2s3)                0.10      0.00       4.24 f
  alus/fu_alu_2/mult_38/U289/Q (nnd2s3)                   0.24      0.09       4.33 r
  alus/fu_alu_2/mult_38/n511 (net)              1                   0.00       4.33 r
  alus/fu_alu_2/mult_38/U505/DIN (ib1s6)                  0.24      0.01       4.34 r
  alus/fu_alu_2/mult_38/U505/Q (ib1s6)                    0.06      0.04       4.37 f
  alus/fu_alu_2/mult_38/CARRYB[1][30] (net)     3                   0.00       4.37 f
  alus/fu_alu_2/mult_38/U501/DIN2 (nnd2s3)                0.06      0.00       4.38 f
  alus/fu_alu_2/mult_38/U501/Q (nnd2s3)                   0.15      0.07       4.45 r
  alus/fu_alu_2/mult_38/n349 (net)              1                   0.00       4.45 r
  alus/fu_alu_2/mult_38/U624/DIN2 (nnd3s3)                0.15      0.01       4.45 r
  alus/fu_alu_2/mult_38/U624/Q (nnd3s3)                   0.19      0.09       4.54 f
  alus/fu_alu_2/mult_38/CARRYB[2][30] (net)     3                   0.00       4.54 f
  alus/fu_alu_2/mult_38/U494/DIN2 (nnd2s2)                0.19      0.00       4.54 f
  alus/fu_alu_2/mult_38/U494/Q (nnd2s2)                   0.21      0.11       4.65 r
  alus/fu_alu_2/mult_38/n214 (net)              1                   0.00       4.65 r
  alus/fu_alu_2/mult_38/U7/DIN1 (nnd3s3)                  0.21      0.01       4.65 r
  alus/fu_alu_2/mult_38/U7/Q (nnd3s3)                     0.20      0.07       4.73 f
  alus/fu_alu_2/mult_38/CARRYB[3][30] (net)     3                   0.00       4.73 f
  alus/fu_alu_2/mult_38/U5/DIN2 (nnd2s1)                  0.20      0.00       4.73 f
  alus/fu_alu_2/mult_38/U5/Q (nnd2s1)                     0.22      0.11       4.84 r
  alus/fu_alu_2/mult_38/n121 (net)              1                   0.00       4.84 r
  alus/fu_alu_2/mult_38/U224/DIN1 (nnd3s2)                0.22      0.00       4.84 r
  alus/fu_alu_2/mult_38/U224/Q (nnd3s2)                   0.22      0.09       4.94 f
  alus/fu_alu_2/mult_38/CARRYB[4][30] (net)     3                   0.00       4.94 f
  alus/fu_alu_2/mult_38/U345/DIN2 (nnd2s1)                0.22      0.00       4.94 f
  alus/fu_alu_2/mult_38/U345/Q (nnd2s1)                   0.23      0.11       5.05 r
  alus/fu_alu_2/mult_38/n396 (net)              1                   0.00       5.05 r
  alus/fu_alu_2/mult_38/U223/DIN1 (nnd3s2)                0.23      0.00       5.06 r
  alus/fu_alu_2/mult_38/U223/Q (nnd3s2)                   0.28      0.12       5.18 f
  alus/fu_alu_2/mult_38/CARRYB[5][30] (net)     1                   0.00       5.18 f
  alus/fu_alu_2/mult_38/S3_6_30/BIN (fadd1s3)             0.28      0.01       5.19 f
  alus/fu_alu_2/mult_38/S3_6_30/OUTC (fadd1s3)            0.17      0.30       5.49 f
  alus/fu_alu_2/mult_38/CARRYB[6][30] (net)     1                   0.00       5.49 f
  alus/fu_alu_2/mult_38/S3_7_30/BIN (fadd1s3)             0.17      0.01       5.49 f
  alus/fu_alu_2/mult_38/S3_7_30/OUTC (fadd1s3)            0.17      0.28       5.78 f
  alus/fu_alu_2/mult_38/CARRYB[7][30] (net)     1                   0.00       5.78 f
  alus/fu_alu_2/mult_38/S3_8_30/BIN (fadd1s3)             0.17      0.01       5.78 f
  alus/fu_alu_2/mult_38/S3_8_30/OUTC (fadd1s3)            0.17      0.28       6.07 f
  alus/fu_alu_2/mult_38/CARRYB[8][30] (net)     1                   0.00       6.07 f
  alus/fu_alu_2/mult_38/S3_9_30/BIN (fadd1s3)             0.17      0.01       6.07 f
  alus/fu_alu_2/mult_38/S3_9_30/OUTC (fadd1s3)            0.17      0.28       6.36 f
  alus/fu_alu_2/mult_38/CARRYB[9][30] (net)     1                   0.00       6.36 f
  alus/fu_alu_2/mult_38/S3_10_30/BIN (fadd1s3)            0.17      0.01       6.37 f
  alus/fu_alu_2/mult_38/S3_10_30/OUTC (fadd1s3)           0.17      0.28       6.65 f
  alus/fu_alu_2/mult_38/CARRYB[10][30] (net)     1                  0.00       6.65 f
  alus/fu_alu_2/mult_38/S3_11_30/BIN (fadd1s3)            0.17      0.01       6.66 f
  alus/fu_alu_2/mult_38/S3_11_30/OUTC (fadd1s3)           0.17      0.28       6.94 f
  alus/fu_alu_2/mult_38/CARRYB[11][30] (net)     1                  0.00       6.94 f
  alus/fu_alu_2/mult_38/S3_12_30/BIN (fadd1s3)            0.17      0.01       6.95 f
  alus/fu_alu_2/mult_38/S3_12_30/OUTC (fadd1s3)           0.17      0.28       7.23 f
  alus/fu_alu_2/mult_38/CARRYB[12][30] (net)     1                  0.00       7.23 f
  alus/fu_alu_2/mult_38/S3_13_30/BIN (fadd1s3)            0.17      0.01       7.24 f
  alus/fu_alu_2/mult_38/S3_13_30/OUTC (fadd1s3)           0.17      0.28       7.52 f
  alus/fu_alu_2/mult_38/CARRYB[13][30] (net)     1                  0.00       7.52 f
  alus/fu_alu_2/mult_38/S3_14_30/BIN (fadd1s3)            0.17      0.01       7.53 f
  alus/fu_alu_2/mult_38/S3_14_30/OUTC (fadd1s3)           0.17      0.28       7.81 f
  alus/fu_alu_2/mult_38/CARRYB[14][30] (net)     1                  0.00       7.81 f
  alus/fu_alu_2/mult_38/S3_15_30/BIN (fadd1s3)            0.17      0.01       7.82 f
  alus/fu_alu_2/mult_38/S3_15_30/OUTS (fadd1s3)           0.17      0.47       8.28 r
  alus/fu_alu_2/mult_38/SUMB[15][30] (net)      1                   0.00       8.28 r
  alus/fu_alu_2/mult_38/S2_16_29/CIN (fadd1s3)            0.17      0.01       8.29 r
  alus/fu_alu_2/mult_38/S2_16_29/OUTS (fadd1s3)           0.16      0.34       8.63 f
  alus/fu_alu_2/mult_38/SUMB[16][29] (net)      1                   0.00       8.63 f
  alus/fu_alu_2/mult_38/S2_17_28/CIN (fadd1s3)            0.16      0.01       8.63 f
  alus/fu_alu_2/mult_38/S2_17_28/OUTS (fadd1s3)           0.15      0.45       9.09 r
  alus/fu_alu_2/mult_38/SUMB[17][28] (net)      1                   0.00       9.09 r
  alus/fu_alu_2/mult_38/S2_18_27/CIN (fadd1s2)            0.15      0.00       9.09 r
  alus/fu_alu_2/mult_38/S2_18_27/OUTS (fadd1s2)           0.22      0.41       9.50 f
  alus/fu_alu_2/mult_38/SUMB[18][27] (net)      1                   0.00       9.50 f
  alus/fu_alu_2/mult_38/S2_19_26/CIN (fadd1s3)            0.22      0.01       9.51 f
  alus/fu_alu_2/mult_38/S2_19_26/OUTS (fadd1s3)           0.17      0.47       9.98 r
  alus/fu_alu_2/mult_38/SUMB[19][26] (net)      1                   0.00       9.98 r
  alus/fu_alu_2/mult_38/S2_20_25/CIN (fadd1s3)            0.17      0.01       9.99 r
  alus/fu_alu_2/mult_38/S2_20_25/OUTS (fadd1s3)           0.16      0.34      10.33 f
  alus/fu_alu_2/mult_38/SUMB[20][25] (net)      1                   0.00      10.33 f
  alus/fu_alu_2/mult_38/S2_21_24/CIN (fadd1s3)            0.16      0.01      10.33 f
  alus/fu_alu_2/mult_38/S2_21_24/OUTS (fadd1s3)           0.15      0.45      10.78 r
  alus/fu_alu_2/mult_38/SUMB[21][24] (net)      1                   0.00      10.78 r
  alus/fu_alu_2/mult_38/S2_22_23/CIN (fadd1s2)            0.15      0.00      10.79 r
  alus/fu_alu_2/mult_38/S2_22_23/OUTS (fadd1s2)           0.20      0.40      11.18 f
  alus/fu_alu_2/mult_38/SUMB[22][23] (net)      1                   0.00      11.18 f
  alus/fu_alu_2/mult_38/S2_23_22/CIN (fadd1s2)            0.20      0.00      11.19 f
  alus/fu_alu_2/mult_38/S2_23_22/OUTS (fadd1s2)           0.22      0.49      11.68 r
  alus/fu_alu_2/mult_38/SUMB[23][22] (net)      1                   0.00      11.68 r
  alus/fu_alu_2/mult_38/S2_24_21/CIN (fadd1s2)            0.22      0.00      11.68 r
  alus/fu_alu_2/mult_38/S2_24_21/OUTS (fadd1s2)           0.20      0.40      12.09 f
  alus/fu_alu_2/mult_38/SUMB[24][21] (net)      1                   0.00      12.09 f
  alus/fu_alu_2/mult_38/S2_25_20/CIN (fadd1s2)            0.20      0.00      12.09 f
  alus/fu_alu_2/mult_38/S2_25_20/OUTS (fadd1s2)           0.22      0.49      12.59 r
  alus/fu_alu_2/mult_38/SUMB[25][20] (net)      1                   0.00      12.59 r
  alus/fu_alu_2/mult_38/S2_26_19/CIN (fadd1s2)            0.22      0.00      12.59 r
  alus/fu_alu_2/mult_38/S2_26_19/OUTS (fadd1s2)           0.20      0.40      12.99 f
  alus/fu_alu_2/mult_38/SUMB[26][19] (net)      1                   0.00      12.99 f
  alus/fu_alu_2/mult_38/S2_27_18/CIN (fadd1s2)            0.20      0.00      13.00 f
  alus/fu_alu_2/mult_38/S2_27_18/OUTS (fadd1s2)           0.22      0.49      13.49 r
  alus/fu_alu_2/mult_38/SUMB[27][18] (net)      1                   0.00      13.49 r
  alus/fu_alu_2/mult_38/S2_28_17/CIN (fadd1s2)            0.22      0.00      13.49 r
  alus/fu_alu_2/mult_38/S2_28_17/OUTS (fadd1s2)           0.20      0.40      13.90 f
  alus/fu_alu_2/mult_38/SUMB[28][17] (net)      1                   0.00      13.90 f
  alus/fu_alu_2/mult_38/S2_29_16/CIN (fadd1s2)            0.20      0.00      13.90 f
  alus/fu_alu_2/mult_38/S2_29_16/OUTS (fadd1s2)           0.26      0.51      14.41 r
  alus/fu_alu_2/mult_38/SUMB[29][16] (net)      1                   0.00      14.41 r
  alus/fu_alu_2/mult_38/S2_30_15/CIN (fadd1s3)            0.26      0.01      14.42 r
  alus/fu_alu_2/mult_38/S2_30_15/OUTS (fadd1s3)           0.16      0.35      14.77 f
  alus/fu_alu_2/mult_38/SUMB[30][15] (net)      1                   0.00      14.77 f
  alus/fu_alu_2/mult_38/S4_14/CIN (fadd1s3)               0.16      0.01      14.77 f
  alus/fu_alu_2/mult_38/S4_14/OUTS (fadd1s3)              0.16      0.46      15.23 r
  alus/fu_alu_2/mult_38/SUMB[31][14] (net)      2                   0.00      15.23 r
  alus/fu_alu_2/mult_38/U1531/DIN1 (xor2s1)               0.16      0.00      15.23 r
  alus/fu_alu_2/mult_38/U1531/Q (xor2s1)                  0.23      0.26      15.49 r
  alus/fu_alu_2/mult_38/A1[43] (net)            2                   0.00      15.49 r
  alus/fu_alu_2/mult_38/FS_1/A[43] (pipeline_DW01_add_J25_0)        0.00      15.49 r
  alus/fu_alu_2/mult_38/FS_1/A[43] (net)                            0.00      15.49 r
  alus/fu_alu_2/mult_38/FS_1/U159/DIN2 (or2s2)            0.23      0.00      15.49 r
  alus/fu_alu_2/mult_38/FS_1/U159/Q (or2s2)               0.17      0.16      15.65 r
  alus/fu_alu_2/mult_38/FS_1/n243 (net)         2                   0.00      15.65 r
  alus/fu_alu_2/mult_38/FS_1/U106/DIN (ib1s2)             0.17      0.00      15.66 r
  alus/fu_alu_2/mult_38/FS_1/U106/Q (ib1s2)               0.11      0.05      15.71 f
  alus/fu_alu_2/mult_38/FS_1/n251 (net)         2                   0.00      15.71 f
  alus/fu_alu_2/mult_38/FS_1/U140/DIN1 (or4s3)            0.11      0.00      15.71 f
  alus/fu_alu_2/mult_38/FS_1/U140/Q (or4s3)               0.16      0.18      15.89 f
  alus/fu_alu_2/mult_38/FS_1/n190 (net)         3                   0.00      15.89 f
  alus/fu_alu_2/mult_38/FS_1/U30/DIN (ib1s2)              0.16      0.00      15.89 f
  alus/fu_alu_2/mult_38/FS_1/U30/Q (ib1s2)                0.12      0.05      15.95 r
  alus/fu_alu_2/mult_38/FS_1/n187 (net)         1                   0.00      15.95 r
  alus/fu_alu_2/mult_38/FS_1/U87/DIN1 (nnd2s3)            0.12      0.01      15.95 r
  alus/fu_alu_2/mult_38/FS_1/U87/Q (nnd2s3)               0.12      0.05      16.00 f
  alus/fu_alu_2/mult_38/FS_1/n186 (net)         2                   0.00      16.00 f
  alus/fu_alu_2/mult_38/FS_1/U2/DIN5 (or5s1)              0.12      0.00      16.00 f
  alus/fu_alu_2/mult_38/FS_1/U2/Q (or5s1)                 0.16      0.18      16.18 f
  alus/fu_alu_2/mult_38/FS_1/n1 (net)           2                   0.00      16.18 f
  alus/fu_alu_2/mult_38/FS_1/U31/DIN (i1s1)               0.16      0.00      16.18 f
  alus/fu_alu_2/mult_38/FS_1/U31/Q (i1s1)                 0.13      0.06      16.24 r
  alus/fu_alu_2/mult_38/FS_1/n103 (net)         1                   0.00      16.24 r
  alus/fu_alu_2/mult_38/FS_1/U72/DIN1 (nnd2s1)            0.13      0.00      16.24 r
  alus/fu_alu_2/mult_38/FS_1/U72/Q (nnd2s1)               0.16      0.06      16.31 f
  alus/fu_alu_2/mult_38/FS_1/n99 (net)          1                   0.00      16.31 f
  alus/fu_alu_2/mult_38/FS_1/U264/DIN1 (nnd4s1)           0.16      0.00      16.31 f
  alus/fu_alu_2/mult_38/FS_1/U264/Q (nnd4s1)              0.40      0.12      16.43 r
  alus/fu_alu_2/mult_38/FS_1/n96 (net)          1                   0.00      16.43 r
  alus/fu_alu_2/mult_38/FS_1/U93/DIN1 (aoi21s3)           0.40      0.00      16.43 r
  alus/fu_alu_2/mult_38/FS_1/U93/Q (aoi21s3)              0.27      0.13      16.56 f
  alus/fu_alu_2/mult_38/FS_1/n92 (net)          1                   0.00      16.56 f
  alus/fu_alu_2/mult_38/FS_1/U95/DIN1 (xnr2s2)            0.27      0.00      16.56 f
  alus/fu_alu_2/mult_38/FS_1/U95/Q (xnr2s2)               0.17      0.17      16.74 r
  alus/fu_alu_2/mult_38/FS_1/SUM[57] (net)      1                   0.00      16.74 r
  alus/fu_alu_2/mult_38/FS_1/SUM[57] (pipeline_DW01_add_J25_0)      0.00      16.74 r
  alus/fu_alu_2/mult_38/PRODUCT[59] (net)                           0.00      16.74 r
  alus/fu_alu_2/mult_38/PRODUCT[59] (pipeline_DW02_mult_1)          0.00      16.74 r
  alus/fu_alu_2/signed_mul[59] (net)                                0.00      16.74 r
  U7879/DIN1 (nnd2s2)                                     0.17      0.00      16.74 r
  U7879/Q (nnd2s2)                                        0.29      0.06      16.80 f
  n4691 (net)                                   1                   0.00      16.80 f
  U7880/DIN2 (and3s2)                                     0.29      0.00      16.80 f
  U7880/Q (and3s2)                                        0.11      0.20      17.00 f
  n7517 (net)                                   1                   0.00      17.00 f
  U7051/DIN1 (nnd3s2)                                     0.11      0.00      17.00 f
  U7051/Q (nnd3s2)                                        0.30      0.08      17.08 r
  n8473 (net)                                   2                   0.00      17.08 r
  U7172/DIN2 (and2s2)                                     0.30      0.00      17.08 r
  U7172/Q (and2s2)                                        0.13      0.13      17.21 r
  n4505 (net)                                   1                   0.00      17.21 r
  U7862/DIN1 (nnd3s3)                                     0.13      0.01      17.21 r
  U7862/Q (nnd3s3)                                        0.17      0.06      17.27 f
  n7518 (net)                                   1                   0.00      17.27 f
  U7864/DIN5 (or5s3)                                      0.17      0.00      17.28 f
  U7864/Q (or5s3)                                         0.13      0.15      17.43 f
  n7653 (net)                                   1                   0.00      17.43 f
  U7925/DIN3 (nor6s3)                                     0.13      0.01      17.43 f
  U7925/Q (nor6s3)                                        0.09      0.17      17.61 r
  n7654 (net)                                   1                   0.00      17.61 r
  U13538/DIN1 (aoi21s3)                                   0.09      0.00      17.61 r
  U13538/Q (aoi21s3)                                      0.27      0.13      17.74 f
  N2180 (net)                                   1                   0.00      17.74 f
  fu_finish_reg[alu_3]/DIN (dffs1)                        0.27      0.01      17.75 f
  data arrival time                                                           17.75

  clock clock (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock uncertainty                                                -0.10       9.90
  fu_finish_reg[alu_3]/CLK (dffs1)                                  0.00       9.90 r
  library setup time                                               -0.16       9.74
  data required time                                                           9.74
  ------------------------------------------------------------------------------------
  data required time                                                           9.74
  data arrival time                                                          -17.75
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -8.00


  Startpoint: is_packet_in_reg[2][fu_sel][2]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: fu_finish_reg[alu_1]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  is_packet_in_reg[2][fu_sel][2]/CLK (dffcs2)             0.00      0.00 #     0.00 r
  is_packet_in_reg[2][fu_sel][2]/QN (dffcs2)              0.16      0.16       0.16 f
  n8248 (net)                                   1                   0.00       0.16 f
  U7666/DIN2 (and4s3)                                     0.16      0.00       0.16 f
  U7666/Q (and4s3)                                        0.10      0.18       0.34 f
  issue_0/alu_fifo_in[2][valid] (net)           2                   0.00       0.34 f
  issue_0/alu_fifo/fu_pckt_in[2][valid] (fu_FIFO_3)                 0.00       0.34 f
  issue_0/alu_fifo/fu_pckt_in[2][valid] (net)                       0.00       0.34 f
  issue_0/alu_fifo/U25747/DIN (ib1s1)                     0.10      0.00       0.35 f
  issue_0/alu_fifo/U25747/Q (ib1s1)                       0.30      0.12       0.47 r
  issue_0/alu_fifo/n23539 (net)                 4                   0.00       0.47 r
  issue_0/alu_fifo/U30677/DIN (i1s3)                      0.30      0.00       0.47 r
  issue_0/alu_fifo/U30677/Q (i1s3)                        0.62      0.31       0.78 f
  issue_0/alu_fifo/n23533 (net)                31                   0.00       0.78 f
  issue_0/alu_fifo/U30119/DIN2 (nor2s1)                   0.62      0.00       0.78 f
  issue_0/alu_fifo/U30119/Q (nor2s1)                      0.74      0.33       1.12 r
  issue_0/alu_fifo/n18108 (net)                 7                   0.00       1.12 r
  issue_0/alu_fifo/U25705/DIN (i1s1)                      0.74      0.00       1.12 r
  issue_0/alu_fifo/U25705/Q (i1s1)                        0.29      0.13       1.25 f
  issue_0/alu_fifo/n19853 (net)                 2                   0.00       1.25 f
  issue_0/alu_fifo/U29435/DIN (ib1s1)                     0.29      0.00       1.25 f
  issue_0/alu_fifo/U29435/Q (ib1s1)                       1.04      0.43       1.68 r
  issue_0/alu_fifo/n19846 (net)                21                   0.00       1.68 r
  issue_0/alu_fifo/U48169/DIN2 (aoi22s2)                  1.04      0.00       1.68 r
  issue_0/alu_fifo/U48169/Q (aoi22s2)                     0.39      0.09       1.77 f
  issue_0/alu_fifo/n18392 (net)                 1                   0.00       1.77 f
  issue_0/alu_fifo/U48168/DIN3 (oai21s2)                  0.39      0.00       1.77 f
  issue_0/alu_fifo/U48168/Q (oai21s2)                     1.85      0.74       2.51 r
  issue_0/alu_fifo/n8163 (net)                 14                   0.00       2.51 r
  issue_0/alu_fifo/U32792/DIN3 (aoi221s1)                 1.85      0.00       2.51 r
  issue_0/alu_fifo/U32792/Q (aoi221s1)                    1.04      0.54       3.05 f
  issue_0/alu_fifo/n6500 (net)                  4                   0.00       3.05 f
  issue_0/alu_fifo/U25855/DIN1 (oai222s3)                 1.04      0.00       3.05 f
  issue_0/alu_fifo/U25855/Q (oai222s3)                    0.17      0.52       3.57 r
  issue_0/alu_fifo/fu_pckt_out[2][opb_select][2] (net)     1        0.00       3.57 r
  issue_0/alu_fifo/fu_pckt_out[2][opb_select][2] (fu_FIFO_3)        0.00       3.57 r
  is_fu_packet[0][opb_select][2] (net)                              0.00       3.57 r
  U7737/DIN (i1s4)                                        0.17      0.01       3.58 r
  U7737/Q (i1s4)                                          0.13      0.06       3.64 f
  n5506 (net)                                   1                   0.00       3.64 f
  U13478/DIN (ib1s6)                                      0.13      0.01       3.65 f
  U13478/Q (ib1s6)                                        0.12      0.08       3.73 r
  n5507 (net)                                  15                   0.00       3.73 r
  U8606/DIN2 (nnd2s3)                                     0.12      0.00       3.73 r
  U8606/Q (nnd2s3)                                        0.20      0.10       3.84 f
  n5420 (net)                                   6                   0.00       3.84 f
  U7806/DIN2 (nnd2s3)                                     0.20      0.00       3.84 f
  U7806/Q (nnd2s3)                                        0.22      0.11       3.95 r
  n5429 (net)                                   3                   0.00       3.95 r
  U7127/DIN (i1s4)                                        0.22      0.01       3.96 r
  U7127/Q (i1s4)                                          0.14      0.06       4.02 f
  n5428 (net)                                   3                   0.00       4.02 f
  U7570/DIN2 (nnd2s3)                                     0.14      0.00       4.02 f
  U7570/Q (nnd2s3)                                        0.18      0.09       4.11 r
  n5460 (net)                                   4                   0.00       4.11 r
  U13405/DIN3 (oai211s2)                                  0.18      0.00       4.11 r
  U13405/Q (oai211s2)                                     0.30      0.10       4.21 f
  alus/N231 (net)                               1                   0.00       4.21 f
  U7219/DIN1 (nnd2s2)                                     0.30      0.00       4.21 f
  U7219/Q (nnd2s2)                                        0.38      0.18       4.40 r
  n6769 (net)                                   3                   0.00       4.40 r
  U7831/DIN (ib1s6)                                       0.38      0.01       4.41 r
  U7831/Q (ib1s6)                                         0.11      0.07       4.48 f
  alus/opb_mux_out[0][26] (net)                26                   0.00       4.48 f
  alus/fu_alu_0/mult_38/B[26] (pipeline_DW02_mult_5)                0.00       4.48 f
  alus/fu_alu_0/mult_38/B[26] (net)                                 0.00       4.48 f
  alus/fu_alu_0/mult_38/U929/DIN (ib1s6)                  0.11      0.01       4.49 f
  alus/fu_alu_0/mult_38/U929/Q (ib1s6)                    0.06      0.04       4.53 r
  alus/fu_alu_0/mult_38/n870 (net)              1                   0.00       4.53 r
  alus/fu_alu_0/mult_38/U1302/DIN (ib1s6)                 0.06      0.01       4.54 r
  alus/fu_alu_0/mult_38/U1302/Q (ib1s6)                   0.04      0.03       4.57 f
  alus/fu_alu_0/mult_38/n869 (net)             15                   0.00       4.57 f
  alus/fu_alu_0/mult_38/U1301/DIN2 (and2s2)               0.04      0.00       4.57 f
  alus/fu_alu_0/mult_38/U1301/Q (and2s2)                  0.11      0.14       4.72 f
  alus/fu_alu_0/mult_38/ab[1][26] (net)         2                   0.00       4.72 f
  alus/fu_alu_0/mult_38/U2436/DIN2 (nnd2s2)               0.11      0.00       4.72 f
  alus/fu_alu_0/mult_38/U2436/Q (nnd2s2)                  0.18      0.09       4.80 r
  alus/fu_alu_0/mult_38/n787 (net)              1                   0.00       4.80 r
  alus/fu_alu_0/mult_38/U9/DIN (i1s3)                     0.18      0.00       4.81 r
  alus/fu_alu_0/mult_38/U9/Q (i1s3)                       0.13      0.06       4.87 f
  alus/fu_alu_0/mult_38/CARRYB[1][26] (net)     1                   0.00       4.87 f
  alus/fu_alu_0/mult_38/S2_2_26/BIN (fadd1s3)             0.13      0.01       4.88 f
  alus/fu_alu_0/mult_38/S2_2_26/OUTS (fadd1s3)            0.17      0.46       5.34 r
  alus/fu_alu_0/mult_38/SUMB[2][26] (net)       1                   0.00       5.34 r
  alus/fu_alu_0/mult_38/S2_3_25/CIN (fadd1s3)             0.17      0.01       5.35 r
  alus/fu_alu_0/mult_38/S2_3_25/OUTS (fadd1s3)            0.16      0.34       5.69 f
  alus/fu_alu_0/mult_38/SUMB[3][25] (net)       1                   0.00       5.69 f
  alus/fu_alu_0/mult_38/S2_4_24/CIN (fadd1s3)             0.16      0.01       5.69 f
  alus/fu_alu_0/mult_38/S2_4_24/OUTS (fadd1s3)            0.22      0.48       6.18 r
  alus/fu_alu_0/mult_38/SUMB[4][24] (net)       3                   0.00       6.18 r
  alus/fu_alu_0/mult_38/U499/DIN1 (xor2s2)                0.22      0.00       6.18 r
  alus/fu_alu_0/mult_38/U499/Q (xor2s2)                   0.16      0.22       6.40 r
  alus/fu_alu_0/mult_38/SUMB[5][23] (net)       1                   0.00       6.40 r
  alus/fu_alu_0/mult_38/S2_6_22/CIN (fadd1s3)             0.16      0.01       6.40 r
  alus/fu_alu_0/mult_38/S2_6_22/OUTS (fadd1s3)            0.16      0.34       6.74 f
  alus/fu_alu_0/mult_38/SUMB[6][22] (net)       1                   0.00       6.74 f
  alus/fu_alu_0/mult_38/S2_7_21/CIN (fadd1s3)             0.16      0.01       6.75 f
  alus/fu_alu_0/mult_38/S2_7_21/OUTS (fadd1s3)            0.17      0.46       7.21 r
  alus/fu_alu_0/mult_38/SUMB[7][21] (net)       1                   0.00       7.21 r
  alus/fu_alu_0/mult_38/S2_8_20/CIN (fadd1s3)             0.17      0.01       7.21 r
  alus/fu_alu_0/mult_38/S2_8_20/OUTS (fadd1s3)            0.18      0.36       7.57 f
  alus/fu_alu_0/mult_38/SUMB[8][20] (net)       3                   0.00       7.57 f
  alus/fu_alu_0/mult_38/U737/DIN2 (nnd2s2)                0.18      0.00       7.57 f
  alus/fu_alu_0/mult_38/U737/Q (nnd2s2)                   0.22      0.11       7.68 r
  alus/fu_alu_0/mult_38/n327 (net)              1                   0.00       7.68 r
  alus/fu_alu_0/mult_38/U740/DIN3 (nnd3s3)                0.22      0.01       7.68 r
  alus/fu_alu_0/mult_38/U740/Q (nnd3s3)                   0.20      0.09       7.77 f
  alus/fu_alu_0/mult_38/CARRYB[9][19] (net)     1                   0.00       7.77 f
  alus/fu_alu_0/mult_38/S2_10_19/BIN (fadd1s3)            0.20      0.01       7.78 f
  alus/fu_alu_0/mult_38/S2_10_19/OUTS (fadd1s3)           0.17      0.47       8.25 r
  alus/fu_alu_0/mult_38/SUMB[10][19] (net)      1                   0.00       8.25 r
  alus/fu_alu_0/mult_38/S2_11_18/CIN (fadd1s3)            0.17      0.01       8.26 r
  alus/fu_alu_0/mult_38/S2_11_18/OUTS (fadd1s3)           0.16      0.34       8.60 f
  alus/fu_alu_0/mult_38/SUMB[11][18] (net)      1                   0.00       8.60 f
  alus/fu_alu_0/mult_38/S2_12_17/CIN (fadd1s3)            0.16      0.01       8.61 f
  alus/fu_alu_0/mult_38/S2_12_17/OUTS (fadd1s3)           0.28      0.51       9.12 r
  alus/fu_alu_0/mult_38/SUMB[12][17] (net)      3                   0.00       9.12 r
  alus/fu_alu_0/mult_38/U241/DIN3 (xor3s1)                0.28      0.01       9.12 r
  alus/fu_alu_0/mult_38/U241/Q (xor3s1)                   0.28      0.40       9.53 r
  alus/fu_alu_0/mult_38/SUMB[13][16] (net)      3                   0.00       9.53 r
  alus/fu_alu_0/mult_38/U20/DIN2 (nnd2s2)                 0.28      0.00       9.53 r
  alus/fu_alu_0/mult_38/U20/Q (nnd2s2)                    0.17      0.06       9.59 f
  alus/fu_alu_0/mult_38/n442 (net)              1                   0.00       9.59 f
  alus/fu_alu_0/mult_38/U916/DIN3 (nnd3s2)                0.17      0.00       9.59 f
  alus/fu_alu_0/mult_38/U916/Q (nnd3s2)                   0.33      0.15       9.75 r
  alus/fu_alu_0/mult_38/CARRYB[14][15] (net)     1                  0.00       9.75 r
  alus/fu_alu_0/mult_38/S2_15_15/BIN (fadd1s3)            0.33      0.01       9.76 r
  alus/fu_alu_0/mult_38/S2_15_15/OUTS (fadd1s3)           0.17      0.38      10.14 f
  alus/fu_alu_0/mult_38/SUMB[15][15] (net)      3                   0.00      10.14 f
  alus/fu_alu_0/mult_38/U117/DIN2 (nnd2s1)                0.17      0.00      10.14 f
  alus/fu_alu_0/mult_38/U117/Q (nnd2s1)                   0.30      0.14      10.28 r
  alus/fu_alu_0/mult_38/n644 (net)              1                   0.00      10.28 r
  alus/fu_alu_0/mult_38/U1170/DIN1 (nnd3s3)               0.30      0.01      10.29 r
  alus/fu_alu_0/mult_38/U1170/Q (nnd3s3)                  0.22      0.09      10.38 f
  alus/fu_alu_0/mult_38/CARRYB[16][14] (net)     1                  0.00      10.38 f
  alus/fu_alu_0/mult_38/S2_17_14/BIN (fadd1s3)            0.22      0.01      10.38 f
  alus/fu_alu_0/mult_38/S2_17_14/OUTS (fadd1s3)           0.17      0.47      10.86 r
  alus/fu_alu_0/mult_38/SUMB[17][14] (net)      1                   0.00      10.86 r
  alus/fu_alu_0/mult_38/S2_18_13/CIN (fadd1s3)            0.17      0.01      10.86 r
  alus/fu_alu_0/mult_38/S2_18_13/OUTS (fadd1s3)           0.22      0.39      11.25 f
  alus/fu_alu_0/mult_38/SUMB[18][13] (net)      3                   0.00      11.25 f
  alus/fu_alu_0/mult_38/U169/DIN2 (nnd2s1)                0.22      0.00      11.25 f
  alus/fu_alu_0/mult_38/U169/Q (nnd2s1)                   0.23      0.11      11.37 r
  alus/fu_alu_0/mult_38/n507 (net)              1                   0.00      11.37 r
  alus/fu_alu_0/mult_38/U218/DIN2 (nnd3s2)                0.23      0.00      11.37 r
  alus/fu_alu_0/mult_38/U218/Q (nnd3s2)                   0.22      0.10      11.47 f
  alus/fu_alu_0/mult_38/CARRYB[19][12] (net)     1                  0.00      11.47 f
  alus/fu_alu_0/mult_38/S2_20_12/CIN (fadd1s3)            0.22      0.01      11.47 f
  alus/fu_alu_0/mult_38/S2_20_12/OUTS (fadd1s3)           0.17      0.47      11.95 r
  alus/fu_alu_0/mult_38/SUMB[20][12] (net)      3                   0.00      11.95 r
  alus/fu_alu_0/mult_38/U509/DIN2 (nnd2s1)                0.17      0.00      11.95 r
  alus/fu_alu_0/mult_38/U509/Q (nnd2s1)                   0.21      0.08      12.03 f
  alus/fu_alu_0/mult_38/n459 (net)              1                   0.00      12.03 f
  alus/fu_alu_0/mult_38/U936/DIN2 (nnd3s2)                0.21      0.00      12.03 f
  alus/fu_alu_0/mult_38/U936/Q (nnd3s2)                   0.30      0.14      12.17 r
  alus/fu_alu_0/mult_38/CARRYB[21][11] (net)     3                  0.00      12.17 r
  alus/fu_alu_0/mult_38/U942/DIN1 (xor2s2)                0.30      0.00      12.17 r
  alus/fu_alu_0/mult_38/U942/Q (xor2s2)                   0.15      0.22      12.39 r
  alus/fu_alu_0/mult_38/n693 (net)              1                   0.00      12.39 r
  alus/fu_alu_0/mult_38/U1212/DIN2 (xor2s2)               0.15      0.00      12.39 r
  alus/fu_alu_0/mult_38/U1212/Q (xor2s2)                  0.16      0.17      12.56 r
  alus/fu_alu_0/mult_38/SUMB[22][11] (net)      1                   0.00      12.56 r
  alus/fu_alu_0/mult_38/S2_23_10/CIN (fadd1s3)            0.16      0.01      12.57 r
  alus/fu_alu_0/mult_38/S2_23_10/OUTS (fadd1s3)           0.19      0.36      12.93 f
  alus/fu_alu_0/mult_38/SUMB[23][10] (net)      3                   0.00      12.93 f
  alus/fu_alu_0/mult_38/U495/DIN2 (nnd2s2)                0.19      0.00      12.93 f
  alus/fu_alu_0/mult_38/U495/Q (nnd2s2)                   0.22      0.11      13.04 r
  alus/fu_alu_0/mult_38/n178 (net)              1                   0.00      13.04 r
  alus/fu_alu_0/mult_38/U497/DIN3 (nnd3s3)                0.22      0.01      13.04 r
  alus/fu_alu_0/mult_38/U497/Q (nnd3s3)                   0.21      0.09      13.13 f
  alus/fu_alu_0/mult_38/CARRYB[24][9] (net)     1                   0.00      13.13 f
  alus/fu_alu_0/mult_38/S2_25_9/BIN (fadd1s3)             0.21      0.01      13.14 f
  alus/fu_alu_0/mult_38/S2_25_9/OUTC (fadd1s3)            0.17      0.29      13.43 f
  alus/fu_alu_0/mult_38/CARRYB[25][9] (net)     1                   0.00      13.43 f
  alus/fu_alu_0/mult_38/S2_26_9/BIN (fadd1s3)             0.17      0.01      13.44 f
  alus/fu_alu_0/mult_38/S2_26_9/OUTC (fadd1s3)            0.17      0.28      13.72 f
  alus/fu_alu_0/mult_38/CARRYB[26][9] (net)     1                   0.00      13.72 f
  alus/fu_alu_0/mult_38/S2_27_9/BIN (fadd1s3)             0.17      0.01      13.73 f
  alus/fu_alu_0/mult_38/S2_27_9/OUTC (fadd1s3)            0.17      0.28      14.01 f
  alus/fu_alu_0/mult_38/CARRYB[27][9] (net)     1                   0.00      14.01 f
  alus/fu_alu_0/mult_38/S2_28_9/BIN (fadd1s3)             0.17      0.01      14.02 f
  alus/fu_alu_0/mult_38/S2_28_9/OUTC (fadd1s3)            0.17      0.28      14.30 f
  alus/fu_alu_0/mult_38/CARRYB[28][9] (net)     1                   0.00      14.30 f
  alus/fu_alu_0/mult_38/S2_29_9/BIN (fadd1s3)             0.17      0.01      14.31 f
  alus/fu_alu_0/mult_38/S2_29_9/OUTS (fadd1s3)            0.17      0.47      14.78 r
  alus/fu_alu_0/mult_38/SUMB[29][9] (net)       1                   0.00      14.78 r
  alus/fu_alu_0/mult_38/S2_30_8/CIN (fadd1s3)             0.17      0.01      14.78 r
  alus/fu_alu_0/mult_38/S2_30_8/OUTS (fadd1s3)            0.16      0.34      15.12 f
  alus/fu_alu_0/mult_38/SUMB[30][8] (net)       1                   0.00      15.12 f
  alus/fu_alu_0/mult_38/S4_7/CIN (fadd1s3)                0.16      0.01      15.13 f
  alus/fu_alu_0/mult_38/S4_7/OUTS (fadd1s3)               0.18      0.46      15.59 r
  alus/fu_alu_0/mult_38/SUMB[31][7] (net)       2                   0.00      15.59 r
  alus/fu_alu_0/mult_38/U312/DIN1 (xor2s2)                0.18      0.00      15.59 r
  alus/fu_alu_0/mult_38/U312/Q (xor2s2)                   0.20      0.23      15.83 r
  alus/fu_alu_0/mult_38/A1[36] (net)            2                   0.00      15.83 r
  alus/fu_alu_0/mult_38/FS_1/A[36] (pipeline_DW01_add_J23_0)        0.00      15.83 r
  alus/fu_alu_0/mult_38/FS_1/A[36] (net)                            0.00      15.83 r
  alus/fu_alu_0/mult_38/FS_1/U131/DIN2 (nnd2s3)           0.20      0.00      15.83 r
  alus/fu_alu_0/mult_38/FS_1/U131/Q (nnd2s3)              0.16      0.08      15.91 f
  alus/fu_alu_0/mult_38/FS_1/n267 (net)         5                   0.00      15.91 f
  alus/fu_alu_0/mult_38/FS_1/U95/DIN2 (nnd2s2)            0.16      0.00      15.91 f
  alus/fu_alu_0/mult_38/FS_1/U95/Q (nnd2s2)               0.16      0.08      15.99 r
  alus/fu_alu_0/mult_38/FS_1/n265 (net)         1                   0.00      15.99 r
  alus/fu_alu_0/mult_38/FS_1/U71/DIN1 (nnd3s2)            0.16      0.00      16.00 r
  alus/fu_alu_0/mult_38/FS_1/U71/Q (nnd3s2)               0.16      0.07      16.06 f
  alus/fu_alu_0/mult_38/FS_1/n262 (net)         1                   0.00      16.06 f
  alus/fu_alu_0/mult_38/FS_1/U345/DIN2 (nnd2s2)           0.16      0.00      16.07 f
  alus/fu_alu_0/mult_38/FS_1/U345/Q (nnd2s2)              0.24      0.11      16.18 r
  alus/fu_alu_0/mult_38/FS_1/n187 (net)         2                   0.00      16.18 r
  alus/fu_alu_0/mult_38/FS_1/U78/DIN (i1s3)               0.24      0.00      16.19 r
  alus/fu_alu_0/mult_38/FS_1/U78/Q (i1s3)                 0.10      0.04      16.23 f
  alus/fu_alu_0/mult_38/FS_1/n186 (net)         1                   0.00      16.23 f
  alus/fu_alu_0/mult_38/FS_1/U326/DIN4 (or4s3)            0.10      0.00      16.23 f
  alus/fu_alu_0/mult_38/FS_1/U326/Q (or4s3)               0.15      0.16      16.39 f
  alus/fu_alu_0/mult_38/FS_1/n148 (net)         2                   0.00      16.39 f
  alus/fu_alu_0/mult_38/FS_1/U2/DIN (ib1s3)               0.15      0.01      16.40 f
  alus/fu_alu_0/mult_38/FS_1/U2/Q (ib1s3)                 0.15      0.07      16.46 r
  alus/fu_alu_0/mult_38/FS_1/n68 (net)          3                   0.00      16.46 r
  alus/fu_alu_0/mult_38/FS_1/U318/DIN1 (or5s3)            0.15      0.01      16.47 r
  alus/fu_alu_0/mult_38/FS_1/U318/Q (or5s3)               0.27      0.25      16.72 r
  alus/fu_alu_0/mult_38/FS_1/n35 (net)          9                   0.00      16.72 r
  alus/fu_alu_0/mult_38/FS_1/U129/DIN2 (aoi21s3)          0.27      0.00      16.72 r
  alus/fu_alu_0/mult_38/FS_1/U129/Q (aoi21s3)             0.27      0.13      16.86 f
  alus/fu_alu_0/mult_38/FS_1/n150 (net)         1                   0.00      16.86 f
  alus/fu_alu_0/mult_38/FS_1/U138/DIN1 (xor2s2)           0.27      0.00      16.86 f
  alus/fu_alu_0/mult_38/FS_1/U138/Q (xor2s2)              0.12      0.19      17.05 f
  alus/fu_alu_0/mult_38/FS_1/SUM[50] (net)      1                   0.00      17.05 f
  alus/fu_alu_0/mult_38/FS_1/SUM[50] (pipeline_DW01_add_J23_0)      0.00      17.05 f
  alus/fu_alu_0/mult_38/PRODUCT[52] (net)                           0.00      17.05 f
  alus/fu_alu_0/mult_38/PRODUCT[52] (pipeline_DW02_mult_5)          0.00      17.05 f
  alus/fu_alu_0/signed_mul[52] (net)                                0.00      17.05 f
  U7763/DIN1 (aoi22s3)                                    0.12      0.00      17.05 f
  U7763/Q (aoi22s3)                                       0.41      0.09      17.14 r
  n6609 (net)                                   1                   0.00      17.14 r
  U7891/DIN1 (nnd2s2)                                     0.41      0.00      17.15 r
  U7891/Q (nnd2s2)                                        0.17      0.06      17.21 f
  n3070 (net)                                   2                   0.00      17.21 f
  U7533/DIN1 (or2s1)                                      0.17      0.00      17.21 f
  U7533/Q (or2s1)                                         0.14      0.19      17.40 f
  n6962 (net)                                   1                   0.00      17.40 f
  U7811/DIN5 (or5s2)                                      0.14      0.00      17.40 f
  U7811/Q (or5s2)                                         0.14      0.16      17.56 f
  n6964 (net)                                   1                   0.00      17.56 f
  U7837/DIN2 (oai21s3)                                    0.14      0.00      17.56 f
  U7837/Q (oai21s3)                                       0.30      0.10      17.66 r
  n7111 (net)                                   1                   0.00      17.66 r
  U7805/DIN1 (nnd2s2)                                     0.30      0.00      17.67 r
  U7805/Q (nnd2s2)                                        0.19      0.08      17.75 f
  n8650 (net)                                   1                   0.00      17.75 f
  fu_finish_reg[alu_1]/DIN (dffs1)                        0.19      0.01      17.76 f
  data arrival time                                                           17.76

  clock clock (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock uncertainty                                                -0.10       9.90
  fu_finish_reg[alu_1]/CLK (dffs1)                                  0.00       9.90 r
  library setup time                                               -0.15       9.75
  data required time                                                           9.75
  ------------------------------------------------------------------------------------
  data required time                                                           9.75
  data arrival time                                                          -17.76
  ------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -8.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: map_table_0/map_array_reg[31][5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                              0.00      0.00       0.10 r
  reset (net)                                 261                   0.00       0.10 r
  map_table_0/reset (map_table)                                     0.00       0.10 r
  map_table_0/reset (net)                                           0.00       0.10 r
  map_table_0/U4833/DIN (hi1s1)                           0.00      0.00       0.10 r
  map_table_0/U4833/Q (hi1s1)                             2.27      0.90       1.00 f
  map_table_0/n3129 (net)                      25                   0.00       1.00 f
  map_table_0/U1350/DIN (ib1s1)                           2.27      0.00       1.00 f
  map_table_0/U1350/Q (ib1s1)                             0.60      0.26       1.27 r
  map_table_0/n3051 (net)                       2                   0.00       1.27 r
  map_table_0/U1398/DIN (ib1s1)                           0.60      0.00       1.27 r
  map_table_0/U1398/Q (ib1s1)                             0.65      0.35       1.62 f
  map_table_0/n3049 (net)                      26                   0.00       1.62 f
  map_table_0/U4832/DIN2 (nnd2s1)                         0.65      0.00       1.62 f
  map_table_0/U4832/Q (nnd2s1)                            0.70      0.36       1.98 r
  map_table_0/n3804 (net)                       8                   0.00       1.98 r
  map_table_0/U3869/DIN (hi1s1)                           0.70      0.00       1.98 r
  map_table_0/U3869/Q (hi1s1)                             0.37      0.19       2.17 f
  map_table_0/n3123 (net)                       1                   0.00       2.17 f
  map_table_0/U1349/DIN (ib1s1)                           0.37      0.00       2.17 f
  map_table_0/U1349/Q (ib1s1)                             0.46      0.22       2.39 r
  map_table_0/n3044 (net)                       8                   0.00       2.39 r
  map_table_0/U1379/DIN (ib1s1)                           0.46      0.00       2.39 r
  map_table_0/U1379/Q (ib1s1)                             0.57      0.30       2.70 f
  map_table_0/n3038 (net)                      15                   0.00       2.70 f
  map_table_0/U3106/DIN4 (aoi22s1)                        0.57      0.00       2.70 f
  map_table_0/U3106/Q (aoi22s1)                           0.45      0.19       2.89 r
  map_table_0/n3121 (net)                       1                   0.00       2.89 r
  map_table_0/U3105/DIN4 (oai211s1)                       0.45      0.00       2.89 r
  map_table_0/U3105/Q (oai211s1)                          0.55      0.22       3.11 f
  map_table_0/n1204 (net)                       1                   0.00       3.11 f
  map_table_0/map_array_reg[31][5]/DIN (dffs1)            0.55      0.01       3.12 f
  data arrival time                                                            3.12

  clock clock (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock uncertainty                                                -0.10       9.90
  map_table_0/map_array_reg[31][5]/CLK (dffs1)                      0.00       9.90 r
  library setup time                                               -0.19       9.71
  data required time                                                           9.71
  ------------------------------------------------------------------------------------
  data required time                                                           9.71
  data arrival time                                                           -3.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  6.59


  Startpoint: reset (input port clocked by clock)
  Endpoint: map_table_0/map_array_reg[30][0]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock clock (rise edge)                                           0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset (in)                                              0.00      0.00       0.10 r
  reset (net)                                 261                   0.00       0.10 r
  map_table_0/reset (map_table)                                     0.00       0.10 r
  map_table_0/reset (net)                                           0.00       0.10 r
  map_table_0/U4833/DIN (hi1s1)                           0.00      0.00       0.10 r
  map_table_0/U4833/Q (hi1s1)                             2.27      0.90       1.00 f
  map_table_0/n3129 (net)                      25                   0.00       1.00 f
  map_table_0/U1350/DIN (ib1s1)                           2.27      0.00       1.00 f
  map_table_0/U1350/Q (ib1s1)                             0.60      0.26       1.27 r
  map_table_0/n3051 (net)                       2                   0.00       1.27 r
  map_table_0/U1398/DIN (ib1s1)                           0.60      0.00       1.27 r
  map_table_0/U1398/Q (ib1s1)                             0.65      0.35       1.62 f
  map_table_0/n3049 (net)                      26                   0.00       1.62 f
  map_table_0/U4832/DIN2 (nnd2s1)                         0.65      0.00       1.62 f
  map_table_0/U4832/Q (nnd2s1)                            0.70      0.36       1.98 r
  map_table_0/n3804 (net)                       8                   0.00       1.98 r
  map_table_0/U3869/DIN (hi1s1)                           0.70      0.00       1.98 r
  map_table_0/U3869/Q (hi1s1)                             0.37      0.19       2.17 f
  map_table_0/n3123 (net)                       1                   0.00       2.17 f
  map_table_0/U1349/DIN (ib1s1)                           0.37      0.00       2.17 f
  map_table_0/U1349/Q (ib1s1)                             0.46      0.22       2.39 r
  map_table_0/n3044 (net)                       8                   0.00       2.39 r
  map_table_0/U1378/DIN (ib1s1)                           0.46      0.00       2.39 r
  map_table_0/U1378/Q (ib1s1)                             0.57      0.30       2.70 f
  map_table_0/n3037 (net)                      15                   0.00       2.70 f
  map_table_0/U3145/DIN4 (aoi22s1)                        0.57      0.00       2.70 f
  map_table_0/U3145/Q (aoi22s1)                           0.44      0.19       2.89 r
  map_table_0/n3172 (net)                       1                   0.00       2.89 r
  map_table_0/U3144/DIN4 (oai211s1)                       0.44      0.00       2.89 r
  map_table_0/U3144/Q (oai211s1)                          0.55      0.22       3.11 f
  map_table_0/n1193 (net)                       1                   0.00       3.11 f
  map_table_0/map_array_reg[30][0]/DIN (dffs1)            0.55      0.01       3.12 f
  data arrival time                                                            3.12

  clock clock (rise edge)                                          10.00      10.00
  clock network delay (ideal)                                       0.00      10.00
  clock uncertainty                                                -0.10       9.90
  map_table_0/map_array_reg[30][0]/CLK (dffs1)                      0.00       9.90 r
  library setup time                                               -0.19       9.71
  data required time                                                           9.71
  ------------------------------------------------------------------------------------
  data required time                                                           9.71
  data arrival time                                                           -3.12
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  6.59


  Startpoint: rob_0/head_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dis_rob_packet_display[0][Tnew][0]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  rob_0/head_reg[0]/CLK (dffcs2)                          0.00      0.00 #     0.00 r
  rob_0/head_reg[0]/QN (dffcs2)                           0.29      0.25       0.25 f
  rob_0/n1982 (net)                            10                   0.00       0.25 f
  rob_0/U12344/DIN (i1s3)                                 0.29      0.00       0.25 f
  rob_0/U12344/Q (i1s3)                                   0.65      0.28       0.53 r
  rob_0/head_display[0] (net)                  21                   0.00       0.53 r
  rob_0/U12077/DIN1 (nor2s1)                              0.65      0.00       0.53 r
  rob_0/U12077/Q (nor2s1)                                 0.35      0.21       0.74 f
  rob_0/n9165 (net)                             4                   0.00       0.74 f
  rob_0/U12338/DIN2 (and2s1)                              0.35      0.00       0.74 f
  rob_0/U12338/Q (and2s1)                                 0.52      0.43       1.17 f
  rob_0/n10337 (net)                           10                   0.00       1.17 f
  rob_0/U9713/DIN (ib1s1)                                 0.52      0.00       1.18 f
  rob_0/U9713/Q (ib1s1)                                   0.33      0.17       1.35 r
  rob_0/n10427 (net)                            4                   0.00       1.35 r
  rob_0/U11002/DIN (ib1s1)                                0.33      0.00       1.35 r
  rob_0/U11002/Q (ib1s1)                                  0.78      0.38       1.73 f
  rob_0/n10428 (net)                           22                   0.00       1.73 f
  rob_0/U19041/DIN2 (aoi22s1)                             0.78      0.00       1.73 f
  rob_0/U19041/Q (aoi22s1)                                0.42      0.20       1.94 r
  rob_0/n10338 (net)                            1                   0.00       1.94 r
  rob_0/U19042/DIN4 (nnd4s1)                              0.42      0.00       1.94 r
  rob_0/U19042/Q (nnd4s1)                                 0.28      0.13       2.07 f
  rob_0/n10342 (net)                            1                   0.00       2.07 f
  rob_0/U19043/DIN2 (oai21s2)                             0.28      0.00       2.08 f
  rob_0/U19043/Q (oai21s2)                                0.28      0.12       2.19 r
  rob_0/n10344 (net)                            1                   0.00       2.19 r
  rob_0/U9342/DIN3 (oai21s2)                              0.28      0.00       2.20 r
  rob_0/U9342/Q (oai21s2)                                 0.43      0.15       2.35 f
  rob_0/N676 (net)                              2                   0.00       2.35 f
  rob_0/U9152/DIN3 (oai21s2)                              0.43      0.00       2.35 f
  rob_0/U9152/Q (oai21s2)                                 0.63      0.30       2.65 r
  rob_0/n8694 (net)                             3                   0.00       2.65 r
  rob_0/U8977/DIN (i1s4)                                  0.63      0.01       2.66 r
  rob_0/U8977/Q (i1s4)                                    0.23      0.08       2.74 f
  rob_0/n14789 (net)                            7                   0.00       2.74 f
  rob_0/U10934/DIN2 (nor2s1)                              0.23      0.00       2.74 f
  rob_0/U10934/Q (nor2s1)                                 0.62      0.25       2.99 r
  rob_0/n3971 (net)                             7                   0.00       2.99 r
  rob_0/U10401/DIN (ib1s1)                                0.62      0.00       2.99 r
  rob_0/U10401/Q (ib1s1)                                  0.47      0.25       3.25 f
  rob_0/n14784 (net)                           10                   0.00       3.25 f
  rob_0/U9153/DIN2 (and2s1)                               0.47      0.00       3.25 f
  rob_0/U9153/Q (and2s1)                                  0.30      0.36       3.61 f
  rob_0/n8919 (net)                             2                   0.00       3.61 f
  rob_0/U10748/DIN (i1s3)                                 0.30      0.00       3.61 f
  rob_0/U10748/Q (i1s3)                                   0.79      0.33       3.95 r
  rob_0/n14391 (net)                           31                   0.00       3.95 r
  rob_0/U9453/DIN2 (nor2s1)                               0.79      0.00       3.95 r
  rob_0/U9453/Q (nor2s1)                                  0.58      0.28       4.23 f
  rob_0/n9087 (net)                             2                   0.00       4.23 f
  rob_0/U10749/DIN (i1s3)                                 0.58      0.00       4.24 f
  rob_0/U10749/Q (i1s3)                                   0.81      0.38       4.62 r
  rob_0/n14393 (net)                           30                   0.00       4.62 r
  rob_0/U61/DIN2 (and2s2)                                 0.81      0.00       4.62 r
  rob_0/U61/Q (and2s2)                                    0.16      0.14       4.76 r
  rob_0/retire_entry[2][precise_state_need] (net)     2             0.00       4.76 r
  rob_0/retire_entry[2][precise_state_need] (ROB)                   0.00       4.76 r
  rob_retire_entry[2][precise_state_need] (net)                     0.00       4.76 r
  U7675/DIN (i1s3)                                        0.16      0.00       4.76 r
  U7675/Q (i1s3)                                          0.09      0.04       4.80 f
  n6512 (net)                                   2                   0.00       4.80 f
  U7674/DIN2 (nnd2s2)                                     0.09      0.00       4.80 f
  U7674/Q (nnd2s2)                                        0.26      0.08       4.89 r
  n8647 (net)                                   1                   0.00       4.89 r
  U7676/DIN (i1s3)                                        0.26      0.00       4.89 r
  U7676/Q (i1s3)                                          0.13      0.06       4.95 f
  n5707 (net)                                   2                   0.00       4.95 f
  U13490/DIN3 (and4s3)                                    0.13      0.00       4.95 f
  U13490/Q (and4s3)                                       0.21      0.20       5.15 f
  n5515 (net)                                  12                   0.00       5.15 f
  fl_0/RetireEN[0] (Freelist)                                       0.00       5.15 f
  fl_0/RetireEN[0] (net)                                            0.00       5.15 f
  fl_0/U2908/DIN (hi1s1)                                  0.21      0.00       5.15 f
  fl_0/U2908/Q (hi1s1)                                    0.91      0.38       5.53 r
  fl_0/n2162 (net)                              6                   0.00       5.53 r
  fl_0/U2809/DIN2 (nnd3s1)                                0.91      0.00       5.54 r
  fl_0/U2809/Q (nnd3s1)                                   0.43      0.16       5.69 f
  fl_0/n1868 (net)                              5                   0.00       5.69 f
  fl_0/U2803/DIN1 (nnd2s1)                                0.43      0.00       5.69 f
  fl_0/U2803/Q (nnd2s1)                                   1.01      0.43       6.13 r
  fl_0/n1744 (net)                             13                   0.00       6.13 r
  fl_0/U1320/DIN (ib1s1)                                  1.01      0.00       6.13 r
  fl_0/U1320/Q (ib1s1)                                    0.30      0.09       6.22 f
  fl_0/n1539 (net)                              1                   0.00       6.22 f
  fl_0/U1325/DIN (ib1s1)                                  0.30      0.00       6.22 f
  fl_0/U1325/Q (ib1s1)                                    0.72      0.31       6.53 r
  fl_0/n1538 (net)                             21                   0.00       6.53 r
  fl_0/U1295/DIN1 (nor2s1)                                0.72      0.00       6.53 r
  fl_0/U1295/Q (nor2s1)                                   0.39      0.23       6.76 f
  fl_0/n1027 (net)                              2                   0.00       6.76 f
  fl_0/U1323/DIN (ib1s1)                                  0.39      0.00       6.76 f
  fl_0/U1323/Q (ib1s1)                                    0.72      0.32       7.08 r
  fl_0/n1537 (net)                             17                   0.00       7.08 r
  fl_0/U2395/DIN2 (nnd2s1)                                0.72      0.00       7.08 r
  fl_0/U2395/Q (nnd2s1)                                   0.25      0.07       7.15 f
  fl_0/n1944 (net)                              1                   0.00       7.15 f
  fl_0/U2394/DIN5 (aoai1112s1)                            0.25      0.00       7.16 f
  fl_0/U2394/Q (aoai1112s1)                               0.51      0.26       7.41 r
  fl_0/n1942 (net)                              1                   0.00       7.41 r
  fl_0/U2393/DIN (hi1s1)                                  0.51      0.00       7.42 r
  fl_0/U2393/Q (hi1s1)                                    0.54      0.29       7.71 f
  fl_0/n1699 (net)                              6                   0.00       7.71 f
  fl_0/U2392/DIN8 (oai2222s1)                             0.54      0.00       7.71 f
  fl_0/U2392/Q (oai2222s1)                                0.27      0.54       8.25 r
  fl_0/array_next[17][0] (net)                  4                   0.00       8.25 r
  fl_0/U1422/DIN3 (aoi22s1)                               0.27      0.00       8.25 r
  fl_0/U1422/Q (aoi22s1)                                  0.34      0.17       8.42 f
  fl_0/n1059 (net)                              1                   0.00       8.42 f
  fl_0/U1423/DIN4 (nnd4s1)                                0.34      0.00       8.42 f
  fl_0/U1423/Q (nnd4s1)                                   0.37      0.20       8.62 r
  fl_0/n1068 (net)                              1                   0.00       8.62 r
  fl_0/U1429/DIN1 (oai21s1)                               0.37      0.00       8.62 r
  fl_0/U1429/Q (oai21s1)                                  0.31      0.16       8.78 f
  fl_0/n1069 (net)                              1                   0.00       8.78 f
  fl_0/U1430/DIN2 (nnd2s1)                                0.31      0.00       8.78 f
  fl_0/U1430/Q (nnd2s1)                                   0.25      0.13       8.92 r
  fl_0/N3834 (net)                              2                   0.00       8.92 r
  fl_0/U2933/DIN4 (aoi22s1)                               0.25      0.00       8.92 r
  fl_0/U2933/Q (aoi22s1)                                  0.36      0.15       9.07 f
  fl_0/n2247 (net)                              1                   0.00       9.07 f
  fl_0/U1307/DIN3 (oai21s2)                               0.36      0.00       9.07 f
  fl_0/U1307/Q (oai21s2)                                  0.34      0.14       9.21 r
  fl_0/FreeReg[0][0] (net)                      2                   0.00       9.21 r
  fl_0/FreeReg[0][0] (Freelist)                                     0.00       9.21 r
  free_pr[0][0] (net)                                               0.00       9.21 r
  U8356/DIN1 (and2s1)                                     0.34      0.00       9.21 r
  U8356/Q (and2s1)                                        0.17      0.16       9.36 r
  n4762 (net)                                   1                   0.00       9.36 r
  U8362/DIN (ib1s1)                                       0.17      0.00       9.36 r
  U8362/Q (ib1s1)                                         0.16      0.08       9.44 f
  n4781 (net)                                   3                   0.00       9.44 f
  U8329/DIN (i1s8)                                        0.16      0.00       9.45 f
  U8329/Q (i1s8)                                          0.11      0.17       9.62 r
  dis_rs_packet_display[0][dest_pr][0] (net)     2                  0.00       9.62 r
  U7252/DIN (nb1s4)                                       0.11      0.00       9.62 r
  U7252/Q (nb1s4)                                         0.24      0.15       9.77 r
  dis_rob_packet_display[0][Tnew][0] (net)      1                   0.00       9.77 r
  dis_rob_packet_display[0][Tnew][0] (out)                0.24      0.02       9.79 r
  data arrival time                                                            9.79

  max_delay                                                        10.00      10.00
  clock uncertainty                                                -0.10       9.90
  output external delay                                            -0.10       9.80
  data required time                                                           9.80
  ------------------------------------------------------------------------------------
  data required time                                                           9.80
  data arrival time                                                           -9.79
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.01


  Startpoint: rob_0/head_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dis_rob_packet_display[1][Tnew][5]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                       Fanout     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  rob_0/head_reg[0]/CLK (dffcs2)                          0.00      0.00 #     0.00 r
  rob_0/head_reg[0]/QN (dffcs2)                           0.29      0.25       0.25 f
  rob_0/n1982 (net)                            10                   0.00       0.25 f
  rob_0/U12344/DIN (i1s3)                                 0.29      0.00       0.25 f
  rob_0/U12344/Q (i1s3)                                   0.65      0.28       0.53 r
  rob_0/head_display[0] (net)                  21                   0.00       0.53 r
  rob_0/U12077/DIN1 (nor2s1)                              0.65      0.00       0.53 r
  rob_0/U12077/Q (nor2s1)                                 0.35      0.21       0.74 f
  rob_0/n9165 (net)                             4                   0.00       0.74 f
  rob_0/U12338/DIN2 (and2s1)                              0.35      0.00       0.74 f
  rob_0/U12338/Q (and2s1)                                 0.52      0.43       1.17 f
  rob_0/n10337 (net)                           10                   0.00       1.17 f
  rob_0/U9713/DIN (ib1s1)                                 0.52      0.00       1.18 f
  rob_0/U9713/Q (ib1s1)                                   0.33      0.17       1.35 r
  rob_0/n10427 (net)                            4                   0.00       1.35 r
  rob_0/U11002/DIN (ib1s1)                                0.33      0.00       1.35 r
  rob_0/U11002/Q (ib1s1)                                  0.78      0.38       1.73 f
  rob_0/n10428 (net)                           22                   0.00       1.73 f
  rob_0/U19041/DIN2 (aoi22s1)                             0.78      0.00       1.73 f
  rob_0/U19041/Q (aoi22s1)                                0.42      0.20       1.94 r
  rob_0/n10338 (net)                            1                   0.00       1.94 r
  rob_0/U19042/DIN4 (nnd4s1)                              0.42      0.00       1.94 r
  rob_0/U19042/Q (nnd4s1)                                 0.28      0.13       2.07 f
  rob_0/n10342 (net)                            1                   0.00       2.07 f
  rob_0/U19043/DIN2 (oai21s2)                             0.28      0.00       2.08 f
  rob_0/U19043/Q (oai21s2)                                0.28      0.12       2.19 r
  rob_0/n10344 (net)                            1                   0.00       2.19 r
  rob_0/U9342/DIN3 (oai21s2)                              0.28      0.00       2.20 r
  rob_0/U9342/Q (oai21s2)                                 0.43      0.15       2.35 f
  rob_0/N676 (net)                              2                   0.00       2.35 f
  rob_0/U9152/DIN3 (oai21s2)                              0.43      0.00       2.35 f
  rob_0/U9152/Q (oai21s2)                                 0.63      0.30       2.65 r
  rob_0/n8694 (net)                             3                   0.00       2.65 r
  rob_0/U8977/DIN (i1s4)                                  0.63      0.01       2.66 r
  rob_0/U8977/Q (i1s4)                                    0.23      0.08       2.74 f
  rob_0/n14789 (net)                            7                   0.00       2.74 f
  rob_0/U10934/DIN2 (nor2s1)                              0.23      0.00       2.74 f
  rob_0/U10934/Q (nor2s1)                                 0.62      0.25       2.99 r
  rob_0/n3971 (net)                             7                   0.00       2.99 r
  rob_0/U10401/DIN (ib1s1)                                0.62      0.00       2.99 r
  rob_0/U10401/Q (ib1s1)                                  0.47      0.25       3.25 f
  rob_0/n14784 (net)                           10                   0.00       3.25 f
  rob_0/U9153/DIN2 (and2s1)                               0.47      0.00       3.25 f
  rob_0/U9153/Q (and2s1)                                  0.30      0.36       3.61 f
  rob_0/n8919 (net)                             2                   0.00       3.61 f
  rob_0/U10748/DIN (i1s3)                                 0.30      0.00       3.61 f
  rob_0/U10748/Q (i1s3)                                   0.79      0.33       3.95 r
  rob_0/n14391 (net)                           31                   0.00       3.95 r
  rob_0/U9453/DIN2 (nor2s1)                               0.79      0.00       3.95 r
  rob_0/U9453/Q (nor2s1)                                  0.58      0.28       4.23 f
  rob_0/n9087 (net)                             2                   0.00       4.23 f
  rob_0/U10749/DIN (i1s3)                                 0.58      0.00       4.24 f
  rob_0/U10749/Q (i1s3)                                   0.81      0.38       4.62 r
  rob_0/n14393 (net)                           30                   0.00       4.62 r
  rob_0/U61/DIN2 (and2s2)                                 0.81      0.00       4.62 r
  rob_0/U61/Q (and2s2)                                    0.16      0.14       4.76 r
  rob_0/retire_entry[2][precise_state_need] (net)     2             0.00       4.76 r
  rob_0/retire_entry[2][precise_state_need] (ROB)                   0.00       4.76 r
  rob_retire_entry[2][precise_state_need] (net)                     0.00       4.76 r
  U7675/DIN (i1s3)                                        0.16      0.00       4.76 r
  U7675/Q (i1s3)                                          0.09      0.04       4.80 f
  n6512 (net)                                   2                   0.00       4.80 f
  U7674/DIN2 (nnd2s2)                                     0.09      0.00       4.80 f
  U7674/Q (nnd2s2)                                        0.26      0.08       4.89 r
  n8647 (net)                                   1                   0.00       4.89 r
  U7676/DIN (i1s3)                                        0.26      0.00       4.89 r
  U7676/Q (i1s3)                                          0.13      0.06       4.95 f
  n5707 (net)                                   2                   0.00       4.95 f
  U13490/DIN3 (and4s3)                                    0.13      0.00       4.95 f
  U13490/Q (and4s3)                                       0.21      0.20       5.15 f
  n5515 (net)                                  12                   0.00       5.15 f
  fl_0/RetireEN[0] (Freelist)                                       0.00       5.15 f
  fl_0/RetireEN[0] (net)                                            0.00       5.15 f
  fl_0/U2908/DIN (hi1s1)                                  0.21      0.00       5.15 f
  fl_0/U2908/Q (hi1s1)                                    0.91      0.38       5.53 r
  fl_0/n2162 (net)                              6                   0.00       5.53 r
  fl_0/U2809/DIN2 (nnd3s1)                                0.91      0.00       5.54 r
  fl_0/U2809/Q (nnd3s1)                                   0.43      0.16       5.69 f
  fl_0/n1868 (net)                              5                   0.00       5.69 f
  fl_0/U2803/DIN1 (nnd2s1)                                0.43      0.00       5.69 f
  fl_0/U2803/Q (nnd2s1)                                   1.01      0.43       6.13 r
  fl_0/n1744 (net)                             13                   0.00       6.13 r
  fl_0/U1320/DIN (ib1s1)                                  1.01      0.00       6.13 r
  fl_0/U1320/Q (ib1s1)                                    0.30      0.09       6.22 f
  fl_0/n1539 (net)                              1                   0.00       6.22 f
  fl_0/U1325/DIN (ib1s1)                                  0.30      0.00       6.22 f
  fl_0/U1325/Q (ib1s1)                                    0.72      0.31       6.53 r
  fl_0/n1538 (net)                             21                   0.00       6.53 r
  fl_0/U1295/DIN1 (nor2s1)                                0.72      0.00       6.53 r
  fl_0/U1295/Q (nor2s1)                                   0.39      0.23       6.76 f
  fl_0/n1027 (net)                              2                   0.00       6.76 f
  fl_0/U1323/DIN (ib1s1)                                  0.39      0.00       6.76 f
  fl_0/U1323/Q (ib1s1)                                    0.72      0.32       7.08 r
  fl_0/n1537 (net)                             17                   0.00       7.08 r
  fl_0/U2395/DIN2 (nnd2s1)                                0.72      0.00       7.08 r
  fl_0/U2395/Q (nnd2s1)                                   0.25      0.07       7.15 f
  fl_0/n1944 (net)                              1                   0.00       7.15 f
  fl_0/U2394/DIN5 (aoai1112s1)                            0.25      0.00       7.16 f
  fl_0/U2394/Q (aoai1112s1)                               0.51      0.26       7.41 r
  fl_0/n1942 (net)                              1                   0.00       7.41 r
  fl_0/U2393/DIN (hi1s1)                                  0.51      0.00       7.42 r
  fl_0/U2393/Q (hi1s1)                                    0.54      0.29       7.71 f
  fl_0/n1699 (net)                              6                   0.00       7.71 f
  fl_0/U2388/DIN8 (oai2222s1)                             0.54      0.00       7.71 f
  fl_0/U2388/Q (oai2222s1)                                0.27      0.54       8.25 r
  fl_0/array_next[17][5] (net)                  4                   0.00       8.25 r
  fl_0/U1537/DIN3 (aoi22s1)                               0.27      0.00       8.25 r
  fl_0/U1537/Q (aoi22s1)                                  0.34      0.17       8.42 f
  fl_0/n1177 (net)                              1                   0.00       8.42 f
  fl_0/U1538/DIN4 (nnd4s1)                                0.34      0.00       8.42 f
  fl_0/U1538/Q (nnd4s1)                                   0.37      0.20       8.62 r
  fl_0/n1194 (net)                              1                   0.00       8.62 r
  fl_0/U1544/DIN1 (oai21s1)                               0.37      0.00       8.62 r
  fl_0/U1544/Q (oai21s1)                                  0.31      0.16       8.78 f
  fl_0/n1195 (net)                              1                   0.00       8.78 f
  fl_0/U1545/DIN2 (nnd2s1)                                0.31      0.00       8.78 f
  fl_0/U1545/Q (nnd2s1)                                   0.25      0.13       8.92 r
  fl_0/N3829 (net)                              2                   0.00       8.92 r
  fl_0/U2921/DIN (hi1s1)                                  0.25      0.00       8.92 r
  fl_0/U2921/Q (hi1s1)                                    0.40      0.20       9.12 f
  fl_0/n2232 (net)                              2                   0.00       9.12 f
  fl_0/U1318/DIN3 (oai22s2)                               0.40      0.00       9.12 f
  fl_0/U1318/Q (oai22s2)                                  0.52      0.20       9.32 r
  fl_0/FreeReg[1][5] (net)                      2                   0.00       9.32 r
  fl_0/FreeReg[1][5] (Freelist)                                     0.00       9.32 r
  free_pr[1][5] (net)                                               0.00       9.32 r
  U8445/DIN2 (and2s2)                                     0.52      0.00       9.32 r
  U8445/Q (and2s2)                                        0.38      0.23       9.56 r
  dis_rs_packet_display[1][dest_pr][5] (net)     3                  0.00       9.56 r
  U9704/DIN (nb1s2)                                       0.38      0.00       9.56 r
  U9704/Q (nb1s2)                                         0.31      0.21       9.77 r
  dis_rob_packet_display[1][Tnew][5] (net)      1                   0.00       9.77 r
  dis_rob_packet_display[1][Tnew][5] (out)                0.31      0.02       9.79 r
  data arrival time                                                            9.79

  max_delay                                                        10.00      10.00
  clock uncertainty                                                -0.10       9.90
  output external delay                                            -0.10       9.80
  data required time                                                           9.80
  ------------------------------------------------------------------------------------
  data required time                                                           9.80
  data arrival time                                                           -9.79
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.01


1
 
****************************************
Report : constraint
        -verbose
        -max_delay
Design : pipeline
Version: O-2018.06
Date   : Mon Mar 29 01:27:40 2021
****************************************


  Startpoint: is_packet_in_reg[2][reg1_pr][0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: fu_finish_reg[alu_3]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  is_packet_in_reg[2][reg1_pr][0]/CLK (dffcs2)            0.00 #     0.00 r
  is_packet_in_reg[2][reg1_pr][0]/QN (dffcs2)             0.15       0.15 f
  is_packet_in_reg[2][reg1_pr][0]/Q (dffcs2)              0.15       0.30 r
  pr_0/U18612/Q (ib1s1)                                   0.09       0.39 f
  pr_0/U24465/Q (nor2s1)                                  0.23       0.62 r
  pr_0/U8673/Q (nnd2s2)                                   0.15       0.77 f
  pr_0/U11698/Q (ib1s1)                                   0.40       1.17 r
  pr_0/U24504/Q (aoi22s1)                                 0.21       1.38 f
  pr_0/U24505/Q (nnd4s1)                                  0.25       1.62 r
  pr_0/U24511/Q (oai21s1)                                 0.18       1.80 f
  pr_0/U24512/Q (nnd4s1)                                  0.26       2.07 r
  U7915/Q (and2s2)                                        0.12       2.18 r
  issue_0/alu_fifo/U48015/Q (aoi22s2)                     0.13       2.31 f
  issue_0/alu_fifo/U48014/Q (oai21s2)                     0.74       3.05 r
  issue_0/alu_fifo/U33042/Q (aoi22s2)                     0.38       3.44 f
  issue_0/alu_fifo/U30527/Q (nor2s1)                      0.13       3.57 r
  U7142/Q (i1s2)                                          0.07       3.64 f
  U13592/Q (oai222s1)                                     0.17       3.81 r
  U13527/Q (i1s8)                                         0.17       3.98 f
  U8360/Q (ib1s6)                                         0.07       4.05 r
  alus/fu_alu_2/mult_38/U845/Q (ib1s6)                    0.04       4.09 f
  alus/fu_alu_2/mult_38/U779/Q (and2s3)                   0.14       4.24 f
  alus/fu_alu_2/mult_38/U289/Q (nnd2s3)                   0.09       4.33 r
  alus/fu_alu_2/mult_38/U505/Q (ib1s6)                    0.05       4.37 f
  alus/fu_alu_2/mult_38/U501/Q (nnd2s3)                   0.07       4.45 r
  alus/fu_alu_2/mult_38/U624/Q (nnd3s3)                   0.09       4.54 f
  alus/fu_alu_2/mult_38/U494/Q (nnd2s2)                   0.11       4.65 r
  alus/fu_alu_2/mult_38/U7/Q (nnd3s3)                     0.08       4.73 f
  alus/fu_alu_2/mult_38/U5/Q (nnd2s1)                     0.11       4.84 r
  alus/fu_alu_2/mult_38/U224/Q (nnd3s2)                   0.10       4.94 f
  alus/fu_alu_2/mult_38/U345/Q (nnd2s1)                   0.12       5.05 r
  alus/fu_alu_2/mult_38/U223/Q (nnd3s2)                   0.12       5.18 f
  alus/fu_alu_2/mult_38/S3_6_30/OUTC (fadd1s3)            0.31       5.49 f
  alus/fu_alu_2/mult_38/S3_7_30/OUTC (fadd1s3)            0.29       5.78 f
  alus/fu_alu_2/mult_38/S3_8_30/OUTC (fadd1s3)            0.29       6.07 f
  alus/fu_alu_2/mult_38/S3_9_30/OUTC (fadd1s3)            0.29       6.36 f
  alus/fu_alu_2/mult_38/S3_10_30/OUTC (fadd1s3)           0.29       6.65 f
  alus/fu_alu_2/mult_38/S3_11_30/OUTC (fadd1s3)           0.29       6.94 f
  alus/fu_alu_2/mult_38/S3_12_30/OUTC (fadd1s3)           0.29       7.23 f
  alus/fu_alu_2/mult_38/S3_13_30/OUTC (fadd1s3)           0.29       7.52 f
  alus/fu_alu_2/mult_38/S3_14_30/OUTC (fadd1s3)           0.29       7.81 f
  alus/fu_alu_2/mult_38/S3_15_30/OUTS (fadd1s3)           0.47       8.28 r
  alus/fu_alu_2/mult_38/S2_16_29/OUTS (fadd1s3)           0.35       8.63 f
  alus/fu_alu_2/mult_38/S2_17_28/OUTS (fadd1s3)           0.46       9.09 r
  alus/fu_alu_2/mult_38/S2_18_27/OUTS (fadd1s2)           0.42       9.50 f
  alus/fu_alu_2/mult_38/S2_19_26/OUTS (fadd1s3)           0.48       9.98 r
  alus/fu_alu_2/mult_38/S2_20_25/OUTS (fadd1s3)           0.35      10.33 f
  alus/fu_alu_2/mult_38/S2_21_24/OUTS (fadd1s3)           0.46      10.78 r
  alus/fu_alu_2/mult_38/S2_22_23/OUTS (fadd1s2)           0.40      11.18 f
  alus/fu_alu_2/mult_38/S2_23_22/OUTS (fadd1s2)           0.50      11.68 r
  alus/fu_alu_2/mult_38/S2_24_21/OUTS (fadd1s2)           0.41      12.09 f
  alus/fu_alu_2/mult_38/S2_25_20/OUTS (fadd1s2)           0.50      12.59 r
  alus/fu_alu_2/mult_38/S2_26_19/OUTS (fadd1s2)           0.41      12.99 f
  alus/fu_alu_2/mult_38/S2_27_18/OUTS (fadd1s2)           0.50      13.49 r
  alus/fu_alu_2/mult_38/S2_28_17/OUTS (fadd1s2)           0.41      13.90 f
  alus/fu_alu_2/mult_38/S2_29_16/OUTS (fadd1s2)           0.52      14.41 r
  alus/fu_alu_2/mult_38/S2_30_15/OUTS (fadd1s3)           0.36      14.77 f
  alus/fu_alu_2/mult_38/S4_14/OUTS (fadd1s3)              0.46      15.23 r
  alus/fu_alu_2/mult_38/U1531/Q (xor2s1)                  0.26      15.49 r
  alus/fu_alu_2/mult_38/FS_1/U159/Q (or2s2)               0.16      15.65 r
  alus/fu_alu_2/mult_38/FS_1/U106/Q (ib1s2)               0.06      15.71 f
  alus/fu_alu_2/mult_38/FS_1/U140/Q (or4s3)               0.18      15.89 f
  alus/fu_alu_2/mult_38/FS_1/U30/Q (ib1s2)                0.06      15.95 r
  alus/fu_alu_2/mult_38/FS_1/U87/Q (nnd2s3)               0.06      16.00 f
  alus/fu_alu_2/mult_38/FS_1/U2/Q (or5s1)                 0.18      16.18 f
  alus/fu_alu_2/mult_38/FS_1/U31/Q (i1s1)                 0.06      16.24 r
  alus/fu_alu_2/mult_38/FS_1/U72/Q (nnd2s1)               0.07      16.31 f
  alus/fu_alu_2/mult_38/FS_1/U264/Q (nnd4s1)              0.12      16.43 r
  alus/fu_alu_2/mult_38/FS_1/U93/Q (aoi21s3)              0.13      16.56 f
  alus/fu_alu_2/mult_38/FS_1/U95/Q (xnr2s2)               0.18      16.74 r
  U7879/Q (nnd2s2)                                        0.06      16.80 f
  U7880/Q (and3s2)                                        0.20      17.00 f
  U7051/Q (nnd3s2)                                        0.08      17.08 r
  U7172/Q (and2s2)                                        0.13      17.21 r
  U7862/Q (nnd3s3)                                        0.06      17.27 f
  U7864/Q (or5s3)                                         0.16      17.43 f
  U7925/Q (nor6s3)                                        0.18      17.61 r
  U13538/Q (aoi21s3)                                      0.13      17.74 f
  fu_finish_reg[alu_3]/DIN (dffs1)                        0.01      17.75 f
  data arrival time                                                 17.75

  clock clock (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  fu_finish_reg[alu_3]/CLK (dffs1)                        0.00       9.90 r
  library setup time                                     -0.16       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                -17.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.00


  Startpoint: reset (input port clocked by clock)
  Endpoint: map_table_0/map_array_reg[31][5]
            (rising edge-triggered flip-flop clocked by clock)
  Path Group: input_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.10       0.10 r
  reset (in)                                              0.00       0.10 r
  map_table_0/U4833/Q (hi1s1)                             0.90       1.00 f
  map_table_0/U1350/Q (ib1s1)                             0.26       1.27 r
  map_table_0/U1398/Q (ib1s1)                             0.35       1.62 f
  map_table_0/U4832/Q (nnd2s1)                            0.36       1.98 r
  map_table_0/U3869/Q (hi1s1)                             0.19       2.17 f
  map_table_0/U1349/Q (ib1s1)                             0.22       2.39 r
  map_table_0/U1379/Q (ib1s1)                             0.31       2.70 f
  map_table_0/U3106/Q (aoi22s1)                           0.20       2.89 r
  map_table_0/U3105/Q (oai211s1)                          0.22       3.11 f
  map_table_0/map_array_reg[31][5]/DIN (dffs1)            0.01       3.12 f
  data arrival time                                                  3.12

  clock clock (rise edge)                                10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.10       9.90
  map_table_0/map_array_reg[31][5]/CLK (dffs1)            0.00       9.90 r
  library setup time                                     -0.19       9.71
  data required time                                                 9.71
  --------------------------------------------------------------------------
  data required time                                                 9.71
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        6.59


  Startpoint: rob_0/head_reg[0]
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dis_rob_packet_display[0][Tnew][0]
            (output port clocked by clock)
  Path Group: output_grp
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  pipeline           tsmcwire              lec25dscc25_TT

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  rob_0/head_reg[0]/CLK (dffcs2)                          0.00 #     0.00 r
  rob_0/head_reg[0]/QN (dffcs2)                           0.25       0.25 f
  rob_0/U12344/Q (i1s3)                                   0.28       0.53 r
  rob_0/U12077/Q (nor2s1)                                 0.21       0.74 f
  rob_0/U12338/Q (and2s1)                                 0.44       1.17 f
  rob_0/U9713/Q (ib1s1)                                   0.17       1.35 r
  rob_0/U11002/Q (ib1s1)                                  0.38       1.73 f
  rob_0/U19041/Q (aoi22s1)                                0.21       1.94 r
  rob_0/U19042/Q (nnd4s1)                                 0.14       2.07 f
  rob_0/U19043/Q (oai21s2)                                0.12       2.19 r
  rob_0/U9342/Q (oai21s2)                                 0.15       2.35 f
  rob_0/U9152/Q (oai21s2)                                 0.31       2.65 r
  rob_0/U8977/Q (i1s4)                                    0.09       2.74 f
  rob_0/U10934/Q (nor2s1)                                 0.25       2.99 r
  rob_0/U10401/Q (ib1s1)                                  0.26       3.25 f
  rob_0/U9153/Q (and2s1)                                  0.36       3.61 f
  rob_0/U10748/Q (i1s3)                                   0.34       3.95 r
  rob_0/U9453/Q (nor2s1)                                  0.29       4.23 f
  rob_0/U10749/Q (i1s3)                                   0.38       4.62 r
  rob_0/U61/Q (and2s2)                                    0.14       4.76 r
  U7675/Q (i1s3)                                          0.05       4.80 f
  U7674/Q (nnd2s2)                                        0.08       4.89 r
  U7676/Q (i1s3)                                          0.06       4.95 f
  U13490/Q (and4s3)                                       0.21       5.15 f
  fl_0/U2908/Q (hi1s1)                                    0.38       5.53 r
  fl_0/U2809/Q (nnd3s1)                                   0.16       5.69 f
  fl_0/U2803/Q (nnd2s1)                                   0.44       6.13 r
  fl_0/U1320/Q (ib1s1)                                    0.09       6.22 f
  fl_0/U1325/Q (ib1s1)                                    0.31       6.53 r
  fl_0/U1295/Q (nor2s1)                                   0.23       6.76 f
  fl_0/U1323/Q (ib1s1)                                    0.32       7.08 r
  fl_0/U2395/Q (nnd2s1)                                   0.07       7.15 f
  fl_0/U2394/Q (aoai1112s1)                               0.26       7.41 r
  fl_0/U2393/Q (hi1s1)                                    0.29       7.71 f
  fl_0/U2392/Q (oai2222s1)                                0.54       8.25 r
  fl_0/U1422/Q (aoi22s1)                                  0.17       8.42 f
  fl_0/U1423/Q (nnd4s1)                                   0.20       8.62 r
  fl_0/U1429/Q (oai21s1)                                  0.16       8.78 f
  fl_0/U1430/Q (nnd2s1)                                   0.13       8.92 r
  fl_0/U2933/Q (aoi22s1)                                  0.15       9.07 f
  fl_0/U1307/Q (oai21s2)                                  0.14       9.21 r
  U8356/Q (and2s1)                                        0.16       9.36 r
  U8362/Q (ib1s1)                                         0.08       9.44 f
  U8329/Q (i1s8)                                          0.17       9.62 r
  U7252/Q (nb1s4)                                         0.15       9.77 r
  dis_rob_packet_display[0][Tnew][0] (out)                0.02       9.79 r
  data arrival time                                                  9.79

  max_delay                                              10.00      10.00
  clock uncertainty                                      -0.10       9.90
  output external delay                                  -0.10       9.80
  data required time                                                 9.80
  --------------------------------------------------------------------------
  data required time                                                 9.80
  data arrival time                                                 -9.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


1
Information: Updating graph... (UID-83)
Warning: Design 'pipeline' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : pipeline
Version: O-2018.06
Date   : Mon Mar 29 01:28:02 2021
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
Freelist                      140689.169899       1 140689.169899 h, n
ROB                           1121262.114315       1 1121262.114315 h, n
RS                            1033748.970524       1 1033748.970524 h, n
and2s1             lec25dscc25_TT    49.766399    2384 118643.096130
and2s2             lec25dscc25_TT    58.060799      58  3367.526321
and2s3             lec25dscc25_TT    99.532799       6   597.196793
and3s1             lec25dscc25_TT    66.355202      91  6038.323357
and3s2             lec25dscc25_TT    99.532799      13  1293.926384
and3s3             lec25dscc25_TT   174.182007       5   870.910034
and4s1             lec25dscc25_TT    74.649597       9   671.846375
and4s3             lec25dscc25_TT   124.416000      12  1492.992004
aoai1112s1         lec25dscc25_TT    66.355202       1    66.355202
aoai1112s2         lec25dscc25_TT    66.355202       2   132.710403
aoi13s1            lec25dscc25_TT    58.060799      12   696.729584
aoi13s2            lec25dscc25_TT    58.060799       8   464.486389
aoi13s3            lec25dscc25_TT    91.238403       1    91.238403
aoi21s1            lec25dscc25_TT    49.766399      42  2090.188774
aoi21s2            lec25dscc25_TT    49.766399      85  4230.143948
aoi21s3            lec25dscc25_TT    74.649597       2   149.299194
aoi22s1            lec25dscc25_TT    58.060799      35  2032.127953
aoi22s2            lec25dscc25_TT    58.060799     259 15037.746849
aoi22s3            lec25dscc25_TT    82.944000       9   746.496002
aoi23s1            lec25dscc25_TT    66.355202       6   398.131210
aoi23s2            lec25dscc25_TT    66.355202       5   331.776009
aoi42s1            lec25dscc25_TT    74.649597       4   298.598389
aoi123s1           lec25dscc25_TT    82.944000      12   995.328003
aoi211s1           lec25dscc25_TT    58.060799      41  2380.492744
aoi211s2           lec25dscc25_TT    99.532799       6   597.196793
aoi221s1           lec25dscc25_TT    74.649597      71  5300.121399
aoi221s2           lec25dscc25_TT    99.532799      13  1293.926384
aoi222s1           lec25dscc25_TT    82.944000     294 24385.536072
aoi222s2           lec25dscc25_TT    99.532799      20  1990.655975
aoi222s3           lec25dscc25_TT   116.122002       6   696.732010
aoi2221s1          lec25dscc25_TT   132.710007       7   928.970047
arch_maptable                 91122.202377       1  91122.202377  h, n
dffcs1             lec25dscc25_TT   165.888000    1857 308054.016907 n
dffcs2             lec25dscc25_TT   182.477005     103 18795.131516 n
dffs1              lec25dscc25_TT   157.593994      14  2206.315918 n
dffs2              lec25dscc25_TT   174.182007     282 49119.325928 n
dffscs1            lec25dscc25_TT   207.360001      31  6428.160019 n
dffscs2            lec25dscc25_TT   215.654007       4   862.616028 n
fadd1s2            lec25dscc25_TT   165.888000       4   663.552002 r
fu_FIFO_3                     3002167.281265       4 12008669.125061 h, n
hi1s1              lec25dscc25_TT    33.177601      89  2952.806477
hnb1s1             lec25dscc25_TT    58.060799      40  2322.431946
i1s1               lec25dscc25_TT    33.177601     175  5806.080151
i1s2               lec25dscc25_TT    41.472000      85  3525.120010
i1s3               lec25dscc25_TT    41.472000      80  3317.760010
i1s4               lec25dscc25_TT    49.766399      39  1940.889576
i1s5               lec25dscc25_TT    49.766399       9   447.897594
i1s6               lec25dscc25_TT    58.060799       5   290.303993
i1s8               lec25dscc25_TT   199.065994      76 15129.015564
i1s9               lec25dscc25_TT   215.654007      10  2156.540070
ib1s1              lec25dscc25_TT    33.177601    1538 51027.150124
ib1s2              lec25dscc25_TT    41.472000      49  2032.128006
ib1s3              lec25dscc25_TT    49.766399       6   298.598396
ib1s6              lec25dscc25_TT   107.827003      95 10243.565331
map_table                     249575.041840       1 249575.041840 h, n
mxi21s1            lec25dscc25_TT    66.355202      26  1725.235245
mxi21s2            lec25dscc25_TT    66.355202      82  5441.126541
nb1s1              lec25dscc25_TT    41.472000       7   290.304001
nb1s2              lec25dscc25_TT    49.766399     341 16970.342190
nb1s3              lec25dscc25_TT    66.355202       2   132.710403
nb1s4              lec25dscc25_TT    74.649597      10   746.495972
nb1s7              lec25dscc25_TT    91.238403       3   273.715210
nnd2s1             lec25dscc25_TT    41.472000     126  5225.472015
nnd2s2             lec25dscc25_TT    41.472000     528 21897.216064
nnd2s3             lec25dscc25_TT    58.060799      53  3077.222328
nnd3s1             lec25dscc25_TT    49.766399      28  1393.459183
nnd3s2             lec25dscc25_TT    49.766399      65  3234.815960
nnd3s3             lec25dscc25_TT    82.944000      13  1078.272003
nnd4s1             lec25dscc25_TT    58.060799      67  3890.073509
nnd4s2             lec25dscc25_TT    91.238403       8   729.907227
nnd4s3             lec25dscc25_TT   182.477005       1   182.477005
nor2s1             lec25dscc25_TT    41.472000      99  4105.728012
nor2s2             lec25dscc25_TT    58.060799      16   928.972778
nor2s3             lec25dscc25_TT    74.649597      19  1418.342346
nor3s1             lec25dscc25_TT    82.944000       7   580.608002
nor3s2             lec25dscc25_TT    99.532799       2   199.065598
nor3s3             lec25dscc25_TT   141.005005       1   141.005005
nor5s1             lec25dscc25_TT    99.532799       9   895.795189
nor5s3             lec25dscc25_TT   207.360001       1   207.360001
nor6s1             lec25dscc25_TT   107.827003       3   323.481010
nor6s2             lec25dscc25_TT   207.360001       4   829.440002
nor6s3             lec25dscc25_TT   240.537994       1   240.537994
oai13s1            lec25dscc25_TT    58.060799       1    58.060799
oai13s2            lec25dscc25_TT    58.060799       4   232.243195
oai13s3            lec25dscc25_TT    91.238403       2   182.476807
oai21s1            lec25dscc25_TT    49.766399      34  1692.057579
oai21s2            lec25dscc25_TT    49.766399     243 12093.235050
oai21s3            lec25dscc25_TT    82.944000       2   165.888000
oai22s2            lec25dscc25_TT    58.060799     130  7547.903824
oai22s3            lec25dscc25_TT    96.725998       1    96.725998
oai211s1           lec25dscc25_TT    58.060799      12   696.729584
oai211s2           lec25dscc25_TT    58.060799      73  4238.438301
oai221s1           lec25dscc25_TT    74.649597      38  2836.684692
oai221s2           lec25dscc25_TT    74.649597     247 18438.450500
oai222s1           lec25dscc25_TT    82.944000     307 25463.808075
oai222s3           lec25dscc25_TT   107.827003       3   323.481010
oai1112s1          lec25dscc25_TT    66.355202       3   199.065605
oai1112s2          lec25dscc25_TT    66.355202      24  1592.524841
oai2222s2          lec25dscc25_TT   132.710007      10  1327.100067
oai2222s3          lec25dscc25_TT   132.710007     220 29196.201477
or2s1              lec25dscc25_TT    49.766399      20   995.327988
or2s2              lec25dscc25_TT    58.060799       2   116.121597
or2s3              lec25dscc25_TT    91.238403       5   456.192017
or4s3              lec25dscc25_TT   132.710007       2   265.420013
or5s1              lec25dscc25_TT    91.238403      15  1368.576050
or5s2              lec25dscc25_TT   132.710007       3   398.130020
or5s3              lec25dscc25_TT   182.477005       4   729.908020
physical_regfile              1385290.008766       1 1385290.008766 h, n
pipeline_DW01_add_0            5325.005020       1   5325.005020  h
pipeline_DW01_add_1            5300.121616       1   5300.121616  h
pipeline_DW01_add_2            5291.827419       1   5291.827419  h
pipeline_DW01_ash_0           10467.533028       1  10467.533028  h
pipeline_DW01_ash_1           10500.710629       1  10500.710629  h
pipeline_DW01_ash_2           10533.888229       1  10533.888229  h
pipeline_DW01_sub_4            6560.871262       1   6560.871262  h
pipeline_DW01_sub_5            6394.982445       1   6394.982445  h
pipeline_DW01_sub_6            6469.632454       1   6469.632454  h
pipeline_DW02_mult_0          302695.965748       1 302695.965748 h
pipeline_DW02_mult_1          303956.709240       1 303956.709240 h
pipeline_DW02_mult_2          308045.857864       1 308045.857864 h
pipeline_DW02_mult_3          306185.103100       1 306185.103100 h
pipeline_DW02_mult_4          317465.500938       1 317465.500938 h
pipeline_DW02_mult_5          317974.253803       1 317974.253803 h
xnr2s1             lec25dscc25_TT    82.944000      11   912.384003
xor2s1             lec25dscc25_TT    82.944000       2   165.888000
-----------------------------------------------------------------------------
Total 128 references                                18827403.010181
1
