# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/gaurav/Desktop/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/gaurav/Desktop/lab8/part1/DUT.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:54 on May 02,2019
# vcom -reportprogress 300 -93 -work work /home/gaurav/Desktop/lab8/part1/DUT.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 14:23:54 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/gaurav/Desktop/lab8/part1/ADCconv.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:54 on May 02,2019
# vcom -reportprogress 300 -93 -work work /home/gaurav/Desktop/lab8/part1/ADCconv.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fsm
# -- Compiling architecture arch of fsm
# End time: 14:23:54 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/gaurav/Desktop/lab8/part1/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:54 on May 02,2019
# vcom -reportprogress 300 -93 -work work /home/gaurav/Desktop/lab8/part1/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 14:23:54 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 14:23:54 on May 02,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading ieee.numeric_std(body)
# Loading work.fsm(arch)
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/dut_instance/output_vector(11), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/output_vector(11).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Note: SUCCESS, all tests passed.
#    Time: 3010 ns  Iteration: 0  Instance: /testbench
# 
# stdin: <EOF>
vcom -reportprogress 300 -work work /home/gaurav/Desktop/lab8/part1/ADCconv.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:06 on May 02,2019
# vcom -reportprogress 300 -work work /home/gaurav/Desktop/lab8/part1/ADCconv.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fsm
# -- Compiling architecture arch of fsm
# End time: 14:24:06 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/gaurav/Desktop/lab8/part1/ADCconv.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:07 on May 02,2019
# vcom -reportprogress 300 -work work /home/gaurav/Desktop/lab8/part1/ADCconv.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fsm
# -- Compiling architecture arch of fsm
# End time: 14:24:07 on May 02,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=\"+acc\" rtl_work.fsm(arch)
# End time: 14:24:21 on May 02,2019, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" rtl_work.fsm(arch) 
# Start time: 14:24:21 on May 02,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.fsm(arch)
add wave -position insertpoint  \
sim:/fsm/intr \
sim:/fsm/clk \
sim:/fsm/reset \
sim:/fsm/inp \
sim:/fsm/cs \
sim:/fsm/rd \
sim:/fsm/wr \
sim:/fsm/output
force -freeze sim:/fsm/intr 0 0
force -freeze sim:/fsm/clk 1 0, 0 {10000 ps} -r 20ns
force -freeze sim:/fsm/reset 1 0
force -freeze sim:/fsm/inp 00000000 0
run
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/fsm/reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# FATAL ERROR: Unable to read lock file necessary for use of uncounted nodelocked license. Exiting.
# End time: 14:29:21 on May 02,2019, Elapsed time: 0:05:00
# Errors: 0, Warnings: 1
