
EneasLUFS_E01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008504  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000438  080086d8  080086d8  000096d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008b10  08008b10  0000a1e8  2**0
                  CONTENTS
  4 .ARM          00000008  08008b10  08008b10  00009b10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008b18  08008b18  0000a1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008b18  08008b18  00009b18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008b1c  08008b1c  00009b1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  08008b20  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001a0c0  200001e8  08008d08  0000a1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001a2a8  08008d08  0000a2a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ecb4  00000000  00000000  0000a218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000256a  00000000  00000000  00018ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca0  00000000  00000000  0001b438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009cd  00000000  00000000  0001c0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002354c  00000000  00000000  0001caa5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001184c  00000000  00000000  0003fff1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d0194  00000000  00000000  0005183d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001219d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046ec  00000000  00000000  00121a14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003c  00000000  00000000  00126100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080086bc 	.word	0x080086bc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	080086bc 	.word	0x080086bc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b96a 	b.w	8000f74 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d14e      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc4:	4694      	mov	ip, r2
 8000cc6:	458c      	cmp	ip, r1
 8000cc8:	4686      	mov	lr, r0
 8000cca:	fab2 f282 	clz	r2, r2
 8000cce:	d962      	bls.n	8000d96 <__udivmoddi4+0xde>
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0320 	rsb	r3, r2, #32
 8000cd6:	4091      	lsls	r1, r2
 8000cd8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cdc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce0:	4319      	orrs	r1, r3
 8000ce2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ce6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cea:	fa1f f68c 	uxth.w	r6, ip
 8000cee:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cf2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cf6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb04 f106 	mul.w	r1, r4, r6
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d0e:	f080 8112 	bcs.w	8000f36 <__udivmoddi4+0x27e>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 810f 	bls.w	8000f36 <__udivmoddi4+0x27e>
 8000d18:	3c02      	subs	r4, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d26:	fb07 1110 	mls	r1, r7, r0, r1
 8000d2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d2e:	fb00 f606 	mul.w	r6, r0, r6
 8000d32:	429e      	cmp	r6, r3
 8000d34:	d90a      	bls.n	8000d4c <__udivmoddi4+0x94>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d3e:	f080 80fc 	bcs.w	8000f3a <__udivmoddi4+0x282>
 8000d42:	429e      	cmp	r6, r3
 8000d44:	f240 80f9 	bls.w	8000f3a <__udivmoddi4+0x282>
 8000d48:	4463      	add	r3, ip
 8000d4a:	3802      	subs	r0, #2
 8000d4c:	1b9b      	subs	r3, r3, r6
 8000d4e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d52:	2100      	movs	r1, #0
 8000d54:	b11d      	cbz	r5, 8000d5e <__udivmoddi4+0xa6>
 8000d56:	40d3      	lsrs	r3, r2
 8000d58:	2200      	movs	r2, #0
 8000d5a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d905      	bls.n	8000d72 <__udivmoddi4+0xba>
 8000d66:	b10d      	cbz	r5, 8000d6c <__udivmoddi4+0xb4>
 8000d68:	e9c5 0100 	strd	r0, r1, [r5]
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e7f5      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d72:	fab3 f183 	clz	r1, r3
 8000d76:	2900      	cmp	r1, #0
 8000d78:	d146      	bne.n	8000e08 <__udivmoddi4+0x150>
 8000d7a:	42a3      	cmp	r3, r4
 8000d7c:	d302      	bcc.n	8000d84 <__udivmoddi4+0xcc>
 8000d7e:	4290      	cmp	r0, r2
 8000d80:	f0c0 80f0 	bcc.w	8000f64 <__udivmoddi4+0x2ac>
 8000d84:	1a86      	subs	r6, r0, r2
 8000d86:	eb64 0303 	sbc.w	r3, r4, r3
 8000d8a:	2001      	movs	r0, #1
 8000d8c:	2d00      	cmp	r5, #0
 8000d8e:	d0e6      	beq.n	8000d5e <__udivmoddi4+0xa6>
 8000d90:	e9c5 6300 	strd	r6, r3, [r5]
 8000d94:	e7e3      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000d96:	2a00      	cmp	r2, #0
 8000d98:	f040 8090 	bne.w	8000ebc <__udivmoddi4+0x204>
 8000d9c:	eba1 040c 	sub.w	r4, r1, ip
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa1f f78c 	uxth.w	r7, ip
 8000da8:	2101      	movs	r1, #1
 8000daa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb08 4416 	mls	r4, r8, r6, r4
 8000db6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000dba:	fb07 f006 	mul.w	r0, r7, r6
 8000dbe:	4298      	cmp	r0, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x11c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x11a>
 8000dcc:	4298      	cmp	r0, r3
 8000dce:	f200 80cd 	bhi.w	8000f6c <__udivmoddi4+0x2b4>
 8000dd2:	4626      	mov	r6, r4
 8000dd4:	1a1c      	subs	r4, r3, r0
 8000dd6:	fa1f f38e 	uxth.w	r3, lr
 8000dda:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dde:	fb08 4410 	mls	r4, r8, r0, r4
 8000de2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000de6:	fb00 f707 	mul.w	r7, r0, r7
 8000dea:	429f      	cmp	r7, r3
 8000dec:	d908      	bls.n	8000e00 <__udivmoddi4+0x148>
 8000dee:	eb1c 0303 	adds.w	r3, ip, r3
 8000df2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df6:	d202      	bcs.n	8000dfe <__udivmoddi4+0x146>
 8000df8:	429f      	cmp	r7, r3
 8000dfa:	f200 80b0 	bhi.w	8000f5e <__udivmoddi4+0x2a6>
 8000dfe:	4620      	mov	r0, r4
 8000e00:	1bdb      	subs	r3, r3, r7
 8000e02:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e06:	e7a5      	b.n	8000d54 <__udivmoddi4+0x9c>
 8000e08:	f1c1 0620 	rsb	r6, r1, #32
 8000e0c:	408b      	lsls	r3, r1
 8000e0e:	fa22 f706 	lsr.w	r7, r2, r6
 8000e12:	431f      	orrs	r7, r3
 8000e14:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e18:	fa04 f301 	lsl.w	r3, r4, r1
 8000e1c:	ea43 030c 	orr.w	r3, r3, ip
 8000e20:	40f4      	lsrs	r4, r6
 8000e22:	fa00 f801 	lsl.w	r8, r0, r1
 8000e26:	0c38      	lsrs	r0, r7, #16
 8000e28:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e2c:	fbb4 fef0 	udiv	lr, r4, r0
 8000e30:	fa1f fc87 	uxth.w	ip, r7
 8000e34:	fb00 441e 	mls	r4, r0, lr, r4
 8000e38:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e3c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e40:	45a1      	cmp	r9, r4
 8000e42:	fa02 f201 	lsl.w	r2, r2, r1
 8000e46:	d90a      	bls.n	8000e5e <__udivmoddi4+0x1a6>
 8000e48:	193c      	adds	r4, r7, r4
 8000e4a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e4e:	f080 8084 	bcs.w	8000f5a <__udivmoddi4+0x2a2>
 8000e52:	45a1      	cmp	r9, r4
 8000e54:	f240 8081 	bls.w	8000f5a <__udivmoddi4+0x2a2>
 8000e58:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e5c:	443c      	add	r4, r7
 8000e5e:	eba4 0409 	sub.w	r4, r4, r9
 8000e62:	fa1f f983 	uxth.w	r9, r3
 8000e66:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e6a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e6e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e72:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e76:	45a4      	cmp	ip, r4
 8000e78:	d907      	bls.n	8000e8a <__udivmoddi4+0x1d2>
 8000e7a:	193c      	adds	r4, r7, r4
 8000e7c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e80:	d267      	bcs.n	8000f52 <__udivmoddi4+0x29a>
 8000e82:	45a4      	cmp	ip, r4
 8000e84:	d965      	bls.n	8000f52 <__udivmoddi4+0x29a>
 8000e86:	3b02      	subs	r3, #2
 8000e88:	443c      	add	r4, r7
 8000e8a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e8e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e92:	eba4 040c 	sub.w	r4, r4, ip
 8000e96:	429c      	cmp	r4, r3
 8000e98:	46ce      	mov	lr, r9
 8000e9a:	469c      	mov	ip, r3
 8000e9c:	d351      	bcc.n	8000f42 <__udivmoddi4+0x28a>
 8000e9e:	d04e      	beq.n	8000f3e <__udivmoddi4+0x286>
 8000ea0:	b155      	cbz	r5, 8000eb8 <__udivmoddi4+0x200>
 8000ea2:	ebb8 030e 	subs.w	r3, r8, lr
 8000ea6:	eb64 040c 	sbc.w	r4, r4, ip
 8000eaa:	fa04 f606 	lsl.w	r6, r4, r6
 8000eae:	40cb      	lsrs	r3, r1
 8000eb0:	431e      	orrs	r6, r3
 8000eb2:	40cc      	lsrs	r4, r1
 8000eb4:	e9c5 6400 	strd	r6, r4, [r5]
 8000eb8:	2100      	movs	r1, #0
 8000eba:	e750      	b.n	8000d5e <__udivmoddi4+0xa6>
 8000ebc:	f1c2 0320 	rsb	r3, r2, #32
 8000ec0:	fa20 f103 	lsr.w	r1, r0, r3
 8000ec4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ec8:	fa24 f303 	lsr.w	r3, r4, r3
 8000ecc:	4094      	lsls	r4, r2
 8000ece:	430c      	orrs	r4, r1
 8000ed0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ed4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ed8:	fa1f f78c 	uxth.w	r7, ip
 8000edc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ee0:	fb08 3110 	mls	r1, r8, r0, r3
 8000ee4:	0c23      	lsrs	r3, r4, #16
 8000ee6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eea:	fb00 f107 	mul.w	r1, r0, r7
 8000eee:	4299      	cmp	r1, r3
 8000ef0:	d908      	bls.n	8000f04 <__udivmoddi4+0x24c>
 8000ef2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ef6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000efa:	d22c      	bcs.n	8000f56 <__udivmoddi4+0x29e>
 8000efc:	4299      	cmp	r1, r3
 8000efe:	d92a      	bls.n	8000f56 <__udivmoddi4+0x29e>
 8000f00:	3802      	subs	r0, #2
 8000f02:	4463      	add	r3, ip
 8000f04:	1a5b      	subs	r3, r3, r1
 8000f06:	b2a4      	uxth	r4, r4
 8000f08:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f0c:	fb08 3311 	mls	r3, r8, r1, r3
 8000f10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f14:	fb01 f307 	mul.w	r3, r1, r7
 8000f18:	42a3      	cmp	r3, r4
 8000f1a:	d908      	bls.n	8000f2e <__udivmoddi4+0x276>
 8000f1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f20:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f24:	d213      	bcs.n	8000f4e <__udivmoddi4+0x296>
 8000f26:	42a3      	cmp	r3, r4
 8000f28:	d911      	bls.n	8000f4e <__udivmoddi4+0x296>
 8000f2a:	3902      	subs	r1, #2
 8000f2c:	4464      	add	r4, ip
 8000f2e:	1ae4      	subs	r4, r4, r3
 8000f30:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f34:	e739      	b.n	8000daa <__udivmoddi4+0xf2>
 8000f36:	4604      	mov	r4, r0
 8000f38:	e6f0      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f3a:	4608      	mov	r0, r1
 8000f3c:	e706      	b.n	8000d4c <__udivmoddi4+0x94>
 8000f3e:	45c8      	cmp	r8, r9
 8000f40:	d2ae      	bcs.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f42:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f46:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f4a:	3801      	subs	r0, #1
 8000f4c:	e7a8      	b.n	8000ea0 <__udivmoddi4+0x1e8>
 8000f4e:	4631      	mov	r1, r6
 8000f50:	e7ed      	b.n	8000f2e <__udivmoddi4+0x276>
 8000f52:	4603      	mov	r3, r0
 8000f54:	e799      	b.n	8000e8a <__udivmoddi4+0x1d2>
 8000f56:	4630      	mov	r0, r6
 8000f58:	e7d4      	b.n	8000f04 <__udivmoddi4+0x24c>
 8000f5a:	46d6      	mov	lr, sl
 8000f5c:	e77f      	b.n	8000e5e <__udivmoddi4+0x1a6>
 8000f5e:	4463      	add	r3, ip
 8000f60:	3802      	subs	r0, #2
 8000f62:	e74d      	b.n	8000e00 <__udivmoddi4+0x148>
 8000f64:	4606      	mov	r6, r0
 8000f66:	4623      	mov	r3, r4
 8000f68:	4608      	mov	r0, r1
 8000f6a:	e70f      	b.n	8000d8c <__udivmoddi4+0xd4>
 8000f6c:	3e02      	subs	r6, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	e730      	b.n	8000dd4 <__udivmoddi4+0x11c>
 8000f72:	bf00      	nop

08000f74 <__aeabi_idiv0>:
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop

08000f78 <lcd_send_cmd>:
	{0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53},
	{0x14, 0x15, 0x16, 0x17, 0x18, 0x19, 0x1A, 0x1B, 0x1C, 0x1D, 0x1E, 0x1F, 0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27},
	{0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x5B, 0x5C, 0x5D, 0x5E, 0x5F, 0x60, 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67}};

void lcd_send_cmd(uint8_t command)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af02      	add	r7, sp, #8
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
	const uint8_t dataD7ToD4 = (0xF0 & (command));
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	f023 030f 	bic.w	r3, r3, #15
 8000f88:	73fb      	strb	r3, [r7, #15]
	const uint8_t dataD3ToD0 = (0xF0 & (command << 4));
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	011b      	lsls	r3, r3, #4
 8000f8e:	73bb      	strb	r3, [r7, #14]
	uint8_t i2cData[4] =
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	f043 030c 	orr.w	r3, r3, #12
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	723b      	strb	r3, [r7, #8]
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	f043 0308 	orr.w	r3, r3, #8
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	727b      	strb	r3, [r7, #9]
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	f043 030c 	orr.w	r3, r3, #12
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	72bb      	strb	r3, [r7, #10]
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	f043 0308 	orr.w	r3, r3, #8
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	72fb      	strb	r3, [r7, #11]
			dataD7ToD4 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_EN_PIN,
			dataD7ToD4 | PCF8574_LCD_BKL_PIN,
			dataD3ToD0 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_EN_PIN,
			dataD3ToD0 | PCF8574_LCD_BKL_PIN,
		};
	HAL_I2C_Master_Transmit(&hi2c3, SLAVE_ADDRESS_LCD, i2cData, 4, 100);
 8000fb8:	f107 0208 	add.w	r2, r7, #8
 8000fbc:	2364      	movs	r3, #100	@ 0x64
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2304      	movs	r3, #4
 8000fc2:	214e      	movs	r1, #78	@ 0x4e
 8000fc4:	4803      	ldr	r0, [pc, #12]	@ (8000fd4 <lcd_send_cmd+0x5c>)
 8000fc6:	f001 ff67 	bl	8002e98 <HAL_I2C_Master_Transmit>
	return;
 8000fca:	bf00      	nop
}
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	2000020c 	.word	0x2000020c

08000fd8 <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b086      	sub	sp, #24
 8000fdc:	af02      	add	r7, sp, #8
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	const uint8_t dataD7ToD4 = (0xF0 & (data));
 8000fe2:	79fb      	ldrb	r3, [r7, #7]
 8000fe4:	f023 030f 	bic.w	r3, r3, #15
 8000fe8:	73fb      	strb	r3, [r7, #15]
	const uint8_t dataD3ToD0 = (0xF0 & (data << 4));
 8000fea:	79fb      	ldrb	r3, [r7, #7]
 8000fec:	011b      	lsls	r3, r3, #4
 8000fee:	73bb      	strb	r3, [r7, #14]
	uint8_t i2cData[4] =
 8000ff0:	7bfb      	ldrb	r3, [r7, #15]
 8000ff2:	f043 030d 	orr.w	r3, r3, #13
 8000ff6:	b2db      	uxtb	r3, r3
 8000ff8:	723b      	strb	r3, [r7, #8]
 8000ffa:	7bfb      	ldrb	r3, [r7, #15]
 8000ffc:	f043 0309 	orr.w	r3, r3, #9
 8001000:	b2db      	uxtb	r3, r3
 8001002:	727b      	strb	r3, [r7, #9]
 8001004:	7bbb      	ldrb	r3, [r7, #14]
 8001006:	f043 030d 	orr.w	r3, r3, #13
 800100a:	b2db      	uxtb	r3, r3
 800100c:	72bb      	strb	r3, [r7, #10]
 800100e:	7bbb      	ldrb	r3, [r7, #14]
 8001010:	f043 0309 	orr.w	r3, r3, #9
 8001014:	b2db      	uxtb	r3, r3
 8001016:	72fb      	strb	r3, [r7, #11]
			dataD7ToD4 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_RS_PIN | PCF8574_LCD_EN_PIN,
			dataD7ToD4 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_RS_PIN,
			dataD3ToD0 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_RS_PIN | PCF8574_LCD_EN_PIN,
			dataD3ToD0 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_RS_PIN,
		};
	HAL_I2C_Master_Transmit(&hi2c3, SLAVE_ADDRESS_LCD, i2cData, 4, 100);
 8001018:	f107 0208 	add.w	r2, r7, #8
 800101c:	2364      	movs	r3, #100	@ 0x64
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	2304      	movs	r3, #4
 8001022:	214e      	movs	r1, #78	@ 0x4e
 8001024:	4803      	ldr	r0, [pc, #12]	@ (8001034 <lcd_send_data+0x5c>)
 8001026:	f001 ff37 	bl	8002e98 <HAL_I2C_Master_Transmit>
	return;
 800102a:	bf00      	nop
}
 800102c:	3710      	adds	r7, #16
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	2000020c 	.word	0x2000020c

08001038 <lcd_send_string>:
	HAL_Delay(1);
	lcd_send_cmd(0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
}

void lcd_send_string(const char *str)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b088      	sub	sp, #32
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
	uint8_t rep = 195;
 8001040:	23c3      	movs	r3, #195	@ 0xc3
 8001042:	77bb      	strb	r3, [r7, #30]

	char *auml = "\xE1";
 8001044:	4b48      	ldr	r3, [pc, #288]	@ (8001168 <lcd_send_string+0x130>)
 8001046:	61bb      	str	r3, [r7, #24]
	char *ouml = "\xEF";
 8001048:	4b48      	ldr	r3, [pc, #288]	@ (800116c <lcd_send_string+0x134>)
 800104a:	617b      	str	r3, [r7, #20]
	char *uuml = "\xF5";
 800104c:	4b48      	ldr	r3, [pc, #288]	@ (8001170 <lcd_send_string+0x138>)
 800104e:	613b      	str	r3, [r7, #16]
	char *sz = "\xE2";
 8001050:	4b48      	ldr	r3, [pc, #288]	@ (8001174 <lcd_send_string+0x13c>)
 8001052:	60fb      	str	r3, [r7, #12]
	bool is_cmd = false;
 8001054:	2300      	movs	r3, #0
 8001056:	77fb      	strb	r3, [r7, #31]

	while (*str)
 8001058:	e07b      	b.n	8001152 <lcd_send_string+0x11a>
		if (*str != '\0')
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	781b      	ldrb	r3, [r3, #0]
 800105e:	2b00      	cmp	r3, #0
 8001060:	d077      	beq.n	8001152 <lcd_send_string+0x11a>
		{
			if (is_cmd)
 8001062:	7ffb      	ldrb	r3, [r7, #31]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d062      	beq.n	800112e <lcd_send_string+0xf6>
			{
				switch (*str)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	3b9f      	subs	r3, #159	@ 0x9f
 800106e:	2b1d      	cmp	r3, #29
 8001070:	d856      	bhi.n	8001120 <lcd_send_string+0xe8>
 8001072:	a201      	add	r2, pc, #4	@ (adr r2, 8001078 <lcd_send_string+0x40>)
 8001074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001078:	08001115 	.word	0x08001115
 800107c:	08001121 	.word	0x08001121
 8001080:	08001121 	.word	0x08001121
 8001084:	08001121 	.word	0x08001121
 8001088:	08001121 	.word	0x08001121
 800108c:	080010f1 	.word	0x080010f1
 8001090:	08001121 	.word	0x08001121
 8001094:	08001121 	.word	0x08001121
 8001098:	08001121 	.word	0x08001121
 800109c:	08001121 	.word	0x08001121
 80010a0:	08001121 	.word	0x08001121
 80010a4:	08001121 	.word	0x08001121
 80010a8:	08001121 	.word	0x08001121
 80010ac:	08001121 	.word	0x08001121
 80010b0:	08001121 	.word	0x08001121
 80010b4:	08001121 	.word	0x08001121
 80010b8:	08001121 	.word	0x08001121
 80010bc:	08001121 	.word	0x08001121
 80010c0:	08001121 	.word	0x08001121
 80010c4:	08001121 	.word	0x08001121
 80010c8:	08001121 	.word	0x08001121
 80010cc:	08001121 	.word	0x08001121
 80010d0:	08001121 	.word	0x08001121
 80010d4:	080010fd 	.word	0x080010fd
 80010d8:	08001121 	.word	0x08001121
 80010dc:	08001121 	.word	0x08001121
 80010e0:	08001121 	.word	0x08001121
 80010e4:	08001121 	.word	0x08001121
 80010e8:	08001121 	.word	0x08001121
 80010ec:	08001109 	.word	0x08001109
				{
				case rep_auml:
					lcd_send_data(*auml);
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff6f 	bl	8000fd8 <lcd_send_data>
					break;
 80010fa:	e012      	b.n	8001122 <lcd_send_string+0xea>
				case rep_ouml:
					lcd_send_data(*ouml);
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4618      	mov	r0, r3
 8001102:	f7ff ff69 	bl	8000fd8 <lcd_send_data>
					break;
 8001106:	e00c      	b.n	8001122 <lcd_send_string+0xea>
				case rep_uuml:
					lcd_send_data(*uuml);
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff63 	bl	8000fd8 <lcd_send_data>
					break;
 8001112:	e006      	b.n	8001122 <lcd_send_string+0xea>
				case rep_sz:
					lcd_send_data(*sz);
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4618      	mov	r0, r3
 800111a:	f7ff ff5d 	bl	8000fd8 <lcd_send_data>
					break;
 800111e:	e000      	b.n	8001122 <lcd_send_string+0xea>
				default:
					break;
 8001120:	bf00      	nop
				}
				(void)*str++;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	3301      	adds	r3, #1
 8001126:	607b      	str	r3, [r7, #4]
				is_cmd = false;
 8001128:	2300      	movs	r3, #0
 800112a:	77fb      	strb	r3, [r7, #31]
				continue;
 800112c:	e011      	b.n	8001152 <lcd_send_string+0x11a>
			}
			if ((*str) == rep)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	781b      	ldrb	r3, [r3, #0]
 8001132:	7fba      	ldrb	r2, [r7, #30]
 8001134:	429a      	cmp	r2, r3
 8001136:	d105      	bne.n	8001144 <lcd_send_string+0x10c>
			{
				(void)*str++;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	3301      	adds	r3, #1
 800113c:	607b      	str	r3, [r7, #4]
				is_cmd = true;
 800113e:	2301      	movs	r3, #1
 8001140:	77fb      	strb	r3, [r7, #31]
				continue;
 8001142:	e006      	b.n	8001152 <lcd_send_string+0x11a>
			}
			lcd_send_data(*str++);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	1c5a      	adds	r2, r3, #1
 8001148:	607a      	str	r2, [r7, #4]
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff ff43 	bl	8000fd8 <lcd_send_data>
	while (*str)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	f47f af7f 	bne.w	800105a <lcd_send_string+0x22>
		}
}
 800115c:	bf00      	nop
 800115e:	bf00      	nop
 8001160:	3720      	adds	r7, #32
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	080086d8 	.word	0x080086d8
 800116c:	080086dc 	.word	0x080086dc
 8001170:	080086e0 	.word	0x080086e0
 8001174:	080086e4 	.word	0x080086e4

08001178 <lcd_write>:

void lcd_write(const char *txt, uint8_t line, uint8_t column)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
 8001184:	4613      	mov	r3, r2
 8001186:	70bb      	strb	r3, [r7, #2]
	lcd_clear_line(line, column);
 8001188:	78ba      	ldrb	r2, [r7, #2]
 800118a:	78fb      	ldrb	r3, [r7, #3]
 800118c:	4611      	mov	r1, r2
 800118e:	4618      	mov	r0, r3
 8001190:	f000 f81a 	bl	80011c8 <lcd_clear_line>
	lcd_send_cmd(0x80 | lcdPos[line][column]);
 8001194:	78fa      	ldrb	r2, [r7, #3]
 8001196:	78b9      	ldrb	r1, [r7, #2]
 8001198:	480a      	ldr	r0, [pc, #40]	@ (80011c4 <lcd_write+0x4c>)
 800119a:	4613      	mov	r3, r2
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	4413      	add	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4403      	add	r3, r0
 80011a4:	440b      	add	r3, r1
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff fee2 	bl	8000f78 <lcd_send_cmd>
	lcd_send_string(txt);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff ff3f 	bl	8001038 <lcd_send_string>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	08008730 	.word	0x08008730

080011c8 <lcd_clear_line>:

void lcd_clear_line(uint8_t line, uint8_t column)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	460a      	mov	r2, r1
 80011d2:	71fb      	strb	r3, [r7, #7]
 80011d4:	4613      	mov	r3, r2
 80011d6:	71bb      	strb	r3, [r7, #6]
	lcd_send_cmd(0x80 | lcdPos[line][column]);
 80011d8:	79fa      	ldrb	r2, [r7, #7]
 80011da:	79b9      	ldrb	r1, [r7, #6]
 80011dc:	4810      	ldr	r0, [pc, #64]	@ (8001220 <lcd_clear_line+0x58>)
 80011de:	4613      	mov	r3, r2
 80011e0:	009b      	lsls	r3, r3, #2
 80011e2:	4413      	add	r3, r2
 80011e4:	009b      	lsls	r3, r3, #2
 80011e6:	4403      	add	r3, r0
 80011e8:	440b      	add	r3, r1
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fec0 	bl	8000f78 <lcd_send_cmd>
	for (int i = 0; i < (COLUMS - column); i++)
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	e005      	b.n	800120a <lcd_clear_line+0x42>
	{
		lcd_send_data(' ');
 80011fe:	2020      	movs	r0, #32
 8001200:	f7ff feea 	bl	8000fd8 <lcd_send_data>
	for (int i = 0; i < (COLUMS - column); i++)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	3301      	adds	r3, #1
 8001208:	60fb      	str	r3, [r7, #12]
 800120a:	79bb      	ldrb	r3, [r7, #6]
 800120c:	f1c3 0314 	rsb	r3, r3, #20
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	429a      	cmp	r2, r3
 8001214:	dbf3      	blt.n	80011fe <lcd_clear_line+0x36>
	}
}
 8001216:	bf00      	nop
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	08008730 	.word	0x08008730

08001224 <lcd16x2_i2c_proxy_sendCommandNibble>:
 * some nibbles must be sent through D7-D4 according to IC datasheet
 * @param[in] nibbleOnLSN  A byte containing the nibble to be sent in the less significant nibble. example: 0x03 to send 0x3 through D7-D4
 * @return -1 if I2C transmission fails, 0 if succeeds
 */
static int32_t lcd16x2_i2c_proxy_sendCommandNibble(const uint8_t nibbleOnLSN)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af02      	add	r7, sp, #8
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
    const uint8_t dataD7ToD4 = (0xF0 & (nibbleOnLSN << 4));
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	011b      	lsls	r3, r3, #4
 8001232:	73fb      	strb	r3, [r7, #15]
    uint8_t i2cData[2] =
 8001234:	7bfb      	ldrb	r3, [r7, #15]
 8001236:	f043 030c 	orr.w	r3, r3, #12
 800123a:	b2db      	uxtb	r3, r3
 800123c:	733b      	strb	r3, [r7, #12]
 800123e:	7bfb      	ldrb	r3, [r7, #15]
 8001240:	f043 0308 	orr.w	r3, r3, #8
 8001244:	b2db      	uxtb	r3, r3
 8001246:	737b      	strb	r3, [r7, #13]
        {
            dataD7ToD4 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_EN_PIN,
            dataD7ToD4 | PCF8574_LCD_BKL_PIN,
        };
    if (HAL_I2C_Master_Transmit(lcd16x2_i2c_proxy_pI2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 2, 100) != HAL_OK)
 8001248:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <lcd16x2_i2c_proxy_sendCommandNibble+0x50>)
 800124a:	6818      	ldr	r0, [r3, #0]
 800124c:	f107 020c 	add.w	r2, r7, #12
 8001250:	2364      	movs	r3, #100	@ 0x64
 8001252:	9300      	str	r3, [sp, #0]
 8001254:	2302      	movs	r3, #2
 8001256:	214e      	movs	r1, #78	@ 0x4e
 8001258:	f001 fe1e 	bl	8002e98 <HAL_I2C_Master_Transmit>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d002      	beq.n	8001268 <lcd16x2_i2c_proxy_sendCommandNibble+0x44>
    {
        return -1;
 8001262:	f04f 33ff 	mov.w	r3, #4294967295
 8001266:	e000      	b.n	800126a <lcd16x2_i2c_proxy_sendCommandNibble+0x46>
    }
    else
    {
        return 0;
 8001268:	2300      	movs	r3, #0
    }
}
 800126a:	4618      	mov	r0, r3
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	20000204 	.word	0x20000204

08001278 <lcd16x2_i2c_proxy_sendCommand>:
 * @brief Send byte command to HD44780. Most significant nibble is D7-D4 and less significant nibble is D3-D0.
 * @param[in] command  command to be sent
 * @return -1 if I2C transmission fails, 0 if succeeds
 */
static int32_t lcd16x2_i2c_proxy_sendCommand(uint8_t command)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af02      	add	r7, sp, #8
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
    const uint8_t dataD7ToD4 = (0xF0 & (command));
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	f023 030f 	bic.w	r3, r3, #15
 8001288:	73fb      	strb	r3, [r7, #15]
    const uint8_t dataD3ToD0 = (0xF0 & (command << 4));
 800128a:	79fb      	ldrb	r3, [r7, #7]
 800128c:	011b      	lsls	r3, r3, #4
 800128e:	73bb      	strb	r3, [r7, #14]
    uint8_t i2cData[4] =
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	f043 030c 	orr.w	r3, r3, #12
 8001296:	b2db      	uxtb	r3, r3
 8001298:	723b      	strb	r3, [r7, #8]
 800129a:	7bfb      	ldrb	r3, [r7, #15]
 800129c:	f043 0308 	orr.w	r3, r3, #8
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	727b      	strb	r3, [r7, #9]
 80012a4:	7bbb      	ldrb	r3, [r7, #14]
 80012a6:	f043 030c 	orr.w	r3, r3, #12
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	72bb      	strb	r3, [r7, #10]
 80012ae:	7bbb      	ldrb	r3, [r7, #14]
 80012b0:	f043 0308 	orr.w	r3, r3, #8
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	72fb      	strb	r3, [r7, #11]
            dataD7ToD4 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_EN_PIN,
            dataD7ToD4 | PCF8574_LCD_BKL_PIN,
            dataD3ToD0 | PCF8574_LCD_BKL_PIN | PCF8574_LCD_EN_PIN,
            dataD3ToD0 | PCF8574_LCD_BKL_PIN,
        };
    if (HAL_I2C_Master_Transmit(lcd16x2_i2c_proxy_pI2cHandle, LCD_I2C_SLAVE_ADDRESS, i2cData, 4, 100) != HAL_OK)
 80012b8:	4b0a      	ldr	r3, [pc, #40]	@ (80012e4 <lcd16x2_i2c_proxy_sendCommand+0x6c>)
 80012ba:	6818      	ldr	r0, [r3, #0]
 80012bc:	f107 0208 	add.w	r2, r7, #8
 80012c0:	2364      	movs	r3, #100	@ 0x64
 80012c2:	9300      	str	r3, [sp, #0]
 80012c4:	2304      	movs	r3, #4
 80012c6:	214e      	movs	r1, #78	@ 0x4e
 80012c8:	f001 fde6 	bl	8002e98 <HAL_I2C_Master_Transmit>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d002      	beq.n	80012d8 <lcd16x2_i2c_proxy_sendCommand+0x60>
    {
        return -1;
 80012d2:	f04f 33ff 	mov.w	r3, #4294967295
 80012d6:	e000      	b.n	80012da <lcd16x2_i2c_proxy_sendCommand+0x62>
    }
    else
    {
        return 0;
 80012d8:	2300      	movs	r3, #0
    }
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	20000204 	.word	0x20000204

080012e8 <lcd16x2_i2c_proxy_initialize>:
 * @param showCursor  enables cursor to be shown in the writing position
 * @param blinkCursor  enables cursor blinking effect
 * @return -1 if initialization fails, 0 if succeeds
 */
int32_t lcd16x2_i2c_proxy_initialize(I2C_HandleTypeDef *pI2cHandle, bool showCursor, bool blinkCursor)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	70fb      	strb	r3, [r7, #3]
 80012f4:	4613      	mov	r3, r2
 80012f6:	70bb      	strb	r3, [r7, #2]
    int32_t transmissionResult = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	60fb      	str	r3, [r7, #12]

    lcd16x2_i2c_proxy_pI2cHandle = pI2cHandle;
 80012fc:	4a3f      	ldr	r2, [pc, #252]	@ (80013fc <lcd16x2_i2c_proxy_initialize+0x114>)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6013      	str	r3, [r2, #0]
    lcd16x2_i2c_proxy_cursorOn = showCursor;
 8001302:	4a3f      	ldr	r2, [pc, #252]	@ (8001400 <lcd16x2_i2c_proxy_initialize+0x118>)
 8001304:	78fb      	ldrb	r3, [r7, #3]
 8001306:	7013      	strb	r3, [r2, #0]
    lcd16x2_i2c_proxy_blinking = blinkCursor;
 8001308:	4a3e      	ldr	r2, [pc, #248]	@ (8001404 <lcd16x2_i2c_proxy_initialize+0x11c>)
 800130a:	78bb      	ldrb	r3, [r7, #2]
 800130c:	7013      	strb	r3, [r2, #0]

    if (HAL_I2C_IsDeviceReady(lcd16x2_i2c_proxy_pI2cHandle, LCD_I2C_SLAVE_ADDRESS, 5, 500) != HAL_OK)
 800130e:	4b3b      	ldr	r3, [pc, #236]	@ (80013fc <lcd16x2_i2c_proxy_initialize+0x114>)
 8001310:	6818      	ldr	r0, [r3, #0]
 8001312:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001316:	2205      	movs	r2, #5
 8001318:	214e      	movs	r1, #78	@ 0x4e
 800131a:	f001 febb 	bl	8003094 <HAL_I2C_IsDeviceReady>
 800131e:	4603      	mov	r3, r0
 8001320:	2b00      	cmp	r3, #0
 8001322:	d002      	beq.n	800132a <lcd16x2_i2c_proxy_initialize+0x42>
    {
        return -1;
 8001324:	f04f 33ff 	mov.w	r3, #4294967295
 8001328:	e063      	b.n	80013f2 <lcd16x2_i2c_proxy_initialize+0x10a>
    }

    // Delays and commands sequence specified in HD44780 datasheet
    HAL_Delay(45);
 800132a:	202d      	movs	r0, #45	@ 0x2d
 800132c:	f000 fea2 	bl	8002074 <HAL_Delay>
    transmissionResult |= lcd16x2_i2c_proxy_sendCommandNibble(0x03);
 8001330:	2003      	movs	r0, #3
 8001332:	f7ff ff77 	bl	8001224 <lcd16x2_i2c_proxy_sendCommandNibble>
 8001336:	4602      	mov	r2, r0
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	4313      	orrs	r3, r2
 800133c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(5);
 800133e:	2005      	movs	r0, #5
 8001340:	f000 fe98 	bl	8002074 <HAL_Delay>
    transmissionResult |= lcd16x2_i2c_proxy_sendCommandNibble(0x03);
 8001344:	2003      	movs	r0, #3
 8001346:	f7ff ff6d 	bl	8001224 <lcd16x2_i2c_proxy_sendCommandNibble>
 800134a:	4602      	mov	r2, r0
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	4313      	orrs	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]
    HAL_Delay(1);
 8001352:	2001      	movs	r0, #1
 8001354:	f000 fe8e 	bl	8002074 <HAL_Delay>
    transmissionResult |= lcd16x2_i2c_proxy_sendCommandNibble(0x03);
 8001358:	2003      	movs	r0, #3
 800135a:	f7ff ff63 	bl	8001224 <lcd16x2_i2c_proxy_sendCommandNibble>
 800135e:	4602      	mov	r2, r0
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	4313      	orrs	r3, r2
 8001364:	60fb      	str	r3, [r7, #12]
    HAL_Delay(1);
 8001366:	2001      	movs	r0, #1
 8001368:	f000 fe84 	bl	8002074 <HAL_Delay>
    transmissionResult |= lcd16x2_i2c_proxy_sendCommandNibble(0x02);
 800136c:	2002      	movs	r0, #2
 800136e:	f7ff ff59 	bl	8001224 <lcd16x2_i2c_proxy_sendCommandNibble>
 8001372:	4602      	mov	r2, r0
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	4313      	orrs	r3, r2
 8001378:	60fb      	str	r3, [r7, #12]
    HAL_Delay(1);
 800137a:	2001      	movs	r0, #1
 800137c:	f000 fe7a 	bl	8002074 <HAL_Delay>
    // Initial configuration
    transmissionResult |= lcd16x2_i2c_proxy_sendCommand(LCD_COMMAND_FUNCTION_SET | LCD_FUNCTION_DL_4BITS_INTERFACE | LCD_FUNCTION_F_5_DOT_8_CHAR | LCD_FUNCTION_N_2_LINES);
 8001380:	2028      	movs	r0, #40	@ 0x28
 8001382:	f7ff ff79 	bl	8001278 <lcd16x2_i2c_proxy_sendCommand>
 8001386:	4602      	mov	r2, r0
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4313      	orrs	r3, r2
 800138c:	60fb      	str	r3, [r7, #12]
    HAL_Delay(1);
 800138e:	2001      	movs	r0, #1
 8001390:	f000 fe70 	bl	8002074 <HAL_Delay>
    transmissionResult |= lcd16x2_i2c_proxy_sendCommand(LCD_COMMAND_ON_OFF_CONTROL |
                                                        LCD_ON_OFF_CONTROL_DISPLAY_ON |
                                                        (lcd16x2_i2c_proxy_cursorOn ? LCD_ON_OFF_CONTROL_CURSOR_ON : LCD_ON_OFF_CONTROL_CURSOR_OFF) |
 8001394:	4b1a      	ldr	r3, [pc, #104]	@ (8001400 <lcd16x2_i2c_proxy_initialize+0x118>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <lcd16x2_i2c_proxy_initialize+0xb8>
 800139c:	220e      	movs	r2, #14
 800139e:	e000      	b.n	80013a2 <lcd16x2_i2c_proxy_initialize+0xba>
 80013a0:	220c      	movs	r2, #12
                                                        (lcd16x2_i2c_proxy_blinking ? LCD_ON_OFF_CONTROL_BLINK_CURSOR_ON : LCD_ON_OFF_CONTROL_BLINK_CURSOR_OFF));
 80013a2:	4b18      	ldr	r3, [pc, #96]	@ (8001404 <lcd16x2_i2c_proxy_initialize+0x11c>)
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	b25b      	sxtb	r3, r3
                                                        (lcd16x2_i2c_proxy_cursorOn ? LCD_ON_OFF_CONTROL_CURSOR_ON : LCD_ON_OFF_CONTROL_CURSOR_OFF) |
 80013a8:	4313      	orrs	r3, r2
 80013aa:	b25b      	sxtb	r3, r3
    transmissionResult |= lcd16x2_i2c_proxy_sendCommand(LCD_COMMAND_ON_OFF_CONTROL |
 80013ac:	b2db      	uxtb	r3, r3
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff ff62 	bl	8001278 <lcd16x2_i2c_proxy_sendCommand>
 80013b4:	4602      	mov	r2, r0
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4313      	orrs	r3, r2
 80013ba:	60fb      	str	r3, [r7, #12]
    HAL_Delay(1);
 80013bc:	2001      	movs	r0, #1
 80013be:	f000 fe59 	bl	8002074 <HAL_Delay>
    transmissionResult |= lcd16x2_i2c_proxy_sendCommand(LCD_COMMAND_CLEAR);
 80013c2:	2001      	movs	r0, #1
 80013c4:	f7ff ff58 	bl	8001278 <lcd16x2_i2c_proxy_sendCommand>
 80013c8:	4602      	mov	r2, r0
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	60fb      	str	r3, [r7, #12]
    HAL_Delay(1);
 80013d0:	2001      	movs	r0, #1
 80013d2:	f000 fe4f 	bl	8002074 <HAL_Delay>
    transmissionResult |= lcd16x2_i2c_proxy_sendCommand(LCD_COMMAND_SET_ENTRY_MODE | LCD_ENTRY_MODE_ID_INCREMENT | LCD_ENTRY_MODE_NO_SHIFT);
 80013d6:	2006      	movs	r0, #6
 80013d8:	f7ff ff4e 	bl	8001278 <lcd16x2_i2c_proxy_sendCommand>
 80013dc:	4602      	mov	r2, r0
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	4313      	orrs	r3, r2
 80013e2:	60fb      	str	r3, [r7, #12]
    if (transmissionResult != HAL_OK)
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d002      	beq.n	80013f0 <lcd16x2_i2c_proxy_initialize+0x108>
    {
        return -1;
 80013ea:	f04f 33ff 	mov.w	r3, #4294967295
 80013ee:	e000      	b.n	80013f2 <lcd16x2_i2c_proxy_initialize+0x10a>
    }
    return 0;
 80013f0:	2300      	movs	r3, #0
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000204 	.word	0x20000204
 8001400:	20000208 	.word	0x20000208
 8001404:	20000209 	.word	0x20000209

08001408 <lcd16x2_i2c_proxy_turnDisplayOn>:
/*
 * @brief Turn on display in the last state before turning off
 * @return -1 if i2c transmission fails, 0 if succeeds
 */
int32_t lcd16x2_i2c_proxy_turnDisplayOn()
{
 8001408:	b580      	push	{r7, lr}
 800140a:	af00      	add	r7, sp, #0
    return lcd16x2_i2c_proxy_sendCommand(LCD_COMMAND_ON_OFF_CONTROL |
                                         LCD_ON_OFF_CONTROL_DISPLAY_ON |
                                         (lcd16x2_i2c_proxy_cursorOn ? LCD_ON_OFF_CONTROL_CURSOR_ON : LCD_ON_OFF_CONTROL_CURSOR_OFF) |
 800140c:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <lcd16x2_i2c_proxy_turnDisplayOn+0x2c>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <lcd16x2_i2c_proxy_turnDisplayOn+0x10>
 8001414:	220e      	movs	r2, #14
 8001416:	e000      	b.n	800141a <lcd16x2_i2c_proxy_turnDisplayOn+0x12>
 8001418:	220c      	movs	r2, #12
                                         (lcd16x2_i2c_proxy_blinking ? LCD_ON_OFF_CONTROL_BLINK_CURSOR_ON : LCD_ON_OFF_CONTROL_BLINK_CURSOR_OFF));
 800141a:	4b07      	ldr	r3, [pc, #28]	@ (8001438 <lcd16x2_i2c_proxy_turnDisplayOn+0x30>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b25b      	sxtb	r3, r3
                                         (lcd16x2_i2c_proxy_cursorOn ? LCD_ON_OFF_CONTROL_CURSOR_ON : LCD_ON_OFF_CONTROL_CURSOR_OFF) |
 8001420:	4313      	orrs	r3, r2
 8001422:	b25b      	sxtb	r3, r3
    return lcd16x2_i2c_proxy_sendCommand(LCD_COMMAND_ON_OFF_CONTROL |
 8001424:	b2db      	uxtb	r3, r3
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff ff26 	bl	8001278 <lcd16x2_i2c_proxy_sendCommand>
 800142c:	4603      	mov	r3, r0
}
 800142e:	4618      	mov	r0, r3
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	20000208 	.word	0x20000208
 8001438:	20000209 	.word	0x20000209

0800143c <HAL_SPDIFRX_RxCpltCallback>:
//		accumulated_squares += square;
//		square = 0;
//	}*/
//	return;
//}
void HAL_SPDIFRX_RxCpltCallback(SPDIFRX_HandleTypeDef *hspdif) { //callback volle SPDIF buffer
 800143c:	b580      	push	{r7, lr}
 800143e:	b08a      	sub	sp, #40	@ 0x28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
	uint32_t oldBuff = bufferIndex; //net gelezen buffernummer opslaan
 8001444:	4b47      	ldr	r3, [pc, #284]	@ (8001564 <HAL_SPDIFRX_RxCpltCallback+0x128>)
 8001446:	781b      	ldrb	r3, [r3, #0]
 8001448:	61fb      	str	r3, [r7, #28]
	bufferIndex = 1 - bufferIndex; //wordt 1 als 0 is en vice versa
 800144a:	4b46      	ldr	r3, [pc, #280]	@ (8001564 <HAL_SPDIFRX_RxCpltCallback+0x128>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	f1c3 0301 	rsb	r3, r3, #1
 8001452:	b2da      	uxtb	r2, r3
 8001454:	4b43      	ldr	r3, [pc, #268]	@ (8001564 <HAL_SPDIFRX_RxCpltCallback+0x128>)
 8001456:	701a      	strb	r2, [r3, #0]
	uint32_t buffsize = PROC_BLOCK_SZ * BLK_AMOUNT;
 8001458:	f243 33ae 	movw	r3, #13230	@ 0x33ae
 800145c:	61bb      	str	r3, [r7, #24]
	float currentSample = 0;
 800145e:	f04f 0300 	mov.w	r3, #0
 8001462:	617b      	str	r3, [r7, #20]
	float square;
	HAL_SPDIFRX_ReceiveDataFlow_IT(hspdif, (uint32_t*) &buffer[bufferIndex][0],
 8001464:	4b3f      	ldr	r3, [pc, #252]	@ (8001564 <HAL_SPDIFRX_RxCpltCallback+0x128>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	461a      	mov	r2, r3
 800146a:	f64c 63b8 	movw	r3, #52920	@ 0xceb8
 800146e:	fb02 f303 	mul.w	r3, r2, r3
 8001472:	4a3d      	ldr	r2, [pc, #244]	@ (8001568 <HAL_SPDIFRX_RxCpltCallback+0x12c>)
 8001474:	4413      	add	r3, r2
 8001476:	f243 32ae 	movw	r2, #13230	@ 0x33ae
 800147a:	4619      	mov	r1, r3
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f003 faaf 	bl	80049e0 <HAL_SPDIFRX_ReceiveDataFlow_IT>
	PROC_BLOCK_SZ); //verder data lezen naar andere buffer
	for (int j = 0; j < PROC_BLOCK_SZ; ++j) {
 8001482:	2300      	movs	r3, #0
 8001484:	623b      	str	r3, [r7, #32]
 8001486:	e01e      	b.n	80014c6 <HAL_SPDIFRX_RxCpltCallback+0x8a>
		currentSample = (int16_t)(buffer[oldBuff][j] >>16);
 8001488:	4937      	ldr	r1, [pc, #220]	@ (8001568 <HAL_SPDIFRX_RxCpltCallback+0x12c>)
 800148a:	69fb      	ldr	r3, [r7, #28]
 800148c:	f243 32ae 	movw	r2, #13230	@ 0x33ae
 8001490:	fb03 f202 	mul.w	r2, r3, r2
 8001494:	6a3b      	ldr	r3, [r7, #32]
 8001496:	4413      	add	r3, r2
 8001498:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800149c:	141b      	asrs	r3, r3, #16
 800149e:	b21b      	sxth	r3, r3
 80014a0:	ee07 3a90 	vmov	s15, r3
 80014a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a8:	edc7 7a05 	vstr	s15, [r7, #20]
		square += currentSample * currentSample;
 80014ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80014b0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014b4:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014bc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	for (int j = 0; j < PROC_BLOCK_SZ; ++j) {
 80014c0:	6a3b      	ldr	r3, [r7, #32]
 80014c2:	3301      	adds	r3, #1
 80014c4:	623b      	str	r3, [r7, #32]
 80014c6:	6a3b      	ldr	r3, [r7, #32]
 80014c8:	f243 32ad 	movw	r2, #13229	@ 0x33ad
 80014cc:	4293      	cmp	r3, r2
 80014ce:	dddb      	ble.n	8001488 <HAL_SPDIFRX_RxCpltCallback+0x4c>

	}
	float RMS = sqrt(((float) square) / ((float) (buffsize))); //SQRT van de mean van de som vd squares => RMS
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	ee07 3a90 	vmov	s15, r3
 80014d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014da:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014de:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014e2:	ee16 0a90 	vmov	r0, s13
 80014e6:	f7ff f84f 	bl	8000588 <__aeabi_f2d>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	ec43 2b10 	vmov	d0, r2, r3
 80014f2:	f006 fd8f 	bl	8008014 <sqrt>
 80014f6:	ec53 2b10 	vmov	r2, r3, d0
 80014fa:	4610      	mov	r0, r2
 80014fc:	4619      	mov	r1, r3
 80014fe:	f7ff fb73 	bl	8000be8 <__aeabi_d2f>
 8001502:	4603      	mov	r3, r0
 8001504:	613b      	str	r3, [r7, #16]
	square = 0;
 8001506:	f04f 0300 	mov.w	r3, #0
 800150a:	627b      	str	r3, [r7, #36]	@ 0x24
	float dBRMS = 20 * log10(RMS / 32768); //omzetten naar decibels
 800150c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001510:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800156c <HAL_SPDIFRX_RxCpltCallback+0x130>
 8001514:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001518:	ee16 0a90 	vmov	r0, s13
 800151c:	f7ff f834 	bl	8000588 <__aeabi_f2d>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	ec43 2b10 	vmov	d0, r2, r3
 8001528:	f006 fd36 	bl	8007f98 <log10>
 800152c:	ec51 0b10 	vmov	r0, r1, d0
 8001530:	f04f 0200 	mov.w	r2, #0
 8001534:	4b0e      	ldr	r3, [pc, #56]	@ (8001570 <HAL_SPDIFRX_RxCpltCallback+0x134>)
 8001536:	f7ff f87f 	bl	8000638 <__aeabi_dmul>
 800153a:	4602      	mov	r2, r0
 800153c:	460b      	mov	r3, r1
 800153e:	4610      	mov	r0, r2
 8001540:	4619      	mov	r1, r3
 8001542:	f7ff fb51 	bl	8000be8 <__aeabi_d2f>
 8001546:	4603      	mov	r3, r0
 8001548:	60fb      	str	r3, [r7, #12]
	momentary = dBRMS;
 800154a:	4a0a      	ldr	r2, [pc, #40]	@ (8001574 <HAL_SPDIFRX_RxCpltCallback+0x138>)
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	6013      	str	r3, [r2, #0]
	bufferCtr++;
 8001550:	4b09      	ldr	r3, [pc, #36]	@ (8001578 <HAL_SPDIFRX_RxCpltCallback+0x13c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	3301      	adds	r3, #1
 8001556:	4a08      	ldr	r2, [pc, #32]	@ (8001578 <HAL_SPDIFRX_RxCpltCallback+0x13c>)
 8001558:	6013      	str	r3, [r2, #0]
	return;
 800155a:	bf00      	nop
}
 800155c:	3728      	adds	r7, #40	@ 0x28
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	2001a0c0 	.word	0x2001a0c0
 8001568:	20000350 	.word	0x20000350
 800156c:	47000000 	.word	0x47000000
 8001570:	40340000 	.word	0x40340000
 8001574:	2001a0c4 	.word	0x2001a0c4
 8001578:	2001a0d0 	.word	0x2001a0d0

0800157c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800157c:	b590      	push	{r4, r7, lr}
 800157e:	b091      	sub	sp, #68	@ 0x44
 8001580:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001582:	f000 fd05 	bl	8001f90 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001586:	f000 f8c1 	bl	800170c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800158a:	f000 f9d7 	bl	800193c <MX_GPIO_Init>
  MX_DMA_Init();
 800158e:	f000 f9b5 	bl	80018fc <MX_DMA_Init>
  MX_I2C3_Init();
 8001592:	f000 f927 	bl	80017e4 <MX_I2C3_Init>
  MX_USART6_UART_Init();
 8001596:	f000 f987 	bl	80018a8 <MX_USART6_UART_Init>
  MX_SPDIFRX_Init();
 800159a:	f000 f951 	bl	8001840 <MX_SPDIFRX_Init>
  /* USER CODE BEGIN 2 */

	char dB0_Blank[] = "Momentary:    ";
 800159e:	4b4b      	ldr	r3, [pc, #300]	@ (80016cc <main+0x150>)
 80015a0:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 80015a4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015a6:	c407      	stmia	r4!, {r0, r1, r2}
 80015a8:	8023      	strh	r3, [r4, #0]
 80015aa:	3402      	adds	r4, #2
 80015ac:	0c1b      	lsrs	r3, r3, #16
 80015ae:	7023      	strb	r3, [r4, #0]
	char dB1_Blank[] = "Short Term:   ";
 80015b0:	4b47      	ldr	r3, [pc, #284]	@ (80016d0 <main+0x154>)
 80015b2:	f107 0418 	add.w	r4, r7, #24
 80015b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015b8:	c407      	stmia	r4!, {r0, r1, r2}
 80015ba:	8023      	strh	r3, [r4, #0]
 80015bc:	3402      	adds	r4, #2
 80015be:	0c1b      	lsrs	r3, r3, #16
 80015c0:	7023      	strb	r3, [r4, #0]
	char dB2_Blank[] = "Integrated:   ";
 80015c2:	4b44      	ldr	r3, [pc, #272]	@ (80016d4 <main+0x158>)
 80015c4:	f107 0408 	add.w	r4, r7, #8
 80015c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015ca:	c407      	stmia	r4!, {r0, r1, r2}
 80015cc:	8023      	strh	r3, [r4, #0]
 80015ce:	3402      	adds	r4, #2
 80015d0:	0c1b      	lsrs	r3, r3, #16
 80015d2:	7023      	strb	r3, [r4, #0]
	char dB3_Blank[] = "Overs: ";
 80015d4:	4a40      	ldr	r2, [pc, #256]	@ (80016d8 <main+0x15c>)
 80015d6:	463b      	mov	r3, r7
 80015d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80015dc:	e883 0003 	stmia.w	r3, {r0, r1}

	lcd16x2_i2c_proxy_initialize(&hi2c3, 0, 0);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2100      	movs	r1, #0
 80015e4:	483d      	ldr	r0, [pc, #244]	@ (80016dc <main+0x160>)
 80015e6:	f7ff fe7f 	bl	80012e8 <lcd16x2_i2c_proxy_initialize>
	lcd16x2_i2c_proxy_turnDisplayOn();
 80015ea:	f7ff ff0d 	bl	8001408 <lcd16x2_i2c_proxy_turnDisplayOn>
	lcd_write(dB0_Blank, 0, 0);
 80015ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015f2:	2200      	movs	r2, #0
 80015f4:	2100      	movs	r1, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7ff fdbe 	bl	8001178 <lcd_write>
	lcd_write(dB1_Blank, 1, 0);
 80015fc:	f107 0318 	add.w	r3, r7, #24
 8001600:	2200      	movs	r2, #0
 8001602:	2101      	movs	r1, #1
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fdb7 	bl	8001178 <lcd_write>
	lcd_write(dB2_Blank, 2, 0);
 800160a:	f107 0308 	add.w	r3, r7, #8
 800160e:	2200      	movs	r2, #0
 8001610:	2102      	movs	r1, #2
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fdb0 	bl	8001178 <lcd_write>
	lcd_write(dB3_Blank, 3, 0);
 8001618:	463b      	mov	r3, r7
 800161a:	2200      	movs	r2, #0
 800161c:	2103      	movs	r1, #3
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fdaa 	bl	8001178 <lcd_write>

	HAL_SPDIFRX_ReceiveDataFlow_IT(&hspdif, (uint32_t*)&buffer[0][0], PROC_BLOCK_SZ);
 8001624:	f243 32ae 	movw	r2, #13230	@ 0x33ae
 8001628:	492d      	ldr	r1, [pc, #180]	@ (80016e0 <main+0x164>)
 800162a:	482e      	ldr	r0, [pc, #184]	@ (80016e4 <main+0x168>)
 800162c:	f003 f9d8 	bl	80049e0 <HAL_SPDIFRX_ReceiveDataFlow_IT>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		//calcul();
		//HAL_SPDIFRX_ReceiveDataFlow_IT(&hspdif, buffer[bufferIndex],1); //verder data lezen naar andere buffer
		snprintf(dB0, 20, "%s%3.1f", dB0_Blank, momentary);
 8001630:	4b2d      	ldr	r3, [pc, #180]	@ (80016e8 <main+0x16c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ffa7 	bl	8000588 <__aeabi_f2d>
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001642:	e9cd 2300 	strd	r2, r3, [sp]
 8001646:	460b      	mov	r3, r1
 8001648:	4a28      	ldr	r2, [pc, #160]	@ (80016ec <main+0x170>)
 800164a:	2114      	movs	r1, #20
 800164c:	4828      	ldr	r0, [pc, #160]	@ (80016f0 <main+0x174>)
 800164e:	f004 fb63 	bl	8005d18 <sniprintf>
		snprintf(dB1, 20, "%s%3.1f", dB1_Blank, maxMomentary);
 8001652:	4b28      	ldr	r3, [pc, #160]	@ (80016f4 <main+0x178>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe ff96 	bl	8000588 <__aeabi_f2d>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	f107 0118 	add.w	r1, r7, #24
 8001664:	e9cd 2300 	strd	r2, r3, [sp]
 8001668:	460b      	mov	r3, r1
 800166a:	4a20      	ldr	r2, [pc, #128]	@ (80016ec <main+0x170>)
 800166c:	2114      	movs	r1, #20
 800166e:	4822      	ldr	r0, [pc, #136]	@ (80016f8 <main+0x17c>)
 8001670:	f004 fb52 	bl	8005d18 <sniprintf>
		snprintf(dB2, 20, "%s%3.1f", dB2_Blank, integrated);
 8001674:	4b21      	ldr	r3, [pc, #132]	@ (80016fc <main+0x180>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f7fe ff85 	bl	8000588 <__aeabi_f2d>
 800167e:	4602      	mov	r2, r0
 8001680:	460b      	mov	r3, r1
 8001682:	f107 0108 	add.w	r1, r7, #8
 8001686:	e9cd 2300 	strd	r2, r3, [sp]
 800168a:	460b      	mov	r3, r1
 800168c:	4a17      	ldr	r2, [pc, #92]	@ (80016ec <main+0x170>)
 800168e:	2114      	movs	r1, #20
 8001690:	481b      	ldr	r0, [pc, #108]	@ (8001700 <main+0x184>)
 8001692:	f004 fb41 	bl	8005d18 <sniprintf>
		snprintf(dB3, 20, "%s%d", dB3_Blank, (int16_t)((buffer[0][0])>>16));
 8001696:	4b12      	ldr	r3, [pc, #72]	@ (80016e0 <main+0x164>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	141b      	asrs	r3, r3, #16
 800169c:	b21b      	sxth	r3, r3
 800169e:	461a      	mov	r2, r3
 80016a0:	463b      	mov	r3, r7
 80016a2:	9200      	str	r2, [sp, #0]
 80016a4:	4a17      	ldr	r2, [pc, #92]	@ (8001704 <main+0x188>)
 80016a6:	2114      	movs	r1, #20
 80016a8:	4817      	ldr	r0, [pc, #92]	@ (8001708 <main+0x18c>)
 80016aa:	f004 fb35 	bl	8005d18 <sniprintf>
		lcd_write(dB0, 0, 0);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2100      	movs	r1, #0
 80016b2:	480f      	ldr	r0, [pc, #60]	@ (80016f0 <main+0x174>)
 80016b4:	f7ff fd60 	bl	8001178 <lcd_write>
		//lcd_write(dB1, 1, 0);
		//lcd_write(dB2, 2, 0);
		lcd_write(dB3, 3, 0);
 80016b8:	2200      	movs	r2, #0
 80016ba:	2103      	movs	r1, #3
 80016bc:	4812      	ldr	r0, [pc, #72]	@ (8001708 <main+0x18c>)
 80016be:	f7ff fd5b 	bl	8001178 <lcd_write>
		HAL_Delay(200);
 80016c2:	20c8      	movs	r0, #200	@ 0xc8
 80016c4:	f000 fcd6 	bl	8002074 <HAL_Delay>
		snprintf(dB0, 20, "%s%3.1f", dB0_Blank, momentary);
 80016c8:	bf00      	nop
 80016ca:	e7b1      	b.n	8001630 <main+0xb4>
 80016cc:	080086f8 	.word	0x080086f8
 80016d0:	08008708 	.word	0x08008708
 80016d4:	08008718 	.word	0x08008718
 80016d8:	08008728 	.word	0x08008728
 80016dc:	2000020c 	.word	0x2000020c
 80016e0:	20000350 	.word	0x20000350
 80016e4:	20000260 	.word	0x20000260
 80016e8:	2001a0c4 	.word	0x2001a0c4
 80016ec:	080086e8 	.word	0x080086e8
 80016f0:	2001a0d4 	.word	0x2001a0d4
 80016f4:	2001a0c8 	.word	0x2001a0c8
 80016f8:	2001a0f4 	.word	0x2001a0f4
 80016fc:	2001a0cc 	.word	0x2001a0cc
 8001700:	2001a114 	.word	0x2001a114
 8001704:	080086f0 	.word	0x080086f0
 8001708:	2001a134 	.word	0x2001a134

0800170c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b094      	sub	sp, #80	@ 0x50
 8001710:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001712:	f107 031c 	add.w	r3, r7, #28
 8001716:	2234      	movs	r2, #52	@ 0x34
 8001718:	2100      	movs	r1, #0
 800171a:	4618      	mov	r0, r3
 800171c:	f004 fb73 	bl	8005e06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001720:	f107 0308 	add.w	r3, r7, #8
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001730:	2300      	movs	r3, #0
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	4b29      	ldr	r3, [pc, #164]	@ (80017dc <SystemClock_Config+0xd0>)
 8001736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001738:	4a28      	ldr	r2, [pc, #160]	@ (80017dc <SystemClock_Config+0xd0>)
 800173a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800173e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001740:	4b26      	ldr	r3, [pc, #152]	@ (80017dc <SystemClock_Config+0xd0>)
 8001742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001748:	607b      	str	r3, [r7, #4]
 800174a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800174c:	2300      	movs	r3, #0
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	4b23      	ldr	r3, [pc, #140]	@ (80017e0 <SystemClock_Config+0xd4>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a22      	ldr	r2, [pc, #136]	@ (80017e0 <SystemClock_Config+0xd4>)
 8001756:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800175a:	6013      	str	r3, [r2, #0]
 800175c:	4b20      	ldr	r3, [pc, #128]	@ (80017e0 <SystemClock_Config+0xd4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001764:	603b      	str	r3, [r7, #0]
 8001766:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001768:	2301      	movs	r3, #1
 800176a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800176c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001770:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001772:	2302      	movs	r3, #2
 8001774:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001776:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800177a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 800177c:	2304      	movs	r3, #4
 800177e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001780:	2390      	movs	r3, #144	@ 0x90
 8001782:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001784:	2302      	movs	r3, #2
 8001786:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 6;
 8001788:	2306      	movs	r3, #6
 800178a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800178c:	2302      	movs	r3, #2
 800178e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001790:	f107 031c 	add.w	r3, r7, #28
 8001794:	4618      	mov	r0, r3
 8001796:	f002 fe29 	bl	80043ec <HAL_RCC_OscConfig>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80017a0:	f000 f93a 	bl	8001a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017a4:	230f      	movs	r3, #15
 80017a6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 80017a8:	2303      	movs	r3, #3
 80017aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017ac:	2300      	movs	r3, #0
 80017ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80017b0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80017b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80017b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017ba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017bc:	f107 0308 	add.w	r3, r7, #8
 80017c0:	2104      	movs	r1, #4
 80017c2:	4618      	mov	r0, r3
 80017c4:	f001 ff9e 	bl	8003704 <HAL_RCC_ClockConfig>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80017ce:	f000 f923 	bl	8001a18 <Error_Handler>
  }
}
 80017d2:	bf00      	nop
 80017d4:	3750      	adds	r7, #80	@ 0x50
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	40023800 	.word	0x40023800
 80017e0:	40007000 	.word	0x40007000

080017e4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80017e8:	4b12      	ldr	r3, [pc, #72]	@ (8001834 <MX_I2C3_Init+0x50>)
 80017ea:	4a13      	ldr	r2, [pc, #76]	@ (8001838 <MX_I2C3_Init+0x54>)
 80017ec:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80017ee:	4b11      	ldr	r3, [pc, #68]	@ (8001834 <MX_I2C3_Init+0x50>)
 80017f0:	4a12      	ldr	r2, [pc, #72]	@ (800183c <MX_I2C3_Init+0x58>)
 80017f2:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001834 <MX_I2C3_Init+0x50>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001834 <MX_I2C3_Init+0x50>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001800:	4b0c      	ldr	r3, [pc, #48]	@ (8001834 <MX_I2C3_Init+0x50>)
 8001802:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001806:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001808:	4b0a      	ldr	r3, [pc, #40]	@ (8001834 <MX_I2C3_Init+0x50>)
 800180a:	2200      	movs	r2, #0
 800180c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800180e:	4b09      	ldr	r3, [pc, #36]	@ (8001834 <MX_I2C3_Init+0x50>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001814:	4b07      	ldr	r3, [pc, #28]	@ (8001834 <MX_I2C3_Init+0x50>)
 8001816:	2200      	movs	r2, #0
 8001818:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800181a:	4b06      	ldr	r3, [pc, #24]	@ (8001834 <MX_I2C3_Init+0x50>)
 800181c:	2200      	movs	r2, #0
 800181e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001820:	4804      	ldr	r0, [pc, #16]	@ (8001834 <MX_I2C3_Init+0x50>)
 8001822:	f001 f9f5 	bl	8002c10 <HAL_I2C_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800182c:	f000 f8f4 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	2000020c 	.word	0x2000020c
 8001838:	40005c00 	.word	0x40005c00
 800183c:	000186a0 	.word	0x000186a0

08001840 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8001844:	4b17      	ldr	r3, [pc, #92]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 8001846:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800184a:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN2;
 800184c:	4b15      	ldr	r3, [pc, #84]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 800184e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001852:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_15;
 8001854:	4b13      	ldr	r3, [pc, #76]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 8001856:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800185a:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 800185c:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 800185e:	2200      	movs	r2, #0
 8001860:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8001862:	4b10      	ldr	r3, [pc, #64]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 8001864:	2200      	movs	r2, #0
 8001866:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_MSB;
 8001868:	4b0e      	ldr	r3, [pc, #56]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 800186a:	2210      	movs	r2, #16
 800186c:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 800186e:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 8001870:	2200      	movs	r2, #0
 8001872:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_ON;
 8001874:	4b0b      	ldr	r3, [pc, #44]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 8001876:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800187a:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_ON;
 800187c:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 800187e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001882:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_ON;
 8001884:	4b07      	ldr	r3, [pc, #28]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 8001886:	2280      	movs	r2, #128	@ 0x80
 8001888:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_ON;
 800188a:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 800188c:	2240      	movs	r2, #64	@ 0x40
 800188e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8001890:	4804      	ldr	r0, [pc, #16]	@ (80018a4 <MX_SPDIFRX_Init+0x64>)
 8001892:	f003 f849 	bl	8004928 <HAL_SPDIFRX_Init>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d001      	beq.n	80018a0 <MX_SPDIFRX_Init+0x60>
  {
    Error_Handler();
 800189c:	f000 f8bc 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 80018a0:	bf00      	nop
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000260 	.word	0x20000260

080018a8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80018ac:	4b11      	ldr	r3, [pc, #68]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018ae:	4a12      	ldr	r2, [pc, #72]	@ (80018f8 <MX_USART6_UART_Init+0x50>)
 80018b0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80018b2:	4b10      	ldr	r3, [pc, #64]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80018b8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80018ba:	4b0e      	ldr	r3, [pc, #56]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80018c0:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80018c6:	4b0b      	ldr	r3, [pc, #44]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80018cc:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018ce:	220c      	movs	r2, #12
 80018d0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d8:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018da:	2200      	movs	r2, #0
 80018dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80018de:	4805      	ldr	r0, [pc, #20]	@ (80018f4 <MX_USART6_UART_Init+0x4c>)
 80018e0:	f003 fa3f 	bl	8004d62 <HAL_UART_Init>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d001      	beq.n	80018ee <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80018ea:	f000 f895 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80018ee:	bf00      	nop
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	2000030c 	.word	0x2000030c
 80018f8:	40011400 	.word	0x40011400

080018fc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <MX_DMA_Init+0x3c>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a0b      	ldr	r2, [pc, #44]	@ (8001938 <MX_DMA_Init+0x3c>)
 800190c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <MX_DMA_Init+0x3c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800191e:	2200      	movs	r2, #0
 8001920:	2100      	movs	r1, #0
 8001922:	200c      	movs	r0, #12
 8001924:	f000 fca5 	bl	8002272 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001928:	200c      	movs	r0, #12
 800192a:	f000 fcbe 	bl	80022aa <HAL_NVIC_EnableIRQ>

}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	40023800 	.word	0x40023800

0800193c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08a      	sub	sp, #40	@ 0x28
 8001940:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	2200      	movs	r2, #0
 8001948:	601a      	str	r2, [r3, #0]
 800194a:	605a      	str	r2, [r3, #4]
 800194c:	609a      	str	r2, [r3, #8]
 800194e:	60da      	str	r2, [r3, #12]
 8001950:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	4b2d      	ldr	r3, [pc, #180]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800195a:	4a2c      	ldr	r2, [pc, #176]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 800195c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001960:	6313      	str	r3, [r2, #48]	@ 0x30
 8001962:	4b2a      	ldr	r3, [pc, #168]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001966:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b26      	ldr	r3, [pc, #152]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001976:	4a25      	ldr	r2, [pc, #148]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 8001978:	f043 0304 	orr.w	r3, r3, #4
 800197c:	6313      	str	r3, [r2, #48]	@ 0x30
 800197e:	4b23      	ldr	r3, [pc, #140]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001982:	f003 0304 	and.w	r3, r3, #4
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	4b1f      	ldr	r3, [pc, #124]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001992:	4a1e      	ldr	r2, [pc, #120]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	6313      	str	r3, [r2, #48]	@ 0x30
 800199a:	4b1c      	ldr	r3, [pc, #112]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	4b18      	ldr	r3, [pc, #96]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ae:	4a17      	ldr	r2, [pc, #92]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80019b6:	4b15      	ldr	r3, [pc, #84]	@ (8001a0c <MX_GPIO_Init+0xd0>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_G_Pin|LED_Y_Pin|LED_R_Pin, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80019c8:	4811      	ldr	r0, [pc, #68]	@ (8001a10 <MX_GPIO_Init+0xd4>)
 80019ca:	f001 f907 	bl	8002bdc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Btn_Pin */
  GPIO_InitStruct.Pin = Btn_Pin;
 80019ce:	2301      	movs	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d2:	2300      	movs	r3, #0
 80019d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Btn_GPIO_Port, &GPIO_InitStruct);
 80019da:	f107 0314 	add.w	r3, r7, #20
 80019de:	4619      	mov	r1, r3
 80019e0:	480c      	ldr	r0, [pc, #48]	@ (8001a14 <MX_GPIO_Init+0xd8>)
 80019e2:	f000 ff67 	bl	80028b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_G_Pin LED_Y_Pin LED_R_Pin */
  GPIO_InitStruct.Pin = LED_G_Pin|LED_Y_Pin|LED_R_Pin;
 80019e6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80019ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ec:	2301      	movs	r3, #1
 80019ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f4:	2300      	movs	r3, #0
 80019f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	4619      	mov	r1, r3
 80019fe:	4804      	ldr	r0, [pc, #16]	@ (8001a10 <MX_GPIO_Init+0xd4>)
 8001a00:	f000 ff58 	bl	80028b4 <HAL_GPIO_Init>

}
 8001a04:	bf00      	nop
 8001a06:	3728      	adds	r7, #40	@ 0x28
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40020400 	.word	0x40020400
 8001a14:	40020800 	.word	0x40020800

08001a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a1c:	b672      	cpsid	i
}
 8001a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001a20:	bf00      	nop
 8001a22:	e7fd      	b.n	8001a20 <Error_Handler+0x8>

08001a24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b083      	sub	sp, #12
 8001a28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	607b      	str	r3, [r7, #4]
 8001a2e:	4b10      	ldr	r3, [pc, #64]	@ (8001a70 <HAL_MspInit+0x4c>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a32:	4a0f      	ldr	r2, [pc, #60]	@ (8001a70 <HAL_MspInit+0x4c>)
 8001a34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a38:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001a70 <HAL_MspInit+0x4c>)
 8001a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a42:	607b      	str	r3, [r7, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	603b      	str	r3, [r7, #0]
 8001a4a:	4b09      	ldr	r3, [pc, #36]	@ (8001a70 <HAL_MspInit+0x4c>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a4e:	4a08      	ldr	r2, [pc, #32]	@ (8001a70 <HAL_MspInit+0x4c>)
 8001a50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a56:	4b06      	ldr	r3, [pc, #24]	@ (8001a70 <HAL_MspInit+0x4c>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a5e:	603b      	str	r3, [r7, #0]
 8001a60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a62:	bf00      	nop
 8001a64:	370c      	adds	r7, #12
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	40023800 	.word	0x40023800

08001a74 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	@ 0x28
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7c:	f107 0314 	add.w	r3, r7, #20
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a29      	ldr	r2, [pc, #164]	@ (8001b38 <HAL_I2C_MspInit+0xc4>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d14b      	bne.n	8001b2e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a96:	2300      	movs	r3, #0
 8001a98:	613b      	str	r3, [r7, #16]
 8001a9a:	4b28      	ldr	r3, [pc, #160]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	4a27      	ldr	r2, [pc, #156]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001aa0:	f043 0304 	orr.w	r3, r3, #4
 8001aa4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa6:	4b25      	ldr	r3, [pc, #148]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	f003 0304 	and.w	r3, r3, #4
 8001aae:	613b      	str	r3, [r7, #16]
 8001ab0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	4b21      	ldr	r3, [pc, #132]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	4a20      	ldr	r2, [pc, #128]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001ace:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001ad2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ad4:	2312      	movs	r3, #18
 8001ad6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001adc:	2303      	movs	r3, #3
 8001ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001ae0:	2304      	movs	r3, #4
 8001ae2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4815      	ldr	r0, [pc, #84]	@ (8001b40 <HAL_I2C_MspInit+0xcc>)
 8001aec:	f000 fee2 	bl	80028b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001af0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001af4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001af6:	2312      	movs	r3, #18
 8001af8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afa:	2300      	movs	r3, #0
 8001afc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001afe:	2303      	movs	r3, #3
 8001b00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001b02:	2304      	movs	r3, #4
 8001b04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b06:	f107 0314 	add.w	r3, r7, #20
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	480d      	ldr	r0, [pc, #52]	@ (8001b44 <HAL_I2C_MspInit+0xd0>)
 8001b0e:	f000 fed1 	bl	80028b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60bb      	str	r3, [r7, #8]
 8001b16:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b1a:	4a08      	ldr	r2, [pc, #32]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001b1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b22:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <HAL_I2C_MspInit+0xc8>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001b2e:	bf00      	nop
 8001b30:	3728      	adds	r7, #40	@ 0x28
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40005c00 	.word	0x40005c00
 8001b3c:	40023800 	.word	0x40023800
 8001b40:	40020800 	.word	0x40020800
 8001b44:	40020000 	.word	0x40020000

08001b48 <HAL_SPDIFRX_MspInit>:
* This function configures the hardware resources used in this example
* @param hspdifrx: SPDIFRX handle pointer
* @retval None
*/
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b0a0      	sub	sp, #128	@ 0x80
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b50:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001b54:	2200      	movs	r2, #0
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	605a      	str	r2, [r3, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
 8001b5c:	60da      	str	r2, [r3, #12]
 8001b5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b60:	f107 0310 	add.w	r3, r7, #16
 8001b64:	225c      	movs	r2, #92	@ 0x5c
 8001b66:	2100      	movs	r1, #0
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f004 f94c 	bl	8005e06 <memset>
  if(hspdifrx->Instance==SPDIFRX)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8001b76:	d171      	bne.n	8001c5c <HAL_SPDIFRX_MspInit+0x114>

  /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8001b78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b7c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.SpdifClockSelection = RCC_SPDIFRXCLKSOURCE_PLLR;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b82:	f107 0310 	add.w	r3, r7, #16
 8001b86:	4618      	mov	r0, r3
 8001b88:	f001 fed6 	bl	8003938 <HAL_RCCEx_PeriphCLKConfig>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_SPDIFRX_MspInit+0x4e>
    {
      Error_Handler();
 8001b92:	f7ff ff41 	bl	8001a18 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	4b32      	ldr	r3, [pc, #200]	@ (8001c64 <HAL_SPDIFRX_MspInit+0x11c>)
 8001b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b9e:	4a31      	ldr	r2, [pc, #196]	@ (8001c64 <HAL_SPDIFRX_MspInit+0x11c>)
 8001ba0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ba4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba6:	4b2f      	ldr	r3, [pc, #188]	@ (8001c64 <HAL_SPDIFRX_MspInit+0x11c>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001baa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bae:	60fb      	str	r3, [r7, #12]
 8001bb0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	4b2b      	ldr	r3, [pc, #172]	@ (8001c64 <HAL_SPDIFRX_MspInit+0x11c>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bba:	4a2a      	ldr	r2, [pc, #168]	@ (8001c64 <HAL_SPDIFRX_MspInit+0x11c>)
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bc2:	4b28      	ldr	r3, [pc, #160]	@ (8001c64 <HAL_SPDIFRX_MspInit+0x11c>)
 8001bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PC4     ------> SPDIFRX_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001bce:	2310      	movs	r3, #16
 8001bd0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001bde:	2308      	movs	r3, #8
 8001be0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001be6:	4619      	mov	r1, r3
 8001be8:	481f      	ldr	r0, [pc, #124]	@ (8001c68 <HAL_SPDIFRX_MspInit+0x120>)
 8001bea:	f000 fe63 	bl	80028b4 <HAL_GPIO_Init>

    /* SPDIFRX DMA Init */
    /* SPDIF_RX_DT Init */
    hdma_spdif_rx_dt.Instance = DMA1_Stream1;
 8001bee:	4b1f      	ldr	r3, [pc, #124]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001bf0:	4a1f      	ldr	r2, [pc, #124]	@ (8001c70 <HAL_SPDIFRX_MspInit+0x128>)
 8001bf2:	601a      	str	r2, [r3, #0]
    hdma_spdif_rx_dt.Init.Channel = DMA_CHANNEL_0;
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	605a      	str	r2, [r3, #4]
    hdma_spdif_rx_dt.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
    hdma_spdif_rx_dt.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c00:	4b1a      	ldr	r3, [pc, #104]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	60da      	str	r2, [r3, #12]
    hdma_spdif_rx_dt.Init.MemInc = DMA_MINC_ENABLE;
 8001c06:	4b19      	ldr	r3, [pc, #100]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c0c:	611a      	str	r2, [r3, #16]
    hdma_spdif_rx_dt.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c0e:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c10:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001c14:	615a      	str	r2, [r3, #20]
    hdma_spdif_rx_dt.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c18:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001c1c:	619a      	str	r2, [r3, #24]
    hdma_spdif_rx_dt.Init.Mode = DMA_NORMAL;
 8001c1e:	4b13      	ldr	r3, [pc, #76]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	61da      	str	r2, [r3, #28]
    hdma_spdif_rx_dt.Init.Priority = DMA_PRIORITY_LOW;
 8001c24:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	621a      	str	r2, [r3, #32]
    hdma_spdif_rx_dt.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c2a:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spdif_rx_dt) != HAL_OK)
 8001c30:	480e      	ldr	r0, [pc, #56]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c32:	f000 fb55 	bl	80022e0 <HAL_DMA_Init>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <HAL_SPDIFRX_MspInit+0xf8>
    {
      Error_Handler();
 8001c3c:	f7ff feec 	bl	8001a18 <Error_Handler>
    }

    __HAL_LINKDMA(hspdifrx,hdmaDrRx,hdma_spdif_rx_dt);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4a0a      	ldr	r2, [pc, #40]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c44:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c46:	4a09      	ldr	r2, [pc, #36]	@ (8001c6c <HAL_SPDIFRX_MspInit+0x124>)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPDIFRX interrupt Init */
    HAL_NVIC_SetPriority(SPDIF_RX_IRQn, 0, 0);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	2100      	movs	r1, #0
 8001c50:	205e      	movs	r0, #94	@ 0x5e
 8001c52:	f000 fb0e 	bl	8002272 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPDIF_RX_IRQn);
 8001c56:	205e      	movs	r0, #94	@ 0x5e
 8001c58:	f000 fb27 	bl	80022aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPDIFRX_MspInit 1 */

  /* USER CODE END SPDIFRX_MspInit 1 */
  }

}
 8001c5c:	bf00      	nop
 8001c5e:	3780      	adds	r7, #128	@ 0x80
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	40023800 	.word	0x40023800
 8001c68:	40020800 	.word	0x40020800
 8001c6c:	200002ac 	.word	0x200002ac
 8001c70:	40026028 	.word	0x40026028

08001c74 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b08a      	sub	sp, #40	@ 0x28
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c7c:	f107 0314 	add.w	r3, r7, #20
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	4a19      	ldr	r2, [pc, #100]	@ (8001cf8 <HAL_UART_MspInit+0x84>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d12b      	bne.n	8001cee <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	613b      	str	r3, [r7, #16]
 8001c9a:	4b18      	ldr	r3, [pc, #96]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c9e:	4a17      	ldr	r2, [pc, #92]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001ca0:	f043 0320 	orr.w	r3, r3, #32
 8001ca4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ca6:	4b15      	ldr	r3, [pc, #84]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001caa:	f003 0320 	and.w	r3, r3, #32
 8001cae:	613b      	str	r3, [r7, #16]
 8001cb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	4b11      	ldr	r3, [pc, #68]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cba:	4a10      	ldr	r2, [pc, #64]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001cbc:	f043 0304 	orr.w	r3, r3, #4
 8001cc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cfc <HAL_UART_MspInit+0x88>)
 8001cc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc6:	f003 0304 	and.w	r3, r3, #4
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cce:	23c0      	movs	r3, #192	@ 0xc0
 8001cd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd2:	2302      	movs	r3, #2
 8001cd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001cde:	2308      	movs	r3, #8
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ce2:	f107 0314 	add.w	r3, r7, #20
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4805      	ldr	r0, [pc, #20]	@ (8001d00 <HAL_UART_MspInit+0x8c>)
 8001cea:	f000 fde3 	bl	80028b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001cee:	bf00      	nop
 8001cf0:	3728      	adds	r7, #40	@ 0x28
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	40011400 	.word	0x40011400
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	40020800 	.word	0x40020800

08001d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <NMI_Handler+0x4>

08001d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <HardFault_Handler+0x4>

08001d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <MemManage_Handler+0x4>

08001d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <BusFault_Handler+0x4>

08001d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <UsageFault_Handler+0x4>

08001d2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d3e:	bf00      	nop
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr

08001d48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d5a:	f000 f96b 	bl	8002034 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
	...

08001d64 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spdif_rx_dt);
 8001d68:	4802      	ldr	r0, [pc, #8]	@ (8001d74 <DMA1_Stream1_IRQHandler+0x10>)
 8001d6a:	f000 fb67 	bl	800243c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	200002ac 	.word	0x200002ac

08001d78 <SPDIF_RX_IRQHandler>:

/**
  * @brief This function handles SPDIF-RX global interrupt.
  */
void SPDIF_RX_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPDIF_RX_IRQn 0 */

  /* USER CODE END SPDIF_RX_IRQn 0 */
  HAL_SPDIFRX_IRQHandler(&hspdif);
 8001d7c:	4802      	ldr	r0, [pc, #8]	@ (8001d88 <SPDIF_RX_IRQHandler+0x10>)
 8001d7e:	f002 ff13 	bl	8004ba8 <HAL_SPDIFRX_IRQHandler>
  /* USER CODE BEGIN SPDIF_RX_IRQn 1 */

  /* USER CODE END SPDIF_RX_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	20000260 	.word	0x20000260

08001d8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  return 1;
 8001d90:	2301      	movs	r3, #1
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <_kill>:

int _kill(int pid, int sig)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001da6:	f004 f881 	bl	8005eac <__errno>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2216      	movs	r2, #22
 8001dae:	601a      	str	r2, [r3, #0]
  return -1;
 8001db0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3708      	adds	r7, #8
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <_exit>:

void _exit (int status)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f7ff ffe7 	bl	8001d9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8001dce:	bf00      	nop
 8001dd0:	e7fd      	b.n	8001dce <_exit+0x12>

08001dd2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b086      	sub	sp, #24
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	60f8      	str	r0, [r7, #12]
 8001dda:	60b9      	str	r1, [r7, #8]
 8001ddc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]
 8001de2:	e00a      	b.n	8001dfa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001de4:	f3af 8000 	nop.w
 8001de8:	4601      	mov	r1, r0
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	60ba      	str	r2, [r7, #8]
 8001df0:	b2ca      	uxtb	r2, r1
 8001df2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	3301      	adds	r3, #1
 8001df8:	617b      	str	r3, [r7, #20]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	429a      	cmp	r2, r3
 8001e00:	dbf0      	blt.n	8001de4 <_read+0x12>
  }

  return len;
 8001e02:	687b      	ldr	r3, [r7, #4]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3718      	adds	r7, #24
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bd80      	pop	{r7, pc}

08001e0c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e18:	2300      	movs	r3, #0
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	e009      	b.n	8001e32 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e1e:	68bb      	ldr	r3, [r7, #8]
 8001e20:	1c5a      	adds	r2, r3, #1
 8001e22:	60ba      	str	r2, [r7, #8]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	4618      	mov	r0, r3
 8001e28:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	3301      	adds	r3, #1
 8001e30:	617b      	str	r3, [r7, #20]
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	dbf1      	blt.n	8001e1e <_write+0x12>
  }
  return len;
 8001e3a:	687b      	ldr	r3, [r7, #4]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <_close>:

int _close(int file)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e50:	4618      	mov	r0, r3
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e6c:	605a      	str	r2, [r3, #4]
  return 0;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <_isatty>:

int _isatty(int file)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e84:	2301      	movs	r3, #1
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr

08001e92 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e92:	b480      	push	{r7}
 8001e94:	b085      	sub	sp, #20
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	60f8      	str	r0, [r7, #12]
 8001e9a:	60b9      	str	r1, [r7, #8]
 8001e9c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e9e:	2300      	movs	r3, #0
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001eb4:	4a14      	ldr	r2, [pc, #80]	@ (8001f08 <_sbrk+0x5c>)
 8001eb6:	4b15      	ldr	r3, [pc, #84]	@ (8001f0c <_sbrk+0x60>)
 8001eb8:	1ad3      	subs	r3, r2, r3
 8001eba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ec0:	4b13      	ldr	r3, [pc, #76]	@ (8001f10 <_sbrk+0x64>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d102      	bne.n	8001ece <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ec8:	4b11      	ldr	r3, [pc, #68]	@ (8001f10 <_sbrk+0x64>)
 8001eca:	4a12      	ldr	r2, [pc, #72]	@ (8001f14 <_sbrk+0x68>)
 8001ecc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ece:	4b10      	ldr	r3, [pc, #64]	@ (8001f10 <_sbrk+0x64>)
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	693a      	ldr	r2, [r7, #16]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d207      	bcs.n	8001eec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001edc:	f003 ffe6 	bl	8005eac <__errno>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	220c      	movs	r2, #12
 8001ee4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eea:	e009      	b.n	8001f00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eec:	4b08      	ldr	r3, [pc, #32]	@ (8001f10 <_sbrk+0x64>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ef2:	4b07      	ldr	r3, [pc, #28]	@ (8001f10 <_sbrk+0x64>)
 8001ef4:	681a      	ldr	r2, [r3, #0]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4413      	add	r3, r2
 8001efa:	4a05      	ldr	r2, [pc, #20]	@ (8001f10 <_sbrk+0x64>)
 8001efc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001efe:	68fb      	ldr	r3, [r7, #12]
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3718      	adds	r7, #24
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20020000 	.word	0x20020000
 8001f0c:	00000400 	.word	0x00000400
 8001f10:	2001a154 	.word	0x2001a154
 8001f14:	2001a2a8 	.word	0x2001a2a8

08001f18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f1c:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <SystemInit+0x20>)
 8001f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f22:	4a05      	ldr	r2, [pc, #20]	@ (8001f38 <SystemInit+0x20>)
 8001f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f2c:	bf00      	nop
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	e000ed00 	.word	0xe000ed00

08001f3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f3c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f74 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f40:	480d      	ldr	r0, [pc, #52]	@ (8001f78 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f42:	490e      	ldr	r1, [pc, #56]	@ (8001f7c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f44:	4a0e      	ldr	r2, [pc, #56]	@ (8001f80 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f48:	e002      	b.n	8001f50 <LoopCopyDataInit>

08001f4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f4e:	3304      	adds	r3, #4

08001f50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f54:	d3f9      	bcc.n	8001f4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f56:	4a0b      	ldr	r2, [pc, #44]	@ (8001f84 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f58:	4c0b      	ldr	r4, [pc, #44]	@ (8001f88 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f5c:	e001      	b.n	8001f62 <LoopFillZerobss>

08001f5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f60:	3204      	adds	r2, #4

08001f62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f64:	d3fb      	bcc.n	8001f5e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f66:	f7ff ffd7 	bl	8001f18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f6a:	f003 ffa5 	bl	8005eb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f6e:	f7ff fb05 	bl	800157c <main>
  bx  lr    
 8001f72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f74:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f78:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f7c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001f80:	08008b20 	.word	0x08008b20
  ldr r2, =_sbss
 8001f84:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001f88:	2001a2a8 	.word	0x2001a2a8

08001f8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f8c:	e7fe      	b.n	8001f8c <ADC_IRQHandler>
	...

08001f90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f94:	4b0e      	ldr	r3, [pc, #56]	@ (8001fd0 <HAL_Init+0x40>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd0 <HAL_Init+0x40>)
 8001f9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8001fd0 <HAL_Init+0x40>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a0a      	ldr	r2, [pc, #40]	@ (8001fd0 <HAL_Init+0x40>)
 8001fa6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001faa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fac:	4b08      	ldr	r3, [pc, #32]	@ (8001fd0 <HAL_Init+0x40>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a07      	ldr	r2, [pc, #28]	@ (8001fd0 <HAL_Init+0x40>)
 8001fb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fb8:	2003      	movs	r0, #3
 8001fba:	f000 f94f 	bl	800225c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fbe:	200f      	movs	r0, #15
 8001fc0:	f000 f808 	bl	8001fd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fc4:	f7ff fd2e 	bl	8001a24 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40023c00 	.word	0x40023c00

08001fd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fdc:	4b12      	ldr	r3, [pc, #72]	@ (8002028 <HAL_InitTick+0x54>)
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	4b12      	ldr	r3, [pc, #72]	@ (800202c <HAL_InitTick+0x58>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001fea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f000 f967 	bl	80022c6 <HAL_SYSTICK_Config>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e00e      	b.n	8002020 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2b0f      	cmp	r3, #15
 8002006:	d80a      	bhi.n	800201e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002008:	2200      	movs	r2, #0
 800200a:	6879      	ldr	r1, [r7, #4]
 800200c:	f04f 30ff 	mov.w	r0, #4294967295
 8002010:	f000 f92f 	bl	8002272 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002014:	4a06      	ldr	r2, [pc, #24]	@ (8002030 <HAL_InitTick+0x5c>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800201a:	2300      	movs	r3, #0
 800201c:	e000      	b.n	8002020 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
}
 8002020:	4618      	mov	r0, r3
 8002022:	3708      	adds	r7, #8
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	20000000 	.word	0x20000000
 800202c:	20000008 	.word	0x20000008
 8002030:	20000004 	.word	0x20000004

08002034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002038:	4b06      	ldr	r3, [pc, #24]	@ (8002054 <HAL_IncTick+0x20>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	461a      	mov	r2, r3
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_IncTick+0x24>)
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4413      	add	r3, r2
 8002044:	4a04      	ldr	r2, [pc, #16]	@ (8002058 <HAL_IncTick+0x24>)
 8002046:	6013      	str	r3, [r2, #0]
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	20000008 	.word	0x20000008
 8002058:	2001a158 	.word	0x2001a158

0800205c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800205c:	b480      	push	{r7}
 800205e:	af00      	add	r7, sp, #0
  return uwTick;
 8002060:	4b03      	ldr	r3, [pc, #12]	@ (8002070 <HAL_GetTick+0x14>)
 8002062:	681b      	ldr	r3, [r3, #0]
}
 8002064:	4618      	mov	r0, r3
 8002066:	46bd      	mov	sp, r7
 8002068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206c:	4770      	bx	lr
 800206e:	bf00      	nop
 8002070:	2001a158 	.word	0x2001a158

08002074 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800207c:	f7ff ffee 	bl	800205c <HAL_GetTick>
 8002080:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800208c:	d005      	beq.n	800209a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800208e:	4b0a      	ldr	r3, [pc, #40]	@ (80020b8 <HAL_Delay+0x44>)
 8002090:	781b      	ldrb	r3, [r3, #0]
 8002092:	461a      	mov	r2, r3
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	4413      	add	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800209a:	bf00      	nop
 800209c:	f7ff ffde 	bl	800205c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	68fa      	ldr	r2, [r7, #12]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d8f7      	bhi.n	800209c <HAL_Delay+0x28>
  {
  }
}
 80020ac:	bf00      	nop
 80020ae:	bf00      	nop
 80020b0:	3710      	adds	r7, #16
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	20000008 	.word	0x20000008

080020bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020bc:	b480      	push	{r7}
 80020be:	b085      	sub	sp, #20
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	f003 0307 	and.w	r3, r3, #7
 80020ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002100 <__NVIC_SetPriorityGrouping+0x44>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020d2:	68ba      	ldr	r2, [r7, #8]
 80020d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80020d8:	4013      	ands	r3, r2
 80020da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80020e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ee:	4a04      	ldr	r2, [pc, #16]	@ (8002100 <__NVIC_SetPriorityGrouping+0x44>)
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	60d3      	str	r3, [r2, #12]
}
 80020f4:	bf00      	nop
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002108:	4b04      	ldr	r3, [pc, #16]	@ (800211c <__NVIC_GetPriorityGrouping+0x18>)
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	0a1b      	lsrs	r3, r3, #8
 800210e:	f003 0307 	and.w	r3, r3, #7
}
 8002112:	4618      	mov	r0, r3
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	e000ed00 	.word	0xe000ed00

08002120 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	4603      	mov	r3, r0
 8002128:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800212a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212e:	2b00      	cmp	r3, #0
 8002130:	db0b      	blt.n	800214a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002132:	79fb      	ldrb	r3, [r7, #7]
 8002134:	f003 021f 	and.w	r2, r3, #31
 8002138:	4907      	ldr	r1, [pc, #28]	@ (8002158 <__NVIC_EnableIRQ+0x38>)
 800213a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213e:	095b      	lsrs	r3, r3, #5
 8002140:	2001      	movs	r0, #1
 8002142:	fa00 f202 	lsl.w	r2, r0, r2
 8002146:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	e000e100 	.word	0xe000e100

0800215c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	4603      	mov	r3, r0
 8002164:	6039      	str	r1, [r7, #0]
 8002166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800216c:	2b00      	cmp	r3, #0
 800216e:	db0a      	blt.n	8002186 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	b2da      	uxtb	r2, r3
 8002174:	490c      	ldr	r1, [pc, #48]	@ (80021a8 <__NVIC_SetPriority+0x4c>)
 8002176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800217a:	0112      	lsls	r2, r2, #4
 800217c:	b2d2      	uxtb	r2, r2
 800217e:	440b      	add	r3, r1
 8002180:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002184:	e00a      	b.n	800219c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4908      	ldr	r1, [pc, #32]	@ (80021ac <__NVIC_SetPriority+0x50>)
 800218c:	79fb      	ldrb	r3, [r7, #7]
 800218e:	f003 030f 	and.w	r3, r3, #15
 8002192:	3b04      	subs	r3, #4
 8002194:	0112      	lsls	r2, r2, #4
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	440b      	add	r3, r1
 800219a:	761a      	strb	r2, [r3, #24]
}
 800219c:	bf00      	nop
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000e100 	.word	0xe000e100
 80021ac:	e000ed00 	.word	0xe000ed00

080021b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b089      	sub	sp, #36	@ 0x24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	f1c3 0307 	rsb	r3, r3, #7
 80021ca:	2b04      	cmp	r3, #4
 80021cc:	bf28      	it	cs
 80021ce:	2304      	movcs	r3, #4
 80021d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	3304      	adds	r3, #4
 80021d6:	2b06      	cmp	r3, #6
 80021d8:	d902      	bls.n	80021e0 <NVIC_EncodePriority+0x30>
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	3b03      	subs	r3, #3
 80021de:	e000      	b.n	80021e2 <NVIC_EncodePriority+0x32>
 80021e0:	2300      	movs	r3, #0
 80021e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021e4:	f04f 32ff 	mov.w	r2, #4294967295
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	fa02 f303 	lsl.w	r3, r2, r3
 80021ee:	43da      	mvns	r2, r3
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	401a      	ands	r2, r3
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021f8:	f04f 31ff 	mov.w	r1, #4294967295
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002202:	43d9      	mvns	r1, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002208:	4313      	orrs	r3, r2
         );
}
 800220a:	4618      	mov	r0, r3
 800220c:	3724      	adds	r7, #36	@ 0x24
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
	...

08002218 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3b01      	subs	r3, #1
 8002224:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002228:	d301      	bcc.n	800222e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800222a:	2301      	movs	r3, #1
 800222c:	e00f      	b.n	800224e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800222e:	4a0a      	ldr	r2, [pc, #40]	@ (8002258 <SysTick_Config+0x40>)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	3b01      	subs	r3, #1
 8002234:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002236:	210f      	movs	r1, #15
 8002238:	f04f 30ff 	mov.w	r0, #4294967295
 800223c:	f7ff ff8e 	bl	800215c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002240:	4b05      	ldr	r3, [pc, #20]	@ (8002258 <SysTick_Config+0x40>)
 8002242:	2200      	movs	r2, #0
 8002244:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002246:	4b04      	ldr	r3, [pc, #16]	@ (8002258 <SysTick_Config+0x40>)
 8002248:	2207      	movs	r2, #7
 800224a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	e000e010 	.word	0xe000e010

0800225c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7ff ff29 	bl	80020bc <__NVIC_SetPriorityGrouping>
}
 800226a:	bf00      	nop
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002272:	b580      	push	{r7, lr}
 8002274:	b086      	sub	sp, #24
 8002276:	af00      	add	r7, sp, #0
 8002278:	4603      	mov	r3, r0
 800227a:	60b9      	str	r1, [r7, #8]
 800227c:	607a      	str	r2, [r7, #4]
 800227e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002280:	2300      	movs	r3, #0
 8002282:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002284:	f7ff ff3e 	bl	8002104 <__NVIC_GetPriorityGrouping>
 8002288:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	68b9      	ldr	r1, [r7, #8]
 800228e:	6978      	ldr	r0, [r7, #20]
 8002290:	f7ff ff8e 	bl	80021b0 <NVIC_EncodePriority>
 8002294:	4602      	mov	r2, r0
 8002296:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800229a:	4611      	mov	r1, r2
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff ff5d 	bl	800215c <__NVIC_SetPriority>
}
 80022a2:	bf00      	nop
 80022a4:	3718      	adds	r7, #24
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}

080022aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022aa:	b580      	push	{r7, lr}
 80022ac:	b082      	sub	sp, #8
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	4603      	mov	r3, r0
 80022b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff ff31 	bl	8002120 <__NVIC_EnableIRQ>
}
 80022be:	bf00      	nop
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022c6:	b580      	push	{r7, lr}
 80022c8:	b082      	sub	sp, #8
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7ff ffa2 	bl	8002218 <SysTick_Config>
 80022d4:	4603      	mov	r3, r0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
	...

080022e0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b086      	sub	sp, #24
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80022ec:	f7ff feb6 	bl	800205c <HAL_GetTick>
 80022f0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d101      	bne.n	80022fc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e099      	b.n	8002430 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2202      	movs	r2, #2
 8002300:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2200      	movs	r2, #0
 8002308:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f022 0201 	bic.w	r2, r2, #1
 800231a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800231c:	e00f      	b.n	800233e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800231e:	f7ff fe9d 	bl	800205c <HAL_GetTick>
 8002322:	4602      	mov	r2, r0
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	1ad3      	subs	r3, r2, r3
 8002328:	2b05      	cmp	r3, #5
 800232a:	d908      	bls.n	800233e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2220      	movs	r2, #32
 8002330:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2203      	movs	r2, #3
 8002336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e078      	b.n	8002430 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f003 0301 	and.w	r3, r3, #1
 8002348:	2b00      	cmp	r3, #0
 800234a:	d1e8      	bne.n	800231e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002354:	697a      	ldr	r2, [r7, #20]
 8002356:	4b38      	ldr	r3, [pc, #224]	@ (8002438 <HAL_DMA_Init+0x158>)
 8002358:	4013      	ands	r3, r2
 800235a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	685a      	ldr	r2, [r3, #4]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800236a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	691b      	ldr	r3, [r3, #16]
 8002370:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002376:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002382:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6a1b      	ldr	r3, [r3, #32]
 8002388:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800238a:	697a      	ldr	r2, [r7, #20]
 800238c:	4313      	orrs	r3, r2
 800238e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002394:	2b04      	cmp	r3, #4
 8002396:	d107      	bne.n	80023a8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a0:	4313      	orrs	r3, r2
 80023a2:	697a      	ldr	r2, [r7, #20]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	697a      	ldr	r2, [r7, #20]
 80023ae:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	695b      	ldr	r3, [r3, #20]
 80023b6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	f023 0307 	bic.w	r3, r3, #7
 80023be:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c4:	697a      	ldr	r2, [r7, #20]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d117      	bne.n	8002402 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	4313      	orrs	r3, r2
 80023da:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d00e      	beq.n	8002402 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f000 f9e9 	bl	80027bc <DMA_CheckFifoParam>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d008      	beq.n	8002402 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2240      	movs	r2, #64	@ 0x40
 80023f4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2201      	movs	r2, #1
 80023fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80023fe:	2301      	movs	r3, #1
 8002400:	e016      	b.n	8002430 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800240a:	6878      	ldr	r0, [r7, #4]
 800240c:	f000 f9a0 	bl	8002750 <DMA_CalcBaseAndBitshift>
 8002410:	4603      	mov	r3, r0
 8002412:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002418:	223f      	movs	r2, #63	@ 0x3f
 800241a:	409a      	lsls	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2201      	movs	r2, #1
 800242a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	3718      	adds	r7, #24
 8002434:	46bd      	mov	sp, r7
 8002436:	bd80      	pop	{r7, pc}
 8002438:	f010803f 	.word	0xf010803f

0800243c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002444:	2300      	movs	r3, #0
 8002446:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002448:	4b8e      	ldr	r3, [pc, #568]	@ (8002684 <HAL_DMA_IRQHandler+0x248>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4a8e      	ldr	r2, [pc, #568]	@ (8002688 <HAL_DMA_IRQHandler+0x24c>)
 800244e:	fba2 2303 	umull	r2, r3, r2, r3
 8002452:	0a9b      	lsrs	r3, r3, #10
 8002454:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002466:	2208      	movs	r2, #8
 8002468:	409a      	lsls	r2, r3
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	4013      	ands	r3, r2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d01a      	beq.n	80024a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f003 0304 	and.w	r3, r3, #4
 800247c:	2b00      	cmp	r3, #0
 800247e:	d013      	beq.n	80024a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f022 0204 	bic.w	r2, r2, #4
 800248e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002494:	2208      	movs	r2, #8
 8002496:	409a      	lsls	r2, r3
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024a0:	f043 0201 	orr.w	r2, r3, #1
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ac:	2201      	movs	r2, #1
 80024ae:	409a      	lsls	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d012      	beq.n	80024de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	695b      	ldr	r3, [r3, #20]
 80024be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00b      	beq.n	80024de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ca:	2201      	movs	r2, #1
 80024cc:	409a      	lsls	r2, r3
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d6:	f043 0202 	orr.w	r2, r3, #2
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e2:	2204      	movs	r2, #4
 80024e4:	409a      	lsls	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d012      	beq.n	8002514 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d00b      	beq.n	8002514 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002500:	2204      	movs	r2, #4
 8002502:	409a      	lsls	r2, r3
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	f043 0204 	orr.w	r2, r3, #4
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	2210      	movs	r2, #16
 800251a:	409a      	lsls	r2, r3
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4013      	ands	r3, r2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d043      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0308 	and.w	r3, r3, #8
 800252e:	2b00      	cmp	r3, #0
 8002530:	d03c      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002536:	2210      	movs	r2, #16
 8002538:	409a      	lsls	r2, r3
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002548:	2b00      	cmp	r3, #0
 800254a:	d018      	beq.n	800257e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d108      	bne.n	800256c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255e:	2b00      	cmp	r3, #0
 8002560:	d024      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	4798      	blx	r3
 800256a:	e01f      	b.n	80025ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002570:	2b00      	cmp	r3, #0
 8002572:	d01b      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	4798      	blx	r3
 800257c:	e016      	b.n	80025ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002588:	2b00      	cmp	r3, #0
 800258a:	d107      	bne.n	800259c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f022 0208 	bic.w	r2, r2, #8
 800259a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d003      	beq.n	80025ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a8:	6878      	ldr	r0, [r7, #4]
 80025aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b0:	2220      	movs	r2, #32
 80025b2:	409a      	lsls	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4013      	ands	r3, r2
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 808f 	beq.w	80026dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0310 	and.w	r3, r3, #16
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 8087 	beq.w	80026dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025d2:	2220      	movs	r2, #32
 80025d4:	409a      	lsls	r2, r3
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b05      	cmp	r3, #5
 80025e4:	d136      	bne.n	8002654 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 0216 	bic.w	r2, r2, #22
 80025f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	695a      	ldr	r2, [r3, #20]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002604:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260a:	2b00      	cmp	r3, #0
 800260c:	d103      	bne.n	8002616 <HAL_DMA_IRQHandler+0x1da>
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002612:	2b00      	cmp	r3, #0
 8002614:	d007      	beq.n	8002626 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f022 0208 	bic.w	r2, r2, #8
 8002624:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800262a:	223f      	movs	r2, #63	@ 0x3f
 800262c:	409a      	lsls	r2, r3
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2201      	movs	r2, #1
 8002636:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	2200      	movs	r2, #0
 800263e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002646:	2b00      	cmp	r3, #0
 8002648:	d07e      	beq.n	8002748 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	4798      	blx	r3
        }
        return;
 8002652:	e079      	b.n	8002748 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800265e:	2b00      	cmp	r3, #0
 8002660:	d01d      	beq.n	800269e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800266c:	2b00      	cmp	r3, #0
 800266e:	d10d      	bne.n	800268c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002674:	2b00      	cmp	r3, #0
 8002676:	d031      	beq.n	80026dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267c:	6878      	ldr	r0, [r7, #4]
 800267e:	4798      	blx	r3
 8002680:	e02c      	b.n	80026dc <HAL_DMA_IRQHandler+0x2a0>
 8002682:	bf00      	nop
 8002684:	20000000 	.word	0x20000000
 8002688:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002690:	2b00      	cmp	r3, #0
 8002692:	d023      	beq.n	80026dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	4798      	blx	r3
 800269c:	e01e      	b.n	80026dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d10f      	bne.n	80026cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f022 0210 	bic.w	r2, r2, #16
 80026ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2200      	movs	r2, #0
 80026c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d032      	beq.n	800274a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e8:	f003 0301 	and.w	r3, r3, #1
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d022      	beq.n	8002736 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2205      	movs	r2, #5
 80026f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0201 	bic.w	r2, r2, #1
 8002706:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	3301      	adds	r3, #1
 800270c:	60bb      	str	r3, [r7, #8]
 800270e:	697a      	ldr	r2, [r7, #20]
 8002710:	429a      	cmp	r2, r3
 8002712:	d307      	bcc.n	8002724 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	2b00      	cmp	r3, #0
 8002720:	d1f2      	bne.n	8002708 <HAL_DMA_IRQHandler+0x2cc>
 8002722:	e000      	b.n	8002726 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002724:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2201      	movs	r2, #1
 800272a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273a:	2b00      	cmp	r3, #0
 800273c:	d005      	beq.n	800274a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	4798      	blx	r3
 8002746:	e000      	b.n	800274a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002748:	bf00      	nop
    }
  }
}
 800274a:	3718      	adds	r7, #24
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	b2db      	uxtb	r3, r3
 800275e:	3b10      	subs	r3, #16
 8002760:	4a14      	ldr	r2, [pc, #80]	@ (80027b4 <DMA_CalcBaseAndBitshift+0x64>)
 8002762:	fba2 2303 	umull	r2, r3, r2, r3
 8002766:	091b      	lsrs	r3, r3, #4
 8002768:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800276a:	4a13      	ldr	r2, [pc, #76]	@ (80027b8 <DMA_CalcBaseAndBitshift+0x68>)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4413      	add	r3, r2
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	461a      	mov	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	2b03      	cmp	r3, #3
 800277c:	d909      	bls.n	8002792 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002786:	f023 0303 	bic.w	r3, r3, #3
 800278a:	1d1a      	adds	r2, r3, #4
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002790:	e007      	b.n	80027a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800279a:	f023 0303 	bic.w	r3, r3, #3
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3714      	adds	r7, #20
 80027aa:	46bd      	mov	sp, r7
 80027ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b0:	4770      	bx	lr
 80027b2:	bf00      	nop
 80027b4:	aaaaaaab 	.word	0xaaaaaaab
 80027b8:	08008798 	.word	0x08008798

080027bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80027bc:	b480      	push	{r7}
 80027be:	b085      	sub	sp, #20
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d11f      	bne.n	8002816 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b03      	cmp	r3, #3
 80027da:	d856      	bhi.n	800288a <DMA_CheckFifoParam+0xce>
 80027dc:	a201      	add	r2, pc, #4	@ (adr r2, 80027e4 <DMA_CheckFifoParam+0x28>)
 80027de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e2:	bf00      	nop
 80027e4:	080027f5 	.word	0x080027f5
 80027e8:	08002807 	.word	0x08002807
 80027ec:	080027f5 	.word	0x080027f5
 80027f0:	0800288b 	.word	0x0800288b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d046      	beq.n	800288e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002804:	e043      	b.n	800288e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800280e:	d140      	bne.n	8002892 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002814:	e03d      	b.n	8002892 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	699b      	ldr	r3, [r3, #24]
 800281a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800281e:	d121      	bne.n	8002864 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	2b03      	cmp	r3, #3
 8002824:	d837      	bhi.n	8002896 <DMA_CheckFifoParam+0xda>
 8002826:	a201      	add	r2, pc, #4	@ (adr r2, 800282c <DMA_CheckFifoParam+0x70>)
 8002828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800282c:	0800283d 	.word	0x0800283d
 8002830:	08002843 	.word	0x08002843
 8002834:	0800283d 	.word	0x0800283d
 8002838:	08002855 	.word	0x08002855
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	73fb      	strb	r3, [r7, #15]
      break;
 8002840:	e030      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002846:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d025      	beq.n	800289a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002852:	e022      	b.n	800289a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002858:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800285c:	d11f      	bne.n	800289e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800285e:	2301      	movs	r3, #1
 8002860:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002862:	e01c      	b.n	800289e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2b02      	cmp	r3, #2
 8002868:	d903      	bls.n	8002872 <DMA_CheckFifoParam+0xb6>
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	2b03      	cmp	r3, #3
 800286e:	d003      	beq.n	8002878 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002870:	e018      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002872:	2301      	movs	r3, #1
 8002874:	73fb      	strb	r3, [r7, #15]
      break;
 8002876:	e015      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d00e      	beq.n	80028a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002884:	2301      	movs	r3, #1
 8002886:	73fb      	strb	r3, [r7, #15]
      break;
 8002888:	e00b      	b.n	80028a2 <DMA_CheckFifoParam+0xe6>
      break;
 800288a:	bf00      	nop
 800288c:	e00a      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
      break;
 800288e:	bf00      	nop
 8002890:	e008      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
      break;
 8002892:	bf00      	nop
 8002894:	e006      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
      break;
 8002896:	bf00      	nop
 8002898:	e004      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
      break;
 800289a:	bf00      	nop
 800289c:	e002      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800289e:	bf00      	nop
 80028a0:	e000      	b.n	80028a4 <DMA_CheckFifoParam+0xe8>
      break;
 80028a2:	bf00      	nop
    }
  } 
  
  return status; 
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop

080028b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b089      	sub	sp, #36	@ 0x24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
 80028bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028be:	2300      	movs	r3, #0
 80028c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028c2:	2300      	movs	r3, #0
 80028c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ca:	2300      	movs	r3, #0
 80028cc:	61fb      	str	r3, [r7, #28]
 80028ce:	e165      	b.n	8002b9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028d0:	2201      	movs	r2, #1
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	697a      	ldr	r2, [r7, #20]
 80028e0:	4013      	ands	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028e4:	693a      	ldr	r2, [r7, #16]
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	f040 8154 	bne.w	8002b96 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d005      	beq.n	8002906 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002902:	2b02      	cmp	r3, #2
 8002904:	d130      	bne.n	8002968 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	2203      	movs	r2, #3
 8002912:	fa02 f303 	lsl.w	r3, r2, r3
 8002916:	43db      	mvns	r3, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4013      	ands	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68da      	ldr	r2, [r3, #12]
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	69ba      	ldr	r2, [r7, #24]
 800292c:	4313      	orrs	r3, r2
 800292e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800293c:	2201      	movs	r2, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	4013      	ands	r3, r2
 800294a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	091b      	lsrs	r3, r3, #4
 8002952:	f003 0201 	and.w	r2, r3, #1
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	fa02 f303 	lsl.w	r3, r2, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4313      	orrs	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	69ba      	ldr	r2, [r7, #24]
 8002966:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0303 	and.w	r3, r3, #3
 8002970:	2b03      	cmp	r3, #3
 8002972:	d017      	beq.n	80029a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	2203      	movs	r2, #3
 8002980:	fa02 f303 	lsl.w	r3, r2, r3
 8002984:	43db      	mvns	r3, r3
 8002986:	69ba      	ldr	r2, [r7, #24]
 8002988:	4013      	ands	r3, r2
 800298a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	689a      	ldr	r2, [r3, #8]
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	fa02 f303 	lsl.w	r3, r2, r3
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	4313      	orrs	r3, r2
 800299c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	f003 0303 	and.w	r3, r3, #3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d123      	bne.n	80029f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	08da      	lsrs	r2, r3, #3
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	3208      	adds	r2, #8
 80029b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	009b      	lsls	r3, r3, #2
 80029c6:	220f      	movs	r2, #15
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4013      	ands	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	691a      	ldr	r2, [r3, #16]
 80029d8:	69fb      	ldr	r3, [r7, #28]
 80029da:	f003 0307 	and.w	r3, r3, #7
 80029de:	009b      	lsls	r3, r3, #2
 80029e0:	fa02 f303 	lsl.w	r3, r2, r3
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029ea:	69fb      	ldr	r3, [r7, #28]
 80029ec:	08da      	lsrs	r2, r3, #3
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	3208      	adds	r2, #8
 80029f2:	69b9      	ldr	r1, [r7, #24]
 80029f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	005b      	lsls	r3, r3, #1
 8002a02:	2203      	movs	r2, #3
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	43db      	mvns	r3, r3
 8002a0a:	69ba      	ldr	r2, [r7, #24]
 8002a0c:	4013      	ands	r3, r2
 8002a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0203 	and.w	r2, r3, #3
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	f000 80ae 	beq.w	8002b96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60fb      	str	r3, [r7, #12]
 8002a3e:	4b5d      	ldr	r3, [pc, #372]	@ (8002bb4 <HAL_GPIO_Init+0x300>)
 8002a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a42:	4a5c      	ldr	r2, [pc, #368]	@ (8002bb4 <HAL_GPIO_Init+0x300>)
 8002a44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a4a:	4b5a      	ldr	r3, [pc, #360]	@ (8002bb4 <HAL_GPIO_Init+0x300>)
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a56:	4a58      	ldr	r2, [pc, #352]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	089b      	lsrs	r3, r3, #2
 8002a5c:	3302      	adds	r3, #2
 8002a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	220f      	movs	r2, #15
 8002a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a72:	43db      	mvns	r3, r3
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	4013      	ands	r3, r2
 8002a78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a4f      	ldr	r2, [pc, #316]	@ (8002bbc <HAL_GPIO_Init+0x308>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d025      	beq.n	8002ace <HAL_GPIO_Init+0x21a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a4e      	ldr	r2, [pc, #312]	@ (8002bc0 <HAL_GPIO_Init+0x30c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d01f      	beq.n	8002aca <HAL_GPIO_Init+0x216>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4d      	ldr	r2, [pc, #308]	@ (8002bc4 <HAL_GPIO_Init+0x310>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d019      	beq.n	8002ac6 <HAL_GPIO_Init+0x212>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4c      	ldr	r2, [pc, #304]	@ (8002bc8 <HAL_GPIO_Init+0x314>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d013      	beq.n	8002ac2 <HAL_GPIO_Init+0x20e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4b      	ldr	r2, [pc, #300]	@ (8002bcc <HAL_GPIO_Init+0x318>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d00d      	beq.n	8002abe <HAL_GPIO_Init+0x20a>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a4a      	ldr	r2, [pc, #296]	@ (8002bd0 <HAL_GPIO_Init+0x31c>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d007      	beq.n	8002aba <HAL_GPIO_Init+0x206>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a49      	ldr	r2, [pc, #292]	@ (8002bd4 <HAL_GPIO_Init+0x320>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d101      	bne.n	8002ab6 <HAL_GPIO_Init+0x202>
 8002ab2:	2306      	movs	r3, #6
 8002ab4:	e00c      	b.n	8002ad0 <HAL_GPIO_Init+0x21c>
 8002ab6:	2307      	movs	r3, #7
 8002ab8:	e00a      	b.n	8002ad0 <HAL_GPIO_Init+0x21c>
 8002aba:	2305      	movs	r3, #5
 8002abc:	e008      	b.n	8002ad0 <HAL_GPIO_Init+0x21c>
 8002abe:	2304      	movs	r3, #4
 8002ac0:	e006      	b.n	8002ad0 <HAL_GPIO_Init+0x21c>
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e004      	b.n	8002ad0 <HAL_GPIO_Init+0x21c>
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	e002      	b.n	8002ad0 <HAL_GPIO_Init+0x21c>
 8002aca:	2301      	movs	r3, #1
 8002acc:	e000      	b.n	8002ad0 <HAL_GPIO_Init+0x21c>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	69fa      	ldr	r2, [r7, #28]
 8002ad2:	f002 0203 	and.w	r2, r2, #3
 8002ad6:	0092      	lsls	r2, r2, #2
 8002ad8:	4093      	lsls	r3, r2
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ae0:	4935      	ldr	r1, [pc, #212]	@ (8002bb8 <HAL_GPIO_Init+0x304>)
 8002ae2:	69fb      	ldr	r3, [r7, #28]
 8002ae4:	089b      	lsrs	r3, r3, #2
 8002ae6:	3302      	adds	r3, #2
 8002ae8:	69ba      	ldr	r2, [r7, #24]
 8002aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002aee:	4b3a      	ldr	r3, [pc, #232]	@ (8002bd8 <HAL_GPIO_Init+0x324>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	43db      	mvns	r3, r3
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	4013      	ands	r3, r2
 8002afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d003      	beq.n	8002b12 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b12:	4a31      	ldr	r2, [pc, #196]	@ (8002bd8 <HAL_GPIO_Init+0x324>)
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b18:	4b2f      	ldr	r3, [pc, #188]	@ (8002bd8 <HAL_GPIO_Init+0x324>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	43db      	mvns	r3, r3
 8002b22:	69ba      	ldr	r2, [r7, #24]
 8002b24:	4013      	ands	r3, r2
 8002b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d003      	beq.n	8002b3c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b3c:	4a26      	ldr	r2, [pc, #152]	@ (8002bd8 <HAL_GPIO_Init+0x324>)
 8002b3e:	69bb      	ldr	r3, [r7, #24]
 8002b40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b42:	4b25      	ldr	r3, [pc, #148]	@ (8002bd8 <HAL_GPIO_Init+0x324>)
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d003      	beq.n	8002b66 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	693b      	ldr	r3, [r7, #16]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b66:	4a1c      	ldr	r2, [pc, #112]	@ (8002bd8 <HAL_GPIO_Init+0x324>)
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd8 <HAL_GPIO_Init+0x324>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	43db      	mvns	r3, r3
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d003      	beq.n	8002b90 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002b88:	69ba      	ldr	r2, [r7, #24]
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b90:	4a11      	ldr	r2, [pc, #68]	@ (8002bd8 <HAL_GPIO_Init+0x324>)
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	61fb      	str	r3, [r7, #28]
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	2b0f      	cmp	r3, #15
 8002ba0:	f67f ae96 	bls.w	80028d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop
 8002ba8:	3724      	adds	r7, #36	@ 0x24
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40023800 	.word	0x40023800
 8002bb8:	40013800 	.word	0x40013800
 8002bbc:	40020000 	.word	0x40020000
 8002bc0:	40020400 	.word	0x40020400
 8002bc4:	40020800 	.word	0x40020800
 8002bc8:	40020c00 	.word	0x40020c00
 8002bcc:	40021000 	.word	0x40021000
 8002bd0:	40021400 	.word	0x40021400
 8002bd4:	40021800 	.word	0x40021800
 8002bd8:	40013c00 	.word	0x40013c00

08002bdc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b083      	sub	sp, #12
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	807b      	strh	r3, [r7, #2]
 8002be8:	4613      	mov	r3, r2
 8002bea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bec:	787b      	ldrb	r3, [r7, #1]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bf2:	887a      	ldrh	r2, [r7, #2]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bf8:	e003      	b.n	8002c02 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bfa:	887b      	ldrh	r3, [r7, #2]
 8002bfc:	041a      	lsls	r2, r3, #16
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	619a      	str	r2, [r3, #24]
}
 8002c02:	bf00      	nop
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
	...

08002c10 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	e12b      	b.n	8002e7a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d106      	bne.n	8002c3c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c36:	6878      	ldr	r0, [r7, #4]
 8002c38:	f7fe ff1c 	bl	8001a74 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2224      	movs	r2, #36	@ 0x24
 8002c40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 0201 	bic.w	r2, r2, #1
 8002c52:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c62:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c72:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c74:	f000 fe38 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 8002c78:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4a81      	ldr	r2, [pc, #516]	@ (8002e84 <HAL_I2C_Init+0x274>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d807      	bhi.n	8002c94 <HAL_I2C_Init+0x84>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	4a80      	ldr	r2, [pc, #512]	@ (8002e88 <HAL_I2C_Init+0x278>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	bf94      	ite	ls
 8002c8c:	2301      	movls	r3, #1
 8002c8e:	2300      	movhi	r3, #0
 8002c90:	b2db      	uxtb	r3, r3
 8002c92:	e006      	b.n	8002ca2 <HAL_I2C_Init+0x92>
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4a7d      	ldr	r2, [pc, #500]	@ (8002e8c <HAL_I2C_Init+0x27c>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	bf94      	ite	ls
 8002c9c:	2301      	movls	r3, #1
 8002c9e:	2300      	movhi	r3, #0
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e0e7      	b.n	8002e7a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	4a78      	ldr	r2, [pc, #480]	@ (8002e90 <HAL_I2C_Init+0x280>)
 8002cae:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb2:	0c9b      	lsrs	r3, r3, #18
 8002cb4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	68ba      	ldr	r2, [r7, #8]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	4a6a      	ldr	r2, [pc, #424]	@ (8002e84 <HAL_I2C_Init+0x274>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d802      	bhi.n	8002ce4 <HAL_I2C_Init+0xd4>
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	e009      	b.n	8002cf8 <HAL_I2C_Init+0xe8>
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002cea:	fb02 f303 	mul.w	r3, r2, r3
 8002cee:	4a69      	ldr	r2, [pc, #420]	@ (8002e94 <HAL_I2C_Init+0x284>)
 8002cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf4:	099b      	lsrs	r3, r3, #6
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	430b      	orrs	r3, r1
 8002cfe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d0a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	495c      	ldr	r1, [pc, #368]	@ (8002e84 <HAL_I2C_Init+0x274>)
 8002d14:	428b      	cmp	r3, r1
 8002d16:	d819      	bhi.n	8002d4c <HAL_I2C_Init+0x13c>
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	1e59      	subs	r1, r3, #1
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d26:	1c59      	adds	r1, r3, #1
 8002d28:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d2c:	400b      	ands	r3, r1
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d00a      	beq.n	8002d48 <HAL_I2C_Init+0x138>
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	1e59      	subs	r1, r3, #1
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d40:	3301      	adds	r3, #1
 8002d42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d46:	e051      	b.n	8002dec <HAL_I2C_Init+0x1dc>
 8002d48:	2304      	movs	r3, #4
 8002d4a:	e04f      	b.n	8002dec <HAL_I2C_Init+0x1dc>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	689b      	ldr	r3, [r3, #8]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d111      	bne.n	8002d78 <HAL_I2C_Init+0x168>
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	1e58      	subs	r0, r3, #1
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6859      	ldr	r1, [r3, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	440b      	add	r3, r1
 8002d62:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d66:	3301      	adds	r3, #1
 8002d68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	bf0c      	ite	eq
 8002d70:	2301      	moveq	r3, #1
 8002d72:	2300      	movne	r3, #0
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	e012      	b.n	8002d9e <HAL_I2C_Init+0x18e>
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	1e58      	subs	r0, r3, #1
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6859      	ldr	r1, [r3, #4]
 8002d80:	460b      	mov	r3, r1
 8002d82:	009b      	lsls	r3, r3, #2
 8002d84:	440b      	add	r3, r1
 8002d86:	0099      	lsls	r1, r3, #2
 8002d88:	440b      	add	r3, r1
 8002d8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d8e:	3301      	adds	r3, #1
 8002d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf0c      	ite	eq
 8002d98:	2301      	moveq	r3, #1
 8002d9a:	2300      	movne	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <HAL_I2C_Init+0x196>
 8002da2:	2301      	movs	r3, #1
 8002da4:	e022      	b.n	8002dec <HAL_I2C_Init+0x1dc>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d10e      	bne.n	8002dcc <HAL_I2C_Init+0x1bc>
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	1e58      	subs	r0, r3, #1
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6859      	ldr	r1, [r3, #4]
 8002db6:	460b      	mov	r3, r1
 8002db8:	005b      	lsls	r3, r3, #1
 8002dba:	440b      	add	r3, r1
 8002dbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dca:	e00f      	b.n	8002dec <HAL_I2C_Init+0x1dc>
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	1e58      	subs	r0, r3, #1
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6859      	ldr	r1, [r3, #4]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	440b      	add	r3, r1
 8002dda:	0099      	lsls	r1, r3, #2
 8002ddc:	440b      	add	r3, r1
 8002dde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002de2:	3301      	adds	r3, #1
 8002de4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002de8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002dec:	6879      	ldr	r1, [r7, #4]
 8002dee:	6809      	ldr	r1, [r1, #0]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	69da      	ldr	r2, [r3, #28]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e1a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6911      	ldr	r1, [r2, #16]
 8002e22:	687a      	ldr	r2, [r7, #4]
 8002e24:	68d2      	ldr	r2, [r2, #12]
 8002e26:	4311      	orrs	r1, r2
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6812      	ldr	r2, [r2, #0]
 8002e2c:	430b      	orrs	r3, r1
 8002e2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	68db      	ldr	r3, [r3, #12]
 8002e36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	695a      	ldr	r2, [r3, #20]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	431a      	orrs	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f042 0201 	orr.w	r2, r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2220      	movs	r2, #32
 8002e66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2200      	movs	r2, #0
 8002e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3710      	adds	r7, #16
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	000186a0 	.word	0x000186a0
 8002e88:	001e847f 	.word	0x001e847f
 8002e8c:	003d08ff 	.word	0x003d08ff
 8002e90:	431bde83 	.word	0x431bde83
 8002e94:	10624dd3 	.word	0x10624dd3

08002e98 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b088      	sub	sp, #32
 8002e9c:	af02      	add	r7, sp, #8
 8002e9e:	60f8      	str	r0, [r7, #12]
 8002ea0:	607a      	str	r2, [r7, #4]
 8002ea2:	461a      	mov	r2, r3
 8002ea4:	460b      	mov	r3, r1
 8002ea6:	817b      	strh	r3, [r7, #10]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002eac:	f7ff f8d6 	bl	800205c <HAL_GetTick>
 8002eb0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b20      	cmp	r3, #32
 8002ebc:	f040 80e0 	bne.w	8003080 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	9300      	str	r3, [sp, #0]
 8002ec4:	2319      	movs	r3, #25
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	4970      	ldr	r1, [pc, #448]	@ (800308c <HAL_I2C_Master_Transmit+0x1f4>)
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 fa92 	bl	80033f4 <I2C_WaitOnFlagUntilTimeout>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	e0d3      	b.n	8003082 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_I2C_Master_Transmit+0x50>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e0cc      	b.n	8003082 <HAL_I2C_Master_Transmit+0x1ea>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d007      	beq.n	8002f0e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681a      	ldr	r2, [r3, #0]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f042 0201 	orr.w	r2, r2, #1
 8002f0c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f1c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2221      	movs	r2, #33	@ 0x21
 8002f22:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2210      	movs	r2, #16
 8002f2a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	2200      	movs	r2, #0
 8002f32:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	687a      	ldr	r2, [r7, #4]
 8002f38:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	893a      	ldrh	r2, [r7, #8]
 8002f3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f44:	b29a      	uxth	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	4a50      	ldr	r2, [pc, #320]	@ (8003090 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f4e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f50:	8979      	ldrh	r1, [r7, #10]
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	6a3a      	ldr	r2, [r7, #32]
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f000 f9ca 	bl	80032f0 <I2C_MasterRequestWrite>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e08d      	b.n	8003082 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f66:	2300      	movs	r3, #0
 8002f68:	613b      	str	r3, [r7, #16]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	695b      	ldr	r3, [r3, #20]
 8002f70:	613b      	str	r3, [r7, #16]
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	613b      	str	r3, [r7, #16]
 8002f7a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002f7c:	e066      	b.n	800304c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	6a39      	ldr	r1, [r7, #32]
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 fb0c 	bl	80035a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00d      	beq.n	8002faa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	d107      	bne.n	8002fa6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fa4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e06b      	b.n	8003082 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fae:	781a      	ldrb	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fba:	1c5a      	adds	r2, r3, #1
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	b29a      	uxth	r2, r3
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	f003 0304 	and.w	r3, r3, #4
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d11b      	bne.n	8003020 <HAL_I2C_Master_Transmit+0x188>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d017      	beq.n	8003020 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	781a      	ldrb	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300a:	b29b      	uxth	r3, r3
 800300c:	3b01      	subs	r3, #1
 800300e:	b29a      	uxth	r2, r3
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003020:	697a      	ldr	r2, [r7, #20]
 8003022:	6a39      	ldr	r1, [r7, #32]
 8003024:	68f8      	ldr	r0, [r7, #12]
 8003026:	f000 fafc 	bl	8003622 <I2C_WaitOnBTFFlagUntilTimeout>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d00d      	beq.n	800304c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003034:	2b04      	cmp	r3, #4
 8003036:	d107      	bne.n	8003048 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003046:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e01a      	b.n	8003082 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003050:	2b00      	cmp	r3, #0
 8003052:	d194      	bne.n	8002f7e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003062:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	e000      	b.n	8003082 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003080:	2302      	movs	r3, #2
  }
}
 8003082:	4618      	mov	r0, r3
 8003084:	3718      	adds	r7, #24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	00100002 	.word	0x00100002
 8003090:	ffff0000 	.word	0xffff0000

08003094 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b08a      	sub	sp, #40	@ 0x28
 8003098:	af02      	add	r7, sp, #8
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	607a      	str	r2, [r7, #4]
 800309e:	603b      	str	r3, [r7, #0]
 80030a0:	460b      	mov	r3, r1
 80030a2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80030a4:	f7fe ffda 	bl	800205c <HAL_GetTick>
 80030a8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80030aa:	2300      	movs	r3, #0
 80030ac:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b20      	cmp	r3, #32
 80030b8:	f040 8111 	bne.w	80032de <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	2319      	movs	r3, #25
 80030c2:	2201      	movs	r2, #1
 80030c4:	4988      	ldr	r1, [pc, #544]	@ (80032e8 <HAL_I2C_IsDeviceReady+0x254>)
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 f994 	bl	80033f4 <I2C_WaitOnFlagUntilTimeout>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d001      	beq.n	80030d6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80030d2:	2302      	movs	r3, #2
 80030d4:	e104      	b.n	80032e0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d101      	bne.n	80030e4 <HAL_I2C_IsDeviceReady+0x50>
 80030e0:	2302      	movs	r3, #2
 80030e2:	e0fd      	b.n	80032e0 <HAL_I2C_IsDeviceReady+0x24c>
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 0301 	and.w	r3, r3, #1
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d007      	beq.n	800310a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f042 0201 	orr.w	r2, r2, #1
 8003108:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003118:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2224      	movs	r2, #36	@ 0x24
 800311e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	4a70      	ldr	r2, [pc, #448]	@ (80032ec <HAL_I2C_IsDeviceReady+0x258>)
 800312c:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800313c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800313e:	69fb      	ldr	r3, [r7, #28]
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2200      	movs	r2, #0
 8003146:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800314a:	68f8      	ldr	r0, [r7, #12]
 800314c:	f000 f952 	bl	80033f4 <I2C_WaitOnFlagUntilTimeout>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d00d      	beq.n	8003172 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003160:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003164:	d103      	bne.n	800316e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800316c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 800316e:	2303      	movs	r3, #3
 8003170:	e0b6      	b.n	80032e0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003172:	897b      	ldrh	r3, [r7, #10]
 8003174:	b2db      	uxtb	r3, r3
 8003176:	461a      	mov	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003180:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003182:	f7fe ff6b 	bl	800205c <HAL_GetTick>
 8003186:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b02      	cmp	r3, #2
 8003194:	bf0c      	ite	eq
 8003196:	2301      	moveq	r3, #1
 8003198:	2300      	movne	r3, #0
 800319a:	b2db      	uxtb	r3, r3
 800319c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	695b      	ldr	r3, [r3, #20]
 80031a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ac:	bf0c      	ite	eq
 80031ae:	2301      	moveq	r3, #1
 80031b0:	2300      	movne	r3, #0
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80031b6:	e025      	b.n	8003204 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80031b8:	f7fe ff50 	bl	800205c <HAL_GetTick>
 80031bc:	4602      	mov	r2, r0
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	1ad3      	subs	r3, r2, r3
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	429a      	cmp	r2, r3
 80031c6:	d302      	bcc.n	80031ce <HAL_I2C_IsDeviceReady+0x13a>
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d103      	bne.n	80031d6 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	22a0      	movs	r2, #160	@ 0xa0
 80031d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	bf0c      	ite	eq
 80031e4:	2301      	moveq	r3, #1
 80031e6:	2300      	movne	r3, #0
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	695b      	ldr	r3, [r3, #20]
 80031f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031fa:	bf0c      	ite	eq
 80031fc:	2301      	moveq	r3, #1
 80031fe:	2300      	movne	r3, #0
 8003200:	b2db      	uxtb	r3, r3
 8003202:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800320a:	b2db      	uxtb	r3, r3
 800320c:	2ba0      	cmp	r3, #160	@ 0xa0
 800320e:	d005      	beq.n	800321c <HAL_I2C_IsDeviceReady+0x188>
 8003210:	7dfb      	ldrb	r3, [r7, #23]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d102      	bne.n	800321c <HAL_I2C_IsDeviceReady+0x188>
 8003216:	7dbb      	ldrb	r3, [r7, #22]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d0cd      	beq.n	80031b8 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	695b      	ldr	r3, [r3, #20]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b02      	cmp	r3, #2
 8003230:	d129      	bne.n	8003286 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003240:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003242:	2300      	movs	r3, #0
 8003244:	613b      	str	r3, [r7, #16]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695b      	ldr	r3, [r3, #20]
 800324c:	613b      	str	r3, [r7, #16]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	613b      	str	r3, [r7, #16]
 8003256:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	2319      	movs	r3, #25
 800325e:	2201      	movs	r2, #1
 8003260:	4921      	ldr	r1, [pc, #132]	@ (80032e8 <HAL_I2C_IsDeviceReady+0x254>)
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 f8c6 	bl	80033f4 <I2C_WaitOnFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d001      	beq.n	8003272 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	e036      	b.n	80032e0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2220      	movs	r2, #32
 8003276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003282:	2300      	movs	r3, #0
 8003284:	e02c      	b.n	80032e0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003294:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800329e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	2319      	movs	r3, #25
 80032a6:	2201      	movs	r2, #1
 80032a8:	490f      	ldr	r1, [pc, #60]	@ (80032e8 <HAL_I2C_IsDeviceReady+0x254>)
 80032aa:	68f8      	ldr	r0, [r7, #12]
 80032ac:	f000 f8a2 	bl	80033f4 <I2C_WaitOnFlagUntilTimeout>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d001      	beq.n	80032ba <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
 80032b8:	e012      	b.n	80032e0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80032ba:	69bb      	ldr	r3, [r7, #24]
 80032bc:	3301      	adds	r3, #1
 80032be:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	f4ff af32 	bcc.w	800312e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2220      	movs	r2, #32
 80032ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	2200      	movs	r2, #0
 80032d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e000      	b.n	80032e0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80032de:	2302      	movs	r3, #2
  }
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3720      	adds	r7, #32
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	00100002 	.word	0x00100002
 80032ec:	ffff0000 	.word	0xffff0000

080032f0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b088      	sub	sp, #32
 80032f4:	af02      	add	r7, sp, #8
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	607a      	str	r2, [r7, #4]
 80032fa:	603b      	str	r3, [r7, #0]
 80032fc:	460b      	mov	r3, r1
 80032fe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003304:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	2b08      	cmp	r3, #8
 800330a:	d006      	beq.n	800331a <I2C_MasterRequestWrite+0x2a>
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d003      	beq.n	800331a <I2C_MasterRequestWrite+0x2a>
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003318:	d108      	bne.n	800332c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003328:	601a      	str	r2, [r3, #0]
 800332a:	e00b      	b.n	8003344 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003330:	2b12      	cmp	r3, #18
 8003332:	d107      	bne.n	8003344 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003342:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	9300      	str	r3, [sp, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 f84f 	bl	80033f4 <I2C_WaitOnFlagUntilTimeout>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00d      	beq.n	8003378 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003366:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800336a:	d103      	bne.n	8003374 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003372:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e035      	b.n	80033e4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	691b      	ldr	r3, [r3, #16]
 800337c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003380:	d108      	bne.n	8003394 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003382:	897b      	ldrh	r3, [r7, #10]
 8003384:	b2db      	uxtb	r3, r3
 8003386:	461a      	mov	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003390:	611a      	str	r2, [r3, #16]
 8003392:	e01b      	b.n	80033cc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003394:	897b      	ldrh	r3, [r7, #10]
 8003396:	11db      	asrs	r3, r3, #7
 8003398:	b2db      	uxtb	r3, r3
 800339a:	f003 0306 	and.w	r3, r3, #6
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	f063 030f 	orn	r3, r3, #15
 80033a4:	b2da      	uxtb	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	490e      	ldr	r1, [pc, #56]	@ (80033ec <I2C_MasterRequestWrite+0xfc>)
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 f875 	bl	80034a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d001      	beq.n	80033c2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e010      	b.n	80033e4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80033c2:	897b      	ldrh	r3, [r7, #10]
 80033c4:	b2da      	uxtb	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	687a      	ldr	r2, [r7, #4]
 80033d0:	4907      	ldr	r1, [pc, #28]	@ (80033f0 <I2C_MasterRequestWrite+0x100>)
 80033d2:	68f8      	ldr	r0, [r7, #12]
 80033d4:	f000 f865 	bl	80034a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80033de:	2301      	movs	r3, #1
 80033e0:	e000      	b.n	80033e4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3718      	adds	r7, #24
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	00010008 	.word	0x00010008
 80033f0:	00010002 	.word	0x00010002

080033f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	60f8      	str	r0, [r7, #12]
 80033fc:	60b9      	str	r1, [r7, #8]
 80033fe:	603b      	str	r3, [r7, #0]
 8003400:	4613      	mov	r3, r2
 8003402:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003404:	e025      	b.n	8003452 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800340c:	d021      	beq.n	8003452 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800340e:	f7fe fe25 	bl	800205c <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	69bb      	ldr	r3, [r7, #24]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	683a      	ldr	r2, [r7, #0]
 800341a:	429a      	cmp	r2, r3
 800341c:	d302      	bcc.n	8003424 <I2C_WaitOnFlagUntilTimeout+0x30>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d116      	bne.n	8003452 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2200      	movs	r2, #0
 8003428:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	2220      	movs	r2, #32
 800342e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2200      	movs	r2, #0
 8003436:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343e:	f043 0220 	orr.w	r2, r3, #32
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e023      	b.n	800349a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	0c1b      	lsrs	r3, r3, #16
 8003456:	b2db      	uxtb	r3, r3
 8003458:	2b01      	cmp	r3, #1
 800345a:	d10d      	bne.n	8003478 <I2C_WaitOnFlagUntilTimeout+0x84>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	695b      	ldr	r3, [r3, #20]
 8003462:	43da      	mvns	r2, r3
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	4013      	ands	r3, r2
 8003468:	b29b      	uxth	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	bf0c      	ite	eq
 800346e:	2301      	moveq	r3, #1
 8003470:	2300      	movne	r3, #0
 8003472:	b2db      	uxtb	r3, r3
 8003474:	461a      	mov	r2, r3
 8003476:	e00c      	b.n	8003492 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	43da      	mvns	r2, r3
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	4013      	ands	r3, r2
 8003484:	b29b      	uxth	r3, r3
 8003486:	2b00      	cmp	r3, #0
 8003488:	bf0c      	ite	eq
 800348a:	2301      	moveq	r3, #1
 800348c:	2300      	movne	r3, #0
 800348e:	b2db      	uxtb	r3, r3
 8003490:	461a      	mov	r2, r3
 8003492:	79fb      	ldrb	r3, [r7, #7]
 8003494:	429a      	cmp	r2, r3
 8003496:	d0b6      	beq.n	8003406 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3710      	adds	r7, #16
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}

080034a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80034a2:	b580      	push	{r7, lr}
 80034a4:	b084      	sub	sp, #16
 80034a6:	af00      	add	r7, sp, #0
 80034a8:	60f8      	str	r0, [r7, #12]
 80034aa:	60b9      	str	r1, [r7, #8]
 80034ac:	607a      	str	r2, [r7, #4]
 80034ae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80034b0:	e051      	b.n	8003556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	695b      	ldr	r3, [r3, #20]
 80034b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034c0:	d123      	bne.n	800350a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034d0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034da:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	2200      	movs	r2, #0
 80034e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2220      	movs	r2, #32
 80034e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034f6:	f043 0204 	orr.w	r2, r3, #4
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e046      	b.n	8003598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003510:	d021      	beq.n	8003556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003512:	f7fe fda3 	bl	800205c <HAL_GetTick>
 8003516:	4602      	mov	r2, r0
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	1ad3      	subs	r3, r2, r3
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	429a      	cmp	r2, r3
 8003520:	d302      	bcc.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d116      	bne.n	8003556 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2200      	movs	r2, #0
 800353a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003542:	f043 0220 	orr.w	r2, r3, #32
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	2200      	movs	r2, #0
 800354e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e020      	b.n	8003598 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	0c1b      	lsrs	r3, r3, #16
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b01      	cmp	r3, #1
 800355e:	d10c      	bne.n	800357a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	43da      	mvns	r2, r3
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	4013      	ands	r3, r2
 800356c:	b29b      	uxth	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	bf14      	ite	ne
 8003572:	2301      	movne	r3, #1
 8003574:	2300      	moveq	r3, #0
 8003576:	b2db      	uxtb	r3, r3
 8003578:	e00b      	b.n	8003592 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	699b      	ldr	r3, [r3, #24]
 8003580:	43da      	mvns	r2, r3
 8003582:	68bb      	ldr	r3, [r7, #8]
 8003584:	4013      	ands	r3, r2
 8003586:	b29b      	uxth	r3, r3
 8003588:	2b00      	cmp	r3, #0
 800358a:	bf14      	ite	ne
 800358c:	2301      	movne	r3, #1
 800358e:	2300      	moveq	r3, #0
 8003590:	b2db      	uxtb	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d18d      	bne.n	80034b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	3710      	adds	r7, #16
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}

080035a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ac:	e02d      	b.n	800360a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f000 f878 	bl	80036a4 <I2C_IsAcknowledgeFailed>
 80035b4:	4603      	mov	r3, r0
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d001      	beq.n	80035be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e02d      	b.n	800361a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035be:	68bb      	ldr	r3, [r7, #8]
 80035c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035c4:	d021      	beq.n	800360a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035c6:	f7fe fd49 	bl	800205c <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	68ba      	ldr	r2, [r7, #8]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d302      	bcc.n	80035dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d116      	bne.n	800360a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2200      	movs	r2, #0
 80035e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	2220      	movs	r2, #32
 80035e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f6:	f043 0220 	orr.w	r2, r3, #32
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e007      	b.n	800361a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	695b      	ldr	r3, [r3, #20]
 8003610:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003614:	2b80      	cmp	r3, #128	@ 0x80
 8003616:	d1ca      	bne.n	80035ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}

08003622 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b084      	sub	sp, #16
 8003626:	af00      	add	r7, sp, #0
 8003628:	60f8      	str	r0, [r7, #12]
 800362a:	60b9      	str	r1, [r7, #8]
 800362c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800362e:	e02d      	b.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f000 f837 	bl	80036a4 <I2C_IsAcknowledgeFailed>
 8003636:	4603      	mov	r3, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	d001      	beq.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e02d      	b.n	800369c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003646:	d021      	beq.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003648:	f7fe fd08 	bl	800205c <HAL_GetTick>
 800364c:	4602      	mov	r2, r0
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	68ba      	ldr	r2, [r7, #8]
 8003654:	429a      	cmp	r2, r3
 8003656:	d302      	bcc.n	800365e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d116      	bne.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2220      	movs	r2, #32
 8003668:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	2200      	movs	r2, #0
 8003670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003678:	f043 0220 	orr.w	r2, r3, #32
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2200      	movs	r2, #0
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e007      	b.n	800369c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	f003 0304 	and.w	r3, r3, #4
 8003696:	2b04      	cmp	r3, #4
 8003698:	d1ca      	bne.n	8003630 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3710      	adds	r7, #16
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036ba:	d11b      	bne.n	80036f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80036c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2200      	movs	r2, #0
 80036ca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e0:	f043 0204 	orr.w	r2, r3, #4
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e000      	b.n	80036f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80036f4:	2300      	movs	r3, #0
}
 80036f6:	4618      	mov	r0, r3
 80036f8:	370c      	adds	r7, #12
 80036fa:	46bd      	mov	sp, r7
 80036fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003700:	4770      	bx	lr
	...

08003704 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d101      	bne.n	8003718 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e0cc      	b.n	80038b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003718:	4b68      	ldr	r3, [pc, #416]	@ (80038bc <HAL_RCC_ClockConfig+0x1b8>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 030f 	and.w	r3, r3, #15
 8003720:	683a      	ldr	r2, [r7, #0]
 8003722:	429a      	cmp	r2, r3
 8003724:	d90c      	bls.n	8003740 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003726:	4b65      	ldr	r3, [pc, #404]	@ (80038bc <HAL_RCC_ClockConfig+0x1b8>)
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	b2d2      	uxtb	r2, r2
 800372c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800372e:	4b63      	ldr	r3, [pc, #396]	@ (80038bc <HAL_RCC_ClockConfig+0x1b8>)
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 030f 	and.w	r3, r3, #15
 8003736:	683a      	ldr	r2, [r7, #0]
 8003738:	429a      	cmp	r2, r3
 800373a:	d001      	beq.n	8003740 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	e0b8      	b.n	80038b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0302 	and.w	r3, r3, #2
 8003748:	2b00      	cmp	r3, #0
 800374a:	d020      	beq.n	800378e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0304 	and.w	r3, r3, #4
 8003754:	2b00      	cmp	r3, #0
 8003756:	d005      	beq.n	8003764 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003758:	4b59      	ldr	r3, [pc, #356]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	4a58      	ldr	r2, [pc, #352]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 800375e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003762:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0308 	and.w	r3, r3, #8
 800376c:	2b00      	cmp	r3, #0
 800376e:	d005      	beq.n	800377c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003770:	4b53      	ldr	r3, [pc, #332]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	4a52      	ldr	r2, [pc, #328]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003776:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800377a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800377c:	4b50      	ldr	r3, [pc, #320]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	494d      	ldr	r1, [pc, #308]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 800378a:	4313      	orrs	r3, r2
 800378c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d044      	beq.n	8003824 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d107      	bne.n	80037b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037a2:	4b47      	ldr	r3, [pc, #284]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d119      	bne.n	80037e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e07f      	b.n	80038b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d003      	beq.n	80037c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80037be:	2b03      	cmp	r3, #3
 80037c0:	d107      	bne.n	80037d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037c2:	4b3f      	ldr	r3, [pc, #252]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d109      	bne.n	80037e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e06f      	b.n	80038b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037d2:	4b3b      	ldr	r3, [pc, #236]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e067      	b.n	80038b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80037e2:	4b37      	ldr	r3, [pc, #220]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	f023 0203 	bic.w	r2, r3, #3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	4934      	ldr	r1, [pc, #208]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 80037f0:	4313      	orrs	r3, r2
 80037f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037f4:	f7fe fc32 	bl	800205c <HAL_GetTick>
 80037f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037fa:	e00a      	b.n	8003812 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037fc:	f7fe fc2e 	bl	800205c <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	f241 3288 	movw	r2, #5000	@ 0x1388
 800380a:	4293      	cmp	r3, r2
 800380c:	d901      	bls.n	8003812 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800380e:	2303      	movs	r3, #3
 8003810:	e04f      	b.n	80038b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003812:	4b2b      	ldr	r3, [pc, #172]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	f003 020c 	and.w	r2, r3, #12
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	009b      	lsls	r3, r3, #2
 8003820:	429a      	cmp	r2, r3
 8003822:	d1eb      	bne.n	80037fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003824:	4b25      	ldr	r3, [pc, #148]	@ (80038bc <HAL_RCC_ClockConfig+0x1b8>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 030f 	and.w	r3, r3, #15
 800382c:	683a      	ldr	r2, [r7, #0]
 800382e:	429a      	cmp	r2, r3
 8003830:	d20c      	bcs.n	800384c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003832:	4b22      	ldr	r3, [pc, #136]	@ (80038bc <HAL_RCC_ClockConfig+0x1b8>)
 8003834:	683a      	ldr	r2, [r7, #0]
 8003836:	b2d2      	uxtb	r2, r2
 8003838:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800383a:	4b20      	ldr	r3, [pc, #128]	@ (80038bc <HAL_RCC_ClockConfig+0x1b8>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f003 030f 	and.w	r3, r3, #15
 8003842:	683a      	ldr	r2, [r7, #0]
 8003844:	429a      	cmp	r2, r3
 8003846:	d001      	beq.n	800384c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	e032      	b.n	80038b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2b00      	cmp	r3, #0
 8003856:	d008      	beq.n	800386a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003858:	4b19      	ldr	r3, [pc, #100]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	4916      	ldr	r1, [pc, #88]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003866:	4313      	orrs	r3, r2
 8003868:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0308 	and.w	r3, r3, #8
 8003872:	2b00      	cmp	r3, #0
 8003874:	d009      	beq.n	800388a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003876:	4b12      	ldr	r3, [pc, #72]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	490e      	ldr	r1, [pc, #56]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003886:	4313      	orrs	r3, r2
 8003888:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800388a:	f000 fb7f 	bl	8003f8c <HAL_RCC_GetSysClockFreq>
 800388e:	4602      	mov	r2, r0
 8003890:	4b0b      	ldr	r3, [pc, #44]	@ (80038c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	091b      	lsrs	r3, r3, #4
 8003896:	f003 030f 	and.w	r3, r3, #15
 800389a:	490a      	ldr	r1, [pc, #40]	@ (80038c4 <HAL_RCC_ClockConfig+0x1c0>)
 800389c:	5ccb      	ldrb	r3, [r1, r3]
 800389e:	fa22 f303 	lsr.w	r3, r2, r3
 80038a2:	4a09      	ldr	r2, [pc, #36]	@ (80038c8 <HAL_RCC_ClockConfig+0x1c4>)
 80038a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80038a6:	4b09      	ldr	r3, [pc, #36]	@ (80038cc <HAL_RCC_ClockConfig+0x1c8>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7fe fb92 	bl	8001fd4 <HAL_InitTick>

  return HAL_OK;
 80038b0:	2300      	movs	r3, #0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	40023c00 	.word	0x40023c00
 80038c0:	40023800 	.word	0x40023800
 80038c4:	08008780 	.word	0x08008780
 80038c8:	20000000 	.word	0x20000000
 80038cc:	20000004 	.word	0x20000004

080038d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038d0:	b480      	push	{r7}
 80038d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038d4:	4b03      	ldr	r3, [pc, #12]	@ (80038e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80038d6:	681b      	ldr	r3, [r3, #0]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e0:	4770      	bx	lr
 80038e2:	bf00      	nop
 80038e4:	20000000 	.word	0x20000000

080038e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038ec:	f7ff fff0 	bl	80038d0 <HAL_RCC_GetHCLKFreq>
 80038f0:	4602      	mov	r2, r0
 80038f2:	4b05      	ldr	r3, [pc, #20]	@ (8003908 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038f4:	689b      	ldr	r3, [r3, #8]
 80038f6:	0a9b      	lsrs	r3, r3, #10
 80038f8:	f003 0307 	and.w	r3, r3, #7
 80038fc:	4903      	ldr	r1, [pc, #12]	@ (800390c <HAL_RCC_GetPCLK1Freq+0x24>)
 80038fe:	5ccb      	ldrb	r3, [r1, r3]
 8003900:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003904:	4618      	mov	r0, r3
 8003906:	bd80      	pop	{r7, pc}
 8003908:	40023800 	.word	0x40023800
 800390c:	08008790 	.word	0x08008790

08003910 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003914:	f7ff ffdc 	bl	80038d0 <HAL_RCC_GetHCLKFreq>
 8003918:	4602      	mov	r2, r0
 800391a:	4b05      	ldr	r3, [pc, #20]	@ (8003930 <HAL_RCC_GetPCLK2Freq+0x20>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	0b5b      	lsrs	r3, r3, #13
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	4903      	ldr	r1, [pc, #12]	@ (8003934 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003926:	5ccb      	ldrb	r3, [r1, r3]
 8003928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800392c:	4618      	mov	r0, r3
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40023800 	.word	0x40023800
 8003934:	08008790 	.word	0x08008790

08003938 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b08c      	sub	sp, #48	@ 0x30
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003940:	2300      	movs	r3, #0
 8003942:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmpreg1 = 0U;
 8003944:	2300      	movs	r3, #0
 8003946:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 800394c:	2300      	movs	r3, #0
 800394e:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003950:	2300      	movs	r3, #0
 8003952:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8003954:	2300      	movs	r3, #0
 8003956:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t pllsaiused = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f003 0301 	and.w	r3, r3, #1
 800396c:	2b00      	cmp	r3, #0
 800396e:	d010      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003970:	4b6f      	ldr	r3, [pc, #444]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003972:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003976:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397e:	496c      	ldr	r1, [pc, #432]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800398e:	2301      	movs	r3, #1
 8003990:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d010      	beq.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800399e:	4b64      	ldr	r3, [pc, #400]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80039a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039a4:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ac:	4960      	ldr	r1, [pc, #384]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80039ae:	4313      	orrs	r3, r2
 80039b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80039bc:	2301      	movs	r3, #1
 80039be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0304 	and.w	r3, r3, #4
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d017      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039cc:	4b58      	ldr	r3, [pc, #352]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80039ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80039d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039da:	4955      	ldr	r1, [pc, #340]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80039dc:	4313      	orrs	r3, r2
 80039de:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80039ea:	d101      	bne.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80039ec:	2301      	movs	r3, #1
 80039ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d101      	bne.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80039f8:	2301      	movs	r3, #1
 80039fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f003 0308 	and.w	r3, r3, #8
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d017      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a08:	4b49      	ldr	r3, [pc, #292]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a0e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a16:	4946      	ldr	r1, [pc, #280]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a22:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003a26:	d101      	bne.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d101      	bne.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8003a34:	2301      	movs	r3, #1
 8003a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f003 0320 	and.w	r3, r3, #32
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f000 808a 	beq.w	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a46:	2300      	movs	r3, #0
 8003a48:	60bb      	str	r3, [r7, #8]
 8003a4a:	4b39      	ldr	r3, [pc, #228]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4e:	4a38      	ldr	r2, [pc, #224]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a56:	4b36      	ldr	r3, [pc, #216]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a5e:	60bb      	str	r3, [r7, #8]
 8003a60:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003a62:	4b34      	ldr	r3, [pc, #208]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a33      	ldr	r2, [pc, #204]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003a68:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a6c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a6e:	f7fe faf5 	bl	800205c <HAL_GetTick>
 8003a72:	6278      	str	r0, [r7, #36]	@ 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003a74:	e008      	b.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003a76:	f7fe faf1 	bl	800205c <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b02      	cmp	r3, #2
 8003a82:	d901      	bls.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8003a84:	2303      	movs	r3, #3
 8003a86:	e278      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003a88:	4b2a      	ldr	r3, [pc, #168]	@ (8003b34 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d0f0      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003a94:	4b26      	ldr	r3, [pc, #152]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a9c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003a9e:	6a3b      	ldr	r3, [r7, #32]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d02f      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003aac:	6a3a      	ldr	r2, [r7, #32]
 8003aae:	429a      	cmp	r2, r3
 8003ab0:	d028      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ab2:	4b1f      	ldr	r3, [pc, #124]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aba:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003abc:	4b1e      	ldr	r3, [pc, #120]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003abe:	2201      	movs	r2, #1
 8003ac0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8003b38 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003ac8:	4a19      	ldr	r2, [pc, #100]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ace:	4b18      	ldr	r3, [pc, #96]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad2:	f003 0301 	and.w	r3, r3, #1
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d114      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003ada:	f7fe fabf 	bl	800205c <HAL_GetTick>
 8003ade:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ae0:	e00a      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae2:	f7fe fabb 	bl	800205c <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e240      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003af8:	4b0d      	ldr	r3, [pc, #52]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003afa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d0ee      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003b10:	d114      	bne.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x204>
 8003b12:	4b07      	ldr	r3, [pc, #28]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003b22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b26:	4902      	ldr	r1, [pc, #8]	@ (8003b30 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	608b      	str	r3, [r1, #8]
 8003b2c:	e00c      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8003b2e:	bf00      	nop
 8003b30:	40023800 	.word	0x40023800
 8003b34:	40007000 	.word	0x40007000
 8003b38:	42470e40 	.word	0x42470e40
 8003b3c:	4b4a      	ldr	r3, [pc, #296]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b3e:	689b      	ldr	r3, [r3, #8]
 8003b40:	4a49      	ldr	r2, [pc, #292]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b42:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003b46:	6093      	str	r3, [r2, #8]
 8003b48:	4b47      	ldr	r3, [pc, #284]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b54:	4944      	ldr	r1, [pc, #272]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b56:	4313      	orrs	r3, r2
 8003b58:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0310 	and.w	r3, r3, #16
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d004      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 2058 	ldrb.w	r2, [r3, #88]	@ 0x58
 8003b6c:	4b3f      	ldr	r3, [pc, #252]	@ (8003c6c <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003b6e:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d00a      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003b7c:	4b3a      	ldr	r3, [pc, #232]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b82:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b8a:	4937      	ldr	r1, [pc, #220]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d00a      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003b9e:	4b32      	ldr	r3, [pc, #200]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003ba0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ba4:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bac:	492e      	ldr	r1, [pc, #184]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d011      	beq.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003bc0:	4b29      	ldr	r3, [pc, #164]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003bc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bc6:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bce:	4926      	ldr	r1, [pc, #152]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bda:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bde:	d101      	bne.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003be0:	2301      	movs	r3, #1
 8003be2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d00a      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003bf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bf6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bfe:	491a      	ldr	r1, [pc, #104]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d011      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8003c12:	4b15      	ldr	r3, [pc, #84]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c18:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c20:	4911      	ldr	r1, [pc, #68]	@ (8003c68 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003c22:	4313      	orrs	r3, r2
 8003c24:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c2c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c30:	d101      	bne.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 8003c32:	2301      	movs	r3, #1
 8003c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d005      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c44:	f040 80ff 	bne.w	8003e46 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003c48:	4b09      	ldr	r3, [pc, #36]	@ (8003c70 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003c4e:	f7fe fa05 	bl	800205c <HAL_GetTick>
 8003c52:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c54:	e00e      	b.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003c56:	f7fe fa01 	bl	800205c <HAL_GetTick>
 8003c5a:	4602      	mov	r2, r0
 8003c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5e:	1ad3      	subs	r3, r2, r3
 8003c60:	2b02      	cmp	r3, #2
 8003c62:	d907      	bls.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e188      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003c68:	40023800 	.word	0x40023800
 8003c6c:	424711e0 	.word	0x424711e0
 8003c70:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c74:	4b7e      	ldr	r3, [pc, #504]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d1ea      	bne.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0301 	and.w	r3, r3, #1
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d003      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d009      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d028      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d124      	bne.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003ca8:	4b71      	ldr	r3, [pc, #452]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003caa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cae:	0c1b      	lsrs	r3, r3, #16
 8003cb0:	f003 0303 	and.w	r3, r3, #3
 8003cb4:	3301      	adds	r3, #1
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003cba:	4b6d      	ldr	r3, [pc, #436]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003cbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cc0:	0e1b      	lsrs	r3, r3, #24
 8003cc2:	f003 030f 	and.w	r3, r3, #15
 8003cc6:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	019b      	lsls	r3, r3, #6
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	085b      	lsrs	r3, r3, #1
 8003cd8:	3b01      	subs	r3, #1
 8003cda:	041b      	lsls	r3, r3, #16
 8003cdc:	431a      	orrs	r2, r3
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	061b      	lsls	r3, r3, #24
 8003ce2:	431a      	orrs	r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	695b      	ldr	r3, [r3, #20]
 8003ce8:	071b      	lsls	r3, r3, #28
 8003cea:	4961      	ldr	r1, [pc, #388]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 0304 	and.w	r3, r3, #4
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d004      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d06:	d00a      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d035      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d1c:	d130      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003d1e:	4b54      	ldr	r3, [pc, #336]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d24:	0c1b      	lsrs	r3, r3, #16
 8003d26:	f003 0303 	and.w	r3, r3, #3
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	005b      	lsls	r3, r3, #1
 8003d2e:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d30:	4b4f      	ldr	r3, [pc, #316]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d32:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d36:	0f1b      	lsrs	r3, r3, #28
 8003d38:	f003 0307 	and.w	r3, r3, #7
 8003d3c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	019b      	lsls	r3, r3, #6
 8003d48:	431a      	orrs	r2, r3
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	085b      	lsrs	r3, r3, #1
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	041b      	lsls	r3, r3, #16
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	061b      	lsls	r3, r3, #24
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	697b      	ldr	r3, [r7, #20]
 8003d5e:	071b      	lsls	r3, r3, #28
 8003d60:	4943      	ldr	r1, [pc, #268]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d68:	4b41      	ldr	r3, [pc, #260]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d6e:	f023 021f 	bic.w	r2, r3, #31
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d76:	3b01      	subs	r3, #1
 8003d78:	493d      	ldr	r1, [pc, #244]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d029      	beq.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d90:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d94:	d124      	bne.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003d96:	4b36      	ldr	r3, [pc, #216]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003d98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d9c:	0c1b      	lsrs	r3, r3, #16
 8003d9e:	f003 0303 	and.w	r3, r3, #3
 8003da2:	3301      	adds	r3, #1
 8003da4:	005b      	lsls	r3, r3, #1
 8003da6:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003da8:	4b31      	ldr	r3, [pc, #196]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003daa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003dae:	0f1b      	lsrs	r3, r3, #28
 8003db0:	f003 0307 	and.w	r3, r3, #7
 8003db4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685a      	ldr	r2, [r3, #4]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	019b      	lsls	r3, r3, #6
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	085b      	lsrs	r3, r3, #1
 8003dc8:	3b01      	subs	r3, #1
 8003dca:	041b      	lsls	r3, r3, #16
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	69bb      	ldr	r3, [r7, #24]
 8003dd0:	061b      	lsls	r3, r3, #24
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	071b      	lsls	r3, r3, #28
 8003dd8:	4925      	ldr	r1, [pc, #148]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d016      	beq.n	8003e1a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685a      	ldr	r2, [r3, #4]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	019b      	lsls	r3, r3, #6
 8003df6:	431a      	orrs	r2, r3
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	3b01      	subs	r3, #1
 8003e00:	041b      	lsls	r3, r3, #16
 8003e02:	431a      	orrs	r2, r3
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	061b      	lsls	r3, r3, #24
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	071b      	lsls	r3, r3, #28
 8003e12:	4917      	ldr	r1, [pc, #92]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003e1a:	4b16      	ldr	r3, [pc, #88]	@ (8003e74 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8003e1c:	2201      	movs	r2, #1
 8003e1e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e20:	f7fe f91c 	bl	800205c <HAL_GetTick>
 8003e24:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e26:	e008      	b.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003e28:	f7fe f918 	bl	800205c <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d901      	bls.n	8003e3a <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e09f      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0f0      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 8003e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	f040 8095 	bne.w	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8003e78 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003e54:	f7fe f902 	bl	800205c <HAL_GetTick>
 8003e58:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e5a:	e00f      	b.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003e5c:	f7fe f8fe 	bl	800205c <HAL_GetTick>
 8003e60:	4602      	mov	r2, r0
 8003e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e64:	1ad3      	subs	r3, r2, r3
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d908      	bls.n	8003e7c <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e6a:	2303      	movs	r3, #3
 8003e6c:	e085      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800
 8003e74:	42470068 	.word	0x42470068
 8003e78:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e7c:	4b41      	ldr	r3, [pc, #260]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e88:	d0e8      	beq.n	8003e5c <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 0304 	and.w	r3, r3, #4
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d003      	beq.n	8003e9e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d009      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d02b      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d127      	bne.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8003eb2:	4b34      	ldr	r3, [pc, #208]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb8:	0c1b      	lsrs	r3, r3, #16
 8003eba:	f003 0303 	and.w	r3, r3, #3
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	699a      	ldr	r2, [r3, #24]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	019b      	lsls	r3, r3, #6
 8003ece:	431a      	orrs	r2, r3
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	085b      	lsrs	r3, r3, #1
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	041b      	lsls	r3, r3, #16
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	061b      	lsls	r3, r3, #24
 8003ee0:	4928      	ldr	r1, [pc, #160]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003ee8:	4b26      	ldr	r3, [pc, #152]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003eea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003eee:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	021b      	lsls	r3, r3, #8
 8003efa:	4922      	ldr	r1, [pc, #136]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d01d      	beq.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x612>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f16:	d118      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003f18:	4b1a      	ldr	r3, [pc, #104]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1e:	0e1b      	lsrs	r3, r3, #24
 8003f20:	f003 030f 	and.w	r3, r3, #15
 8003f24:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	699a      	ldr	r2, [r3, #24]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	019b      	lsls	r3, r3, #6
 8003f30:	431a      	orrs	r2, r3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	085b      	lsrs	r3, r3, #1
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	041b      	lsls	r3, r3, #16
 8003f3c:	431a      	orrs	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	061b      	lsls	r3, r3, #24
 8003f42:	4910      	ldr	r1, [pc, #64]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f44:	4313      	orrs	r3, r2
 8003f46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003f4a:	4b0f      	ldr	r3, [pc, #60]	@ (8003f88 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003f50:	f7fe f884 	bl	800205c <HAL_GetTick>
 8003f54:	6278      	str	r0, [r7, #36]	@ 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f56:	e008      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003f58:	f7fe f880 	bl	800205c <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	2b02      	cmp	r3, #2
 8003f64:	d901      	bls.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e007      	b.n	8003f7a <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f6a:	4b06      	ldr	r3, [pc, #24]	@ (8003f84 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f76:	d1ef      	bne.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3730      	adds	r7, #48	@ 0x30
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	40023800 	.word	0x40023800
 8003f88:	42470070 	.word	0x42470070

08003f8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f90:	b0ae      	sub	sp, #184	@ 0xb8
 8003f92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f94:	2300      	movs	r3, #0
 8003f96:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fb2:	4bcb      	ldr	r3, [pc, #812]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	f003 030c 	and.w	r3, r3, #12
 8003fba:	2b0c      	cmp	r3, #12
 8003fbc:	f200 8206 	bhi.w	80043cc <HAL_RCC_GetSysClockFreq+0x440>
 8003fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8003fc8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fc6:	bf00      	nop
 8003fc8:	08003ffd 	.word	0x08003ffd
 8003fcc:	080043cd 	.word	0x080043cd
 8003fd0:	080043cd 	.word	0x080043cd
 8003fd4:	080043cd 	.word	0x080043cd
 8003fd8:	08004005 	.word	0x08004005
 8003fdc:	080043cd 	.word	0x080043cd
 8003fe0:	080043cd 	.word	0x080043cd
 8003fe4:	080043cd 	.word	0x080043cd
 8003fe8:	0800400d 	.word	0x0800400d
 8003fec:	080043cd 	.word	0x080043cd
 8003ff0:	080043cd 	.word	0x080043cd
 8003ff4:	080043cd 	.word	0x080043cd
 8003ff8:	080041fd 	.word	0x080041fd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ffc:	4bb9      	ldr	r3, [pc, #740]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x358>)
 8003ffe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8004002:	e1e7      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004004:	4bb8      	ldr	r3, [pc, #736]	@ (80042e8 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004006:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800400a:	e1e3      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800400c:	4bb4      	ldr	r3, [pc, #720]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004014:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004018:	4bb1      	ldr	r3, [pc, #708]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004020:	2b00      	cmp	r3, #0
 8004022:	d071      	beq.n	8004108 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004024:	4bae      	ldr	r3, [pc, #696]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	099b      	lsrs	r3, r3, #6
 800402a:	2200      	movs	r2, #0
 800402c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004030:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004034:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004038:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800403c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004040:	2300      	movs	r3, #0
 8004042:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004046:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800404a:	4622      	mov	r2, r4
 800404c:	462b      	mov	r3, r5
 800404e:	f04f 0000 	mov.w	r0, #0
 8004052:	f04f 0100 	mov.w	r1, #0
 8004056:	0159      	lsls	r1, r3, #5
 8004058:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800405c:	0150      	lsls	r0, r2, #5
 800405e:	4602      	mov	r2, r0
 8004060:	460b      	mov	r3, r1
 8004062:	4621      	mov	r1, r4
 8004064:	1a51      	subs	r1, r2, r1
 8004066:	6439      	str	r1, [r7, #64]	@ 0x40
 8004068:	4629      	mov	r1, r5
 800406a:	eb63 0301 	sbc.w	r3, r3, r1
 800406e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004070:	f04f 0200 	mov.w	r2, #0
 8004074:	f04f 0300 	mov.w	r3, #0
 8004078:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 800407c:	4649      	mov	r1, r9
 800407e:	018b      	lsls	r3, r1, #6
 8004080:	4641      	mov	r1, r8
 8004082:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004086:	4641      	mov	r1, r8
 8004088:	018a      	lsls	r2, r1, #6
 800408a:	4641      	mov	r1, r8
 800408c:	1a51      	subs	r1, r2, r1
 800408e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004090:	4649      	mov	r1, r9
 8004092:	eb63 0301 	sbc.w	r3, r3, r1
 8004096:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004098:	f04f 0200 	mov.w	r2, #0
 800409c:	f04f 0300 	mov.w	r3, #0
 80040a0:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80040a4:	4649      	mov	r1, r9
 80040a6:	00cb      	lsls	r3, r1, #3
 80040a8:	4641      	mov	r1, r8
 80040aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040ae:	4641      	mov	r1, r8
 80040b0:	00ca      	lsls	r2, r1, #3
 80040b2:	4610      	mov	r0, r2
 80040b4:	4619      	mov	r1, r3
 80040b6:	4603      	mov	r3, r0
 80040b8:	4622      	mov	r2, r4
 80040ba:	189b      	adds	r3, r3, r2
 80040bc:	633b      	str	r3, [r7, #48]	@ 0x30
 80040be:	462b      	mov	r3, r5
 80040c0:	460a      	mov	r2, r1
 80040c2:	eb42 0303 	adc.w	r3, r2, r3
 80040c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80040c8:	f04f 0200 	mov.w	r2, #0
 80040cc:	f04f 0300 	mov.w	r3, #0
 80040d0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040d4:	4629      	mov	r1, r5
 80040d6:	024b      	lsls	r3, r1, #9
 80040d8:	4621      	mov	r1, r4
 80040da:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040de:	4621      	mov	r1, r4
 80040e0:	024a      	lsls	r2, r1, #9
 80040e2:	4610      	mov	r0, r2
 80040e4:	4619      	mov	r1, r3
 80040e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80040ea:	2200      	movs	r2, #0
 80040ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80040f0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80040f4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80040f8:	f7fc fdc6 	bl	8000c88 <__aeabi_uldivmod>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	4613      	mov	r3, r2
 8004102:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004106:	e067      	b.n	80041d8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004108:	4b75      	ldr	r3, [pc, #468]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	099b      	lsrs	r3, r3, #6
 800410e:	2200      	movs	r2, #0
 8004110:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004114:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004118:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800411c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004120:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004122:	2300      	movs	r3, #0
 8004124:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004126:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800412a:	4622      	mov	r2, r4
 800412c:	462b      	mov	r3, r5
 800412e:	f04f 0000 	mov.w	r0, #0
 8004132:	f04f 0100 	mov.w	r1, #0
 8004136:	0159      	lsls	r1, r3, #5
 8004138:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800413c:	0150      	lsls	r0, r2, #5
 800413e:	4602      	mov	r2, r0
 8004140:	460b      	mov	r3, r1
 8004142:	4621      	mov	r1, r4
 8004144:	1a51      	subs	r1, r2, r1
 8004146:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004148:	4629      	mov	r1, r5
 800414a:	eb63 0301 	sbc.w	r3, r3, r1
 800414e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004150:	f04f 0200 	mov.w	r2, #0
 8004154:	f04f 0300 	mov.w	r3, #0
 8004158:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 800415c:	4649      	mov	r1, r9
 800415e:	018b      	lsls	r3, r1, #6
 8004160:	4641      	mov	r1, r8
 8004162:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004166:	4641      	mov	r1, r8
 8004168:	018a      	lsls	r2, r1, #6
 800416a:	4641      	mov	r1, r8
 800416c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004170:	4649      	mov	r1, r9
 8004172:	eb63 0b01 	sbc.w	fp, r3, r1
 8004176:	f04f 0200 	mov.w	r2, #0
 800417a:	f04f 0300 	mov.w	r3, #0
 800417e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004182:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004186:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800418a:	4692      	mov	sl, r2
 800418c:	469b      	mov	fp, r3
 800418e:	4623      	mov	r3, r4
 8004190:	eb1a 0303 	adds.w	r3, sl, r3
 8004194:	623b      	str	r3, [r7, #32]
 8004196:	462b      	mov	r3, r5
 8004198:	eb4b 0303 	adc.w	r3, fp, r3
 800419c:	627b      	str	r3, [r7, #36]	@ 0x24
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	f04f 0300 	mov.w	r3, #0
 80041a6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80041aa:	4629      	mov	r1, r5
 80041ac:	028b      	lsls	r3, r1, #10
 80041ae:	4621      	mov	r1, r4
 80041b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041b4:	4621      	mov	r1, r4
 80041b6:	028a      	lsls	r2, r1, #10
 80041b8:	4610      	mov	r0, r2
 80041ba:	4619      	mov	r1, r3
 80041bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80041c0:	2200      	movs	r2, #0
 80041c2:	673b      	str	r3, [r7, #112]	@ 0x70
 80041c4:	677a      	str	r2, [r7, #116]	@ 0x74
 80041c6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80041ca:	f7fc fd5d 	bl	8000c88 <__aeabi_uldivmod>
 80041ce:	4602      	mov	r2, r0
 80041d0:	460b      	mov	r3, r1
 80041d2:	4613      	mov	r3, r2
 80041d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041d8:	4b41      	ldr	r3, [pc, #260]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 80041da:	685b      	ldr	r3, [r3, #4]
 80041dc:	0c1b      	lsrs	r3, r3, #16
 80041de:	f003 0303 	and.w	r3, r3, #3
 80041e2:	3301      	adds	r3, #1
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 80041ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041ee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80041f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80041fa:	e0eb      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041fc:	4b38      	ldr	r3, [pc, #224]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004204:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004208:	4b35      	ldr	r3, [pc, #212]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d06b      	beq.n	80042ec <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004214:	4b32      	ldr	r3, [pc, #200]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	099b      	lsrs	r3, r3, #6
 800421a:	2200      	movs	r2, #0
 800421c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800421e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004220:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004222:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004226:	663b      	str	r3, [r7, #96]	@ 0x60
 8004228:	2300      	movs	r3, #0
 800422a:	667b      	str	r3, [r7, #100]	@ 0x64
 800422c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004230:	4622      	mov	r2, r4
 8004232:	462b      	mov	r3, r5
 8004234:	f04f 0000 	mov.w	r0, #0
 8004238:	f04f 0100 	mov.w	r1, #0
 800423c:	0159      	lsls	r1, r3, #5
 800423e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004242:	0150      	lsls	r0, r2, #5
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	4621      	mov	r1, r4
 800424a:	1a51      	subs	r1, r2, r1
 800424c:	61b9      	str	r1, [r7, #24]
 800424e:	4629      	mov	r1, r5
 8004250:	eb63 0301 	sbc.w	r3, r3, r1
 8004254:	61fb      	str	r3, [r7, #28]
 8004256:	f04f 0200 	mov.w	r2, #0
 800425a:	f04f 0300 	mov.w	r3, #0
 800425e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004262:	4659      	mov	r1, fp
 8004264:	018b      	lsls	r3, r1, #6
 8004266:	4651      	mov	r1, sl
 8004268:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800426c:	4651      	mov	r1, sl
 800426e:	018a      	lsls	r2, r1, #6
 8004270:	4651      	mov	r1, sl
 8004272:	ebb2 0801 	subs.w	r8, r2, r1
 8004276:	4659      	mov	r1, fp
 8004278:	eb63 0901 	sbc.w	r9, r3, r1
 800427c:	f04f 0200 	mov.w	r2, #0
 8004280:	f04f 0300 	mov.w	r3, #0
 8004284:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004288:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800428c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004290:	4690      	mov	r8, r2
 8004292:	4699      	mov	r9, r3
 8004294:	4623      	mov	r3, r4
 8004296:	eb18 0303 	adds.w	r3, r8, r3
 800429a:	613b      	str	r3, [r7, #16]
 800429c:	462b      	mov	r3, r5
 800429e:	eb49 0303 	adc.w	r3, r9, r3
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	f04f 0200 	mov.w	r2, #0
 80042a8:	f04f 0300 	mov.w	r3, #0
 80042ac:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80042b0:	4629      	mov	r1, r5
 80042b2:	024b      	lsls	r3, r1, #9
 80042b4:	4621      	mov	r1, r4
 80042b6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80042ba:	4621      	mov	r1, r4
 80042bc:	024a      	lsls	r2, r1, #9
 80042be:	4610      	mov	r0, r2
 80042c0:	4619      	mov	r1, r3
 80042c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80042c6:	2200      	movs	r2, #0
 80042c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042ca:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80042cc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80042d0:	f7fc fcda 	bl	8000c88 <__aeabi_uldivmod>
 80042d4:	4602      	mov	r2, r0
 80042d6:	460b      	mov	r3, r1
 80042d8:	4613      	mov	r3, r2
 80042da:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80042de:	e065      	b.n	80043ac <HAL_RCC_GetSysClockFreq+0x420>
 80042e0:	40023800 	.word	0x40023800
 80042e4:	00f42400 	.word	0x00f42400
 80042e8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042ec:	4b3d      	ldr	r3, [pc, #244]	@ (80043e4 <HAL_RCC_GetSysClockFreq+0x458>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	099b      	lsrs	r3, r3, #6
 80042f2:	2200      	movs	r2, #0
 80042f4:	4618      	mov	r0, r3
 80042f6:	4611      	mov	r1, r2
 80042f8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80042fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80042fe:	2300      	movs	r3, #0
 8004300:	657b      	str	r3, [r7, #84]	@ 0x54
 8004302:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004306:	4642      	mov	r2, r8
 8004308:	464b      	mov	r3, r9
 800430a:	f04f 0000 	mov.w	r0, #0
 800430e:	f04f 0100 	mov.w	r1, #0
 8004312:	0159      	lsls	r1, r3, #5
 8004314:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004318:	0150      	lsls	r0, r2, #5
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	4641      	mov	r1, r8
 8004320:	1a51      	subs	r1, r2, r1
 8004322:	60b9      	str	r1, [r7, #8]
 8004324:	4649      	mov	r1, r9
 8004326:	eb63 0301 	sbc.w	r3, r3, r1
 800432a:	60fb      	str	r3, [r7, #12]
 800432c:	f04f 0200 	mov.w	r2, #0
 8004330:	f04f 0300 	mov.w	r3, #0
 8004334:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004338:	4659      	mov	r1, fp
 800433a:	018b      	lsls	r3, r1, #6
 800433c:	4651      	mov	r1, sl
 800433e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004342:	4651      	mov	r1, sl
 8004344:	018a      	lsls	r2, r1, #6
 8004346:	4651      	mov	r1, sl
 8004348:	1a54      	subs	r4, r2, r1
 800434a:	4659      	mov	r1, fp
 800434c:	eb63 0501 	sbc.w	r5, r3, r1
 8004350:	f04f 0200 	mov.w	r2, #0
 8004354:	f04f 0300 	mov.w	r3, #0
 8004358:	00eb      	lsls	r3, r5, #3
 800435a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800435e:	00e2      	lsls	r2, r4, #3
 8004360:	4614      	mov	r4, r2
 8004362:	461d      	mov	r5, r3
 8004364:	4643      	mov	r3, r8
 8004366:	18e3      	adds	r3, r4, r3
 8004368:	603b      	str	r3, [r7, #0]
 800436a:	464b      	mov	r3, r9
 800436c:	eb45 0303 	adc.w	r3, r5, r3
 8004370:	607b      	str	r3, [r7, #4]
 8004372:	f04f 0200 	mov.w	r2, #0
 8004376:	f04f 0300 	mov.w	r3, #0
 800437a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800437e:	4629      	mov	r1, r5
 8004380:	028b      	lsls	r3, r1, #10
 8004382:	4621      	mov	r1, r4
 8004384:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004388:	4621      	mov	r1, r4
 800438a:	028a      	lsls	r2, r1, #10
 800438c:	4610      	mov	r0, r2
 800438e:	4619      	mov	r1, r3
 8004390:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004394:	2200      	movs	r2, #0
 8004396:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004398:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800439a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800439e:	f7fc fc73 	bl	8000c88 <__aeabi_uldivmod>
 80043a2:	4602      	mov	r2, r0
 80043a4:	460b      	mov	r3, r1
 80043a6:	4613      	mov	r3, r2
 80043a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80043ac:	4b0d      	ldr	r3, [pc, #52]	@ (80043e4 <HAL_RCC_GetSysClockFreq+0x458>)
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	0f1b      	lsrs	r3, r3, #28
 80043b2:	f003 0307 	and.w	r3, r3, #7
 80043b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 80043ba:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043be:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80043c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80043ca:	e003      	b.n	80043d4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80043cc:	4b06      	ldr	r3, [pc, #24]	@ (80043e8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80043ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80043d2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043d4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80043d8:	4618      	mov	r0, r3
 80043da:	37b8      	adds	r7, #184	@ 0xb8
 80043dc:	46bd      	mov	sp, r7
 80043de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80043e2:	bf00      	nop
 80043e4:	40023800 	.word	0x40023800
 80043e8:	00f42400 	.word	0x00f42400

080043ec <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b086      	sub	sp, #24
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e28d      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	f000 8083 	beq.w	8004512 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800440c:	4b94      	ldr	r3, [pc, #592]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 800440e:	689b      	ldr	r3, [r3, #8]
 8004410:	f003 030c 	and.w	r3, r3, #12
 8004414:	2b04      	cmp	r3, #4
 8004416:	d019      	beq.n	800444c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004418:	4b91      	ldr	r3, [pc, #580]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004420:	2b08      	cmp	r3, #8
 8004422:	d106      	bne.n	8004432 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004424:	4b8e      	ldr	r3, [pc, #568]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800442c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004430:	d00c      	beq.n	800444c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004432:	4b8b      	ldr	r3, [pc, #556]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800443a:	2b0c      	cmp	r3, #12
 800443c:	d112      	bne.n	8004464 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800443e:	4b88      	ldr	r3, [pc, #544]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004446:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800444a:	d10b      	bne.n	8004464 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800444c:	4b84      	ldr	r3, [pc, #528]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d05b      	beq.n	8004510 <HAL_RCC_OscConfig+0x124>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d157      	bne.n	8004510 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e25a      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800446c:	d106      	bne.n	800447c <HAL_RCC_OscConfig+0x90>
 800446e:	4b7c      	ldr	r3, [pc, #496]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a7b      	ldr	r2, [pc, #492]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	e01d      	b.n	80044b8 <HAL_RCC_OscConfig+0xcc>
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004484:	d10c      	bne.n	80044a0 <HAL_RCC_OscConfig+0xb4>
 8004486:	4b76      	ldr	r3, [pc, #472]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a75      	ldr	r2, [pc, #468]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 800448c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004490:	6013      	str	r3, [r2, #0]
 8004492:	4b73      	ldr	r3, [pc, #460]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a72      	ldr	r2, [pc, #456]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004498:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800449c:	6013      	str	r3, [r2, #0]
 800449e:	e00b      	b.n	80044b8 <HAL_RCC_OscConfig+0xcc>
 80044a0:	4b6f      	ldr	r3, [pc, #444]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a6e      	ldr	r2, [pc, #440]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80044a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044aa:	6013      	str	r3, [r2, #0]
 80044ac:	4b6c      	ldr	r3, [pc, #432]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	4a6b      	ldr	r2, [pc, #428]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80044b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d013      	beq.n	80044e8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c0:	f7fd fdcc 	bl	800205c <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044c6:	e008      	b.n	80044da <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044c8:	f7fd fdc8 	bl	800205c <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b64      	cmp	r3, #100	@ 0x64
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e21f      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044da:	4b61      	ldr	r3, [pc, #388]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d0f0      	beq.n	80044c8 <HAL_RCC_OscConfig+0xdc>
 80044e6:	e014      	b.n	8004512 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e8:	f7fd fdb8 	bl	800205c <HAL_GetTick>
 80044ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044ee:	e008      	b.n	8004502 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044f0:	f7fd fdb4 	bl	800205c <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	2b64      	cmp	r3, #100	@ 0x64
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e20b      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004502:	4b57      	ldr	r3, [pc, #348]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d1f0      	bne.n	80044f0 <HAL_RCC_OscConfig+0x104>
 800450e:	e000      	b.n	8004512 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004510:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d06f      	beq.n	80045fe <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800451e:	4b50      	ldr	r3, [pc, #320]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	f003 030c 	and.w	r3, r3, #12
 8004526:	2b00      	cmp	r3, #0
 8004528:	d017      	beq.n	800455a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800452a:	4b4d      	ldr	r3, [pc, #308]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004532:	2b08      	cmp	r3, #8
 8004534:	d105      	bne.n	8004542 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004536:	4b4a      	ldr	r3, [pc, #296]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00b      	beq.n	800455a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004542:	4b47      	ldr	r3, [pc, #284]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800454a:	2b0c      	cmp	r3, #12
 800454c:	d11c      	bne.n	8004588 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800454e:	4b44      	ldr	r3, [pc, #272]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004550:	685b      	ldr	r3, [r3, #4]
 8004552:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004556:	2b00      	cmp	r3, #0
 8004558:	d116      	bne.n	8004588 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800455a:	4b41      	ldr	r3, [pc, #260]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b00      	cmp	r3, #0
 8004564:	d005      	beq.n	8004572 <HAL_RCC_OscConfig+0x186>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	2b01      	cmp	r3, #1
 800456c:	d001      	beq.n	8004572 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e1d3      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004572:	4b3b      	ldr	r3, [pc, #236]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	691b      	ldr	r3, [r3, #16]
 800457e:	00db      	lsls	r3, r3, #3
 8004580:	4937      	ldr	r1, [pc, #220]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004582:	4313      	orrs	r3, r2
 8004584:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004586:	e03a      	b.n	80045fe <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d020      	beq.n	80045d2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004590:	4b34      	ldr	r3, [pc, #208]	@ (8004664 <HAL_RCC_OscConfig+0x278>)
 8004592:	2201      	movs	r2, #1
 8004594:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004596:	f7fd fd61 	bl	800205c <HAL_GetTick>
 800459a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800459c:	e008      	b.n	80045b0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800459e:	f7fd fd5d 	bl	800205c <HAL_GetTick>
 80045a2:	4602      	mov	r2, r0
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	1ad3      	subs	r3, r2, r3
 80045a8:	2b02      	cmp	r3, #2
 80045aa:	d901      	bls.n	80045b0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80045ac:	2303      	movs	r3, #3
 80045ae:	e1b4      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045b0:	4b2b      	ldr	r3, [pc, #172]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f003 0302 	and.w	r3, r3, #2
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d0f0      	beq.n	800459e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045bc:	4b28      	ldr	r3, [pc, #160]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	691b      	ldr	r3, [r3, #16]
 80045c8:	00db      	lsls	r3, r3, #3
 80045ca:	4925      	ldr	r1, [pc, #148]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80045cc:	4313      	orrs	r3, r2
 80045ce:	600b      	str	r3, [r1, #0]
 80045d0:	e015      	b.n	80045fe <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045d2:	4b24      	ldr	r3, [pc, #144]	@ (8004664 <HAL_RCC_OscConfig+0x278>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d8:	f7fd fd40 	bl	800205c <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045de:	e008      	b.n	80045f2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045e0:	f7fd fd3c 	bl	800205c <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d901      	bls.n	80045f2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e193      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045f2:	4b1b      	ldr	r3, [pc, #108]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d1f0      	bne.n	80045e0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 0308 	and.w	r3, r3, #8
 8004606:	2b00      	cmp	r3, #0
 8004608:	d036      	beq.n	8004678 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d016      	beq.n	8004640 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004612:	4b15      	ldr	r3, [pc, #84]	@ (8004668 <HAL_RCC_OscConfig+0x27c>)
 8004614:	2201      	movs	r2, #1
 8004616:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004618:	f7fd fd20 	bl	800205c <HAL_GetTick>
 800461c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800461e:	e008      	b.n	8004632 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004620:	f7fd fd1c 	bl	800205c <HAL_GetTick>
 8004624:	4602      	mov	r2, r0
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	1ad3      	subs	r3, r2, r3
 800462a:	2b02      	cmp	r3, #2
 800462c:	d901      	bls.n	8004632 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800462e:	2303      	movs	r3, #3
 8004630:	e173      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004632:	4b0b      	ldr	r3, [pc, #44]	@ (8004660 <HAL_RCC_OscConfig+0x274>)
 8004634:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004636:	f003 0302 	and.w	r3, r3, #2
 800463a:	2b00      	cmp	r3, #0
 800463c:	d0f0      	beq.n	8004620 <HAL_RCC_OscConfig+0x234>
 800463e:	e01b      	b.n	8004678 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004640:	4b09      	ldr	r3, [pc, #36]	@ (8004668 <HAL_RCC_OscConfig+0x27c>)
 8004642:	2200      	movs	r2, #0
 8004644:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004646:	f7fd fd09 	bl	800205c <HAL_GetTick>
 800464a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800464c:	e00e      	b.n	800466c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800464e:	f7fd fd05 	bl	800205c <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	2b02      	cmp	r3, #2
 800465a:	d907      	bls.n	800466c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800465c:	2303      	movs	r3, #3
 800465e:	e15c      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
 8004660:	40023800 	.word	0x40023800
 8004664:	42470000 	.word	0x42470000
 8004668:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800466c:	4b8a      	ldr	r3, [pc, #552]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800466e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d1ea      	bne.n	800464e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	2b00      	cmp	r3, #0
 8004682:	f000 8097 	beq.w	80047b4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004686:	2300      	movs	r3, #0
 8004688:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800468a:	4b83      	ldr	r3, [pc, #524]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10f      	bne.n	80046b6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004696:	2300      	movs	r3, #0
 8004698:	60bb      	str	r3, [r7, #8]
 800469a:	4b7f      	ldr	r3, [pc, #508]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800469c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469e:	4a7e      	ldr	r2, [pc, #504]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80046a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80046a6:	4b7c      	ldr	r3, [pc, #496]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80046a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ae:	60bb      	str	r3, [r7, #8]
 80046b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046b2:	2301      	movs	r3, #1
 80046b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046b6:	4b79      	ldr	r3, [pc, #484]	@ (800489c <HAL_RCC_OscConfig+0x4b0>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d118      	bne.n	80046f4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046c2:	4b76      	ldr	r3, [pc, #472]	@ (800489c <HAL_RCC_OscConfig+0x4b0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4a75      	ldr	r2, [pc, #468]	@ (800489c <HAL_RCC_OscConfig+0x4b0>)
 80046c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046ce:	f7fd fcc5 	bl	800205c <HAL_GetTick>
 80046d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046d4:	e008      	b.n	80046e8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d6:	f7fd fcc1 	bl	800205c <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	693b      	ldr	r3, [r7, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d901      	bls.n	80046e8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e118      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e8:	4b6c      	ldr	r3, [pc, #432]	@ (800489c <HAL_RCC_OscConfig+0x4b0>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d0f0      	beq.n	80046d6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	2b01      	cmp	r3, #1
 80046fa:	d106      	bne.n	800470a <HAL_RCC_OscConfig+0x31e>
 80046fc:	4b66      	ldr	r3, [pc, #408]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80046fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004700:	4a65      	ldr	r2, [pc, #404]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004702:	f043 0301 	orr.w	r3, r3, #1
 8004706:	6713      	str	r3, [r2, #112]	@ 0x70
 8004708:	e01c      	b.n	8004744 <HAL_RCC_OscConfig+0x358>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	2b05      	cmp	r3, #5
 8004710:	d10c      	bne.n	800472c <HAL_RCC_OscConfig+0x340>
 8004712:	4b61      	ldr	r3, [pc, #388]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004716:	4a60      	ldr	r2, [pc, #384]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004718:	f043 0304 	orr.w	r3, r3, #4
 800471c:	6713      	str	r3, [r2, #112]	@ 0x70
 800471e:	4b5e      	ldr	r3, [pc, #376]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004722:	4a5d      	ldr	r2, [pc, #372]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004724:	f043 0301 	orr.w	r3, r3, #1
 8004728:	6713      	str	r3, [r2, #112]	@ 0x70
 800472a:	e00b      	b.n	8004744 <HAL_RCC_OscConfig+0x358>
 800472c:	4b5a      	ldr	r3, [pc, #360]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800472e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004730:	4a59      	ldr	r2, [pc, #356]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004732:	f023 0301 	bic.w	r3, r3, #1
 8004736:	6713      	str	r3, [r2, #112]	@ 0x70
 8004738:	4b57      	ldr	r3, [pc, #348]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800473a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800473c:	4a56      	ldr	r2, [pc, #344]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800473e:	f023 0304 	bic.w	r3, r3, #4
 8004742:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d015      	beq.n	8004778 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474c:	f7fd fc86 	bl	800205c <HAL_GetTick>
 8004750:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004752:	e00a      	b.n	800476a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004754:	f7fd fc82 	bl	800205c <HAL_GetTick>
 8004758:	4602      	mov	r2, r0
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	1ad3      	subs	r3, r2, r3
 800475e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004762:	4293      	cmp	r3, r2
 8004764:	d901      	bls.n	800476a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004766:	2303      	movs	r3, #3
 8004768:	e0d7      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476a:	4b4b      	ldr	r3, [pc, #300]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800476c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476e:	f003 0302 	and.w	r3, r3, #2
 8004772:	2b00      	cmp	r3, #0
 8004774:	d0ee      	beq.n	8004754 <HAL_RCC_OscConfig+0x368>
 8004776:	e014      	b.n	80047a2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004778:	f7fd fc70 	bl	800205c <HAL_GetTick>
 800477c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800477e:	e00a      	b.n	8004796 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004780:	f7fd fc6c 	bl	800205c <HAL_GetTick>
 8004784:	4602      	mov	r2, r0
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	1ad3      	subs	r3, r2, r3
 800478a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800478e:	4293      	cmp	r3, r2
 8004790:	d901      	bls.n	8004796 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004792:	2303      	movs	r3, #3
 8004794:	e0c1      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004796:	4b40      	ldr	r3, [pc, #256]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004798:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800479a:	f003 0302 	and.w	r3, r3, #2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d1ee      	bne.n	8004780 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047a2:	7dfb      	ldrb	r3, [r7, #23]
 80047a4:	2b01      	cmp	r3, #1
 80047a6:	d105      	bne.n	80047b4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047a8:	4b3b      	ldr	r3, [pc, #236]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80047aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047ac:	4a3a      	ldr	r2, [pc, #232]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80047ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80047b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 80ad 	beq.w	8004918 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047be:	4b36      	ldr	r3, [pc, #216]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80047c0:	689b      	ldr	r3, [r3, #8]
 80047c2:	f003 030c 	and.w	r3, r3, #12
 80047c6:	2b08      	cmp	r3, #8
 80047c8:	d060      	beq.n	800488c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	699b      	ldr	r3, [r3, #24]
 80047ce:	2b02      	cmp	r3, #2
 80047d0:	d145      	bne.n	800485e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d2:	4b33      	ldr	r3, [pc, #204]	@ (80048a0 <HAL_RCC_OscConfig+0x4b4>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047d8:	f7fd fc40 	bl	800205c <HAL_GetTick>
 80047dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047de:	e008      	b.n	80047f2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e0:	f7fd fc3c 	bl	800205c <HAL_GetTick>
 80047e4:	4602      	mov	r2, r0
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d901      	bls.n	80047f2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80047ee:	2303      	movs	r3, #3
 80047f0:	e093      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f2:	4b29      	ldr	r3, [pc, #164]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1f0      	bne.n	80047e0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	69da      	ldr	r2, [r3, #28]
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	431a      	orrs	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480c:	019b      	lsls	r3, r3, #6
 800480e:	431a      	orrs	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004814:	085b      	lsrs	r3, r3, #1
 8004816:	3b01      	subs	r3, #1
 8004818:	041b      	lsls	r3, r3, #16
 800481a:	431a      	orrs	r2, r3
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004820:	061b      	lsls	r3, r3, #24
 8004822:	431a      	orrs	r2, r3
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004828:	071b      	lsls	r3, r3, #28
 800482a:	491b      	ldr	r1, [pc, #108]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 800482c:	4313      	orrs	r3, r2
 800482e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004830:	4b1b      	ldr	r3, [pc, #108]	@ (80048a0 <HAL_RCC_OscConfig+0x4b4>)
 8004832:	2201      	movs	r2, #1
 8004834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004836:	f7fd fc11 	bl	800205c <HAL_GetTick>
 800483a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800483c:	e008      	b.n	8004850 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800483e:	f7fd fc0d 	bl	800205c <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b02      	cmp	r3, #2
 800484a:	d901      	bls.n	8004850 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e064      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004850:	4b11      	ldr	r3, [pc, #68]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0f0      	beq.n	800483e <HAL_RCC_OscConfig+0x452>
 800485c:	e05c      	b.n	8004918 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800485e:	4b10      	ldr	r3, [pc, #64]	@ (80048a0 <HAL_RCC_OscConfig+0x4b4>)
 8004860:	2200      	movs	r2, #0
 8004862:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004864:	f7fd fbfa 	bl	800205c <HAL_GetTick>
 8004868:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800486a:	e008      	b.n	800487e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800486c:	f7fd fbf6 	bl	800205c <HAL_GetTick>
 8004870:	4602      	mov	r2, r0
 8004872:	693b      	ldr	r3, [r7, #16]
 8004874:	1ad3      	subs	r3, r2, r3
 8004876:	2b02      	cmp	r3, #2
 8004878:	d901      	bls.n	800487e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e04d      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800487e:	4b06      	ldr	r3, [pc, #24]	@ (8004898 <HAL_RCC_OscConfig+0x4ac>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1f0      	bne.n	800486c <HAL_RCC_OscConfig+0x480>
 800488a:	e045      	b.n	8004918 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d107      	bne.n	80048a4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	e040      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
 8004898:	40023800 	.word	0x40023800
 800489c:	40007000 	.word	0x40007000
 80048a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80048a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004924 <HAL_RCC_OscConfig+0x538>)
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	2b01      	cmp	r3, #1
 80048b0:	d030      	beq.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048bc:	429a      	cmp	r2, r3
 80048be:	d129      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048ca:	429a      	cmp	r2, r3
 80048cc:	d122      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048ce:	68fa      	ldr	r2, [r7, #12]
 80048d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048d4:	4013      	ands	r3, r2
 80048d6:	687a      	ldr	r2, [r7, #4]
 80048d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048dc:	4293      	cmp	r3, r2
 80048de:	d119      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ea:	085b      	lsrs	r3, r3, #1
 80048ec:	3b01      	subs	r3, #1
 80048ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d10f      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004900:	429a      	cmp	r2, r3
 8004902:	d107      	bne.n	8004914 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800490e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004910:	429a      	cmp	r2, r3
 8004912:	d001      	beq.n	8004918 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e000      	b.n	800491a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3718      	adds	r7, #24
 800491e:	46bd      	mov	sp, r7
 8004920:	bd80      	pop	{r7, pc}
 8004922:	bf00      	nop
 8004924:	40023800 	.word	0x40023800

08004928 <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e04e      	b.n	80049d8 <HAL_SPDIFRX_Init+0xb0>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2200      	movs	r2, #0
 800494a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f7fd f8fa 	bl	8001b48 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f022 0203 	bic.w	r2, r2, #3
 800496a:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f423 23ef 	bic.w	r3, r3, #489472	@ 0x77800
 800497a:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 800497e:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 8004988:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800498e:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 8004994:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800499a:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 80049a0:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 80049a6:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 80049ac:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 80049b2:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 80049b8:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	4313      	orrs	r3, r2
 80049be:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	68fa      	ldr	r2, [r7, #12]
 80049c6:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 80049d6:	2300      	movs	r3, #0
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3710      	adds	r7, #16
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <HAL_SPDIFRX_ReceiveDataFlow_IT>:
  * @param pData a 32-bit pointer to the Receive data buffer.
  * @param Size number of data sample to be received .
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_ReceiveDataFlow_IT(SPDIFRX_HandleTypeDef *hspdif, uint32_t *pData, uint16_t Size)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	4613      	mov	r3, r2
 80049ec:	80fb      	strh	r3, [r7, #6]
  uint32_t count = SPDIFRX_TIMEOUT_VALUE * (SystemCoreClock / 24U / 1000U);
 80049ee:	4b6c      	ldr	r3, [pc, #432]	@ (8004ba0 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x1c0>)
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	4a6c      	ldr	r2, [pc, #432]	@ (8004ba4 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x1c4>)
 80049f4:	fba2 2303 	umull	r2, r3, r2, r3
 80049f8:	0a5a      	lsrs	r2, r3, #9
 80049fa:	4613      	mov	r3, r2
 80049fc:	041b      	lsls	r3, r3, #16
 80049fe:	1a9b      	subs	r3, r3, r2
 8004a00:	617b      	str	r3, [r7, #20]

  const HAL_SPDIFRX_StateTypeDef tempState = hspdif->State;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004a08:	74fb      	strb	r3, [r7, #19]

  if ((tempState == HAL_SPDIFRX_STATE_READY) || (tempState == HAL_SPDIFRX_STATE_BUSY_CX))
 8004a0a:	7cfb      	ldrb	r3, [r7, #19]
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d003      	beq.n	8004a18 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x38>
 8004a10:	7cfb      	ldrb	r3, [r7, #19]
 8004a12:	2b04      	cmp	r3, #4
 8004a14:	f040 80bc 	bne.w	8004b90 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x1b0>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a18:	68bb      	ldr	r3, [r7, #8]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d002      	beq.n	8004a24 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x44>
 8004a1e:	88fb      	ldrh	r3, [r7, #6]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d101      	bne.n	8004a28 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x48>
    {
      return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e0b4      	b.n	8004b92 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x1b2>
    }

    /* Process Locked */
    __HAL_LOCK(hspdif);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	2b01      	cmp	r3, #1
 8004a32:	d101      	bne.n	8004a38 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x58>
 8004a34:	2302      	movs	r3, #2
 8004a36:	e0ac      	b.n	8004b92 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x1b2>
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    hspdif->pRxBuffPtr = pData;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	68ba      	ldr	r2, [r7, #8]
 8004a44:	62da      	str	r2, [r3, #44]	@ 0x2c
    hspdif->RxXferSize = Size;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	88fa      	ldrh	r2, [r7, #6]
 8004a4a:	869a      	strh	r2, [r3, #52]	@ 0x34
    hspdif->RxXferCount = Size;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	88fa      	ldrh	r2, [r7, #6]
 8004a50:	86da      	strh	r2, [r3, #54]	@ 0x36

    hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if a receive process is ongoing or not */
    hspdif->State = HAL_SPDIFRX_STATE_BUSY_RX;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2203      	movs	r2, #3
 8004a5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    /* Enable the SPDIFRX  PE Error Interrupt */
    __HAL_SPDIFRX_ENABLE_IT(hspdif, SPDIFRX_IT_PERRIE);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	889b      	ldrh	r3, [r3, #4]
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f042 0204 	orr.w	r2, r2, #4
 8004a70:	b292      	uxth	r2, r2
 8004a72:	809a      	strh	r2, [r3, #4]

    /* Enable the SPDIFRX  OVR Error Interrupt */
    __HAL_SPDIFRX_ENABLE_IT(hspdif, SPDIFRX_IT_OVRIE);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	889b      	ldrh	r3, [r3, #4]
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f042 0208 	orr.w	r2, r2, #8
 8004a84:	b292      	uxth	r2, r2
 8004a86:	809a      	strh	r2, [r3, #4]

    /* Enable the SPDIFRX RXNE interrupt */
    __HAL_SPDIFRX_ENABLE_IT(hspdif, SPDIFRX_IT_RXNE);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	889b      	ldrh	r3, [r3, #4]
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f042 0201 	orr.w	r2, r2, #1
 8004a98:	b292      	uxth	r2, r2
 8004a9a:	809a      	strh	r2, [r3, #4]

    if ((SPDIFRX->CR & SPDIFRX_CR_SPDIFEN) != SPDIFRX_STATE_RCV)
 8004a9c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f003 0303 	and.w	r3, r3, #3
 8004aa6:	2b03      	cmp	r3, #3
 8004aa8:	d06c      	beq.n	8004b84 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x1a4>
    {
      /* Start synchronization */
      __HAL_SPDIFRX_SYNC(hspdif);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681a      	ldr	r2, [r3, #0]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f042 0201 	orr.w	r2, r2, #1
 8004ab8:	601a      	str	r2, [r3, #0]

      /* Wait until SYNCD flag is set */
      do
      {
        if (count == 0U)
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d14f      	bne.n	8004b60 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x180>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_RXNE);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	889b      	ldrh	r3, [r3, #4]
 8004ac6:	b29a      	uxth	r2, r3
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f022 0201 	bic.w	r2, r2, #1
 8004ad0:	b292      	uxth	r2, r2
 8004ad2:	809a      	strh	r2, [r3, #4]
          __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_CSRNE);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	889b      	ldrh	r3, [r3, #4]
 8004ada:	b29a      	uxth	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f022 0202 	bic.w	r2, r2, #2
 8004ae4:	b292      	uxth	r2, r2
 8004ae6:	809a      	strh	r2, [r3, #4]
          __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_PERRIE);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	889b      	ldrh	r3, [r3, #4]
 8004aee:	b29a      	uxth	r2, r3
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f022 0204 	bic.w	r2, r2, #4
 8004af8:	b292      	uxth	r2, r2
 8004afa:	809a      	strh	r2, [r3, #4]
          __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_OVRIE);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	889b      	ldrh	r3, [r3, #4]
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f022 0208 	bic.w	r2, r2, #8
 8004b0c:	b292      	uxth	r2, r2
 8004b0e:	809a      	strh	r2, [r3, #4]
          __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_SBLKIE);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	889b      	ldrh	r3, [r3, #4]
 8004b16:	b29a      	uxth	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f022 0210 	bic.w	r2, r2, #16
 8004b20:	b292      	uxth	r2, r2
 8004b22:	809a      	strh	r2, [r3, #4]
          __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_SYNCDIE);
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	889b      	ldrh	r3, [r3, #4]
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f022 0220 	bic.w	r2, r2, #32
 8004b34:	b292      	uxth	r2, r2
 8004b36:	809a      	strh	r2, [r3, #4]
          __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_IFEIE);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	889b      	ldrh	r3, [r3, #4]
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b48:	b292      	uxth	r2, r2
 8004b4a:	809a      	strh	r2, [r3, #4]

          hspdif->State = HAL_SPDIFRX_STATE_READY;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

          /* Process Unlocked */
          __HAL_UNLOCK(hspdif);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 8004b5c:	2303      	movs	r3, #3
 8004b5e:	e018      	b.n	8004b92 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x1b2>
        }
        count--;
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	3b01      	subs	r3, #1
 8004b64:	617b      	str	r3, [r7, #20]
      } while (__HAL_SPDIFRX_GET_FLAG(hspdif, SPDIFRX_FLAG_SYNCD) == RESET);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	f003 0320 	and.w	r3, r3, #32
 8004b70:	2b20      	cmp	r3, #32
 8004b72:	d1a2      	bne.n	8004aba <HAL_SPDIFRX_ReceiveDataFlow_IT+0xda>

      /* Start reception */
      __HAL_SPDIFRX_RCV(hspdif);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f042 0203 	orr.w	r2, r2, #3
 8004b82:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hspdif);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2200      	movs	r2, #0
 8004b88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	e000      	b.n	8004b92 <HAL_SPDIFRX_ReceiveDataFlow_IT+0x1b2>
  }
  else
  {
    return HAL_BUSY;
 8004b90:	2302      	movs	r3, #2
  }
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	371c      	adds	r7, #28
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	20000000 	.word	0x20000000
 8004ba4:	057619f1 	.word	0x057619f1

08004ba8 <HAL_SPDIFRX_IRQHandler>:
  * @brief  This function handles SPDIFRX interrupt request.
  * @param  hspdif SPDIFRX handle
  * @retval HAL status
  */
void HAL_SPDIFRX_IRQHandler(SPDIFRX_HandleTypeDef *hspdif)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  uint32_t itFlag   = hspdif->Instance->SR;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	60fb      	str	r3, [r7, #12]
  uint32_t itSource = hspdif->Instance->IMR;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	889b      	ldrh	r3, [r3, #4]
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	60bb      	str	r3, [r7, #8]

  /* SPDIFRX in mode Data Flow Reception */
  if (((itFlag & SPDIFRX_FLAG_RXNE) == SPDIFRX_FLAG_RXNE) && ((itSource &  SPDIFRX_IT_RXNE) == SPDIFRX_IT_RXNE))
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f003 0301 	and.w	r3, r3, #1
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d00b      	beq.n	8004be4 <HAL_SPDIFRX_IRQHandler+0x3c>
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	f003 0301 	and.w	r3, r3, #1
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d006      	beq.n	8004be4 <HAL_SPDIFRX_IRQHandler+0x3c>
  {
    __HAL_SPDIFRX_CLEAR_IT(hspdif, SPDIFRX_IT_RXNE);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	819a      	strh	r2, [r3, #12]
    SPDIFRX_ReceiveDataFlow_IT(hspdif);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f857 	bl	8004c92 <SPDIFRX_ReceiveDataFlow_IT>
  }

  /* SPDIFRX in mode Control Flow Reception */
  if (((itFlag & SPDIFRX_FLAG_CSRNE) == SPDIFRX_FLAG_CSRNE) && ((itSource &  SPDIFRX_IT_CSRNE) == SPDIFRX_IT_CSRNE))
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d00b      	beq.n	8004c06 <HAL_SPDIFRX_IRQHandler+0x5e>
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d006      	beq.n	8004c06 <HAL_SPDIFRX_IRQHandler+0x5e>
  {
    __HAL_SPDIFRX_CLEAR_IT(hspdif, SPDIFRX_IT_CSRNE);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2202      	movs	r2, #2
 8004bfe:	819a      	strh	r2, [r3, #12]
    SPDIFRX_ReceiveControlFlow_IT(hspdif);
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f000 f87a 	bl	8004cfa <SPDIFRX_ReceiveControlFlow_IT>
  }

  /* SPDIFRX Overrun error interrupt occurred */
  if (((itFlag & SPDIFRX_FLAG_OVR) == SPDIFRX_FLAG_OVR) && ((itSource &  SPDIFRX_IT_OVRIE) == SPDIFRX_IT_OVRIE))
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f003 0308 	and.w	r3, r3, #8
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d011      	beq.n	8004c34 <HAL_SPDIFRX_IRQHandler+0x8c>
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	f003 0308 	and.w	r3, r3, #8
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00c      	beq.n	8004c34 <HAL_SPDIFRX_IRQHandler+0x8c>
  {
    __HAL_SPDIFRX_CLEAR_IT(hspdif, SPDIFRX_IT_OVRIE);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2208      	movs	r2, #8
 8004c20:	819a      	strh	r2, [r3, #12]

    /* Change the SPDIFRX error code */
    hspdif->ErrorCode |= HAL_SPDIFRX_ERROR_OVR;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c26:	f043 0202 	orr.w	r2, r3, #2
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	649a      	str	r2, [r3, #72]	@ 0x48

    /* the transfer is not stopped */
    HAL_SPDIFRX_ErrorCallback(hspdif);
 8004c2e:	6878      	ldr	r0, [r7, #4]
 8004c30:	f000 f825 	bl	8004c7e <HAL_SPDIFRX_ErrorCallback>
  }

  /* SPDIFRX Parity error interrupt occurred */
  if (((itFlag & SPDIFRX_FLAG_PERR) == SPDIFRX_FLAG_PERR) && ((itSource &  SPDIFRX_IT_PERRIE) == SPDIFRX_IT_PERRIE))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f003 0304 	and.w	r3, r3, #4
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d011      	beq.n	8004c62 <HAL_SPDIFRX_IRQHandler+0xba>
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	f003 0304 	and.w	r3, r3, #4
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d00c      	beq.n	8004c62 <HAL_SPDIFRX_IRQHandler+0xba>
  {
    __HAL_SPDIFRX_CLEAR_IT(hspdif, SPDIFRX_IT_PERRIE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	2204      	movs	r2, #4
 8004c4e:	819a      	strh	r2, [r3, #12]

    /* Change the SPDIFRX error code */
    hspdif->ErrorCode |= HAL_SPDIFRX_ERROR_PE;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c54:	f043 0204 	orr.w	r2, r3, #4
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	649a      	str	r2, [r3, #72]	@ 0x48

    /* the transfer is not stopped */
    HAL_SPDIFRX_ErrorCallback(hspdif);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f80e 	bl	8004c7e <HAL_SPDIFRX_ErrorCallback>
  }
}
 8004c62:	bf00      	nop
 8004c64:	3710      	adds	r7, #16
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}

08004c6a <HAL_SPDIFRX_CxCpltCallback>:
  * @brief Rx Transfer (Control flow) completed callbacks
  * @param hspdif SPDIFRX handle
  * @retval None
  */
__weak void HAL_SPDIFRX_CxCpltCallback(SPDIFRX_HandleTypeDef *hspdif)
{
 8004c6a:	b480      	push	{r7}
 8004c6c:	b083      	sub	sp, #12
 8004c6e:	af00      	add	r7, sp, #0
 8004c70:	6078      	str	r0, [r7, #4]
  UNUSED(hspdif);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SPDIFRX_RxCpltCallback could be implemented in the user file
  */
}
 8004c72:	bf00      	nop
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr

08004c7e <HAL_SPDIFRX_ErrorCallback>:
  * @brief SPDIFRX error callbacks
  * @param hspdif SPDIFRX handle
  * @retval None
  */
__weak void HAL_SPDIFRX_ErrorCallback(SPDIFRX_HandleTypeDef *hspdif)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b083      	sub	sp, #12
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  UNUSED(hspdif);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SPDIFRX_ErrorCallback could be implemented in the user file
  */
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <SPDIFRX_ReceiveDataFlow_IT>:
  * @brief Receive an amount of data (Data Flow) with Interrupt
  * @param hspdif SPDIFRX handle
  * @retval None
  */
static void SPDIFRX_ReceiveDataFlow_IT(SPDIFRX_HandleTypeDef *hspdif)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b082      	sub	sp, #8
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hspdif->pRxBuffPtr) = hspdif->Instance->DR;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ca2:	6912      	ldr	r2, [r2, #16]
 8004ca4:	601a      	str	r2, [r3, #0]
  hspdif->pRxBuffPtr++;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004caa:	1d1a      	adds	r2, r3, #4
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspdif->RxXferCount--;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cb4:	b29b      	uxth	r3, r3
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	86da      	strh	r2, [r3, #54]	@ 0x36

  if (hspdif->RxXferCount == 0U)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d114      	bne.n	8004cf2 <SPDIFRX_ReceiveDataFlow_IT+0x60>
  {
    /* Disable RXNE/PE and OVR interrupts */
    __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_OVRIE | SPDIFRX_IT_PERRIE | SPDIFRX_IT_RXNE);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	889b      	ldrh	r3, [r3, #4]
 8004cce:	b29a      	uxth	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f022 020d 	bic.w	r2, r2, #13
 8004cd8:	b292      	uxth	r2, r2
 8004cda:	809a      	strh	r2, [r3, #4]

    hspdif->State = HAL_SPDIFRX_STATE_READY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2201      	movs	r2, #1
 8004ce0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    /* Process Unlocked */
    __HAL_UNLOCK(hspdif);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_SPDIFRX_REGISTER_CALLBACKS == 1)
    hspdif->RxCpltCallback(hspdif);
#else
    HAL_SPDIFRX_RxCpltCallback(hspdif);
 8004cec:	6878      	ldr	r0, [r7, #4]
 8004cee:	f7fc fba5 	bl	800143c <HAL_SPDIFRX_RxCpltCallback>
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */
  }
}
 8004cf2:	bf00      	nop
 8004cf4:	3708      	adds	r7, #8
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}

08004cfa <SPDIFRX_ReceiveControlFlow_IT>:
  * @brief Receive an amount of data (Control Flow) with Interrupt
  * @param hspdif SPDIFRX handle
  * @retval None
  */
static void SPDIFRX_ReceiveControlFlow_IT(SPDIFRX_HandleTypeDef *hspdif)
{
 8004cfa:	b580      	push	{r7, lr}
 8004cfc:	b082      	sub	sp, #8
 8004cfe:	af00      	add	r7, sp, #0
 8004d00:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hspdif->pCsBuffPtr) = hspdif->Instance->CSR;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d0a:	6952      	ldr	r2, [r2, #20]
 8004d0c:	601a      	str	r2, [r3, #0]
  hspdif->pCsBuffPtr++;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d12:	1d1a      	adds	r2, r3, #4
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspdif->CsXferCount--;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	3b01      	subs	r3, #1
 8004d20:	b29a      	uxth	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	875a      	strh	r2, [r3, #58]	@ 0x3a

  if (hspdif->CsXferCount == 0U)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d114      	bne.n	8004d5a <SPDIFRX_ReceiveControlFlow_IT+0x60>
  {
    /* Disable CSRNE interrupt */
    __HAL_SPDIFRX_DISABLE_IT(hspdif, SPDIFRX_IT_CSRNE);
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	889b      	ldrh	r3, [r3, #4]
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f022 0202 	bic.w	r2, r2, #2
 8004d40:	b292      	uxth	r2, r2
 8004d42:	809a      	strh	r2, [r3, #4]

    hspdif->State = HAL_SPDIFRX_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    /* Process Unlocked */
    __HAL_UNLOCK(hspdif);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_SPDIFRX_REGISTER_CALLBACKS == 1)
    hspdif->CxCpltCallback(hspdif);
#else
    HAL_SPDIFRX_CxCpltCallback(hspdif);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f7ff ff88 	bl	8004c6a <HAL_SPDIFRX_CxCpltCallback>
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */
  }
}
 8004d5a:	bf00      	nop
 8004d5c:	3708      	adds	r7, #8
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e03f      	b.n	8004df4 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d106      	bne.n	8004d8e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7fc ff73 	bl	8001c74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2224      	movs	r2, #36	@ 0x24
 8004d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	68da      	ldr	r2, [r3, #12]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004da4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004da6:	6878      	ldr	r0, [r7, #4]
 8004da8:	f000 f828 	bl	8004dfc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	691a      	ldr	r2, [r3, #16]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004dba:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	695a      	ldr	r2, [r3, #20]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004dca:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68da      	ldr	r2, [r3, #12]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004dda:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2220      	movs	r2, #32
 8004de6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2220      	movs	r2, #32
 8004dee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3708      	adds	r7, #8
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dfc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e00:	b0c0      	sub	sp, #256	@ 0x100
 8004e02:	af00      	add	r7, sp, #0
 8004e04:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	691b      	ldr	r3, [r3, #16]
 8004e10:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e18:	68d9      	ldr	r1, [r3, #12]
 8004e1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e1e:	681a      	ldr	r2, [r3, #0]
 8004e20:	ea40 0301 	orr.w	r3, r0, r1
 8004e24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e2a:	689a      	ldr	r2, [r3, #8]
 8004e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	431a      	orrs	r2, r3
 8004e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	431a      	orrs	r2, r3
 8004e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e40:	69db      	ldr	r3, [r3, #28]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	68db      	ldr	r3, [r3, #12]
 8004e50:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e54:	f021 010c 	bic.w	r1, r1, #12
 8004e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e62:	430b      	orrs	r3, r1
 8004e64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e76:	6999      	ldr	r1, [r3, #24]
 8004e78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e7c:	681a      	ldr	r2, [r3, #0]
 8004e7e:	ea40 0301 	orr.w	r3, r0, r1
 8004e82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e88:	681a      	ldr	r2, [r3, #0]
 8004e8a:	4b8f      	ldr	r3, [pc, #572]	@ (80050c8 <UART_SetConfig+0x2cc>)
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d005      	beq.n	8004e9c <UART_SetConfig+0xa0>
 8004e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	4b8d      	ldr	r3, [pc, #564]	@ (80050cc <UART_SetConfig+0x2d0>)
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d104      	bne.n	8004ea6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e9c:	f7fe fd38 	bl	8003910 <HAL_RCC_GetPCLK2Freq>
 8004ea0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004ea4:	e003      	b.n	8004eae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004ea6:	f7fe fd1f 	bl	80038e8 <HAL_RCC_GetPCLK1Freq>
 8004eaa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb2:	69db      	ldr	r3, [r3, #28]
 8004eb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004eb8:	f040 810c 	bne.w	80050d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004ebc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ec6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004eca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004ece:	4622      	mov	r2, r4
 8004ed0:	462b      	mov	r3, r5
 8004ed2:	1891      	adds	r1, r2, r2
 8004ed4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004ed6:	415b      	adcs	r3, r3
 8004ed8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004eda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ede:	4621      	mov	r1, r4
 8004ee0:	eb12 0801 	adds.w	r8, r2, r1
 8004ee4:	4629      	mov	r1, r5
 8004ee6:	eb43 0901 	adc.w	r9, r3, r1
 8004eea:	f04f 0200 	mov.w	r2, #0
 8004eee:	f04f 0300 	mov.w	r3, #0
 8004ef2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ef6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004efa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004efe:	4690      	mov	r8, r2
 8004f00:	4699      	mov	r9, r3
 8004f02:	4623      	mov	r3, r4
 8004f04:	eb18 0303 	adds.w	r3, r8, r3
 8004f08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004f0c:	462b      	mov	r3, r5
 8004f0e:	eb49 0303 	adc.w	r3, r9, r3
 8004f12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004f16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004f22:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004f26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	18db      	adds	r3, r3, r3
 8004f2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f30:	4613      	mov	r3, r2
 8004f32:	eb42 0303 	adc.w	r3, r2, r3
 8004f36:	657b      	str	r3, [r7, #84]	@ 0x54
 8004f38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004f3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004f40:	f7fb fea2 	bl	8000c88 <__aeabi_uldivmod>
 8004f44:	4602      	mov	r2, r0
 8004f46:	460b      	mov	r3, r1
 8004f48:	4b61      	ldr	r3, [pc, #388]	@ (80050d0 <UART_SetConfig+0x2d4>)
 8004f4a:	fba3 2302 	umull	r2, r3, r3, r2
 8004f4e:	095b      	lsrs	r3, r3, #5
 8004f50:	011c      	lsls	r4, r3, #4
 8004f52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f56:	2200      	movs	r2, #0
 8004f58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f5c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f64:	4642      	mov	r2, r8
 8004f66:	464b      	mov	r3, r9
 8004f68:	1891      	adds	r1, r2, r2
 8004f6a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004f6c:	415b      	adcs	r3, r3
 8004f6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f74:	4641      	mov	r1, r8
 8004f76:	eb12 0a01 	adds.w	sl, r2, r1
 8004f7a:	4649      	mov	r1, r9
 8004f7c:	eb43 0b01 	adc.w	fp, r3, r1
 8004f80:	f04f 0200 	mov.w	r2, #0
 8004f84:	f04f 0300 	mov.w	r3, #0
 8004f88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f94:	4692      	mov	sl, r2
 8004f96:	469b      	mov	fp, r3
 8004f98:	4643      	mov	r3, r8
 8004f9a:	eb1a 0303 	adds.w	r3, sl, r3
 8004f9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004fa2:	464b      	mov	r3, r9
 8004fa4:	eb4b 0303 	adc.w	r3, fp, r3
 8004fa8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004fb8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004fbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004fc0:	460b      	mov	r3, r1
 8004fc2:	18db      	adds	r3, r3, r3
 8004fc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	eb42 0303 	adc.w	r3, r2, r3
 8004fcc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004fd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004fd6:	f7fb fe57 	bl	8000c88 <__aeabi_uldivmod>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	460b      	mov	r3, r1
 8004fde:	4611      	mov	r1, r2
 8004fe0:	4b3b      	ldr	r3, [pc, #236]	@ (80050d0 <UART_SetConfig+0x2d4>)
 8004fe2:	fba3 2301 	umull	r2, r3, r3, r1
 8004fe6:	095b      	lsrs	r3, r3, #5
 8004fe8:	2264      	movs	r2, #100	@ 0x64
 8004fea:	fb02 f303 	mul.w	r3, r2, r3
 8004fee:	1acb      	subs	r3, r1, r3
 8004ff0:	00db      	lsls	r3, r3, #3
 8004ff2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004ff6:	4b36      	ldr	r3, [pc, #216]	@ (80050d0 <UART_SetConfig+0x2d4>)
 8004ff8:	fba3 2302 	umull	r2, r3, r3, r2
 8004ffc:	095b      	lsrs	r3, r3, #5
 8004ffe:	005b      	lsls	r3, r3, #1
 8005000:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005004:	441c      	add	r4, r3
 8005006:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800500a:	2200      	movs	r2, #0
 800500c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005010:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005014:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005018:	4642      	mov	r2, r8
 800501a:	464b      	mov	r3, r9
 800501c:	1891      	adds	r1, r2, r2
 800501e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005020:	415b      	adcs	r3, r3
 8005022:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005024:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005028:	4641      	mov	r1, r8
 800502a:	1851      	adds	r1, r2, r1
 800502c:	6339      	str	r1, [r7, #48]	@ 0x30
 800502e:	4649      	mov	r1, r9
 8005030:	414b      	adcs	r3, r1
 8005032:	637b      	str	r3, [r7, #52]	@ 0x34
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	f04f 0300 	mov.w	r3, #0
 800503c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005040:	4659      	mov	r1, fp
 8005042:	00cb      	lsls	r3, r1, #3
 8005044:	4651      	mov	r1, sl
 8005046:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800504a:	4651      	mov	r1, sl
 800504c:	00ca      	lsls	r2, r1, #3
 800504e:	4610      	mov	r0, r2
 8005050:	4619      	mov	r1, r3
 8005052:	4603      	mov	r3, r0
 8005054:	4642      	mov	r2, r8
 8005056:	189b      	adds	r3, r3, r2
 8005058:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800505c:	464b      	mov	r3, r9
 800505e:	460a      	mov	r2, r1
 8005060:	eb42 0303 	adc.w	r3, r2, r3
 8005064:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	2200      	movs	r2, #0
 8005070:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005074:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005078:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800507c:	460b      	mov	r3, r1
 800507e:	18db      	adds	r3, r3, r3
 8005080:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005082:	4613      	mov	r3, r2
 8005084:	eb42 0303 	adc.w	r3, r2, r3
 8005088:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800508a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800508e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005092:	f7fb fdf9 	bl	8000c88 <__aeabi_uldivmod>
 8005096:	4602      	mov	r2, r0
 8005098:	460b      	mov	r3, r1
 800509a:	4b0d      	ldr	r3, [pc, #52]	@ (80050d0 <UART_SetConfig+0x2d4>)
 800509c:	fba3 1302 	umull	r1, r3, r3, r2
 80050a0:	095b      	lsrs	r3, r3, #5
 80050a2:	2164      	movs	r1, #100	@ 0x64
 80050a4:	fb01 f303 	mul.w	r3, r1, r3
 80050a8:	1ad3      	subs	r3, r2, r3
 80050aa:	00db      	lsls	r3, r3, #3
 80050ac:	3332      	adds	r3, #50	@ 0x32
 80050ae:	4a08      	ldr	r2, [pc, #32]	@ (80050d0 <UART_SetConfig+0x2d4>)
 80050b0:	fba2 2303 	umull	r2, r3, r2, r3
 80050b4:	095b      	lsrs	r3, r3, #5
 80050b6:	f003 0207 	and.w	r2, r3, #7
 80050ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	4422      	add	r2, r4
 80050c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80050c4:	e106      	b.n	80052d4 <UART_SetConfig+0x4d8>
 80050c6:	bf00      	nop
 80050c8:	40011000 	.word	0x40011000
 80050cc:	40011400 	.word	0x40011400
 80050d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80050d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050d8:	2200      	movs	r2, #0
 80050da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80050de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80050e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80050e6:	4642      	mov	r2, r8
 80050e8:	464b      	mov	r3, r9
 80050ea:	1891      	adds	r1, r2, r2
 80050ec:	6239      	str	r1, [r7, #32]
 80050ee:	415b      	adcs	r3, r3
 80050f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80050f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050f6:	4641      	mov	r1, r8
 80050f8:	1854      	adds	r4, r2, r1
 80050fa:	4649      	mov	r1, r9
 80050fc:	eb43 0501 	adc.w	r5, r3, r1
 8005100:	f04f 0200 	mov.w	r2, #0
 8005104:	f04f 0300 	mov.w	r3, #0
 8005108:	00eb      	lsls	r3, r5, #3
 800510a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800510e:	00e2      	lsls	r2, r4, #3
 8005110:	4614      	mov	r4, r2
 8005112:	461d      	mov	r5, r3
 8005114:	4643      	mov	r3, r8
 8005116:	18e3      	adds	r3, r4, r3
 8005118:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800511c:	464b      	mov	r3, r9
 800511e:	eb45 0303 	adc.w	r3, r5, r3
 8005122:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005126:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005132:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005136:	f04f 0200 	mov.w	r2, #0
 800513a:	f04f 0300 	mov.w	r3, #0
 800513e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005142:	4629      	mov	r1, r5
 8005144:	008b      	lsls	r3, r1, #2
 8005146:	4621      	mov	r1, r4
 8005148:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800514c:	4621      	mov	r1, r4
 800514e:	008a      	lsls	r2, r1, #2
 8005150:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005154:	f7fb fd98 	bl	8000c88 <__aeabi_uldivmod>
 8005158:	4602      	mov	r2, r0
 800515a:	460b      	mov	r3, r1
 800515c:	4b60      	ldr	r3, [pc, #384]	@ (80052e0 <UART_SetConfig+0x4e4>)
 800515e:	fba3 2302 	umull	r2, r3, r3, r2
 8005162:	095b      	lsrs	r3, r3, #5
 8005164:	011c      	lsls	r4, r3, #4
 8005166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800516a:	2200      	movs	r2, #0
 800516c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005170:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005174:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005178:	4642      	mov	r2, r8
 800517a:	464b      	mov	r3, r9
 800517c:	1891      	adds	r1, r2, r2
 800517e:	61b9      	str	r1, [r7, #24]
 8005180:	415b      	adcs	r3, r3
 8005182:	61fb      	str	r3, [r7, #28]
 8005184:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005188:	4641      	mov	r1, r8
 800518a:	1851      	adds	r1, r2, r1
 800518c:	6139      	str	r1, [r7, #16]
 800518e:	4649      	mov	r1, r9
 8005190:	414b      	adcs	r3, r1
 8005192:	617b      	str	r3, [r7, #20]
 8005194:	f04f 0200 	mov.w	r2, #0
 8005198:	f04f 0300 	mov.w	r3, #0
 800519c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80051a0:	4659      	mov	r1, fp
 80051a2:	00cb      	lsls	r3, r1, #3
 80051a4:	4651      	mov	r1, sl
 80051a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051aa:	4651      	mov	r1, sl
 80051ac:	00ca      	lsls	r2, r1, #3
 80051ae:	4610      	mov	r0, r2
 80051b0:	4619      	mov	r1, r3
 80051b2:	4603      	mov	r3, r0
 80051b4:	4642      	mov	r2, r8
 80051b6:	189b      	adds	r3, r3, r2
 80051b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80051bc:	464b      	mov	r3, r9
 80051be:	460a      	mov	r2, r1
 80051c0:	eb42 0303 	adc.w	r3, r2, r3
 80051c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80051c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	2200      	movs	r2, #0
 80051d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80051d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80051d4:	f04f 0200 	mov.w	r2, #0
 80051d8:	f04f 0300 	mov.w	r3, #0
 80051dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80051e0:	4649      	mov	r1, r9
 80051e2:	008b      	lsls	r3, r1, #2
 80051e4:	4641      	mov	r1, r8
 80051e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051ea:	4641      	mov	r1, r8
 80051ec:	008a      	lsls	r2, r1, #2
 80051ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80051f2:	f7fb fd49 	bl	8000c88 <__aeabi_uldivmod>
 80051f6:	4602      	mov	r2, r0
 80051f8:	460b      	mov	r3, r1
 80051fa:	4611      	mov	r1, r2
 80051fc:	4b38      	ldr	r3, [pc, #224]	@ (80052e0 <UART_SetConfig+0x4e4>)
 80051fe:	fba3 2301 	umull	r2, r3, r3, r1
 8005202:	095b      	lsrs	r3, r3, #5
 8005204:	2264      	movs	r2, #100	@ 0x64
 8005206:	fb02 f303 	mul.w	r3, r2, r3
 800520a:	1acb      	subs	r3, r1, r3
 800520c:	011b      	lsls	r3, r3, #4
 800520e:	3332      	adds	r3, #50	@ 0x32
 8005210:	4a33      	ldr	r2, [pc, #204]	@ (80052e0 <UART_SetConfig+0x4e4>)
 8005212:	fba2 2303 	umull	r2, r3, r2, r3
 8005216:	095b      	lsrs	r3, r3, #5
 8005218:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800521c:	441c      	add	r4, r3
 800521e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005222:	2200      	movs	r2, #0
 8005224:	673b      	str	r3, [r7, #112]	@ 0x70
 8005226:	677a      	str	r2, [r7, #116]	@ 0x74
 8005228:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800522c:	4642      	mov	r2, r8
 800522e:	464b      	mov	r3, r9
 8005230:	1891      	adds	r1, r2, r2
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	415b      	adcs	r3, r3
 8005236:	60fb      	str	r3, [r7, #12]
 8005238:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800523c:	4641      	mov	r1, r8
 800523e:	1851      	adds	r1, r2, r1
 8005240:	6039      	str	r1, [r7, #0]
 8005242:	4649      	mov	r1, r9
 8005244:	414b      	adcs	r3, r1
 8005246:	607b      	str	r3, [r7, #4]
 8005248:	f04f 0200 	mov.w	r2, #0
 800524c:	f04f 0300 	mov.w	r3, #0
 8005250:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005254:	4659      	mov	r1, fp
 8005256:	00cb      	lsls	r3, r1, #3
 8005258:	4651      	mov	r1, sl
 800525a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800525e:	4651      	mov	r1, sl
 8005260:	00ca      	lsls	r2, r1, #3
 8005262:	4610      	mov	r0, r2
 8005264:	4619      	mov	r1, r3
 8005266:	4603      	mov	r3, r0
 8005268:	4642      	mov	r2, r8
 800526a:	189b      	adds	r3, r3, r2
 800526c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800526e:	464b      	mov	r3, r9
 8005270:	460a      	mov	r2, r1
 8005272:	eb42 0303 	adc.w	r3, r2, r3
 8005276:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	663b      	str	r3, [r7, #96]	@ 0x60
 8005282:	667a      	str	r2, [r7, #100]	@ 0x64
 8005284:	f04f 0200 	mov.w	r2, #0
 8005288:	f04f 0300 	mov.w	r3, #0
 800528c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005290:	4649      	mov	r1, r9
 8005292:	008b      	lsls	r3, r1, #2
 8005294:	4641      	mov	r1, r8
 8005296:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800529a:	4641      	mov	r1, r8
 800529c:	008a      	lsls	r2, r1, #2
 800529e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80052a2:	f7fb fcf1 	bl	8000c88 <__aeabi_uldivmod>
 80052a6:	4602      	mov	r2, r0
 80052a8:	460b      	mov	r3, r1
 80052aa:	4b0d      	ldr	r3, [pc, #52]	@ (80052e0 <UART_SetConfig+0x4e4>)
 80052ac:	fba3 1302 	umull	r1, r3, r3, r2
 80052b0:	095b      	lsrs	r3, r3, #5
 80052b2:	2164      	movs	r1, #100	@ 0x64
 80052b4:	fb01 f303 	mul.w	r3, r1, r3
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	011b      	lsls	r3, r3, #4
 80052bc:	3332      	adds	r3, #50	@ 0x32
 80052be:	4a08      	ldr	r2, [pc, #32]	@ (80052e0 <UART_SetConfig+0x4e4>)
 80052c0:	fba2 2303 	umull	r2, r3, r2, r3
 80052c4:	095b      	lsrs	r3, r3, #5
 80052c6:	f003 020f 	and.w	r2, r3, #15
 80052ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	4422      	add	r2, r4
 80052d2:	609a      	str	r2, [r3, #8]
}
 80052d4:	bf00      	nop
 80052d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80052da:	46bd      	mov	sp, r7
 80052dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052e0:	51eb851f 	.word	0x51eb851f

080052e4 <__cvt>:
 80052e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052e8:	ec57 6b10 	vmov	r6, r7, d0
 80052ec:	2f00      	cmp	r7, #0
 80052ee:	460c      	mov	r4, r1
 80052f0:	4619      	mov	r1, r3
 80052f2:	463b      	mov	r3, r7
 80052f4:	bfbb      	ittet	lt
 80052f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80052fa:	461f      	movlt	r7, r3
 80052fc:	2300      	movge	r3, #0
 80052fe:	232d      	movlt	r3, #45	@ 0x2d
 8005300:	700b      	strb	r3, [r1, #0]
 8005302:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005304:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005308:	4691      	mov	r9, r2
 800530a:	f023 0820 	bic.w	r8, r3, #32
 800530e:	bfbc      	itt	lt
 8005310:	4632      	movlt	r2, r6
 8005312:	4616      	movlt	r6, r2
 8005314:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005318:	d005      	beq.n	8005326 <__cvt+0x42>
 800531a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800531e:	d100      	bne.n	8005322 <__cvt+0x3e>
 8005320:	3401      	adds	r4, #1
 8005322:	2102      	movs	r1, #2
 8005324:	e000      	b.n	8005328 <__cvt+0x44>
 8005326:	2103      	movs	r1, #3
 8005328:	ab03      	add	r3, sp, #12
 800532a:	9301      	str	r3, [sp, #4]
 800532c:	ab02      	add	r3, sp, #8
 800532e:	9300      	str	r3, [sp, #0]
 8005330:	ec47 6b10 	vmov	d0, r6, r7
 8005334:	4653      	mov	r3, sl
 8005336:	4622      	mov	r2, r4
 8005338:	f000 fe6e 	bl	8006018 <_dtoa_r>
 800533c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005340:	4605      	mov	r5, r0
 8005342:	d119      	bne.n	8005378 <__cvt+0x94>
 8005344:	f019 0f01 	tst.w	r9, #1
 8005348:	d00e      	beq.n	8005368 <__cvt+0x84>
 800534a:	eb00 0904 	add.w	r9, r0, r4
 800534e:	2200      	movs	r2, #0
 8005350:	2300      	movs	r3, #0
 8005352:	4630      	mov	r0, r6
 8005354:	4639      	mov	r1, r7
 8005356:	f7fb fbd7 	bl	8000b08 <__aeabi_dcmpeq>
 800535a:	b108      	cbz	r0, 8005360 <__cvt+0x7c>
 800535c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005360:	2230      	movs	r2, #48	@ 0x30
 8005362:	9b03      	ldr	r3, [sp, #12]
 8005364:	454b      	cmp	r3, r9
 8005366:	d31e      	bcc.n	80053a6 <__cvt+0xc2>
 8005368:	9b03      	ldr	r3, [sp, #12]
 800536a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800536c:	1b5b      	subs	r3, r3, r5
 800536e:	4628      	mov	r0, r5
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	b004      	add	sp, #16
 8005374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005378:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800537c:	eb00 0904 	add.w	r9, r0, r4
 8005380:	d1e5      	bne.n	800534e <__cvt+0x6a>
 8005382:	7803      	ldrb	r3, [r0, #0]
 8005384:	2b30      	cmp	r3, #48	@ 0x30
 8005386:	d10a      	bne.n	800539e <__cvt+0xba>
 8005388:	2200      	movs	r2, #0
 800538a:	2300      	movs	r3, #0
 800538c:	4630      	mov	r0, r6
 800538e:	4639      	mov	r1, r7
 8005390:	f7fb fbba 	bl	8000b08 <__aeabi_dcmpeq>
 8005394:	b918      	cbnz	r0, 800539e <__cvt+0xba>
 8005396:	f1c4 0401 	rsb	r4, r4, #1
 800539a:	f8ca 4000 	str.w	r4, [sl]
 800539e:	f8da 3000 	ldr.w	r3, [sl]
 80053a2:	4499      	add	r9, r3
 80053a4:	e7d3      	b.n	800534e <__cvt+0x6a>
 80053a6:	1c59      	adds	r1, r3, #1
 80053a8:	9103      	str	r1, [sp, #12]
 80053aa:	701a      	strb	r2, [r3, #0]
 80053ac:	e7d9      	b.n	8005362 <__cvt+0x7e>

080053ae <__exponent>:
 80053ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053b0:	2900      	cmp	r1, #0
 80053b2:	bfba      	itte	lt
 80053b4:	4249      	neglt	r1, r1
 80053b6:	232d      	movlt	r3, #45	@ 0x2d
 80053b8:	232b      	movge	r3, #43	@ 0x2b
 80053ba:	2909      	cmp	r1, #9
 80053bc:	7002      	strb	r2, [r0, #0]
 80053be:	7043      	strb	r3, [r0, #1]
 80053c0:	dd29      	ble.n	8005416 <__exponent+0x68>
 80053c2:	f10d 0307 	add.w	r3, sp, #7
 80053c6:	461d      	mov	r5, r3
 80053c8:	270a      	movs	r7, #10
 80053ca:	461a      	mov	r2, r3
 80053cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80053d0:	fb07 1416 	mls	r4, r7, r6, r1
 80053d4:	3430      	adds	r4, #48	@ 0x30
 80053d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80053da:	460c      	mov	r4, r1
 80053dc:	2c63      	cmp	r4, #99	@ 0x63
 80053de:	f103 33ff 	add.w	r3, r3, #4294967295
 80053e2:	4631      	mov	r1, r6
 80053e4:	dcf1      	bgt.n	80053ca <__exponent+0x1c>
 80053e6:	3130      	adds	r1, #48	@ 0x30
 80053e8:	1e94      	subs	r4, r2, #2
 80053ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80053ee:	1c41      	adds	r1, r0, #1
 80053f0:	4623      	mov	r3, r4
 80053f2:	42ab      	cmp	r3, r5
 80053f4:	d30a      	bcc.n	800540c <__exponent+0x5e>
 80053f6:	f10d 0309 	add.w	r3, sp, #9
 80053fa:	1a9b      	subs	r3, r3, r2
 80053fc:	42ac      	cmp	r4, r5
 80053fe:	bf88      	it	hi
 8005400:	2300      	movhi	r3, #0
 8005402:	3302      	adds	r3, #2
 8005404:	4403      	add	r3, r0
 8005406:	1a18      	subs	r0, r3, r0
 8005408:	b003      	add	sp, #12
 800540a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800540c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005410:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005414:	e7ed      	b.n	80053f2 <__exponent+0x44>
 8005416:	2330      	movs	r3, #48	@ 0x30
 8005418:	3130      	adds	r1, #48	@ 0x30
 800541a:	7083      	strb	r3, [r0, #2]
 800541c:	70c1      	strb	r1, [r0, #3]
 800541e:	1d03      	adds	r3, r0, #4
 8005420:	e7f1      	b.n	8005406 <__exponent+0x58>
	...

08005424 <_printf_float>:
 8005424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005428:	b08d      	sub	sp, #52	@ 0x34
 800542a:	460c      	mov	r4, r1
 800542c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005430:	4616      	mov	r6, r2
 8005432:	461f      	mov	r7, r3
 8005434:	4605      	mov	r5, r0
 8005436:	f000 fcef 	bl	8005e18 <_localeconv_r>
 800543a:	6803      	ldr	r3, [r0, #0]
 800543c:	9304      	str	r3, [sp, #16]
 800543e:	4618      	mov	r0, r3
 8005440:	f7fa ff36 	bl	80002b0 <strlen>
 8005444:	2300      	movs	r3, #0
 8005446:	930a      	str	r3, [sp, #40]	@ 0x28
 8005448:	f8d8 3000 	ldr.w	r3, [r8]
 800544c:	9005      	str	r0, [sp, #20]
 800544e:	3307      	adds	r3, #7
 8005450:	f023 0307 	bic.w	r3, r3, #7
 8005454:	f103 0208 	add.w	r2, r3, #8
 8005458:	f894 a018 	ldrb.w	sl, [r4, #24]
 800545c:	f8d4 b000 	ldr.w	fp, [r4]
 8005460:	f8c8 2000 	str.w	r2, [r8]
 8005464:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005468:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800546c:	9307      	str	r3, [sp, #28]
 800546e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005472:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005476:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800547a:	4b9c      	ldr	r3, [pc, #624]	@ (80056ec <_printf_float+0x2c8>)
 800547c:	f04f 32ff 	mov.w	r2, #4294967295
 8005480:	f7fb fb74 	bl	8000b6c <__aeabi_dcmpun>
 8005484:	bb70      	cbnz	r0, 80054e4 <_printf_float+0xc0>
 8005486:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800548a:	4b98      	ldr	r3, [pc, #608]	@ (80056ec <_printf_float+0x2c8>)
 800548c:	f04f 32ff 	mov.w	r2, #4294967295
 8005490:	f7fb fb4e 	bl	8000b30 <__aeabi_dcmple>
 8005494:	bb30      	cbnz	r0, 80054e4 <_printf_float+0xc0>
 8005496:	2200      	movs	r2, #0
 8005498:	2300      	movs	r3, #0
 800549a:	4640      	mov	r0, r8
 800549c:	4649      	mov	r1, r9
 800549e:	f7fb fb3d 	bl	8000b1c <__aeabi_dcmplt>
 80054a2:	b110      	cbz	r0, 80054aa <_printf_float+0x86>
 80054a4:	232d      	movs	r3, #45	@ 0x2d
 80054a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054aa:	4a91      	ldr	r2, [pc, #580]	@ (80056f0 <_printf_float+0x2cc>)
 80054ac:	4b91      	ldr	r3, [pc, #580]	@ (80056f4 <_printf_float+0x2d0>)
 80054ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80054b2:	bf94      	ite	ls
 80054b4:	4690      	movls	r8, r2
 80054b6:	4698      	movhi	r8, r3
 80054b8:	2303      	movs	r3, #3
 80054ba:	6123      	str	r3, [r4, #16]
 80054bc:	f02b 0304 	bic.w	r3, fp, #4
 80054c0:	6023      	str	r3, [r4, #0]
 80054c2:	f04f 0900 	mov.w	r9, #0
 80054c6:	9700      	str	r7, [sp, #0]
 80054c8:	4633      	mov	r3, r6
 80054ca:	aa0b      	add	r2, sp, #44	@ 0x2c
 80054cc:	4621      	mov	r1, r4
 80054ce:	4628      	mov	r0, r5
 80054d0:	f000 f9d2 	bl	8005878 <_printf_common>
 80054d4:	3001      	adds	r0, #1
 80054d6:	f040 808d 	bne.w	80055f4 <_printf_float+0x1d0>
 80054da:	f04f 30ff 	mov.w	r0, #4294967295
 80054de:	b00d      	add	sp, #52	@ 0x34
 80054e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054e4:	4642      	mov	r2, r8
 80054e6:	464b      	mov	r3, r9
 80054e8:	4640      	mov	r0, r8
 80054ea:	4649      	mov	r1, r9
 80054ec:	f7fb fb3e 	bl	8000b6c <__aeabi_dcmpun>
 80054f0:	b140      	cbz	r0, 8005504 <_printf_float+0xe0>
 80054f2:	464b      	mov	r3, r9
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	bfbc      	itt	lt
 80054f8:	232d      	movlt	r3, #45	@ 0x2d
 80054fa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80054fe:	4a7e      	ldr	r2, [pc, #504]	@ (80056f8 <_printf_float+0x2d4>)
 8005500:	4b7e      	ldr	r3, [pc, #504]	@ (80056fc <_printf_float+0x2d8>)
 8005502:	e7d4      	b.n	80054ae <_printf_float+0x8a>
 8005504:	6863      	ldr	r3, [r4, #4]
 8005506:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800550a:	9206      	str	r2, [sp, #24]
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	d13b      	bne.n	8005588 <_printf_float+0x164>
 8005510:	2306      	movs	r3, #6
 8005512:	6063      	str	r3, [r4, #4]
 8005514:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005518:	2300      	movs	r3, #0
 800551a:	6022      	str	r2, [r4, #0]
 800551c:	9303      	str	r3, [sp, #12]
 800551e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005520:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005524:	ab09      	add	r3, sp, #36	@ 0x24
 8005526:	9300      	str	r3, [sp, #0]
 8005528:	6861      	ldr	r1, [r4, #4]
 800552a:	ec49 8b10 	vmov	d0, r8, r9
 800552e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005532:	4628      	mov	r0, r5
 8005534:	f7ff fed6 	bl	80052e4 <__cvt>
 8005538:	9b06      	ldr	r3, [sp, #24]
 800553a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800553c:	2b47      	cmp	r3, #71	@ 0x47
 800553e:	4680      	mov	r8, r0
 8005540:	d129      	bne.n	8005596 <_printf_float+0x172>
 8005542:	1cc8      	adds	r0, r1, #3
 8005544:	db02      	blt.n	800554c <_printf_float+0x128>
 8005546:	6863      	ldr	r3, [r4, #4]
 8005548:	4299      	cmp	r1, r3
 800554a:	dd41      	ble.n	80055d0 <_printf_float+0x1ac>
 800554c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005550:	fa5f fa8a 	uxtb.w	sl, sl
 8005554:	3901      	subs	r1, #1
 8005556:	4652      	mov	r2, sl
 8005558:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800555c:	9109      	str	r1, [sp, #36]	@ 0x24
 800555e:	f7ff ff26 	bl	80053ae <__exponent>
 8005562:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005564:	1813      	adds	r3, r2, r0
 8005566:	2a01      	cmp	r2, #1
 8005568:	4681      	mov	r9, r0
 800556a:	6123      	str	r3, [r4, #16]
 800556c:	dc02      	bgt.n	8005574 <_printf_float+0x150>
 800556e:	6822      	ldr	r2, [r4, #0]
 8005570:	07d2      	lsls	r2, r2, #31
 8005572:	d501      	bpl.n	8005578 <_printf_float+0x154>
 8005574:	3301      	adds	r3, #1
 8005576:	6123      	str	r3, [r4, #16]
 8005578:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0a2      	beq.n	80054c6 <_printf_float+0xa2>
 8005580:	232d      	movs	r3, #45	@ 0x2d
 8005582:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005586:	e79e      	b.n	80054c6 <_printf_float+0xa2>
 8005588:	9a06      	ldr	r2, [sp, #24]
 800558a:	2a47      	cmp	r2, #71	@ 0x47
 800558c:	d1c2      	bne.n	8005514 <_printf_float+0xf0>
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1c0      	bne.n	8005514 <_printf_float+0xf0>
 8005592:	2301      	movs	r3, #1
 8005594:	e7bd      	b.n	8005512 <_printf_float+0xee>
 8005596:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800559a:	d9db      	bls.n	8005554 <_printf_float+0x130>
 800559c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80055a0:	d118      	bne.n	80055d4 <_printf_float+0x1b0>
 80055a2:	2900      	cmp	r1, #0
 80055a4:	6863      	ldr	r3, [r4, #4]
 80055a6:	dd0b      	ble.n	80055c0 <_printf_float+0x19c>
 80055a8:	6121      	str	r1, [r4, #16]
 80055aa:	b913      	cbnz	r3, 80055b2 <_printf_float+0x18e>
 80055ac:	6822      	ldr	r2, [r4, #0]
 80055ae:	07d0      	lsls	r0, r2, #31
 80055b0:	d502      	bpl.n	80055b8 <_printf_float+0x194>
 80055b2:	3301      	adds	r3, #1
 80055b4:	440b      	add	r3, r1
 80055b6:	6123      	str	r3, [r4, #16]
 80055b8:	65a1      	str	r1, [r4, #88]	@ 0x58
 80055ba:	f04f 0900 	mov.w	r9, #0
 80055be:	e7db      	b.n	8005578 <_printf_float+0x154>
 80055c0:	b913      	cbnz	r3, 80055c8 <_printf_float+0x1a4>
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	07d2      	lsls	r2, r2, #31
 80055c6:	d501      	bpl.n	80055cc <_printf_float+0x1a8>
 80055c8:	3302      	adds	r3, #2
 80055ca:	e7f4      	b.n	80055b6 <_printf_float+0x192>
 80055cc:	2301      	movs	r3, #1
 80055ce:	e7f2      	b.n	80055b6 <_printf_float+0x192>
 80055d0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80055d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80055d6:	4299      	cmp	r1, r3
 80055d8:	db05      	blt.n	80055e6 <_printf_float+0x1c2>
 80055da:	6823      	ldr	r3, [r4, #0]
 80055dc:	6121      	str	r1, [r4, #16]
 80055de:	07d8      	lsls	r0, r3, #31
 80055e0:	d5ea      	bpl.n	80055b8 <_printf_float+0x194>
 80055e2:	1c4b      	adds	r3, r1, #1
 80055e4:	e7e7      	b.n	80055b6 <_printf_float+0x192>
 80055e6:	2900      	cmp	r1, #0
 80055e8:	bfd4      	ite	le
 80055ea:	f1c1 0202 	rsble	r2, r1, #2
 80055ee:	2201      	movgt	r2, #1
 80055f0:	4413      	add	r3, r2
 80055f2:	e7e0      	b.n	80055b6 <_printf_float+0x192>
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	055a      	lsls	r2, r3, #21
 80055f8:	d407      	bmi.n	800560a <_printf_float+0x1e6>
 80055fa:	6923      	ldr	r3, [r4, #16]
 80055fc:	4642      	mov	r2, r8
 80055fe:	4631      	mov	r1, r6
 8005600:	4628      	mov	r0, r5
 8005602:	47b8      	blx	r7
 8005604:	3001      	adds	r0, #1
 8005606:	d12b      	bne.n	8005660 <_printf_float+0x23c>
 8005608:	e767      	b.n	80054da <_printf_float+0xb6>
 800560a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800560e:	f240 80dd 	bls.w	80057cc <_printf_float+0x3a8>
 8005612:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005616:	2200      	movs	r2, #0
 8005618:	2300      	movs	r3, #0
 800561a:	f7fb fa75 	bl	8000b08 <__aeabi_dcmpeq>
 800561e:	2800      	cmp	r0, #0
 8005620:	d033      	beq.n	800568a <_printf_float+0x266>
 8005622:	4a37      	ldr	r2, [pc, #220]	@ (8005700 <_printf_float+0x2dc>)
 8005624:	2301      	movs	r3, #1
 8005626:	4631      	mov	r1, r6
 8005628:	4628      	mov	r0, r5
 800562a:	47b8      	blx	r7
 800562c:	3001      	adds	r0, #1
 800562e:	f43f af54 	beq.w	80054da <_printf_float+0xb6>
 8005632:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005636:	4543      	cmp	r3, r8
 8005638:	db02      	blt.n	8005640 <_printf_float+0x21c>
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	07d8      	lsls	r0, r3, #31
 800563e:	d50f      	bpl.n	8005660 <_printf_float+0x23c>
 8005640:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005644:	4631      	mov	r1, r6
 8005646:	4628      	mov	r0, r5
 8005648:	47b8      	blx	r7
 800564a:	3001      	adds	r0, #1
 800564c:	f43f af45 	beq.w	80054da <_printf_float+0xb6>
 8005650:	f04f 0900 	mov.w	r9, #0
 8005654:	f108 38ff 	add.w	r8, r8, #4294967295
 8005658:	f104 0a1a 	add.w	sl, r4, #26
 800565c:	45c8      	cmp	r8, r9
 800565e:	dc09      	bgt.n	8005674 <_printf_float+0x250>
 8005660:	6823      	ldr	r3, [r4, #0]
 8005662:	079b      	lsls	r3, r3, #30
 8005664:	f100 8103 	bmi.w	800586e <_printf_float+0x44a>
 8005668:	68e0      	ldr	r0, [r4, #12]
 800566a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800566c:	4298      	cmp	r0, r3
 800566e:	bfb8      	it	lt
 8005670:	4618      	movlt	r0, r3
 8005672:	e734      	b.n	80054de <_printf_float+0xba>
 8005674:	2301      	movs	r3, #1
 8005676:	4652      	mov	r2, sl
 8005678:	4631      	mov	r1, r6
 800567a:	4628      	mov	r0, r5
 800567c:	47b8      	blx	r7
 800567e:	3001      	adds	r0, #1
 8005680:	f43f af2b 	beq.w	80054da <_printf_float+0xb6>
 8005684:	f109 0901 	add.w	r9, r9, #1
 8005688:	e7e8      	b.n	800565c <_printf_float+0x238>
 800568a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800568c:	2b00      	cmp	r3, #0
 800568e:	dc39      	bgt.n	8005704 <_printf_float+0x2e0>
 8005690:	4a1b      	ldr	r2, [pc, #108]	@ (8005700 <_printf_float+0x2dc>)
 8005692:	2301      	movs	r3, #1
 8005694:	4631      	mov	r1, r6
 8005696:	4628      	mov	r0, r5
 8005698:	47b8      	blx	r7
 800569a:	3001      	adds	r0, #1
 800569c:	f43f af1d 	beq.w	80054da <_printf_float+0xb6>
 80056a0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80056a4:	ea59 0303 	orrs.w	r3, r9, r3
 80056a8:	d102      	bne.n	80056b0 <_printf_float+0x28c>
 80056aa:	6823      	ldr	r3, [r4, #0]
 80056ac:	07d9      	lsls	r1, r3, #31
 80056ae:	d5d7      	bpl.n	8005660 <_printf_float+0x23c>
 80056b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056b4:	4631      	mov	r1, r6
 80056b6:	4628      	mov	r0, r5
 80056b8:	47b8      	blx	r7
 80056ba:	3001      	adds	r0, #1
 80056bc:	f43f af0d 	beq.w	80054da <_printf_float+0xb6>
 80056c0:	f04f 0a00 	mov.w	sl, #0
 80056c4:	f104 0b1a 	add.w	fp, r4, #26
 80056c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056ca:	425b      	negs	r3, r3
 80056cc:	4553      	cmp	r3, sl
 80056ce:	dc01      	bgt.n	80056d4 <_printf_float+0x2b0>
 80056d0:	464b      	mov	r3, r9
 80056d2:	e793      	b.n	80055fc <_printf_float+0x1d8>
 80056d4:	2301      	movs	r3, #1
 80056d6:	465a      	mov	r2, fp
 80056d8:	4631      	mov	r1, r6
 80056da:	4628      	mov	r0, r5
 80056dc:	47b8      	blx	r7
 80056de:	3001      	adds	r0, #1
 80056e0:	f43f aefb 	beq.w	80054da <_printf_float+0xb6>
 80056e4:	f10a 0a01 	add.w	sl, sl, #1
 80056e8:	e7ee      	b.n	80056c8 <_printf_float+0x2a4>
 80056ea:	bf00      	nop
 80056ec:	7fefffff 	.word	0x7fefffff
 80056f0:	080087a0 	.word	0x080087a0
 80056f4:	080087a4 	.word	0x080087a4
 80056f8:	080087a8 	.word	0x080087a8
 80056fc:	080087ac 	.word	0x080087ac
 8005700:	080087b0 	.word	0x080087b0
 8005704:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005706:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800570a:	4553      	cmp	r3, sl
 800570c:	bfa8      	it	ge
 800570e:	4653      	movge	r3, sl
 8005710:	2b00      	cmp	r3, #0
 8005712:	4699      	mov	r9, r3
 8005714:	dc36      	bgt.n	8005784 <_printf_float+0x360>
 8005716:	f04f 0b00 	mov.w	fp, #0
 800571a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800571e:	f104 021a 	add.w	r2, r4, #26
 8005722:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005724:	9306      	str	r3, [sp, #24]
 8005726:	eba3 0309 	sub.w	r3, r3, r9
 800572a:	455b      	cmp	r3, fp
 800572c:	dc31      	bgt.n	8005792 <_printf_float+0x36e>
 800572e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005730:	459a      	cmp	sl, r3
 8005732:	dc3a      	bgt.n	80057aa <_printf_float+0x386>
 8005734:	6823      	ldr	r3, [r4, #0]
 8005736:	07da      	lsls	r2, r3, #31
 8005738:	d437      	bmi.n	80057aa <_printf_float+0x386>
 800573a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800573c:	ebaa 0903 	sub.w	r9, sl, r3
 8005740:	9b06      	ldr	r3, [sp, #24]
 8005742:	ebaa 0303 	sub.w	r3, sl, r3
 8005746:	4599      	cmp	r9, r3
 8005748:	bfa8      	it	ge
 800574a:	4699      	movge	r9, r3
 800574c:	f1b9 0f00 	cmp.w	r9, #0
 8005750:	dc33      	bgt.n	80057ba <_printf_float+0x396>
 8005752:	f04f 0800 	mov.w	r8, #0
 8005756:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800575a:	f104 0b1a 	add.w	fp, r4, #26
 800575e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005760:	ebaa 0303 	sub.w	r3, sl, r3
 8005764:	eba3 0309 	sub.w	r3, r3, r9
 8005768:	4543      	cmp	r3, r8
 800576a:	f77f af79 	ble.w	8005660 <_printf_float+0x23c>
 800576e:	2301      	movs	r3, #1
 8005770:	465a      	mov	r2, fp
 8005772:	4631      	mov	r1, r6
 8005774:	4628      	mov	r0, r5
 8005776:	47b8      	blx	r7
 8005778:	3001      	adds	r0, #1
 800577a:	f43f aeae 	beq.w	80054da <_printf_float+0xb6>
 800577e:	f108 0801 	add.w	r8, r8, #1
 8005782:	e7ec      	b.n	800575e <_printf_float+0x33a>
 8005784:	4642      	mov	r2, r8
 8005786:	4631      	mov	r1, r6
 8005788:	4628      	mov	r0, r5
 800578a:	47b8      	blx	r7
 800578c:	3001      	adds	r0, #1
 800578e:	d1c2      	bne.n	8005716 <_printf_float+0x2f2>
 8005790:	e6a3      	b.n	80054da <_printf_float+0xb6>
 8005792:	2301      	movs	r3, #1
 8005794:	4631      	mov	r1, r6
 8005796:	4628      	mov	r0, r5
 8005798:	9206      	str	r2, [sp, #24]
 800579a:	47b8      	blx	r7
 800579c:	3001      	adds	r0, #1
 800579e:	f43f ae9c 	beq.w	80054da <_printf_float+0xb6>
 80057a2:	9a06      	ldr	r2, [sp, #24]
 80057a4:	f10b 0b01 	add.w	fp, fp, #1
 80057a8:	e7bb      	b.n	8005722 <_printf_float+0x2fe>
 80057aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ae:	4631      	mov	r1, r6
 80057b0:	4628      	mov	r0, r5
 80057b2:	47b8      	blx	r7
 80057b4:	3001      	adds	r0, #1
 80057b6:	d1c0      	bne.n	800573a <_printf_float+0x316>
 80057b8:	e68f      	b.n	80054da <_printf_float+0xb6>
 80057ba:	9a06      	ldr	r2, [sp, #24]
 80057bc:	464b      	mov	r3, r9
 80057be:	4442      	add	r2, r8
 80057c0:	4631      	mov	r1, r6
 80057c2:	4628      	mov	r0, r5
 80057c4:	47b8      	blx	r7
 80057c6:	3001      	adds	r0, #1
 80057c8:	d1c3      	bne.n	8005752 <_printf_float+0x32e>
 80057ca:	e686      	b.n	80054da <_printf_float+0xb6>
 80057cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80057d0:	f1ba 0f01 	cmp.w	sl, #1
 80057d4:	dc01      	bgt.n	80057da <_printf_float+0x3b6>
 80057d6:	07db      	lsls	r3, r3, #31
 80057d8:	d536      	bpl.n	8005848 <_printf_float+0x424>
 80057da:	2301      	movs	r3, #1
 80057dc:	4642      	mov	r2, r8
 80057de:	4631      	mov	r1, r6
 80057e0:	4628      	mov	r0, r5
 80057e2:	47b8      	blx	r7
 80057e4:	3001      	adds	r0, #1
 80057e6:	f43f ae78 	beq.w	80054da <_printf_float+0xb6>
 80057ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80057ee:	4631      	mov	r1, r6
 80057f0:	4628      	mov	r0, r5
 80057f2:	47b8      	blx	r7
 80057f4:	3001      	adds	r0, #1
 80057f6:	f43f ae70 	beq.w	80054da <_printf_float+0xb6>
 80057fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80057fe:	2200      	movs	r2, #0
 8005800:	2300      	movs	r3, #0
 8005802:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005806:	f7fb f97f 	bl	8000b08 <__aeabi_dcmpeq>
 800580a:	b9c0      	cbnz	r0, 800583e <_printf_float+0x41a>
 800580c:	4653      	mov	r3, sl
 800580e:	f108 0201 	add.w	r2, r8, #1
 8005812:	4631      	mov	r1, r6
 8005814:	4628      	mov	r0, r5
 8005816:	47b8      	blx	r7
 8005818:	3001      	adds	r0, #1
 800581a:	d10c      	bne.n	8005836 <_printf_float+0x412>
 800581c:	e65d      	b.n	80054da <_printf_float+0xb6>
 800581e:	2301      	movs	r3, #1
 8005820:	465a      	mov	r2, fp
 8005822:	4631      	mov	r1, r6
 8005824:	4628      	mov	r0, r5
 8005826:	47b8      	blx	r7
 8005828:	3001      	adds	r0, #1
 800582a:	f43f ae56 	beq.w	80054da <_printf_float+0xb6>
 800582e:	f108 0801 	add.w	r8, r8, #1
 8005832:	45d0      	cmp	r8, sl
 8005834:	dbf3      	blt.n	800581e <_printf_float+0x3fa>
 8005836:	464b      	mov	r3, r9
 8005838:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800583c:	e6df      	b.n	80055fe <_printf_float+0x1da>
 800583e:	f04f 0800 	mov.w	r8, #0
 8005842:	f104 0b1a 	add.w	fp, r4, #26
 8005846:	e7f4      	b.n	8005832 <_printf_float+0x40e>
 8005848:	2301      	movs	r3, #1
 800584a:	4642      	mov	r2, r8
 800584c:	e7e1      	b.n	8005812 <_printf_float+0x3ee>
 800584e:	2301      	movs	r3, #1
 8005850:	464a      	mov	r2, r9
 8005852:	4631      	mov	r1, r6
 8005854:	4628      	mov	r0, r5
 8005856:	47b8      	blx	r7
 8005858:	3001      	adds	r0, #1
 800585a:	f43f ae3e 	beq.w	80054da <_printf_float+0xb6>
 800585e:	f108 0801 	add.w	r8, r8, #1
 8005862:	68e3      	ldr	r3, [r4, #12]
 8005864:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005866:	1a5b      	subs	r3, r3, r1
 8005868:	4543      	cmp	r3, r8
 800586a:	dcf0      	bgt.n	800584e <_printf_float+0x42a>
 800586c:	e6fc      	b.n	8005668 <_printf_float+0x244>
 800586e:	f04f 0800 	mov.w	r8, #0
 8005872:	f104 0919 	add.w	r9, r4, #25
 8005876:	e7f4      	b.n	8005862 <_printf_float+0x43e>

08005878 <_printf_common>:
 8005878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	4616      	mov	r6, r2
 800587e:	4698      	mov	r8, r3
 8005880:	688a      	ldr	r2, [r1, #8]
 8005882:	690b      	ldr	r3, [r1, #16]
 8005884:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005888:	4293      	cmp	r3, r2
 800588a:	bfb8      	it	lt
 800588c:	4613      	movlt	r3, r2
 800588e:	6033      	str	r3, [r6, #0]
 8005890:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005894:	4607      	mov	r7, r0
 8005896:	460c      	mov	r4, r1
 8005898:	b10a      	cbz	r2, 800589e <_printf_common+0x26>
 800589a:	3301      	adds	r3, #1
 800589c:	6033      	str	r3, [r6, #0]
 800589e:	6823      	ldr	r3, [r4, #0]
 80058a0:	0699      	lsls	r1, r3, #26
 80058a2:	bf42      	ittt	mi
 80058a4:	6833      	ldrmi	r3, [r6, #0]
 80058a6:	3302      	addmi	r3, #2
 80058a8:	6033      	strmi	r3, [r6, #0]
 80058aa:	6825      	ldr	r5, [r4, #0]
 80058ac:	f015 0506 	ands.w	r5, r5, #6
 80058b0:	d106      	bne.n	80058c0 <_printf_common+0x48>
 80058b2:	f104 0a19 	add.w	sl, r4, #25
 80058b6:	68e3      	ldr	r3, [r4, #12]
 80058b8:	6832      	ldr	r2, [r6, #0]
 80058ba:	1a9b      	subs	r3, r3, r2
 80058bc:	42ab      	cmp	r3, r5
 80058be:	dc26      	bgt.n	800590e <_printf_common+0x96>
 80058c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058c4:	6822      	ldr	r2, [r4, #0]
 80058c6:	3b00      	subs	r3, #0
 80058c8:	bf18      	it	ne
 80058ca:	2301      	movne	r3, #1
 80058cc:	0692      	lsls	r2, r2, #26
 80058ce:	d42b      	bmi.n	8005928 <_printf_common+0xb0>
 80058d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058d4:	4641      	mov	r1, r8
 80058d6:	4638      	mov	r0, r7
 80058d8:	47c8      	blx	r9
 80058da:	3001      	adds	r0, #1
 80058dc:	d01e      	beq.n	800591c <_printf_common+0xa4>
 80058de:	6823      	ldr	r3, [r4, #0]
 80058e0:	6922      	ldr	r2, [r4, #16]
 80058e2:	f003 0306 	and.w	r3, r3, #6
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	bf02      	ittt	eq
 80058ea:	68e5      	ldreq	r5, [r4, #12]
 80058ec:	6833      	ldreq	r3, [r6, #0]
 80058ee:	1aed      	subeq	r5, r5, r3
 80058f0:	68a3      	ldr	r3, [r4, #8]
 80058f2:	bf0c      	ite	eq
 80058f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058f8:	2500      	movne	r5, #0
 80058fa:	4293      	cmp	r3, r2
 80058fc:	bfc4      	itt	gt
 80058fe:	1a9b      	subgt	r3, r3, r2
 8005900:	18ed      	addgt	r5, r5, r3
 8005902:	2600      	movs	r6, #0
 8005904:	341a      	adds	r4, #26
 8005906:	42b5      	cmp	r5, r6
 8005908:	d11a      	bne.n	8005940 <_printf_common+0xc8>
 800590a:	2000      	movs	r0, #0
 800590c:	e008      	b.n	8005920 <_printf_common+0xa8>
 800590e:	2301      	movs	r3, #1
 8005910:	4652      	mov	r2, sl
 8005912:	4641      	mov	r1, r8
 8005914:	4638      	mov	r0, r7
 8005916:	47c8      	blx	r9
 8005918:	3001      	adds	r0, #1
 800591a:	d103      	bne.n	8005924 <_printf_common+0xac>
 800591c:	f04f 30ff 	mov.w	r0, #4294967295
 8005920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005924:	3501      	adds	r5, #1
 8005926:	e7c6      	b.n	80058b6 <_printf_common+0x3e>
 8005928:	18e1      	adds	r1, r4, r3
 800592a:	1c5a      	adds	r2, r3, #1
 800592c:	2030      	movs	r0, #48	@ 0x30
 800592e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005932:	4422      	add	r2, r4
 8005934:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005938:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800593c:	3302      	adds	r3, #2
 800593e:	e7c7      	b.n	80058d0 <_printf_common+0x58>
 8005940:	2301      	movs	r3, #1
 8005942:	4622      	mov	r2, r4
 8005944:	4641      	mov	r1, r8
 8005946:	4638      	mov	r0, r7
 8005948:	47c8      	blx	r9
 800594a:	3001      	adds	r0, #1
 800594c:	d0e6      	beq.n	800591c <_printf_common+0xa4>
 800594e:	3601      	adds	r6, #1
 8005950:	e7d9      	b.n	8005906 <_printf_common+0x8e>
	...

08005954 <_printf_i>:
 8005954:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005958:	7e0f      	ldrb	r7, [r1, #24]
 800595a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800595c:	2f78      	cmp	r7, #120	@ 0x78
 800595e:	4691      	mov	r9, r2
 8005960:	4680      	mov	r8, r0
 8005962:	460c      	mov	r4, r1
 8005964:	469a      	mov	sl, r3
 8005966:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800596a:	d807      	bhi.n	800597c <_printf_i+0x28>
 800596c:	2f62      	cmp	r7, #98	@ 0x62
 800596e:	d80a      	bhi.n	8005986 <_printf_i+0x32>
 8005970:	2f00      	cmp	r7, #0
 8005972:	f000 80d2 	beq.w	8005b1a <_printf_i+0x1c6>
 8005976:	2f58      	cmp	r7, #88	@ 0x58
 8005978:	f000 80b9 	beq.w	8005aee <_printf_i+0x19a>
 800597c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005980:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005984:	e03a      	b.n	80059fc <_printf_i+0xa8>
 8005986:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800598a:	2b15      	cmp	r3, #21
 800598c:	d8f6      	bhi.n	800597c <_printf_i+0x28>
 800598e:	a101      	add	r1, pc, #4	@ (adr r1, 8005994 <_printf_i+0x40>)
 8005990:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005994:	080059ed 	.word	0x080059ed
 8005998:	08005a01 	.word	0x08005a01
 800599c:	0800597d 	.word	0x0800597d
 80059a0:	0800597d 	.word	0x0800597d
 80059a4:	0800597d 	.word	0x0800597d
 80059a8:	0800597d 	.word	0x0800597d
 80059ac:	08005a01 	.word	0x08005a01
 80059b0:	0800597d 	.word	0x0800597d
 80059b4:	0800597d 	.word	0x0800597d
 80059b8:	0800597d 	.word	0x0800597d
 80059bc:	0800597d 	.word	0x0800597d
 80059c0:	08005b01 	.word	0x08005b01
 80059c4:	08005a2b 	.word	0x08005a2b
 80059c8:	08005abb 	.word	0x08005abb
 80059cc:	0800597d 	.word	0x0800597d
 80059d0:	0800597d 	.word	0x0800597d
 80059d4:	08005b23 	.word	0x08005b23
 80059d8:	0800597d 	.word	0x0800597d
 80059dc:	08005a2b 	.word	0x08005a2b
 80059e0:	0800597d 	.word	0x0800597d
 80059e4:	0800597d 	.word	0x0800597d
 80059e8:	08005ac3 	.word	0x08005ac3
 80059ec:	6833      	ldr	r3, [r6, #0]
 80059ee:	1d1a      	adds	r2, r3, #4
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	6032      	str	r2, [r6, #0]
 80059f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059fc:	2301      	movs	r3, #1
 80059fe:	e09d      	b.n	8005b3c <_printf_i+0x1e8>
 8005a00:	6833      	ldr	r3, [r6, #0]
 8005a02:	6820      	ldr	r0, [r4, #0]
 8005a04:	1d19      	adds	r1, r3, #4
 8005a06:	6031      	str	r1, [r6, #0]
 8005a08:	0606      	lsls	r6, r0, #24
 8005a0a:	d501      	bpl.n	8005a10 <_printf_i+0xbc>
 8005a0c:	681d      	ldr	r5, [r3, #0]
 8005a0e:	e003      	b.n	8005a18 <_printf_i+0xc4>
 8005a10:	0645      	lsls	r5, r0, #25
 8005a12:	d5fb      	bpl.n	8005a0c <_printf_i+0xb8>
 8005a14:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a18:	2d00      	cmp	r5, #0
 8005a1a:	da03      	bge.n	8005a24 <_printf_i+0xd0>
 8005a1c:	232d      	movs	r3, #45	@ 0x2d
 8005a1e:	426d      	negs	r5, r5
 8005a20:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a24:	4859      	ldr	r0, [pc, #356]	@ (8005b8c <_printf_i+0x238>)
 8005a26:	230a      	movs	r3, #10
 8005a28:	e011      	b.n	8005a4e <_printf_i+0xfa>
 8005a2a:	6821      	ldr	r1, [r4, #0]
 8005a2c:	6833      	ldr	r3, [r6, #0]
 8005a2e:	0608      	lsls	r0, r1, #24
 8005a30:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a34:	d402      	bmi.n	8005a3c <_printf_i+0xe8>
 8005a36:	0649      	lsls	r1, r1, #25
 8005a38:	bf48      	it	mi
 8005a3a:	b2ad      	uxthmi	r5, r5
 8005a3c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a3e:	4853      	ldr	r0, [pc, #332]	@ (8005b8c <_printf_i+0x238>)
 8005a40:	6033      	str	r3, [r6, #0]
 8005a42:	bf14      	ite	ne
 8005a44:	230a      	movne	r3, #10
 8005a46:	2308      	moveq	r3, #8
 8005a48:	2100      	movs	r1, #0
 8005a4a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a4e:	6866      	ldr	r6, [r4, #4]
 8005a50:	60a6      	str	r6, [r4, #8]
 8005a52:	2e00      	cmp	r6, #0
 8005a54:	bfa2      	ittt	ge
 8005a56:	6821      	ldrge	r1, [r4, #0]
 8005a58:	f021 0104 	bicge.w	r1, r1, #4
 8005a5c:	6021      	strge	r1, [r4, #0]
 8005a5e:	b90d      	cbnz	r5, 8005a64 <_printf_i+0x110>
 8005a60:	2e00      	cmp	r6, #0
 8005a62:	d04b      	beq.n	8005afc <_printf_i+0x1a8>
 8005a64:	4616      	mov	r6, r2
 8005a66:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a6a:	fb03 5711 	mls	r7, r3, r1, r5
 8005a6e:	5dc7      	ldrb	r7, [r0, r7]
 8005a70:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a74:	462f      	mov	r7, r5
 8005a76:	42bb      	cmp	r3, r7
 8005a78:	460d      	mov	r5, r1
 8005a7a:	d9f4      	bls.n	8005a66 <_printf_i+0x112>
 8005a7c:	2b08      	cmp	r3, #8
 8005a7e:	d10b      	bne.n	8005a98 <_printf_i+0x144>
 8005a80:	6823      	ldr	r3, [r4, #0]
 8005a82:	07df      	lsls	r7, r3, #31
 8005a84:	d508      	bpl.n	8005a98 <_printf_i+0x144>
 8005a86:	6923      	ldr	r3, [r4, #16]
 8005a88:	6861      	ldr	r1, [r4, #4]
 8005a8a:	4299      	cmp	r1, r3
 8005a8c:	bfde      	ittt	le
 8005a8e:	2330      	movle	r3, #48	@ 0x30
 8005a90:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a94:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a98:	1b92      	subs	r2, r2, r6
 8005a9a:	6122      	str	r2, [r4, #16]
 8005a9c:	f8cd a000 	str.w	sl, [sp]
 8005aa0:	464b      	mov	r3, r9
 8005aa2:	aa03      	add	r2, sp, #12
 8005aa4:	4621      	mov	r1, r4
 8005aa6:	4640      	mov	r0, r8
 8005aa8:	f7ff fee6 	bl	8005878 <_printf_common>
 8005aac:	3001      	adds	r0, #1
 8005aae:	d14a      	bne.n	8005b46 <_printf_i+0x1f2>
 8005ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ab4:	b004      	add	sp, #16
 8005ab6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aba:	6823      	ldr	r3, [r4, #0]
 8005abc:	f043 0320 	orr.w	r3, r3, #32
 8005ac0:	6023      	str	r3, [r4, #0]
 8005ac2:	4833      	ldr	r0, [pc, #204]	@ (8005b90 <_printf_i+0x23c>)
 8005ac4:	2778      	movs	r7, #120	@ 0x78
 8005ac6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005aca:	6823      	ldr	r3, [r4, #0]
 8005acc:	6831      	ldr	r1, [r6, #0]
 8005ace:	061f      	lsls	r7, r3, #24
 8005ad0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ad4:	d402      	bmi.n	8005adc <_printf_i+0x188>
 8005ad6:	065f      	lsls	r7, r3, #25
 8005ad8:	bf48      	it	mi
 8005ada:	b2ad      	uxthmi	r5, r5
 8005adc:	6031      	str	r1, [r6, #0]
 8005ade:	07d9      	lsls	r1, r3, #31
 8005ae0:	bf44      	itt	mi
 8005ae2:	f043 0320 	orrmi.w	r3, r3, #32
 8005ae6:	6023      	strmi	r3, [r4, #0]
 8005ae8:	b11d      	cbz	r5, 8005af2 <_printf_i+0x19e>
 8005aea:	2310      	movs	r3, #16
 8005aec:	e7ac      	b.n	8005a48 <_printf_i+0xf4>
 8005aee:	4827      	ldr	r0, [pc, #156]	@ (8005b8c <_printf_i+0x238>)
 8005af0:	e7e9      	b.n	8005ac6 <_printf_i+0x172>
 8005af2:	6823      	ldr	r3, [r4, #0]
 8005af4:	f023 0320 	bic.w	r3, r3, #32
 8005af8:	6023      	str	r3, [r4, #0]
 8005afa:	e7f6      	b.n	8005aea <_printf_i+0x196>
 8005afc:	4616      	mov	r6, r2
 8005afe:	e7bd      	b.n	8005a7c <_printf_i+0x128>
 8005b00:	6833      	ldr	r3, [r6, #0]
 8005b02:	6825      	ldr	r5, [r4, #0]
 8005b04:	6961      	ldr	r1, [r4, #20]
 8005b06:	1d18      	adds	r0, r3, #4
 8005b08:	6030      	str	r0, [r6, #0]
 8005b0a:	062e      	lsls	r6, r5, #24
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	d501      	bpl.n	8005b14 <_printf_i+0x1c0>
 8005b10:	6019      	str	r1, [r3, #0]
 8005b12:	e002      	b.n	8005b1a <_printf_i+0x1c6>
 8005b14:	0668      	lsls	r0, r5, #25
 8005b16:	d5fb      	bpl.n	8005b10 <_printf_i+0x1bc>
 8005b18:	8019      	strh	r1, [r3, #0]
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	6123      	str	r3, [r4, #16]
 8005b1e:	4616      	mov	r6, r2
 8005b20:	e7bc      	b.n	8005a9c <_printf_i+0x148>
 8005b22:	6833      	ldr	r3, [r6, #0]
 8005b24:	1d1a      	adds	r2, r3, #4
 8005b26:	6032      	str	r2, [r6, #0]
 8005b28:	681e      	ldr	r6, [r3, #0]
 8005b2a:	6862      	ldr	r2, [r4, #4]
 8005b2c:	2100      	movs	r1, #0
 8005b2e:	4630      	mov	r0, r6
 8005b30:	f7fa fb6e 	bl	8000210 <memchr>
 8005b34:	b108      	cbz	r0, 8005b3a <_printf_i+0x1e6>
 8005b36:	1b80      	subs	r0, r0, r6
 8005b38:	6060      	str	r0, [r4, #4]
 8005b3a:	6863      	ldr	r3, [r4, #4]
 8005b3c:	6123      	str	r3, [r4, #16]
 8005b3e:	2300      	movs	r3, #0
 8005b40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b44:	e7aa      	b.n	8005a9c <_printf_i+0x148>
 8005b46:	6923      	ldr	r3, [r4, #16]
 8005b48:	4632      	mov	r2, r6
 8005b4a:	4649      	mov	r1, r9
 8005b4c:	4640      	mov	r0, r8
 8005b4e:	47d0      	blx	sl
 8005b50:	3001      	adds	r0, #1
 8005b52:	d0ad      	beq.n	8005ab0 <_printf_i+0x15c>
 8005b54:	6823      	ldr	r3, [r4, #0]
 8005b56:	079b      	lsls	r3, r3, #30
 8005b58:	d413      	bmi.n	8005b82 <_printf_i+0x22e>
 8005b5a:	68e0      	ldr	r0, [r4, #12]
 8005b5c:	9b03      	ldr	r3, [sp, #12]
 8005b5e:	4298      	cmp	r0, r3
 8005b60:	bfb8      	it	lt
 8005b62:	4618      	movlt	r0, r3
 8005b64:	e7a6      	b.n	8005ab4 <_printf_i+0x160>
 8005b66:	2301      	movs	r3, #1
 8005b68:	4632      	mov	r2, r6
 8005b6a:	4649      	mov	r1, r9
 8005b6c:	4640      	mov	r0, r8
 8005b6e:	47d0      	blx	sl
 8005b70:	3001      	adds	r0, #1
 8005b72:	d09d      	beq.n	8005ab0 <_printf_i+0x15c>
 8005b74:	3501      	adds	r5, #1
 8005b76:	68e3      	ldr	r3, [r4, #12]
 8005b78:	9903      	ldr	r1, [sp, #12]
 8005b7a:	1a5b      	subs	r3, r3, r1
 8005b7c:	42ab      	cmp	r3, r5
 8005b7e:	dcf2      	bgt.n	8005b66 <_printf_i+0x212>
 8005b80:	e7eb      	b.n	8005b5a <_printf_i+0x206>
 8005b82:	2500      	movs	r5, #0
 8005b84:	f104 0619 	add.w	r6, r4, #25
 8005b88:	e7f5      	b.n	8005b76 <_printf_i+0x222>
 8005b8a:	bf00      	nop
 8005b8c:	080087b2 	.word	0x080087b2
 8005b90:	080087c3 	.word	0x080087c3

08005b94 <std>:
 8005b94:	2300      	movs	r3, #0
 8005b96:	b510      	push	{r4, lr}
 8005b98:	4604      	mov	r4, r0
 8005b9a:	e9c0 3300 	strd	r3, r3, [r0]
 8005b9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005ba2:	6083      	str	r3, [r0, #8]
 8005ba4:	8181      	strh	r1, [r0, #12]
 8005ba6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005ba8:	81c2      	strh	r2, [r0, #14]
 8005baa:	6183      	str	r3, [r0, #24]
 8005bac:	4619      	mov	r1, r3
 8005bae:	2208      	movs	r2, #8
 8005bb0:	305c      	adds	r0, #92	@ 0x5c
 8005bb2:	f000 f928 	bl	8005e06 <memset>
 8005bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bec <std+0x58>)
 8005bb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005bba:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf0 <std+0x5c>)
 8005bbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf4 <std+0x60>)
 8005bc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005bc2:	4b0d      	ldr	r3, [pc, #52]	@ (8005bf8 <std+0x64>)
 8005bc4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8005bfc <std+0x68>)
 8005bc8:	6224      	str	r4, [r4, #32]
 8005bca:	429c      	cmp	r4, r3
 8005bcc:	d006      	beq.n	8005bdc <std+0x48>
 8005bce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005bd2:	4294      	cmp	r4, r2
 8005bd4:	d002      	beq.n	8005bdc <std+0x48>
 8005bd6:	33d0      	adds	r3, #208	@ 0xd0
 8005bd8:	429c      	cmp	r4, r3
 8005bda:	d105      	bne.n	8005be8 <std+0x54>
 8005bdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be4:	f000 b98c 	b.w	8005f00 <__retarget_lock_init_recursive>
 8005be8:	bd10      	pop	{r4, pc}
 8005bea:	bf00      	nop
 8005bec:	08005d81 	.word	0x08005d81
 8005bf0:	08005da3 	.word	0x08005da3
 8005bf4:	08005ddb 	.word	0x08005ddb
 8005bf8:	08005dff 	.word	0x08005dff
 8005bfc:	2001a15c 	.word	0x2001a15c

08005c00 <stdio_exit_handler>:
 8005c00:	4a02      	ldr	r2, [pc, #8]	@ (8005c0c <stdio_exit_handler+0xc>)
 8005c02:	4903      	ldr	r1, [pc, #12]	@ (8005c10 <stdio_exit_handler+0x10>)
 8005c04:	4803      	ldr	r0, [pc, #12]	@ (8005c14 <stdio_exit_handler+0x14>)
 8005c06:	f000 b869 	b.w	8005cdc <_fwalk_sglue>
 8005c0a:	bf00      	nop
 8005c0c:	2000000c 	.word	0x2000000c
 8005c10:	0800785d 	.word	0x0800785d
 8005c14:	2000001c 	.word	0x2000001c

08005c18 <cleanup_stdio>:
 8005c18:	6841      	ldr	r1, [r0, #4]
 8005c1a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c4c <cleanup_stdio+0x34>)
 8005c1c:	4299      	cmp	r1, r3
 8005c1e:	b510      	push	{r4, lr}
 8005c20:	4604      	mov	r4, r0
 8005c22:	d001      	beq.n	8005c28 <cleanup_stdio+0x10>
 8005c24:	f001 fe1a 	bl	800785c <_fflush_r>
 8005c28:	68a1      	ldr	r1, [r4, #8]
 8005c2a:	4b09      	ldr	r3, [pc, #36]	@ (8005c50 <cleanup_stdio+0x38>)
 8005c2c:	4299      	cmp	r1, r3
 8005c2e:	d002      	beq.n	8005c36 <cleanup_stdio+0x1e>
 8005c30:	4620      	mov	r0, r4
 8005c32:	f001 fe13 	bl	800785c <_fflush_r>
 8005c36:	68e1      	ldr	r1, [r4, #12]
 8005c38:	4b06      	ldr	r3, [pc, #24]	@ (8005c54 <cleanup_stdio+0x3c>)
 8005c3a:	4299      	cmp	r1, r3
 8005c3c:	d004      	beq.n	8005c48 <cleanup_stdio+0x30>
 8005c3e:	4620      	mov	r0, r4
 8005c40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c44:	f001 be0a 	b.w	800785c <_fflush_r>
 8005c48:	bd10      	pop	{r4, pc}
 8005c4a:	bf00      	nop
 8005c4c:	2001a15c 	.word	0x2001a15c
 8005c50:	2001a1c4 	.word	0x2001a1c4
 8005c54:	2001a22c 	.word	0x2001a22c

08005c58 <global_stdio_init.part.0>:
 8005c58:	b510      	push	{r4, lr}
 8005c5a:	4b0b      	ldr	r3, [pc, #44]	@ (8005c88 <global_stdio_init.part.0+0x30>)
 8005c5c:	4c0b      	ldr	r4, [pc, #44]	@ (8005c8c <global_stdio_init.part.0+0x34>)
 8005c5e:	4a0c      	ldr	r2, [pc, #48]	@ (8005c90 <global_stdio_init.part.0+0x38>)
 8005c60:	601a      	str	r2, [r3, #0]
 8005c62:	4620      	mov	r0, r4
 8005c64:	2200      	movs	r2, #0
 8005c66:	2104      	movs	r1, #4
 8005c68:	f7ff ff94 	bl	8005b94 <std>
 8005c6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005c70:	2201      	movs	r2, #1
 8005c72:	2109      	movs	r1, #9
 8005c74:	f7ff ff8e 	bl	8005b94 <std>
 8005c78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c82:	2112      	movs	r1, #18
 8005c84:	f7ff bf86 	b.w	8005b94 <std>
 8005c88:	2001a294 	.word	0x2001a294
 8005c8c:	2001a15c 	.word	0x2001a15c
 8005c90:	08005c01 	.word	0x08005c01

08005c94 <__sfp_lock_acquire>:
 8005c94:	4801      	ldr	r0, [pc, #4]	@ (8005c9c <__sfp_lock_acquire+0x8>)
 8005c96:	f000 b934 	b.w	8005f02 <__retarget_lock_acquire_recursive>
 8005c9a:	bf00      	nop
 8005c9c:	2001a29d 	.word	0x2001a29d

08005ca0 <__sfp_lock_release>:
 8005ca0:	4801      	ldr	r0, [pc, #4]	@ (8005ca8 <__sfp_lock_release+0x8>)
 8005ca2:	f000 b92f 	b.w	8005f04 <__retarget_lock_release_recursive>
 8005ca6:	bf00      	nop
 8005ca8:	2001a29d 	.word	0x2001a29d

08005cac <__sinit>:
 8005cac:	b510      	push	{r4, lr}
 8005cae:	4604      	mov	r4, r0
 8005cb0:	f7ff fff0 	bl	8005c94 <__sfp_lock_acquire>
 8005cb4:	6a23      	ldr	r3, [r4, #32]
 8005cb6:	b11b      	cbz	r3, 8005cc0 <__sinit+0x14>
 8005cb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005cbc:	f7ff bff0 	b.w	8005ca0 <__sfp_lock_release>
 8005cc0:	4b04      	ldr	r3, [pc, #16]	@ (8005cd4 <__sinit+0x28>)
 8005cc2:	6223      	str	r3, [r4, #32]
 8005cc4:	4b04      	ldr	r3, [pc, #16]	@ (8005cd8 <__sinit+0x2c>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d1f5      	bne.n	8005cb8 <__sinit+0xc>
 8005ccc:	f7ff ffc4 	bl	8005c58 <global_stdio_init.part.0>
 8005cd0:	e7f2      	b.n	8005cb8 <__sinit+0xc>
 8005cd2:	bf00      	nop
 8005cd4:	08005c19 	.word	0x08005c19
 8005cd8:	2001a294 	.word	0x2001a294

08005cdc <_fwalk_sglue>:
 8005cdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ce0:	4607      	mov	r7, r0
 8005ce2:	4688      	mov	r8, r1
 8005ce4:	4614      	mov	r4, r2
 8005ce6:	2600      	movs	r6, #0
 8005ce8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005cec:	f1b9 0901 	subs.w	r9, r9, #1
 8005cf0:	d505      	bpl.n	8005cfe <_fwalk_sglue+0x22>
 8005cf2:	6824      	ldr	r4, [r4, #0]
 8005cf4:	2c00      	cmp	r4, #0
 8005cf6:	d1f7      	bne.n	8005ce8 <_fwalk_sglue+0xc>
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d907      	bls.n	8005d14 <_fwalk_sglue+0x38>
 8005d04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	d003      	beq.n	8005d14 <_fwalk_sglue+0x38>
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	4638      	mov	r0, r7
 8005d10:	47c0      	blx	r8
 8005d12:	4306      	orrs	r6, r0
 8005d14:	3568      	adds	r5, #104	@ 0x68
 8005d16:	e7e9      	b.n	8005cec <_fwalk_sglue+0x10>

08005d18 <sniprintf>:
 8005d18:	b40c      	push	{r2, r3}
 8005d1a:	b530      	push	{r4, r5, lr}
 8005d1c:	4b17      	ldr	r3, [pc, #92]	@ (8005d7c <sniprintf+0x64>)
 8005d1e:	1e0c      	subs	r4, r1, #0
 8005d20:	681d      	ldr	r5, [r3, #0]
 8005d22:	b09d      	sub	sp, #116	@ 0x74
 8005d24:	da08      	bge.n	8005d38 <sniprintf+0x20>
 8005d26:	238b      	movs	r3, #139	@ 0x8b
 8005d28:	602b      	str	r3, [r5, #0]
 8005d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2e:	b01d      	add	sp, #116	@ 0x74
 8005d30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d34:	b002      	add	sp, #8
 8005d36:	4770      	bx	lr
 8005d38:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005d3c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005d40:	bf14      	ite	ne
 8005d42:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005d46:	4623      	moveq	r3, r4
 8005d48:	9304      	str	r3, [sp, #16]
 8005d4a:	9307      	str	r3, [sp, #28]
 8005d4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005d50:	9002      	str	r0, [sp, #8]
 8005d52:	9006      	str	r0, [sp, #24]
 8005d54:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005d58:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005d5a:	ab21      	add	r3, sp, #132	@ 0x84
 8005d5c:	a902      	add	r1, sp, #8
 8005d5e:	4628      	mov	r0, r5
 8005d60:	9301      	str	r3, [sp, #4]
 8005d62:	f001 fbfb 	bl	800755c <_svfiprintf_r>
 8005d66:	1c43      	adds	r3, r0, #1
 8005d68:	bfbc      	itt	lt
 8005d6a:	238b      	movlt	r3, #139	@ 0x8b
 8005d6c:	602b      	strlt	r3, [r5, #0]
 8005d6e:	2c00      	cmp	r4, #0
 8005d70:	d0dd      	beq.n	8005d2e <sniprintf+0x16>
 8005d72:	9b02      	ldr	r3, [sp, #8]
 8005d74:	2200      	movs	r2, #0
 8005d76:	701a      	strb	r2, [r3, #0]
 8005d78:	e7d9      	b.n	8005d2e <sniprintf+0x16>
 8005d7a:	bf00      	nop
 8005d7c:	20000018 	.word	0x20000018

08005d80 <__sread>:
 8005d80:	b510      	push	{r4, lr}
 8005d82:	460c      	mov	r4, r1
 8005d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d88:	f000 f86c 	bl	8005e64 <_read_r>
 8005d8c:	2800      	cmp	r0, #0
 8005d8e:	bfab      	itete	ge
 8005d90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d92:	89a3      	ldrhlt	r3, [r4, #12]
 8005d94:	181b      	addge	r3, r3, r0
 8005d96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d9a:	bfac      	ite	ge
 8005d9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d9e:	81a3      	strhlt	r3, [r4, #12]
 8005da0:	bd10      	pop	{r4, pc}

08005da2 <__swrite>:
 8005da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005da6:	461f      	mov	r7, r3
 8005da8:	898b      	ldrh	r3, [r1, #12]
 8005daa:	05db      	lsls	r3, r3, #23
 8005dac:	4605      	mov	r5, r0
 8005dae:	460c      	mov	r4, r1
 8005db0:	4616      	mov	r6, r2
 8005db2:	d505      	bpl.n	8005dc0 <__swrite+0x1e>
 8005db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005db8:	2302      	movs	r3, #2
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f000 f840 	bl	8005e40 <_lseek_r>
 8005dc0:	89a3      	ldrh	r3, [r4, #12]
 8005dc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dc6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dca:	81a3      	strh	r3, [r4, #12]
 8005dcc:	4632      	mov	r2, r6
 8005dce:	463b      	mov	r3, r7
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005dd6:	f000 b857 	b.w	8005e88 <_write_r>

08005dda <__sseek>:
 8005dda:	b510      	push	{r4, lr}
 8005ddc:	460c      	mov	r4, r1
 8005dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005de2:	f000 f82d 	bl	8005e40 <_lseek_r>
 8005de6:	1c43      	adds	r3, r0, #1
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	bf15      	itete	ne
 8005dec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005dee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005df2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005df6:	81a3      	strheq	r3, [r4, #12]
 8005df8:	bf18      	it	ne
 8005dfa:	81a3      	strhne	r3, [r4, #12]
 8005dfc:	bd10      	pop	{r4, pc}

08005dfe <__sclose>:
 8005dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e02:	f000 b80d 	b.w	8005e20 <_close_r>

08005e06 <memset>:
 8005e06:	4402      	add	r2, r0
 8005e08:	4603      	mov	r3, r0
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d100      	bne.n	8005e10 <memset+0xa>
 8005e0e:	4770      	bx	lr
 8005e10:	f803 1b01 	strb.w	r1, [r3], #1
 8005e14:	e7f9      	b.n	8005e0a <memset+0x4>
	...

08005e18 <_localeconv_r>:
 8005e18:	4800      	ldr	r0, [pc, #0]	@ (8005e1c <_localeconv_r+0x4>)
 8005e1a:	4770      	bx	lr
 8005e1c:	20000158 	.word	0x20000158

08005e20 <_close_r>:
 8005e20:	b538      	push	{r3, r4, r5, lr}
 8005e22:	4d06      	ldr	r5, [pc, #24]	@ (8005e3c <_close_r+0x1c>)
 8005e24:	2300      	movs	r3, #0
 8005e26:	4604      	mov	r4, r0
 8005e28:	4608      	mov	r0, r1
 8005e2a:	602b      	str	r3, [r5, #0]
 8005e2c:	f7fc f80a 	bl	8001e44 <_close>
 8005e30:	1c43      	adds	r3, r0, #1
 8005e32:	d102      	bne.n	8005e3a <_close_r+0x1a>
 8005e34:	682b      	ldr	r3, [r5, #0]
 8005e36:	b103      	cbz	r3, 8005e3a <_close_r+0x1a>
 8005e38:	6023      	str	r3, [r4, #0]
 8005e3a:	bd38      	pop	{r3, r4, r5, pc}
 8005e3c:	2001a298 	.word	0x2001a298

08005e40 <_lseek_r>:
 8005e40:	b538      	push	{r3, r4, r5, lr}
 8005e42:	4d07      	ldr	r5, [pc, #28]	@ (8005e60 <_lseek_r+0x20>)
 8005e44:	4604      	mov	r4, r0
 8005e46:	4608      	mov	r0, r1
 8005e48:	4611      	mov	r1, r2
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	602a      	str	r2, [r5, #0]
 8005e4e:	461a      	mov	r2, r3
 8005e50:	f7fc f81f 	bl	8001e92 <_lseek>
 8005e54:	1c43      	adds	r3, r0, #1
 8005e56:	d102      	bne.n	8005e5e <_lseek_r+0x1e>
 8005e58:	682b      	ldr	r3, [r5, #0]
 8005e5a:	b103      	cbz	r3, 8005e5e <_lseek_r+0x1e>
 8005e5c:	6023      	str	r3, [r4, #0]
 8005e5e:	bd38      	pop	{r3, r4, r5, pc}
 8005e60:	2001a298 	.word	0x2001a298

08005e64 <_read_r>:
 8005e64:	b538      	push	{r3, r4, r5, lr}
 8005e66:	4d07      	ldr	r5, [pc, #28]	@ (8005e84 <_read_r+0x20>)
 8005e68:	4604      	mov	r4, r0
 8005e6a:	4608      	mov	r0, r1
 8005e6c:	4611      	mov	r1, r2
 8005e6e:	2200      	movs	r2, #0
 8005e70:	602a      	str	r2, [r5, #0]
 8005e72:	461a      	mov	r2, r3
 8005e74:	f7fb ffad 	bl	8001dd2 <_read>
 8005e78:	1c43      	adds	r3, r0, #1
 8005e7a:	d102      	bne.n	8005e82 <_read_r+0x1e>
 8005e7c:	682b      	ldr	r3, [r5, #0]
 8005e7e:	b103      	cbz	r3, 8005e82 <_read_r+0x1e>
 8005e80:	6023      	str	r3, [r4, #0]
 8005e82:	bd38      	pop	{r3, r4, r5, pc}
 8005e84:	2001a298 	.word	0x2001a298

08005e88 <_write_r>:
 8005e88:	b538      	push	{r3, r4, r5, lr}
 8005e8a:	4d07      	ldr	r5, [pc, #28]	@ (8005ea8 <_write_r+0x20>)
 8005e8c:	4604      	mov	r4, r0
 8005e8e:	4608      	mov	r0, r1
 8005e90:	4611      	mov	r1, r2
 8005e92:	2200      	movs	r2, #0
 8005e94:	602a      	str	r2, [r5, #0]
 8005e96:	461a      	mov	r2, r3
 8005e98:	f7fb ffb8 	bl	8001e0c <_write>
 8005e9c:	1c43      	adds	r3, r0, #1
 8005e9e:	d102      	bne.n	8005ea6 <_write_r+0x1e>
 8005ea0:	682b      	ldr	r3, [r5, #0]
 8005ea2:	b103      	cbz	r3, 8005ea6 <_write_r+0x1e>
 8005ea4:	6023      	str	r3, [r4, #0]
 8005ea6:	bd38      	pop	{r3, r4, r5, pc}
 8005ea8:	2001a298 	.word	0x2001a298

08005eac <__errno>:
 8005eac:	4b01      	ldr	r3, [pc, #4]	@ (8005eb4 <__errno+0x8>)
 8005eae:	6818      	ldr	r0, [r3, #0]
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	20000018 	.word	0x20000018

08005eb8 <__libc_init_array>:
 8005eb8:	b570      	push	{r4, r5, r6, lr}
 8005eba:	4d0d      	ldr	r5, [pc, #52]	@ (8005ef0 <__libc_init_array+0x38>)
 8005ebc:	4c0d      	ldr	r4, [pc, #52]	@ (8005ef4 <__libc_init_array+0x3c>)
 8005ebe:	1b64      	subs	r4, r4, r5
 8005ec0:	10a4      	asrs	r4, r4, #2
 8005ec2:	2600      	movs	r6, #0
 8005ec4:	42a6      	cmp	r6, r4
 8005ec6:	d109      	bne.n	8005edc <__libc_init_array+0x24>
 8005ec8:	4d0b      	ldr	r5, [pc, #44]	@ (8005ef8 <__libc_init_array+0x40>)
 8005eca:	4c0c      	ldr	r4, [pc, #48]	@ (8005efc <__libc_init_array+0x44>)
 8005ecc:	f002 fbf6 	bl	80086bc <_init>
 8005ed0:	1b64      	subs	r4, r4, r5
 8005ed2:	10a4      	asrs	r4, r4, #2
 8005ed4:	2600      	movs	r6, #0
 8005ed6:	42a6      	cmp	r6, r4
 8005ed8:	d105      	bne.n	8005ee6 <__libc_init_array+0x2e>
 8005eda:	bd70      	pop	{r4, r5, r6, pc}
 8005edc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ee0:	4798      	blx	r3
 8005ee2:	3601      	adds	r6, #1
 8005ee4:	e7ee      	b.n	8005ec4 <__libc_init_array+0xc>
 8005ee6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eea:	4798      	blx	r3
 8005eec:	3601      	adds	r6, #1
 8005eee:	e7f2      	b.n	8005ed6 <__libc_init_array+0x1e>
 8005ef0:	08008b18 	.word	0x08008b18
 8005ef4:	08008b18 	.word	0x08008b18
 8005ef8:	08008b18 	.word	0x08008b18
 8005efc:	08008b1c 	.word	0x08008b1c

08005f00 <__retarget_lock_init_recursive>:
 8005f00:	4770      	bx	lr

08005f02 <__retarget_lock_acquire_recursive>:
 8005f02:	4770      	bx	lr

08005f04 <__retarget_lock_release_recursive>:
 8005f04:	4770      	bx	lr

08005f06 <quorem>:
 8005f06:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f0a:	6903      	ldr	r3, [r0, #16]
 8005f0c:	690c      	ldr	r4, [r1, #16]
 8005f0e:	42a3      	cmp	r3, r4
 8005f10:	4607      	mov	r7, r0
 8005f12:	db7e      	blt.n	8006012 <quorem+0x10c>
 8005f14:	3c01      	subs	r4, #1
 8005f16:	f101 0814 	add.w	r8, r1, #20
 8005f1a:	00a3      	lsls	r3, r4, #2
 8005f1c:	f100 0514 	add.w	r5, r0, #20
 8005f20:	9300      	str	r3, [sp, #0]
 8005f22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f26:	9301      	str	r3, [sp, #4]
 8005f28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005f2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f30:	3301      	adds	r3, #1
 8005f32:	429a      	cmp	r2, r3
 8005f34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005f38:	fbb2 f6f3 	udiv	r6, r2, r3
 8005f3c:	d32e      	bcc.n	8005f9c <quorem+0x96>
 8005f3e:	f04f 0a00 	mov.w	sl, #0
 8005f42:	46c4      	mov	ip, r8
 8005f44:	46ae      	mov	lr, r5
 8005f46:	46d3      	mov	fp, sl
 8005f48:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005f4c:	b298      	uxth	r0, r3
 8005f4e:	fb06 a000 	mla	r0, r6, r0, sl
 8005f52:	0c02      	lsrs	r2, r0, #16
 8005f54:	0c1b      	lsrs	r3, r3, #16
 8005f56:	fb06 2303 	mla	r3, r6, r3, r2
 8005f5a:	f8de 2000 	ldr.w	r2, [lr]
 8005f5e:	b280      	uxth	r0, r0
 8005f60:	b292      	uxth	r2, r2
 8005f62:	1a12      	subs	r2, r2, r0
 8005f64:	445a      	add	r2, fp
 8005f66:	f8de 0000 	ldr.w	r0, [lr]
 8005f6a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005f6e:	b29b      	uxth	r3, r3
 8005f70:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005f74:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005f78:	b292      	uxth	r2, r2
 8005f7a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005f7e:	45e1      	cmp	r9, ip
 8005f80:	f84e 2b04 	str.w	r2, [lr], #4
 8005f84:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005f88:	d2de      	bcs.n	8005f48 <quorem+0x42>
 8005f8a:	9b00      	ldr	r3, [sp, #0]
 8005f8c:	58eb      	ldr	r3, [r5, r3]
 8005f8e:	b92b      	cbnz	r3, 8005f9c <quorem+0x96>
 8005f90:	9b01      	ldr	r3, [sp, #4]
 8005f92:	3b04      	subs	r3, #4
 8005f94:	429d      	cmp	r5, r3
 8005f96:	461a      	mov	r2, r3
 8005f98:	d32f      	bcc.n	8005ffa <quorem+0xf4>
 8005f9a:	613c      	str	r4, [r7, #16]
 8005f9c:	4638      	mov	r0, r7
 8005f9e:	f001 f979 	bl	8007294 <__mcmp>
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	db25      	blt.n	8005ff2 <quorem+0xec>
 8005fa6:	4629      	mov	r1, r5
 8005fa8:	2000      	movs	r0, #0
 8005faa:	f858 2b04 	ldr.w	r2, [r8], #4
 8005fae:	f8d1 c000 	ldr.w	ip, [r1]
 8005fb2:	fa1f fe82 	uxth.w	lr, r2
 8005fb6:	fa1f f38c 	uxth.w	r3, ip
 8005fba:	eba3 030e 	sub.w	r3, r3, lr
 8005fbe:	4403      	add	r3, r0
 8005fc0:	0c12      	lsrs	r2, r2, #16
 8005fc2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005fc6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005fca:	b29b      	uxth	r3, r3
 8005fcc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005fd0:	45c1      	cmp	r9, r8
 8005fd2:	f841 3b04 	str.w	r3, [r1], #4
 8005fd6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005fda:	d2e6      	bcs.n	8005faa <quorem+0xa4>
 8005fdc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005fe0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005fe4:	b922      	cbnz	r2, 8005ff0 <quorem+0xea>
 8005fe6:	3b04      	subs	r3, #4
 8005fe8:	429d      	cmp	r5, r3
 8005fea:	461a      	mov	r2, r3
 8005fec:	d30b      	bcc.n	8006006 <quorem+0x100>
 8005fee:	613c      	str	r4, [r7, #16]
 8005ff0:	3601      	adds	r6, #1
 8005ff2:	4630      	mov	r0, r6
 8005ff4:	b003      	add	sp, #12
 8005ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ffa:	6812      	ldr	r2, [r2, #0]
 8005ffc:	3b04      	subs	r3, #4
 8005ffe:	2a00      	cmp	r2, #0
 8006000:	d1cb      	bne.n	8005f9a <quorem+0x94>
 8006002:	3c01      	subs	r4, #1
 8006004:	e7c6      	b.n	8005f94 <quorem+0x8e>
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	3b04      	subs	r3, #4
 800600a:	2a00      	cmp	r2, #0
 800600c:	d1ef      	bne.n	8005fee <quorem+0xe8>
 800600e:	3c01      	subs	r4, #1
 8006010:	e7ea      	b.n	8005fe8 <quorem+0xe2>
 8006012:	2000      	movs	r0, #0
 8006014:	e7ee      	b.n	8005ff4 <quorem+0xee>
	...

08006018 <_dtoa_r>:
 8006018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800601c:	69c7      	ldr	r7, [r0, #28]
 800601e:	b099      	sub	sp, #100	@ 0x64
 8006020:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006024:	ec55 4b10 	vmov	r4, r5, d0
 8006028:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800602a:	9109      	str	r1, [sp, #36]	@ 0x24
 800602c:	4683      	mov	fp, r0
 800602e:	920e      	str	r2, [sp, #56]	@ 0x38
 8006030:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006032:	b97f      	cbnz	r7, 8006054 <_dtoa_r+0x3c>
 8006034:	2010      	movs	r0, #16
 8006036:	f000 fdfd 	bl	8006c34 <malloc>
 800603a:	4602      	mov	r2, r0
 800603c:	f8cb 001c 	str.w	r0, [fp, #28]
 8006040:	b920      	cbnz	r0, 800604c <_dtoa_r+0x34>
 8006042:	4ba7      	ldr	r3, [pc, #668]	@ (80062e0 <_dtoa_r+0x2c8>)
 8006044:	21ef      	movs	r1, #239	@ 0xef
 8006046:	48a7      	ldr	r0, [pc, #668]	@ (80062e4 <_dtoa_r+0x2cc>)
 8006048:	f001 fc68 	bl	800791c <__assert_func>
 800604c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006050:	6007      	str	r7, [r0, #0]
 8006052:	60c7      	str	r7, [r0, #12]
 8006054:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006058:	6819      	ldr	r1, [r3, #0]
 800605a:	b159      	cbz	r1, 8006074 <_dtoa_r+0x5c>
 800605c:	685a      	ldr	r2, [r3, #4]
 800605e:	604a      	str	r2, [r1, #4]
 8006060:	2301      	movs	r3, #1
 8006062:	4093      	lsls	r3, r2
 8006064:	608b      	str	r3, [r1, #8]
 8006066:	4658      	mov	r0, fp
 8006068:	f000 feda 	bl	8006e20 <_Bfree>
 800606c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006070:	2200      	movs	r2, #0
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	1e2b      	subs	r3, r5, #0
 8006076:	bfb9      	ittee	lt
 8006078:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800607c:	9303      	strlt	r3, [sp, #12]
 800607e:	2300      	movge	r3, #0
 8006080:	6033      	strge	r3, [r6, #0]
 8006082:	9f03      	ldr	r7, [sp, #12]
 8006084:	4b98      	ldr	r3, [pc, #608]	@ (80062e8 <_dtoa_r+0x2d0>)
 8006086:	bfbc      	itt	lt
 8006088:	2201      	movlt	r2, #1
 800608a:	6032      	strlt	r2, [r6, #0]
 800608c:	43bb      	bics	r3, r7
 800608e:	d112      	bne.n	80060b6 <_dtoa_r+0x9e>
 8006090:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006092:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006096:	6013      	str	r3, [r2, #0]
 8006098:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800609c:	4323      	orrs	r3, r4
 800609e:	f000 854d 	beq.w	8006b3c <_dtoa_r+0xb24>
 80060a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80060a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80062fc <_dtoa_r+0x2e4>
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	f000 854f 	beq.w	8006b4c <_dtoa_r+0xb34>
 80060ae:	f10a 0303 	add.w	r3, sl, #3
 80060b2:	f000 bd49 	b.w	8006b48 <_dtoa_r+0xb30>
 80060b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80060ba:	2200      	movs	r2, #0
 80060bc:	ec51 0b17 	vmov	r0, r1, d7
 80060c0:	2300      	movs	r3, #0
 80060c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80060c6:	f7fa fd1f 	bl	8000b08 <__aeabi_dcmpeq>
 80060ca:	4680      	mov	r8, r0
 80060cc:	b158      	cbz	r0, 80060e6 <_dtoa_r+0xce>
 80060ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80060d0:	2301      	movs	r3, #1
 80060d2:	6013      	str	r3, [r2, #0]
 80060d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80060d6:	b113      	cbz	r3, 80060de <_dtoa_r+0xc6>
 80060d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80060da:	4b84      	ldr	r3, [pc, #528]	@ (80062ec <_dtoa_r+0x2d4>)
 80060dc:	6013      	str	r3, [r2, #0]
 80060de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006300 <_dtoa_r+0x2e8>
 80060e2:	f000 bd33 	b.w	8006b4c <_dtoa_r+0xb34>
 80060e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80060ea:	aa16      	add	r2, sp, #88	@ 0x58
 80060ec:	a917      	add	r1, sp, #92	@ 0x5c
 80060ee:	4658      	mov	r0, fp
 80060f0:	f001 f980 	bl	80073f4 <__d2b>
 80060f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80060f8:	4681      	mov	r9, r0
 80060fa:	2e00      	cmp	r6, #0
 80060fc:	d077      	beq.n	80061ee <_dtoa_r+0x1d6>
 80060fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006100:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8006104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006108:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800610c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006110:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006114:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006118:	4619      	mov	r1, r3
 800611a:	2200      	movs	r2, #0
 800611c:	4b74      	ldr	r3, [pc, #464]	@ (80062f0 <_dtoa_r+0x2d8>)
 800611e:	f7fa f8d3 	bl	80002c8 <__aeabi_dsub>
 8006122:	a369      	add	r3, pc, #420	@ (adr r3, 80062c8 <_dtoa_r+0x2b0>)
 8006124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006128:	f7fa fa86 	bl	8000638 <__aeabi_dmul>
 800612c:	a368      	add	r3, pc, #416	@ (adr r3, 80062d0 <_dtoa_r+0x2b8>)
 800612e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006132:	f7fa f8cb 	bl	80002cc <__adddf3>
 8006136:	4604      	mov	r4, r0
 8006138:	4630      	mov	r0, r6
 800613a:	460d      	mov	r5, r1
 800613c:	f7fa fa12 	bl	8000564 <__aeabi_i2d>
 8006140:	a365      	add	r3, pc, #404	@ (adr r3, 80062d8 <_dtoa_r+0x2c0>)
 8006142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006146:	f7fa fa77 	bl	8000638 <__aeabi_dmul>
 800614a:	4602      	mov	r2, r0
 800614c:	460b      	mov	r3, r1
 800614e:	4620      	mov	r0, r4
 8006150:	4629      	mov	r1, r5
 8006152:	f7fa f8bb 	bl	80002cc <__adddf3>
 8006156:	4604      	mov	r4, r0
 8006158:	460d      	mov	r5, r1
 800615a:	f7fa fd1d 	bl	8000b98 <__aeabi_d2iz>
 800615e:	2200      	movs	r2, #0
 8006160:	4607      	mov	r7, r0
 8006162:	2300      	movs	r3, #0
 8006164:	4620      	mov	r0, r4
 8006166:	4629      	mov	r1, r5
 8006168:	f7fa fcd8 	bl	8000b1c <__aeabi_dcmplt>
 800616c:	b140      	cbz	r0, 8006180 <_dtoa_r+0x168>
 800616e:	4638      	mov	r0, r7
 8006170:	f7fa f9f8 	bl	8000564 <__aeabi_i2d>
 8006174:	4622      	mov	r2, r4
 8006176:	462b      	mov	r3, r5
 8006178:	f7fa fcc6 	bl	8000b08 <__aeabi_dcmpeq>
 800617c:	b900      	cbnz	r0, 8006180 <_dtoa_r+0x168>
 800617e:	3f01      	subs	r7, #1
 8006180:	2f16      	cmp	r7, #22
 8006182:	d851      	bhi.n	8006228 <_dtoa_r+0x210>
 8006184:	4b5b      	ldr	r3, [pc, #364]	@ (80062f4 <_dtoa_r+0x2dc>)
 8006186:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800618a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006192:	f7fa fcc3 	bl	8000b1c <__aeabi_dcmplt>
 8006196:	2800      	cmp	r0, #0
 8006198:	d048      	beq.n	800622c <_dtoa_r+0x214>
 800619a:	3f01      	subs	r7, #1
 800619c:	2300      	movs	r3, #0
 800619e:	9312      	str	r3, [sp, #72]	@ 0x48
 80061a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80061a2:	1b9b      	subs	r3, r3, r6
 80061a4:	1e5a      	subs	r2, r3, #1
 80061a6:	bf44      	itt	mi
 80061a8:	f1c3 0801 	rsbmi	r8, r3, #1
 80061ac:	2300      	movmi	r3, #0
 80061ae:	9208      	str	r2, [sp, #32]
 80061b0:	bf54      	ite	pl
 80061b2:	f04f 0800 	movpl.w	r8, #0
 80061b6:	9308      	strmi	r3, [sp, #32]
 80061b8:	2f00      	cmp	r7, #0
 80061ba:	db39      	blt.n	8006230 <_dtoa_r+0x218>
 80061bc:	9b08      	ldr	r3, [sp, #32]
 80061be:	970f      	str	r7, [sp, #60]	@ 0x3c
 80061c0:	443b      	add	r3, r7
 80061c2:	9308      	str	r3, [sp, #32]
 80061c4:	2300      	movs	r3, #0
 80061c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80061c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061ca:	2b09      	cmp	r3, #9
 80061cc:	d864      	bhi.n	8006298 <_dtoa_r+0x280>
 80061ce:	2b05      	cmp	r3, #5
 80061d0:	bfc4      	itt	gt
 80061d2:	3b04      	subgt	r3, #4
 80061d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80061d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061d8:	f1a3 0302 	sub.w	r3, r3, #2
 80061dc:	bfcc      	ite	gt
 80061de:	2400      	movgt	r4, #0
 80061e0:	2401      	movle	r4, #1
 80061e2:	2b03      	cmp	r3, #3
 80061e4:	d863      	bhi.n	80062ae <_dtoa_r+0x296>
 80061e6:	e8df f003 	tbb	[pc, r3]
 80061ea:	372a      	.short	0x372a
 80061ec:	5535      	.short	0x5535
 80061ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80061f2:	441e      	add	r6, r3
 80061f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80061f8:	2b20      	cmp	r3, #32
 80061fa:	bfc1      	itttt	gt
 80061fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006200:	409f      	lslgt	r7, r3
 8006202:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006206:	fa24 f303 	lsrgt.w	r3, r4, r3
 800620a:	bfd6      	itet	le
 800620c:	f1c3 0320 	rsble	r3, r3, #32
 8006210:	ea47 0003 	orrgt.w	r0, r7, r3
 8006214:	fa04 f003 	lslle.w	r0, r4, r3
 8006218:	f7fa f994 	bl	8000544 <__aeabi_ui2d>
 800621c:	2201      	movs	r2, #1
 800621e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006222:	3e01      	subs	r6, #1
 8006224:	9214      	str	r2, [sp, #80]	@ 0x50
 8006226:	e777      	b.n	8006118 <_dtoa_r+0x100>
 8006228:	2301      	movs	r3, #1
 800622a:	e7b8      	b.n	800619e <_dtoa_r+0x186>
 800622c:	9012      	str	r0, [sp, #72]	@ 0x48
 800622e:	e7b7      	b.n	80061a0 <_dtoa_r+0x188>
 8006230:	427b      	negs	r3, r7
 8006232:	930a      	str	r3, [sp, #40]	@ 0x28
 8006234:	2300      	movs	r3, #0
 8006236:	eba8 0807 	sub.w	r8, r8, r7
 800623a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800623c:	e7c4      	b.n	80061c8 <_dtoa_r+0x1b0>
 800623e:	2300      	movs	r3, #0
 8006240:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006242:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006244:	2b00      	cmp	r3, #0
 8006246:	dc35      	bgt.n	80062b4 <_dtoa_r+0x29c>
 8006248:	2301      	movs	r3, #1
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	9307      	str	r3, [sp, #28]
 800624e:	461a      	mov	r2, r3
 8006250:	920e      	str	r2, [sp, #56]	@ 0x38
 8006252:	e00b      	b.n	800626c <_dtoa_r+0x254>
 8006254:	2301      	movs	r3, #1
 8006256:	e7f3      	b.n	8006240 <_dtoa_r+0x228>
 8006258:	2300      	movs	r3, #0
 800625a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800625c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800625e:	18fb      	adds	r3, r7, r3
 8006260:	9300      	str	r3, [sp, #0]
 8006262:	3301      	adds	r3, #1
 8006264:	2b01      	cmp	r3, #1
 8006266:	9307      	str	r3, [sp, #28]
 8006268:	bfb8      	it	lt
 800626a:	2301      	movlt	r3, #1
 800626c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006270:	2100      	movs	r1, #0
 8006272:	2204      	movs	r2, #4
 8006274:	f102 0514 	add.w	r5, r2, #20
 8006278:	429d      	cmp	r5, r3
 800627a:	d91f      	bls.n	80062bc <_dtoa_r+0x2a4>
 800627c:	6041      	str	r1, [r0, #4]
 800627e:	4658      	mov	r0, fp
 8006280:	f000 fd8e 	bl	8006da0 <_Balloc>
 8006284:	4682      	mov	sl, r0
 8006286:	2800      	cmp	r0, #0
 8006288:	d13c      	bne.n	8006304 <_dtoa_r+0x2ec>
 800628a:	4b1b      	ldr	r3, [pc, #108]	@ (80062f8 <_dtoa_r+0x2e0>)
 800628c:	4602      	mov	r2, r0
 800628e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006292:	e6d8      	b.n	8006046 <_dtoa_r+0x2e>
 8006294:	2301      	movs	r3, #1
 8006296:	e7e0      	b.n	800625a <_dtoa_r+0x242>
 8006298:	2401      	movs	r4, #1
 800629a:	2300      	movs	r3, #0
 800629c:	9309      	str	r3, [sp, #36]	@ 0x24
 800629e:	940b      	str	r4, [sp, #44]	@ 0x2c
 80062a0:	f04f 33ff 	mov.w	r3, #4294967295
 80062a4:	9300      	str	r3, [sp, #0]
 80062a6:	9307      	str	r3, [sp, #28]
 80062a8:	2200      	movs	r2, #0
 80062aa:	2312      	movs	r3, #18
 80062ac:	e7d0      	b.n	8006250 <_dtoa_r+0x238>
 80062ae:	2301      	movs	r3, #1
 80062b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80062b2:	e7f5      	b.n	80062a0 <_dtoa_r+0x288>
 80062b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80062b6:	9300      	str	r3, [sp, #0]
 80062b8:	9307      	str	r3, [sp, #28]
 80062ba:	e7d7      	b.n	800626c <_dtoa_r+0x254>
 80062bc:	3101      	adds	r1, #1
 80062be:	0052      	lsls	r2, r2, #1
 80062c0:	e7d8      	b.n	8006274 <_dtoa_r+0x25c>
 80062c2:	bf00      	nop
 80062c4:	f3af 8000 	nop.w
 80062c8:	636f4361 	.word	0x636f4361
 80062cc:	3fd287a7 	.word	0x3fd287a7
 80062d0:	8b60c8b3 	.word	0x8b60c8b3
 80062d4:	3fc68a28 	.word	0x3fc68a28
 80062d8:	509f79fb 	.word	0x509f79fb
 80062dc:	3fd34413 	.word	0x3fd34413
 80062e0:	080087e1 	.word	0x080087e1
 80062e4:	080087f8 	.word	0x080087f8
 80062e8:	7ff00000 	.word	0x7ff00000
 80062ec:	080087b1 	.word	0x080087b1
 80062f0:	3ff80000 	.word	0x3ff80000
 80062f4:	080088f0 	.word	0x080088f0
 80062f8:	08008850 	.word	0x08008850
 80062fc:	080087dd 	.word	0x080087dd
 8006300:	080087b0 	.word	0x080087b0
 8006304:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006308:	6018      	str	r0, [r3, #0]
 800630a:	9b07      	ldr	r3, [sp, #28]
 800630c:	2b0e      	cmp	r3, #14
 800630e:	f200 80a4 	bhi.w	800645a <_dtoa_r+0x442>
 8006312:	2c00      	cmp	r4, #0
 8006314:	f000 80a1 	beq.w	800645a <_dtoa_r+0x442>
 8006318:	2f00      	cmp	r7, #0
 800631a:	dd33      	ble.n	8006384 <_dtoa_r+0x36c>
 800631c:	4bad      	ldr	r3, [pc, #692]	@ (80065d4 <_dtoa_r+0x5bc>)
 800631e:	f007 020f 	and.w	r2, r7, #15
 8006322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006326:	ed93 7b00 	vldr	d7, [r3]
 800632a:	05f8      	lsls	r0, r7, #23
 800632c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006330:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006334:	d516      	bpl.n	8006364 <_dtoa_r+0x34c>
 8006336:	4ba8      	ldr	r3, [pc, #672]	@ (80065d8 <_dtoa_r+0x5c0>)
 8006338:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800633c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006340:	f7fa faa4 	bl	800088c <__aeabi_ddiv>
 8006344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006348:	f004 040f 	and.w	r4, r4, #15
 800634c:	2603      	movs	r6, #3
 800634e:	4da2      	ldr	r5, [pc, #648]	@ (80065d8 <_dtoa_r+0x5c0>)
 8006350:	b954      	cbnz	r4, 8006368 <_dtoa_r+0x350>
 8006352:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006356:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800635a:	f7fa fa97 	bl	800088c <__aeabi_ddiv>
 800635e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006362:	e028      	b.n	80063b6 <_dtoa_r+0x39e>
 8006364:	2602      	movs	r6, #2
 8006366:	e7f2      	b.n	800634e <_dtoa_r+0x336>
 8006368:	07e1      	lsls	r1, r4, #31
 800636a:	d508      	bpl.n	800637e <_dtoa_r+0x366>
 800636c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006370:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006374:	f7fa f960 	bl	8000638 <__aeabi_dmul>
 8006378:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800637c:	3601      	adds	r6, #1
 800637e:	1064      	asrs	r4, r4, #1
 8006380:	3508      	adds	r5, #8
 8006382:	e7e5      	b.n	8006350 <_dtoa_r+0x338>
 8006384:	f000 80d2 	beq.w	800652c <_dtoa_r+0x514>
 8006388:	427c      	negs	r4, r7
 800638a:	4b92      	ldr	r3, [pc, #584]	@ (80065d4 <_dtoa_r+0x5bc>)
 800638c:	4d92      	ldr	r5, [pc, #584]	@ (80065d8 <_dtoa_r+0x5c0>)
 800638e:	f004 020f 	and.w	r2, r4, #15
 8006392:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800639e:	f7fa f94b 	bl	8000638 <__aeabi_dmul>
 80063a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063a6:	1124      	asrs	r4, r4, #4
 80063a8:	2300      	movs	r3, #0
 80063aa:	2602      	movs	r6, #2
 80063ac:	2c00      	cmp	r4, #0
 80063ae:	f040 80b2 	bne.w	8006516 <_dtoa_r+0x4fe>
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1d3      	bne.n	800635e <_dtoa_r+0x346>
 80063b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80063b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 80b7 	beq.w	8006530 <_dtoa_r+0x518>
 80063c2:	4b86      	ldr	r3, [pc, #536]	@ (80065dc <_dtoa_r+0x5c4>)
 80063c4:	2200      	movs	r2, #0
 80063c6:	4620      	mov	r0, r4
 80063c8:	4629      	mov	r1, r5
 80063ca:	f7fa fba7 	bl	8000b1c <__aeabi_dcmplt>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	f000 80ae 	beq.w	8006530 <_dtoa_r+0x518>
 80063d4:	9b07      	ldr	r3, [sp, #28]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f000 80aa 	beq.w	8006530 <_dtoa_r+0x518>
 80063dc:	9b00      	ldr	r3, [sp, #0]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	dd37      	ble.n	8006452 <_dtoa_r+0x43a>
 80063e2:	1e7b      	subs	r3, r7, #1
 80063e4:	9304      	str	r3, [sp, #16]
 80063e6:	4620      	mov	r0, r4
 80063e8:	4b7d      	ldr	r3, [pc, #500]	@ (80065e0 <_dtoa_r+0x5c8>)
 80063ea:	2200      	movs	r2, #0
 80063ec:	4629      	mov	r1, r5
 80063ee:	f7fa f923 	bl	8000638 <__aeabi_dmul>
 80063f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80063f6:	9c00      	ldr	r4, [sp, #0]
 80063f8:	3601      	adds	r6, #1
 80063fa:	4630      	mov	r0, r6
 80063fc:	f7fa f8b2 	bl	8000564 <__aeabi_i2d>
 8006400:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006404:	f7fa f918 	bl	8000638 <__aeabi_dmul>
 8006408:	4b76      	ldr	r3, [pc, #472]	@ (80065e4 <_dtoa_r+0x5cc>)
 800640a:	2200      	movs	r2, #0
 800640c:	f7f9 ff5e 	bl	80002cc <__adddf3>
 8006410:	4605      	mov	r5, r0
 8006412:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006416:	2c00      	cmp	r4, #0
 8006418:	f040 808d 	bne.w	8006536 <_dtoa_r+0x51e>
 800641c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006420:	4b71      	ldr	r3, [pc, #452]	@ (80065e8 <_dtoa_r+0x5d0>)
 8006422:	2200      	movs	r2, #0
 8006424:	f7f9 ff50 	bl	80002c8 <__aeabi_dsub>
 8006428:	4602      	mov	r2, r0
 800642a:	460b      	mov	r3, r1
 800642c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006430:	462a      	mov	r2, r5
 8006432:	4633      	mov	r3, r6
 8006434:	f7fa fb90 	bl	8000b58 <__aeabi_dcmpgt>
 8006438:	2800      	cmp	r0, #0
 800643a:	f040 828b 	bne.w	8006954 <_dtoa_r+0x93c>
 800643e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006442:	462a      	mov	r2, r5
 8006444:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006448:	f7fa fb68 	bl	8000b1c <__aeabi_dcmplt>
 800644c:	2800      	cmp	r0, #0
 800644e:	f040 8128 	bne.w	80066a2 <_dtoa_r+0x68a>
 8006452:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006456:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800645a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800645c:	2b00      	cmp	r3, #0
 800645e:	f2c0 815a 	blt.w	8006716 <_dtoa_r+0x6fe>
 8006462:	2f0e      	cmp	r7, #14
 8006464:	f300 8157 	bgt.w	8006716 <_dtoa_r+0x6fe>
 8006468:	4b5a      	ldr	r3, [pc, #360]	@ (80065d4 <_dtoa_r+0x5bc>)
 800646a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800646e:	ed93 7b00 	vldr	d7, [r3]
 8006472:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006474:	2b00      	cmp	r3, #0
 8006476:	ed8d 7b00 	vstr	d7, [sp]
 800647a:	da03      	bge.n	8006484 <_dtoa_r+0x46c>
 800647c:	9b07      	ldr	r3, [sp, #28]
 800647e:	2b00      	cmp	r3, #0
 8006480:	f340 8101 	ble.w	8006686 <_dtoa_r+0x66e>
 8006484:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006488:	4656      	mov	r6, sl
 800648a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800648e:	4620      	mov	r0, r4
 8006490:	4629      	mov	r1, r5
 8006492:	f7fa f9fb 	bl	800088c <__aeabi_ddiv>
 8006496:	f7fa fb7f 	bl	8000b98 <__aeabi_d2iz>
 800649a:	4680      	mov	r8, r0
 800649c:	f7fa f862 	bl	8000564 <__aeabi_i2d>
 80064a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064a4:	f7fa f8c8 	bl	8000638 <__aeabi_dmul>
 80064a8:	4602      	mov	r2, r0
 80064aa:	460b      	mov	r3, r1
 80064ac:	4620      	mov	r0, r4
 80064ae:	4629      	mov	r1, r5
 80064b0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80064b4:	f7f9 ff08 	bl	80002c8 <__aeabi_dsub>
 80064b8:	f806 4b01 	strb.w	r4, [r6], #1
 80064bc:	9d07      	ldr	r5, [sp, #28]
 80064be:	eba6 040a 	sub.w	r4, r6, sl
 80064c2:	42a5      	cmp	r5, r4
 80064c4:	4602      	mov	r2, r0
 80064c6:	460b      	mov	r3, r1
 80064c8:	f040 8117 	bne.w	80066fa <_dtoa_r+0x6e2>
 80064cc:	f7f9 fefe 	bl	80002cc <__adddf3>
 80064d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064d4:	4604      	mov	r4, r0
 80064d6:	460d      	mov	r5, r1
 80064d8:	f7fa fb3e 	bl	8000b58 <__aeabi_dcmpgt>
 80064dc:	2800      	cmp	r0, #0
 80064de:	f040 80f9 	bne.w	80066d4 <_dtoa_r+0x6bc>
 80064e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064e6:	4620      	mov	r0, r4
 80064e8:	4629      	mov	r1, r5
 80064ea:	f7fa fb0d 	bl	8000b08 <__aeabi_dcmpeq>
 80064ee:	b118      	cbz	r0, 80064f8 <_dtoa_r+0x4e0>
 80064f0:	f018 0f01 	tst.w	r8, #1
 80064f4:	f040 80ee 	bne.w	80066d4 <_dtoa_r+0x6bc>
 80064f8:	4649      	mov	r1, r9
 80064fa:	4658      	mov	r0, fp
 80064fc:	f000 fc90 	bl	8006e20 <_Bfree>
 8006500:	2300      	movs	r3, #0
 8006502:	7033      	strb	r3, [r6, #0]
 8006504:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006506:	3701      	adds	r7, #1
 8006508:	601f      	str	r7, [r3, #0]
 800650a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800650c:	2b00      	cmp	r3, #0
 800650e:	f000 831d 	beq.w	8006b4c <_dtoa_r+0xb34>
 8006512:	601e      	str	r6, [r3, #0]
 8006514:	e31a      	b.n	8006b4c <_dtoa_r+0xb34>
 8006516:	07e2      	lsls	r2, r4, #31
 8006518:	d505      	bpl.n	8006526 <_dtoa_r+0x50e>
 800651a:	e9d5 2300 	ldrd	r2, r3, [r5]
 800651e:	f7fa f88b 	bl	8000638 <__aeabi_dmul>
 8006522:	3601      	adds	r6, #1
 8006524:	2301      	movs	r3, #1
 8006526:	1064      	asrs	r4, r4, #1
 8006528:	3508      	adds	r5, #8
 800652a:	e73f      	b.n	80063ac <_dtoa_r+0x394>
 800652c:	2602      	movs	r6, #2
 800652e:	e742      	b.n	80063b6 <_dtoa_r+0x39e>
 8006530:	9c07      	ldr	r4, [sp, #28]
 8006532:	9704      	str	r7, [sp, #16]
 8006534:	e761      	b.n	80063fa <_dtoa_r+0x3e2>
 8006536:	4b27      	ldr	r3, [pc, #156]	@ (80065d4 <_dtoa_r+0x5bc>)
 8006538:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800653a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800653e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006542:	4454      	add	r4, sl
 8006544:	2900      	cmp	r1, #0
 8006546:	d053      	beq.n	80065f0 <_dtoa_r+0x5d8>
 8006548:	4928      	ldr	r1, [pc, #160]	@ (80065ec <_dtoa_r+0x5d4>)
 800654a:	2000      	movs	r0, #0
 800654c:	f7fa f99e 	bl	800088c <__aeabi_ddiv>
 8006550:	4633      	mov	r3, r6
 8006552:	462a      	mov	r2, r5
 8006554:	f7f9 feb8 	bl	80002c8 <__aeabi_dsub>
 8006558:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800655c:	4656      	mov	r6, sl
 800655e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006562:	f7fa fb19 	bl	8000b98 <__aeabi_d2iz>
 8006566:	4605      	mov	r5, r0
 8006568:	f7f9 fffc 	bl	8000564 <__aeabi_i2d>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006574:	f7f9 fea8 	bl	80002c8 <__aeabi_dsub>
 8006578:	3530      	adds	r5, #48	@ 0x30
 800657a:	4602      	mov	r2, r0
 800657c:	460b      	mov	r3, r1
 800657e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006582:	f806 5b01 	strb.w	r5, [r6], #1
 8006586:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800658a:	f7fa fac7 	bl	8000b1c <__aeabi_dcmplt>
 800658e:	2800      	cmp	r0, #0
 8006590:	d171      	bne.n	8006676 <_dtoa_r+0x65e>
 8006592:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006596:	4911      	ldr	r1, [pc, #68]	@ (80065dc <_dtoa_r+0x5c4>)
 8006598:	2000      	movs	r0, #0
 800659a:	f7f9 fe95 	bl	80002c8 <__aeabi_dsub>
 800659e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80065a2:	f7fa fabb 	bl	8000b1c <__aeabi_dcmplt>
 80065a6:	2800      	cmp	r0, #0
 80065a8:	f040 8095 	bne.w	80066d6 <_dtoa_r+0x6be>
 80065ac:	42a6      	cmp	r6, r4
 80065ae:	f43f af50 	beq.w	8006452 <_dtoa_r+0x43a>
 80065b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80065b6:	4b0a      	ldr	r3, [pc, #40]	@ (80065e0 <_dtoa_r+0x5c8>)
 80065b8:	2200      	movs	r2, #0
 80065ba:	f7fa f83d 	bl	8000638 <__aeabi_dmul>
 80065be:	4b08      	ldr	r3, [pc, #32]	@ (80065e0 <_dtoa_r+0x5c8>)
 80065c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065c4:	2200      	movs	r2, #0
 80065c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80065ca:	f7fa f835 	bl	8000638 <__aeabi_dmul>
 80065ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80065d2:	e7c4      	b.n	800655e <_dtoa_r+0x546>
 80065d4:	080088f0 	.word	0x080088f0
 80065d8:	080088c8 	.word	0x080088c8
 80065dc:	3ff00000 	.word	0x3ff00000
 80065e0:	40240000 	.word	0x40240000
 80065e4:	401c0000 	.word	0x401c0000
 80065e8:	40140000 	.word	0x40140000
 80065ec:	3fe00000 	.word	0x3fe00000
 80065f0:	4631      	mov	r1, r6
 80065f2:	4628      	mov	r0, r5
 80065f4:	f7fa f820 	bl	8000638 <__aeabi_dmul>
 80065f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80065fc:	9415      	str	r4, [sp, #84]	@ 0x54
 80065fe:	4656      	mov	r6, sl
 8006600:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006604:	f7fa fac8 	bl	8000b98 <__aeabi_d2iz>
 8006608:	4605      	mov	r5, r0
 800660a:	f7f9 ffab 	bl	8000564 <__aeabi_i2d>
 800660e:	4602      	mov	r2, r0
 8006610:	460b      	mov	r3, r1
 8006612:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006616:	f7f9 fe57 	bl	80002c8 <__aeabi_dsub>
 800661a:	3530      	adds	r5, #48	@ 0x30
 800661c:	f806 5b01 	strb.w	r5, [r6], #1
 8006620:	4602      	mov	r2, r0
 8006622:	460b      	mov	r3, r1
 8006624:	42a6      	cmp	r6, r4
 8006626:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800662a:	f04f 0200 	mov.w	r2, #0
 800662e:	d124      	bne.n	800667a <_dtoa_r+0x662>
 8006630:	4bac      	ldr	r3, [pc, #688]	@ (80068e4 <_dtoa_r+0x8cc>)
 8006632:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006636:	f7f9 fe49 	bl	80002cc <__adddf3>
 800663a:	4602      	mov	r2, r0
 800663c:	460b      	mov	r3, r1
 800663e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006642:	f7fa fa89 	bl	8000b58 <__aeabi_dcmpgt>
 8006646:	2800      	cmp	r0, #0
 8006648:	d145      	bne.n	80066d6 <_dtoa_r+0x6be>
 800664a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800664e:	49a5      	ldr	r1, [pc, #660]	@ (80068e4 <_dtoa_r+0x8cc>)
 8006650:	2000      	movs	r0, #0
 8006652:	f7f9 fe39 	bl	80002c8 <__aeabi_dsub>
 8006656:	4602      	mov	r2, r0
 8006658:	460b      	mov	r3, r1
 800665a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800665e:	f7fa fa5d 	bl	8000b1c <__aeabi_dcmplt>
 8006662:	2800      	cmp	r0, #0
 8006664:	f43f aef5 	beq.w	8006452 <_dtoa_r+0x43a>
 8006668:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800666a:	1e73      	subs	r3, r6, #1
 800666c:	9315      	str	r3, [sp, #84]	@ 0x54
 800666e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006672:	2b30      	cmp	r3, #48	@ 0x30
 8006674:	d0f8      	beq.n	8006668 <_dtoa_r+0x650>
 8006676:	9f04      	ldr	r7, [sp, #16]
 8006678:	e73e      	b.n	80064f8 <_dtoa_r+0x4e0>
 800667a:	4b9b      	ldr	r3, [pc, #620]	@ (80068e8 <_dtoa_r+0x8d0>)
 800667c:	f7f9 ffdc 	bl	8000638 <__aeabi_dmul>
 8006680:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006684:	e7bc      	b.n	8006600 <_dtoa_r+0x5e8>
 8006686:	d10c      	bne.n	80066a2 <_dtoa_r+0x68a>
 8006688:	4b98      	ldr	r3, [pc, #608]	@ (80068ec <_dtoa_r+0x8d4>)
 800668a:	2200      	movs	r2, #0
 800668c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006690:	f7f9 ffd2 	bl	8000638 <__aeabi_dmul>
 8006694:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006698:	f7fa fa54 	bl	8000b44 <__aeabi_dcmpge>
 800669c:	2800      	cmp	r0, #0
 800669e:	f000 8157 	beq.w	8006950 <_dtoa_r+0x938>
 80066a2:	2400      	movs	r4, #0
 80066a4:	4625      	mov	r5, r4
 80066a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066a8:	43db      	mvns	r3, r3
 80066aa:	9304      	str	r3, [sp, #16]
 80066ac:	4656      	mov	r6, sl
 80066ae:	2700      	movs	r7, #0
 80066b0:	4621      	mov	r1, r4
 80066b2:	4658      	mov	r0, fp
 80066b4:	f000 fbb4 	bl	8006e20 <_Bfree>
 80066b8:	2d00      	cmp	r5, #0
 80066ba:	d0dc      	beq.n	8006676 <_dtoa_r+0x65e>
 80066bc:	b12f      	cbz	r7, 80066ca <_dtoa_r+0x6b2>
 80066be:	42af      	cmp	r7, r5
 80066c0:	d003      	beq.n	80066ca <_dtoa_r+0x6b2>
 80066c2:	4639      	mov	r1, r7
 80066c4:	4658      	mov	r0, fp
 80066c6:	f000 fbab 	bl	8006e20 <_Bfree>
 80066ca:	4629      	mov	r1, r5
 80066cc:	4658      	mov	r0, fp
 80066ce:	f000 fba7 	bl	8006e20 <_Bfree>
 80066d2:	e7d0      	b.n	8006676 <_dtoa_r+0x65e>
 80066d4:	9704      	str	r7, [sp, #16]
 80066d6:	4633      	mov	r3, r6
 80066d8:	461e      	mov	r6, r3
 80066da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80066de:	2a39      	cmp	r2, #57	@ 0x39
 80066e0:	d107      	bne.n	80066f2 <_dtoa_r+0x6da>
 80066e2:	459a      	cmp	sl, r3
 80066e4:	d1f8      	bne.n	80066d8 <_dtoa_r+0x6c0>
 80066e6:	9a04      	ldr	r2, [sp, #16]
 80066e8:	3201      	adds	r2, #1
 80066ea:	9204      	str	r2, [sp, #16]
 80066ec:	2230      	movs	r2, #48	@ 0x30
 80066ee:	f88a 2000 	strb.w	r2, [sl]
 80066f2:	781a      	ldrb	r2, [r3, #0]
 80066f4:	3201      	adds	r2, #1
 80066f6:	701a      	strb	r2, [r3, #0]
 80066f8:	e7bd      	b.n	8006676 <_dtoa_r+0x65e>
 80066fa:	4b7b      	ldr	r3, [pc, #492]	@ (80068e8 <_dtoa_r+0x8d0>)
 80066fc:	2200      	movs	r2, #0
 80066fe:	f7f9 ff9b 	bl	8000638 <__aeabi_dmul>
 8006702:	2200      	movs	r2, #0
 8006704:	2300      	movs	r3, #0
 8006706:	4604      	mov	r4, r0
 8006708:	460d      	mov	r5, r1
 800670a:	f7fa f9fd 	bl	8000b08 <__aeabi_dcmpeq>
 800670e:	2800      	cmp	r0, #0
 8006710:	f43f aebb 	beq.w	800648a <_dtoa_r+0x472>
 8006714:	e6f0      	b.n	80064f8 <_dtoa_r+0x4e0>
 8006716:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006718:	2a00      	cmp	r2, #0
 800671a:	f000 80db 	beq.w	80068d4 <_dtoa_r+0x8bc>
 800671e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006720:	2a01      	cmp	r2, #1
 8006722:	f300 80bf 	bgt.w	80068a4 <_dtoa_r+0x88c>
 8006726:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006728:	2a00      	cmp	r2, #0
 800672a:	f000 80b7 	beq.w	800689c <_dtoa_r+0x884>
 800672e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006732:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006734:	4646      	mov	r6, r8
 8006736:	9a08      	ldr	r2, [sp, #32]
 8006738:	2101      	movs	r1, #1
 800673a:	441a      	add	r2, r3
 800673c:	4658      	mov	r0, fp
 800673e:	4498      	add	r8, r3
 8006740:	9208      	str	r2, [sp, #32]
 8006742:	f000 fc21 	bl	8006f88 <__i2b>
 8006746:	4605      	mov	r5, r0
 8006748:	b15e      	cbz	r6, 8006762 <_dtoa_r+0x74a>
 800674a:	9b08      	ldr	r3, [sp, #32]
 800674c:	2b00      	cmp	r3, #0
 800674e:	dd08      	ble.n	8006762 <_dtoa_r+0x74a>
 8006750:	42b3      	cmp	r3, r6
 8006752:	9a08      	ldr	r2, [sp, #32]
 8006754:	bfa8      	it	ge
 8006756:	4633      	movge	r3, r6
 8006758:	eba8 0803 	sub.w	r8, r8, r3
 800675c:	1af6      	subs	r6, r6, r3
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	9308      	str	r3, [sp, #32]
 8006762:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006764:	b1f3      	cbz	r3, 80067a4 <_dtoa_r+0x78c>
 8006766:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006768:	2b00      	cmp	r3, #0
 800676a:	f000 80b7 	beq.w	80068dc <_dtoa_r+0x8c4>
 800676e:	b18c      	cbz	r4, 8006794 <_dtoa_r+0x77c>
 8006770:	4629      	mov	r1, r5
 8006772:	4622      	mov	r2, r4
 8006774:	4658      	mov	r0, fp
 8006776:	f000 fcc7 	bl	8007108 <__pow5mult>
 800677a:	464a      	mov	r2, r9
 800677c:	4601      	mov	r1, r0
 800677e:	4605      	mov	r5, r0
 8006780:	4658      	mov	r0, fp
 8006782:	f000 fc17 	bl	8006fb4 <__multiply>
 8006786:	4649      	mov	r1, r9
 8006788:	9004      	str	r0, [sp, #16]
 800678a:	4658      	mov	r0, fp
 800678c:	f000 fb48 	bl	8006e20 <_Bfree>
 8006790:	9b04      	ldr	r3, [sp, #16]
 8006792:	4699      	mov	r9, r3
 8006794:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006796:	1b1a      	subs	r2, r3, r4
 8006798:	d004      	beq.n	80067a4 <_dtoa_r+0x78c>
 800679a:	4649      	mov	r1, r9
 800679c:	4658      	mov	r0, fp
 800679e:	f000 fcb3 	bl	8007108 <__pow5mult>
 80067a2:	4681      	mov	r9, r0
 80067a4:	2101      	movs	r1, #1
 80067a6:	4658      	mov	r0, fp
 80067a8:	f000 fbee 	bl	8006f88 <__i2b>
 80067ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067ae:	4604      	mov	r4, r0
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	f000 81cf 	beq.w	8006b54 <_dtoa_r+0xb3c>
 80067b6:	461a      	mov	r2, r3
 80067b8:	4601      	mov	r1, r0
 80067ba:	4658      	mov	r0, fp
 80067bc:	f000 fca4 	bl	8007108 <__pow5mult>
 80067c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80067c2:	2b01      	cmp	r3, #1
 80067c4:	4604      	mov	r4, r0
 80067c6:	f300 8095 	bgt.w	80068f4 <_dtoa_r+0x8dc>
 80067ca:	9b02      	ldr	r3, [sp, #8]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	f040 8087 	bne.w	80068e0 <_dtoa_r+0x8c8>
 80067d2:	9b03      	ldr	r3, [sp, #12]
 80067d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067d8:	2b00      	cmp	r3, #0
 80067da:	f040 8089 	bne.w	80068f0 <_dtoa_r+0x8d8>
 80067de:	9b03      	ldr	r3, [sp, #12]
 80067e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80067e4:	0d1b      	lsrs	r3, r3, #20
 80067e6:	051b      	lsls	r3, r3, #20
 80067e8:	b12b      	cbz	r3, 80067f6 <_dtoa_r+0x7de>
 80067ea:	9b08      	ldr	r3, [sp, #32]
 80067ec:	3301      	adds	r3, #1
 80067ee:	9308      	str	r3, [sp, #32]
 80067f0:	f108 0801 	add.w	r8, r8, #1
 80067f4:	2301      	movs	r3, #1
 80067f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80067f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	f000 81b0 	beq.w	8006b60 <_dtoa_r+0xb48>
 8006800:	6923      	ldr	r3, [r4, #16]
 8006802:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006806:	6918      	ldr	r0, [r3, #16]
 8006808:	f000 fb72 	bl	8006ef0 <__hi0bits>
 800680c:	f1c0 0020 	rsb	r0, r0, #32
 8006810:	9b08      	ldr	r3, [sp, #32]
 8006812:	4418      	add	r0, r3
 8006814:	f010 001f 	ands.w	r0, r0, #31
 8006818:	d077      	beq.n	800690a <_dtoa_r+0x8f2>
 800681a:	f1c0 0320 	rsb	r3, r0, #32
 800681e:	2b04      	cmp	r3, #4
 8006820:	dd6b      	ble.n	80068fa <_dtoa_r+0x8e2>
 8006822:	9b08      	ldr	r3, [sp, #32]
 8006824:	f1c0 001c 	rsb	r0, r0, #28
 8006828:	4403      	add	r3, r0
 800682a:	4480      	add	r8, r0
 800682c:	4406      	add	r6, r0
 800682e:	9308      	str	r3, [sp, #32]
 8006830:	f1b8 0f00 	cmp.w	r8, #0
 8006834:	dd05      	ble.n	8006842 <_dtoa_r+0x82a>
 8006836:	4649      	mov	r1, r9
 8006838:	4642      	mov	r2, r8
 800683a:	4658      	mov	r0, fp
 800683c:	f000 fcbe 	bl	80071bc <__lshift>
 8006840:	4681      	mov	r9, r0
 8006842:	9b08      	ldr	r3, [sp, #32]
 8006844:	2b00      	cmp	r3, #0
 8006846:	dd05      	ble.n	8006854 <_dtoa_r+0x83c>
 8006848:	4621      	mov	r1, r4
 800684a:	461a      	mov	r2, r3
 800684c:	4658      	mov	r0, fp
 800684e:	f000 fcb5 	bl	80071bc <__lshift>
 8006852:	4604      	mov	r4, r0
 8006854:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006856:	2b00      	cmp	r3, #0
 8006858:	d059      	beq.n	800690e <_dtoa_r+0x8f6>
 800685a:	4621      	mov	r1, r4
 800685c:	4648      	mov	r0, r9
 800685e:	f000 fd19 	bl	8007294 <__mcmp>
 8006862:	2800      	cmp	r0, #0
 8006864:	da53      	bge.n	800690e <_dtoa_r+0x8f6>
 8006866:	1e7b      	subs	r3, r7, #1
 8006868:	9304      	str	r3, [sp, #16]
 800686a:	4649      	mov	r1, r9
 800686c:	2300      	movs	r3, #0
 800686e:	220a      	movs	r2, #10
 8006870:	4658      	mov	r0, fp
 8006872:	f000 faf7 	bl	8006e64 <__multadd>
 8006876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006878:	4681      	mov	r9, r0
 800687a:	2b00      	cmp	r3, #0
 800687c:	f000 8172 	beq.w	8006b64 <_dtoa_r+0xb4c>
 8006880:	2300      	movs	r3, #0
 8006882:	4629      	mov	r1, r5
 8006884:	220a      	movs	r2, #10
 8006886:	4658      	mov	r0, fp
 8006888:	f000 faec 	bl	8006e64 <__multadd>
 800688c:	9b00      	ldr	r3, [sp, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	4605      	mov	r5, r0
 8006892:	dc67      	bgt.n	8006964 <_dtoa_r+0x94c>
 8006894:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006896:	2b02      	cmp	r3, #2
 8006898:	dc41      	bgt.n	800691e <_dtoa_r+0x906>
 800689a:	e063      	b.n	8006964 <_dtoa_r+0x94c>
 800689c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800689e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80068a2:	e746      	b.n	8006732 <_dtoa_r+0x71a>
 80068a4:	9b07      	ldr	r3, [sp, #28]
 80068a6:	1e5c      	subs	r4, r3, #1
 80068a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80068aa:	42a3      	cmp	r3, r4
 80068ac:	bfbf      	itttt	lt
 80068ae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80068b0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 80068b2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80068b4:	1ae3      	sublt	r3, r4, r3
 80068b6:	bfb4      	ite	lt
 80068b8:	18d2      	addlt	r2, r2, r3
 80068ba:	1b1c      	subge	r4, r3, r4
 80068bc:	9b07      	ldr	r3, [sp, #28]
 80068be:	bfbc      	itt	lt
 80068c0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 80068c2:	2400      	movlt	r4, #0
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	bfb5      	itete	lt
 80068c8:	eba8 0603 	sublt.w	r6, r8, r3
 80068cc:	9b07      	ldrge	r3, [sp, #28]
 80068ce:	2300      	movlt	r3, #0
 80068d0:	4646      	movge	r6, r8
 80068d2:	e730      	b.n	8006736 <_dtoa_r+0x71e>
 80068d4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80068d6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80068d8:	4646      	mov	r6, r8
 80068da:	e735      	b.n	8006748 <_dtoa_r+0x730>
 80068dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80068de:	e75c      	b.n	800679a <_dtoa_r+0x782>
 80068e0:	2300      	movs	r3, #0
 80068e2:	e788      	b.n	80067f6 <_dtoa_r+0x7de>
 80068e4:	3fe00000 	.word	0x3fe00000
 80068e8:	40240000 	.word	0x40240000
 80068ec:	40140000 	.word	0x40140000
 80068f0:	9b02      	ldr	r3, [sp, #8]
 80068f2:	e780      	b.n	80067f6 <_dtoa_r+0x7de>
 80068f4:	2300      	movs	r3, #0
 80068f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80068f8:	e782      	b.n	8006800 <_dtoa_r+0x7e8>
 80068fa:	d099      	beq.n	8006830 <_dtoa_r+0x818>
 80068fc:	9a08      	ldr	r2, [sp, #32]
 80068fe:	331c      	adds	r3, #28
 8006900:	441a      	add	r2, r3
 8006902:	4498      	add	r8, r3
 8006904:	441e      	add	r6, r3
 8006906:	9208      	str	r2, [sp, #32]
 8006908:	e792      	b.n	8006830 <_dtoa_r+0x818>
 800690a:	4603      	mov	r3, r0
 800690c:	e7f6      	b.n	80068fc <_dtoa_r+0x8e4>
 800690e:	9b07      	ldr	r3, [sp, #28]
 8006910:	9704      	str	r7, [sp, #16]
 8006912:	2b00      	cmp	r3, #0
 8006914:	dc20      	bgt.n	8006958 <_dtoa_r+0x940>
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800691a:	2b02      	cmp	r3, #2
 800691c:	dd1e      	ble.n	800695c <_dtoa_r+0x944>
 800691e:	9b00      	ldr	r3, [sp, #0]
 8006920:	2b00      	cmp	r3, #0
 8006922:	f47f aec0 	bne.w	80066a6 <_dtoa_r+0x68e>
 8006926:	4621      	mov	r1, r4
 8006928:	2205      	movs	r2, #5
 800692a:	4658      	mov	r0, fp
 800692c:	f000 fa9a 	bl	8006e64 <__multadd>
 8006930:	4601      	mov	r1, r0
 8006932:	4604      	mov	r4, r0
 8006934:	4648      	mov	r0, r9
 8006936:	f000 fcad 	bl	8007294 <__mcmp>
 800693a:	2800      	cmp	r0, #0
 800693c:	f77f aeb3 	ble.w	80066a6 <_dtoa_r+0x68e>
 8006940:	4656      	mov	r6, sl
 8006942:	2331      	movs	r3, #49	@ 0x31
 8006944:	f806 3b01 	strb.w	r3, [r6], #1
 8006948:	9b04      	ldr	r3, [sp, #16]
 800694a:	3301      	adds	r3, #1
 800694c:	9304      	str	r3, [sp, #16]
 800694e:	e6ae      	b.n	80066ae <_dtoa_r+0x696>
 8006950:	9c07      	ldr	r4, [sp, #28]
 8006952:	9704      	str	r7, [sp, #16]
 8006954:	4625      	mov	r5, r4
 8006956:	e7f3      	b.n	8006940 <_dtoa_r+0x928>
 8006958:	9b07      	ldr	r3, [sp, #28]
 800695a:	9300      	str	r3, [sp, #0]
 800695c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 8104 	beq.w	8006b6c <_dtoa_r+0xb54>
 8006964:	2e00      	cmp	r6, #0
 8006966:	dd05      	ble.n	8006974 <_dtoa_r+0x95c>
 8006968:	4629      	mov	r1, r5
 800696a:	4632      	mov	r2, r6
 800696c:	4658      	mov	r0, fp
 800696e:	f000 fc25 	bl	80071bc <__lshift>
 8006972:	4605      	mov	r5, r0
 8006974:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006976:	2b00      	cmp	r3, #0
 8006978:	d05a      	beq.n	8006a30 <_dtoa_r+0xa18>
 800697a:	6869      	ldr	r1, [r5, #4]
 800697c:	4658      	mov	r0, fp
 800697e:	f000 fa0f 	bl	8006da0 <_Balloc>
 8006982:	4606      	mov	r6, r0
 8006984:	b928      	cbnz	r0, 8006992 <_dtoa_r+0x97a>
 8006986:	4b84      	ldr	r3, [pc, #528]	@ (8006b98 <_dtoa_r+0xb80>)
 8006988:	4602      	mov	r2, r0
 800698a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800698e:	f7ff bb5a 	b.w	8006046 <_dtoa_r+0x2e>
 8006992:	692a      	ldr	r2, [r5, #16]
 8006994:	3202      	adds	r2, #2
 8006996:	0092      	lsls	r2, r2, #2
 8006998:	f105 010c 	add.w	r1, r5, #12
 800699c:	300c      	adds	r0, #12
 800699e:	f000 ffaf 	bl	8007900 <memcpy>
 80069a2:	2201      	movs	r2, #1
 80069a4:	4631      	mov	r1, r6
 80069a6:	4658      	mov	r0, fp
 80069a8:	f000 fc08 	bl	80071bc <__lshift>
 80069ac:	f10a 0301 	add.w	r3, sl, #1
 80069b0:	9307      	str	r3, [sp, #28]
 80069b2:	9b00      	ldr	r3, [sp, #0]
 80069b4:	4453      	add	r3, sl
 80069b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069b8:	9b02      	ldr	r3, [sp, #8]
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	462f      	mov	r7, r5
 80069c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80069c2:	4605      	mov	r5, r0
 80069c4:	9b07      	ldr	r3, [sp, #28]
 80069c6:	4621      	mov	r1, r4
 80069c8:	3b01      	subs	r3, #1
 80069ca:	4648      	mov	r0, r9
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	f7ff fa9a 	bl	8005f06 <quorem>
 80069d2:	4639      	mov	r1, r7
 80069d4:	9002      	str	r0, [sp, #8]
 80069d6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80069da:	4648      	mov	r0, r9
 80069dc:	f000 fc5a 	bl	8007294 <__mcmp>
 80069e0:	462a      	mov	r2, r5
 80069e2:	9008      	str	r0, [sp, #32]
 80069e4:	4621      	mov	r1, r4
 80069e6:	4658      	mov	r0, fp
 80069e8:	f000 fc70 	bl	80072cc <__mdiff>
 80069ec:	68c2      	ldr	r2, [r0, #12]
 80069ee:	4606      	mov	r6, r0
 80069f0:	bb02      	cbnz	r2, 8006a34 <_dtoa_r+0xa1c>
 80069f2:	4601      	mov	r1, r0
 80069f4:	4648      	mov	r0, r9
 80069f6:	f000 fc4d 	bl	8007294 <__mcmp>
 80069fa:	4602      	mov	r2, r0
 80069fc:	4631      	mov	r1, r6
 80069fe:	4658      	mov	r0, fp
 8006a00:	920e      	str	r2, [sp, #56]	@ 0x38
 8006a02:	f000 fa0d 	bl	8006e20 <_Bfree>
 8006a06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a0a:	9e07      	ldr	r6, [sp, #28]
 8006a0c:	ea43 0102 	orr.w	r1, r3, r2
 8006a10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a12:	4319      	orrs	r1, r3
 8006a14:	d110      	bne.n	8006a38 <_dtoa_r+0xa20>
 8006a16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a1a:	d029      	beq.n	8006a70 <_dtoa_r+0xa58>
 8006a1c:	9b08      	ldr	r3, [sp, #32]
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	dd02      	ble.n	8006a28 <_dtoa_r+0xa10>
 8006a22:	9b02      	ldr	r3, [sp, #8]
 8006a24:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006a28:	9b00      	ldr	r3, [sp, #0]
 8006a2a:	f883 8000 	strb.w	r8, [r3]
 8006a2e:	e63f      	b.n	80066b0 <_dtoa_r+0x698>
 8006a30:	4628      	mov	r0, r5
 8006a32:	e7bb      	b.n	80069ac <_dtoa_r+0x994>
 8006a34:	2201      	movs	r2, #1
 8006a36:	e7e1      	b.n	80069fc <_dtoa_r+0x9e4>
 8006a38:	9b08      	ldr	r3, [sp, #32]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	db04      	blt.n	8006a48 <_dtoa_r+0xa30>
 8006a3e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006a40:	430b      	orrs	r3, r1
 8006a42:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a44:	430b      	orrs	r3, r1
 8006a46:	d120      	bne.n	8006a8a <_dtoa_r+0xa72>
 8006a48:	2a00      	cmp	r2, #0
 8006a4a:	dded      	ble.n	8006a28 <_dtoa_r+0xa10>
 8006a4c:	4649      	mov	r1, r9
 8006a4e:	2201      	movs	r2, #1
 8006a50:	4658      	mov	r0, fp
 8006a52:	f000 fbb3 	bl	80071bc <__lshift>
 8006a56:	4621      	mov	r1, r4
 8006a58:	4681      	mov	r9, r0
 8006a5a:	f000 fc1b 	bl	8007294 <__mcmp>
 8006a5e:	2800      	cmp	r0, #0
 8006a60:	dc03      	bgt.n	8006a6a <_dtoa_r+0xa52>
 8006a62:	d1e1      	bne.n	8006a28 <_dtoa_r+0xa10>
 8006a64:	f018 0f01 	tst.w	r8, #1
 8006a68:	d0de      	beq.n	8006a28 <_dtoa_r+0xa10>
 8006a6a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a6e:	d1d8      	bne.n	8006a22 <_dtoa_r+0xa0a>
 8006a70:	9a00      	ldr	r2, [sp, #0]
 8006a72:	2339      	movs	r3, #57	@ 0x39
 8006a74:	7013      	strb	r3, [r2, #0]
 8006a76:	4633      	mov	r3, r6
 8006a78:	461e      	mov	r6, r3
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006a80:	2a39      	cmp	r2, #57	@ 0x39
 8006a82:	d052      	beq.n	8006b2a <_dtoa_r+0xb12>
 8006a84:	3201      	adds	r2, #1
 8006a86:	701a      	strb	r2, [r3, #0]
 8006a88:	e612      	b.n	80066b0 <_dtoa_r+0x698>
 8006a8a:	2a00      	cmp	r2, #0
 8006a8c:	dd07      	ble.n	8006a9e <_dtoa_r+0xa86>
 8006a8e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006a92:	d0ed      	beq.n	8006a70 <_dtoa_r+0xa58>
 8006a94:	9a00      	ldr	r2, [sp, #0]
 8006a96:	f108 0301 	add.w	r3, r8, #1
 8006a9a:	7013      	strb	r3, [r2, #0]
 8006a9c:	e608      	b.n	80066b0 <_dtoa_r+0x698>
 8006a9e:	9b07      	ldr	r3, [sp, #28]
 8006aa0:	9a07      	ldr	r2, [sp, #28]
 8006aa2:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006aa6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006aa8:	4293      	cmp	r3, r2
 8006aaa:	d028      	beq.n	8006afe <_dtoa_r+0xae6>
 8006aac:	4649      	mov	r1, r9
 8006aae:	2300      	movs	r3, #0
 8006ab0:	220a      	movs	r2, #10
 8006ab2:	4658      	mov	r0, fp
 8006ab4:	f000 f9d6 	bl	8006e64 <__multadd>
 8006ab8:	42af      	cmp	r7, r5
 8006aba:	4681      	mov	r9, r0
 8006abc:	f04f 0300 	mov.w	r3, #0
 8006ac0:	f04f 020a 	mov.w	r2, #10
 8006ac4:	4639      	mov	r1, r7
 8006ac6:	4658      	mov	r0, fp
 8006ac8:	d107      	bne.n	8006ada <_dtoa_r+0xac2>
 8006aca:	f000 f9cb 	bl	8006e64 <__multadd>
 8006ace:	4607      	mov	r7, r0
 8006ad0:	4605      	mov	r5, r0
 8006ad2:	9b07      	ldr	r3, [sp, #28]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	9307      	str	r3, [sp, #28]
 8006ad8:	e774      	b.n	80069c4 <_dtoa_r+0x9ac>
 8006ada:	f000 f9c3 	bl	8006e64 <__multadd>
 8006ade:	4629      	mov	r1, r5
 8006ae0:	4607      	mov	r7, r0
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	220a      	movs	r2, #10
 8006ae6:	4658      	mov	r0, fp
 8006ae8:	f000 f9bc 	bl	8006e64 <__multadd>
 8006aec:	4605      	mov	r5, r0
 8006aee:	e7f0      	b.n	8006ad2 <_dtoa_r+0xaba>
 8006af0:	9b00      	ldr	r3, [sp, #0]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	bfcc      	ite	gt
 8006af6:	461e      	movgt	r6, r3
 8006af8:	2601      	movle	r6, #1
 8006afa:	4456      	add	r6, sl
 8006afc:	2700      	movs	r7, #0
 8006afe:	4649      	mov	r1, r9
 8006b00:	2201      	movs	r2, #1
 8006b02:	4658      	mov	r0, fp
 8006b04:	f000 fb5a 	bl	80071bc <__lshift>
 8006b08:	4621      	mov	r1, r4
 8006b0a:	4681      	mov	r9, r0
 8006b0c:	f000 fbc2 	bl	8007294 <__mcmp>
 8006b10:	2800      	cmp	r0, #0
 8006b12:	dcb0      	bgt.n	8006a76 <_dtoa_r+0xa5e>
 8006b14:	d102      	bne.n	8006b1c <_dtoa_r+0xb04>
 8006b16:	f018 0f01 	tst.w	r8, #1
 8006b1a:	d1ac      	bne.n	8006a76 <_dtoa_r+0xa5e>
 8006b1c:	4633      	mov	r3, r6
 8006b1e:	461e      	mov	r6, r3
 8006b20:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b24:	2a30      	cmp	r2, #48	@ 0x30
 8006b26:	d0fa      	beq.n	8006b1e <_dtoa_r+0xb06>
 8006b28:	e5c2      	b.n	80066b0 <_dtoa_r+0x698>
 8006b2a:	459a      	cmp	sl, r3
 8006b2c:	d1a4      	bne.n	8006a78 <_dtoa_r+0xa60>
 8006b2e:	9b04      	ldr	r3, [sp, #16]
 8006b30:	3301      	adds	r3, #1
 8006b32:	9304      	str	r3, [sp, #16]
 8006b34:	2331      	movs	r3, #49	@ 0x31
 8006b36:	f88a 3000 	strb.w	r3, [sl]
 8006b3a:	e5b9      	b.n	80066b0 <_dtoa_r+0x698>
 8006b3c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006b3e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006b9c <_dtoa_r+0xb84>
 8006b42:	b11b      	cbz	r3, 8006b4c <_dtoa_r+0xb34>
 8006b44:	f10a 0308 	add.w	r3, sl, #8
 8006b48:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006b4a:	6013      	str	r3, [r2, #0]
 8006b4c:	4650      	mov	r0, sl
 8006b4e:	b019      	add	sp, #100	@ 0x64
 8006b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b56:	2b01      	cmp	r3, #1
 8006b58:	f77f ae37 	ble.w	80067ca <_dtoa_r+0x7b2>
 8006b5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b60:	2001      	movs	r0, #1
 8006b62:	e655      	b.n	8006810 <_dtoa_r+0x7f8>
 8006b64:	9b00      	ldr	r3, [sp, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	f77f aed6 	ble.w	8006918 <_dtoa_r+0x900>
 8006b6c:	4656      	mov	r6, sl
 8006b6e:	4621      	mov	r1, r4
 8006b70:	4648      	mov	r0, r9
 8006b72:	f7ff f9c8 	bl	8005f06 <quorem>
 8006b76:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006b7a:	f806 8b01 	strb.w	r8, [r6], #1
 8006b7e:	9b00      	ldr	r3, [sp, #0]
 8006b80:	eba6 020a 	sub.w	r2, r6, sl
 8006b84:	4293      	cmp	r3, r2
 8006b86:	ddb3      	ble.n	8006af0 <_dtoa_r+0xad8>
 8006b88:	4649      	mov	r1, r9
 8006b8a:	2300      	movs	r3, #0
 8006b8c:	220a      	movs	r2, #10
 8006b8e:	4658      	mov	r0, fp
 8006b90:	f000 f968 	bl	8006e64 <__multadd>
 8006b94:	4681      	mov	r9, r0
 8006b96:	e7ea      	b.n	8006b6e <_dtoa_r+0xb56>
 8006b98:	08008850 	.word	0x08008850
 8006b9c:	080087d4 	.word	0x080087d4

08006ba0 <_free_r>:
 8006ba0:	b538      	push	{r3, r4, r5, lr}
 8006ba2:	4605      	mov	r5, r0
 8006ba4:	2900      	cmp	r1, #0
 8006ba6:	d041      	beq.n	8006c2c <_free_r+0x8c>
 8006ba8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006bac:	1f0c      	subs	r4, r1, #4
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	bfb8      	it	lt
 8006bb2:	18e4      	addlt	r4, r4, r3
 8006bb4:	f000 f8e8 	bl	8006d88 <__malloc_lock>
 8006bb8:	4a1d      	ldr	r2, [pc, #116]	@ (8006c30 <_free_r+0x90>)
 8006bba:	6813      	ldr	r3, [r2, #0]
 8006bbc:	b933      	cbnz	r3, 8006bcc <_free_r+0x2c>
 8006bbe:	6063      	str	r3, [r4, #4]
 8006bc0:	6014      	str	r4, [r2, #0]
 8006bc2:	4628      	mov	r0, r5
 8006bc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006bc8:	f000 b8e4 	b.w	8006d94 <__malloc_unlock>
 8006bcc:	42a3      	cmp	r3, r4
 8006bce:	d908      	bls.n	8006be2 <_free_r+0x42>
 8006bd0:	6820      	ldr	r0, [r4, #0]
 8006bd2:	1821      	adds	r1, r4, r0
 8006bd4:	428b      	cmp	r3, r1
 8006bd6:	bf01      	itttt	eq
 8006bd8:	6819      	ldreq	r1, [r3, #0]
 8006bda:	685b      	ldreq	r3, [r3, #4]
 8006bdc:	1809      	addeq	r1, r1, r0
 8006bde:	6021      	streq	r1, [r4, #0]
 8006be0:	e7ed      	b.n	8006bbe <_free_r+0x1e>
 8006be2:	461a      	mov	r2, r3
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	b10b      	cbz	r3, 8006bec <_free_r+0x4c>
 8006be8:	42a3      	cmp	r3, r4
 8006bea:	d9fa      	bls.n	8006be2 <_free_r+0x42>
 8006bec:	6811      	ldr	r1, [r2, #0]
 8006bee:	1850      	adds	r0, r2, r1
 8006bf0:	42a0      	cmp	r0, r4
 8006bf2:	d10b      	bne.n	8006c0c <_free_r+0x6c>
 8006bf4:	6820      	ldr	r0, [r4, #0]
 8006bf6:	4401      	add	r1, r0
 8006bf8:	1850      	adds	r0, r2, r1
 8006bfa:	4283      	cmp	r3, r0
 8006bfc:	6011      	str	r1, [r2, #0]
 8006bfe:	d1e0      	bne.n	8006bc2 <_free_r+0x22>
 8006c00:	6818      	ldr	r0, [r3, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	6053      	str	r3, [r2, #4]
 8006c06:	4408      	add	r0, r1
 8006c08:	6010      	str	r0, [r2, #0]
 8006c0a:	e7da      	b.n	8006bc2 <_free_r+0x22>
 8006c0c:	d902      	bls.n	8006c14 <_free_r+0x74>
 8006c0e:	230c      	movs	r3, #12
 8006c10:	602b      	str	r3, [r5, #0]
 8006c12:	e7d6      	b.n	8006bc2 <_free_r+0x22>
 8006c14:	6820      	ldr	r0, [r4, #0]
 8006c16:	1821      	adds	r1, r4, r0
 8006c18:	428b      	cmp	r3, r1
 8006c1a:	bf04      	itt	eq
 8006c1c:	6819      	ldreq	r1, [r3, #0]
 8006c1e:	685b      	ldreq	r3, [r3, #4]
 8006c20:	6063      	str	r3, [r4, #4]
 8006c22:	bf04      	itt	eq
 8006c24:	1809      	addeq	r1, r1, r0
 8006c26:	6021      	streq	r1, [r4, #0]
 8006c28:	6054      	str	r4, [r2, #4]
 8006c2a:	e7ca      	b.n	8006bc2 <_free_r+0x22>
 8006c2c:	bd38      	pop	{r3, r4, r5, pc}
 8006c2e:	bf00      	nop
 8006c30:	2001a2a4 	.word	0x2001a2a4

08006c34 <malloc>:
 8006c34:	4b02      	ldr	r3, [pc, #8]	@ (8006c40 <malloc+0xc>)
 8006c36:	4601      	mov	r1, r0
 8006c38:	6818      	ldr	r0, [r3, #0]
 8006c3a:	f000 b825 	b.w	8006c88 <_malloc_r>
 8006c3e:	bf00      	nop
 8006c40:	20000018 	.word	0x20000018

08006c44 <sbrk_aligned>:
 8006c44:	b570      	push	{r4, r5, r6, lr}
 8006c46:	4e0f      	ldr	r6, [pc, #60]	@ (8006c84 <sbrk_aligned+0x40>)
 8006c48:	460c      	mov	r4, r1
 8006c4a:	6831      	ldr	r1, [r6, #0]
 8006c4c:	4605      	mov	r5, r0
 8006c4e:	b911      	cbnz	r1, 8006c56 <sbrk_aligned+0x12>
 8006c50:	f000 fe46 	bl	80078e0 <_sbrk_r>
 8006c54:	6030      	str	r0, [r6, #0]
 8006c56:	4621      	mov	r1, r4
 8006c58:	4628      	mov	r0, r5
 8006c5a:	f000 fe41 	bl	80078e0 <_sbrk_r>
 8006c5e:	1c43      	adds	r3, r0, #1
 8006c60:	d103      	bne.n	8006c6a <sbrk_aligned+0x26>
 8006c62:	f04f 34ff 	mov.w	r4, #4294967295
 8006c66:	4620      	mov	r0, r4
 8006c68:	bd70      	pop	{r4, r5, r6, pc}
 8006c6a:	1cc4      	adds	r4, r0, #3
 8006c6c:	f024 0403 	bic.w	r4, r4, #3
 8006c70:	42a0      	cmp	r0, r4
 8006c72:	d0f8      	beq.n	8006c66 <sbrk_aligned+0x22>
 8006c74:	1a21      	subs	r1, r4, r0
 8006c76:	4628      	mov	r0, r5
 8006c78:	f000 fe32 	bl	80078e0 <_sbrk_r>
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	d1f2      	bne.n	8006c66 <sbrk_aligned+0x22>
 8006c80:	e7ef      	b.n	8006c62 <sbrk_aligned+0x1e>
 8006c82:	bf00      	nop
 8006c84:	2001a2a0 	.word	0x2001a2a0

08006c88 <_malloc_r>:
 8006c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c8c:	1ccd      	adds	r5, r1, #3
 8006c8e:	f025 0503 	bic.w	r5, r5, #3
 8006c92:	3508      	adds	r5, #8
 8006c94:	2d0c      	cmp	r5, #12
 8006c96:	bf38      	it	cc
 8006c98:	250c      	movcc	r5, #12
 8006c9a:	2d00      	cmp	r5, #0
 8006c9c:	4606      	mov	r6, r0
 8006c9e:	db01      	blt.n	8006ca4 <_malloc_r+0x1c>
 8006ca0:	42a9      	cmp	r1, r5
 8006ca2:	d904      	bls.n	8006cae <_malloc_r+0x26>
 8006ca4:	230c      	movs	r3, #12
 8006ca6:	6033      	str	r3, [r6, #0]
 8006ca8:	2000      	movs	r0, #0
 8006caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d84 <_malloc_r+0xfc>
 8006cb2:	f000 f869 	bl	8006d88 <__malloc_lock>
 8006cb6:	f8d8 3000 	ldr.w	r3, [r8]
 8006cba:	461c      	mov	r4, r3
 8006cbc:	bb44      	cbnz	r4, 8006d10 <_malloc_r+0x88>
 8006cbe:	4629      	mov	r1, r5
 8006cc0:	4630      	mov	r0, r6
 8006cc2:	f7ff ffbf 	bl	8006c44 <sbrk_aligned>
 8006cc6:	1c43      	adds	r3, r0, #1
 8006cc8:	4604      	mov	r4, r0
 8006cca:	d158      	bne.n	8006d7e <_malloc_r+0xf6>
 8006ccc:	f8d8 4000 	ldr.w	r4, [r8]
 8006cd0:	4627      	mov	r7, r4
 8006cd2:	2f00      	cmp	r7, #0
 8006cd4:	d143      	bne.n	8006d5e <_malloc_r+0xd6>
 8006cd6:	2c00      	cmp	r4, #0
 8006cd8:	d04b      	beq.n	8006d72 <_malloc_r+0xea>
 8006cda:	6823      	ldr	r3, [r4, #0]
 8006cdc:	4639      	mov	r1, r7
 8006cde:	4630      	mov	r0, r6
 8006ce0:	eb04 0903 	add.w	r9, r4, r3
 8006ce4:	f000 fdfc 	bl	80078e0 <_sbrk_r>
 8006ce8:	4581      	cmp	r9, r0
 8006cea:	d142      	bne.n	8006d72 <_malloc_r+0xea>
 8006cec:	6821      	ldr	r1, [r4, #0]
 8006cee:	1a6d      	subs	r5, r5, r1
 8006cf0:	4629      	mov	r1, r5
 8006cf2:	4630      	mov	r0, r6
 8006cf4:	f7ff ffa6 	bl	8006c44 <sbrk_aligned>
 8006cf8:	3001      	adds	r0, #1
 8006cfa:	d03a      	beq.n	8006d72 <_malloc_r+0xea>
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	442b      	add	r3, r5
 8006d00:	6023      	str	r3, [r4, #0]
 8006d02:	f8d8 3000 	ldr.w	r3, [r8]
 8006d06:	685a      	ldr	r2, [r3, #4]
 8006d08:	bb62      	cbnz	r2, 8006d64 <_malloc_r+0xdc>
 8006d0a:	f8c8 7000 	str.w	r7, [r8]
 8006d0e:	e00f      	b.n	8006d30 <_malloc_r+0xa8>
 8006d10:	6822      	ldr	r2, [r4, #0]
 8006d12:	1b52      	subs	r2, r2, r5
 8006d14:	d420      	bmi.n	8006d58 <_malloc_r+0xd0>
 8006d16:	2a0b      	cmp	r2, #11
 8006d18:	d917      	bls.n	8006d4a <_malloc_r+0xc2>
 8006d1a:	1961      	adds	r1, r4, r5
 8006d1c:	42a3      	cmp	r3, r4
 8006d1e:	6025      	str	r5, [r4, #0]
 8006d20:	bf18      	it	ne
 8006d22:	6059      	strne	r1, [r3, #4]
 8006d24:	6863      	ldr	r3, [r4, #4]
 8006d26:	bf08      	it	eq
 8006d28:	f8c8 1000 	streq.w	r1, [r8]
 8006d2c:	5162      	str	r2, [r4, r5]
 8006d2e:	604b      	str	r3, [r1, #4]
 8006d30:	4630      	mov	r0, r6
 8006d32:	f000 f82f 	bl	8006d94 <__malloc_unlock>
 8006d36:	f104 000b 	add.w	r0, r4, #11
 8006d3a:	1d23      	adds	r3, r4, #4
 8006d3c:	f020 0007 	bic.w	r0, r0, #7
 8006d40:	1ac2      	subs	r2, r0, r3
 8006d42:	bf1c      	itt	ne
 8006d44:	1a1b      	subne	r3, r3, r0
 8006d46:	50a3      	strne	r3, [r4, r2]
 8006d48:	e7af      	b.n	8006caa <_malloc_r+0x22>
 8006d4a:	6862      	ldr	r2, [r4, #4]
 8006d4c:	42a3      	cmp	r3, r4
 8006d4e:	bf0c      	ite	eq
 8006d50:	f8c8 2000 	streq.w	r2, [r8]
 8006d54:	605a      	strne	r2, [r3, #4]
 8006d56:	e7eb      	b.n	8006d30 <_malloc_r+0xa8>
 8006d58:	4623      	mov	r3, r4
 8006d5a:	6864      	ldr	r4, [r4, #4]
 8006d5c:	e7ae      	b.n	8006cbc <_malloc_r+0x34>
 8006d5e:	463c      	mov	r4, r7
 8006d60:	687f      	ldr	r7, [r7, #4]
 8006d62:	e7b6      	b.n	8006cd2 <_malloc_r+0x4a>
 8006d64:	461a      	mov	r2, r3
 8006d66:	685b      	ldr	r3, [r3, #4]
 8006d68:	42a3      	cmp	r3, r4
 8006d6a:	d1fb      	bne.n	8006d64 <_malloc_r+0xdc>
 8006d6c:	2300      	movs	r3, #0
 8006d6e:	6053      	str	r3, [r2, #4]
 8006d70:	e7de      	b.n	8006d30 <_malloc_r+0xa8>
 8006d72:	230c      	movs	r3, #12
 8006d74:	6033      	str	r3, [r6, #0]
 8006d76:	4630      	mov	r0, r6
 8006d78:	f000 f80c 	bl	8006d94 <__malloc_unlock>
 8006d7c:	e794      	b.n	8006ca8 <_malloc_r+0x20>
 8006d7e:	6005      	str	r5, [r0, #0]
 8006d80:	e7d6      	b.n	8006d30 <_malloc_r+0xa8>
 8006d82:	bf00      	nop
 8006d84:	2001a2a4 	.word	0x2001a2a4

08006d88 <__malloc_lock>:
 8006d88:	4801      	ldr	r0, [pc, #4]	@ (8006d90 <__malloc_lock+0x8>)
 8006d8a:	f7ff b8ba 	b.w	8005f02 <__retarget_lock_acquire_recursive>
 8006d8e:	bf00      	nop
 8006d90:	2001a29c 	.word	0x2001a29c

08006d94 <__malloc_unlock>:
 8006d94:	4801      	ldr	r0, [pc, #4]	@ (8006d9c <__malloc_unlock+0x8>)
 8006d96:	f7ff b8b5 	b.w	8005f04 <__retarget_lock_release_recursive>
 8006d9a:	bf00      	nop
 8006d9c:	2001a29c 	.word	0x2001a29c

08006da0 <_Balloc>:
 8006da0:	b570      	push	{r4, r5, r6, lr}
 8006da2:	69c6      	ldr	r6, [r0, #28]
 8006da4:	4604      	mov	r4, r0
 8006da6:	460d      	mov	r5, r1
 8006da8:	b976      	cbnz	r6, 8006dc8 <_Balloc+0x28>
 8006daa:	2010      	movs	r0, #16
 8006dac:	f7ff ff42 	bl	8006c34 <malloc>
 8006db0:	4602      	mov	r2, r0
 8006db2:	61e0      	str	r0, [r4, #28]
 8006db4:	b920      	cbnz	r0, 8006dc0 <_Balloc+0x20>
 8006db6:	4b18      	ldr	r3, [pc, #96]	@ (8006e18 <_Balloc+0x78>)
 8006db8:	4818      	ldr	r0, [pc, #96]	@ (8006e1c <_Balloc+0x7c>)
 8006dba:	216b      	movs	r1, #107	@ 0x6b
 8006dbc:	f000 fdae 	bl	800791c <__assert_func>
 8006dc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dc4:	6006      	str	r6, [r0, #0]
 8006dc6:	60c6      	str	r6, [r0, #12]
 8006dc8:	69e6      	ldr	r6, [r4, #28]
 8006dca:	68f3      	ldr	r3, [r6, #12]
 8006dcc:	b183      	cbz	r3, 8006df0 <_Balloc+0x50>
 8006dce:	69e3      	ldr	r3, [r4, #28]
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dd6:	b9b8      	cbnz	r0, 8006e08 <_Balloc+0x68>
 8006dd8:	2101      	movs	r1, #1
 8006dda:	fa01 f605 	lsl.w	r6, r1, r5
 8006dde:	1d72      	adds	r2, r6, #5
 8006de0:	0092      	lsls	r2, r2, #2
 8006de2:	4620      	mov	r0, r4
 8006de4:	f000 fdb8 	bl	8007958 <_calloc_r>
 8006de8:	b160      	cbz	r0, 8006e04 <_Balloc+0x64>
 8006dea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006dee:	e00e      	b.n	8006e0e <_Balloc+0x6e>
 8006df0:	2221      	movs	r2, #33	@ 0x21
 8006df2:	2104      	movs	r1, #4
 8006df4:	4620      	mov	r0, r4
 8006df6:	f000 fdaf 	bl	8007958 <_calloc_r>
 8006dfa:	69e3      	ldr	r3, [r4, #28]
 8006dfc:	60f0      	str	r0, [r6, #12]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d1e4      	bne.n	8006dce <_Balloc+0x2e>
 8006e04:	2000      	movs	r0, #0
 8006e06:	bd70      	pop	{r4, r5, r6, pc}
 8006e08:	6802      	ldr	r2, [r0, #0]
 8006e0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e0e:	2300      	movs	r3, #0
 8006e10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e14:	e7f7      	b.n	8006e06 <_Balloc+0x66>
 8006e16:	bf00      	nop
 8006e18:	080087e1 	.word	0x080087e1
 8006e1c:	08008861 	.word	0x08008861

08006e20 <_Bfree>:
 8006e20:	b570      	push	{r4, r5, r6, lr}
 8006e22:	69c6      	ldr	r6, [r0, #28]
 8006e24:	4605      	mov	r5, r0
 8006e26:	460c      	mov	r4, r1
 8006e28:	b976      	cbnz	r6, 8006e48 <_Bfree+0x28>
 8006e2a:	2010      	movs	r0, #16
 8006e2c:	f7ff ff02 	bl	8006c34 <malloc>
 8006e30:	4602      	mov	r2, r0
 8006e32:	61e8      	str	r0, [r5, #28]
 8006e34:	b920      	cbnz	r0, 8006e40 <_Bfree+0x20>
 8006e36:	4b09      	ldr	r3, [pc, #36]	@ (8006e5c <_Bfree+0x3c>)
 8006e38:	4809      	ldr	r0, [pc, #36]	@ (8006e60 <_Bfree+0x40>)
 8006e3a:	218f      	movs	r1, #143	@ 0x8f
 8006e3c:	f000 fd6e 	bl	800791c <__assert_func>
 8006e40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e44:	6006      	str	r6, [r0, #0]
 8006e46:	60c6      	str	r6, [r0, #12]
 8006e48:	b13c      	cbz	r4, 8006e5a <_Bfree+0x3a>
 8006e4a:	69eb      	ldr	r3, [r5, #28]
 8006e4c:	6862      	ldr	r2, [r4, #4]
 8006e4e:	68db      	ldr	r3, [r3, #12]
 8006e50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e54:	6021      	str	r1, [r4, #0]
 8006e56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e5a:	bd70      	pop	{r4, r5, r6, pc}
 8006e5c:	080087e1 	.word	0x080087e1
 8006e60:	08008861 	.word	0x08008861

08006e64 <__multadd>:
 8006e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e68:	690d      	ldr	r5, [r1, #16]
 8006e6a:	4607      	mov	r7, r0
 8006e6c:	460c      	mov	r4, r1
 8006e6e:	461e      	mov	r6, r3
 8006e70:	f101 0c14 	add.w	ip, r1, #20
 8006e74:	2000      	movs	r0, #0
 8006e76:	f8dc 3000 	ldr.w	r3, [ip]
 8006e7a:	b299      	uxth	r1, r3
 8006e7c:	fb02 6101 	mla	r1, r2, r1, r6
 8006e80:	0c1e      	lsrs	r6, r3, #16
 8006e82:	0c0b      	lsrs	r3, r1, #16
 8006e84:	fb02 3306 	mla	r3, r2, r6, r3
 8006e88:	b289      	uxth	r1, r1
 8006e8a:	3001      	adds	r0, #1
 8006e8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e90:	4285      	cmp	r5, r0
 8006e92:	f84c 1b04 	str.w	r1, [ip], #4
 8006e96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e9a:	dcec      	bgt.n	8006e76 <__multadd+0x12>
 8006e9c:	b30e      	cbz	r6, 8006ee2 <__multadd+0x7e>
 8006e9e:	68a3      	ldr	r3, [r4, #8]
 8006ea0:	42ab      	cmp	r3, r5
 8006ea2:	dc19      	bgt.n	8006ed8 <__multadd+0x74>
 8006ea4:	6861      	ldr	r1, [r4, #4]
 8006ea6:	4638      	mov	r0, r7
 8006ea8:	3101      	adds	r1, #1
 8006eaa:	f7ff ff79 	bl	8006da0 <_Balloc>
 8006eae:	4680      	mov	r8, r0
 8006eb0:	b928      	cbnz	r0, 8006ebe <__multadd+0x5a>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ee8 <__multadd+0x84>)
 8006eb6:	480d      	ldr	r0, [pc, #52]	@ (8006eec <__multadd+0x88>)
 8006eb8:	21ba      	movs	r1, #186	@ 0xba
 8006eba:	f000 fd2f 	bl	800791c <__assert_func>
 8006ebe:	6922      	ldr	r2, [r4, #16]
 8006ec0:	3202      	adds	r2, #2
 8006ec2:	f104 010c 	add.w	r1, r4, #12
 8006ec6:	0092      	lsls	r2, r2, #2
 8006ec8:	300c      	adds	r0, #12
 8006eca:	f000 fd19 	bl	8007900 <memcpy>
 8006ece:	4621      	mov	r1, r4
 8006ed0:	4638      	mov	r0, r7
 8006ed2:	f7ff ffa5 	bl	8006e20 <_Bfree>
 8006ed6:	4644      	mov	r4, r8
 8006ed8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006edc:	3501      	adds	r5, #1
 8006ede:	615e      	str	r6, [r3, #20]
 8006ee0:	6125      	str	r5, [r4, #16]
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ee8:	08008850 	.word	0x08008850
 8006eec:	08008861 	.word	0x08008861

08006ef0 <__hi0bits>:
 8006ef0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	bf36      	itet	cc
 8006ef8:	0403      	lslcc	r3, r0, #16
 8006efa:	2000      	movcs	r0, #0
 8006efc:	2010      	movcc	r0, #16
 8006efe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f02:	bf3c      	itt	cc
 8006f04:	021b      	lslcc	r3, r3, #8
 8006f06:	3008      	addcc	r0, #8
 8006f08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f0c:	bf3c      	itt	cc
 8006f0e:	011b      	lslcc	r3, r3, #4
 8006f10:	3004      	addcc	r0, #4
 8006f12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f16:	bf3c      	itt	cc
 8006f18:	009b      	lslcc	r3, r3, #2
 8006f1a:	3002      	addcc	r0, #2
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	db05      	blt.n	8006f2c <__hi0bits+0x3c>
 8006f20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006f24:	f100 0001 	add.w	r0, r0, #1
 8006f28:	bf08      	it	eq
 8006f2a:	2020      	moveq	r0, #32
 8006f2c:	4770      	bx	lr

08006f2e <__lo0bits>:
 8006f2e:	6803      	ldr	r3, [r0, #0]
 8006f30:	4602      	mov	r2, r0
 8006f32:	f013 0007 	ands.w	r0, r3, #7
 8006f36:	d00b      	beq.n	8006f50 <__lo0bits+0x22>
 8006f38:	07d9      	lsls	r1, r3, #31
 8006f3a:	d421      	bmi.n	8006f80 <__lo0bits+0x52>
 8006f3c:	0798      	lsls	r0, r3, #30
 8006f3e:	bf49      	itett	mi
 8006f40:	085b      	lsrmi	r3, r3, #1
 8006f42:	089b      	lsrpl	r3, r3, #2
 8006f44:	2001      	movmi	r0, #1
 8006f46:	6013      	strmi	r3, [r2, #0]
 8006f48:	bf5c      	itt	pl
 8006f4a:	6013      	strpl	r3, [r2, #0]
 8006f4c:	2002      	movpl	r0, #2
 8006f4e:	4770      	bx	lr
 8006f50:	b299      	uxth	r1, r3
 8006f52:	b909      	cbnz	r1, 8006f58 <__lo0bits+0x2a>
 8006f54:	0c1b      	lsrs	r3, r3, #16
 8006f56:	2010      	movs	r0, #16
 8006f58:	b2d9      	uxtb	r1, r3
 8006f5a:	b909      	cbnz	r1, 8006f60 <__lo0bits+0x32>
 8006f5c:	3008      	adds	r0, #8
 8006f5e:	0a1b      	lsrs	r3, r3, #8
 8006f60:	0719      	lsls	r1, r3, #28
 8006f62:	bf04      	itt	eq
 8006f64:	091b      	lsreq	r3, r3, #4
 8006f66:	3004      	addeq	r0, #4
 8006f68:	0799      	lsls	r1, r3, #30
 8006f6a:	bf04      	itt	eq
 8006f6c:	089b      	lsreq	r3, r3, #2
 8006f6e:	3002      	addeq	r0, #2
 8006f70:	07d9      	lsls	r1, r3, #31
 8006f72:	d403      	bmi.n	8006f7c <__lo0bits+0x4e>
 8006f74:	085b      	lsrs	r3, r3, #1
 8006f76:	f100 0001 	add.w	r0, r0, #1
 8006f7a:	d003      	beq.n	8006f84 <__lo0bits+0x56>
 8006f7c:	6013      	str	r3, [r2, #0]
 8006f7e:	4770      	bx	lr
 8006f80:	2000      	movs	r0, #0
 8006f82:	4770      	bx	lr
 8006f84:	2020      	movs	r0, #32
 8006f86:	4770      	bx	lr

08006f88 <__i2b>:
 8006f88:	b510      	push	{r4, lr}
 8006f8a:	460c      	mov	r4, r1
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	f7ff ff07 	bl	8006da0 <_Balloc>
 8006f92:	4602      	mov	r2, r0
 8006f94:	b928      	cbnz	r0, 8006fa2 <__i2b+0x1a>
 8006f96:	4b05      	ldr	r3, [pc, #20]	@ (8006fac <__i2b+0x24>)
 8006f98:	4805      	ldr	r0, [pc, #20]	@ (8006fb0 <__i2b+0x28>)
 8006f9a:	f240 1145 	movw	r1, #325	@ 0x145
 8006f9e:	f000 fcbd 	bl	800791c <__assert_func>
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	6144      	str	r4, [r0, #20]
 8006fa6:	6103      	str	r3, [r0, #16]
 8006fa8:	bd10      	pop	{r4, pc}
 8006faa:	bf00      	nop
 8006fac:	08008850 	.word	0x08008850
 8006fb0:	08008861 	.word	0x08008861

08006fb4 <__multiply>:
 8006fb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fb8:	4614      	mov	r4, r2
 8006fba:	690a      	ldr	r2, [r1, #16]
 8006fbc:	6923      	ldr	r3, [r4, #16]
 8006fbe:	429a      	cmp	r2, r3
 8006fc0:	bfa8      	it	ge
 8006fc2:	4623      	movge	r3, r4
 8006fc4:	460f      	mov	r7, r1
 8006fc6:	bfa4      	itt	ge
 8006fc8:	460c      	movge	r4, r1
 8006fca:	461f      	movge	r7, r3
 8006fcc:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006fd0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006fd4:	68a3      	ldr	r3, [r4, #8]
 8006fd6:	6861      	ldr	r1, [r4, #4]
 8006fd8:	eb0a 0609 	add.w	r6, sl, r9
 8006fdc:	42b3      	cmp	r3, r6
 8006fde:	b085      	sub	sp, #20
 8006fe0:	bfb8      	it	lt
 8006fe2:	3101      	addlt	r1, #1
 8006fe4:	f7ff fedc 	bl	8006da0 <_Balloc>
 8006fe8:	b930      	cbnz	r0, 8006ff8 <__multiply+0x44>
 8006fea:	4602      	mov	r2, r0
 8006fec:	4b44      	ldr	r3, [pc, #272]	@ (8007100 <__multiply+0x14c>)
 8006fee:	4845      	ldr	r0, [pc, #276]	@ (8007104 <__multiply+0x150>)
 8006ff0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006ff4:	f000 fc92 	bl	800791c <__assert_func>
 8006ff8:	f100 0514 	add.w	r5, r0, #20
 8006ffc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007000:	462b      	mov	r3, r5
 8007002:	2200      	movs	r2, #0
 8007004:	4543      	cmp	r3, r8
 8007006:	d321      	bcc.n	800704c <__multiply+0x98>
 8007008:	f107 0114 	add.w	r1, r7, #20
 800700c:	f104 0214 	add.w	r2, r4, #20
 8007010:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007014:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007018:	9302      	str	r3, [sp, #8]
 800701a:	1b13      	subs	r3, r2, r4
 800701c:	3b15      	subs	r3, #21
 800701e:	f023 0303 	bic.w	r3, r3, #3
 8007022:	3304      	adds	r3, #4
 8007024:	f104 0715 	add.w	r7, r4, #21
 8007028:	42ba      	cmp	r2, r7
 800702a:	bf38      	it	cc
 800702c:	2304      	movcc	r3, #4
 800702e:	9301      	str	r3, [sp, #4]
 8007030:	9b02      	ldr	r3, [sp, #8]
 8007032:	9103      	str	r1, [sp, #12]
 8007034:	428b      	cmp	r3, r1
 8007036:	d80c      	bhi.n	8007052 <__multiply+0x9e>
 8007038:	2e00      	cmp	r6, #0
 800703a:	dd03      	ble.n	8007044 <__multiply+0x90>
 800703c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007040:	2b00      	cmp	r3, #0
 8007042:	d05b      	beq.n	80070fc <__multiply+0x148>
 8007044:	6106      	str	r6, [r0, #16]
 8007046:	b005      	add	sp, #20
 8007048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800704c:	f843 2b04 	str.w	r2, [r3], #4
 8007050:	e7d8      	b.n	8007004 <__multiply+0x50>
 8007052:	f8b1 a000 	ldrh.w	sl, [r1]
 8007056:	f1ba 0f00 	cmp.w	sl, #0
 800705a:	d024      	beq.n	80070a6 <__multiply+0xf2>
 800705c:	f104 0e14 	add.w	lr, r4, #20
 8007060:	46a9      	mov	r9, r5
 8007062:	f04f 0c00 	mov.w	ip, #0
 8007066:	f85e 7b04 	ldr.w	r7, [lr], #4
 800706a:	f8d9 3000 	ldr.w	r3, [r9]
 800706e:	fa1f fb87 	uxth.w	fp, r7
 8007072:	b29b      	uxth	r3, r3
 8007074:	fb0a 330b 	mla	r3, sl, fp, r3
 8007078:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800707c:	f8d9 7000 	ldr.w	r7, [r9]
 8007080:	4463      	add	r3, ip
 8007082:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007086:	fb0a c70b 	mla	r7, sl, fp, ip
 800708a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800708e:	b29b      	uxth	r3, r3
 8007090:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007094:	4572      	cmp	r2, lr
 8007096:	f849 3b04 	str.w	r3, [r9], #4
 800709a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800709e:	d8e2      	bhi.n	8007066 <__multiply+0xb2>
 80070a0:	9b01      	ldr	r3, [sp, #4]
 80070a2:	f845 c003 	str.w	ip, [r5, r3]
 80070a6:	9b03      	ldr	r3, [sp, #12]
 80070a8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80070ac:	3104      	adds	r1, #4
 80070ae:	f1b9 0f00 	cmp.w	r9, #0
 80070b2:	d021      	beq.n	80070f8 <__multiply+0x144>
 80070b4:	682b      	ldr	r3, [r5, #0]
 80070b6:	f104 0c14 	add.w	ip, r4, #20
 80070ba:	46ae      	mov	lr, r5
 80070bc:	f04f 0a00 	mov.w	sl, #0
 80070c0:	f8bc b000 	ldrh.w	fp, [ip]
 80070c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80070c8:	fb09 770b 	mla	r7, r9, fp, r7
 80070cc:	4457      	add	r7, sl
 80070ce:	b29b      	uxth	r3, r3
 80070d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80070d4:	f84e 3b04 	str.w	r3, [lr], #4
 80070d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070e0:	f8be 3000 	ldrh.w	r3, [lr]
 80070e4:	fb09 330a 	mla	r3, r9, sl, r3
 80070e8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80070ec:	4562      	cmp	r2, ip
 80070ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80070f2:	d8e5      	bhi.n	80070c0 <__multiply+0x10c>
 80070f4:	9f01      	ldr	r7, [sp, #4]
 80070f6:	51eb      	str	r3, [r5, r7]
 80070f8:	3504      	adds	r5, #4
 80070fa:	e799      	b.n	8007030 <__multiply+0x7c>
 80070fc:	3e01      	subs	r6, #1
 80070fe:	e79b      	b.n	8007038 <__multiply+0x84>
 8007100:	08008850 	.word	0x08008850
 8007104:	08008861 	.word	0x08008861

08007108 <__pow5mult>:
 8007108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800710c:	4615      	mov	r5, r2
 800710e:	f012 0203 	ands.w	r2, r2, #3
 8007112:	4607      	mov	r7, r0
 8007114:	460e      	mov	r6, r1
 8007116:	d007      	beq.n	8007128 <__pow5mult+0x20>
 8007118:	4c25      	ldr	r4, [pc, #148]	@ (80071b0 <__pow5mult+0xa8>)
 800711a:	3a01      	subs	r2, #1
 800711c:	2300      	movs	r3, #0
 800711e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007122:	f7ff fe9f 	bl	8006e64 <__multadd>
 8007126:	4606      	mov	r6, r0
 8007128:	10ad      	asrs	r5, r5, #2
 800712a:	d03d      	beq.n	80071a8 <__pow5mult+0xa0>
 800712c:	69fc      	ldr	r4, [r7, #28]
 800712e:	b97c      	cbnz	r4, 8007150 <__pow5mult+0x48>
 8007130:	2010      	movs	r0, #16
 8007132:	f7ff fd7f 	bl	8006c34 <malloc>
 8007136:	4602      	mov	r2, r0
 8007138:	61f8      	str	r0, [r7, #28]
 800713a:	b928      	cbnz	r0, 8007148 <__pow5mult+0x40>
 800713c:	4b1d      	ldr	r3, [pc, #116]	@ (80071b4 <__pow5mult+0xac>)
 800713e:	481e      	ldr	r0, [pc, #120]	@ (80071b8 <__pow5mult+0xb0>)
 8007140:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007144:	f000 fbea 	bl	800791c <__assert_func>
 8007148:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800714c:	6004      	str	r4, [r0, #0]
 800714e:	60c4      	str	r4, [r0, #12]
 8007150:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007154:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007158:	b94c      	cbnz	r4, 800716e <__pow5mult+0x66>
 800715a:	f240 2171 	movw	r1, #625	@ 0x271
 800715e:	4638      	mov	r0, r7
 8007160:	f7ff ff12 	bl	8006f88 <__i2b>
 8007164:	2300      	movs	r3, #0
 8007166:	f8c8 0008 	str.w	r0, [r8, #8]
 800716a:	4604      	mov	r4, r0
 800716c:	6003      	str	r3, [r0, #0]
 800716e:	f04f 0900 	mov.w	r9, #0
 8007172:	07eb      	lsls	r3, r5, #31
 8007174:	d50a      	bpl.n	800718c <__pow5mult+0x84>
 8007176:	4631      	mov	r1, r6
 8007178:	4622      	mov	r2, r4
 800717a:	4638      	mov	r0, r7
 800717c:	f7ff ff1a 	bl	8006fb4 <__multiply>
 8007180:	4631      	mov	r1, r6
 8007182:	4680      	mov	r8, r0
 8007184:	4638      	mov	r0, r7
 8007186:	f7ff fe4b 	bl	8006e20 <_Bfree>
 800718a:	4646      	mov	r6, r8
 800718c:	106d      	asrs	r5, r5, #1
 800718e:	d00b      	beq.n	80071a8 <__pow5mult+0xa0>
 8007190:	6820      	ldr	r0, [r4, #0]
 8007192:	b938      	cbnz	r0, 80071a4 <__pow5mult+0x9c>
 8007194:	4622      	mov	r2, r4
 8007196:	4621      	mov	r1, r4
 8007198:	4638      	mov	r0, r7
 800719a:	f7ff ff0b 	bl	8006fb4 <__multiply>
 800719e:	6020      	str	r0, [r4, #0]
 80071a0:	f8c0 9000 	str.w	r9, [r0]
 80071a4:	4604      	mov	r4, r0
 80071a6:	e7e4      	b.n	8007172 <__pow5mult+0x6a>
 80071a8:	4630      	mov	r0, r6
 80071aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071ae:	bf00      	nop
 80071b0:	080088bc 	.word	0x080088bc
 80071b4:	080087e1 	.word	0x080087e1
 80071b8:	08008861 	.word	0x08008861

080071bc <__lshift>:
 80071bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071c0:	460c      	mov	r4, r1
 80071c2:	6849      	ldr	r1, [r1, #4]
 80071c4:	6923      	ldr	r3, [r4, #16]
 80071c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071ca:	68a3      	ldr	r3, [r4, #8]
 80071cc:	4607      	mov	r7, r0
 80071ce:	4691      	mov	r9, r2
 80071d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071d4:	f108 0601 	add.w	r6, r8, #1
 80071d8:	42b3      	cmp	r3, r6
 80071da:	db0b      	blt.n	80071f4 <__lshift+0x38>
 80071dc:	4638      	mov	r0, r7
 80071de:	f7ff fddf 	bl	8006da0 <_Balloc>
 80071e2:	4605      	mov	r5, r0
 80071e4:	b948      	cbnz	r0, 80071fa <__lshift+0x3e>
 80071e6:	4602      	mov	r2, r0
 80071e8:	4b28      	ldr	r3, [pc, #160]	@ (800728c <__lshift+0xd0>)
 80071ea:	4829      	ldr	r0, [pc, #164]	@ (8007290 <__lshift+0xd4>)
 80071ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80071f0:	f000 fb94 	bl	800791c <__assert_func>
 80071f4:	3101      	adds	r1, #1
 80071f6:	005b      	lsls	r3, r3, #1
 80071f8:	e7ee      	b.n	80071d8 <__lshift+0x1c>
 80071fa:	2300      	movs	r3, #0
 80071fc:	f100 0114 	add.w	r1, r0, #20
 8007200:	f100 0210 	add.w	r2, r0, #16
 8007204:	4618      	mov	r0, r3
 8007206:	4553      	cmp	r3, sl
 8007208:	db33      	blt.n	8007272 <__lshift+0xb6>
 800720a:	6920      	ldr	r0, [r4, #16]
 800720c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007210:	f104 0314 	add.w	r3, r4, #20
 8007214:	f019 091f 	ands.w	r9, r9, #31
 8007218:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800721c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007220:	d02b      	beq.n	800727a <__lshift+0xbe>
 8007222:	f1c9 0e20 	rsb	lr, r9, #32
 8007226:	468a      	mov	sl, r1
 8007228:	2200      	movs	r2, #0
 800722a:	6818      	ldr	r0, [r3, #0]
 800722c:	fa00 f009 	lsl.w	r0, r0, r9
 8007230:	4310      	orrs	r0, r2
 8007232:	f84a 0b04 	str.w	r0, [sl], #4
 8007236:	f853 2b04 	ldr.w	r2, [r3], #4
 800723a:	459c      	cmp	ip, r3
 800723c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007240:	d8f3      	bhi.n	800722a <__lshift+0x6e>
 8007242:	ebac 0304 	sub.w	r3, ip, r4
 8007246:	3b15      	subs	r3, #21
 8007248:	f023 0303 	bic.w	r3, r3, #3
 800724c:	3304      	adds	r3, #4
 800724e:	f104 0015 	add.w	r0, r4, #21
 8007252:	4584      	cmp	ip, r0
 8007254:	bf38      	it	cc
 8007256:	2304      	movcc	r3, #4
 8007258:	50ca      	str	r2, [r1, r3]
 800725a:	b10a      	cbz	r2, 8007260 <__lshift+0xa4>
 800725c:	f108 0602 	add.w	r6, r8, #2
 8007260:	3e01      	subs	r6, #1
 8007262:	4638      	mov	r0, r7
 8007264:	612e      	str	r6, [r5, #16]
 8007266:	4621      	mov	r1, r4
 8007268:	f7ff fdda 	bl	8006e20 <_Bfree>
 800726c:	4628      	mov	r0, r5
 800726e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007272:	f842 0f04 	str.w	r0, [r2, #4]!
 8007276:	3301      	adds	r3, #1
 8007278:	e7c5      	b.n	8007206 <__lshift+0x4a>
 800727a:	3904      	subs	r1, #4
 800727c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007280:	f841 2f04 	str.w	r2, [r1, #4]!
 8007284:	459c      	cmp	ip, r3
 8007286:	d8f9      	bhi.n	800727c <__lshift+0xc0>
 8007288:	e7ea      	b.n	8007260 <__lshift+0xa4>
 800728a:	bf00      	nop
 800728c:	08008850 	.word	0x08008850
 8007290:	08008861 	.word	0x08008861

08007294 <__mcmp>:
 8007294:	690a      	ldr	r2, [r1, #16]
 8007296:	4603      	mov	r3, r0
 8007298:	6900      	ldr	r0, [r0, #16]
 800729a:	1a80      	subs	r0, r0, r2
 800729c:	b530      	push	{r4, r5, lr}
 800729e:	d10e      	bne.n	80072be <__mcmp+0x2a>
 80072a0:	3314      	adds	r3, #20
 80072a2:	3114      	adds	r1, #20
 80072a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80072a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80072ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80072b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80072b4:	4295      	cmp	r5, r2
 80072b6:	d003      	beq.n	80072c0 <__mcmp+0x2c>
 80072b8:	d205      	bcs.n	80072c6 <__mcmp+0x32>
 80072ba:	f04f 30ff 	mov.w	r0, #4294967295
 80072be:	bd30      	pop	{r4, r5, pc}
 80072c0:	42a3      	cmp	r3, r4
 80072c2:	d3f3      	bcc.n	80072ac <__mcmp+0x18>
 80072c4:	e7fb      	b.n	80072be <__mcmp+0x2a>
 80072c6:	2001      	movs	r0, #1
 80072c8:	e7f9      	b.n	80072be <__mcmp+0x2a>
	...

080072cc <__mdiff>:
 80072cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072d0:	4689      	mov	r9, r1
 80072d2:	4606      	mov	r6, r0
 80072d4:	4611      	mov	r1, r2
 80072d6:	4648      	mov	r0, r9
 80072d8:	4614      	mov	r4, r2
 80072da:	f7ff ffdb 	bl	8007294 <__mcmp>
 80072de:	1e05      	subs	r5, r0, #0
 80072e0:	d112      	bne.n	8007308 <__mdiff+0x3c>
 80072e2:	4629      	mov	r1, r5
 80072e4:	4630      	mov	r0, r6
 80072e6:	f7ff fd5b 	bl	8006da0 <_Balloc>
 80072ea:	4602      	mov	r2, r0
 80072ec:	b928      	cbnz	r0, 80072fa <__mdiff+0x2e>
 80072ee:	4b3f      	ldr	r3, [pc, #252]	@ (80073ec <__mdiff+0x120>)
 80072f0:	f240 2137 	movw	r1, #567	@ 0x237
 80072f4:	483e      	ldr	r0, [pc, #248]	@ (80073f0 <__mdiff+0x124>)
 80072f6:	f000 fb11 	bl	800791c <__assert_func>
 80072fa:	2301      	movs	r3, #1
 80072fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007300:	4610      	mov	r0, r2
 8007302:	b003      	add	sp, #12
 8007304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007308:	bfbc      	itt	lt
 800730a:	464b      	movlt	r3, r9
 800730c:	46a1      	movlt	r9, r4
 800730e:	4630      	mov	r0, r6
 8007310:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007314:	bfba      	itte	lt
 8007316:	461c      	movlt	r4, r3
 8007318:	2501      	movlt	r5, #1
 800731a:	2500      	movge	r5, #0
 800731c:	f7ff fd40 	bl	8006da0 <_Balloc>
 8007320:	4602      	mov	r2, r0
 8007322:	b918      	cbnz	r0, 800732c <__mdiff+0x60>
 8007324:	4b31      	ldr	r3, [pc, #196]	@ (80073ec <__mdiff+0x120>)
 8007326:	f240 2145 	movw	r1, #581	@ 0x245
 800732a:	e7e3      	b.n	80072f4 <__mdiff+0x28>
 800732c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007330:	6926      	ldr	r6, [r4, #16]
 8007332:	60c5      	str	r5, [r0, #12]
 8007334:	f109 0310 	add.w	r3, r9, #16
 8007338:	f109 0514 	add.w	r5, r9, #20
 800733c:	f104 0e14 	add.w	lr, r4, #20
 8007340:	f100 0b14 	add.w	fp, r0, #20
 8007344:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007348:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800734c:	9301      	str	r3, [sp, #4]
 800734e:	46d9      	mov	r9, fp
 8007350:	f04f 0c00 	mov.w	ip, #0
 8007354:	9b01      	ldr	r3, [sp, #4]
 8007356:	f85e 0b04 	ldr.w	r0, [lr], #4
 800735a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800735e:	9301      	str	r3, [sp, #4]
 8007360:	fa1f f38a 	uxth.w	r3, sl
 8007364:	4619      	mov	r1, r3
 8007366:	b283      	uxth	r3, r0
 8007368:	1acb      	subs	r3, r1, r3
 800736a:	0c00      	lsrs	r0, r0, #16
 800736c:	4463      	add	r3, ip
 800736e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007372:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007376:	b29b      	uxth	r3, r3
 8007378:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800737c:	4576      	cmp	r6, lr
 800737e:	f849 3b04 	str.w	r3, [r9], #4
 8007382:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007386:	d8e5      	bhi.n	8007354 <__mdiff+0x88>
 8007388:	1b33      	subs	r3, r6, r4
 800738a:	3b15      	subs	r3, #21
 800738c:	f023 0303 	bic.w	r3, r3, #3
 8007390:	3415      	adds	r4, #21
 8007392:	3304      	adds	r3, #4
 8007394:	42a6      	cmp	r6, r4
 8007396:	bf38      	it	cc
 8007398:	2304      	movcc	r3, #4
 800739a:	441d      	add	r5, r3
 800739c:	445b      	add	r3, fp
 800739e:	461e      	mov	r6, r3
 80073a0:	462c      	mov	r4, r5
 80073a2:	4544      	cmp	r4, r8
 80073a4:	d30e      	bcc.n	80073c4 <__mdiff+0xf8>
 80073a6:	f108 0103 	add.w	r1, r8, #3
 80073aa:	1b49      	subs	r1, r1, r5
 80073ac:	f021 0103 	bic.w	r1, r1, #3
 80073b0:	3d03      	subs	r5, #3
 80073b2:	45a8      	cmp	r8, r5
 80073b4:	bf38      	it	cc
 80073b6:	2100      	movcc	r1, #0
 80073b8:	440b      	add	r3, r1
 80073ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80073be:	b191      	cbz	r1, 80073e6 <__mdiff+0x11a>
 80073c0:	6117      	str	r7, [r2, #16]
 80073c2:	e79d      	b.n	8007300 <__mdiff+0x34>
 80073c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80073c8:	46e6      	mov	lr, ip
 80073ca:	0c08      	lsrs	r0, r1, #16
 80073cc:	fa1c fc81 	uxtah	ip, ip, r1
 80073d0:	4471      	add	r1, lr
 80073d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80073d6:	b289      	uxth	r1, r1
 80073d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80073dc:	f846 1b04 	str.w	r1, [r6], #4
 80073e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80073e4:	e7dd      	b.n	80073a2 <__mdiff+0xd6>
 80073e6:	3f01      	subs	r7, #1
 80073e8:	e7e7      	b.n	80073ba <__mdiff+0xee>
 80073ea:	bf00      	nop
 80073ec:	08008850 	.word	0x08008850
 80073f0:	08008861 	.word	0x08008861

080073f4 <__d2b>:
 80073f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073f8:	460f      	mov	r7, r1
 80073fa:	2101      	movs	r1, #1
 80073fc:	ec59 8b10 	vmov	r8, r9, d0
 8007400:	4616      	mov	r6, r2
 8007402:	f7ff fccd 	bl	8006da0 <_Balloc>
 8007406:	4604      	mov	r4, r0
 8007408:	b930      	cbnz	r0, 8007418 <__d2b+0x24>
 800740a:	4602      	mov	r2, r0
 800740c:	4b23      	ldr	r3, [pc, #140]	@ (800749c <__d2b+0xa8>)
 800740e:	4824      	ldr	r0, [pc, #144]	@ (80074a0 <__d2b+0xac>)
 8007410:	f240 310f 	movw	r1, #783	@ 0x30f
 8007414:	f000 fa82 	bl	800791c <__assert_func>
 8007418:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800741c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007420:	b10d      	cbz	r5, 8007426 <__d2b+0x32>
 8007422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007426:	9301      	str	r3, [sp, #4]
 8007428:	f1b8 0300 	subs.w	r3, r8, #0
 800742c:	d023      	beq.n	8007476 <__d2b+0x82>
 800742e:	4668      	mov	r0, sp
 8007430:	9300      	str	r3, [sp, #0]
 8007432:	f7ff fd7c 	bl	8006f2e <__lo0bits>
 8007436:	e9dd 1200 	ldrd	r1, r2, [sp]
 800743a:	b1d0      	cbz	r0, 8007472 <__d2b+0x7e>
 800743c:	f1c0 0320 	rsb	r3, r0, #32
 8007440:	fa02 f303 	lsl.w	r3, r2, r3
 8007444:	430b      	orrs	r3, r1
 8007446:	40c2      	lsrs	r2, r0
 8007448:	6163      	str	r3, [r4, #20]
 800744a:	9201      	str	r2, [sp, #4]
 800744c:	9b01      	ldr	r3, [sp, #4]
 800744e:	61a3      	str	r3, [r4, #24]
 8007450:	2b00      	cmp	r3, #0
 8007452:	bf0c      	ite	eq
 8007454:	2201      	moveq	r2, #1
 8007456:	2202      	movne	r2, #2
 8007458:	6122      	str	r2, [r4, #16]
 800745a:	b1a5      	cbz	r5, 8007486 <__d2b+0x92>
 800745c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007460:	4405      	add	r5, r0
 8007462:	603d      	str	r5, [r7, #0]
 8007464:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007468:	6030      	str	r0, [r6, #0]
 800746a:	4620      	mov	r0, r4
 800746c:	b003      	add	sp, #12
 800746e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007472:	6161      	str	r1, [r4, #20]
 8007474:	e7ea      	b.n	800744c <__d2b+0x58>
 8007476:	a801      	add	r0, sp, #4
 8007478:	f7ff fd59 	bl	8006f2e <__lo0bits>
 800747c:	9b01      	ldr	r3, [sp, #4]
 800747e:	6163      	str	r3, [r4, #20]
 8007480:	3020      	adds	r0, #32
 8007482:	2201      	movs	r2, #1
 8007484:	e7e8      	b.n	8007458 <__d2b+0x64>
 8007486:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800748a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800748e:	6038      	str	r0, [r7, #0]
 8007490:	6918      	ldr	r0, [r3, #16]
 8007492:	f7ff fd2d 	bl	8006ef0 <__hi0bits>
 8007496:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800749a:	e7e5      	b.n	8007468 <__d2b+0x74>
 800749c:	08008850 	.word	0x08008850
 80074a0:	08008861 	.word	0x08008861

080074a4 <__ssputs_r>:
 80074a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a8:	688e      	ldr	r6, [r1, #8]
 80074aa:	461f      	mov	r7, r3
 80074ac:	42be      	cmp	r6, r7
 80074ae:	680b      	ldr	r3, [r1, #0]
 80074b0:	4682      	mov	sl, r0
 80074b2:	460c      	mov	r4, r1
 80074b4:	4690      	mov	r8, r2
 80074b6:	d82d      	bhi.n	8007514 <__ssputs_r+0x70>
 80074b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80074c0:	d026      	beq.n	8007510 <__ssputs_r+0x6c>
 80074c2:	6965      	ldr	r5, [r4, #20]
 80074c4:	6909      	ldr	r1, [r1, #16]
 80074c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074ca:	eba3 0901 	sub.w	r9, r3, r1
 80074ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074d2:	1c7b      	adds	r3, r7, #1
 80074d4:	444b      	add	r3, r9
 80074d6:	106d      	asrs	r5, r5, #1
 80074d8:	429d      	cmp	r5, r3
 80074da:	bf38      	it	cc
 80074dc:	461d      	movcc	r5, r3
 80074de:	0553      	lsls	r3, r2, #21
 80074e0:	d527      	bpl.n	8007532 <__ssputs_r+0x8e>
 80074e2:	4629      	mov	r1, r5
 80074e4:	f7ff fbd0 	bl	8006c88 <_malloc_r>
 80074e8:	4606      	mov	r6, r0
 80074ea:	b360      	cbz	r0, 8007546 <__ssputs_r+0xa2>
 80074ec:	6921      	ldr	r1, [r4, #16]
 80074ee:	464a      	mov	r2, r9
 80074f0:	f000 fa06 	bl	8007900 <memcpy>
 80074f4:	89a3      	ldrh	r3, [r4, #12]
 80074f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074fe:	81a3      	strh	r3, [r4, #12]
 8007500:	6126      	str	r6, [r4, #16]
 8007502:	6165      	str	r5, [r4, #20]
 8007504:	444e      	add	r6, r9
 8007506:	eba5 0509 	sub.w	r5, r5, r9
 800750a:	6026      	str	r6, [r4, #0]
 800750c:	60a5      	str	r5, [r4, #8]
 800750e:	463e      	mov	r6, r7
 8007510:	42be      	cmp	r6, r7
 8007512:	d900      	bls.n	8007516 <__ssputs_r+0x72>
 8007514:	463e      	mov	r6, r7
 8007516:	6820      	ldr	r0, [r4, #0]
 8007518:	4632      	mov	r2, r6
 800751a:	4641      	mov	r1, r8
 800751c:	f000 f9c6 	bl	80078ac <memmove>
 8007520:	68a3      	ldr	r3, [r4, #8]
 8007522:	1b9b      	subs	r3, r3, r6
 8007524:	60a3      	str	r3, [r4, #8]
 8007526:	6823      	ldr	r3, [r4, #0]
 8007528:	4433      	add	r3, r6
 800752a:	6023      	str	r3, [r4, #0]
 800752c:	2000      	movs	r0, #0
 800752e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007532:	462a      	mov	r2, r5
 8007534:	f000 fa36 	bl	80079a4 <_realloc_r>
 8007538:	4606      	mov	r6, r0
 800753a:	2800      	cmp	r0, #0
 800753c:	d1e0      	bne.n	8007500 <__ssputs_r+0x5c>
 800753e:	6921      	ldr	r1, [r4, #16]
 8007540:	4650      	mov	r0, sl
 8007542:	f7ff fb2d 	bl	8006ba0 <_free_r>
 8007546:	230c      	movs	r3, #12
 8007548:	f8ca 3000 	str.w	r3, [sl]
 800754c:	89a3      	ldrh	r3, [r4, #12]
 800754e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007552:	81a3      	strh	r3, [r4, #12]
 8007554:	f04f 30ff 	mov.w	r0, #4294967295
 8007558:	e7e9      	b.n	800752e <__ssputs_r+0x8a>
	...

0800755c <_svfiprintf_r>:
 800755c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007560:	4698      	mov	r8, r3
 8007562:	898b      	ldrh	r3, [r1, #12]
 8007564:	061b      	lsls	r3, r3, #24
 8007566:	b09d      	sub	sp, #116	@ 0x74
 8007568:	4607      	mov	r7, r0
 800756a:	460d      	mov	r5, r1
 800756c:	4614      	mov	r4, r2
 800756e:	d510      	bpl.n	8007592 <_svfiprintf_r+0x36>
 8007570:	690b      	ldr	r3, [r1, #16]
 8007572:	b973      	cbnz	r3, 8007592 <_svfiprintf_r+0x36>
 8007574:	2140      	movs	r1, #64	@ 0x40
 8007576:	f7ff fb87 	bl	8006c88 <_malloc_r>
 800757a:	6028      	str	r0, [r5, #0]
 800757c:	6128      	str	r0, [r5, #16]
 800757e:	b930      	cbnz	r0, 800758e <_svfiprintf_r+0x32>
 8007580:	230c      	movs	r3, #12
 8007582:	603b      	str	r3, [r7, #0]
 8007584:	f04f 30ff 	mov.w	r0, #4294967295
 8007588:	b01d      	add	sp, #116	@ 0x74
 800758a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800758e:	2340      	movs	r3, #64	@ 0x40
 8007590:	616b      	str	r3, [r5, #20]
 8007592:	2300      	movs	r3, #0
 8007594:	9309      	str	r3, [sp, #36]	@ 0x24
 8007596:	2320      	movs	r3, #32
 8007598:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800759c:	f8cd 800c 	str.w	r8, [sp, #12]
 80075a0:	2330      	movs	r3, #48	@ 0x30
 80075a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007740 <_svfiprintf_r+0x1e4>
 80075a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075aa:	f04f 0901 	mov.w	r9, #1
 80075ae:	4623      	mov	r3, r4
 80075b0:	469a      	mov	sl, r3
 80075b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075b6:	b10a      	cbz	r2, 80075bc <_svfiprintf_r+0x60>
 80075b8:	2a25      	cmp	r2, #37	@ 0x25
 80075ba:	d1f9      	bne.n	80075b0 <_svfiprintf_r+0x54>
 80075bc:	ebba 0b04 	subs.w	fp, sl, r4
 80075c0:	d00b      	beq.n	80075da <_svfiprintf_r+0x7e>
 80075c2:	465b      	mov	r3, fp
 80075c4:	4622      	mov	r2, r4
 80075c6:	4629      	mov	r1, r5
 80075c8:	4638      	mov	r0, r7
 80075ca:	f7ff ff6b 	bl	80074a4 <__ssputs_r>
 80075ce:	3001      	adds	r0, #1
 80075d0:	f000 80a7 	beq.w	8007722 <_svfiprintf_r+0x1c6>
 80075d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075d6:	445a      	add	r2, fp
 80075d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80075da:	f89a 3000 	ldrb.w	r3, [sl]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	f000 809f 	beq.w	8007722 <_svfiprintf_r+0x1c6>
 80075e4:	2300      	movs	r3, #0
 80075e6:	f04f 32ff 	mov.w	r2, #4294967295
 80075ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075ee:	f10a 0a01 	add.w	sl, sl, #1
 80075f2:	9304      	str	r3, [sp, #16]
 80075f4:	9307      	str	r3, [sp, #28]
 80075f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80075fc:	4654      	mov	r4, sl
 80075fe:	2205      	movs	r2, #5
 8007600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007604:	484e      	ldr	r0, [pc, #312]	@ (8007740 <_svfiprintf_r+0x1e4>)
 8007606:	f7f8 fe03 	bl	8000210 <memchr>
 800760a:	9a04      	ldr	r2, [sp, #16]
 800760c:	b9d8      	cbnz	r0, 8007646 <_svfiprintf_r+0xea>
 800760e:	06d0      	lsls	r0, r2, #27
 8007610:	bf44      	itt	mi
 8007612:	2320      	movmi	r3, #32
 8007614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007618:	0711      	lsls	r1, r2, #28
 800761a:	bf44      	itt	mi
 800761c:	232b      	movmi	r3, #43	@ 0x2b
 800761e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007622:	f89a 3000 	ldrb.w	r3, [sl]
 8007626:	2b2a      	cmp	r3, #42	@ 0x2a
 8007628:	d015      	beq.n	8007656 <_svfiprintf_r+0xfa>
 800762a:	9a07      	ldr	r2, [sp, #28]
 800762c:	4654      	mov	r4, sl
 800762e:	2000      	movs	r0, #0
 8007630:	f04f 0c0a 	mov.w	ip, #10
 8007634:	4621      	mov	r1, r4
 8007636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800763a:	3b30      	subs	r3, #48	@ 0x30
 800763c:	2b09      	cmp	r3, #9
 800763e:	d94b      	bls.n	80076d8 <_svfiprintf_r+0x17c>
 8007640:	b1b0      	cbz	r0, 8007670 <_svfiprintf_r+0x114>
 8007642:	9207      	str	r2, [sp, #28]
 8007644:	e014      	b.n	8007670 <_svfiprintf_r+0x114>
 8007646:	eba0 0308 	sub.w	r3, r0, r8
 800764a:	fa09 f303 	lsl.w	r3, r9, r3
 800764e:	4313      	orrs	r3, r2
 8007650:	9304      	str	r3, [sp, #16]
 8007652:	46a2      	mov	sl, r4
 8007654:	e7d2      	b.n	80075fc <_svfiprintf_r+0xa0>
 8007656:	9b03      	ldr	r3, [sp, #12]
 8007658:	1d19      	adds	r1, r3, #4
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	9103      	str	r1, [sp, #12]
 800765e:	2b00      	cmp	r3, #0
 8007660:	bfbb      	ittet	lt
 8007662:	425b      	neglt	r3, r3
 8007664:	f042 0202 	orrlt.w	r2, r2, #2
 8007668:	9307      	strge	r3, [sp, #28]
 800766a:	9307      	strlt	r3, [sp, #28]
 800766c:	bfb8      	it	lt
 800766e:	9204      	strlt	r2, [sp, #16]
 8007670:	7823      	ldrb	r3, [r4, #0]
 8007672:	2b2e      	cmp	r3, #46	@ 0x2e
 8007674:	d10a      	bne.n	800768c <_svfiprintf_r+0x130>
 8007676:	7863      	ldrb	r3, [r4, #1]
 8007678:	2b2a      	cmp	r3, #42	@ 0x2a
 800767a:	d132      	bne.n	80076e2 <_svfiprintf_r+0x186>
 800767c:	9b03      	ldr	r3, [sp, #12]
 800767e:	1d1a      	adds	r2, r3, #4
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	9203      	str	r2, [sp, #12]
 8007684:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007688:	3402      	adds	r4, #2
 800768a:	9305      	str	r3, [sp, #20]
 800768c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007750 <_svfiprintf_r+0x1f4>
 8007690:	7821      	ldrb	r1, [r4, #0]
 8007692:	2203      	movs	r2, #3
 8007694:	4650      	mov	r0, sl
 8007696:	f7f8 fdbb 	bl	8000210 <memchr>
 800769a:	b138      	cbz	r0, 80076ac <_svfiprintf_r+0x150>
 800769c:	9b04      	ldr	r3, [sp, #16]
 800769e:	eba0 000a 	sub.w	r0, r0, sl
 80076a2:	2240      	movs	r2, #64	@ 0x40
 80076a4:	4082      	lsls	r2, r0
 80076a6:	4313      	orrs	r3, r2
 80076a8:	3401      	adds	r4, #1
 80076aa:	9304      	str	r3, [sp, #16]
 80076ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076b0:	4824      	ldr	r0, [pc, #144]	@ (8007744 <_svfiprintf_r+0x1e8>)
 80076b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076b6:	2206      	movs	r2, #6
 80076b8:	f7f8 fdaa 	bl	8000210 <memchr>
 80076bc:	2800      	cmp	r0, #0
 80076be:	d036      	beq.n	800772e <_svfiprintf_r+0x1d2>
 80076c0:	4b21      	ldr	r3, [pc, #132]	@ (8007748 <_svfiprintf_r+0x1ec>)
 80076c2:	bb1b      	cbnz	r3, 800770c <_svfiprintf_r+0x1b0>
 80076c4:	9b03      	ldr	r3, [sp, #12]
 80076c6:	3307      	adds	r3, #7
 80076c8:	f023 0307 	bic.w	r3, r3, #7
 80076cc:	3308      	adds	r3, #8
 80076ce:	9303      	str	r3, [sp, #12]
 80076d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076d2:	4433      	add	r3, r6
 80076d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80076d6:	e76a      	b.n	80075ae <_svfiprintf_r+0x52>
 80076d8:	fb0c 3202 	mla	r2, ip, r2, r3
 80076dc:	460c      	mov	r4, r1
 80076de:	2001      	movs	r0, #1
 80076e0:	e7a8      	b.n	8007634 <_svfiprintf_r+0xd8>
 80076e2:	2300      	movs	r3, #0
 80076e4:	3401      	adds	r4, #1
 80076e6:	9305      	str	r3, [sp, #20]
 80076e8:	4619      	mov	r1, r3
 80076ea:	f04f 0c0a 	mov.w	ip, #10
 80076ee:	4620      	mov	r0, r4
 80076f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076f4:	3a30      	subs	r2, #48	@ 0x30
 80076f6:	2a09      	cmp	r2, #9
 80076f8:	d903      	bls.n	8007702 <_svfiprintf_r+0x1a6>
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d0c6      	beq.n	800768c <_svfiprintf_r+0x130>
 80076fe:	9105      	str	r1, [sp, #20]
 8007700:	e7c4      	b.n	800768c <_svfiprintf_r+0x130>
 8007702:	fb0c 2101 	mla	r1, ip, r1, r2
 8007706:	4604      	mov	r4, r0
 8007708:	2301      	movs	r3, #1
 800770a:	e7f0      	b.n	80076ee <_svfiprintf_r+0x192>
 800770c:	ab03      	add	r3, sp, #12
 800770e:	9300      	str	r3, [sp, #0]
 8007710:	462a      	mov	r2, r5
 8007712:	4b0e      	ldr	r3, [pc, #56]	@ (800774c <_svfiprintf_r+0x1f0>)
 8007714:	a904      	add	r1, sp, #16
 8007716:	4638      	mov	r0, r7
 8007718:	f7fd fe84 	bl	8005424 <_printf_float>
 800771c:	1c42      	adds	r2, r0, #1
 800771e:	4606      	mov	r6, r0
 8007720:	d1d6      	bne.n	80076d0 <_svfiprintf_r+0x174>
 8007722:	89ab      	ldrh	r3, [r5, #12]
 8007724:	065b      	lsls	r3, r3, #25
 8007726:	f53f af2d 	bmi.w	8007584 <_svfiprintf_r+0x28>
 800772a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800772c:	e72c      	b.n	8007588 <_svfiprintf_r+0x2c>
 800772e:	ab03      	add	r3, sp, #12
 8007730:	9300      	str	r3, [sp, #0]
 8007732:	462a      	mov	r2, r5
 8007734:	4b05      	ldr	r3, [pc, #20]	@ (800774c <_svfiprintf_r+0x1f0>)
 8007736:	a904      	add	r1, sp, #16
 8007738:	4638      	mov	r0, r7
 800773a:	f7fe f90b 	bl	8005954 <_printf_i>
 800773e:	e7ed      	b.n	800771c <_svfiprintf_r+0x1c0>
 8007740:	080089b8 	.word	0x080089b8
 8007744:	080089c2 	.word	0x080089c2
 8007748:	08005425 	.word	0x08005425
 800774c:	080074a5 	.word	0x080074a5
 8007750:	080089be 	.word	0x080089be

08007754 <__sflush_r>:
 8007754:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800775c:	0716      	lsls	r6, r2, #28
 800775e:	4605      	mov	r5, r0
 8007760:	460c      	mov	r4, r1
 8007762:	d454      	bmi.n	800780e <__sflush_r+0xba>
 8007764:	684b      	ldr	r3, [r1, #4]
 8007766:	2b00      	cmp	r3, #0
 8007768:	dc02      	bgt.n	8007770 <__sflush_r+0x1c>
 800776a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800776c:	2b00      	cmp	r3, #0
 800776e:	dd48      	ble.n	8007802 <__sflush_r+0xae>
 8007770:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007772:	2e00      	cmp	r6, #0
 8007774:	d045      	beq.n	8007802 <__sflush_r+0xae>
 8007776:	2300      	movs	r3, #0
 8007778:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800777c:	682f      	ldr	r7, [r5, #0]
 800777e:	6a21      	ldr	r1, [r4, #32]
 8007780:	602b      	str	r3, [r5, #0]
 8007782:	d030      	beq.n	80077e6 <__sflush_r+0x92>
 8007784:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007786:	89a3      	ldrh	r3, [r4, #12]
 8007788:	0759      	lsls	r1, r3, #29
 800778a:	d505      	bpl.n	8007798 <__sflush_r+0x44>
 800778c:	6863      	ldr	r3, [r4, #4]
 800778e:	1ad2      	subs	r2, r2, r3
 8007790:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007792:	b10b      	cbz	r3, 8007798 <__sflush_r+0x44>
 8007794:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007796:	1ad2      	subs	r2, r2, r3
 8007798:	2300      	movs	r3, #0
 800779a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800779c:	6a21      	ldr	r1, [r4, #32]
 800779e:	4628      	mov	r0, r5
 80077a0:	47b0      	blx	r6
 80077a2:	1c43      	adds	r3, r0, #1
 80077a4:	89a3      	ldrh	r3, [r4, #12]
 80077a6:	d106      	bne.n	80077b6 <__sflush_r+0x62>
 80077a8:	6829      	ldr	r1, [r5, #0]
 80077aa:	291d      	cmp	r1, #29
 80077ac:	d82b      	bhi.n	8007806 <__sflush_r+0xb2>
 80077ae:	4a2a      	ldr	r2, [pc, #168]	@ (8007858 <__sflush_r+0x104>)
 80077b0:	410a      	asrs	r2, r1
 80077b2:	07d6      	lsls	r6, r2, #31
 80077b4:	d427      	bmi.n	8007806 <__sflush_r+0xb2>
 80077b6:	2200      	movs	r2, #0
 80077b8:	6062      	str	r2, [r4, #4]
 80077ba:	04d9      	lsls	r1, r3, #19
 80077bc:	6922      	ldr	r2, [r4, #16]
 80077be:	6022      	str	r2, [r4, #0]
 80077c0:	d504      	bpl.n	80077cc <__sflush_r+0x78>
 80077c2:	1c42      	adds	r2, r0, #1
 80077c4:	d101      	bne.n	80077ca <__sflush_r+0x76>
 80077c6:	682b      	ldr	r3, [r5, #0]
 80077c8:	b903      	cbnz	r3, 80077cc <__sflush_r+0x78>
 80077ca:	6560      	str	r0, [r4, #84]	@ 0x54
 80077cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80077ce:	602f      	str	r7, [r5, #0]
 80077d0:	b1b9      	cbz	r1, 8007802 <__sflush_r+0xae>
 80077d2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80077d6:	4299      	cmp	r1, r3
 80077d8:	d002      	beq.n	80077e0 <__sflush_r+0x8c>
 80077da:	4628      	mov	r0, r5
 80077dc:	f7ff f9e0 	bl	8006ba0 <_free_r>
 80077e0:	2300      	movs	r3, #0
 80077e2:	6363      	str	r3, [r4, #52]	@ 0x34
 80077e4:	e00d      	b.n	8007802 <__sflush_r+0xae>
 80077e6:	2301      	movs	r3, #1
 80077e8:	4628      	mov	r0, r5
 80077ea:	47b0      	blx	r6
 80077ec:	4602      	mov	r2, r0
 80077ee:	1c50      	adds	r0, r2, #1
 80077f0:	d1c9      	bne.n	8007786 <__sflush_r+0x32>
 80077f2:	682b      	ldr	r3, [r5, #0]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d0c6      	beq.n	8007786 <__sflush_r+0x32>
 80077f8:	2b1d      	cmp	r3, #29
 80077fa:	d001      	beq.n	8007800 <__sflush_r+0xac>
 80077fc:	2b16      	cmp	r3, #22
 80077fe:	d11e      	bne.n	800783e <__sflush_r+0xea>
 8007800:	602f      	str	r7, [r5, #0]
 8007802:	2000      	movs	r0, #0
 8007804:	e022      	b.n	800784c <__sflush_r+0xf8>
 8007806:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800780a:	b21b      	sxth	r3, r3
 800780c:	e01b      	b.n	8007846 <__sflush_r+0xf2>
 800780e:	690f      	ldr	r7, [r1, #16]
 8007810:	2f00      	cmp	r7, #0
 8007812:	d0f6      	beq.n	8007802 <__sflush_r+0xae>
 8007814:	0793      	lsls	r3, r2, #30
 8007816:	680e      	ldr	r6, [r1, #0]
 8007818:	bf08      	it	eq
 800781a:	694b      	ldreq	r3, [r1, #20]
 800781c:	600f      	str	r7, [r1, #0]
 800781e:	bf18      	it	ne
 8007820:	2300      	movne	r3, #0
 8007822:	eba6 0807 	sub.w	r8, r6, r7
 8007826:	608b      	str	r3, [r1, #8]
 8007828:	f1b8 0f00 	cmp.w	r8, #0
 800782c:	dde9      	ble.n	8007802 <__sflush_r+0xae>
 800782e:	6a21      	ldr	r1, [r4, #32]
 8007830:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007832:	4643      	mov	r3, r8
 8007834:	463a      	mov	r2, r7
 8007836:	4628      	mov	r0, r5
 8007838:	47b0      	blx	r6
 800783a:	2800      	cmp	r0, #0
 800783c:	dc08      	bgt.n	8007850 <__sflush_r+0xfc>
 800783e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007846:	81a3      	strh	r3, [r4, #12]
 8007848:	f04f 30ff 	mov.w	r0, #4294967295
 800784c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007850:	4407      	add	r7, r0
 8007852:	eba8 0800 	sub.w	r8, r8, r0
 8007856:	e7e7      	b.n	8007828 <__sflush_r+0xd4>
 8007858:	dfbffffe 	.word	0xdfbffffe

0800785c <_fflush_r>:
 800785c:	b538      	push	{r3, r4, r5, lr}
 800785e:	690b      	ldr	r3, [r1, #16]
 8007860:	4605      	mov	r5, r0
 8007862:	460c      	mov	r4, r1
 8007864:	b913      	cbnz	r3, 800786c <_fflush_r+0x10>
 8007866:	2500      	movs	r5, #0
 8007868:	4628      	mov	r0, r5
 800786a:	bd38      	pop	{r3, r4, r5, pc}
 800786c:	b118      	cbz	r0, 8007876 <_fflush_r+0x1a>
 800786e:	6a03      	ldr	r3, [r0, #32]
 8007870:	b90b      	cbnz	r3, 8007876 <_fflush_r+0x1a>
 8007872:	f7fe fa1b 	bl	8005cac <__sinit>
 8007876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d0f3      	beq.n	8007866 <_fflush_r+0xa>
 800787e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007880:	07d0      	lsls	r0, r2, #31
 8007882:	d404      	bmi.n	800788e <_fflush_r+0x32>
 8007884:	0599      	lsls	r1, r3, #22
 8007886:	d402      	bmi.n	800788e <_fflush_r+0x32>
 8007888:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800788a:	f7fe fb3a 	bl	8005f02 <__retarget_lock_acquire_recursive>
 800788e:	4628      	mov	r0, r5
 8007890:	4621      	mov	r1, r4
 8007892:	f7ff ff5f 	bl	8007754 <__sflush_r>
 8007896:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007898:	07da      	lsls	r2, r3, #31
 800789a:	4605      	mov	r5, r0
 800789c:	d4e4      	bmi.n	8007868 <_fflush_r+0xc>
 800789e:	89a3      	ldrh	r3, [r4, #12]
 80078a0:	059b      	lsls	r3, r3, #22
 80078a2:	d4e1      	bmi.n	8007868 <_fflush_r+0xc>
 80078a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80078a6:	f7fe fb2d 	bl	8005f04 <__retarget_lock_release_recursive>
 80078aa:	e7dd      	b.n	8007868 <_fflush_r+0xc>

080078ac <memmove>:
 80078ac:	4288      	cmp	r0, r1
 80078ae:	b510      	push	{r4, lr}
 80078b0:	eb01 0402 	add.w	r4, r1, r2
 80078b4:	d902      	bls.n	80078bc <memmove+0x10>
 80078b6:	4284      	cmp	r4, r0
 80078b8:	4623      	mov	r3, r4
 80078ba:	d807      	bhi.n	80078cc <memmove+0x20>
 80078bc:	1e43      	subs	r3, r0, #1
 80078be:	42a1      	cmp	r1, r4
 80078c0:	d008      	beq.n	80078d4 <memmove+0x28>
 80078c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80078c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80078ca:	e7f8      	b.n	80078be <memmove+0x12>
 80078cc:	4402      	add	r2, r0
 80078ce:	4601      	mov	r1, r0
 80078d0:	428a      	cmp	r2, r1
 80078d2:	d100      	bne.n	80078d6 <memmove+0x2a>
 80078d4:	bd10      	pop	{r4, pc}
 80078d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80078da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80078de:	e7f7      	b.n	80078d0 <memmove+0x24>

080078e0 <_sbrk_r>:
 80078e0:	b538      	push	{r3, r4, r5, lr}
 80078e2:	4d06      	ldr	r5, [pc, #24]	@ (80078fc <_sbrk_r+0x1c>)
 80078e4:	2300      	movs	r3, #0
 80078e6:	4604      	mov	r4, r0
 80078e8:	4608      	mov	r0, r1
 80078ea:	602b      	str	r3, [r5, #0]
 80078ec:	f7fa fade 	bl	8001eac <_sbrk>
 80078f0:	1c43      	adds	r3, r0, #1
 80078f2:	d102      	bne.n	80078fa <_sbrk_r+0x1a>
 80078f4:	682b      	ldr	r3, [r5, #0]
 80078f6:	b103      	cbz	r3, 80078fa <_sbrk_r+0x1a>
 80078f8:	6023      	str	r3, [r4, #0]
 80078fa:	bd38      	pop	{r3, r4, r5, pc}
 80078fc:	2001a298 	.word	0x2001a298

08007900 <memcpy>:
 8007900:	440a      	add	r2, r1
 8007902:	4291      	cmp	r1, r2
 8007904:	f100 33ff 	add.w	r3, r0, #4294967295
 8007908:	d100      	bne.n	800790c <memcpy+0xc>
 800790a:	4770      	bx	lr
 800790c:	b510      	push	{r4, lr}
 800790e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007912:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007916:	4291      	cmp	r1, r2
 8007918:	d1f9      	bne.n	800790e <memcpy+0xe>
 800791a:	bd10      	pop	{r4, pc}

0800791c <__assert_func>:
 800791c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800791e:	4614      	mov	r4, r2
 8007920:	461a      	mov	r2, r3
 8007922:	4b09      	ldr	r3, [pc, #36]	@ (8007948 <__assert_func+0x2c>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4605      	mov	r5, r0
 8007928:	68d8      	ldr	r0, [r3, #12]
 800792a:	b954      	cbnz	r4, 8007942 <__assert_func+0x26>
 800792c:	4b07      	ldr	r3, [pc, #28]	@ (800794c <__assert_func+0x30>)
 800792e:	461c      	mov	r4, r3
 8007930:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007934:	9100      	str	r1, [sp, #0]
 8007936:	462b      	mov	r3, r5
 8007938:	4905      	ldr	r1, [pc, #20]	@ (8007950 <__assert_func+0x34>)
 800793a:	f000 f86f 	bl	8007a1c <fiprintf>
 800793e:	f000 f87f 	bl	8007a40 <abort>
 8007942:	4b04      	ldr	r3, [pc, #16]	@ (8007954 <__assert_func+0x38>)
 8007944:	e7f4      	b.n	8007930 <__assert_func+0x14>
 8007946:	bf00      	nop
 8007948:	20000018 	.word	0x20000018
 800794c:	08008a0e 	.word	0x08008a0e
 8007950:	080089e0 	.word	0x080089e0
 8007954:	080089d3 	.word	0x080089d3

08007958 <_calloc_r>:
 8007958:	b570      	push	{r4, r5, r6, lr}
 800795a:	fba1 5402 	umull	r5, r4, r1, r2
 800795e:	b93c      	cbnz	r4, 8007970 <_calloc_r+0x18>
 8007960:	4629      	mov	r1, r5
 8007962:	f7ff f991 	bl	8006c88 <_malloc_r>
 8007966:	4606      	mov	r6, r0
 8007968:	b928      	cbnz	r0, 8007976 <_calloc_r+0x1e>
 800796a:	2600      	movs	r6, #0
 800796c:	4630      	mov	r0, r6
 800796e:	bd70      	pop	{r4, r5, r6, pc}
 8007970:	220c      	movs	r2, #12
 8007972:	6002      	str	r2, [r0, #0]
 8007974:	e7f9      	b.n	800796a <_calloc_r+0x12>
 8007976:	462a      	mov	r2, r5
 8007978:	4621      	mov	r1, r4
 800797a:	f7fe fa44 	bl	8005e06 <memset>
 800797e:	e7f5      	b.n	800796c <_calloc_r+0x14>

08007980 <__ascii_mbtowc>:
 8007980:	b082      	sub	sp, #8
 8007982:	b901      	cbnz	r1, 8007986 <__ascii_mbtowc+0x6>
 8007984:	a901      	add	r1, sp, #4
 8007986:	b142      	cbz	r2, 800799a <__ascii_mbtowc+0x1a>
 8007988:	b14b      	cbz	r3, 800799e <__ascii_mbtowc+0x1e>
 800798a:	7813      	ldrb	r3, [r2, #0]
 800798c:	600b      	str	r3, [r1, #0]
 800798e:	7812      	ldrb	r2, [r2, #0]
 8007990:	1e10      	subs	r0, r2, #0
 8007992:	bf18      	it	ne
 8007994:	2001      	movne	r0, #1
 8007996:	b002      	add	sp, #8
 8007998:	4770      	bx	lr
 800799a:	4610      	mov	r0, r2
 800799c:	e7fb      	b.n	8007996 <__ascii_mbtowc+0x16>
 800799e:	f06f 0001 	mvn.w	r0, #1
 80079a2:	e7f8      	b.n	8007996 <__ascii_mbtowc+0x16>

080079a4 <_realloc_r>:
 80079a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079a8:	4680      	mov	r8, r0
 80079aa:	4615      	mov	r5, r2
 80079ac:	460c      	mov	r4, r1
 80079ae:	b921      	cbnz	r1, 80079ba <_realloc_r+0x16>
 80079b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079b4:	4611      	mov	r1, r2
 80079b6:	f7ff b967 	b.w	8006c88 <_malloc_r>
 80079ba:	b92a      	cbnz	r2, 80079c8 <_realloc_r+0x24>
 80079bc:	f7ff f8f0 	bl	8006ba0 <_free_r>
 80079c0:	2400      	movs	r4, #0
 80079c2:	4620      	mov	r0, r4
 80079c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80079c8:	f000 f841 	bl	8007a4e <_malloc_usable_size_r>
 80079cc:	4285      	cmp	r5, r0
 80079ce:	4606      	mov	r6, r0
 80079d0:	d802      	bhi.n	80079d8 <_realloc_r+0x34>
 80079d2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80079d6:	d8f4      	bhi.n	80079c2 <_realloc_r+0x1e>
 80079d8:	4629      	mov	r1, r5
 80079da:	4640      	mov	r0, r8
 80079dc:	f7ff f954 	bl	8006c88 <_malloc_r>
 80079e0:	4607      	mov	r7, r0
 80079e2:	2800      	cmp	r0, #0
 80079e4:	d0ec      	beq.n	80079c0 <_realloc_r+0x1c>
 80079e6:	42b5      	cmp	r5, r6
 80079e8:	462a      	mov	r2, r5
 80079ea:	4621      	mov	r1, r4
 80079ec:	bf28      	it	cs
 80079ee:	4632      	movcs	r2, r6
 80079f0:	f7ff ff86 	bl	8007900 <memcpy>
 80079f4:	4621      	mov	r1, r4
 80079f6:	4640      	mov	r0, r8
 80079f8:	f7ff f8d2 	bl	8006ba0 <_free_r>
 80079fc:	463c      	mov	r4, r7
 80079fe:	e7e0      	b.n	80079c2 <_realloc_r+0x1e>

08007a00 <__ascii_wctomb>:
 8007a00:	4603      	mov	r3, r0
 8007a02:	4608      	mov	r0, r1
 8007a04:	b141      	cbz	r1, 8007a18 <__ascii_wctomb+0x18>
 8007a06:	2aff      	cmp	r2, #255	@ 0xff
 8007a08:	d904      	bls.n	8007a14 <__ascii_wctomb+0x14>
 8007a0a:	228a      	movs	r2, #138	@ 0x8a
 8007a0c:	601a      	str	r2, [r3, #0]
 8007a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007a12:	4770      	bx	lr
 8007a14:	700a      	strb	r2, [r1, #0]
 8007a16:	2001      	movs	r0, #1
 8007a18:	4770      	bx	lr
	...

08007a1c <fiprintf>:
 8007a1c:	b40e      	push	{r1, r2, r3}
 8007a1e:	b503      	push	{r0, r1, lr}
 8007a20:	4601      	mov	r1, r0
 8007a22:	ab03      	add	r3, sp, #12
 8007a24:	4805      	ldr	r0, [pc, #20]	@ (8007a3c <fiprintf+0x20>)
 8007a26:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a2a:	6800      	ldr	r0, [r0, #0]
 8007a2c:	9301      	str	r3, [sp, #4]
 8007a2e:	f000 f83f 	bl	8007ab0 <_vfiprintf_r>
 8007a32:	b002      	add	sp, #8
 8007a34:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a38:	b003      	add	sp, #12
 8007a3a:	4770      	bx	lr
 8007a3c:	20000018 	.word	0x20000018

08007a40 <abort>:
 8007a40:	b508      	push	{r3, lr}
 8007a42:	2006      	movs	r0, #6
 8007a44:	f000 fa08 	bl	8007e58 <raise>
 8007a48:	2001      	movs	r0, #1
 8007a4a:	f7fa f9b7 	bl	8001dbc <_exit>

08007a4e <_malloc_usable_size_r>:
 8007a4e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a52:	1f18      	subs	r0, r3, #4
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	bfbc      	itt	lt
 8007a58:	580b      	ldrlt	r3, [r1, r0]
 8007a5a:	18c0      	addlt	r0, r0, r3
 8007a5c:	4770      	bx	lr

08007a5e <__sfputc_r>:
 8007a5e:	6893      	ldr	r3, [r2, #8]
 8007a60:	3b01      	subs	r3, #1
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	b410      	push	{r4}
 8007a66:	6093      	str	r3, [r2, #8]
 8007a68:	da08      	bge.n	8007a7c <__sfputc_r+0x1e>
 8007a6a:	6994      	ldr	r4, [r2, #24]
 8007a6c:	42a3      	cmp	r3, r4
 8007a6e:	db01      	blt.n	8007a74 <__sfputc_r+0x16>
 8007a70:	290a      	cmp	r1, #10
 8007a72:	d103      	bne.n	8007a7c <__sfputc_r+0x1e>
 8007a74:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a78:	f000 b932 	b.w	8007ce0 <__swbuf_r>
 8007a7c:	6813      	ldr	r3, [r2, #0]
 8007a7e:	1c58      	adds	r0, r3, #1
 8007a80:	6010      	str	r0, [r2, #0]
 8007a82:	7019      	strb	r1, [r3, #0]
 8007a84:	4608      	mov	r0, r1
 8007a86:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a8a:	4770      	bx	lr

08007a8c <__sfputs_r>:
 8007a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8e:	4606      	mov	r6, r0
 8007a90:	460f      	mov	r7, r1
 8007a92:	4614      	mov	r4, r2
 8007a94:	18d5      	adds	r5, r2, r3
 8007a96:	42ac      	cmp	r4, r5
 8007a98:	d101      	bne.n	8007a9e <__sfputs_r+0x12>
 8007a9a:	2000      	movs	r0, #0
 8007a9c:	e007      	b.n	8007aae <__sfputs_r+0x22>
 8007a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aa2:	463a      	mov	r2, r7
 8007aa4:	4630      	mov	r0, r6
 8007aa6:	f7ff ffda 	bl	8007a5e <__sfputc_r>
 8007aaa:	1c43      	adds	r3, r0, #1
 8007aac:	d1f3      	bne.n	8007a96 <__sfputs_r+0xa>
 8007aae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007ab0 <_vfiprintf_r>:
 8007ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab4:	460d      	mov	r5, r1
 8007ab6:	b09d      	sub	sp, #116	@ 0x74
 8007ab8:	4614      	mov	r4, r2
 8007aba:	4698      	mov	r8, r3
 8007abc:	4606      	mov	r6, r0
 8007abe:	b118      	cbz	r0, 8007ac8 <_vfiprintf_r+0x18>
 8007ac0:	6a03      	ldr	r3, [r0, #32]
 8007ac2:	b90b      	cbnz	r3, 8007ac8 <_vfiprintf_r+0x18>
 8007ac4:	f7fe f8f2 	bl	8005cac <__sinit>
 8007ac8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007aca:	07d9      	lsls	r1, r3, #31
 8007acc:	d405      	bmi.n	8007ada <_vfiprintf_r+0x2a>
 8007ace:	89ab      	ldrh	r3, [r5, #12]
 8007ad0:	059a      	lsls	r2, r3, #22
 8007ad2:	d402      	bmi.n	8007ada <_vfiprintf_r+0x2a>
 8007ad4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ad6:	f7fe fa14 	bl	8005f02 <__retarget_lock_acquire_recursive>
 8007ada:	89ab      	ldrh	r3, [r5, #12]
 8007adc:	071b      	lsls	r3, r3, #28
 8007ade:	d501      	bpl.n	8007ae4 <_vfiprintf_r+0x34>
 8007ae0:	692b      	ldr	r3, [r5, #16]
 8007ae2:	b99b      	cbnz	r3, 8007b0c <_vfiprintf_r+0x5c>
 8007ae4:	4629      	mov	r1, r5
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f000 f938 	bl	8007d5c <__swsetup_r>
 8007aec:	b170      	cbz	r0, 8007b0c <_vfiprintf_r+0x5c>
 8007aee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007af0:	07dc      	lsls	r4, r3, #31
 8007af2:	d504      	bpl.n	8007afe <_vfiprintf_r+0x4e>
 8007af4:	f04f 30ff 	mov.w	r0, #4294967295
 8007af8:	b01d      	add	sp, #116	@ 0x74
 8007afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afe:	89ab      	ldrh	r3, [r5, #12]
 8007b00:	0598      	lsls	r0, r3, #22
 8007b02:	d4f7      	bmi.n	8007af4 <_vfiprintf_r+0x44>
 8007b04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007b06:	f7fe f9fd 	bl	8005f04 <__retarget_lock_release_recursive>
 8007b0a:	e7f3      	b.n	8007af4 <_vfiprintf_r+0x44>
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b10:	2320      	movs	r3, #32
 8007b12:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b16:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b1a:	2330      	movs	r3, #48	@ 0x30
 8007b1c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007ccc <_vfiprintf_r+0x21c>
 8007b20:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b24:	f04f 0901 	mov.w	r9, #1
 8007b28:	4623      	mov	r3, r4
 8007b2a:	469a      	mov	sl, r3
 8007b2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b30:	b10a      	cbz	r2, 8007b36 <_vfiprintf_r+0x86>
 8007b32:	2a25      	cmp	r2, #37	@ 0x25
 8007b34:	d1f9      	bne.n	8007b2a <_vfiprintf_r+0x7a>
 8007b36:	ebba 0b04 	subs.w	fp, sl, r4
 8007b3a:	d00b      	beq.n	8007b54 <_vfiprintf_r+0xa4>
 8007b3c:	465b      	mov	r3, fp
 8007b3e:	4622      	mov	r2, r4
 8007b40:	4629      	mov	r1, r5
 8007b42:	4630      	mov	r0, r6
 8007b44:	f7ff ffa2 	bl	8007a8c <__sfputs_r>
 8007b48:	3001      	adds	r0, #1
 8007b4a:	f000 80a7 	beq.w	8007c9c <_vfiprintf_r+0x1ec>
 8007b4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b50:	445a      	add	r2, fp
 8007b52:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b54:	f89a 3000 	ldrb.w	r3, [sl]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 809f 	beq.w	8007c9c <_vfiprintf_r+0x1ec>
 8007b5e:	2300      	movs	r3, #0
 8007b60:	f04f 32ff 	mov.w	r2, #4294967295
 8007b64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b68:	f10a 0a01 	add.w	sl, sl, #1
 8007b6c:	9304      	str	r3, [sp, #16]
 8007b6e:	9307      	str	r3, [sp, #28]
 8007b70:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b74:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b76:	4654      	mov	r4, sl
 8007b78:	2205      	movs	r2, #5
 8007b7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b7e:	4853      	ldr	r0, [pc, #332]	@ (8007ccc <_vfiprintf_r+0x21c>)
 8007b80:	f7f8 fb46 	bl	8000210 <memchr>
 8007b84:	9a04      	ldr	r2, [sp, #16]
 8007b86:	b9d8      	cbnz	r0, 8007bc0 <_vfiprintf_r+0x110>
 8007b88:	06d1      	lsls	r1, r2, #27
 8007b8a:	bf44      	itt	mi
 8007b8c:	2320      	movmi	r3, #32
 8007b8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b92:	0713      	lsls	r3, r2, #28
 8007b94:	bf44      	itt	mi
 8007b96:	232b      	movmi	r3, #43	@ 0x2b
 8007b98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b9c:	f89a 3000 	ldrb.w	r3, [sl]
 8007ba0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ba2:	d015      	beq.n	8007bd0 <_vfiprintf_r+0x120>
 8007ba4:	9a07      	ldr	r2, [sp, #28]
 8007ba6:	4654      	mov	r4, sl
 8007ba8:	2000      	movs	r0, #0
 8007baa:	f04f 0c0a 	mov.w	ip, #10
 8007bae:	4621      	mov	r1, r4
 8007bb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bb4:	3b30      	subs	r3, #48	@ 0x30
 8007bb6:	2b09      	cmp	r3, #9
 8007bb8:	d94b      	bls.n	8007c52 <_vfiprintf_r+0x1a2>
 8007bba:	b1b0      	cbz	r0, 8007bea <_vfiprintf_r+0x13a>
 8007bbc:	9207      	str	r2, [sp, #28]
 8007bbe:	e014      	b.n	8007bea <_vfiprintf_r+0x13a>
 8007bc0:	eba0 0308 	sub.w	r3, r0, r8
 8007bc4:	fa09 f303 	lsl.w	r3, r9, r3
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	9304      	str	r3, [sp, #16]
 8007bcc:	46a2      	mov	sl, r4
 8007bce:	e7d2      	b.n	8007b76 <_vfiprintf_r+0xc6>
 8007bd0:	9b03      	ldr	r3, [sp, #12]
 8007bd2:	1d19      	adds	r1, r3, #4
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	9103      	str	r1, [sp, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	bfbb      	ittet	lt
 8007bdc:	425b      	neglt	r3, r3
 8007bde:	f042 0202 	orrlt.w	r2, r2, #2
 8007be2:	9307      	strge	r3, [sp, #28]
 8007be4:	9307      	strlt	r3, [sp, #28]
 8007be6:	bfb8      	it	lt
 8007be8:	9204      	strlt	r2, [sp, #16]
 8007bea:	7823      	ldrb	r3, [r4, #0]
 8007bec:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bee:	d10a      	bne.n	8007c06 <_vfiprintf_r+0x156>
 8007bf0:	7863      	ldrb	r3, [r4, #1]
 8007bf2:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bf4:	d132      	bne.n	8007c5c <_vfiprintf_r+0x1ac>
 8007bf6:	9b03      	ldr	r3, [sp, #12]
 8007bf8:	1d1a      	adds	r2, r3, #4
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	9203      	str	r2, [sp, #12]
 8007bfe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c02:	3402      	adds	r4, #2
 8007c04:	9305      	str	r3, [sp, #20]
 8007c06:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007cdc <_vfiprintf_r+0x22c>
 8007c0a:	7821      	ldrb	r1, [r4, #0]
 8007c0c:	2203      	movs	r2, #3
 8007c0e:	4650      	mov	r0, sl
 8007c10:	f7f8 fafe 	bl	8000210 <memchr>
 8007c14:	b138      	cbz	r0, 8007c26 <_vfiprintf_r+0x176>
 8007c16:	9b04      	ldr	r3, [sp, #16]
 8007c18:	eba0 000a 	sub.w	r0, r0, sl
 8007c1c:	2240      	movs	r2, #64	@ 0x40
 8007c1e:	4082      	lsls	r2, r0
 8007c20:	4313      	orrs	r3, r2
 8007c22:	3401      	adds	r4, #1
 8007c24:	9304      	str	r3, [sp, #16]
 8007c26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c2a:	4829      	ldr	r0, [pc, #164]	@ (8007cd0 <_vfiprintf_r+0x220>)
 8007c2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c30:	2206      	movs	r2, #6
 8007c32:	f7f8 faed 	bl	8000210 <memchr>
 8007c36:	2800      	cmp	r0, #0
 8007c38:	d03f      	beq.n	8007cba <_vfiprintf_r+0x20a>
 8007c3a:	4b26      	ldr	r3, [pc, #152]	@ (8007cd4 <_vfiprintf_r+0x224>)
 8007c3c:	bb1b      	cbnz	r3, 8007c86 <_vfiprintf_r+0x1d6>
 8007c3e:	9b03      	ldr	r3, [sp, #12]
 8007c40:	3307      	adds	r3, #7
 8007c42:	f023 0307 	bic.w	r3, r3, #7
 8007c46:	3308      	adds	r3, #8
 8007c48:	9303      	str	r3, [sp, #12]
 8007c4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c4c:	443b      	add	r3, r7
 8007c4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c50:	e76a      	b.n	8007b28 <_vfiprintf_r+0x78>
 8007c52:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c56:	460c      	mov	r4, r1
 8007c58:	2001      	movs	r0, #1
 8007c5a:	e7a8      	b.n	8007bae <_vfiprintf_r+0xfe>
 8007c5c:	2300      	movs	r3, #0
 8007c5e:	3401      	adds	r4, #1
 8007c60:	9305      	str	r3, [sp, #20]
 8007c62:	4619      	mov	r1, r3
 8007c64:	f04f 0c0a 	mov.w	ip, #10
 8007c68:	4620      	mov	r0, r4
 8007c6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c6e:	3a30      	subs	r2, #48	@ 0x30
 8007c70:	2a09      	cmp	r2, #9
 8007c72:	d903      	bls.n	8007c7c <_vfiprintf_r+0x1cc>
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d0c6      	beq.n	8007c06 <_vfiprintf_r+0x156>
 8007c78:	9105      	str	r1, [sp, #20]
 8007c7a:	e7c4      	b.n	8007c06 <_vfiprintf_r+0x156>
 8007c7c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c80:	4604      	mov	r4, r0
 8007c82:	2301      	movs	r3, #1
 8007c84:	e7f0      	b.n	8007c68 <_vfiprintf_r+0x1b8>
 8007c86:	ab03      	add	r3, sp, #12
 8007c88:	9300      	str	r3, [sp, #0]
 8007c8a:	462a      	mov	r2, r5
 8007c8c:	4b12      	ldr	r3, [pc, #72]	@ (8007cd8 <_vfiprintf_r+0x228>)
 8007c8e:	a904      	add	r1, sp, #16
 8007c90:	4630      	mov	r0, r6
 8007c92:	f7fd fbc7 	bl	8005424 <_printf_float>
 8007c96:	4607      	mov	r7, r0
 8007c98:	1c78      	adds	r0, r7, #1
 8007c9a:	d1d6      	bne.n	8007c4a <_vfiprintf_r+0x19a>
 8007c9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c9e:	07d9      	lsls	r1, r3, #31
 8007ca0:	d405      	bmi.n	8007cae <_vfiprintf_r+0x1fe>
 8007ca2:	89ab      	ldrh	r3, [r5, #12]
 8007ca4:	059a      	lsls	r2, r3, #22
 8007ca6:	d402      	bmi.n	8007cae <_vfiprintf_r+0x1fe>
 8007ca8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007caa:	f7fe f92b 	bl	8005f04 <__retarget_lock_release_recursive>
 8007cae:	89ab      	ldrh	r3, [r5, #12]
 8007cb0:	065b      	lsls	r3, r3, #25
 8007cb2:	f53f af1f 	bmi.w	8007af4 <_vfiprintf_r+0x44>
 8007cb6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007cb8:	e71e      	b.n	8007af8 <_vfiprintf_r+0x48>
 8007cba:	ab03      	add	r3, sp, #12
 8007cbc:	9300      	str	r3, [sp, #0]
 8007cbe:	462a      	mov	r2, r5
 8007cc0:	4b05      	ldr	r3, [pc, #20]	@ (8007cd8 <_vfiprintf_r+0x228>)
 8007cc2:	a904      	add	r1, sp, #16
 8007cc4:	4630      	mov	r0, r6
 8007cc6:	f7fd fe45 	bl	8005954 <_printf_i>
 8007cca:	e7e4      	b.n	8007c96 <_vfiprintf_r+0x1e6>
 8007ccc:	080089b8 	.word	0x080089b8
 8007cd0:	080089c2 	.word	0x080089c2
 8007cd4:	08005425 	.word	0x08005425
 8007cd8:	08007a8d 	.word	0x08007a8d
 8007cdc:	080089be 	.word	0x080089be

08007ce0 <__swbuf_r>:
 8007ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ce2:	460e      	mov	r6, r1
 8007ce4:	4614      	mov	r4, r2
 8007ce6:	4605      	mov	r5, r0
 8007ce8:	b118      	cbz	r0, 8007cf2 <__swbuf_r+0x12>
 8007cea:	6a03      	ldr	r3, [r0, #32]
 8007cec:	b90b      	cbnz	r3, 8007cf2 <__swbuf_r+0x12>
 8007cee:	f7fd ffdd 	bl	8005cac <__sinit>
 8007cf2:	69a3      	ldr	r3, [r4, #24]
 8007cf4:	60a3      	str	r3, [r4, #8]
 8007cf6:	89a3      	ldrh	r3, [r4, #12]
 8007cf8:	071a      	lsls	r2, r3, #28
 8007cfa:	d501      	bpl.n	8007d00 <__swbuf_r+0x20>
 8007cfc:	6923      	ldr	r3, [r4, #16]
 8007cfe:	b943      	cbnz	r3, 8007d12 <__swbuf_r+0x32>
 8007d00:	4621      	mov	r1, r4
 8007d02:	4628      	mov	r0, r5
 8007d04:	f000 f82a 	bl	8007d5c <__swsetup_r>
 8007d08:	b118      	cbz	r0, 8007d12 <__swbuf_r+0x32>
 8007d0a:	f04f 37ff 	mov.w	r7, #4294967295
 8007d0e:	4638      	mov	r0, r7
 8007d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d12:	6823      	ldr	r3, [r4, #0]
 8007d14:	6922      	ldr	r2, [r4, #16]
 8007d16:	1a98      	subs	r0, r3, r2
 8007d18:	6963      	ldr	r3, [r4, #20]
 8007d1a:	b2f6      	uxtb	r6, r6
 8007d1c:	4283      	cmp	r3, r0
 8007d1e:	4637      	mov	r7, r6
 8007d20:	dc05      	bgt.n	8007d2e <__swbuf_r+0x4e>
 8007d22:	4621      	mov	r1, r4
 8007d24:	4628      	mov	r0, r5
 8007d26:	f7ff fd99 	bl	800785c <_fflush_r>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	d1ed      	bne.n	8007d0a <__swbuf_r+0x2a>
 8007d2e:	68a3      	ldr	r3, [r4, #8]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	60a3      	str	r3, [r4, #8]
 8007d34:	6823      	ldr	r3, [r4, #0]
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	6022      	str	r2, [r4, #0]
 8007d3a:	701e      	strb	r6, [r3, #0]
 8007d3c:	6962      	ldr	r2, [r4, #20]
 8007d3e:	1c43      	adds	r3, r0, #1
 8007d40:	429a      	cmp	r2, r3
 8007d42:	d004      	beq.n	8007d4e <__swbuf_r+0x6e>
 8007d44:	89a3      	ldrh	r3, [r4, #12]
 8007d46:	07db      	lsls	r3, r3, #31
 8007d48:	d5e1      	bpl.n	8007d0e <__swbuf_r+0x2e>
 8007d4a:	2e0a      	cmp	r6, #10
 8007d4c:	d1df      	bne.n	8007d0e <__swbuf_r+0x2e>
 8007d4e:	4621      	mov	r1, r4
 8007d50:	4628      	mov	r0, r5
 8007d52:	f7ff fd83 	bl	800785c <_fflush_r>
 8007d56:	2800      	cmp	r0, #0
 8007d58:	d0d9      	beq.n	8007d0e <__swbuf_r+0x2e>
 8007d5a:	e7d6      	b.n	8007d0a <__swbuf_r+0x2a>

08007d5c <__swsetup_r>:
 8007d5c:	b538      	push	{r3, r4, r5, lr}
 8007d5e:	4b29      	ldr	r3, [pc, #164]	@ (8007e04 <__swsetup_r+0xa8>)
 8007d60:	4605      	mov	r5, r0
 8007d62:	6818      	ldr	r0, [r3, #0]
 8007d64:	460c      	mov	r4, r1
 8007d66:	b118      	cbz	r0, 8007d70 <__swsetup_r+0x14>
 8007d68:	6a03      	ldr	r3, [r0, #32]
 8007d6a:	b90b      	cbnz	r3, 8007d70 <__swsetup_r+0x14>
 8007d6c:	f7fd ff9e 	bl	8005cac <__sinit>
 8007d70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d74:	0719      	lsls	r1, r3, #28
 8007d76:	d422      	bmi.n	8007dbe <__swsetup_r+0x62>
 8007d78:	06da      	lsls	r2, r3, #27
 8007d7a:	d407      	bmi.n	8007d8c <__swsetup_r+0x30>
 8007d7c:	2209      	movs	r2, #9
 8007d7e:	602a      	str	r2, [r5, #0]
 8007d80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d84:	81a3      	strh	r3, [r4, #12]
 8007d86:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8a:	e033      	b.n	8007df4 <__swsetup_r+0x98>
 8007d8c:	0758      	lsls	r0, r3, #29
 8007d8e:	d512      	bpl.n	8007db6 <__swsetup_r+0x5a>
 8007d90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d92:	b141      	cbz	r1, 8007da6 <__swsetup_r+0x4a>
 8007d94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d98:	4299      	cmp	r1, r3
 8007d9a:	d002      	beq.n	8007da2 <__swsetup_r+0x46>
 8007d9c:	4628      	mov	r0, r5
 8007d9e:	f7fe feff 	bl	8006ba0 <_free_r>
 8007da2:	2300      	movs	r3, #0
 8007da4:	6363      	str	r3, [r4, #52]	@ 0x34
 8007da6:	89a3      	ldrh	r3, [r4, #12]
 8007da8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007dac:	81a3      	strh	r3, [r4, #12]
 8007dae:	2300      	movs	r3, #0
 8007db0:	6063      	str	r3, [r4, #4]
 8007db2:	6923      	ldr	r3, [r4, #16]
 8007db4:	6023      	str	r3, [r4, #0]
 8007db6:	89a3      	ldrh	r3, [r4, #12]
 8007db8:	f043 0308 	orr.w	r3, r3, #8
 8007dbc:	81a3      	strh	r3, [r4, #12]
 8007dbe:	6923      	ldr	r3, [r4, #16]
 8007dc0:	b94b      	cbnz	r3, 8007dd6 <__swsetup_r+0x7a>
 8007dc2:	89a3      	ldrh	r3, [r4, #12]
 8007dc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007dc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007dcc:	d003      	beq.n	8007dd6 <__swsetup_r+0x7a>
 8007dce:	4621      	mov	r1, r4
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	f000 f883 	bl	8007edc <__smakebuf_r>
 8007dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dda:	f013 0201 	ands.w	r2, r3, #1
 8007dde:	d00a      	beq.n	8007df6 <__swsetup_r+0x9a>
 8007de0:	2200      	movs	r2, #0
 8007de2:	60a2      	str	r2, [r4, #8]
 8007de4:	6962      	ldr	r2, [r4, #20]
 8007de6:	4252      	negs	r2, r2
 8007de8:	61a2      	str	r2, [r4, #24]
 8007dea:	6922      	ldr	r2, [r4, #16]
 8007dec:	b942      	cbnz	r2, 8007e00 <__swsetup_r+0xa4>
 8007dee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007df2:	d1c5      	bne.n	8007d80 <__swsetup_r+0x24>
 8007df4:	bd38      	pop	{r3, r4, r5, pc}
 8007df6:	0799      	lsls	r1, r3, #30
 8007df8:	bf58      	it	pl
 8007dfa:	6962      	ldrpl	r2, [r4, #20]
 8007dfc:	60a2      	str	r2, [r4, #8]
 8007dfe:	e7f4      	b.n	8007dea <__swsetup_r+0x8e>
 8007e00:	2000      	movs	r0, #0
 8007e02:	e7f7      	b.n	8007df4 <__swsetup_r+0x98>
 8007e04:	20000018 	.word	0x20000018

08007e08 <_raise_r>:
 8007e08:	291f      	cmp	r1, #31
 8007e0a:	b538      	push	{r3, r4, r5, lr}
 8007e0c:	4605      	mov	r5, r0
 8007e0e:	460c      	mov	r4, r1
 8007e10:	d904      	bls.n	8007e1c <_raise_r+0x14>
 8007e12:	2316      	movs	r3, #22
 8007e14:	6003      	str	r3, [r0, #0]
 8007e16:	f04f 30ff 	mov.w	r0, #4294967295
 8007e1a:	bd38      	pop	{r3, r4, r5, pc}
 8007e1c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007e1e:	b112      	cbz	r2, 8007e26 <_raise_r+0x1e>
 8007e20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007e24:	b94b      	cbnz	r3, 8007e3a <_raise_r+0x32>
 8007e26:	4628      	mov	r0, r5
 8007e28:	f000 f830 	bl	8007e8c <_getpid_r>
 8007e2c:	4622      	mov	r2, r4
 8007e2e:	4601      	mov	r1, r0
 8007e30:	4628      	mov	r0, r5
 8007e32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e36:	f000 b817 	b.w	8007e68 <_kill_r>
 8007e3a:	2b01      	cmp	r3, #1
 8007e3c:	d00a      	beq.n	8007e54 <_raise_r+0x4c>
 8007e3e:	1c59      	adds	r1, r3, #1
 8007e40:	d103      	bne.n	8007e4a <_raise_r+0x42>
 8007e42:	2316      	movs	r3, #22
 8007e44:	6003      	str	r3, [r0, #0]
 8007e46:	2001      	movs	r0, #1
 8007e48:	e7e7      	b.n	8007e1a <_raise_r+0x12>
 8007e4a:	2100      	movs	r1, #0
 8007e4c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007e50:	4620      	mov	r0, r4
 8007e52:	4798      	blx	r3
 8007e54:	2000      	movs	r0, #0
 8007e56:	e7e0      	b.n	8007e1a <_raise_r+0x12>

08007e58 <raise>:
 8007e58:	4b02      	ldr	r3, [pc, #8]	@ (8007e64 <raise+0xc>)
 8007e5a:	4601      	mov	r1, r0
 8007e5c:	6818      	ldr	r0, [r3, #0]
 8007e5e:	f7ff bfd3 	b.w	8007e08 <_raise_r>
 8007e62:	bf00      	nop
 8007e64:	20000018 	.word	0x20000018

08007e68 <_kill_r>:
 8007e68:	b538      	push	{r3, r4, r5, lr}
 8007e6a:	4d07      	ldr	r5, [pc, #28]	@ (8007e88 <_kill_r+0x20>)
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	4604      	mov	r4, r0
 8007e70:	4608      	mov	r0, r1
 8007e72:	4611      	mov	r1, r2
 8007e74:	602b      	str	r3, [r5, #0]
 8007e76:	f7f9 ff91 	bl	8001d9c <_kill>
 8007e7a:	1c43      	adds	r3, r0, #1
 8007e7c:	d102      	bne.n	8007e84 <_kill_r+0x1c>
 8007e7e:	682b      	ldr	r3, [r5, #0]
 8007e80:	b103      	cbz	r3, 8007e84 <_kill_r+0x1c>
 8007e82:	6023      	str	r3, [r4, #0]
 8007e84:	bd38      	pop	{r3, r4, r5, pc}
 8007e86:	bf00      	nop
 8007e88:	2001a298 	.word	0x2001a298

08007e8c <_getpid_r>:
 8007e8c:	f7f9 bf7e 	b.w	8001d8c <_getpid>

08007e90 <__swhatbuf_r>:
 8007e90:	b570      	push	{r4, r5, r6, lr}
 8007e92:	460c      	mov	r4, r1
 8007e94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e98:	2900      	cmp	r1, #0
 8007e9a:	b096      	sub	sp, #88	@ 0x58
 8007e9c:	4615      	mov	r5, r2
 8007e9e:	461e      	mov	r6, r3
 8007ea0:	da0d      	bge.n	8007ebe <__swhatbuf_r+0x2e>
 8007ea2:	89a3      	ldrh	r3, [r4, #12]
 8007ea4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007ea8:	f04f 0100 	mov.w	r1, #0
 8007eac:	bf14      	ite	ne
 8007eae:	2340      	movne	r3, #64	@ 0x40
 8007eb0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007eb4:	2000      	movs	r0, #0
 8007eb6:	6031      	str	r1, [r6, #0]
 8007eb8:	602b      	str	r3, [r5, #0]
 8007eba:	b016      	add	sp, #88	@ 0x58
 8007ebc:	bd70      	pop	{r4, r5, r6, pc}
 8007ebe:	466a      	mov	r2, sp
 8007ec0:	f000 f848 	bl	8007f54 <_fstat_r>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	dbec      	blt.n	8007ea2 <__swhatbuf_r+0x12>
 8007ec8:	9901      	ldr	r1, [sp, #4]
 8007eca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ece:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ed2:	4259      	negs	r1, r3
 8007ed4:	4159      	adcs	r1, r3
 8007ed6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007eda:	e7eb      	b.n	8007eb4 <__swhatbuf_r+0x24>

08007edc <__smakebuf_r>:
 8007edc:	898b      	ldrh	r3, [r1, #12]
 8007ede:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ee0:	079d      	lsls	r5, r3, #30
 8007ee2:	4606      	mov	r6, r0
 8007ee4:	460c      	mov	r4, r1
 8007ee6:	d507      	bpl.n	8007ef8 <__smakebuf_r+0x1c>
 8007ee8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007eec:	6023      	str	r3, [r4, #0]
 8007eee:	6123      	str	r3, [r4, #16]
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	6163      	str	r3, [r4, #20]
 8007ef4:	b003      	add	sp, #12
 8007ef6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ef8:	ab01      	add	r3, sp, #4
 8007efa:	466a      	mov	r2, sp
 8007efc:	f7ff ffc8 	bl	8007e90 <__swhatbuf_r>
 8007f00:	9f00      	ldr	r7, [sp, #0]
 8007f02:	4605      	mov	r5, r0
 8007f04:	4639      	mov	r1, r7
 8007f06:	4630      	mov	r0, r6
 8007f08:	f7fe febe 	bl	8006c88 <_malloc_r>
 8007f0c:	b948      	cbnz	r0, 8007f22 <__smakebuf_r+0x46>
 8007f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f12:	059a      	lsls	r2, r3, #22
 8007f14:	d4ee      	bmi.n	8007ef4 <__smakebuf_r+0x18>
 8007f16:	f023 0303 	bic.w	r3, r3, #3
 8007f1a:	f043 0302 	orr.w	r3, r3, #2
 8007f1e:	81a3      	strh	r3, [r4, #12]
 8007f20:	e7e2      	b.n	8007ee8 <__smakebuf_r+0xc>
 8007f22:	89a3      	ldrh	r3, [r4, #12]
 8007f24:	6020      	str	r0, [r4, #0]
 8007f26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f2a:	81a3      	strh	r3, [r4, #12]
 8007f2c:	9b01      	ldr	r3, [sp, #4]
 8007f2e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007f32:	b15b      	cbz	r3, 8007f4c <__smakebuf_r+0x70>
 8007f34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f38:	4630      	mov	r0, r6
 8007f3a:	f000 f81d 	bl	8007f78 <_isatty_r>
 8007f3e:	b128      	cbz	r0, 8007f4c <__smakebuf_r+0x70>
 8007f40:	89a3      	ldrh	r3, [r4, #12]
 8007f42:	f023 0303 	bic.w	r3, r3, #3
 8007f46:	f043 0301 	orr.w	r3, r3, #1
 8007f4a:	81a3      	strh	r3, [r4, #12]
 8007f4c:	89a3      	ldrh	r3, [r4, #12]
 8007f4e:	431d      	orrs	r5, r3
 8007f50:	81a5      	strh	r5, [r4, #12]
 8007f52:	e7cf      	b.n	8007ef4 <__smakebuf_r+0x18>

08007f54 <_fstat_r>:
 8007f54:	b538      	push	{r3, r4, r5, lr}
 8007f56:	4d07      	ldr	r5, [pc, #28]	@ (8007f74 <_fstat_r+0x20>)
 8007f58:	2300      	movs	r3, #0
 8007f5a:	4604      	mov	r4, r0
 8007f5c:	4608      	mov	r0, r1
 8007f5e:	4611      	mov	r1, r2
 8007f60:	602b      	str	r3, [r5, #0]
 8007f62:	f7f9 ff7b 	bl	8001e5c <_fstat>
 8007f66:	1c43      	adds	r3, r0, #1
 8007f68:	d102      	bne.n	8007f70 <_fstat_r+0x1c>
 8007f6a:	682b      	ldr	r3, [r5, #0]
 8007f6c:	b103      	cbz	r3, 8007f70 <_fstat_r+0x1c>
 8007f6e:	6023      	str	r3, [r4, #0]
 8007f70:	bd38      	pop	{r3, r4, r5, pc}
 8007f72:	bf00      	nop
 8007f74:	2001a298 	.word	0x2001a298

08007f78 <_isatty_r>:
 8007f78:	b538      	push	{r3, r4, r5, lr}
 8007f7a:	4d06      	ldr	r5, [pc, #24]	@ (8007f94 <_isatty_r+0x1c>)
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	4604      	mov	r4, r0
 8007f80:	4608      	mov	r0, r1
 8007f82:	602b      	str	r3, [r5, #0]
 8007f84:	f7f9 ff7a 	bl	8001e7c <_isatty>
 8007f88:	1c43      	adds	r3, r0, #1
 8007f8a:	d102      	bne.n	8007f92 <_isatty_r+0x1a>
 8007f8c:	682b      	ldr	r3, [r5, #0]
 8007f8e:	b103      	cbz	r3, 8007f92 <_isatty_r+0x1a>
 8007f90:	6023      	str	r3, [r4, #0]
 8007f92:	bd38      	pop	{r3, r4, r5, pc}
 8007f94:	2001a298 	.word	0x2001a298

08007f98 <log10>:
 8007f98:	b538      	push	{r3, r4, r5, lr}
 8007f9a:	ed2d 8b02 	vpush	{d8}
 8007f9e:	ec55 4b10 	vmov	r4, r5, d0
 8007fa2:	f000 f949 	bl	8008238 <__ieee754_log10>
 8007fa6:	4622      	mov	r2, r4
 8007fa8:	462b      	mov	r3, r5
 8007faa:	4620      	mov	r0, r4
 8007fac:	4629      	mov	r1, r5
 8007fae:	eeb0 8a40 	vmov.f32	s16, s0
 8007fb2:	eef0 8a60 	vmov.f32	s17, s1
 8007fb6:	f7f8 fdd9 	bl	8000b6c <__aeabi_dcmpun>
 8007fba:	b998      	cbnz	r0, 8007fe4 <log10+0x4c>
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	4620      	mov	r0, r4
 8007fc2:	4629      	mov	r1, r5
 8007fc4:	f7f8 fdb4 	bl	8000b30 <__aeabi_dcmple>
 8007fc8:	b160      	cbz	r0, 8007fe4 <log10+0x4c>
 8007fca:	2200      	movs	r2, #0
 8007fcc:	2300      	movs	r3, #0
 8007fce:	4620      	mov	r0, r4
 8007fd0:	4629      	mov	r1, r5
 8007fd2:	f7f8 fd99 	bl	8000b08 <__aeabi_dcmpeq>
 8007fd6:	b160      	cbz	r0, 8007ff2 <log10+0x5a>
 8007fd8:	f7fd ff68 	bl	8005eac <__errno>
 8007fdc:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 8008008 <log10+0x70>
 8007fe0:	2322      	movs	r3, #34	@ 0x22
 8007fe2:	6003      	str	r3, [r0, #0]
 8007fe4:	eeb0 0a48 	vmov.f32	s0, s16
 8007fe8:	eef0 0a68 	vmov.f32	s1, s17
 8007fec:	ecbd 8b02 	vpop	{d8}
 8007ff0:	bd38      	pop	{r3, r4, r5, pc}
 8007ff2:	f7fd ff5b 	bl	8005eac <__errno>
 8007ff6:	ecbd 8b02 	vpop	{d8}
 8007ffa:	2321      	movs	r3, #33	@ 0x21
 8007ffc:	6003      	str	r3, [r0, #0]
 8007ffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008002:	4803      	ldr	r0, [pc, #12]	@ (8008010 <log10+0x78>)
 8008004:	f000 b834 	b.w	8008070 <nan>
 8008008:	00000000 	.word	0x00000000
 800800c:	fff00000 	.word	0xfff00000
 8008010:	08008a0e 	.word	0x08008a0e

08008014 <sqrt>:
 8008014:	b538      	push	{r3, r4, r5, lr}
 8008016:	ed2d 8b02 	vpush	{d8}
 800801a:	ec55 4b10 	vmov	r4, r5, d0
 800801e:	f000 f82f 	bl	8008080 <__ieee754_sqrt>
 8008022:	4622      	mov	r2, r4
 8008024:	462b      	mov	r3, r5
 8008026:	4620      	mov	r0, r4
 8008028:	4629      	mov	r1, r5
 800802a:	eeb0 8a40 	vmov.f32	s16, s0
 800802e:	eef0 8a60 	vmov.f32	s17, s1
 8008032:	f7f8 fd9b 	bl	8000b6c <__aeabi_dcmpun>
 8008036:	b990      	cbnz	r0, 800805e <sqrt+0x4a>
 8008038:	2200      	movs	r2, #0
 800803a:	2300      	movs	r3, #0
 800803c:	4620      	mov	r0, r4
 800803e:	4629      	mov	r1, r5
 8008040:	f7f8 fd6c 	bl	8000b1c <__aeabi_dcmplt>
 8008044:	b158      	cbz	r0, 800805e <sqrt+0x4a>
 8008046:	f7fd ff31 	bl	8005eac <__errno>
 800804a:	2321      	movs	r3, #33	@ 0x21
 800804c:	6003      	str	r3, [r0, #0]
 800804e:	2200      	movs	r2, #0
 8008050:	2300      	movs	r3, #0
 8008052:	4610      	mov	r0, r2
 8008054:	4619      	mov	r1, r3
 8008056:	f7f8 fc19 	bl	800088c <__aeabi_ddiv>
 800805a:	ec41 0b18 	vmov	d8, r0, r1
 800805e:	eeb0 0a48 	vmov.f32	s0, s16
 8008062:	eef0 0a68 	vmov.f32	s1, s17
 8008066:	ecbd 8b02 	vpop	{d8}
 800806a:	bd38      	pop	{r3, r4, r5, pc}
 800806c:	0000      	movs	r0, r0
	...

08008070 <nan>:
 8008070:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008078 <nan+0x8>
 8008074:	4770      	bx	lr
 8008076:	bf00      	nop
 8008078:	00000000 	.word	0x00000000
 800807c:	7ff80000 	.word	0x7ff80000

08008080 <__ieee754_sqrt>:
 8008080:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008084:	4a68      	ldr	r2, [pc, #416]	@ (8008228 <__ieee754_sqrt+0x1a8>)
 8008086:	ec55 4b10 	vmov	r4, r5, d0
 800808a:	43aa      	bics	r2, r5
 800808c:	462b      	mov	r3, r5
 800808e:	4621      	mov	r1, r4
 8008090:	d110      	bne.n	80080b4 <__ieee754_sqrt+0x34>
 8008092:	4622      	mov	r2, r4
 8008094:	4620      	mov	r0, r4
 8008096:	4629      	mov	r1, r5
 8008098:	f7f8 face 	bl	8000638 <__aeabi_dmul>
 800809c:	4602      	mov	r2, r0
 800809e:	460b      	mov	r3, r1
 80080a0:	4620      	mov	r0, r4
 80080a2:	4629      	mov	r1, r5
 80080a4:	f7f8 f912 	bl	80002cc <__adddf3>
 80080a8:	4604      	mov	r4, r0
 80080aa:	460d      	mov	r5, r1
 80080ac:	ec45 4b10 	vmov	d0, r4, r5
 80080b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080b4:	2d00      	cmp	r5, #0
 80080b6:	dc0e      	bgt.n	80080d6 <__ieee754_sqrt+0x56>
 80080b8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80080bc:	4322      	orrs	r2, r4
 80080be:	d0f5      	beq.n	80080ac <__ieee754_sqrt+0x2c>
 80080c0:	b19d      	cbz	r5, 80080ea <__ieee754_sqrt+0x6a>
 80080c2:	4622      	mov	r2, r4
 80080c4:	4620      	mov	r0, r4
 80080c6:	4629      	mov	r1, r5
 80080c8:	f7f8 f8fe 	bl	80002c8 <__aeabi_dsub>
 80080cc:	4602      	mov	r2, r0
 80080ce:	460b      	mov	r3, r1
 80080d0:	f7f8 fbdc 	bl	800088c <__aeabi_ddiv>
 80080d4:	e7e8      	b.n	80080a8 <__ieee754_sqrt+0x28>
 80080d6:	152a      	asrs	r2, r5, #20
 80080d8:	d115      	bne.n	8008106 <__ieee754_sqrt+0x86>
 80080da:	2000      	movs	r0, #0
 80080dc:	e009      	b.n	80080f2 <__ieee754_sqrt+0x72>
 80080de:	0acb      	lsrs	r3, r1, #11
 80080e0:	3a15      	subs	r2, #21
 80080e2:	0549      	lsls	r1, r1, #21
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d0fa      	beq.n	80080de <__ieee754_sqrt+0x5e>
 80080e8:	e7f7      	b.n	80080da <__ieee754_sqrt+0x5a>
 80080ea:	462a      	mov	r2, r5
 80080ec:	e7fa      	b.n	80080e4 <__ieee754_sqrt+0x64>
 80080ee:	005b      	lsls	r3, r3, #1
 80080f0:	3001      	adds	r0, #1
 80080f2:	02dc      	lsls	r4, r3, #11
 80080f4:	d5fb      	bpl.n	80080ee <__ieee754_sqrt+0x6e>
 80080f6:	1e44      	subs	r4, r0, #1
 80080f8:	1b12      	subs	r2, r2, r4
 80080fa:	f1c0 0420 	rsb	r4, r0, #32
 80080fe:	fa21 f404 	lsr.w	r4, r1, r4
 8008102:	4323      	orrs	r3, r4
 8008104:	4081      	lsls	r1, r0
 8008106:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800810a:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800810e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008112:	07d2      	lsls	r2, r2, #31
 8008114:	bf5c      	itt	pl
 8008116:	005b      	lslpl	r3, r3, #1
 8008118:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800811c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008120:	bf58      	it	pl
 8008122:	0049      	lslpl	r1, r1, #1
 8008124:	2600      	movs	r6, #0
 8008126:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800812a:	106d      	asrs	r5, r5, #1
 800812c:	0049      	lsls	r1, r1, #1
 800812e:	2016      	movs	r0, #22
 8008130:	4632      	mov	r2, r6
 8008132:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8008136:	1917      	adds	r7, r2, r4
 8008138:	429f      	cmp	r7, r3
 800813a:	bfde      	ittt	le
 800813c:	193a      	addle	r2, r7, r4
 800813e:	1bdb      	suble	r3, r3, r7
 8008140:	1936      	addle	r6, r6, r4
 8008142:	0fcf      	lsrs	r7, r1, #31
 8008144:	3801      	subs	r0, #1
 8008146:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800814a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800814e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008152:	d1f0      	bne.n	8008136 <__ieee754_sqrt+0xb6>
 8008154:	4604      	mov	r4, r0
 8008156:	2720      	movs	r7, #32
 8008158:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800815c:	429a      	cmp	r2, r3
 800815e:	eb00 0e0c 	add.w	lr, r0, ip
 8008162:	db02      	blt.n	800816a <__ieee754_sqrt+0xea>
 8008164:	d113      	bne.n	800818e <__ieee754_sqrt+0x10e>
 8008166:	458e      	cmp	lr, r1
 8008168:	d811      	bhi.n	800818e <__ieee754_sqrt+0x10e>
 800816a:	f1be 0f00 	cmp.w	lr, #0
 800816e:	eb0e 000c 	add.w	r0, lr, ip
 8008172:	da42      	bge.n	80081fa <__ieee754_sqrt+0x17a>
 8008174:	2800      	cmp	r0, #0
 8008176:	db40      	blt.n	80081fa <__ieee754_sqrt+0x17a>
 8008178:	f102 0801 	add.w	r8, r2, #1
 800817c:	1a9b      	subs	r3, r3, r2
 800817e:	458e      	cmp	lr, r1
 8008180:	bf88      	it	hi
 8008182:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8008186:	eba1 010e 	sub.w	r1, r1, lr
 800818a:	4464      	add	r4, ip
 800818c:	4642      	mov	r2, r8
 800818e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8008192:	3f01      	subs	r7, #1
 8008194:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8008198:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800819c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80081a0:	d1dc      	bne.n	800815c <__ieee754_sqrt+0xdc>
 80081a2:	4319      	orrs	r1, r3
 80081a4:	d01b      	beq.n	80081de <__ieee754_sqrt+0x15e>
 80081a6:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800822c <__ieee754_sqrt+0x1ac>
 80081aa:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8008230 <__ieee754_sqrt+0x1b0>
 80081ae:	e9da 0100 	ldrd	r0, r1, [sl]
 80081b2:	e9db 2300 	ldrd	r2, r3, [fp]
 80081b6:	f7f8 f887 	bl	80002c8 <__aeabi_dsub>
 80081ba:	e9da 8900 	ldrd	r8, r9, [sl]
 80081be:	4602      	mov	r2, r0
 80081c0:	460b      	mov	r3, r1
 80081c2:	4640      	mov	r0, r8
 80081c4:	4649      	mov	r1, r9
 80081c6:	f7f8 fcb3 	bl	8000b30 <__aeabi_dcmple>
 80081ca:	b140      	cbz	r0, 80081de <__ieee754_sqrt+0x15e>
 80081cc:	f1b4 3fff 	cmp.w	r4, #4294967295
 80081d0:	e9da 0100 	ldrd	r0, r1, [sl]
 80081d4:	e9db 2300 	ldrd	r2, r3, [fp]
 80081d8:	d111      	bne.n	80081fe <__ieee754_sqrt+0x17e>
 80081da:	3601      	adds	r6, #1
 80081dc:	463c      	mov	r4, r7
 80081de:	1072      	asrs	r2, r6, #1
 80081e0:	0863      	lsrs	r3, r4, #1
 80081e2:	07f1      	lsls	r1, r6, #31
 80081e4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80081e8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80081ec:	bf48      	it	mi
 80081ee:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80081f2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80081f6:	4618      	mov	r0, r3
 80081f8:	e756      	b.n	80080a8 <__ieee754_sqrt+0x28>
 80081fa:	4690      	mov	r8, r2
 80081fc:	e7be      	b.n	800817c <__ieee754_sqrt+0xfc>
 80081fe:	f7f8 f865 	bl	80002cc <__adddf3>
 8008202:	e9da 8900 	ldrd	r8, r9, [sl]
 8008206:	4602      	mov	r2, r0
 8008208:	460b      	mov	r3, r1
 800820a:	4640      	mov	r0, r8
 800820c:	4649      	mov	r1, r9
 800820e:	f7f8 fc85 	bl	8000b1c <__aeabi_dcmplt>
 8008212:	b120      	cbz	r0, 800821e <__ieee754_sqrt+0x19e>
 8008214:	1ca0      	adds	r0, r4, #2
 8008216:	bf08      	it	eq
 8008218:	3601      	addeq	r6, #1
 800821a:	3402      	adds	r4, #2
 800821c:	e7df      	b.n	80081de <__ieee754_sqrt+0x15e>
 800821e:	1c63      	adds	r3, r4, #1
 8008220:	f023 0401 	bic.w	r4, r3, #1
 8008224:	e7db      	b.n	80081de <__ieee754_sqrt+0x15e>
 8008226:	bf00      	nop
 8008228:	7ff00000 	.word	0x7ff00000
 800822c:	200001e0 	.word	0x200001e0
 8008230:	200001d8 	.word	0x200001d8
 8008234:	00000000 	.word	0x00000000

08008238 <__ieee754_log10>:
 8008238:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800823c:	ec55 4b10 	vmov	r4, r5, d0
 8008240:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 8008244:	ed2d 8b02 	vpush	{d8}
 8008248:	462b      	mov	r3, r5
 800824a:	da2e      	bge.n	80082aa <__ieee754_log10+0x72>
 800824c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8008250:	4322      	orrs	r2, r4
 8008252:	d10b      	bne.n	800826c <__ieee754_log10+0x34>
 8008254:	493a      	ldr	r1, [pc, #232]	@ (8008340 <__ieee754_log10+0x108>)
 8008256:	2200      	movs	r2, #0
 8008258:	2300      	movs	r3, #0
 800825a:	2000      	movs	r0, #0
 800825c:	f7f8 fb16 	bl	800088c <__aeabi_ddiv>
 8008260:	ecbd 8b02 	vpop	{d8}
 8008264:	ec41 0b10 	vmov	d0, r0, r1
 8008268:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800826c:	2d00      	cmp	r5, #0
 800826e:	da07      	bge.n	8008280 <__ieee754_log10+0x48>
 8008270:	4622      	mov	r2, r4
 8008272:	4620      	mov	r0, r4
 8008274:	4629      	mov	r1, r5
 8008276:	f7f8 f827 	bl	80002c8 <__aeabi_dsub>
 800827a:	2200      	movs	r2, #0
 800827c:	2300      	movs	r3, #0
 800827e:	e7ed      	b.n	800825c <__ieee754_log10+0x24>
 8008280:	4b30      	ldr	r3, [pc, #192]	@ (8008344 <__ieee754_log10+0x10c>)
 8008282:	2200      	movs	r2, #0
 8008284:	4620      	mov	r0, r4
 8008286:	4629      	mov	r1, r5
 8008288:	f7f8 f9d6 	bl	8000638 <__aeabi_dmul>
 800828c:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 8008290:	4604      	mov	r4, r0
 8008292:	460d      	mov	r5, r1
 8008294:	460b      	mov	r3, r1
 8008296:	492c      	ldr	r1, [pc, #176]	@ (8008348 <__ieee754_log10+0x110>)
 8008298:	428b      	cmp	r3, r1
 800829a:	dd08      	ble.n	80082ae <__ieee754_log10+0x76>
 800829c:	4622      	mov	r2, r4
 800829e:	462b      	mov	r3, r5
 80082a0:	4620      	mov	r0, r4
 80082a2:	4629      	mov	r1, r5
 80082a4:	f7f8 f812 	bl	80002cc <__adddf3>
 80082a8:	e7da      	b.n	8008260 <__ieee754_log10+0x28>
 80082aa:	2200      	movs	r2, #0
 80082ac:	e7f3      	b.n	8008296 <__ieee754_log10+0x5e>
 80082ae:	1518      	asrs	r0, r3, #20
 80082b0:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 80082b4:	4410      	add	r0, r2
 80082b6:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 80082ba:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 80082be:	f3c3 0813 	ubfx	r8, r3, #0, #20
 80082c2:	f7f8 f94f 	bl	8000564 <__aeabi_i2d>
 80082c6:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 80082ca:	3303      	adds	r3, #3
 80082cc:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 80082d0:	a315      	add	r3, pc, #84	@ (adr r3, 8008328 <__ieee754_log10+0xf0>)
 80082d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d6:	ec45 4b18 	vmov	d8, r4, r5
 80082da:	4606      	mov	r6, r0
 80082dc:	460f      	mov	r7, r1
 80082de:	f7f8 f9ab 	bl	8000638 <__aeabi_dmul>
 80082e2:	eeb0 0a48 	vmov.f32	s0, s16
 80082e6:	eef0 0a68 	vmov.f32	s1, s17
 80082ea:	4604      	mov	r4, r0
 80082ec:	460d      	mov	r5, r1
 80082ee:	f000 f82f 	bl	8008350 <__ieee754_log>
 80082f2:	a30f      	add	r3, pc, #60	@ (adr r3, 8008330 <__ieee754_log10+0xf8>)
 80082f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f8:	ec51 0b10 	vmov	r0, r1, d0
 80082fc:	f7f8 f99c 	bl	8000638 <__aeabi_dmul>
 8008300:	4622      	mov	r2, r4
 8008302:	462b      	mov	r3, r5
 8008304:	f7f7 ffe2 	bl	80002cc <__adddf3>
 8008308:	a30b      	add	r3, pc, #44	@ (adr r3, 8008338 <__ieee754_log10+0x100>)
 800830a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830e:	4604      	mov	r4, r0
 8008310:	460d      	mov	r5, r1
 8008312:	4630      	mov	r0, r6
 8008314:	4639      	mov	r1, r7
 8008316:	f7f8 f98f 	bl	8000638 <__aeabi_dmul>
 800831a:	4602      	mov	r2, r0
 800831c:	460b      	mov	r3, r1
 800831e:	4620      	mov	r0, r4
 8008320:	4629      	mov	r1, r5
 8008322:	e7bf      	b.n	80082a4 <__ieee754_log10+0x6c>
 8008324:	f3af 8000 	nop.w
 8008328:	11f12b36 	.word	0x11f12b36
 800832c:	3d59fef3 	.word	0x3d59fef3
 8008330:	1526e50e 	.word	0x1526e50e
 8008334:	3fdbcb7b 	.word	0x3fdbcb7b
 8008338:	509f6000 	.word	0x509f6000
 800833c:	3fd34413 	.word	0x3fd34413
 8008340:	c3500000 	.word	0xc3500000
 8008344:	43500000 	.word	0x43500000
 8008348:	7fefffff 	.word	0x7fefffff
 800834c:	00000000 	.word	0x00000000

08008350 <__ieee754_log>:
 8008350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008354:	ec51 0b10 	vmov	r0, r1, d0
 8008358:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800835c:	b087      	sub	sp, #28
 800835e:	460d      	mov	r5, r1
 8008360:	da26      	bge.n	80083b0 <__ieee754_log+0x60>
 8008362:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008366:	4303      	orrs	r3, r0
 8008368:	4602      	mov	r2, r0
 800836a:	d10a      	bne.n	8008382 <__ieee754_log+0x32>
 800836c:	49ce      	ldr	r1, [pc, #824]	@ (80086a8 <__ieee754_log+0x358>)
 800836e:	2200      	movs	r2, #0
 8008370:	2300      	movs	r3, #0
 8008372:	2000      	movs	r0, #0
 8008374:	f7f8 fa8a 	bl	800088c <__aeabi_ddiv>
 8008378:	ec41 0b10 	vmov	d0, r0, r1
 800837c:	b007      	add	sp, #28
 800837e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008382:	2900      	cmp	r1, #0
 8008384:	da05      	bge.n	8008392 <__ieee754_log+0x42>
 8008386:	460b      	mov	r3, r1
 8008388:	f7f7 ff9e 	bl	80002c8 <__aeabi_dsub>
 800838c:	2200      	movs	r2, #0
 800838e:	2300      	movs	r3, #0
 8008390:	e7f0      	b.n	8008374 <__ieee754_log+0x24>
 8008392:	4bc6      	ldr	r3, [pc, #792]	@ (80086ac <__ieee754_log+0x35c>)
 8008394:	2200      	movs	r2, #0
 8008396:	f7f8 f94f 	bl	8000638 <__aeabi_dmul>
 800839a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800839e:	460d      	mov	r5, r1
 80083a0:	4ac3      	ldr	r2, [pc, #780]	@ (80086b0 <__ieee754_log+0x360>)
 80083a2:	4295      	cmp	r5, r2
 80083a4:	dd06      	ble.n	80083b4 <__ieee754_log+0x64>
 80083a6:	4602      	mov	r2, r0
 80083a8:	460b      	mov	r3, r1
 80083aa:	f7f7 ff8f 	bl	80002cc <__adddf3>
 80083ae:	e7e3      	b.n	8008378 <__ieee754_log+0x28>
 80083b0:	2300      	movs	r3, #0
 80083b2:	e7f5      	b.n	80083a0 <__ieee754_log+0x50>
 80083b4:	152c      	asrs	r4, r5, #20
 80083b6:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 80083ba:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80083be:	441c      	add	r4, r3
 80083c0:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 80083c4:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 80083c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80083cc:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 80083d0:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 80083d4:	ea42 0105 	orr.w	r1, r2, r5
 80083d8:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80083dc:	2200      	movs	r2, #0
 80083de:	4bb5      	ldr	r3, [pc, #724]	@ (80086b4 <__ieee754_log+0x364>)
 80083e0:	f7f7 ff72 	bl	80002c8 <__aeabi_dsub>
 80083e4:	1cab      	adds	r3, r5, #2
 80083e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80083ea:	2b02      	cmp	r3, #2
 80083ec:	4682      	mov	sl, r0
 80083ee:	468b      	mov	fp, r1
 80083f0:	f04f 0200 	mov.w	r2, #0
 80083f4:	dc53      	bgt.n	800849e <__ieee754_log+0x14e>
 80083f6:	2300      	movs	r3, #0
 80083f8:	f7f8 fb86 	bl	8000b08 <__aeabi_dcmpeq>
 80083fc:	b1d0      	cbz	r0, 8008434 <__ieee754_log+0xe4>
 80083fe:	2c00      	cmp	r4, #0
 8008400:	f000 8120 	beq.w	8008644 <__ieee754_log+0x2f4>
 8008404:	4620      	mov	r0, r4
 8008406:	f7f8 f8ad 	bl	8000564 <__aeabi_i2d>
 800840a:	a391      	add	r3, pc, #580	@ (adr r3, 8008650 <__ieee754_log+0x300>)
 800840c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008410:	4606      	mov	r6, r0
 8008412:	460f      	mov	r7, r1
 8008414:	f7f8 f910 	bl	8000638 <__aeabi_dmul>
 8008418:	a38f      	add	r3, pc, #572	@ (adr r3, 8008658 <__ieee754_log+0x308>)
 800841a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800841e:	4604      	mov	r4, r0
 8008420:	460d      	mov	r5, r1
 8008422:	4630      	mov	r0, r6
 8008424:	4639      	mov	r1, r7
 8008426:	f7f8 f907 	bl	8000638 <__aeabi_dmul>
 800842a:	4602      	mov	r2, r0
 800842c:	460b      	mov	r3, r1
 800842e:	4620      	mov	r0, r4
 8008430:	4629      	mov	r1, r5
 8008432:	e7ba      	b.n	80083aa <__ieee754_log+0x5a>
 8008434:	a38a      	add	r3, pc, #552	@ (adr r3, 8008660 <__ieee754_log+0x310>)
 8008436:	e9d3 2300 	ldrd	r2, r3, [r3]
 800843a:	4650      	mov	r0, sl
 800843c:	4659      	mov	r1, fp
 800843e:	f7f8 f8fb 	bl	8000638 <__aeabi_dmul>
 8008442:	4602      	mov	r2, r0
 8008444:	460b      	mov	r3, r1
 8008446:	2000      	movs	r0, #0
 8008448:	499b      	ldr	r1, [pc, #620]	@ (80086b8 <__ieee754_log+0x368>)
 800844a:	f7f7 ff3d 	bl	80002c8 <__aeabi_dsub>
 800844e:	4652      	mov	r2, sl
 8008450:	4606      	mov	r6, r0
 8008452:	460f      	mov	r7, r1
 8008454:	465b      	mov	r3, fp
 8008456:	4650      	mov	r0, sl
 8008458:	4659      	mov	r1, fp
 800845a:	f7f8 f8ed 	bl	8000638 <__aeabi_dmul>
 800845e:	4602      	mov	r2, r0
 8008460:	460b      	mov	r3, r1
 8008462:	4630      	mov	r0, r6
 8008464:	4639      	mov	r1, r7
 8008466:	f7f8 f8e7 	bl	8000638 <__aeabi_dmul>
 800846a:	4606      	mov	r6, r0
 800846c:	460f      	mov	r7, r1
 800846e:	b914      	cbnz	r4, 8008476 <__ieee754_log+0x126>
 8008470:	4632      	mov	r2, r6
 8008472:	463b      	mov	r3, r7
 8008474:	e0a0      	b.n	80085b8 <__ieee754_log+0x268>
 8008476:	4620      	mov	r0, r4
 8008478:	f7f8 f874 	bl	8000564 <__aeabi_i2d>
 800847c:	a374      	add	r3, pc, #464	@ (adr r3, 8008650 <__ieee754_log+0x300>)
 800847e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008482:	4680      	mov	r8, r0
 8008484:	4689      	mov	r9, r1
 8008486:	f7f8 f8d7 	bl	8000638 <__aeabi_dmul>
 800848a:	a373      	add	r3, pc, #460	@ (adr r3, 8008658 <__ieee754_log+0x308>)
 800848c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008490:	4604      	mov	r4, r0
 8008492:	460d      	mov	r5, r1
 8008494:	4640      	mov	r0, r8
 8008496:	4649      	mov	r1, r9
 8008498:	f7f8 f8ce 	bl	8000638 <__aeabi_dmul>
 800849c:	e0a5      	b.n	80085ea <__ieee754_log+0x29a>
 800849e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80084a2:	f7f7 ff13 	bl	80002cc <__adddf3>
 80084a6:	4602      	mov	r2, r0
 80084a8:	460b      	mov	r3, r1
 80084aa:	4650      	mov	r0, sl
 80084ac:	4659      	mov	r1, fp
 80084ae:	f7f8 f9ed 	bl	800088c <__aeabi_ddiv>
 80084b2:	e9cd 0100 	strd	r0, r1, [sp]
 80084b6:	4620      	mov	r0, r4
 80084b8:	f7f8 f854 	bl	8000564 <__aeabi_i2d>
 80084bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084c4:	4610      	mov	r0, r2
 80084c6:	4619      	mov	r1, r3
 80084c8:	f7f8 f8b6 	bl	8000638 <__aeabi_dmul>
 80084cc:	4602      	mov	r2, r0
 80084ce:	460b      	mov	r3, r1
 80084d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084d4:	f7f8 f8b0 	bl	8000638 <__aeabi_dmul>
 80084d8:	a363      	add	r3, pc, #396	@ (adr r3, 8008668 <__ieee754_log+0x318>)
 80084da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084de:	4680      	mov	r8, r0
 80084e0:	4689      	mov	r9, r1
 80084e2:	f7f8 f8a9 	bl	8000638 <__aeabi_dmul>
 80084e6:	a362      	add	r3, pc, #392	@ (adr r3, 8008670 <__ieee754_log+0x320>)
 80084e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ec:	f7f7 feee 	bl	80002cc <__adddf3>
 80084f0:	4642      	mov	r2, r8
 80084f2:	464b      	mov	r3, r9
 80084f4:	f7f8 f8a0 	bl	8000638 <__aeabi_dmul>
 80084f8:	a35f      	add	r3, pc, #380	@ (adr r3, 8008678 <__ieee754_log+0x328>)
 80084fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fe:	f7f7 fee5 	bl	80002cc <__adddf3>
 8008502:	4642      	mov	r2, r8
 8008504:	464b      	mov	r3, r9
 8008506:	f7f8 f897 	bl	8000638 <__aeabi_dmul>
 800850a:	a35d      	add	r3, pc, #372	@ (adr r3, 8008680 <__ieee754_log+0x330>)
 800850c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008510:	f7f7 fedc 	bl	80002cc <__adddf3>
 8008514:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008518:	f7f8 f88e 	bl	8000638 <__aeabi_dmul>
 800851c:	a35a      	add	r3, pc, #360	@ (adr r3, 8008688 <__ieee754_log+0x338>)
 800851e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008522:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008526:	4640      	mov	r0, r8
 8008528:	4649      	mov	r1, r9
 800852a:	f7f8 f885 	bl	8000638 <__aeabi_dmul>
 800852e:	a358      	add	r3, pc, #352	@ (adr r3, 8008690 <__ieee754_log+0x340>)
 8008530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008534:	f7f7 feca 	bl	80002cc <__adddf3>
 8008538:	4642      	mov	r2, r8
 800853a:	464b      	mov	r3, r9
 800853c:	f7f8 f87c 	bl	8000638 <__aeabi_dmul>
 8008540:	a355      	add	r3, pc, #340	@ (adr r3, 8008698 <__ieee754_log+0x348>)
 8008542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008546:	f7f7 fec1 	bl	80002cc <__adddf3>
 800854a:	4642      	mov	r2, r8
 800854c:	464b      	mov	r3, r9
 800854e:	f7f8 f873 	bl	8000638 <__aeabi_dmul>
 8008552:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8008556:	4602      	mov	r2, r0
 8008558:	460b      	mov	r3, r1
 800855a:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800855e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008562:	f7f7 feb3 	bl	80002cc <__adddf3>
 8008566:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800856a:	3551      	adds	r5, #81	@ 0x51
 800856c:	4335      	orrs	r5, r6
 800856e:	2d00      	cmp	r5, #0
 8008570:	4680      	mov	r8, r0
 8008572:	4689      	mov	r9, r1
 8008574:	dd48      	ble.n	8008608 <__ieee754_log+0x2b8>
 8008576:	4b50      	ldr	r3, [pc, #320]	@ (80086b8 <__ieee754_log+0x368>)
 8008578:	2200      	movs	r2, #0
 800857a:	4650      	mov	r0, sl
 800857c:	4659      	mov	r1, fp
 800857e:	f7f8 f85b 	bl	8000638 <__aeabi_dmul>
 8008582:	4652      	mov	r2, sl
 8008584:	465b      	mov	r3, fp
 8008586:	f7f8 f857 	bl	8000638 <__aeabi_dmul>
 800858a:	4602      	mov	r2, r0
 800858c:	460b      	mov	r3, r1
 800858e:	4606      	mov	r6, r0
 8008590:	460f      	mov	r7, r1
 8008592:	4640      	mov	r0, r8
 8008594:	4649      	mov	r1, r9
 8008596:	f7f7 fe99 	bl	80002cc <__adddf3>
 800859a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800859e:	f7f8 f84b 	bl	8000638 <__aeabi_dmul>
 80085a2:	4680      	mov	r8, r0
 80085a4:	4689      	mov	r9, r1
 80085a6:	b964      	cbnz	r4, 80085c2 <__ieee754_log+0x272>
 80085a8:	4602      	mov	r2, r0
 80085aa:	460b      	mov	r3, r1
 80085ac:	4630      	mov	r0, r6
 80085ae:	4639      	mov	r1, r7
 80085b0:	f7f7 fe8a 	bl	80002c8 <__aeabi_dsub>
 80085b4:	4602      	mov	r2, r0
 80085b6:	460b      	mov	r3, r1
 80085b8:	4650      	mov	r0, sl
 80085ba:	4659      	mov	r1, fp
 80085bc:	f7f7 fe84 	bl	80002c8 <__aeabi_dsub>
 80085c0:	e6da      	b.n	8008378 <__ieee754_log+0x28>
 80085c2:	a323      	add	r3, pc, #140	@ (adr r3, 8008650 <__ieee754_log+0x300>)
 80085c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085cc:	f7f8 f834 	bl	8000638 <__aeabi_dmul>
 80085d0:	a321      	add	r3, pc, #132	@ (adr r3, 8008658 <__ieee754_log+0x308>)
 80085d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085d6:	4604      	mov	r4, r0
 80085d8:	460d      	mov	r5, r1
 80085da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085de:	f7f8 f82b 	bl	8000638 <__aeabi_dmul>
 80085e2:	4642      	mov	r2, r8
 80085e4:	464b      	mov	r3, r9
 80085e6:	f7f7 fe71 	bl	80002cc <__adddf3>
 80085ea:	4602      	mov	r2, r0
 80085ec:	460b      	mov	r3, r1
 80085ee:	4630      	mov	r0, r6
 80085f0:	4639      	mov	r1, r7
 80085f2:	f7f7 fe69 	bl	80002c8 <__aeabi_dsub>
 80085f6:	4652      	mov	r2, sl
 80085f8:	465b      	mov	r3, fp
 80085fa:	f7f7 fe65 	bl	80002c8 <__aeabi_dsub>
 80085fe:	4602      	mov	r2, r0
 8008600:	460b      	mov	r3, r1
 8008602:	4620      	mov	r0, r4
 8008604:	4629      	mov	r1, r5
 8008606:	e7d9      	b.n	80085bc <__ieee754_log+0x26c>
 8008608:	4602      	mov	r2, r0
 800860a:	460b      	mov	r3, r1
 800860c:	4650      	mov	r0, sl
 800860e:	4659      	mov	r1, fp
 8008610:	f7f7 fe5a 	bl	80002c8 <__aeabi_dsub>
 8008614:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008618:	f7f8 f80e 	bl	8000638 <__aeabi_dmul>
 800861c:	4606      	mov	r6, r0
 800861e:	460f      	mov	r7, r1
 8008620:	2c00      	cmp	r4, #0
 8008622:	f43f af25 	beq.w	8008470 <__ieee754_log+0x120>
 8008626:	a30a      	add	r3, pc, #40	@ (adr r3, 8008650 <__ieee754_log+0x300>)
 8008628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800862c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008630:	f7f8 f802 	bl	8000638 <__aeabi_dmul>
 8008634:	a308      	add	r3, pc, #32	@ (adr r3, 8008658 <__ieee754_log+0x308>)
 8008636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863a:	4604      	mov	r4, r0
 800863c:	460d      	mov	r5, r1
 800863e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008642:	e729      	b.n	8008498 <__ieee754_log+0x148>
 8008644:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 80086a0 <__ieee754_log+0x350>
 8008648:	e698      	b.n	800837c <__ieee754_log+0x2c>
 800864a:	bf00      	nop
 800864c:	f3af 8000 	nop.w
 8008650:	fee00000 	.word	0xfee00000
 8008654:	3fe62e42 	.word	0x3fe62e42
 8008658:	35793c76 	.word	0x35793c76
 800865c:	3dea39ef 	.word	0x3dea39ef
 8008660:	55555555 	.word	0x55555555
 8008664:	3fd55555 	.word	0x3fd55555
 8008668:	df3e5244 	.word	0xdf3e5244
 800866c:	3fc2f112 	.word	0x3fc2f112
 8008670:	96cb03de 	.word	0x96cb03de
 8008674:	3fc74664 	.word	0x3fc74664
 8008678:	94229359 	.word	0x94229359
 800867c:	3fd24924 	.word	0x3fd24924
 8008680:	55555593 	.word	0x55555593
 8008684:	3fe55555 	.word	0x3fe55555
 8008688:	d078c69f 	.word	0xd078c69f
 800868c:	3fc39a09 	.word	0x3fc39a09
 8008690:	1d8e78af 	.word	0x1d8e78af
 8008694:	3fcc71c5 	.word	0x3fcc71c5
 8008698:	9997fa04 	.word	0x9997fa04
 800869c:	3fd99999 	.word	0x3fd99999
	...
 80086a8:	c3500000 	.word	0xc3500000
 80086ac:	43500000 	.word	0x43500000
 80086b0:	7fefffff 	.word	0x7fefffff
 80086b4:	3ff00000 	.word	0x3ff00000
 80086b8:	3fe00000 	.word	0x3fe00000

080086bc <_init>:
 80086bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086be:	bf00      	nop
 80086c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086c2:	bc08      	pop	{r3}
 80086c4:	469e      	mov	lr, r3
 80086c6:	4770      	bx	lr

080086c8 <_fini>:
 80086c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086ca:	bf00      	nop
 80086cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ce:	bc08      	pop	{r3}
 80086d0:	469e      	mov	lr, r3
 80086d2:	4770      	bx	lr
