============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:40 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:40 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:40 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

No paths found

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:40 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6255 ps) Late External Delay Assertion at pin prob_bit
          Group: C2O
     Startpoint: (R) lfsr_inst/shift_value_reg[0]/clk
          Clock: (R) clk
       Endpoint: (R) prob_bit
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
         Data Path:-    1645                  
             Slack:=    6255                  

Exceptions/Constraints:
  output_delay             2000            chip.sdc_line_8 

#----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[0]/clk      -       -       R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[0]/q        (u)     clk->q  F     unmapped_d_flop      7  7.0     0   363     363    (-,-) 
  prob_gen_inst/sll_16_25/g197/z        (u)     in_0->z R     unmapped_not         4  4.0     0    64     427    (-,-) 
  prob_gen_inst/sll_16_25/g202/z        (u)     in_2->z F     unmapped_nand3      16 16.0     0   203     630    (-,-) 
  prob_gen_inst/sll_16_25/g101/z        (u)     in_1->z R     unmapped_nor2        1  1.0     0    68     698    (-,-) 
  prob_gen_inst/g64/z                   (u)     in_0->z R     unmapped_or2         1  1.0     0    68     766    (-,-) 
  prob_gen_inst/eq_20_11/g63/z          (u)     in_0->z R     unmapped_xnor2       1  1.0     0   150     917    (-,-) 
  prob_gen_inst/eq_20_11/g144/z         (u)     in_2->z F     unmapped_nand4       1  1.0     0   176    1093    (-,-) 
  prob_gen_inst/eq_20_11/g164/z         (u)     in_3->z R     unmapped_nor4        1  1.0     0   176    1269    (-,-) 
  prob_gen_inst/eq_20_11/g169/z         (u)     in_3->z F     unmapped_nand4       1  1.0     0   176    1446    (-,-) 
  prob_gen_inst/eq_20_11/g171/z         (u)     in_1->z R     unmapped_nor2        1  1.0     0    68    1514    (-,-) 
  prob_gen_inst/mux_prob_bit_20_11/g1/z (u)     sel0->z R     unmapped_bmux3       1  1.6     0   131    1645    (-,-) 
  prob_bit                              -       -       R     (port)               -    -     -     0    1645    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:40 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (9134 ps) Setup Check with Pin lfsr_inst/shift_value_reg[0]/clk->d
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[11]/clk
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[0]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     647                  
             Slack:=    9134                  

#------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[11]/clk -       -       R     (arrival)           16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[11]/q   (u)     clk->q  R     unmapped_d_flop      3  3.0     0   336     336    (-,-) 
  lfsr_inst/g56/z                   (u)     in_1->z R     unmapped_xor2        1  1.0     0   150     487    (-,-) 
  lfsr_inst/g57/z                   (u)     in_1->z R     unmapped_xor2        2  2.0     0   161     647    (-,-) 
  lfsr_inst/shift_value_reg[0]/d    -       -       R     unmapped_d_flop      2    -     -     0     647    (-,-) 
#------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:40 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (3907 ps) Late External Delay Assertion at pin prob_bit
          Group: I2O
     Startpoint: (F) probability[0]
          Clock: (R) clk
       Endpoint: (R) prob_bit
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    1993                  
             Slack:=    3907                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_24_1 
  output_delay             2000            chip.sdc_line_8      

#----------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags     Arc    Edge      Cell       Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  probability[0]                        (u)     -        F     (arrival)         129 12.0     0     0    2000    (-,-) 
  prob_gen_inst/sll_17_30/g1/z          (u)     in_0->z  R     unmapped_not      127 12.0     0   154    2154    (-,-) 
  prob_gen_inst/sll_17_30/g1029/z       (u)     sel0->z  R     unmapped_mux4       2  2.0     0   127    2282    (-,-) 
  prob_gen_inst/sll_17_30/g1155/z       (u)     data1->z R     unmapped_mux4       2  2.0     0   127    2409    (-,-) 
  prob_gen_inst/sll_17_30/g1279/z       (u)     data1->z R     unmapped_mux4       2  2.0     0   127    2536    (-,-) 
  prob_gen_inst/sll_17_30/g1399/z       (u)     data1->z R     unmapped_mux4       2  2.0     0   127    2664    (-,-) 
  prob_gen_inst/sll_17_30/g1511/z       (u)     data1->z R     unmapped_mux4       2  2.0     0   127    2791    (-,-) 
  prob_gen_inst/sll_17_30/g1607/z       (u)     data1->z R     unmapped_mux4       2  2.0     0   127    2919    (-,-) 
  prob_gen_inst/sll_17_30/g1671/z       (u)     data1->z R     unmapped_mux4       2  2.0     0   127    3046    (-,-) 
  prob_gen_inst/g129/z                  (u)     in_1->z  R     unmapped_or2        1  1.0     0    68    3114    (-,-) 
  prob_gen_inst/eq_20_11/g128/z         (u)     in_0->z  R     unmapped_xnor2      1  1.0     0   150    3265    (-,-) 
  prob_gen_inst/eq_20_11/g160/z         (u)     in_3->z  F     unmapped_nand4      1  1.0     0   176    3441    (-,-) 
  prob_gen_inst/eq_20_11/g168/z         (u)     in_3->z  R     unmapped_nor4       1  1.0     0   176    3617    (-,-) 
  prob_gen_inst/eq_20_11/g170/z         (u)     in_3->z  F     unmapped_nand4      1  1.0     0   176    3794    (-,-) 
  prob_gen_inst/eq_20_11/g171/z         (u)     in_0->z  R     unmapped_nor2       1  1.0     0    68    3862    (-,-) 
  prob_gen_inst/mux_prob_bit_20_11/g1/z (u)     sel0->z  R     unmapped_bmux3      1  1.6     0   131    3993    (-,-) 
  prob_bit                              -       -        R     (port)              -    -     -     0    3993    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

