### NAME  : SHRI RAAMA KRISHANAN J ###
### REG NO : 24900816 ###  
### EXP NO 2: IMPLEMENTATION OF BOOLEAN FUNCTION ###

### AIM: ###

To implement the given logic function verify its operation in Quartus using Verilog programming.

F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D 

F2=xy’z+x’y’z+w’xy+wx’y+wxy

### EQUIPMENT REQUIRED: ###

Hardware – PCs, Cyclone II , USB flasher

Software – Quartus prime

Theory

Logic Diagram

### PROCEDURE: ### 

1.	Type the program in Quartus software.

2.	Compile and run the program.

3.	Generate the RTL schematic and save the logic diagram.

4.	Create nodes for inputs and outputs to generate the timing diagram.

5.	For different input combinations generate the timing diagram.


### PROGRAM: ###

Program to implement the given logic function and to verify its operations in quartus using Verilog programming. 

![Screenshot 2024-11-20 102239](https://github.com/user-attachments/assets/aa198fb2-f947-4e67-9e4d-f3dea7213a33)

### TRUTHTABLE: ###

![WhatsApp Image 2024-11-21 at 10 31 43 AM](https://github.com/user-attachments/assets/9540dbe2-6535-4187-aac9-213656ae6919)
![WhatsApp Image 2024-11-21 at 10 31 44 AM](https://github.com/user-attachments/assets/3e0f8c9b-fedd-48c9-8345-3a0ce02b9525)

### RTL REALIZATION OUTPUT: ###

![Screenshot 2024-11-14 113610](https://github.com/user-attachments/assets/52ac8cde-d6ef-4087-91b5-9620fb3bf723)



### TIMING DIAGRAM: ###

![Screenshot 2024-11-06 111936](https://github.com/user-attachments/assets/f869a9ce-c5f4-44cf-aff6-f72f4209fd72)

**Result:**

Veified and implemented the logic functions and their operations in Quartus II using Verilog programming.

